<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>5.689</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.689</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>5.689</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>4.311</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>4.311</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.311</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>4.311</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>1</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>1254</FF>
    <LATCH>0</LATCH>
    <LUT>897</LUT>
    <SRL>96</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>150</BRAM>
    <CLB>0</CLB>
    <DSP>120</DSP>
    <FF>65200</FF>
    <LUT>32600</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="array_summer" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="3">control_s_axi_U flow_control_loop_delay_pipe_U gmem0_m_axi_U</SubModules>
    <Resources BRAM="1" FF="1254" LUT="897" LogicLUT="801" RAMB18="1" SRL="96"/>
    <LocalResources FF="206" LUT="36" LogicLUT="33" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" FILE_NAME="array_summer.v" ORIG_REF_NAME="array_summer_control_s_axi">
    <Resources FF="182" LUT="220" LogicLUT="220"/>
  </RtlModule>
  <RtlModule CELL="inst/flow_control_loop_delay_pipe_U" DEPTH="1" FILE_NAME="array_summer.v" ORIG_REF_NAME="array_summer_flow_control_loop_delay_pipe">
  </RtlModule>
  <RtlModule CELL="inst/gmem0_m_axi_U" DEPTH="1" FILE_NAME="array_summer.v" ORIG_REF_NAME="array_summer_gmem0_m_axi">
    <Resources BRAM="1" FF="864" LUT="605" LogicLUT="512" RAMB18="1" SRL="93"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="5.081" DATAPATH_LOGIC_DELAY="1.934" DATAPATH_NET_DELAY="3.147" ENDPOINT_PIN="bd_0_i/hls_inst/inst/i_fu_82_reg[10]/R" LOGIC_LEVELS="7" MAX_FANOUT="43" SLACK="4.311" STARTPOINT_PIN="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_flow_control_loop_delay_pipe.v" LINE_NUMBER="87"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/i_fu_82_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer.v" LINE_NUMBER="613"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.081" DATAPATH_LOGIC_DELAY="1.934" DATAPATH_NET_DELAY="3.147" ENDPOINT_PIN="bd_0_i/hls_inst/inst/i_fu_82_reg[11]/R" LOGIC_LEVELS="7" MAX_FANOUT="43" SLACK="4.311" STARTPOINT_PIN="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_flow_control_loop_delay_pipe.v" LINE_NUMBER="87"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/i_fu_82_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer.v" LINE_NUMBER="613"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.081" DATAPATH_LOGIC_DELAY="1.934" DATAPATH_NET_DELAY="3.147" ENDPOINT_PIN="bd_0_i/hls_inst/inst/i_fu_82_reg[12]/R" LOGIC_LEVELS="7" MAX_FANOUT="43" SLACK="4.311" STARTPOINT_PIN="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_flow_control_loop_delay_pipe.v" LINE_NUMBER="87"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/i_fu_82_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer.v" LINE_NUMBER="613"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.081" DATAPATH_LOGIC_DELAY="1.934" DATAPATH_NET_DELAY="3.147" ENDPOINT_PIN="bd_0_i/hls_inst/inst/i_fu_82_reg[13]/R" LOGIC_LEVELS="7" MAX_FANOUT="43" SLACK="4.311" STARTPOINT_PIN="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_flow_control_loop_delay_pipe.v" LINE_NUMBER="87"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/i_fu_82_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer.v" LINE_NUMBER="613"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.081" DATAPATH_LOGIC_DELAY="1.934" DATAPATH_NET_DELAY="3.147" ENDPOINT_PIN="bd_0_i/hls_inst/inst/i_fu_82_reg[14]/R" LOGIC_LEVELS="7" MAX_FANOUT="43" SLACK="4.311" STARTPOINT_PIN="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_flow_control_loop_delay_pipe.v" LINE_NUMBER="87"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/icmp_ln15_1_reg_246[0]_i_21" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246[0]_i_34" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/i_fu_82[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/i_fu_82_reg[14]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer.v" LINE_NUMBER="613"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/array_summer_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/array_summer_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/array_summer_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/array_summer_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/array_summer_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/array_summer_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/array_summer_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
