

================================================================
== Vitis HLS Report for 'HLS_accel'
================================================================
* Date:           Thu Sep  7 17:09:48 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.262 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3917|     3917|  13.044 us|  13.044 us|  3918|  3918|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |                            |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_wrapper_mmult_hw_fu_50  |wrapper_mmult_hw  |     3914|     3914|  13.034 us|  13.034 us|  3914|  3914|     none|
        +----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        5|    10|    3331|    2770|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|    10|    3336|    2807|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+----+------+------+-----+
    |          Instance          |      Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+------------------+---------+----+------+------+-----+
    |grp_wrapper_mmult_hw_fu_50  |wrapper_mmult_hw  |        5|  10|  3331|  2770|    0|
    +----------------------------+------------------+---------+----+------+------+-----+
    |Total                       |                  |        5|  10|  3331|  2770|    0|
    +----------------------------+------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_wrapper_mmult_hw_fu_50_OUTPUT_STREAM_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0|   2|           1|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TREADY_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm                         |  26|          5|    1|          5|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  35|          7|    2|          7|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  4|   0|    4|          0|
    |grp_wrapper_mmult_hw_fu_50_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  5|   0|    5|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+----------------------+-----+-----+--------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_none|               HLS_accel|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_none|               HLS_accel|  return value|
|INPUT_STREAM_TDATA    |   in|   32|          axis|   INPUT_STREAM_V_data_V|       pointer|
|INPUT_STREAM_TVALID   |   in|    1|          axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TREADY   |  out|    1|          axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TDEST    |   in|    1|          axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP    |   in|    4|          axis|   INPUT_STREAM_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB    |   in|    4|          axis|   INPUT_STREAM_V_strb_V|       pointer|
|INPUT_STREAM_TUSER    |   in|    1|          axis|   INPUT_STREAM_V_user_V|       pointer|
|INPUT_STREAM_TLAST    |   in|    1|          axis|   INPUT_STREAM_V_last_V|       pointer|
|INPUT_STREAM_TID      |   in|    1|          axis|     INPUT_STREAM_V_id_V|       pointer|
|OUTPUT_STREAM_TDATA   |  out|   32|          axis|  OUTPUT_STREAM_V_data_V|       pointer|
|OUTPUT_STREAM_TVALID  |  out|    1|          axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TREADY  |   in|    1|          axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST   |  out|    1|          axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP   |  out|    4|          axis|  OUTPUT_STREAM_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB   |  out|    4|          axis|  OUTPUT_STREAM_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER   |  out|    1|          axis|  OUTPUT_STREAM_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST   |  out|    1|          axis|  OUTPUT_STREAM_V_last_V|       pointer|
|OUTPUT_STREAM_TID     |  out|    1|          axis|    OUTPUT_STREAM_V_id_V|       pointer|
+----------------------+-----+-----+--------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln191 = call void @wrapper_mmult_hw, i32 %INPUT_STREAM_V_data_V, i4 %INPUT_STREAM_V_keep_V, i4 %INPUT_STREAM_V_strb_V, i1 %INPUT_STREAM_V_user_V, i1 %INPUT_STREAM_V_last_V, i1 %INPUT_STREAM_V_id_V, i1 %INPUT_STREAM_V_dest_V, i32 %OUTPUT_STREAM_V_data_V, i4 %OUTPUT_STREAM_V_keep_V, i4 %OUTPUT_STREAM_V_strb_V, i1 %OUTPUT_STREAM_V_user_V, i1 %OUTPUT_STREAM_V_last_V, i1 %OUTPUT_STREAM_V_id_V, i1 %OUTPUT_STREAM_V_dest_V" [matrix_multiply_axiwrapper.cpp:191]   --->   Operation 5 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 6 [1/2] (1.23ns)   --->   "%call_ln191 = call void @wrapper_mmult_hw, i32 %INPUT_STREAM_V_data_V, i4 %INPUT_STREAM_V_keep_V, i4 %INPUT_STREAM_V_strb_V, i1 %INPUT_STREAM_V_user_V, i1 %INPUT_STREAM_V_last_V, i1 %INPUT_STREAM_V_id_V, i1 %INPUT_STREAM_V_dest_V, i32 %OUTPUT_STREAM_V_data_V, i4 %OUTPUT_STREAM_V_keep_V, i4 %OUTPUT_STREAM_V_strb_V, i1 %OUTPUT_STREAM_V_user_V, i1 %OUTPUT_STREAM_V_last_V, i1 %OUTPUT_STREAM_V_id_V, i1 %OUTPUT_STREAM_V_dest_V" [matrix_multiply_axiwrapper.cpp:191]   --->   Operation 6 'call' 'call_ln191' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_STREAM_V_data_V, i4 %INPUT_STREAM_V_keep_V, i4 %INPUT_STREAM_V_strb_V, i1 %INPUT_STREAM_V_user_V, i1 %INPUT_STREAM_V_last_V, i1 %INPUT_STREAM_V_id_V, i1 %INPUT_STREAM_V_dest_V, void @empty, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_STREAM_V_data_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_STREAM_V_keep_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_STREAM_V_strb_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_STREAM_V_user_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_STREAM_V_last_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_STREAM_V_id_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_STREAM_V_dest_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_STREAM_V_data_V, i4 %OUTPUT_STREAM_V_keep_V, i4 %OUTPUT_STREAM_V_strb_V, i1 %OUTPUT_STREAM_V_user_V, i1 %OUTPUT_STREAM_V_last_V, i1 %OUTPUT_STREAM_V_id_V, i1 %OUTPUT_STREAM_V_dest_V, void @empty, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_STREAM_V_data_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_STREAM_V_keep_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_STREAM_V_strb_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_STREAM_V_user_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_STREAM_V_last_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_STREAM_V_id_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_STREAM_V_dest_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln193 = ret" [matrix_multiply_axiwrapper.cpp:193]   --->   Operation 25 'ret' 'ret_ln193' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln191        (call         ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
ret_ln193         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrapper_mmult_hw"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="grp_wrapper_mmult_hw_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="0" index="3" bw="4" slack="0"/>
<pin id="55" dir="0" index="4" bw="1" slack="0"/>
<pin id="56" dir="0" index="5" bw="1" slack="0"/>
<pin id="57" dir="0" index="6" bw="1" slack="0"/>
<pin id="58" dir="0" index="7" bw="1" slack="0"/>
<pin id="59" dir="0" index="8" bw="32" slack="0"/>
<pin id="60" dir="0" index="9" bw="4" slack="0"/>
<pin id="61" dir="0" index="10" bw="4" slack="0"/>
<pin id="62" dir="0" index="11" bw="1" slack="0"/>
<pin id="63" dir="0" index="12" bw="1" slack="0"/>
<pin id="64" dir="0" index="13" bw="1" slack="0"/>
<pin id="65" dir="0" index="14" bw="1" slack="0"/>
<pin id="66" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln191/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="50" pin=8"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="50" pin=9"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="50" pin=10"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="50" pin=11"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="50" pin=12"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="50" pin=13"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="50" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {2 3 }
	Port: OUTPUT_STREAM_V_keep_V | {2 3 }
	Port: OUTPUT_STREAM_V_strb_V | {2 3 }
	Port: OUTPUT_STREAM_V_user_V | {2 3 }
	Port: OUTPUT_STREAM_V_last_V | {2 3 }
	Port: OUTPUT_STREAM_V_id_V | {2 3 }
	Port: OUTPUT_STREAM_V_dest_V | {2 3 }
 - Input state : 
	Port: HLS_accel : INPUT_STREAM_V_data_V | {2 3 }
	Port: HLS_accel : INPUT_STREAM_V_keep_V | {2 3 }
	Port: HLS_accel : INPUT_STREAM_V_strb_V | {2 3 }
	Port: HLS_accel : INPUT_STREAM_V_user_V | {2 3 }
	Port: HLS_accel : INPUT_STREAM_V_last_V | {2 3 }
	Port: HLS_accel : INPUT_STREAM_V_id_V | {2 3 }
	Port: HLS_accel : INPUT_STREAM_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   | grp_wrapper_mmult_hw_fu_50 |    5    |    10   | 7.99933 |   3189  |   2001  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    5    |    10   | 7.99933 |   3189  |   2001  |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    5   |   10   |    7   |  3189  |  2001  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   10   |    7   |  3189  |  2001  |
+-----------+--------+--------+--------+--------+--------+
