/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_0z & celloutsig_0_2z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z & celloutsig_0_5z);
  assign celloutsig_1_7z = ~(in_data[165] & in_data[112]);
  assign celloutsig_1_8z = ~(celloutsig_1_1z & celloutsig_1_6z[7]);
  assign celloutsig_1_13z = ~(celloutsig_1_7z & celloutsig_1_4z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | celloutsig_0_5z);
  assign celloutsig_1_11z = ~((celloutsig_1_1z | celloutsig_1_4z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_19z = { celloutsig_1_16z[9:8], celloutsig_1_7z } == { celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_5z = { celloutsig_0_3z[6:2], 1'h1 } == { celloutsig_0_3z[4], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[182:171] == in_data[171:160];
  assign celloutsig_0_2z = { in_data[19:14], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } == in_data[84:75];
  assign celloutsig_0_1z = { in_data[47:38], celloutsig_0_0z } === in_data[62:52];
  assign celloutsig_1_4z = { in_data[108:101], celloutsig_1_1z } === { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_6z[9:6], celloutsig_1_4z, celloutsig_1_9z } === celloutsig_1_6z[10:5];
  assign celloutsig_1_9z = { in_data[171:165], celloutsig_1_3z, celloutsig_1_1z } >= { celloutsig_1_6z[10:8], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[182] & ~(celloutsig_1_0z);
  assign celloutsig_1_12z = celloutsig_1_11z & ~(celloutsig_1_3z);
  assign celloutsig_0_0z = in_data[54:35] !== in_data[49:30];
  assign celloutsig_1_17z = { celloutsig_1_6z[7:2], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_5z } !== { celloutsig_1_16z[5:3], celloutsig_1_6z };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z } !== { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_1_15z = ^ { in_data[166], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_18z = ^ { celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_4z = ^ { in_data[17:16], celloutsig_0_1z, celloutsig_0_3z[10:2], 1'h1, celloutsig_0_3z[0], celloutsig_0_1z };
  assign celloutsig_0_11z = ^ { in_data[52:43], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z[10:2], 1'h1, celloutsig_0_3z[0], celloutsig_0_8z };
  assign celloutsig_0_15z = ^ { celloutsig_0_3z[6:4], celloutsig_0_9z };
  assign celloutsig_0_16z = ^ { celloutsig_0_3z[10:8], celloutsig_0_7z };
  assign celloutsig_1_2z = ^ { in_data[109:103], celloutsig_1_1z };
  assign celloutsig_1_3z = ^ { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } ~^ { in_data[187:181], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_13z[2:1], celloutsig_0_11z } ~^ { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_6z = in_data[138:128] ~^ { in_data[166:159], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_13z = celloutsig_0_3z[9:6];
  assign { celloutsig_0_3z[0], celloutsig_0_3z[4:2], celloutsig_0_3z[10:5] } = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, in_data[61:56] } ~^ { celloutsig_0_0z, in_data[37:36], celloutsig_0_0z, in_data[43:38] };
  assign celloutsig_0_3z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
