Protel Design System Design Rule Check
PCB File : C:\Altium\Power_protection_Circuits\PPC\PCB_Project\Power_Protection_Test_Board.PcbDoc
Date     : 10/27/2025
Time     : 8:32:17 PM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(3188.976mil,3818.898mil) on Top Layer And Track (3103.839mil,3849.409mil)(3140.748mil,3849.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(3188.976mil,3818.898mil) on Top Layer And Track (3237.205mil,3849.409mil)(3274.114mil,3849.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3188.976mil,3612.205mil) on Top Layer And Track (3055.118mil,3581.693mil)(3140.748mil,3581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3188.976mil,3612.205mil) on Top Layer And Track (3237.205mil,3581.693mil)(3322.835mil,3581.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.747mil < 10mil) Between Pad D2-1(2519.685mil,3555.905mil) on Top Layer And Track (2442.126mil,3532.087mil)(2468.504mil,3532.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.747mil < 10mil) Between Pad D2-1(2519.685mil,3555.905mil) on Top Layer And Track (2570.866mil,3532.087mil)(2597.244mil,3532.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.747mil < 10mil) Between Pad D2-2(2519.685mil,3688.189mil) on Top Layer And Track (2442.126mil,3712.008mil)(2468.504mil,3712.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.747mil < 10mil) Between Pad D2-2(2519.685mil,3688.189mil) on Top Layer And Track (2570.866mil,3712.008mil)(2597.244mil,3712.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-1(2679.134mil,3696.85mil) on Top Layer And Track (2657.48mil,3728.347mil)(2657.48mil,3767.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-2(2753.937mil,3696.85mil) on Top Layer And Track (2775.59mil,3728.347mil)(2775.59mil,3767.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.966mil < 10mil) Between Pad R17-1(2685.039mil,3858.268mil) on Top Layer And Track (2659.449mil,3830.709mil)(2659.449mil,3838.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R17-1(2685.039mil,3858.268mil) on Top Layer And Track (2659.449mil,3830.709mil)(2773.622mil,3830.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.966mil < 10mil) Between Pad R17-1(2685.039mil,3858.268mil) on Top Layer And Track (2659.449mil,3878.268mil)(2659.449mil,3885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R17-1(2685.039mil,3858.268mil) on Top Layer And Track (2659.449mil,3885.827mil)(2773.622mil,3885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad R17-1(2685.039mil,3858.268mil) on Top Layer And Track (2716.535mil,3830.709mil)(2716.535mil,3885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R17-2(2748.032mil,3858.268mil) on Top Layer And Track (2659.449mil,3830.709mil)(2773.622mil,3830.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R17-2(2748.032mil,3858.268mil) on Top Layer And Track (2659.449mil,3885.827mil)(2773.622mil,3885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad R17-2(2748.032mil,3858.268mil) on Top Layer And Track (2716.535mil,3830.709mil)(2716.535mil,3885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.966mil < 10mil) Between Pad R17-2(2748.032mil,3858.268mil) on Top Layer And Track (2773.622mil,3830.709mil)(2773.622mil,3838.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.966mil < 10mil) Between Pad R17-2(2748.032mil,3858.268mil) on Top Layer And Track (2773.622mil,3878.268mil)(2773.622mil,3885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R18-1(2677.165mil,3511.811mil) on Top Layer And Track (2649.606mil,3486.22mil)(2649.606mil,3600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.966mil < 10mil) Between Pad R18-1(2677.165mil,3511.811mil) on Top Layer And Track (2649.606mil,3486.22mil)(2657.165mil,3486.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad R18-1(2677.165mil,3511.811mil) on Top Layer And Track (2649.606mil,3543.307mil)(2704.724mil,3543.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.966mil < 10mil) Between Pad R18-1(2677.165mil,3511.811mil) on Top Layer And Track (2697.165mil,3486.22mil)(2704.724mil,3486.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R18-1(2677.165mil,3511.811mil) on Top Layer And Track (2704.724mil,3486.22mil)(2704.724mil,3600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R18-2(2677.165mil,3574.803mil) on Top Layer And Track (2649.606mil,3486.22mil)(2649.606mil,3600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad R18-2(2677.165mil,3574.803mil) on Top Layer And Track (2649.606mil,3543.307mil)(2704.724mil,3543.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.966mil < 10mil) Between Pad R18-2(2677.165mil,3574.803mil) on Top Layer And Track (2649.606mil,3600.394mil)(2657.165mil,3600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.966mil < 10mil) Between Pad R18-2(2677.165mil,3574.803mil) on Top Layer And Track (2697.165mil,3600.394mil)(2704.724mil,3600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.917mil < 10mil) Between Pad R18-2(2677.165mil,3574.803mil) on Top Layer And Track (2704.724mil,3486.22mil)(2704.724mil,3600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.917mil]
Rule Violations :30

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 30
Waived Violations : 0
Time Elapsed        : 00:00:00