<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6')">rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod125.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod125.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod125.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod125.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod125.html#inst_tag_27615"  onclick="showContent('inst_tag_27615')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TranslationTable.Isp</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod125.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod125.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod125.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod125.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6'>
<hr>
<a name="inst_tag_27615"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_27615" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TranslationTable.Isp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod125.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod125.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod125.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod125.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod419.html#inst_tag_145654" >TranslationTable</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod125.html" >rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23916</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
23915                   			if ( Arb_Req == 2'b0 ) // BitCov [GRADE=1] O = 1
23916      1/1          				begin end
23917      <font color = "red">0/1     ==>  	end</font>
23918      <font color = "red">0/1     ==>  	// synthesis translate_on</font>
23919      1/1          	// synopsys translate_on
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod125.html" >rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>12</td><td>6</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>12</td><td>6</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23905
 EXPRESSION (IdInfo_0_Id ? 30'b0 : 30'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23906
 EXPRESSION (IdInfo_0_Id ? 30'b111111111111111110000000000000 : 30'b111111111111111110000000000000)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23907
 EXPRESSION (IdInfo_0_Id ? 1'b0 : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23908
 EXPRESSION (IdInfo_1_Id ? 30'b0 : 30'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23909
 EXPRESSION (IdInfo_1_Id ? 30'b111111111111111110000000000000 : 30'b111111111111111110000000000000)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23910
 EXPRESSION (IdInfo_1_Id ? 1'b0 : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod125.html" >rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">294</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">147</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">147</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">270</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1028</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_28b6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b390</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uTranslation_0_Id_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod125.html" >rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23905</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23906</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23907</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23908</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23909</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23910</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23916</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23905      	assign ReqTx_Tail = ReqTx0_Tail;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (IdInfo_0_Id) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23906      	assign ReqTx0_Vld = RxErr_Vld & ( ~ RxErr_Head & ~ LoopPld | CurState == 2'b00 & ~ LoopBack );
           	                                                                                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (IdInfo_0_Id) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23907      	assign ReqTx_Vld = ReqTx0_Vld;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (IdInfo_0_Id) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23908      	assign Sys_Pwr_Idle = Pwr_BusErr_Idle & Pwr_Cxt_Idle;
           	                                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (IdInfo_1_Id) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23909      	assign Sys_Pwr_WakeUp = ReqRx_Vld;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (IdInfo_1_Id) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23910      	// synopsys translate_off
           	                         
23911      	// synthesis translate_off
           	                          
23912      	always @( posedge Sys_Clk )
           	                           
23913      	begin
           	     
23914      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
23915      			if ( Arb_Req == 2'b0 ) // BitCov [GRADE=1] O = 1
           			                                                
23916      				begin end
           				         
23917      	end
           	   
23918      	// synthesis translate_on
           	                         
23919      	// synopsys translate_on
           	                        
23920      	// synopsys translate_off
           	                         
23921      	// synthesis translate_off
           	                          
23922      	always @( posedge Sys_Clk )
           	                           
23923      	begin
           	     
23924      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
23925      			if ( Arb_Req == 2'b01 ) // BitCov [GRADE=1] O = 1
           			                                                 
23926      				begin end
           				         
23927      	end
           	   
23928      	// synthesis translate_on
           	                         
23929      	// synopsys translate_on
           	                        
23930      	// synopsys translate_off
           	                         
23931      	// synthesis translate_off
           	                          
23932      	always @( posedge Sys_Clk )
           	                           
23933      	begin
           	     
23934      		if ( Sys_Clk_RstN & 1'b1 )
           		                          
23935      			if ( Arb_Req == 2'b10 ) // BitCov [GRADE=1] O = 1
           			                                                 
23936      				begin end
           				         
23937      	end
           	   
23938      	// synthesis translate_on
           	                         
23939      	// synopsys translate_on
           	                        
23940      	// synopsys translate_off
           	                         
23941      	// synthesis translate_off
           	                          
23942      	rsnoc_z_H_R_G_T2_S_U_45bd45ab Ise(
           	                                  
23943      		.Clk( Sys_Clk )
           		               
23944      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
23945      	,	.Clk_En( Sys_Clk_En )
           	 	                     
23946      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
23947      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
23948      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
23949      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
23950      	,	.Rx_Data( ReqRx_Data )
           	 	                      
23951      	,	.Rx_Head( ReqRx_Head )
           	 	                      
23952      	,	.Rx_Rdy( ReqRx_Rdy )
           	 	                    
23953      	,	.Rx_Tail( ReqRx_Tail )
           	 	                      
23954      	,	.Rx_Vld( ReqRx_Vld )
           	 	                    
23955      	,	.RxAddrMask( AddrMask )
           	 	                       
23956      	,	.RxApertureHit( PathFound & SubFound )
           	 	                                      
23957      	,	.RxPathHit( PathFound )
           	 	                       
23958      	);
           	  
23959      	// synthesis translate_on
           	                         
23960      	// synopsys translate_on
           	                        
23961      endmodule
                    
23962      
           
23963      `timescale 1ps/1ps
                             
23964      module rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 (
                                                                       
23965      	Rx_0
           	    
23966      ,	Rx_1
            	    
23967      ,	Rx_11
            	     
23968      ,	Rx_14
            	     
23969      ,	Rx_15
            	     
23970      ,	Rx_17
            	     
23971      ,	Rx_19
            	     
23972      ,	Rx_2
            	    
23973      ,	Rx_4
            	    
23974      ,	Rx_6
            	    
23975      ,	Rx_7
            	    
23976      ,	Rx_8
            	    
23977      ,	Rx_9
            	    
23978      ,	RxRdy
            	     
23979      ,	RxVld
            	     
23980      ,	Sys_Clk
            	       
23981      ,	Sys_Clk_ClkS
            	            
23982      ,	Sys_Clk_En
            	          
23983      ,	Sys_Clk_EnS
            	           
23984      ,	Sys_Clk_RetRstN
            	               
23985      ,	Sys_Clk_RstN
            	            
23986      ,	Sys_Clk_Tm
            	          
23987      ,	Sys_Pwr_Idle
            	            
23988      ,	Sys_Pwr_WakeUp
            	              
23989      ,	Tx_0
            	    
23990      ,	Tx_1
            	    
23991      ,	Tx_11
            	     
23992      ,	Tx_14
            	     
23993      ,	Tx_15
            	     
23994      ,	Tx_17
            	     
23995      ,	Tx_19
            	     
23996      ,	Tx_2
            	    
23997      ,	Tx_4
            	    
23998      ,	Tx_6
            	    
23999      ,	Tx_7
            	    
24000      ,	Tx_8
            	    
24001      ,	Tx_9
            	    
24002      ,	TxRdy
            	     
24003      ,	TxVld
            	     
24004      );
             
24005      	input  [31:0] Rx_0            ;
           	                               
24006      	input         Rx_1            ;
           	                               
24007      	input  [2:0]  Rx_11           ;
           	                               
24008      	input         Rx_14           ;
           	                               
24009      	input         Rx_15           ;
           	                               
24010      	input         Rx_17           ;
           	                               
24011      	input  [7:0]  Rx_19           ;
           	                               
24012      	input  [37:0] Rx_2            ;
           	                               
24013      	input         Rx_4            ;
           	                               
24014      	input         Rx_6            ;
           	                               
24015      	input         Rx_7            ;
           	                               
24016      	input  [5:0]  Rx_8            ;
           	                               
24017      	input         Rx_9            ;
           	                               
24018      	output        RxRdy           ;
           	                               
24019      	input         RxVld           ;
           	                               
24020      	input         Sys_Clk         ;
           	                               
24021      	input         Sys_Clk_ClkS    ;
           	                               
24022      	input         Sys_Clk_En      ;
           	                               
24023      	input         Sys_Clk_EnS     ;
           	                               
24024      	input         Sys_Clk_RetRstN ;
           	                               
24025      	input         Sys_Clk_RstN    ;
           	                               
24026      	input         Sys_Clk_Tm      ;
           	                               
24027      	output        Sys_Pwr_Idle    ;
           	                               
24028      	output        Sys_Pwr_WakeUp  ;
           	                               
24029      	output [31:0] Tx_0            ;
           	                               
24030      	output        Tx_1            ;
           	                               
24031      	output [2:0]  Tx_11           ;
           	                               
24032      	output        Tx_14           ;
           	                               
24033      	output        Tx_15           ;
           	                               
24034      	output        Tx_17           ;
           	                               
24035      	output [7:0]  Tx_19           ;
           	                               
24036      	output [37:0] Tx_2            ;
           	                               
24037      	output        Tx_4            ;
           	                               
24038      	output        Tx_6            ;
           	                               
24039      	output        Tx_7            ;
           	                               
24040      	output [5:0]  Tx_8            ;
           	                               
24041      	output        Tx_9            ;
           	                               
24042      	input         TxRdy           ;
           	                               
24043      	output        TxVld           ;
           	                               
24044      	reg  dontStop ;
           	               
24045      	assign RxRdy = TxRdy;
           	                     
24046      	assign Sys_Pwr_Idle = 1'b1;
           	                           
24047      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
24048      	assign Tx_0 = Rx_0;
           	                   
24049      	assign Tx_1 = Rx_1;
           	                   
24050      	assign Tx_11 = Rx_11;
           	                     
24051      	assign Tx_14 = Rx_14;
           	                     
24052      	assign Tx_15 = Rx_15;
           	                     
24053      	assign Tx_17 = Rx_17;
           	                     
24054      	assign Tx_19 = Rx_19;
           	                     
24055      	assign Tx_2 = Rx_2;
           	                   
24056      	assign Tx_4 = Rx_4;
           	                   
24057      	assign Tx_6 = Rx_6;
           	                   
24058      	assign Tx_7 = Rx_7;
           	                   
24059      	assign Tx_8 = Rx_8;
           	                   
24060      	assign Tx_9 = Rx_9;
           	                   
24061      	assign TxVld = RxVld;
           	                     
24062      	// synopsys translate_off
           	                         
24063      	// synthesis translate_off
           	                          
24064      	always @( posedge Sys_Clk )
           	                           
24065      		if ( Sys_Clk == 1'b1 )
           		                      
24066      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
24067      				dontStop = 0;
           				             
24068      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
24069      				if (!dontStop) begin
           				                    
24070      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
24071      					$stop;
           					      
24072      				end
           				   
24073      			end
           			   
24074      	// synthesis translate_on
           	                         
24075      	// synopsys translate_on
           	                        
24076      	endmodule
           	         
24077      
           
24078      `timescale 1ps/1ps
                             
24079      module rsnoc_z_H_R_G_T2_O_U_e74e2af8 (
                                                 
24080      	Cxt_0
           	     
24081      ,	CxtUsed
            	       
24082      ,	Rdy
            	   
24083      ,	Req_AddLd0
            	          
24084      ,	Req_AddMdL
            	          
24085      ,	Req_Len1
            	        
24086      ,	Req_OpcT
            	        
24087      ,	Req_RouteId
            	           
24088      ,	Req_Strm
            	        
24089      ,	ReqRdy
            	      
24090      ,	ReqVld
            	      
24091      ,	Sys_Clk
            	       
24092      ,	Sys_Clk_ClkS
            	            
24093      ,	Sys_Clk_En
            	          
24094      ,	Sys_Clk_EnS
            	           
24095      ,	Sys_Clk_RetRstN
            	               
24096      ,	Sys_Clk_RstN
            	            
24097      ,	Sys_Clk_Tm
            	          
24098      ,	Sys_Pwr_Idle
            	            
24099      ,	Sys_Pwr_WakeUp
            	              
24100      );
             
24101      	input  [31:0] Cxt_0           ;
           	                               
24102      	input         CxtUsed         ;
           	                               
24103      	output        Rdy             ;
           	                               
24104      	input  [7:0]  Req_AddLd0      ;
           	                               
24105      	input  [22:0] Req_AddMdL      ;
           	                               
24106      	input  [5:0]  Req_Len1        ;
           	                               
24107      	input  [3:0]  Req_OpcT        ;
           	                               
24108      	input  [13:0] Req_RouteId     ;
           	                               
24109      	input         Req_Strm        ;
           	                               
24110      	input         ReqRdy          ;
           	                               
24111      	input         ReqVld          ;
           	                               
24112      	input         Sys_Clk         ;
           	                               
24113      	input         Sys_Clk_ClkS    ;
           	                               
24114      	input         Sys_Clk_En      ;
           	                               
24115      	input         Sys_Clk_EnS     ;
           	                               
24116      	input         Sys_Clk_RetRstN ;
           	                               
24117      	input         Sys_Clk_RstN    ;
           	                               
24118      	input         Sys_Clk_Tm      ;
           	                               
24119      	output        Sys_Pwr_Idle    ;
           	                               
24120      	output        Sys_Pwr_WakeUp  ;
           	                               
24121      	assign Rdy = 1'b1;
           	                  
24122      	assign Sys_Pwr_Idle = 1'b1;
           	                           
24123      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
24124      endmodule
                    
24125      
           
24126      `timescale 1ps/1ps
                             
24127      module rsnoc_z_H_R_G_T2_P_U_6bb1a70a (
                                                 
24128      	Cxt_AddLd0
           	          
24129      ,	Cxt_Addr4Be
            	           
24130      ,	Cxt_Echo
            	        
24131      ,	Cxt_Head
            	        
24132      ,	Cxt_Len1
            	        
24133      ,	Cxt_OpcT
            	        
24134      ,	Cxt_RouteIdZ
            	            
24135      ,	CxtUsed
            	       
24136      ,	Rx_CxtId
            	        
24137      ,	Rx_Head
            	       
24138      ,	Rx_Last
            	       
24139      ,	Rx_Opc
            	      
24140      ,	Rx_Pld
            	      
24141      ,	Rx_Rdy
            	      
24142      ,	Rx_Status
            	         
24143      ,	Rx_Vld
            	      
24144      ,	Sys_Clk
            	       
24145      ,	Sys_Clk_ClkS
            	            
24146      ,	Sys_Clk_En
            	          
24147      ,	Sys_Clk_EnS
            	           
24148      ,	Sys_Clk_RetRstN
            	               
24149      ,	Sys_Clk_RstN
            	            
24150      ,	Sys_Clk_Tm
            	          
24151      ,	Sys_Pwr_Idle
            	            
24152      ,	Sys_Pwr_WakeUp
            	              
24153      ,	Tx_Data
            	       
24154      ,	Tx_Head
            	       
24155      ,	Tx_Rdy
            	      
24156      ,	Tx_Tail
            	       
24157      ,	Tx_Vld
            	      
24158      ,	TxCxtId
            	       
24159      ,	TxLast
            	      
24160      );
             
24161      	input  [7:0]   Cxt_AddLd0      ;
           	                                
24162      	input  [1:0]   Cxt_Addr4Be     ;
           	                                
24163      	input  [2:0]   Cxt_Echo        ;
           	                                
24164      	input          Cxt_Head        ;
           	                                
24165      	input  [5:0]   Cxt_Len1        ;
           	                                
24166      	input  [3:0]   Cxt_OpcT        ;
           	                                
24167      	input  [7:0]   Cxt_RouteIdZ    ;
           	                                
24168      	input          CxtUsed         ;
           	                                
24169      	input          Rx_CxtId        ;
           	                                
24170      	input          Rx_Head         ;
           	                                
24171      	input          Rx_Last         ;
           	                                
24172      	input  [3:0]   Rx_Opc          ;
           	                                
24173      	input  [37:0]  Rx_Pld          ;
           	                                
24174      	output         Rx_Rdy          ;
           	                                
24175      	input  [1:0]   Rx_Status       ;
           	                                
24176      	input          Rx_Vld          ;
           	                                
24177      	input          Sys_Clk         ;
           	                                
24178      	input          Sys_Clk_ClkS    ;
           	                                
24179      	input          Sys_Clk_En      ;
           	                                
24180      	input          Sys_Clk_EnS     ;
           	                                
24181      	input          Sys_Clk_RetRstN ;
           	                                
24182      	input          Sys_Clk_RstN    ;
           	                                
24183      	input          Sys_Clk_Tm      ;
           	                                
24184      	output         Sys_Pwr_Idle    ;
           	                                
24185      	output         Sys_Pwr_WakeUp  ;
           	                                
24186      	output [107:0] Tx_Data         ;
           	                                
24187      	output         Tx_Head         ;
           	                                
24188      	input          Tx_Rdy          ;
           	                                
24189      	output         Tx_Tail         ;
           	                                
24190      	output         Tx_Vld          ;
           	                                
24191      	output         TxCxtId         ;
           	                                
24192      	output         TxLast          ;
           	                                
24193      	wire [7:0]  u_29f0      ;
           	                         
24194      	wire        Cur_CxtId   ;
           	                         
24195      	wire        Cur_Last    ;
           	                         
24196      	wire [3:0]  Cur_Opc     ;
           	                         
24197      	wire [37:0] Cur_Pld     ;
           	                         
24198      	wire [1:0]  Cur_Status  ;
           	                         
24199      	wire [30:0] Hdr_Addr    ;
           	                         
24200      	wire [2:0]  Hdr_Echo    ;
           	                         
24201      	wire [6:0]  Hdr_Len1    ;
           	                         
24202      	wire [3:0]  Hdr_Opc     ;
           	                         
24203      	wire [13:0] Hdr_RouteId ;
           	                         
24204      	wire [1:0]  Hdr_Status  ;
           	                         
24205      	wire        Head        ;
           	                         
24206      	wire        Tail        ;
           	                         
24207      	wire [69:0] TxHdr       ;
           	                         
24208      	wire [37:0] TxPld       ;
           	                         
24209      	assign Rx_Rdy = Tx_Rdy;
           	                       
24210      	assign Sys_Pwr_Idle = 1'b1;
           	                           
24211      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
24212      	assign u_29f0 = Cxt_RouteIdZ;
           	                             
24213      	assign Hdr_RouteId = { 1'b0 , u_29f0 [7:5] , 5'b0 , u_29f0 [4:0] } | 14'b00000111000000;
           	                                                                                        
24214      	assign Cur_Opc = Rx_Opc;
           	                        
24215      	assign Hdr_Opc = Cur_Opc;
           	                         
24216      	assign Cur_Status = Rx_Status;
           	                              
24217      	assign Hdr_Status = Cur_Status;
           	                               
24218      	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	                                      
24219      	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
24220      	assign Hdr_Echo = Cxt_Echo;
           	                           
24221      	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
24222      	assign Cur_Pld = Rx_Pld;
           	                        
24223      	assign TxPld = Cur_Pld;
           	                       
24224      	assign Tx_Data = { TxHdr , TxPld };
           	                                   
24225      	assign Head = Rx_Head;
           	                      
24226      	assign Tx_Head = Head;
           	                      
24227      	assign Cur_Last = Rx_Last;
           	                          
24228      	assign Tail = Cur_Last;
           	                       
24229      	assign Tx_Tail = Tail;
           	                      
24230      	assign Tx_Vld = Rx_Vld;
           	                       
24231      	assign Cur_CxtId = Rx_CxtId;
           	                            
24232      	assign TxCxtId = Cur_CxtId;
           	                           
24233      	assign TxLast = Cur_Last;
           	                         
24234      endmodule
                    
24235      
           
24236      `timescale 1ps/1ps
                             
24237      module rsnoc_z_H_R_U_P_N_17116f53_A030000161432140208 (
                                                                  
24238      	Rx_1
           	    
24239      ,	Rx_10
            	     
24240      ,	Rx_11
            	     
24241      ,	Rx_13
            	     
24242      ,	Rx_15
            	     
24243      ,	Rx_6
            	    
24244      ,	Rx_7
            	    
24245      ,	Rx_8
            	    
24246      ,	Rx_9
            	    
24247      ,	RxRdy
            	     
24248      ,	RxVld
            	     
24249      ,	Sys_Clk
            	       
24250      ,	Sys_Clk_ClkS
            	            
24251      ,	Sys_Clk_En
            	          
24252      ,	Sys_Clk_EnS
            	           
24253      ,	Sys_Clk_RetRstN
            	               
24254      ,	Sys_Clk_RstN
            	            
24255      ,	Sys_Clk_Tm
            	          
24256      ,	Sys_Pwr_Idle
            	            
24257      ,	Sys_Pwr_WakeUp
            	              
24258      ,	Tx_1
            	    
24259      ,	Tx_10
            	     
24260      ,	Tx_11
            	     
24261      ,	Tx_13
            	     
24262      ,	Tx_15
            	     
24263      ,	Tx_6
            	    
24264      ,	Tx_7
            	    
24265      ,	Tx_8
            	    
24266      ,	Tx_9
            	    
24267      ,	TxRdy
            	     
24268      ,	TxVld
            	     
24269      );
             
24270      	input  [2:0]  Rx_1            ;
           	                               
24271      	input  [31:0] Rx_10           ;
           	                               
24272      	input  [13:0] Rx_11           ;
           	                               
24273      	input  [1:0]  Rx_13           ;
           	                               
24274      	input  [7:0]  Rx_15           ;
           	                               
24275      	input         Rx_6            ;
           	                               
24276      	input  [5:0]  Rx_7            ;
           	                               
24277      	input         Rx_8            ;
           	                               
24278      	input  [3:0]  Rx_9            ;
           	                               
24279      	output        RxRdy           ;
           	                               
24280      	input         RxVld           ;
           	                               
24281      	input         Sys_Clk         ;
           	                               
24282      	input         Sys_Clk_ClkS    ;
           	                               
24283      	input         Sys_Clk_En      ;
           	                               
24284      	input         Sys_Clk_EnS     ;
           	                               
24285      	input         Sys_Clk_RetRstN ;
           	                               
24286      	input         Sys_Clk_RstN    ;
           	                               
24287      	input         Sys_Clk_Tm      ;
           	                               
24288      	output        Sys_Pwr_Idle    ;
           	                               
24289      	output        Sys_Pwr_WakeUp  ;
           	                               
24290      	output [2:0]  Tx_1            ;
           	                               
24291      	output [31:0] Tx_10           ;
           	                               
24292      	output [13:0] Tx_11           ;
           	                               
24293      	output [1:0]  Tx_13           ;
           	                               
24294      	output [7:0]  Tx_15           ;
           	                               
24295      	output        Tx_6            ;
           	                               
24296      	output [5:0]  Tx_7            ;
           	                               
24297      	output        Tx_8            ;
           	                               
24298      	output [3:0]  Tx_9            ;
           	                               
24299      	input         TxRdy           ;
           	                               
24300      	output        TxVld           ;
           	                               
24301      	reg  dontStop ;
           	               
24302      	assign RxRdy = TxRdy;
           	                     
24303      	assign Sys_Pwr_Idle = 1'b1;
           	                           
24304      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
24305      	assign Tx_1 = Rx_1;
           	                   
24306      	assign Tx_10 = Rx_10;
           	                     
24307      	assign Tx_11 = Rx_11;
           	                     
24308      	assign Tx_13 = Rx_13;
           	                     
24309      	assign Tx_15 = Rx_15;
           	                     
24310      	assign Tx_6 = Rx_6;
           	                   
24311      	assign Tx_7 = Rx_7;
           	                   
24312      	assign Tx_8 = Rx_8;
           	                   
24313      	assign Tx_9 = Rx_9;
           	                   
24314      	assign TxVld = RxVld;
           	                     
24315      	// synopsys translate_off
           	                         
24316      	// synthesis translate_off
           	                          
24317      	always @( posedge Sys_Clk )
           	                           
24318      		if ( Sys_Clk == 1'b1 )
           		                      
24319      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
24320      				dontStop = 0;
           				             
24321      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
24322      				if (!dontStop) begin
           				                    
24323      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
24324      					$stop;
           					      
24325      				end
           				   
24326      			end
           			   
24327      	// synthesis translate_on
           	                         
24328      	// synopsys translate_on
           	                        
24329      	endmodule
           	         
24330      
           
24331      `timescale 1ps/1ps
                             
24332      module rsnoc_z_H_R_G_T2_T_U_6bb1a70a (
                                                 
24333      	AddrBase
           	        
24334      ,	Cmd_Echo
            	        
24335      ,	Cmd_KeyId
            	         
24336      ,	Cmd_Len1
            	        
24337      ,	Cmd_Lock
            	        
24338      ,	Cmd_OpcT
            	        
24339      ,	Cmd_RawAddr
            	           
24340      ,	Cmd_RouteId
            	           
24341      ,	Cmd_Status
            	          
24342      ,	Cmd_User
            	        
24343      ,	HitId
            	     
24344      ,	Pld_Data
            	        
24345      ,	Pld_Last
            	        
24346      ,	Rdy
            	   
24347      ,	Rx_Data
            	       
24348      ,	Rx_Head
            	       
24349      ,	Rx_Rdy
            	      
24350      ,	Rx_Tail
            	       
24351      ,	Rx_Vld
            	      
24352      ,	Sys_Clk
            	       
24353      ,	Sys_Clk_ClkS
            	            
24354      ,	Sys_Clk_En
            	          
24355      ,	Sys_Clk_EnS
            	           
24356      ,	Sys_Clk_RetRstN
            	               
24357      ,	Sys_Clk_RstN
            	            
24358      ,	Sys_Clk_Tm
            	          
24359      ,	Sys_Pwr_Idle
            	            
24360      ,	Sys_Pwr_WakeUp
            	              
24361      ,	Vld
            	   
24362      );
             
24363      	input  [29:0]  AddrBase        ;
           	                                
24364      	output [2:0]   Cmd_Echo        ;
           	                                
24365      	output         Cmd_KeyId       ;
           	                                
24366      	output [5:0]   Cmd_Len1        ;
           	                                
24367      	output         Cmd_Lock        ;
           	                                
24368      	output [3:0]   Cmd_OpcT        ;
           	                                
24369      	output [31:0]  Cmd_RawAddr     ;
           	                                
24370      	output [13:0]  Cmd_RouteId     ;
           	                                
24371      	output [1:0]   Cmd_Status      ;
           	                                
24372      	output [7:0]   Cmd_User        ;
           	                                
24373      	input          HitId           ;
           	                                
24374      	output [37:0]  Pld_Data        ;
           	                                
24375      	output         Pld_Last        ;
           	                                
24376      	input          Rdy             ;
           	                                
24377      	input  [107:0] Rx_Data         ;
           	                                
24378      	input          Rx_Head         ;
           	                                
24379      	output         Rx_Rdy          ;
           	                                
24380      	input          Rx_Tail         ;
           	                                
24381      	input          Rx_Vld          ;
           	                                
24382      	input          Sys_Clk         ;
           	                                
24383      	input          Sys_Clk_ClkS    ;
           	                                
24384      	input          Sys_Clk_En      ;
           	                                
24385      	input          Sys_Clk_EnS     ;
           	                                
24386      	input          Sys_Clk_RetRstN ;
           	                                
24387      	input          Sys_Clk_RstN    ;
           	                                
24388      	input          Sys_Clk_Tm      ;
           	                                
24389      	output         Sys_Pwr_Idle    ;
           	                                
24390      	output         Sys_Pwr_WakeUp  ;
           	                                
24391      	output         Vld             ;
           	                                
24392      	wire [2:0]  u_42be_1        ;
           	                             
24393      	wire [31:0] u_42be_10       ;
           	                             
24394      	wire [13:0] u_42be_11       ;
           	                             
24395      	wire [1:0]  u_42be_13       ;
           	                             
24396      	wire [7:0]  u_42be_15       ;
           	                             
24397      	wire        u_42be_6        ;
           	                             
24398      	wire [5:0]  u_42be_7        ;
           	                             
24399      	wire        u_42be_8        ;
           	                             
24400      	wire [3:0]  u_42be_9        ;
           	                             
24401      	wire [37:0] u_6846_0        ;
           	                             
24402      	wire        u_6846_1        ;
           	                             
24403      	wire [37:0] u_b984_0        ;
           	                             
24404      	wire        u_b984_1        ;
           	                             
24405      	wire [2:0]  u_ca1c_1        ;
           	                             
24406      	wire [31:0] u_ca1c_10       ;
           	                             
24407      	wire [13:0] u_ca1c_11       ;
           	                             
24408      	wire [1:0]  u_ca1c_13       ;
           	                             
24409      	wire [7:0]  u_ca1c_15       ;
           	                             
24410      	wire        u_ca1c_6        ;
           	                             
24411      	wire [5:0]  u_ca1c_7        ;
           	                             
24412      	wire        u_ca1c_8        ;
           	                             
24413      	wire [3:0]  u_ca1c_9        ;
           	                             
24414      	wire [6:0]  u_e4c6          ;
           	                             
24415      	wire [2:0]  CmdIn_Echo      ;
           	                             
24416      	wire        CmdIn_KeyId     ;
           	                             
24417      	wire [5:0]  CmdIn_Len1      ;
           	                             
24418      	wire        CmdIn_Lock      ;
           	                             
24419      	wire [3:0]  CmdIn_OpcT      ;
           	                             
24420      	wire [31:0] CmdIn_RawAddr   ;
           	                             
24421      	wire [13:0] CmdIn_RouteId   ;
           	                             
24422      	wire [1:0]  CmdIn_Status    ;
           	                             
24423      	wire [7:0]  CmdIn_User      ;
           	                             
24424      	wire [37:0] PldIn_Data      ;
           	                             
24425      	wire        PldIn_Last      ;
           	                             
24426      	wire        PldVld          ;
           	                             
24427      	wire        Pwr_Pipe_Idle   ;
           	                             
24428      	wire        Pwr_Pipe_WakeUp ;
           	                             
24429      	wire [29:0] Req_BaseAddr    ;
           	                             
24430      	wire [37:0] Req_Data        ;
           	                             
24431      	wire [2:0]  Req_Echo        ;
           	                             
24432      	wire        Req_KeyId       ;
           	                             
24433      	wire        Req_Last        ;
           	                             
24434      	wire [5:0]  Req_Len1        ;
           	                             
24435      	wire        Req_Lock        ;
           	                             
24436      	wire [3:0]  Req_OpcT        ;
           	                             
24437      	wire [31:0] Req_RawAddr     ;
           	                             
24438      	wire [13:0] Req_RouteId     ;
           	                             
24439      	wire [1:0]  Req_Status      ;
           	                             
24440      	wire [7:0]  Req_User        ;
           	                             
24441      	assign Req_Echo = Rx_Data [40:38];
           	                                  
24442      	assign CmdIn_Echo = Req_Echo;
           	                             
24443      	assign u_ca1c_1 = CmdIn_Echo;
           	                             
24444      	assign Req_BaseAddr = AddrBase;
           	                               
24445      	assign Req_RawAddr =
           	                    
24446      				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
24447      			&	{ 25'b1111111111111111111111111 , ~ { 7 { 1'b0 }  } }
           			 	                                                     
24448      		&	~ { 32 { 1'b0 }  };
           		 	                   
24449      	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
24450      	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
24451      	assign Req_RouteId = Rx_Data [106:93];
           	                                      
24452      	assign CmdIn_RouteId = Req_RouteId;
           	                                   
24453      	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
24454      	assign Req_Status = Rx_Data [88:87];
           	                                    
24455      	assign CmdIn_Status = Req_Status;
           	                                 
24456      	assign u_ca1c_13 = CmdIn_Status;
           	                                
24457      	assign Req_User = Rx_Data [48:41];
           	                                  
24458      	assign CmdIn_User = Req_User;
           	                             
24459      	assign u_ca1c_15 = CmdIn_User;
           	                              
24460      	assign Req_KeyId = HitId;
           	                         
24461      	assign CmdIn_KeyId = Req_KeyId;
           	                               
24462      	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
24463      	assign u_e4c6 = Rx_Data [86:80] & ~ { 7 { 1'b0 }  };
           	                                                    
24464      	assign Req_Len1 = u_e4c6 [5:0];
           	                               
24465      	assign CmdIn_Len1 = Req_Len1;
           	                             
24466      	assign u_ca1c_7 = CmdIn_Len1;
           	                             
24467      	assign Req_Lock = Rx_Data [107];
           	                                
24468      	assign CmdIn_Lock = Req_Lock;
           	                             
24469      	assign u_ca1c_8 = CmdIn_Lock;
           	                             
24470      	assign Req_OpcT = Rx_Data [92:89];
           	                                  
24471      	assign CmdIn_OpcT = Req_OpcT;
           	                             
24472      	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
24473      	rsnoc_z_H_R_U_P_N_17116f53_A030000161432140208 Icp(
           	                                                   
24474      		.Rx_1( u_ca1c_1 )
           		                 
24475      	,	.Rx_10( u_ca1c_10 )
           	 	                   
24476      	,	.Rx_11( u_ca1c_11 )
           	 	                   
24477      	,	.Rx_13( u_ca1c_13 )
           	 	                   
24478      	,	.Rx_15( u_ca1c_15 )
           	 	                   
24479      	,	.Rx_6( u_ca1c_6 )
           	 	                 
24480      	,	.Rx_7( u_ca1c_7 )
           	 	                 
24481      	,	.Rx_8( u_ca1c_8 )
           	 	                 
24482      	,	.Rx_9( u_ca1c_9 )
           	 	                 
24483      	,	.RxRdy( Rx_Rdy )
           	 	                
24484      	,	.RxVld( Rx_Vld )
           	 	                
24485      	,	.Sys_Clk( Sys_Clk )
           	 	                   
24486      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
24487      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
24488      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
24489      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
24490      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
24491      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
24492      	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
24493      	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
24494      	,	.Tx_1( u_42be_1 )
           	 	                 
24495      	,	.Tx_10( u_42be_10 )
           	 	                   
24496      	,	.Tx_11( u_42be_11 )
           	 	                   
24497      	,	.Tx_13( u_42be_13 )
           	 	                   
24498      	,	.Tx_15( u_42be_15 )
           	 	                   
24499      	,	.Tx_6( u_42be_6 )
           	 	                 
24500      	,	.Tx_7( u_42be_7 )
           	 	                 
24501      	,	.Tx_8( u_42be_8 )
           	 	                 
24502      	,	.Tx_9( u_42be_9 )
           	 	                 
24503      	,	.TxRdy( Rdy )
           	 	             
24504      	,	.TxVld( Vld )
           	 	             
24505      	);
           	  
24506      	assign Cmd_Echo = u_42be_1;
           	                           
24507      	assign Cmd_KeyId = u_42be_6;
           	                            
24508      	assign Cmd_Len1 = u_42be_7;
           	                           
24509      	assign Cmd_Lock = u_42be_8;
           	                           
24510      	assign Cmd_OpcT = u_42be_9;
           	                           
24511      	assign Cmd_RawAddr = u_42be_10;
           	                               
24512      	assign Cmd_RouteId = u_42be_11;
           	                               
24513      	assign Cmd_Status = u_42be_13;
           	                              
24514      	assign Cmd_User = u_42be_15;
           	                            
24515      	assign Req_Data = Rx_Data [37:0];
           	                                 
24516      	assign PldIn_Data = Req_Data;
           	                             
24517      	assign u_b984_0 = PldIn_Data;
           	                             
24518      	assign Req_Last = Rx_Tail;
           	                          
24519      	assign PldIn_Last = Req_Last;
           	                             
24520      	assign u_b984_1 = PldIn_Last;
           	                             
24521      	rsnoc_z_H_R_U_P_N_7720665d_A381 Ipp(
           	                                    
24522      		.Rx_0( u_b984_0 )
           		                 
24523      	,	.Rx_1( u_b984_1 )
           	 	                 
24524      	,	.RxRdy( )
           	 	         
24525      	,	.RxVld( Rx_Vld )
           	 	                
24526      	,	.Sys_Clk( Sys_Clk )
           	 	                   
24527      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
24528      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
24529      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
24530      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
24531      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
24532      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
24533      	,	.Sys_Pwr_Idle( )
           	 	                
24534      	,	.Sys_Pwr_WakeUp( )
           	 	                  
24535      	,	.Tx_0( u_6846_0 )
           	 	                 
24536      	,	.Tx_1( u_6846_1 )
           	 	                 
24537      	,	.TxRdy( Rdy )
           	 	             
24538      	,	.TxVld( PldVld )
           	 	                
24539      	);
           	  
24540      	assign Pld_Data = u_6846_0;
           	                           
24541      	assign Pld_Last = u_6846_1;
           	                           
24542      	assign Sys_Pwr_Idle = Pwr_Pipe_Idle;
           	                                    
24543      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
24544      endmodule
                    
24545      
           
24546      `timescale 1ps/1ps
                             
24547      module rsnoc_z_H_R_G_T2_U_U_369866f5 (
                                                 
24548      	Gen_Req_Addr
           	            
24549      ,	Gen_Req_Be
            	          
24550      ,	Gen_Req_BurstType
            	                 
24551      ,	Gen_Req_Data
            	            
24552      ,	Gen_Req_Last
            	            
24553      ,	Gen_Req_Len1
            	            
24554      ,	Gen_Req_Lock
            	            
24555      ,	Gen_Req_Opc
            	           
24556      ,	Gen_Req_Rdy
            	           
24557      ,	Gen_Req_SeqUnOrdered
            	                    
24558      ,	Gen_Req_SeqUnique
            	                 
24559      ,	Gen_Req_User
            	            
24560      ,	Gen_Req_Vld
            	           
24561      ,	Gen_Rsp_Data
            	            
24562      ,	Gen_Rsp_Last
            	            
24563      ,	Gen_Rsp_Rdy
            	           
24564      ,	Gen_Rsp_SeqUnOrdered
            	                    
24565      ,	Gen_Rsp_Status
            	              
24566      ,	Gen_Rsp_Vld
            	           
24567      ,	IdInfo_0_AddrBase
            	                 
24568      ,	IdInfo_0_AddrMask
            	                 
24569      ,	IdInfo_0_Debug
            	              
24570      ,	IdInfo_0_Id
            	           
24571      ,	IdInfo_1_AddrBase
            	                 
24572      ,	IdInfo_1_AddrMask
            	                 
24573      ,	IdInfo_1_Debug
            	              
24574      ,	IdInfo_1_Id
            	           
24575      ,	Load
            	    
24576      ,	NoPendingTrans
            	              
24577      ,	Rx_Data
            	       
24578      ,	Rx_Head
            	       
24579      ,	Rx_Rdy
            	      
24580      ,	Rx_Tail
            	       
24581      ,	Rx_Vld
            	      
24582      ,	Sys_Clk
            	       
24583      ,	Sys_Clk_ClkS
            	            
24584      ,	Sys_Clk_En
            	          
24585      ,	Sys_Clk_EnS
            	           
24586      ,	Sys_Clk_RetRstN
            	               
24587      ,	Sys_Clk_RstN
            	            
24588      ,	Sys_Clk_Tm
            	          
24589      ,	Sys_Pwr_Idle
            	            
24590      ,	Sys_Pwr_WakeUp
            	              
24591      ,	Translation_0_Aperture
            	                      
24592      ,	Translation_0_Id
            	                
24593      ,	Translation_0_PathFound
            	                       
24594      ,	Translation_0_SubFound
            	                      
24595      ,	Tx_Data
            	       
24596      ,	Tx_Head
            	       
24597      ,	Tx_Rdy
            	      
24598      ,	Tx_Tail
            	       
24599      ,	Tx_Vld
            	      
24600      ,	WakeUp_Other
            	            
24601      ,	WakeUp_Rx
            	         
24602      );
             
24603      	output [31:0]  Gen_Req_Addr            ;
           	                                        
24604      	output [3:0]   Gen_Req_Be              ;
           	                                        
24605      	output         Gen_Req_BurstType       ;
           	                                        
24606      	output [31:0]  Gen_Req_Data            ;
           	                                        
24607      	output         Gen_Req_Last            ;
           	                                        
24608      	output [5:0]   Gen_Req_Len1            ;
           	                                        
24609      	output         Gen_Req_Lock            ;
           	                                        
24610      	output [2:0]   Gen_Req_Opc             ;
           	                                        
24611      	input          Gen_Req_Rdy             ;
           	                                        
24612      	output         Gen_Req_SeqUnOrdered    ;
           	                                        
24613      	output         Gen_Req_SeqUnique       ;
           	                                        
24614      	output [7:0]   Gen_Req_User            ;
           	                                        
24615      	output         Gen_Req_Vld             ;
           	                                        
24616      	input  [31:0]  Gen_Rsp_Data            ;
           	                                        
24617      	input          Gen_Rsp_Last            ;
           	                                        
24618      	output         Gen_Rsp_Rdy             ;
           	                                        
24619      	input          Gen_Rsp_SeqUnOrdered    ;
           	                                        
24620      	input  [1:0]   Gen_Rsp_Status          ;
           	                                        
24621      	input          Gen_Rsp_Vld             ;
           	                                        
24622      	input  [29:0]  IdInfo_0_AddrBase       ;
           	                                        
24623      	input  [29:0]  IdInfo_0_AddrMask       ;
           	                                        
24624      	input          IdInfo_0_Debug          ;
           	                                        
24625      	output         IdInfo_0_Id             ;
           	                                        
24626      	input  [29:0]  IdInfo_1_AddrBase       ;
           	                                        
24627      	input  [29:0]  IdInfo_1_AddrMask       ;
           	                                        
24628      	input          IdInfo_1_Debug          ;
           	                                        
24629      	output         IdInfo_1_Id             ;
           	                                        
24630      	output [1:0]   Load                    ;
           	                                        
24631      	output         NoPendingTrans          ;
           	                                        
24632      	input  [107:0] Rx_Data                 ;
           	                                        
24633      	input          Rx_Head                 ;
           	                                        
24634      	output         Rx_Rdy                  ;
           	                                        
24635      	input          Rx_Tail                 ;
           	                                        
24636      	input          Rx_Vld                  ;
           	                                        
24637      	input          Sys_Clk                 ;
           	                                        
24638      	input          Sys_Clk_ClkS            ;
           	                                        
24639      	input          Sys_Clk_En              ;
           	                                        
24640      	input          Sys_Clk_EnS             ;
           	                                        
24641      	input          Sys_Clk_RetRstN         ;
           	                                        
24642      	input          Sys_Clk_RstN            ;
           	                                        
24643      	input          Sys_Clk_Tm              ;
           	                                        
24644      	output         Sys_Pwr_Idle            ;
           	                                        
24645      	output         Sys_Pwr_WakeUp          ;
           	                                        
24646      	output [8:0]   Translation_0_Aperture  ;
           	                                        
24647      	input          Translation_0_Id        ;
           	                                        
24648      	input          Translation_0_PathFound ;
           	                                        
24649      	input          Translation_0_SubFound  ;
           	                                        
24650      	output [107:0] Tx_Data                 ;
           	                                        
24651      	output         Tx_Head                 ;
           	                                        
24652      	input          Tx_Rdy                  ;
           	                                        
24653      	output         Tx_Tail                 ;
           	                                        
24654      	output         Tx_Vld                  ;
           	                                        
24655      	output         WakeUp_Other            ;
           	                                        
24656      	output         WakeUp_Rx               ;
           	                                        
24657      	wire [31:0]  u_Req_Addr              ;
           	                                      
24658      	wire [3:0]   u_Req_Be                ;
           	                                      
24659      	wire         u_Req_BurstType         ;
           	                                      
24660      	wire [31:0]  u_Req_Data              ;
           	                                      
24661      	wire         u_Req_Last              ;
           	                                      
24662      	wire [5:0]   u_Req_Len1              ;
           	                                      
24663      	wire         u_Req_Lock              ;
           	                                      
24664      	wire [2:0]   u_Req_Opc               ;
           	                                      
24665      	wire         u_Req_Rdy               ;
           	                                      
24666      	wire         u_Req_SeqUnOrdered      ;
           	                                      
24667      	wire         u_Req_SeqUnique         ;
           	                                      
24668      	wire [7:0]   u_Req_User              ;
           	                                      
24669      	wire         u_Req_Vld               ;
           	                                      
24670      	wire [31:0]  u_Rsp_Data              ;
           	                                      
24671      	wire         u_Rsp_Last              ;
           	                                      
24672      	wire         u_Rsp_Rdy               ;
           	                                      
24673      	wire         u_Rsp_SeqUnOrdered      ;
           	                                      
24674      	wire [1:0]   u_Rsp_Status            ;
           	                                      
24675      	wire         u_Rsp_Vld               ;
           	                                      
24676      	wire         u_236                   ;
           	                                      
24677      	wire [69:0]  u_2c5e                  ;
           	                                      
24678      	reg  [7:0]   u_31e2                  ;
           	                                      
24679      	reg  [5:0]   u_3d2e                  ;
           	                                      
24680      	wire         u_43f9                  ;
           	                                      
24681      	reg  [31:0]  u_4e00                  ;
           	                                      
24682      	wire         u_5717                  ;
           	                                      
24683      	wire         u_5ddf                  ;
           	                                      
24684      	wire         u_70_Idle               ;
           	                                      
24685      	wire         u_70_WakeUp             ;
           	                                      
24686      	reg  [7:0]   u_703a                  ;
           	                                      
24687      	reg  [2:0]   u_77fb                  ;
           	                                      
24688      	wire         u_a9bf_Data_Datum0_Be   ;
           	                                      
24689      	wire [7:0]   u_a9bf_Data_Datum0_Byte ;
           	                                      
24690      	wire         u_a9bf_Data_Datum1_Be   ;
           	                                      
24691      	wire [7:0]   u_a9bf_Data_Datum1_Byte ;
           	                                      
24692      	wire         u_a9bf_Data_Datum2_Be   ;
           	                                      
24693      	wire [7:0]   u_a9bf_Data_Datum2_Byte ;
           	                                      
24694      	wire         u_a9bf_Data_Datum3_Be   ;
           	                                      
24695      	wire [7:0]   u_a9bf_Data_Datum3_Byte ;
           	                                      
24696      	wire         u_a9bf_Data_Err         ;
           	                                      
24697      	wire         u_a9bf_Data_Last        ;
           	                                      
24698      	wire [30:0]  u_a9bf_Hdr_Addr         ;
           	                                      
24699      	wire [2:0]   u_a9bf_Hdr_Echo         ;
           	                                      
24700      	wire [6:0]   u_a9bf_Hdr_Len1         ;
           	                                      
24701      	wire         u_a9bf_Hdr_Lock         ;
           	                                      
24702      	wire [3:0]   u_a9bf_Hdr_Opc          ;
           	                                      
24703      	wire [13:0]  u_a9bf_Hdr_RouteId      ;
           	                                      
24704      	wire [1:0]   u_a9bf_Hdr_Status       ;
           	                                      
24705      	wire [7:0]   u_a9bf_Hdr_User         ;
           	                                      
24706      	wire [1:0]   u_b16a                  ;
           	                                      
24707      	wire [31:0]  u_b46                   ;
           	                                      
24708      	wire         u_bb4d                  ;
           	                                      
24709      	wire [3:0]   u_c4ee                  ;
           	                                      
24710      	wire [31:0]  u_cb9b_0                ;
           	                                      
24711      	wire         u_cb9b_1                ;
           	                                      
24712      	wire [2:0]   u_cb9b_11               ;
           	                                      
24713      	wire         u_cb9b_17               ;
           	                                      
24714      	wire [7:0]   u_cb9b_19               ;
           	                                      
24715      	wire [37:0]  u_cb9b_2                ;
           	                                      
24716      	wire         u_cb9b_4                ;
           	                                      
24717      	wire         u_cb9b_6                ;
           	                                      
24718      	wire         u_cb9b_7                ;
           	                                      
24719      	wire [5:0]   u_cb9b_8                ;
           	                                      
24720      	wire         u_cb9b_9                ;
           	                                      
24721      	reg  [3:0]   u_cc5c                  ;
           	                                      
24722      	wire [31:0]  u_d4d9_0                ;
           	                                      
24723      	wire         u_d4d9_1                ;
           	                                      
24724      	wire [2:0]   u_d4d9_11               ;
           	                                      
24725      	wire         u_d4d9_14               ;
           	                                      
24726      	wire         u_d4d9_15               ;
           	                                      
24727      	wire         u_d4d9_17               ;
           	                                      
24728      	wire [7:0]   u_d4d9_19               ;
           	                                      
24729      	wire [37:0]  u_d4d9_2                ;
           	                                      
24730      	wire         u_d4d9_4                ;
           	                                      
24731      	wire         u_d4d9_6                ;
           	                                      
24732      	wire         u_d4d9_7                ;
           	                                      
24733      	wire [5:0]   u_d4d9_8                ;
           	                                      
24734      	wire         u_d4d9_9                ;
           	                                      
24735      	reg  [3:0]   u_da22                  ;
           	                                      
24736      	wire [13:0]  u_f14a                  ;
           	                                      
24737      	reg  [1:0]   u_f3f5                  ;
           	                                      
24738      	wire         u_fd35_Data_Datum0_Be   ;
           	                                      
24739      	wire [7:0]   u_fd35_Data_Datum0_Byte ;
           	                                      
24740      	wire         u_fd35_Data_Datum1_Be   ;
           	                                      
24741      	wire [7:0]   u_fd35_Data_Datum1_Byte ;
           	                                      
24742      	wire         u_fd35_Data_Datum2_Be   ;
           	                                      
24743      	wire [7:0]   u_fd35_Data_Datum2_Byte ;
           	                                      
24744      	wire         u_fd35_Data_Datum3_Be   ;
           	                                      
24745      	wire [7:0]   u_fd35_Data_Datum3_Byte ;
           	                                      
24746      	wire         u_fd35_Data_Err         ;
           	                                      
24747      	wire         u_fd35_Data_Last        ;
           	                                      
24748      	wire [30:0]  u_fd35_Hdr_Addr         ;
           	                                      
24749      	wire [2:0]   u_fd35_Hdr_Echo         ;
           	                                      
24750      	wire [6:0]   u_fd35_Hdr_Len1         ;
           	                                      
24751      	wire         u_fd35_Hdr_Lock         ;
           	                                      
24752      	wire [3:0]   u_fd35_Hdr_Opc          ;
           	                                      
24753      	wire [13:0]  u_fd35_Hdr_RouteId      ;
           	                                      
24754      	wire [1:0]   u_fd35_Hdr_Status       ;
           	                                      
24755      	wire [7:0]   u_fd35_Hdr_User         ;
           	                                      
24756      	wire         CtxFreeId               ;
           	                                      
24757      	wire [31:0]  Cxt_0                   ;
           	                                      
24758      	wire         CxtEn                   ;
           	                                      
24759      	wire         CxtFreeVld              ;
           	                                      
24760      	wire         CxtId                   ;
           	                                      
24761      	wire [7:0]   CxtPkt_AddLd0           ;
           	                                      
24762      	wire [1:0]   CxtPkt_Addr4Be          ;
           	                                      
24763      	wire [2:0]   CxtPkt_Echo             ;
           	                                      
24764      	wire         CxtPkt_Head             ;
           	                                      
24765      	wire [5:0]   CxtPkt_Len1             ;
           	                                      
24766      	wire [3:0]   CxtPkt_OpcT             ;
           	                                      
24767      	wire [7:0]   CxtPkt_RouteIdZ         ;
           	                                      
24768      	wire         CxtRdy                  ;
           	                                      
24769      	wire [1:0]   CxtRsp1_Addr4Be         ;
           	                                      
24770      	wire         CxtRsp1_Head            ;
           	                                      
24771      	wire [5:0]   CxtRsp1_Len1            ;
           	                                      
24772      	wire [3:0]   CxtRsp1_OpcT            ;
           	                                      
24773      	wire         CxtUsed                 ;
           	                                      
24774      	wire         Dbg_Rx_Data_Datum0_Be   ;
           	                                      
24775      	wire [7:0]   Dbg_Rx_Data_Datum0_Byte ;
           	                                      
24776      	wire         Dbg_Rx_Data_Datum1_Be   ;
           	                                      
24777      	wire [7:0]   Dbg_Rx_Data_Datum1_Byte ;
           	                                      
24778      	wire         Dbg_Rx_Data_Datum2_Be   ;
           	                                      
24779      	wire [7:0]   Dbg_Rx_Data_Datum2_Byte ;
           	                                      
24780      	wire         Dbg_Rx_Data_Datum3_Be   ;
           	                                      
24781      	wire [7:0]   Dbg_Rx_Data_Datum3_Byte ;
           	                                      
24782      	wire         Dbg_Rx_Data_Err         ;
           	                                      
24783      	wire         Dbg_Rx_Data_Last        ;
           	                                      
24784      	wire [30:0]  Dbg_Rx_Hdr_Addr         ;
           	                                      
24785      	wire [2:0]   Dbg_Rx_Hdr_Echo         ;
           	                                      
24786      	wire [6:0]   Dbg_Rx_Hdr_Len1         ;
           	                                      
24787      	wire         Dbg_Rx_Hdr_Lock         ;
           	                                      
24788      	wire [3:0]   Dbg_Rx_Hdr_Opc          ;
           	                                      
24789      	wire [13:0]  Dbg_Rx_Hdr_RouteId      ;
           	                                      
24790      	wire [1:0]   Dbg_Rx_Hdr_Status       ;
           	                                      
24791      	wire [7:0]   Dbg_Rx_Hdr_User         ;
           	                                      
24792      	wire         Dbg_Tx_Data_Datum0_Be   ;
           	                                      
24793      	wire [7:0]   Dbg_Tx_Data_Datum0_Byte ;
           	                                      
24794      	wire         Dbg_Tx_Data_Datum1_Be   ;
           	                                      
24795      	wire [7:0]   Dbg_Tx_Data_Datum1_Byte ;
           	                                      
24796      	wire         Dbg_Tx_Data_Datum2_Be   ;
           	                                      
24797      	wire [7:0]   Dbg_Tx_Data_Datum2_Byte ;
           	                                      
24798      	wire         Dbg_Tx_Data_Datum3_Be   ;
           	                                      
24799      	wire [7:0]   Dbg_Tx_Data_Datum3_Byte ;
           	                                      
24800      	wire         Dbg_Tx_Data_Err         ;
           	                                      
24801      	wire         Dbg_Tx_Data_Last        ;
           	                                      
24802      	wire [30:0]  Dbg_Tx_Hdr_Addr         ;
           	                                      
24803      	wire [2:0]   Dbg_Tx_Hdr_Echo         ;
           	                                      
24804      	wire [6:0]   Dbg_Tx_Hdr_Len1         ;
           	                                      
24805      	wire         Dbg_Tx_Hdr_Lock         ;
           	                                      
24806      	wire [3:0]   Dbg_Tx_Hdr_Opc          ;
           	                                      
24807      	wire [13:0]  Dbg_Tx_Hdr_RouteId      ;
           	                                      
24808      	wire [1:0]   Dbg_Tx_Hdr_Status       ;
           	                                      
24809      	wire [7:0]   Dbg_Tx_Hdr_User         ;
           	                                      
24810      	wire         Empty                   ;
           	                                      
24811      	wire [7:0]   ErrCxtRd_AddLd0         ;
           	                                      
24812      	wire [1:0]   ErrCxtRd_Addr4Be        ;
           	                                      
24813      	wire [2:0]   ErrCxtRd_Echo           ;
           	                                      
24814      	wire         ErrCxtRd_Head           ;
           	                                      
24815      	wire [5:0]   ErrCxtRd_Len1           ;
           	                                      
24816      	wire [3:0]   ErrCxtRd_OpcT           ;
           	                                      
24817      	wire [7:0]   ErrCxtRd_RouteIdZ       ;
           	                                      
24818      	wire [7:0]   ErrCxtWr_AddLd0         ;
           	                                      
24819      	wire [1:0]   ErrCxtWr_Addr4Be        ;
           	                                      
24820      	wire [2:0]   ErrCxtWr_Echo           ;
           	                                      
24821      	wire         ErrCxtWr_Head           ;
           	                                      
24822      	wire [5:0]   ErrCxtWr_Len1           ;
           	                                      
24823      	wire [3:0]   ErrCxtWr_OpcT           ;
           	                                      
24824      	wire [7:0]   ErrCxtWr_RouteIdZ       ;
           	                                      
24825      	wire         ErrWrCxt                ;
           	                                      
24826      	wire [31:0]  GenLcl_Req_Addr         ;
           	                                      
24827      	wire [3:0]   GenLcl_Req_Be           ;
           	                                      
24828      	wire         GenLcl_Req_BurstType    ;
           	                                      
24829      	wire [31:0]  GenLcl_Req_Data         ;
           	                                      
24830      	wire         GenLcl_Req_Last         ;
           	                                      
24831      	wire [5:0]   GenLcl_Req_Len1         ;
           	                                      
24832      	wire         GenLcl_Req_Lock         ;
           	                                      
24833      	wire [2:0]   GenLcl_Req_Opc          ;
           	                                      
24834      	wire         GenLcl_Req_Rdy          ;
           	                                      
24835      	wire         GenLcl_Req_SeqUnOrdered ;
           	                                      
24836      	wire         GenLcl_Req_SeqUnique    ;
           	                                      
24837      	wire [7:0]   GenLcl_Req_User         ;
           	                                      
24838      	wire         GenLcl_Req_Vld          ;
           	                                      
24839      	wire [31:0]  GenLcl_Rsp_Data         ;
           	                                      
24840      	wire         GenLcl_Rsp_Last         ;
           	                                      
24841      	wire         GenLcl_Rsp_Rdy          ;
           	                                      
24842      	wire         GenLcl_Rsp_SeqUnOrdered ;
           	                                      
24843      	wire [1:0]   GenLcl_Rsp_Status       ;
           	                                      
24844      	wire         GenLcl_Rsp_Vld          ;
           	                                      
24845      	wire [3:0]   GenLclReqBe             ;
           	                                      
24846      	wire [31:0]  GenLclReqData           ;
           	                                      
24847      	wire         IllRsp                  ;
           	                                      
24848      	wire [37:0]  MyData                  ;
           	                                      
24849      	wire [35:0]  MyDatum                 ;
           	                                      
24850      	wire         NextRsp1                ;
           	                                      
24851      	wire         NextTrn                 ;
           	                                      
24852      	wire         NextTxPkt               ;
           	                                      
24853      	wire         NullBe                  ;
           	                                      
24854      	wire         NullBePld               ;
           	                                      
24855      	wire         OrdRdy                  ;
           	                                      
24856      	wire [31:0]  PipeIn_Addr             ;
           	                                      
24857      	wire         PipeIn_BurstType        ;
           	                                      
24858      	wire [37:0]  PipeIn_Data             ;
           	                                      
24859      	wire         PipeIn_Fail             ;
           	                                      
24860      	wire         PipeIn_Head             ;
           	                                      
24861      	wire         PipeIn_Last             ;
           	                                      
24862      	wire [5:0]   PipeIn_Len1             ;
           	                                      
24863      	wire         PipeIn_Lock             ;
           	                                      
24864      	reg  [2:0]   PipeIn_Opc              ;
           	                                      
24865      	wire         PipeIn_Urg              ;
           	                                      
24866      	wire [7:0]   PipeIn_User             ;
           	                                      
24867      	wire [31:0]  PipeOut_Addr            ;
           	                                      
24868      	wire         PipeOut_BurstType       ;
           	                                      
24869      	wire [37:0]  PipeOut_Data            ;
           	                                      
24870      	wire         PipeOut_Fail            ;
           	                                      
24871      	wire         PipeOut_Head            ;
           	                                      
24872      	wire         PipeOut_Last            ;
           	                                      
24873      	wire [5:0]   PipeOut_Len1            ;
           	                                      
24874      	wire         PipeOut_Lock            ;
           	                                      
24875      	wire [2:0]   PipeOut_Opc             ;
           	                                      
24876      	wire         PipeOut_SeqUnOrdered    ;
           	                                      
24877      	wire         PipeOut_SeqUnique       ;
           	                                      
24878      	wire         PipeOut_Urg             ;
           	                                      
24879      	wire [7:0]   PipeOut_User            ;
           	                                      
24880      	wire         PipeOutHead             ;
           	                                      
24881      	wire         PipeOutRdy              ;
           	                                      
24882      	wire         PipeOutVld              ;
           	                                      
24883      	wire [37:0]  Pld_Data                ;
           	                                      
24884      	wire         Pld_Last                ;
           	                                      
24885      	wire         PostRdy                 ;
           	                                      
24886      	wire         PostVld                 ;
           	                                      
24887      	wire         Pwr_CxtAlloc_Idle       ;
           	                                      
24888      	wire         Pwr_CxtAlloc_WakeUp     ;
           	                                      
24889      	wire         Pwr_Err_Idle            ;
           	                                      
24890      	wire         Pwr_Err_WakeUp          ;
           	                                      
24891      	wire         Pwr_FwdPostAlloc_Idle   ;
           	                                      
24892      	wire         Pwr_FwdPostAlloc_WakeUp ;
           	                                      
24893      	wire         Pwr_RspPipe_Idle        ;
           	                                      
24894      	wire         Pwr_RspPipe_WakeUp      ;
           	                                      
24895      	wire         Pwr_Trn_Idle            ;
           	                                      
24896      	wire         Pwr_Trn_WakeUp          ;
           	                                      
24897      	wire [7:0]   Req1_AddLd0             ;
           	                                      
24898      	wire [22:0]  Req1_AddMdL             ;
           	                                      
24899      	wire [31:0]  Req1_AddNttp            ;
           	                                      
24900      	wire [31:0]  Req1_Addr               ;
           	                                      
24901      	wire [1:0]   Req1_Addr4Be            ;
           	                                      
24902      	wire         Req1_BurstType          ;
           	                                      
24903      	wire [2:0]   Req1_Echo               ;
           	                                      
24904      	wire         Req1_Fail               ;
           	                                      
24905      	wire         Req1_KeyId              ;
           	                                      
24906      	wire [5:0]   Req1_Len1               ;
           	                                      
24907      	wire         Req1_Lock               ;
           	                                      
24908      	reg  [2:0]   Req1_Opc                ;
           	                                      
24909      	wire [3:0]   Req1_OpcT               ;
           	                                      
24910      	wire [31:0]  Req1_RawAddr            ;
           	                                      
24911      	wire [13:0]  Req1_RouteId            ;
           	                                      
24912      	wire [7:0]   Req1_RouteIdZ           ;
           	                                      
24913      	wire [1:0]   Req1_Status             ;
           	                                      
24914      	wire         Req1_Urg                ;
           	                                      
24915      	wire [7:0]   Req1_User               ;
           	                                      
24916      	reg          ReqHead                 ;
           	                                      
24917      	wire         ReqRdy                  ;
           	                                      
24918      	wire         ReqVld                  ;
           	                                      
24919      	wire [3:0]   Rsp_Be                  ;
           	                                      
24920      	wire [31:0]  Rsp_Data                ;
           	                                      
24921      	wire         Rsp_DataErr             ;
           	                                      
24922      	wire         Rsp_DataLast            ;
           	                                      
24923      	wire         Rsp_Head                ;
           	                                      
24924      	wire         Rsp_Last                ;
           	                                      
24925      	wire [3:0]   Rsp_OpcT                ;
           	                                      
24926      	wire [37:0]  Rsp_Pld                 ;
           	                                      
24927      	wire         Rsp_Rdy                 ;
           	                                      
24928      	reg  [1:0]   Rsp_Status              ;
           	                                      
24929      	wire         Rsp_Vld                 ;
           	                                      
24930      	wire [31:0]  Rsp0_Data               ;
           	                                      
24931      	wire         Rsp0_Last               ;
           	                                      
24932      	wire         Rsp0_Rdy                ;
           	                                      
24933      	wire [1:0]   Rsp0_Status             ;
           	                                      
24934      	wire         Rsp0_Vld                ;
           	                                      
24935      	wire [31:0]  Rsp1_Data               ;
           	                                      
24936      	wire         Rsp1_Head               ;
           	                                      
24937      	wire         Rsp1_Last               ;
           	                                      
24938      	wire         Rsp1_Rdy                ;
           	                                      
24939      	wire [1:0]   Rsp1_Status             ;
           	                                      
24940      	wire         Rsp1_Vld                ;
           	                                      
24941      	wire [1:0]   Rsp2_Status             ;
           	                                      
24942      	wire [3:0]   RspBe                   ;
           	                                      
24943      	wire [107:0] RxErr_Data              ;
           	                                      
24944      	wire         RxErr_Head              ;
           	                                      
24945      	wire         RxErr_Rdy               ;
           	                                      
24946      	wire         RxErr_Tail              ;
           	                                      
24947      	wire         RxErr_Vld               ;
           	                                      
24948      	wire [107:0] RxIn_Data               ;
           	                                      
24949      	wire         RxIn_Head               ;
           	                                      
24950      	wire         RxIn_Rdy                ;
           	                                      
24951      	wire         RxIn_Tail               ;
           	                                      
24952      	wire         RxIn_Vld                ;
           	                                      
24953      	wire [37:0]  RxInData                ;
           	                                      
24954      	wire [107:0] RxInt_Data              ;
           	                                      
24955      	wire         RxInt_Head              ;
           	                                      
24956      	wire         RxInt_Rdy               ;
           	                                      
24957      	wire         RxInt_Tail              ;
           	                                      
24958      	wire         RxInt_Vld               ;
           	                                      
24959      	wire         RxPkt_Head              ;
           	                                      
24960      	wire         RxPkt_Last              ;
           	                                      
24961      	wire [3:0]   RxPkt_Opc               ;
           	                                      
24962      	wire [37:0]  RxPkt_Pld               ;
           	                                      
24963      	wire         RxPkt_Rdy               ;
           	                                      
24964      	wire [1:0]   RxPkt_Status            ;
           	                                      
24965      	wire         RxPkt_Vld               ;
           	                                      
24966      	wire         TrnGate                 ;
           	                                      
24967      	wire         TrnRdy                  ;
           	                                      
24968      	wire         TrnVld                  ;
           	                                      
24969      	wire [37:0]  TxBypData               ;
           	                                      
24970      	wire [107:0] TxErr_Data              ;
           	                                      
24971      	wire         TxErr_Head              ;
           	                                      
24972      	wire         TxErr_Rdy               ;
           	                                      
24973      	wire         TxErr_Tail              ;
           	                                      
24974      	wire         TxErr_Vld               ;
           	                                      
24975      	wire [107:0] TxIn_Data               ;
           	                                      
24976      	wire         TxIn_Head               ;
           	                                      
24977      	wire         TxIn_Rdy                ;
           	                                      
24978      	wire         TxIn_Tail               ;
           	                                      
24979      	wire         TxIn_Vld                ;
           	                                      
24980      	wire [107:0] TxLcl_Data              ;
           	                                      
24981      	wire         TxLcl_Head              ;
           	                                      
24982      	wire         TxLcl_Rdy               ;
           	                                      
24983      	wire         TxLcl_Tail              ;
           	                                      
24984      	wire         TxLcl_Vld               ;
           	                                      
24985      	wire [107:0] TxPkt_Data              ;
           	                                      
24986      	wire         TxPkt_Head              ;
           	                                      
24987      	wire         TxPkt_Rdy               ;
           	                                      
24988      	wire         TxPkt_Tail              ;
           	                                      
24989      	wire         TxPkt_Vld               ;
           	                                      
24990      	wire         TxPktCxtId              ;
           	                                      
24991      	wire         TxPktLast               ;
           	                                      
24992      	wire         WrapGn                  ;
           	                                      
24993      	wire         WrapTrRd                ;
           	                                      
24994      	wire         WrapTrWr                ;
           	                                      
24995      	reg  [1:0]   Load                    ;
           	                                      
24996      	reg          NoPendingTrans          ;
           	                                      
24997      	reg          dontStop                ;
           	                                      
24998      	wire [2:0]   uPipeIn_Opc_caseSel     ;
           	                                      
24999      	wire [4:0]   uReq1_Opc_caseSel       ;
           	                                      
25000      	wire [4:0]   uRsp_Status_caseSel     ;
           	                                      
25001      	wire         uu_4e00_caseSel         ;
           	                                      
25002      	wire [1:0]   uu_cc5c_caseSel         ;
           	                                      
25003      	assign NextTrn = TrnVld & TrnRdy;
           	                                 
25004      	assign ErrCxtRd_AddLd0 = Cxt_0 [18:11];
           	                                       
25005      	assign ErrCxtRd_Addr4Be = Cxt_0 [9:8];
           	                                      
25006      	assign ErrCxtRd_Echo = Cxt_0 [25:23];
           	                                     
25007      	assign ErrCxtRd_Head = Cxt_0 [10];
           	                                  
25008      	assign ErrCxtRd_Len1 = Cxt_0 [31:26];
           	                                     
25009      	assign ErrCxtRd_OpcT = Cxt_0 [22:19];
           	                                     
25010      	assign ErrCxtRd_RouteIdZ = Cxt_0 [7:0];
           	                                       
25011      	rsnoc_z_H_R_T_P_U_U_18449ea0 Irspp(
           	                                   
25012      		.Rx_Data( TxPkt_Data )
           		                      
25013      	,	.Rx_Head( TxPkt_Head )
           	 	                      
25014      	,	.Rx_Rdy( TxPkt_Rdy )
           	 	                    
25015      	,	.Rx_Tail( TxPkt_Tail )
           	 	                      
25016      	,	.Rx_Vld( TxPkt_Vld )
           	 	                    
25017      	,	.Sys_Clk( Sys_Clk )
           	 	                   
25018      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
25019      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
25020      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
25021      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
25022      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
25023      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
25024      	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
           	 	                                 
25025      	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
           	 	                                     
25026      	,	.Tx_Data( TxErr_Data )
           	 	                      
25027      	,	.Tx_Head( TxErr_Head )
           	 	                      
25028      	,	.Tx_Rdy( TxErr_Rdy )
           	 	                    
25029      	,	.Tx_Tail( TxErr_Tail )
           	 	                      
25030      	,	.Tx_Vld( TxErr_Vld )
           	 	                    
25031      	,	.WakeUp_Rx( )
           	 	             
25032      	);
           	  
25033      	assign Empty = CxtUsed == 1'b0 & Pwr_RspPipe_Idle & Pwr_Trn_Idle & Pwr_FwdPostAlloc_Idle;
           	                                                                                         
25034      	assign RxInt_Data = Rx_Data;
           	                            
25035      	assign u_2c5e = RxInt_Data [107:38];
           	                                    
25036      	assign RxInData = RxInt_Data [37:0];
           	                                    
25037      	assign RxIn_Data =
           	                  
25038      		{			{	u_2c5e [69]
           		 			 	           
25039      			,	u_2c5e [68:55]
           			 	              
25040      			,	u_2c5e [54:51]
           			 	              
25041      			,	u_2c5e [50:49]
           			 	              
25042      			,	u_2c5e [48:42]
           			 	              
25043      			,	u_2c5e [41:11]
           			 	              
25044      			,	u_2c5e [10:3]
           			 	             
25045      			,	u_2c5e [2:0]
           			 	            
25046      			}
           			 
25047      		,
           		 
25048      		RxInData
           		        
25049      		};
           		  
25050      	assign RxInt_Head = Rx_Head;
           	                            
25051      	assign RxIn_Head = RxInt_Head;
           	                              
25052      	assign RxInt_Tail = Rx_Tail;
           	                            
25053      	assign RxIn_Tail = RxInt_Tail;
           	                              
25054      	assign RxInt_Vld = Rx_Vld;
           	                          
25055      	assign RxIn_Vld = RxInt_Vld;
           	                            
25056      	assign TxLcl_Rdy = Tx_Rdy;
           	                          
25057      	assign TxIn_Rdy = TxLcl_Rdy;
           	                            
25058      	rsnoc_z_H_R_G_T2_F_U_6bb1a70a If(
           	                                 
25059      		.AddrMask( IdInfo_0_AddrMask )
           		                              
25060      	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           	 	                                
25061      	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           	 	                                  
25062      	,	.CxtRd_Echo( ErrCxtRd_Echo )
           	 	                            
25063      	,	.CxtRd_Head( ErrCxtRd_Head )
           	 	                            
25064      	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           	 	                            
25065      	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           	 	                            
25066      	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
           	 	                                    
25067      	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
           	 	                                
25068      	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
           	 	                                  
25069      	,	.CxtWr_Echo( ErrCxtWr_Echo )
           	 	                            
25070      	,	.CxtWr_Head( ErrCxtWr_Head )
           	 	                            
25071      	,	.CxtWr_Len1( ErrCxtWr_Len1 )
           	 	                            
25072      	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
           	 	                            
25073      	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
           	 	                                    
25074      	,	.Debug( IdInfo_0_Debug )
           	 	                        
25075      	,	.Empty( Empty )
           	 	               
25076      	,	.PathFound( Translation_0_PathFound )
           	 	                                     
25077      	,	.ReqRx_Data( RxIn_Data )
           	 	                        
25078      	,	.ReqRx_Head( RxIn_Head )
           	 	                        
25079      	,	.ReqRx_Rdy( RxIn_Rdy )
           	 	                      
25080      	,	.ReqRx_Tail( RxIn_Tail )
           	 	                        
25081      	,	.ReqRx_Vld( RxIn_Vld )
           	 	                      
25082      	,	.ReqTx_Data( RxErr_Data )
           	 	                         
25083      	,	.ReqTx_Head( RxErr_Head )
           	 	                         
25084      	,	.ReqTx_Rdy( RxErr_Rdy )
           	 	                       
25085      	,	.ReqTx_Tail( RxErr_Tail )
           	 	                         
25086      	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
25087      	,	.RspRx_Data( TxErr_Data )
           	 	                         
25088      	,	.RspRx_Head( TxErr_Head )
           	 	                         
25089      	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
25090      	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
25091      	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
25092      	,	.RspTx_Data( TxIn_Data )
           	 	                        
25093      	,	.RspTx_Head( TxIn_Head )
           	 	                        
25094      	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
25095      	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
25096      	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
25097      	,	.SubFound( Translation_0_SubFound )
           	 	                                   
25098      	,	.Sys_Clk( Sys_Clk )
           	 	                   
25099      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
25100      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
25101      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
25102      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
25103      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
25104      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
25105      	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
25106      	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
25107      	,	.WrCxt( ErrWrCxt )
           	 	                  
25108      	);
           	  
25109      	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
25110      	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
25111      	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
25112      	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
25113      	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
25114      	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
25115      	assign Rsp1_Vld = Rsp0_Vld;
           	                           
25116      	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
25117      	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
25118      	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
25119      	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
25120      	assign Cxt_0 = { u_3d2e , u_77fb , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
25121      	assign CxtPkt_AddLd0 = u_4e00 [18:11];
           	                                      
25122      	assign CxtPkt_Addr4Be = u_4e00 [9:8];
           	                                     
25123      	assign CxtPkt_Echo = u_4e00 [25:23];
           	                                    
25124      	assign CxtPkt_Head = u_4e00 [10];
           	                                 
25125      	assign CxtPkt_Len1 = u_4e00 [31:26];
           	                                    
25126      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	                                    
25127      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           	                                      
25128      	assign u_b46 = Cxt_0;
           	                     
25129      	assign CxtRsp1_Head = u_b46 [10];
           	                                 
25130      	assign Rsp1_Head = CxtRsp1_Head;
           	                                
25131      	assign Rsp_Head = Rsp1_Head;
           	                            
25132      	assign RxPkt_Head = Rsp_Head;
           	                             
25133      	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
25134      	assign Rsp1_Last = Rsp0_Last;
           	                             
25135      	assign Rsp_Last = Rsp1_Last;
           	                            
25136      	assign RxPkt_Last = Rsp_Last;
           	                             
25137      	assign CxtRsp1_OpcT = u_b46 [22:19];
           	                                    
25138      	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
25139      	assign RxPkt_Opc = Rsp_OpcT;
           	                            
25140      	assign CxtRsp1_Addr4Be = u_b46 [9:8];
           	                                     
25141      	assign CxtRsp1_Len1 = u_b46 [31:26];
           	                                    
25142      	assign Rsp_Be =
           	               
25143      		RspBe
           		     
25144      		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
25145      	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
25146      	assign Rsp1_Data = Rsp0_Data;
           	                             
25147      	assign Rsp_Data = Rsp1_Data;
           	                            
25148      	assign Rsp_DataLast = Rsp_Last;
           	                               
25149      	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
25150      	assign Rsp1_Status = Rsp0_Status;
           	                                 
25151      	assign Rsp2_Status = Rsp1_Status;
           	                                 
25152      	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
25153      	assign RxPkt_Pld = Rsp_Pld;
           	                           
25154      	assign RxPkt_Status = Rsp_Status;
           	                                 
25155      	assign Rsp_Vld = Rsp1_Vld;
           	                          
25156      	assign RxPkt_Vld = Rsp_Vld;
           	                           
25157      	assign uu_4e00_caseSel = { TxPktCxtId } ;
           	                                         
25158      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
25159      		if ( ! Sys_Clk_RstN )
           		                     
25160      			u_3d2e <= #1.0 ( 6'b0 );
           			                        
25161      		else if ( u_5717 )
           		                  
25162      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23916      				begin end
           				<font color = "red">-1-</font>         
23917      	end
           <font color = "red">	==></font>
23918      	// synthesis translate_on
           <font color = "red">	==></font>
23919      	// synopsys translate_on
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_27615">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_Tt_Sp_12610eb6">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
