set_property SRC_FILE_INFO {cfile:/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc rfile:../../../FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name S_AXI_ACLK -waveform {0.000 5.000} [get_ports S_AXI_ACLK]
