#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 28 12:16:38 2025
# Process ID: 10068
# Current directory: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/vivado.log
# Journal file: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog\vivado.jou
# Running On: DESKTOP-FH4MGCP, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 8, Host memory: 14904 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/sim/verilog/calculateLayer2.wcfg
close_sim
