[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC5VSX50T-3FF665C production of XILINX from the text:DS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 1© 2006–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are tradema rks of Xilinx in the United States and other \ncountries. PowerPC is a trademark of IBM Corp. and is used under li cense. PCI, PCI Express, PCIe, and PCI-X are trademarks of PC I-SIG. All other trademarks are the property \nof their respective owners.Virtex-5 FPGA Electrical Characteristics\nVirtex®-5 FPGAs are available in -3, -2, -1 speed grades, \nwith -3 having the highest performance. Virtex-5 FPGA DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices might be available in the industrial range.\nAll supply voltage and junction temperature specifications \nare representative of worst-case conditions. The parameters included are common to popular designs and typical applications.\nThis Virtex-5 FPGA data sheet, part of an overall set of \ndocumentation on the Virtex-5 family of FPGAs, is available on the Xilinx website:\x81\nVirtex-5 Family Overview\n\x81Virtex-5 FPGA User Guide\n\x81Virtex-5 FPGA Configuration Guide\n\x81Virtex-5 FPGA XtremeDSP™ Design Considerations\n\x81Virtex-5 FPGA Packaging and Pinout Specification\n\x81Embedded Processor Block in Virtex-5 FPGAs Reference \nGuide\n\x81Virtex-5 FPGA RocketIO™ GTP Transceiver User Guide\n\x81Virtex-5 FPGA RocketIO GTX Transceiver User Guide\n\x81Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC User \nGuide\n\x81Virtex-5 FPGA Integrated Endpoint Block User Guide for PCI Express® Designs\n\x81Virtex-5 FPGA System Monitor User Guide\n\x81Virtex-5 FPGA PCB Designer’s Guide\nAll specifications are subject to change without notice.\nVirtex-5 FPGA DC Characteristics\n 0\nVirtex-5 FPGA Data Sheet:\nDC and Switching Characteristics\nDS202 (v5.3) May 5, 201000 Product Specification\nTable  1: Absolute Maximum Ratings\nSymbol Description Units\nVCCINT Internal supply voltage relative to GND –0.5 to 1.1 V\nVCCAUX Auxiliary supply voltage relative to GND –0.5 to 3.0 V\nVCCO Output drivers supply voltage relative to GND –0.5 to 3.75 V\nVBATT Key memory battery backup supply –0.5 to 4.05 V\nVREF Input reference voltage –0.5 to 3.75 V\nVIN(3)3.3V I/O input voltage relative to GND(4) (user and dedicated I/Os) –0.75 to 4.05 V\n3.3V I/O input voltage relative to GND (restricted to maximum of 100 user I/Os)(5)–0.95 to 4.4 \n(Commercial Temperature)V–0.85 to 4.3\n(Industrial Temperature)\n2.5V or below I/O input voltage relative to GND (user and dedicated I/Os) –0.75 to VCCO+0.5 V\nIINCurrent applied to an I/O pin, powered or unpowered ±100 mA\nTotal current applied to all I/O pins, powered or unpowered ±100 mA\nVTSVoltage applied to 3-state 3.3V output(4) (user and dedicated I/Os) –0.75 to 4.05 V\nVoltage applied to 3-state 2.5V or below output (user and dedicated I/Os) –0.75 to VCCO+0.5 V\nTSTG Storage temperature (ambient) –65 to 150 °C\nTSOLMaximum soldering temperature(2)+220 °C\nTJ Maximum junction temperature(2) +125 °C\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rating s only, and \nfunctional operation of the device at thes e or any other conditions beyond those list ed under Operating Conditions is not impli ed. Exposure to Absolute \nMaximum Ratings conditions for extended periods of time might affect device reliability.\n2. For soldering guidelines, refer to UG112 : Device Package User Guide . For thermal considerations, refer to UG195 : Virtex-5 FPGA Packaging and \nPinout Specification on the Xilinx website.\n3. 3.3V I/O absolute maximum limi t applied to DC and AC signals. \n4. For 3.3V I/O operation, refer to UG190 : Virtex-5 FPGA User Guide, Chapt er 6, 3.3V I/O Design Guidelines .\n5. For more flexibility in specific designs, a maximum of 100 user I/Os can be stressed beyond the normal specification for no mor e than 20% of a data period .\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 2 \n Table  2: Recommended Operating Conditions\nSymbol Description Temperature Range Min Max Units\nVCCINTInternal supply voltage relative to GND, TJ=0°C to +85 °C Commercial 0.95 1.05 V\nInternal supply voltage relative to GND, TJ= –40°C to +100 °C Industrial 0.95 1.05 V\nVCCAUX(1)Auxiliary supply voltage relative to GND, TJ=0°C to +85 °C Commercial 2.375 2.625 V\nAuxiliary supply voltage relative to GND, TJ=– 4 0°C to +100 °C Industrial 2.375 2.625 V\nVCCO(2,4,5)Supply voltage relative to GND, TJ=0°C to +85 °C Commercial 1.14 3.45 V\nSupply voltage relative to GND, TJ=– 4 0°C to +100 °C Industrial 1.14 3.45 V\nVIN3.3V supply voltage relative to GND, TJ=0°C to +85 °C Commercial GND – 0.20 3.45 V\n3.3V supply voltage relative to GND, TJ= –40°C to +100 °C Industrial GND – 0.20 3.45 V\n2.5V and below supply voltage relative to GND, \nTJ=0°C to +85 °CCommercial GND – 0.20 VCCO+0.2 V\n2.5V and below supply voltage relative to GND, \nTJ= –40°C to +100 °CIndustrial GND – 0.20 VCCO+0.2 V\nIIN(6)Maximum current through any pin in a powered or unpowered \nbank when forward biasing the clamp diodeCommercial 10 mA\nIndustrial 10 mA\nVBATT(3)Battery voltage relative to GND, TJ=0°C to +85 °C Commercial 1.0 3.6 V\nBattery voltage relative to GND, TJ=– 4 0°C to +100 °C Industrial 1.0 3.6 V\nNotes: \n1. Recommended maximum voltage drop for VCCAUX  is 10 mV/ms.\n2. Configuration data is retained even if VCCO drops to 0V.\n3. VBATT is required only when using bitstream encryption. If battery is not used, connect VBATT to either ground or VCCAUX .\n4. Includes VCCO of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.\n5. The configuration supply voltage VCC_CONFIG  is also known as VCCO_0 .\n6. A total of 100 mA per bank should not be exceeded.\nTable  3: DC Characteristics Over Recommended Operating Conditions\nSymbol Description Data Rate Min Typ Max Units\nVDRINT Data retention VCCINT  voltage (below which configuration data might be lost) 0.75 V\nVDRI Data retention VCCAUX  voltage (below which configuration data might be lost) 2.0 V\nIREF VREF leakage current per pin 10 µA\nIL Input or output leakage current per pin (sample-tested) 10 µA\nCIN Input capacitance (sample-tested) 8p F\nIRPU(1)Pad pull-up (when selected) @ VIN=0 V ,  VCCO=3 . 3 V 2 0 1 5 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=2 . 5 V 1 0 9 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.8V 5 45 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.5V 3 30 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.2V 2 15 µA\nIRPD(1)Pad pull-down (when selected) @ VIN=2 . 5 V  5 1 1 0 µ A\nIBATT(2) Battery supply current 150 nA\nn Temperature diode ideality factor 1.0002 n\nr Series resistance 5.0 Ω\nNotes: \n1. Typical values are specified at nominal voltage, 25°C.\n2. Maximum value specified for worst case process at 25°C.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 3Important Note\nTypical values for quiescent supply current are now spec ified at nominal voltage, 85°C junction temperatures (Tj). Xilinx \nrecommends analyzing static power consumption at Tj= 85°C because the majority of designs operate near the high end of \nthe commercial temperature range. Data sheets for older produc ts (e.g., Virtex-4 devices) st ill specify typical quiescent \nsupply current at Tj= 25°C. Quiescent supply current is specified by speed grade for Virtex-5 devices. Use the XPOWER™ \nEstimator (XPE) spreadsh eet tool (download at http://www.xilinx.com/power ) to calculate static power consumption for \nconditions other than those specified in Table 4 . \nTable  4: Typical Quiescent Supply Current\nSymbol Description DeviceSpeed and Temperature Grade\nUnits\n-3 (C) -2 (C & I) -1 (C & I)\nICCINTQ Quiescent VCCINT  supply current XC5VLX20T N/A 406 253 mA\nXC5VLX30 480 480 300 mA\nXC5VLX30T 507 507 317 mAXC5VLX50 651 651 449 mA\nXC5VLX50T 689 689 475 mA\nXC5VLX85 1072 1072 833 mAXC5VLX85T 1115 1115 866 mA\nXC5VLX110 1391 1391 1109 mA\nXC5VLX110T 1448 1448 1154 mAXC5VLX155 2615 2615 2141 mA\nXC5VLX155T 2674 2674 2188 mA\nXC5VLX220 N/A 2783 2278 mAXC5VLX220T N/A 2844 2328 mA\nXC5VLX330 N/A 4193 3432 mA\nXC5VLX330T N/A 4267 3492 mAXC5VSX35T 720 720 554 mA\nXC5VSX50T 1092 1092 840 mA\nXC5VSX95T N/A 1924 1475 mAXC5VSX240T N/A 4137 3168 mA\nXC5VTX150T N/A 2067 2067 mA\nXC5VTX240T N/A 2881 2881 mAXC5VFX30T 1024 1024 1024 mA\nXC5VFX70T 1658 1658 1658 mA\nXC5VFX100T 2875 2875 2875 mAXC5VFX130T 3041 3041 3041 mA\nXC5VFX200T N/A 3755 3755 mA\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 4ICCOQ Quiescent VCCO supply current XC5VLX20T N/A 2 2 mA\nXC5VLX30 1.5 1.5 1.5 mA\nXC5VLX30T 1.5 1.5 1.5 mAXC5VLX50 2 2 2 mAXC5VLX50T 2 2 2 mA\nXC5VLX85 3 3 3 mA\nXC5VLX85T 3 3 3 mAXC5VLX110 4 4 4 mA\nXC5VLX110T 4 4 4 mA\nXC5VLX155 8 8 8 mAXC5VLX155T 8 8 8 mA\nXC5VLX220 N/A 8 8 mA\nXC5VLX220T N/A 8 8 mAXC5VLX330 N/A 12 12 mA\nXC5VLX330T N/A 12 12 mA\nXC5VSX35T 1.5 1.5 1.5 mAXC5VSX50T 2 2 2 mA\nXC5VSX95T N/A 4 4 mA\nXC5VSX240T N/A 12 12 mAXC5VTX150T N/A 7 7 mA\nXC5VTX240T N/A 7 7 mA\nXC5VFX30T 4 4 4 mAXC5VFX70T 6 6 6 mA\nXC5VFX100T 7 7 7 mA\nXC5VFX130T 8 8 8 mAXC5VFX200T N/A 10 10 mATable  4: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed and Temperature Grade\nUnits\n-3 (C) -2 (C & I) -1 (C & I)\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 5ICCAUXQ Quiescent VCCAUX  supply current XC5VLX20T N/A 32 32 mA\nXC5VLX30 38 38 38 mA\nXC5VLX30T 43 43 43 mAXC5VLX50 57 57 57 mAXC5VLX50T 62 62 62 mA\nXC5VLX85 93 93 93 mA\nXC5VLX85T 98 98 98 mAXC5VLX110 125 125 125 mA\nXC5VLX110T 130 130 130 mA\nXC5VLX155 172 172 172 mAXC5VLX155T 177 177 177 mA\nXC5VLX220 N/A 229 229 mA\nXC5VLX220T N/A 236 236 mAXC5VLX330 N/A 345 345 mA\nXC5VLX330T N/A 353 353 mA\nXC5VSX35T 49 49 49 mAXC5VSX50T 74 74 74 mA\nXC5VSX95T N/A 131 131 mA\nXC5VSX240T N/A 300 300 mAXC5VTX150T N/A 180 180 mA\nXC5VTX240T N/A 300 300 mA\nX C 5 V F X 3 0 T 6 06 06 0 m AXC5VFX70T 110 110 110 mA\nXC5VFX100T 150 150 150 mA\nXC5VFX130T 180 180 180 mAXC5VFX200T N/A 250 250 mA\nNotes: \n1. Typical values are specified at nominal voltage, 85°C junction temperatures (Tj). Industrial (I) grade devices have the same typical values as \ncommercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values.\n2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins  are 3-state and \nfloating.\n3. If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estim ator (XPE) \nor XPOWER Analyzer (XPA) tools.Table  4: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed and Temperature Grade\nUnits\n-3 (C) -2 (C & I) -1 (C & I)\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 6Power-On Power Supply Requirements\nXilinx® FPGAs require a certai n amount of supply current \nduring power-on to insure proper device initialization. The actual current consumed depends on the power-on ramp rate of the power supply.\nThe power supplies can be turned on in any sequence, \nthough the specifications shown in Table 5  are for the \nrecommended power-on sequence of V\nCCINT , VCCAUX , and \nVCCO. The I/O will remain  3-stated through power-on if the \nrecommended power-on sequence is followed. Xilinx does not specify the current or I/O behavior for other power-on sequences.\nTable 5  shows the minimum current required by Virtex-5 \ndevices for proper power-on and configuration.\nIf the current minimums shown in Table 5  are met, the \ndevice powers on properly after all three supplies have passed through their power-on reset threshold voltages.\nThe FPGA must be configured after V\nCCINT  is applied.\nOnce initialized and configured, use the XPOWER tools to \nestimate current drain on these supplies.\nTable  5: Power-On Current for Virtex-5 Devices\nDeviceICCINTMIN ICCAUXMIN ICCOMINUnits\nTyp(1)Typ(1)Typ(1)\nXC5VLX20T 172 54 50 mA\nXC5VLX30 235 76 50 mA\nXC5VLX30T 246 86 50 mAXC5VLX50 320 114 50 mA\nXC5VLX50T 336 124 50 mA\nXC5VLX85 492 186 100 mAXC5VLX85T 515 196 100 mAXC5VLX110 623 250 100 mAXC5VLX110T 651 260 100 mAXC5VLX155 695 351 100 mA\nXC5VLX155T 728 368 100 mA\nXC5VLX220 1023 458 150 mAXC5VLX220T 1056 472 150 mA\nXC5VLX330 1470 690 150 mA\nXC5VLX330T 1509 706 150 mAXC5VSX35T 307 98 50 mA\nXC5VSX50T 472 148 50 mA\nXC5VSX95T 804 262 100 mAXC5VSX240T 1632 662 150 mA\nXC5VTX150T 969 386 150 mA\nXC5VTX240T 1245 572 150 mAXC5VFX30T 358 116 50 mA\nXC5VFX70T 695 232 100 mA\nXC5VFX100T 749 298 100 mAXC5VFX130T 1111 392 150 mA\nXC5VFX200T 1222 534 150 mA\nNotes: \n1. Typical values are specified at nominal voltage, 25°C.\n2. The maximum startup current can be obtained using the \nXPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools \nand adding the quiescent plus dynamic current consumption.Table  5: Power-On Current for Virtex-5 Devices \nDeviceICCINTMIN ICCAUXMIN ICCOMINUnits\nTyp(1)Typ(1)Typ(1)\nTable  6: Power Supply Ramp Time\nSymbol Description Ramp Time Units\nVCCINT Internal supply voltage relative to GND 0.20 to 50.0 ms\nVCCO Output drivers supply voltage relative to GND 0.20 to 50.0 ms\nVCCAUX Auxiliary supply voltage relative to GND 0.20 to 50.0 ms\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 7SelectIO™ DC Input and Output Levels\nValues for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over the recommended \noperating conditions at the VOL and VOH test points. Only selected standards are tested. These are chosen to ensure that \nall standards meet their specifications. The selected standards are tested at a minimum VCCO with the respective VOL and \nVOH voltage levels shown. Other standards are sample tested.\nTable  7: SelectIO DC Input and Output Levels\nI/O StandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nLVTTL –0.3 0.8 2.0 3.45 0.4 2.4 Note(3) Note(3)\nLVCMOS33, \nLVDCI33–0.3 0.8 2.0 3.45 0.4 VCCO– 0.4 Note(3) Note(3)\nLVCMOS25, \nLVDCI25–0.3 0.7 1.7 VCCO+0 . 3 0 . 4 VCCO– 0.4 Note(3) Note(3)\nLVCMOS18, \nLVDCI18–0.3 35% VCCO 65% VCCO VCCO+ 0.3 0.45 VCCO– 0.45 Note(4) Note(4)\nLVCMOS15, \nLVDCI15–0.3 35% VCCO 65% VCCO VCCO+ 0.3 25% VCCO 75% VCCO Note(4) Note(4)\nLVCMOS12 –0.3 35% VCCO 65% VCCO VCCO+ 0.3 25% VCCO 75% VCCO Note(6) Note(6)\nPCI33_3(5) –0.2 30% VCCO 50% VCCO VCCO 10% VCCO 90% VCCO Note(5) Note(5)\nPCI66_3(5) –0.2 30% VCCO 50% VCCO VCCO 10% VCCO 90% VCCO Note(5) Note(5)\nPCI-X(5) –0.2 35% VCCO 50% VCCO VCCO 10% VCCO 90% VCCO Note(5) Note(5)\nGTLP –0.3 VREF–0 . 1 VREF+ 0.1 – 0.6 N/A 36 N/A\nGTL –0.3 VREF–0 . 0 5 VREF+0 . 0 5 – 0 . 4 N / A 3 2 N / A\nHSTL I_12 –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+ 0.3 25% VCCO 75% VCCO 6.3 6.3\nHSTL I(2) –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+0 . 3 0 . 4 VCCO–0 . 4 8 – 8\nHSTL II(2) –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+0 . 3 0 . 4 VCCO–0 . 4 1 6 – 1 6\nHSTL III(2) –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+0 . 3 0 . 4 VCCO– 0.4 24 –8\nHSTL IV(2) –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+0 . 3 0 . 4 VCCO– 0.4 48 –8\nDIFF HSTL I(2) –0.3 50% VCCO– 0.1 50% VCCO+0 . 1 VCCO+0 . 3 – – – –\nDIFF HSTL II(2) –0.3 50% VCCO– 0.1 50% VCCO+0 . 1 VCCO+0 . 3 – – – –\nSSTL2 I –0.3 VREF–0 . 1 5 VREF+0 . 1 5 VCCO+0 . 3 VTT–0 . 6 1 VTT+ 0.61 8.1 –8.1\nSSTL2 II –0.3 VREF–0 . 1 5 VREF+0 . 1 5 VCCO+0 . 3 VTT–0 . 8 1 VTT+ 0.81 16.2 –16.2\nDIFF SSTL2 I –0.3 50% \nVCCO–0 . 1 550% \nVCCO+0 . 1 5VCCO+0 . 3 – – – –\nDIFF SSTL2 II –0.3 50% \nVCCO–0 . 1 550% \nVCCO+0 . 1 5VCCO+0 . 3 – – – –\nSSTL18 I –0.3 VREF– 0.125 VREF+ 0.125 VCCO+0 . 3 VTT–0 . 4 7 VTT+ 0.47 6.7 –6.7\nSSTL18 II –0.3 VREF– 0.125 VREF+0 . 1 2 5 VCCO+0 . 3 VTT–0 . 6 0 VTT+ 0.60 13.4 –13.4\nDIFF SSTL18 I –0.3 50% \nVCCO–0 . 1 2 550% \nVCCO+0 . 1 2 5VCCO+0 . 3 – – – –\nDIFF SSTL18 II –0.3 50% \nVCCO–0 . 1 2 550% \nVCCO+0 . 1 2 5VCCO+0 . 3 – – – –\nNotes: \n1. Tested according to relevant specifications.\n2. Applies to both 1.5V and 1.8V HSTL.\n3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.\n4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.5. For more information on PCI33_3, PCI66_3, and PCI-X, refer to UG190\n: Virtex-5 FPGA User Guide, Chapter 6, 3.3V I/O Design Guidelines .\n6. Supported drive strengths of 2, 4, 6, or 8 mA.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 8HT DC Specifications (HT_25)\nLVDS DC Specifications (LVDS_25)\nExtended LVDS DC Specif ications (LVDSEXT_25)Table  8: HT DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 2.38 2.5 2.63 V\nVOD Differential Output Voltage RT = 100Ω across Q and Q  signals 495 600 715 mV\nΔ VOD Change in VOD Magnitude –15 15 mV\nVOCM Output Common Mode Voltage RT = 100Ω across Q and Q  signals 495 600 715 mV\nΔ VOCM Change in VOCM Magnitude –15 15 mV\nVID Input Differential Voltage 200 600 1000 mV\nΔ VID Change in VID Magnitude –15 15 mV\nVICM Input Common Mode Voltage 440 600 780 mV\nΔ VICM Change in VICM Magnitude –15 15 mV\nTable  9: LVDS DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 2.38 2.5 2.63 V\nVOH Output High Voltage for Q and Q RT = 100Ω across Q and Q  signals 1.675 V\nVOL Output Low Voltage for Q and Q RT = 100Ω across Q and Q  signals 0.825 V\nVODIFF Differential Output Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q  = HighRT = 100Ω across Q and Q  signals 247 350 600 mV\nVOCM Output Common-Mode Voltage RT = 100Ω across Q and Q  signals 1.125 1.250 1.375 V\nVIDIFF Differential Input Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q  = High100 350 600 mV\nVICM Input Common-Mode Voltage 0.3 1.2 2.2 V\nTable  10: Extended LVDS DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 2.38 2.5 2.63 V\nVOH Output High Voltage for Q and Q RT = 100Ω across Q and Q  signals – 1.785 V\nVOL Output Low Voltage for Q and Q RT = 100Ω across Q and Q  signals 0.715 – – V\nVODIFF Differential Output Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q  = HighRT = 100Ω across Q and Q  signals 350 – 820 mV\nVOCM Output Common-Mode Voltage RT = 100Ω across Q and Q  signals 1.125 1.250 1.375 V\nVIDIFF Differential Input Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q  = HighCommon-mode input voltage = 1.25V 100 – 1000 mV\nVICM Input Common-Mode Voltage Differentia l input voltage = ±350 mV 0.3 1.2 2.2 V\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 9LVPECL DC Specifi cations (LVPECL_25)\nThese values are valid when driving a 100 Ω differential load only, i.e., a 100 Ω resistor between the two receiver pins. The \nVOH levels are 200 mV below standard LVPECL levels and are co mpatible with devices toler ant of lower common-mode \nranges. Table 11  summarizes the DC output sp ecifications of LVPECL. For mo re information on using LVPECL , see UG190 : \nVirtex-5 FPGA User Guide, Chapter 6, SelectIO Resources .\n \nPowerPC 440 Switchin g Characteristics\nConsult the Embedded Processor Block in Virtex-5 FPGAs Reference Guide  for further information.Table  11: LVPECL DC Specifications\nSymbol DC Parameter Min Typ Max Units\nVOH Output High Voltage VCC– 1.025 1.545 VCC–0 . 8 8 V\nVOL Output Low Voltage VCC– 1.81 0.795 VCC–1 . 6 2 V\nVICM Input Common-Mode Voltage 0.6 2.2 V\nVIDIFF Differential Input Voltage(1,2)0.100 1.5 V\nNotes: \n1. Recommended input maximum voltage not to exceed VCCO+0 . 2 V .\n2. Recommended input minimum voltage not to go below –0.5V.\nTable  12: Processor Block Switching Characteristics\nClock Name DescriptionSpeed Grade\nUnits\n-3 -2 -1\nCPMC440CLK CPU clock 550 475 400 MHz\nCPMINTERCONNECTCLK Xbar clock 366.6 316.6 266.6 MHz\nCPMPPCS0PLBCLK Slave 0 PLB clock(1) 183.3 158.3 133.3 MHz\nCPMPPCS1PLBCLK Slave 1 PLB clock(1)183.3 158.3 133.3 MHz\nCPMPPCMPLBCLK Master PLB clock(1) 183.3 158.3 133.3 MHz\nCPMMCCLK Memory interface clock(1)(2) 366.6 316.6 266.6 MHz\nCPMFCMCLK FCM clock(1)275 237.5 200 MHz\nCPMDCRCLK FPGA logic DCR clock(1) 183.3 158.3 133.3 MHz\nCPMDMA0LLCLK DMA0 LL clock(1)250 250 200 MHz\nCPMDMA1LLCLK DMA1 LL clock(1) 250 250 200 MHz\nCPMDMA2LLCLK DMA2 LL clock(1) 250 250 200 MHz\nCPMDMA3LLCLK DMA3 LL clock(1)250 250 200 MHz\nJTGC440TCK JTAG clock 50 50 50 MHzCPMC440TIMERCLOCK Timer clock 275 237.5 200 MHz\nNotes: \n1. Typical bus frequencies are provided for reference only, actual frequencies are user-design dependent.\n2. Refer to DS567  for maximum clock speed of designs using the DDR2 Memory Controller for PowerPC® 440 Processors.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 10 \n Table  13: Processor Block MIB Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL CPMMCCLK 1.146 1.247 1.463 ps\nTCK_ADDRESS CPMMCCLK 1.017 1.136 1.38 ps\nTCK_DATA CPMMCCLK 1.076 1.172 1.38 ps\nTCONTROL_CK CPMMCCLK 0.736 0.844 0.941 ps\nTDATA_CK CPMMCCLK 0.834 0.95 1.058 ps\nTable  14: Processor Block PLBM Sw itching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL CPMPPCMPLBCLK 0.971 1.095 1.354 ps\nTCK_ADDRESS CPMPPCMPLBCLK 1.215 1.372 1.673 ps\nTCK_DATA CPMPPCMPLBCLK 1.115 1.257 1.535 ps\nTCONTROL_CK CPMPPCMPLBCLK 1.7 1.79 1.86 ps\nTDATA_CK CPMPPCMPLBCLK 0.774 0.914 1.059 ps\nTable  15: Processor Block PLBS0 Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL  CPMPPCS0PLBCLK 1.063 1.196 1.462 ps\nTCK_DATA CPMPPCS0PLBCLK 1.052 1.189 1.461 ps\nTCONTROL_CK CPMPPCS0PLBCLK 1.307 1.545 1.836 ps\nTADDRESS_CK CPMPPCS0PLBCLK 1.253 1.492 1.787 ps\nTDATA_CK CPMPPCS0PLBCLK 0.825 0.971 1.124 ps\nTable  16: Processor Block PLBS1 Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL CPMPPCS1PLBCLK 1.083 1.234 1.525 ps\nTCK_DATA CPMPPCS1PLBCLK 1.146 1.298 1.615 ps\nTCONTROL_CK CPMPPCS1PLBCLK 1.335 1.596 1.921 ps\nTADDRESS_CK CPMPPCS1PLBCLK 1.328 1.568 1.864 ps\nTDATA_CK CPMPPCS1PLBCLK 0.821 0.969 1.127 ps\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 11Table  17: Processor Block DMA0 Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL  CPMDMA0LLCLK 1.256 1.42 1.665 ps\nTCK_DATA CPMDMA0LLCLK 1.312 1.472 1.712 ps\nTCONTROL_CK CPMDMA0LLCLK 0.453 0.558 0.716 ps\nTDATA_CK CPMDMA0LLCLK –0.105 –0.105 –0.104 ps\nTable  18: Processor Block DMA1 Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL  CPMDMA1LLCLK 1.127 1.266 1.474 ps\nTCK_DATA CPMDMA1LLCLK 1.266 1.418 1.645 ps\nTCONTROL_CK CPMDMA1LLCLK 0.447 0.555 0.717 ps\nTDATA_CK CPMDMA1LLCLK –0.014 0.01 0.046 ps\nTable  19: Processor Block DMA2 Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL  CPMDMA2LLCLK 1.101 1.235 1.437 ps\nTCK_DATA CPMDMA2LLCLK 1.127 1.262 1.463 ps\nTCONTROL_CK CPMDMA2LLCLK 0.771 0.924 1.155 ps\nTDATA_CK CPMDMA2LLCLK 0.135 0.142 0.168 ps\nTable  20: Processor Block DMA3 Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL CPMDMA3LLCLK 1.094 1.242 1.462 ps\nTCK_DATA CPMDMA3LLCLK 1.056 1.184 1.376 ps\nTCONTROL_CK CPMDMA3LLCLK 0.636 0.767 0.965 ps\nTDATA_CK CPMDMA3LLCLK 0.087 0.119 0.116 ps\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 12Table  21: Processor Block DCR Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL CPMDCRCLK\nTCK_ADDRESS CPMDCRCLK\nTCK_DATA CPMDCRCLK\nTCONTROL_CK CPMDCRCLK\nTADDRESS_CK CPMDCRCLK\nTDATA_CK CPMDCRCLK\nTable  22: Processor Block FCM Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL CPMFCMCLK 0.967 1.084 1.324 ps\nTCK_DATA CPMFCMCLK 1.041 1.158 1.4 ps\nTCK_INSTRUCTION CPMFCMCLK 0.701 0.818 1.06 ps\nTCONTROL_CK CPMFCMCLK 1.057 1.218 1.395 ps\nTDATA_CK CPMFCMCLK 0.608 0.698 0.768 ps\nTRESULT_CK CPMFCMCLK 0.608 0.698 0.768 ps\nTable  23: Processor Block MISC Switching Characteristics\nClock Name Description Reference ClockSpeed Grade\nUnits\n-3 -2 -1\nClock-to-out and setup relative to clock\nTCK_CONTROL CLK1\nTCK_ADDRESS CLK2\nTCK_DATA CLK3\nTCONTROL_CK CLK4\nTADDRESS_CK CLK5\nTDATA_CK CLK6\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 13GTP_DUAL Tile Specifications\nGTP_DUAL Tile DC Characteristics\n \n \n Table  24: Absolute Maximum Ratings  for GTP_DUAL Tiles\nSymbol Description Units\nMGTAVCCPLL Analog supply voltage for the GTP_DU AL shared PLL relative to GND –0.5 to 1.32 V\nMGTAVTTTX Analog supply voltage for the GTP_DUAL  transmitters relative to GND –0.5 to 1.32 V\nMGTAVTTRX Analog supply voltage for the GTP_DUAL  receivers relative to GND –0.5 to 1.32 V\nMGTAVCC Analog supply voltage for the GTP_DUAL common circuits relative to GND –0.5 to 1.1 V\nMGTAVTTRXC Analog supply voltage for the resi stor calibration circuit of the GTP_DUAL \ncolumn–0.5 to 1.32 V\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs only, \nand functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not i mplied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\nTable  25: Recommended Operating Conditions for GTP_DUAL Tiles(1)(2)\nSymbol Description Min Max Units\nMGTAVCCPLL(1)Analog supply voltage for the GTP_DUAL shared PLL relative to GND 1.14 1.26 V\nMGTAVTTTX(1) Analog supply voltage for the GTP_DUAL transmitters relative to GND 1.14 1.26 V\nMGTAVTTRX(1) Analog supply voltage for the GTP_DUAL receivers relative to GND 1.14 1.26 V\nMGTAVCC(1)Analog supply voltage for the GTP_DUAL common circuits relative to GND 0.95 1.05 V\nMGTAVTTRXC(1)Analog supply voltage for the resistor calibration circuit of the GTP_DUAL \ncolumn1.14 1.26 V\nNotes: \n1. Each voltage listed requires the filter circuit described in UG196 : Virtex-5 FPGA RocketIO GT P Transceiver User Guide .\n2. Voltages are specified for the temperature range of TJ = –40°C to +100°C.\nTable  26: DC Characteristics Over Recommended Operating Conditions for GTP_DUAL Tiles(1)\nSymbol Description Min Typ Max Units\nIMGTAVTTTX GTP_DUAL tile transmitter termination supply current(2)71 90 mA\nIMGTAVCCPLL GTP_DUAL tile shared PLL supply current 36 60 mA\nIMGTAVTTRXC GTP_DUAL tile resistor termination calibration supply current 0.1 0.5 mA\nIMGTAVTTRX GTP_DUAL tile receiver termination supply current(3)0.1 0.5 mA\nIMGTAVCC GTP_DUAL tile internal analog supply current 56 110 mA\nMGTRREF Precision reference resistor for internal calibration termination 49.9 ± 1% tolerance Ω\nNotes: \n1. Typical values are specified at nominal voltage, 25°C, with a 3.2 Gb/s line rate.\n2. ICC numbers are given per GTP_DUAL tile with both GTP transceivers operating with default settings.\n3. AC coupled TX/RX link.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 14GTP_DUAL Tile DC Input and Output Levels\nTable 28  summarizes the DC output specifications of the GTP_DUAL tiles in Virtex-5 FPGAs. Figure 1  shows the single-\nended output voltage swing. Figure 2  shows the peak-to-peak differential output voltage. \nConsult UG196 :Virtex-5 FPGA RocketIO GTP Transceiver User Guide  for further details.Table  27: GTP_DUAL Tile Quiescent Supply Current\nSymbol Description Typ(1)Max Units\nIAVTTTXQ Quiescent MGTAVTTTX (transmitter te rmination) supply current 8.5 18 mA\nIAVCCPLLQ Quiescent MGTAVCCPLL (PLL) supply current 8 18 mA\nIAVTTRXQ Quiescent MGTAVTTRX (receiver termination) supply current. Includes \nMGTAVTTRXCQ.0.1 0.8 mA\nIAVCCQ Quiescent MGTAVCC (analog) supply current 2.5 11 mA\nNotes: \n1. Typical values are specified at nominal voltage, 25°C.\n2. Device powered and unconfigured.3. Currents for conditions other than values specified in this tabl e can be obtained by using the XPOWER Estimator (XPE) or XPOW ER \nAnalyzer (XPA) tools.\n4. GTP_DUAL tile quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of \navailable GTP_DUAL tiles in the target LXT or SXT device.\nTable  28: GTP_DUAL Tile DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nDVPPINDifferential peak-to-peak input \nvoltageExternal AC coupled ≤3.2 Gb/s 150 2000 mV\nExternal AC coupled >3.2 Gb/s 180 2000 mV\nVINAbsolute input voltage DC coupled –400 MGTAVTTRX \n+ 400 \nup to 1320mV\nVCMINCommon mode input voltage DC coupled \nMGTAVTTRX = 1.2V800 mV\nDVPPOUTDifferential peak-to-peak output \nvoltage(1)TXBUFDIFFCTRL = 000, \nTX_DIFF_BOOST = ON1400 mV\nVSEOUTSingle-ended output voltage \nswing(1)TXBUFDIFFCTRL = 000, \nTX_DIFF_BOOST = ON700 mV\nVCMOUTCommon mode output voltage Equation based\nMGTAVTTTX = 1.2V1200 – Amplitude/2 mV\nRIN Differential input resistance 90 100 120 Ω\nROUT Differential output resistance 90 100 120 Ω\nTOSKEW Transmitter output skew 15 ps\nCEXT Recommended external AC coupling capacitor(2) 75 100 200 nF\nNotes: \n1. The output swing and preemphasis levels are programmable using the attributes discussed in UG196 :Virtex-5 FPGA RocketIO GTP \nTransceiver User Guide  and can result in values lower than reported in this table.\n2. Values outside of this range can be used as appropriate to conform to specific protocols and standards.\nX-Ref Target - Figure 1\nFigure 1: Single-Ended Output Voltage Swing0 +V P\nNVSEOUT\nds202_01_051607\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 15 \nTable 29  summarizes the DC specifications of the clock input of the GTP_DUAL tile. Figure 3  shows the single-ended input \nvoltage swing. Figure 4  shows the peak-to-peak differential clock input voltage swing. Consult UG196 : Virtex-5 FPGA \nRocketIO GTP Transceiver User Guide  for further details.\n \n X-Ref Target - Figure 2\nFigure 2: Peak-to-Peak Differential Output Voltage\nTable  29: GTP_DUAL Tile Clock DC Input Specifications(1)\nSymbol DC Parameter Conditions Min Typ Max Units\nVIDIFF Differential peak-to-peak input voltage 200 800 2000 mV\nVISE Single-ended input voltage 100 400 1000 mV\nRIN Differential input resistance 80 105 130 Ω\nCEXT Required external AC coupling capacitor 75 100 200 nF\nNotes: \n1. VMIN= 0V and VMAX= 1200mV\nX-Ref Target - Figure 3\nFigure 3: Single-Ended Clock Input Voltage Swing Peak-to-Peak\nX-Ref Target - Figure 4\nFigure 4: Differential Clock Input Voltage Swing Peak-to-Peak0 +V \n–V  \n \nP–NDVPPOUT\nds202_02_0 81809\n0 +V P\nNVISE\nds202_03_052708\n0 +V \n–V  \n P – N\nVIDIFF\nds202_04_052708\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 16GTP_DUAL Tile Switching Characteristics\nConsult UG196 :Virtex-5 FPGA RocketIO GTP Transceiver User Guide  for further information.\n Table  30: GTP_DUAL Tile Performance\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nFGTPMAX Maximum GTP transceiver data rate 3.75 3.75 3.2 Gb/s\nFGPLLMAX Maximum PLL frequency 2.0 2.0 2.0 GHz\nFGPLLMIN Minimum PLL frequency 1.0 1.0 1.0 GHz\nTable  31: Dynamic Reconfiguration Port (DRP) in the GTP_DUAL Tile Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nFGTPDRPCLK GTP DCLK (DRP clock) maximum frequency 200 175 150 MHz\nTable  32: GTP_DUAL Tile Reference Cloc k Switching Characteristics\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nFGCLK Reference clock frequency range(1)CLK 60 350 MHz\nTRCLK Reference clock rise time 20% – 80% 200 400 ps\nTFCLK Reference clock fall time 80% – 20% 200 400 ps\nTDCREF Reference clock duty cycle(2)CLK 40 50 60 %\nTGJTT Reference clock total jitter, peak-peak(3) CLK 40 ps\nTLOCK Clock recovery frequency acquisition \ntimeInitial PLL lock 1 ms\nTPHASE Clock recovery phase acquisition time Lock to data after PLL has \nlocked to the reference clock200 µs\nNotes: \n1. The clock from the GTP_DUAL differential clock pin pair can be used for all serial bit rates. GREFCLK can be used for serial bit rates up to \n1G b / s .\n2. For reference clock rates above 325 MHz, a duty cycle of 45% to 55% must be maintained.\n3. Measured at the package pin. GTP_DUAL jitter characteristics measured using a clock with specification TGJTT.\nX-Ref Target - Figure 5\nFigure 5: Reference Clock Timing Parametersds202_05_10050680% \n20% \nT FCLK T RCLK \nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 17Table  33: GTP_DUAL Tile User Clock Switching Characteristics(1)\nSymbol Description ConditionsSpeed Grade\nUnits\n-3 -2 -1\nFTXOUT TXOUTCLK maximum frequency 375 375 320 MHz\nFRXREC RXRECCLK maximum frequency 375 375 320 MHz\nTRX RXUSRCLK maximum frequency 375 375 320 MHz\nTRX2 RXUSRCLK2 maximum frequency RXDATAWIDTH = 0 350 350 320 MHz\nRXDATAWIDTH = 1 187.5 187.5 160 MHz\nTTX TXUSRCLK maximum frequency 375 375 320 MHz\nTTX2 TXUSRCLK2 maximum frequency TXDATAWIDTH = 0 350 350 320 MHz\nTXDATAWIDTH = 1 187.5 187.5 160 MHz\nNotes: \n1. Clocking must be implemented as described in UG196 : Virtex-5 FPGA RocketIO GTP Transceiver User Guide\nTable  34: GTP_DUAL Tile Transmitter Switching Characteristics\nSymbol Description Min Typ Max Units\nFGTPTX Serial data rate range 0.1 FGTPMAX Gb/s\nTRTX TX Rise time 140 ps\nTFTX TX Fall time 120 ps\nTLLSKEW TX lane-to-lane skew(1) 855 ps\nVTXOOBVDPP Electrical idle amplitude 20 mV\nTTXOOBTRANS Electrical idle transition time 40 ns\nTJ3.75 Total Jitter(2) 3.75 Gb/s 0.35 UI\nDJ3.75 Deterministic Jitter(2) 0.19 UI\nTJ3.2 Total Jitter(2) 3.20 Gb/s 0.35 UI\nDJ3.2 Deterministic Jitter(2) 0.19 UI\nTJ2.5 Total Jitter(2) 2.50 Gb/s 0.30 UI\nDJ2.5 Deterministic Jitter(2) 0.14 UI\nTJ2.0 Total Jitter(2) 2.00 Gb/s 0.30 UI\nDJ2.0 Deterministic Jitter(2) 0.14 UI\nTJ1.25 Total Jitter(2)1.25 Gb/s 0.20 UI\nDJ1.25 Deterministic Jitter(2) 0.10 UI\nTJ1.00 Total Jitter(2)1.00 Gb/s 0.20 UI\nDJ1.00 Deterministic Jitter(2)0.10 UI\nTJ500 Total Jitter(2) 500 Mb/s 0.10 UI\nDJ500 Deterministic Jitter(2) 0.04 UI\nTJ100 Total Jitter(2)100 Mb/s 0.02 UI\nDJ100 Deterministic Jitter(2) 0.01 UI\nNotes: \n1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP_DUAL sites.\n2. Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1.\n3. All jitter values are based on a Bit-Error Ratio of 1e–12.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 18Table  35: GTP_DUAL Tile Receiver Switching Characteristics\nSymbol Description Min Typ Max Units\nFGTPRX Serial data rateRX oversampler not enabled 0.5 FGTPMAX Gb/s\nRX oversampler enabled 0.1 0.5 Gb/s\nRXOOBVDPPOOB detect threshold \npeak-to-peakOOBDETECT_THRESHOLD = 10060 105 165 mV\nRXSSTReceiver spread-spectrum \ntracking(1) Modulated @ 33 KHz–5000 0 ppm\nRXRL Run length (CID) Internal AC capacitor bypassed 150 UI\nRXPPMTOLData/REFCLK PPM offset \ntolerance(2)CDR 2nd-order loop disabled with \nPLL_RXDIVSEL_OUT = 1(3)–200 200 ppm\nCDR 2nd-order loop disabled with \nPLL_RXDIVSEL_OUT = 2(3)–200 200 ppm\nCDR 2nd-order loop disabled with \nPLL_RXDIVSEL_OUT = 4(3)–100 100 ppm\nCDR 2nd-order loop enabled –1000 1000 ppm\nSJ Jitter Tolerance(4)\nJT_SJ3.75 Sinusoidal Jitter(5) 3.75 Gb/s 0.30 UI\nJT_SJ3.2 Sinusoidal Jitter(5) 3.20 Gb/s 0.40 UI\nJT_SJ2.50 Sinusoidal Jitter(5) 2.50 Gb/s 0.40 UI\nJT_SJ2.00 Sinusoidal Jitter(5) 2.00 Gb/s 0.40 UI\nJT_SJ1.00 Sinusoidal Jitter(5) 1.00 Gb/s 0.30 UI\nJT_SJ500 Sinusoidal Jitter(5) 500 Mb/s 0.30 UI\nJT_SJ500 Sinusoidal Jitter(5) 500 Mb/s OS 0.30 UI\nJT_SJ100 Sinusoidal Jitter(5) 100 Mb/s OS 0.30 UI\nSJ Jitter Tolerance with Stressed Eye(4)\nJT_TJSE3.2Total Jitter wi th Stressed \nEye(6)3.20 Gb/s 0.87 UI\nJT_SJSE3.2Sinusoidal Jitter with \nStressed Eye(6)3.20 Gb/s 0.30 UI\nNotes: \n1. Using PLL_RXDIVSEL_OUT = 1 only.\n2. Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±1 00 ppm \nresolution results in a maximum offset of 200 ppm between the reference clock and the serial data.\n3. CDR 1st-order step size set to 2.\n4. All jitter values are based on a Bit Error Ratio of 1e–12.\n5. Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.\n6. Stimulus signal includes 0.4UI of DJ and 0.17UI of RJ. RX equalizer is enabled.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 19GTX_DUAL Tile Specifications\nGTX_DUAL Tile DC Characteristics\n \n \n Table  36: Absolute Maximum Ratings  for GTX_DUAL Tiles\nSymbol Description Units\nMGTAVCCPLL Analog supply voltage for the GTX_DU AL shared PLL relative  to GND –0.5 to 1.1 V\nMGTAVTTTX Analog supply voltage for the GTX_DUAL  transmitters relative to GND –0.5 to 1.32 V\nMGTAVTTRX Analog supply voltage for the GTX_DUAL  receivers relative to GND –0.5 to 1.32 V\nMGTAVCC Analog supply voltage for the GTX_DUAL common circuits relative to GND –0.5 to 1.1 V\nMGTAVTTRXC Analog supply voltage for the resi stor calibration circuit of the GTX_DUAL \ncolumn–0.5 to 1.32 V\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs only, \nand functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not i mplied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\nTable  37: Recommended Operating Conditions for GTX_DUAL Tiles(1)(2)\nSymbol Description Min Max Units\nMGTAVCCPLL(1)Analog supply voltage for the GTX_DUAL shared PLL relative to GND 0.95 1.05 V\nMGTAVTTTX(1) Analog supply voltage for the GTX_DUAL transmitters relative to GND 1.14 1.26 V\nMGTAVTTRX(1) Analog supply voltage for the GTX_DUAL receivers relative to GND 1.14 1.26 V\nMGTAVCC(1)Analog supply voltage for the GTX_DUAL common circuits relative to GND 0.95 1.05 V\nMGTAVTTRXC(1)Analog supply voltage for the resistor calibration circuit of the GTX_DUAL \ncolumn1.14 1.26 V\nNotes: \n1. Each voltage listed requires the filter circuit described in UG198 : Virtex-5 FPGA RocketIO GT X Transceiver User Guide .\n2. Voltages are specified for the temperature range of TJ = –40°C to +100°C.\nTable  38: DC Characteristics Over Recommended Operating Conditions for GTX_DUAL Tiles(1)\nSymbol Description Min Typ Max Units\nIMGTAVTTTX GTX_DUAL tile transmitter termination supply current(2)43.3 86.3 mA\nIMGTAVCCPLL GTX_DUAL tile shared PLL supply current 38.0 99.4 mA\nIMGTAVTTRXC GTX_DUAL tile resistor termination calibration supply current 0.1 0.5 mA\nIMGTAVTTRX GTX_DUAL tile receiver termination supply current(3)40.3 56.5 mA\nIMGTAVCC GTX_DUAL tile internal analog supply current 80.5 179.5 mA\nMGTRREF Precision reference resistor for internal calibration termination 59.0 ± 1% tolerance Ω\nNotes: \n1. Typical values are specified at nominal voltage, 25°C, with a 3.2 Gb/s line rate.\n2. ICC numbers are given per GTX_DUAL tile with both GTX transceivers operating with default settings.\n3. AC coupled TX/RX link.4. Values for currents other than the values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOW ER \nAnalyzer (XPA) tools.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 20GTX_DUAL Tile DC Input and Output Levels\nTable 40  summarizes the DC output specifications of the GTX_DUAL tiles in Virtex-5 FPGAs. Figure 6  shows the single-\nended output voltage swing. Figure 7  shows the peak-to-peak differential output voltage. \nConsult UG198 :Virtex-5 FPGA RocketIO GTX Transceiver User Guide  for further details.Table  39: GTX_DUAL Tile Quiescent Supply Current\nSymbol Description Typ(1)Max Units\nIAVTTTXQ Quiescent MGTAVTTTX (transmitter termination) supply current 8.2 21.6 mA\nIAVCCPLLQ Quiescent MGTAVCCPLL (P LL) supply current 0.8 4.8 mA\nIAVTTRXQ Quiescent MGTAVTTRX (receiver termination) supply current. Includes \nMGTAVTTRXCQ.1.2 12.0 mA\nIAVCCQ Quiescent MGTAVCC (analog) supply current 9.0 50.4 mA\nNotes: \n1. Typical values are specified at nominal voltage, 25°C.\n2. Device powered and unconfigured.3. Currents for conditions other than values specified in this tabl e can be obtained by using the XPOWER Estimator (XPE) or XPOW ER \nAnalyzer (XPA) tools.\n4. GTX_DUAL tile quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of \navailable GTX_DUAL tiles in the target TXT or FXT device.\nTable  40: GTX_DUAL Tile DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nDVPPINDifferential peak-to-peak input \nvoltageExternal AC coupled ≤4.25 Gb/s 125 1800 mV\nExternal AC coupled >4.25 Gb/s 125 1800 mV\nVINAbsolute input voltage DC coupled\nMGTAVTTRX = 1.2V–400 MGTAVTTRX +400 \nup to 1320mV\nVCMINCommon mode input voltage DC coupled \nMGTAVTTRX = 1.2V800 mV\nDVPPOUTDifferential peak-to-peak output \nvoltage(1)TXBUFDIFFCTRL = 111 1400 mV\nVSEOUTSingle-ended output voltage \nswing(1)TXBUFDIFFCTRL = 111 700 mV\nVCMOUTCommon mode output voltage Equation based\nMGTAVTTTX = 1.2V1 2 0 0–D VPPOUT /2 mV\nRIN Differential input resistance 85 100 120 Ω\nROUT Differential output resistance 85 100 120 Ω\nTOSKEW Transmitter output skew 2 8 ps\nCEXT Recommended external AC coupling capacitor(2) 75 100 200 nF\nNotes: \n1. The output swing and preemphasis levels are programmable using the attributes discussed in UG198 :Virtex-5 FPGA RocketIO GTX \nTransceiver User Guide  and can result in values lower than reported in this table.\n2. Values outside of this range can be used as appropriate to conform to specific protocols and standards.\nX-Ref Target - Figure 6\nFigure 6: Single-Ended Output Voltage Swing0 +V P\nNVSEOUT\nds202_01_051607\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 21 \nTable 41  summarizes the DC specifications of the clock input of the GTX_DUAL tile. Figure 8  shows the single-ended input \nvoltage swing. Figure 9  shows the peak-to-peak differential clock input voltage swing. Consult UG198 : Virtex-5 FPGA \nRocketIO GTX Transceiver User Guide  for further details.\n \n X-Ref Target - Figure 7\nFigure 7: Peak-to-Peak Differential Output Voltage\nTable  41: GTX_DUAL Tile Clock DC Input Level Specification(1)\nSymbol DC Parameter Conditions Min Typ Max Units\nVIDIFF Differential peak-to-peak input voltage 210 800 2000 mV\nVISE Single-ended input voltage 105 400 1000 mV\nRIN Differential input resistance 90 105 130 Ω\nCEXT Required external AC coupling capacitor 100 nF\nNotes: \n1. VMIN= 0V and VMAX= 1200mV\nX-Ref Target - Figure 8\nFigure 8: Single-Ended Clock Input Voltage Swing Peak-to-Peak\nX-Ref Target - Figure 9\nFigure 9: Differential Clock Input Voltage Swing Peak-to-Peak0 +V \n–V  \n \nP–NDVPPOUT\nds202_02_0 81809\n0 +V P\nNVISE\nds202_03_052708\n0 +V \n–V  \n P – N\nVIDIFF\nds202_04_052708\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 22GTX_DUAL Tile Switching Characteristics\nConsult UG198 :Virtex-5 FPGA RocketIO GTX Transceiver User Guide  for further information.\n Table  42: GTX_DUAL Tile Performance\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nFGTXMAX Maximum GTX transceiver data rate 6.5 6.5 4.25 Gb/s\nFGPLLMAX Maximum PLL frequency 3.25 3.25 3.25 GHz\nFGPLLMIN Minimum PLL frequency 1.48 1.48 1.48 GHz\nTable  43: Dynamic Reconfiguration Port (DRP) in the GTX_DUAL Tile Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nFGTXDRPCLK GTX DCLK (DRP clock) maximum frequency 200 175 150 MHz\nTable  44: GTX_DUAL Tile Reference Cloc k Switching Characteristics\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nFGCLK Reference clock frequency range(1)CLK 60 650 MHz\nTRCLK Reference clock rise time 20% – 80% 200 ps\nTFCLK Reference clock fall time 80% – 20% 200 ps\nTDCREF Reference clock duty cycle CLK 40 50 60 %\nTGJTT Reference clock total jitter (2, 3) At 100 KHz –145 dBc/Hz\nAt 1 MHz –150 dBc/Hz\nTLOCK Clock recovery frequency acquisition \ntimeInitial PLL lock 0.25 1 ms\nTPHASE Clock recovery phase acquisition time Lock to data after PLL has \nlocked to the reference clock200 µs\nNotes: \n1. GREFCLK can be used for serial bit rates up to 1 Gb/s; however, Jitter Specifications are not guaranteed when using GREFCLK.\n2. GTX_DUAL jitter characteristics measured using a clock with specification TGJTT. A reference clock with higher phase noise can be used \nwith link margin trade off.\n3. The selection of the reference clock is application dependent. This parameter describes the quality of the reference clock us ed during \ntransceiver jitter characterization - see Table 46  and Table 47 .\nX-Ref Target - Figure 10\nFigure 10: Reference Clock Timing Parametersds202_05_10050680% \n20% \nT FCLK T RCLK \nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 23Table  45: GTX_DUAL Tile User Clock Switching Characteristics(1)\nSymbol Description Conditions DeviceSpeed Grade\nUnits\n-3 -2 -1\nFTXOUT TXOUTCLK maximum frequency Internal  20-bit datapath FXT 325 325 212.5 MHz\nTXT - 325 212.5 MHz\nInternal 16-bit datapa th FXT 406.25 406.25 265.625 MHz\nTXT - 406.25 265.625 MHz\nFRXREC RXRECCLK maximum frequency FXT 406.25 406.25 265.625 MHz\nTXT - 406.25 265.625 MHz\nTRX RXUSRCLK maximum frequency FXT 406.25 406.25 265.625 MHz\nTXT - 406.25 265.625 MHz\nTRX2 RXUSRCLK2 maximum frequency 1 byte interface FXT 375 312.5 235.625 MHz\n2 byte interface 406.25 390.625 265.625 MHz4 byte interface 203.125 203.125 132.813 MHz\n1 byte interface TXT - 312.5 235.625 MHz\n2 byte interface - 265.625 265.625 MHz4 byte interface - 203.125 132.813 MHz\nT\nTX TXUSRCLK maximum frequen cy FXT 406.25 406.25 265.625 MHz\nTXT - 406.25 265.625 MHz\nTTX2 TXUSRCLK2 maximum frequency 1 byte interface FXT 375 312.5 235.625 MHz\n2 byte interface 406.25 390.625 265.625 MHz\n4 byte interface 203.125 203.125 132.813 MHz1 byte interface TXT - 312.5 235.625 MHz\n2 byte interface - 265.625 265.625 MHz\n4 byte interface - 203.125 132.813 MHz\nNotes: \n1. Clocking must be implemented as described in UG198 : Virtex-5 FPGA RocketIO GTX Transceiver User Guide .\nTable  46: GTX_DUAL Tile Transmitter Switching Characteristics\nSymbol Description Condition Min Typ Max Units\nFGTXTX Serial data rate range 0.15 FGTXMAX Gb/s\nTRTX TX Rise time 20%–80% 120 ps\nTFTX TX Fall time 80%–20% 120 ps\nTLLSKEW TX lane-to-lane skew(1) 350 ps\nVTXOOBVDPP Electrical idle amplitude 15 mV\nTTXOOBTRANSITION Electrical idle transition time 75 ns\nTJ6.5 Total Jitter(2) 6.5 Gb/s 0.33 UI\nDJ6.5 Deterministic Jitter(2)0.17 UI\nTJ5.0 Total Jitter(2) 5.0 Gb/s 0.33 UI\nDJ5.0 Deterministic Jitter(2)0.15 UI\nTJ4.25 Total Jitter(2)4.25 Gb/s 0.33 UI\nDJ4.25 Deterministic Jitter(2) 0.14 UI\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 24TJ3.75 Total Jitter(2)3.75 Gb/s 0.34 UI\nDJ3.75 Deterministic Jitter(2)0.16 UI\nTJ3.2 Total Jitter(2)3.2 Gb/s 0.20 UI\nDJ3.2 Deterministic Jitter(2)0.10 UI\nTJ3.2L Total Jitter(2)3.2 Gb/s(3)0.36 UI\nDJ3.2L Deterministic Jitter(2)0.16 UI\nTJ2.5 Total Jitter(2)2.5 Gb/s 0.20 UI\nDJ2.5 Deterministic Jitter(2)0.08 UI\nTJ1.25 Total Jitter(2)1.25 Gb/s 0.15 UI\nDJ1.25 Deterministic Jitter(2)0.06 UI\nTJ750 Total Jitter(2)(4)750 Mb/s 0.10 UI\nDJ750 Deterministic Jitter(2)(4)0.03 UI\nTJ150 Total Jitter(2)(4)150 Mb/s 0.02 UI\nDJ150 Deterministic Jitter(2)(4) 0.01 UI\nNotes: \n1. Using same REFCLK input with TXENPMAPHASEALIGN enab led for up to four consecutive GTX_DUAL sites.\n2. Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1. These values are NO T intended for protocol specif ic compliance determinations.\n3. PLL frequency at 1.6 GHz and OUTDIV = 1.\n4. GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.\nTable  47: GTX_DUAL Tile Receiver Switching Characteristics\nSymbol Description Min Typ Max Units\nFGTXRX Serial data rateRX oversampler not enabled 0.75 FGTXMAX Gb/s\nRX oversampler enabled 0.15 0.75 Gb/s\nTRXELECIDLETIme for RXELECIDLE to \nrespond to loss or \nrestoration of dataOOBDETECT_THRESHOLD = 11075 ns\nRXOOBVDPPOOB detect threshold \npeak-to-peakOOBDETECT_THRESHOLD = 11055 135 mV\nRXSSTReceiver spread-spectrum \ntracking(1) Modulated @ 33 KHz–5000 0 ppm\nRXRL Run length (CID) Internal AC capacitor bypassed 512 UI\nRXPPMTOLData/REFCLK PPM offset \ntolerance(2)CDR 2nd-order loop disabled –200 200 ppm\nCDR 2nd-order loop enabled –2000 2000 ppm\nSJ Jitter Tolerance(3)\nJT_SJ6.5 Sinusoidal Jitter(4) 6.5 Gb/s 0.44 UI\nJT_SJ5.0 Sinusoidal Jitter(4) 5.0 Gb/s 0.44 UI\nJT_SJ4.25 Sinusoidal Jitter(4) 4.25 Gb/s 0.44 UI\nJT_SJ3.75 Sinusoidal Jitter(4)3.75 Gb/s 0.44 UI\nJT_SJ3.2 Sinusoidal Jitter(4) 3.2 Gb/s 0.45 UI\nJT_SJ3.2L Sinusoidal Jitter(4)3.2 Gb/s(5)0.45 UI\nJT_SJ2.5 Sinusoidal Jitter(4)2.5 Gb/s 0.50 UI\nJT_SJ1.25 Sinusoidal Jitter(4) 1.25 Gb/s 0.50 UITable  46: GTX_DUAL Tile Transmitter Switching Characteristics (Cont’d)\nSymbol Description Condition Min Typ Max Units\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 25CRC Block Switching Characteristics\nEthernet MAC Switching Characteristics\nConsult UG194 : Virtex-5 FPGA Tri-mode Ethernet Media Access Controller User Guide  for further information.\nEndpoint Block for PCI Express De signs Switching Characteristics\nConsult UG197 : Virtex-5 FPGA Integrated Endpoint Block for PCI Express Designs User Guide  for further information.JT_SJ750 Sinusoidal Jitter(4)(6)750 Mb/s 0.57 UI\nJT_SJ150 Sinusoidal Jitter(4)(6) 150 Mb/s 0.57 UI\nSJ Jitter Tolerance with Stressed Eye(3)\nJT_TJSE4.25Total Jitter wi th Stressed \nEye(7)4.25 Gb/s 0.69 UI\nJT_SJSE4.25Sinusoidal Jitter with \nStressed Eye(7)4.25 Gb/s 0.1 UI\nNotes: \n1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.\n2. Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±1 00 ppm \nresolution results in a maximum offset of 200 ppm between the reference clock and the serial data.\n3. All jitter values are based on a Bit Error Ratio of 1e–12.\n4. Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.5. PLL frequency at 1.6 GHz and OUTDIV = 1.\n6. GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.\n7. Composite jitter with RX equalizer enabled. DFE disabled.\nTable  48: CRC Block Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nFCRC CRCCLK maximum frequency 325 325 270 MHz\nTable  49: Maximum Ethernet MAC Performance\nSymbol Description ConditionsSpeed Grade\nUnits\n-3 -2 -1\nFTEMACCLIENT Client interface maximum frequency 10 Mb/s – 8-bit width 1.25 1.25 1.25 MHz\n100 Mb/s – 8-bit width 12.5 12.5 12.5 MHz1000 Mb/s – 8-bit width 125 125 125 MHz\n2000 Mb/s – 16-bit width 125 125 125 MHz\nF\nTEMACPHY Physical interface maximum frequency 10 Mb/s – 4-bit width 2.5 2.5 2.5 MHz\n100 Mb/s – 4-bit width 25 25 25 MHz\n1000 Mb/s – 8-bit width 125 125 125 MHz\n2000 Mb/s – 8-bit width 250 250 250 MHz\nTable  50: Maximum Performance for PCI Express Designs\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nFPCIECORE Core clock maximum frequency 250 250 250 MHz\nFPCIEUSER User clock maximum frequency 250 250 250 MHzTable  47: GTX_DUAL Tile Receiver Switching Characteristics (Cont’d)\nSymbol Description Min Typ Max Units\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 26System Monitor Analog-to-Digit al Converter Specification\nTable  51: Analog-to-Digital Specifications\nParameter Symbol Comments/Conditions Min Typ Max Units\nAVDD=2 . 5 V±2 % ,  VREFP = 2.5V, VREFN = 0V, ADCCLK = 5.2 MHz, TA=TMIN to TMAX, Typical values at TA=+25°C\nDC Accuracy: All external input channels such as VP/VN and VAUXP [15:0]/VAUXN [15:0], Unipolar Mode, \nand Common Mode = 0V\nResolution 10 Bits\nIntegral Nonlinearity INL ±2 LSBs\nDifferential Nonlinearity DNL No missing codes (TMIN to TMAX)\nGuaranteed Monotonic±0.9 LSBs\nUnipolar Offset Error(1)Uncalibrated ±2 ±30 LSBs\nBipolar Offset Error(1)Uncalibrated measured in bipolar mode ±2 ±30 LSBs\nGain Error(1) Uncalibrated ±0.2 ±2 %\nBipolar Gain Error(1)Uncalibrated measured in bipolar mode ±0.2 ±2 %\nTotal Unadjusted Error\n(Uncalibrated)TUE Deviation from ideal transfer function.\nVREFP –VREFN =2.5V±10 LSBs\nTotal Unadjusted Error\n(Calibrated)TUE Deviation from ideal transfer function.\nVREFP –VREFN =2.5V±1 ±2 LSBs\nCalibrated Gain Temperature \nCoefficientVariation of FS code with temperature ±0.01 LSB/°C\nDC Common-Mode Reject CMRRDC VN = VCM=0.5V ± 0.5V, \nVP–VN=100mV70 dB\nConversion Rate(2)\nConversion Time - Continuous tCONV Number of CLK cycles 26 32\nConversion Time - Event tCONV Number of CLK cycles 21\nT/H Acquisition Time tACQ Number of CLK cycles 4\nDRP Clock Frequency DCLK DRP clock frequency 8 250 MHz\nADC Clock Frequency ADCCLK Derived from DCLK 1 5.2 MHz\nCLK Duty cycle 40 60 %\nAnalog Inputs(3)\nDedicated Analog Inputs\nInput Voltage Range\nVP - VNUnipolar Operation 0 1 Volts\nDifferential Inputs –0.25 +0.25Unipolar Common Mode Range (FS input) 0 +0.5\nDifferential Common Mode Range (FS input) +0.3 +0.7\nBandwidth 20 MHz\nAuxiliary Analog Inputs\nInput Voltage Range\nV\nAUXP[0]  /VAUXN[0]  to VAUXP[15]  \n/VAUXN[15]Unipolar Operation 0 1 Volts\nDifferential Operation –0.25 +0.25\nUnipolar Common Mode Range (FS input) 0 +0.5Differential Common Mode Range (FS input) +0.3 +0.7Bandwidth 10 kHz\nInput Leakage Current A/D not converting, ADCCLK stopped ±1.0 µA\nInput Capacitance 10 pF\nOn-chip Supply Monitor Error V\nCCINT  and VCCAUX  with calibration enabled ±1.0 % Reading\nOn-chip Temperature Monitor \nError–40°C to +125°C with calibration enabled ±4 °C\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 27External Reference Inputs(4)\nPositive Reference Input \nVoltage RangeVREFP Measured Relative to VREFN 2.45 2.5 2.55 Volts\nNegative Reference Input \nVoltage RangeVREFN Measured Relative to AGND –50 0 100 mV\nInput current IREF ADCCLK =5.2 MHz 100 µA\nPower RequirementsAnalog Power Supply AV\nDD Measured Relative to AVSS 2.45 2.5 2.55 Volts\nAnalog Supply Current AIDD ADCCLK =5.2 MHz 5 13 mA\nNotes: \n1. Offset and gain errors are removed by enabling the System Monitor automatic gain calibration feature. See UG192 : Virtex-5 FPGA System \nMonitor User Guide .\n2. See "System Monitor Timing" in UG192 : Virtex-5 FPGA System Monitor User Guide .\n3. See "Analog Inputs" in UG192 : Virtex-5 FPGA System Monitor User Guide  for a detailed description.\n4. Any variation in the reference voltage from the nominal VREFP  = 2.5V and VREFN  = 0V will result is a deviation from the ideal transfer \nfunction.This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external \nratiometric type applications allowing the supply voltage and reference to vary by ±2% is permitted.Table  51: Analog-to-Digital Specifications (Cont’d)\nParameter Symbol Comments/Conditions Min Typ Max Units\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 28Performance Characteristics\nThis section provides the performance characteristics of some common functions and designs implemented in \nVirtex-5 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the Switching Characteristics, page 30 . Table 52  shows internal (reg ister-to-register) \nperformance.\nTable  52: Register-to-Register Performance\nDescriptionRegister-to-Register (with I/O Delays)\nUnits Speed Grade\n-3 -2 -1\nBasic Functions\n16:1 Multiplexer 550 500 450 MHz\n32:1 Multiplexer 550 500 450 MHz\n64:1 Multiplexer 511 467 407 MHz9 x 9 Logic Multiplier with 4 pipe stages 468 438 428 MHz\n9 x 9 Logic Multiplier with 5 pipe stages 550 500 428 MHz\n16-bit Adder 550 500 450 MHz32-bit Adder 550 500 447 MHz\n64-bit Adder 423 377 323 MHz\nRegister to LUT to Register 550 500 450 MHz16-bit Counter 550 500 450 MHz\n32-bit Counter 550 500 450 MHz\n64-bit Counter 428 381 333 MHzMemory\nCascaded block RAM (64K) 500 450 400 MHz\nBlock RAM PipelinedSingle-Port 512 x 36 bits 550 500 450 MHz\nSingle-Port 4096 x 4 bits 550 500 450 MHz\nDual-Port A: 4096 x 4 bits and B: 1024 x 18 bits 550 500 450 MHzDistributed RAM\nSingle-Port 16 x 8 550 500 450 MHz\nSingle-Port 32 x 8 550 500 450 MHzSingle-Port 64 x 8 550 500 450 MHz\nDual-Port 16 x 8 MHz\nShift Register Chain16-bit 550 500 450 MHz\n32-bit 550 500 450 MHz\n64-bit 550 500 438 MHz\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 29Dedicated Arithmetic Logic\nDSP48E Quad 12-bit Adder/Subtracter 550 500 450 MHz\nDSP48E Dual 24-bit Adder/Subtracter 550 500 450 MHzDSP48E 48-bit Adder/Subtracter 550 500 450 MHzDSP48E 48-bit Counter 550 500 450 MHz\nDSP48E 48-bit Comparator 550 500 450 MHz\nDSP48E 25 x 18 bit Pipelined Multiplier 550 500 450 MHzDSP48E Direct 4-tap FIR Filter Pipelined 510 458 397 MHz\nDSP48E Systolic n-tap FIR Filter Pipelined 550 500 450 MHz\nNotes: \n1. Device used is the XC5VLX50T - FF1136\nTable  53: Interface Performances\nDescriptionSpeed Grade\n-3 -2 -1\nNetworking Applications\nSFI-4.1 (SDR LVDS Interface)(1) 710 MHz 710 MHz 645 MHz\nSPI-4.2 (DDR LVDS Interface)(2)1.25 Gb/s 1.25 Gb/s 1.0 Gb/s\nMemory InterfacesDDR\n(3) 200 MHz 200 MHz 200 MHz\nDDR2(4)333 MHz 300 MHz 267 MHz\nQDR II SRAM(5) 300 MHz 300 MHz 250 MHz\nRLDRAM II(6) 333 MHz 300 MHz 250 MHz\nNotes: \n1. Performance defined using design implementation described in ap plication note XAPP856: SFI-4.1 16-Channel SDR Interface with Bus \nAlignment \n2. Performance defined using design implementation described in application note XAPP860: 16-Channel, DDR LVDS Interface with Re al-time \nWindow Monitoring\n3. Performance defined using design implementation described in application note XAPP851: DDR SDRAM Controller\n4. Performance defined usin g design implementation described in  application note XA PP858: High-Performance DDR2 SDRAM Interface Data \nCapture\n5. Performance defined using design implementation described in application note XAPP853: QDRII SRAM Interface6. Performance defined using design implementation described in application note XAPP852: Synthesizable RLDRAM II Controller Table  52: Register-to-Register Performance (Cont’d)\nDescriptionRegister-to-Register (with I/O Delays)\nUnits Speed Grade\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 30Switching Characteristics\nAll values represented in this data sheet are based on \nspeed specification version 1.62. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:\nAdvanceThese specifications are based on simulations only and are \ntypically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.\nPreliminaryThese specifications are based on complete ES \n(engineering sample) silicon characterization. Devices and \nspeed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under -reporting delays is greatly \nreduced as compared to Advance data.\nProductionThese specifications are released once enough production \nsilicon of a particular device  family member has been \ncharacterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades. \nAll specifications are always representative of worst-case \nsupply voltage and junction temperature conditions.\nSince individual family members are produced at different \ntimes, the migration from one category to another depends completely on the status of the fabrication process for each device.\nTable 54  correlates the current status of each Virtex-5 \ndevice on a per speed grade basis.\nTesting of Switching Characteristics\nAll devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.For more specific, more precise, and worst-case \nguaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-5 devices.Table  54: Virtex-5 Device Speed Grade Designations\nDeviceSpeed Grade Designations\nAdvance Preliminary Production\nXC5VLX20T -2, -1\nXC5VLX30 -3, -2, -1\nXC5VLX30T -3, -2, -1XC5VLX50 -3, -2, -1XC5VLX50T -3, -2, -1\nXC5VLX85 -3, -2, -1\nXC5VLX85T -3, -2, -1XC5VLX110 -3, -2, -1\nXC5VLX110T -3, -2, -1\nXC5VLX155 -3, -2, -1XC5VLX155T -3, -2, -1\nXC5VLX220 -2, -1\nXC5VLX220T -2, -1XC5VLX330 -2, -1\nXC5VLX330T -2, -1\nXC5VSX35T -3, -2, -1XC5VSX50T -3, -2, -1\nXC5VSX95T -2, -1\nXC5VSX240T -2, -1XC5VTX150T -2, -1\nXC5VTX240T -2, -1\nXC5VFX30T -3, -2, -1XC5VFX70T -3, -2, -1\nXC5VFX100T -3, -2, -1\nXC5VFX130T -3, -2, -1XC5VFX200T -2, -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 31Production Silicon and ISE Software Status\nIn some cases, a particular family member (and speed \ngrade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases. Table 55  lists the production released Virtex-5 family \nmember, speed grade, and the minimum corresponding supported speed specification version and ISE® software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.Table  55: Virtex-5 Device Production Software\nand Speed Specification Release\nDeviceSpeed Grade Designations\n-3 -2 -1\nXC5VLX20T N/A ISE 10.1 SP2 v1.61\nXC5VLX30 ISE 9.2i SP4 v1.58XC5VLX30T ISE 9.2i SP4 v1.58XC5VLX50 ISE 9.2i SP4 v1.58\nXC5VLX50T ISE 9.2i SP4 v1.58\nXC5VLX85 ISE 9.2i SP4 v1.58XC5VLX85T ISE 9.2i SP4 v1.58\nXC5VLX110 ISE 9.2i SP4 v1.58\nXC5VLX110T ISE 9.2i SP4 v1.58XC5VLX155 ISE 10.1 SP2 v1.61\nXC5VLX155T ISE 10.1 SP2 v1.61\nXC5VLX220 N/A ISE 9.2i SP4 v1.58XC5VLX220T N/A ISE 9.2i SP4 v1.58\nXC5VLX330 N/A ISE 9.2i SP4 v1.58\nXC5VLX330T N/A ISE 9.2i SP4 v1.58XC5VSX35T ISE 9.2i SP4 v1.58\nXC5VSX50T ISE 9.2i SP4 v1.58\nXC5VSX95T N/A ISE 9.2i SP4 v1.58XC5VSX240T N/A ISE 10.1 SP3 v1.63\nXC5VTX150T N/A ISE 10.1 SP3 v1.63\nXC5VTX240T N/A ISE 10.1 SP3 v1.63XC5VFX30T ISE 10.1 SP3 v1.63\nXC5VFX70T ISE 10.1 SP3 v1.63\nXC5VFX100T ISE 10.1 SP3 v1.63XC5VFX130T ISE 10.1 SP3 v1.63\nXC5VFX200T N/A ISE 10.1 SP3 v1.63\nNotes: \n1. Blank entries indicate a device and/or speed grade in advance or \npreliminary status.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 32IOB Pad Input/Output/3-State Switching Characteristics\nTable 56  summarizes the values of standard-specific data \ninput delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.\nT\nIOPI is described as the delay from IOB pad through the \ninput buffer to the I-pin of an IOB pad. The delay varies depending on th e capability of the SelectIO input buffer.\nT\nIOOP is described as the delay from the O pin to the IOB \npad through the output buffer of an IOB pad. The delay varies depending on the capability of th e SelectIO output \nbuffer. T\nIOTP is described as the delay from the T pin to the IOB \npad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.\nTable 57  summarizes the value of T\nIOTPHZ . TIOTPHZ  is \ndescribed as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).\n Table  56: IOB Switching Characteristics\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -3 -2 -1 -3 -2 -1\nLVDS_25 0.80 0.90 1.06 1.13 1.29 1.44 1.13 1.29 1.44 ns\nLVDSEXT_25 1.01 1.16 1.30 1.1 7 1.34 1.49 1.17 1.34 1.49 ns\nHT_25 0.80 0.90 1.06 1.10 1. 26 1.40 1.10 1.26 1.40 ns\nBLVDS_25 0.80 0.90 1.06 1.24 1.38 1.58 1.24 1.38 1.58 ns\nRSDS_25 (point to point) 0.80 0.9 0 1.06 1.13 1.29 1.44 1.13 1.29 1.44 ns\nULVDS_25 0.80 0.90 1.06 1.10 1.27 1.41 1.10 1.27 1.41 ns\nPCI33_3 0.62 0.70 0.82 1.85 2.06 2.38 1.85 2.06 2.38 ns\nPCI66_3 0.62 0.70 0.82 1.85 2.06 2.38 1.85 2.06 2.38 ns\nPCI-X 0.62 0.70 0.82 1.40 1.56 1.80 1.40 1.56 1.80 nsGTL 0.76 0.85 1.00 1.47 1.63 1.86 1.47 1.63 1.86 ns\nGTLP 0.76 0.85 1.00 1.51 1. 68 1.93 1.51 1.68 1.93 ns\nHSTL_I 0.76 0.85 1.00 1.42 1.57 1.79 1.42 1.57 1.79 ns\nHSTL_II 0.76 0.85 1.00 1.39 1.53 1.74 1.39 1.53 1.74 ns\nHSTL_III 0.76 0.85 1.00 1.44 1.60 1.85 1.44 1.60 1.85 ns\nHSTL_IV 0.76 0.85 1.00 1.44 1.60 1.83 1.44 1.60 1.83 nsHSTL_I _18 0.76 0.85 1.00 1. 40 1.55 1.77 1.40 1.55 1.77 ns\nHSTL_II _18 0.76 0.85 1.00 1.36 1.51 1.72 1.36 1.51 1.72 ns\nHSTL_III _18 0.76 0.85 1.00 1. 45 1.61 1.85 1.45 1.61 1.85 ns\nHSTL_IV_18 0.76 0.85 1.00 1. 41 1.57 1.81 1.41 1.57 1.81 ns\nSSTL2_I 0.76 0.85 1.00 1.48 1.64 1.87 1.48 1.64 1.87 ns\nSSTL2_II 0.76 0.85 1.00 1.40 1.55 1.76 1.40 1.55 1.76 nsLVTTL, Slow, 2 mA 0.62 0.70 0.82 4.10 4.47 5.01 4.10 4.47 5.01 ns\nLVTTL, Slow, 4 mA 0.62 0.70 0.82 2.87 3.09 3.41 2.87 3.09 3.41 ns\nLVTTL, Slow, 6 mA 0.62 0.70 0.82 2.66 2.91 3.29 2.66 2.91 3.29 nsLVTTL, Slow, 8 mA 0.62 0.70 0.82 2.09 2.30 2.61 2.09 2.30 2.61 nsLVTTL, Slow, 12 mA 0.62 0.70 0. 82 1.94 2.15 2.46 1.94 2.15 2.46 ns\nLVTTL, Slow, 16 mA 0.62 0.70 0. 82 1.84 2.04 2.34 1.84 2.04 2.34 ns\nLVTTL, Slow, 24 mA 0.62 0.70 0. 82 1.87 2.07 2.38 1.87 2.07 2.38 ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 33LVTTL, Fast, 2 mA 0.62 0.70 0.82 3.32 3.61 4.05 3.32 3.61 4.05 ns\nLVTTL, Fast, 4 mA 0.62 0.70 0.82 2.32 2.55 2.90 2.32 2.55 2.90 ns\nLVTTL, Fast, 6 mA 0.62 0.70 0.82 2.10 2.31 2.63 2.10 2.31 2.63 nsLVTTL, Fast, 8 mA 0.62 0.70 0.82 1.65 1.82 2.09 1.65 1.82 2.09 nsLVTTL, Fast, 12 mA 0.62 0.70 0. 82 1.47 1.63 1.89 1.47 1.63 1.89 ns\nLVTTL, Fast, 16 mA 0.62 0.70 0. 82 1.41 1.57 1.81 1.41 1.57 1.81 ns\nLVTTL, Fast, 24 mA 0.62 0.70 0. 82 1.36 1.52 1.74 1.36 1.52 1.74 ns\nLVCMOS33, Slow, 2 mA 0.62 0.70 0.8 2 3.63 3.96 4.44 3.63 3.96 4.44 ns\nLVCMOS33, Slow, 4 mA 0.62 0.70 0.8 2 2.82 3.09 3.49 2.82 3.09 3.49 ns\nLVCMOS33, Slow, 6 mA 0.62 0.70 0.8 2 2.61 2.86 3.24 2.61 2.86 3.24 ns\nLVCMOS33, Slow, 8 mA 0.62 0.70 0.8 2 2.06 2.26 2.57 2.06 2.26 2.57 ns\nLVCMOS33, Slow, 12 mA 0.62 0.70 0. 82 1.95 2.14 2.42 1.95 2.14 2.42 ns\nLVCMOS33, Slow, 16 mA 0.62 0.70 0. 82 1.86 2.04 2.31 1.86 2.04 2.31 ns\nLVCMOS33, Slow, 24 mA 0.62 0.70 0. 82 1.87 2.07 2.35 1.87 2.07 2.35 ns\nLVCMOS33, Fast, 2 mA 0.62 0.70 0.82 2.94 3.20 3.59 2.94 3.20 3.59 ns\nLVCMOS33, Fast, 4 mA 0.62 0.70 0.82 2.27 2.50 2.84 2.27 2.50 2.84 nsLVCMOS33, Fast, 6 mA 0.62 0.70 0.82 2.06 2.27 2.59 2.06 2.27 2.59 ns\nLVCMOS33, Fast, 8 mA 0.62 0.70 0.82 1.61 1.79 2.05 1.61 1.79 2.05 ns\nLVCMOS33, Fast, 12 mA 0.62 0.70 0. 82 1.45 1.61 1.86 1.45 1.61 1.86 ns\nLVCMOS33, Fast, 16 mA 0.62 0.70 0. 82 1.40 1.56 1.80 1.40 1.56 1.80 ns\nLVCMOS33, Fast, 24 mA 0.62 0.70 0. 82 1.35 1.51 1.74 1.35 1.51 1.74 ns\nLVCMOS25, Slow, 2 mA 0.61 0.70 0.8 2 3.67 3.97 4.42 3.67 3.97 4.42 ns\nLVCMOS25, Slow, 4 mA 0.61 0.70 0.8 2 2.37 2.60 2.94 2.37 2.60 2.94 ns\nLVCMOS25, Slow, 6 mA 0.61 0.70 0.8 2 2.19 2.41 2.74 2.19 2.41 2.74 ns\nLVCMOS25, Slow, 8 mA 0.61 0.70 0.8 2 2.05 2.26 2.56 2.05 2.26 2.56 ns\nLVCMOS25, Slow, 12 mA 0.61 0.70 0. 82 2.10 2.31 2.63 2.10 2.31 2.63 ns\nLVCMOS25, Slow, 16 mA 0.61 0.70 0. 82 1.84 2.02 2.30 1.84 2.02 2.30 ns\nLVCMOS25, Slow, 24 mA 0.61 0.70 0. 82 1.83 2.04 2.34 1.83 2.04 2.34 ns\nLVCMOS25, Fast, 2 mA 0.61 0.70 0.82 3.14 3.41 3.82 3.14 3.41 3.82 ns\nLVCMOS25, Fast, 4 mA 0.61 0.70 0.82 1.89 2.08 2.37 1.89 2.08 2.37 ns\nLVCMOS25, Fast, 6 mA 0.61 0.70 0.82 1.74 1.92 2.20 1.74 1.92 2.20 nsLVCMOS25, Fast, 8 mA 0.61 0.70 0.82 1.66 1.83 2.09 1.66 1.83 2.09 ns\nLVCMOS25, Fast, 12 mA 0.61 0.70 0. 82 1.52 1.69 1.94 1.52 1.69 1.94 ns\nLVCMOS25, Fast, 16 mA 0.61 0.70 0. 82 1.43 1.60 1.85 1.43 1.60 1.85 ns\nLVCMOS25, Fast, 24 mA 0.61 0.70 0. 82 1.40 1.54 1.76 1.40 1.54 1.76 nsTable  56: IOB Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -3 -2 -1 -3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 34LVCMOS18, Slow, 2 mA 0.67 0.76 0.8 9 4.20 4.56 5.09 4.20 4.56 5.09 ns\nLVCMOS18, Slow, 4 mA 0.67 0.76 0.8 9 3.03 3.32 3.75 3.03 3.32 3.75 ns\nLVCMOS18, Slow, 6 mA 0.67 0.76 0.8 9 2.37 2.61 2.97 2.37 2.61 2.97 ns\nLVCMOS18, Slow, 8 mA 0.67 0.76 0.8 9 2.15 2.37 2.69 2.15 2.37 2.69 ns\nLVCMOS18, Slow, 12 mA 0.67 0.76 0. 89 1.95 2.16 2.47 1.95 2.16 2.47 ns\nLVCMOS18, Slow, 16 mA 0.67 0.76 0. 89 1.93 2.14 2.45 1.93 2.14 2.45 ns\nLVCMOS18, Fast, 2 mA 0.67 0.76 0.89 3.41 3.71 4.16 3.41 3.71 4.16 nsLVCMOS18, Fast, 4 mA 0.67 0.76 0.89 2.36 2.61 2.98 2.36 2.61 2.98 ns\nLVCMOS18, Fast, 6 mA 0.67 0.76 0.89 1.87 2.06 2.35 1.87 2.06 2.35 ns\nLVCMOS18, Fast, 8 mA 0.67 0.76 0.89 1.69 1.87 2.13 1.69 1.87 2.13 nsLVCMOS18, Fast, 12 mA 0.67 0.76 0. 89 1.51 1.68 1.93 1.51 1.68 1.93 ns\nLVCMOS18, Fast, 16 mA 0.67 0.76 0. 89 1.44 1.61 1.86 1.44 1.61 1.86 ns\nLVCMOS15, Slow, 2 mA 0.73 0.83 0.9 8 3.50 3.84 4.34 3.50 3.84 4.34 ns\nLVCMOS15, Slow, 4 mA 0.73 0.83 0.9 8 2.17 2.40 2.74 2.17 2.40 2.74 ns\nLVCMOS15, Slow, 6 mA 0.73 0.83 0.9 8 1.99 2.20 2.52 1.99 2.20 2.52 ns\nLVCMOS15, Slow, 8 mA 0.73 0.83 0.9 8 1.91 2.12 2.43 1.91 2.12 2.43 ns\nLVCMOS15, Slow, 12 mA 0.73 0.83 0. 98 1.74 1.95 2.25 1.74 1.95 2.25 ns\nLVCMOS15, Slow, 16 mA 0.73 0.83 0. 98 1.71 1.91 2.20 1.71 1.91 2.20 ns\nLVCMOS15, Fast, 2 mA 0.73 0.83 0.98 2.80 3.07 3.48 2.80 3.07 3.48 nsLVCMOS15, Fast, 4 mA 0.73 0.83 0.98 1.76 1.95 2.23 1.76 1.95 2.23 ns\nLVCMOS15, Fast, 6 mA 0.73 0.83 0.98 1.62 1.80 2.06 1.62 1.80 2.06 ns\nLVCMOS15, Fast, 8 mA 0.73 0.83 0.98 1.57 1.74 2.00 1.57 1.74 2.00 nsLVCMOS15, Fast, 12 mA 0.73 0.83 0. 98 1.43 1.60 1.86 1.43 1.60 1.86 ns\nLVCMOS15, Fast, 16 mA 0.73 0.83 0. 98 1.37 1.53 1.77 1.37 1.53 1.77 ns\nLVCMOS12, Slow, 2 mA 0.84 0.96 1.1 4 3.58 3.98 4.58 3.58 3.98 4.58 ns\nLVCMOS12, Slow, 4 mA 0.84 0.96 1.1 4 2.10 2.33 2.66 2.10 2.33 2.66 ns\nLVCMOS12, Slow, 6 mA 0.84 0.96 1.1 4 2.00 2.18 2.45 2.00 2.18 2.45 ns\nLVCMOS12, Slow, 8 mA 0.84 0.96 1.1 4 1.91 2.14 2.48 1.91 2.14 2.48 ns\nLVCMOS12, Fast, 2 mA 0.84 0.96 1.14 3.05 3.38 3.87 3.05 3.38 3.87 ns\nLVCMOS12, Fast, 4 mA 0.84 0.96 1.14 1.71 1.91 2.20 1.71 1.91 2.20 ns\nLVCMOS12, Fast, 6 mA 0.84 0.96 1.14 1.58 1.78 2.08 1.58 1.78 2.08 nsLVCMOS12, Fast, 8 mA 0.84 0.96 1.14 1.52 1.70 1.97 1.52 1.70 1.97 ns\nLVDCI_33 0.62 0.70 0.82 1.50 1.66 1.90 1.50 1.66 1.90 ns\nLVDCI_25 0.61 0.70 0.82 1.55 1.71 1.93 1.55 1.71 1.93 ns\nLVDCI_18 0.67 0.76 0.89 1.65 1.78 1.99 1.65 1.78 1.99 ns\nLVDCI_15 0.73 0.83 0.98 1.58 1.75 2.02 1.58 1.75 2.02 nsTable  56: IOB Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -3 -2 -1 -3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 35LVDCI_DV2_25 0.61 0.70 0.82 1.36 1.51 1.74 1.36 1.51 1.74 ns\nLVDCI_DV2_18 0.67 0.76 0.89 1.43 1.60 1.85 1.43 1.60 1.85 ns\nLVDCI_DV2_15 0.73 0.83 0.98 1.48 1.65 1.91 1.48 1.65 1.91 nsGTL_DCI 0.76 0.85 1.00 1.36 1.47 1.65 1.36 1.47 1.65 ns\nGTLP_DCI 0.76 0.85 1.00 1.37 1.52 1.76 1.37 1.52 1.76 ns\nLVPECL_25 0.80 0.90 1.06 1.28 1.42 1.62 1.28 1.42 1.62 ns\nHSTL_I_12 0.76 0.85 1.00 1.45 1.61 1.85 1.45 1.61 1.85 ns\nHSTL_I_DCI 0.76 0.85 1.00 1. 41 1.56 1.77 1.41 1.56 1.77 ns\nHSTL_II_DCI 0.76 0.85 1.00 1. 34 1.48 1.69 1.34 1.48 1.69 ns\nHSTL_II_T_DCI 0.76 0.85 1.00 1. 41 1.56 1.77 1.41 1.56 1.77 ns\nHSTL_III_DCI 0.76 0.85 1.00 1. 57 1.72 1.95 1.57 1.72 1.95 ns\nHSTL_IV_DCI 0.76 0.85 1.00 1. 34 1.46 1.64 1.34 1.46 1.64 ns\nHSTL_I_DCI_18 0.76 0.85 1.00 1.36 1.50 1.70 1.36 1.50 1.70 nsHSTL_II_DCI_18 0.76 0.85 1.00 1. 30 1.43 1.64 1.30 1.43 1.64 ns\nHSTL_II _T_DCI_18 0.76 0.85 1.0 0 1.36 1.50 1.70 1.36 1.50 1.70 ns\nHSTL_III_DCI_18 0.76 0.85 1.00 1 .55 1.69 1.91 1.55 1.69 1.91 ns\nHSTL_IV_DCI_18 0.76 0.85 1.00 1.31 1.44 1.62 1.31 1.44 1.62 ns\nDIFF_HSTL_I_18 0.80 0.90 1.06 1.40 1.55 1.77 1.40 1.55 1.77 ns\nDIFF_HSTL_I_DCI_18 0.80 0.90 1.0 6 1.36 1.50 1.70 1.36 1.50 1.70 ns\nDIFF_HSTL_I 0.80 0.90 1.06 1. 42 1.57 1.79 1.42 1.57 1.79 ns\nDIFF_HSTL_I_DCI 0.80 0.90 1.06 1.41 1.56 1.77 1.41 1.56 1.77 ns\nDIFF_HSTL_II_18 0.80 0.90 1.06 1.36 1.51 1.72 1.36 1.51 1.72 ns\nDIFF_HSTL_II_DCI_18 0.80 0.90 1.06 1.30 1.43 1.64 1.30 1.43 1.64 ns\nDIFF_HSTL_II 0.80 0.90 1.06 1.39 1.53 1.74 1.39 1.53 1.74 ns\nDIFF_HSTL_II_DCI 0.80 0.90 1.06 1.34 1.48 1.69 1.34 1.48 1.69 ns\nSSTL2_I_DCI 0.76 0.85 1.00 1. 42 1.56 1.78 1.42 1.56 1.78 ns\nSSTL2_II_DCI 0.76 0.85 1.00 1. 34 1.48 1.70 1.34 1.48 1.70 ns\nSSTL2_II_T_DCI 0.76 0.85 1.00 1. 42 1.56 1.78 1.42 1.56 1.78 ns\nSSTL18_I 0.76 0.85 1.00 1.46 1.61 1.84 1.46 1.61 1.84 ns\nSSTL18_II 0.76 0.85 1.00 1.39 1.53 1.75 1.39 1.53 1.75 ns\nSSTL18_I_DCI 0.76 0.85 1.00 1. 39 1.53 1.74 1.39 1.53 1.74 ns\nSSTL18_II_DCI 0.76 0.85 1.00 1. 30 1.44 1.64 1.30 1.44 1.64 ns\nSSTL18_II_T_DCI 0.76 0.85 1.00 1.39 1.53 1.74 1.39 1.53 1.74 nsTable  56: IOB Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -3 -2 -1 -3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 36DIFF_SSTL2_I 0.80 0.90 1.06 1. 48 1.64 1.87 1.48 1.64 1.87 ns\nDIFF_SSTL2_I_DCI 0.80 0.90 1.06 1.42 1.56 1. 78 1.42 1.56 1.78 ns\nDIFF_SSTL18_I 0.80 0.90 1.06 1.46 1.61 1.84 1.46 1.61 1.84 nsDIFF_SSTL18_I_DCI 0.80 0.90 1.06 1.39 1.53 1.74 1.39 1.53 1.74 ns\nDIFF_SSTL2_II 0.80 0.90 1.06 1.40 1.55 1.76 1.40 1.55 1.76 ns\nDIFF_SSTL2_II_DCI 0.80 0.90 1.06 1.34 1.48 1.70 1.34 1.48 1.70 ns\nDIFF_SSTL18_II 0.80 0.90 1.06 1. 39 1.53 1.75 1.39 1.53 1.75 ns\nDIFF_SSTL18_II_DCI 0. 80 0.90 1.06 1.30 1.44 1.64 1.30 1.44 1.64 ns\nTable  57: IOB 3-state ON Output Switching Characteristics (TIOTPHZ )\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nTIOTPHZ T input to Pad high-impedance 0.88 1.01 1.12 nsTable  56: IOB Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -3 -2 -1 -3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 37I/O Standard Adjustment Measurement Methodology\nInput Delay Measurements\nTable 58  shows the test setup parameters used for measuring input delay.\nTable  58: Input Delay Measurement Methodology\nDescription I/O Standard Attribute VL(1,2)VH(1,2)VMEAS(1,4,5)VREF(1,3,5)\nLVTTL (Low-Voltage Transistor-Transistor Logic) LVTTL 0 3.0 1.4 –\nLVCMOS (Low-Voltage CMOS), 3.3V LVCMOS33 0 3.3 1.65 –\nLVCMOS, 2.5V LVCMOS25 0 2.5 1.25 –LVCMOS, 1.8V LVCMOS18 0 1.8 0.9 –\nLVCMOS, 1.5V LVCMOS15 0 1.5 0.75 –\nLVCMOS, 1.2V LVCMOS12 0 1.2 0.6 –PCI (Peripheral Component Interconnect), \n33 MHz, 3.3VPCI33_3 Per PCI™ Specification –\nPCI, 66 MHz, 3.3V PCI66_3 Per PCI Specification –\nPCI-X, 133 MHz, 3.3V PCIX Per PCI-X™ Specification –\nGTL (Gunning Transceiver Logic) GTL V\nREF–0 . 2 VREF+0 . 2 VREF 0.80\nGTL Plus GTLP VREF–0 . 2 VREF+0 . 2 VREF 1.0\nHSTL (High-Speed Transceiver Logic), \nClass I & IIHSTL_I, HSTL_II VREF–0 . 5 VREF+0 . 5 VREF 0.75\nHSTL, Class III & IV HSTL_III, HSTL_IV VREF–0 . 5 VREF+0 . 5 VREF 0.90\nHSTL, Class I & II, 1.8V HSTL_I_18, HSTL_II_18 VREF–0 . 5 VREF+0 . 5 VREF 0.90\nHSTL, Class III & IV, 1.8V HSTL_III_18, HSTL_IV_18 VREF–0 . 5 VREF+0 . 5 VREF 1.08\nSSTL (Stub Terminated Transceiver Logic), \nClass I & II, 3.3VSSTL3_I, SSTL3_II VREF–1 . 0 0 VREF+1 . 0 0 VREF 1.5\nSSTL, Class I & II, 2.5V SSTL2_I, SSTL2_II VREF–0 . 7 5 VREF+0 . 7 5 VREF 1.25\nSSTL, Class I & II, 1.8V SSTL18_I, SSTL18_II VREF–0 . 5 VREF+0 . 5 VREF 0.90\nAGP-2X/AGP (Accelerated Graphics Port) AGP VREF–( 0 . 2x VCCO)VREF+( 0 . 2x VCCO)VREF AGP Spec\nLVDS (Low-Voltage Differential Signal ing), 2.5V LVDS_25 1.2 – 0.125 1.2 + 0.125 0(6)\nLVDSEXT (LVDS Extended Mode), 2.5V LVDSEXT_25 1.2 – 0.125 1.2 + 0.125 0(6)\nLDT (HyperTransport), 2.5V LDT_25 0.6 – 0.125 0.6 + 0.125 0(6)\nLVPECL (Low-Voltage Positive Emitter-Coupled \nLogic), 2.5VLVPECL_25 1.15 – 0.3 1.15 – 0.3 0(6)\nNotes: \n1. The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay  \nmeasurement methodology parameters for HSLVDCI are the same as fo r HSTL_II standards of the same voltage. Parameters for all ot her DCI \nstandards are the same for the corresponding non-DCI standards.\n2. Input waveform switches between VLand VH.\n3. Measurements are made at typical, minimum, and maximum VREF values. Reported delays reflect wors t case of these measurements. VREF values \nlisted are typical.\n4. Input voltage level from which measurement starts. \n5. This is an input voltage reference that bears no relation to the VREF / VMEAS parameters found in IBIS models and/or noted in Figure 11 .\n6. The value given is the differential input voltage.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 38Output Delay Measurements\nOutput delays are measured using a Tektronix P6245 \nTDS500/600 probe (< 1 pF) across approximately 4” of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4” trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 11  and Figure 12 .\nMeasurements and test conditions are reflected in the IBIS \nmodels except where the IBIS format precludes it. Parameters V\nREF, RREF, CREF, and VMEAS  fully describe \nthe test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:\n1. Simulate the output driver of choice into the generalized \ntest setup, using values from Table 59 .\n2. Record the time to V\nMEAS .\n3. Simulate the output driver of choice into the actual PCB \ntrace and load, using the appropriate IBIS model or capacitance value to represent the load.\n4. Record the time to V\nMEAS .\n5. Compare the results of steps 2 and 4. The increase or \ndecrease in delay yields the actual propagation delay of the PCB trace.X-Ref Target - Figure 11\nFigure 11: Single Ended Test SetupVREF\nRREF\nVMEA S\n(voltage level when t aking \ndelay me asurement)\nCREF \n(probe capacitance)FPGA O utput\nDS202_06_11160 8X-Ref Target - Figure 12\nFigure 12: Differential Test SetupRREF VMEAS+\n–CREFFPGA Output\nds202_12_042808\nTable  59: Output Delay Measurement Methodology\nDescriptionI/O Standard\nAttributeRREF \n(Ω)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nLVTTL (Low-Voltage Transistor-Transistor Logic) LVTTL (all) 1M 0 1.4 0\nLVCMOS (Low-Voltage CMOS), 3.3V LVCMOS33 1M 0 1.65 0LVCMOS, 2.5V LVCMOS25 1M 0 1.25 0\nLVCMOS, 1.8V LVCMOS18 1M 0 0.9 0\nLVCMOS, 1.5V LVCMOS15 1M 0 0.75 0LVCMOS, 1.2V LVCMOS12 1M 0 0.6 0\nPCI (Peripheral Component Interface), 33 MHz, 3.3VPCI33_3 (rising edge) 25 10\n(2)0.94 0\nPCI33_3 (falling edge) 25 10(2) 2.03 3.3\nPCI, 66 MHz, 3.3VPCI66_3 (rising edge) 25 10(2)0.94 0\nPCI66_3 (falling edge) 25 10(2)2.03 3.3\nPCI-X, 133 MHz, 3.3VPCIX (rising edge) 25 10(3) 0.94\nPCIX (falling edge 25 10(3) 2.03 3.3\nGTL (Gunning Transceiver Logic) GTL 25 0 0.8 1.2\nGTL Plus GTLP 25 0 1.0 1.5\nHSTL (High-Speed Transceiver Logic), Class I HSTL_I 50 0 VREF 0.75\nHSTL, Class II HSTL_II 25 0 VREF 0.75\nHSTL, Class III HSTL_III 50 0 0.9 1.5\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 39HSTL, Class IV HSTL_IV 25 0 0.9 1.5\nHSTL, Class I, 1.8V HSTL_I_18 50 0 VREF 0.9\nHSTL, Class II, 1.8V HSTL_II_18 25 0 VREF 0.9\nHSTL, Class III, 1.8V HSTL_III_18 50 0 1.1 1.8\nHSTL, Class IV, 1.8V HSTL_IV_18 25 0 1.1 1.8\nSSTL (Stub Series Terminated Logic), Class I, 1.8V SSTL18_I 50 0 VREF 0.9\nSSTL, Class II, 1.8V SSTL18_II 25 0 VREF 0.9\nSSTL, Class I, 2.5V SSTL2_I 50 0 VREF 1.25\nSSTL, Class II, 2.5V SSTL2_II 25 0 VREF 1.25\nLVDS (Low-Voltage Differential Signaling), 2.5V LVDS_25 100 0 0(4)1.2\nLVDSEXT (LVDS Extended Mode), 2.5V LVDS_25 100 0 0(4) 1.2\nBLVDS (Bus LVDS), 2.5V BLVDS_25 100 0 0(4) 0\nLDT (HyperTransport), 2.5V LDT_25 100 0 0(4)0.6\nLVPECL (Low-Voltage Positi ve Emitter-Coupled Logic), \n2.5VLVPECL_25 100 0 0(4) 0\nLVDCI/HSLVDCI \n(Low-Voltage Digitally Controlled Impedance), 3.3VLVDCI_33, HSLVDCI_33 1M 0 1.65 0\nLVDCI/HSLVDCI, 2.5V LVDCI_25, HSLVDCI_25 1M 0 1.25 0\nLVDCI/HSLVDCI, 1.8V LVDCI_18, HSLVDCI_18 1M 0 0.9 0\nLVDCI/HSLVDCI, 1.5V LVDCI_15, HSLVDCI_15 1M 0 0.75 0\nHSTL (High-Speed Transceiver Logic), Class I & II, with DCI HSTL_I_DCI, HSTL_II_DCI 50 0 VREF 0.75\nHSTL, Class III & IV, with DCI HSTL_III_DCI, HSTL_IV_DCI 50 0 0.9 1.5\nHSTL, Class I & II, 1.8V, with DCI HSTL_I_DCI_18, HSTL_II_DCI_18 50 0 VREF 0.9\nHSTL, Class III & IV, 1.8V, with DCI HSTL_III_DCI_18, \nHSTL_IV_DCI_1850 0 1.1 1.8\nSSTL (Stub Series Termi.Logic), Class I & II, 1.8V, with DCI SSTL18_I_DCI, SSTL18_II_DCI 50 0 VREF 0.9\nSSTL, Class I & II, 2.5V, with DCI SSTL2_I_DCI, SSTL2_II_DCI 50 0 VREF 1.25\nGTL (Gunning Transceiver Logic) with DCI GTL_DCI 50 0 0.8 1.2\nGTL Plus with DCI GTLP_DCI 50 0 1.0 1.5\nNotes: \n1. CREF is the capacitance of the probe, nominally 0 pF .\n2. Per PCI specifications.\n3. Per PCI-X specifications.4. The value given is the differential input voltage.Table  59: Output Delay Measurement Methodology (Cont’d)\nDescriptionI/O Standard\nAttributeRREF \n(Ω)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 40Input/Output Logic Switching Characteristics\n Table  60: ILOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nSetup/Hold\nTICE1CK /TICKCE1 CE1 pin Setup/Hold with respect to CLK 0.43\n–0.240.49\n–0.240.59\n–0.24ns\nTISRCK /TICKSR SR/REV pin Setup/Hold with respect to CLK 0.85\n–0.201.00\n–0.201.22\n–0.20ns\nTIDOCK /TIOCKD D pin Setup/Hold with respect to CLK without Delay 0.34\n–0.120.37\n–0.120.39\n–0.12ns\nTIDOCKD /TIOCKDD DDLY pin Setup/Hold with respec t to CLK (using IODELAY) 0.31\n–0.090.33\n–0.090.36\n–0.08ns\nCombinatorial\nTIDI D pin to O pin propagation delay, no Delay 0.24 0.26 0.30 ns\nTIDID DDLY pin to O pin propagation delay (using IODELAY) 0.20 0.22 0.26 ns\nSequential Delays\nTIDLO D pin to Q1 pin using flip-flop as a latch without Delay 0.44 0.50 0.58 ns\nTIDLOD DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY) 0.41 0.46 0.55 ns\nTICKQ CLK to Q outputs 0.47 0.52 0.60 ns\nTRQ SR/REV pin to OQ/TQ out 1.12 1.28 1.53 ns\nTGSRQ Global Set/Reset to Q outputs 7.30 7.30 10.10 ns\nSet/Reset\nTRPW Minimum Pulse Width, SR/REV inputs 0.78 0.95 1.20 ns, Min\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 41Table  61: OLOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nSetup/Hold\nTODCK /TOCKD D1/D2 pins Setup/Hold with respect to CLK 0.30\n–0.210.36\n–0.210.44\n–0.21ns\nTOOCECK /TOCKOCE OCE pin Setup/Hold with respect to CLK 0.16\n–0.070.19\n–0.070.23\n–0.07ns\nTOSRCK /TOCKSR SR/REV pin Setup/Hold with respect to CLK 0.93\n–0.201.02\n–0.201.16\n–0.20ns\nTOTCK /TOCKT T1/T2 pins Setup/Hold with respect to CLK 0.28\n–0.180.34\n–0.180.41\n–0.18ns\nTOTCECK /TOCKTCE TCE pin Setup/Hold with respect to CLK 0.20\n–0.060.23\n–0.060.29 \n–0.06ns\nCombinatorial\nTDOQ D1 to OQ out or T1 to TQ out 0.62 0.70 0.83 ns\nSequential DelaysT\nOCKQ CLK to OQ/TQ out 0.61 0.62 0.62 ns\nTRQ SR/REV pin to OQ/TQ out 1.63 1.89  2.27 ns\nTGSRQ Global Set/Reset to Q outputs 7.30 7.30 10.10 ns\nSet/Reset\nTRPW Minimum Pulse Width, SR/REV inputs 0.80 0.98 1.25 ns, Min\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 42Input Serializer/Deserializer Switching Characteristics\n Table  62: ISERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nSetup/Hold for Control Lines\nTISCCK_BITSLIP / TISCKC_BITSLIP BITSLIP pin Setup/Hold with respect to CLKDIV 0.10\n0.000.11\n0.000.12\n0.00ns\nTISCCK_CE  / TISCKC_CE(2)CE pin Setup/Hold with respect to CLK (for CE1) 0.43\n–0.240.49\n–0.240.59\n–0.24ns\nTISCCK_CE2  / TISCKC_CE2(2) CE pin Setup/Hold with respect to CLKDIV (for CE2) 0.03\n0.110.04\n0.130.06\n0.15ns\nSetup/Hold for Data Lines\nTISDCK_D /TISCKD_D D pin Setup/Hold with respect to CLK 0.34\n–0.120.37\n–0.120.39\n–0.12ns\nTISDCK_DDLY /TISCKD_DDL Y DDL Y pin Setup/Hold with respect to CLK (using \nIODELAY)0.31\n–0.090.33\n–0.090.36\n–0.08ns\nTISDCK_DDR /TISCKD_DDR D pin Setup/Hold with respect to CLK at DDR mode 0.34\n–0.120.37\n–0.120.39\n–0.12ns\nTISDCK_DDL Y_DDR \nTISCKD_DDL Y_DDRD pin Setup/Hold with respect to CLK at DDR mode \n(using IODELAY)0.31\n–0.090.33\n–0.090.36\n–0.08ns\nSequential Delays\nTISCKO_Q CLKDIV to out at Q pin 0.46 0.51 0.60 ns\nPropagation Delays\nTISDO_DO D input to DO output pin 0.20 0.22 0.26 ns\nNotes: \n1. Recorded at 0 tap value.\n2. TISCCK_CE2  and TISCKC_CE2  are reported as TISCCK_CE /TISCKC_CE  in TRACE report.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 43Output Serializer/Deserializ er Switching Characteristics\nTable  63: OSERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nSetup/Hold \nTOSDCK_D /TOSCKD_D D input Setup/Hold with respect to CLKDIV 0.21\n–0.020.24\n–0.020.30\n–0.02ns\nTOSDCK_T /TOSCKD_T(1)T input Setup/Hold with respect to CLK 0.28\n–0.180.34\n–0.180.41\n–0.18ns\nTOSDCK_T2 /TOSCKD_T2(1) T input Setup/Hold with respect to CLKDIV 0.21\n–0.030.24\n–0.030.28\n–0.03ns\nTOSCCK_OCE /TOSCKC_OCE OCE input Setup/Hold with respect to CLK 0.16\n–0.070.19\n–0.07 0.23\n–0.07ns\nTOSCCK_S SR (Reset) input Setup with re spect to CLKDIV 0.52 0.58 0.70 ns\nTOSCCK_TCE /TOSCKC_TCE TCE input Setup/Hold with respect to CLK 0.20\n–0.060.23\n–0.060.29\n–0.06ns\nSequential Delays\nTOSCKO_OQ Clock to out from CLK to OQ 0.59 0.60 0.61 ns\nTOSCKO_TQ Clock to out from CLK to TQ 0.61 0.62 0.62 ns\nCombinatorial\nTOSDO_TTQ T input to TQ Out 0.62 0.70 0.83 ns\nTOSCO_OQ Asynchronous Reset to OQ 1.57 1.82 2.19 ns\nTOSCO_TQ Asynchronous Reset to TQ 1.63 1.89 2.27 ns\nNotes: \n1. TOSDCK_T2  and TOSCKD_T2  are reported as TOSDCK_T /TOSCKD_T  in TRACE report.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 44Input/Output Delay Swit ching Characteristics\nCLB Switching CharacteristicsTable  64: Input/Output Delay Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nIDELAYCTRL\nTIDELAYCTRLCO_RDY Reset to Ready for IDELAYCTRL 3.00 3.00 3.00 µs\nFIDELAYCTRL_REF REFCLK frequency 200.00 200.00 200.00 MHz\nIDELAYCTRL_REF_PRECISION REFCLK precision ±10 ±10 ±10 MHz\nTIDELAYCTRL_RPW Minimum Reset pulse width 50.00 50.00 50.00 ns\nIODELAY\nTIDELAYRESOLUTION IODELAY Chain Delay Resolution 1/(64 x FREFx1 e6)(1) ps\nTIDELAYPAT_JITPattern dependent period jitter in delay chain \nfor clock pattern000 N o t e 2\nPattern dependent period jitter in delay chain \nfor random data pattern (PRBS 23)±5 ±5 ±5 Note 2\nTIODELAY_CLK_MAX Maximum frequency of CLK input to IODELAY 300 250 250 MHz\nTIODCCK_CE / TIODCKC_CE CE pin Setup/Hold with respect to CK 0.29\n–0.060.34\n–0.06 0.42\n–0.06ns\nTIODCK_INC / TIODCKC_INC INC pin Setup/Hold with respect to CK 0.18\n0.020.20\n0.040.24\n0.06ns\nTIODCK_RST / TIODCKC_RST RST pin Setup/Hold with respect to CK 0.25\n–0.120.28\n–0.12 0.33\n–0.12ns\nTIODDO_T TSCONTROL delay to MUXE/MUXF switching \nand through IODELAYNote 3 Note 3 Note 3\nTIODDO_IDATAIN Propagation delay through IODELAY Note 3 Note 3 Note 3\nTIODDO_ODATAIN Propagation delay through IODELAY Note 3 Note 3 Note 3\nNotes: \n1. Average Tap Delay at 200 MHz = 78 ps.\n2. Units in ps, peak-to-peak per tap, in High Performance mode.\n3. Delay depends on IODELAY tap setting. See TRACE  report for actual values.\nTable  65: CLB Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nCombinatorial Delays\nTILO An – Dn LUT address to A 0.08 0.09 0.10 ns, Max\nAn – Dn LUT address to AMUX/CMUX 0.20 0.22 0.25 ns, Max\nAn – Dn LUT address to BMUX_A 0.31 0.35 0.40 ns, Max\nTITO An – Dn inputs to A – D Q outputs 0.67 0.77 0.90 ns, Max\nTAXA AX inputs to AMUX output 0.39 0.44 0.53 ns, Max\nTAXB AX inputs to BMUX output 0.46 0.52 0.61 ns, Max\nTAXC AX inputs to CMUX output 0.31 0.36 0.42 ns, Max\nTAXD AX inputs to DMUX output 0.55 0.62 0.73 ns, Max\nTBXB BX inputs to BMUX output 0.36 0.41 0.48 ns, Max\nTBXD BX inputs to DMUX output 0.45 0.51 0.59 ns, Max\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 45TCXB CX inputs to CMUX output 0.33 0.36 0.42 ns, Max\nTCXD CX inputs to DMUX output 0.37 0.42 0.49 ns, Max\nTDXD DX inputs to DMUX output 0.38 0.42 0.49 ns, Max\nTOPCYA An input to COUT out put 0.43 0.50 0.59 ns, Max\nTOPCYB Bn input to COUT out put 0.39 0.44 0.51 ns, Max\nTOPCYC Cn input to COUT output 0.33 0.37 0.43 ns, Max\nTOPCYD Dn input to COUT output 0.30 0.34 0.40 ns, Max\nTAXCY AX input to COUT output 0.36 0.42 0.50 ns, Max\nTBXCY BX input to COUT output 0.26 0.30 0.37 ns, Max\nTCXCY CX input to COUT outp ut 0.20 0.22 0.26 ns, Max\nTDXCY DX input to COUT outp ut 0.20 0.22 0.26 ns, Max\nTBYP CIN input to COUT output 0.09 0.10 0.11 ns, Max\nTCINA CIN input to AMUX output 0.24 0.27 0.31 ns, Max\nTCINB CIN input to BMUX output 0.27 0.30 0.35 ns, Max\nTCINC CIN input to CMUX output 0.29 0.32 0.36 ns, Max\nTCIND CIN input to DMUX output 0.31 0.35 0.41 ns, Max\nSequential Delays\nTCKO Clock to AQ – DQ outputs 0.35 0.40 0.47 ns, Max\nSetup and Hold Times of CLB Fl ip-Flops Before/After Clock CLK\nTDICK/TCKDI AX – DX input to CLK on A – D Flip Flops 0.36\n0.190.41\n0.210.49\n0.24ns, Min\nTRCK DX input to CLK when used as REV 0.37 0.42 0.51 ns, Min\nTCECK /TCKCE CE input to CLK on A – D Flip Flops 0.18\n–0.040.20\n–0.040.23\n–0.04ns, Min\nTSRCK /TCKSR SR input to CLK on A – D Flip Flops 0.41\n–0.190.49\n–0.190.59\n–0.19ns, Min\nTCINCK /TCKCIN CIN input to CLK on A – D Flip Flops 0.14\n0.140.16\n0.160.18\n0.19ns, Min\nSet/Reset\nTSRMIN SR input minimum pulse width 0.90 0.90 0.90 ns, Min\nTRQ Delay from SR or REV input to AQ – DQ flip-flops 0.74 0.86 1.03 ns, Max\nTCEO Delay from CE input to AQ – DQ flip-flops 0.46 0.52 0.63 ns, Max\nFTOG Toggle frequency (for export control) 1412 1265 1098 MHz\nNotes:  \n1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case” , but if a “0” is \nlisted, there is no positive hold time.\n2. These items are of interest for Carry Chain applications.Table  65: CLB Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 46CLB Distributed RAM Switching Characteristics (SLICEM Only)\nCLB Shift Register Switching Characteristics (SLICEM Only)Table  66: CLB Distributed RAM Swit ching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nSequential Delays\nTSHCKO Clock to A – B outputs 1.08 1.26 1.54 ns, Max\nTSHCKO_1 Clock to AMUX – BMUX outputs 1.19 1.38 1.68 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTDS/TDH A – D inputs to CLK 0.72\n0.200.84\n0.221.03\n0.26ns, Min\nTAS/TAH Address An inputs to clock 0.41\n0.200.46\n0.220.54\n0.27ns, Min\nTWS/TWH WE input to clock 0.34\n–0.060.39\n–0.040.46\n–0.02ns, Min\nTCECK /TCKCE CE input to CLK 0.36\n–0.080.42\n–0.070.51\n–0.06ns, Min\nClock CLK\nTMPW Minimum pulse width 0.70 0.82 1.00 ns, Min\nTMCP Minimum clock period 1.40 1.64 2.00 ns, Min\nNotes: \n1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case” , but if a “0” is \nlisted, there is no positive hold time.\n2. TSHCKO also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.\nTable  67: CLB Shift Register Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nSequential Delays\nTREG Clock to A – D outputs 1.23 1.43 1.73 ns, \nMax\nTREG_MUX Clock to AMUX – DMUX output 1.33 1.55 1.87 ns, \nMax\nTREG_M31 Clock to DMUX output via M31 output 0.99 1.15 1.38 ns, \nMax\nSetup and Hold Times Before/After Clock CLK\nTWS/TWH WE input 0.21\n–0.060.24\n–0.040.29\n–0.02ns, Min\nTCECK /TCKCE CE input to CLK 0.23\n–0.080.27\n–0.070.33\n–0.06ns, Min\nTDS/TDH A – D inputs to CLK 0.57\n0.070.66\n0.090.78\n0.11ns, Min\nClock CLK\nTMPW Minimum pulse width 0.60 0.70 0.85 ns, Min\nNotes: \n1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case” , but if a “0” is \nlisted, there is no positive hold time.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 47Block RAM and FIFO Switching Characteristics\nTable  68: Block RAM and FIFO Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nBlock RAM and FIFO Clock to Out Delays\nTRCKO_DO and TRCKO_DOR(1) Clock CLK to DOUT ou tput (without output \nregister)(2,3)1.79 1.92 2.19 ns, Max\nClock CLK to DOUT output  (with output register)(4,5)0.61 0.69 0.82 ns, Max\nClock CLK to DOUT output with ECC (without output \nregister)(2,3)2.64 3.03 3.61 ns, Max\nClock CLK to DOUT output with ECC (with output \nregister)(4,5)0.66 0.77 0.93 ns, Max\nClock CLK to DOUT output  with Cascade (without \noutput register)(2)2.10 2.44 2.94 ns, Max\nClock CLK to DOUT output with Cascade (with output \nregister)(4)0.91 1.07 1.30 ns, Max\nTRCKO_FLAGS Clock CLK to FIFO flags outputs(6) 0.76 0.87 1.02 ns, Max\nTRCKO_POINTERS Clock CLK to FIFO pointer outputs(7) 1.10 1.26 1.48 ns, Max\nTRCKO_ECCR Clock CLK to BITERR (with output register) 0.66 0.77 0.93 ns, Max\nTRCKO_ECC Clock CLK to BITERR (without out put register) 2.48 2.85 3.41 ns, Max\nClock CLK to ECCPARITY in stan dard ECC mode 1.29 1.47 1.74 ns, Max\nClock CLK to ECCPARITY in ECC encode only mode 0.77 0.89 1.05 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTRCCK_ADDR /TRCKC_ADDR ADDR inputs(8) 0.34\n0.300.40\n0.320.48\n0.36ns, Min\nTRDCK_DI /TRCKD_DI DIN inputs(9) 0.27\n0.280.30\n0.280.35\n0.29ns, Min\nTRDCK_DI_ECC /TRCKD_DI_ECC DIN inputs with ECC in standard mode(9) 0.33\n0.320.37\n0.330.42\n0.36ns, Min\nDIN inputs with ECC encode only(9 0.68\n0.320.72\n0.330.77\n0.36ns, Min\nTRCCK_EN /TRCKC_EN Block RAM Enable (EN) input 0.32\n0.150.36\n0.150.42\n0.15ns, Min\nTRCCK_REGCE /TRCKC_REGCE CE input of out put register 0.15\n0.220.16\n0.240.18\n0.27ns, Min\nTRCCK_SSR /TRCKC_SSR Synchronous Set/ Reset (SSR) input 0.17\n0.230.21\n0.250.26\n0.28ns, Min\nTRCCK_WE /TRCKC_WE Write Enable (WE) input 0.44\n0.160.51\n0.170.63\n0.18ns, Min\nTRCCK_WREN /TRCKC_WREN WREN/RDEN FIFO inputs(10) 0.36\n0.300.41\n0.340.48\n0.40ns, Min\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 48DSP48E Switching CharacteristicsReset Delays\nTRCO_FLAGS Reset RST to FIFO Flags/Pointers(11)1.10 1.26 1.48 ns, Max\nMaximum FrequencyF\nMAX Block RAM in all modes 550 500 450 MHz\nFMAX_CASCADE Block RAM in cascade configuration 500 450 400 MHz\nFMAX_FIFO FIFO in all modes 550 500 450 MHz\nFMAX_ECC Block RAM and FIFO in ECC configuration 415 375 325 MHz\nNotes:  \n1. TRACE will report all of these parameters as TRCKO_DO . \n2. TRCKO_DOR includes TRCKO_DOW , TRCKO_DOPR , and TRCKO_DOPW  as well as the B port equivalent timing parameters. \n3. These parameters also apply to sy nchronous FIFO with DO_REG = 0.\n4. TRCKO_DO  includes TRCKO_DOP as well as the B port equivalent timing parameters.\n5. These parameters also apply to multirate (asy nchronous) and synchronous FIFO with DO_REG = 1.\n6. TRCKO_FLAGS  includes the following parameters: TRCKO_AEMPTY , TRCKO_AFULL , TRCKO_EMPTY , TRCKO_FULL , TRCKO_RDERR , TRCKO_WRERR.\n7. TRCKO_POINTERS  includes both TRCKO_RDCOUNT  and TRCKO_WRCOUNT.\n8. The ADDR setup and hold must be met when EN is asserted even though WE is deasserted. Otherwise, block RAM data corruption is p ossible.\n9. TRCKO_DI  includes both A and B inputs as we ll as the parity inputs of A and B.\n10. These parameters also apply to RDEN.\n11. TRCO_FLAGS  includes the following flags: AEMPTY , AFULL, EMPTY , FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.\nTable  69: DSP48E Switching Characteristics\nSymbol DescriptionSpeed\nUnits\n-3 -2 -1\nSetup and Hold Times of Data/Control Pins to the Input Register Clock\nTDSPDCK_{AA, BB, ACINA, BCINB}/\nTDSPCKD_{AA, BB, ACINA, BCINB}{A, B, ACIN, BCIN} input to {A, B} \nregister CLK 0.17\n0.170.21\n0.230.26\n0.30ns\nTDSPDCK_CC/TDSPCKD_CC C input to C register CLK 0.14\n0.260.16\n0.310.20\n0.37ns\nSetup and Hold Times of Data Pins to the Pipeline Register Clock\nTDSPDCK_{AM, BM, ACINM, BCINM}/\nTDSPCKD_{AM, BM, ACINM, BCINM}{A, B, ACIN, BCIN} input to M register \nCLK 1.30\n0.191.44\n0.191.71\n0.19ns\nSetup and Hold Times of Data/Control Pins to the Output  Register Clock\nTDSPDCK_{AP , BP , ACINP , BCINP}_M/\nTDSPCKD_{AP , BP , ACINP , BCINP}_M{A, B, ACIN, BCIN} input to P register \nCLK using multiplier2.39\n–0.302.74\n–0.303.25\n–0.30ns\nTDSPDCK_{AP , BP , ACINP , BCINP}_NM/\nTDSPCKD_{AP , BP , ACINP , BCINP}_NM{A, B, ACIN, BCIN} input to P register \nCLK not using multiplier1.35\n–0.101.54\n–0.101.83\n–0.10ns\nTDSPDCK_CP/TDSPCKD_CP C input to P register CLK 1.30\n–0.131.42\n–0.131.70\n–0.13ns\nTDSPDCK_{PCINP , CRYCINP , MULTSIGNINP}/\nTDSPCKD_{PCINP , CRYCINP , MULTSIGNINP}{PCIN, CARRYCASCIN, MULTSIGNIN} \ninput to P register CLK1.06\n0.111.17\n0.111.31\n0.11ns\nSetup and Hold Times of the CE Pins\nTDSPCCK_{CEA1A, CEA2A, CEB1B, CEB2B}/\nTDSPCKC_{CEA1A, CEA2 A, CEB1A, CEB2B}{CEA1, CEA2A, CEB1B, CEB2B} input \nto {A, B} register CLK0.24\n0.210.28\n0.250.33\n0.31ns\nTDSPCCK_CECC/TDSPCKC_CECC CEC input to C register CLK 0.19\n0.170.21\n0.210.26\n0.28nsTable  68: Block RAM and FIFO Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 49TDSPCCK_CEMM/TDSPCKC_CEMM CEM input to M register CLK 0.25\n0.180.29\n0.210.36\n0.26ns\nTDSPCCK_CEPP/TDSPCKC_CEPP CEP in put to P register CLK 0.56\n0.010.63\n0.010.73\n0.01ns\nSetup and Hold Times of the RST Pins\nTDSPCCK_{RSTAA, RSTBB}/\nTDSPCKC_{RSTAA, RSTBB}{RSTA, RSTB} input to {A, B} register \nCLK0.24\n0.230.28\n0.260.33\n0.31ns\nTDSPCCK_RSTCC/ TDSPCKC_RSTCC RSTC input to C register CLK 0.19\n0.170.21\n0.210.26\n0.28ns\nTDSPCCK_RSTMM/ TDSPCKC_RSTMM RSTM input to M register CLK 0.25\n0.180.29\n0.210.36\n0.26ns\nTDSPCCK_RSTPP/TDSPCKC_RSTPP RSTP input to P register CLK 0.56\n0.010.63\n0.010.73\n0.01ns\nCombinatorial Delays from Input Pins to Output Pins\nTDSPDO_{AP , ACRYOUT, BP , BCRYOUT}_M {A, B} input to {P , CARRYOUT} output \nusing multiplier2.78 3.22 3.84 ns\nTDSPDO_{AP , ACRYOUT, BP , BCRYOUT}_NM {A, B} input to {P , CARRYOUT} output \nnot using multiplier1.59 1.77 2.22 ns\nTDSPDO_{CP , CCRYOUT, CRYINP , CRYINCRYOUT} {C, CARRYIN} input to \n{P , CARRYOUT} output1.50 1.67 2.08 ns\nCombinatorial Delays from Input Pins to Cascading Output Pins\nTDSPDO_{AACOUT, BBCOUT} {A, B} input to \n{ACOUT, BCOUT} output1.00 1.12 1.31 ns\nTDSPDO_{APCOUT, ACRYCOUT, AMULTSIGNOUT, \nBPCOUT, BCRYCOUT, BMULTSIGNOUT}_M {A, B} input to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output using multiplier2.78 3.22 3.84 ns\nTDSPDO_{APCOUT, ACRYCOUT, AMULTSIGNOUT, \nBPCOUT, BCRYCOUT, BMULTSIGNOUT}_NM {A, B} input to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output not using multiplier1.72 1.92 2.42 ns\nTDSPDO_{CPCOUT, CCRYCOUT, CMULTSIGNOUT, \nCRYINPCOUT, CRYINCRYCOUT, CRYINMULTSIGNOUT} {C, CARRYIN} input to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output1.63 1.82 2.28 ns\nCombinatorial Delays from Cascading Input Pins to All Output Pins\nTDSPDO_{ACINP , ACINCRYOUT, BCINP , \nBCINCRYOUT}_M {ACIN, BCIN} input to {P , CARRYOUT} \noutput using multiplier2.78 3.22 3.84 ns\nTDSPDO_{ACINP , ACINCRYOUT, BCINP , \nBCINCRYOUT}_NM {ACIN, BCIN} input to {P , CARRYOUT} \noutput not using multiplier1.59 1.77 2.22 ns\nTDSPDO_{ACINACOUT, BCINBCOUT} {ACIN, BCIN} input to {ACOUT, BCOUT} \noutput1.00 1.12 1.31 ns\nTDSPDO_{ACINPCOUT, ACINCRYCOUT, \nACINMULTSIGNOUT, BCINPCOUT, BCINCRYCOUT, \nBCINMULTSIGNOUT}_M {ACIN, BCIN} input to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} \noutput using multiplier2.78 3.22 3.84 ns\nTDSPDO_{ACINPCOUT, ACINCRYCOUT, \nACINMULTSIGNOUT, BCINPCOUT, BCINCRYCOUT, \nBCINMULTSIGNOUT}_NM {ACIN, BCIN} input to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output not using multiplier1.72 1.92 2.42 ns\nTDSPDO_{PCINP , CRYCINP , MULTSIGNINP , \nPCINCRYOUT, CRYCINCRYOUT, MULTSIGNINCRYOUT}{PCIN, CARRYCASCIN, MULTSIGNIN} \ninput to {P , CARRYOUT} output1.30 1.45 1.82 nsTable  69: DSP48E Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 50TDSPDO_{PCINPCOUT, CRYCINPCOUT, \nMULTSIGNINPCOUT, PCINCRYCOUT, \nCRYCINCRYCOUT, MULTSIGNINCRYCOUT, PCINMULTSIGNOUT, CRYCINMULTSIGNOUT, MULTSIGNINMULTSIGNOUT}{PCIN, CARRYCASCIN, MULTSIGNIN} \ninput to {PCOUT, CARRYCASCOUT, \nMULTSIGNOUT} output1.43 1.60 2.02 ns\nClock to Outs from Output Re gister Clock to Output Pins\nTDSPCKO_{PP , CRYOUTP} CLK (PREG) to {P , CARRYOUT} output 0.45 0.48 0.56 nsTDSPCKO_{CRYCOUTP , PCOUTP , MULTSIGNOUTP} CLK (PREG) to {CARRYCASCOUT, \nPCOUT, MULTSIGNOUT} output0.48 0.53 0.62 ns\nClock to Outs from Pipeline Register Clock to Output Pins\nTDSPCKO_{PM, CRYOUTM} CLK (MREG) to {P , CARRYOUT} output 1.81 2.10 2.47 ns\nTDSPCKO_{PCOUTM, CRYCOUTM, \nMULTSIGNOUTM} CLK (MREG) to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output1.91 2.13 2.66 ns\nClock to Outs from Input Re gister Clock to Output Pins\nTDSPCKO_{PA, CRYOUTA, PB, CRYOUTB}_M CLK (AREG, BREG) to {P , CARRYOUT} \noutput using multiplier3.09 3.57 4.23 ns\nTDSPCKO_{PA, CRYOUTA, PB, CRYOUTB}_NM CLK (AREG, BREG) to {P , CARRYOUT} \noutput not using multiplier1.90 2.11 2.63 ns\nTDSPCKO_{PC, CRYOUTC} CLK (CREG) to {P , CARRYOUT} output 1.89 2.11 2.62 ns\nClock to Outs from Input Register  Clock to Cascadi ng Output Pins\nTDSPCKO_{ACOUTA, BCOUTB} CLK (AREG, BREG) to {ACOUT, \nBCOUT}0.61 0.68 0.79 ns\nTDSPCKO_{PCOUTA, CRYCOUTA, MULTSIGNOUTA, \nPCOUTB, CRYCOUTB, MULTSIGNOUTB}_M CLK (AREG, BREG) to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output using multiplier3.09 3.57 4.23 ns\nTDSPCKO_{PCOUTA, CRYCOUTA, MULTSIGNOUTA, \nPCOUTB, CRYCOUTB, MULTSIGNOUTB}_NM CLK (AREG, BREG) to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output not using multiplier2.03 2.27 2.82 ns\nTDSPCKO_{PCOUTC, CRYCOUTC, MULTSI GNOUTC} CLK (CREG) to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output2.03 2.26 2.82 ns\nMaximum Frequency\nF\nMAX With all registers used 550 500 450 MHz\nFMAX_PATDET With pattern detector 515 465 410 MHz\nFMAX_MULT_NOMREG Two register multiply without MREG 374 324 275 MHz\nFMAX_MULT_NOMREG_PATDET Two register multiply without MREG with \npattern detect345 300 254 MHzTable  69: DSP48E Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 51Configuration Switching Characteristics\nTable  70: Configuration Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nPower-up Timing Characteristics\nTPL Program Latency 3 3 3 ms, Max\nTPOR Power-on-Reset 10\n5010\n5010\n50ms, Min/Max\nTICCK CCLK (output) delay 400 400 400 ns, Min\nTPROGRAM Program Pulse Width 250 250 250 ns, Min\nMaster/Slave Serial Mode Programming Switching(1)\nTDCCK /TCCKD DIN Setup/Hold, slave mode 4.0\n0.04.0\n0.04.0\n0.0ns, Min\nTDSCCK /TSCCKD DIN Setup/Hold, master mode 4.0\n0.04.0\n0.04.0\n0.0ns, Min\nTCCO DOUT 7.5 7.5 7.5 ns, Max\nFMCCK Maximum Frequency, master mode with \nrespect to nominal CCLK.100 100 100 MHz,\nMax\nFMCCKTOL Frequency Tolerance, master mode with \nrespect to nominal CCLK.±50 ±50 ±50 %\nFMSCCK Slave mode external CCLK 100 100 100 MHz\nSelectMAP Mode Programming Switching(1)\nTSMDCCK /TSMCCKD SelectMAP Data Setup/Hold 3.0\n0.53.0\n0.53.0\n0.5ns, Min\nTSMCSCCK /TSMCCKCS CS_B Setup/Hold 3.0\n0.53.0\n0.53.0\n0.5ns, Min\nTSMCCKW /TSMWCCK RDWR_B Setup/Hold 8.0\n0.58.0\n0.58.0\n0.5ns, Min\nTSMCKCSO CSO_B clock to out\n(330Ω pull-up resistor required)10 10 10 ns, Min\nTSMCO CCLK to DATA out in readback 9.0 9.0 9.0 ns, Max\nTSMCKBY CCLK to BUSY out in readback 7.5 7.5 7.5 ns, Max\nFSMCCK Maximum Frequency with respect to nominal \nCCLK.100 100 100 MHz, Max\nFRBCCK Maximum Readback Frequency with respect \nto nominal CCLK60 60 60 MHz, Max\nFMCCKTOL Frequency Tolerance with respect to nominal \nCCLK.±50 ±50 ±50 %\nBoundary-Scan Port Timing Specifications\nTTAPTCK TMS and TDI Setup time before TCK 1.0 1.0 1.0 ns, Min\nTTCKTAP TMS and TDI Hold time after TCK 2.0 2.0 2.0 ns, Min\nTTCKTDO TCK falling edge to TDO output valid 6 6 6 ns, Max\nFTCK Maximum configuration TCK clock frequency 66 66 66 MHz, Max\nFTCKB Maximum boundary-scan TCK clock \nfrequency66 66 66 MHz, Max\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 52BPI Master Flash Mode Programming Switching\nTBPICCO(4)ADDR[25:0], RS[1:0], FCS_B, FOE_B, \nFWE_B outputs valid after CCLK rising edge10 10 10 ns\nTBPIDCC /TBPICCD Setup/Hold on D[15:0]  data input pins 3.0\n0.53.0\n0.53.0\n0.5ns\nTINITADDR Minimum period of init ial ADDR[25:0] address \ncycles3.0 3.0 3.0 CCLK cycles\nSPI Master Flash Mode Programming Switching\nTSPIDCC /TSPIDCCD DIN Setup/Hold before/after the rising CCLK \nedge4.0\n0.04.0\n0.04.0\n0.0ns\nTSPICCM MOSI clock to out 10 10 10 ns\nTSPICCFC FCS_B clock to out 10 10 10 ns\nTFSINIT /TFSINITH FS[2:0] to INIT_B rising edge Setup and Hold 2 2 2 µs\nCCLK Output (Master Modes)\nTMCCKL Master CCLK clock minimum Low time 3.0 3.0 3.0 ns, Min\nTMCCKH Master CCLK clock minimum High time 3.0 3.0 3.0 ns, Min\nCCLK Input (Slave Modes)\nTSCCKL Slave CCLK clock minimum Low time 2.0 2.0 2.0 ns, Min\nTSCCKH Slave CCLK clock minimum High time 2.0 2.0 2.0 ns, Min\nDynamic Reconfiguration Port (DRP) for DCM and PLL Before and After DCLK\nFDCK Maximum frequency for DCLK 500 450 400 MHz\nTDMCCK_DADDR /TDMCKC_DADDR DADDR Setup/Hold 1.2\n0.01.35\n0.01.56\n0.0ns\nTDMCCK_DI /TDMCKC_DI DI Setup/Hold 1.2\n0.01.35\n0.01.56\n0.0ns\nTDMCCK_DEN /TDMCKC_DEN DEN Setup/Hold time 1.2\n0.01.35\n0.01.56\n0.0ns\nTDMCCK_DWE /TDMCKC_DWE DWE Setup/Hold time 1.2\n0.01.35\n0.01.56\n0.0ns\nTDMCKO_DO CLK to out of DO(3)1.0 1.12 1.3 ns\nTDMCKO_DRDY CLK to out of DRDY 1.0 1.12 1.3 ns\nNotes: \n1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.\n2. To support longer delays in configuration, use the design solutions described in UG190 : Virtex-5 FPGA User Guide .\n3. DO will hold until next DRP operation.\n4. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.Table  70: Configuration Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 53Clock Buffers and Networks\nTable  71: Global Clock Switching Characte ristics (Incl uding BUFGCTRL)\nSymbol Description DevicesSpeed Grade\nUnits\n-3 -2 -1\nTBCCCK_CE /TBCCKC_CE(1)CE pins Setup/Hold All 0.27\n0.000.27\n0.000.31\n0.00ns\nTBCCCK_S /TBCCKC_S(1) S pins Setup/Hold All 0.27\n0.000.27\n0.000.31\n0.00ns\nTBCCKO_O(2) BUFGCTRL delay from \nI0/I1 to OLX20T N/A 0.24 0.30 ns\nLX30, LX30T, LX50, LX50T, \nLX85, LX85T, LX110, LX110T, \nSX35T, SX50T, FX70T, FX100T, and FX130T0.19 0.22 0.25 ns\nFX30T 0.23 0.23 0.25 ns\nLX155 and LX155T 0.12 0.14 0.30 nsLX220, LX220T, LX330, \nLX330T, SX95T, SX240T, \nTX150T, TX240T, and FX200TN/A 0.22 0.25 ns\nMaximum Frequency\nF\nMAX Global clock tree (BUFG)LX20T N/A 667 600 MHz\nLX30, LX30T, LX50, LX50T, \nLX85, LX85T, LX110, LX110T, \nSX35T, SX50T, FX30T, and \nFX70T710 667 600 MHz\nLX155, LX155T, and FX100T 650 600 550 MHz\nFX130T 550 500 450 MHz\nLX220, LX220T, LX330, \nLX330T, SX95T, SX240T, \nTX150T, TX240T, and FX200TN/A 500 450 MHz\nNotes: \n1. TBCCCK_CE  and TBCCKC_CE  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These \nparameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and h old times \nare optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when swit ching between \nclocks.\n2. TBGCKO_O  (BUFG delay from I0 to O) values are the same as TBCCKO_O values.\nTable  72: Input/Output Clock Switching Characteristics (BUFIO)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nTBUFIOCKO_O Clock to out delay from I to O 1.08 1.16 1.29 ns\nMaximum Frequency\nFMAX I/O clock tree (BUFIO) 710 710 644 MHz\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 54Table  73: Regional Clock Switching Characteristics (BUFR)\nSymbol Description DevicesSpeed Grade\nUnits\n-3 -2 -1\nTBRCKO_OClock to out delay from \nI to OLX20T N/A 0.79 0.90 ns\nLX30, LX30T, LX50, LX50T, \nLX85, LX85T, LX110, LX110T, \nSX35T, SX50T, FX100T, and FX130T0.56 0.59 0.67 ns\nFX30T 0.72 0.78 0.86 ns\nFX70T 0.69 0.74 0.83 ns\nLX155 and LX155T 0.73 0.80 0.90 nsLX220, LX220T, LX330, \nLX330T, SX95T, SX240T, \nTX150T, TX240T, and FX200TN/A 0.59 0.67 ns\nT\nBRCKO_O_BYPClock to out delay from I to \nO with Divide Bypass \nattribute setLX20T N/A 0.29 0.30 ns\nLX30, LX30T, LX50, LX50T, \nLX85, LX85T, LX110, LX110T, SX35T, SX50T, FX30T, FX70T, \nFX100T, and FX130T0.23 0.24 0.26 ns\nLX155 and LX155T 0.24 0.26 0.30 ns\nLX220, LX220T, LX330, \nLX330T, SX95T, SX240T, \nTX150T, TX240T, and FX200TN/A 0.24 0.26 ns\nT\nBRDO_CLRO Propagation delay from \nCLR to OAll 0.61 0.70 0.82 ns\nMaximum Frequency\nFMAX Regional clock tree \n(BUFR)All 300 250 250 MHz\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 55PLL Switching Characteristics\nTable  74: PLL Specification\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nFINMAX Maximum Input Clock Frequency 710 710 645 MHz\nFINMIN Minimum Input Clock Frequency 19 19 19 MHz\nFINJITTER Maximum Input Clock Period Jitter <20% of clock input period or 1 ns Max\nFINDUTY Allowable Input Duty Cycle: 19—49 MHz 25/75 %\nAllowable Input Duty Cycle: 50—199 MHz 30/70 %Allowable Input Duty Cycle: 200—399 MHz 35/65 %\nAllowable Input Duty Cycle: 400—499 MHz 40/60 %\nAllowable Input Duty Cycle: >500 MHz 45/55 %\nF\nVCOMIN Minimum PLL VCO Frequency 400 400 400 MHz\nFVCOMAX Maximum PLL VCO Frequency 1440 1200 1000 MHz\nFBANDWIDTH Low PLL Bandwidth at Typical(1) 111 M H z\nHigh PLL Bandwidth at Typical(1) 444 M H z\nTSTAPHAOFFSET Static Phase Offset of the PLL Outputs 120 120 120 ps\nTOUTJITTER PLL Output Jitter(2) Note 1\nTOUTDUTY PLL Output Clock Duty Cycle Precision(3) ±150 ±200 ±200 ps\nTLOCKMAX PLL Maximum Lock Time(4) 100 100 100 µs\nFOUTMAXPLL Maximum Output Frequency for LX20T devices N/A 667 600 MHz\nPLL Maximum Output Frequency for LX30, LX30T, LX50, \nLX50T, LX85, LX85T, LX110, LX110T, SX35T, SX50T, FX30T, \nand FX70Tdevices710 667 600 MHz\nPLL Maximum Output Frequency for LX155, LX155T, and \nFX100T devices650 600 550 MHz\nPLL Maximum Output Frequency for FX130T devices 550 500 450 MHz\nPLL Maximum Output Frequency  for LX220, LX220T, LX330, \nLX330T, SX95T, SX240T, TX150T, TX240T, and FX200T \ndevicesN/A 500 450 MHz\nFOUTMIN PLL Minimum Output Frequency(5)3.125 3.125 3.125 MHz\nTEXTFDVAR External Clock Feedback Variation < 20% of clock input period or 1 ns Max\nRSTMINPULSE Minimum Reset Pulse Width 5 5 5 ns\nFPFDMAX Maximum Frequency at the Phase Frequency Detector 550 500 450 MHz\nFPFDMIN Minimum Frequency at the Phase Frequency Detector 19 19 19 MHz\nTFBDELAY Maximum External Delay in the Feedback Path 3 ns Max or one CLKIN cycle\nNotes: \n1. The PLL does not filter typical spread spectrum input clocks because they are usually far below the bandwidth filter frequenc ies.\n2. Values for this parameter are available in the Architecture Wizard.\n3. Includes global clock buffer.\n4. The LOCK signal must be sampled after TLOCKMAX . The LOCK signal is invalid after configuration or reset until the TLOCKMAX  time has \nexpired.\n5. Calculated as FVCO/128 assuming output duty cycle is 50%.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 56Table  75: PLL in PMCD Mode Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nTPLLCCK_REL /TPLLCKC_REL REL Setup and Hold for all Outputs 0.00\n0.600.00\n0.600.00\n0.60ns\nTPLLCCKO Maximum Clock Propagation Delay 4.6 4.6 5.2 ns\nCLKIN_FREQ_MAX Maximum Input Frequency 710 710 645 MHzCLKIN_FREQ_MIN Minimum Input Frequency 1 1 1 MHzCLKIN_DUTY_CYCLE Allowable Input Duty Cycle: 1—49 MHz 25/75 %\nAllowable Input Duty Cycle: 50—199 MHz 30/70 %\nAllowable Input Duty Cycle: 200—399 MHz 35/65 %Allowable Input Duty Cycle: 400—499 MHz 40/60 %\nAllowable Input Duty Cycle: >500 MHz 45/55 %\nRES_REL_PULSE_MIN Minimum Pulse Width for RST and REL 5 5 5 ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 57DCM Switching Characteristics\n Table  76: Operating Frequency Ranges for DCM in Maximum Speed (MS) Mode\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nOutputs Clocks (Low Frequency Mode)\nF1XLFMSMIN CLK0, CLK90, CLK180, CLK270 32.00 32.00 32.00 MHz\nF1XLFMSMAX 150.00 135.00 120.00 MHz\nF2XLFMSMIN CLK2X, CLK2X180 64.00 64.00 64.00 MHz\nF2XLFMSMAX 300.00 270.00 240.00 MHz\nFDVLFMSMIN CLKDV 2.0 2.0 2.0 MHz\nFDVLFMSMAX 100.00 90.00 80.00 MHz\nFFXLFMSMIN CLKFX, CLKFX180 32.00 32.00 32.00 MHz\nFFXLFMSMAX 180.00 160.00 140.00 MHz\nInput Clocks (Low Frequency Mode)\nFDLLLFMSMIN CLKIN (using DLL outputs)(1, 3, 4) 32.00 32.00 32.00 MHz\nFDLLLFMSMAX 150.00 135.00 120.00 MHz\nFCLKINLFFXMSMIN CLKIN (using DFS outputs only)(2, 3, 4) 1.00 1.00 1.00 MHz\nFCLKINLFFXMSMAX 180.00 160.00 140.00 MHz\nFPSCLKLFMSMIN PSCLK 1.00 1.00 1.00 KHz\nFPSCLKLFMSMAX 550.00 500.00 450.00 MHz\nOutputs Clocks (High Frequency Mode)F\n1XHFMSMIN CLK0, CLK90, CLK180, CLK270 120.00 120.00 120.00 MHz\nF1XHFMSMAX 550.00 500.00 450.00 MHz\nF2XHFMSMIN CLK2X, CLK2X180 240.00 240.00 240.00 MHz\nF2XHFMSMAX 550.00 500.00 450.00 MHz\nFDVHFMSMIN CLKDV 7.5 7.5 7.5 MHz\nFDVHFMSMAX 366.67 333.34 300.00 MHz\nFFXHFMSMIN CLKFX, CLKFX180 140.00 140.00 140.00 MHz\nFFXHFMSMAX 400.00 375.00 350.00 MHz\nInput Clocks (High Frequency Mode)F\nDLLHFMSMIN CLKIN (using DLL outputs)(1, 3, 4)120.00 120.00 120.00 MHz\nFDLLHFMSMAX 550.00 500.00 450.00 MHz\nFCLKINHFFXMSMIN CLKIN (using DFS outputs only)(2, 3, 4) 25.00 25.00 25.00 MHz\nFCLKINHFFXMSMAX 400.00 375.00 350.00 MHz\nFPSCLKHFMSMIN PSCLK 1.00 1.00 1.00 KHz\nFPSCLKHFMSMAX 550.00 500.00 450.00 MHz\nNotes: \n1. DLL outputs are used in these instances to describe the output s: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV. \n2. DFS outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.\n3. When using the DCMs CLKIN_DIVIDE_BY_2 attribute these values should be doubled. Other resources can limit the maximum input \nfrequency.\n4. When using a CLKIN frequency > 400 MHz and the DCMs CLKIN_DIVIDE_BY_2 attribute, the CLKIN duty cycle must be within ±5% (45/5 5 \nto 55/45).\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 58 Table  77: Operating Frequency Ranges for DCM in Maximum Range (MR) Mode\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nOutputs Clocks (Low Frequency Mode)\nF1XMRMIN CLK0, CLK90, CLK180, CLK270 19.00 19.00 19.00 MHz\nF1XMRMAX 32.00 32.00 32.00 MHz\nF2XMRMIN CLK2X, CLK2X180 38.00 38.00 38.00 MHz\nF2XMRMAX 64.00 64.00 64.00 MHz\nFDLLMRMIN C L K D V 1 . 1 91 . 1 91 . 1 9 M H z\nFDLLMRMAX 21.34 21.34 21.34 MHz\nFFXMRMIN CLKFX, CLKFX180 19.00 19.00 19.00 MHz\nFFXMRMAX 40.00 40.00 40.00 MHz\nInput Clocks (Low Frequency Mode)\nFCLKINDLLMRMIN CLKIN (using DLL outputs)(1, 3, 4) 19.00 19.00 19.00 MHz\nFCLKINDLLMRMAX 32.00 32.00 32.00 MHz\nFCLKINFXMRMIN CLKIN (using DFS outputs only)(2, 3, 4) 1.00 1.00 1.00 MHz\nFCLKINFXMRMAX 40.00 40.00 40.00 MHz\nFPSCLKMRMIN PSCLK 1.00 1.00 1.00 KHz\nFPSCLKMRMAX 300.00 270.00 240.00 MHz\nNotes: \n1. DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV. \n2. DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.\n3. When using the DCMs CLKIN_DIVIDE_BY_2 attribute these values should be doubled. Other resources can limit the maximum input \nfrequency.\n4. When using a CLKIN frequency > 400 MHz and the DCMs CLKIN_DIVIDE_BY_2 attribute, the CLKIN duty cycle must be within ±5% (45/5 5 \nto 55/45).\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 59Table  78: Input Clock Tolerances\nSymbol Description Frequency Range Value Units\nDuty Cycle Input Tolerance (in %)\nTDUTYCYCRANGE_1 PSCLK only < 1 MHz 25 - 75 %\nTDUTYCYCRANGE_1_50 PSCLK and CLKIN 1 - 50 MHz 25 - 75 %\nTDUTYCYCRANGE_50_100 50 - 100 MHz 30 - 70 %\nTDUTYCYCRANGE_100_200 100 - 200 MHz 40 - 60 %\nTDUTYCYCRANGE_200_400 200 - 400 MHz(4)45 - 55 %\nTDUTYCYCRANGE_400 > 400 MHz 45 - 55 %\nInput Clock Cycle-Cycle Jitter (Low Frequency Mode) Speed Grade\nUnits\n-3 -2 -1\nTCYCLFDLL CLKIN (using DLL outputs)(1)300.00 300.00 345.00 ps\nTCYCLFFX CLKIN (using DFS outputs)(2)300.00 300.00 345.00 ps\nInput Clock Cycle-Cycle Jitter (High Frequency Mode)\nTCYCHFDLL CLKIN (using DLL outputs)(1)150.00 150.00 173.00 ps\nTCYCHFFX CLKIN (using DFS outputs)(2) 150.00 150.00 173.00 ps\nInput Clock Period Jitter (Low Frequency Mode)\nTPERLFDLL CLKIN (using DLL outputs)(1)1.00 1.00 1.15 ns\nTPERLFFX CLKIN (using DFS outputs)(2) 1.00 1.00 1.15 ns\nInput Clock Period Jitter (High Frequency Mode)\nTPERHFDLL CLKIN (using DLL outputs)(1)1.00 1.00 1.15 ns\nTPERHFFX CLKIN (using DFS outputs)(2) 1.00 1.00 1.15 ns\nFeedback Clock Path  Delay Variation\nTCLKFB_DELAY_VAR CLKFB off-chip feedback 1.00 1.00 1.15 ns\nNotes: \n1. DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.\n2. DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.\n3. If both DLL and DFS outputs are used, follow the more restrictive specifications.\n4. This duty cycle specification does not apply to the GTP_DUAL to DCM or GTX_DUAL to DCM connection. The GTP transceivers drive  the \nDCMs at the following frequencies: 320 MHz for -1 speed grade devices, 375 MHz for -2 speed grade devices, or 375 MHz for -3 speed  \ngrade devices. The GTX transceivers drive the DCMs at the following frequencies: 450 MHz for -1 speed grade devices or 500 MHz fo r -2 \nspeed grade devices.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 60Output Clock Jitter\nOutput Clock Phase AlignmentTable  79: Output Clock Jitter\nSymbol Description ConstraintsSpeed Grade\nUnits\n-3 -2 -1\nClock Synthesis Period Jitter\nTPERJITT_0 CLK0 ±120 ±120 ±120 ps\nTPERJITT_90 CLK90 ±120 ±120 ±120 ps\nTPERJITT_180 CLK180 ±120 ±120 ±120 ps\nTPERJITT_270 CLK270 ±120 ±120 ±120 ps\nTPERJITT_2X CLK2X, CLK2X180 ±200 ±200 ±230 ps\nTPERJITT_DV1 CLKDV (integer division) ±150 ±150 ±180 ps\nTPERJITT_DV2 CLKDV (non-integer division) ±300 ±300 ±345 ps\nTPERJITT_FX CLKFX, CLKFX180 Note 1 Note 1 Note 1 ps\nNotes: \n1. Values for this parameter are available in the Architecture Wizard.\nTable  80: Output Clock Phase Alignment\nSymbol Description ConstraintsSpeed Grade\nUnits\n-3 -2 -1\nPhase Offset Between CLKIN and CLKFB\nTIN_FB_OFFSET CLKIN/CLKFB ±50 ±50 ±60 ps\nPhase Offset Between Any DCM Outputs(1)\nTOUT_OFFSET_1X CLK0, CLK90, CLK180, CLK270 ±140 ±140 ±160 ps\nTOUT_OFFSET_2X CLK2X, CLK2X180, CLKDV ±150 ±150 ±200 ps\nTOUT_OFFSET_FX CLKFX, CLKFX180 ±160 ±160 ±220 ps\nDuty Cycle Precision(2)\nTDUTY_CYC_DLL DLL outputs(3)±150 ±150 ±180 ps\nTDUTY_CYC_FX DFS outputs(4) ±150 ±150 ±180 ps\nNotes: \n1. All phase offsets are in respect to group CLK1X.\n2. CLKOUT_DUTY_CYCLE_DLL applies to the 1X clock outputs (CLK0, CLK90, CLK 180, and CLK270) only if \nDUTY_CYCLE_CORRECTIO N = TRUE. The duty cycle distortion includes the global clock tree (BUFG).\n3. DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.4. DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 61 \n Table  81: Miscellaneous Timing Parameters\nSymbol DescriptionSpeed Grade\n-3 -2 -1 Units\nTime Required to Achieve LOCK\nTDLL_240 DLL output – Frequency range > 240 MHz (1) 80.00 80.00 80.00 µs\nTDLL_120_240 DLL output – Frequency range 120 - 240 MHz (1)250.00 250.00 250.00 µs\nTDLL_60_120 DLL output – Frequency range 60 - 120 MHz (1)900.00 900.00 900.00 µs\nTDLL_50_60 DLL output – Frequency range 50 - 60 MHz(1) 1300.00 1300.00 1300.00 µs\nTDLL_40_50 DLL output – Frequency range 40 - 50 MHz (1) 2000.00 2000.00 2000.00 µs\nTDLL_30_40 DLL output – Frequency range 30 - 40 MHz (1)3600.00 3600.00 3600.00 µs\nTDLL_24_30 DLL output – Frequency range 24 - 30 MHz(1) 5000.00 5000.00 5000.00 µs\nTDLL_30 DLL output – Frequency range < 30 MHz (1) 5000.00 5000.00 5000.00 µs\nTFX_MIN DFS outputs(2)10.00 10.00 10.00 ms\nTFX_MAX 10.00 10.00 10.00 ms\nTDLL_FINE_SHIFT Multiplication factor for DLL lock time with Fine Shift 2.00 2.00 2.00\nFine Phase Shifting\nTRANGE_MS Absolute shifting range in maximum speed mode 7.00 7.00 7.00 ns\nTRANGE_MR Absolute shifting range in maximum range mode 10.00 10.00 10.00 ns\nDelay Lines\nTTAP_MS_MIN Tap delay resolution (Min) in maximum speed mode 7.00 7.00 7.00 ps\nTTAP_MS_MAX Tap delay resolution (Max) in maximum speed mode 30.00 30.00 30.00 ps\nTTAP_MR_MIN Tap delay resolution (Min) in maximum range mode 10.00 10.00 10.00 ps\nTTAP_MR_MAX Tap delay resolution (Max) in maximum range mode 40.00 40.00 40.00 ps\nNotes: \n1. DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.\n2. DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.\nTable  82: Frequency Synthesis\nAttribute Min Max\nCLKFX_MULTIPL Y 2 33\nCLKFX_DIVIDE 1 32\nTable  83: DCM Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nTDMCCK_PSEN / TDMCKC_PSEN PSEN Setup/Hold 1.20\n0.001.35\n0.001.56\n0.00ns\nTDMCCK_PSINCDEC / TDMCKC_PSINCDEC PSINCDEC Setup/Hold 1.20\n0.001.35\n0.001.56\n0.00ns\nTDMCKO_PSDONE Clock to out of PSDONE 1.00 1.12 1.30 ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 62Virtex-5 Device Pin-to-Pin Output Parameter Guidelines\nAll devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are \nlisted in Table 84 . Values are expressed in nanoseconds unless otherwise noted.\nTable  84: Global Clock Input to Output Delay Without DCM or PLL\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, without  DCM or PLL\nTICKOF Global Clock and OUTFF without  DCM or PLL XC5VLX20T N/A 5.98 6.69 ns\nXC5VLX30 5.54 6.04 6.73 nsXC5VLX30T 5.54 6.04 6.73 ns\nXC5VLX50 5.59 6.09 6.79 ns\nXC5VLX50T 5.59 6.09 6.79 nsXC5VLX85 5.78 6.28 6.99 ns\nXC5VLX85T 5.78 6.28 6.99 ns\nXC5VLX110 5.84 6.35 7.06 nsXC5VLX110T 5.84 6.35 7.06 ns\nXC5VLX155 6.16 6.68 7.52 ns\nXC5VLX155T 6.16 6.68 7.52 nsXC5VLX220 N/A 6.99 7.71 ns\nXC5VLX220T N/A 6.99 7.71 ns\nXC5VLX330 N/A 7.17 7.91 nsXC5VLX330T N/A 7.17 7.91 ns\nXC5VSX35T 5.72 6.22 6.92 ns\nXC5VSX50T 5.77 6.27 6.97 nsXC5VSX95T N/A 6.59 7.30 ns\nXC5VSX240T N/A 7.24 7.98 ns\nXC5VTX150T N/A 6.58 7.30 nsXC5VTX240T N/A 6.88 7.61 ns\nXC5VFX30T 5.73 6.21 6.89 ns\nXC5VFX70T 5.82 6.33 7.04 nsXC5VFX100T 6.21 6.73 7.44 ns\nXC5VFX130T 6.28 6.80 7.52 ns\nXC5VFX200T N/A 7.17 7.91 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 63Table  85: Global Clock Input to Output Delay With DCM in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with DCM \nin System-Synchronous Mode\nTICKOFDCM Global Clock and OUTFF with DCM XC5VLX20T N/A 2.53 2.93 ns\nXC5VLX30 2.33 2.56 2.93 nsXC5VLX30T 2.33 2.56 2.93 nsXC5VLX50 2.35 2.58 2.95 ns\nXC5VLX50T 2.35 2.58 2.95 ns\nXC5VLX85 2.41 2.63 3.00 nsXC5VLX85T 2.41 2.63 3.00 ns\nXC5VLX110 2.46 2.69 3.06 ns\nXC5VLX110T 2.46 2.69 3.06 nsXC5VLX155 2.51 2.74 3.10 ns\nXC5VLX155T 2.51 2.74 3.10 ns\nXC5VLX220 N/A 2.83 3.18 nsXC5VLX220T N/A 2.83 3.18 ns\nXC5VLX330 N/A 3.00 3.37 ns\nXC5VLX330T N/A 3.00 3.37 nsXC5VSX35T 2.44 2.67 3.03 ns\nXC5VSX50T 2.46 2.69 3.05 ns\nXC5VSX95T N/A 2.64 3.00 nsXC5VSX240T N/A 3.00 3.36 ns\nXC5VTX150T N/A 2.77 3.15 ns\nXC5VTX240T N/A 2.78 3.15 nsXC5VFX30T 2.55 2.82 3.20 ns\nXC5VFX70T 2.48 2.74 3.12 ns\nXC5VFX100T 2.33 2.59 3.00 nsXC5VFX130T 2.40 2.67 3.07 ns\nXC5VFX200T N/A 2.87 3.27 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. DCM output jitter is already included in the timing calculation.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 64 Table  86: Global Clock Input to Output Delay With DCM in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with DCM \nin Source-Synchronous Mode\nTICKOFDCM_0 Global Clock and OUTFF  with DCM XC5VLX20T N/A 3.74 4.20 ns\nXC5VLX30 3.45 3.71 4.15 nsXC5VLX30T 3.45 3.71 4.15 nsXC5VLX50 3.47 3.73 4.17 ns\nXC5VLX50T 3.47 3.73 4.17 ns\nXC5VLX85 3.60 3.86 4.29 nsXC5VLX85T 3.60 3.86 4.29 ns\nXC5VLX110 3.65 3.92 4.36 ns\nXC5VLX110T 3.65 3.92 4.36 nsXC5VLX155 3.91 4.18 4.62 ns\nXC5VLX155T 3.91 4.18 4.62 ns\nXC5VLX220 N/A 4.41 4.85 nsXC5VLX220T N/A 4.41 4.85 ns\nXC5VLX330 N/A 4.58 5.04 ns\nXC5VLX330T N/A 4.58 5.04 nsXC5VSX35T 3.63 3.89 4.33 ns\nXC5VSX50T 3.65 3.91 4.35 ns\nXC5VSX95T N/A 4.16 4.59 nsXC5VSX240T N/A 4.65 5.11 ns\nXC5VTX150T N/A 4.07 4.51 ns\nXC5VTX240T N/A 4.30 4.74 nsXC5VFX30T 3.74 4.05 4.50 ns\nXC5VFX70T 3.67 3.96 4.41 ns\nXC5VFX100T 3.82 4.10 4.53 nsXC5VFX130T 3.99 4.29 4.74 ns\nXC5VFX200T N/A 4.60 5.03 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. DCM output jitter is already included in the timing calculation.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 65 Table  87: Global Clock Input to Output Delay With PLL in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nLVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with PLL in System-Synchronous Mode\nTICKOFPLL Global Clock and OUTFF with PLL XC5VLX20T N/A 2.36 2.73 ns\nXC5VLX30 2.03 2.30 2.70 ns\nXC5VLX30T 2.03 2.30 2.70 nsXC5VLX50 2.20 2.47 2.86 nsXC5VLX50T 2.20 2.47 2.86 ns\nXC5VLX85 2.21 2.49 2.88 ns\nXC5VLX85T 2.21 2.49 2.88 nsXC5VLX110 2.25 2.53 2.92 ns\nXC5VLX110T 2.25 2.53 2.92 ns\nXC5VLX155 2.34 2.60 3.01 nsXC5VLX155T 2.34 2.60 3.01 ns\nXC5VLX220 N/A 2.74 3.12 ns\nXC5VLX220T N/A 2.74 3.12 nsXC5VLX330 N/A 2.89 3.27 ns\nXC5VLX330T N/A 2.89 3.27 ns\nXC5VSX35T 2.02 2.28 2.62 nsXC5VSX50T 2.12 2.36 2.76 ns\nXC5VSX95T N/A 2.29 2.69 ns\nXC5VSX240T N/A 2.96 3.34 nsXC5VTX150T N/A 2.54 2.92 ns\nXC5VTX240T N/A 2.67 3.04 ns\nXC5VFX30T 2.44 2.67 3.06 nsXC5VFX70T 2.48 2.71 3.10 ns\nXC5VFX100T 2.41 2.70 3.10 ns\nXC5VFX130T 2.48 2.75 3.17 nsXC5VFX200T N/A 2.96 3.35 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. PLL output jitter is included in the timing calculation.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 66 Table  88: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with PLL in Source-Synchronous Mode\nTICKOFPLL_0 Global Clock and OUTFF with PLL XC5VLX20T N/A 4.31 4.88 ns\nXC5VLX30 3.96 4.32 4.82 ns\nXC5VLX30T 3.96 4.32 4.82 nsXC5VLX50 4.05 4.40 4.91 nsXC5VLX50T 4.05 4.40 4.91 ns\nXC5VLX85 4.07 4.40 4.88 ns\nXC5VLX85T 4.07 4.40 4.88 nsXC5VLX110 4.11 4.44 4.92 ns\nXC5VLX110T 4.11 4.44 4.92 ns\nXC5VLX155 4.31 4.66 5.16 nsXC5VLX155T 4.31 4.66 5.16 ns\nXC5VLX220 N/A 4.85 5.29 ns\nXC5VLX220T N/A 4.85 5.29 nsXC5VLX330 N/A 5.00 5.44 ns\nXC5VLX330T N/A 5.00 5.44 ns\nXC5VSX35T 4.19 4.54 5.03 nsXC5VSX50T 4.20 4.54 5.02 ns\nXC5VSX95T N/A 4.68 5.14 ns\nXC5VSX240T N/A 5.07 5.51 nsXC5VTX150T N/A 4.51 4.95 ns\nXC5VTX240T N/A 4.71 5.14 ns\nXC5VFX30T 4.23 4.56 5.04 nsXC5VFX70T 4.22 4.54 5.02 ns\nXC5VFX100T 4.35 4.70 5.19 ns\nXC5VFX130T 4.49 4.86 5.40 nsXC5VFX200T N/A 5.04 5.55 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. PLL output jitter is included in the timing calculation.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 67Table  89: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with DCM and PLL\nin System-Synchronous Mode\nTICKOFDCM_PLL Global Clock and OUTFF with DCM and PLL XC5VLX20T N/A 2.45 2.84 ns\nXC5VLX30 2.25 2.48 2.84 nsXC5VLX30T 2.25 2.48 2.84 nsXC5VLX50 2.27 2.50 2.86 ns\nXC5VLX50T 2.27 2.50 2.86 ns\nXC5VLX85 2.33 2.55 2.91 nsXC5VLX85T 2.33 2.55 2.91 ns\nXC5VLX110 2.38 2.61 2.97 ns\nXC5VLX110T 2.38 2.61 2.97 nsXC5VLX155 2.43 2.66 3.01 ns\nXC5VLX155T 2.43 2.66 3.01 ns\nXC5VLX220 N/A 2.75 3.09 nsXC5VLX220T N/A 2.75 3.09 ns\nXC5VLX330 N/A 2.92 3.28 ns\nXC5VLX330T N/A 2.92 3.28 nsXC5VSX35T 2.36 2.59 2.94 ns\nXC5VSX50T 2.38 2.61 2.96 ns\nXC5VSX95T N/A 2.56 2.91 nsXC5VSX240T N/A 2.92 3.27 ns\nXC5VTX150T N/A 2.69 3.06 ns\nXC5VTX240T N/A 2.70 3.06 nsXC5VFX30T 2.47 2.74 3.11 ns\nXC5VFX70T 2.40 2.66 3.03 ns\nXC5VFX100T 2.25 2.51 2.91 nsXC5VFX130T 2.32 2.59 2.98 ns\nXC5VFX200T N/A 2.79 3.18 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. DCM and PLL output jitter are already included in the timing calculation.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 68Table  90: Global Clock Input to Output Delay With DCM and PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with DCM and PLL\nin Source-Synchronous Mode\nTICKOFDCM0_PLL Global Clock and OUTFF with DCM and PLL XC5VLX20T N/A 3.66 4.11 ns\nXC5VLX30 3.37 3.63 4.06 nsXC5VLX30T 3.37 3.63 4.06 nsXC5VLX50 3.39 3.65 4.08 ns\nXC5VLX50T 3.39 3.65 4.08 ns\nXC5VLX85 3.52 3.78 4.20 nsXC5VLX85T 3.52 3.78 4.20 ns\nXC5VLX110 3.57 3.84 4.27 ns\nXC5VLX110T 3.57 3.84 4.27 nsXC5VLX155 3.83 4.10 4.53 ns\nXC5VLX155T 3.83 4.10 4.53 ns\nXC5VLX220 N/A 4.33 4.76 nsXC5VLX220T N/A 4.33 4.76 ns\nXC5VLX330 N/A 4.50 4.95 ns\nXC5VLX330T N/A 4.50 4.95 nsXC5VSX35T 3.55 3.81 4.24 ns\nXC5VSX50T 3.57 3.83 4.26 ns\nXC5VSX95T N/A 4.08 4.50 nsXC5VSX240T N/A 4.57 5.02 ns\nXC5VTX150T N/A 3.99 4.42 ns\nXC5VTX240T N/A 4.22 4.65 nsXC5VFX30T 3.66 3.97 4.41 ns\nXC5VFX70T 3.59 3.88 4.32 ns\nXC5VFX100T 3.74 4.02 4.44 nsXC5VFX130T 3.91 4.21 4.65 ns\nXC5VFX200T N/A 4.52 4.94 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. DCM and PLL output jitter are already included in the timing calculation.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 69Virtex-5 Device Pin-to-Pin  Input Parameter Guidelines\nAll devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are \nlisted in Table 91 . Values are expressed in nanoseconds unless otherwise noted.\nTable  91: Global Clock Setup and Hold Without DCM or PLL\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) \nTPSFD / TPHFD Full Delay (Legacy Delay or Default Delay)\nGlobal Clock and IFF(2) without DCM or PLLXC5VLX20T N/A 1.63\n–0.411.86\n–0.41ns\nXC5VLX30 1.49\n–0.351.60\n–0.351.77\n–0.35ns\nXC5VLX30T 1.49\n–0.351.60\n–0.351.76\n–0.35ns\nXC5VLX50 1.48\n–0.301.59\n–0.301.76\n–0.30ns\nXC5VLX50T 1.48\n–0.301.59\n–0.301.76\n–0.30ns\nXC5VLX85 1.75\n–0.491.89\n–0.492.09\n–0.49ns\nXC5VLX85T 1.75\n–0.491.89\n–0.492.09\n–0.49ns\nXC5VLX110 1.74\n–0.431.88\n–0.432.09\n–0.43ns\nXC5VLX110T 1.73\n–0.431.88\n–0.432.09\n–0.43ns\nXC5VLX155 2.06\n–0.502.36\n–0.502.78\n–0.49ns\nXC5VLX155T 2.06\n–0.502.36\n–0.502.78\n–0.49ns\nXC5VLX220 N/A 2.57\n–0.742.86\n–0.74ns\nXC5VLX220T N/A 2.57\n–0.742.86\n–0.74ns\nXC5VLX330 N/A 2.55\n–0.562.85\n–0.56ns\nXC5VLX330T N/A 2.57\n–0.562.86\n–0.56ns\nXC5VSX35T 1.47\n–0.161.59\n–0.161.76\n–0.16ns\nXC5VSX50T 1.62\n–0.311.74\n–0.311.93\n–0.31ns\nXC5VSX95T N/A 2.10\n–0.442.32\n–0.44ns\nXC5VSX240T N/A 2.01\n0.182.28\n0.18ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 70TPSFD / TPHFD Full Delay (Legacy Delay or Default Delay)\nGlobal Clock and IFF(2) without DCM or PLLXC5VTX150T N/A 2.35\n–0.822.59\n–0.82ns\nXC5VTX240T N/A 2.59\n–0.852.87\n–0.85ns\nXC5VFX30T 2.05\n–0.272.25\n–0.272.57\n–0.27ns\nXC5VFX70T 1.85\n–0.302.06\n–0.302.35\n–0.30ns\nXC5VFX100T 2.20\n–0.422.38\n–0.422.66\n–0.42ns\nXC5VFX130T 2.33\n–0.552.59\n–0.542.95\n–0.54ns\nXC5VFX200T N/A 2.52\n–0.432.81\n–0.43ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input Flip-Flop or Latch\n3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case ", but if a "0" \nis listed, there is no positive hold time.Table  91: Global Clock Setup and Hold Without DCM or PLL (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 71 Table  92: Global Clock Setup and Hold With DCM in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) \nTPSDCM / TPHDCM No Delay Global Clock and IFF(2) with DCM in \nSystem-Synchronous Mode XC5VLX20T N/A 1.47\n–0.561.59\n–0.56ns\nXC5VLX30 1.53\n–0.501.70\n–0.501.88\n–0.50ns\nXC5VLX30T 1.53\n–0.501.70\n–0.501.88\n–0.50ns\nXC5VLX50 1.52\n–0.481.68\n–0.481.86\n–0.48ns\nXC5VLX50T 1.52\n–0.481.68\n–0.481.86\n–0.48ns\nXC5VLX85 1.58\n–0.431.76\n–0.431.95\n–0.43ns\nXC5VLX85T 1.57\n–0.431.76\n–0.431.95\n–0.43ns\nXC5VLX110 1.58\n–0.371.76\n–0.371.95\n–0.37ns\nXC5VLX110T 1.58\n–0.371.76\n–0.371.95\n–0.37ns\nXC5VLX155 2.02\n–0.322.16\n–0.322.38\n–0.32ns\nXC5VLX155T 2.02\n–0.322.16\n–0.322.38\n–0.32ns\nXC5VLX220 N/A 2.17\n–0.272.44\n–0.27ns\nXC5VLX220T N/A 2.17\n–0.272.44\n–0.27ns\nXC5VLX330 N/A 2.17\n–0.102.44\n–0.10ns\nXC5VLX330T N/A 2.17\n–0.102.44\n–0.10ns\nXC5VSX35T 1.60\n–0.391.78\n–0.391.98\n–0.39ns\nXC5VSX50T 1.58\n–0.371.76\n–0.371.95\n–0.37ns\nXC5VSX95T N/A 2.34\n–0.412.35\n–0.41ns\nXC5VSX240T N/A 2.25\n–0.102.54\n–0.10ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 72TPSDCM / TPHDCM No Delay Global Clock and IFF(2) with DCM in \nSystem-Synchronous Mode XC5VTX150T N/A 1.85\n–0.332.05\n–0.33ns\nXC5VTX240T N/A 2.11\n–0.322.35\n–0.32ns\nXC5VFX30T 1.80\n–0.281.89\n–0.282.02\n–0.28ns\nXC5VFX70T 1.76\n–0.361.86\n–0.361.98\n–0.36ns\nXC5VFX100T 2.27\n–0.512.35\n–0.512.49\n–0.49ns\nXC5VFX130T 2.33\n–0.432.48\n–0.432.72\n–0.42ns\nXC5VFX200T N/A 2.30\n–0.232.43\n–0.21ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitt er.\n2. IFF = Input Flip-Flop or Latch \n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.Table  92: Global Clock Setup and Hold With DCM in System-Synchronous Mode (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 73 Table  93: Global Clock Setup and Hold With DCM in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) \nTPSDCM0 / TPHDCM0 No Delay Global Clock and IFF(2) with DCM in \nSource-Synchronous Mode XC5VLX20T N/A 0.12\n0.640.14\n0.72ns\nXC5VLX30 0.27\n0.620.27\n0.620.27\n0.66ns\nXC5VLX30T 0.27\n0.620.27\n0.620.27\n0.66ns\nXC5VLX50 0.26\n0.640.26\n0.640.26\n0.68ns\nXC5VLX50T 0.25\n0.640.26\n0.640.26\n0.68ns\nXC5VLX85 0.23\n0.760.24\n0.760.24\n0.80ns\nXC5VLX85T 0.23\n0.760.24\n0.760.24\n0.80ns\nXC5VLX110 0.23\n0.820.24\n0.820.24\n0.87ns\nXC5VLX110T 0.23\n0.820.24\n0.820.24\n0.87ns\nXC5VLX155 0.12\n1.080.14\n1.080.16\n1.13ns\nXC5VLX155T 0.12\n1.080.14\n1.080.16\n1.13ns\nXC5VLX220 N/A 0.21\n1.310.22\n1.36ns\nXC5VLX220T N/A 0.21\n1.310.22\n1.36ns\nXC5VLX330 N/A 0.21\n1.480.22\n1.55ns\nXC5VLX330T N/A 0.21\n1.480.22\n1.55ns\nXC5VSX35T 0.25\n0.800.27\n0.800.270.84ns\nXC5VSX50T 0.24\n0.820.25\n0.820.25\n0.86ns\nXC5VSX95T N/A 0.24\n1.060.24\n1.11ns\nXC5VSX240T N/A 0.20\n1.550.21\n1.62ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 74TPSDCM0 / TPHDCM0 No Delay Global Clock and IFF(2) with DCM in \nSource-Synchronous Mode XC5VTX150T N/A 0.25\n0.970.25\n1.03ns\nXC5VTX240T N/A 0.24\n1.200.24\n1.26ns\nXC5VFX30T 0.16\n0.910.18\n0.950.19\n1.01ns\nXC5VFX70T 0.13\n0.830.14\n0.860.14\n0.92ns\nXC5VFX100T 0.21\n0.980.21\n1.000.21\n1.05ns\nXC5VFX130T 0.19\n1.150.21\n1.190.24\n1.25ns\nXC5VFX200T N/A 0.14\n1.500.16\n1.55ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitt er.\n2. IFF = Input Flip-Flop or Latch \n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.Table  93: Global Clock Setup and Hold With DCM in Source-Synchronous Mode (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 75 Table  94: Global Clock Setup and Hold With PLL in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) \nTPSPLL / TPHPLL No Delay Global Clock and IFF(2) with PLL in \nSystem-Synchronous ModeXC5VLX20T N/A 1.74\n–0.822.02\n–0.82ns\nXC5VLX30 1.53\n–0.801.68\n–0.801.90\n–0.79ns\nXC5VLX30T 1.52\n–0.801.68\n–0.801.90\n–0.79ns\nXC5VLX50 1.50\n–0.641.65\n–0.631.89\n–0.62ns\nXC5VLX50T 1.50\n–0.641.65\n–0.631.89\n–0.62ns\nXC5VLX85 1.83\n–0.631.95\n–0.622.09\n–0.61ns\nXC5VLX85T 1.83\n–0.631.95\n–0.622.09\n–0.61ns\nXC5VLX110 1.83\n–0.581.96\n–0.572.10\n–0.57ns\nXC5VLX110T 1.83\n–0.581.96\n–0.572.10\n–0.57ns\nXC5VLX155 1.91\n–0.492.09\n–0.492.37\n–0.47ns\nXC5VLX155T 1.91\n–0.492.09\n–0.492.37\n–0.47ns\nXC5VLX220 N/A 1.93\n–0.362.09\n–0.36ns\nXC5VLX220T N/A 1.93\n–0.362.09\n–0.36ns\nXC5VLX330 N/A 2.09\n–0.212.33\n–0.21ns\nXC5VLX330T N/A 2.12\n–0.212.34\n–0.21ns\nXC5VSX35T 1.82\n–0.822.02\n–0.822.33\n–0.82ns\nXC5VSX50T 1.96\n–0.722.07\n–0.722.20\n–0.72ns\nXC5VSX95T N/A 2.17\n–0.802.35\n–0.79ns\nXC5VSX240T N/A 2.11\n–0.142.33\n–0.14ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 76TPSPLL / TPHPLL No Delay Global Clock and IFF(2) with PLL in \nSystem-Synchronous ModeXC5VTX150T N/A 1.82\n–0.561.95\n–0.56ns\nXC5VTX240T N/A 2.05\n–0.432.26\n–0.43ns\nXC5VFX30T 1.82\n–0.401.93\n–0.402.09\n–0.40ns\nXC5VFX70T 1.79\n–0.301.90\n–0.302.07\n–0.30ns\nXC5VFX100T 1.81\n–0.431.91\n–0.402.09\n–0.38ns\nXC5VFX130T 1.79\n–0.291.95\n–0.282.14\n–0.24ns\nXC5VFX200T N/A 2.06\n–0.142.29\n–0.14ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 j itter.\n2. IFF = Input Flip-Flop or Latch.\n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.Table  94: Global Clock Setup and Hold With PLL in System-Synchronous Mode (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 77 Table  95: Global Clock Setup and Hold With PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) \nTPSPLL0 / TPHPLL0 No Delay Global Clock and IFF(2) with PLL in \nSource-Synchronous ModeXC5VLX20T N/A –0.26\n1.21–0.25\n1.40ns\nXC5VLX30 –0.33\n1.13–0.33\n1.22–0.33\n1.34ns\nXC5VLX30T –0.33\n1.13–0.33\n1.22–0.33\n1.34ns\nXC5VLX50 –0.24\n1.21–0.24\n1.30–0.23\n1.42ns\nXC5VLX50T –0.24\n1.21–0.24\n1.30–0.23\n1.42ns\nXC5VLX85 –0.25\n1.23–0.23\n1.30–0.22\n1.39ns\nXC5VLX85T –0.25\n1.23–0.23\n1.30–0.22\n1.39ns\nXC5VLX110 –0.26\n1.27–0.24\n1.34–0.23\n1.43ns\nXC5VLX110T –0.26\n1.27–0.25\n1.34–0.23\n1.43ns\nXC5VLX155 –0.15\n1.48–0.12\n1.56–0.10\n1.67ns\nXC5VLX155T –0.16\n1.48–0.12\n1.56–0.10\n1.67ns\nXC5VLX220 N/A –0.34\n1.75–0.30\n1.80ns\nXC5VLX220T N/A –0.34\n1.75–0.31\n1.80ns\nXC5VLX330 N/A –0.34\n1.90–0.30\n1.95ns\nXC5VLX330T N/A –0.34\n1.90–0.30\n1.95ns\nXC5VSX35T –0.19\n1.36–0.18\n1.44–0.16\n1.54ns\nXC5VSX50T –0.27\n1.37–0.26\n1.44–0.25\n1.53ns\nXC5VSX95T N/A –0.26\n1.58–0.24\n1.65ns\nXC5VSX240T N/A –0.35\n1.97–0.31\n2.02ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 78TPSPLL0 / TPHPLL0 No Delay Global Clock and IFF(2) with PLL in \nSource-Synchronous ModeXC5VTX150T N/A –0.31\n1.41–0.29\n1.47ns\nXC5VTX240T N/A –0.31\n1.61–0.29\n1.66ns\nXC5VFX30T –0.10\n1.40–0.09\n1.46–0.08\n1.55ns\nXC5VFX70T –0.12\n1.38–0.10\n1.44–0.09\n1.53ns\nXC5VFX100T –0.18\n1.51–0.18\n1.60–0.18\n1.71ns\nXC5VFX130T –0.12\n1.66–0.11\n1.76–0.09\n1.92ns\nXC5VFX200T N/A –0.12\n1.94–0.10\n2.06ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 j itter.\n2. IFF = Input Flip-Flop or Latch.\n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.Table  95: Global Clock Setup and Hold With PLL in Source-Synchronous Mode (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 79Table  96: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) \nTPSDCMPLL / \nTPHDCMPLLNo Delay Global Clock and IFF(2) with \nDCM and PLL in System-Synchronous Mode XC5VLX20T N/A 1.67\n–0.641.78\n–0.64ns\nXC5VLX30 1.72\n–0.581.89\n–0.582.07\n–0.58ns\nXC5VLX30T 1.72\n–0.581.89\n–0.582.06\n–0.58ns\nXC5VLX50 1.69\n–0.561.86\n–0.562.04\n–0.56ns\nXC5VLX50T 1.69\n–0.561.86\n–0.562.04\n–0.56ns\nXC5VLX85 1.74\n–0.511.93\n–0.512.13\n–0.51ns\nXC5VLX85T 1.74\n–0.511.93\n–0.512.13\n–0.51ns\nXC5VLX110 1.73\n–0.451.93\n–0.452.13\n–0.45ns\nXC5VLX110T 1.73\n–0.451.93\n–0.452.13\n–0.45ns\nXC5VLX155 2.14\n–0.402.31\n–0.402.55\n–0.40ns\nXC5VLX155T 2.14\n–0.402.31\n–0.402.55\n–0.40ns\nXC5VLX220 N/A 2.32\n–0.352.61\n–0.35ns\nXC5VLX220T N/A 2.32\n–0.352.61\n–0.35ns\nXC5VLX330 N/A 2.29\n–0.182.60\n–0.18ns\nXC5VLX330T N/A 2.32\n–0.182.61\n–0.18ns\nXC5VSX35T 1.78\n–0.471.97\n–0.472.16\n–0.47ns\nXC5VSX50T 1.76\n–0.451.94\n–0.452.14\n–0.45ns\nXC5VSX95T N/A 2.51\n–0.492.53\n–0.49ns\nXC5VSX240T N/A 2.39\n–0.182.70\n–0.18ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 80TPSDCMPLL / \nTPHDCMPLLNo Delay Global Clock and IFF(2) with \nDCM and PLL in System-Synchronous Mode XC5VTX150T N/A 2.00\n–0.412.22\n–0.41ns\nXC5VTX240T N/A 2.25\n–0.402.51\n–0.40ns\nXC5VFX30T 1.97\n–0.362.08\n–0.362.21\n–0.36ns\nXC5VFX70T 1.92\n–0.442.03\n–0.442.16\n–0.44ns\nXC5VFX100T 2.40\n–0.592.51\n–0.592.66\n–0.58ns\nXC5VFX130T 2.46\n–0.512.64\n–0.512.89\n–0.51ns\nXC5VFX200T N/A 2.44\n–0.312.59\n–0.30ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include CMT jitter; D CM CLK0 \ndriving PLL, PLL CLKOUT0 driving BUFG.\n2. IFF = Input Flip-Flop or Latch.\n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.Table  96: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 81Table  97: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nExample Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin,(1) Using DCM, PLL, and Global Clock Buffer. For \nsituations where clock and data inputs conform to different st andards, adjust the setup and hold values accordingly using the v alues \nshown in IOB Switching Characteristics, page 32 .\nTPSDCMPLL_0 /\nTPHDCMPLL_0No Delay Global Clock and IFF(2) with DCM and \nPLL in Source-Synchronous ModeXC5VLX20T N/A 0.32\n0.560.33\n0.63ns\nXC5VLX30 0.45\n0.540.46\n0.540.46\n0.57ns\nXC5VLX30T 0.45\n0.540.46\n0.540.46\n0.57ns\nXC5VLX50 0.43\n0.560.44\n0.560.44\n0.59ns\nXC5VLX50T 0.43\n0.560.44\n0.560.44\n0.59ns\nXC5VLX85 0.40\n0.680.42\n0.680.42\n0.71ns\nXC5VLX85T 0.39\n0.680.42\n0.680.42\n0.71ns\nXC5VLX110 0.38\n0.740.41\n0.740.41\n0.78ns\nXC5VLX110T 0.38\n0.740.41\n0.740.41\n0.78ns\nXC5VLX155 0.24\n1.000.29\n1.000.33\n1.04ns\nXC5VLX155T 0.24\n1.000.29\n1.000.33\n1.04ns\nXC5VLX220 N/A 0.36\n1.230.38\n1.27ns\nXC5VLX220T N/A 0.36\n1.230.38\n1.27ns\nXC5VLX330 N/A 0.34\n1.400.37\n1.46ns\nXC5VLX330T N/A 0.36\n1.400.38\n1.46ns\nXC5VSX35T 0.44\n0.720.46\n0.720.460.75ns\nXC5VSX50T 0.41\n0.740.43\n0.740.43\n0.77ns\nXC5VSX95T N/A 0.41\n0.980.41\n1.02ns\nXC5VSX240T N/A 0.35\n1.470.38\n1.53ns\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 82TPSDCMPLL_0 /\nTPHDCMPLL_0No Delay Global Clock and IFF(2) with DCM and \nPLL in Source-Synchronous ModeXC5VTX150T N/A 0.40\n0.890.40\n0.94ns\nXC5VTX240T N/A 0.38\n1.120.39\n1.17ns\nXC5VFX30T 0.34\n0.830.36\n0.870.37\n0.92ns\nXC5VFX70T 0.29\n0.750.32\n0.780.32\n0.83ns\nXC5VFX100T 0.35\n0.900.35\n0.920.35\n0.96ns\nXC5VFX130T 0.33\n1.070.37\n1.110.41\n1.16ns\nXC5VFX200T N/A 0.29\n1.420.33\n1.46ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using th e fine-phase \nadjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these measurements.\n2. IFF = Input Flip-Flop.Table  97: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 83Source-Synchronous Switching Characteristics\nThe parameters in this section provide the necessary va lues for calculating timing budgets for Virtex-5 FPGA \nsource-synchronous transmitter and receiver data-valid windows.\nTable  98: Duty Cycle Distortion and Clock-Tree Skew\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nTDCD_CLK Global Clock Tree Du ty Cycle Distortion(1) All 0.12 0.12 0.12 ns\nTCKSKEW Global Clock Tree Skew(2)XC5VLX20T N/A 0.24 0.25 ns\nXC5VLX30 0.21 0.22 0.22 nsXC5VLX30T 0.21 0.22 0.22 ns\nXC5VLX50 0.26 0.27 0.28 ns\nXC5VLX50T 0.26 0.27 0.28 nsXC5VLX85 0.42 0.43 0.45 ns\nXC5VLX85T 0.42 0.43 0.45 ns\nXC5VLX110 0.48 0.50 0.51 nsXC5VLX110T 0.48 0.50 0.51 ns\nXC5VLX155 0.82 0.85 0.88 ns\nXC5VLX155T 0.82 0.85 0.88 nsXC5VLX220 N/A 1.07 1.10 ns\nXC5VLX220T N/A 1.07 1.10 ns\nXC5VLX330 N/A 1.25 1.29 nsXC5VLX330T N/A 1.25 1.29 ns\nXC5VSX35T 0.38 0.39 0.39 ns\nXC5VSX50T 0.43 0.44 0.45 nsXC5VSX95T N/A 0.72 0.74 ns\nXC5VSX240T N/A 1.32 1.36 ns\nXC5VTX150T N/A 0.70 0.73 nsXC5VTX240T N/A 0.97 1.00 ns\nXC5VFX30T 0.34 0.35 0.35 ns\nXC5VFX70T 0.41 0.42 0.43 nsXC5VFX100T 0.82 0.84 0.86 ns\nXC5VFX130T 0.82 0.84 0.86 ns\nXC5VFX200T N/A 1.24 1.29 ns\nT\nDCD_BUFIO I/O clock tree duty cycle distortion All 0.10 0.10 0.10 ns\nTBUFIOSKEW I/O clock tree skew across one clock region All 0.07 0.07 0.08 ns\nTDCD_BUFR Regional clock tree duty cycle distortion All 0.25 0.25 0.25 ns\nNotes: \n1. These parameters represent the worst-case  duty cycle distortion observable at the pi ns of the device using LVDS output buffer s. For cases \nwhere other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical \nrise/fall times. \n2. The TCKSKEW  value represents the worst-case clock-tree skew observable  between sequential I/O elements. Significantly less clock-tree \nskew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor \nand Timing Analyzer tools to evaluate clock skew specific to the application.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 84Table  99: Package Skew\nSymbol Description Device Package Value Units\nTPKGSKEW Package Skew(1)XC5VLX20T FF323 131 ps\nXC5VLX30FF324 80 ps\nFF676 142 ps\nXC5VLX30TFF323 127 ps\nFF665 93 ps\nXC5VLX50FF324 80 ps\nFF676 142 ps\nFF1153 175 ps\nXC5VLX50TFF665 93 ps\nFF1136 162 ps\nXC5VLX85FF676 142 ps\nFF1153 174 ps\nXC5VLX85T FF1136 164 ps\nXC5VLX110FF676 142 ps\nFF1153 173 psFF1760 190 ps\nXC5VLX110TFF1136 163 ps\nFF1738 171 ps\nXC5VLX155FF1153 161 ps\nFF1760 181 ps\nXC5VLX155TFF1136 147 ps\nFF1738 174 ps\nXC5VLX220 FF1760 178 ps\nXC5VLX220T FF1738 156 ps\nXC5VLX330 FF1760 177 psXC5VLX330T FF1738 155 ps\nXC5VSX35T FF665 103 ps\nXC5VSX50TFF665 103 ps\nFF1136 157 ps\nXC5VSX95T FF1136 176 ps\nXC5VSX240T FF1738 161 psXC5VTX150T FF1156 ps\nXC5VTX150T FF1759 157 ps\nXC5VTX240T FF1759 157 psXC5VFX30T FF665 102 ps\nXC5VFX70TFF665 102 ps\nFF1136 153 ps\nXC5VFX100TFF1136 144 ps\nFF1738 172 ps\nXC5VFX130T FF1738 181 psXC5VFX200T FF1738 164 ps\nNotes: \n1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest  flight time \nfrom Pad to Ball (7.0 ps per mm).\n2. Package trace length information is available for these device/package combinations. This information can be used to deskew t he package.\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 85Revision History\nThe following table shows the revision history for this document.Table  100: Sample Window\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1\nTSAMP Sampling Error at Receiver Pins(1)All 450 500 550 ps\nTSAMP_BUFIO Sampling Error at Receiver Pins using BUFIO(2) All 350 400 450 ps\nNotes: \n1. This parameter indicates the total sampling error of Virtex-5 FPGA DDR input registers across voltage, temperature, and proce ss. The \ncharacterization methodology uses the DCM to capture the DDR input registers’ edges of operation. These measurements include:- CLK0 DCM jitter - DCM accuracy (phase offset)- DCM phase shift resolutionThese measurements do not include package or clock tree skew.\n2. This parameter indicates the total sampling error of Virtex-5 FPGA DDR input registers across voltage, temperature, and proce ss. The \ncharacterization methodology uses the BUFI O clock network and IODELAY to capture th e DDR input registers’ edges of operation. T hese \nmeasurements do not include package or clock tree skew.\nTable  101: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nData Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO\nTPSCS /TPHCS Setup/Hold of I/O clock –0.56\n1.59–0.54\n1.72–0.54\n1.91ns\nPin-to-Pin Clock-to -Out Using BUFIO\nTICKOFCS Clock-to-Out of I/O clock 4.42 4.82 5.40 ns\nDate Version Revision\n04/14/06 1.0 Initial Xilinx release.05/12/06 1.1 \x81 First version posted to the Xilinx website. Minor typographical edits. Revised design software version on \npage 30 . \n\x81 Revised T\nIDELAYRESOLUTION  in Table 64, page 44 . \n\x81 Revised TDSPCKO in Table 69, page 48 .\n05/24/06 1.2 Added register-to-register parameters to Table 52 .\n08/04/06 1.3 \x81 Added VDRINT , VDRI, and CIN values to Table 3 . \n\x81 Added HSTL_I_12 and LVCMOS12 to Table 7  and renumbered the notes. \n\x81 Removed pin-to-pin performance (Table 12). Updated and added values to register-register \nperformance Table 52  (was Table 13). \n\x81 Added values to Table 53 . \n\x81 Updated the speed specification version above Table 54 . \n\x81 Added to Table 56  the I/O standards: HSTL_II_T_DCI, HSTL_II_T_DCI_18, SSTL2_II_T_DCI, and \nSSTL18_II_T_DCI. \n\x81 Revised FMAX values in Table 68 , and RDWR_B Setup/Hold values in Table 70 . \n\x81I n  Table 74 , changed FVCOMAX , removed TLOCKMIN , and revised TLOCKMAX values, also removed note \npointing to Architecture Wizard. \n\x81 Removed Note 2 on Table 88 .\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 8609/06/06 2.0 \x81 Added new sections for LXT devices and added LX T devices to the appropriate tables. The addition of \nthe GTP_DUAL Tile Specifications  required the tables to be renumbered.\n\x81 Changed maximum VIN values in Table 1  and Table 2 .\n\x81 Updated values and added Tj= 85°C to Table 4, page 3 .\n\x81 Revised the cascade block RAM Memory, page 28  section in Table 52  to 64K with new I/O delays. \n\x81 Revised the setup and hold times in Table 60, page 40 .\n\x81 Added FMAX_CASCADE  to Table 68, page 47 .\n\x81 Revised FFXLFMSMAX  and FCLKINLFFXMSMAX  in Table 76, page 57 .\n10/13/06 2.1 \x81 Added System Moni tor parameters. Added XC5VLX85T to appropriate tables.\n\x81 Revised Table 28  including notes. Added Table 29 , and Figure 3  and Figure 4 .\n\x81 Added Table 48, page 25 : RocketIO CRC block.\n\x81 Revised design software version and Table 54  on page 30 . \n\x81 Updated ILOGIC Switching Characteristics, page 40\n\x81 Updated FMAX_ECC  in Table 68, page 47 .\n\x81 Changed hold times for TSMDCCK / TSMCCKD  and TBPIDCC /TBPICCD  in Table 70, page 51 .\n\x81 Revised TFBDELAY , FOUTMIN , FOUTMAX , and FINJITTER  Table 74, page 55 .\n\x81 Revised T a b l e7 6 ,  p a g e5 7 .\n01/05/07 2.2 \x81 Added IIN to Table 2 . Added XC5VLX220T to appropriate tables.\n\x81 Added LVDCI33, LVDCI2 5, LVDCI18, LVDCI15 to Table 7 .\n\x81 Update the symbols in the GTP Transceiver Table 24 , Table 25 , and Table 26 .\n\x81 Add values for -1 speed grade in Table 30, page 16 .\n\x81 Added SFI-4.1 values to Table 53, page 29 .\n\x81 Removed -3 speed grade from available LX220 device list in Table 54, page 30 .\n\x81 Added maximum frequency to Table 72  and Table 73, page 54 .\n\x81I n  Table 76, page 57  changed the all the CLKDV, CLKFX, and CLKFX180 Min values and the CLKIN \nMin values in the Input Clocks (High Frequency Mode) section.\n\x81 Added values to Table 79  and T a b l e8 0 ,  p a g e6 0 .Date Version Revision\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 8702/02/07 3.0 \x81 Added XC5VSX35T, XC5VSX50T, and SX5VSX95T devices to appropriate tables.\n\x81 Revised the IRPU values in Table 3, page 2 .\n\x81 Revised the ICCAUXQ  values in Table 4, page 3 .\n\x81 Added values to Table 5, page 6 .\n\x81 Minor added notes and changed descriptions in Table 25, page 13  and Table 26, page 13 .\n\x81 Revised the SFI-4.1 (SDR LVDS Interface) -1 values in Table 53, page 29 .\n\x81 Revised gain error, bipolar gain error, and event conversion time in T a b l e5 1 ,  p a g e2 6\n\x81 Changed the design software version that matches this data sheet above Table 54  on page 30 . \n\x81I n  Switching Characteristics , the following values are revised:\n\x81 LVCMOS25, Fast, 12 mA in Table 56, page 32 . \n\x81 Setup and Hold and TICKQ in Table 60, page 40 . \n\x81TOCKQ  in Table 61, page 41 . \n\x81 Sequential delay values in Table 63, page 43 . \n\x81TCXB, TCEO, and TDICK in Table 65, page 44 . \n\x81TRCKO_DO , TRCKO_POINTERS , TRCKO_ECCR , TRCKO_ECC , TRCCK_ADDR , TRDCK_DI , TRDCK_DI_ECC , \nTRCCK_WREN , and TRCO_FLAGS  in Table 68, page 47 .\n\x81TDSPDCK_CC , TDSPCCK_{RSTAA, RSTBB} , TDSPCKO_{PP , CRYOUTP} , FMAX_MULT_NOMREG  and \nFMAX_MULT_NOMREG_PATDET  in Table 69, page 48 .\n\x81TBCCKO_O , and TBGCKO_O in Table 71, page 53 .\n\x81TBUFIOCKO_O  and FMAX in Table 72, page 53 .\n\x81TBRCKO_O  and TBRCKO_O_BYP  in Table 73, page 54 .\n\x81 Parameters in Table 74, page 55  including notes.\n\x81I n  Virtex-5 Device Pin-to-Pin Output Parameter Guidelines :\n\x81 Revised values in Table 84 , Table 85 , and Table 86 .\n\x81I n  Virtex-5 Device Pin-to-Pin  Input Parameter Guidelines :\n\x81 Clarified description in Table 91, page 69 .\n\x81 Revised values in Table 91 , Table 92 , and Table 93 .\n\x81 Removed duplicate TBUFR_MAX_FREQ  and TBUFIO_MAX_FREQ from Table 98 .\n\x81 Revised values in Table 101, page 85 .Date Version Revision\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 8805/18/07 3.1 \x81 Added typical values for n and r in Table 3 .\n\x81 Revised and added values to Table 4 .\n\x81 Revised standard I/O levels in Table 7 .\n\x81 Additions and updates to Table 26 , Table 28 , Table 29 , Table 30 , Table 48 , Table 32 , Table 33 , Table 34 , \nand Table 35 .\n\x81 Added Ethernet MAC Switching Characteristics, page 25 .\n\x81 Changed the design software version that matches this data sheet above Table 54  on page 30 .\n\x81 Added new section: I/O Standard Adjustment Measurement Methodology, page 37 .\n\x81I n  Switching Characteristics , the following values are revised:\n\x81 LVTTL, Slow and Fast, 2 mA, 4 mA, and 6 mA ( Table 56 ).\n\x81 LVCMOS33, Slow and Fast, 2 mA, 4 mA, and 6 mA ( Table 56 ).\n\x81 LVCMOS25, Slow and Fast, 2 mA and 4 mA, and Fast 12 mA ( Table 56 ).\n\x81 LVCMOS18, Slow and Fast, 2 mA, 4 mA, and 6 mA ( Table 56 ).\n\x81 LVCMOS15 and LVCMOS12, Slow and Fast, 2 mA ( Table 56 ).\n\x81TIDOCK  and TIDOCKD in Table 60 .\n\x81 Setup/Hold for Control Lines and Data Lines in Table 62 .\n\x81A d d  TIDELAYPAT_JIT  and revised TIDELAYRESOLUTION  in Table 64, page 44  and added Notes 1 and 2.\n\x81 Revised TRCK page 45  and removed TCKSR  Table 65, page 44 .\n\x81 Replaced TTWC with TMCP symbol in Table 66, page 46 .\n\x81 Revised TCECK  in Table 67 .\n\x81 Revised TRCKO_FLAGS  and TRDCK_DI_ECC  encode only in Table 68 .\n\x81 Revised Hold Times of Data/Control Pins to the Input Register Clock.\nSetup/Hold times of {PCIN, CARRYCASCIN, MULTSIGN IN} input to P register  CLK. Hold times of \nsome of the CE pins. Hold times of some of th e RST pins. Hold times of  {A, B} input to {P , \nCARRYOUT} output using multip lier and {ACIN, BCIN} input to  {P , CARRYOUT} output using \nmultiplier, CLK (AREG, BREG) to {P , CARRYOUT} output using multiplier, in Table 69 .\n\x81 Updated and added values to Table 70, page 51 .\n\x81 Revised -1 speed FMAX value in Table 72, page 53 .\n\x81 Added Note 4 to TLOCKMAX  and revised FINDUTY , FINMAX ,and FVCOMAX  in Table 74, page 55 .\n\x81 Added ± values to Table 79  and Table 80 . Changed TOUT_OFFSET  in Table 80 .\n\x81I n  Virtex-5 Device Pin-to-Pin Output Parameter Guidelines :\n\x81 Revised values in Table 84  through Table 90 .\n\x81I n  Virtex-5 Device Pin-to-Pin  Input Parameter Guidelines :\n\x81 Revised values in Table 91  through Table 97 .\n\x81I n  Source-Synchronous Swit ching Characteristics :\n\x81 Revised values in T a b l e9 8 ,  p a g e8 3 .\n\x81 Added package skew values to Table 99, page 84 .\n\x81 Revised values in Table 101, page 85 .\n06/15/07 3.2 \x81 Updated TSTG in Table 1 .\n\x81 Corrected VOH/VOL in Table 9  and T a b l e1 0 ,  p a g e8 . \n\x81 Changed the design software version that matches this data sheet above Table 54  on page 30 .\n\x81 Added Production Silicon and ISE Software Status, page 31 .\n\x81 Added TIODELAY_CLK_MAX  and revised TCKSR  in Table 64, page 44 .\n\x81I n  Virtex-5 Device Pin-to-Pin Output Parameter Guidelines : Revised values in Table 85  through \nTable 90 .\n\x81I n  Virtex-5 Device Pin-to-Pin Input Parameter Guidelines : Revised values in Table 92  through Table 97 .\n\x81 Corrected units to ns in Table 98, page 83 .Date Version Revision\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 8906/26/07 3.3 \x81 Added conditions to DVPPIN in Table 28, page 14 .\n\x81 Changed the FGTXMAX  symbol name to FGTPMAX .\n\x81 Updated GTP maximum line rates to 3.75 Gb/s in Table 30, page 16 . \n\x81 Updated maximum frequencies in T a b l e3 3 ,  p a g e1 7 .\n\x81 Added 3.75 Gb/s condition and changed maximum value of FGTX in Table 34, page 17 .\n\x81 Added 3.75 Gb/s sinusoidal jitter specification and changed maximum value of FGRX in Table 35, \npage 18 .\n\x81 Changed analog input common mode ranges in Table 51, page 26 .\n\x81 Changed TPKGSKEW values in T a b l e9 9 ,  p a g e8 4 .\n07/26/07 3.4 \x81 Added maximum value of IREF to Table 3, page 2 .\n\x81 Revised Table 54  and changed the design software version in Table 55  for production devices.\n\x81I n  Table 64, page 44 , added High Performance Mode to Note 2.\n\x81I n  Table 70, page 51 , revised description of TSMDCCK /TSMCCKD .\n\x81 Added Note 4 to TDUTYCYCRANGE_200_400  frequency range in Table 78, page 59 .\n\x81I n  Virtex-5 Device Pin-to-Pin Input Parameter Guidelines : Revised note 1 in Table 91  through Table 96 .\n09/27/07 3.5 \x81 Added IBATT value and Note 2 to Table 3 .\n\x81 Added DRP Clock Frequency  and Note 4 to Table 51 . Revised the typical and maximum values and \nunits for gain error and bipolar gain error.\n\x81 Removed unsupported XC5VSX95T -3 speed grade from Table 54  and Table 55 .\n\x81 Removed unsupported I/O standards (LVDS_33, LVDSEXT_33, and ULVDS_25) from Table 51 . Also \nupdated LVDSEXT, 2.5V in Table 59 .\n\x81 Added values to Dynamic Reconfiguration Port (DRP) for DCM and PLL Before and After DCLK  in \nTable 70 .\n\x81I n  Virtex-5 Device Pin-to-Pin Input Parameter Guidelines : Revised note 1 in Table 91  through Table 97 .\n11/05/07 3.6 \x81 Removed note 1 from Table 52, page 28 . FMAX of clock is not an applicable limitation.\n\x81 Revised DDR2 memory interface performance in T a b l e5 3 ,  p a g e2 9 .\n\x81 Revised Table 55  to add ISE 9.2i SP3 where applicable.\n\x81 Removed XC5VSX95T -3 speed grade support from applicable tables.\x81 Removed unsupported I/O standard (LVPECL_33) from Table 58  and added LVPECL_25.\n\x81 Added T\nSMCO  and TSMCKBY  to Table 70, page 51 .\n\x81 Revised note 3 in Table 76, page 57  and T a b l e7 7 ,  p a g e5 8 .\n\x81 Clarified notes in Table 87  to Table 90 , and Table 94  to Table 97 .\n\x81 Revised note 1 in Table 99 .\n12/11/07 3.7 \x81 Added new devices (XC5VLX20T, XC 5VLX155, and XC5VLX155T) throughout document.\n\x81 Removed -3 speed grade from XC5VSX95T device lists.\x81 Added Table 31, page 16 .\n\x81 Revised Virtex-5 Device Pin-to-Pin Output Parameter Guidelines  in Table 87  through Table 90 , and \nVirtex-5 Device Pin-to-Pin Input Parameter Guidelines  in Table 90  and Table 92  through Table 97 . Also \nrevised Note 1 on Table 92  through Table 97 .\n\x81 Revised Note 1 on Table 99 .\n02/05/08 3.8 \x81 Updated date on version 3.7. Other minor typographical edits.\n\x81 Updated the sentence: Xilinx does not specify the current or I/O behavior for other power-on sequences, \non page 6 .\n\x81 Added values and notes to Table 27, page 14 . Removed I\nCCINTQ  since it is included in Table 4, page 3 . \nCombined IVTTRXCQ  into IVTTRXQ  values.\n\x81 Revised TLLSKEW  values in Table 34, page 17 .\n\x81 Revised RXPPMTOL  values and note 1 in Table 35, page 18 .\n\x81 Revised -2 performance value for SPI-4.2 in Table 53, page 29 .\n\x81 Added TIODDO_T , TIODDO_IDATAIN , TIODDO_ODATAIN , and Note 3 to Table 64, page 44 .\n\x81 Split out the FMAX rows in Table 71  and the FOUTMAX rows in Table 74 , revised -2 value for smallest \ndevices in both tables.\n\x81 Added Table 75 : PLL in PMCD Mode Switching Characteristics, page 56 .\n\x81 Updated Table 4  and Table 84  to Table 98  to match speed grade designations listed in Table 54 .\n\x81 Revised Note 1 on Table 96  and Table 97 .Date Version Revision\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 9003/31/08 4.0 \x81 Added XC5VFX30T, XC5VFX70T, XC5VFX10 0T, XC5VFX130T, XC5VFX200T devices to appropriate \ntables.\n\x81 Updated Power-On Power Supply Requirements, page 6 .\n\x81 Added GTX_DUAL Tile Specifications  and PowerPC 440 Switching Characteristics sections. \n\x81 Corrected MGTAVCC in Table 24, page 13 .\n\x81 Updated MGTRREF in Table 26, page 13 . \n\x81 Changed the symbol names to FGTPTX  in Table 34  and FGTPRX  in Table 35 .\n\x81M o v e d  t h e  CRC Block Switching Characteristics  to T a b l e4 8 ,  p a g e2 5 .\n\x81 Added notes to Table 53 .\n\x81 Revised speed specification version to 1.59.\n04/25/08 4.1 \x81 Added XC5VSX240T to appropriate tables.\n\x81 Clarified maximum frequency descriptions in Table 68, page 47 .\n\x81 Added Maximum Readback Frequency (FRBCCK ) to SelectMAP Mode Programming Switching in \nTable 70 .\n\x81 Revised speed specification version to 1.60.\n05/09/08 4.2 \x81 Revised Ethernet MAC Switching Characteristics  and added Endpoint Block for PCI Express Designs \nSwitching Characteristics .\n\x81 Revised some VMEAS  values and added note 6 to T a b l e5 8 ,  p a g e3 7 . Added Figure 12, page 38  to \nOutput Delay Measurements . Revised some VMEAS  and RREF values and added note 4 to Table 59, \npage 38 .\n\x81 Reversed the order of th e setup/hold values for TPLLCCK_REL /TPLLCKC_REL  in T a b l e7 5 ,  p a g e5 6 .\n\x81 Added Package Skew values to Table 99, page 84 .\n05/15/08 4.3 \x81 Revised T a b l e1 2 ,  p a g e9 .\n06/12/08 4.4 \x81 Added values to some devices in Table 4 .\n\x81 Increased the maximum VIN in Table 28, page 14 .\n\x81 Revised VIDIFF and VISE in Table 29 , Figure 3 , and Figure 4, page 15 . Same change for GTX \ntransceivers in Table 41 , Figure 8 , and Figure 9, page 21 .\n\x81 Added values to Table 43 .\n\x81 Updated Table 54  and Table 55  with production status on some devices.\n\x81I n  Table 71 , revised TBCCK0_0 , TBGCK0_0 . In Table 73 , revised TBRCKO_O , and TBRCKO_O_BYP .\n\x81 Revised XC5VLX20T, XC5VLX155, XC5VLX155 T, XC5VFX30T, XC5VFX70T, XC5VFX100T, \nXC5VFX130T, and some XC5VSX240T values in Table 84  through Table 98 .\n06/18/08 4.5 \x81 Added values to Table 5 .\n06/26/08 4.6 \x81 Added values to Table 5 .\n\x81 Moved XC5VLX20T to production in Table 54  and Table 55 .\n\x81 Updated the FOUTMAX  in Table 74 .\n09/23/08 4.7 \x81 Added XC5VTX150T and XC5VTX 240T devices to appropriate tables.\n\x81 Added values to Table 4  and Table 5 .\n\x81 Updated data in Table 38 , Table 39 , Table 40 , Table 41 , Table 42 , Table 44 , Table 45 , Table 46 , and \nTable 47 .\n\x81 Moved XC5VLX20T to production in Table 54  and Table 55 .\n\x81 Added note 8 to Table 68, page 47 .\n\x81 Added note 1 to Table 74, page 55 .Date Version Revision\nVirtex-5 FPGA Data Sheet: DC and Switching Characteristics\nDS202 (v5.3) May 5, 2010 www.xilinx.com\nProduct Specification 91Notice of Disclaimer\nTHE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO  HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND\nCONDITIONS OF THE XILINX LIMITE D WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm . THIS LIMITED\nWARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE\nSPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO  CHANGE WITHOUT NOTICE.\nPRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE\nPERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVIC ES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES\nTHE POTENTIAL RISKS OF DEATH, PERSONAL INJURY , OR  PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL\nAPPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICAT IONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO\nAPPLICABLE LAWS AND REGULATIONS.12/02/08 4.8 \x81 Added IIN row to Absolute Maximum Ratings in T a b l e1 ,  p a g e1 .\n\x81I n  Table 32, page 16 , changed duty cycl e values for TDCREF  and added note 2.\n\x81 Changed Conditions for TPHASE  in T a b l e3 2 ,  p a g e1 6  and Table 44, page 22 .\n\x81I n  Table 35, page 18 , updated RXPPMTOL  values, updated note 1, and added note 2.\n\x81I n  Table 45, page 23 , updated parameters with separate FXT and TXT values.\n\x81I n  Table 46, page 23 , corrected units of TLLSKEW .\n\x81I n  Table 54, page 30 , updated SX240T, FXT, and TXT speed grade designations.\n\x81I n  Table 55, page 31 , updated SX240T and FXT rows.\n\x81I n  Table 58, page 37 , added LVCMOS, 1.2V row.\n\x81I n  Table 59, page 38 , corrected VMEAS  value for LVCMOS, 1.2V row.\n\x81I n  Table 80, page 60 , updated note 3 with sentence about global clock tree.\n12/19/08 4.9 \x81 Updated Table 5, page 6  with power-on current values for XC5VSX240T, XC5VTX150T, XC5VTX240T, \nXC5VFX100T, and XC5VFX200T devices.\n01/14/09 4.10 \x81 In Table 1, page 1 , changed note 2 to refer to UG112 for soldering guidelines.\n\x81I n  Table 54, page 30 , moved speed grades for the XC5VTX150T and XC5VTX240T devices to \nProduction.\n\x81I n  Table 55, page 31 , added the ISE software version for the XC5VTX150T and XC5VTX240T devices.\n\x81I n  Table 80, page 60 , moved the reference to the duty cycle distortion note to  apply to both \nTDUTY_CYC_DLL  and TDUTY_CYC_FX .\n02/06/09 5.0 \x81 Changed document classification from Advanc e Product Specification to Product Specification.\n\x81I n  Table 1, page 1 , changed VIN and added note 5.\n\x81I n  Table 5, page 6 , removed the Max columns and added note 2 about calculating the maximum startup \ncurrent.\n\x81I n  Table 74, page 55 , removed LX20T from second row of FOUTMAX .\n04/01/09 5.1 \x81 In Table 65, page 44 , changed “A – D input” to “AX – DX input” for the TDICK/TCKDI parameter.\n\x81I n  Table 74, page 55 , prepended “±” to all speed grade values for the TOUTDUTY  parameter.\n06/25/09 5.2 \x81 In Table 2, page 2 , added note 6.\n\x81I n  Table 11, page 9 , changed VCCAUX  to VCCO in note 1.\n05/05/10 5.3 Removed DVPPIN from the examples in Figure 2  and Figure 7 .\nIn Table 31 , changed “GTPDRPCLK” to “GTP DCLK (DRP  clock)” in the Description column. In Table 35 , \nadded table note 2 about RXPPMTOL .\nIn Table 41 , changed the maximum value of VISE to 1000 mV.\nIn Table 42 , changed the minimum PLL frequency (FGPLLMIN ) to 1.48 GHz for all three speed grades. In \nTable 43 , changed “GTXDRPCLK” to “GTX DCLK (DRP clock)” in the Description column. In Table 45 , \nremoved “2 byte or 4 byte interface” from the Conditions column for TRX and TTX. In Table 47 , added table \nnote 2 about RXPPMTOL .\nIn Table 51 , changed the maximum value of AIDD to 13 mA.\nIn Table 74 , updated description of TFBDELAY .Date Version Revision\n'}]
!==============================================================================!
### Component Summary: XC5VSX50T-3FF665C

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCINT (Internal Supply Voltage): 0.95V to 1.05V (Commercial), -40°C to +100°C (Industrial)
  - VCCAUX (Auxiliary Supply Voltage): 2.375V to 2.625V (Commercial and Industrial)
  - VCCO (Output Drivers Supply Voltage): 1.14V to 3.45V (Commercial and Industrial)
  
- **Current Ratings:**
  - Quiescent VCCINT Supply Current: 689 mA (Speed Grade -3)
  - Quiescent VCCO Supply Current: 2 mA (Speed Grade -3)
  - Quiescent VCCAUX Supply Current: 74 mA (Speed Grade -3)

- **Power Consumption:**
  - Typical Quiescent Supply Current: 689 mA (VCCINT), 2 mA (VCCO), 74 mA (VCCAUX)

- **Operating Temperature Range:**
  - Commercial: 0°C to +85°C
  - Industrial: -40°C to +100°C

- **Package Type:**
  - FF665 (Fine Pitch Ball Grid Array)

- **Special Features or Notes:**
  - Supports various I/O standards including LVTTL, LVCMOS, LVDS, and more.
  - Integrated DSP blocks for high-performance signal processing.
  - Configurable logic blocks and embedded memory.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

#### Description:
The **XC5VSX50T-3FF665C** is a member of the Xilinx Virtex-5 family of FPGAs (Field Programmable Gate Arrays). It is designed for high-performance applications requiring significant logic resources, high-speed I/O, and advanced signal processing capabilities. The device features a rich set of configurable logic blocks, DSP slices, and embedded memory, making it suitable for a wide range of applications.

#### Typical Applications:
- **Signal Processing:** The XC5VSX50T is ideal for applications that require high-speed data processing, such as digital signal processing (DSP) in telecommunications and audio/video processing.
- **Data Communication:** It supports various communication protocols and can be used in networking equipment, routers, and switches.
- **Embedded Systems:** The FPGA can be integrated into embedded systems for custom processing tasks, including image processing and machine learning applications.
- **Industrial Automation:** Its robustness and flexibility make it suitable for industrial control systems and automation solutions.

This FPGA is particularly well-suited for applications that demand high performance, flexibility, and the ability to handle complex algorithms in real-time.