{"RESET_CONFIG": {"data": [88, 3], "addr_w": [0], "addr_r": [128], "info": "Chip Reset and Configuration 8.5.1", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "IO_CONFIG": {"data": [24, 128], "addr_w": [1], "addr_r": [129], "info": "IO Configuration 8.5.2", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "ALM_SD_MASK": {"data": [255, 255], "addr_w": [2], "addr_r": [130], "info": "Lane Signal Detect Alarm Mask 8.5.3", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "ALM_CLK_MASK": {"data": [255, 255], "addr_w": [3], "addr_r": [131], "info": "Clock Alarms Mask 8.5.4", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "ALM_SD_DET": {"data": [0, 0], "addr_w": [4], "addr_r": [132], "info": "SERDES Loss of Signal Detection Alarms 8.5.5", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "ALM_SYSREF_DET": {"data": [0, 0], "addr_w": [5], "addr_r": [133], "info": "SYSREF Alignment Circuit Alarms 8.5.6", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "TEMP_PLLVOLT": {"data": [0, 0], "addr_w": [6], "addr_r": [134], "info": " Temperature Sensor and PLL Loop Voltage 8.5.7", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "PAGE_SET": {"data": [0, 0], "addr_w": [9], "addr_r": [137], "info": "Page Set ", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "SYSREF_ALIGN_R": {"data": [0, 0], "addr_w": [120], "addr_r": [248], "info": "SYSERF Align to r1 and r3 Count 8.5.9", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "SYSREF12_CNT": {"data": [0, 0], "addr_w": [121], "addr_r": [249], "info": "SYSREF Phase Count 1 and 2 8.5.10", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "SYSREF34_CNT": {"data": [0, 0], "addr_w": [122], "addr_r": [250], "info": "SYSREF Phase Count 3 and 4", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "VENDOR_VER": {"data": [0, 9], "addr_w": [127], "addr_r": [255], "info": "Vendor ID and Chip Version", "pre_w": [{"PAGE_SET": [0, 0]}], "pre_r": [{"PAGE_SET": [0, 0]}, {"IO_CONFIG": [24, 128]}]}, "MULTIDUC_CFG1": {"data": [2, 176], "addr_w": [10], "addr_r": [138], "info": "Multi-DUC Configuration (PAP, Interpolation) ", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "MULTIDUC_CFG2": {"data": [36, 2], "addr_w": [12], "addr_r": [140], "info": "Multi-DUC Configuration (Mixers) 8.5.14", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_FIFO": {"data": [128, 0], "addr_w": [13], "addr_r": [141], "info": "JESD FIFO Control 8.5.15", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "ALM_MASK1": {"data": [0, 255], "addr_w": [14], "addr_r": [142], "info": "Alarm Mask 1 8.5.16", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "ALM_MASK2": {"data": [255, 255], "addr_w": [15], "addr_r": [143], "info": "Alarm Mask 2 8.5.17", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "ALM_MASK3": {"data": [255, 255], "addr_w": [16], "addr_r": [144], "info": "Alarm Mask 3 8.5.18", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "ALM_MASK4": {"data": [255, 255], "addr_w": [17], "addr_r": [145], "info": "Alarm Mask 4 8.5.19", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_LN_SKEW": {"data": [0, 0], "addr_w": [18], "addr_r": [146], "info": "JESD Lane Skew 8.5.20", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "CMIX": {"data": [0, 0], "addr_w": [23], "addr_r": [151], "info": "CMIX Configuration", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "OUTSUM": {"data": [0, 0], "addr_w": [25], "addr_r": [153], "info": "Output Summation and Delay", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "PHASE_NCOAB": {"data": [0, 0], "addr_w": [28], "addr_r": [156], "info": "Phase offset for AB path NCO 8.5.23", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "PHASE_NCOCD": {"data": [0, 0], "addr_w": [29], "addr_r": [157], "info": "Phase offset for CD path NCO 8.5.24", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "FREQ_NCOAB1": {"data": [0, 0], "addr_w": [30], "addr_r": [158], "info": "0x1E-0x20 0x0000 FREQ_NCOAB Frequency for AB path NCO 8.5.25", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "FREQ_NCOAB2": {"data": [0, 0], "addr_w": [31], "addr_r": [159], "info": "FREQ_NCOAB", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "FREQ_NCOAB3": {"data": [0, 0], "addr_w": [32], "addr_r": [160], "info": "FREQ_NCOAB", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "FREQ_NCOCD1": {"data": [0, 0], "addr_w": [33], "addr_r": [161], "info": "0x21-0x23 0x0000 FREQ_NCOCD Frequency for CD path NCO 8.5.26", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "FREQ_NCOCD2": {"data": [0, 0], "addr_w": [34], "addr_r": [162], "info": "FREQ_NCOCD", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "FREQ_NCOCD3": {"data": [0, 0], "addr_w": [35], "addr_r": [163], "info": "FREQ_NCOCD", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "SYSREF_CLKDIV": {"data": [0, 16], "addr_w": [36], "addr_r": [164], "info": "SYSREF Use for Clock Divider 8.5.27", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "SERDES_CLK": {"data": [119, 0], "addr_w": [37], "addr_r": [165], "info": "Serdes Clock Control 8.5.28", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "SYNCSEL1": {"data": [17, 68], "addr_w": [39], "addr_r": [167], "info": "Sync Source Selection 8.5.29", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "SYNCSEL2": {"data": [0, 0], "addr_w": [40], "addr_r": [168], "info": "Sync Source Selection 8.5.30", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "PAP_GAIN_AB": {"data": [0, 0], "addr_w": [41], "addr_r": [169], "info": "PAP path AB Gain Attenuation Step 8.5.31", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "PAP_WAIT_AB": {"data": [0, 0], "addr_w": [42], "addr_r": [170], "info": "PAP path AB Wait Time at Gain = 0 8.5.32", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "PAP_GAIN_CD": {"data": [0, 0], "addr_w": [43], "addr_r": [171], "info": "PAP path CD Gain Attenuation Step 8.5.33", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "PAP_WAIT_CD": {"data": [0, 0], "addr_w": [44], "addr_r": [172], "info": "PAP path CD Wait Time at Gain = 0 8.5.34", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "PAP_CFG_AB": {"data": [31, 255], "addr_w": [45], "addr_r": [173], "info": "PAP path AB Configuration 8.5.35", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "PAP_CFG_CD": {"data": [31, 255], "addr_w": [46], "addr_r": [174], "info": "PAP path CD Configuration 8.5.36", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "SPIDAC_TEST1": {"data": [0, 0], "addr_w": [47], "addr_r": [175], "info": "Configuration for DAC SPI Constant 8.5.37", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "SPIDAC_TEST2": {"data": [0, 0], "addr_w": [48], "addr_r": [176], "info": "DAC SPI Constant 8.5.38", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "GAINAB": {"data": [4, 0], "addr_w": [50], "addr_r": [178], "info": "Gain for path AB 8.5.39", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "GAINCD": {"data": [4, 0], "addr_w": [51], "addr_r": [179], "info": "Gain for path CD 8.5.40", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ERR_CNT": {"data": [0, 0], "addr_w": [65], "addr_r": [193], "info": "JESD Error Counter", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ID1": {"data": [0, 68], "addr_w": [70], "addr_r": [198], "info": "JESD ID 1 8.5.42", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ID2": {"data": [25, 10], "addr_w": [71], "addr_r": [199], "info": "JESD ID 2 8.5.43", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ID3": {"data": [49, 195], "addr_w": [72], "addr_r": [200], "info": "JESD ID 3 and Subclass 8.5.44", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_LN_EN": {"data": [0, 3], "addr_w": [74], "addr_r": [202], "info": "JESD Lane Enable 8.5.45", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_RBD_F": {"data": [19, 0], "addr_w": [75], "addr_r": [203], "info": "JESD RBD Buffer and Frame Octets 8.5.46", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_K_L": {"data": [19, 3], "addr_w": [76], "addr_r": [204], "info": "JESD K and L Parameters 8.5.47", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_M_S": {"data": [1, 0], "addr_w": [77], "addr_r": [205], "info": "JESD M and S Parameters 8.5.48", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_N_HD_SCR": {"data": [15, 79], "addr_w": [78], "addr_r": [206], "info": "JESD N, HD and SCR Parameters 8.5.49", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_MATCH": {"data": [28, 193], "addr_w": [79], "addr_r": [207], "info": "JESD Character Match and Other 8.5.50", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_LINK_CFG": {"data": [0, 0], "addr_w": [80], "addr_r": [208], "info": "JESD Link Configuration Data 8.5.51", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_SYNC_REQ": {"data": [0, 255], "addr_w": [81], "addr_r": [209], "info": "JESD Sync Request 8.5.52", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ERR_OUT": {"data": [0, 255], "addr_w": [82], "addr_r": [210], "info": "JESD Error Output 8.5.53", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ILA_CFG1": {"data": [1, 0], "addr_w": [83], "addr_r": [211], "info": "JESD Configuration Value used for ILA", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ILA_CFG2": {"data": [142, 96], "addr_w": [84], "addr_r": [212], "info": "JESD Configuration Value used for ILA", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_SYSR_MODE": {"data": [0, 1], "addr_w": [92], "addr_r": [220], "info": "JESD SYSREF Mode", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_CROSSBAR1": {"data": [1, 35], "addr_w": [95], "addr_r": [223], "info": "JESD Crossbar Configuration 1 8.5.57", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_CROSSBAR2": {"data": [69, 103], "addr_w": [96], "addr_r": [224], "info": "JESD Crossbar Configuration 2 8.5.58", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ALM_L0": {"data": [0, 0], "addr_w": [100], "addr_r": [228], "info": "JESD Alarms for Lane 0 8.5.59", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ALM_L1": {"data": [0, 0], "addr_w": [101], "addr_r": [229], "info": "JESD Alarms for Lane 1 8.5.60", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ALM_L2": {"data": [0, 0], "addr_w": [102], "addr_r": [230], "info": "JESD Alarms for Lane 2 8.5.61", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ALM_L7": {"data": [0, 0], "addr_w": [107], "addr_r": [235], "info": "JESD Alarms for Lane 7 8.5.66", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ALM_L3": {"data": [0, 0], "addr_w": [103], "addr_r": [231], "info": "JESD Alarms for Lane 3 8.5.62", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ALM_L4": {"data": [0, 0], "addr_w": [104], "addr_r": [232], "info": "JESD Alarms for Lane 4 8.5.63", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ALM_L5": {"data": [0, 0], "addr_w": [105], "addr_r": [233], "info": "JESD Alarms for Lane 5 8.5.64", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "JESD_ALM_L6": {"data": [0, 0], "addr_w": [106], "addr_r": [234], "info": "JESD Alarms for Lane 6 8.5.65", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "ALM_SYSREF_PAP": {"data": [0, 0], "addr_w": [108], "addr_r": [236], "info": "SYSREF and PAP Alarms 8.5.67", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "ALM_CLKDIV1": {"data": [0, 0], "addr_w": [109], "addr_r": [237], "info": "Clock Divider Alarms 1 8.5.68", "pre_w": [{"PAGE_SET": [0, 1]}], "pre_r": [{"PAGE_SET": [0, 1]}, {"IO_CONFIG": [24, 128]}]}, "CLK_CONFIG": {"data": [252, 3], "addr_w": [10], "addr_r": [138], "info": "Clock Configuration 8.5.69", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SLEEP_CONFIG": {"data": [0, 34], "addr_w": [11], "addr_r": [139], "info": "Sleep Configuration 8.5.70", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "CLK_OUT": {"data": [160, 2], "addr_w": [12], "addr_r": [140], "info": "Divided Output Clock Configuration 8.5.71", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "DACFS": {"data": [240, 0], "addr_w": [13], "addr_r": [141], "info": "DAC Fullscale Current 8.5.72", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "LCMGEN": {"data": [0, 0], "addr_w": [16], "addr_r": [144], "info": "Internal sysref generator 8.5.73", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "LCMGEN_DIV": {"data": [0, 0], "addr_w": [17], "addr_r": [145], "info": "Counter for internal sysref generator 8.5.74", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "LCMGEN_SPISYSREF": {"data": [0, 0], "addr_w": [18], "addr_r": [146], "info": "SPI SYSREF for internal sysref generator 8.5.75", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "DTEST": {"data": [0, 0], "addr_w": [27], "addr_r": [155], "info": "Digital Test Signals", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SLEEP_CNTL": {"data": [255, 255], "addr_w": [35], "addr_r": [163], "info": "Sleep Pin Control 8.5.77", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SYSR_CAPTURE": {"data": [16, 0], "addr_w": [36], "addr_r": [164], "info": "SYSREF Capture Circuit Control 8.5.78", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "CLK_PLL_CFG": {"data": [2, 0], "addr_w": [49], "addr_r": [177], "info": "Clock Input and PLL Configuration 8.5.79", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "PLL_CONFIG1": {"data": [3, 8], "addr_w": [50], "addr_r": [178], "info": "PLL Configuration 1 8.5.80", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "PLL_CONFIG2": {"data": [64, 24], "addr_w": [51], "addr_r": [179], "info": "PLL Configuration 2 8.5.81", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "LVDS_CONFIG": {"data": [0, 0], "addr_w": [52], "addr_r": [180], "info": "LVDS Output Configuration 8.5.82", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "PLL_FDIV": {"data": [0, 24], "addr_w": [53], "addr_r": [181], "info": "Fuse farm clock divider 8.5.83", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SRDS_CLK_CFG": {"data": [24, 2], "addr_w": [59], "addr_r": [187], "info": "Serdes Clock Configuration 8.5.84", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SRDS_PLL_CFG": {"data": [130, 40], "addr_w": [60], "addr_r": [188], "info": "Serdes PLL Configuration 8.5.85", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SRDS_CFG1": {"data": [0, 136], "addr_w": [61], "addr_r": [189], "info": "Serdes Configuration 1 8.5.86", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SRDS_CFG2": {"data": [9, 9], "addr_w": [62], "addr_r": [190], "info": "Serdes Configuration 2 8.5.87", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SRDS_POL": {"data": [0, 0], "addr_w": [63], "addr_r": [191], "info": "Serdes Polarity Control 8.5.88", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}, "SYNCBOUT": {"data": [0, 0], "addr_w": [118], "addr_r": [246], "info": "JESD204B SYNCB Output", "pre_w": [{"PAGE_SET": [0, 4]}], "pre_r": [{"PAGE_SET": [0, 4]}, {"IO_CONFIG": [24, 128]}]}}