

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Thu Oct  3 12:33:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.935 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  35112012|  35112012|  0.117 sec|  0.117 sec|  35112012|  35112012|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- loop5_loop6_loop7  |  35112010|  35112010|        15|          4|          1|  8778000|       yes|
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      340|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      465|    -|
|Memory               |       78|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      207|    -|
|Register             |        -|     -|      739|      192|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       78|     5|     1125|     1204|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        5|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U14   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |mul_8ns_9ns_16_1_1_U16             |mul_8ns_9ns_16_1_1             |        0|   0|    0|   49|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  465|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U17  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U18  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v27_U  |node2_v27_RAM_AUTO_1R1W  |       78|  0|   0|    0|  39900|   32|     1|      1276800|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                         |       78|  0|   0|    0|  39900|   32|     1|      1276800|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln80_1_fu_196_p2       |         +|   0|  0|  31|          24|           1|
    |add_ln80_fu_208_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln81_1_fu_292_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln81_fu_361_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln82_fu_335_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln85_fu_321_p2         |         +|   0|  0|  23|          16|          16|
    |and_ln80_fu_238_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_245           |       and|   0|  0|   2|           1|           1|
    |ap_condition_258           |       and|   0|  0|   2|           1|           1|
    |ap_condition_519           |       and|   0|  0|   2|           1|           1|
    |ap_condition_530           |       and|   0|  0|   2|           1|           1|
    |ap_condition_534           |       and|   0|  0|   2|           1|           1|
    |icmp_ln80_fu_190_p2        |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln81_fu_214_p2        |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln82_1_fu_340_p2      |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln82_fu_232_p2        |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln87_fu_330_p2        |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln94_fu_286_p2        |      icmp|   0|  0|  15|           8|           7|
    |or_ln80_fu_220_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln81_1_fu_258_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln81_fu_252_p2          |        or|   0|  0|   2|           1|           1|
    |grp_fu_151_p0              |    select|   0|  0|  32|           1|           1|
    |select_ln80_1_fu_244_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln80_fu_354_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln81_1_fu_367_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln81_2_fu_298_p3    |    select|   0|  0|  16|           1|           1|
    |select_ln81_fu_264_p3      |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln80_fu_226_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 340|         170|         117|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   24|         48|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v28_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v29_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v30_load               |   9|          2|    8|         16|
    |empty_fu_82                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_78                  |   9|          2|   24|         48|
    |indvar_flatten_fu_70                    |   9|          2|   16|         32|
    |v27_address0                            |  14|          3|   16|         48|
    |v28_fu_74                               |   9|          2|    8|         16|
    |v29_fu_66                               |   9|          2|    8|         16|
    |v30_fu_62                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 207|         45|  215|        481|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln80_reg_487                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_fu_82                       |  32|   0|   32|          0|
    |icmp_ln80_reg_478                 |   1|   0|    1|          0|
    |icmp_ln81_reg_482                 |   1|   0|    1|          0|
    |icmp_ln82_1_reg_532               |   1|   0|    1|          0|
    |icmp_ln87_reg_527                 |   1|   0|    1|          0|
    |icmp_ln87_reg_527_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln94_reg_518                 |   1|   0|    1|          0|
    |indvar_flatten14_fu_78            |  24|   0|   24|          0|
    |indvar_flatten_fu_70              |  16|   0|   16|          0|
    |mul_ln85_reg_507                  |  16|   0|   16|          0|
    |or_ln81_reg_492                   |   1|   0|    1|          0|
    |select_ln81_1_cast_reg_536        |   8|   0|   16|          8|
    |select_ln81_reg_496               |   8|   0|    8|          0|
    |v25_addr_reg_552                  |  16|   0|   16|          0|
    |v27_addr_reg_557                  |  16|   0|   16|          0|
    |v27_load_reg_567                  |  32|   0|   32|          0|
    |v28_fu_74                         |   8|   0|    8|          0|
    |v29_fu_66                         |   8|   0|    8|          0|
    |v30_fu_62                         |   8|   0|    8|          0|
    |v34_reg_582                       |  32|   0|   32|          0|
    |v35_reg_592                       |  32|   0|   32|          0|
    |v53_load_reg_542                  |  32|   0|   32|          0|
    |v54_load_reg_562                  |  32|   0|   32|          0|
    |zext_ln85_1_reg_512               |   8|   0|   16|          8|
    |zext_ln85_reg_502                 |   8|   0|   16|          8|
    |icmp_ln80_reg_478                 |  64|  32|    1|          0|
    |icmp_ln82_1_reg_532               |  64|  32|    1|          0|
    |icmp_ln94_reg_518                 |  64|  32|    1|          0|
    |or_ln81_reg_492                   |  64|  32|    1|          0|
    |v25_addr_reg_552                  |  64|  32|   16|          0|
    |v27_addr_reg_557                  |  64|  32|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 739| 192|  415|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v53_address0  |  out|   16|   ap_memory|           v53|         array|
|v53_ce0       |  out|    1|   ap_memory|           v53|         array|
|v53_q0        |   in|   32|   ap_memory|           v53|         array|
|v54_address0  |  out|   16|   ap_memory|           v54|         array|
|v54_ce0       |  out|    1|   ap_memory|           v54|         array|
|v54_q0        |   in|   32|   ap_memory|           v54|         array|
|v25_address0  |  out|   16|   ap_memory|           v25|         array|
|v25_ce0       |  out|    1|   ap_memory|           v25|         array|
|v25_we0       |  out|    1|   ap_memory|           v25|         array|
|v25_d0        |  out|   32|   ap_memory|           v25|         array|
+--------------+-----+-----+------------+--------------+--------------+

