Loading plugins phase: Elapsed time ==> 0s.128ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 -s C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.798ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.074ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Mar 03 16:39:25 2020


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vpp
Options  :    -yv2 -q10 Manchester encoder-decoder.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Mar 03 16:39:25 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Mar 03 16:39:25 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Mar 03 16:39:27 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Comp_2:Net_9\
	\Comp_1:Net_9\
	Net_10584
	Net_10593
	Net_10585
	Net_10587
	Net_10588
	Net_10589
	Net_10590
	Net_3005
	Net_3002
	\Waiter:Net_49\
	\Waiter:Net_82\
	\Waiter:Net_95\
	\Waiter:Net_91\
	\Waiter:Net_102\
	\Waiter:CounterUDB:ctrl_cmod_2\
	\Waiter:CounterUDB:ctrl_cmod_1\
	\Waiter:CounterUDB:ctrl_cmod_0\
	\Waiter:CounterUDB:ctrl_enable\
	\Waiter:CounterUDB:control_7\
	\Waiter:CounterUDB:control_6\
	\Waiter:CounterUDB:control_5\
	\Waiter:CounterUDB:control_4\
	\Waiter:CounterUDB:control_3\
	\Waiter:CounterUDB:control_2\
	\Waiter:CounterUDB:control_1\
	\Waiter:CounterUDB:control_0\
	\Waiter:CounterUDB:reload_tc\
	Net_7125
	\BitCounterDec:Net_82\
	\BitCounterDec:Net_95\
	\BitCounterDec:Net_91\
	\BitCounterDec:Net_102\
	\BitCounterDec:CounterUDB:ctrl_cmod_2\
	\BitCounterDec:CounterUDB:ctrl_cmod_1\
	\BitCounterDec:CounterUDB:ctrl_cmod_0\
	\RecieveShiftReg:Net_1\
	\RecieveShiftReg:Net_2\
	\RecieveShiftReg:bSR:ctrl_f0_full\
	Net_7167
	\TransmitShiftReg:Net_1\
	\TransmitShiftReg:bSR:ctrl_f0_full\
	Net_10526
	Net_10527
	Net_10528
	Net_10529
	Net_10530
	Net_10531
	Net_10532
	\BitCounterEnc:Net_82\
	\BitCounterEnc:Net_95\
	\BitCounterEnc:Net_91\
	\BitCounterEnc:Net_102\
	\BitCounterEnc:CounterUDB:ctrl_cmod_2\
	\BitCounterEnc:CounterUDB:ctrl_cmod_1\
	\BitCounterEnc:CounterUDB:ctrl_cmod_0\
	\BitCounterEnc:CounterUDB:ctrl_enable\
	\BitCounterEnc:CounterUDB:control_7\
	\BitCounterEnc:CounterUDB:control_6\
	\BitCounterEnc:CounterUDB:control_5\
	\BitCounterEnc:CounterUDB:control_4\
	\BitCounterEnc:CounterUDB:control_3\
	\BitCounterEnc:CounterUDB:control_2\
	\BitCounterEnc:CounterUDB:control_1\
	\BitCounterEnc:CounterUDB:control_0\
	Net_10802
	Net_10803
	Net_10804
	Net_10806
	Net_10807
	Net_10808
	Net_10809
	\Period:Net_1\
	\Period:Net_2\
	\Period:bSR:ctrl_f0_full\
	\SigmaReg:Net_1\
	\SigmaReg:Net_2\
	\SigmaReg:bSR:ctrl_f0_full\
	Net_11143
	Net_11144
	Net_11145
	Net_11146
	Net_11147
	Net_11148
	Net_11149
	\usec_counter:Net_82\
	\usec_counter:Net_95\
	\usec_counter:Net_91\
	\usec_counter:Net_102\
	\usec_counter:CounterUDB:ctrl_cmod_2\
	\usec_counter:CounterUDB:ctrl_cmod_1\
	\usec_counter:CounterUDB:ctrl_cmod_0\
	Net_11207
	Net_11257
	\Boundary8bit:Net_89\
	\Boundary8bit:Net_95\
	\Boundary8bit:Net_102\
	Net_11175
	Net_11176
	Net_11177
	Net_11178
	Net_11179
	Net_11180
	Net_11181


Deleted 105 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__DInN_net_0
Aliasing \Comp_2:clock\ to zero
Aliasing tmpOE__Vout_1_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__DInP_net_0 to tmpOE__DInN_net_0
Aliasing \Comp_1:clock\ to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__LOAD_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Sh_out_net_0 to tmpOE__DInN_net_0
Aliasing \FrameAllow:clk\ to zero
Aliasing \FrameAllow:rst\ to zero
Aliasing \Waiter:Net_89\ to tmpOE__DInN_net_0
Aliasing \Waiter:CounterUDB:ctrl_capmode_1\ to tmpOE__DInN_net_0
Aliasing \Waiter:CounterUDB:ctrl_capmode_0\ to tmpOE__DInN_net_0
Aliasing \Waiter:CounterUDB:status_4\ to \Waiter:CounterUDB:reload\
Aliasing cydff_2R to zero
Aliasing \BitCounterDec:Net_89\ to tmpOE__DInN_net_0
Aliasing \BitCounterDec:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BitCounterDec:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BitCounterDec:CounterUDB:capt_rising\ to zero
Aliasing \BitCounterDec:CounterUDB:tc_i\ to \BitCounterDec:CounterUDB:reload_tc\
Aliasing \RecieveShiftReg:bSR:status_2\ to zero
Aliasing \RecieveShiftReg:bSR:final_load\ to zero
Aliasing \RecieveShiftReg:bSR:reset\ to zero
Aliasing tmpOE__LOAD_int_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__TC_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Compare_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__ClockEncDelay_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__DOut1P_net_0 to tmpOE__DInN_net_0
Aliasing \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing tmpOE__EN1_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__DOut1N_net_0 to tmpOE__DInN_net_0
Aliasing Net_7404 to zero
Aliasing \TransmitShiftReg:Net_2\ to tmpOE__DInN_net_0
Aliasing \TransmitShiftReg:bSR:status_2\ to zero
Aliasing \TransmitShiftReg:bSR:status_1\ to zero
Aliasing \TransmitShiftReg:bSR:reset\ to zero
Aliasing \TransmitShiftReg:bSR:store\ to zero
Aliasing Net_10554 to zero
Aliasing tmpOE__Start_net_0 to tmpOE__DInN_net_0
Aliasing \StartButton:status_1\ to zero
Aliasing \StartButton:status_2\ to zero
Aliasing \StartButton:status_3\ to zero
Aliasing \StartButton:status_4\ to zero
Aliasing \StartButton:status_5\ to zero
Aliasing \StartButton:status_6\ to zero
Aliasing \StartButton:status_7\ to zero
Aliasing tmpOE__BitCounterDec_comp_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Sh_in_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__BitCounter_in_net_0 to tmpOE__DInN_net_0
Aliasing cydff_12S to zero
Aliasing tmpOE__Data_in_net_0 to tmpOE__DInN_net_0
Aliasing \StartTransmit:clk\ to zero
Aliasing \StartTransmit:rst\ to zero
Aliasing tmpOE__Pin_3_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__DInN_net_0
Aliasing Net_10452 to Net_10779
Aliasing \BitCounterEnc:Net_89\ to tmpOE__DInN_net_0
Aliasing \BitCounterEnc:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BitCounterEnc:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BitCounterEnc:CounterUDB:capt_rising\ to zero
Aliasing \BitCounterEnc:CounterUDB:reset\ to zero
Aliasing \BitCounterEnc:CounterUDB:tc_i\ to \BitCounterEnc:CounterUDB:reload_tc\
Aliasing cydff_11R to zero
Aliasing tmpOE__ClockEnc_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__LOAD_1_net_0 to tmpOE__DInN_net_0
Aliasing cydff_5R to zero
Aliasing cydff_5S to cydff_12R
Aliasing cydff_6R to zero
Aliasing cydff_6S to cydff_12R
Aliasing cydff_8R to zero
Aliasing cydff_8S to cydff_12R
Aliasing tmpOE__Frame_in_net_0 to tmpOE__DInN_net_0
Aliasing cydff_3R to zero
Aliasing cydff_3S to cydff_12R
Aliasing tmpOE__TC_Dec_Bit_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Compare_wait_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__DInN_net_0
Aliasing \LED_ON:clk\ to zero
Aliasing \LED_ON:rst\ to zero
Aliasing Net_11125 to Net_10779
Aliasing \StartButton_1:status_1\ to zero
Aliasing \StartButton_1:status_2\ to zero
Aliasing \StartButton_1:status_3\ to zero
Aliasing \StartButton_1:status_4\ to zero
Aliasing \StartButton_1:status_5\ to zero
Aliasing \StartButton_1:status_6\ to zero
Aliasing \StartButton_1:status_7\ to zero
Aliasing Net_11118 to zero
Aliasing \Period:bSR:status_2\ to zero
Aliasing \Period:bSR:status_1\ to zero
Aliasing \Period:bSR:reset\ to zero
Aliasing \Period:bSR:store\ to zero
Aliasing \SigmaReg:bSR:status_2\ to zero
Aliasing \SigmaReg:bSR:final_load\ to zero
Aliasing \SigmaReg:bSR:status_1\ to zero
Aliasing \SigmaReg:bSR:reset\ to zero
Aliasing \SigmaReg:bSR:store\ to zero
Aliasing \Control_Period:clk\ to zero
Aliasing \Control_Period:rst\ to zero
Aliasing \usec_counter:Net_89\ to tmpOE__DInN_net_0
Aliasing \usec_counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \usec_counter:CounterUDB:ctrl_capmode_0\ to tmpOE__DInN_net_0
Aliasing \usec_counter:CounterUDB:reset\ to zero
Aliasing \usec_counter:CounterUDB:tc_i\ to \usec_counter:CounterUDB:reload_tc\
Aliasing \Boundary8bit:Net_82\ to zero
Aliasing \Boundary8bit:Net_91\ to zero
Aliasing \Control_Capture:clk\ to zero
Aliasing \Control_Capture:rst\ to zero
Aliasing Net_11009 to tmpOE__DInN_net_0
Aliasing cydff_15S to zero
Aliasing tmpOE__Start_frame_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__TC_word_net_0 to tmpOE__DInN_net_0
Aliasing tmpOE__Out_TikTak_net_0 to tmpOE__DInN_net_0
Aliasing \Status_Period:status_1\ to zero
Aliasing \Status_Period:status_2\ to zero
Aliasing \Status_Period:status_3\ to zero
Aliasing \Status_Period:status_4\ to zero
Aliasing \Status_Period:status_5\ to zero
Aliasing \Status_Period:status_6\ to zero
Aliasing \Status_Period:status_7\ to zero
Aliasing Net_11188 to tmpOE__DInN_net_0
Aliasing tmpOE__Out_TikTak_1_net_0 to tmpOE__DInN_net_0
Aliasing \Waiter:CounterUDB:cmp_out_reg_i\\D\ to \Waiter:CounterUDB:prevCompare\\D\
Aliasing \BitCounterDec:CounterUDB:prevCapture\\D\ to zero
Aliasing \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\ to \BitCounterDec:CounterUDB:prevCompare\\D\
Aliasing \RecieveShiftReg:bSR:load_reg\\D\ to zero
Aliasing \BitCounterEnc:CounterUDB:prevCapture\\D\ to zero
Aliasing \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\ to \BitCounterEnc:CounterUDB:prevCompare\\D\
Aliasing \Period:bSR:load_reg\\D\ to \Status_Period:status_0\
Aliasing \SigmaReg:bSR:load_reg\\D\ to zero
Aliasing cydff_9D to \Sigma:tmp__Sigma_ins_2\
Aliasing \usec_counter:CounterUDB:cmp_out_reg_i\\D\ to \usec_counter:CounterUDB:prevCompare\\D\
Aliasing cydff_4D to \Sigma:tmp__Sigma_ins_0\
Removing Lhs of wire one[8] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Comp_2:clock\[17] = zero[2]
Removing Rhs of wire n124[19] = \Comp_2:Net_1\[18]
Removing Lhs of wire tmpOE__Vout_1_net_0[22] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__DInP_net_0[30] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Comp_1:clock\[36] = zero[2]
Removing Rhs of wire n123[38] = \Comp_1:Net_1\[37]
Removing Lhs of wire \VDAC8_1:Net_83\[45] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_81\[46] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_82\[47] = zero[2]
Removing Lhs of wire Net_103[54] = n123[38]
Removing Lhs of wire Net_104[55] = n124[19]
Removing Rhs of wire Net_110[57] = cydff_1[59]
Removing Rhs of wire Data_sync_0[67] = \GlitchFilter_1:genblk1[0]:last_state\[66]
Removing Lhs of wire tmpOE__LOAD_net_0[69] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__Sh_out_net_0[78] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_10649[79] = \TransmitShiftReg:bSR:so_32_3\[831]
Removing Lhs of wire \FrameAllow:clk\[84] = zero[2]
Removing Lhs of wire \FrameAllow:rst\[85] = zero[2]
Removing Rhs of wire Net_7248[86] = \FrameAllow:control_out_0\[87]
Removing Rhs of wire Net_7248[86] = \FrameAllow:control_0\[110]
Removing Rhs of wire Net_10749[112] = cydff_3[1071]
Removing Lhs of wire \Waiter:Net_89\[120] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Waiter:CounterUDB:ctrl_capmode_1\[130] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Waiter:CounterUDB:ctrl_capmode_0\[131] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Waiter:CounterUDB:reload\[146] = \Waiter:CounterUDB:hwCapture\[145]
Removing Lhs of wire \Waiter:CounterUDB:final_enable\[147] = Net_10124[114]
Removing Lhs of wire \Waiter:CounterUDB:counter_enable\[148] = Net_10124[114]
Removing Rhs of wire \Waiter:CounterUDB:status_0\[149] = \Waiter:CounterUDB:cmp_out_status\[150]
Removing Rhs of wire \Waiter:CounterUDB:status_1\[151] = \Waiter:CounterUDB:per_zero\[152]
Removing Rhs of wire \Waiter:CounterUDB:status_2\[153] = \Waiter:CounterUDB:overflow_status\[154]
Removing Rhs of wire \Waiter:CounterUDB:status_3\[155] = \Waiter:CounterUDB:underflow_status\[156]
Removing Lhs of wire \Waiter:CounterUDB:status_4\[157] = \Waiter:CounterUDB:hwCapture\[145]
Removing Rhs of wire \Waiter:CounterUDB:status_5\[158] = \Waiter:CounterUDB:fifo_full\[159]
Removing Rhs of wire \Waiter:CounterUDB:status_6\[160] = \Waiter:CounterUDB:fifo_nempty\[161]
Removing Lhs of wire \Waiter:CounterUDB:dp_dir\[165] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_3003[176] = \Waiter:CounterUDB:cmp_out_reg_i\[175]
Removing Lhs of wire \Waiter:CounterUDB:cs_addr_2\[181] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \Waiter:CounterUDB:cs_addr_1\[182] = \Waiter:CounterUDB:count_enable\[179]
Removing Lhs of wire \Waiter:CounterUDB:cs_addr_0\[183] = \Waiter:CounterUDB:hwCapture\[145]
Removing Lhs of wire cydff_2R[215] = zero[2]
Removing Lhs of wire cydff_2S[216] = Net_10779[163]
Removing Lhs of wire Net_5580[217] = cydff_2[213]
Removing Rhs of wire Net_7122[221] = \BitCounterDec:Net_49\[222]
Removing Rhs of wire Net_7122[221] = \BitCounterDec:CounterUDB:tc_reg_i\[278]
Removing Lhs of wire \BitCounterDec:Net_89\[224] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_capmode_1\[234] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_capmode_0\[235] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_enable\[247] = \BitCounterDec:CounterUDB:control_7\[239]
Removing Lhs of wire \BitCounterDec:CounterUDB:capt_rising\[249] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:capt_falling\[250] = \BitCounterDec:CounterUDB:prevCapture\[248]
Removing Rhs of wire \BitCounterDec:CounterUDB:reload\[253] = \BitCounterDec:CounterUDB:reload_tc\[254]
Removing Lhs of wire \BitCounterDec:CounterUDB:counter_enable\[256] = \BitCounterDec:CounterUDB:final_enable\[255]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_0\[257] = \BitCounterDec:CounterUDB:cmp_out_status\[258]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_1\[259] = \BitCounterDec:CounterUDB:per_zero\[260]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_2\[261] = \BitCounterDec:CounterUDB:overflow_status\[262]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_3\[263] = \BitCounterDec:CounterUDB:underflow_status\[264]
Removing Lhs of wire \BitCounterDec:CounterUDB:status_4\[265] = \BitCounterDec:CounterUDB:hwCapture\[252]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_5\[266] = \BitCounterDec:CounterUDB:fifo_full\[267]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_6\[268] = \BitCounterDec:CounterUDB:fifo_nempty\[269]
Removing Lhs of wire \BitCounterDec:CounterUDB:dp_dir\[272] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterDec:CounterUDB:tc_i\[277] = \BitCounterDec:CounterUDB:reload\[253]
Removing Rhs of wire Net_7164[283] = \BitCounterDec:CounterUDB:cmp_out_reg_i\[282]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_2\[286] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_1\[287] = \BitCounterDec:CounterUDB:count_enable\[285]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_0\[288] = \BitCounterDec:CounterUDB:reload\[253]
Removing Lhs of wire \RecieveShiftReg:Net_350\[317] = cydff_2[213]
Removing Rhs of wire \RecieveShiftReg:bSR:ctrl_clk_enable\[320] = \RecieveShiftReg:bSR:control_0\[321]
Removing Lhs of wire \RecieveShiftReg:bSR:status_2\[333] = zero[2]
Removing Lhs of wire \RecieveShiftReg:bSR:status_0\[334] = zero[2]
Removing Lhs of wire \RecieveShiftReg:bSR:final_load\[335] = zero[2]
Removing Lhs of wire \RecieveShiftReg:bSR:status_1\[336] = Net_7164[283]
Removing Rhs of wire \RecieveShiftReg:bSR:status_3\[337] = \RecieveShiftReg:bSR:f0_blk_stat_final\[338]
Removing Rhs of wire \RecieveShiftReg:bSR:status_3\[337] = \RecieveShiftReg:bSR:f0_blk_stat_32_3\[348]
Removing Rhs of wire \RecieveShiftReg:bSR:status_4\[339] = \RecieveShiftReg:bSR:f0_bus_stat_final\[340]
Removing Rhs of wire \RecieveShiftReg:bSR:status_4\[339] = \RecieveShiftReg:bSR:f0_bus_stat_32_3\[349]
Removing Rhs of wire \RecieveShiftReg:bSR:status_5\[341] = \RecieveShiftReg:bSR:f1_blk_stat_final\[342]
Removing Rhs of wire \RecieveShiftReg:bSR:status_5\[341] = \RecieveShiftReg:bSR:f1_blk_stat_32_3\[350]
Removing Rhs of wire \RecieveShiftReg:bSR:status_6\[343] = \RecieveShiftReg:bSR:f1_bus_stat_final\[344]
Removing Rhs of wire \RecieveShiftReg:bSR:status_6\[343] = \RecieveShiftReg:bSR:f1_bus_stat_32_3\[351]
Removing Lhs of wire \RecieveShiftReg:bSR:reset\[353] = zero[2]
Removing Lhs of wire tmpOE__LOAD_int_net_0[528] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__TC_net_0[537] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_10667[538] = \BitCounterEnc:Net_49\[940]
Removing Rhs of wire Net_10667[538] = \BitCounterEnc:CounterUDB:tc_reg_i\[993]
Removing Lhs of wire tmpOE__Compare_net_0[545] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_10679[546] = \BitCounterEnc:CounterUDB:cmp_out_reg_i\[997]
Removing Rhs of wire Net_10511[552] = cydff_11[1031]
Removing Lhs of wire tmpOE__ClockEncDelay_net_0[554] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__DOut1P_net_0[561] = tmpOE__DInN_net_0[1]
Removing Rhs of wire My_wire_1[562] = \GlitchFilter_3:genblk1[1]:last_state\[619]
Removing Rhs of wire Frame_clear_1[572] = \GlitchFilter_6:state_0\[570]
Removing Lhs of wire \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\[574] = zero[2]
Removing Rhs of wire preouts_2[607] = cydff_12[887]
Removing Rhs of wire My_wire_0[615] = \GlitchFilter_3:genblk1[0]:last_state\[614]
Removing Rhs of wire My_wire_2[624] = \GlitchFilter_3:genblk1[2]:last_state\[623]
Removing Lhs of wire tmpOE__EN1_net_0[626] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__DOut1N_net_0[632] = tmpOE__DInN_net_0[1]
Removing Lhs of wire Net_7404[637] = zero[2]
Removing Lhs of wire \TransmitShiftReg:Net_350\[638] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \TransmitShiftReg:Net_2\[639] = tmpOE__DInN_net_0[1]
Removing Rhs of wire \TransmitShiftReg:bSR:ctrl_clk_enable\[641] = \TransmitShiftReg:bSR:control_0\[642]
Removing Lhs of wire \TransmitShiftReg:bSR:status_2\[654] = zero[2]
Removing Rhs of wire \TransmitShiftReg:bSR:status_0\[655] = \TransmitShiftReg:bSR:final_load\[656]
Removing Lhs of wire \TransmitShiftReg:bSR:status_1\[657] = zero[2]
Removing Rhs of wire \TransmitShiftReg:bSR:status_3\[658] = \TransmitShiftReg:bSR:f0_blk_stat_final\[659]
Removing Rhs of wire \TransmitShiftReg:bSR:status_3\[658] = \TransmitShiftReg:bSR:f0_blk_stat_32_3\[669]
Removing Rhs of wire \TransmitShiftReg:bSR:status_4\[660] = \TransmitShiftReg:bSR:f0_bus_stat_final\[661]
Removing Rhs of wire \TransmitShiftReg:bSR:status_4\[660] = \TransmitShiftReg:bSR:f0_bus_stat_32_3\[670]
Removing Rhs of wire \TransmitShiftReg:bSR:status_5\[662] = \TransmitShiftReg:bSR:f1_blk_stat_final\[663]
Removing Rhs of wire \TransmitShiftReg:bSR:status_5\[662] = \TransmitShiftReg:bSR:f1_blk_stat_32_3\[671]
Removing Rhs of wire \TransmitShiftReg:bSR:status_6\[664] = \TransmitShiftReg:bSR:f1_bus_stat_final\[665]
Removing Rhs of wire \TransmitShiftReg:bSR:status_6\[664] = \TransmitShiftReg:bSR:f1_bus_stat_32_3\[672]
Removing Lhs of wire \TransmitShiftReg:bSR:reset\[674] = zero[2]
Removing Lhs of wire \TransmitShiftReg:bSR:store\[675] = zero[2]
Removing Lhs of wire Net_10554[848] = zero[2]
Removing Lhs of wire tmpOE__Start_net_0[856] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \StartButton:status_0\[860] = Net_9761[849]
Removing Lhs of wire \StartButton:status_1\[861] = zero[2]
Removing Lhs of wire \StartButton:status_2\[862] = zero[2]
Removing Lhs of wire \StartButton:status_3\[863] = zero[2]
Removing Lhs of wire \StartButton:status_4\[864] = zero[2]
Removing Lhs of wire \StartButton:status_5\[865] = zero[2]
Removing Lhs of wire \StartButton:status_6\[866] = zero[2]
Removing Lhs of wire \StartButton:status_7\[867] = zero[2]
Removing Lhs of wire tmpOE__BitCounterDec_comp_net_0[870] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__Sh_in_net_0[876] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__BitCounter_in_net_0[882] = tmpOE__DInN_net_0[1]
Removing Lhs of wire cydff_12R[888] = Net_1463[551]
Removing Lhs of wire cydff_12S[889] = zero[2]
Removing Lhs of wire tmpOE__Data_in_net_0[891] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_10110[897] = \BitCounterEnc:Net_43\[939]
Removing Rhs of wire Net_10457[899] = \StartTransmit:control_out_0\[902]
Removing Rhs of wire Net_10457[899] = \StartTransmit:control_0\[925]
Removing Lhs of wire \StartTransmit:clk\[900] = zero[2]
Removing Lhs of wire \StartTransmit:rst\[901] = zero[2]
Removing Lhs of wire tmpOE__Pin_3_net_0[927] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__Pin_4_net_0[933] = tmpOE__DInN_net_0[1]
Removing Lhs of wire Net_10452[938] = Net_10779[163]
Removing Lhs of wire \BitCounterEnc:Net_89\[942] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:ctrl_capmode_1\[951] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:ctrl_capmode_0\[952] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:capt_rising\[963] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:capt_falling\[964] = \BitCounterEnc:CounterUDB:prevCapture\[962]
Removing Rhs of wire \BitCounterEnc:CounterUDB:reload\[967] = \BitCounterEnc:CounterUDB:reload_tc\[968]
Removing Lhs of wire \BitCounterEnc:CounterUDB:final_enable\[969] = Net_10511[552]
Removing Lhs of wire \BitCounterEnc:CounterUDB:counter_enable\[970] = Net_10511[552]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_0\[971] = \BitCounterEnc:CounterUDB:cmp_out_status\[972]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_1\[973] = \BitCounterEnc:CounterUDB:per_zero\[974]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_2\[975] = \BitCounterEnc:CounterUDB:overflow_status\[976]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_3\[977] = \BitCounterEnc:CounterUDB:underflow_status\[978]
Removing Lhs of wire \BitCounterEnc:CounterUDB:status_4\[979] = \BitCounterEnc:CounterUDB:hwCapture\[966]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_5\[980] = \BitCounterEnc:CounterUDB:fifo_full\[981]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_6\[982] = \BitCounterEnc:CounterUDB:fifo_nempty\[983]
Removing Lhs of wire \BitCounterEnc:CounterUDB:reset\[985] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:dp_dir\[987] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:tc_i\[992] = \BitCounterEnc:CounterUDB:reload\[967]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_2\[1000] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_1\[1001] = \BitCounterEnc:CounterUDB:count_enable\[999]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_0\[1002] = \BitCounterEnc:CounterUDB:reload\[967]
Removing Lhs of wire cydff_11R[1032] = zero[2]
Removing Lhs of wire cydff_11S[1033] = Net_10457[899]
Removing Lhs of wire tmpOE__ClockEnc_net_0[1035] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__LOAD_1_net_0[1041] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_1037[1051] = cydff_6[1055]
Removing Lhs of wire cydff_5R[1052] = zero[2]
Removing Lhs of wire cydff_5S[1053] = Net_1463[551]
Removing Lhs of wire Net_1453[1054] = cydff_5[1050]
Removing Lhs of wire cydff_6R[1057] = zero[2]
Removing Lhs of wire cydff_6S[1058] = Net_1463[551]
Removing Lhs of wire cydff_8R[1062] = zero[2]
Removing Lhs of wire cydff_8S[1063] = Net_1463[551]
Removing Lhs of wire Net_10696[1064] = cydff_8[1060]
Removing Lhs of wire tmpOE__Frame_in_net_0[1066] = tmpOE__DInN_net_0[1]
Removing Lhs of wire cydff_3R[1073] = zero[2]
Removing Lhs of wire cydff_3S[1074] = Net_1463[551]
Removing Lhs of wire tmpOE__TC_Dec_Bit_net_0[1076] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__Compare_wait_net_0[1082] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[1088] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_10805[1089] = \LED_ON:control_out_0\[1096]
Removing Rhs of wire Net_10805[1089] = \LED_ON:control_0\[1119]
Removing Lhs of wire \LED_ON:clk\[1094] = zero[2]
Removing Lhs of wire \LED_ON:rst\[1095] = zero[2]
Removing Lhs of wire \StartButton_1:status_0\[1121] = Net_10779[163]
Removing Lhs of wire Net_11125[1122] = Net_10779[163]
Removing Lhs of wire \StartButton_1:status_1\[1123] = zero[2]
Removing Lhs of wire \StartButton_1:status_2\[1124] = zero[2]
Removing Lhs of wire \StartButton_1:status_3\[1125] = zero[2]
Removing Lhs of wire \StartButton_1:status_4\[1126] = zero[2]
Removing Lhs of wire \StartButton_1:status_5\[1127] = zero[2]
Removing Lhs of wire \StartButton_1:status_6\[1128] = zero[2]
Removing Lhs of wire \StartButton_1:status_7\[1129] = zero[2]
Removing Lhs of wire Net_11118[1131] = zero[2]
Removing Lhs of wire \Period:Net_350\[1133] = Net_10925[1134]
Removing Rhs of wire Net_10925[1134] = cydff_4[1531]
Removing Rhs of wire \Period:bSR:ctrl_clk_enable\[1137] = \Period:bSR:control_0\[1138]
Removing Lhs of wire \Period:bSR:status_2\[1151] = zero[2]
Removing Rhs of wire \Period:bSR:status_0\[1152] = \Period:bSR:final_load\[1153]
Removing Lhs of wire \Period:bSR:status_1\[1154] = zero[2]
Removing Rhs of wire \Period:bSR:status_3\[1155] = \Period:bSR:f0_blk_stat_final\[1156]
Removing Rhs of wire \Period:bSR:status_3\[1155] = \Period:bSR:f0_blk_stat_8\[1167]
Removing Rhs of wire \Period:bSR:status_4\[1157] = \Period:bSR:f0_bus_stat_final\[1158]
Removing Rhs of wire \Period:bSR:status_4\[1157] = \Period:bSR:f0_bus_stat_8\[1168]
Removing Rhs of wire \Period:bSR:status_5\[1159] = \Period:bSR:f1_blk_stat_final\[1160]
Removing Rhs of wire \Period:bSR:status_5\[1159] = \Period:bSR:f1_blk_stat_8\[1169]
Removing Rhs of wire \Period:bSR:status_6\[1161] = \Period:bSR:f1_bus_stat_final\[1162]
Removing Rhs of wire \Period:bSR:status_6\[1161] = \Period:bSR:f1_bus_stat_8\[1170]
Removing Rhs of wire Net_11303[1166] = cydff_10[1282]
Removing Lhs of wire \Period:bSR:reset\[1172] = zero[2]
Removing Lhs of wire \Period:bSR:store\[1173] = zero[2]
Removing Rhs of wire Net_11393[1202] = \Period:bSR:so_8\[1185]
Removing Lhs of wire \SigmaReg:Net_350\[1203] = Net_10946[1204]
Removing Rhs of wire Net_10946[1204] = \Sigma:tmp__Sigma_reg_0\[1277]
Removing Rhs of wire \SigmaReg:bSR:ctrl_clk_enable\[1207] = \SigmaReg:bSR:control_0\[1208]
Removing Lhs of wire \SigmaReg:bSR:status_2\[1220] = zero[2]
Removing Lhs of wire \SigmaReg:bSR:status_0\[1221] = zero[2]
Removing Lhs of wire \SigmaReg:bSR:final_load\[1222] = zero[2]
Removing Lhs of wire \SigmaReg:bSR:status_1\[1223] = zero[2]
Removing Rhs of wire \SigmaReg:bSR:status_3\[1224] = \SigmaReg:bSR:f0_blk_stat_final\[1225]
Removing Rhs of wire \SigmaReg:bSR:status_3\[1224] = \SigmaReg:bSR:f0_blk_stat_8\[1235]
Removing Rhs of wire \SigmaReg:bSR:status_4\[1226] = \SigmaReg:bSR:f0_bus_stat_final\[1227]
Removing Rhs of wire \SigmaReg:bSR:status_4\[1226] = \SigmaReg:bSR:f0_bus_stat_8\[1236]
Removing Rhs of wire \SigmaReg:bSR:status_5\[1228] = \SigmaReg:bSR:f1_blk_stat_final\[1229]
Removing Rhs of wire \SigmaReg:bSR:status_5\[1228] = \SigmaReg:bSR:f1_blk_stat_8\[1237]
Removing Rhs of wire \SigmaReg:bSR:status_6\[1230] = \SigmaReg:bSR:f1_bus_stat_final\[1231]
Removing Rhs of wire \SigmaReg:bSR:status_6\[1230] = \SigmaReg:bSR:f1_bus_stat_8\[1238]
Removing Lhs of wire \SigmaReg:bSR:reset\[1240] = zero[2]
Removing Lhs of wire \SigmaReg:bSR:store\[1241] = zero[2]
Removing Rhs of wire Net_698[1270] = \SigmaReg:bSR:so_8\[1253]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_2\[1271] = Net_686[1272]
Removing Rhs of wire Net_686[1272] = \Sigma:tmp__Sigma_reg_1\[1276]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_1\[1273] = Net_698[1270]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_0\[1274] = Net_11393[1202]
Removing Lhs of wire Mhz4_096[1280] = cydff_9[1279]
Removing Rhs of wire Net_11246[1281] = \Boundary8bit:Net_48\[1461]
Removing Rhs of wire Net_860[1283] = \Control_Period:control_out_0\[1286]
Removing Rhs of wire Net_860[1283] = \Control_Period:control_0\[1309]
Removing Lhs of wire \Control_Period:clk\[1284] = zero[2]
Removing Lhs of wire \Control_Period:rst\[1285] = zero[2]
Removing Rhs of wire Net_11018[1310] = \usec_counter:Net_43\[1311]
Removing Rhs of wire Net_11068[1312] = \usec_counter:Net_49\[1313]
Removing Rhs of wire Net_11068[1312] = \usec_counter:CounterUDB:tc_reg_i\[1370]
Removing Lhs of wire \usec_counter:Net_89\[1315] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \usec_counter:CounterUDB:ctrl_capmode_1\[1324] = zero[2]
Removing Lhs of wire \usec_counter:CounterUDB:ctrl_capmode_0\[1325] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \usec_counter:CounterUDB:ctrl_enable\[1337] = \usec_counter:CounterUDB:control_7\[1329]
Removing Rhs of wire Net_11269[1339] = cydff_15[1497]
Removing Rhs of wire \usec_counter:CounterUDB:reload\[1344] = \usec_counter:CounterUDB:reload_tc\[1345]
Removing Lhs of wire \usec_counter:CounterUDB:final_enable\[1346] = \usec_counter:CounterUDB:control_7\[1329]
Removing Lhs of wire \usec_counter:CounterUDB:counter_enable\[1347] = \usec_counter:CounterUDB:control_7\[1329]
Removing Rhs of wire \usec_counter:CounterUDB:status_0\[1348] = \usec_counter:CounterUDB:cmp_out_status\[1349]
Removing Rhs of wire \usec_counter:CounterUDB:status_1\[1350] = \usec_counter:CounterUDB:per_zero\[1351]
Removing Rhs of wire \usec_counter:CounterUDB:status_2\[1352] = \usec_counter:CounterUDB:overflow_status\[1353]
Removing Rhs of wire \usec_counter:CounterUDB:status_3\[1354] = \usec_counter:CounterUDB:underflow_status\[1355]
Removing Lhs of wire \usec_counter:CounterUDB:status_4\[1356] = \usec_counter:CounterUDB:hwCapture\[1343]
Removing Rhs of wire \usec_counter:CounterUDB:status_5\[1357] = \usec_counter:CounterUDB:fifo_full\[1358]
Removing Rhs of wire \usec_counter:CounterUDB:status_6\[1359] = \usec_counter:CounterUDB:fifo_nempty\[1360]
Removing Lhs of wire \usec_counter:CounterUDB:reset\[1362] = zero[2]
Removing Lhs of wire \usec_counter:CounterUDB:dp_dir\[1364] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \usec_counter:CounterUDB:tc_i\[1369] = \usec_counter:CounterUDB:reload\[1344]
Removing Rhs of wire \usec_counter:CounterUDB:cmp_out_i\[1371] = \usec_counter:CounterUDB:cmp_equal\[1372]
Removing Lhs of wire \usec_counter:CounterUDB:cs_addr_2\[1378] = tmpOE__DInN_net_0[1]
Removing Lhs of wire \usec_counter:CounterUDB:cs_addr_1\[1379] = \usec_counter:CounterUDB:count_enable\[1377]
Removing Lhs of wire \usec_counter:CounterUDB:cs_addr_0\[1380] = \usec_counter:CounterUDB:reload\[1344]
Removing Lhs of wire \Boundary8bit:Net_82\[1459] = zero[2]
Removing Lhs of wire \Boundary8bit:Net_91\[1460] = zero[2]
Removing Lhs of wire \Control_Capture:clk\[1469] = zero[2]
Removing Lhs of wire \Control_Capture:rst\[1470] = zero[2]
Removing Rhs of wire Net_11310[1471] = \Control_Capture:control_out_0\[1472]
Removing Rhs of wire Net_11310[1471] = \Control_Capture:control_0\[1495]
Removing Lhs of wire Net_11009[1498] = tmpOE__DInN_net_0[1]
Removing Lhs of wire cydff_15R[1499] = Net_11310[1471]
Removing Lhs of wire cydff_15S[1500] = zero[2]
Removing Lhs of wire tmpOE__Start_frame_net_0[1502] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__TC_word_net_0[1507] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__Out_TikTak_net_0[1513] = tmpOE__DInN_net_0[1]
Removing Rhs of wire Net_11292[1514] = cydff_7[1519]
Removing Lhs of wire \Status_Period:status_0\[1521] = Net_11303[1166]
Removing Lhs of wire \Status_Period:status_1\[1522] = zero[2]
Removing Lhs of wire \Status_Period:status_2\[1523] = zero[2]
Removing Lhs of wire \Status_Period:status_3\[1524] = zero[2]
Removing Lhs of wire \Status_Period:status_4\[1525] = zero[2]
Removing Lhs of wire \Status_Period:status_5\[1526] = zero[2]
Removing Lhs of wire \Status_Period:status_6\[1527] = zero[2]
Removing Lhs of wire \Status_Period:status_7\[1528] = zero[2]
Removing Lhs of wire Net_11188[1530] = tmpOE__DInN_net_0[1]
Removing Lhs of wire tmpOE__Out_TikTak_1_net_0[1534] = tmpOE__DInN_net_0[1]
Removing Lhs of wire cydff_1D[1539] = n124[19]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:sample\\D\[1540] = Data_0[56]
Removing Lhs of wire \Waiter:CounterUDB:prevCapture\\D\[1542] = Net_1485[113]
Removing Lhs of wire \Waiter:CounterUDB:overflow_reg_i\\D\[1543] = \Waiter:CounterUDB:overflow\[164]
Removing Lhs of wire \Waiter:CounterUDB:underflow_reg_i\\D\[1544] = \Waiter:CounterUDB:underflow\[167]
Removing Lhs of wire \Waiter:CounterUDB:tc_reg_i\\D\[1545] = \Waiter:CounterUDB:tc_i\[170]
Removing Lhs of wire \Waiter:CounterUDB:prevCompare\\D\[1546] = \Waiter:CounterUDB:cmp_out_i\[172]
Removing Lhs of wire \Waiter:CounterUDB:cmp_out_reg_i\\D\[1547] = \Waiter:CounterUDB:cmp_out_i\[172]
Removing Lhs of wire \Waiter:CounterUDB:count_stored_i\\D\[1548] = Net_4484[178]
Removing Lhs of wire cydff_2D[1549] = Net_5249[214]
Removing Lhs of wire \BitCounterDec:CounterUDB:prevCapture\\D\[1550] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:overflow_reg_i\\D\[1551] = \BitCounterDec:CounterUDB:overflow\[271]
Removing Lhs of wire \BitCounterDec:CounterUDB:underflow_reg_i\\D\[1552] = \BitCounterDec:CounterUDB:underflow\[274]
Removing Lhs of wire \BitCounterDec:CounterUDB:tc_reg_i\\D\[1553] = \BitCounterDec:CounterUDB:reload\[253]
Removing Lhs of wire \BitCounterDec:CounterUDB:prevCompare\\D\[1554] = \BitCounterDec:CounterUDB:cmp_out_i\[279]
Removing Lhs of wire \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\[1555] = \BitCounterDec:CounterUDB:cmp_out_i\[279]
Removing Lhs of wire \BitCounterDec:CounterUDB:count_stored_i\\D\[1556] = Net_10771[218]
Removing Lhs of wire \RecieveShiftReg:bSR:load_reg\\D\[1557] = zero[2]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:sample\\D\[1559] = preouts_0[606]
Removing Lhs of wire \GlitchFilter_3:genblk1[1]:sample\\D\[1561] = preouts_1[608]
Removing Lhs of wire \GlitchFilter_3:genblk1[2]:sample\\D\[1563] = preouts_2[607]
Removing Lhs of wire \TransmitShiftReg:bSR:load_reg\\D\[1565] = Net_10625[70]
Removing Lhs of wire cydff_12D[1566] = Net_7248[86]
Removing Lhs of wire \BitCounterEnc:CounterUDB:prevCapture\\D\[1567] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:overflow_reg_i\\D\[1568] = \BitCounterEnc:CounterUDB:overflow\[986]
Removing Lhs of wire \BitCounterEnc:CounterUDB:underflow_reg_i\\D\[1569] = \BitCounterEnc:CounterUDB:underflow\[989]
Removing Lhs of wire \BitCounterEnc:CounterUDB:tc_reg_i\\D\[1570] = \BitCounterEnc:CounterUDB:reload\[967]
Removing Lhs of wire \BitCounterEnc:CounterUDB:prevCompare\\D\[1571] = \BitCounterEnc:CounterUDB:cmp_out_i\[994]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\[1572] = \BitCounterEnc:CounterUDB:cmp_out_i\[994]
Removing Lhs of wire \BitCounterEnc:CounterUDB:count_stored_i\\D\[1573] = Net_10749[112]
Removing Lhs of wire cydff_11D[1574] = zero[2]
Removing Lhs of wire cydff_5D[1575] = Net_1037[1051]
Removing Lhs of wire cydff_6D[1576] = Net_10720[1056]
Removing Lhs of wire cydff_8D[1577] = Net_10731[1061]
Removing Lhs of wire cydff_3D[1578] = Net_10746[1072]
Removing Lhs of wire \Period:bSR:load_reg\\D\[1579] = Net_11303[1166]
Removing Lhs of wire \SigmaReg:bSR:load_reg\\D\[1580] = zero[2]
Removing Lhs of wire cydff_9D[1583] = Net_686[1272]
Removing Lhs of wire cydff_10D[1584] = Net_860[1283]
Removing Lhs of wire \usec_counter:CounterUDB:prevCapture\\D\[1585] = Net_11269[1339]
Removing Lhs of wire \usec_counter:CounterUDB:overflow_reg_i\\D\[1586] = \usec_counter:CounterUDB:overflow\[1363]
Removing Lhs of wire \usec_counter:CounterUDB:underflow_reg_i\\D\[1587] = \usec_counter:CounterUDB:underflow\[1366]
Removing Lhs of wire \usec_counter:CounterUDB:tc_reg_i\\D\[1588] = \usec_counter:CounterUDB:reload\[1344]
Removing Lhs of wire \usec_counter:CounterUDB:prevCompare\\D\[1589] = \usec_counter:CounterUDB:cmp_out_i\[1371]
Removing Lhs of wire \usec_counter:CounterUDB:cmp_out_reg_i\\D\[1590] = \usec_counter:CounterUDB:cmp_out_i\[1371]
Removing Lhs of wire \usec_counter:CounterUDB:count_stored_i\\D\[1591] = cydff_9[1279]
Removing Lhs of wire cydff_15D[1592] = tmpOE__DInN_net_0[1]
Removing Lhs of wire cydff_7D[1593] = Net_11293[1520]
Removing Lhs of wire cydff_4D[1594] = Net_11393[1202]

------------------------------------------------------
Aliased 0 equations, 336 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__DInN_net_0' (cost = 0):
tmpOE__DInN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'FrameRX_1' (cost = 4):
FrameRX_1 <= ((not n124 and n123)
	OR (not n123 and n124));

Note:  Expanding virtual equation for 'Data_0' (cost = 4):
Data_0 <= ((not Net_110 and n123)
	OR (not n123 and Net_110));

Note:  Expanding virtual equation for 'Net_10779' (cost = 0):
Net_10779 <= (not Frame_clear_1);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 3):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:sample\
	OR (not Net_110 and n123)
	OR (not n123 and Net_110));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 2):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((not Net_110 and n123 and \GlitchFilter_1:genblk1[0]:sample\)
	OR (not n123 and Net_110 and \GlitchFilter_1:genblk1[0]:sample\));

Note:  Expanding virtual equation for 'Net_10625' (cost = 1):
Net_10625 <= ((Net_10679 and Net_10457));

Note:  Expanding virtual equation for 'S' (cost = 4):
S <= ((not Net_10749 and Net_10649)
	OR (not Net_10649 and Net_10749));

Note:  Expanding virtual equation for 'Net_10124' (cost = 0):
Net_10124 <= (Frame_clear_1);

Note:  Expanding virtual equation for '\Waiter:CounterUDB:cmp_out_i\' (cost = 0):
\Waiter:CounterUDB:cmp_out_i\ <= (not \Waiter:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for '\Waiter:CounterUDB:overflow\' (cost = 0):
\Waiter:CounterUDB:overflow\ <= (\Waiter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Waiter:CounterUDB:underflow\' (cost = 0):
\Waiter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:capt_either_edge\' (cost = 0):
\BitCounterDec:CounterUDB:capt_either_edge\ <= (\BitCounterDec:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:overflow\' (cost = 0):
\BitCounterDec:CounterUDB:overflow\ <= (\BitCounterDec:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:underflow\' (cost = 0):
\BitCounterDec:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:final_enable\' (cost = 1):
\BitCounterDec:CounterUDB:final_enable\ <= ((\BitCounterDec:CounterUDB:control_7\ and Frame_clear_1));

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:cmp_out_i\' (cost = 0):
\BitCounterDec:CounterUDB:cmp_out_i\ <= (not \BitCounterDec:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_2241' (cost = 2):
Net_2241 <= ((Net_10649 and Net_10749)
	OR (not Net_10649 and not Net_10749));

Note:  Expanding virtual equation for 'preouts_0' (cost = 4):
preouts_0 <= ((Net_10649 and Net_10749 and preouts_2)
	OR (not Net_10649 and not Net_10749 and preouts_2));

Note:  Expanding virtual equation for 'preouts_1' (cost = 4):
preouts_1 <= ((not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[0]:or_term\ <= (\GlitchFilter_3:genblk1[0]:sample\
	OR (Net_10649 and Net_10749 and preouts_2)
	OR (not Net_10649 and not Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:and_term\' (cost = 2):
\GlitchFilter_3:genblk1[0]:and_term\ <= ((Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\)
	OR (not Net_10649 and not Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[1]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[1]:or_term\ <= (\GlitchFilter_3:genblk1[1]:sample\
	OR (not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[1]:and_term\' (cost = 2):
\GlitchFilter_3:genblk1[1]:and_term\ <= ((not Net_10749 and Net_10649 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\)
	OR (not Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[2]:or_term\' (cost = 2):
\GlitchFilter_3:genblk1[2]:or_term\ <= (\GlitchFilter_3:genblk1[2]:sample\
	OR preouts_2);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[2]:and_term\' (cost = 1):
\GlitchFilter_3:genblk1[2]:and_term\ <= ((preouts_2 and \GlitchFilter_3:genblk1[2]:sample\));

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:capt_either_edge\' (cost = 0):
\BitCounterEnc:CounterUDB:capt_either_edge\ <= (\BitCounterEnc:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:overflow\' (cost = 0):
\BitCounterEnc:CounterUDB:overflow\ <= (\BitCounterEnc:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:underflow\' (cost = 0):
\BitCounterEnc:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:cmp_out_i\' (cost = 0):
\BitCounterEnc:CounterUDB:cmp_out_i\ <= (not \BitCounterEnc:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_11008' (cost = 2):
Net_11008 <= ((cydff_5 and Net_1037));

Note:  Expanding virtual equation for 'Net_677' (cost = 0):
Net_677 <= (not Net_819);

Note:  Expanding virtual equation for 'Net_11244' (cost = 2):
Net_11244 <= ((not Net_819 and Net_11246));

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:capt_rising\' (cost = 2):
\usec_counter:CounterUDB:capt_rising\ <= ((not \usec_counter:CounterUDB:prevCapture\ and Net_11269));

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:capt_falling\' (cost = 1):
\usec_counter:CounterUDB:capt_falling\ <= ((not Net_11269 and \usec_counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:capt_either_edge\' (cost = 0):
\usec_counter:CounterUDB:capt_either_edge\ <= ((not Net_11269 and \usec_counter:CounterUDB:prevCapture\)
	OR (not \usec_counter:CounterUDB:prevCapture\ and Net_11269));

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:overflow\' (cost = 0):
\usec_counter:CounterUDB:overflow\ <= (\usec_counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:underflow\' (cost = 0):
\usec_counter:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_1485' (cost = 6):
Net_1485 <= ((Data_sync_0 and Frame_clear_1));

Note:  Expanding virtual equation for '\Waiter:CounterUDB:capt_rising\' (cost = 1):
\Waiter:CounterUDB:capt_rising\ <= ((not \Waiter:CounterUDB:prevCapture\ and Data_sync_0 and Frame_clear_1));

Note:  Expanding virtual equation for '\Waiter:CounterUDB:capt_falling\' (cost = 2):
\Waiter:CounterUDB:capt_falling\ <= ((not Data_sync_0 and \Waiter:CounterUDB:prevCapture\)
	OR (not Frame_clear_1 and \Waiter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Waiter:CounterUDB:capt_either_edge\' (cost = 3):
\Waiter:CounterUDB:capt_either_edge\ <= ((not Data_sync_0 and \Waiter:CounterUDB:prevCapture\)
	OR (not Frame_clear_1 and \Waiter:CounterUDB:prevCapture\)
	OR (not \Waiter:CounterUDB:prevCapture\ and Data_sync_0 and Frame_clear_1));

Note:  Expanding virtual equation for 'Net_10771' (cost = 3):
Net_10771 <= ((not cydff_2 and Data_sync_0 and Frame_clear_1)
	OR (not Data_sync_0 and cydff_2)
	OR (not Frame_clear_1 and cydff_2));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 44 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Waiter:CounterUDB:status_3\ to zero
Aliasing \Waiter:CounterUDB:underflow\ to zero
Aliasing \BitCounterDec:CounterUDB:hwCapture\ to zero
Aliasing \BitCounterDec:CounterUDB:status_3\ to zero
Aliasing \BitCounterDec:CounterUDB:underflow\ to zero
Aliasing \BitCounterEnc:CounterUDB:hwCapture\ to zero
Aliasing \BitCounterEnc:CounterUDB:status_3\ to zero
Aliasing \BitCounterEnc:CounterUDB:underflow\ to zero
Aliasing \usec_counter:CounterUDB:status_3\ to zero
Aliasing \usec_counter:CounterUDB:underflow\ to zero
Removing Lhs of wire \Waiter:CounterUDB:status_3\[155] = zero[2]
Removing Lhs of wire \Waiter:CounterUDB:underflow\[167] = zero[2]
Removing Lhs of wire \Waiter:CounterUDB:tc_i\[170] = \Waiter:CounterUDB:per_equal\[166]
Removing Lhs of wire \BitCounterDec:CounterUDB:hwCapture\[252] = zero[2]
Removing Rhs of wire \BitCounterDec:CounterUDB:reload\[253] = \BitCounterDec:CounterUDB:per_equal\[273]
Removing Lhs of wire \BitCounterDec:CounterUDB:status_3\[263] = zero[2]
Removing Lhs of wire \BitCounterDec:CounterUDB:underflow\[274] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:hwCapture\[966] = zero[2]
Removing Rhs of wire \BitCounterEnc:CounterUDB:reload\[967] = \BitCounterEnc:CounterUDB:per_equal\[988]
Removing Lhs of wire \BitCounterEnc:CounterUDB:status_3\[977] = zero[2]
Removing Lhs of wire \BitCounterEnc:CounterUDB:underflow\[989] = zero[2]
Removing Rhs of wire \usec_counter:CounterUDB:reload\[1344] = \usec_counter:CounterUDB:per_equal\[1365]
Removing Lhs of wire \usec_counter:CounterUDB:status_3\[1354] = zero[2]
Removing Lhs of wire \usec_counter:CounterUDB:underflow\[1366] = zero[2]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj" -dcpsoc3 "Manchester encoder-decoder.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.878ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 03 March 2020 16:39:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 Manchester encoder-decoder.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Waiter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterDec:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterDec:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \RecieveShiftReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterEnc:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterEnc:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SigmaReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \usec_counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_8 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_6 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock MC to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_4484
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Waiter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BitCounterDec:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BitCounterDec:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RecieveShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_10771:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_10771:macrocell.q
    UDB Clk/Enable \GlitchFilter_6:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_3:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TransmitShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_10749:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_10749:macrocell.q
    UDB Clk/Enable \BitCounterEnc:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Period:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SigmaReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \usec_counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \usec_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_10449:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10449:macrocell.q
    Routed Clock: Net_3003:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_3003:macrocell.q
    Routed Clock: Net_10749:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10749:macrocell.q
    Routed Clock: Net_10667:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10667:macrocell.q
    Routed Clock: Net_1037:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_1037:macrocell.q
    Routed Clock: cydff_8:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: cydff_8:macrocell.q
    Routed Clock: Net_11403:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_11403:macrocell.q
    Routed Clock: \Boundary8bit:CounterHW\:timercell.tc
        Effective Clock: \Boundary8bit:CounterHW\:timercell.tc
        Enable Signal: True
    Routed Clock: Start_frame(0):iocell.fb
        Effective Clock: Start_frame(0):iocell.fb
        Enable Signal: True
    Routed Clock: cydff_9:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: cydff_9:macrocell.q
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Out_TikTak(0), Start_frame(0), TC_word(0)

Info: plm.M0038: The pin named LOAD(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Sh_out(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named ClockEncDelay(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_11068, Duplicate of \usec_counter:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_11068, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\
        );
        Output = Net_11068 (fanout=1)

    Removing Net_10679, Duplicate of \BitCounterEnc:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_10679, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = Net_10679 (fanout=4)

    Removing Net_10667, Duplicate of \BitCounterEnc:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_10667, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = Net_10667 (fanout=2)

    Removing Net_7164, Duplicate of \BitCounterDec:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_7164, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = Net_7164 (fanout=6)

    Removing Net_7122, Duplicate of \BitCounterDec:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_7122, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = Net_7122 (fanout=1)

    Removing Net_3003, Duplicate of \Waiter:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_3003, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\
        );
        Output = Net_3003 (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DInN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DInN(0)__PA ,
            analog_term => Net_58 ,
            annotation => Net_53 ,
            pad => DInN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_1(0)__PA ,
            analog_term => Net_63 ,
            annotation => Net_70 ,
            pad => Vout_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DInP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DInP(0)__PA ,
            analog_term => Net_10739 ,
            annotation => Net_54 ,
            pad => DInP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LOAD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LOAD(0)__PA ,
            pin_input => Net_10625 ,
            pad => LOAD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sh_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sh_out(0)__PA ,
            pin_input => Net_10649 ,
            pad => Sh_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LOAD_int(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LOAD_int(0)__PA ,
            pin_input => Net_7168 ,
            pad => LOAD_int(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TC(0)__PA ,
            pin_input => \BitCounterEnc:CounterUDB:overflow_reg_i\ ,
            pad => TC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Compare(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Compare(0)__PA ,
            pin_input => \BitCounterEnc:CounterUDB:prevCompare\ ,
            pad => Compare(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ClockEncDelay(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ClockEncDelay(0)__PA ,
            pin_input => Net_10749 ,
            pad => ClockEncDelay(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut1P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut1P(0)__PA ,
            pin_input => My_wire_1 ,
            pad => DOut1P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN1(0)__PA ,
            pin_input => My_wire_2 ,
            pad => EN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut1N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut1N(0)__PA ,
            pin_input => My_wire_0 ,
            pad => DOut1N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Start(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Start(0)__PA ,
            fb => Net_9792 ,
            annotation => Net_10561 ,
            pad => Start(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BitCounterDec_comp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BitCounterDec_comp(0)__PA ,
            pin_input => \BitCounterDec:CounterUDB:prevCompare\ ,
            pad => BitCounterDec_comp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sh_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sh_in(0)__PA ,
            pin_input => cydff_2 ,
            pad => Sh_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BitCounter_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BitCounter_in(0)__PA ,
            pin_input => Net_10771 ,
            pad => BitCounter_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Data_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Data_in(0)__PA ,
            pin_input => Net_1485 ,
            pad => Data_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => n123 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pin_input => n124 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ClockEnc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ClockEnc(0)__PA ,
            pin_input => Net_10749 ,
            pad => ClockEnc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LOAD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LOAD_1(0)__PA ,
            pin_input => Net_10480 ,
            pad => LOAD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Frame_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Frame_in(0)__PA ,
            pin_input => Frame_clear_1 ,
            pad => Frame_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TC_Dec_Bit(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TC_Dec_Bit(0)__PA ,
            pin_input => \BitCounterDec:CounterUDB:overflow_reg_i\ ,
            pad => TC_Dec_Bit(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Compare_wait(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Compare_wait(0)__PA ,
            pin_input => \Waiter:CounterUDB:prevCompare\ ,
            pad => Compare_wait(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_10805 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Start_frame(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Start_frame(0)__PA ,
            fb => Net_11184 ,
            pad => Start_frame(0)_PAD );

    Pin : Name = TC_word(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TC_word(0)__PA ,
            pin_input => Net_11246 ,
            pad => TC_word(0)_PAD );

    Pin : Name = Out_TikTak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_TikTak(0)__PA ,
            pin_input => Net_11292 ,
            pad => Out_TikTak(0)_PAD );

    Pin : Name = Out_TikTak_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_TikTak_1(0)__PA ,
            pin_input => \usec_counter:CounterUDB:overflow_reg_i\ ,
            pad => Out_TikTak_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=FrameRX_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n124 * n123
            + n124 * !n123
        );
        Output = FrameRX_1 (fanout=1)

    MacroCell: Name=Net_1485, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Data_sync_0 * Frame_clear_1
        );
        Output = Net_1485 (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * \Waiter:CounterUDB:prevCapture\
            + Data_sync_0 * !\Waiter:CounterUDB:prevCapture\ * Frame_clear_1
            + \Waiter:CounterUDB:prevCapture\ * !Frame_clear_1
        );
        Output = \Waiter:CounterUDB:hwCapture\ (fanout=3)

    MacroCell: Name=\Waiter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\ * 
              !\Waiter:CounterUDB:prevCompare\
        );
        Output = \Waiter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Waiter:CounterUDB:per_equal\ * 
              !\Waiter:CounterUDB:overflow_reg_i\
        );
        Output = \Waiter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:count_stored_i\ * Frame_clear_1 * 
              Net_4484_local
        );
        Output = \Waiter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_10771, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * cydff_2
            + Data_sync_0 * !cydff_2 * Frame_clear_1
            + cydff_2 * !Frame_clear_1
        );
        Output = Net_10771 (fanout=7)

    MacroCell: Name=\BitCounterDec:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\ * 
              !\BitCounterDec:CounterUDB:prevCompare\
        );
        Output = \BitCounterDec:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\ * 
              !\BitCounterDec:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterDec:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Data_sync_0 * cydff_2 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * Frame_clear_1
            + Data_sync_0 * !cydff_2 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * Frame_clear_1
        );
        Output = \BitCounterDec:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\TransmitShiftReg:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TransmitShiftReg:bSR:load_reg\ * Net_10457 * 
              \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:status_0\ (fanout=5)

    MacroCell: Name=Net_9761, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_9792_SYNCOUT
        );
        Output = Net_9761 (fanout=1)

    MacroCell: Name=Net_10779, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Frame_clear_1
        );
        Output = Net_10779 (fanout=2)

    MacroCell: Name=Net_10625, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = Net_10625 (fanout=1)

    MacroCell: Name=Net_10449, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n124 * n123 * !Frame_clear_1
            + n124 * !n123 * !Frame_clear_1
        );
        Output = Net_10449 (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\ * 
              !\BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \BitCounterEnc:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\ * 
              !\BitCounterEnc:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterEnc:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749 * Net_10511 * 
              !\BitCounterEnc:CounterUDB:count_stored_i\
        );
        Output = \BitCounterEnc:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Period:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Period:bSR:load_reg\ * Net_11303
        );
        Output = \Period:bSR:status_0\ (fanout=2)

    MacroCell: Name=\usec_counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\usec_counter:CounterUDB:prevCapture\ * Net_11269
        );
        Output = \usec_counter:CounterUDB:hwCapture\ (fanout=3)

    MacroCell: Name=\usec_counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\ * 
              !\usec_counter:CounterUDB:prevCompare\
        );
        Output = \usec_counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\usec_counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\ * 
              !\usec_counter:CounterUDB:overflow_reg_i\
        );
        Output = \usec_counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\usec_counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_9 * \usec_counter:CounterUDB:control_7\ * 
              !\usec_counter:CounterUDB:count_stored_i\
        );
        Output = \usec_counter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=Net_11403, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_11246 * !ClockBlock_BUS_CLK_local
        );
        Output = Net_11403 (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=9)

    MacroCell: Name=Net_110, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10449)
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_110 (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * Net_110
            + n123 * !Net_110
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=Data_sync_0, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !n123 * !Net_110 * !\GlitchFilter_1:genblk1[0]:sample\ * 
              Data_sync_0
            + !n123 * Net_110 * \GlitchFilter_1:genblk1[0]:sample\ * 
              !Data_sync_0
            + n123 * !Net_110 * \GlitchFilter_1:genblk1[0]:sample\ * 
              !Data_sync_0
            + n123 * Net_110 * !\GlitchFilter_1:genblk1[0]:sample\ * 
              Data_sync_0
        );
        Output = Data_sync_0 (fanout=7)

    MacroCell: Name=\Waiter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Data_sync_0 * Frame_clear_1
        );
        Output = \Waiter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Waiter:CounterUDB:per_equal\
        );
        Output = \Waiter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Waiter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\
        );
        Output = \Waiter:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Waiter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4484_local
        );
        Output = \Waiter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=cydff_2, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Frame_clear_1)
            Clock Enable: PosEdge(\Waiter:CounterUDB:prevCompare\)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_2 (fanout=8)

    MacroCell: Name=\BitCounterDec:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = \BitCounterDec:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\BitCounterDec:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = \BitCounterDec:CounterUDB:prevCompare\ (fanout=7)

    MacroCell: Name=\BitCounterDec:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * cydff_2
            + Data_sync_0 * !cydff_2 * Frame_clear_1
            + cydff_2 * !Frame_clear_1
        );
        Output = \BitCounterDec:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Frame_clear_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !n124 * n123
            + n124 * !n123
            + !\GlitchFilter_6:counter_done_0\ * Frame_clear_1
        );
        Output = Frame_clear_1 (fanout=15)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2
            + Net_10649 * Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=My_wire_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + !Net_10649 * !Net_10749 * preouts_2 * My_wire_0
            + Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + Net_10649 * Net_10749 * preouts_2 * My_wire_0
            + \GlitchFilter_3:genblk1[0]:sample\ * My_wire_0
        );
        Output = My_wire_0 (fanout=2)

    MacroCell: Name=\GlitchFilter_3:genblk1[1]:sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * Net_10749 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[1]:sample\ (fanout=1)

    MacroCell: Name=My_wire_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * Net_10749 * My_wire_1 * preouts_2
            + !Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + Net_10649 * !Net_10749 * My_wire_1 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + My_wire_1 * \GlitchFilter_3:genblk1[1]:sample\
        );
        Output = My_wire_1 (fanout=2)

    MacroCell: Name=\GlitchFilter_3:genblk1[2]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              preouts_2
        );
        Output = \GlitchFilter_3:genblk1[2]:sample\ (fanout=1)

    MacroCell: Name=My_wire_2, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !preouts_2 * !\GlitchFilter_3:genblk1[2]:sample\ * My_wire_2
            + preouts_2 * \GlitchFilter_3:genblk1[2]:sample\ * !My_wire_2
        );
        Output = My_wire_2 (fanout=2)

    MacroCell: Name=\TransmitShiftReg:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:load_reg\ (fanout=1)

    MacroCell: Name=preouts_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(Net_10511)
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_7248
        );
        Output = preouts_2 (fanout=6)

    MacroCell: Name=\BitCounterEnc:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = \BitCounterEnc:CounterUDB:overflow_reg_i\ (fanout=3)

    MacroCell: Name=\BitCounterEnc:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = \BitCounterEnc:CounterUDB:prevCompare\ (fanout=5)

    MacroCell: Name=\BitCounterEnc:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749
        );
        Output = \BitCounterEnc:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_10511, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_10457)
            Clock Enable: PosEdge(\BitCounterEnc:CounterUDB:overflow_reg_i\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_10511 (fanout=6)

    MacroCell: Name=cydff_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1037
        );
        Output = cydff_5 (fanout=1)

    MacroCell: Name=Net_1037, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_5 * Net_1037
        );
        Output = Net_1037 (fanout=3)

    MacroCell: Name=cydff_8, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)

    MacroCell: Name=Net_10749, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(cydff_8)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10749 (fanout=16)

    MacroCell: Name=\Period:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11303
        );
        Output = \Period:bSR:load_reg\ (fanout=1)

    MacroCell: Name=Net_686, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_11393 * !Net_698 * Net_686
            + Net_11393 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=3)

    MacroCell: Name=Net_10946, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_11393 * !Net_698 * Net_686
            + !Net_11393 * Net_698 * !Net_686
            + Net_11393 * !Net_698 * !Net_686
            + Net_11393 * Net_698 * Net_686
        );
        Output = Net_10946 (fanout=1)

    MacroCell: Name=cydff_9, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(Net_11403)
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_9 (fanout=3)

    MacroCell: Name=Net_11303, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11246)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_11303 (fanout=3)

    MacroCell: Name=\usec_counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11269
        );
        Output = \usec_counter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\usec_counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\
        );
        Output = \usec_counter:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\usec_counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\
        );
        Output = \usec_counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\usec_counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_9
        );
        Output = \usec_counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_11269, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_11184)
            Reset  = (Net_11310)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11269 (fanout=2)

    MacroCell: Name=Net_11292, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11292 (fanout=1)

    MacroCell: Name=Net_10925, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11393
        );
        Output = Net_10925 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Waiter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Waiter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Waiter:CounterUDB:hwCapture\ ,
            f0_load => \Waiter:CounterUDB:hwCapture\ ,
            ce0_comb => \Waiter:CounterUDB:per_equal\ ,
            z0_comb => \Waiter:CounterUDB:status_1\ ,
            cl1_comb => \Waiter:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Waiter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Waiter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BitCounterDec:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\ ,
            cs_addr_0 => \BitCounterDec:CounterUDB:reload\ ,
            ce0_comb => \BitCounterDec:CounterUDB:reload\ ,
            z0_comb => \BitCounterDec:CounterUDB:status_1\ ,
            cl1_comb => \BitCounterDec:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => cydff_2 ,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_10771 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => cydff_2 ,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_10771 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => cydff_2 ,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10771 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => cydff_2 ,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
            f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\ ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10771 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\GlitchFilter_6:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => FrameRX_1 ,
            cs_addr_0 => Frame_clear_1 ,
            z0_comb => \GlitchFilter_6:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            so_comb => Net_10649 ,
            f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\BitCounterEnc:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\ ,
            cs_addr_0 => \BitCounterEnc:CounterUDB:reload\ ,
            ce0_comb => \BitCounterEnc:CounterUDB:reload\ ,
            z0_comb => \BitCounterEnc:CounterUDB:status_1\ ,
            cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Period:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => Net_10925 ,
            so_comb => Net_11393 ,
            f0_bus_stat_comb => \Period:bSR:status_4\ ,
            f0_blk_stat_comb => \Period:bSR:status_3\ ,
            f1_bus_stat_comb => \Period:bSR:status_6\ ,
            f1_blk_stat_comb => \Period:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\SigmaReg:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            so_comb => Net_698 ,
            f0_bus_stat_comb => \SigmaReg:bSR:status_4\ ,
            f0_blk_stat_comb => \SigmaReg:bSR:status_3\ ,
            f1_bus_stat_comb => \SigmaReg:bSR:status_6\ ,
            f1_blk_stat_comb => \SigmaReg:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\usec_counter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            chain_out => \usec_counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \usec_counter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\usec_counter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            ce0_comb => \usec_counter:CounterUDB:reload\ ,
            z0_comb => \usec_counter:CounterUDB:status_1\ ,
            ce1_comb => \usec_counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \usec_counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \usec_counter:CounterUDB:status_5\ ,
            chain_in => \usec_counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \usec_counter:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StartButton:sts:sts_reg\
        PORT MAP (
            status_0 => Net_9761 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\StartButton_1:sts:sts_reg\
        PORT MAP (
            status_0 => Net_10779 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Period:sts:sts_reg\
        PORT MAP (
            status_0 => Net_11303 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Waiter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Frame_clear_1 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Waiter:CounterUDB:status_6\ ,
            status_5 => \Waiter:CounterUDB:status_5\ ,
            status_4 => \Waiter:CounterUDB:hwCapture\ ,
            status_2 => \Waiter:CounterUDB:status_2\ ,
            status_1 => \Waiter:CounterUDB:status_1\ ,
            status_0 => \Waiter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BitCounterDec:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Frame_clear_1 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BitCounterDec:CounterUDB:status_6\ ,
            status_5 => \BitCounterDec:CounterUDB:status_5\ ,
            status_2 => \BitCounterDec:CounterUDB:status_2\ ,
            status_1 => \BitCounterDec:CounterUDB:status_1\ ,
            status_0 => \BitCounterDec:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RecieveShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \RecieveShiftReg:bSR:status_6\ ,
            status_5 => \RecieveShiftReg:bSR:status_5\ ,
            status_4 => \RecieveShiftReg:bSR:status_4\ ,
            status_3 => \RecieveShiftReg:bSR:status_3\ ,
            status_1 => \BitCounterDec:CounterUDB:prevCompare\ ,
            interrupt => Net_7168 ,
            clk_en => Net_10771 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)

    statusicell: Name =\TransmitShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \TransmitShiftReg:bSR:status_6\ ,
            status_5 => \TransmitShiftReg:bSR:status_5\ ,
            status_4 => \TransmitShiftReg:bSR:status_4\ ,
            status_3 => \TransmitShiftReg:bSR:status_3\ ,
            status_0 => \TransmitShiftReg:bSR:status_0\ ,
            interrupt => Net_10480 ,
            clk_en => Net_10749 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)

    statusicell: Name =\BitCounterEnc:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BitCounterEnc:CounterUDB:status_6\ ,
            status_5 => \BitCounterEnc:CounterUDB:status_5\ ,
            status_2 => \BitCounterEnc:CounterUDB:status_2\ ,
            status_1 => \BitCounterEnc:CounterUDB:status_1\ ,
            status_0 => \BitCounterEnc:CounterUDB:status_0\ ,
            interrupt => Net_10110 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Period:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Period:bSR:status_6\ ,
            status_5 => \Period:bSR:status_5\ ,
            status_4 => \Period:bSR:status_4\ ,
            status_3 => \Period:bSR:status_3\ ,
            status_0 => \Period:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    statusicell: Name =\SigmaReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \SigmaReg:bSR:status_6\ ,
            status_5 => \SigmaReg:bSR:status_5\ ,
            status_4 => \SigmaReg:bSR:status_4\ ,
            status_3 => \SigmaReg:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    statusicell: Name =\usec_counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \usec_counter:CounterUDB:status_6\ ,
            status_5 => \usec_counter:CounterUDB:status_5\ ,
            status_4 => \usec_counter:CounterUDB:hwCapture\ ,
            status_2 => \usec_counter:CounterUDB:status_2\ ,
            status_1 => \usec_counter:CounterUDB:status_1\ ,
            status_0 => \usec_counter:CounterUDB:status_0\ ,
            interrupt => Net_11018 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Start(0)_SYNC
        PORT MAP (
            in => Net_9792 ,
            out => Net_9792_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\FrameAllow:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FrameAllow:control_7\ ,
            control_6 => \FrameAllow:control_6\ ,
            control_5 => \FrameAllow:control_5\ ,
            control_4 => \FrameAllow:control_4\ ,
            control_3 => \FrameAllow:control_3\ ,
            control_2 => \FrameAllow:control_2\ ,
            control_1 => \FrameAllow:control_1\ ,
            control_0 => Net_7248 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \BitCounterDec:CounterUDB:control_7\ ,
            control_6 => \BitCounterDec:CounterUDB:control_6\ ,
            control_5 => \BitCounterDec:CounterUDB:control_5\ ,
            control_4 => \BitCounterDec:CounterUDB:control_4\ ,
            control_3 => \BitCounterDec:CounterUDB:control_3\ ,
            control_2 => \BitCounterDec:CounterUDB:control_2\ ,
            control_1 => \BitCounterDec:CounterUDB:control_1\ ,
            control_0 => \BitCounterDec:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RecieveShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RecieveShiftReg:bSR:control_7\ ,
            control_6 => \RecieveShiftReg:bSR:control_6\ ,
            control_5 => \RecieveShiftReg:bSR:control_5\ ,
            control_4 => \RecieveShiftReg:bSR:control_4\ ,
            control_3 => \RecieveShiftReg:bSR:control_3\ ,
            control_2 => \RecieveShiftReg:bSR:control_2\ ,
            control_1 => \RecieveShiftReg:bSR:control_1\ ,
            control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => Net_10771 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10771)

    controlcell: Name =\TransmitShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TransmitShiftReg:bSR:control_7\ ,
            control_6 => \TransmitShiftReg:bSR:control_6\ ,
            control_5 => \TransmitShiftReg:bSR:control_5\ ,
            control_4 => \TransmitShiftReg:bSR:control_4\ ,
            control_3 => \TransmitShiftReg:bSR:control_3\ ,
            control_2 => \TransmitShiftReg:bSR:control_2\ ,
            control_1 => \TransmitShiftReg:bSR:control_1\ ,
            control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => Net_10749 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)

    controlcell: Name =\StartTransmit:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StartTransmit:control_7\ ,
            control_6 => \StartTransmit:control_6\ ,
            control_5 => \StartTransmit:control_5\ ,
            control_4 => \StartTransmit:control_4\ ,
            control_3 => \StartTransmit:control_3\ ,
            control_2 => \StartTransmit:control_2\ ,
            control_1 => \StartTransmit:control_1\ ,
            control_0 => Net_10457 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_ON:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_ON:control_7\ ,
            control_6 => \LED_ON:control_6\ ,
            control_5 => \LED_ON:control_5\ ,
            control_4 => \LED_ON:control_4\ ,
            control_3 => \LED_ON:control_3\ ,
            control_2 => \LED_ON:control_2\ ,
            control_1 => \LED_ON:control_1\ ,
            control_0 => Net_10805 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Period:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Period:bSR:control_7\ ,
            control_6 => \Period:bSR:control_6\ ,
            control_5 => \Period:bSR:control_5\ ,
            control_4 => \Period:bSR:control_4\ ,
            control_3 => \Period:bSR:control_3\ ,
            control_2 => \Period:bSR:control_2\ ,
            control_1 => \Period:bSR:control_1\ ,
            control_0 => \Period:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    controlcell: Name =\SigmaReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \SigmaReg:bSR:control_7\ ,
            control_6 => \SigmaReg:bSR:control_6\ ,
            control_5 => \SigmaReg:bSR:control_5\ ,
            control_4 => \SigmaReg:bSR:control_4\ ,
            control_3 => \SigmaReg:bSR:control_3\ ,
            control_2 => \SigmaReg:bSR:control_2\ ,
            control_1 => \SigmaReg:bSR:control_1\ ,
            control_0 => \SigmaReg:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    controlcell: Name =\Control_Period:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Period:control_7\ ,
            control_6 => \Control_Period:control_6\ ,
            control_5 => \Control_Period:control_5\ ,
            control_4 => \Control_Period:control_4\ ,
            control_3 => \Control_Period:control_3\ ,
            control_2 => \Control_Period:control_2\ ,
            control_1 => \Control_Period:control_1\ ,
            control_0 => Net_860 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\usec_counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \usec_counter:CounterUDB:control_7\ ,
            control_6 => \usec_counter:CounterUDB:control_6\ ,
            control_5 => \usec_counter:CounterUDB:control_5\ ,
            control_4 => \usec_counter:CounterUDB:control_4\ ,
            control_3 => \usec_counter:CounterUDB:control_3\ ,
            control_2 => \usec_counter:CounterUDB:control_2\ ,
            control_1 => \usec_counter:CounterUDB:control_1\ ,
            control_0 => \usec_counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Capture:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Capture:control_7\ ,
            control_6 => \Control_Capture:control_6\ ,
            control_5 => \Control_Capture:control_5\ ,
            control_4 => \Control_Capture:control_4\ ,
            control_3 => \Control_Capture:control_3\ ,
            control_2 => \Control_Capture:control_2\ ,
            control_1 => \Control_Capture:control_1\ ,
            control_0 => Net_11310 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =WordShifted
        PORT MAP (
            interrupt => Net_7168 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =TransmitWordShift
        PORT MAP (
            interrupt => Net_10110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Load_TrShReg
        PORT MAP (
            interrupt => Net_10480 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =EndFrame
        PORT MAP (
            interrupt => Net_10779 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =cap_comp_tc
        PORT MAP (
            interrupt => Net_11018 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   32 :   16 :   48 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   66 :  126 :  192 : 34.38 %
  Unique P-terms              :   80 :  304 :  384 : 20.83 %
  Total P-terms               :   88 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :   11 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.151ms
Tech Mapping phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : BitCounterDec_comp(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : BitCounter_in(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ClockEnc(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ClockEncDelay(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Compare(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Compare_wait(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : DInN(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : DInP(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DOut1N(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DOut1P(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Data_in(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : EN1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Frame_in(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LOAD(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LOAD_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : LOAD_int(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Out_TikTak_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_3(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_4(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Sh_in(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Sh_out(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Start(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TC(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TC_Dec_Bit(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Vout_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Dedicated_Output (fixed, OPAMP-GPIO)
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_2:ctComp\
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : BitCounterDec_comp(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : BitCounter_in(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ClockEnc(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ClockEncDelay(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Compare(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Compare_wait(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : DInN(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : DInP(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DOut1N(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DOut1P(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Data_in(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : EN1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Frame_in(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LOAD(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LOAD_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : LOAD_int(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Out_TikTak_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_3(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_4(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Sh_in(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Sh_out(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Start(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TC(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TC_Dec_Bit(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Vout_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Dedicated_Output (fixed, OPAMP-GPIO)
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_2:ctComp\
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.668ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_58 {
    comp_0_vminus
    agl6_x_comp_0_vminus
    agl6
    agl6_x_p0_6
    p0_6
  }
  Net: Net_10739 {
    comp_2_vminus
    agl5_x_comp_2_vminus
    agl5
    agl5_x_p0_5
    p0_5
  }
  Net: Net_63 {
    p0_0
    agl4_x_p0_0
    agl4
    agl4_x_p0_4
    p0_4
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_73 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_comp_0_vplus
    comp_0_vplus
    agl1_x_comp_2_vplus
    comp_2_vplus
  }
  Net: Net_43 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  comp_0_vminus                                    -> Net_58
  agl6_x_comp_0_vminus                             -> Net_58
  agl6                                             -> Net_58
  agl6_x_p0_6                                      -> Net_58
  p0_6                                             -> Net_58
  comp_2_vminus                                    -> Net_10739
  agl5_x_comp_2_vminus                             -> Net_10739
  agl5                                             -> Net_10739
  agl5_x_p0_5                                      -> Net_10739
  p0_5                                             -> Net_10739
  p0_0                                             -> Net_63
  agl4_x_p0_0                                      -> Net_63
  agl4                                             -> Net_63
  agl4_x_p0_4                                      -> Net_63
  p0_4                                             -> Net_63
  opamp_2_vminus_x_p0_0                            -> Net_63
  opamp_2_vminus                                   -> Net_63
  vidac_0_vout                                     -> Net_73
  agl1_x_vidac_0_vout                              -> Net_73
  agl1                                             -> Net_73
  agl1_x_comp_0_vplus                              -> Net_73
  comp_0_vplus                                     -> Net_73
  agl1_x_comp_2_vplus                              -> Net_73
  comp_2_vplus                                     -> Net_73
  common_Vdda/2                                    -> Net_43
  common_Vdda/2_x_comp_vref_vdda                   -> Net_43
  comp_vref_vdda                                   -> Net_43
  abusl0_x_comp_vref_vdda                          -> Net_43
  abusl0                                           -> Net_43
  abusl0_x_opamp_2_vplus                           -> Net_43
  opamp_2_vplus                                    -> Net_43
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.186ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   34 :   14 :   48 :  70.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.21
                   Pterms :            2.56
               Macrocells :            1.94
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.160ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       4.25 :       3.30
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\BitCounterEnc:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\ * 
              !\BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \BitCounterEnc:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1037, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_5 * Net_1037
        );
        Output = Net_1037 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BitCounterEnc:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = \BitCounterEnc:CounterUDB:prevCompare\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\StartTransmit:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StartTransmit:control_7\ ,
        control_6 => \StartTransmit:control_6\ ,
        control_5 => \StartTransmit:control_5\ ,
        control_4 => \StartTransmit:control_4\ ,
        control_3 => \StartTransmit:control_3\ ,
        control_2 => \StartTransmit:control_2\ ,
        control_1 => \StartTransmit:control_1\ ,
        control_0 => Net_10457 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\TransmitShiftReg:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TransmitShiftReg:bSR:load_reg\ * Net_10457 * 
              \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:status_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_10511, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_10457)
            Clock Enable: PosEdge(\BitCounterEnc:CounterUDB:overflow_reg_i\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_10511 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\BitCounterEnc:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\ * 
              !\BitCounterEnc:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterEnc:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BitCounterEnc:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749 * Net_10511 * 
              !\BitCounterEnc:CounterUDB:count_stored_i\
        );
        Output = \BitCounterEnc:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BitCounterEnc:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\ ,
        cs_addr_0 => \BitCounterEnc:CounterUDB:reload\ ,
        ce0_comb => \BitCounterEnc:CounterUDB:reload\ ,
        z0_comb => \BitCounterEnc:CounterUDB:status_1\ ,
        cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BitCounterEnc:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BitCounterEnc:CounterUDB:status_6\ ,
        status_5 => \BitCounterEnc:CounterUDB:status_5\ ,
        status_2 => \BitCounterEnc:CounterUDB:status_2\ ,
        status_1 => \BitCounterEnc:CounterUDB:status_1\ ,
        status_0 => \BitCounterEnc:CounterUDB:status_0\ ,
        interrupt => Net_10110 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_5, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1037
        );
        Output = cydff_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BitCounterEnc:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749
        );
        Output = \BitCounterEnc:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_10625, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = Net_10625 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterEnc:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = \BitCounterEnc:CounterUDB:overflow_reg_i\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_9761, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_9792_SYNCOUT
        );
        Output = Net_9761 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TransmitShiftReg:bSR:load_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\LED_ON:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_ON:control_7\ ,
        control_6 => \LED_ON:control_6\ ,
        control_5 => \LED_ON:control_5\ ,
        control_4 => \LED_ON:control_4\ ,
        control_3 => \LED_ON:control_3\ ,
        control_2 => \LED_ON:control_2\ ,
        control_1 => \LED_ON:control_1\ ,
        control_0 => Net_10805 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Start(0)_SYNC
    PORT MAP (
        in => Net_9792 ,
        out => Net_9792_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2
            + Net_10649 * Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=My_wire_0, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + !Net_10649 * !Net_10749 * preouts_2 * My_wire_0
            + Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + Net_10649 * Net_10749 * preouts_2 * My_wire_0
            + \GlitchFilter_3:genblk1[0]:sample\ * My_wire_0
        );
        Output = My_wire_0 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        so_comb => Net_10649 ,
        f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\TransmitShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TransmitShiftReg:bSR:control_7\ ,
        control_6 => \TransmitShiftReg:bSR:control_6\ ,
        control_5 => \TransmitShiftReg:bSR:control_5\ ,
        control_4 => \TransmitShiftReg:bSR:control_4\ ,
        control_3 => \TransmitShiftReg:bSR:control_3\ ,
        control_2 => \TransmitShiftReg:bSR:control_2\ ,
        control_1 => \TransmitShiftReg:bSR:control_1\ ,
        control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => Net_10749 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_3:genblk1[1]:sample\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * Net_10749 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[1]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=My_wire_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * Net_10749 * My_wire_1 * preouts_2
            + !Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + Net_10649 * !Net_10749 * My_wire_1 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + My_wire_1 * \GlitchFilter_3:genblk1[1]:sample\
        );
        Output = My_wire_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\TransmitShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \TransmitShiftReg:bSR:status_6\ ,
        status_5 => \TransmitShiftReg:bSR:status_5\ ,
        status_4 => \TransmitShiftReg:bSR:status_4\ ,
        status_3 => \TransmitShiftReg:bSR:status_3\ ,
        status_0 => \TransmitShiftReg:bSR:status_0\ ,
        interrupt => Net_10480 ,
        clk_en => Net_10749 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_10749, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(cydff_8)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10749 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Waiter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\
        );
        Output = \Waiter:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=cydff_8, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\StartButton:sts:sts_reg\
    PORT MAP (
        status_0 => Net_9761 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Data_sync_0, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !n123 * !Net_110 * !\GlitchFilter_1:genblk1[0]:sample\ * 
              Data_sync_0
            + !n123 * Net_110 * \GlitchFilter_1:genblk1[0]:sample\ * 
              !Data_sync_0
            + n123 * !Net_110 * \GlitchFilter_1:genblk1[0]:sample\ * 
              !Data_sync_0
            + n123 * Net_110 * !\GlitchFilter_1:genblk1[0]:sample\ * 
              Data_sync_0
        );
        Output = Data_sync_0 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Waiter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Waiter:CounterUDB:per_equal\ * 
              !\Waiter:CounterUDB:overflow_reg_i\
        );
        Output = \Waiter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * Net_110
            + n123 * !Net_110
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Waiter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Waiter:CounterUDB:per_equal\
        );
        Output = \Waiter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => cydff_2 ,
        f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_10771 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\Waiter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Frame_clear_1 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Waiter:CounterUDB:status_6\ ,
        status_5 => \Waiter:CounterUDB:status_5\ ,
        status_4 => \Waiter:CounterUDB:hwCapture\ ,
        status_2 => \Waiter:CounterUDB:status_2\ ,
        status_1 => \Waiter:CounterUDB:status_1\ ,
        status_0 => \Waiter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Waiter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Data_sync_0 * Frame_clear_1
        );
        Output = \Waiter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Frame_clear_1, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !n124 * n123
            + n124 * !n123
            + !\GlitchFilter_6:counter_done_0\ * Frame_clear_1
        );
        Output = Frame_clear_1 (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Waiter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * \Waiter:CounterUDB:prevCapture\
            + Data_sync_0 * !\Waiter:CounterUDB:prevCapture\ * Frame_clear_1
            + \Waiter:CounterUDB:prevCapture\ * !Frame_clear_1
        );
        Output = \Waiter:CounterUDB:hwCapture\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Waiter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4484_local
        );
        Output = \Waiter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=preouts_2, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(Net_10511)
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_7248
        );
        Output = preouts_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_10449, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n124 * n123 * !Frame_clear_1
            + n124 * !n123 * !Frame_clear_1
        );
        Output = Net_10449 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Waiter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:count_stored_i\ * Frame_clear_1 * 
              Net_4484_local
        );
        Output = \Waiter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => cydff_2 ,
        f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
        f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\ ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10771 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\RecieveShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \RecieveShiftReg:bSR:status_6\ ,
        status_5 => \RecieveShiftReg:bSR:status_5\ ,
        status_4 => \RecieveShiftReg:bSR:status_4\ ,
        status_3 => \RecieveShiftReg:bSR:status_3\ ,
        status_1 => \BitCounterDec:CounterUDB:prevCompare\ ,
        interrupt => Net_7168 ,
        clk_en => Net_10771 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)

controlcell: Name =\FrameAllow:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FrameAllow:control_7\ ,
        control_6 => \FrameAllow:control_6\ ,
        control_5 => \FrameAllow:control_5\ ,
        control_4 => \FrameAllow:control_4\ ,
        control_3 => \FrameAllow:control_3\ ,
        control_2 => \FrameAllow:control_2\ ,
        control_1 => \FrameAllow:control_1\ ,
        control_0 => Net_7248 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_110, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10449)
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_110 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Waiter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Waiter:CounterUDB:cmp_less\ * 
              !\Waiter:CounterUDB:prevCompare\
        );
        Output = \Waiter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_10771, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * cydff_2
            + Data_sync_0 * !cydff_2 * Frame_clear_1
            + cydff_2 * !Frame_clear_1
        );
        Output = Net_10771 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_2, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Frame_clear_1)
            Clock Enable: PosEdge(\Waiter:CounterUDB:prevCompare\)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BitCounterDec:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Data_sync_0 * cydff_2 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * Frame_clear_1
            + Data_sync_0 * !cydff_2 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * Frame_clear_1
        );
        Output = \BitCounterDec:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Waiter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Waiter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Waiter:CounterUDB:hwCapture\ ,
        f0_load => \Waiter:CounterUDB:hwCapture\ ,
        ce0_comb => \Waiter:CounterUDB:per_equal\ ,
        z0_comb => \Waiter:CounterUDB:status_1\ ,
        cl1_comb => \Waiter:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Waiter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Waiter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \BitCounterDec:CounterUDB:control_7\ ,
        control_6 => \BitCounterDec:CounterUDB:control_6\ ,
        control_5 => \BitCounterDec:CounterUDB:control_5\ ,
        control_4 => \BitCounterDec:CounterUDB:control_4\ ,
        control_3 => \BitCounterDec:CounterUDB:control_3\ ,
        control_2 => \BitCounterDec:CounterUDB:control_2\ ,
        control_1 => \BitCounterDec:CounterUDB:control_1\ ,
        control_0 => \BitCounterDec:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=FrameRX_1, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n124 * n123
            + n124 * !n123
        );
        Output = FrameRX_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_11403, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_11246 * !ClockBlock_BUS_CLK_local
        );
        Output = Net_11403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Data_sync_0 * cydff_2
            + Data_sync_0 * !cydff_2 * Frame_clear_1
            + cydff_2 * !Frame_clear_1
        );
        Output = \BitCounterDec:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=cydff_9, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(Net_11403)
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_9 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_10779, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Frame_clear_1
        );
        Output = Net_10779 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlitchFilter_6:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => FrameRX_1 ,
        cs_addr_0 => Frame_clear_1 ,
        z0_comb => \GlitchFilter_6:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\StartButton_1:sts:sts_reg\
    PORT MAP (
        status_0 => Net_10779 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\RecieveShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RecieveShiftReg:bSR:control_7\ ,
        control_6 => \RecieveShiftReg:bSR:control_6\ ,
        control_5 => \RecieveShiftReg:bSR:control_5\ ,
        control_4 => \RecieveShiftReg:bSR:control_4\ ,
        control_3 => \RecieveShiftReg:bSR:control_3\ ,
        control_2 => \RecieveShiftReg:bSR:control_2\ ,
        control_1 => \RecieveShiftReg:bSR:control_1\ ,
        control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => Net_10771 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=3, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_10946, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_11393 * !Net_698 * Net_686
            + !Net_11393 * Net_698 * !Net_686
            + Net_11393 * !Net_698 * !Net_686
            + Net_11393 * Net_698 * Net_686
        );
        Output = Net_10946 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_686, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_11393 * !Net_698 * Net_686
            + Net_11393 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_10925, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11393
        );
        Output = Net_10925 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_11292, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11292 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SigmaReg:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        so_comb => Net_698 ,
        f0_bus_stat_comb => \SigmaReg:bSR:status_4\ ,
        f0_blk_stat_comb => \SigmaReg:bSR:status_3\ ,
        f1_bus_stat_comb => \SigmaReg:bSR:status_6\ ,
        f1_blk_stat_comb => \SigmaReg:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

statusicell: Name =\SigmaReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \SigmaReg:bSR:status_6\ ,
        status_5 => \SigmaReg:bSR:status_5\ ,
        status_4 => \SigmaReg:bSR:status_4\ ,
        status_3 => \SigmaReg:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: True

controlcell: Name =\SigmaReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \SigmaReg:bSR:control_7\ ,
        control_6 => \SigmaReg:bSR:control_6\ ,
        control_5 => \SigmaReg:bSR:control_5\ ,
        control_4 => \SigmaReg:bSR:control_4\ ,
        control_3 => \SigmaReg:bSR:control_3\ ,
        control_2 => \SigmaReg:bSR:control_2\ ,
        control_1 => \SigmaReg:bSR:control_1\ ,
        control_0 => \SigmaReg:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\usec_counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_9
        );
        Output = \usec_counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\usec_counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11269
        );
        Output = \usec_counter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\usec_counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_9 * \usec_counter:CounterUDB:control_7\ * 
              !\usec_counter:CounterUDB:count_stored_i\
        );
        Output = \usec_counter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\usec_counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\usec_counter:CounterUDB:prevCapture\ * Net_11269
        );
        Output = \usec_counter:CounterUDB:hwCapture\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\usec_counter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        chain_out => \usec_counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \usec_counter:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\usec_counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \usec_counter:CounterUDB:control_7\ ,
        control_6 => \usec_counter:CounterUDB:control_6\ ,
        control_5 => \usec_counter:CounterUDB:control_5\ ,
        control_4 => \usec_counter:CounterUDB:control_4\ ,
        control_3 => \usec_counter:CounterUDB:control_3\ ,
        control_2 => \usec_counter:CounterUDB:control_2\ ,
        control_1 => \usec_counter:CounterUDB:control_1\ ,
        control_0 => \usec_counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_3:genblk1[2]:sample\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              preouts_2
        );
        Output = \GlitchFilter_3:genblk1[2]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BitCounterDec:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = \BitCounterDec:CounterUDB:prevCompare\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterDec:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\ * 
              !\BitCounterDec:CounterUDB:prevCompare\
        );
        Output = \BitCounterDec:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=My_wire_2, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !preouts_2 * !\GlitchFilter_3:genblk1[2]:sample\ * My_wire_2
            + preouts_2 * \GlitchFilter_3:genblk1[2]:sample\ * !My_wire_2
        );
        Output = My_wire_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => cydff_2 ,
        f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_10771 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(3,1)] contents:
datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => cydff_2 ,
        f1_load => \BitCounterDec:CounterUDB:prevCompare\ ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10771 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10771)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterDec:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\ * 
              !\BitCounterDec:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterDec:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterDec:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = \BitCounterDec:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\BitCounterDec:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\ ,
        cs_addr_0 => \BitCounterDec:CounterUDB:reload\ ,
        ce0_comb => \BitCounterDec:CounterUDB:reload\ ,
        z0_comb => \BitCounterDec:CounterUDB:status_1\ ,
        cl1_comb => \BitCounterDec:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BitCounterDec:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Frame_clear_1 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BitCounterDec:CounterUDB:status_6\ ,
        status_5 => \BitCounterDec:CounterUDB:status_5\ ,
        status_2 => \BitCounterDec:CounterUDB:status_2\ ,
        status_1 => \BitCounterDec:CounterUDB:status_1\ ,
        status_0 => \BitCounterDec:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Capture:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Capture:control_7\ ,
        control_6 => \Control_Capture:control_6\ ,
        control_5 => \Control_Capture:control_5\ ,
        control_4 => \Control_Capture:control_4\ ,
        control_3 => \Control_Capture:control_3\ ,
        control_2 => \Control_Capture:control_2\ ,
        control_1 => \Control_Capture:control_1\ ,
        control_0 => Net_11310 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Period:bSR:load_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11303
        );
        Output = \Period:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1485, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Data_sync_0 * Frame_clear_1
        );
        Output = Net_1485 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_11303, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11246)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_11303 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Period:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Period:bSR:load_reg\ * Net_11303
        );
        Output = \Period:bSR:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\Status_Period:sts:sts_reg\
    PORT MAP (
        status_0 => Net_11303 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Period:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Period:control_7\ ,
        control_6 => \Control_Period:control_6\ ,
        control_5 => \Control_Period:control_5\ ,
        control_4 => \Control_Period:control_4\ ,
        control_3 => \Control_Period:control_3\ ,
        control_2 => \Control_Period:control_2\ ,
        control_1 => \Control_Period:control_1\ ,
        control_0 => Net_860 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_11269, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_11184)
            Reset  = (Net_11310)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11269 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Period:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => Net_10925 ,
        so_comb => Net_11393 ,
        f0_bus_stat_comb => \Period:bSR:status_4\ ,
        f0_blk_stat_comb => \Period:bSR:status_3\ ,
        f1_bus_stat_comb => \Period:bSR:status_6\ ,
        f1_blk_stat_comb => \Period:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

statusicell: Name =\Period:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Period:bSR:status_6\ ,
        status_5 => \Period:bSR:status_5\ ,
        status_4 => \Period:bSR:status_4\ ,
        status_3 => \Period:bSR:status_3\ ,
        status_0 => \Period:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: True

controlcell: Name =\Period:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Period:bSR:control_7\ ,
        control_6 => \Period:bSR:control_6\ ,
        control_5 => \Period:bSR:control_5\ ,
        control_4 => \Period:bSR:control_4\ ,
        control_3 => \Period:bSR:control_3\ ,
        control_2 => \Period:bSR:control_2\ ,
        control_1 => \Period:bSR:control_1\ ,
        control_0 => \Period:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\usec_counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\
        );
        Output = \usec_counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\usec_counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\
        );
        Output = \usec_counter:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\usec_counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\ * 
              !\usec_counter:CounterUDB:prevCompare\
        );
        Output = \usec_counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\usec_counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\ * 
              !\usec_counter:CounterUDB:overflow_reg_i\
        );
        Output = \usec_counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\usec_counter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        ce0_comb => \usec_counter:CounterUDB:reload\ ,
        z0_comb => \usec_counter:CounterUDB:status_1\ ,
        ce1_comb => \usec_counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \usec_counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \usec_counter:CounterUDB:status_5\ ,
        chain_in => \usec_counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \usec_counter:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\usec_counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \usec_counter:CounterUDB:status_6\ ,
        status_5 => \usec_counter:CounterUDB:status_5\ ,
        status_4 => \usec_counter:CounterUDB:hwCapture\ ,
        status_2 => \usec_counter:CounterUDB:status_2\ ,
        status_1 => \usec_counter:CounterUDB:status_1\ ,
        status_0 => \usec_counter:CounterUDB:status_0\ ,
        interrupt => Net_11018 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =EndFrame
        PORT MAP (
            interrupt => Net_10779 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =TransmitWordShift
        PORT MAP (
            interrupt => Net_10110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =WordShifted
        PORT MAP (
            interrupt => Net_7168 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =cap_comp_tc
        PORT MAP (
            interrupt => Net_11018 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_Load_TrShReg
        PORT MAP (
            interrupt => Net_10480 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_63 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LOAD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LOAD(0)__PA ,
        pin_input => Net_10625 ,
        pad => LOAD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Start_frame(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Start_frame(0)__PA ,
        fb => Net_11184 ,
        pad => Start_frame(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Out_TikTak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_TikTak(0)__PA ,
        pin_input => Net_11292 ,
        pad => Out_TikTak(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Vout_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_1(0)__PA ,
        analog_term => Net_63 ,
        annotation => Net_70 ,
        pad => Vout_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DInP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DInP(0)__PA ,
        analog_term => Net_10739 ,
        annotation => Net_54 ,
        pad => DInP(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DInN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DInN(0)__PA ,
        analog_term => Net_58 ,
        annotation => Net_53 ,
        pad => DInN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Frame_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Frame_in(0)__PA ,
        pin_input => Frame_clear_1 ,
        pad => Frame_in(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => n123 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pin_input => n124 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ClockEnc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ClockEnc(0)__PA ,
        pin_input => Net_10749 ,
        pad => ClockEnc(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BitCounter_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BitCounter_in(0)__PA ,
        pin_input => Net_10771 ,
        pad => BitCounter_in(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Sh_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sh_in(0)__PA ,
        pin_input => cydff_2 ,
        pad => Sh_in(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LOAD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LOAD_1(0)__PA ,
        pin_input => Net_10480 ,
        pad => LOAD_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_10805 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Start(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Start(0)__PA ,
        fb => Net_9792 ,
        annotation => Net_10561 ,
        pad => Start(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Compare(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Compare(0)__PA ,
        pin_input => \BitCounterEnc:CounterUDB:prevCompare\ ,
        pad => Compare(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TC(0)__PA ,
        pin_input => \BitCounterEnc:CounterUDB:overflow_reg_i\ ,
        pad => TC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Data_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Data_in(0)__PA ,
        pin_input => Net_1485 ,
        pad => Data_in(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = BitCounterDec_comp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BitCounterDec_comp(0)__PA ,
        pin_input => \BitCounterDec:CounterUDB:prevCompare\ ,
        pad => BitCounterDec_comp(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN1(0)__PA ,
        pin_input => My_wire_2 ,
        pad => EN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sh_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sh_out(0)__PA ,
        pin_input => Net_10649 ,
        pad => Sh_out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ClockEncDelay(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ClockEncDelay(0)__PA ,
        pin_input => Net_10749 ,
        pad => ClockEncDelay(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = LOAD_int(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LOAD_int(0)__PA ,
        pin_input => Net_7168 ,
        pad => LOAD_int(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TC_Dec_Bit(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TC_Dec_Bit(0)__PA ,
        pin_input => \BitCounterDec:CounterUDB:overflow_reg_i\ ,
        pad => TC_Dec_Bit(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Compare_wait(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Compare_wait(0)__PA ,
        pin_input => \Waiter:CounterUDB:prevCompare\ ,
        pad => Compare_wait(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Out_TikTak_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_TikTak_1(0)__PA ,
        pin_input => \usec_counter:CounterUDB:overflow_reg_i\ ,
        pad => Out_TikTak_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DOut1N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut1N(0)__PA ,
        pin_input => My_wire_0 ,
        pad => DOut1N(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DOut1P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut1P(0)__PA ,
        pin_input => My_wire_1 ,
        pad => DOut1P(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = TC_word(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TC_word(0)__PA ,
        pin_input => Net_11246 ,
        pad => TC_word(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_4484 ,
            dclk_0 => Net_4484_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_73 ,
            vminus => Net_58 ,
            out => n123 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_2:ctComp\
        PORT MAP (
            vplus => Net_73 ,
            vminus => Net_10739 ,
            out => n124 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Boundary8bit:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            tc => Net_11246 ,
            cmp => \Boundary8bit:Net_47\ ,
            irq => \Boundary8bit:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_73 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_43 ,
            vminus => Net_63 ,
            vout => Net_63 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_43 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |      Dedicated_Output | Analog(Net_63)
     |   1 |     * |      NONE |         CMOS_OUT |               LOAD(0) | In(Net_10625)
     |   2 |       |      NONE |     HI_Z_DIGITAL |        Start_frame(0) | FB(Net_11184)
     |   3 |       |      NONE |         CMOS_OUT |         Out_TikTak(0) | In(Net_11292)
     |   4 |     * |      NONE |      HI_Z_ANALOG |             Vout_1(0) | Analog(Net_63)
     |   5 |     * |      NONE |      HI_Z_ANALOG |               DInP(0) | Analog(Net_10739)
     |   6 |     * |      NONE |      HI_Z_ANALOG |               DInN(0) | Analog(Net_58)
     |   7 |     * |      NONE |         CMOS_OUT |           Frame_in(0) | In(Frame_clear_1)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |              Pin_3(0) | In(n123)
     |   4 |     * |      NONE |         CMOS_OUT |              Pin_4(0) | In(n124)
     |   5 |     * |      NONE |         CMOS_OUT |           ClockEnc(0) | In(Net_10749)
     |   6 |     * |      NONE |         CMOS_OUT |      BitCounter_in(0) | In(Net_10771)
     |   7 |     * |      NONE |         CMOS_OUT |              Sh_in(0) | In(cydff_2)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |             LOAD_1(0) | In(Net_10480)
     |   1 |     * |      NONE |         CMOS_OUT |                LED(0) | In(Net_10805)
     |   2 |     * |      NONE |      RES_PULL_UP |              Start(0) | FB(Net_9792)
     |   6 |     * |      NONE |         CMOS_OUT |            Compare(0) | In(\BitCounterEnc:CounterUDB:prevCompare\)
     |   7 |     * |      NONE |         CMOS_OUT |                 TC(0) | In(\BitCounterEnc:CounterUDB:overflow_reg_i\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |            Data_in(0) | In(Net_1485)
     |   1 |     * |      NONE |         CMOS_OUT | BitCounterDec_comp(0) | In(\BitCounterDec:CounterUDB:prevCompare\)
     |   5 |     * |      NONE |         CMOS_OUT |                EN1(0) | In(My_wire_2)
     |   6 |     * |      NONE |         CMOS_OUT |             Sh_out(0) | In(Net_10649)
     |   7 |     * |      NONE |         CMOS_OUT |      ClockEncDelay(0) | In(Net_10749)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |           LOAD_int(0) | In(Net_7168)
     |   3 |     * |      NONE |         CMOS_OUT |         TC_Dec_Bit(0) | In(\BitCounterDec:CounterUDB:overflow_reg_i\)
     |   4 |     * |      NONE |         CMOS_OUT |       Compare_wait(0) | In(\Waiter:CounterUDB:prevCompare\)
     |   5 |     * |      NONE |         CMOS_OUT |       Out_TikTak_1(0) | In(\usec_counter:CounterUDB:overflow_reg_i\)
     |   6 |     * |      NONE |         CMOS_OUT |             DOut1N(0) | In(My_wire_0)
     |   7 |     * |      NONE |         CMOS_OUT |             DOut1P(0) | In(My_wire_1)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------------------------
  15 |   5 |       |      NONE |         CMOS_OUT |            TC_word(0) | In(Net_11246)
-------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.076ms
Digital Placement phase: Elapsed time ==> 2s.325ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Manchester encoder-decoder_r.vh2" --pcf-path "Manchester encoder-decoder.pco" --des-name "Manchester encoder-decoder" --dsf-path "Manchester encoder-decoder.dsf" --sdc-path "Manchester encoder-decoder.sdc" --lib-path "Manchester encoder-decoder_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.909ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.153ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "\Boundary8bit:CounterHW\/tc" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyBUS_CLK(routed)". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "Start_frame(0)_PAD". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\Boundary8bit:CounterHW\/tc". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "\Boundary8bit:CounterHW\/tc" to "CyBUS_CLK(routed)". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_2(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "Start_frame(0)_PAD" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK(routed) ) to clock ( CyBUS_CLK(routed) ). (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\generic\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Timing report is in Manchester encoder-decoder_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.449ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.201ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.172ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.172ms
API generation phase: Elapsed time ==> 1s.566ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.000ms
