
library ieee;
use ieee.std_logic_1164.all;

entity {{top_module_name}} is
end {{top_module_name}};

architecture tb of {{top_module_name}} begin
end tb ;
