verilog xil_defaultlib --include "../../../../AXI_Convolution_Controller.srcs/sources_1/bd/AXI_Invert_Testing/ipshared/ec67/hdl" --include "../../../../AXI_Convolution_Controller.srcs/sources_1/bd/AXI_Invert_Testing/ipshared/6b56/hdl" \
"../../../bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_processing_system7_0_0/sim/AXI_Invert_Testing_processing_system7_0_0.v" \
"../../../bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_xbar_0/sim/AXI_Invert_Testing_xbar_0.v" \
"../../../bd/AXI_Invert_Testing/ipshared/f099/AXI_Convolution_Controller.v" \
"../../../bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_Convolution_Controll_0_0/sim/AXI_Invert_Testing_Convolution_Controll_0_0.v" \
"../../../bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_xbar_1/sim/AXI_Invert_Testing_xbar_1.v" \
"../../../bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_auto_pc_0/sim/AXI_Invert_Testing_auto_pc_0.v" \
"../../../bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_auto_us_0/sim/AXI_Invert_Testing_auto_us_0.v" \
"../../../bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_auto_us_1/sim/AXI_Invert_Testing_auto_us_1.v" \
"../../../bd/AXI_Invert_Testing/ip/AXI_Invert_Testing_auto_pc_1/sim/AXI_Invert_Testing_auto_pc_1.v" \
"../../../bd/AXI_Invert_Testing/sim/AXI_Invert_Testing.v" \

verilog xil_defaultlib "glbl.v"

nosort
