m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/git/open-fpga/FpgaProjects/i2c/simulation/modelsim
vat24c04
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 DXx4 work 5 lcd_t 0 22 JVDLLd`[kSCWD]Lo:_AOS0
Z3 DXx4 work 6 enum_t 0 22 mQzl^aP@ZVjU0gCl7UPT;2
Z4 !s110 1637159813
!i10b 1
!s100 nZBg0]P3`gCCjJeE<LBJK1
INRDXg`HNjTcEb;?_d@[]92
Z5 VDg1SIo80bB@j0V0VzS_@n1
!s105 at24c04_sv_unit
S1
R0
Z6 w1637159727
8C:/git/open-fpga/FpgaProjects/i2c/at24c04.sv
FC:/git/open-fpga/FpgaProjects/i2c/at24c04.sv
L0 7
Z7 OV;L;10.5b;63
r1
!s85 0
31
Z8 !s108 1637159813.000000
!s107 C:/git/open-fpga/FpgaProjects/i2c/at24c04.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/git/open-fpga/FpgaProjects/i2c|C:/git/open-fpga/FpgaProjects/i2c/at24c04.sv|
!i113 1
Z9 o-sv -work work
Z10 !s92 -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c
Z11 tCvgOpt 0
vcounter
Z12 !s110 1637159812
!i10b 1
!s100 7@WgLBK[gC=d=RP?Q:YY02
IAAfEUJl2z>_YH3KGhzW>?3
R5
R0
R6
8C:/git/open-fpga/FpgaProjects/i2c/counter.v
FC:/git/open-fpga/FpgaProjects/i2c/counter.v
Z13 L0 39
R7
r1
!s85 0
31
Z14 !s108 1637159812.000000
!s107 C:/git/open-fpga/FpgaProjects/i2c/counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/git/open-fpga/FpgaProjects/i2c|C:/git/open-fpga/FpgaProjects/i2c/counter.v|
!i113 1
Z15 o-vlog01compat -work work
Z16 !s92 -vlog01compat -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c
R11
vds1307
R1
R2
R3
R4
!i10b 1
!s100 N]Vc^1lPKdMK?Y_QBBQff2
IN_l`eiODY]=SmP<2d1R4Q0
R5
!s105 ds1307_sv_unit
S1
R0
R6
8C:/git/open-fpga/FpgaProjects/i2c/ds1307.sv
FC:/git/open-fpga/FpgaProjects/i2c/ds1307.sv
L0 5
R7
r1
!s85 0
31
R8
!s107 C:/git/open-fpga/FpgaProjects/i2c/ds1307.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/git/open-fpga/FpgaProjects/i2c|C:/git/open-fpga/FpgaProjects/i2c/ds1307.sv|
!i113 1
R9
R10
R11
Xenum_t
R1
Z17 !s110 1637159835
!i10b 1
!s100 XQ;dmg:G_ddb1_KQ=:jce0
I30ZcVfe60[H7cl_lY=WoU0
V30ZcVfe60[H7cl_lY=WoU0
S1
R0
R6
Z18 8c:/git/open-fpga/FpgaProjects/i2c/i2c.sv
Z19 Fc:/git/open-fpga/FpgaProjects/i2c/i2c.sv
L0 3
R7
r1
!s85 0
31
Z20 !s108 1637159835.000000
Z21 !s107 c:\git\open-fpga\FpgaProjects\i2c\..\tb.h|c:/git/open-fpga/FpgaProjects/i2c/tb_i2c_read.sv|c:/git/open-fpga/FpgaProjects/i2c/i2c.sv|
Z22 !s90 -reportprogress|300|-sv|-novopt|c:/git/open-fpga/FpgaProjects/i2c/i2c.sv|c:/git/open-fpga/FpgaProjects/i2c/tb_i2c_read.sv|
!i113 1
o-sv
R11
vi2c
R1
Z23 DXx4 work 6 enum_t 0 22 30ZcVfe60[H7cl_lY=WoU0
R17
!i10b 1
!s100 lT=5dV]B_Uzlh8M8@iWca3
IkH:R<`RchDPZcN5mV3DDV2
R5
!s105 i2c_sv_unit
S1
R0
R6
R18
R19
L0 12
R7
r1
!s85 0
31
R20
R21
R22
!i113 1
o-sv
R11
vi2c_top
R1
R2
R4
!i10b 1
!s100 3IiRYAR_`Z7EP6[M06Hg12
IX@RDE4c1eW8WJ^7Z<5eh=1
R5
!s105 i2c_top_sv_unit
S1
R0
R6
8C:/git/open-fpga/FpgaProjects/i2c/i2c_top.sv
FC:/git/open-fpga/FpgaProjects/i2c/i2c_top.sv
L0 4
R7
r1
!s85 0
31
R8
!s107 C:/git/open-fpga/FpgaProjects/i2c/i2c_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/git/open-fpga/FpgaProjects/i2c|C:/git/open-fpga/FpgaProjects/i2c/i2c_top.sv|
!i113 1
R9
R10
R11
vlcd_1602
R1
R2
R3
R12
!i10b 1
!s100 2md2[loX`5n`R:U3z7b[11
I7eWT<Pkj73]_JLdCj7CLY2
R5
!s105 lcd_1602_sv_unit
S1
R0
R6
Z24 8C:/git/open-fpga/FpgaProjects/i2c/lcd_1602.sv
Z25 FC:/git/open-fpga/FpgaProjects/i2c/lcd_1602.sv
L0 14
R7
r1
!s85 0
31
R14
Z26 !s107 C:/git/open-fpga/FpgaProjects/i2c/lcd_1602.sv|
Z27 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/git/open-fpga/FpgaProjects/i2c|C:/git/open-fpga/FpgaProjects/i2c/lcd_1602.sv|
!i113 1
R9
R10
R11
Xlcd_t
R1
R12
!i10b 1
!s100 eV2Ii=R^Pb;d<z9ZZS_PN0
IJVDLLd`[kSCWD]Lo:_AOS0
VJVDLLd`[kSCWD]Lo:_AOS0
S1
R0
R6
R24
R25
L0 2
R7
r1
!s85 0
31
R14
R26
R27
!i113 1
R9
R10
R11
vpll
R12
!i10b 1
!s100 lFaiz``S8mmb8S12SnoiL2
ISSgo_kUd1znb@AWzYh>PF2
R5
R0
R6
8C:/git/open-fpga/FpgaProjects/i2c/pll.v
FC:/git/open-fpga/FpgaProjects/i2c/pll.v
R13
R7
r1
!s85 0
31
R14
!s107 C:/git/open-fpga/FpgaProjects/i2c/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/git/open-fpga/FpgaProjects/i2c|C:/git/open-fpga/FpgaProjects/i2c/pll.v|
!i113 1
R15
R16
R11
vpll_altpll
R12
!i10b 1
!s100 [Id1a:16Pdm?Whj:cOI;`3
IN?l=UVUj_JY8JU4Q[N?G10
R5
R0
R6
8C:/git/open-fpga/FpgaProjects/i2c/db/pll_altpll.v
FC:/git/open-fpga/FpgaProjects/i2c/db/pll_altpll.v
L0 29
R7
r1
!s85 0
31
R14
!s107 C:/git/open-fpga/FpgaProjects/i2c/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/git/open-fpga/FpgaProjects/i2c/db|C:/git/open-fpga/FpgaProjects/i2c/db/pll_altpll.v|
!i113 1
R15
!s92 -vlog01compat -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c/db
R11
vtb_i2c_read
R1
R23
R17
!i10b 1
!s100 e9a7fo380LNA2X3:WnLmQ0
I_f;M]^:lcn7N`Rbh6I<]J3
R5
!s105 tb_i2c_read_sv_unit
S1
R0
Z28 w1637159729
8c:/git/open-fpga/FpgaProjects/i2c/tb_i2c_read.sv
Fc:/git/open-fpga/FpgaProjects/i2c/tb_i2c_read.sv
Z29 Fc:\git\open-fpga\FpgaProjects\i2c\..\tb.h
L0 9
R7
r1
!s85 0
31
R20
R21
R22
!i113 1
o-sv
R11
vtb_i2c_write
R1
R23
!s110 1637159823
!i10b 1
!s100 YkYC2BI;lFimNn^?h>08C1
I_n<K=L3X<ELdKHcQXD?le2
R5
!s105 tb_i2c_write_sv_unit
S1
R0
R28
8c:/git/open-fpga/FpgaProjects/i2c/tb_i2c_write.sv
Fc:/git/open-fpga/FpgaProjects/i2c/tb_i2c_write.sv
R29
L0 9
R7
r1
!s85 0
31
!s108 1637159823.000000
!s107 c:\git\open-fpga\FpgaProjects\i2c\..\tb.h|c:/git/open-fpga/FpgaProjects/i2c/tb_i2c_write.sv|c:/git/open-fpga/FpgaProjects/i2c/i2c.sv|
!s90 -reportprogress|300|-sv|-novopt|c:/git/open-fpga/FpgaProjects/i2c/i2c.sv|c:/git/open-fpga/FpgaProjects/i2c/tb_i2c_write.sv|
!i113 1
o-sv
R11
