
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003547                       # Number of seconds simulated
sim_ticks                                  3547386474                       # Number of ticks simulated
final_tick                               533118730728                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75462                       # Simulator instruction rate (inst/s)
host_op_rate                                    95503                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 132100                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893708                       # Number of bytes of host memory used
host_seconds                                 26853.77                       # Real time elapsed on the host
sim_insts                                  2026451961                       # Number of instructions simulated
sim_ops                                    2564615977                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       133632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        49792                       # Number of bytes read from this memory
system.physmem.bytes_read::total               193792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       106368                       # Number of bytes written to this memory
system.physmem.bytes_written::total            106368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1044                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          389                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1514                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             831                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  831                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1443316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37670550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1479399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14036249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54629514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1443316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1479399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2922715                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29984892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29984892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29984892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1443316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37670550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1479399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14036249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               84614406                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8506923                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087278                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533803                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207042                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1249222                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194534                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300005                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8832                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16804333                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087278                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494539                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3599311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040017                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        667655                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634776                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8418163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.449873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4818852     57.24%     57.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354218      4.21%     61.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336353      4.00%     65.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316514      3.76%     69.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260681      3.10%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189511      2.25%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135068      1.60%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209447      2.49%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797519     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8418163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362914                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975371                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477705                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       633709                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438774                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41983                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825989                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497055                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3882                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19980263                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10454                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825989                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661311                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         285046                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        66542                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290407                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288865                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19380916                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156264                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82100                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26876344                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90290124                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90290124                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10081166                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3544                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706019                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900077                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014472                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23494                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413969                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18058788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14614071                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23126                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5725605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17494351                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8418163                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.736017                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842721                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2938517     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711727     20.33%     55.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352936     16.07%     71.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815444      9.69%     81.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836700      9.94%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380882      4.52%     95.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244547      2.90%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67632      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69778      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8418163                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64174     58.34%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21313     19.38%     77.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24505     22.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12020847     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200631      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543295     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847704      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14614071                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.717903                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109992                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007526                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37779421                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23788063                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14240072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14724063                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45574                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667714                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232503                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825989                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         198691                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13507                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18062239                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900077                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014472                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1829                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9213                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1435                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116847                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239133                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14370922                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465175                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243147                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299443                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018196                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834268                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689321                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14250796                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14240072                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205239                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24918161                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.673939                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369419                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5823786                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206162                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7592174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612080                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.119618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3003319     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049157     26.99%     66.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849928     11.19%     77.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429683      5.66%     83.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450520      5.93%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226068      2.98%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154899      2.04%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89485      1.18%     95.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339115      4.47%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7592174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339115                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25315880                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36952479                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  88760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850692                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850692                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175513                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175513                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64959113                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19487202                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18739930                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8506923                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3171155                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2581949                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214569                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1310670                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1238183                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          335133                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9535                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3326854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17308914                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3171155                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1573316                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3839303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1100343                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        425128                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1630148                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87047                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8475117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.328432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4635814     54.70%     54.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          398894      4.71%     59.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          397012      4.68%     64.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          493898      5.83%     69.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          152946      1.80%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          193808      2.29%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161049      1.90%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          148677      1.75%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1893019     22.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8475117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372773                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034686                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3489420                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       397556                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3670198                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34417                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        883519                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       537929                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20631578                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1814                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        883519                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3646614                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49827                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       164825                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3545335                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       184990                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19925772                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        115066                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27977159                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92848446                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92848446                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17411508                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10565651                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3747                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2016                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           504723                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1842708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       956757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8814                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       291608                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18733576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15107920                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31306                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6217349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18767836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          227                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8475117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782621                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911445                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2970084     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1777326     20.97%     56.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1180992     13.93%     69.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       825599      9.74%     79.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       821694      9.70%     89.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       393407      4.64%     94.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       374712      4.42%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60694      0.72%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70609      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8475117                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95925     76.20%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15310     12.16%     88.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14654     11.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12624329     83.56%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189013      1.25%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1727      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1497634      9.91%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       795217      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15107920                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.775956                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125889                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008333                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38848152                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24954809                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14686393                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15233809                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18578                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       706201                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235248                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        883519                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26918                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4400                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18737342                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41743                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1842708                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       956757                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2000                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250431                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14847423                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1397737                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260497                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2166445                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2120904                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            768708                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745334                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14703532                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14686393                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9536335                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26906497                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726405                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354425                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10127989                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12484738                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6252649                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3535                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216159                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7591598                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.644547                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2949634     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2090786     27.54%     66.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       851358     11.21%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       462475      6.09%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       405352      5.34%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165365      2.18%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184163      2.43%     93.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109120      1.44%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373345      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7591598                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10127989                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12484738                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1858016                       # Number of memory references committed
system.switch_cpus1.commit.loads              1136507                       # Number of loads committed
system.switch_cpus1.commit.membars               1756                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1811782                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11238702                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258024                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373345                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25955458                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38359129                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  31806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10127989                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12484738                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10127989                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839942                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839942                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190558                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190558                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66651034                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20410308                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19066499                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3530                       # number of misc regfile writes
system.l2.replacements                           1513                       # number of replacements
system.l2.tagsinuse                      32765.454686                       # Cycle average of tags in use
system.l2.total_refs                          1144407                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34278                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.386049                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1880.980143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.964727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    527.681154                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.110321                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    205.735893                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20289.309546                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9786.672903                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.057403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.016104                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001163                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006279                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.619181                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.298666                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999922                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         9300                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3554                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12856                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3776                       # number of Writeback hits
system.l2.Writeback_hits::total                  3776                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    90                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9348                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3596                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12946                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9348                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3596                       # number of overall hits
system.l2.overall_hits::total                   12946                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1044                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          389                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1514                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1044                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          389                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1514                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1044                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          389                       # number of overall misses
system.l2.overall_misses::total                  1514                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1823604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     48414387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1941504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     18458210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        70637705                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1823604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     48414387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1941504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     18458210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70637705                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1823604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     48414387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1941504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     18458210                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70637705                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14370                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3776                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3776                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                90                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10392                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3985                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14460                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10392                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3985                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14460                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.100928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.098656                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.105358                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.100462                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.097616                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104703                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.100462                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.097616                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104703                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45590.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46373.933908                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47353.756098                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47450.411311                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46656.344122                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45590.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46373.933908                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47353.756098                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47450.411311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46656.344122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45590.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46373.933908                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47353.756098                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47450.411311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46656.344122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  831                       # number of writebacks
system.l2.writebacks::total                       831                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1044                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          389                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1514                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1514                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1514                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1595114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     42386357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1705914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     16212645                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     61900030                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1595114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     42386357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1705914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     16212645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61900030                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1595114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     42386357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1705914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     16212645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61900030                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.100928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.098656                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.105358                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.100462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.097616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.100462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.097616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104703                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39877.850000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40599.958812                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41607.658537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41677.750643                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40885.092470                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39877.850000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40599.958812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41607.658537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41677.750643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40885.092470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39877.850000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40599.958812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41607.658537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41677.750643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40885.092470                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               577.104610                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643415                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1721036.795533                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.904072                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   539.200538                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.864103                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924847                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634721                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634721                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634721                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634721                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634721                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634721                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2821100                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2821100                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2821100                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2821100                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2821100                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2821100                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634776                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634776                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634776                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634776                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634776                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634776                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51292.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51292.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51292.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51292.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51292.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51292.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2075721                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2075721                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2075721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2075721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2075721                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2075721                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50627.341463                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50627.341463                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50627.341463                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50627.341463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50627.341463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50627.341463                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10392                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374508                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10648                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16376.268595                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.218629                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.781371                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899292                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100708                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129766                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908252                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908252                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908252                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908252                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36269                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36269                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36428                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36428                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36428                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36428                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    978524136                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    978524136                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4573065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4573065                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    983097201                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    983097201                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    983097201                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    983097201                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031105                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031105                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018732                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018732                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018732                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018732                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26979.628222                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26979.628222                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28761.415094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28761.415094                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26987.405320                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26987.405320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26987.405320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26987.405320                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2637                       # number of writebacks
system.cpu0.dcache.writebacks::total             2637                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        25925                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25925                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26036                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10344                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10344                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10392                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10392                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    148460109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    148460109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       936632                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       936632                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    149396741                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    149396741                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    149396741                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    149396741                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005344                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005344                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005344                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005344                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14352.292053                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14352.292053                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19513.166667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19513.166667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14376.129811                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14376.129811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14376.129811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14376.129811                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               507.644699                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007962843                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1976397.731373                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.644699                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063533                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.813533                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1630095                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1630095                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1630095                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1630095                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1630095                       # number of overall hits
system.cpu1.icache.overall_hits::total        1630095                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2990016                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2990016                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2990016                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2990016                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2990016                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2990016                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1630148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1630148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1630148                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1630148                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1630148                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1630148                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56415.396226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56415.396226                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56415.396226                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56415.396226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56415.396226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56415.396226                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2375274                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2375274                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2375274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2375274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2375274                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2375274                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56554.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56554.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56554.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56554.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56554.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56554.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3985                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148890849                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4241                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35107.486206                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.991575                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.008425                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871061                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128939                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1095718                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1095718                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717688                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717688                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1939                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1939                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1765                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1765                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1813406                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1813406                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1813406                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1813406                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7761                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7761                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          175                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7936                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7936                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7936                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7936                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    193910054                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    193910054                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6328906                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6328906                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    200238960                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    200238960                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    200238960                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    200238960                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1103479                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1103479                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717863                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717863                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1765                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1765                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1821342                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1821342                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1821342                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1821342                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007033                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007033                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000244                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004357                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004357                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004357                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004357                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24985.189280                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24985.189280                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36165.177143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36165.177143                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25231.723790                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25231.723790                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25231.723790                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25231.723790                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1139                       # number of writebacks
system.cpu1.dcache.writebacks::total             1139                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3818                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3818                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          133                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3951                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3951                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3951                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3951                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3943                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3943                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3985                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3985                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3985                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3985                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     55494529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     55494529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1131083                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1131083                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56625612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56625612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56625612                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56625612                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002188                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002188                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002188                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002188                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14074.189450                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14074.189450                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26930.547619                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26930.547619                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14209.689335                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14209.689335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14209.689335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14209.689335                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
