\doxysection{system\+\_\+stm32f4xx.\+c}
\hypertarget{system__stm32f4xx_8c_source}{}\label{system__stm32f4xx_8c_source}\index{Core/Src/system\_stm32f4xx.c@{Core/Src/system\_stm32f4xx.c}}
\mbox{\hyperlink{system__stm32f4xx_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00117}00117\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00137}00137\ \textcolor{comment}{/*\ \#define\ DATA\_IN\_ExtSRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00141}00141\ \textcolor{comment}{/*\ \#define\ VECT\_TAB\_SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00142}\mbox{\hyperlink{group___s_t_m32_f4xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{00142}}\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ 0x00\ }}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00146}00146\ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ /\ PLL\_M)\ *\ PLL\_N\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00147}00147\ \textcolor{preprocessor}{\#define\ PLL\_M\ \ \ \ \ \ 4}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00148}00148\ \textcolor{preprocessor}{\#define\ PLL\_N\ \ \ \ \ \ 504}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00150}00150\ \textcolor{comment}{/*\ SYSCLK\ =\ PLL\_VCO\ /\ PLL\_P\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00151}00151\ \textcolor{preprocessor}{\#define\ PLL\_P\ \ \ \ \ \ 8}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00153}00153\ \textcolor{comment}{/*\ USB\ OTG\ FS,\ SDIO\ and\ RNG\ Clock\ =\ \ PLL\_VCO\ /\ PLLQ\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00154}00154\ \textcolor{preprocessor}{\#define\ PLL\_Q\ \ \ \ \ \ 3}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00172}\mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{00172}}\ \ \ uint32\_t\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ 168000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00174}00174\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}\ uint8\_t\ AHBPrescTable[16]\ =\ \{0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 1,\ 2,\ 3,\ 4,\ 6,\ 7,\ 8,\ 9\};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00184}00184\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SetSysClock(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00185}00185\ \textcolor{preprocessor}{\#ifdef\ DATA\_IN\_ExtSRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00186}00186\ \ \ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SystemInit\_ExtMemCtl(\textcolor{keywordtype}{void});\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00187}00187\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DATA\_IN\_ExtSRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00204}\mbox{\hyperlink{group___s_t_m32_f4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{00204}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{SystemInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00205}00205\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00206}00206\ \ \ \textcolor{comment}{/*\ Reset\ the\ RCC\ clock\ configuration\ to\ the\ default\ reset\ state\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00207}00207\ \ \ \textcolor{comment}{/*\ Set\ HSION\ bit\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00208}00208\ \ \ RCC-\/>CR\ |=\ (uint32\_t)0x00000001;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00210}00210\ \ \ \textcolor{comment}{/*\ Reset\ CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00211}00211\ \ \ RCC-\/>CFGR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00213}00213\ \ \ \textcolor{comment}{/*\ Reset\ HSEON,\ CSSON\ and\ PLLON\ bits\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00214}00214\ \ \ RCC-\/>CR\ \&=\ (uint32\_t)0xFEF6FFFF;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00216}00216\ \ \ \textcolor{comment}{/*\ Reset\ PLLCFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00217}00217\ \ \ RCC-\/>PLLCFGR\ =\ 0x24003010;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00218}00218\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00219}00219\ \ \ \textcolor{comment}{/*\ Reset\ HSEBYP\ bit\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00220}00220\ \ \ RCC-\/>CR\ \&=\ (uint32\_t)0xFFFBFFFF;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00221}00221\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00222}00222\ \ \ \textcolor{comment}{/*\ Disable\ all\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00223}00223\ \ \ RCC-\/>CIR\ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00224}00224\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00225}00225\ \textcolor{preprocessor}{\#ifdef\ DATA\_IN\_ExtSRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00226}00226\ \ \ SystemInit\_ExtMemCtl();\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00227}00227\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DATA\_IN\_ExtSRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00228}00228\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00229}00229\ \ \ \textcolor{comment}{/*\ Configure\ the\ System\ clock\ source,\ PLL\ Multiplier\ and\ Divider\ factors,}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00230}00230\ \textcolor{comment}{\ \ \ \ \ AHB/APBx\ prescalers\ and\ Flash\ settings\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00231}00231\ \ \ SetSysClock();}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00232}00232\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00233}00233\ \ \ \textcolor{comment}{/*\ Configure\ the\ Vector\ Table\ location\ add\ offset\ address\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00234}00234\ \textcolor{preprocessor}{\#ifdef\ VECT\_TAB\_SRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00235}00235\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR\ =\ SRAM\_BASE\ |\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\_TAB\_OFFSET}};\ \textcolor{comment}{/*\ Vector\ Table\ Relocation\ in\ Internal\ SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00236}00236\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00237}00237\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR\ =\ \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\_BASE}}\ |\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\_TAB\_OFFSET}};\ \textcolor{comment}{/*\ Vector\ Table\ Relocation\ in\ Internal\ FLASH\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00238}00238\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00239}00239\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00240}00240\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00277}\mbox{\hyperlink{group___s_t_m32_f4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{00277}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{SystemCoreClockUpdate}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00278}00278\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00279}00279\ \ \ uint32\_t\ tmp\ =\ 0,\ pllvco\ =\ 0,\ pllp\ =\ 2,\ pllsource\ =\ 0,\ pllm\ =\ 2;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00280}00280\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00281}00281\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00282}00282\ \ \ tmp\ =\ RCC-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00284}00284\ \ \ \textcolor{keywordflow}{switch}\ (tmp)}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00285}00285\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00286}00286\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x00:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00287}00287\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00288}00288\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00289}00289\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x04:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00290}00290\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___library__configuration__section_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00291}00291\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00292}00292\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x08:\ \ \textcolor{comment}{/*\ PLL\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00294}00294\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ /\ PLL\_M)\ *\ PLL\_N}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00295}00295\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLL\_P}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00296}00296\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}\ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00297}00297\ \ \ \ \ \ \ pllsource\ =\ (RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLSRC)\ >>\ 22;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00298}00298\ \ \ \ \ \ \ pllm\ =\ RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLM;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00299}00299\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00300}00300\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (pllsource\ !=\ 0)}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00301}00301\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00302}00302\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00303}00303\ \ \ \ \ \ \ \ \ pllvco\ =\ (\mbox{\hyperlink{group___library__configuration__section_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ pllm)\ *\ ((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLN)\ >>\ 6);}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00304}00304\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00305}00305\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00306}00306\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00307}00307\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00308}00308\ \ \ \ \ \ \ \ \ pllvco\ =\ (\mbox{\hyperlink{group___library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ pllm)\ *\ ((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLN)\ >>\ 6);}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00309}00309\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00311}00311\ \ \ \ \ \ \ pllp\ =\ (((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLP)\ >>16)\ +\ 1\ )\ *2;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00312}00312\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ pllvco/pllp;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00313}00313\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00314}00314\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00315}00315\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00316}00316\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00317}00317\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00318}00318\ \ \ \textcolor{comment}{/*\ Compute\ HCLK\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00319}00319\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00320}00320\ \ \ tmp\ =\ AHBPrescTable[((RCC-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}})\ >>\ 4)];}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00321}00321\ \ \ \textcolor{comment}{/*\ HCLK\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00322}00322\ \ \ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ >>=\ tmp;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00323}00323\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00333}00333\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SetSysClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00334}00334\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00335}00335\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00336}00336\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ PLL\ (clocked\ by\ HSE)\ used\ as\ System\ clock\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00337}00337\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00338}00338\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ StartUpCounter\ =\ 0,\ HSEStatus\ =\ 0;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00339}00339\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00340}00340\ \ \ \textcolor{comment}{/*\ Enable\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00341}00341\ \ \ RCC-\/>CR\ |=\ ((uint32\_t)RCC\_CR\_HSEON);}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00342}00342\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00343}00343\ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ ready\ and\ if\ Time\ out\ is\ reached\ exit\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00344}00344\ \ \ \textcolor{keywordflow}{do}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00345}00345\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00346}00346\ \ \ \ \ HSEStatus\ =\ RCC-\/>CR\ \&\ RCC\_CR\_HSERDY;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00347}00347\ \ \ \ \ StartUpCounter++;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00348}00348\ \ \ \}\ \textcolor{keywordflow}{while}((HSEStatus\ ==\ 0)\ \&\&\ (StartUpCounter\ !=\ \mbox{\hyperlink{group___library__configuration__section_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f}{HSE\_STARTUP\_TIMEOUT}}));}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00350}00350\ \ \ \textcolor{keywordflow}{if}\ ((RCC-\/>CR\ \&\ RCC\_CR\_HSERDY)\ !=\ RESET)}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00351}00351\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00352}00352\ \ \ \ \ HSEStatus\ =\ (uint32\_t)0x01;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00353}00353\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00354}00354\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00355}00355\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00356}00356\ \ \ \ \ HSEStatus\ =\ (uint32\_t)0x00;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00357}00357\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00359}00359\ \ \ \textcolor{keywordflow}{if}\ (HSEStatus\ ==\ (uint32\_t)0x01)}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00360}00360\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00361}00361\ \ \ \ \ \textcolor{comment}{/*\ Enable\ high\ performance\ mode,\ System\ frequency\ up\ to\ 168\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00362}00362\ \ \ \ \ RCC-\/>APB1ENR\ |=\ RCC\_APB1ENR\_PWREN;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00363}00363\ \ \ \ \ PWR-\/>CR\ |=\ PWR\_CR\_PMODE;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00364}00364\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00365}00365\ \ \ \ \ \textcolor{comment}{/*\ HCLK\ =\ SYSCLK\ /\ 1*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00366}00366\ \ \ \ \ RCC-\/>CFGR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\_CFGR\_HPRE\_DIV1}};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00368}00368\ \ \ \ \ \textcolor{comment}{/*\ PCLK2\ =\ HCLK\ /\ 2*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00369}00369\ \ \ \ \ RCC-\/>CFGR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\_CFGR\_PPRE2\_DIV2}};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00370}00370\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00371}00371\ \ \ \ \ \textcolor{comment}{/*\ PCLK1\ =\ HCLK\ /\ 4*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00372}00372\ \ \ \ \ RCC-\/>CFGR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\_CFGR\_PPRE1\_DIV4}};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00373}00373\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00374}00374\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ main\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00375}00375\ \ \ \ \ RCC-\/>PLLCFGR\ =\ PLL\_M\ |\ (PLL\_N\ <<\ 6)\ |\ (((PLL\_P\ >>\ 1)\ -\/1)\ <<\ 16)\ |}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00376}00376\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\_HSE)\ |\ (PLL\_Q\ <<\ 24);}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00378}00378\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ main\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00379}00379\ \ \ \ \ RCC-\/>CR\ |=\ RCC\_CR\_PLLON;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00381}00381\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ the\ main\ PLL\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00382}00382\ \ \ \ \ \textcolor{keywordflow}{while}((RCC-\/>CR\ \&\ RCC\_CR\_PLLRDY)\ ==\ 0)}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00383}00383\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00384}00384\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00385}00385\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00386}00386\ \ \ \ \ \textcolor{comment}{/*\ Configure\ Flash\ prefetch,\ Instruction\ cache,\ Data\ cache\ and\ wait\ state\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00387}00387\ \ \ \ \ FLASH-\/>ACR\ =\ FLASH\_ACR\_ICEN\ |FLASH\_ACR\_DCEN\ |FLASH\_ACR\_LATENCY\_5WS;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00388}00388\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00389}00389\ \ \ \ \ \textcolor{comment}{/*\ Select\ the\ main\ PLL\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00390}00390\ \ \ \ \ RCC-\/>CFGR\ \&=\ (uint32\_t)((uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}}));}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00391}00391\ \ \ \ \ RCC-\/>CFGR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\_CFGR\_SW\_PLL}};}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00392}00392\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00393}00393\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ the\ main\ PLL\ is\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00394}00394\ \ \ \ \ \textcolor{keywordflow}{while}\ ((RCC-\/>CFGR\ \&\ (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}}\ )\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}});}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00395}00395\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00396}00396\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00397}00397\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00398}00398\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00399}00399\ \ \ \{\ \textcolor{comment}{/*\ If\ HSE\ fails\ to\ start-\/up,\ the\ application\ will\ have\ wrong\ clock}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00400}00400\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ configuration.\ User\ can\ add\ here\ some\ code\ to\ deal\ with\ this\ error\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00401}00401\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00402}00402\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00403}00403\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00411}00411\ \textcolor{preprocessor}{\#ifdef\ DATA\_IN\_ExtSRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00420}00420\ \textcolor{keywordtype}{void}\ SystemInit\_ExtMemCtl(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00421}00421\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00422}00422\ \textcolor{comment}{/*-\/-\/\ GPIOs\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00423}00423\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00424}00424\ \textcolor{comment}{\ +-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00425}00425\ \textcolor{comment}{\ +\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SRAM\ pins\ assignment\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00426}00426\ \textcolor{comment}{\ +-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00427}00427\ \textcolor{comment}{\ |\ PD0\ \ <-\/>\ FSMC\_D2\ \ |\ PE0\ \ <-\/>\ FSMC\_NBL0\ |\ PF0\ \ <-\/>\ FSMC\_A0\ |\ PG0\ <-\/>\ FSMC\_A10\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00428}00428\ \textcolor{comment}{\ |\ PD1\ \ <-\/>\ FSMC\_D3\ \ |\ PE1\ \ <-\/>\ FSMC\_NBL1\ |\ PF1\ \ <-\/>\ FSMC\_A1\ |\ PG1\ <-\/>\ FSMC\_A11\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00429}00429\ \textcolor{comment}{\ |\ PD4\ \ <-\/>\ FSMC\_NOE\ |\ PE3\ \ <-\/>\ FSMC\_A19\ \ |\ PF2\ \ <-\/>\ FSMC\_A2\ |\ PG2\ <-\/>\ FSMC\_A12\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00430}00430\ \textcolor{comment}{\ |\ PD5\ \ <-\/>\ FSMC\_NWE\ |\ PE4\ \ <-\/>\ FSMC\_A20\ \ |\ PF3\ \ <-\/>\ FSMC\_A3\ |\ PG3\ <-\/>\ FSMC\_A13\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00431}00431\ \textcolor{comment}{\ |\ PD8\ \ <-\/>\ FSMC\_D13\ |\ PE7\ \ <-\/>\ FSMC\_D4\ \ \ |\ PF4\ \ <-\/>\ FSMC\_A4\ |\ PG4\ <-\/>\ FSMC\_A14\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00432}00432\ \textcolor{comment}{\ |\ PD9\ \ <-\/>\ FSMC\_D14\ |\ PE8\ \ <-\/>\ FSMC\_D5\ \ \ |\ PF5\ \ <-\/>\ FSMC\_A5\ |\ PG5\ <-\/>\ FSMC\_A15\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00433}00433\ \textcolor{comment}{\ |\ PD10\ <-\/>\ FSMC\_D15\ |\ PE9\ \ <-\/>\ FSMC\_D6\ \ \ |\ PF12\ <-\/>\ FSMC\_A6\ |\ PG9\ <-\/>\ FSMC\_NE2\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00434}00434\ \textcolor{comment}{\ |\ PD11\ <-\/>\ FSMC\_A16\ |\ PE10\ <-\/>\ FSMC\_D7\ \ \ |\ PF13\ <-\/>\ FSMC\_A7\ |-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00435}00435\ \textcolor{comment}{\ |\ PD12\ <-\/>\ FSMC\_A17\ |\ PE11\ <-\/>\ FSMC\_D8\ \ \ |\ PF14\ <-\/>\ FSMC\_A8\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00436}00436\ \textcolor{comment}{\ |\ PD13\ <-\/>\ FSMC\_A18\ |\ PE12\ <-\/>\ FSMC\_D9\ \ \ |\ PF15\ <-\/>\ FSMC\_A9\ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00437}00437\ \textcolor{comment}{\ |\ PD14\ <-\/>\ FSMC\_D0\ \ |\ PE13\ <-\/>\ FSMC\_D10\ \ |-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00438}00438\ \textcolor{comment}{\ |\ PD15\ <-\/>\ FSMC\_D1\ \ |\ PE14\ <-\/>\ FSMC\_D11\ \ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00439}00439\ \textcolor{comment}{\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ PE15\ <-\/>\ FSMC\_D12\ \ |}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00440}00440\ \textcolor{comment}{\ +-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/+}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00441}00441\ \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00442}00442\ \ \ \ \textcolor{comment}{/*\ Enable\ GPIOD,\ GPIOE,\ GPIOF\ and\ GPIOG\ interface\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00443}00443\ \ \ RCC-\/>AHB1ENR\ \ \ =\ 0x00000078;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00444}00444\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00445}00445\ \ \ \textcolor{comment}{/*\ Connect\ PDx\ pins\ to\ FSMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00446}00446\ \ \ GPIOD-\/>AFR[0]\ \ =\ 0x00cc00cc;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00447}00447\ \ \ GPIOD-\/>AFR[1]\ \ =\ 0xcc0ccccc;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00448}00448\ \ \ \textcolor{comment}{/*\ Configure\ PDx\ pins\ in\ Alternate\ function\ mode\ */}\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00449}00449\ \ \ GPIOD-\/>MODER\ \ \ =\ 0xaaaa0a0a;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00450}00450\ \ \ \textcolor{comment}{/*\ Configure\ PDx\ pins\ speed\ to\ 100\ MHz\ */}\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00451}00451\ \ \ GPIOD-\/>OSPEEDR\ =\ 0xffff0f0f;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00452}00452\ \ \ \textcolor{comment}{/*\ Configure\ PDx\ pins\ Output\ type\ to\ push-\/pull\ */}\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00453}00453\ \ \ GPIOD-\/>OTYPER\ \ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00454}00454\ \ \ \textcolor{comment}{/*\ No\ pull-\/up,\ pull-\/down\ for\ PDx\ pins\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00455}00455\ \ \ GPIOD-\/>PUPDR\ \ \ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00456}00456\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00457}00457\ \ \ \textcolor{comment}{/*\ Connect\ PEx\ pins\ to\ FSMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00458}00458\ \ \ GPIOE-\/>AFR[0]\ \ =\ 0xc00cc0cc;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00459}00459\ \ \ GPIOE-\/>AFR[1]\ \ =\ 0xcccccccc;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00460}00460\ \ \ \textcolor{comment}{/*\ Configure\ PEx\ pins\ in\ Alternate\ function\ mode\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00461}00461\ \ \ GPIOE-\/>MODER\ \ \ =\ 0xaaaa828a;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00462}00462\ \ \ \textcolor{comment}{/*\ Configure\ PEx\ pins\ speed\ to\ 100\ MHz\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00463}00463\ \ \ GPIOE-\/>OSPEEDR\ =\ 0xffffc3cf;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00464}00464\ \ \ \textcolor{comment}{/*\ Configure\ PEx\ pins\ Output\ type\ to\ push-\/pull\ */}\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00465}00465\ \ \ GPIOE-\/>OTYPER\ \ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00466}00466\ \ \ \textcolor{comment}{/*\ No\ pull-\/up,\ pull-\/down\ for\ PEx\ pins\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00467}00467\ \ \ GPIOE-\/>PUPDR\ \ \ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00468}00468\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00469}00469\ \ \ \textcolor{comment}{/*\ Connect\ PFx\ pins\ to\ FSMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00470}00470\ \ \ GPIOF-\/>AFR[0]\ \ =\ 0x00cccccc;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00471}00471\ \ \ GPIOF-\/>AFR[1]\ \ =\ 0xcccc0000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00472}00472\ \ \ \textcolor{comment}{/*\ Configure\ PFx\ pins\ in\ Alternate\ function\ mode\ */}\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00473}00473\ \ \ GPIOF-\/>MODER\ \ \ =\ 0xaa000aaa;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00474}00474\ \ \ \textcolor{comment}{/*\ Configure\ PFx\ pins\ speed\ to\ 100\ MHz\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00475}00475\ \ \ GPIOF-\/>OSPEEDR\ =\ 0xff000fff;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00476}00476\ \ \ \textcolor{comment}{/*\ Configure\ PFx\ pins\ Output\ type\ to\ push-\/pull\ */}\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00477}00477\ \ \ GPIOF-\/>OTYPER\ \ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00478}00478\ \ \ \textcolor{comment}{/*\ No\ pull-\/up,\ pull-\/down\ for\ PFx\ pins\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00479}00479\ \ \ GPIOF-\/>PUPDR\ \ \ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00480}00480\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00481}00481\ \ \ \textcolor{comment}{/*\ Connect\ PGx\ pins\ to\ FSMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00482}00482\ \ \ GPIOG-\/>AFR[0]\ \ =\ 0x00cccccc;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00483}00483\ \ \ GPIOG-\/>AFR[1]\ \ =\ 0x000000c0;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00484}00484\ \ \ \textcolor{comment}{/*\ Configure\ PGx\ pins\ in\ Alternate\ function\ mode\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00485}00485\ \ \ GPIOG-\/>MODER\ \ \ =\ 0x00080aaa;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00486}00486\ \ \ \textcolor{comment}{/*\ Configure\ PGx\ pins\ speed\ to\ 100\ MHz\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00487}00487\ \ \ GPIOG-\/>OSPEEDR\ =\ 0x000c0fff;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00488}00488\ \ \ \textcolor{comment}{/*\ Configure\ PGx\ pins\ Output\ type\ to\ push-\/pull\ */}\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00489}00489\ \ \ GPIOG-\/>OTYPER\ \ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00490}00490\ \ \ \textcolor{comment}{/*\ No\ pull-\/up,\ pull-\/down\ for\ PGx\ pins\ */}\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00491}00491\ \ \ GPIOG-\/>PUPDR\ \ \ =\ 0x00000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00492}00492\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00493}00493\ \textcolor{comment}{/*-\/-\/\ FSMC\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00494}00494\ \ \ \textcolor{comment}{/*\ Enable\ the\ FSMC\ interface\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00495}00495\ \ \ RCC-\/>AHB3ENR\ \ \ \ \ \ \ \ \ =\ 0x00000001;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00497}00497\ \ \ \textcolor{comment}{/*\ Configure\ and\ enable\ Bank1\_SRAM2\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00498}00498\ \ \ FSMC\_Bank1-\/>BTCR[2]\ \ =\ 0x00001015;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00499}00499\ \ \ FSMC\_Bank1-\/>BTCR[3]\ \ =\ 0x00010603;\textcolor{comment}{//0x00010400;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00500}00500\ \ \ FSMC\_Bank1E-\/>BWTR[2]\ =\ 0x0fffffff;}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00501}00501\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00502}00502\ \textcolor{comment}{\ \ Bank1\_SRAM2\ is\ configured\ as\ follow:}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00503}00503\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00504}00504\ \textcolor{comment}{\ \ p.FSMC\_AddressSetupTime\ =\ 3;//0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00505}00505\ \textcolor{comment}{\ \ p.FSMC\_AddressHoldTime\ =\ 0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00506}00506\ \textcolor{comment}{\ \ p.FSMC\_DataSetupTime\ =\ 6;//4;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00507}00507\ \textcolor{comment}{\ \ p.FSMC\_BusTurnAroundDuration\ =\ 1;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00508}00508\ \textcolor{comment}{\ \ p.FSMC\_CLKDivision\ =\ 0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00509}00509\ \textcolor{comment}{\ \ p.FSMC\_DataLatency\ =\ 0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00510}00510\ \textcolor{comment}{\ \ p.FSMC\_AccessMode\ =\ FSMC\_AccessMode\_A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00511}00511\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00512}00512\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_Bank\ =\ FSMC\_Bank1\_NORSRAM2;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00513}00513\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_DataAddressMux\ =\ FSMC\_DataAddressMux\_Disable;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00514}00514\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_MemoryType\ =\ FSMC\_MemoryType\_PSRAM;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00515}00515\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_MemoryDataWidth\ =\ FSMC\_MemoryDataWidth\_16b;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00516}00516\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_BurstAccessMode\ =\ FSMC\_BurstAccessMode\_Disable;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00517}00517\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_AsynchronousWait\ =\ FSMC\_AsynchronousWait\_Disable;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00518}00518\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_WaitSignalPolarity\ =\ FSMC\_WaitSignalPolarity\_Low;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00519}00519\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_WrapMode\ =\ FSMC\_WrapMode\_Disable;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00520}00520\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_WaitSignalActive\ =\ FSMC\_WaitSignalActive\_BeforeWaitState;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00521}00521\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_WriteOperation\ =\ FSMC\_WriteOperation\_Enable;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00522}00522\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_WaitSignal\ =\ FSMC\_WaitSignal\_Disable;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00523}00523\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_ExtendedMode\ =\ FSMC\_ExtendedMode\_Disable;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00524}00524\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_WriteBurst\ =\ FSMC\_WriteBurst\_Disable;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00525}00525\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_ReadWriteTimingStruct\ =\ \&p;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00526}00526\ \textcolor{comment}{\ \ FSMC\_NORSRAMInitStructure.FSMC\_WriteTimingStruct\ =\ \&p;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00527}00527\ \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00528}00528\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00529}00529\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00530}00530\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DATA\_IN\_ExtSRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00531}00531\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00532}00532\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00544}00544\ \textcolor{comment}{/*******************\ (C)\ COPYRIGHT\ 2011\ STMicroelectronics\ *****END\ OF\ FILE****/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00545}00545\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00546}00546\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00547}00547\ }
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00549}00549\ \textcolor{comment}{//\ \ ******************************************************************************}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00550}00550\ \textcolor{comment}{//\ \ *\ @file\ \ \ \ system\_stm32f4xx.c}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00551}00551\ \textcolor{comment}{//\ \ *\ @author\ \ MCD\ Application\ Team}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00552}00552\ \textcolor{comment}{//\ \ *\ @brief\ \ \ CMSIS\ Cortex-\/M4\ Device\ Peripheral\ Access\ Layer\ System\ Source\ File.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00553}00553\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00554}00554\ \textcolor{comment}{//\ \ *\ \ \ This\ file\ provides\ two\ functions\ and\ one\ global\ variable\ to\ be\ called\ from}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00555}00555\ \textcolor{comment}{//\ \ *\ \ \ user\ application:}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00556}00556\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ -\/\ SystemInit():\ This\ function\ is\ called\ at\ startup\ just\ after\ reset\ and}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00557}00557\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ before\ branch\ to\ main\ program.\ This\ call\ is\ made\ inside}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00558}00558\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ "{}startup\_stm32f4xx.s"{}\ file.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00559}00559\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00560}00560\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ -\/\ SystemCoreClock\ variable:\ Contains\ the\ core\ clock\ (HCLK),\ it\ can\ be\ used}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00561}00561\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ by\ the\ user\ application\ to\ setup\ the\ SysTick}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00562}00562\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ timer\ or\ configure\ other\ parameters.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00563}00563\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00564}00564\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ -\/\ SystemCoreClockUpdate():\ Updates\ the\ variable\ SystemCoreClock\ and\ must}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00565}00565\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ be\ called\ whenever\ the\ core\ clock\ is\ changed}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00566}00566\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ during\ program\ execution.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00567}00567\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00568}00568\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00569}00569\ \textcolor{comment}{//\ \ ******************************************************************************}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00570}00570\ \textcolor{comment}{//\ \ *\ @attention}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00571}00571\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00572}00572\ \textcolor{comment}{//\ \ *\ <h2><center>\&copy;\ Copyright\ (c)\ 2017\ STMicroelectronics.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00573}00573\ \textcolor{comment}{//\ \ *\ All\ rights\ reserved.</center></h2>}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00574}00574\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00575}00575\ \textcolor{comment}{//\ \ *\ This\ software\ component\ is\ licensed\ by\ ST\ under\ BSD\ 3-\/Clause\ license,}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00576}00576\ \textcolor{comment}{//\ \ *\ the\ "{}License"{};\ You\ may\ not\ use\ this\ file\ except\ in\ compliance\ with\ the}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00577}00577\ \textcolor{comment}{//\ \ *\ License.\ You\ may\ obtain\ a\ copy\ of\ the\ License\ at:}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00578}00578\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ opensource.org/licenses/BSD-\/3-\/Clause}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00579}00579\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00580}00580\ \textcolor{comment}{//\ \ ******************************************************************************}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00581}00581\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00582}00582\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00584}00584\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00585}00585\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00586}00586\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00588}00588\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00589}00589\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00590}00590\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00592}00592\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00593}00593\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00594}00594\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00595}00595\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00596}00596\ \textcolor{comment}{//\#include\ "{}stm32f4xx.h"{}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00597}00597\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00598}00598\ \textcolor{comment}{//\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00599}00599\ \textcolor{comment}{//\ \ \#define\ HSE\_VALUE\ \ \ \ ((uint32\_t)25000000)\ /*!<\ Default\ value\ of\ the\ External\ oscillator\ in\ Hz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00600}00600\ \textcolor{comment}{//\#endif\ /*\ HSE\_VALUE\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00601}00601\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00602}00602\ \textcolor{comment}{//\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00603}00603\ \textcolor{comment}{//\ \ \#define\ HSI\_VALUE\ \ \ \ ((uint32\_t)16000000)\ /*!<\ Value\ of\ the\ Internal\ oscillator\ in\ Hz*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00604}00604\ \textcolor{comment}{//\#endif\ /*\ HSI\_VALUE\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00605}00605\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00607}00607\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00608}00608\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00609}00609\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00611}00611\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00612}00612\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00613}00613\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00615}00615\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00616}00616\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00617}00617\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00619}00619\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00620}00620\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00621}00621\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00624}00624\ \textcolor{comment}{//\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00625}00625\ \textcolor{comment}{//\ ||\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00626}00626\ \textcolor{comment}{//\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00628}00628\ \textcolor{comment}{//\#endif\ /*\ STM32F40xxx\ ||\ STM32F41xxx\ ||\ STM32F42xxx\ ||\ STM32F43xxx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00629}00629\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ \ STM32F412Zx\ ||\ STM32F412Vx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00630}00630\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00631}00631\ \textcolor{comment}{//\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00632}00632\ \textcolor{comment}{//\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00634}00634\ \textcolor{comment}{//\#endif\ /*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00635}00635\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ \ STM32F479xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00636}00636\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00638}00638\ \textcolor{comment}{//\ \ \ \ \ Internal\ SRAM.\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00640}00640\ \textcolor{comment}{//\#define\ VECT\_TAB\_OFFSET\ \ 0x00\ /*!<\ Vector\ Table\ base\ offset\ field.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00641}00641\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ This\ value\ must\ be\ a\ multiple\ of\ 0x200.\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00643}00643\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00645}00645\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00646}00646\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00647}00647\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00649}00649\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00650}00650\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00651}00651\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00653}00653\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00654}00654\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00655}00655\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00657}00657\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00658}00658\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00659}00659\ \textcolor{comment}{//\ \ /*\ This\ variable\ is\ updated\ in\ three\ ways:}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00660}00660\ \textcolor{comment}{//\ \ \ \ \ \ 1)\ by\ calling\ CMSIS\ function\ SystemCoreClockUpdate()}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00661}00661\ \textcolor{comment}{//\ \ \ \ \ \ 2)\ by\ calling\ HAL\ API\ function\ HAL\_RCC\_GetHCLKFreq()}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00662}00662\ \textcolor{comment}{//\ \ \ \ \ \ 3)\ each\ time\ HAL\_RCC\_ClockConfig()\ is\ called\ to\ configure\ the\ system\ clock\ frequency}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00663}00663\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ Note:\ If\ you\ use\ this\ function\ to\ configure\ the\ system\ clock;\ then\ there}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00664}00664\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ is\ no\ need\ to\ call\ the\ 2\ first\ functions\ listed\ above,\ since\ SystemCoreClock}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00665}00665\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ variable\ is\ updated\ automatically.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00666}00666\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00667}00667\ \textcolor{comment}{//uint32\_t\ SystemCoreClock\ =\ 16000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00668}00668\ \textcolor{comment}{//const\ uint8\_t\ AHBPrescTable[16]\ =\ \{0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 1,\ 2,\ 3,\ 4,\ 6,\ 7,\ 8,\ 9\};}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00669}00669\ \textcolor{comment}{//const\ uint8\_t\ APBPrescTable[8]\ \ =\ \{0,\ 0,\ 0,\ 0,\ 1,\ 2,\ 3,\ 4\};}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00671}00671\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00672}00672\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00673}00673\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00675}00675\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00676}00676\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00677}00677\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00678}00678\ \textcolor{comment}{//\#if\ defined\ (DATA\_IN\_ExtSRAM)\ ||\ defined\ (DATA\_IN\_ExtSDRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00679}00679\ \textcolor{comment}{//\ \ static\ void\ SystemInit\_ExtMemCtl(void);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00680}00680\ \textcolor{comment}{//\#endif\ /*\ DATA\_IN\_ExtSRAM\ ||\ DATA\_IN\_ExtSDRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00681}00681\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00683}00683\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00684}00684\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00685}00685\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00687}00687\ \textcolor{comment}{//\ \ *\ @\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00688}00688\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00689}00689\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00691}00691\ \textcolor{comment}{//\ \ *\ @brief\ \ Setup\ the\ microcontroller\ system}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00692}00692\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ Initialize\ the\ FPU\ setting,\ vector\ table\ location\ and\ External\ memory}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00693}00693\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ configuration.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00694}00694\ \textcolor{comment}{//\ \ *\ @param\ \ None}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00695}00695\ \textcolor{comment}{//\ \ *\ @retval\ None}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00696}00696\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00697}00697\ \textcolor{comment}{//void\ SystemInit(void)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00698}00698\ \textcolor{comment}{//\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00699}00699\ \textcolor{comment}{//\ \ /*\ FPU\ settings\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00700}00700\ \textcolor{comment}{//\ \ \#if\ (\_\_FPU\_PRESENT\ ==\ 1)\ \&\&\ (\_\_FPU\_USED\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00701}00701\ \textcolor{comment}{//\ \ \ \ SCB-\/>CPACR\ |=\ ((3UL\ <<\ 10*2)|(3UL\ <<\ 11*2));\ \ /*\ set\ CP10\ and\ CP11\ Full\ Access\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00702}00702\ \textcolor{comment}{//\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00703}00703\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00704}00704\ \textcolor{comment}{//\#if\ defined\ (DATA\_IN\_ExtSRAM)\ ||\ defined\ (DATA\_IN\_ExtSDRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00705}00705\ \textcolor{comment}{//\ \ SystemInit\_ExtMemCtl();}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00706}00706\ \textcolor{comment}{//\#endif\ /*\ DATA\_IN\_ExtSRAM\ ||\ DATA\_IN\_ExtSDRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00707}00707\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00708}00708\ \textcolor{comment}{//\ \ /*\ Configure\ the\ Vector\ Table\ location\ add\ offset\ address\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00709}00709\ \textcolor{comment}{//\#ifdef\ VECT\_TAB\_SRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00710}00710\ \textcolor{comment}{//\ \ SCB-\/>VTOR\ =\ SRAM\_BASE\ |\ VECT\_TAB\_OFFSET;\ /*\ Vector\ Table\ Relocation\ in\ Internal\ SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00711}00711\ \textcolor{comment}{//\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00712}00712\ \textcolor{comment}{//\ \ SCB-\/>VTOR\ =\ FLASH\_BASE\ |\ VECT\_TAB\_OFFSET;\ /*\ Vector\ Table\ Relocation\ in\ Internal\ FLASH\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00713}00713\ \textcolor{comment}{//\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00714}00714\ \textcolor{comment}{//\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00715}00715\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00717}00717\ \textcolor{comment}{//\ \ \ *\ @brief\ \ Update\ SystemCoreClock\ variable\ according\ to\ Clock\ Register\ Values.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00718}00718\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ The\ SystemCoreClock\ variable\ contains\ the\ core\ clock\ (HCLK),\ it\ can}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00719}00719\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ be\ used\ by\ the\ user\ application\ to\ setup\ the\ SysTick\ timer\ or\ configure}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00720}00720\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ other\ parameters.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00721}00721\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00722}00722\ \textcolor{comment}{//\ \ *\ @note\ \ \ Each\ time\ the\ core\ clock\ (HCLK)\ changes,\ this\ function\ must\ be\ called}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00723}00723\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ to\ update\ SystemCoreClock\ variable\ value.\ Otherwise,\ any\ configuration}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00724}00724\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ based\ on\ this\ variable\ will\ be\ incorrect.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00725}00725\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00726}00726\ \textcolor{comment}{//\ \ *\ @note\ \ \ -\/\ The\ system\ frequency\ computed\ by\ this\ function\ is\ not\ the\ real}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00727}00727\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ frequency\ in\ the\ chip.\ It\ is\ calculated\ based\ on\ the\ predefined}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00728}00728\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ constant\ and\ the\ selected\ clock\ source:}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00729}00729\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00730}00730\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ -\/\ If\ SYSCLK\ source\ is\ HSI,\ SystemCoreClock\ will\ contain\ the\ HSI\_VALUE(*)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00731}00731\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00732}00732\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ -\/\ If\ SYSCLK\ source\ is\ HSE,\ SystemCoreClock\ will\ contain\ the\ HSE\_VALUE(**)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00733}00733\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00734}00734\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ -\/\ If\ SYSCLK\ source\ is\ PLL,\ SystemCoreClock\ will\ contain\ the\ HSE\_VALUE(**)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00735}00735\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ or\ HSI\_VALUE(*)\ multiplied/divided\ by\ the\ PLL\ factors.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00736}00736\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00737}00737\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ (*)\ HSI\_VALUE\ is\ a\ constant\ defined\ in\ stm32f4xx\_hal\_conf.h\ file\ (default\ value}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00738}00738\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ 16\ MHz)\ but\ the\ real\ value\ may\ vary\ depending\ on\ the\ variations}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00739}00739\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ in\ voltage\ and\ temperature.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00740}00740\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00741}00741\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ (**)\ HSE\_VALUE\ is\ a\ constant\ defined\ in\ stm32f4xx\_hal\_conf.h\ file\ (its\ value}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00742}00742\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ depends\ on\ the\ application\ requirements),\ user\ has\ to\ ensure\ that\ HSE\_VALUE}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00743}00743\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ is\ same\ as\ the\ real\ frequency\ of\ the\ crystal\ used.\ Otherwise,\ this\ function}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00744}00744\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ may\ have\ wrong\ result.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00745}00745\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00746}00746\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ -\/\ The\ result\ of\ this\ function\ could\ be\ not\ correct\ when\ using\ fractional}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00747}00747\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ \ \ value\ for\ HSE\ crystal.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00748}00748\ \textcolor{comment}{//\ \ *}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00749}00749\ \textcolor{comment}{//\ \ *\ @param\ \ None}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00750}00750\ \textcolor{comment}{//\ \ *\ @retval\ None}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00751}00751\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00752}00752\ \textcolor{comment}{//void\ SystemCoreClockUpdate(void)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00753}00753\ \textcolor{comment}{//\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00754}00754\ \textcolor{comment}{//\ \ uint32\_t\ tmp\ =\ 0,\ pllvco\ =\ 0,\ pllp\ =\ 2,\ pllsource\ =\ 0,\ pllm\ =\ 2;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00755}00755\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00756}00756\ \textcolor{comment}{//\ \ /*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00757}00757\ \textcolor{comment}{//\ \ tmp\ =\ RCC-\/>CFGR\ \&\ RCC\_CFGR\_SWS;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00758}00758\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00759}00759\ \textcolor{comment}{//\ \ switch\ (tmp)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00760}00760\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00761}00761\ \textcolor{comment}{//\ \ \ \ case\ 0x00:\ \ /*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00762}00762\ \textcolor{comment}{//\ \ \ \ \ \ SystemCoreClock\ =\ HSI\_VALUE;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00763}00763\ \textcolor{comment}{//\ \ \ \ \ \ break;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00764}00764\ \textcolor{comment}{//\ \ \ \ case\ 0x04:\ \ /*\ HSE\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00765}00765\ \textcolor{comment}{//\ \ \ \ \ \ SystemCoreClock\ =\ HSE\_VALUE;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00766}00766\ \textcolor{comment}{//\ \ \ \ \ \ break;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00767}00767\ \textcolor{comment}{//\ \ \ \ case\ 0x08:\ \ /*\ PLL\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00768}00768\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00769}00769\ \textcolor{comment}{//\ \ \ \ \ \ /*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ /\ PLL\_M)\ *\ PLL\_N}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00770}00770\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLL\_P}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00771}00771\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00772}00772\ \textcolor{comment}{//\ \ \ \ \ \ pllsource\ =\ (RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLSRC)\ >>\ 22;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00773}00773\ \textcolor{comment}{//\ \ \ \ \ \ pllm\ =\ RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLM;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00774}00774\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00775}00775\ \textcolor{comment}{//\ \ \ \ \ \ if\ (pllsource\ !=\ 0)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00776}00776\ \textcolor{comment}{//\ \ \ \ \ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00777}00777\ \textcolor{comment}{//\ \ \ \ \ \ \ \ /*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00778}00778\ \textcolor{comment}{//\ \ \ \ \ \ \ \ pllvco\ =\ (HSE\_VALUE\ /\ pllm)\ *\ ((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLN)\ >>\ 6);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00779}00779\ \textcolor{comment}{//\ \ \ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00780}00780\ \textcolor{comment}{//\ \ \ \ \ \ else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00781}00781\ \textcolor{comment}{//\ \ \ \ \ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00782}00782\ \textcolor{comment}{//\ \ \ \ \ \ \ \ /*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00783}00783\ \textcolor{comment}{//\ \ \ \ \ \ \ \ pllvco\ =\ (HSI\_VALUE\ /\ pllm)\ *\ ((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLN)\ >>\ 6);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00784}00784\ \textcolor{comment}{//\ \ \ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00785}00785\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00786}00786\ \textcolor{comment}{//\ \ \ \ \ \ pllp\ =\ (((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLP)\ >>16)\ +\ 1\ )\ *2;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00787}00787\ \textcolor{comment}{//\ \ \ \ \ \ SystemCoreClock\ =\ pllvco/pllp;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00788}00788\ \textcolor{comment}{//\ \ \ \ \ \ break;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00789}00789\ \textcolor{comment}{//\ \ \ \ default:}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00790}00790\ \textcolor{comment}{//\ \ \ \ \ \ SystemCoreClock\ =\ HSI\_VALUE;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00791}00791\ \textcolor{comment}{//\ \ \ \ \ \ break;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00792}00792\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00793}00793\ \textcolor{comment}{//\ \ /*\ Compute\ HCLK\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00794}00794\ \textcolor{comment}{//\ \ /*\ Get\ HCLK\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00795}00795\ \textcolor{comment}{//\ \ tmp\ =\ AHBPrescTable[((RCC-\/>CFGR\ \&\ RCC\_CFGR\_HPRE)\ >>\ 4)];}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00796}00796\ \textcolor{comment}{//\ \ /*\ HCLK\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00797}00797\ \textcolor{comment}{//\ \ SystemCoreClock\ >>=\ tmp;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00798}00798\ \textcolor{comment}{//\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00799}00799\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00800}00800\ \textcolor{comment}{//\#if\ defined\ (DATA\_IN\_ExtSRAM)\ \&\&\ defined\ (DATA\_IN\_ExtSDRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00801}00801\ \textcolor{comment}{//\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00802}00802\ \textcolor{comment}{//\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00804}00804\ \textcolor{comment}{//\ \ *\ @brief\ \ Setup\ the\ external\ memory\ controller.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00805}00805\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ Called\ in\ startup\_stm32f4xx.s\ before\ jump\ to\ main.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00806}00806\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ This\ function\ configures\ the\ external\ memories\ (SRAM/SDRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00807}00807\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ This\ SRAM/SDRAM\ will\ be\ used\ as\ program\ data\ memory\ (including\ heap\ and\ stack).}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00808}00808\ \textcolor{comment}{//\ \ *\ @param\ \ None}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00809}00809\ \textcolor{comment}{//\ \ *\ @retval\ None}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00810}00810\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00811}00811\ \textcolor{comment}{//void\ SystemInit\_ExtMemCtl(void)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00812}00812\ \textcolor{comment}{//\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00813}00813\ \textcolor{comment}{//\ \ \_\_IO\ uint32\_t\ tmp\ =\ 0x00;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00814}00814\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00815}00815\ \textcolor{comment}{//\ \ register\ uint32\_t\ tmpreg\ =\ 0,\ timeout\ =\ 0xFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00816}00816\ \textcolor{comment}{//\ \ register\ \_\_IO\ uint32\_t\ index;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00817}00817\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00818}00818\ \textcolor{comment}{//\ \ /*\ Enable\ GPIOC,\ GPIOD,\ GPIOE,\ GPIOF,\ GPIOG,\ GPIOH\ and\ GPIOI\ interface\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00819}00819\ \textcolor{comment}{//\ \ RCC-\/>AHB1ENR\ |=\ 0x000001F8;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00820}00820\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00821}00821\ \textcolor{comment}{//\ \ /*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00822}00822\ \textcolor{comment}{//\ \ tmp\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOCEN);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00823}00823\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00824}00824\ \textcolor{comment}{//\ \ /*\ Connect\ PDx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00825}00825\ \textcolor{comment}{//\ \ GPIOD-\/>AFR[0]\ \ =\ 0x00CCC0CC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00826}00826\ \textcolor{comment}{//\ \ GPIOD-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00827}00827\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00828}00828\ \textcolor{comment}{//\ \ GPIOD-\/>MODER\ \ \ =\ 0xAAAA0A8A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00829}00829\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ speed\ to\ 100\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00830}00830\ \textcolor{comment}{//\ \ GPIOD-\/>OSPEEDR\ =\ 0xFFFF0FCF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00831}00831\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00832}00832\ \textcolor{comment}{//\ \ GPIOD-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00833}00833\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PDx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00834}00834\ \textcolor{comment}{//\ \ GPIOD-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00835}00835\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00836}00836\ \textcolor{comment}{//\ \ /*\ Connect\ PEx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00837}00837\ \textcolor{comment}{//\ \ GPIOE-\/>AFR[0]\ \ =\ 0xC00CC0CC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00838}00838\ \textcolor{comment}{//\ \ GPIOE-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00839}00839\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00840}00840\ \textcolor{comment}{//\ \ GPIOE-\/>MODER\ \ \ =\ 0xAAAA828A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00841}00841\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ speed\ to\ 100\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00842}00842\ \textcolor{comment}{//\ \ GPIOE-\/>OSPEEDR\ =\ 0xFFFFC3CF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00843}00843\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00844}00844\ \textcolor{comment}{//\ \ GPIOE-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00845}00845\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PEx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00846}00846\ \textcolor{comment}{//\ \ GPIOE-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00847}00847\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00848}00848\ \textcolor{comment}{//\ \ /*\ Connect\ PFx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00849}00849\ \textcolor{comment}{//\ \ GPIOF-\/>AFR[0]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00850}00850\ \textcolor{comment}{//\ \ GPIOF-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00851}00851\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00852}00852\ \textcolor{comment}{//\ \ GPIOF-\/>MODER\ \ \ =\ 0xAA800AAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00853}00853\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00854}00854\ \textcolor{comment}{//\ \ GPIOF-\/>OSPEEDR\ =\ 0xAA800AAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00855}00855\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00856}00856\ \textcolor{comment}{//\ \ GPIOF-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00857}00857\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PFx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00858}00858\ \textcolor{comment}{//\ \ GPIOF-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00859}00859\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00860}00860\ \textcolor{comment}{//\ \ /*\ Connect\ PGx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00861}00861\ \textcolor{comment}{//\ \ GPIOG-\/>AFR[0]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00862}00862\ \textcolor{comment}{//\ \ GPIOG-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00863}00863\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00864}00864\ \textcolor{comment}{//\ \ GPIOG-\/>MODER\ \ \ =\ 0xAAAAAAAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00865}00865\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00866}00866\ \textcolor{comment}{//\ \ GPIOG-\/>OSPEEDR\ =\ 0xAAAAAAAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00867}00867\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00868}00868\ \textcolor{comment}{//\ \ GPIOG-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00869}00869\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PGx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00870}00870\ \textcolor{comment}{//\ \ GPIOG-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00871}00871\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00872}00872\ \textcolor{comment}{//\ \ /*\ Connect\ PHx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00873}00873\ \textcolor{comment}{//\ \ GPIOH-\/>AFR[0]\ \ =\ 0x00C0CC00;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00874}00874\ \textcolor{comment}{//\ \ GPIOH-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00875}00875\ \textcolor{comment}{//\ \ /*\ Configure\ PHx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00876}00876\ \textcolor{comment}{//\ \ GPIOH-\/>MODER\ \ \ =\ 0xAAAA08A0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00877}00877\ \textcolor{comment}{//\ \ /*\ Configure\ PHx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00878}00878\ \textcolor{comment}{//\ \ GPIOH-\/>OSPEEDR\ =\ 0xAAAA08A0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00879}00879\ \textcolor{comment}{//\ \ /*\ Configure\ PHx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00880}00880\ \textcolor{comment}{//\ \ GPIOH-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00881}00881\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PHx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00882}00882\ \textcolor{comment}{//\ \ GPIOH-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00883}00883\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00884}00884\ \textcolor{comment}{//\ \ /*\ Connect\ PIx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00885}00885\ \textcolor{comment}{//\ \ GPIOI-\/>AFR[0]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00886}00886\ \textcolor{comment}{//\ \ GPIOI-\/>AFR[1]\ \ =\ 0x00000CC0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00887}00887\ \textcolor{comment}{//\ \ /*\ Configure\ PIx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00888}00888\ \textcolor{comment}{//\ \ GPIOI-\/>MODER\ \ \ =\ 0x0028AAAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00889}00889\ \textcolor{comment}{//\ \ /*\ Configure\ PIx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00890}00890\ \textcolor{comment}{//\ \ GPIOI-\/>OSPEEDR\ =\ 0x0028AAAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00891}00891\ \textcolor{comment}{//\ \ /*\ Configure\ PIx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00892}00892\ \textcolor{comment}{//\ \ GPIOI-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00893}00893\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PIx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00894}00894\ \textcolor{comment}{//\ \ GPIOI-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00895}00895\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00897}00897\ \textcolor{comment}{//\ \ /*\ Enable\ the\ FMC\ interface\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00898}00898\ \textcolor{comment}{//\ \ RCC-\/>AHB3ENR\ |=\ 0x00000001;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00899}00899\ \textcolor{comment}{//\ \ /*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00900}00900\ \textcolor{comment}{//\ \ tmp\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00901}00901\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00902}00902\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCR[0]\ =\ 0x000019E4;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00903}00903\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDTR[0]\ =\ 0x01115351;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00904}00904\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00905}00905\ \textcolor{comment}{//\ \ /*\ SDRAM\ initialization\ sequence\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00906}00906\ \textcolor{comment}{//\ \ /*\ Clock\ enable\ command\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00907}00907\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00000011;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00908}00908\ \textcolor{comment}{//\ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00909}00909\ \textcolor{comment}{//\ \ while((tmpreg\ !=\ 0)\ \&\&\ (timeout-\/-\/\ >\ 0))}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00910}00910\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00911}00911\ \textcolor{comment}{//\ \ \ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00912}00912\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00913}00913\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00914}00914\ \textcolor{comment}{//\ \ /*\ Delay\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00915}00915\ \textcolor{comment}{//\ \ for\ (index\ =\ 0;\ index<1000;\ index++);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00916}00916\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00917}00917\ \textcolor{comment}{//\ \ /*\ PALL\ command\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00918}00918\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00000012;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00919}00919\ \textcolor{comment}{//\ \ timeout\ =\ 0xFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00920}00920\ \textcolor{comment}{//\ \ while((tmpreg\ !=\ 0)\ \&\&\ (timeout-\/-\/\ >\ 0))}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00921}00921\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00922}00922\ \textcolor{comment}{//\ \ \ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00923}00923\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00924}00924\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00925}00925\ \textcolor{comment}{//\ \ /*\ Auto\ refresh\ command\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00926}00926\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00000073;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00927}00927\ \textcolor{comment}{//\ \ timeout\ =\ 0xFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00928}00928\ \textcolor{comment}{//\ \ while((tmpreg\ !=\ 0)\ \&\&\ (timeout-\/-\/\ >\ 0))}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00929}00929\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00930}00930\ \textcolor{comment}{//\ \ \ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00931}00931\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00932}00932\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00933}00933\ \textcolor{comment}{//\ \ /*\ MRD\ register\ program\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00934}00934\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00046014;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00935}00935\ \textcolor{comment}{//\ \ timeout\ =\ 0xFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00936}00936\ \textcolor{comment}{//\ \ while((tmpreg\ !=\ 0)\ \&\&\ (timeout-\/-\/\ >\ 0))}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00937}00937\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00938}00938\ \textcolor{comment}{//\ \ \ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00939}00939\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00940}00940\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00941}00941\ \textcolor{comment}{//\ \ /*\ Set\ refresh\ count\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00942}00942\ \textcolor{comment}{//\ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDRTR;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00943}00943\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDRTR\ =\ (tmpreg\ |\ (0x0000027C<<1));}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00944}00944\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00945}00945\ \textcolor{comment}{//\ \ /*\ Disable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00946}00946\ \textcolor{comment}{//\ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDCR[0];}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00947}00947\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCR[0]\ =\ (tmpreg\ \&\ 0xFFFFFDFF);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00948}00948\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00949}00949\ \textcolor{comment}{//\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00950}00950\ \textcolor{comment}{//\ \ /*\ Configure\ and\ enable\ Bank1\_SRAM2\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00951}00951\ \textcolor{comment}{//\ \ FMC\_Bank1-\/>BTCR[2]\ \ =\ 0x00001011;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00952}00952\ \textcolor{comment}{//\ \ FMC\_Bank1-\/>BTCR[3]\ \ =\ 0x00000201;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00953}00953\ \textcolor{comment}{//\ \ FMC\_Bank1E-\/>BWTR[2]\ =\ 0x0fffffff;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00954}00954\ \textcolor{comment}{//\#endif\ /*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00955}00955\ \textcolor{comment}{//\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00956}00956\ \textcolor{comment}{//\ \ /*\ Configure\ and\ enable\ Bank1\_SRAM2\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00957}00957\ \textcolor{comment}{//\ \ FMC\_Bank1-\/>BTCR[2]\ \ =\ 0x00001091;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00958}00958\ \textcolor{comment}{//\ \ FMC\_Bank1-\/>BTCR[3]\ \ =\ 0x00110212;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00959}00959\ \textcolor{comment}{//\ \ FMC\_Bank1E-\/>BWTR[2]\ =\ 0x0fffffff;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00960}00960\ \textcolor{comment}{//\#endif\ /*\ STM32F469xx\ ||\ STM32F479xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00961}00961\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00962}00962\ \textcolor{comment}{//\ \ (void)(tmp);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00963}00963\ \textcolor{comment}{//\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00964}00964\ \textcolor{comment}{//\#endif\ /*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00965}00965\ \textcolor{comment}{//\#elif\ defined\ (DATA\_IN\_ExtSRAM)\ ||\ defined\ (DATA\_IN\_ExtSDRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00967}00967\ \textcolor{comment}{//\ \ *\ @brief\ \ Setup\ the\ external\ memory\ controller.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00968}00968\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ Called\ in\ startup\_stm32f4xx.s\ before\ jump\ to\ main.}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00969}00969\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ This\ function\ configures\ the\ external\ memories\ (SRAM/SDRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00970}00970\ \textcolor{comment}{//\ \ *\ \ \ \ \ \ \ \ \ This\ SRAM/SDRAM\ will\ be\ used\ as\ program\ data\ memory\ (including\ heap\ and\ stack).}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00971}00971\ \textcolor{comment}{//\ \ *\ @param\ \ None}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00972}00972\ \textcolor{comment}{//\ \ *\ @retval\ None}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00973}00973\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00974}00974\ \textcolor{comment}{//void\ SystemInit\_ExtMemCtl(void)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00975}00975\ \textcolor{comment}{//\{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00976}00976\ \textcolor{comment}{//\ \ \_\_IO\ uint32\_t\ tmp\ =\ 0x00;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00977}00977\ \textcolor{comment}{//\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00978}00978\ \textcolor{comment}{//\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00979}00979\ \textcolor{comment}{//\#if\ defined\ (DATA\_IN\_ExtSDRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00980}00980\ \textcolor{comment}{//\ \ register\ uint32\_t\ tmpreg\ =\ 0,\ timeout\ =\ 0xFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00981}00981\ \textcolor{comment}{//\ \ register\ \_\_IO\ uint32\_t\ index;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00982}00982\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00983}00983\ \textcolor{comment}{//\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00984}00984\ \textcolor{comment}{//\ \ /*\ Enable\ GPIOA,\ GPIOC,\ GPIOD,\ GPIOE,\ GPIOF,\ GPIOG\ interface}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00985}00985\ \textcolor{comment}{//\ \ \ \ \ \ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00986}00986\ \textcolor{comment}{//\ \ RCC-\/>AHB1ENR\ |=\ 0x0000007D;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00987}00987\ \textcolor{comment}{//\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00988}00988\ \textcolor{comment}{//\ \ /*\ Enable\ GPIOC,\ GPIOD,\ GPIOE,\ GPIOF,\ GPIOG,\ GPIOH\ and\ GPIOI\ interface}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00989}00989\ \textcolor{comment}{//\ \ \ \ \ \ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00990}00990\ \textcolor{comment}{//\ \ RCC-\/>AHB1ENR\ |=\ 0x000001F8;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00991}00991\ \textcolor{comment}{//\#endif\ /*\ STM32F446xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00992}00992\ \textcolor{comment}{//\ \ /*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00993}00993\ \textcolor{comment}{//\ \ tmp\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOCEN);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00994}00994\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00995}00995\ \textcolor{comment}{//\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00996}00996\ \textcolor{comment}{//\ \ /*\ Connect\ PAx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00997}00997\ \textcolor{comment}{//\ \ GPIOA-\/>AFR[0]\ \ |=\ 0xC0000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00998}00998\ \textcolor{comment}{//\ \ GPIOA-\/>AFR[1]\ \ |=\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l00999}00999\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01000}01000\ \textcolor{comment}{//\ \ GPIOA-\/>MODER\ \ \ |=\ 0x00008000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01001}01001\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01002}01002\ \textcolor{comment}{//\ \ GPIOA-\/>OSPEEDR\ |=\ 0x00008000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01003}01003\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01004}01004\ \textcolor{comment}{//\ \ GPIOA-\/>OTYPER\ \ |=\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01005}01005\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PDx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01006}01006\ \textcolor{comment}{//\ \ GPIOA-\/>PUPDR\ \ \ |=\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01007}01007\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01008}01008\ \textcolor{comment}{//\ \ /*\ Connect\ PCx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01009}01009\ \textcolor{comment}{//\ \ GPIOC-\/>AFR[0]\ \ |=\ 0x00CC0000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01010}01010\ \textcolor{comment}{//\ \ GPIOC-\/>AFR[1]\ \ |=\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01011}01011\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01012}01012\ \textcolor{comment}{//\ \ GPIOC-\/>MODER\ \ \ |=\ 0x00000A00;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01013}01013\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01014}01014\ \textcolor{comment}{//\ \ GPIOC-\/>OSPEEDR\ |=\ 0x00000A00;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01015}01015\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01016}01016\ \textcolor{comment}{//\ \ GPIOC-\/>OTYPER\ \ |=\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01017}01017\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PDx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01018}01018\ \textcolor{comment}{//\ \ GPIOC-\/>PUPDR\ \ \ |=\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01019}01019\ \textcolor{comment}{//\#endif\ /*\ STM32F446xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01020}01020\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01021}01021\ \textcolor{comment}{//\ \ /*\ Connect\ PDx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01022}01022\ \textcolor{comment}{//\ \ GPIOD-\/>AFR[0]\ \ =\ 0x000000CC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01023}01023\ \textcolor{comment}{//\ \ GPIOD-\/>AFR[1]\ \ =\ 0xCC000CCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01024}01024\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01025}01025\ \textcolor{comment}{//\ \ GPIOD-\/>MODER\ \ \ =\ 0xA02A000A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01026}01026\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01027}01027\ \textcolor{comment}{//\ \ GPIOD-\/>OSPEEDR\ =\ 0xA02A000A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01028}01028\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01029}01029\ \textcolor{comment}{//\ \ GPIOD-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01030}01030\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PDx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01031}01031\ \textcolor{comment}{//\ \ GPIOD-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01032}01032\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01033}01033\ \textcolor{comment}{//\ \ /*\ Connect\ PEx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01034}01034\ \textcolor{comment}{//\ \ GPIOE-\/>AFR[0]\ \ =\ 0xC00000CC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01035}01035\ \textcolor{comment}{//\ \ GPIOE-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01036}01036\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01037}01037\ \textcolor{comment}{//\ \ GPIOE-\/>MODER\ \ \ =\ 0xAAAA800A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01038}01038\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01039}01039\ \textcolor{comment}{//\ \ GPIOE-\/>OSPEEDR\ =\ 0xAAAA800A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01040}01040\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01041}01041\ \textcolor{comment}{//\ \ GPIOE-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01042}01042\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PEx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01043}01043\ \textcolor{comment}{//\ \ GPIOE-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01044}01044\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01045}01045\ \textcolor{comment}{//\ \ /*\ Connect\ PFx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01046}01046\ \textcolor{comment}{//\ \ GPIOF-\/>AFR[0]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01047}01047\ \textcolor{comment}{//\ \ GPIOF-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01048}01048\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01049}01049\ \textcolor{comment}{//\ \ GPIOF-\/>MODER\ \ \ =\ 0xAA800AAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01050}01050\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01051}01051\ \textcolor{comment}{//\ \ GPIOF-\/>OSPEEDR\ =\ 0xAA800AAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01052}01052\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01053}01053\ \textcolor{comment}{//\ \ GPIOF-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01054}01054\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PFx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01055}01055\ \textcolor{comment}{//\ \ GPIOF-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01056}01056\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01057}01057\ \textcolor{comment}{//\ \ /*\ Connect\ PGx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01058}01058\ \textcolor{comment}{//\ \ GPIOG-\/>AFR[0]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01059}01059\ \textcolor{comment}{//\ \ GPIOG-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01060}01060\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01061}01061\ \textcolor{comment}{//\ \ GPIOG-\/>MODER\ \ \ =\ 0xAAAAAAAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01062}01062\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01063}01063\ \textcolor{comment}{//\ \ GPIOG-\/>OSPEEDR\ =\ 0xAAAAAAAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01064}01064\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01065}01065\ \textcolor{comment}{//\ \ GPIOG-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01066}01066\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PGx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01067}01067\ \textcolor{comment}{//\ \ GPIOG-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01068}01068\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01069}01069\ \textcolor{comment}{//\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01070}01070\ \textcolor{comment}{//\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01071}01071\ \textcolor{comment}{//\ \ /*\ Connect\ PHx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01072}01072\ \textcolor{comment}{//\ \ GPIOH-\/>AFR[0]\ \ =\ 0x00C0CC00;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01073}01073\ \textcolor{comment}{//\ \ GPIOH-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01074}01074\ \textcolor{comment}{//\ \ /*\ Configure\ PHx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01075}01075\ \textcolor{comment}{//\ \ GPIOH-\/>MODER\ \ \ =\ 0xAAAA08A0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01076}01076\ \textcolor{comment}{//\ \ /*\ Configure\ PHx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01077}01077\ \textcolor{comment}{//\ \ GPIOH-\/>OSPEEDR\ =\ 0xAAAA08A0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01078}01078\ \textcolor{comment}{//\ \ /*\ Configure\ PHx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01079}01079\ \textcolor{comment}{//\ \ GPIOH-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01080}01080\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PHx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01081}01081\ \textcolor{comment}{//\ \ GPIOH-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01082}01082\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01083}01083\ \textcolor{comment}{//\ \ /*\ Connect\ PIx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01084}01084\ \textcolor{comment}{//\ \ GPIOI-\/>AFR[0]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01085}01085\ \textcolor{comment}{//\ \ GPIOI-\/>AFR[1]\ \ =\ 0x00000CC0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01086}01086\ \textcolor{comment}{//\ \ /*\ Configure\ PIx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01087}01087\ \textcolor{comment}{//\ \ GPIOI-\/>MODER\ \ \ =\ 0x0028AAAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01088}01088\ \textcolor{comment}{//\ \ /*\ Configure\ PIx\ pins\ speed\ to\ 50\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01089}01089\ \textcolor{comment}{//\ \ GPIOI-\/>OSPEEDR\ =\ 0x0028AAAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01090}01090\ \textcolor{comment}{//\ \ /*\ Configure\ PIx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01091}01091\ \textcolor{comment}{//\ \ GPIOI-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01092}01092\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PIx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01093}01093\ \textcolor{comment}{//\ \ GPIOI-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01094}01094\ \textcolor{comment}{//\#endif\ /*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01095}01095\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01097}01097\ \textcolor{comment}{//\ \ /*\ Enable\ the\ FMC\ interface\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01098}01098\ \textcolor{comment}{//\ \ RCC-\/>AHB3ENR\ |=\ 0x00000001;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01099}01099\ \textcolor{comment}{//\ \ /*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01100}01100\ \textcolor{comment}{//\ \ tmp\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01101}01101\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01102}01102\ \textcolor{comment}{//\ \ /*\ Configure\ and\ enable\ SDRAM\ bank1\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01103}01103\ \textcolor{comment}{//\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01104}01104\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCR[0]\ =\ 0x00001954;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01105}01105\ \textcolor{comment}{//\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01106}01106\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCR[0]\ =\ 0x000019E4;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01107}01107\ \textcolor{comment}{//\#endif\ /*\ STM32F446xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01108}01108\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDTR[0]\ =\ 0x01115351;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01109}01109\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01110}01110\ \textcolor{comment}{//\ \ /*\ SDRAM\ initialization\ sequence\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01111}01111\ \textcolor{comment}{//\ \ /*\ Clock\ enable\ command\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01112}01112\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00000011;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01113}01113\ \textcolor{comment}{//\ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01114}01114\ \textcolor{comment}{//\ \ while((tmpreg\ !=\ 0)\ \&\&\ (timeout-\/-\/\ >\ 0))}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01115}01115\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01116}01116\ \textcolor{comment}{//\ \ \ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01117}01117\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01118}01118\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01119}01119\ \textcolor{comment}{//\ \ /*\ Delay\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01120}01120\ \textcolor{comment}{//\ \ for\ (index\ =\ 0;\ index<1000;\ index++);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01121}01121\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01122}01122\ \textcolor{comment}{//\ \ /*\ PALL\ command\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01123}01123\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00000012;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01124}01124\ \textcolor{comment}{//\ \ timeout\ =\ 0xFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01125}01125\ \textcolor{comment}{//\ \ while((tmpreg\ !=\ 0)\ \&\&\ (timeout-\/-\/\ >\ 0))}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01126}01126\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01127}01127\ \textcolor{comment}{//\ \ \ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01128}01128\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01129}01129\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01130}01130\ \textcolor{comment}{//\ \ /*\ Auto\ refresh\ command\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01131}01131\ \textcolor{comment}{//\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01132}01132\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x000000F3;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01133}01133\ \textcolor{comment}{//\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01134}01134\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00000073;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01135}01135\ \textcolor{comment}{//\#endif\ /*\ STM32F446xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01136}01136\ \textcolor{comment}{//\ \ timeout\ =\ 0xFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01137}01137\ \textcolor{comment}{//\ \ while((tmpreg\ !=\ 0)\ \&\&\ (timeout-\/-\/\ >\ 0))}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01138}01138\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01139}01139\ \textcolor{comment}{//\ \ \ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01140}01140\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01141}01141\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01142}01142\ \textcolor{comment}{//\ \ /*\ MRD\ register\ program\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01143}01143\ \textcolor{comment}{//\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01144}01144\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00044014;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01145}01145\ \textcolor{comment}{//\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01146}01146\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCMR\ =\ 0x00046014;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01147}01147\ \textcolor{comment}{//\#endif\ /*\ STM32F446xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01148}01148\ \textcolor{comment}{//\ \ timeout\ =\ 0xFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01149}01149\ \textcolor{comment}{//\ \ while((tmpreg\ !=\ 0)\ \&\&\ (timeout-\/-\/\ >\ 0))}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01150}01150\ \textcolor{comment}{//\ \ \{}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01151}01151\ \textcolor{comment}{//\ \ \ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDSR\ \&\ 0x00000020;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01152}01152\ \textcolor{comment}{//\ \ \}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01153}01153\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01154}01154\ \textcolor{comment}{//\ \ /*\ Set\ refresh\ count\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01155}01155\ \textcolor{comment}{//\ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDRTR;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01156}01156\ \textcolor{comment}{//\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01157}01157\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDRTR\ =\ (tmpreg\ |\ (0x0000050C<<1));}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01158}01158\ \textcolor{comment}{//\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01159}01159\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDRTR\ =\ (tmpreg\ |\ (0x0000027C<<1));}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01160}01160\ \textcolor{comment}{//\#endif\ /*\ STM32F446xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01161}01161\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01162}01162\ \textcolor{comment}{//\ \ /*\ Disable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01163}01163\ \textcolor{comment}{//\ \ tmpreg\ =\ FMC\_Bank5\_6-\/>SDCR[0];}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01164}01164\ \textcolor{comment}{//\ \ FMC\_Bank5\_6-\/>SDCR[0]\ =\ (tmpreg\ \&\ 0xFFFFFDFF);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01165}01165\ \textcolor{comment}{//\#endif\ /*\ DATA\_IN\_ExtSDRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01166}01166\ \textcolor{comment}{//\#endif\ /*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01167}01167\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01168}01168\ \textcolor{comment}{//\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01169}01169\ \textcolor{comment}{//\ ||\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01170}01170\ \textcolor{comment}{//\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01171}01171\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01172}01172\ \textcolor{comment}{//\#if\ defined(DATA\_IN\_ExtSRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01174}01174\ \textcolor{comment}{//\ \ \ /*\ Enable\ GPIOD,\ GPIOE,\ GPIOF\ and\ GPIOG\ interface\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01175}01175\ \textcolor{comment}{//\ \ RCC-\/>AHB1ENR\ \ \ |=\ 0x00000078;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01176}01176\ \textcolor{comment}{//\ \ /*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01177}01177\ \textcolor{comment}{//\ \ tmp\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01178}01178\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01179}01179\ \textcolor{comment}{//\ \ /*\ Connect\ PDx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01180}01180\ \textcolor{comment}{//\ \ GPIOD-\/>AFR[0]\ \ =\ 0x00CCC0CC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01181}01181\ \textcolor{comment}{//\ \ GPIOD-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01182}01182\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01183}01183\ \textcolor{comment}{//\ \ GPIOD-\/>MODER\ \ \ =\ 0xAAAA0A8A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01184}01184\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ speed\ to\ 100\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01185}01185\ \textcolor{comment}{//\ \ GPIOD-\/>OSPEEDR\ =\ 0xFFFF0FCF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01186}01186\ \textcolor{comment}{//\ \ /*\ Configure\ PDx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01187}01187\ \textcolor{comment}{//\ \ GPIOD-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01188}01188\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PDx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01189}01189\ \textcolor{comment}{//\ \ GPIOD-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01190}01190\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01191}01191\ \textcolor{comment}{//\ \ /*\ Connect\ PEx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01192}01192\ \textcolor{comment}{//\ \ GPIOE-\/>AFR[0]\ \ =\ 0xC00CC0CC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01193}01193\ \textcolor{comment}{//\ \ GPIOE-\/>AFR[1]\ \ =\ 0xCCCCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01194}01194\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01195}01195\ \textcolor{comment}{//\ \ GPIOE-\/>MODER\ \ \ =\ 0xAAAA828A;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01196}01196\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ speed\ to\ 100\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01197}01197\ \textcolor{comment}{//\ \ GPIOE-\/>OSPEEDR\ =\ 0xFFFFC3CF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01198}01198\ \textcolor{comment}{//\ \ /*\ Configure\ PEx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01199}01199\ \textcolor{comment}{//\ \ GPIOE-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01200}01200\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PEx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01201}01201\ \textcolor{comment}{//\ \ GPIOE-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01202}01202\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01203}01203\ \textcolor{comment}{//\ \ /*\ Connect\ PFx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01204}01204\ \textcolor{comment}{//\ \ GPIOF-\/>AFR[0]\ \ =\ 0x00CCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01205}01205\ \textcolor{comment}{//\ \ GPIOF-\/>AFR[1]\ \ =\ 0xCCCC0000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01206}01206\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01207}01207\ \textcolor{comment}{//\ \ GPIOF-\/>MODER\ \ \ =\ 0xAA000AAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01208}01208\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ speed\ to\ 100\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01209}01209\ \textcolor{comment}{//\ \ GPIOF-\/>OSPEEDR\ =\ 0xFF000FFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01210}01210\ \textcolor{comment}{//\ \ /*\ Configure\ PFx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01211}01211\ \textcolor{comment}{//\ \ GPIOF-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01212}01212\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PFx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01213}01213\ \textcolor{comment}{//\ \ GPIOF-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01214}01214\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01215}01215\ \textcolor{comment}{//\ \ /*\ Connect\ PGx\ pins\ to\ FMC\ Alternate\ function\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01216}01216\ \textcolor{comment}{//\ \ GPIOG-\/>AFR[0]\ \ =\ 0x00CCCCCC;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01217}01217\ \textcolor{comment}{//\ \ GPIOG-\/>AFR[1]\ \ =\ 0x000000C0;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01218}01218\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ in\ Alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01219}01219\ \textcolor{comment}{//\ \ GPIOG-\/>MODER\ \ \ =\ 0x00085AAA;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01220}01220\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ speed\ to\ 100\ MHz\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01221}01221\ \textcolor{comment}{//\ \ GPIOG-\/>OSPEEDR\ =\ 0x000CAFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01222}01222\ \textcolor{comment}{//\ \ /*\ Configure\ PGx\ pins\ Output\ type\ to\ push-\/pull\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01223}01223\ \textcolor{comment}{//\ \ GPIOG-\/>OTYPER\ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01224}01224\ \textcolor{comment}{//\ \ /*\ No\ pull-\/up,\ pull-\/down\ for\ PGx\ pins\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01225}01225\ \textcolor{comment}{//\ \ GPIOG-\/>PUPDR\ \ \ =\ 0x00000000;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01226}01226\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01228}01228\ \textcolor{comment}{//\ \ /*\ Enable\ the\ FMC/FSMC\ interface\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01229}01229\ \textcolor{comment}{//\ \ RCC-\/>AHB3ENR\ \ \ \ \ \ \ \ \ |=\ 0x00000001;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01230}01230\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01231}01231\ \textcolor{comment}{//\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01232}01232\ \textcolor{comment}{//\ \ /*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01233}01233\ \textcolor{comment}{//\ \ tmp\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01234}01234\ \textcolor{comment}{//\ \ /*\ Configure\ and\ enable\ Bank1\_SRAM2\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01235}01235\ \textcolor{comment}{//\ \ FMC\_Bank1-\/>BTCR[2]\ \ =\ 0x00001011;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01236}01236\ \textcolor{comment}{//\ \ FMC\_Bank1-\/>BTCR[3]\ \ =\ 0x00000201;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01237}01237\ \textcolor{comment}{//\ \ FMC\_Bank1E-\/>BWTR[2]\ =\ 0x0fffffff;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01238}01238\ \textcolor{comment}{//\#endif\ /*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01239}01239\ \textcolor{comment}{//\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01240}01240\ \textcolor{comment}{//\ \ /*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01241}01241\ \textcolor{comment}{//\ \ tmp\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01242}01242\ \textcolor{comment}{//\ \ /*\ Configure\ and\ enable\ Bank1\_SRAM2\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01243}01243\ \textcolor{comment}{//\ \ FMC\_Bank1-\/>BTCR[2]\ \ =\ 0x00001091;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01244}01244\ \textcolor{comment}{//\ \ FMC\_Bank1-\/>BTCR[3]\ \ =\ 0x00110212;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01245}01245\ \textcolor{comment}{//\ \ FMC\_Bank1E-\/>BWTR[2]\ =\ 0x0fffffff;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01246}01246\ \textcolor{comment}{//\#endif\ /*\ STM32F469xx\ ||\ STM32F479xx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01247}01247\ \textcolor{comment}{//\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)||\ defined(STM32F417xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01248}01248\ \textcolor{comment}{//\ \ \ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01249}01249\ \textcolor{comment}{//\ \ /*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01250}01250\ \textcolor{comment}{//\ \ tmp\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01251}01251\ \textcolor{comment}{//\ \ /*\ Configure\ and\ enable\ Bank1\_SRAM2\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01252}01252\ \textcolor{comment}{//\ \ FSMC\_Bank1-\/>BTCR[2]\ \ =\ 0x00001011;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01253}01253\ \textcolor{comment}{//\ \ FSMC\_Bank1-\/>BTCR[3]\ \ =\ 0x00000201;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01254}01254\ \textcolor{comment}{//\ \ FSMC\_Bank1E-\/>BWTR[2]\ =\ 0x0FFFFFFF;}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01255}01255\ \textcolor{comment}{//\#endif\ /*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01256}01256\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01257}01257\ \textcolor{comment}{//\#endif\ /*\ DATA\_IN\_ExtSRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01258}01258\ \textcolor{comment}{//\#endif\ /*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01259}01259\ \textcolor{comment}{//\ \ \ \ \ \ \ \ \ \ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01260}01260\ \textcolor{comment}{//\ \ (void)(tmp);}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01261}01261\ \textcolor{comment}{//\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01262}01262\ \textcolor{comment}{//\#endif\ /*\ DATA\_IN\_ExtSRAM\ \&\&\ DATA\_IN\_ExtSDRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01264}01264\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01265}01265\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01266}01266\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01268}01268\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01269}01269\ \textcolor{comment}{//\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01270}01270\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01272}01272\ \textcolor{comment}{//\ \ *\ @\}}}
\DoxyCodeLine{\Hypertarget{system__stm32f4xx_8c_source_l01273}01273\ \textcolor{comment}{//\ \ */}}

\end{DoxyCode}
