<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='waveform_gen.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: waveform_gen
    <br/>
    Created: Oct 22, 2008
    <br/>
    Updated: Jul 26, 2011
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     DSP core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This core is a straight forward implementation of a Numerically Controlled Oscillator (NCO) - also referred to as a Direct Digital Synthesizer (DDS).  In addition to generating the standard SIN/COS output waveforms, it also generates Square and Sawtooth outputs with very little extra resource.  NCOs form an essential component in many Digital Comms applications - especially in digital modulation, up/down conversion and the generation of complex signals.  This core is also great for test-benches as it provides a simple way to generate input stimuli for Filters, DSP circuits etc.  The following Mean-square plot shows an example output tone of 1.7MHz for a 100MHz sample frequency. The
     
      NCO pdf datasheet
     
     fully documents how to use and configure the NCO core.
    </p>
    <p>
     <img src="//www.zipcores.com/opencores/spectrum_1_7MHz.png" width="280" height="210" alt="NCO mean-square spectrum"/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - 12-bit signed output data samples
     <br/>
     - 32-bit phase accumulator
     <br/>
     - Phase resolution of 2Pi/2^12
     <br/>
     - Frequency resolution of Fs/2^32 (Fs = sample frequency)
     <br/>
     - ~70 dB Signal-to-Noise Ratio (SNR)
     <br/>
     - ~70 db Spurious Free Dynamic Range (SFDR)
     <br/>
     -  Simultaneous SIN, COS, SQUARE and SAWTOOTH outputs
     <br/>
     - 2 clock-cycle latency
     <br/>
     - Sample rates of 500MHz or better (Xilinx Virtex 5 / Altera Stratix III)
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Basic version fully tested and complete
     <br/>
     - Future optimizations to improve SNR/SFDR will be considered
    </p>
   </div>
   <div id="d_Help and Support">
    <h2>
     
     
     Help and Support
    </h2>
    <p id="p_Help and Support">
     Simon Doherty is a Senior Design Consultant at
     
      ZIPcores
     
     If you require further assistance regarding the implementation of this core, you may contact me directly via my Opencores email alias at sdoherty@opencores.org. Alternatively you may contact me through customer support at ZIPcores.
    </p>
    <p>
     
      <img src="//www.zipcores.com/opencores/zipcores_logo.png" alt="Zipcores IP Cores"/>
     
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
