m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/cbdeboef/CprE381_git
T_opt
!s110 1667774765
V87cV:F]h[`^IL13><]Q]o3
04 13 5 work tb_fetchlogic mixed 1
=1-6805ca4a94a1-6368392d-a17b-7d3c
R0
Z2 !s124 OEM100
Z3 o-quiet -auto_acc_if_foreign -work work +acc
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2022.2;75
R1
T_opt1
!s110 1667787753
V4od3URmSeGIkY7ln_<ZOQ1
04 9 5 work tb_replqb mixed 1
=1-6805ca4a94a1-63686be9-83383-5060
R0
R2
R3
R4
n@_opt1
R5
R1
T_opt2
!s110 1667784622
VDHDHV=9OAkXleYNW3X9?63
04 15 5 work tb_controllogic mixed 1
=2-6805ca4a94a1-63685fae-81106-37fe
R0
R2
R3
R4
n@_opt2
R5
R1
Econtrollogic
Z6 w1667784059
Z7 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z8 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z9 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 143
R1
Z10 8/home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
Z11 F/home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
l0
L6 1
V3T@g8FQZVNklKf[@CO[<Y3
!s100 cCG_93QVV?jUSQZUTdOl21
Z12 OL;C;2022.2;75
33
Z13 !s110 1667784617
!i10b 1
Z14 !s108 1667784617.000000
Z15 !s90 -reportprogress|300|-work|work|/home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd|/home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd|
Z16 !s107 /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd|/home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd|
!i113 0
Z17 o-work work
Z18 tExplicit 1 NoCoverage 1 CvgOpt 0
Adataflow
R7
R8
R9
DEx4 work 12 controllogic 0 22 3T@g8FQZVNklKf[@CO[<Y3
!i122 143
l38
L32 115
VIdQBZ`_A0X_V_g:>CC_m53
!s100 [lcPm5MzDMQigF@fBNJcm1
R12
33
R13
!i10b 1
R14
R15
R16
!i113 0
R17
R18
Efetchlogic
Z19 w1667774738
R7
R8
R9
!i122 140
R1
Z20 8/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
Z21 F/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
l0
L6 1
V5jahK;mF8Ogce8061ePJ41
!s100 g06Re13JRF8c10aShFDc62
R12
33
Z22 !s110 1667774757
!i10b 1
Z23 !s108 1667774757.000000
Z24 !s90 -reportprogress|300|-work|work|/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd|/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd|
Z25 !s107 /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd|/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd|
!i113 0
R17
R18
Adataflow
R7
R8
R9
DEx4 work 10 fetchlogic 0 22 5jahK;mF8Ogce8061ePJ41
!i122 140
l23
L18 15
VT7lC0W3[QH^KbMc3LiO2Q3
!s100 mIVU]78;oGjl8iYea_Db:0
R12
33
R22
!i10b 1
R23
R24
R25
!i113 0
R17
R18
Ereplqb
Z26 w1667790559
R7
R8
R9
!i122 151
R1
Z27 8/home/cbdeboef/CprE381_git/proj/completeMipsAlu/replQb.vhd
Z28 F/home/cbdeboef/CprE381_git/proj/completeMipsAlu/replQb.vhd
l0
L5 1
VQ18bHikn=ecNR]Xf?`3dR0
!s100 >W>TL=ZN`D`4CDTlNOz7W1
R12
33
Z29 !s110 1667790561
!i10b 1
Z30 !s108 1667790561.000000
Z31 !s90 -reportprogress|300|-work|work|/home/cbdeboef/CprE381_git/proj/completeMipsAlu/replQb.vhd|
!s107 /home/cbdeboef/CprE381_git/proj/completeMipsAlu/replQb.vhd|
!i113 0
R17
R18
Adataflow
R7
R8
R9
DEx4 work 6 replqb 0 22 Q18bHikn=ecNR]Xf?`3dR0
!i122 151
l11
L10 4
VK`mTRHnYAdOh?HlMo<KZZ2
!s100 lMUKR?XYF[3OSo6jjZ<DD2
R12
33
R29
!i10b 1
R30
R31
Z32 !s107 /home/cbdeboef/CprE381_git/proj/completeMipsAlu/replQb.vhd|
!i113 0
R17
R18
Eshifter
Z33 w1667252658
R7
R8
R9
!i122 69
R1
Z34 8/home/cbdeboef/CprE381_git/proj/completeMipsAlu/shifter.vhd
Z35 F/home/cbdeboef/CprE381_git/proj/completeMipsAlu/shifter.vhd
l0
L6 1
V@Y6kI2k2@A]25m1Y5gIOm1
!s100 `6==?j<gUT6ZjjB4AaAHa3
R12
33
Z36 !s110 1667252662
!i10b 1
Z37 !s108 1667252662.000000
Z38 !s90 -reportprogress|300|-work|work|/home/cbdeboef/CprE381_git/proj/completeMipsAlu/shifter.vhd|/home/cbdeboef/CprE381_git/proj/completeMipsAlu/tb_shifter.vhd|
Z39 !s107 /home/cbdeboef/CprE381_git/proj/completeMipsAlu/tb_shifter.vhd|/home/cbdeboef/CprE381_git/proj/completeMipsAlu/shifter.vhd|
!i113 0
R17
R18
Adataflow
R7
R8
R9
DEx4 work 7 shifter 0 22 @Y6kI2k2@A]25m1Y5gIOm1
!i122 69
l25
L19 18
V45TCZE6BY]3PTDT502CZh3
!s100 EUS;I^0kzekRG:oG=P^M50
R12
33
R36
!i10b 1
R37
R38
R39
!i113 0
R17
R18
Etb_controllogic
Z40 w1667784608
Z41 DPx3 std 3 env 0 22 QPZJVBPkV?55nUWhDzFik0
Z42 DPx4 ieee 16 std_logic_textio 0 22 C8j>g0lzF^EAA]5<S6PY32
R8
R9
!i122 143
R1
Z43 8/home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
Z44 F/home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
l0
L9 1
VkB27kd;cmYgo[O<WO>[XG2
!s100 bKVnC`4=H4blWWH?z3Wh70
R12
33
R13
!i10b 1
R14
R15
R16
!i113 0
R17
R18
Amixed
R41
R42
R8
R9
DEx4 work 15 tb_controllogic 0 22 kB27kd;cmYgo[O<WO>[XG2
!i122 143
l54
L13 82
VN3[c1T=9>CPcI38WoF7WB0
!s100 eL^kQVdPZXUM]e8KGm7j[0
R12
33
R13
!i10b 1
R14
R15
R16
!i113 0
R17
R18
Etb_fetchlogic
Z45 w1667485598
R41
R42
R8
R9
!i122 140
R1
Z46 8/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
Z47 F/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
l0
L9 1
Vaeh1e0eKGIz2doiZ5XOa=0
!s100 eVneJ=]kJPPiU@CRfn1P00
R12
33
R22
!i10b 1
R23
R24
R25
!i113 0
R17
R18
Amixed
R41
R42
R8
R9
DEx4 work 13 tb_fetchlogic 0 22 aeh1e0eKGIz2doiZ5XOa=0
!i122 140
l44
L13 89
V<:0@1b6kIdzPR3GSm>LPn2
!s100 mj`e>o1KFSMhoW3M0a49`2
R12
33
R22
!i10b 1
R23
R24
R25
!i113 0
R17
R18
Etb_replqb
Z48 w1667787743
R41
R42
R8
R9
!i122 147
R1
Z49 8/home/cbdeboef/CprE381_git/proj/completeMipsAlu/tb_replQb.vhd
Z50 F/home/cbdeboef/CprE381_git/proj/completeMipsAlu/tb_replQb.vhd
l0
L9 1
VSSYRoC<JE61[b]BDf;]`W1
!s100 4:Kn1X9IU6ZgI:^d9GJz53
R12
33
Z51 !s110 1667787745
!i10b 1
Z52 !s108 1667787745.000000
Z53 !s90 -reportprogress|300|-work|work|/home/cbdeboef/CprE381_git/proj/completeMipsAlu/replQb.vhd|/home/cbdeboef/CprE381_git/proj/completeMipsAlu/tb_replQb.vhd|
Z54 !s107 /home/cbdeboef/CprE381_git/proj/completeMipsAlu/tb_replQb.vhd|/home/cbdeboef/CprE381_git/proj/completeMipsAlu/replQb.vhd|
!i113 0
R17
R18
Amixed
R41
R42
R8
R9
DEx4 work 9 tb_replqb 0 22 SSYRoC<JE61[b]BDf;]`W1
!i122 147
l34
L13 52
V;J;b[[`0L5egzfSYj6kYa2
!s100 OT3Q[lFd_zDIf<204i>KN3
R12
33
R51
!i10b 1
R52
R53
R54
!i113 0
R17
R18
Etb_shifter
Z55 w1667251361
R41
R42
R8
R9
!i122 69
R1
Z56 8/home/cbdeboef/CprE381_git/proj/completeMipsAlu/tb_shifter.vhd
Z57 F/home/cbdeboef/CprE381_git/proj/completeMipsAlu/tb_shifter.vhd
l0
L9 1
Vkh[Vc;Wz0UN`;;lMj`lzG3
!s100 6djoh>8cHC5_iCnSO:FVJ1
R12
33
R36
!i10b 1
R37
R38
R39
!i113 0
R17
R18
Amixed
R41
R42
R8
R9
DEx4 work 10 tb_shifter 0 22 kh[Vc;Wz0UN`;;lMj`lzG3
!i122 69
l39
L13 69
VY`R]?[YaGQN;?HBbz7]4n3
!s100 SI_hFKS]Lc?OC8dO5TBJ41
R12
33
R36
!i10b 1
R37
R38
R39
!i113 0
R17
R18
