Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Desktop/CS-M152-A/lab3/seven_seg_display_tb_isim_beh.exe -prj /home/ise/Desktop/CS-M152-A/lab3/seven_seg_display_tb_beh.prj work.seven_seg_display_tb work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab3/stopwatch.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab3/seven_seg_display_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95016 KB
Fuse CPU Usage: 1470 ms
Compiling module seven_seg_display
Compiling module seven_seg_display_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/ise/Desktop/CS-M152-A/lab3/seven_seg_display_tb_isim_beh.exe
Fuse Memory Usage: 653136 KB
Fuse CPU Usage: 1590 ms
GCC CPU Usage: 1040 ms
