[dsp1]
bloc IntCtrl64:intctl64 [on] {
	INPUT_PORT = "xbus"
	base_addr  = 0xFE00
}

bloc VirtualDebug:debug [on]{
	INPUT_PORT = "xbus"
	base_addr  = 0xF500
}

bloc Emulation:emulation [on] {
	INPUT_PORT = "xbus"
	IntCtrl    = "IntCtrl64"
	base_addr  = 0xF600
}

bloc STbus:STbusInterface [on] {
    INPUT_PORT       = "xbus"
    data_cache_latency = 3
    pgm_cache_latency  = 3
    
    DDR_Base    = 0x00000000
    IO_Base     = 0x101C0000
    IO_Top      = 0x102DFFFF
    ESR_Base    = 0x2004FFFF
}

bloc PgmCache:PgmCacheV802 [on] {
	ExternInterface    = "STbus"
	nb_sets          = 64
	set_size         = 16
	line_size        = 4
	extern_read_latency = 1
}

bloc DataCache:DataCacheV802 [on] {
    INPUT_PORT        = "xbus"	
    ExternInterface   = "STbus"
    reg_base_addr     = 0xEC05
    start_addr        = 0x010000
    end_addr          = 0xF7FFFF
    nb_sets           = 128
    set_size          = 8
    line_size         = 8
	extern_read_latency  = 3
	extern_write_latency = 1
	L1_nb_line        = 8
}

bloc ddr:memory [on] {
	INPUT_PORT       = "STbus"
	PageSize         = 512
    BankSize         = 16384
    BankNb           = 4
    OpenPagePenalty  = 10
    ClosePagePenalty = 4
    base_addr        = 0x00500000
    read_penalty     = 11
    write_penalty    = 0
}

bloc esr:memory [on] {
	INPUT_PORT       = "STbus"
	PageSize         = 512
    BankSize         = 16384
    BankNb           = 4
    OpenPagePenalty  = 10
    ClosePagePenalty = 4
    base_addr        = 0x20000000
    read_penalty     = 2
    write_penalty    = 0
}

bloc InternalDma4ch:dma4ch [on] {
	INPUT_PORT     = "xbus"
    base_addr      =  0xEA00
    dma0_it_level  = 5 
    dma1_it_level  = 6
    dma2_it_level  = 9 
    dma3_it_level  = 32
	dmaor_it_level = 7 
}

bloc Host:host[on] {
	INPUT_PORT     = "xbus"
	PgmCache       = "PgmCache"
	base_addr      = 0xee00
	host_it0_level = 11
	host_it1_level = 12
	host_it2_level = 13
	host_it3_level = 14
}

bloc Semaphore:semaphore [on] {
	INPUT_PORT = "xbus"
	base_addr  = 0xF208
}

bloc Xti:xti [on] {
	INPUT_PORT     = "STbus"
	osmo_base_addr = 0xFC0000
}

bloc StackChecker:stackchecker [on] {
	INPUT_PORT = "xbus"
	base_addr  = 0xE800
	it_level = 31
}

bloc Timer0:timer [on] {
	INPUT_PORT     = "xbus"
	base_addr      = 0xf030
	timer_it_level = 20
}

bloc Timer1:timer [on] {
	INPUT_PORT     = "xbus"
	base_addr      = 0xf034
	timer_it_level = 19
}

bloc Timer2:timer [on] {
	INPUT_PORT     = "xbus"
	base_addr      = 0xf038
	timer_it_level = 18
}

bloc VideoPipe0:callback [on] {
	INPUT_PORT= "xbus"
	base_addr = 0x8000
	size      = 0x0100
}

bloc VideoPipe1:callback [on] {
	INPUT_PORT= "xbus"
	base_addr = 0x9000
	size      = 0x2FFF
}

bloc VideoPipe2:callback [on] {
	INPUT_PORT= "xbus"
	base_addr = 0xC000
	size      = 0x1DFF
}

bloc VideoPipe3:callback [on] {
	INPUT_PORT= "xbus"
	base_addr = 0xDE00
	size      = 0x01FF
}

bloc VideoPipe4:callback [on] {
	INPUT_PORT= "xbus"
	base_addr = 0xF000
	size      = 0x002F
}

bloc Xbus:callback [on] {
	INPUT_PORT= "xbus"
	base_addr = 0x0000
	size      = 0x3FFF	
}

bloc Ymem:memory_space [on] {
	INPUT_PORT    = "xbus_ybus"
	lcfType       = 2
}

bloc Extmem24:memory_space [on] {
	INPUT_PORT    = "STbus"
	lcfType       = 5
}

bloc Extmem16:memory_space [on] {
	INPUT_PORT    = "STbus"
	lcfType       = 6
}

bloc Embmem24:memory_space [on] {
	INPUT_PORT    = "STbus"
	lcfType       = 8
}

bloc Embmem16:memory_space [on] {
	INPUT_PORT    = "STbus"
	lcfType       = 9
}
