/*
 * Copyright (c) 2025, Adrian Chadd <adrian@FreeBSD.org>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */
#ifndef	__MTWN_MT76X0_REG_H__
#define	__MTWN_MT76X0_REG_H__

#define	MT76_REG_ASIC_VERSION			0x0000

#define	MT76_REG_CMB_CTRL			0x0020
#define MT76_REG_CMB_CTRL_XTAL_RDY			0x00800000
#define MT76_REG_CMB_CTRL_PLL_LD			0x01000000

#define	MT7610_REG_EFUSE_CTRL			0x0024
#define		MT7610_REG_EFUSE_CTRL_AOUT			0x0000003f
#define		MT7610_REG_EFUSE_CTRL_AOUT_S			0
#define		MT7610_REG_EFUSE_CTRL_MODE			0x000000c0
#define		MT7610_REG_EFUSE_CTRL_MODE_S			6
#define			MT7610_REG_EFUSE_CTRL_MODE_EE_READ		0
#define			MT7610_REG_EFUSE_CTRL_MODE_EE_PHYS_READ		1
#define	MT7610_REG_EFUSE_CTRL_LDO_OFF_TIME		0x00003f00
#define	MT7610_REG_EFUSE_CTRL_LDO_OFF_TIME_S		8
#define	MT7610_REG_EFUSE_CTRL_LDO_ON_TIME		0x0000c000
#define	MT7610_REG_EFUSE_CTRL_LDO_ON_TIME_S		14
#define	MT7610_REG_EFUSE_CTRL_AIN			0x03ff0000
#define	MT7610_REG_EFUSE_CTRL_AIN_S			16
#define	MT7610_REG_EFUSE_CTRL_KICK			0x40000000
#define	MT7610_REG_EFUSE_CTRL_SEL			0x80000000

/*
 * There are four 32 bit EFUSE registers - 0x0028, 0x002c,
 * 0x0030, 0x0034.  A read operation will read 16 bytes of
 * EFUSE data out and make them available here.
 */
#define	MT7610_REG_EFUSE_DATA_BASE		0x0028
#define	MT7610_REG_EFUSE_DATA(_n)		(MT7610_REG_EFUSE_DATA_BASE + \
						    ((_n) << 2))

#define	MT7610_REG_LDO_CTRL_0			0x006c
#define	MT7610_REG_LDO_CTRL_1			0x0070

#define	MT76_REG_WLAN_FUN_CTRL			0x0080
#define	MT76_REG_WLAN_FUN_CTRL_WLAN_EN			0x00000001
#define	MT76_REG_WLAN_FUN_CTRL_WLAN_CLK_EN		0x00000002
#define	MT76_REG_WLAN_FUN_CTRL_WLAN_RESET_RF		0x00000004
#define	MT76X0_REG_WLAN_FUN_CTRL_WLAN_RESET		0x00000008
#define	MT76X2_REG_WLAN_FUN_CTRL_CSR_F20M_CKEN		0x00000008
#define	MT76_REG_WLAN_FUN_CTRL_PCIE_CLK_REQ		0x00000010
#define	MT76_REG_WLAN_FUN_CTRL_FRC_WL_ANT_SEL		0x00000020
#define	MT76_REG_WLAN_FUN_CTRL_INV_ANT_SEL		0x00000040
#define	MT76_REG_WLAN_FUN_CTRL_WAKE_HOST		0x00000080
#define	MT76X2_REG_WLAN_FUN_CTRL_THERM_RST		0x00000100
#define	MT76X2_REG_WLAN_FUN_CTRL_THERM_CKEN		0x00000100
#define	MT76X0_REG_WLAN_FUN_CTRL_GPIO_IN		0x0000ff00
#define	MT76X0_REG_WLAN_FUN_CTRL_GPIO_OUT		0x00ff0000
#define	MT76X0_REG_WLAN_FUN_CTRL_GPIO_OUT_EN		0xff000000

#define	MT7610_REG_IOCFG_6			0x0124


#define	MT7610_REG_WPDMA_GLO_CFG		0x0208
#define		MT7610_REG_WPDMA_GLO_CFG_TX_DMA_EN	0x00000001
#define		MT7610_REG_WPDMA_GLO_CFG_TX_DMA_BUSY	0x00000002
#define		MT7610_REG_WPDMA_GLO_CFG_RX_DMA_EN	0x00000004
#define		MT7610_REG_WPDMA_GLO_CFG_RX_DMA_BUSY	0x00000008
#define		MT7610_REG_WPDMA_GLO_CFG_DMA_BURST_SIZE	0x00000030
#define		MT7610_REG_WPDMA_GLO_CFG_DMA_BURST_SIZE_S	4
#define		MT7610_REG_WPDMA_GLO_CFG_TX_WRITEBACK_DONE	0x00000040
#define		MT7610_REG_WPDMA_GLO_CFG_BIG_ENDIAN	0x00000080
#define		MT7610_REG_WPDMA_GLO_CFG_HDR_SEG_LEN	0x0000ff00
#define		MT7610_REG_WPDMA_GLO_CFG_HDR_SEG_LEN_S		8
#define		MT7610_REG_WPDMA_GLO_CFG_CLK_GATE_DIS	0x40000000
#define		MT7610_REG_WPDMA_GLO_CFG_RX_2B_OFFSET	0x80000000

#define	MT7610_REG_WMM_CTRL			0x0230

/*
 * Note: FCE_DMA_ADDR / LEN / CFG are accessed only in the
 * mt76x0/mt76x2 USB MCU paths and via a different vendor type
 * transfer.  These should be relocated to a more relevant place
 * for that.
 */
#define	MT7610_FCE_DMA_ADDR			0x0230
#define	MT7610_FCE_DMA_LEN			0x0234
#define	MT7610_USB_DMA_CFG			0x0238

/* TODO: clean-up MT7610_USB_DMA_CFG and MT76_REG_USB_DMA_CFG here! */
/* TOOD: add _REG_ in the FCE definitions above */

#define	MT76_REG_USB_DMA_CFG			0x0238
#define	MT76_REG_USB_DMA_CFG_RX_BULK_AGG_TOUT		0x000000ff
#define	MT76_REG_USB_DMA_CFG_RX_BULK_AGG_LMT		0x0000ff00
#define	MT76_REG_USB_DMA_CFG_UDMA_TX_WL_DROP		0x00010000
#define	MT76_REG_USB_DMA_CFG_WAKE_UP_EN			0x00020000
#define	MT76_REG_USB_DMA_CFG_RX_DROP_OR_PAD		0x00040000
#define	MT76_REG_USB_DMA_CFG_TX_CLR			0x00080000
#define	MT76_REG_USB_DMA_CFG_TXOP_HALT			0x00100000
#define	MT76_REG_USB_DMA_CFG_RX_BULK_AGG_EN		0x00200000
#define	MT76_REG_USB_DMA_CFG_RX_BULK_EN			0x00400000
#define	MT76_REG_USB_DMA_CFG_TX_BULK_EN			0x00800000
#define	MT76_REG_USB_DMA_CFG_EP_OUT_VALID		0x3f000000
#define	MT76_REG_USB_DMA_CFG_RX_BUSY			0x40000000
#define	MT76_REG_USB_DMA_CFG_TX_BUSY			0x80000000

#define	MT7610_REG_TSO_CTRL			0x0250
#define	MT7610_REG_HEADER_TRANS_CTRL_REG	0x0260


#define	MT7610_REG_US_CYC_CFG			0x02a4
#define		MT7610_REG_US_CYC_CFG_CNT		0x000000ff
#define		MT7610_REG_US_CYC_CFG_CNT_S		0

#define	MT7610_REG_PBF_SYS_CTRL			0x0400
#define	MT7610_REG_PBF_SYS_CTRL_MCU_RESET		0x00000001
#define	MT7610_REG_PBF_SYS_CTRL_DMA_RESET		0x00000002
#define	MT7610_REG_PBF_SYS_CTRL_MAC_RESET		0x00000004
#define	MT7610_REG_PBF_SYS_CTRL_PBF_RESET		0x00000008
#define	MT7610_REG_PBF_SYS_CTRL_ASY_RESET		0x00000010

#define	MT7610_REG_PBF_CFG			0x0404
#define	MT7610_REG_PBF_CFG_TX0Q_EN			0x00000001
#define	MT7610_REG_PBF_CFG_TX1Q_EN			0x00000002
#define	MT7610_REG_PBF_CFG_TX2Q_EN			0x00000004
#define	MT7610_REG_PBF_CFG_TX3Q_EN			0x00000008
#define	MT7610_REG_PBF_CFG_RX0Q_EN			0x00000010
#define	MT7610_REG_PBF_CFG_RX_DROP_EN			0x00000100

#define	MT7610_REG_PBF_TX_MAX_PCNT		0x0408
#define	MT7610_REG_PBF_RX_MAX_PCNT		0x040c

#define	MT7610_REG_BCN_OFFSET_BASE		0x041c
#define	MT7610_REG_BCN_OFFSET(_n)			\
	    (MT7610_REG_BCN_OFFSET_BASE + ((_n) << 2))

#define	MT76_REG_COM_REG0			0x0730
#define	MT76_REG_COM_REG1			0x0734
#define	MT76_REG_COM_REG2			0x0738
#define	MT76_REG_COM_REG3			0x073c

#define	MT7610_REG_FCE_PSE_CTRL			0x0800
#define	MT7610_REG_FCE_PARAMETERS		0x0804
#define	MT7610_REG_FCE_CSO			0x0808

#define	MT76_REG_TX_CPU_FROM_FCE_BASE_PTR	0x09a0
#define	MT76_REG_TX_CPU_FROM_FCE_MAX_COUNT	0x09a4
#define	MT76_REG_TX_CPU_FROM_FCE_CPU_DESC_IDX	0x09a8

#define	MT76_REG_FCE_PDMA_GLOBAL_CONF		0x09c4

#define	MT76_REG_FCE_SKIP_FS			0x0a6c

/* MAC region - 0x1000 -> 0x1fff */

#define	MT76_REG_MAC_CSR0			0x1000

#define	MT7610_REG_MAC_SYS_CTRL                 0x1004
#define		MT7610_REG_MAC_SYS_CTRL_RESET_CSR	0x00000001
#define		MT7610_REG_MAC_SYS_CTRL_RESET_BBP	0x00000002
#define		MT7610_REG_MAC_SYS_CTRL_ENABLE_TX	0x00000004
#define		MT7610_REG_MAC_SYS_CTRL_ENABLE_RX	0x00000008

#define	MT7610_REG_MAX_LEN_CFG			0x1018
#define	MT7610_REG_MAX_LEN_CFG_AMPDU			0x00003000
#define	MT7610_REG_MAX_LEN_CFG_AMPDU_S			12

#define	MT7610_REG_LED_CFG			0x102c

#define	MT7610_REG_AMPDU_MAX_LEN_20M1S		0x1030
#define	MT7610_REG_AMPDU_MAX_LEN_20M2S		0x1034
#define	MT7610_REG_AMPDU_MAX_LEN_40M1S		0x1038
#define	MT7610_REG_AMPDU_MAX_LEN_40M2S		0x103c
#define	MT7610_REG_AMPDU_MAX_LEN		0x1040

#define	MT7610_REG_XIFS_TIME_CFG		0x1100
#define		MT7610_REG_XIFS_TIME_CFG_CCK_SIFS	0x000000ff
#define		MT7610_REG_XIFS_TIME_CFG_CCK_SIFS_S	0
#define		MT7610_REG_XIFS_TIME_CFG_OFDM_SIFS	0x0000ff00
#define		MT7610_REG_XIFS_TIME_CFG_OFDM_SIFS_S	8
#define		MT7610_REG_XIFS_TIME_CFG_OFDM_XIFS	0x000f0000
#define		MT7610_REG_XIFS_TIME_CFG_OFDM_XIFS_S	16
#define		MT7610_REG_XIFS_TIME_CFG_EIFS		0x1ff00000
#define		MT7610_REG_XIFS_TIME_CFG_EIFS_S		20
#define		MT7610_REG_XIFS_TIME_CFG_BB_RXEND_EN    BIT(29)

#define	MT7610_REG_BKOFF_SLOT_CFG		0x1104
#define	MT7610_REG_BKOFF_SLOT_CFG_SLOTTIME		0x000000ff
#define	MT7610_REG_BKOFF_SLOT_CFG_SLOTTIME_S		0
#define	MT7610_REG_BKOFF_SLOT_CFG_CC_DELAY		0x00000f00
#define	MT7610_REG_BKOFF_SLOT_CFG_CC_DELAY_S		8

#define	MT7610_REG_MAC_STATUS			0x1200
#define		MT7610_REG_MAC_STATUS_TX		0x00000001
#define		MT7610_REG_MAC_STATUS_RX		0x00000002
#define	MT7610_REG_PWR_PIN_CFG			0x1204
#define	MT7610_REG_AUX_CLK_CFG			0x120c

#define	MT7610_REG_BB_PA_MODE_CFG0		0x1214
#define	MT7610_REG_BB_PA_MODE_CFG1		0x1218
#define	MT7610_REG_RF_PA_MODE_CFG0		0x121c
#define	MT7610_REG_RF_PA_MODE_CFG1		0x1220

#define	MT7610_REG_TX_PWR_CFG_0			0x1314
#define	MT7610_REG_TX_PWR_CFG_1			0x1318
#define	MT7610_REG_TX_PWR_CFG_2			0x131c
#define	MT7610_REG_TX_PWR_CFG_3			0x1320
#define	MT7610_REG_TX_PWR_CFG_4			0x1324
#define	MT7610_REG_TX_PIN_CFG			0x1328
#define		MT7610_REG_TX_PIN_CFG_TXANT		0x0000000f
#define		MT7610_REG_TX_PIN_CFG_TXANT_S		0
#define		MT7610_REG_TX_PIN_CFG_RXANT		0x00000f00
#define		MT7610_REG_TX_PIN_CFG_RXANT_S		8
#define		MT7610_REG_TX_PIN_RFTR_EN		0x00010000
#define		MT7610_REG_TX_PIN_TRSW_EN		0x00040000
#define	MT7610_REG_TX_BAND_CFG			0x132c
#define		MT7610_REG_TX_BAND_CFG_UPPER_40M	0x00000001
#define		MT7610_REG_TX_BAND_CFG_5G		0x00000002
#define		MT7610_REG_TX_BAND_CFG_2G		0x00000004
#define	MT7610_REG_TX_SW_CFG0			0x1330
#define	MT7610_REG_TX_SW_CFG1			0x1334
#define	MT7610_REG_TX_SW_CFG2			0x1338

#define	MT7610_REG_TXOP_CTRL_CFG		0x1340
#define		MT7610_REG_TXOP_CTRL_CFG_TRUN_EN	0x0000003f
#define		MT7610_REG_TXOP_CTRL_CFG_TRUN_EN_S	0
#define		MT7610_REG_TXOP_CTRL_CFG_EXT_CCA_DLY	0x0000ff00
#define		MT7610_REG_TXOP_CTRL_CFG_EXT_CCA_DLY_S	8
#define		MT7610_REG_TXOP_CTRL_CFG_ED_CCA_EN	0x00100000

#define	MT7610_REG_TX_RTS_CFG			0x1344
#define	MT7610_REG_TX_RTS_CFG_RETRY_LIMIT	0x000000ff
#define	MT7610_REG_TX_RTS_CFG_RETRY_LIMIT_S	0
#define	MT7610_REG_TX_RTS_CFG_THRESH		0x00ffff00
#define	MT7610_REG_TX_RTS_CFG_THRESH_S		8
#define	MT7610_REG_TX_RTS_FALLBACK		0x01000000

#define	MT7610_REG_TX_TIMEOUT_CFG		0x1348
#define	MT7610_REG_TX_TIMEOUT_CFG_ACKTO		0x0000ff00
#define	MT7610_REG_TX_TIMEOUT_CFG_ACKTO_S	8

#define	MT7610_REG_TX_RETRY_CFG			0x134c
#define	MT7610_REG_TX_LINK_CFG			0x1350
#define	MT7610_REG_TX_CFACK_EN			0x00001000
#define	MT7610_REG_VHT_HT_FBK_CFG0		0x1354
#define	MT7610_REG_VHT_HT_FBK_CFG1		0x1358
#define	MT7610_REG_LG_FBK_CFG0			0x135c
#define	MT7610_REG_LG_FBK_CFG1			0x1360

/* These protection registers share one set of field definitions */
#define	MT7610_REG_CCK_PROT_CFG			0x1364
#define	MT7610_REG_OFDM_PROT_CFG		0x1368
#define	MT7610_REG_MM20_PROT_CFG		0x136c
#define	MT7610_REG_MM40_PROT_CFG		0x1370
#define	MT7610_REG_GF20_PROT_CFG		0x1374
#define	MT7610_REG_GF40_PROT_CFG		0x1378

#define		MT7610_REG_PROT_RATE			0x0000ffff
#define		MT7610_REG_PROT_RATE_S			0
#define			MT7610_REG_PROT_RATE_CCK_11		0x0003
#define			MT7610_REG_PROT_RATE_OFDM_6		0x2000
#define			MT7610_REG_7610_REGPROT_RATE_OFDM_24	0x2004
#define			MT7610_REG_PROT_RATE_DUP_OFDM_24	0x2084
#define			MT7610_REG_PROT_RATE_SGI_OFDM_24	0x2104

#define		MT7610_REG_PROT_CTRL_RTS_CTS		0x00010000
#define		MT7610_REG_PROT_CTRL_CTS2SELF		0x00020000
#define		MT7610_REG_PROT_NAV_SHORT		0x00040000
#define		MT7610_REG_PROT_NAV_LONG		0x00080000
#define		MT7610_REG_PROT_TXOP_ALLOW		0x03f00000
#define		MT7610_REG_PROT_TXOP_ALLOW_S		20
#define			MT7610_REG_PROT_TXOP_ALLOW_VAL_ALL	0x3f
#define			MT7610_REG_PROT_TXOP_ALLOW_VAL_CCK	0x01
#define			MT7610_REG_PROT_TXOP_ALLOW_VAL_OFDM	0x02
#define			MT7610_REG_PROT_TXOP_ALLOW_VAL_MM20	0x04
#define			MT7610_REG_PROT_TXOP_ALLOW_VAL_MM40	0x08
#define			MT7610_REG_PROT_TXOP_ALLOW_VAL_GF20	0x10
#define			MT7610_REG_PROT_TXOP_ALLOW_VAL_GF40	0x20
#define			MT7610_REG_PROT_TXOP_ALLOW_VAL_BW20		\
			    (MT7610_REG_PROT_TXOP_ALLOW_VAL_MM20 |	\
			    MT7610_REG_PROT_TXOP_ALLOW_VAL_CCK |	\
			    MT7610_REG_PROT_TXOP_ALLOW_VAL_OFDM	|	\
			    MT7610_REG_PROT_TXOP_ALLOW_VAL_GF20)
#define		MT7610_REG_PROT_RTS_THR_EN		0x04000000

#define	MT7610_REG_EXP_ACK_TIME			0x1380

#define	MT7610_REG_TX_PWR_CFG_0_EXT		0x1390
#define	MT7610_REG_TX_PWR_CFG_1_EXT		0x1394

#define	MT7610_REG_TX0_RF_GAIN_CORR		0x13a0
#define	MT7610_REG_TX1_RF_GAIN_CORR		0x13a4
#define	MT7610_REG_TX0_RF_GAIN_ATTEN		0x13a8
#define	MT7610_REG_TX0_RF_GAIN_ATTEN		0x13a8

#define	MT7610_REG_TX_ALC_CFG_0			0x13b0
#define		MT7610_REG_TX_ALC_CFG_0_CH_INIT_0	0x0000003f
#define		MT7610_REG_TX_ALC_CFG_0_CH_INIT_0_S	0
#define		MT7610_REG_TX_ALC_CFG_0_CH_INIT_1	0x00003f00
#define		MT7610_REG_TX_ALC_CFG_0_CH_INIT_1_S	8
#define		MT7610_REG_TX_ALC_CFG_0_LIMIT_0		0x003f0000
#define		MT7610_REG_TX_ALC_CFG_0_LIMIT_0_S	16
#define		MT7610_REG_TX_ALC_CFG_0_LIMIT_1		0x3f000000
#define		MT7610_REG_TX_ALC_CFG_0_LIMIT_1_S	24

#define	MT7610_REG_TX_PWR_CFG_7			0x13d4
#define	MT7610_REG_TX_PWR_CFG_8			0x13d8
#define	MT7610_REG_TX_PWR_CFG_9			0x13dc

#define	MT7610_REG_TX0_BB_GAIN_ATTEN		0x13c0

#define	MT7610_REG_TX_PROT_CFG6			0x13e0
#define	MT7610_REG_TX_PROT_CFG7			0x13e4
#define	MT7610_REG_TX_PROT_CFG8			0x13e8

#define	MT7610_REG_RX_FILTER_CFG		0x1400

#define		MT7610_REG_RX_FILTER_CFG_CRC_ERR	0x00000001
#define		MT7610_REG_RX_FILTER_CFG_PHY_ERR	0x00000002
#define		MT7610_REG_RX_FILTER_CFG_PROMISC	0x00000004
#define		MT7610_REG_RX_FILTER_CFG_OTHER_BSS	0x00000008
#define		MT7610_REG_RX_FILTER_CFG_VER_ERR	0x00000010
#define		MT7610_REG_RX_FILTER_CFG_MCAST		0x00000020
#define		MT7610_REG_RX_FILTER_CFG_BCAST		0x00000040
#define		MT7610_REG_RX_FILTER_CFG_DUP		0x00000080
#define		MT7610_REG_RX_FILTER_CFG_CFACK		0x00000100
#define		MT7610_REG_RX_FILTER_CFG_CFEND		0x00000200
#define		MT7610_REG_RX_FILTER_CFG_ACK		0x00000400
#define		MT7610_REG_RX_FILTER_CFG_CTS		0x00000800
#define		MT7610_REG_RX_FILTER_CFG_RTS		0x00001000
#define		MT7610_REG_RX_FILTER_CFG_PSPOLL		0x00002000
#define		MT7610_REG_RX_FILTER_CFG_BA		0x00004000
#define		MT7610_REG_RX_FILTER_CFG_BAR		0x00008000
#define		MT7610_REG_RX_FILTER_CFG_CTRL_RSV	0x00010000

#define	MT7610_REG_AUTO_RSP_CFG			0x1404
#define	MT7610_REG_AUTO_RSP_EN				0x00000001
#define	MT7610_REG_AUTO_RSP_PREAMB_SHORT		0x00000010
#define	MT7610_REG_LEGACY_BASIC_RATE		0x1408
#define	MT7610_REG_HT_BASIC_RATE		0x140c

#define	MT7610_REG_HT_CTRL_CFG			0x1410

#define	MT7610_REG_PN_PAD_MODE			0x150c

#define	MT7610_REG_TXOP_HLDR_ET			0x1608
#define		MT_TXOP_HLDR_TX40M_BLK_EN		0x00000001


/* BBP region - 0x2000 -> 0x2fff */
#define	MT7610_REG_BBP_CORE_BASE		0x2000
#define	MT7610_REG_BBP_IBI_BASE			0x2100
#define	MT7610_REG_BBP_AGC_BASE			0x2300
#define	MT7610_REG_BBP_TXC_BASE			0x2400
#define	MT7610_REG_BBP_RXC_BASE			0x2500
#define	MT7610_REG_BBP_TXO_BASE			0x2600
#define	MT7610_REG_BBP_TXBE_BASE		0x2700
#define	MT7610_REG_BBP_RXFE_BASE		0x2800
#define	MT7610_REG_BBP_RXO_BASE			0x2900
#define	MT7610_REG_BBP_DFS_BASE			0x2a00
#define	MT7610_REG_BBP_TR_BASE			0x2b00
#define	MT7610_REG_BBP_CAL_BASE			0x2c00
#define	MT7610_REG_BBP_DSC_BASE			0x2e00
#define	MT7610_REG_BBP_PFMU_BASE		0x2f00

#define	MT7610_REG_BBP(_type, _n)			\
	    (MT7610_REG_BBP_##_type##_BASE + ((_n) << 2))

#define	MT76_REG_USB3_DMA_CFG			0x9018
/* Note: shares register definitions with MT76_REG_USB_DMA_CFG */

#endif	/* __MTWN_MT76X0_REG_H__ */
