Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 11 13:47:24 2019
| Host         : DESKTOP-WHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_wrapper_timing_summary_routed.rpt -pb TOP_wrapper_timing_summary_routed.pb -rpx TOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5055 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.885        0.000                      0                 4096        0.048        0.000                      0                 4096        3.000        0.000                       0                  5061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_in                        {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0    {0.000 6.250}      12.500          80.000          
  clkfbout_TOP_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_TOP_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0          0.885        0.000                      0                 4096        0.125        0.000                      0                 4096        5.750        0.000                       0                  5057  
  clkfbout_TOP_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0_1        0.886        0.000                      0                 4096        0.125        0.000                      0                 4096        5.750        0.000                       0                  5057  
  clkfbout_TOP_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TOP_clk_wiz_0_0_1  clk_out1_TOP_clk_wiz_0_0          0.885        0.000                      0                 4096        0.048        0.000                      0                 4096  
clk_out1_TOP_clk_wiz_0_0    clk_out1_TOP_clk_wiz_0_0_1        0.885        0.000                      0                 4096        0.048        0.000                      0                 4096  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 1.726ns (14.849%)  route 9.898ns (85.151%))
  Logic Levels:           6  (LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.681    -1.122    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X108Y111       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.604 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/Q
                         net (fo=1210, routed)        2.086     1.483    TOP_i/prm_LUTX1_Po_4_5_5_c_4/Q[11]_repN_18_alias
    SLICE_X128Y79        LUT2 (Prop_lut2_I1_O)        0.116     1.599 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[450]_INST_0_i_31/O
                         net (fo=7, routed)           3.360     4.959    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[450]_INST_0_i_31_n_0
    SLICE_X157Y22        LUT6 (Prop_lut6_I0_O)        0.328     5.287 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.287    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_16_n_0
    SLICE_X157Y22        MUXF7 (Prop_muxf7_I1_O)      0.217     5.504 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_5/O
                         net (fo=1, routed)           0.984     6.488    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_5_n_0
    SLICE_X159Y12        LUT6 (Prop_lut6_I2_O)        0.299     6.787 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_1/O
                         net (fo=1, routed)           0.938     7.724    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_1_n_0
    SLICE_X157Y21        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0/O
                         net (fo=1, routed)           2.530    10.378    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[390]
    SLICE_X134Y66        LUT2 (Prop_lut2_I1_O)        0.124    10.502 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2438]_i_1/O
                         net (fo=1, routed)           0.000    10.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2438]_i_1_n_0
    SLICE_X134Y66        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.728    10.950    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X134Y66        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/C
                         clock pessimism              0.483    11.433    
                         clock uncertainty           -0.077    11.356    
    SLICE_X134Y66        FDRE (Setup_fdre_C_D)        0.031    11.387    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.500ns  (logic 2.158ns (18.765%)  route 9.342ns (81.235%))
  Logic Levels:           9  (LUT2=3 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 10.776 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.136ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.667    -1.136    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X116Y166       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y166       FDRE (Prop_fdre_C_Q)         0.518    -0.618 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/Q
                         net (fo=591, routed)         0.914     0.296    TOP_i/prm_LUTX1_Po_4_5_5_c_2/Q[10]_repN_9_alias
    SLICE_X123Y168       LUT2 (Prop_lut2_I0_O)        0.124     0.420 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[476]_INST_0_i_21/O
                         net (fo=119, routed)         1.447     1.867    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[476]_INST_0_i_21_n_0
    SLICE_X143Y175       LUT2 (Prop_lut2_I0_O)        0.149     2.016 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[465]_INST_0_i_47/O
                         net (fo=100, routed)         1.910     3.926    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[465]_INST_0_i_47_n_0
    SLICE_X150Y153       LUT6 (Prop_lut6_I1_O)        0.332     4.258 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_73/O
                         net (fo=1, routed)           0.000     4.258    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_73_n_0
    SLICE_X150Y153       MUXF7 (Prop_muxf7_I0_O)      0.241     4.499 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_48/O
                         net (fo=1, routed)           0.790     5.289    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_48_n_0
    SLICE_X158Y153       LUT5 (Prop_lut5_I2_O)        0.298     5.587 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_23/O
                         net (fo=1, routed)           0.957     6.544    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_23_n_0
    SLICE_X157Y168       LUT5 (Prop_lut5_I4_O)        0.124     6.668 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_8/O
                         net (fo=1, routed)           1.188     7.856    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_8_n_0
    SLICE_X135Y168       LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_2/O
                         net (fo=1, routed)           1.335     9.314    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_2_n_0
    SLICE_X126Y150       LUT6 (Prop_lut6_I1_O)        0.124     9.438 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0/O
                         net (fo=1, routed)           0.802    10.240    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p2[434]
    SLICE_X105Y150       LUT2 (Prop_lut2_I1_O)        0.124    10.364 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1458]_i_1/O
                         net (fo=1, routed)           0.000    10.364    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1458]_i_1_n_0
    SLICE_X105Y150       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.554    10.776    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y150       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/C
                         clock pessimism              0.553    11.329    
                         clock uncertainty           -0.077    11.252    
    SLICE_X105Y150       FDRE (Setup_fdre_C_D)        0.029    11.281    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.234ns  (logic 0.766ns (6.819%)  route 10.468ns (93.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 10.728 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         7.066     6.540    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X115Y233       LUT6 (Prop_lut6_I0_O)        0.124     6.664 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[339]_INST_0/O
                         net (fo=1, routed)           3.401    10.065    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[339]
    SLICE_X80Y182        LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[851]_i_1/O
                         net (fo=1, routed)           0.000    10.189    TOP_i/prm_chk_v1_0_0/inst/edgeResult[851]_i_1_n_0
    SLICE_X80Y182        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.506    10.728    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X80Y182        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/C
                         clock pessimism              0.475    11.203    
                         clock uncertainty           -0.077    11.126    
    SLICE_X80Y182        FDRE (Setup_fdre_C_D)        0.079    11.205    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.112ns  (logic 0.766ns (6.893%)  route 10.346ns (93.107%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 10.736 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         7.264     6.737    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X119Y243       LUT4 (Prop_lut4_I3_O)        0.124     6.861 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[405]_INST_0/O
                         net (fo=1, routed)           3.082     9.943    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[405]
    SLICE_X79Y195        LUT2 (Prop_lut2_I1_O)        0.124    10.067 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[917]_i_1/O
                         net (fo=1, routed)           0.000    10.067    TOP_i/prm_chk_v1_0_0/inst/edgeResult[917]_i_1_n_0
    SLICE_X79Y195        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.514    10.736    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y195        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/C
                         clock pessimism              0.475    11.211    
                         clock uncertainty           -0.077    11.134    
    SLICE_X79Y195        FDRE (Setup_fdre_C_D)        0.031    11.165    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.191ns  (logic 1.158ns (10.348%)  route 10.033ns (89.652%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.727ns = ( 10.773 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         7.287     6.760    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X122Y246       LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.884    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0_i_2_n_0
    SLICE_X122Y246       MUXF7 (Prop_muxf7_I1_O)      0.217     7.101 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0/O
                         net (fo=1, routed)           2.746     9.847    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[455]
    SLICE_X116Y184       LUT2 (Prop_lut2_I1_O)        0.299    10.146 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[967]_i_1/O
                         net (fo=1, routed)           0.000    10.146    TOP_i/prm_chk_v1_0_0/inst/edgeResult[967]_i_1_n_0
    SLICE_X116Y184       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.551    10.773    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X116Y184       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/C
                         clock pessimism              0.475    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X116Y184       FDRE (Setup_fdre_C_D)        0.079    11.250    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.146ns  (logic 1.153ns (10.345%)  route 9.993ns (89.655%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 10.740 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         6.805     6.279    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X128Y245       LUT6 (Prop_lut6_I5_O)        0.124     6.403 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.403    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0_i_2_n_0
    SLICE_X128Y245       MUXF7 (Prop_muxf7_I1_O)      0.214     6.617 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0/O
                         net (fo=1, routed)           3.188     9.804    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[382]
    SLICE_X84Y199        LUT2 (Prop_lut2_I1_O)        0.297    10.101 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[894]_i_1/O
                         net (fo=1, routed)           0.000    10.101    TOP_i/prm_chk_v1_0_0/inst/edgeResult[894]_i_1_n_0
    SLICE_X84Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.518    10.740    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X84Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/C
                         clock pessimism              0.475    11.215    
                         clock uncertainty           -0.077    11.138    
    SLICE_X84Y199        FDRE (Setup_fdre_C_D)        0.077    11.215    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.063ns  (logic 1.158ns (10.468%)  route 9.905ns (89.532%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 10.760 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         7.208     6.682    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X134Y237       LUT6 (Prop_lut6_I5_O)        0.124     6.806 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.806    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0_i_2_n_0
    SLICE_X134Y237       MUXF7 (Prop_muxf7_I1_O)      0.217     7.023 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0/O
                         net (fo=1, routed)           2.696     9.719    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[385]
    SLICE_X95Y199        LUT2 (Prop_lut2_I1_O)        0.299    10.018 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[897]_i_1/O
                         net (fo=1, routed)           0.000    10.018    TOP_i/prm_chk_v1_0_0/inst/edgeResult[897]_i_1_n_0
    SLICE_X95Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.538    10.760    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/C
                         clock pessimism              0.475    11.235    
                         clock uncertainty           -0.077    11.158    
    SLICE_X95Y199        FDRE (Setup_fdre_C_D)        0.029    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.023ns  (logic 1.148ns (10.415%)  route 9.875ns (89.585%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 10.758 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         6.991     6.464    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X116Y246       LUT6 (Prop_lut6_I5_O)        0.124     6.588 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.588    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0_i_1_n_0
    SLICE_X116Y246       MUXF7 (Prop_muxf7_I0_O)      0.209     6.797 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0/O
                         net (fo=1, routed)           2.884     9.681    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[446]
    SLICE_X99Y186        LUT2 (Prop_lut2_I1_O)        0.297     9.978 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[958]_i_1/O
                         net (fo=1, routed)           0.000     9.978    TOP_i/prm_chk_v1_0_0/inst/edgeResult[958]_i_1_n_0
    SLICE_X99Y186        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.536    10.758    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X99Y186        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/C
                         clock pessimism              0.475    11.233    
                         clock uncertainty           -0.077    11.156    
    SLICE_X99Y186        FDRE (Setup_fdre_C_D)        0.031    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.091ns (9.872%)  route 9.960ns (90.128%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 10.775 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.754    -1.049    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X23Y121        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/Q
                         net (fo=137, routed)         7.093     6.501    TOP_i/prm_LUTX1_Po_4_5_5_c_6/Q[9]_repN_5_alias
    SLICE_X162Y101       LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.625    TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0_i_2_n_0
    SLICE_X162Y101       MUXF7 (Prop_muxf7_I1_O)      0.214     6.839 r  TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0/O
                         net (fo=1, routed)           2.867     9.706    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[410]
    SLICE_X111Y120       LUT2 (Prop_lut2_I1_O)        0.297    10.003 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3482]_i_1/O
                         net (fo=1, routed)           0.000    10.003    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3482]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.553    10.775    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X111Y120       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/C
                         clock pessimism              0.483    11.258    
                         clock uncertainty           -0.077    11.181    
    SLICE_X111Y120       FDRE (Setup_fdre_C_D)        0.031    11.212    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]
  -------------------------------------------------------------------
                         required time                         11.212    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 1.217ns (11.083%)  route 9.764ns (88.917%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.768ns = ( 10.732 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         6.139     5.613    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X114Y230       MUXF7 (Prop_muxf7_S_O)       0.276     5.889 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     6.361    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0_i_3_n_0
    SLICE_X114Y231       LUT6 (Prop_lut6_I5_O)        0.299     6.660 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0/O
                         net (fo=1, routed)           3.152     9.812    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[429]
    SLICE_X78Y187        LUT2 (Prop_lut2_I1_O)        0.124     9.936 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[941]_i_1/O
                         net (fo=1, routed)           0.000     9.936    TOP_i/prm_chk_v1_0_0/inst/edgeResult[941]_i_1_n_0
    SLICE_X78Y187        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.510    10.732    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y187        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/C
                         clock pessimism              0.475    11.207    
                         clock uncertainty           -0.077    11.130    
    SLICE_X78Y187        FDRE (Setup_fdre_C_D)        0.031    11.161    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.573    -0.700    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.559 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/Q
                         net (fo=2, routed)           0.056    -0.503    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2489]
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.844    -0.943    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
                         clock pessimism              0.243    -0.700    
    SLICE_X73Y161        FDRE (Hold_fdre_C_D)         0.072    -0.628    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.565    -0.708    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/Q
                         net (fo=2, routed)           0.056    -0.511    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2813]
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.836    -0.951    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
                         clock pessimism              0.243    -0.708    
    SLICE_X79Y140        FDRE (Hold_fdre_C_D)         0.070    -0.638    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1678]
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
                         clock pessimism              0.244    -0.709    
    SLICE_X85Y139        FDRE (Hold_fdre_C_D)         0.066    -0.643    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/Q
                         net (fo=2, routed)           0.058    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2968]
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
                         clock pessimism              0.245    -0.711    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.066    -0.645    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.591    -0.682    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/Q
                         net (fo=2, routed)           0.058    -0.483    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3722]
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.862    -0.925    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
                         clock pessimism              0.243    -0.682    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.066    -0.616    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.577    -0.696    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.555 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/Q
                         net (fo=2, routed)           0.067    -0.488    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1786]
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.848    -0.939    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
                         clock pessimism              0.243    -0.696    
    SLICE_X91Y148        FDRE (Hold_fdre_C_D)         0.072    -0.624    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.575    -0.698    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.557 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/Q
                         net (fo=2, routed)           0.067    -0.490    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3256]
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.845    -0.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
                         clock pessimism              0.244    -0.698    
    SLICE_X67Y137        FDRE (Hold_fdre_C_D)         0.072    -0.626    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3299]
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.849    -0.938    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
                         clock pessimism              0.244    -0.694    
    SLICE_X95Y152        FDRE (Hold_fdre_C_D)         0.072    -0.622    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.559    -0.714    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/Q
                         net (fo=2, routed)           0.067    -0.506    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3426]
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.828    -0.959    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
                         clock pessimism              0.245    -0.714    
    SLICE_X79Y131        FDRE (Hold_fdre_C_D)         0.072    -0.642    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3435]
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
                         clock pessimism              0.246    -0.706    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.072    -0.634    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X38Y105    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X72Y127    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1000]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X142Y189   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1001]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X103Y185   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1002]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X119Y186   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1003]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X101Y183   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1004]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X69Y182    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1005]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X80Y133    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1006]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X72Y127    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1000]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X103Y185   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1002]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X119Y186   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1003]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X59Y73     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X153Y179   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1010]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X115Y189   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1011]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X122Y182   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1012]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X125Y182   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1016]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X151Y180   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1022]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X80Y129    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1026]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X72Y127    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1000]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X142Y189   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1001]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X103Y185   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1002]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X119Y186   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1003]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X101Y183   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1004]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X69Y182    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1005]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X80Y133    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1006]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X98Y185    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1007]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X106Y199   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1008]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X59Y73     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[100]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0
  To Clock:  clkfbout_TOP_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 1.726ns (14.849%)  route 9.898ns (85.151%))
  Logic Levels:           6  (LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.681    -1.122    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X108Y111       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.604 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/Q
                         net (fo=1210, routed)        2.086     1.483    TOP_i/prm_LUTX1_Po_4_5_5_c_4/Q[11]_repN_18_alias
    SLICE_X128Y79        LUT2 (Prop_lut2_I1_O)        0.116     1.599 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[450]_INST_0_i_31/O
                         net (fo=7, routed)           3.360     4.959    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[450]_INST_0_i_31_n_0
    SLICE_X157Y22        LUT6 (Prop_lut6_I0_O)        0.328     5.287 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.287    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_16_n_0
    SLICE_X157Y22        MUXF7 (Prop_muxf7_I1_O)      0.217     5.504 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_5/O
                         net (fo=1, routed)           0.984     6.488    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_5_n_0
    SLICE_X159Y12        LUT6 (Prop_lut6_I2_O)        0.299     6.787 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_1/O
                         net (fo=1, routed)           0.938     7.724    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_1_n_0
    SLICE_X157Y21        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0/O
                         net (fo=1, routed)           2.530    10.378    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[390]
    SLICE_X134Y66        LUT2 (Prop_lut2_I1_O)        0.124    10.502 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2438]_i_1/O
                         net (fo=1, routed)           0.000    10.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2438]_i_1_n_0
    SLICE_X134Y66        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.728    10.950    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X134Y66        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/C
                         clock pessimism              0.483    11.433    
                         clock uncertainty           -0.076    11.357    
    SLICE_X134Y66        FDRE (Setup_fdre_C_D)        0.031    11.388    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.500ns  (logic 2.158ns (18.765%)  route 9.342ns (81.235%))
  Logic Levels:           9  (LUT2=3 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 10.776 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.136ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.667    -1.136    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X116Y166       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y166       FDRE (Prop_fdre_C_Q)         0.518    -0.618 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/Q
                         net (fo=591, routed)         0.914     0.296    TOP_i/prm_LUTX1_Po_4_5_5_c_2/Q[10]_repN_9_alias
    SLICE_X123Y168       LUT2 (Prop_lut2_I0_O)        0.124     0.420 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[476]_INST_0_i_21/O
                         net (fo=119, routed)         1.447     1.867    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[476]_INST_0_i_21_n_0
    SLICE_X143Y175       LUT2 (Prop_lut2_I0_O)        0.149     2.016 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[465]_INST_0_i_47/O
                         net (fo=100, routed)         1.910     3.926    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[465]_INST_0_i_47_n_0
    SLICE_X150Y153       LUT6 (Prop_lut6_I1_O)        0.332     4.258 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_73/O
                         net (fo=1, routed)           0.000     4.258    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_73_n_0
    SLICE_X150Y153       MUXF7 (Prop_muxf7_I0_O)      0.241     4.499 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_48/O
                         net (fo=1, routed)           0.790     5.289    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_48_n_0
    SLICE_X158Y153       LUT5 (Prop_lut5_I2_O)        0.298     5.587 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_23/O
                         net (fo=1, routed)           0.957     6.544    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_23_n_0
    SLICE_X157Y168       LUT5 (Prop_lut5_I4_O)        0.124     6.668 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_8/O
                         net (fo=1, routed)           1.188     7.856    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_8_n_0
    SLICE_X135Y168       LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_2/O
                         net (fo=1, routed)           1.335     9.314    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_2_n_0
    SLICE_X126Y150       LUT6 (Prop_lut6_I1_O)        0.124     9.438 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0/O
                         net (fo=1, routed)           0.802    10.240    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p2[434]
    SLICE_X105Y150       LUT2 (Prop_lut2_I1_O)        0.124    10.364 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1458]_i_1/O
                         net (fo=1, routed)           0.000    10.364    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1458]_i_1_n_0
    SLICE_X105Y150       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.554    10.776    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y150       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/C
                         clock pessimism              0.553    11.329    
                         clock uncertainty           -0.076    11.253    
    SLICE_X105Y150       FDRE (Setup_fdre_C_D)        0.029    11.282    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.234ns  (logic 0.766ns (6.819%)  route 10.468ns (93.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 10.728 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         7.066     6.540    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X115Y233       LUT6 (Prop_lut6_I0_O)        0.124     6.664 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[339]_INST_0/O
                         net (fo=1, routed)           3.401    10.065    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[339]
    SLICE_X80Y182        LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[851]_i_1/O
                         net (fo=1, routed)           0.000    10.189    TOP_i/prm_chk_v1_0_0/inst/edgeResult[851]_i_1_n_0
    SLICE_X80Y182        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.506    10.728    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X80Y182        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/C
                         clock pessimism              0.475    11.203    
                         clock uncertainty           -0.076    11.127    
    SLICE_X80Y182        FDRE (Setup_fdre_C_D)        0.079    11.206    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.112ns  (logic 0.766ns (6.893%)  route 10.346ns (93.107%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 10.736 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         7.264     6.737    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X119Y243       LUT4 (Prop_lut4_I3_O)        0.124     6.861 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[405]_INST_0/O
                         net (fo=1, routed)           3.082     9.943    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[405]
    SLICE_X79Y195        LUT2 (Prop_lut2_I1_O)        0.124    10.067 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[917]_i_1/O
                         net (fo=1, routed)           0.000    10.067    TOP_i/prm_chk_v1_0_0/inst/edgeResult[917]_i_1_n_0
    SLICE_X79Y195        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.514    10.736    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y195        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/C
                         clock pessimism              0.475    11.211    
                         clock uncertainty           -0.076    11.135    
    SLICE_X79Y195        FDRE (Setup_fdre_C_D)        0.031    11.166    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.191ns  (logic 1.158ns (10.348%)  route 10.033ns (89.652%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.727ns = ( 10.773 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         7.287     6.760    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X122Y246       LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.884    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0_i_2_n_0
    SLICE_X122Y246       MUXF7 (Prop_muxf7_I1_O)      0.217     7.101 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0/O
                         net (fo=1, routed)           2.746     9.847    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[455]
    SLICE_X116Y184       LUT2 (Prop_lut2_I1_O)        0.299    10.146 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[967]_i_1/O
                         net (fo=1, routed)           0.000    10.146    TOP_i/prm_chk_v1_0_0/inst/edgeResult[967]_i_1_n_0
    SLICE_X116Y184       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.551    10.773    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X116Y184       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/C
                         clock pessimism              0.475    11.248    
                         clock uncertainty           -0.076    11.172    
    SLICE_X116Y184       FDRE (Setup_fdre_C_D)        0.079    11.251    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.146ns  (logic 1.153ns (10.345%)  route 9.993ns (89.655%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 10.740 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         6.805     6.279    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X128Y245       LUT6 (Prop_lut6_I5_O)        0.124     6.403 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.403    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0_i_2_n_0
    SLICE_X128Y245       MUXF7 (Prop_muxf7_I1_O)      0.214     6.617 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0/O
                         net (fo=1, routed)           3.188     9.804    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[382]
    SLICE_X84Y199        LUT2 (Prop_lut2_I1_O)        0.297    10.101 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[894]_i_1/O
                         net (fo=1, routed)           0.000    10.101    TOP_i/prm_chk_v1_0_0/inst/edgeResult[894]_i_1_n_0
    SLICE_X84Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.518    10.740    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X84Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/C
                         clock pessimism              0.475    11.215    
                         clock uncertainty           -0.076    11.139    
    SLICE_X84Y199        FDRE (Setup_fdre_C_D)        0.077    11.216    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.063ns  (logic 1.158ns (10.468%)  route 9.905ns (89.532%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 10.760 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         7.208     6.682    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X134Y237       LUT6 (Prop_lut6_I5_O)        0.124     6.806 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.806    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0_i_2_n_0
    SLICE_X134Y237       MUXF7 (Prop_muxf7_I1_O)      0.217     7.023 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0/O
                         net (fo=1, routed)           2.696     9.719    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[385]
    SLICE_X95Y199        LUT2 (Prop_lut2_I1_O)        0.299    10.018 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[897]_i_1/O
                         net (fo=1, routed)           0.000    10.018    TOP_i/prm_chk_v1_0_0/inst/edgeResult[897]_i_1_n_0
    SLICE_X95Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.538    10.760    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/C
                         clock pessimism              0.475    11.235    
                         clock uncertainty           -0.076    11.159    
    SLICE_X95Y199        FDRE (Setup_fdre_C_D)        0.029    11.188    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.023ns  (logic 1.148ns (10.415%)  route 9.875ns (89.585%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 10.758 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         6.991     6.464    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X116Y246       LUT6 (Prop_lut6_I5_O)        0.124     6.588 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.588    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0_i_1_n_0
    SLICE_X116Y246       MUXF7 (Prop_muxf7_I0_O)      0.209     6.797 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0/O
                         net (fo=1, routed)           2.884     9.681    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[446]
    SLICE_X99Y186        LUT2 (Prop_lut2_I1_O)        0.297     9.978 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[958]_i_1/O
                         net (fo=1, routed)           0.000     9.978    TOP_i/prm_chk_v1_0_0/inst/edgeResult[958]_i_1_n_0
    SLICE_X99Y186        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.536    10.758    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X99Y186        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/C
                         clock pessimism              0.475    11.233    
                         clock uncertainty           -0.076    11.157    
    SLICE_X99Y186        FDRE (Setup_fdre_C_D)        0.031    11.188    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.091ns (9.872%)  route 9.960ns (90.128%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 10.775 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.754    -1.049    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X23Y121        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/Q
                         net (fo=137, routed)         7.093     6.501    TOP_i/prm_LUTX1_Po_4_5_5_c_6/Q[9]_repN_5_alias
    SLICE_X162Y101       LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.625    TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0_i_2_n_0
    SLICE_X162Y101       MUXF7 (Prop_muxf7_I1_O)      0.214     6.839 r  TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0/O
                         net (fo=1, routed)           2.867     9.706    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[410]
    SLICE_X111Y120       LUT2 (Prop_lut2_I1_O)        0.297    10.003 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3482]_i_1/O
                         net (fo=1, routed)           0.000    10.003    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3482]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.553    10.775    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X111Y120       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/C
                         clock pessimism              0.483    11.258    
                         clock uncertainty           -0.076    11.182    
    SLICE_X111Y120       FDRE (Setup_fdre_C_D)        0.031    11.213    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 1.217ns (11.083%)  route 9.764ns (88.917%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.768ns = ( 10.732 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         6.139     5.613    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X114Y230       MUXF7 (Prop_muxf7_S_O)       0.276     5.889 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     6.361    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0_i_3_n_0
    SLICE_X114Y231       LUT6 (Prop_lut6_I5_O)        0.299     6.660 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0/O
                         net (fo=1, routed)           3.152     9.812    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[429]
    SLICE_X78Y187        LUT2 (Prop_lut2_I1_O)        0.124     9.936 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[941]_i_1/O
                         net (fo=1, routed)           0.000     9.936    TOP_i/prm_chk_v1_0_0/inst/edgeResult[941]_i_1_n_0
    SLICE_X78Y187        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.510    10.732    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y187        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/C
                         clock pessimism              0.475    11.207    
                         clock uncertainty           -0.076    11.131    
    SLICE_X78Y187        FDRE (Setup_fdre_C_D)        0.031    11.162    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.573    -0.700    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.559 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/Q
                         net (fo=2, routed)           0.056    -0.503    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2489]
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.844    -0.943    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
                         clock pessimism              0.243    -0.700    
    SLICE_X73Y161        FDRE (Hold_fdre_C_D)         0.072    -0.628    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.565    -0.708    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/Q
                         net (fo=2, routed)           0.056    -0.511    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2813]
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.836    -0.951    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
                         clock pessimism              0.243    -0.708    
    SLICE_X79Y140        FDRE (Hold_fdre_C_D)         0.070    -0.638    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1678]
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
                         clock pessimism              0.244    -0.709    
    SLICE_X85Y139        FDRE (Hold_fdre_C_D)         0.066    -0.643    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/Q
                         net (fo=2, routed)           0.058    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2968]
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
                         clock pessimism              0.245    -0.711    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.066    -0.645    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.591    -0.682    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/Q
                         net (fo=2, routed)           0.058    -0.483    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3722]
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.862    -0.925    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
                         clock pessimism              0.243    -0.682    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.066    -0.616    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.577    -0.696    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.555 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/Q
                         net (fo=2, routed)           0.067    -0.488    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1786]
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.848    -0.939    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
                         clock pessimism              0.243    -0.696    
    SLICE_X91Y148        FDRE (Hold_fdre_C_D)         0.072    -0.624    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.575    -0.698    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.557 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/Q
                         net (fo=2, routed)           0.067    -0.490    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3256]
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.845    -0.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
                         clock pessimism              0.244    -0.698    
    SLICE_X67Y137        FDRE (Hold_fdre_C_D)         0.072    -0.626    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3299]
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.849    -0.938    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
                         clock pessimism              0.244    -0.694    
    SLICE_X95Y152        FDRE (Hold_fdre_C_D)         0.072    -0.622    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.559    -0.714    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/Q
                         net (fo=2, routed)           0.067    -0.506    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3426]
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.828    -0.959    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
                         clock pessimism              0.245    -0.714    
    SLICE_X79Y131        FDRE (Hold_fdre_C_D)         0.072    -0.642    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3435]
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
                         clock pessimism              0.246    -0.706    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.072    -0.634    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X38Y105    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X72Y127    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1000]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X142Y189   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1001]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X103Y185   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1002]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X119Y186   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1003]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X101Y183   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1004]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X69Y182    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1005]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X80Y133    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1006]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X72Y127    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1000]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X103Y185   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1002]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X119Y186   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1003]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X59Y73     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X153Y179   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1010]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X115Y189   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1011]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X122Y182   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1012]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X125Y182   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1016]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X151Y180   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1022]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X80Y129    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1026]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X72Y127    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1000]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X142Y189   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1001]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X103Y185   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1002]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X119Y186   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1003]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X101Y183   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1004]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X69Y182    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1005]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X80Y133    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1006]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X98Y185    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1007]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X106Y199   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1008]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X59Y73     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[100]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0_1
  To Clock:  clkfbout_TOP_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 1.726ns (14.849%)  route 9.898ns (85.151%))
  Logic Levels:           6  (LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.681    -1.122    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X108Y111       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.604 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/Q
                         net (fo=1210, routed)        2.086     1.483    TOP_i/prm_LUTX1_Po_4_5_5_c_4/Q[11]_repN_18_alias
    SLICE_X128Y79        LUT2 (Prop_lut2_I1_O)        0.116     1.599 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[450]_INST_0_i_31/O
                         net (fo=7, routed)           3.360     4.959    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[450]_INST_0_i_31_n_0
    SLICE_X157Y22        LUT6 (Prop_lut6_I0_O)        0.328     5.287 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.287    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_16_n_0
    SLICE_X157Y22        MUXF7 (Prop_muxf7_I1_O)      0.217     5.504 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_5/O
                         net (fo=1, routed)           0.984     6.488    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_5_n_0
    SLICE_X159Y12        LUT6 (Prop_lut6_I2_O)        0.299     6.787 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_1/O
                         net (fo=1, routed)           0.938     7.724    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_1_n_0
    SLICE_X157Y21        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0/O
                         net (fo=1, routed)           2.530    10.378    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[390]
    SLICE_X134Y66        LUT2 (Prop_lut2_I1_O)        0.124    10.502 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2438]_i_1/O
                         net (fo=1, routed)           0.000    10.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2438]_i_1_n_0
    SLICE_X134Y66        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.728    10.950    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X134Y66        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/C
                         clock pessimism              0.483    11.433    
                         clock uncertainty           -0.077    11.356    
    SLICE_X134Y66        FDRE (Setup_fdre_C_D)        0.031    11.387    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.500ns  (logic 2.158ns (18.765%)  route 9.342ns (81.235%))
  Logic Levels:           9  (LUT2=3 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 10.776 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.136ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.667    -1.136    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X116Y166       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y166       FDRE (Prop_fdre_C_Q)         0.518    -0.618 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/Q
                         net (fo=591, routed)         0.914     0.296    TOP_i/prm_LUTX1_Po_4_5_5_c_2/Q[10]_repN_9_alias
    SLICE_X123Y168       LUT2 (Prop_lut2_I0_O)        0.124     0.420 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[476]_INST_0_i_21/O
                         net (fo=119, routed)         1.447     1.867    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[476]_INST_0_i_21_n_0
    SLICE_X143Y175       LUT2 (Prop_lut2_I0_O)        0.149     2.016 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[465]_INST_0_i_47/O
                         net (fo=100, routed)         1.910     3.926    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[465]_INST_0_i_47_n_0
    SLICE_X150Y153       LUT6 (Prop_lut6_I1_O)        0.332     4.258 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_73/O
                         net (fo=1, routed)           0.000     4.258    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_73_n_0
    SLICE_X150Y153       MUXF7 (Prop_muxf7_I0_O)      0.241     4.499 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_48/O
                         net (fo=1, routed)           0.790     5.289    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_48_n_0
    SLICE_X158Y153       LUT5 (Prop_lut5_I2_O)        0.298     5.587 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_23/O
                         net (fo=1, routed)           0.957     6.544    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_23_n_0
    SLICE_X157Y168       LUT5 (Prop_lut5_I4_O)        0.124     6.668 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_8/O
                         net (fo=1, routed)           1.188     7.856    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_8_n_0
    SLICE_X135Y168       LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_2/O
                         net (fo=1, routed)           1.335     9.314    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_2_n_0
    SLICE_X126Y150       LUT6 (Prop_lut6_I1_O)        0.124     9.438 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0/O
                         net (fo=1, routed)           0.802    10.240    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p2[434]
    SLICE_X105Y150       LUT2 (Prop_lut2_I1_O)        0.124    10.364 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1458]_i_1/O
                         net (fo=1, routed)           0.000    10.364    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1458]_i_1_n_0
    SLICE_X105Y150       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.554    10.776    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y150       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/C
                         clock pessimism              0.553    11.329    
                         clock uncertainty           -0.077    11.252    
    SLICE_X105Y150       FDRE (Setup_fdre_C_D)        0.029    11.281    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.234ns  (logic 0.766ns (6.819%)  route 10.468ns (93.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 10.728 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         7.066     6.540    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X115Y233       LUT6 (Prop_lut6_I0_O)        0.124     6.664 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[339]_INST_0/O
                         net (fo=1, routed)           3.401    10.065    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[339]
    SLICE_X80Y182        LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[851]_i_1/O
                         net (fo=1, routed)           0.000    10.189    TOP_i/prm_chk_v1_0_0/inst/edgeResult[851]_i_1_n_0
    SLICE_X80Y182        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.506    10.728    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X80Y182        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/C
                         clock pessimism              0.475    11.203    
                         clock uncertainty           -0.077    11.126    
    SLICE_X80Y182        FDRE (Setup_fdre_C_D)        0.079    11.205    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.112ns  (logic 0.766ns (6.893%)  route 10.346ns (93.107%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 10.736 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         7.264     6.737    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X119Y243       LUT4 (Prop_lut4_I3_O)        0.124     6.861 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[405]_INST_0/O
                         net (fo=1, routed)           3.082     9.943    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[405]
    SLICE_X79Y195        LUT2 (Prop_lut2_I1_O)        0.124    10.067 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[917]_i_1/O
                         net (fo=1, routed)           0.000    10.067    TOP_i/prm_chk_v1_0_0/inst/edgeResult[917]_i_1_n_0
    SLICE_X79Y195        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.514    10.736    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y195        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/C
                         clock pessimism              0.475    11.211    
                         clock uncertainty           -0.077    11.134    
    SLICE_X79Y195        FDRE (Setup_fdre_C_D)        0.031    11.165    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.191ns  (logic 1.158ns (10.348%)  route 10.033ns (89.652%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.727ns = ( 10.773 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         7.287     6.760    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X122Y246       LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.884    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0_i_2_n_0
    SLICE_X122Y246       MUXF7 (Prop_muxf7_I1_O)      0.217     7.101 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0/O
                         net (fo=1, routed)           2.746     9.847    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[455]
    SLICE_X116Y184       LUT2 (Prop_lut2_I1_O)        0.299    10.146 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[967]_i_1/O
                         net (fo=1, routed)           0.000    10.146    TOP_i/prm_chk_v1_0_0/inst/edgeResult[967]_i_1_n_0
    SLICE_X116Y184       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.551    10.773    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X116Y184       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/C
                         clock pessimism              0.475    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X116Y184       FDRE (Setup_fdre_C_D)        0.079    11.250    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.146ns  (logic 1.153ns (10.345%)  route 9.993ns (89.655%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 10.740 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         6.805     6.279    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X128Y245       LUT6 (Prop_lut6_I5_O)        0.124     6.403 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.403    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0_i_2_n_0
    SLICE_X128Y245       MUXF7 (Prop_muxf7_I1_O)      0.214     6.617 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0/O
                         net (fo=1, routed)           3.188     9.804    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[382]
    SLICE_X84Y199        LUT2 (Prop_lut2_I1_O)        0.297    10.101 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[894]_i_1/O
                         net (fo=1, routed)           0.000    10.101    TOP_i/prm_chk_v1_0_0/inst/edgeResult[894]_i_1_n_0
    SLICE_X84Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.518    10.740    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X84Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/C
                         clock pessimism              0.475    11.215    
                         clock uncertainty           -0.077    11.138    
    SLICE_X84Y199        FDRE (Setup_fdre_C_D)        0.077    11.215    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.063ns  (logic 1.158ns (10.468%)  route 9.905ns (89.532%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 10.760 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         7.208     6.682    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X134Y237       LUT6 (Prop_lut6_I5_O)        0.124     6.806 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.806    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0_i_2_n_0
    SLICE_X134Y237       MUXF7 (Prop_muxf7_I1_O)      0.217     7.023 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0/O
                         net (fo=1, routed)           2.696     9.719    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[385]
    SLICE_X95Y199        LUT2 (Prop_lut2_I1_O)        0.299    10.018 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[897]_i_1/O
                         net (fo=1, routed)           0.000    10.018    TOP_i/prm_chk_v1_0_0/inst/edgeResult[897]_i_1_n_0
    SLICE_X95Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.538    10.760    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/C
                         clock pessimism              0.475    11.235    
                         clock uncertainty           -0.077    11.158    
    SLICE_X95Y199        FDRE (Setup_fdre_C_D)        0.029    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.023ns  (logic 1.148ns (10.415%)  route 9.875ns (89.585%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 10.758 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         6.991     6.464    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X116Y246       LUT6 (Prop_lut6_I5_O)        0.124     6.588 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.588    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0_i_1_n_0
    SLICE_X116Y246       MUXF7 (Prop_muxf7_I0_O)      0.209     6.797 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0/O
                         net (fo=1, routed)           2.884     9.681    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[446]
    SLICE_X99Y186        LUT2 (Prop_lut2_I1_O)        0.297     9.978 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[958]_i_1/O
                         net (fo=1, routed)           0.000     9.978    TOP_i/prm_chk_v1_0_0/inst/edgeResult[958]_i_1_n_0
    SLICE_X99Y186        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.536    10.758    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X99Y186        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/C
                         clock pessimism              0.475    11.233    
                         clock uncertainty           -0.077    11.156    
    SLICE_X99Y186        FDRE (Setup_fdre_C_D)        0.031    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.091ns (9.872%)  route 9.960ns (90.128%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 10.775 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.754    -1.049    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X23Y121        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/Q
                         net (fo=137, routed)         7.093     6.501    TOP_i/prm_LUTX1_Po_4_5_5_c_6/Q[9]_repN_5_alias
    SLICE_X162Y101       LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.625    TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0_i_2_n_0
    SLICE_X162Y101       MUXF7 (Prop_muxf7_I1_O)      0.214     6.839 r  TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0/O
                         net (fo=1, routed)           2.867     9.706    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[410]
    SLICE_X111Y120       LUT2 (Prop_lut2_I1_O)        0.297    10.003 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3482]_i_1/O
                         net (fo=1, routed)           0.000    10.003    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3482]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.553    10.775    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X111Y120       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/C
                         clock pessimism              0.483    11.258    
                         clock uncertainty           -0.077    11.181    
    SLICE_X111Y120       FDRE (Setup_fdre_C_D)        0.031    11.212    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]
  -------------------------------------------------------------------
                         required time                         11.212    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 1.217ns (11.083%)  route 9.764ns (88.917%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.768ns = ( 10.732 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         6.139     5.613    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X114Y230       MUXF7 (Prop_muxf7_S_O)       0.276     5.889 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     6.361    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0_i_3_n_0
    SLICE_X114Y231       LUT6 (Prop_lut6_I5_O)        0.299     6.660 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0/O
                         net (fo=1, routed)           3.152     9.812    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[429]
    SLICE_X78Y187        LUT2 (Prop_lut2_I1_O)        0.124     9.936 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[941]_i_1/O
                         net (fo=1, routed)           0.000     9.936    TOP_i/prm_chk_v1_0_0/inst/edgeResult[941]_i_1_n_0
    SLICE_X78Y187        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.510    10.732    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y187        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/C
                         clock pessimism              0.475    11.207    
                         clock uncertainty           -0.077    11.130    
    SLICE_X78Y187        FDRE (Setup_fdre_C_D)        0.031    11.161    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.573    -0.700    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.559 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/Q
                         net (fo=2, routed)           0.056    -0.503    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2489]
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.844    -0.943    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
                         clock pessimism              0.243    -0.700    
                         clock uncertainty            0.077    -0.623    
    SLICE_X73Y161        FDRE (Hold_fdre_C_D)         0.072    -0.551    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.565    -0.708    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/Q
                         net (fo=2, routed)           0.056    -0.511    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2813]
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.836    -0.951    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
                         clock pessimism              0.243    -0.708    
                         clock uncertainty            0.077    -0.631    
    SLICE_X79Y140        FDRE (Hold_fdre_C_D)         0.070    -0.561    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1678]
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
                         clock pessimism              0.244    -0.709    
                         clock uncertainty            0.077    -0.632    
    SLICE_X85Y139        FDRE (Hold_fdre_C_D)         0.066    -0.566    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/Q
                         net (fo=2, routed)           0.058    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2968]
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
                         clock pessimism              0.245    -0.711    
                         clock uncertainty            0.077    -0.634    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.066    -0.568    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.591    -0.682    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/Q
                         net (fo=2, routed)           0.058    -0.483    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3722]
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.862    -0.925    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
                         clock pessimism              0.243    -0.682    
                         clock uncertainty            0.077    -0.605    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.066    -0.539    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.577    -0.696    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.555 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/Q
                         net (fo=2, routed)           0.067    -0.488    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1786]
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.848    -0.939    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
                         clock pessimism              0.243    -0.696    
                         clock uncertainty            0.077    -0.619    
    SLICE_X91Y148        FDRE (Hold_fdre_C_D)         0.072    -0.547    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.575    -0.698    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.557 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/Q
                         net (fo=2, routed)           0.067    -0.490    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3256]
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.845    -0.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
                         clock pessimism              0.244    -0.698    
                         clock uncertainty            0.077    -0.621    
    SLICE_X67Y137        FDRE (Hold_fdre_C_D)         0.072    -0.549    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3299]
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.849    -0.938    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
                         clock pessimism              0.244    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X95Y152        FDRE (Hold_fdre_C_D)         0.072    -0.545    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.559    -0.714    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/Q
                         net (fo=2, routed)           0.067    -0.506    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3426]
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.828    -0.959    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
                         clock pessimism              0.245    -0.714    
                         clock uncertainty            0.077    -0.637    
    SLICE_X79Y131        FDRE (Hold_fdre_C_D)         0.072    -0.565    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3435]
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
                         clock pessimism              0.246    -0.706    
                         clock uncertainty            0.077    -0.629    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.072    -0.557    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 1.726ns (14.849%)  route 9.898ns (85.151%))
  Logic Levels:           6  (LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.681    -1.122    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X108Y111       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.604 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[11]_replica_18/Q
                         net (fo=1210, routed)        2.086     1.483    TOP_i/prm_LUTX1_Po_4_5_5_c_4/Q[11]_repN_18_alias
    SLICE_X128Y79        LUT2 (Prop_lut2_I1_O)        0.116     1.599 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[450]_INST_0_i_31/O
                         net (fo=7, routed)           3.360     4.959    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[450]_INST_0_i_31_n_0
    SLICE_X157Y22        LUT6 (Prop_lut6_I0_O)        0.328     5.287 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.287    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_16_n_0
    SLICE_X157Y22        MUXF7 (Prop_muxf7_I1_O)      0.217     5.504 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_5/O
                         net (fo=1, routed)           0.984     6.488    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_5_n_0
    SLICE_X159Y12        LUT6 (Prop_lut6_I2_O)        0.299     6.787 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_1/O
                         net (fo=1, routed)           0.938     7.724    TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0_i_1_n_0
    SLICE_X157Y21        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  TOP_i/prm_LUTX1_Po_4_5_5_c_4/edge_mask_512p4[390]_INST_0/O
                         net (fo=1, routed)           2.530    10.378    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p4[390]
    SLICE_X134Y66        LUT2 (Prop_lut2_I1_O)        0.124    10.502 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2438]_i_1/O
                         net (fo=1, routed)           0.000    10.502    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2438]_i_1_n_0
    SLICE_X134Y66        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.728    10.950    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X134Y66        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]/C
                         clock pessimism              0.483    11.433    
                         clock uncertainty           -0.077    11.356    
    SLICE_X134Y66        FDRE (Setup_fdre_C_D)        0.031    11.387    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2438]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.500ns  (logic 2.158ns (18.765%)  route 9.342ns (81.235%))
  Logic Levels:           9  (LUT2=3 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 10.776 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.136ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.667    -1.136    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X116Y166       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y166       FDRE (Prop_fdre_C_Q)         0.518    -0.618 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[10]_replica_9/Q
                         net (fo=591, routed)         0.914     0.296    TOP_i/prm_LUTX1_Po_4_5_5_c_2/Q[10]_repN_9_alias
    SLICE_X123Y168       LUT2 (Prop_lut2_I0_O)        0.124     0.420 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[476]_INST_0_i_21/O
                         net (fo=119, routed)         1.447     1.867    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[476]_INST_0_i_21_n_0
    SLICE_X143Y175       LUT2 (Prop_lut2_I0_O)        0.149     2.016 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[465]_INST_0_i_47/O
                         net (fo=100, routed)         1.910     3.926    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[465]_INST_0_i_47_n_0
    SLICE_X150Y153       LUT6 (Prop_lut6_I1_O)        0.332     4.258 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_73/O
                         net (fo=1, routed)           0.000     4.258    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_73_n_0
    SLICE_X150Y153       MUXF7 (Prop_muxf7_I0_O)      0.241     4.499 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_48/O
                         net (fo=1, routed)           0.790     5.289    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_48_n_0
    SLICE_X158Y153       LUT5 (Prop_lut5_I2_O)        0.298     5.587 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_23/O
                         net (fo=1, routed)           0.957     6.544    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_23_n_0
    SLICE_X157Y168       LUT5 (Prop_lut5_I4_O)        0.124     6.668 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_8/O
                         net (fo=1, routed)           1.188     7.856    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_8_n_0
    SLICE_X135Y168       LUT6 (Prop_lut6_I3_O)        0.124     7.980 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_2/O
                         net (fo=1, routed)           1.335     9.314    TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0_i_2_n_0
    SLICE_X126Y150       LUT6 (Prop_lut6_I1_O)        0.124     9.438 r  TOP_i/prm_LUTX1_Po_4_5_5_c_2/edge_mask_512p2[434]_INST_0/O
                         net (fo=1, routed)           0.802    10.240    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p2[434]
    SLICE_X105Y150       LUT2 (Prop_lut2_I1_O)        0.124    10.364 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1458]_i_1/O
                         net (fo=1, routed)           0.000    10.364    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1458]_i_1_n_0
    SLICE_X105Y150       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.554    10.776    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y150       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]/C
                         clock pessimism              0.553    11.329    
                         clock uncertainty           -0.077    11.252    
    SLICE_X105Y150       FDRE (Setup_fdre_C_D)        0.029    11.281    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1458]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.234ns  (logic 0.766ns (6.819%)  route 10.468ns (93.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 10.728 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         7.066     6.540    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X115Y233       LUT6 (Prop_lut6_I0_O)        0.124     6.664 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[339]_INST_0/O
                         net (fo=1, routed)           3.401    10.065    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[339]
    SLICE_X80Y182        LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[851]_i_1/O
                         net (fo=1, routed)           0.000    10.189    TOP_i/prm_chk_v1_0_0/inst/edgeResult[851]_i_1_n_0
    SLICE_X80Y182        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.506    10.728    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X80Y182        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]/C
                         clock pessimism              0.475    11.203    
                         clock uncertainty           -0.077    11.126    
    SLICE_X80Y182        FDRE (Setup_fdre_C_D)        0.079    11.205    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[851]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.112ns  (logic 0.766ns (6.893%)  route 10.346ns (93.107%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 10.736 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         7.264     6.737    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X119Y243       LUT4 (Prop_lut4_I3_O)        0.124     6.861 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[405]_INST_0/O
                         net (fo=1, routed)           3.082     9.943    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[405]
    SLICE_X79Y195        LUT2 (Prop_lut2_I1_O)        0.124    10.067 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[917]_i_1/O
                         net (fo=1, routed)           0.000    10.067    TOP_i/prm_chk_v1_0_0/inst/edgeResult[917]_i_1_n_0
    SLICE_X79Y195        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.514    10.736    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y195        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]/C
                         clock pessimism              0.475    11.211    
                         clock uncertainty           -0.077    11.134    
    SLICE_X79Y195        FDRE (Setup_fdre_C_D)        0.031    11.165    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[917]
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.191ns  (logic 1.158ns (10.348%)  route 10.033ns (89.652%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.727ns = ( 10.773 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         7.287     6.760    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X122Y246       LUT6 (Prop_lut6_I4_O)        0.124     6.884 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.884    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0_i_2_n_0
    SLICE_X122Y246       MUXF7 (Prop_muxf7_I1_O)      0.217     7.101 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[455]_INST_0/O
                         net (fo=1, routed)           2.746     9.847    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[455]
    SLICE_X116Y184       LUT2 (Prop_lut2_I1_O)        0.299    10.146 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[967]_i_1/O
                         net (fo=1, routed)           0.000    10.146    TOP_i/prm_chk_v1_0_0/inst/edgeResult[967]_i_1_n_0
    SLICE_X116Y184       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.551    10.773    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X116Y184       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]/C
                         clock pessimism              0.475    11.248    
                         clock uncertainty           -0.077    11.171    
    SLICE_X116Y184       FDRE (Setup_fdre_C_D)        0.079    11.250    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[967]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.146ns  (logic 1.153ns (10.345%)  route 9.993ns (89.655%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 10.740 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         6.805     6.279    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X128Y245       LUT6 (Prop_lut6_I5_O)        0.124     6.403 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.403    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0_i_2_n_0
    SLICE_X128Y245       MUXF7 (Prop_muxf7_I1_O)      0.214     6.617 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[382]_INST_0/O
                         net (fo=1, routed)           3.188     9.804    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[382]
    SLICE_X84Y199        LUT2 (Prop_lut2_I1_O)        0.297    10.101 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[894]_i_1/O
                         net (fo=1, routed)           0.000    10.101    TOP_i/prm_chk_v1_0_0/inst/edgeResult[894]_i_1_n_0
    SLICE_X84Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.518    10.740    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X84Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]/C
                         clock pessimism              0.475    11.215    
                         clock uncertainty           -0.077    11.138    
    SLICE_X84Y199        FDRE (Setup_fdre_C_D)        0.077    11.215    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[894]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.063ns  (logic 1.158ns (10.468%)  route 9.905ns (89.532%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 10.760 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica/Q
                         net (fo=246, routed)         7.208     6.682    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_alias
    SLICE_X134Y237       LUT6 (Prop_lut6_I5_O)        0.124     6.806 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.806    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0_i_2_n_0
    SLICE_X134Y237       MUXF7 (Prop_muxf7_I1_O)      0.217     7.023 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[385]_INST_0/O
                         net (fo=1, routed)           2.696     9.719    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[385]
    SLICE_X95Y199        LUT2 (Prop_lut2_I1_O)        0.299    10.018 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[897]_i_1/O
                         net (fo=1, routed)           0.000    10.018    TOP_i/prm_chk_v1_0_0/inst/edgeResult[897]_i_1_n_0
    SLICE_X95Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.538    10.760    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y199        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]/C
                         clock pessimism              0.475    11.235    
                         clock uncertainty           -0.077    11.158    
    SLICE_X95Y199        FDRE (Setup_fdre_C_D)        0.029    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[897]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.023ns  (logic 1.148ns (10.415%)  route 9.875ns (89.585%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 10.758 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         6.991     6.464    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X116Y246       LUT6 (Prop_lut6_I5_O)        0.124     6.588 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.588    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0_i_1_n_0
    SLICE_X116Y246       MUXF7 (Prop_muxf7_I0_O)      0.209     6.797 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[446]_INST_0/O
                         net (fo=1, routed)           2.884     9.681    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[446]
    SLICE_X99Y186        LUT2 (Prop_lut2_I1_O)        0.297     9.978 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[958]_i_1/O
                         net (fo=1, routed)           0.000     9.978    TOP_i/prm_chk_v1_0_0/inst/edgeResult[958]_i_1_n_0
    SLICE_X99Y186        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.536    10.758    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X99Y186        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]/C
                         clock pessimism              0.475    11.233    
                         clock uncertainty           -0.077    11.156    
    SLICE_X99Y186        FDRE (Setup_fdre_C_D)        0.031    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[958]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.091ns (9.872%)  route 9.960ns (90.128%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 10.775 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.754    -1.049    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X23Y121        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_5/Q
                         net (fo=137, routed)         7.093     6.501    TOP_i/prm_LUTX1_Po_4_5_5_c_6/Q[9]_repN_5_alias
    SLICE_X162Y101       LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.625    TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0_i_2_n_0
    SLICE_X162Y101       MUXF7 (Prop_muxf7_I1_O)      0.214     6.839 r  TOP_i/prm_LUTX1_Po_4_5_5_c_6/edge_mask_512p6[410]_INST_0/O
                         net (fo=1, routed)           2.867     9.706    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[410]
    SLICE_X111Y120       LUT2 (Prop_lut2_I1_O)        0.297    10.003 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3482]_i_1/O
                         net (fo=1, routed)           0.000    10.003    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3482]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.553    10.775    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X111Y120       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]/C
                         clock pessimism              0.483    11.258    
                         clock uncertainty           -0.077    11.181    
    SLICE_X111Y120       FDRE (Setup_fdre_C_D)        0.031    11.212    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3482]
  -------------------------------------------------------------------
                         required time                         11.212    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 1.217ns (11.083%)  route 9.764ns (88.917%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.768ns = ( 10.732 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.758    -1.045    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X36Y146        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.527 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[9]_replica_1/Q
                         net (fo=162, routed)         6.139     5.613    TOP_i/prm_LUTX1_Po_4_5_5_c_1/Q[9]_repN_1_alias
    SLICE_X114Y230       MUXF7 (Prop_muxf7_S_O)       0.276     5.889 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     6.361    TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0_i_3_n_0
    SLICE_X114Y231       LUT6 (Prop_lut6_I5_O)        0.299     6.660 r  TOP_i/prm_LUTX1_Po_4_5_5_c_1/edge_mask_512p1[429]_INST_0/O
                         net (fo=1, routed)           3.152     9.812    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[429]
    SLICE_X78Y187        LUT2 (Prop_lut2_I1_O)        0.124     9.936 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[941]_i_1/O
                         net (fo=1, routed)           0.000     9.936    TOP_i/prm_chk_v1_0_0/inst/edgeResult[941]_i_1_n_0
    SLICE_X78Y187        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        1.510    10.732    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X78Y187        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]/C
                         clock pessimism              0.475    11.207    
                         clock uncertainty           -0.077    11.130    
    SLICE_X78Y187        FDRE (Setup_fdre_C_D)        0.031    11.161    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[941]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.573    -0.700    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.559 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/Q
                         net (fo=2, routed)           0.056    -0.503    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2489]
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.844    -0.943    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X73Y161        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]/C
                         clock pessimism              0.243    -0.700    
                         clock uncertainty            0.077    -0.623    
    SLICE_X73Y161        FDRE (Hold_fdre_C_D)         0.072    -0.551    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2489]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.565    -0.708    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/Q
                         net (fo=2, routed)           0.056    -0.511    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2813]
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.836    -0.951    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y140        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]/C
                         clock pessimism              0.243    -0.708    
                         clock uncertainty            0.077    -0.631    
    SLICE_X79Y140        FDRE (Hold_fdre_C_D)         0.070    -0.561    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2813]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1678]
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X85Y139        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]/C
                         clock pessimism              0.244    -0.709    
                         clock uncertainty            0.077    -0.632    
    SLICE_X85Y139        FDRE (Hold_fdre_C_D)         0.066    -0.566    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1678]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/Q
                         net (fo=2, routed)           0.058    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2968]
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X86Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]/C
                         clock pessimism              0.245    -0.711    
                         clock uncertainty            0.077    -0.634    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.066    -0.568    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2968]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.591    -0.682    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/Q
                         net (fo=2, routed)           0.058    -0.483    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3722]
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.862    -0.925    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X110Y105       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]/C
                         clock pessimism              0.243    -0.682    
                         clock uncertainty            0.077    -0.605    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.066    -0.539    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3722]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.577    -0.696    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.555 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/Q
                         net (fo=2, routed)           0.067    -0.488    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1786]
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.848    -0.939    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X91Y148        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]/C
                         clock pessimism              0.243    -0.696    
                         clock uncertainty            0.077    -0.619    
    SLICE_X91Y148        FDRE (Hold_fdre_C_D)         0.072    -0.547    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1786]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.575    -0.698    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.557 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/Q
                         net (fo=2, routed)           0.067    -0.490    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3256]
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.845    -0.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X67Y137        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]/C
                         clock pessimism              0.244    -0.698    
                         clock uncertainty            0.077    -0.621    
    SLICE_X67Y137        FDRE (Hold_fdre_C_D)         0.072    -0.549    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3256]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3299]
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.849    -0.938    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y152        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]/C
                         clock pessimism              0.244    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X95Y152        FDRE (Hold_fdre_C_D)         0.072    -0.545    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3299]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.559    -0.714    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/Q
                         net (fo=2, routed)           0.067    -0.506    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3426]
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.828    -0.959    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X79Y131        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]/C
                         clock pessimism              0.245    -0.714    
                         clock uncertainty            0.077    -0.637    
    SLICE_X79Y131        FDRE (Hold_fdre_C_D)         0.072    -0.565    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3426]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3435]
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5055, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y127        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]/C
                         clock pessimism              0.246    -0.706    
                         clock uncertainty            0.077    -0.629    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.072    -0.557    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3435]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.059    





