{
    "name": "Xilinx Finite Difference Hull White Model Test", 
    "description": "", 
    "flow": "hls", 
    "platform_whitelist": [
        "u250"
    ], 
    "platform_blacklist": [], 
    "part_whitelist": [], 
    "part_blacklist": [], 
    "project": "fd_hw_model", 
    "solution": "solution1", 
    "clock": "3.33", 
    "topfunction": "dut", 
    "top": {
        "source": [
            "dut.cpp"
        ], 
        "cflags": "-I${XF_PROJ_ROOT}/L1/include/xf_fintech"
    }, 
    "testbench": {
        "source": [
            "tb.cpp"
        ], 
        "cflags": "-I${XF_PROJ_ROOT}/L1/include/xf_fintech", 
        "ldflags": "", 
        "argv": {}, 
        "stdmath": false
    }, 
    "testinfo": {
        "disable": false, 
        "jobs": [
            {
                "index": 0, 
                "dependency": [], 
                "env": "", 
                "cmd": "", 
                "max_memory_MB": 16384, 
                "max_time_min": 300
            }
        ], 
        "targets": [
            "hls_csim", 
            "hls_csynth", 
            "hls_cosim", 
            "hls_vivado_syn", 
            "hls_vivado_impl"
        ], 
        "category": "canary"
    }, 
    "clock_uncertainty": 0.9
}
