#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* PWM_PWMUDB */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_02
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_02
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02

/* SW1 */
#define SW1__0__DR CYREG_GPIO_PRT2_DR
#define SW1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SW1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SW1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SW1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SW1__0__HSIOM_MASK 0xF0000000u
#define SW1__0__HSIOM_SHIFT 28u
#define SW1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SW1__0__INTR CYREG_GPIO_PRT2_INTR
#define SW1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SW1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SW1__0__MASK 0x80u
#define SW1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SW1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SW1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SW1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SW1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SW1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SW1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SW1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SW1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SW1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SW1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SW1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SW1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SW1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SW1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SW1__0__PC CYREG_GPIO_PRT2_PC
#define SW1__0__PC2 CYREG_GPIO_PRT2_PC2
#define SW1__0__PORT 2u
#define SW1__0__PS CYREG_GPIO_PRT2_PS
#define SW1__0__SHIFT 7
#define SW1__DR CYREG_GPIO_PRT2_DR
#define SW1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SW1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SW1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SW1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SW1__INTR CYREG_GPIO_PRT2_INTR
#define SW1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SW1__INTSTAT CYREG_GPIO_PRT2_INTR
#define SW1__MASK 0x80u
#define SW1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SW1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SW1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SW1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SW1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SW1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SW1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SW1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SW1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SW1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SW1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SW1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SW1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SW1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SW1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SW1__PC CYREG_GPIO_PRT2_PC
#define SW1__PC2 CYREG_GPIO_PRT2_PC2
#define SW1__PORT 2u
#define SW1__PS CYREG_GPIO_PRT2_PS
#define SW1__SHIFT 7

/* clk */
#define clk__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define clk__DIV_ID 0x00000040u
#define clk__DIV_REGISTER CYREG_PERI_DIV_16_CTL00
#define clk__PA_DIV_ID 0x000000FFu

/* LEDB */
#define LEDB__0__DR CYREG_GPIO_PRT3_DR
#define LEDB__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LEDB__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LEDB__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LEDB__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LEDB__0__HSIOM_MASK 0xF0000000u
#define LEDB__0__HSIOM_SHIFT 28u
#define LEDB__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LEDB__0__INTR CYREG_GPIO_PRT3_INTR
#define LEDB__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LEDB__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LEDB__0__MASK 0x80u
#define LEDB__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define LEDB__0__OUT_SEL_SHIFT 14u
#define LEDB__0__OUT_SEL_VAL 0u
#define LEDB__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LEDB__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LEDB__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LEDB__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LEDB__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LEDB__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LEDB__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LEDB__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LEDB__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LEDB__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LEDB__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LEDB__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LEDB__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LEDB__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LEDB__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LEDB__0__PC CYREG_GPIO_PRT3_PC
#define LEDB__0__PC2 CYREG_GPIO_PRT3_PC2
#define LEDB__0__PORT 3u
#define LEDB__0__PS CYREG_GPIO_PRT3_PS
#define LEDB__0__SHIFT 7
#define LEDB__DR CYREG_GPIO_PRT3_DR
#define LEDB__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LEDB__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LEDB__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LEDB__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LEDB__INTR CYREG_GPIO_PRT3_INTR
#define LEDB__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LEDB__INTSTAT CYREG_GPIO_PRT3_INTR
#define LEDB__MASK 0x80u
#define LEDB__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LEDB__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LEDB__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LEDB__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LEDB__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LEDB__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LEDB__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LEDB__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LEDB__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LEDB__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LEDB__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LEDB__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LEDB__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LEDB__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LEDB__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LEDB__PC CYREG_GPIO_PRT3_PC
#define LEDB__PC2 CYREG_GPIO_PRT3_PC2
#define LEDB__PORT 3u
#define LEDB__PS CYREG_GPIO_PRT3_PS
#define LEDB__SHIFT 7

/* LEDR */
#define LEDR__0__DR CYREG_GPIO_PRT2_DR
#define LEDR__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LEDR__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LEDR__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LEDR__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LEDR__0__HSIOM_MASK 0x0F000000u
#define LEDR__0__HSIOM_SHIFT 24u
#define LEDR__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LEDR__0__INTR CYREG_GPIO_PRT2_INTR
#define LEDR__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LEDR__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LEDR__0__MASK 0x40u
#define LEDR__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define LEDR__0__OUT_SEL_SHIFT 12u
#define LEDR__0__OUT_SEL_VAL 2u
#define LEDR__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LEDR__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LEDR__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LEDR__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LEDR__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LEDR__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LEDR__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LEDR__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LEDR__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LEDR__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LEDR__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LEDR__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LEDR__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LEDR__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LEDR__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LEDR__0__PC CYREG_GPIO_PRT2_PC
#define LEDR__0__PC2 CYREG_GPIO_PRT2_PC2
#define LEDR__0__PORT 2u
#define LEDR__0__PS CYREG_GPIO_PRT2_PS
#define LEDR__0__SHIFT 6
#define LEDR__DR CYREG_GPIO_PRT2_DR
#define LEDR__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LEDR__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LEDR__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LEDR__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LEDR__INTR CYREG_GPIO_PRT2_INTR
#define LEDR__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LEDR__INTSTAT CYREG_GPIO_PRT2_INTR
#define LEDR__MASK 0x40u
#define LEDR__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LEDR__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LEDR__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LEDR__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LEDR__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LEDR__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LEDR__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LEDR__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LEDR__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LEDR__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LEDR__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LEDR__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LEDR__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LEDR__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LEDR__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LEDR__PC CYREG_GPIO_PRT2_PC
#define LEDR__PC2 CYREG_GPIO_PRT2_PC2
#define LEDR__PORT 2u
#define LEDR__PS CYREG_GPIO_PRT2_PS
#define LEDR__SHIFT 6

/* PWM2_PWMUDB */
#define PWM2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_03
#define PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_03
#define PWM2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03

/* clk2 */
#define clk2__CTRL_REGISTER CYREG_PERI_PCLK_CTL14
#define clk2__DIV_ID 0x00000041u
#define clk2__DIV_REGISTER CYREG_PERI_DIV_16_CTL01
#define clk2__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
