[
    {
        "age": null,
        "album": "",
        "author": "/u/mntalateyya",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-07T14:56:11.057651+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-07T14:50:12+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/mntalateyya\"> /u/mntalateyya </a> <br/> <span><a href=\"/r/chipdesign/comments/1pgk3wr/ocwip_surov3_a_configurable_superscalar_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pgk528/ocwip_surov3_a_configurable_superscalar_riscv/\">[comments]</a></span>",
        "id": 4260948,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pgk528/ocwip_surov3_a_configurable_superscalar_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "[OC][WIP] Surov-3: A Configurable Superscalar RISC-V Core in SpinalHDL",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-07T03:15:48.477634+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-07T03:13:13+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>A look back at the old RISC-I days:</p> <p><a href=\"https://www.youtube.com/watch?v=aGkgm6-99Mo\">https://www.youtube.com/watch?v=aGkgm6-99Mo</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pg7v5s/a_riscy_approach_to_microprocessor_technology/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pg7v5s/a_riscy_approach_to_microprocessor_technology/\">[comments]</a></span>",
        "id": 4258342,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pg7v5s/a_riscy_approach_to_microprocessor_technology",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "A RISCy Approach to Microprocessor Technology - David Patterson, Pardee Professor of CS",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-07T01:08:29.846831+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-07T00:50:37+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Written by <a href=\"https://www.michaellarabel.com/\">Michael Larabel</a> in <a href=\"https://www.phoronix.com/linux/Hardware\">Hardware</a> on 6 December 2025 at 08:13 AM EST. <a href=\"https://www.phoronix.com/forums/node/1597329\">1 Comment</a></p> <p>The set of six branches containing SoC and platform updates/additions for the <a href=\"https://www.phoronix.com/search/Linux+6.19\">Linux 6.19</a> kernel have been merged for enabling a lot of new RISC-V and ARM 64-bit hardware as well as enhancing some existing SoCs/platforms. </p> <p>Arnd Bergmann sent out all of the SoC updates/additions on Friday for the ongoing Linux 6.19 merge window. There is some exciting new hardware, Device Trees for some new ARM machines, and more: </p> <p>- Initial support for the <a href=\"https://www.phoronix.com/news/Tenstorrent-Blackhole-Linux-619\">Tenstorrent Blackhole</a>! The support is quite rudimentary/basic but it&#39;s a start for mainline kernel support with Tenstorr",
        "id": 4257929,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pg50f1/phoronix_tenstorrent_blackhole_support_other_new",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "phoronix: Tenstorrent Blackhole Support & Other New RISC-V + ARM64 Hardware In Linux 6.19",
        "vote": 0
    }
]