# system info histogram on 2023.04.04.22:52:13
system_info:
name,value
DEVICE,10AX115U1F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for histogram on 2023.04.04.22:52:13
files:
filepath,kind,attributes,module,is_top
sim/histogram.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,histogram,true
histogram_internal_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ecc_pkg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ecc_decoder.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ecc_encoder.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_mlab_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_parameter_assert.svh,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_pop.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_pipeline.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_enable_sink.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_memory_depth_quantization_pkg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iord.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iord_stall_latency.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iord_stall_valid.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ffwdsrc.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ffwddst.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_top.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_permute_address.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_pipelined.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_enabled.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_basic_coalescer.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_simple.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_streaming.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_burst_host.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_non_aligned_write.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_read_cache.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_atomic.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_prefetch_block.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_wide_wrapper.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_toggle_detect.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_debug_mem.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_global_load_store.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_burst_coalescer.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_data_aligner.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_read_cache.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_read_data_alignment.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_unaligned_controller.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_word_coalescer.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_write_data_alignment.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_lsu_write_kernel_downstream.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_full_detector.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_tessellated_incr_decr_decr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iowr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iowr_stall_latency.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_iowr_stall_valid.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_loop_profiler.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_loop_limiter.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_reset_wire.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_function_wrapper.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_function.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B0_runOnce.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B0_runOnce_merge_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B0_runOnce_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B0_runOnce_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B1_start.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B1_start_merge_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_source_i32_unnamed_4_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going55_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_notexitcond56_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B1_start_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B1_start_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B2.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B2_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i32_n2514_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i32_n2515_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i32_n2516_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_5_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_6_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B2_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B2_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B3.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B3_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B3_merge_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_s_c0_in_for_body_s_c0_enter582_histogram1.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit60_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000ogram1_full_detector.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000histogram1_data_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_logic_s_c0_in_for_body_s_c0_enter582_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_flt_i_sfc_logic_s_c0_in_for_bo00006uq0cp0ju20cp0jo0ouz.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_memdep_4_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_memdep_5_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_memdep_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going42_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i32_i_023_pop11_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i4_cleanups45_pop13_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i4_initerations40_pop12_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i11_fpga_indvars_iv_push10_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_lastiniteration44_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_notexitcond52_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i32_i_023_push11_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i4_cleanups45_push13_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i4_initerations40_push12_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B3_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B3_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B4.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B4_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B4_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B4_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B5.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B5_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B5_merge_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_s_c0_in_for_body10_s_c0_enter633_histogram1.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit67_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0001ogram1_full_detector.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0001histogram1_data_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_logic_s_c0_in_for_body100000_enter633_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i1_cmp92117_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i1_cmp92118_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_7_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_lm113_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_lm1_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_lm92_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_memdep_6_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going23_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop16_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i32_i_122_pop15_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv7_pop14_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i4_cleanups26_pop18_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i4_initerations21_pop17_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_lastiniteration25_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_memdep_phi_push16_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_notexitcond33_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i32_i_122_push15_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv7_push14_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i4_cleanups26_push18_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i4_initerations21_push17_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B5_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B5_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B6.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B6_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B6_merge_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_s_c0_in_for_body25_s_c0_enter714_histogram1.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit75_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0002ogram1_full_detector.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0002histogram1_data_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_sfc_logic_s_c0_in_for_body250000_enter714_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_ffwd_dest_p1024f32_hist_r2413_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_unnamed_8_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_mem_unnamed_9_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i11_fpga_indvars_iv10_pop19_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i32_i_220_pop20_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i4_cleanups_pop22_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pop_i4_initerations_pop21_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i11_fpga_indvars_iv10_push19_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i32_i_220_push20_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i4_cleanups_push22_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_i4_initerations_push21_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B6_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B6_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B7.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B7_stall_region.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_iowr_bl_return_unnamed_histogram10_histogram0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B7_branch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_B7_merge.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going23_6_sr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going42_6_sr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going42_6_valid_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going55_1_sr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going55_1_valid_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going_6_sr.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_loop_limiter_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_loop_limiter_1.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_loop_limiter_2.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B2_sr_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B3_sr_1.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B4_sr_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B5_sr_1.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B6_sr_1.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_bb_B7_sr_0.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_avm_to_ic.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_host_endpoint.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_arb_intf.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_intf.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_agent_endpoint.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_agent_rrp.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_agent_wrp.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_arb2.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_to_avm.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_mem1x.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_ecc.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_tall_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_remaining_width.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_bits_per_enable.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_generic_two_way_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_generic_three_way_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_short_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_bottom_width_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_bottom_depth_stitch.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_lower.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_lower_mlab_simple_dual_port.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_lower_m20k_simple_dual_port.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/hld_ram_lower_m20k_true_dual_port.sv,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/acl_ic_local_mem_router.v,SYSTEM_VERILOG,,histogram_internal,false
histogram_internal_10/sim/histogram_internal.v,SYSTEM_VERILOG,,histogram_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
histogram.histogram_internal_inst,histogram_internal
