/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2013 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Wednesday 4/2/14 10:48:59
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -output=/p/slx/pvesv/wfr_autogen/wfr -l=0 /p/slx/pvesv/wfr_autogen/SL1_fixed_xml/WFR_DBG/512_Debug_Interface_Registers.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_WFR_DEBUG_SW_DEF
#define DEF_WFR_DEBUG_SW_DEF

#define DEBUG_KERNEL_OFFSET							0X0000000
#define IOT_BASE								0X001000
#define IOT_OFFSET								0X001000
#define TRACEMEM_BASE								0X003000
#define TRACEMEM_OFFSET								0X002000
#define NUM_IOT									0x2
#define NUM_IOT_LST								0x1
/*
* Table #6 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTL
* Central IOT control register (0x4a4
*/
#define WFR_IOT0_CR_QPI_CTL							(WFR_DEBUG + 0x000000001000)
#define WFR_IOT0_CR_QPI_CTL_RESETCSR						0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTL_UNDEFINED_1_SHIFT					16
#define WFR_IOT0_CR_QPI_CTL_UNDEFINED_1_MASK					0xFFFFull
#define WFR_IOT0_CR_QPI_CTL_UNDEFINED_1_SMASK					0xFFFF0000ull
#define WFR_IOT0_CR_QPI_CTL_SPARE_SHIFT						10
#define WFR_IOT0_CR_QPI_CTL_SPARE_MASK						0x3Full
#define WFR_IOT0_CR_QPI_CTL_SPARE_SMASK						0xFC00ull
#define WFR_IOT0_CR_QPI_CTL_TRACE_EN_SEL_SHIFT					8
#define WFR_IOT0_CR_QPI_CTL_TRACE_EN_SEL_MASK					0x3ull
#define WFR_IOT0_CR_QPI_CTL_TRACE_EN_SEL_SMASK					0x300ull
#define WFR_IOT0_CR_QPI_CTL_SAT0_IN1_SEL_SHIFT					6
#define WFR_IOT0_CR_QPI_CTL_SAT0_IN1_SEL_MASK					0x3ull
#define WFR_IOT0_CR_QPI_CTL_SAT0_IN1_SEL_SMASK					0xC0ull
#define WFR_IOT0_CR_QPI_CTL_CRC_BAD_SEL_SHIFT					4
#define WFR_IOT0_CR_QPI_CTL_CRC_BAD_SEL_MASK					0x3ull
#define WFR_IOT0_CR_QPI_CTL_CRC_BAD_SEL_SMASK					0x30ull
#define WFR_IOT0_CR_QPI_CTL_HUB_DRAIN_WIDTH_SHIFT				3
#define WFR_IOT0_CR_QPI_CTL_HUB_DRAIN_WIDTH_MASK				0x1ull
#define WFR_IOT0_CR_QPI_CTL_HUB_DRAIN_WIDTH_SMASK				0x8ull
#define WFR_IOT0_CR_QPI_CTL_HUB_WRAP_MODE_SHIFT					2
#define WFR_IOT0_CR_QPI_CTL_HUB_WRAP_MODE_MASK					0x1ull
#define WFR_IOT0_CR_QPI_CTL_HUB_WRAP_MODE_SMASK					0x4ull
#define WFR_IOT0_CR_QPI_CTL_HUB_MODE_SHIFT					1
#define WFR_IOT0_CR_QPI_CTL_HUB_MODE_MASK					0x1ull
#define WFR_IOT0_CR_QPI_CTL_HUB_MODE_SMASK					0x2ull
#define WFR_IOT0_CR_QPI_CTL_IOT0_ENABLE_SHIFT					0
#define WFR_IOT0_CR_QPI_CTL_IOT0_ENABLE_MASK					0x1ull
#define WFR_IOT0_CR_QPI_CTL_IOT0_ENABLE_SMASK					0x1ull
/*
* Table #7 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_SAT0_CSR0
* Satellite 0 configuration register 0
*/
#define WFR_IOT0_CR_QPI_SAT0_CSR0						(WFR_DEBUG + 0x000000001010)
#define WFR_IOT0_CR_QPI_SAT0_CSR0_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_RETRY_EN_SHIFT				31
#define WFR_IOT0_CR_QPI_SAT0_CSR0_RETRY_EN_MASK					0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_RETRY_EN_SMASK				0x80000000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_CUMULATIVE_MOD_SHIFT				30
#define WFR_IOT0_CR_QPI_SAT0_CSR0_CUMULATIVE_MOD_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_CUMULATIVE_MOD_SMASK				0x40000000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_SPECIAL_PACKETS_EN_SHIFT			29
#define WFR_IOT0_CR_QPI_SAT0_CSR0_SPECIAL_PACKETS_EN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_SPECIAL_PACKETS_EN_SMASK			0x20000000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_MAX_BW_CREDITS_SHIFT				26
#define WFR_IOT0_CR_QPI_SAT0_CSR0_MAX_BW_CREDITS_MASK				0x7ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_MAX_BW_CREDITS_SMASK				0x1C000000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BW_THROTTLE_SHIFT				24
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BW_THROTTLE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BW_THROTTLE_SMASK				0x3000000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BANDWIDTH_SHIFT				18
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BANDWIDTH_MASK				0x3Full
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BANDWIDTH_SMASK				0xFC0000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM3_HALFDATA_EN_SHIFT			17
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM3_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM3_HALFDATA_EN_SMASK			0x20000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM2_HALFDATA_EN_SHIFT			16
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM2_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM2_HALFDATA_EN_SMASK			0x10000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM1_HALFDATA_EN_SHIFT			15
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM1_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM1_HALFDATA_EN_SMASK			0x8000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM0_HALFDATA_EN_SHIFT			14
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM0_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASM0_HALFDATA_EN_SMASK			0x4000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_POLARITY_SHIFT				13
#define WFR_IOT0_CR_QPI_SAT0_CSR0_POLARITY_MASK					0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_POLARITY_SMASK				0x2000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_SAT_ID_SHIFT					8
#define WFR_IOT0_CR_QPI_SAT0_CSR0_SAT_ID_MASK					0x1Full
#define WFR_IOT0_CR_QPI_SAT0_CSR0_SAT_ID_SMASK					0x1F00ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BUF_WATERMARK_SHIFT				5
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BUF_WATERMARK_MASK				0x7ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_BUF_WATERMARK_SMASK				0xE0ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG3_EN_SHIFT				4
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG3_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG3_EN_SMASK				0x10ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG2_EN_SHIFT				3
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG2_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG2_EN_SMASK				0x8ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG1_EN_SHIFT				2
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG1_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG1_EN_SMASK				0x4ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG0_EN_SHIFT				1
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG0_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_ASMREG0_EN_SMASK				0x2ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_MASTER_EN_SHIFT				0
#define WFR_IOT0_CR_QPI_SAT0_CSR0_MASTER_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT0_CSR0_MASTER_EN_SMASK				0x1ull
/*
* Table #8 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_SAT1_CSR0
* Satellite 1 configuration register 0
*/
#define WFR_IOT0_CR_QPI_SAT1_CSR0						(WFR_DEBUG + 0x000000001020)
#define WFR_IOT0_CR_QPI_SAT1_CSR0_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_RETRY_EN_SHIFT				31
#define WFR_IOT0_CR_QPI_SAT1_CSR0_RETRY_EN_MASK					0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_RETRY_EN_SMASK				0x80000000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_CUMULATIVE_MOD_SHIFT				30
#define WFR_IOT0_CR_QPI_SAT1_CSR0_CUMULATIVE_MOD_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_CUMULATIVE_MOD_SMASK				0x40000000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_SPECIAL_PACKETS_EN_SHIFT			29
#define WFR_IOT0_CR_QPI_SAT1_CSR0_SPECIAL_PACKETS_EN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_SPECIAL_PACKETS_EN_SMASK			0x20000000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_MAX_BW_CREDITS_SHIFT				26
#define WFR_IOT0_CR_QPI_SAT1_CSR0_MAX_BW_CREDITS_MASK				0x7ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_MAX_BW_CREDITS_SMASK				0x1C000000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BW_THROTTLE_SHIFT				24
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BW_THROTTLE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BW_THROTTLE_SMASK				0x3000000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BANDWIDTH_SHIFT				18
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BANDWIDTH_MASK				0x3Full
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BANDWIDTH_SMASK				0xFC0000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM3_HALFDATA_EN_SHIFT			17
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM3_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM3_HALFDATA_EN_SMASK			0x20000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM2_HALFDATA_EN_SHIFT			16
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM2_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM2_HALFDATA_EN_SMASK			0x10000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM1_HALFDATA_EN_SHIFT			15
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM1_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM1_HALFDATA_EN_SMASK			0x8000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM0_HALFDATA_EN_SHIFT			14
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM0_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASM0_HALFDATA_EN_SMASK			0x4000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_POLARITY_SHIFT				13
#define WFR_IOT0_CR_QPI_SAT1_CSR0_POLARITY_MASK					0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_POLARITY_SMASK				0x2000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_SAT_ID_SHIFT					8
#define WFR_IOT0_CR_QPI_SAT1_CSR0_SAT_ID_MASK					0x1Full
#define WFR_IOT0_CR_QPI_SAT1_CSR0_SAT_ID_SMASK					0x1F00ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BUF_WATERMARK_SHIFT				5
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BUF_WATERMARK_MASK				0x7ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_BUF_WATERMARK_SMASK				0xE0ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG3_EN_SHIFT				4
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG3_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG3_EN_SMASK				0x10ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG2_EN_SHIFT				3
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG2_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG2_EN_SMASK				0x8ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG1_EN_SHIFT				2
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG1_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG1_EN_SMASK				0x4ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG0_EN_SHIFT				1
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG0_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_ASMREG0_EN_SMASK				0x2ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_MASTER_EN_SHIFT				0
#define WFR_IOT0_CR_QPI_SAT1_CSR0_MASTER_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT1_CSR0_MASTER_EN_SMASK				0x1ull
/*
* Table #9 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_SAT2_CSR0
* Satellite 2 configuration register 0
*/
#define WFR_IOT0_CR_QPI_SAT2_CSR0						(WFR_DEBUG + 0x000000001030)
#define WFR_IOT0_CR_QPI_SAT2_CSR0_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_RETRY_EN_SHIFT				31
#define WFR_IOT0_CR_QPI_SAT2_CSR0_RETRY_EN_MASK					0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_RETRY_EN_SMASK				0x80000000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_CUMULATIVE_MOD_SHIFT				30
#define WFR_IOT0_CR_QPI_SAT2_CSR0_CUMULATIVE_MOD_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_CUMULATIVE_MOD_SMASK				0x40000000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_SPECIAL_PACKETS_EN_SHIFT			29
#define WFR_IOT0_CR_QPI_SAT2_CSR0_SPECIAL_PACKETS_EN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_SPECIAL_PACKETS_EN_SMASK			0x20000000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_MAX_BW_CREDITS_SHIFT				26
#define WFR_IOT0_CR_QPI_SAT2_CSR0_MAX_BW_CREDITS_MASK				0x7ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_MAX_BW_CREDITS_SMASK				0x1C000000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BW_THROTTLE_SHIFT				24
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BW_THROTTLE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BW_THROTTLE_SMASK				0x3000000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BANDWIDTH_SHIFT				18
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BANDWIDTH_MASK				0x3Full
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BANDWIDTH_SMASK				0xFC0000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM3_HALFDATA_EN_SHIFT			17
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM3_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM3_HALFDATA_EN_SMASK			0x20000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM2_HALFDATA_EN_SHIFT			16
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM2_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM2_HALFDATA_EN_SMASK			0x10000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM1_HALFDATA_EN_SHIFT			15
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM1_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM1_HALFDATA_EN_SMASK			0x8000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM0_HALFDATA_EN_SHIFT			14
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM0_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASM0_HALFDATA_EN_SMASK			0x4000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_POLARITY_SHIFT				13
#define WFR_IOT0_CR_QPI_SAT2_CSR0_POLARITY_MASK					0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_POLARITY_SMASK				0x2000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_SAT_ID_SHIFT					8
#define WFR_IOT0_CR_QPI_SAT2_CSR0_SAT_ID_MASK					0x1Full
#define WFR_IOT0_CR_QPI_SAT2_CSR0_SAT_ID_SMASK					0x1F00ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BUF_WATERMARK_SHIFT				5
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BUF_WATERMARK_MASK				0x7ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_BUF_WATERMARK_SMASK				0xE0ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG3_EN_SHIFT				4
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG3_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG3_EN_SMASK				0x10ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG2_EN_SHIFT				3
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG2_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG2_EN_SMASK				0x8ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG1_EN_SHIFT				2
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG1_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG1_EN_SMASK				0x4ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG0_EN_SHIFT				1
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG0_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_ASMREG0_EN_SMASK				0x2ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_MASTER_EN_SHIFT				0
#define WFR_IOT0_CR_QPI_SAT2_CSR0_MASTER_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT2_CSR0_MASTER_EN_SMASK				0x1ull
/*
* Table #10 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_SAT3_CSR0
* Satellite 3 configuration register 0
*/
#define WFR_IOT0_CR_QPI_SAT3_CSR0						(WFR_DEBUG + 0x000000001040)
#define WFR_IOT0_CR_QPI_SAT3_CSR0_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_RETRY_EN_SHIFT				31
#define WFR_IOT0_CR_QPI_SAT3_CSR0_RETRY_EN_MASK					0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_RETRY_EN_SMASK				0x80000000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_CUMULATIVE_MOD_SHIFT				30
#define WFR_IOT0_CR_QPI_SAT3_CSR0_CUMULATIVE_MOD_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_CUMULATIVE_MOD_SMASK				0x40000000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_SPECIAL_PACKETS_EN_SHIFT			29
#define WFR_IOT0_CR_QPI_SAT3_CSR0_SPECIAL_PACKETS_EN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_SPECIAL_PACKETS_EN_SMASK			0x20000000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_MAX_BW_CREDITS_SHIFT				26
#define WFR_IOT0_CR_QPI_SAT3_CSR0_MAX_BW_CREDITS_MASK				0x7ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_MAX_BW_CREDITS_SMASK				0x1C000000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BW_THROTTLE_SHIFT				24
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BW_THROTTLE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BW_THROTTLE_SMASK				0x3000000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BANDWIDTH_SHIFT				18
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BANDWIDTH_MASK				0x3Full
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BANDWIDTH_SMASK				0xFC0000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM3_HALFDATA_EN_SHIFT			17
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM3_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM3_HALFDATA_EN_SMASK			0x20000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM2_HALFDATA_EN_SHIFT			16
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM2_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM2_HALFDATA_EN_SMASK			0x10000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM1_HALFDATA_EN_SHIFT			15
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM1_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM1_HALFDATA_EN_SMASK			0x8000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM0_HALFDATA_EN_SHIFT			14
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM0_HALFDATA_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASM0_HALFDATA_EN_SMASK			0x4000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_POLARITY_SHIFT				13
#define WFR_IOT0_CR_QPI_SAT3_CSR0_POLARITY_MASK					0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_POLARITY_SMASK				0x2000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_SAT_ID_SHIFT					8
#define WFR_IOT0_CR_QPI_SAT3_CSR0_SAT_ID_MASK					0x1Full
#define WFR_IOT0_CR_QPI_SAT3_CSR0_SAT_ID_SMASK					0x1F00ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BUF_WATERMARK_SHIFT				5
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BUF_WATERMARK_MASK				0x7ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_BUF_WATERMARK_SMASK				0xE0ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG3_EN_SHIFT				4
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG3_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG3_EN_SMASK				0x10ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG2_EN_SHIFT				3
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG2_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG2_EN_SMASK				0x8ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG1_EN_SHIFT				2
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG1_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG1_EN_SMASK				0x4ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG0_EN_SHIFT				1
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG0_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_ASMREG0_EN_SMASK				0x2ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_MASTER_EN_SHIFT				0
#define WFR_IOT0_CR_QPI_SAT3_CSR0_MASTER_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_SAT3_CSR0_MASTER_EN_SMASK				0x1ull
/*
* Table #11 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_SAT0_CSR1
* Satellite 0 configuration register 1
*/
#define WFR_IOT0_CR_QPI_SAT0_CSR1						(WFR_DEBUG + 0x000000001018)
#define WFR_IOT0_CR_QPI_SAT0_CSR1_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_OVRF_STATUS_SHIFT				28
#define WFR_IOT0_CR_QPI_SAT0_CSR1_OVRF_STATUS_MASK				0xFull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_OVRF_STATUS_SMASK				0xF0000000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_PORT_WATERMARKS_SHIFT				20
#define WFR_IOT0_CR_QPI_SAT0_CSR1_PORT_WATERMARKS_MASK				0xFFull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_PORT_WATERMARKS_SMASK				0xFF00000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_STOPTRC_TRIG_EN_SHIFT				16
#define WFR_IOT0_CR_QPI_SAT0_CSR1_STOPTRC_TRIG_EN_MASK				0xFull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_STOPTRC_TRIG_EN_SMASK				0xF0000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG3_TSC_MODE_SHIFT				14
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG3_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG3_TSC_MODE_SMASK				0xC000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG2_TSC_MODE_SHIFT				12
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG2_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG2_TSC_MODE_SMASK				0x3000ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG1_TSC_MODE_SHIFT				10
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG1_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG1_TSC_MODE_SMASK				0xC00ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG0_TSC_MODE_SHIFT				8
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG0_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_REG0_TSC_MODE_SMASK				0x300ull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_TRC_SEL_SHIFT					0
#define WFR_IOT0_CR_QPI_SAT0_CSR1_TRC_SEL_MASK					0xFFull
#define WFR_IOT0_CR_QPI_SAT0_CSR1_TRC_SEL_SMASK					0xFFull
/*
* Table #12 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_SAT1_CSR1
* Satellite 1 configuration register 1
*/
#define WFR_IOT0_CR_QPI_SAT1_CSR1						(WFR_DEBUG + 0x000000001028)
#define WFR_IOT0_CR_QPI_SAT1_CSR1_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_OVRF_STATUS_SHIFT				28
#define WFR_IOT0_CR_QPI_SAT1_CSR1_OVRF_STATUS_MASK				0xFull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_OVRF_STATUS_SMASK				0xF0000000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_PORT_WATERMARKS_SHIFT				20
#define WFR_IOT0_CR_QPI_SAT1_CSR1_PORT_WATERMARKS_MASK				0xFFull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_PORT_WATERMARKS_SMASK				0xFF00000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_STOPTRC_TRIG_EN_SHIFT				16
#define WFR_IOT0_CR_QPI_SAT1_CSR1_STOPTRC_TRIG_EN_MASK				0xFull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_STOPTRC_TRIG_EN_SMASK				0xF0000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG3_TSC_MODE_SHIFT				14
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG3_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG3_TSC_MODE_SMASK				0xC000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG2_TSC_MODE_SHIFT				12
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG2_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG2_TSC_MODE_SMASK				0x3000ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG1_TSC_MODE_SHIFT				10
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG1_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG1_TSC_MODE_SMASK				0xC00ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG0_TSC_MODE_SHIFT				8
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG0_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_REG0_TSC_MODE_SMASK				0x300ull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_TRC_SEL_SHIFT					0
#define WFR_IOT0_CR_QPI_SAT1_CSR1_TRC_SEL_MASK					0xFFull
#define WFR_IOT0_CR_QPI_SAT1_CSR1_TRC_SEL_SMASK					0xFFull
/*
* Table #13 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_SAT2_CSR1
* Satellite 2 configuration register 1
*/
#define WFR_IOT0_CR_QPI_SAT2_CSR1						(WFR_DEBUG + 0x000000001038)
#define WFR_IOT0_CR_QPI_SAT2_CSR1_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_OVRF_STATUS_SHIFT				28
#define WFR_IOT0_CR_QPI_SAT2_CSR1_OVRF_STATUS_MASK				0xFull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_OVRF_STATUS_SMASK				0xF0000000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_PORT_WATERMARKS_SHIFT				20
#define WFR_IOT0_CR_QPI_SAT2_CSR1_PORT_WATERMARKS_MASK				0xFFull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_PORT_WATERMARKS_SMASK				0xFF00000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_STOPTRC_TRIG_EN_SHIFT				16
#define WFR_IOT0_CR_QPI_SAT2_CSR1_STOPTRC_TRIG_EN_MASK				0xFull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_STOPTRC_TRIG_EN_SMASK				0xF0000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG3_TSC_MODE_SHIFT				14
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG3_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG3_TSC_MODE_SMASK				0xC000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG2_TSC_MODE_SHIFT				12
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG2_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG2_TSC_MODE_SMASK				0x3000ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG1_TSC_MODE_SHIFT				10
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG1_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG1_TSC_MODE_SMASK				0xC00ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG0_TSC_MODE_SHIFT				8
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG0_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_REG0_TSC_MODE_SMASK				0x300ull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_TRC_SEL_SHIFT					0
#define WFR_IOT0_CR_QPI_SAT2_CSR1_TRC_SEL_MASK					0xFFull
#define WFR_IOT0_CR_QPI_SAT2_CSR1_TRC_SEL_SMASK					0xFFull
/*
* Table #14 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_SAT3_CSR1
* Satellite 3 configuration register 1
*/
#define WFR_IOT0_CR_QPI_SAT3_CSR1						(WFR_DEBUG + 0x000000001048)
#define WFR_IOT0_CR_QPI_SAT3_CSR1_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_OVRF_STATUS_SHIFT				28
#define WFR_IOT0_CR_QPI_SAT3_CSR1_OVRF_STATUS_MASK				0xFull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_OVRF_STATUS_SMASK				0xF0000000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_PORT_WATERMARKS_SHIFT				20
#define WFR_IOT0_CR_QPI_SAT3_CSR1_PORT_WATERMARKS_MASK				0xFFull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_PORT_WATERMARKS_SMASK				0xFF00000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_STOPTRC_TRIG_EN_SHIFT				16
#define WFR_IOT0_CR_QPI_SAT3_CSR1_STOPTRC_TRIG_EN_MASK				0xFull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_STOPTRC_TRIG_EN_SMASK				0xF0000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG3_TSC_MODE_SHIFT				14
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG3_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG3_TSC_MODE_SMASK				0xC000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG2_TSC_MODE_SHIFT				12
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG2_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG2_TSC_MODE_SMASK				0x3000ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG1_TSC_MODE_SHIFT				10
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG1_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG1_TSC_MODE_SMASK				0xC00ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG0_TSC_MODE_SHIFT				8
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG0_TSC_MODE_MASK				0x3ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_REG0_TSC_MODE_SMASK				0x300ull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_TRC_SEL_SHIFT					0
#define WFR_IOT0_CR_QPI_SAT3_CSR1_TRC_SEL_MASK					0xFFull
#define WFR_IOT0_CR_QPI_SAT3_CSR1_TRC_SEL_SMASK					0xFFull
/*
* Table #15 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_HUB_CSR0
* Hub Configuration Register 0
*/
#define WFR_IOT0_CR_QPI_HUB_CSR0						(WFR_DEBUG + 0x000000001060)
#define WFR_IOT0_CR_QPI_HUB_CSR0_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_1_SHIFT				26
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_1_MASK				0x3Full
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_1_SMASK				0xFC000000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_CONFIG_SHIFT				24
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_CONFIG_MASK				0x3ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_CONFIG_SMASK				0x3000000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_REMOTE_CBO_DISABLE_SHIFT		23
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_REMOTE_CBO_DISABLE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_REMOTE_CBO_DISABLE_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_ENABLE_SHIFT				22
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_ENABLE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_IMBALANCE_ENABLE_SMASK				0x400000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_EN_REBID_BLOCK_SHIFT				21
#define WFR_IOT0_CR_QPI_HUB_CSR0_EN_REBID_BLOCK_MASK				0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_EN_REBID_BLOCK_SMASK				0x200000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_DISAB_PM_EMPTY_SHIFT				20
#define WFR_IOT0_CR_QPI_HUB_CSR0_DISAB_PM_EMPTY_MASK				0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_DISAB_PM_EMPTY_SMASK				0x100000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_DIS_TRACE_DONE_RESET_SHIFT			19
#define WFR_IOT0_CR_QPI_HUB_CSR0_DIS_TRACE_DONE_RESET_MASK			0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_DIS_TRACE_DONE_RESET_SMASK			0x80000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_HUB_MANUAL_RESET_SHIFT				18
#define WFR_IOT0_CR_QPI_HUB_CSR0_HUB_MANUAL_RESET_MASK				0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_HUB_MANUAL_RESET_SMASK				0x40000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_2_SHIFT				12
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_2_MASK				0x3Full
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_2_SMASK				0x3F000ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_DELAY_SHIFT				10
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_DELAY_MASK				0x3ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_DELAY_SMASK				0xC00ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_HDR_COUNT_SHIFT				4
#define WFR_IOT0_CR_QPI_HUB_CSR0_HDR_COUNT_MASK					0x3Full
#define WFR_IOT0_CR_QPI_HUB_CSR0_HDR_COUNT_SMASK				0x3F0ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_HDR_COUNT_EN_SHIFT				3
#define WFR_IOT0_CR_QPI_HUB_CSR0_HDR_COUNT_EN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_HDR_COUNT_EN_SMASK				0x8ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_EN_SHIFT					2
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_EN_MASK					0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_EN_SMASK					0x4ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_EN_CR_CONTROL_SHIFT			1
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_EN_CR_CONTROL_MASK			0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_TRACE_EN_CR_CONTROL_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_3_SHIFT				0
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_3_MASK				0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR0_UNDEFINED_3_SMASK				0x1ull
/*
* Table #16 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_HUB_CSR1
* Hub Configuration Register 1
*/
#define WFR_IOT0_CR_QPI_HUB_CSR1						(WFR_DEBUG + 0x000000001068)
#define WFR_IOT0_CR_QPI_HUB_CSR1_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_HUB_CSR1_UNDEFINED_1_SHIFT				8
#define WFR_IOT0_CR_QPI_HUB_CSR1_UNDEFINED_1_MASK				0xFFFFFFull
#define WFR_IOT0_CR_QPI_HUB_CSR1_UNDEFINED_1_SMASK				0xFFFFFF00ull
#define WFR_IOT0_CR_QPI_HUB_CSR1_BKPR_USE_SAT_BUF_WATERMARK_SHIFT		7
#define WFR_IOT0_CR_QPI_HUB_CSR1_BKPR_USE_SAT_BUF_WATERMARK_MASK		0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR1_BKPR_USE_SAT_BUF_WATERMARK_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_HUB_CSR1_STOP_BKPR_TO_SAT_WATERMARK_SHIFT		4
#define WFR_IOT0_CR_QPI_HUB_CSR1_STOP_BKPR_TO_SAT_WATERMARK_MASK		0x7ull
#define WFR_IOT0_CR_QPI_HUB_CSR1_STOP_BKPR_TO_SAT_WATERMARK_SMASK		0x70ull
#define WFR_IOT0_CR_QPI_HUB_CSR1_WATERMARK_SHIFT				0
#define WFR_IOT0_CR_QPI_HUB_CSR1_WATERMARK_MASK					0xFull
#define WFR_IOT0_CR_QPI_HUB_CSR1_WATERMARK_SMASK				0xFull
/*
* Table #17 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_HUB_CSR3
* Hub Configuration Register 3
*/
#define WFR_IOT0_CR_QPI_HUB_CSR3						(WFR_DEBUG + 0x000000001078)
#define WFR_IOT0_CR_QPI_HUB_CSR3_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_HUB_CSR3_UNDEFINED_1_SHIFT				13
#define WFR_IOT0_CR_QPI_HUB_CSR3_UNDEFINED_1_MASK				0x7FFFFull
#define WFR_IOT0_CR_QPI_HUB_CSR3_UNDEFINED_1_SMASK				0xFFFFE000ull
#define WFR_IOT0_CR_QPI_HUB_CSR3_TRACE_EN_SHIFT					12
#define WFR_IOT0_CR_QPI_HUB_CSR3_TRACE_EN_MASK					0x1ull
#define WFR_IOT0_CR_QPI_HUB_CSR3_TRACE_EN_SMASK					0x1000ull
#define WFR_IOT0_CR_QPI_HUB_CSR3_OVERFLOW_COUNT_SHIFT				8
#define WFR_IOT0_CR_QPI_HUB_CSR3_OVERFLOW_COUNT_MASK				0xFull
#define WFR_IOT0_CR_QPI_HUB_CSR3_OVERFLOW_COUNT_SMASK				0xF00ull
#define WFR_IOT0_CR_QPI_HUB_CSR3_OVERFLOW_STATUS_SHIFT				0
#define WFR_IOT0_CR_QPI_HUB_CSR3_OVERFLOW_STATUS_MASK				0xFFull
#define WFR_IOT0_CR_QPI_HUB_CSR3_OVERFLOW_STATUS_SMASK				0xFFull
/*
* Table #18 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE0_CFG
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG					(WFR_DEBUG + 0x000000001080)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_1_SHIFT			24
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_1_MASK			0xFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_1_SMASK			0xFF000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOT_SHIFT				23
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOT_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOT_SMASK				0x800000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_2_SHIFT			7
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_2_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_2_SMASK			0x7FFF80ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOT_VLD_SHIFT			6
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOT_VLD_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOT_VLD_SMASK			0x40ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOTMODE_SHIFT			5
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOTMODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_SNAPSHOTMODE_SMASK			0x20ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHMODE_SHIFT			4
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHMODE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHMODE_SMASK			0x10ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_3_SHIFT			3
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_3_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_UNDEFINED_3_SMASK			0x8ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHTRIGEN_SHIFT			2
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHTRIGEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHTRIGEN_SMASK			0x4ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHCAPEN_SHIFT			1
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHCAPEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_MATCHCAPEN_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_COMPCAPEN_SHIFT			0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_COMPCAPEN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_CFG_COMPCAPEN_SMASK			0x1ull
/*
* Table #19 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE0_MASK
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MASK					(WFR_DEBUG + 0x000000001088)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MASK_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MASK_MASK_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MASK_MASK_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MASK_MASK_SMASK				0xFFFFFFFFull
/*
* Table #20 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE0_MATCH
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MATCH					(WFR_DEBUG + 0x000000001090)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MATCH_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MATCH_MATCH_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MATCH_MATCH_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE0_MATCH_MATCH_SMASK				0xFFFFFFFFull
/*
* Table #21 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE1_CFG
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG					(WFR_DEBUG + 0x000000001098)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_1_SHIFT			24
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_1_MASK			0xFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_1_SMASK			0xFF000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOT_SHIFT				23
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOT_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOT_SMASK				0x800000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_2_SHIFT			7
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_2_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_2_SMASK			0x7FFF80ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOT_VLD_SHIFT			6
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOT_VLD_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOT_VLD_SMASK			0x40ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOTMODE_SHIFT			5
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOTMODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_SNAPSHOTMODE_SMASK			0x20ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHMODE_SHIFT			4
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHMODE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHMODE_SMASK			0x10ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_3_SHIFT			3
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_3_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_UNDEFINED_3_SMASK			0x8ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHTRIGEN_SHIFT			2
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHTRIGEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHTRIGEN_SMASK			0x4ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHCAPEN_SHIFT			1
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHCAPEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_MATCHCAPEN_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_COMPCAPEN_SHIFT			0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_COMPCAPEN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_CFG_COMPCAPEN_SMASK			0x1ull
/*
* Table #22 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE1_MASK
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MASK					(WFR_DEBUG + 0x0000000010A0)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MASK_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MASK_MASK_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MASK_MASK_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MASK_MASK_SMASK				0xFFFFFFFFull
/*
* Table #23 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE1_MATCH
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MATCH					(WFR_DEBUG + 0x0000000010A8)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MATCH_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MATCH_MATCH_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MATCH_MATCH_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE1_MATCH_MATCH_SMASK				0xFFFFFFFFull
/*
* Table #24 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE2_CFG
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG					(WFR_DEBUG + 0x0000000010B0)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_1_SHIFT			24
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_1_MASK			0xFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_1_SMASK			0xFF000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOT_SHIFT				23
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOT_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOT_SMASK				0x800000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_2_SHIFT			7
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_2_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_2_SMASK			0x7FFF80ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOT_VLD_SHIFT			6
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOT_VLD_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOT_VLD_SMASK			0x40ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOTMODE_SHIFT			5
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOTMODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_SNAPSHOTMODE_SMASK			0x20ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHMODE_SHIFT			4
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHMODE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHMODE_SMASK			0x10ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_3_SHIFT			3
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_3_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_UNDEFINED_3_SMASK			0x8ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHTRIGEN_SHIFT			2
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHTRIGEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHTRIGEN_SMASK			0x4ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHCAPEN_SHIFT			1
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHCAPEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_MATCHCAPEN_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_COMPCAPEN_SHIFT			0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_COMPCAPEN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_CFG_COMPCAPEN_SMASK			0x1ull
/*
* Table #25 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE2_MASK
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MASK					(WFR_DEBUG + 0x0000000010B8)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MASK_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MASK_MASK_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MASK_MASK_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MASK_MASK_SMASK				0xFFFFFFFFull
/*
* Table #26 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE2_MATCH
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MATCH					(WFR_DEBUG + 0x0000000010C0)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MATCH_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MATCH_MATCH_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MATCH_MATCH_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE2_MATCH_MATCH_SMASK				0xFFFFFFFFull
/*
* Table #27 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE3_CFG
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG					(WFR_DEBUG + 0x0000000010C8)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_1_SHIFT			24
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_1_MASK			0xFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_1_SMASK			0xFF000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOT_SHIFT				23
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOT_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOT_SMASK				0x800000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_2_SHIFT			7
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_2_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_2_SMASK			0x7FFF80ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOT_VLD_SHIFT			6
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOT_VLD_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOT_VLD_SMASK			0x40ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOTMODE_SHIFT			5
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOTMODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_SNAPSHOTMODE_SMASK			0x20ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHMODE_SHIFT			4
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHMODE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHMODE_SMASK			0x10ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_3_SHIFT			3
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_3_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_UNDEFINED_3_SMASK			0x8ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHTRIGEN_SHIFT			2
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHTRIGEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHTRIGEN_SMASK			0x4ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHCAPEN_SHIFT			1
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHCAPEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_MATCHCAPEN_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_COMPCAPEN_SHIFT			0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_COMPCAPEN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_CFG_COMPCAPEN_SMASK			0x1ull
/*
* Table #28 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE3_MASK
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MASK					(WFR_DEBUG + 0x0000000010D0)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MASK_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MASK_MASK_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MASK_MASK_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MASK_MASK_SMASK				0xFFFFFFFFull
/*
* Table #29 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE3_MATCH
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MATCH					(WFR_DEBUG + 0x0000000010D8)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MATCH_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MATCH_MATCH_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MATCH_MATCH_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE3_MATCH_MATCH_SMASK				0xFFFFFFFFull
/*
* Table #30 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE4_CFG
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG					(WFR_DEBUG + 0x0000000010E0)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_1_SHIFT			24
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_1_MASK			0xFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_1_SMASK			0xFF000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOT_SHIFT				23
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOT_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOT_SMASK				0x800000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_2_SHIFT			7
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_2_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_2_SMASK			0x7FFF80ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOT_VLD_SHIFT			6
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOT_VLD_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOT_VLD_SMASK			0x40ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOTMODE_SHIFT			5
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOTMODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_SNAPSHOTMODE_SMASK			0x20ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHMODE_SHIFT			4
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHMODE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHMODE_SMASK			0x10ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_3_SHIFT			3
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_3_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_UNDEFINED_3_SMASK			0x8ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHTRIGEN_SHIFT			2
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHTRIGEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHTRIGEN_SMASK			0x4ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHCAPEN_SHIFT			1
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHCAPEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_MATCHCAPEN_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_COMPCAPEN_SHIFT			0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_COMPCAPEN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_CFG_COMPCAPEN_SMASK			0x1ull
/*
* Table #31 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE4_MASK
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MASK					(WFR_DEBUG + 0x0000000010E8)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MASK_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MASK_MASK_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MASK_MASK_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MASK_MASK_SMASK				0xFFFFFFFFull
/*
* Table #32 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE4_MATCH
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MATCH					(WFR_DEBUG + 0x0000000010F0)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MATCH_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MATCH_MATCH_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MATCH_MATCH_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE4_MATCH_MATCH_SMASK				0xFFFFFFFFull
/*
* Table #33 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE5_CFG
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG					(WFR_DEBUG + 0x0000000010F8)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_1_SHIFT			24
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_1_MASK			0xFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_1_SMASK			0xFF000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOT_SHIFT				23
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOT_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOT_SMASK				0x800000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_2_SHIFT			7
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_2_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_2_SMASK			0x7FFF80ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOT_VLD_SHIFT			6
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOT_VLD_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOT_VLD_SMASK			0x40ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOTMODE_SHIFT			5
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOTMODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_SNAPSHOTMODE_SMASK			0x20ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHMODE_SHIFT			4
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHMODE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHMODE_SMASK			0x10ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_3_SHIFT			3
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_3_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_UNDEFINED_3_SMASK			0x8ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHTRIGEN_SHIFT			2
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHTRIGEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHTRIGEN_SMASK			0x4ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHCAPEN_SHIFT			1
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHCAPEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_MATCHCAPEN_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_COMPCAPEN_SHIFT			0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_COMPCAPEN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_CFG_COMPCAPEN_SMASK			0x1ull
/*
* Table #34 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE5_MASK
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MASK					(WFR_DEBUG + 0x000000001100)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MASK_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MASK_MASK_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MASK_MASK_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MASK_MASK_SMASK				0xFFFFFFFFull
/*
* Table #35 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE5_MATCH
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MATCH					(WFR_DEBUG + 0x000000001108)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MATCH_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MATCH_MATCH_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MATCH_MATCH_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE5_MATCH_MATCH_SMASK				0xFFFFFFFFull
/*
* Table #36 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE6_CFG
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG					(WFR_DEBUG + 0x000000001110)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_1_SHIFT			24
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_1_MASK			0xFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_1_SMASK			0xFF000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOT_SHIFT				23
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOT_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOT_SMASK				0x800000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_2_SHIFT			7
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_2_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_2_SMASK			0x7FFF80ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOT_VLD_SHIFT			6
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOT_VLD_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOT_VLD_SMASK			0x40ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOTMODE_SHIFT			5
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOTMODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_SNAPSHOTMODE_SMASK			0x20ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHMODE_SHIFT			4
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHMODE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHMODE_SMASK			0x10ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_3_SHIFT			3
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_3_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_UNDEFINED_3_SMASK			0x8ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHTRIGEN_SHIFT			2
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHTRIGEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHTRIGEN_SMASK			0x4ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHCAPEN_SHIFT			1
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHCAPEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_MATCHCAPEN_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_COMPCAPEN_SHIFT			0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_COMPCAPEN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_CFG_COMPCAPEN_SMASK			0x1ull
/*
* Table #37 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE6_MASK
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MASK					(WFR_DEBUG + 0x000000001118)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MASK_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MASK_MASK_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MASK_MASK_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MASK_MASK_SMASK				0xFFFFFFFFull
/*
* Table #38 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE6_MATCH
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MATCH					(WFR_DEBUG + 0x000000001120)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MATCH_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MATCH_MATCH_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MATCH_MATCH_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE6_MATCH_MATCH_SMASK				0xFFFFFFFFull
/*
* Table #39 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE7_CFG
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG					(WFR_DEBUG + 0x000000001128)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_1_SHIFT			24
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_1_MASK			0xFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_1_SMASK			0xFF000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOT_SHIFT				23
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOT_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOT_SMASK				0x800000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_2_SHIFT			7
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_2_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_2_SMASK			0x7FFF80ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOT_VLD_SHIFT			6
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOT_VLD_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOT_VLD_SMASK			0x40ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOTMODE_SHIFT			5
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOTMODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_SNAPSHOTMODE_SMASK			0x20ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHMODE_SHIFT			4
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHMODE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHMODE_SMASK			0x10ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_3_SHIFT			3
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_3_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_UNDEFINED_3_SMASK			0x8ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHTRIGEN_SHIFT			2
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHTRIGEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHTRIGEN_SMASK			0x4ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHCAPEN_SHIFT			1
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHCAPEN_MASK			0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_MATCHCAPEN_SMASK			0x2ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_COMPCAPEN_SHIFT			0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_COMPCAPEN_MASK				0x1ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_CFG_COMPCAPEN_SMASK			0x1ull
/*
* Table #40 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE7_MASK
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MASK					(WFR_DEBUG + 0x000000001130)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MASK_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MASK_MASK_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MASK_MASK_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MASK_MASK_SMASK				0xFFFFFFFFull
/*
* Table #41 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_DBGBUS_LANE7_MATCH
* IOT0_cmprs control register
*/
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MATCH					(WFR_DEBUG + 0x000000001138)
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MATCH_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MATCH_MATCH_SHIFT				0
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MATCH_MATCH_MASK				0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_DBGBUS_LANE7_MATCH_MATCH_SMASK				0xFFFFFFFFull
/*
* Table #42 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_TRIGCTL0
* CTS event trigger select
*/
#define WFR_IOT0_CR_QPI_TRIGCTL0						(WFR_DEBUG + 0x0000000012A0)
#define WFR_IOT0_CR_QPI_TRIGCTL0_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL0_UNDEFINED_SHIFT				30
#define WFR_IOT0_CR_QPI_TRIGCTL0_UNDEFINED_MASK					0x3ull
#define WFR_IOT0_CR_QPI_TRIGCTL0_UNDEFINED_SMASK				0xC0000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_29_SHIFT				24
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_29_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_29_SMASK				0x3F000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_23_SHIFT				18
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_23_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_23_SMASK				0xFC0000ull
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_17_SHIFT				12
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_17_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_17_SMASK				0x3F000ull
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_11_SHIFT				6
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_11_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_11_SMASK				0xFC0ull
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_SHIFT				0
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL0_CTSEVENTSEL0_SMASK				0x3Full
/*
* Table #43 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_TRIGCTL1
* CTS event trigger select
*/
#define WFR_IOT0_CR_QPI_TRIGCTL1						(WFR_DEBUG + 0x0000000012A8)
#define WFR_IOT0_CR_QPI_TRIGCTL1_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL1_UNDEFINED_SHIFT				30
#define WFR_IOT0_CR_QPI_TRIGCTL1_UNDEFINED_MASK					0x3ull
#define WFR_IOT0_CR_QPI_TRIGCTL1_UNDEFINED_SMASK				0xC0000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_29_SHIFT				24
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_29_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_29_SMASK				0x3F000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_23_SHIFT				18
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_23_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_23_SMASK				0xFC0000ull
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_17_SHIFT				12
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_17_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_17_SMASK				0x3F000ull
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_11_SHIFT				6
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_11_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_11_SMASK				0xFC0ull
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_SHIFT				0
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL1_CTSEVENTSEL0_SMASK				0x3Full
/*
* Table #44 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_TRIGCTL2
* CTS event trigger select
*/
#define WFR_IOT0_CR_QPI_TRIGCTL2						(WFR_DEBUG + 0x0000000012B0)
#define WFR_IOT0_CR_QPI_TRIGCTL2_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL2_UNDEFINED_SHIFT				30
#define WFR_IOT0_CR_QPI_TRIGCTL2_UNDEFINED_MASK					0x3ull
#define WFR_IOT0_CR_QPI_TRIGCTL2_UNDEFINED_SMASK				0xC0000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_29_SHIFT				24
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_29_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_29_SMASK				0x3F000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_23_SHIFT				18
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_23_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_23_SMASK				0xFC0000ull
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_17_SHIFT				12
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_17_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_17_SMASK				0x3F000ull
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_11_SHIFT				6
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_11_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_11_SMASK				0xFC0ull
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_SHIFT				0
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL2_CTSEVENTSEL0_SMASK				0x3Full
/*
* Table #45 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_TRIGCTL3
* CTS event trigger select
*/
#define WFR_IOT0_CR_QPI_TRIGCTL3						(WFR_DEBUG + 0x0000000012B8)
#define WFR_IOT0_CR_QPI_TRIGCTL3_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL3_UNDEFINED_SHIFT				30
#define WFR_IOT0_CR_QPI_TRIGCTL3_UNDEFINED_MASK					0x3ull
#define WFR_IOT0_CR_QPI_TRIGCTL3_UNDEFINED_SMASK				0xC0000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_29_SHIFT				24
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_29_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_29_SMASK				0x3F000000ull
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_23_SHIFT				18
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_23_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_23_SMASK				0xFC0000ull
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_17_SHIFT				12
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_17_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_17_SMASK				0x3F000ull
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_11_SHIFT				6
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_11_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_11_SMASK				0xFC0ull
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_SHIFT				0
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_MASK				0x3Full
#define WFR_IOT0_CR_QPI_TRIGCTL3_CTSEVENTSEL0_SMASK				0x3Full
/*
* Table #46 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_HUBSTATUS
* Hub Status Register 
*/
#define WFR_IOT0_CR_QPI_HUBSTATUS						(WFR_DEBUG + 0x000000001300)
#define WFR_IOT0_CR_QPI_HUBSTATUS_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_HUBSTATUS_UNDEFINED_1_SHIFT				10
#define WFR_IOT0_CR_QPI_HUBSTATUS_UNDEFINED_1_MASK				0x3FFFFFull
#define WFR_IOT0_CR_QPI_HUBSTATUS_UNDEFINED_1_SMASK				0xFFFFFC00ull
#define WFR_IOT0_CR_QPI_HUBSTATUS_HUB_FULL_SHIFT				9
#define WFR_IOT0_CR_QPI_HUBSTATUS_HUB_FULL_MASK					0x1ull
#define WFR_IOT0_CR_QPI_HUBSTATUS_HUB_FULL_SMASK				0x200ull
#define WFR_IOT0_CR_QPI_HUBSTATUS_HUB_WRAPPED_SHIFT				8
#define WFR_IOT0_CR_QPI_HUBSTATUS_HUB_WRAPPED_MASK				0x1ull
#define WFR_IOT0_CR_QPI_HUBSTATUS_HUB_WRAPPED_SMASK				0x100ull
#define WFR_IOT0_CR_QPI_HUBSTATUS_LAST_ENTRY_WRITTEN_SHIFT			0
#define WFR_IOT0_CR_QPI_HUBSTATUS_LAST_ENTRY_WRITTEN_MASK			0xFFull
#define WFR_IOT0_CR_QPI_HUBSTATUS_LAST_ENTRY_WRITTEN_SMASK			0xFFull
/*
* Table #47 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0				(WFR_DEBUG + 0x000000001400)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S0_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #48 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0				(WFR_DEBUG + 0x000000001408)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S0_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #49 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0				(WFR_DEBUG + 0x000000001410)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S0_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #50 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0				(WFR_DEBUG + 0x000000001418)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S0_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #51 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1				(WFR_DEBUG + 0x000000001430)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S1_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #52 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1				(WFR_DEBUG + 0x000000001438)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S1_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #53 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1				(WFR_DEBUG + 0x000000001440)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S1_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #54 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1				(WFR_DEBUG + 0x000000001448)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S1_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #55 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2				(WFR_DEBUG + 0x000000001460)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S2_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #56 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2				(WFR_DEBUG + 0x000000001468)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S2_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #57 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2				(WFR_DEBUG + 0x000000001470)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S2_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #58 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2				(WFR_DEBUG + 0x000000001478)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S2_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #59 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3				(WFR_DEBUG + 0x000000001490)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C0S3_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #60 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3				(WFR_DEBUG + 0x000000001498)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C1S3_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #61 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3				(WFR_DEBUG + 0x0000000014A0)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C2S3_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #62 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3				(WFR_DEBUG + 0x0000000014A8)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_1_SHIFT		29
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_1_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_1_SMASK		0xE0000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_OP_TYPE_SHIFT		28
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_OP_TYPE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_OP_TYPE_SMASK		0x10000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_2_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_2_SMASK		0xC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_LCT1_MATCH_MODE_SHIFT	25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_LCT1_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_LCT1_MATCH_MODE_SMASK	0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_LCT0_MATCH_MODE_SHIFT	24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_LCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_LCT0_MATCH_MODE_SMASK	0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_3_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_UNDEFINED_3_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_SCT0_MATCH_MODE_SHIFT	20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_SCT0_MATCH_MODE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_SCT0_MATCH_MODE_SMASK	0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_EVENT_IN_MODE_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_EVENT_IN_MODE_MASK		0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_EVENT_IN_MODE_SMASK		0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_SIGNAL_IN_MODE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_SIGNAL_IN_MODE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_MODE_C3S3_SIGNAL_IN_MODE_SMASK		0xFull
/*
* Table #63 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0				(WFR_DEBUG + 0x000000001580)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S0_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #64 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0				(WFR_DEBUG + 0x000000001588)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S0_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #65 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0				(WFR_DEBUG + 0x000000001590)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S0_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #66 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0				(WFR_DEBUG + 0x000000001598)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S0_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #67 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1				(WFR_DEBUG + 0x0000000015B0)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S1_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #68 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1				(WFR_DEBUG + 0x0000000015B8)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S1_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #69 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1				(WFR_DEBUG + 0x0000000015C0)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S1_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #70 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1				(WFR_DEBUG + 0x0000000015C8)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S1_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #71 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2				(WFR_DEBUG + 0x0000000015E0)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S2_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #72 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2				(WFR_DEBUG + 0x0000000015E8)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S2_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #73 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2				(WFR_DEBUG + 0x0000000015F0)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S2_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #74 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2				(WFR_DEBUG + 0x0000000015F8)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S2_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #75 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3				(WFR_DEBUG + 0x000000001610)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C0S3_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #76 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3				(WFR_DEBUG + 0x000000001618)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C1S3_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #77 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3				(WFR_DEBUG + 0x000000001620)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C2S3_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #78 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3				(WFR_DEBUG + 0x000000001628)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_UNDEFINED_1_SHIFT		26
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_UNDEFINED_1_MASK		0x3Full
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_UNDEFINED_1_SMASK		0xFC000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_LCT1_SELECT_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_LCT1_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_LCT1_SELECT_SMASK		0x2000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_LCT0_SELECT_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_LCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_LCT0_SELECT_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_UNDEFINED_2_SHIFT		21
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_UNDEFINED_2_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_UNDEFINED_2_SMASK		0xE00000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_SCT0_SELECT_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_SCT0_SELECT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_SCT0_SELECT_SMASK		0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_EVENT_IN_SELECT_SHIFT	4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_EVENT_IN_SELECT_MASK	0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_EVENT_IN_SELECT_SMASK	0xFFFF0ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_SIGNAL_IN_SELECT_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_SIGNAL_IN_SELECT_MASK	0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_EVENT_ENABLE_C3S3_SIGNAL_IN_SELECT_SMASK	0xFull
/*
* Table #79 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0				(WFR_DEBUG + 0x000000001700)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S0_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #80 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0				(WFR_DEBUG + 0x000000001708)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S0_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #81 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0				(WFR_DEBUG + 0x000000001710)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S0_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #82 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0				(WFR_DEBUG + 0x000000001718)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S0_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #83 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1				(WFR_DEBUG + 0x000000001730)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S1_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #84 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1				(WFR_DEBUG + 0x000000001738)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S1_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #85 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1				(WFR_DEBUG + 0x000000001740)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S1_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #86 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1				(WFR_DEBUG + 0x000000001748)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S1_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #87 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2				(WFR_DEBUG + 0x000000001760)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S2_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #88 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2				(WFR_DEBUG + 0x000000001768)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S2_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #89 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2				(WFR_DEBUG + 0x000000001770)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S2_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #90 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2				(WFR_DEBUG + 0x000000001778)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S2_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #91 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3				(WFR_DEBUG + 0x000000001790)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C0S3_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #92 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3				(WFR_DEBUG + 0x000000001798)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C1S3_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #93 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3				(WFR_DEBUG + 0x0000000017A0)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C2S3_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #94 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3				(WFR_DEBUG + 0x0000000017A8)
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_RESETCSR			0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_1_SHIFT		31
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_1_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_1_SMASK		0x80000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_STATE_SHIFT		27
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_STATE_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_STATE_SMASK		0x78000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_2_SHIFT		25
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_2_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_2_SMASK		0x6000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_CLEAR_SHIFT		24
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_CLEAR_SMASK		0x1000000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_CLEAR_SHIFT		23
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_CLEAR_SMASK		0x800000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_3_SHIFT		20
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_3_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_3_SMASK		0x700000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SCT0_CLEAR_SHIFT		19
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SCT0_CLEAR_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SCT0_CLEAR_SMASK		0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_4_SHIFT		17
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_4_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_4_SMASK		0x60000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_STOP_SHIFT		16
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_STOP_SMASK		0x10000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_STOP_SHIFT		15
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_STOP_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_STOP_SMASK		0x8000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_5_SHIFT		13
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_5_MASK		0x3ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_5_SMASK		0x6000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_START_INC_SHIFT		12
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT1_START_INC_SMASK		0x1000ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_START_INC_SHIFT		11
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_LCT0_START_INC_SMASK		0x800ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_6_SHIFT		8
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_6_MASK		0x7ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_UNDEFINED_6_SMASK		0x700ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SCT0_START_INC_SHIFT		7
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SCT0_START_INC_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SCT0_START_INC_SMASK		0x80ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_STOP_STORAGE_SHIFT		6
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_STOP_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_STOP_STORAGE_SMASK		0x40ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_START_STORAGE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_START_STORAGE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_START_STORAGE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_TRIG_OUT_SHIFT		4
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_TRIG_OUT_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_TRIG_OUT_SMASK		0x10ull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_SIGNAL_OUT_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_SIGNAL_OUT_MASK		0xFull
#define WFR_IOT0_CR_QPI_CTS_CLAUSE_ACTION_CTL_C3S3_SET_SIGNAL_OUT_SMASK		0xFull
/*
* Table #95 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_CONTROL
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_CONTROL						(WFR_DEBUG + 0x000000001948)
#define WFR_IOT0_CR_QPI_CTS_CONTROL_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_UNDEFINED_1_SHIFT				21
#define WFR_IOT0_CR_QPI_CTS_CONTROL_UNDEFINED_1_MASK				0x7FFull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_UNDEFINED_1_SMASK				0xFFE00000ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SIGNAL_OUT_MODE_SHIFT			20
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SIGNAL_OUT_MODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SIGNAL_OUT_MODE_SMASK			0x100000ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SIGNAL_IN_EDGE_DET_SHIFT			19
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SIGNAL_IN_EDGE_DET_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SIGNAL_IN_EDGE_DET_SMASK			0x80000ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_UPDATE_STATUS_SHIFT				18
#define WFR_IOT0_CR_QPI_CTS_CONTROL_UPDATE_STATUS_MASK				0x1ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_UPDATE_STATUS_SMASK				0x40000ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_FORCE_STATE_SHIFT				17
#define WFR_IOT0_CR_QPI_CTS_CONTROL_FORCE_STATE_MASK				0x1ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_FORCE_STATE_SMASK				0x20000ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_EVENT_IN_EDGE_DET_SHIFT			1
#define WFR_IOT0_CR_QPI_CTS_CONTROL_EVENT_IN_EDGE_DET_MASK			0xFFFFull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_EVENT_IN_EDGE_DET_SMASK			0x1FFFEull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SEQUENCER_ENABLE_SHIFT			0
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SEQUENCER_ENABLE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_CONTROL_SEQUENCER_ENABLE_SMASK			0x1ull
/*
* Table #96 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_LCT0_LOWER_CTL
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_CTL					(WFR_DEBUG + 0x0000000018A0)
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_CTL_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_CTL_LCT_LOWER_MATCH_VALUE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_CTL_LCT_LOWER_MATCH_VALUE_MASK		0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_CTL_LCT_LOWER_MATCH_VALUE_SMASK		0xFFFFFFFFull
/*
* Table #97 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_LCT1_LOWER_CTL
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_CTL					(WFR_DEBUG + 0x0000000018B0)
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_CTL_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_CTL_LCT_LOWER_MATCH_VALUE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_CTL_LCT_LOWER_MATCH_VALUE_MASK		0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_CTL_LCT_LOWER_MATCH_VALUE_SMASK		0xFFFFFFFFull
/*
* Table #98 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_LCT0_UPPER_CTL
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL					(WFR_DEBUG + 0x0000000018A8)
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_UNDEFINED_1_SHIFT			15
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_UNDEFINED_1_MASK			0x1FFFFull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_UNDEFINED_1_SMASK			0xFFFF8000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_TIMEBASE_SHIFT			14
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_TIMEBASE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_TIMEBASE_SMASK			0x4000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_MODE_SHIFT			13
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_MODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_MODE_SMASK			0x2000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_UPPER_MATCH_VALUE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_UPPER_MATCH_VALUE_MASK		0x1FFFull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_CTL_LCT_UPPER_MATCH_VALUE_SMASK		0x1FFFull
/*
* Table #99 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_LCT1_UPPER_CTL
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL					(WFR_DEBUG + 0x0000000018B8)
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_UNDEFINED_1_SHIFT			15
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_UNDEFINED_1_MASK			0x1FFFFull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_UNDEFINED_1_SMASK			0xFFFF8000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_TIMEBASE_SHIFT			14
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_TIMEBASE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_TIMEBASE_SMASK			0x4000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_MODE_SHIFT			13
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_MODE_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_MODE_SMASK			0x2000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_UPPER_MATCH_VALUE_SHIFT		0
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_UPPER_MATCH_VALUE_MASK		0x1FFFull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_CTL_LCT_UPPER_MATCH_VALUE_SMASK		0x1FFFull
/*
* Table #100 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_LCT0_LOWER_STATUS
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_STATUS					(WFR_DEBUG + 0x000000001900)
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_STATUS_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_STATUS_LCT_LOWER_CURRENT_VALUE_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_STATUS_LCT_LOWER_CURRENT_VALUE_MASK	0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_CTS_LCT0_LOWER_STATUS_LCT_LOWER_CURRENT_VALUE_SMASK	0xFFFFFFFFull
/*
* Table #101 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_LCT1_LOWER_STATUS
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_STATUS					(WFR_DEBUG + 0x000000001910)
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_STATUS_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_STATUS_LCT_LOWER_CURRENT_VALUE_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_STATUS_LCT_LOWER_CURRENT_VALUE_MASK	0xFFFFFFFFull
#define WFR_IOT0_CR_QPI_CTS_LCT1_LOWER_STATUS_LCT_LOWER_CURRENT_VALUE_SMASK	0xFFFFFFFFull
/*
* Table #102 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS					(WFR_DEBUG + 0x000000001908)
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_UNDEFINED_1_SHIFT			14
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_UNDEFINED_1_MASK			0x3FFFFull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_UNDEFINED_1_SMASK			0xFFFFC000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_LCT_RUNNING_SHIFT			13
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_LCT_RUNNING_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_LCT_RUNNING_SMASK			0x2000ull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_LCT_UPPER_CURRENT_VALUE_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_LCT_UPPER_CURRENT_VALUE_MASK	0x1FFFull
#define WFR_IOT0_CR_QPI_CTS_LCT0_UPPER_STATUS_LCT_UPPER_CURRENT_VALUE_SMASK	0x1FFFull
/*
* Table #103 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS					(WFR_DEBUG + 0x000000001918)
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_RESETCSR				0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_UNDEFINED_1_SHIFT			14
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_UNDEFINED_1_MASK			0x3FFFFull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_UNDEFINED_1_SMASK			0xFFFFC000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_LCT_RUNNING_SHIFT			13
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_LCT_RUNNING_MASK			0x1ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_LCT_RUNNING_SMASK			0x2000ull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_LCT_UPPER_CURRENT_VALUE_SHIFT	0
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_LCT_UPPER_CURRENT_VALUE_MASK	0x1FFFull
#define WFR_IOT0_CR_QPI_CTS_LCT1_UPPER_STATUS_LCT_UPPER_CURRENT_VALUE_SMASK	0x1FFFull
/*
* Table #104 of 512_Debug_Interface_Registers.xml - IOT0_CR_QPI_CTS_STATUS
* CTS control register
*/
#define WFR_IOT0_CR_QPI_CTS_STATUS						(WFR_DEBUG + 0x000000001940)
#define WFR_IOT0_CR_QPI_CTS_STATUS_RESETCSR					0x0000000000000000ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_UNDEFINED_1_SHIFT				14
#define WFR_IOT0_CR_QPI_CTS_STATUS_UNDEFINED_1_MASK				0x3FFFFull
#define WFR_IOT0_CR_QPI_CTS_STATUS_UNDEFINED_1_SMASK				0xFFFFC000ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_CTS_PIPELINED_SHIFT				13
#define WFR_IOT0_CR_QPI_CTS_STATUS_CTS_PIPELINED_MASK				0x1ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_CTS_PIPELINED_SMASK				0x2000ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_CTS_REVISION_SHIFT				10
#define WFR_IOT0_CR_QPI_CTS_STATUS_CTS_REVISION_MASK				0x7ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_CTS_REVISION_SMASK				0x1C00ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_SIGNAL_OUT_STATUS_SHIFT			6
#define WFR_IOT0_CR_QPI_CTS_STATUS_SIGNAL_OUT_STATUS_MASK			0xFull
#define WFR_IOT0_CR_QPI_CTS_STATUS_SIGNAL_OUT_STATUS_SMASK			0x3C0ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_STORE_QUAL_INITIAL_VALUE_SHIFT		5
#define WFR_IOT0_CR_QPI_CTS_STATUS_STORE_QUAL_INITIAL_VALUE_MASK		0x1ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_STORE_QUAL_INITIAL_VALUE_SMASK		0x20ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_SEQUENCER_TRIG_SHIFT				4
#define WFR_IOT0_CR_QPI_CTS_STATUS_SEQUENCER_TRIG_MASK				0x1ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_SEQUENCER_TRIG_SMASK				0x10ull
#define WFR_IOT0_CR_QPI_CTS_STATUS_SEQUENCER_STATE_SHIFT			0
#define WFR_IOT0_CR_QPI_CTS_STATUS_SEQUENCER_STATE_MASK				0xFull
#define WFR_IOT0_CR_QPI_CTS_STATUS_SEQUENCER_STATE_SMASK			0xFull
/*
* Table #105 of 512_Debug_Interface_Registers.xml - IOT0_SRC_CTL
* Central IOT source select for both IOT hub0/1
*/
#define WFR_IOT0_SRC_CTL							(WFR_DEBUG + 0x000000001A00)
#define WFR_IOT0_SRC_CTL_RESETCSR						0x0000000000000000ull
#define WFR_IOT0_SRC_CTL_TRACEMEM_STREAM_EN_SHIFT				5
#define WFR_IOT0_SRC_CTL_TRACEMEM_STREAM_EN_MASK				0x1ull
#define WFR_IOT0_SRC_CTL_TRACEMEM_STREAM_EN_SMASK				0x20ull
#define WFR_IOT0_SRC_CTL_HUB_MEM_SEL0_SHIFT					4
#define WFR_IOT0_SRC_CTL_HUB_MEM_SEL0_MASK					0x1ull
#define WFR_IOT0_SRC_CTL_HUB_MEM_SEL0_SMASK					0x10ull
#define WFR_IOT0_SRC_CTL_SAT_HUB_SEL_SHIFT					3
#define WFR_IOT0_SRC_CTL_SAT_HUB_SEL_MASK					0x1ull
#define WFR_IOT0_SRC_CTL_SAT_HUB_SEL_SMASK					0x8ull
#define WFR_IOT0_SRC_CTL_FUB_SET_SEL_SHIFT					0
#define WFR_IOT0_SRC_CTL_FUB_SET_SEL_MASK					0x7ull
#define WFR_IOT0_SRC_CTL_FUB_SET_SEL_SMASK					0x7ull
/*
* Table #106 of 512_Debug_Interface_Registers.xml - VISA_CMD
* VISA controller command interface
*/
#define WFR_VISA_CMD								(WFR_DEBUG + 0x000000001A00)
#define WFR_VISA_CMD_RESETCSR							0x0000000000000000ull
#define WFR_VISA_CMD_VISA_WR_GET_SHIFT						24
#define WFR_VISA_CMD_VISA_WR_GET_MASK						0x1ull
#define WFR_VISA_CMD_VISA_WR_GET_SMASK						0x1000000ull
#define WFR_VISA_CMD_VISA_TRIGGER_IN_SHIFT					8
#define WFR_VISA_CMD_VISA_TRIGGER_IN_MASK					0xFFFFull
#define WFR_VISA_CMD_VISA_TRIGGER_IN_SMASK					0xFFFF00ull
#define WFR_VISA_CMD_VISA_RD_EN_SHIFT						15
#define WFR_VISA_CMD_VISA_RD_EN_MASK						0x1ull
#define WFR_VISA_CMD_VISA_RD_EN_SMASK						0x8000ull
#define WFR_VISA_CMD_VISA_WR_AVAIL_SHIFT					14
#define WFR_VISA_CMD_VISA_WR_AVAIL_MASK						0x1ull
#define WFR_VISA_CMD_VISA_WR_AVAIL_SMASK					0x4000ull
#define WFR_VISA_CMD_VISA_ADDR_SHIFT						0
#define WFR_VISA_CMD_VISA_ADDR_MASK						0x3FFFull
#define WFR_VISA_CMD_VISA_ADDR_SMASK						0x3FFFull
/*
* Table #107 of 512_Debug_Interface_Registers.xml - VISA_DATA
* visa controller data interface
*/
#define WFR_VISA_DATA								(WFR_DEBUG + 0x000000001A10)
#define WFR_VISA_DATA_RESETCSR							0x0000000000000000ull
#define WFR_VISA_DATA_VISADATA_SHIFT						0
#define WFR_VISA_DATA_VISADATA_MASK						0xFFFFFFFFull
#define WFR_VISA_DATA_VISADATA_SMASK						0xFFFFFFFFull
/*
* Table #108 of 512_Debug_Interface_Registers.xml - TRACE_MEM_CMD
* VISA controller control i/f
*/
#define WFR_TRACE_MEM_CMD							(WFR_DEBUG + 0x000000001A18)
#define WFR_TRACE_MEM_CMD_RESETCSR						0x0000000000000000ull
#define WFR_TRACE_MEM_CMD_READ_READY_SHIFT					15
#define WFR_TRACE_MEM_CMD_READ_READY_MASK					0x1ull
#define WFR_TRACE_MEM_CMD_READ_READY_SMASK					0x8000ull
#define WFR_TRACE_MEM_CMD_MEM_ADDR_SHIFT					0
#define WFR_TRACE_MEM_CMD_MEM_ADDR_MASK						0x3FFull
#define WFR_TRACE_MEM_CMD_MEM_ADDR_SMASK					0x3FFull
/*
* Table #109 of 512_Debug_Interface_Registers.xml - TRACE_MEM_D0
* trace memory data from 1k x 288 mem
*/
#define WFR_TRACE_MEM_D0							(WFR_DEBUG + 0x000000001A20)
#define WFR_TRACE_MEM_D0_RESETCSR						0x0000000000000000ull
#define WFR_TRACE_MEM_D0_DATA_SHIFT						0
#define WFR_TRACE_MEM_D0_DATA_MASK						0xFFFFFFFFFFFFFFFFull
#define WFR_TRACE_MEM_D0_DATA_SMASK						0xFFFFFFFFFFFFFFFFull
/*
* Table #110 of 512_Debug_Interface_Registers.xml - TRACE_MEM_D1
* trace memory data from 1k x 288 mem
*/
#define WFR_TRACE_MEM_D1							(WFR_DEBUG + 0x000000001A28)
#define WFR_TRACE_MEM_D1_RESETCSR						0x0000000000000000ull
#define WFR_TRACE_MEM_D1_DATA_SHIFT						0
#define WFR_TRACE_MEM_D1_DATA_MASK						0xFFFFFFFFFFFFFFFFull
#define WFR_TRACE_MEM_D1_DATA_SMASK						0xFFFFFFFFFFFFFFFFull
/*
* Table #111 of 512_Debug_Interface_Registers.xml - TRACE_MEM_D2
* trace memory data from 1k x 288 mem
*/
#define WFR_TRACE_MEM_D2							(WFR_DEBUG + 0x000000001A30)
#define WFR_TRACE_MEM_D2_RESETCSR						0x0000000000000000ull
#define WFR_TRACE_MEM_D2_DATA_SHIFT						0
#define WFR_TRACE_MEM_D2_DATA_MASK						0xFFFFFFFFFFFFFFFFull
#define WFR_TRACE_MEM_D2_DATA_SMASK						0xFFFFFFFFFFFFFFFFull
/*
* Table #112 of 512_Debug_Interface_Registers.xml - TRACE_MEM_D3
* trace memory data from 1k x 288 mem
*/
#define WFR_TRACE_MEM_D3							(WFR_DEBUG + 0x000000001A38)
#define WFR_TRACE_MEM_D3_RESETCSR						0x0000000000000000ull
#define WFR_TRACE_MEM_D3_DATA_SHIFT						0
#define WFR_TRACE_MEM_D3_DATA_MASK						0xFFFFFFFFFFFFFFFFull
#define WFR_TRACE_MEM_D3_DATA_SMASK						0xFFFFFFFFFFFFFFFFull
/*
* Table #113 of 512_Debug_Interface_Registers.xml - STREAM_HBASE_ADDR
* HOST allocated trace stream memory start address
*/
#define WFR_STREAM_HBASE_ADDR							(WFR_DEBUG + 0x000000001A40)
#define WFR_STREAM_HBASE_ADDR_RESETCSR						0x0000000000000000ull
#define WFR_STREAM_HBASE_ADDR_VISA_ADDR_SHIFT					0
#define WFR_STREAM_HBASE_ADDR_VISA_ADDR_MASK					0xFFFFFFFFFFFFull
#define WFR_STREAM_HBASE_ADDR_VISA_ADDR_SMASK					0xFFFFFFFFFFFFull
/*
* Table #114 of 512_Debug_Interface_Registers.xml - STREAM_LEN
* HOST allocated trace stream memory start address
*/
#define WFR_STREAM_LEN								(WFR_DEBUG + 0x000000001A48)
#define WFR_STREAM_LEN_RESETCSR							0x0000000000000000ull
#define WFR_STREAM_LEN_STEARM_LEN_SHIFT						0
#define WFR_STREAM_LEN_STEARM_LEN_MASK						0xFFFFFFFFull
#define WFR_STREAM_LEN_STEARM_LEN_SMASK						0xFFFFFFFFull
/*
* Table #115 of 512_Debug_Interface_Registers.xml - STREAM_STATUS
* HOST allocated trace stream memory start address
*/
#define WFR_STREAM_STATUS							(WFR_DEBUG + 0x000000001A50)
#define WFR_STREAM_STATUS_RESETCSR						0x0000000000000000ull
#define WFR_STREAM_STATUS_LASTSTREAEDADDR_SHIFT					0
#define WFR_STREAM_STATUS_LASTSTREAEDADDR_MASK					0xFFFFFFFFFFFFull
#define WFR_STREAM_STATUS_LASTSTREAEDADDR_SMASK					0xFFFFFFFFFFFFull

#endif 		/* DEF_WFR_DEBUG_SW_DEF */
