`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Instruction Seg Reg
// Tool Versions: Vivado 2017.4.1
// Description: Instruction seg reg for IF\ID
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    // IF\IDçš„æŒ‡ä»¤æ®µå¯„å­˜å™?
// è¾“å…¥
    // clk               æ—¶é’Ÿä¿¡å·
    // write_en          Instruction Cacheçš„debugå†™ä½¿èƒ?
    // addr              Instruction Cacheçš„è¯»æŒ‡ä»¤åœ°å€
    // debug_addr        Instruction Cacheçš„debugè¯»æŒ‡ä»¤åœ°å?
    // debug_input       Instruction Cacheçš„debugå†™å…¥æ•°æ®
    // bubbleD           IDé˜¶æ®µçš„bubbleä¿¡å·
    // flushD            IDé˜¶æ®µçš„flushä¿¡å·
// è¾“å‡º
    // inst_ID           ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„æŒ‡ä»¤
    // debug_data        Instruction Cacheçš„debugè¯»å‡ºæŒ‡ä»¤
// å®éªŒè¦æ±‚  
    // æ— éœ€ä¿®æ”¹


module IR_ID(
    input wire clk, bubbleD, flushD,
    input wire write_en,
    input wire [31:2] addr, debug_addr,
    input wire [31:0] debug_input,
    output wire [31:0] inst_ID,
    output wire [31:0] debug_data
    );




    wire [31:0] inst_ID_raw;


    InstructionCache InstructionCache1(
        .clk(clk),
        .write_en(write_en),
        .addr(addr),
        .debug_addr(debug_addr),
        .debug_input(debug_input),
        .data(inst_ID_raw),
        .debug_data(debug_data)
    );

    // Add flush and bubble support
    // if chip not enabled, output output last read result
    // else if chip clear, output 0
    // else output values from cache
    reg bubble_ff = 1'b0;
    reg flush_ff = 1'b0;
    reg [31:0] inst_ID_old = 32'b0;

    always@(posedge clk)
    begin
        bubble_ff <= bubbleD;
        flush_ff <= flushD;
        if (!bubble_ff)
            inst_ID_old <= inst_ID_raw;
    end

    assign inst_ID = bubble_ff ? inst_ID_old : (flush_ff ? 32'b0 : inst_ID_raw);

    
endmodule