Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May  7 23:38:01 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 698         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (698)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2427)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (698)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 685 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2427)
---------------------------------------------------
 There are 2427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.670        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.670        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 2.025ns (41.620%)  route 2.840ns (58.380%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.868     9.942    SSG_DISP/CathMod/clear
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    14.778    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_R)       -0.429    14.612    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 2.025ns (41.620%)  route 2.840ns (58.380%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.868     9.942    SSG_DISP/CathMod/clear
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    14.778    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_R)       -0.429    14.612    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 2.025ns (41.620%)  route 2.840ns (58.380%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.868     9.942    SSG_DISP/CathMod/clear
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    14.778    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_R)       -0.429    14.612    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 2.025ns (41.620%)  route 2.840ns (58.380%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.868     9.942    SSG_DISP/CathMod/clear
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    14.778    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X29Y18         FDRE (Setup_fdre_C_R)       -0.429    14.612    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 2.025ns (42.044%)  route 2.791ns (57.956%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.819     9.893    SSG_DISP/CathMod/clear
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.436    14.777    SSG_DISP/CathMod/CLK
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 2.025ns (42.044%)  route 2.791ns (57.956%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.819     9.893    SSG_DISP/CathMod/clear
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.436    14.777    SSG_DISP/CathMod/CLK
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 2.025ns (42.044%)  route 2.791ns (57.956%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.819     9.893    SSG_DISP/CathMod/clear
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.436    14.777    SSG_DISP/CathMod/CLK
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 2.025ns (42.044%)  route 2.791ns (57.956%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.819     9.893    SSG_DISP/CathMod/clear
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.436    14.777    SSG_DISP/CathMod/CLK
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 2.025ns (44.647%)  route 2.511ns (55.353%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.538     9.612    SSG_DISP/CathMod/clear
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    SSG_DISP/CathMod/CLK
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X29Y21         FDRE (Setup_fdre_C_R)       -0.429    14.586    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 2.025ns (44.647%)  route 2.511ns (55.353%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.555     5.076    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.077    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.657 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.657    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.771    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.885    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.850     8.070    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.303     8.373 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.577     8.950    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.074 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.538     9.612    SSG_DISP/CathMod/clear
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    SSG_DISP/CathMod/CLK
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X29Y21         FDRE (Setup_fdre_C_R)       -0.429    14.586    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  4.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    SSG_DISP/CathMod/CLK
    SLICE_X29Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.697    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X29Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    SSG_DISP/CathMod/CLK
    SLICE_X29Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.696    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.821     1.948    SSG_DISP/CathMod/CLK
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.699    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.807    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.951    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    SSG_DISP/CathMod/CLK
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.698    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.950    SSG_DISP/CathMod/CLK
    SLICE_X29Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X29Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.696    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X29Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.820     1.947    SSG_DISP/CathMod/CLK
    SLICE_X29Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    SSG_DISP/CathMod/CLK
    SLICE_X29Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.699    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X29Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    SSG_DISP/CathMod/CLK
    SLICE_X29Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.701    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.951    SSG_DISP/CathMod/CLK
    SLICE_X29Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.698    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.821     1.948    SSG_DISP/CathMod/CLK
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X29Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.698    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X29Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.820     1.947    SSG_DISP/CathMod/CLK
    SLICE_X29Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.694    SSG_DISP/CathMod/clk_div_counter_reg[12]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.809    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_7
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.821     1.948    SSG_DISP/CathMod/CLK
    SLICE_X29Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y22   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2454 Endpoints
Min Delay          2454 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.196ns  (logic 5.853ns (27.614%)  route 15.343ns (72.386%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           2.130    13.185    OTTER_MCU/Mux_ALU_B/D[5]
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.309 r  OTTER_MCU/Mux_ALU_B/PC_count[8]_i_11/O
                         net (fo=8, routed)           1.246    14.555    OTTER_MCU/Hazard_Generator/ALU_srcB[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I1_O)        0.124    14.679 r  OTTER_MCU/Hazard_Generator/PC_count[11]_i_25/O
                         net (fo=1, routed)           0.000    14.679    OTTER_MCU/Hazard_Generator/PC_count[11]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.211 r  OTTER_MCU/Hazard_Generator/PC_count_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.211    OTTER_MCU/Hazard_Generator/PC_count_reg[11]_i_14_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  OTTER_MCU/Hazard_Generator/PC_count_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.325    OTTER_MCU/Hazard_Generator/PC_count_reg[15]_i_14_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.564 r  OTTER_MCU/Hazard_Generator/DM_packed_reg[result][19]_i_13/O[2]
                         net (fo=1, routed)           1.149    16.713    OTTER_MCU/Hazard_Generator/ALU/data1[18]
    SLICE_X56Y8          LUT5 (Prop_lut5_I1_O)        0.302    17.015 r  OTTER_MCU/Hazard_Generator/DM_packed[result][18]_i_6/O
                         net (fo=1, routed)           0.500    17.515    OTTER_MCU/Hazard_Generator/DM_packed[result][18]_i_6_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.639 r  OTTER_MCU/Hazard_Generator/DM_packed[result][18]_i_2/O
                         net (fo=1, routed)           0.966    18.605    OTTER_MCU/Hazard_Generator/DM_packed[result][18]_i_2_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.729 r  OTTER_MCU/Hazard_Generator/DM_packed[result][18]_i_1/O
                         net (fo=2, routed)           1.278    20.007    OTTER_MCU/Mux_PC/PC_count_reg[23][2]
    SLICE_X44Y11         LUT4 (Prop_lut4_I3_O)        0.124    20.131 r  OTTER_MCU/Mux_PC/PC_count[18]_i_1/O
                         net (fo=1, routed)           1.065    21.196    OTTER_MCU/PC/D[18]
    SLICE_X44Y11         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.051ns  (logic 6.045ns (28.715%)  route 15.006ns (71.285%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           2.130    13.185    OTTER_MCU/Mux_ALU_B/D[5]
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.309 r  OTTER_MCU/Mux_ALU_B/PC_count[8]_i_11/O
                         net (fo=8, routed)           1.246    14.555    OTTER_MCU/Hazard_Generator/ALU_srcB[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I1_O)        0.124    14.679 r  OTTER_MCU/Hazard_Generator/PC_count[11]_i_25/O
                         net (fo=1, routed)           0.000    14.679    OTTER_MCU/Hazard_Generator/PC_count[11]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.211 r  OTTER_MCU/Hazard_Generator/PC_count_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.211    OTTER_MCU/Hazard_Generator/PC_count_reg[11]_i_14_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  OTTER_MCU/Hazard_Generator/PC_count_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.325    OTTER_MCU/Hazard_Generator/PC_count_reg[15]_i_14_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.439 r  OTTER_MCU/Hazard_Generator/DM_packed_reg[result][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.439    OTTER_MCU/Hazard_Generator/DM_packed_reg[result][19]_i_13_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.752 r  OTTER_MCU/Hazard_Generator/DM_packed_reg[result][23]_i_14/O[3]
                         net (fo=1, routed)           1.040    16.792    OTTER_MCU/Hazard_Generator/ALU/data1[23]
    SLICE_X54Y12         LUT5 (Prop_lut5_I1_O)        0.306    17.098 r  OTTER_MCU/Hazard_Generator/DM_packed[result][23]_i_6/O
                         net (fo=1, routed)           0.985    18.083    OTTER_MCU/Hazard_Generator/DM_packed[result][23]_i_6_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124    18.207 r  OTTER_MCU/Hazard_Generator/DM_packed[result][23]_i_2/O
                         net (fo=1, routed)           0.583    18.790    OTTER_MCU/Hazard_Generator/DM_packed[result][23]_i_2_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I0_O)        0.124    18.914 r  OTTER_MCU/Hazard_Generator/DM_packed[result][23]_i_1/O
                         net (fo=2, routed)           1.370    20.285    OTTER_MCU/Mux_PC/PC_count_reg[23][7]
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.124    20.409 r  OTTER_MCU/Mux_PC/PC_count[23]_i_1/O
                         net (fo=1, routed)           0.643    21.051    OTTER_MCU/PC/D[23]
    SLICE_X44Y13         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.883ns  (logic 5.947ns (28.478%)  route 14.936ns (71.522%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           2.130    13.185    OTTER_MCU/Mux_ALU_B/D[5]
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    13.309 r  OTTER_MCU/Mux_ALU_B/PC_count[8]_i_11/O
                         net (fo=8, routed)           1.246    14.555    OTTER_MCU/Hazard_Generator/ALU_srcB[8]
    SLICE_X51Y5          LUT2 (Prop_lut2_I1_O)        0.124    14.679 r  OTTER_MCU/Hazard_Generator/PC_count[11]_i_25/O
                         net (fo=1, routed)           0.000    14.679    OTTER_MCU/Hazard_Generator/PC_count[11]_i_25_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.211 r  OTTER_MCU/Hazard_Generator/PC_count_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.211    OTTER_MCU/Hazard_Generator/PC_count_reg[11]_i_14_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  OTTER_MCU/Hazard_Generator/PC_count_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.325    OTTER_MCU/Hazard_Generator/PC_count_reg[15]_i_14_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.439 r  OTTER_MCU/Hazard_Generator/DM_packed_reg[result][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.439    OTTER_MCU/Hazard_Generator/DM_packed_reg[result][19]_i_13_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.661 r  OTTER_MCU/Hazard_Generator/DM_packed_reg[result][23]_i_14/O[0]
                         net (fo=1, routed)           0.741    16.402    OTTER_MCU/Hazard_Generator/ALU/data1[20]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.299    16.701 r  OTTER_MCU/Hazard_Generator/DM_packed[result][20]_i_7/O
                         net (fo=1, routed)           0.966    17.668    OTTER_MCU/Hazard_Generator/DM_packed[result][20]_i_7_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    17.792 r  OTTER_MCU/Hazard_Generator/DM_packed[result][20]_i_2/O
                         net (fo=1, routed)           0.802    18.593    OTTER_MCU/Hazard_Generator/DM_packed[result][20]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.717 r  OTTER_MCU/Hazard_Generator/DM_packed[result][20]_i_1/O
                         net (fo=2, routed)           1.519    20.236    OTTER_MCU/Mux_PC/PC_count_reg[23][4]
    SLICE_X44Y11         LUT4 (Prop_lut4_I3_O)        0.124    20.360 r  OTTER_MCU/Mux_PC/PC_count[20]_i_1/O
                         net (fo=1, routed)           0.522    20.883    OTTER_MCU/PC/D[20]
    SLICE_X44Y11         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.747ns  (logic 5.949ns (28.674%)  route 14.798ns (71.326%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           1.099    12.154    OTTER_MCU/Hazard_Generator/ALU_fwB[8]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.278 f  OTTER_MCU/Hazard_Generator/control_flag_i_102/O
                         net (fo=3, routed)           1.259    13.537    OTTER_MCU/Hazard_Generator/control_flag_i_102_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.661 r  OTTER_MCU/Hazard_Generator/control_flag_i_80/O
                         net (fo=1, routed)           0.000    13.661    OTTER_MCU/Hazard_Generator/control_flag_i_80_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.059 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.059    OTTER_MCU/Hazard_Generator/control_flag_reg_i_49_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.173    OTTER_MCU/Hazard_Generator/control_flag_reg_i_20_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.401 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_9/CO[2]
                         net (fo=1, routed)           0.815    15.216    OTTER_MCU/Hazard_Generator/Branch_Decoder/br_eq
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.313    15.529 r  OTTER_MCU/Hazard_Generator/control_flag_i_5/O
                         net (fo=2, routed)           1.154    16.683    OTTER_MCU/Hazard_Generator/control_flag_i_5_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124    16.807 r  OTTER_MCU/Hazard_Generator/PC_count[27]_i_2/O
                         net (fo=32, routed)          2.653    19.460    OTTER_MCU/Mux_PC/PC_count_reg[27]
    SLICE_X46Y12         LUT2 (Prop_lut2_I1_O)        0.150    19.610 r  OTTER_MCU/Mux_PC/PC_count[30]_i_2/O
                         net (fo=1, routed)           0.809    20.419    OTTER_MCU/Mux_PC/PC_count[30]_i_2_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.328    20.747 r  OTTER_MCU/Mux_PC/PC_count[30]_i_1/O
                         net (fo=1, routed)           0.000    20.747    OTTER_MCU/PC/D[30]
    SLICE_X49Y11         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.595ns  (logic 5.949ns (28.886%)  route 14.646ns (71.114%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           1.099    12.154    OTTER_MCU/Hazard_Generator/ALU_fwB[8]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.278 f  OTTER_MCU/Hazard_Generator/control_flag_i_102/O
                         net (fo=3, routed)           1.259    13.537    OTTER_MCU/Hazard_Generator/control_flag_i_102_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.661 r  OTTER_MCU/Hazard_Generator/control_flag_i_80/O
                         net (fo=1, routed)           0.000    13.661    OTTER_MCU/Hazard_Generator/control_flag_i_80_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.059 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.059    OTTER_MCU/Hazard_Generator/control_flag_reg_i_49_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.173    OTTER_MCU/Hazard_Generator/control_flag_reg_i_20_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.401 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_9/CO[2]
                         net (fo=1, routed)           0.815    15.216    OTTER_MCU/Hazard_Generator/Branch_Decoder/br_eq
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.313    15.529 r  OTTER_MCU/Hazard_Generator/control_flag_i_5/O
                         net (fo=2, routed)           1.154    16.683    OTTER_MCU/Hazard_Generator/control_flag_i_5_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124    16.807 r  OTTER_MCU/Hazard_Generator/PC_count[27]_i_2/O
                         net (fo=32, routed)          2.375    19.182    OTTER_MCU/Mux_PC/PC_count_reg[27]
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.152    19.334 r  OTTER_MCU/Mux_PC/PC_count[25]_i_2/O
                         net (fo=1, routed)           0.935    20.269    OTTER_MCU/Mux_PC/PC_count[25]_i_2_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I0_O)        0.326    20.595 r  OTTER_MCU/Mux_PC/PC_count[25]_i_1/O
                         net (fo=1, routed)           0.000    20.595    OTTER_MCU/PC/D[25]
    SLICE_X47Y12         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.358ns  (logic 5.949ns (29.221%)  route 14.409ns (70.779%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           1.099    12.154    OTTER_MCU/Hazard_Generator/ALU_fwB[8]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.278 f  OTTER_MCU/Hazard_Generator/control_flag_i_102/O
                         net (fo=3, routed)           1.259    13.537    OTTER_MCU/Hazard_Generator/control_flag_i_102_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.661 r  OTTER_MCU/Hazard_Generator/control_flag_i_80/O
                         net (fo=1, routed)           0.000    13.661    OTTER_MCU/Hazard_Generator/control_flag_i_80_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.059 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.059    OTTER_MCU/Hazard_Generator/control_flag_reg_i_49_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.173    OTTER_MCU/Hazard_Generator/control_flag_reg_i_20_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.401 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_9/CO[2]
                         net (fo=1, routed)           0.815    15.216    OTTER_MCU/Hazard_Generator/Branch_Decoder/br_eq
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.313    15.529 r  OTTER_MCU/Hazard_Generator/control_flag_i_5/O
                         net (fo=2, routed)           1.154    16.683    OTTER_MCU/Hazard_Generator/control_flag_i_5_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124    16.807 r  OTTER_MCU/Hazard_Generator/PC_count[27]_i_2/O
                         net (fo=32, routed)          2.545    19.352    OTTER_MCU/Mux_PC/PC_count_reg[27]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.152    19.504 r  OTTER_MCU/Mux_PC/PC_count[29]_i_2/O
                         net (fo=1, routed)           0.529    20.032    OTTER_MCU/Mux_PC/PC_count[29]_i_2_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I0_O)        0.326    20.358 r  OTTER_MCU/Mux_PC/PC_count[29]_i_1/O
                         net (fo=1, routed)           0.000    20.358    OTTER_MCU/PC/D[29]
    SLICE_X51Y12         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.273ns  (logic 5.595ns (27.598%)  route 14.678ns (72.402%))
  Logic Levels:           16  (CARRY4=3 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           1.099    12.154    OTTER_MCU/Hazard_Generator/ALU_fwB[8]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.278 f  OTTER_MCU/Hazard_Generator/control_flag_i_102/O
                         net (fo=3, routed)           1.259    13.537    OTTER_MCU/Hazard_Generator/control_flag_i_102_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.661 r  OTTER_MCU/Hazard_Generator/control_flag_i_80/O
                         net (fo=1, routed)           0.000    13.661    OTTER_MCU/Hazard_Generator/control_flag_i_80_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.059 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.059    OTTER_MCU/Hazard_Generator/control_flag_reg_i_49_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.173    OTTER_MCU/Hazard_Generator/control_flag_reg_i_20_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.401 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_9/CO[2]
                         net (fo=1, routed)           0.815    15.216    OTTER_MCU/Hazard_Generator/Branch_Decoder/br_eq
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.313    15.529 f  OTTER_MCU/Hazard_Generator/control_flag_i_5/O
                         net (fo=2, routed)           1.157    16.686    OTTER_MCU/Hazard_Generator/control_flag_i_5_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  OTTER_MCU/Hazard_Generator/control_flag_i_2/O
                         net (fo=33, routed)          3.340    20.149    OTTER_MCU/Mux_PC/PC_count_reg[31]
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  OTTER_MCU/Mux_PC/PC_count[14]_i_1/O
                         net (fo=1, routed)           0.000    20.273    OTTER_MCU/PC/D[14]
    SLICE_X49Y6          FDRE                                         r  OTTER_MCU/PC/PC_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.258ns  (logic 5.918ns (29.214%)  route 14.340ns (70.786%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           1.099    12.154    OTTER_MCU/Hazard_Generator/ALU_fwB[8]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.278 f  OTTER_MCU/Hazard_Generator/control_flag_i_102/O
                         net (fo=3, routed)           1.259    13.537    OTTER_MCU/Hazard_Generator/control_flag_i_102_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.661 r  OTTER_MCU/Hazard_Generator/control_flag_i_80/O
                         net (fo=1, routed)           0.000    13.661    OTTER_MCU/Hazard_Generator/control_flag_i_80_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.059 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.059    OTTER_MCU/Hazard_Generator/control_flag_reg_i_49_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.173    OTTER_MCU/Hazard_Generator/control_flag_reg_i_20_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.401 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_9/CO[2]
                         net (fo=1, routed)           0.815    15.216    OTTER_MCU/Hazard_Generator/Branch_Decoder/br_eq
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.313    15.529 r  OTTER_MCU/Hazard_Generator/control_flag_i_5/O
                         net (fo=2, routed)           1.154    16.683    OTTER_MCU/Hazard_Generator/control_flag_i_5_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124    16.807 r  OTTER_MCU/Hazard_Generator/PC_count[27]_i_2/O
                         net (fo=32, routed)          1.980    18.787    OTTER_MCU/Mux_PC/PC_count_reg[27]
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.120    18.907 r  OTTER_MCU/Mux_PC/PC_count[28]_i_2/O
                         net (fo=1, routed)           1.023    19.931    OTTER_MCU/Mux_PC/PC_count[28]_i_2_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.327    20.258 r  OTTER_MCU/Mux_PC/PC_count[28]_i_1/O
                         net (fo=1, routed)           0.000    20.258    OTTER_MCU/PC/D[28]
    SLICE_X49Y11         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.183ns  (logic 5.595ns (27.721%)  route 14.588ns (72.279%))
  Logic Levels:           16  (CARRY4=3 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           1.099    12.154    OTTER_MCU/Hazard_Generator/ALU_fwB[8]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.278 f  OTTER_MCU/Hazard_Generator/control_flag_i_102/O
                         net (fo=3, routed)           1.259    13.537    OTTER_MCU/Hazard_Generator/control_flag_i_102_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.661 r  OTTER_MCU/Hazard_Generator/control_flag_i_80/O
                         net (fo=1, routed)           0.000    13.661    OTTER_MCU/Hazard_Generator/control_flag_i_80_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.059 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.059    OTTER_MCU/Hazard_Generator/control_flag_reg_i_49_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.173    OTTER_MCU/Hazard_Generator/control_flag_reg_i_20_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.401 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_9/CO[2]
                         net (fo=1, routed)           0.815    15.216    OTTER_MCU/Hazard_Generator/Branch_Decoder/br_eq
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.313    15.529 f  OTTER_MCU/Hazard_Generator/control_flag_i_5/O
                         net (fo=2, routed)           1.157    16.686    OTTER_MCU/Hazard_Generator/control_flag_i_5_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  OTTER_MCU/Hazard_Generator/control_flag_i_2/O
                         net (fo=33, routed)          2.614    19.424    OTTER_MCU/Mux_PC/PC_count_reg[31]
    SLICE_X44Y11         LUT4 (Prop_lut4_I2_O)        0.124    19.548 r  OTTER_MCU/Mux_PC/PC_count[19]_i_1/O
                         net (fo=1, routed)           0.636    20.183    OTTER_MCU/PC/D[19]
    SLICE_X44Y11         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/PC/PC_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.181ns  (logic 5.947ns (29.468%)  route 14.234ns (70.532%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_4/CLKARDCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_4/DOADO[15]
                         net (fo=1, routed)           2.034     4.488    OTTER_MCU/Memory/memory_reg_bram_4_n_20
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66/O
                         net (fo=1, routed)           0.000     4.612    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_66_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.857 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.000     4.857    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     4.961 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_27/O
                         net (fo=22, routed)          1.962     6.923    OTTER_MCU/Memory/p_4_in[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.316     7.239 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37/O
                         net (fo=24, routed)          1.048     8.287    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.150     8.437 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=1, routed)           0.472     8.910    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.321     9.231 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_10/O
                         net (fo=3, routed)           1.493    10.723    OTTER_MCU/Mux_FW_B/mem_DM_Data[8]
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.332    11.055 r  OTTER_MCU/Mux_FW_B/DM_packed[RS2][8]_i_1/O
                         net (fo=4, routed)           1.099    12.154    OTTER_MCU/Hazard_Generator/ALU_fwB[8]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.278 f  OTTER_MCU/Hazard_Generator/control_flag_i_102/O
                         net (fo=3, routed)           1.259    13.537    OTTER_MCU/Hazard_Generator/control_flag_i_102_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.661 r  OTTER_MCU/Hazard_Generator/control_flag_i_80/O
                         net (fo=1, routed)           0.000    13.661    OTTER_MCU/Hazard_Generator/control_flag_i_80_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.059 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.059    OTTER_MCU/Hazard_Generator/control_flag_reg_i_49_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.173    OTTER_MCU/Hazard_Generator/control_flag_reg_i_20_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.401 r  OTTER_MCU/Hazard_Generator/control_flag_reg_i_9/CO[2]
                         net (fo=1, routed)           0.815    15.216    OTTER_MCU/Hazard_Generator/Branch_Decoder/br_eq
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.313    15.529 r  OTTER_MCU/Hazard_Generator/control_flag_i_5/O
                         net (fo=2, routed)           1.154    16.683    OTTER_MCU/Hazard_Generator/control_flag_i_5_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124    16.807 r  OTTER_MCU/Hazard_Generator/PC_count[27]_i_2/O
                         net (fo=32, routed)          2.455    19.262    OTTER_MCU/Mux_PC/PC_count_reg[27]
    SLICE_X44Y13         LUT2 (Prop_lut2_I1_O)        0.150    19.412 r  OTTER_MCU/Mux_PC/PC_count[31]_i_2/O
                         net (fo=1, routed)           0.444    19.855    OTTER_MCU/Mux_PC/PC_count[31]_i_2_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I0_O)        0.326    20.181 r  OTTER_MCU/Mux_PC/PC_count[31]_i_1/O
                         net (fo=1, routed)           0.000    20.181    OTTER_MCU/PC/D[31]
    SLICE_X47Y11         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[PC4][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/WB_packed_reg[PC4][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[PC4][24]/C
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DM_packed_reg[PC4][24]/Q
                         net (fo=1, routed)           0.100     0.241    OTTER_MCU/DM_packed_reg[PC4][24]
    SLICE_X41Y21         FDRE                                         r  OTTER_MCU/WB_packed_reg[PC4][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[RF_SEL][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[RF_SEL][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.806%)  route 0.119ns (48.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[RF_SEL][0]/C
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/ALU_packed_reg[RF_SEL][0]/Q
                         net (fo=1, routed)           0.119     0.247    OTTER_MCU/ALU_packed_reg[RF_SEL][0]
    SLICE_X32Y6          FDRE                                         r  OTTER_MCU/DM_packed_reg[RF_SEL][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][11]/C
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/DEC_packed_reg[PC][11]/Q
                         net (fo=1, routed)           0.119     0.247    OTTER_MCU/DEC_packed_reg[PC][11]
    SLICE_X44Y5          FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[PC4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[PC4][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[PC4][7]/C
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/ALU_packed_reg[PC4][7]/Q
                         net (fo=1, routed)           0.119     0.247    OTTER_MCU/ALU_packed_reg[PC4][7]
    SLICE_X36Y7          FDRE                                         r  OTTER_MCU/DM_packed_reg[PC4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[PC4][22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/WB_packed_reg[PC4][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[PC4][22]/C
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DM_packed_reg[PC4][22]/Q
                         net (fo=1, routed)           0.107     0.248    OTTER_MCU/DM_packed_reg[PC4][22]
    SLICE_X40Y21         FDRE                                         r  OTTER_MCU/WB_packed_reg[PC4][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[PC4][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[PC4][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.226%)  route 0.122ns (48.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[PC4][15]/C
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/ALU_packed_reg[PC4][15]/Q
                         net (fo=1, routed)           0.122     0.250    OTTER_MCU/ALU_packed_reg[PC4][15]
    SLICE_X30Y7          FDRE                                         r  OTTER_MCU/DM_packed_reg[PC4][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][31]/C
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][31]/Q
                         net (fo=1, routed)           0.110     0.251    OTTER_MCU/DEC_packed_reg[PC][31]
    SLICE_X46Y10         FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[PC4][29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[PC4][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.845%)  route 0.124ns (49.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[PC4][29]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/ALU_packed_reg[PC4][29]/Q
                         net (fo=1, routed)           0.124     0.252    OTTER_MCU/ALU_packed_reg[PC4][29]
    SLICE_X42Y21         FDRE                                         r  OTTER_MCU/DM_packed_reg[PC4][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][25]/C
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][25]/Q
                         net (fo=1, routed)           0.112     0.253    OTTER_MCU/DEC_packed_reg[PC][25]
    SLICE_X45Y16         FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[PC4][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[PC4][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[PC4][6]/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/ALU_packed_reg[PC4][6]/Q
                         net (fo=1, routed)           0.112     0.253    OTTER_MCU/ALU_packed_reg[PC4][6]
    SLICE_X43Y6          FDRE                                         r  OTTER_MCU/DM_packed_reg[PC4][6]/D
  -------------------------------------------------------------------    -------------------





