$date
	Fri Feb 03 13:39:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! t2 $end
$var wire 1 " t1 $end
$var wire 1 # t0 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$scope module g $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 # t0 $end
$var wire 1 " t1 $end
$var wire 1 ! t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
1!
$end
#20
1"
1%
#40
0%
1$
#60
1#
1%
#80
0!
0#
0"
1&
0%
0$
#100
1!
0&
#120
