Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9b065e21472f420ba4f6f59eb1b50314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_fsm_using_ROM_tb_behav xil_defaultlib.counter_fsm_using_ROM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.counter_fsm_using_ROM
Compiling module xil_defaultlib.counter_fsm_using_ROM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_fsm_using_ROM_tb_behav
