/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [8:0] _04_;
  wire [11:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [25:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  reg [12:0] celloutsig_0_55z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [30:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[21] | in_data[29]) & in_data[21]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[22] | celloutsig_0_1z[14]) & celloutsig_0_1z[13]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_2z[1]) & celloutsig_0_3z);
  assign celloutsig_0_54z = ~((celloutsig_0_0z | celloutsig_0_18z[4]) & celloutsig_0_8z[3]);
  assign celloutsig_1_0z = ~((in_data[162] | in_data[145]) & in_data[151]);
  assign celloutsig_1_3z = ~((in_data[113] | in_data[178]) & in_data[153]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z[8] | celloutsig_1_2z[7]) & in_data[170]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[5] | _01_) & celloutsig_1_5z[21]);
  assign celloutsig_1_7z = ~((_02_ | celloutsig_1_5z[18]) & celloutsig_1_3z);
  assign celloutsig_1_10z = ~((celloutsig_1_5z[19] | celloutsig_1_8z[4]) & in_data[183]);
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_1z[25]) & celloutsig_0_4z);
  assign celloutsig_1_12z = ~((celloutsig_1_5z[15] | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_1_14z = ~((celloutsig_1_4z | celloutsig_1_2z[2]) & celloutsig_1_9z[0]);
  assign celloutsig_1_17z = ~((celloutsig_1_9z[4] | celloutsig_1_12z) & celloutsig_1_7z);
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_2z[2]) & celloutsig_0_7z[6]);
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_3z) & _03_);
  assign celloutsig_0_12z = ~((celloutsig_0_9z | in_data[11]) & _03_);
  assign celloutsig_0_13z = ~((celloutsig_0_4z | celloutsig_0_9z) & celloutsig_0_6z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z | celloutsig_0_6z) & celloutsig_0_11z[1]);
  assign celloutsig_0_15z = ~((celloutsig_0_1z[17] | in_data[68]) & celloutsig_0_4z);
  assign celloutsig_0_17z = ~((celloutsig_0_15z | celloutsig_0_14z) & in_data[8]);
  assign celloutsig_0_23z = ~((celloutsig_0_15z | celloutsig_0_12z) & celloutsig_0_15z);
  assign celloutsig_0_24z = ~((in_data[3] | celloutsig_0_17z) & celloutsig_0_12z);
  assign celloutsig_0_26z = ~((celloutsig_0_25z[2] | celloutsig_0_23z) & celloutsig_0_12z);
  reg [11:0] _30_;
  always_ff @(posedge clkin_data[0], negedge out_data[128])
    if (!out_data[128]) _30_ <= 12'h000;
    else _30_ <= { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _05_[11:9], _03_, _05_[7], _00_, _05_[5:0] } = _30_;
  reg [8:0] _31_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 9'h000;
    else _31_ <= in_data[126:118];
  assign { _02_, out_data[99], _04_[6:5], _01_, _04_[3:0] } = _31_;
  assign celloutsig_0_30z = { celloutsig_0_27z[9:2], celloutsig_0_24z, celloutsig_0_7z } ^ { celloutsig_0_20z[15:0], celloutsig_0_26z };
  assign celloutsig_1_2z = in_data[128:118] ^ { _04_[6], _02_, out_data[99], _04_[6:5], _01_, _04_[3:0], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[187:174], celloutsig_1_2z } ^ { in_data[111:96], _02_, out_data[99], _04_[6:5], _01_, _04_[3:0] };
  assign celloutsig_1_8z = celloutsig_1_2z[7:2] ^ { in_data[168:164], celloutsig_1_7z };
  assign celloutsig_1_9z = { celloutsig_1_2z[6], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z } ^ { _01_, _04_[3:0] };
  assign celloutsig_1_11z = { celloutsig_1_2z[3:1], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z } ^ in_data[169:160];
  assign celloutsig_1_13z = { celloutsig_1_2z[8:2], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z } ^ { celloutsig_1_11z[8:0], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_7z = { _05_[11:9], _03_, _05_[7], _00_, _05_[5:4] } ^ celloutsig_0_1z[23:16];
  assign celloutsig_0_8z = { celloutsig_0_7z[7:4], celloutsig_0_0z } ^ celloutsig_0_2z;
  assign celloutsig_0_11z = { celloutsig_0_7z[5:2], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z } ^ { celloutsig_0_1z[24:15], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[27:2] ^ { in_data[59:35], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_11z[3:2], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_10z } ^ { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_18z[6:0], celloutsig_0_4z, _05_[11:9], _03_, _05_[7], _00_, _05_[5:0] } ^ { _03_, _05_[7], _00_, _05_[5:0], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_1z[7:3] ^ { in_data[58:55], celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_1z[17:10] ^ { _05_[5:1], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_23z };
  assign celloutsig_0_27z = { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_2z } ^ celloutsig_0_11z[9:0];
  always_latch
    if (out_data[128]) celloutsig_0_55z = 13'h0000;
    else if (clkin_data[96]) celloutsig_0_55z = { celloutsig_0_30z[12:2], celloutsig_0_4z, celloutsig_0_15z };
  assign { celloutsig_1_15z[1:0], celloutsig_1_15z[2] } = { celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z } ^ { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_8z[0] };
  assign { out_data[128], out_data[136:129] } = { celloutsig_1_17z, celloutsig_1_13z[10:3] } ^ { celloutsig_1_12z, celloutsig_1_15z[2], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z };
  assign { out_data[96], out_data[97], out_data[98] } = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z } ^ { _01_, _04_[5], _04_[6] };
  assign { _04_[8:7], _04_[4] } = { _02_, out_data[99], _01_ };
  assign { _05_[8], _05_[6] } = { _03_, _00_ };
  assign celloutsig_1_15z[7:3] = 5'h00;
  assign { out_data[141:137], out_data[32], out_data[12:0] } = { celloutsig_1_13z[15:11], celloutsig_0_54z, celloutsig_0_55z };
endmodule
