# Gate Level Modeling

Verilog allows to do gate level modeling. Although gate level modeling is not widely used it has the benefit of describing the hardware structure better.

This folder contains the example design described in tutorial:
[https://chiphackers.com/lessons/verilog-gate-level-modeling/](https://chiphackers.com/lessons/verilog-gate-level-modeling/)
