// Seed: 1662313664
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2
    , id_20,
    output supply1 id_3,
    output wire id_4,
    input wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wand id_8,
    output tri1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    input wire id_12,
    output wire id_13,
    output wire id_14,
    input wire id_15,
    input tri0 id_16,
    input wor id_17,
    output supply1 id_18
);
  wire id_21, id_22;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1
);
  tri1 id_3 = 1'b0 / 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
