// Seed: 2498753590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_2;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri0  id_2
);
  assign id_1 = id_2 && id_0 + id_2;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  wire id_6;
endmodule
module module_2 (
    input tri1  id_0
    , id_4,
    input logic id_1,
    input uwire id_2
);
  id_5 :
  assert property (@(posedge "" == id_5) 1)
  else begin
    id_5 <= id_1;
    id_4 = id_1;
  end
  assign id_5 = 1;
  tri0 id_6;
  assign id_6 = 1'b0;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
