<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EZR32 CMSIS: release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EZR32HG/Include/ezr32hg_idac.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EZR32HG/Include/ezr32hg_idac.h File Reference</h1>EZR32HG_IDAC register and bit field definitions. <a href="#_details">More...</a>
<p>

<p>
<a href="ezr32hg__idac_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structIDAC__TypeDef.html">IDAC_TypeDef</a></td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ge7b05861a1ec5682f4e0b9b929223a91">_IDAC_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g5eee2b4a3a7090eb972b00c4ae0717ee">_IDAC_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x0074001FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ga57880e548ff134ea01738e44d5b8f27">IDAC_CTRL_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gb24f9408d66850b30c94972dee34b9c6">_IDAC_CTRL_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gac6e0060ea3bbd13a37ff72553fbfad6">_IDAC_CTRL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g58ce73cccaa0f7e73324eba1289ea832">_IDAC_CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gca08cc740afd59b2743069aac239be17">IDAC_CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g7ab81ae13a7f63273db0d9ee5906b397">IDAC_CTRL_CURSINK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ge53fb167a2d60826ffb3cdbeef685a5e">_IDAC_CTRL_CURSINK_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gf549fde2e98fe013007f78f1379a9208">_IDAC_CTRL_CURSINK_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g682120598e840d730abdeabf32d764b0">_IDAC_CTRL_CURSINK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g5a81997ec727d571c16ffa9ce30d408d">IDAC_CTRL_CURSINK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_CURSINK_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g48f419abe341d152e7d3f3c69a96499f">IDAC_CTRL_MINOUTTRANS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gc11d37e2f93702611691538031a0fdec">_IDAC_CTRL_MINOUTTRANS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g869c7f20b02f79df628854549ea87f35">_IDAC_CTRL_MINOUTTRANS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g41d7b2ea57b7317be01b69938a9275bb">_IDAC_CTRL_MINOUTTRANS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g7415bdbecc58b152a3698f91a0f9399f">IDAC_CTRL_MINOUTTRANS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_MINOUTTRANS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g0b846f4975dbb884a9ec8f086df919b4">IDAC_CTRL_OUTEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g15df6a9c2a0626d43134563231712f7f">_IDAC_CTRL_OUTEN_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g70ee78f284335a175c70bd14f46872a1">_IDAC_CTRL_OUTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g238fcf7c390e59987a645dae04c46ba4">_IDAC_CTRL_OUTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g96c2bce30213083f8dbb9da2789fa110">IDAC_CTRL_OUTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTEN_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g5eae99fb44859323eb76e6e2fcf9defb">IDAC_CTRL_OUTMODE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g918a918c594addbacac8baf92ca6b43d">_IDAC_CTRL_OUTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g072ff0a3f59266b44594af195df00403">_IDAC_CTRL_OUTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g6cc89111562b14eb23b7a950bf72b3dd">_IDAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gdbb944bd96aeda7caa4f6717dc0ba7a0">_IDAC_CTRL_OUTMODE_PIN</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g977bc135704b953ecdf0856d091a01ce">_IDAC_CTRL_OUTMODE_ADC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g1e4690ba43b42b76cf33b1e91a9059c3">IDAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g22e2860914dd1e61d04eb25cfc7323ea">IDAC_CTRL_OUTMODE_PIN</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_PIN &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g7222e92294b78ed7f0065c327fbcba11">IDAC_CTRL_OUTMODE_ADC</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_ADC &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g03bf545fcfd8282945b523d9a7a58f73">IDAC_CTRL_OUTENPRS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g655be9b134556a41ecc57f0f02514861">_IDAC_CTRL_OUTENPRS_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g0ccbd468a8b309df04cd8542a877dc4f">_IDAC_CTRL_OUTENPRS_MASK</a>&nbsp;&nbsp;&nbsp;0x40000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ga5b6dedfa4f8731f56e4451e6fee36bb">_IDAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g919111f5850b1b751d0367a29ee0e41d">IDAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gc543663bec6f0b54aa08e0f9976964c7">_IDAC_CTRL_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g03b61ba216eab24aa076469670462130">_IDAC_CTRL_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x700000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gf4481c47d243d6b3035aa8a83272e99a">_IDAC_CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g7d33abdbf80ce88c70a9a09c5f1c293d">_IDAC_CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g674db1156ae291871a1354309377665a">_IDAC_CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g7779d1c74d41ef04f386890e49544607">_IDAC_CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g9b307926736bbcefadaf3d6b141888c5">_IDAC_CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g57eb7482944619ffe89d6587b3645ed7">_IDAC_CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ga7494fd65a2e207095899758aa0b2fc6">_IDAC_CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gccd53d82bb53f639ef635a043c26c4f6">IDAC_CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g6f2d5227f1a365f369df0a4f3c60a7c2">IDAC_CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH0 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ga1c335792fc353d2ec2348e65f997022">IDAC_CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH1 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gded9ef07336101086b9c859b8abb8cb1">IDAC_CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH2 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g5ef853d441eb59678274800cda3cbaad">IDAC_CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH3 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gf25b0bc56ce0928f5fa4cf4230f663f4">IDAC_CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH4 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gfcbe5a9af7bf16ea65d71182f78ed999">IDAC_CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH5 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ga66c32551f46b9cbbb11754a1257ce50">_IDAC_CURPROG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g0c5ab77e129039a593a1b0e752e69e9a">_IDAC_CURPROG_MASK</a>&nbsp;&nbsp;&nbsp;0x00001F03UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g504f4818c6565310aa2543cda56b6046">_IDAC_CURPROG_RANGESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gc98a05b743d83246185dae36bf92555b">_IDAC_CURPROG_RANGESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g0950e281565731570fe2d717932b4fab">_IDAC_CURPROG_RANGESEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gbb1ff3a37a4eaabb1d2e16a1b6658017">_IDAC_CURPROG_RANGESEL_RANGE0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gcc2e8255c141f9b85d60c10b10149554">_IDAC_CURPROG_RANGESEL_RANGE1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gd8d513b21d4e19df31dc2832f47755dd">_IDAC_CURPROG_RANGESEL_RANGE2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g4dc1d8112cdc53ddea294fdfb7063275">_IDAC_CURPROG_RANGESEL_RANGE3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g9fd4035b859bc1bda242a94c48d2409e">IDAC_CURPROG_RANGESEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gc4b44deb75bf7bbec578d98ddfca378f">IDAC_CURPROG_RANGESEL_RANGE0</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gef79e95da70ed301e1117833e9213e7f">IDAC_CURPROG_RANGESEL_RANGE1</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g9a9ebad68205c5accbfa286d0891553b">IDAC_CURPROG_RANGESEL_RANGE2</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g97f1097c4cd8981f1268434ab47af886">IDAC_CURPROG_RANGESEL_RANGE3</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g02abd15c5023815879a97e2bc058dbd0">_IDAC_CURPROG_STEPSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ge48046d28385a6ea0792ea4abf1fe0c1">_IDAC_CURPROG_STEPSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1F00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g10c406bc0e9126a33c9c4f5aa55abc3c">_IDAC_CURPROG_STEPSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g5594fb2f78df73081ea5aeb1435556e9">IDAC_CURPROG_STEPSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_STEPSEL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gc719501417c00b147bb272b5353cdbfe">_IDAC_CAL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g987dce95b681add9318c530f366a1619">_IDAC_CAL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g18773dd33638b531c3c2cacf54259db5">_IDAC_CAL_TUNING_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g3bebaf66fa9ab6dbdf2e774ab0a675e3">_IDAC_CAL_TUNING_MASK</a>&nbsp;&nbsp;&nbsp;0x7FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ga22ab74a79da4d99ada282866564e203">_IDAC_CAL_TUNING_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g8b27b9e31dae82f7d17a9270c357140a">IDAC_CAL_TUNING_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CAL_TUNING_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g9904b5b1c14c39c046eca16f421c2d5a">_IDAC_DUTYCONFIG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g9cff7517e8245cb3de69f258d1a45ce6">_IDAC_DUTYCONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#ge27258fcff2d371704b20227ee9716e5">IDAC_DUTYCONFIG_DUTYCYCLEEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gf5e04305b3a53fd5ea9e8f42066b854f">_IDAC_DUTYCONFIG_DUTYCYCLEEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gb2d26cbba6da29d1ccd4ffc42cc333e4">_IDAC_DUTYCONFIG_DUTYCYCLEEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gcdfc3ab3a1429a594e09cdb7d06ded7a">_IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gc4a306cc07d7295305f855e81269928b">IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gd0514542d668a67cf971d4728bb2bdc4">IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g5c40a46547d275141e3f82164cc07ed8">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g3361dc313dfb495eeecd967fe71eb548">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#g21e211f36231d8da15f8f0e796ded975">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG__IDAC__BitFields.html#gd8962e130273e119810365cbf21b5b95">IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT &lt;&lt; 1)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
EZR32HG_IDAC register and bit field definitions. 
<p>
<dl compact><dt><b>Version:</b></dt><dd>4.1.0</dd></dl>
<h2><a class="anchor" name="License">
License</a></h2>
<b>(C) Copyright 2015 Silicon Laboratories, Inc. <a href="http://www.silabs.com">http://www.silabs.com</a></b><p>
Permission is granted to anyone to use this software for any purpose, including commercial applications, and to alter it and redistribute it freely, subject to the following restrictions:<p>
1. The origin of this software must not be misrepresented; you must not claim that you wrote the original software.<br>
 2. Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software.<br>
 3. This notice may not be removed or altered from any source distribution.<p>
DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. has no obligation to support this Software. Silicon Laboratories, Inc. is providing the Software "AS IS", with no express or implied warranties of any kind, including, but not limited to, any implied warranties of merchantability or fitness for any particular purpose or warranties against infringement of any proprietary rights of a third party.<p>
Silicon Laboratories, Inc. will not be liable for any consequential, incidental, or special damages, or any other relief, or for any claim by any third party, arising from your use of this Software. 
<p>
Definition in file <a class="el" href="ezr32hg__idac_8h-source.html">ezr32hg_idac.h</a>.<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:16:32 2015</small> for Silicon Labs EZR32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
