// Seed: 1410999478
module module_0 (
    input supply1 id_0,
    output tri id_1
);
  wire id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    inout wand id_2,
    output logic id_3,
    input tri0 id_4,
    input supply0 id_5,
    input uwire id_6,
    output supply1 id_7,
    output supply0 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri1 id_12,
    output supply1 id_13
);
  id_15 :
  assert property (@(posedge id_11) -1'b0)
  else id_3 <= 1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
