// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 18.1 (Release Build #277)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from cnn_bb_B7_stall_region
// SystemVerilog created on Thu Jun 25 10:37:46 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module cnn_bb_B7_stall_region (
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_0_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_0_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_0_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_0_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_1_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_1_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_1_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_1_avm_readdatavalid,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_0_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_0_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_0_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_0_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_0_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_0_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_0_avm_burstcount,
    input wire [63:0] in_input,
    input wire [63:0] in_add1788,
    input wire [63:0] in_add3193,
    input wire [63:0] in_add82,
    input wire [63:0] in_add_ptr109,
    input wire [63:0] in_col_060_replace_phi104,
    input wire [0:0] in_forked107,
    input wire [63:0] in_mul8599,
    input wire [0:0] in_notcmp67110,
    input wire [0:0] in_notcmp71106,
    input wire [0:0] in_notcmp75102,
    input wire [63:0] in_row_063_replace_phi96,
    input wire [63:0] in_to_058_replace_phi108,
    input wire [0:0] in_valid_in,
    output wire [0:0] out_c0_exe134,
    output wire [63:0] out_c0_exe135,
    output wire [63:0] out_c0_exe136,
    output wire [63:0] out_c0_exe137,
    output wire [0:0] out_c0_exe138,
    output wire [0:0] out_c0_exe139,
    output wire [63:0] out_c0_exe140,
    output wire [0:0] out_c0_exe141,
    output wire [63:0] out_c0_exe1898,
    output wire [63:0] out_c0_exe4901,
    output wire [31:0] out_c1_exe1,
    output wire [0:0] out_valid_out,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_2_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_2_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_2_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_2_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw,
    input wire [0:0] in_intel_reserved_ffwd_26_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_3_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_3_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_3_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_3_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw_incr,
    input wire [0:0] in_intel_reserved_ffwd_27_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_4_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_4_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_4_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_4_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_ivalid,
    input wire [0:0] in_intel_reserved_ffwd_28_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_5_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_5_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_5_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_5_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_req,
    input wire [0:0] in_intel_reserved_ffwd_29_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_6_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_6_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_6_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_6_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_readwrite_count,
    input wire [0:0] in_intel_reserved_ffwd_30_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_7_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_7_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_7_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_7_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total,
    input wire [0:0] in_intel_reserved_ffwd_31_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_8_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_8_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_8_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_8_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total_incr,
    input wire [0:0] in_intel_reserved_ffwd_32_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_9_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_9_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_9_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_9_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_req_cache_hit_count,
    input wire [0:0] in_intel_reserved_ffwd_33_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_10_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_10_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_10_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_10_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_stall,
    input wire [0:0] in_intel_reserved_ffwd_34_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_11_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_11_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_11_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_11_avm_readdatavalid,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_1_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_1_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_1_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_1_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_1_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_1_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_1_avm_burstcount,
    input wire [0:0] in_intel_reserved_ffwd_35_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_12_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_12_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_12_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_12_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw,
    input wire [0:0] in_intel_reserved_ffwd_36_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_13_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_13_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_13_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_13_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw_incr,
    input wire [0:0] in_intel_reserved_ffwd_37_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_14_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_14_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_14_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_14_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_ivalid,
    input wire [0:0] in_intel_reserved_ffwd_38_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_15_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_15_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_15_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_15_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_req,
    input wire [0:0] in_intel_reserved_ffwd_39_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_16_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_16_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_16_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_16_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_readwrite_count,
    input wire [0:0] in_intel_reserved_ffwd_40_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_17_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_17_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_17_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_17_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total,
    input wire [0:0] in_intel_reserved_ffwd_41_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_18_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_18_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_18_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_18_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total_incr,
    input wire [0:0] in_intel_reserved_ffwd_42_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_19_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_19_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_19_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_19_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_req_cache_hit_count,
    input wire [0:0] in_intel_reserved_ffwd_43_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_20_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_20_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_20_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_20_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_extra_unaligned_reqs,
    input wire [0:0] in_intel_reserved_ffwd_44_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_21_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_21_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_21_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_21_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_stall,
    input wire [0:0] in_intel_reserved_ffwd_45_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_22_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_22_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_22_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_22_avm_readdatavalid,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_2_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_2_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_2_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_2_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_2_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_2_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_2_avm_burstcount,
    input wire [0:0] in_intel_reserved_ffwd_46_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_23_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_23_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_23_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_23_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw,
    input wire [0:0] in_intel_reserved_ffwd_47_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_24_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_24_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_24_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_24_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw_incr,
    input wire [0:0] in_intel_reserved_ffwd_48_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_25_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_25_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_25_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_25_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_ivalid,
    input wire [0:0] in_intel_reserved_ffwd_49_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_26_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_26_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_26_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_26_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_req,
    input wire [0:0] in_intel_reserved_ffwd_50_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_27_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_27_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_27_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_27_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_readwrite_count,
    input wire [0:0] in_intel_reserved_ffwd_51_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_28_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_28_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_28_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_28_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total,
    input wire [0:0] in_intel_reserved_ffwd_52_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_29_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_29_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_29_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_29_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total_incr,
    input wire [0:0] in_intel_reserved_ffwd_53_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_30_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_30_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_30_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_30_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_req_cache_hit_count,
    input wire [0:0] in_intel_reserved_ffwd_54_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_31_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_31_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_31_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_31_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_extra_unaligned_reqs,
    input wire [0:0] in_intel_reserved_ffwd_55_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_32_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_32_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_32_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_32_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_stall,
    input wire [0:0] in_intel_reserved_ffwd_56_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_33_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_33_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_33_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_33_avm_readdatavalid,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_3_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_3_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_3_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_3_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_3_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_3_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_3_avm_burstcount,
    input wire [0:0] in_intel_reserved_ffwd_57_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_34_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_34_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_34_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_34_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw,
    input wire [0:0] in_intel_reserved_ffwd_58_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_35_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_35_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_35_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_35_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw_incr,
    input wire [0:0] in_intel_reserved_ffwd_59_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_36_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_36_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_36_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_36_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_ivalid,
    input wire [0:0] in_intel_reserved_ffwd_60_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_37_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_37_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_37_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_37_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_req,
    input wire [0:0] in_intel_reserved_ffwd_61_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_38_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_38_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_38_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_38_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_readwrite_count,
    input wire [0:0] in_intel_reserved_ffwd_62_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_39_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_39_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_39_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_39_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total,
    input wire [0:0] in_intel_reserved_ffwd_63_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_40_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_40_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_40_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_40_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total_incr,
    input wire [0:0] in_intel_reserved_ffwd_64_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_41_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_41_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_41_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_41_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_req_cache_hit_count,
    input wire [0:0] in_intel_reserved_ffwd_65_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_42_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_42_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_42_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_42_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_extra_unaligned_reqs,
    input wire [0:0] in_intel_reserved_ffwd_66_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_43_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_43_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_43_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_43_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_stall,
    input wire [0:0] in_intel_reserved_ffwd_67_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_44_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_44_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_44_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_44_avm_readdatavalid,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_4_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_4_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_4_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_4_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_4_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_4_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_4_avm_burstcount,
    input wire [0:0] in_intel_reserved_ffwd_68_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_45_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_45_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_45_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_45_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw,
    input wire [0:0] in_intel_reserved_ffwd_69_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_46_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_46_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_46_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_46_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw_incr,
    input wire [0:0] in_intel_reserved_ffwd_70_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_47_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_47_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_47_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_47_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_ivalid,
    input wire [0:0] in_intel_reserved_ffwd_71_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_48_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_48_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_48_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_48_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_req,
    input wire [0:0] in_intel_reserved_ffwd_72_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_49_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_49_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_49_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_49_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_readwrite_count,
    input wire [0:0] in_intel_reserved_ffwd_73_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_50_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_50_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_50_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_50_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total,
    input wire [0:0] in_intel_reserved_ffwd_74_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_51_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_51_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_51_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_51_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total_incr,
    input wire [0:0] in_intel_reserved_ffwd_75_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_52_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_52_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_52_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_52_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_req_cache_hit_count,
    input wire [0:0] in_intel_reserved_ffwd_76_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_53_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_53_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_53_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_53_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_extra_unaligned_reqs,
    input wire [0:0] in_intel_reserved_ffwd_77_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_54_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_54_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_54_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_54_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_stall,
    input wire [0:0] in_intel_reserved_ffwd_78_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_55_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_55_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_55_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_55_avm_readdatavalid,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_5_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_5_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_5_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_5_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_5_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_5_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_5_avm_burstcount,
    input wire [0:0] in_intel_reserved_ffwd_79_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_56_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_56_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_56_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_56_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw,
    input wire [0:0] in_intel_reserved_ffwd_80_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_57_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_57_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_57_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_57_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw_incr,
    input wire [0:0] in_intel_reserved_ffwd_81_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_58_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_58_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_58_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_58_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_ivalid,
    input wire [0:0] in_intel_reserved_ffwd_82_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_59_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_59_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_59_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_59_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_req,
    input wire [0:0] in_intel_reserved_ffwd_83_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_60_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_60_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_60_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_60_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_readwrite_count,
    input wire [0:0] in_intel_reserved_ffwd_84_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_61_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_61_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_61_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_61_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total,
    input wire [0:0] in_intel_reserved_ffwd_85_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_62_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_62_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_62_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_62_avm_readdatavalid,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total_incr,
    input wire [0:0] in_intel_reserved_ffwd_86_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_63_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_63_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_63_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_63_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_req_cache_hit_count,
    input wire [0:0] in_intel_reserved_ffwd_87_0,
    input wire [511:0] in_memcoalesce_load_cnn_fpgaunique_64_avm_readdata,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_64_avm_writeack,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_64_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_cnn_fpgaunique_64_avm_readdatavalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_extra_unaligned_reqs,
    input wire [0:0] in_intel_reserved_ffwd_88_0,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_stall,
    input wire [0:0] in_intel_reserved_ffwd_89_0,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_6_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_6_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_6_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_6_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_6_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_6_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_6_avm_burstcount,
    input wire [0:0] in_intel_reserved_ffwd_90_0,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw,
    input wire [0:0] in_intel_reserved_ffwd_91_0,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_7_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_7_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_7_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_7_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_7_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_7_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_7_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_8_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_8_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_8_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_8_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_8_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_8_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_8_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_9_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_9_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_9_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_9_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_9_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_9_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_9_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_10_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_10_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_10_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_10_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_10_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_10_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_10_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_11_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_11_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_11_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_11_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_11_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_11_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_11_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_12_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_12_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_12_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_12_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_12_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_12_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_12_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_13_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_13_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_13_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_13_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_13_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_13_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_13_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_14_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_14_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_14_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_14_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_14_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_14_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_14_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_15_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_15_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_15_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_15_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_15_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_15_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_15_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_16_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_16_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_16_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_16_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_16_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_16_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_16_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_17_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_17_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_17_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_17_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_17_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_17_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_17_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_18_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_18_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_18_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_18_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_18_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_18_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_18_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_19_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_19_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_19_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_19_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_19_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_19_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_19_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_20_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_20_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_20_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_20_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_20_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_20_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_20_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_21_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_21_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_21_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_21_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_21_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_21_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_21_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_22_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_22_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_22_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_22_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_22_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_22_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_22_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_23_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_23_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_23_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_23_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_23_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_23_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_23_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_24_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_24_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_24_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_24_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_24_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_24_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_24_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_25_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_25_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_25_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_25_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_25_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_25_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_25_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_26_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_26_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_26_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_26_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_26_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_26_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_26_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_27_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_27_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_27_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_27_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_27_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_27_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_27_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_28_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_28_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_28_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_28_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_28_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_28_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_28_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_29_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_29_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_29_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_29_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_29_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_29_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_29_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_30_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_30_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_30_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_30_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_30_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_30_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_30_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_31_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_31_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_31_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_31_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_31_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_31_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_31_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_32_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_32_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_32_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_32_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_32_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_32_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_32_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_33_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_33_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_33_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_33_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_33_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_33_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_33_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_34_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_34_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_34_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_34_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_34_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_34_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_34_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_35_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_35_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_35_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_35_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_35_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_35_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_35_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_36_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_36_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_36_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_36_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_36_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_36_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_36_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_37_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_37_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_37_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_37_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_37_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_37_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_37_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_38_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_38_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_38_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_38_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_38_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_38_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_38_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_39_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_39_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_39_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_39_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_39_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_39_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_39_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_40_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_40_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_40_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_40_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_40_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_40_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_40_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_41_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_41_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_41_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_41_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_41_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_41_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_41_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_42_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_42_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_42_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_42_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_42_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_42_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_42_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_43_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_43_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_43_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_43_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_43_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_43_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_43_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_44_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_44_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_44_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_44_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_44_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_44_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_44_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_45_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_45_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_45_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_45_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_45_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_45_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_45_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_46_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_46_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_46_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_46_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_46_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_46_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_46_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_47_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_47_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_47_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_47_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_47_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_47_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_47_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_48_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_48_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_48_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_48_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_48_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_48_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_48_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_49_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_49_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_49_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_49_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_49_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_49_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_49_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_50_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_50_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_50_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_50_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_50_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_50_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_50_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_51_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_51_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_51_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_51_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_51_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_51_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_51_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_52_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_52_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_52_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_52_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_52_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_52_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_52_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_53_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_53_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_53_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_53_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_53_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_53_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_53_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_54_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_54_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_54_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_54_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_54_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_54_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_54_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_55_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_55_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_55_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_55_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_55_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_55_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_55_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_56_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_56_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_56_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_56_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_56_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_56_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_56_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_57_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_57_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_57_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_57_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_57_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_57_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_57_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_58_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_58_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_58_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_58_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_58_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_58_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_58_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_59_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_59_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_59_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_59_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_59_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_59_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_59_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_60_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_60_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_60_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_60_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_60_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_60_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_60_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_61_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_61_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_61_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_61_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_61_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_61_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_61_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_62_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_62_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_62_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_62_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_62_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_62_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_62_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_63_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_63_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_63_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_63_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_63_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_63_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_63_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_stall,
    output wire [34:0] out_memcoalesce_load_cnn_fpgaunique_64_avm_address,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_64_avm_enable,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_64_avm_read,
    output wire [0:0] out_memcoalesce_load_cnn_fpgaunique_64_avm_write,
    output wire [511:0] out_memcoalesce_load_cnn_fpgaunique_64_avm_writedata,
    output wire [63:0] out_memcoalesce_load_cnn_fpgaunique_64_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_cnn_fpgaunique_64_avm_burstcount,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_ivalid,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_req,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_readwrite_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total,
    output wire [31:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total_incr,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_req_cache_hit_count,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_extra_unaligned_reqs,
    output wire [0:0] out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_stall,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] cnn_B7_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] cnn_B7_merge_reg_aunroll_x_out_valid_out;
    wire [63:0] cnn_B7_merge_reg_aunroll_x_out_data_out_0;
    wire [63:0] cnn_B7_merge_reg_aunroll_x_out_data_out_1;
    wire [63:0] cnn_B7_merge_reg_aunroll_x_out_data_out_2;
    wire [63:0] cnn_B7_merge_reg_aunroll_x_out_data_out_3;
    wire [63:0] cnn_B7_merge_reg_aunroll_x_out_data_out_4;
    wire [0:0] cnn_B7_merge_reg_aunroll_x_out_data_out_5;
    wire [63:0] cnn_B7_merge_reg_aunroll_x_out_data_out_6;
    wire [0:0] cnn_B7_merge_reg_aunroll_x_out_data_out_7;
    wire [0:0] cnn_B7_merge_reg_aunroll_x_out_data_out_8;
    wire [63:0] cnn_B7_merge_reg_aunroll_x_out_data_out_9;
    wire [63:0] cnn_B7_merge_reg_aunroll_x_out_data_out_10;
    wire [0:0] cnn_B7_merge_reg_aunroll_x_out_data_out_11;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_3;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_3;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_stall_out;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_valid_out;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_o_valid;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_pipeline_valid_out;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_1;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_2;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_3;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_4;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_5;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_6;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_7;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_8;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_9;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_10;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_11;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_12;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_13;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_14;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_15;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_16;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_17;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_18;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_19;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_20;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_21;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_22;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_23;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_24;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_25;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_26;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_27;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_28;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_29;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_30;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_31;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_32;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_33;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_34;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_35;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_36;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_37;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_38;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_39;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_40;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_41;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_42;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_43;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_44;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_45;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_46;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_47;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_48;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_49;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_50;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_51;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_52;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_53;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_54;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_55;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_56;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_57;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_58;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_59;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_60;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_61;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_62;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_63;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_64;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_65;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_66;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_67;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_68;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_69;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_70;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_71;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_72;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_73;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_74;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_75;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_76;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_77;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_78;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_79;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_80;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_81;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_82;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_83;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_84;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_85;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_86;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_87;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_88;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_89;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_90;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_91;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_92;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_93;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_94;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_95;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_96;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_97;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_98;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_99;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_100;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_101;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_102;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_103;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_104;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_105;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_106;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_107;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_108;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_109;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_110;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_111;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_112;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_113;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_114;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_115;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_116;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_117;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_118;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_119;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_120;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_121;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_122;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_123;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_124;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_125;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_126;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_127;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_128;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_129;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_130;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_131;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_132;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_133;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_134;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_135;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_136;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_137;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_138;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_139;
    wire [63:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_140;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_141;
    wire [0:0] i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_142;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_0_253;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_1_253;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_2;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_3;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_4;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_5;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_6;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_7;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_8;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_9;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_10;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_11;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_12;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_13;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_14;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_15;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_16;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_17;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_18;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_19;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_20;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_21;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_22;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_23;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_24;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_25;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_26;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_27;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_28;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_29;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_30;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_31;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_32;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_33;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_34;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_35;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_36;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_37;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_38;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_39;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_40;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_41;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_42;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_43;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_44;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_45;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_46;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_47;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_48;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_49;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_50;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_51;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_52;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_53;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_54;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_55;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_56;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_57;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_58;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_59;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_60;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_61;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_62;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_63;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_64;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_65;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_66;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_67;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_68;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_69;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_70;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_71;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_72;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_73;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_74;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_75;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_76;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_77;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_78;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_79;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_80;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_81;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_82;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_83;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_84;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_85;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_86;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_87;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_88;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_89;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_90;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_91;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_92;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_93;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_94;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_95;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_96;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_97;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_98;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_99;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_100;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_101;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_102;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_103;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_104;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_105;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_106;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_107;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_108;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_109;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_110;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_111;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_112;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_113;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_114;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_115;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_116;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_117;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_118;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_119;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_120;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_121;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_122;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_123;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_124;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_125;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_126;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_127;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_128;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_129;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_130;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_131;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_132;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_133;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_134;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_135;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_136;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_137;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_138;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_139;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_140;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_141;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_142;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_143;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_144;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_145;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_146;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_147;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_148;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_149;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_150;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_151;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_152;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_153;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_154;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_155;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_156;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_157;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_158;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_159;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_160;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_161;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_162;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_163;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_164;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_165;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_166;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_167;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_168;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_169;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_170;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_171;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_172;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_173;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_174;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_175;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_176;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_177;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_178;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_179;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_180;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_181;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_182;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_183;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_184;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_185;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_186;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_187;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_188;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_189;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_190;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_191;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_192;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_193;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_194;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_195;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_196;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_197;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_198;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_199;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_200;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_201;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_202;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_203;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_204;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_205;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_206;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_207;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_208;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_209;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_210;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_211;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_212;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_213;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_214;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_215;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_216;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_217;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_218;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_219;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_220;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_221;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_222;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_223;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_224;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_225;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_226;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_227;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_228;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_229;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_230;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_231;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_232;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_233;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_234;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_235;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_236;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_237;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_238;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_239;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_240;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_241;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_242;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_243;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_244;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_245;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_246;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_247;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_248;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_249;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_250;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_251;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_252;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_254;
    wire [34:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_address;
    wire [4:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_burstcount;
    wire [63:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_byteenable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_enable;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_read;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_write;
    wire [511:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_writedata;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_valid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_readwrite_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_stall;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw_incr;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_extra_unaligned_reqs;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_req_cache_hit_count;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_ivalid;
    wire [0:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_req;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_0;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_0_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_1_1;
    wire [31:0] i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_2;
    wire [0:0] i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_o_valid;
    wire [31:0] i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_c1_exit913_1;
    wire [1:0] join_for_coalesced_delay_0_q;
    wire [0:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [387:0] join_for_coalesced_delay_1_q;
    wire [63:0] sel_for_coalesced_delay_1_b;
    wire [63:0] sel_for_coalesced_delay_1_c;
    wire [63:0] sel_for_coalesced_delay_1_d;
    wire [63:0] sel_for_coalesced_delay_1_e;
    wire [63:0] sel_for_coalesced_delay_1_f;
    wire [63:0] sel_for_coalesced_delay_1_g;
    wire [0:0] sel_for_coalesced_delay_1_h;
    wire [0:0] sel_for_coalesced_delay_1_i;
    wire [0:0] sel_for_coalesced_delay_1_j;
    wire [0:0] sel_for_coalesced_delay_1_k;
    wire [0:0] coalesced_delay_0_fifo_i_valid;
    wire coalesced_delay_0_fifo_i_valid_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_i_stall;
    wire coalesced_delay_0_fifo_i_stall_bitsignaltemp;
    wire [1:0] coalesced_delay_0_fifo_i_data;
    wire [0:0] coalesced_delay_0_fifo_o_valid;
    wire coalesced_delay_0_fifo_o_valid_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_o_stall;
    wire coalesced_delay_0_fifo_o_stall_bitsignaltemp;
    wire [1:0] coalesced_delay_0_fifo_o_data;
    wire [0:0] coalesced_delay_1_fifo_i_valid;
    wire coalesced_delay_1_fifo_i_valid_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_i_stall;
    wire coalesced_delay_1_fifo_i_stall_bitsignaltemp;
    wire [387:0] coalesced_delay_1_fifo_i_data;
    wire [0:0] coalesced_delay_1_fifo_o_valid;
    wire coalesced_delay_1_fifo_o_valid_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_o_stall;
    wire coalesced_delay_1_fifo_o_stall_bitsignaltemp;
    wire [387:0] coalesced_delay_1_fifo_o_data;
    wire [515:0] bubble_join_stall_entry_q;
    wire [63:0] bubble_select_stall_entry_b;
    wire [63:0] bubble_select_stall_entry_c;
    wire [63:0] bubble_select_stall_entry_d;
    wire [63:0] bubble_select_stall_entry_e;
    wire [63:0] bubble_select_stall_entry_f;
    wire [0:0] bubble_select_stall_entry_g;
    wire [63:0] bubble_select_stall_entry_h;
    wire [0:0] bubble_select_stall_entry_i;
    wire [0:0] bubble_select_stall_entry_j;
    wire [0:0] bubble_select_stall_entry_k;
    wire [63:0] bubble_select_stall_entry_l;
    wire [63:0] bubble_select_stall_entry_m;
    wire [515:0] bubble_join_cnn_B7_merge_reg_aunroll_x_q;
    wire [63:0] bubble_select_cnn_B7_merge_reg_aunroll_x_b;
    wire [63:0] bubble_select_cnn_B7_merge_reg_aunroll_x_c;
    wire [63:0] bubble_select_cnn_B7_merge_reg_aunroll_x_d;
    wire [63:0] bubble_select_cnn_B7_merge_reg_aunroll_x_e;
    wire [63:0] bubble_select_cnn_B7_merge_reg_aunroll_x_f;
    wire [0:0] bubble_select_cnn_B7_merge_reg_aunroll_x_g;
    wire [63:0] bubble_select_cnn_B7_merge_reg_aunroll_x_h;
    wire [0:0] bubble_select_cnn_B7_merge_reg_aunroll_x_i;
    wire [0:0] bubble_select_cnn_B7_merge_reg_aunroll_x_j;
    wire [63:0] bubble_select_cnn_B7_merge_reg_aunroll_x_k;
    wire [63:0] bubble_select_cnn_B7_merge_reg_aunroll_x_l;
    wire [0:0] bubble_select_cnn_B7_merge_reg_aunroll_x_m;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_e;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_e;
    wire [4614:0] bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_b;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_c;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_d;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_e;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_f;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_g;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_h;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_i;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_j;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_k;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_l;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_m;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_n;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_p;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_r;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_s;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_t;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_u;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_v;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_w;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_x;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_y;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_z;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_aa;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_bb;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_cc;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_dd;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ee;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ff;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_gg;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_hh;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ii;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_jj;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_kk;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ll;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_mm;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_nn;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_oo;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_pp;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_qq;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_rr;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ss;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_tt;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_uu;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_vv;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ww;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_xx;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_yy;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_zz;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_1;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_2;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_3;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_4;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_5;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_6;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_7;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_8;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_9;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_0;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o61;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o62;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o63;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o64;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o65;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o66;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o67;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o68;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o69;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o70;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o71;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o72;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o73;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o74;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o75;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o76;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o77;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o78;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o79;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o80;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o81;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o82;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o83;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o84;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o85;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o86;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o87;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o88;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o89;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o90;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o91;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o92;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o93;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o94;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o95;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o96;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o97;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o98;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o99;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o100;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o101;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o102;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o103;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o104;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o105;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o106;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o107;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o108;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o109;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o110;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o111;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o112;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o113;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o114;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o115;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o116;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o117;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o118;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o119;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o120;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o121;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o122;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o123;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o124;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o125;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o126;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o127;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o128;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o129;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o130;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o131;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o132;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o133;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o134;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o135;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o136;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o137;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o138;
    wire [63:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o139;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o140;
    wire [0:0] bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o141;
    wire [8191:0] bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_e;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_f;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_g;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_h;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_i;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_j;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_k;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_l;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_m;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_n;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_p;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_r;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_s;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_t;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_u;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_v;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_w;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_x;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_y;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_z;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_aa;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_bb;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_cc;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_dd;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ee;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ff;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_gg;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_hh;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ii;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_jj;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_kk;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ll;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_mm;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_nn;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_oo;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_pp;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_qq;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_rr;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ss;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_tt;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_uu;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_vv;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ww;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_xx;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_yy;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_zz;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_1;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_2;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_3;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_4;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_5;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_6;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_7;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_8;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_9;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_0;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o61;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o62;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o63;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o64;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o65;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o66;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o67;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o68;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o69;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o70;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o71;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o72;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o73;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o74;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o75;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o76;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o77;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o78;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o79;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o80;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o81;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o82;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o83;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o84;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o85;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o86;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o87;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o88;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o89;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o90;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o91;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o92;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o93;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o94;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o95;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o96;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o97;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o98;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o99;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o100;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o101;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o102;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o103;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o104;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o105;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o106;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o107;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o108;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o109;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o110;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o111;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o112;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o113;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o114;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o115;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o116;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o117;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o118;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o119;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o120;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o121;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o122;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o123;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o124;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o125;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o126;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o127;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o128;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o129;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o130;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o131;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o132;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o133;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o134;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o135;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o136;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o137;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o138;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o139;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o140;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o141;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o142;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o143;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o144;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o145;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o146;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o147;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o148;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o149;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o150;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o151;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o152;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o153;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o154;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o155;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o156;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o157;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o158;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o159;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o160;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o161;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o162;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o163;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o164;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o165;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o166;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o167;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o168;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o169;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o170;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o171;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o172;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o173;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o174;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o175;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o176;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o177;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o178;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o179;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o180;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o181;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o182;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o183;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o184;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o185;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o186;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o187;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o188;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o189;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o190;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o191;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o192;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o193;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o194;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o195;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o196;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o197;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o198;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o199;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o200;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o201;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o202;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o203;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o204;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o205;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o206;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o207;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o208;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o209;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o210;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o211;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o212;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o213;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o214;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o215;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o216;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o217;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o218;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o219;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o220;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o221;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o222;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o223;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o224;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o225;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o226;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o227;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o228;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o229;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o230;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o231;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o232;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o233;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o234;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o235;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o236;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o237;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o238;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o239;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o240;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o241;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o242;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o243;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o244;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o245;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o246;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o247;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o248;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o249;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o250;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o251;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o252;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o253;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o254;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o255;
    wire [127:0] bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_q;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_b;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_c;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_d;
    wire [31:0] bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_e;
    wire [31:0] bubble_join_i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_q;
    wire [31:0] bubble_select_i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_b;
    wire [1:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [1:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [387:0] bubble_join_coalesced_delay_1_fifo_q;
    wire [387:0] bubble_select_coalesced_delay_1_fifo_b;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_cnn_B7_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_cnn_B7_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_cnn_B7_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg0;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg1;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed1;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg2;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed2;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg3;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg3;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed3;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg4;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg4;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed4;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg5;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg5;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed5;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg6;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg6;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed6;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg7;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg7;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed7;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg8;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg8;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed8;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg9;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg9;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed9;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg10;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg10;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed10;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg11;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg11;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed11;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg12;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg12;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed12;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg13;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg13;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed13;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg14;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg14;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed14;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg15;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg15;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed15;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg16;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg16;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed16;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg17;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg17;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed17;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg18;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg18;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed18;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg19;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg19;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed19;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg20;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg20;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed20;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg21;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg21;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed21;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg22;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg22;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed22;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg23;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg23;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed23;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg24;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg24;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed24;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg25;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg25;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed25;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg26;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg26;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed26;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg27;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg27;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed27;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg28;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg28;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed28;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg29;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg29;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed29;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg30;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg30;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed30;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg31;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg31;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed31;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg32;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg32;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed32;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg33;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg33;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed33;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg34;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg34;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed34;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg35;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg35;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed35;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg36;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg36;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed36;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg37;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg37;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed37;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg38;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg38;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed38;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg39;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg39;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed39;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg40;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg40;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed40;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg41;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg41;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed41;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg42;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg42;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed42;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg43;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg43;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed43;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg44;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg44;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed44;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg45;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg45;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed45;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg46;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg46;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed46;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg47;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg47;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed47;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg48;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg48;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed48;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg49;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg49;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed49;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg50;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg50;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed50;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg51;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg51;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed51;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg52;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg52;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed52;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg53;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg53;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed53;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg54;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg54;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed54;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg55;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg55;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed55;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg56;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg56;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed56;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg57;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg57;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed57;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg58;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg58;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed58;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg59;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg59;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed59;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg60;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg60;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed60;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg61;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg61;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed61;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg62;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg62;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed62;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg63;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg63;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed63;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg64;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg64;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed64;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg65;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg65;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed65;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg66;
    reg [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg66;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed66;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or1;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or2;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or3;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or4;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or5;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or6;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or7;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or8;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or9;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or10;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or11;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or12;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or13;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or14;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or15;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or16;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or17;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or18;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or19;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or20;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or21;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or22;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or23;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or24;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or25;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or26;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or27;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or28;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or29;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or30;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or31;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or32;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or33;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or34;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or35;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or36;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or37;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or38;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or39;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or40;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or41;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or42;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or43;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or44;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or45;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or46;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or47;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or48;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or49;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or50;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or51;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or52;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or53;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or54;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or55;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or56;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or57;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or58;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or59;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or60;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or61;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or62;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or63;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or64;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or65;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V1;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V2;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V3;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V4;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V5;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V6;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V7;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V8;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V9;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V10;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V11;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V12;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V13;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V14;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V15;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V16;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V17;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V18;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V19;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V20;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V21;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V22;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V23;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V24;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V25;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V26;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V27;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V28;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V29;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V30;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V31;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V32;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V33;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V34;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V35;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V36;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V37;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V38;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V39;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V40;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V41;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V42;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V43;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V44;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V45;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V46;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V47;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V48;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V49;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V50;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V51;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V52;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V53;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V54;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V55;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V56;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V57;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V58;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V59;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V60;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V61;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V62;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V63;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V64;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V65;
    wire [0:0] SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V66;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_V0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and5;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and6;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and7;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and8;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and9;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and10;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and11;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and12;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and13;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and14;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and15;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and16;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and17;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and18;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and19;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and20;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and21;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and22;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and23;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and24;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and25;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and26;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and27;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and28;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and29;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and30;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and31;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and32;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and33;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and34;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and35;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and36;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and37;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and38;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and39;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and40;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and41;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and42;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and43;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and44;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and45;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and46;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and47;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and48;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and49;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and50;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and51;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and52;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and53;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and54;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and55;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and56;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and57;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and58;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and59;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and60;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and61;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and62;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and63;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and64;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_V0;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_data;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_valid;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_valid_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_stall;
    wire bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_stall_bitsignaltemp;
    wire [127:0] bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_data;
    reg [0:0] rst_sync_rst_sclrn;


    // bubble_join_stall_entry(BITJOIN,1086)
    assign bubble_join_stall_entry_q = {in_to_058_replace_phi108, in_row_063_replace_phi96, in_notcmp75102, in_notcmp71106, in_notcmp67110, in_mul8599, in_forked107, in_col_060_replace_phi104, in_add_ptr109, in_add82, in_add3193, in_add1788};

    // bubble_select_stall_entry(BITSELECT,1087)
    assign bubble_select_stall_entry_b = bubble_join_stall_entry_q[63:0];
    assign bubble_select_stall_entry_c = bubble_join_stall_entry_q[127:64];
    assign bubble_select_stall_entry_d = bubble_join_stall_entry_q[191:128];
    assign bubble_select_stall_entry_e = bubble_join_stall_entry_q[255:192];
    assign bubble_select_stall_entry_f = bubble_join_stall_entry_q[319:256];
    assign bubble_select_stall_entry_g = bubble_join_stall_entry_q[320:320];
    assign bubble_select_stall_entry_h = bubble_join_stall_entry_q[384:321];
    assign bubble_select_stall_entry_i = bubble_join_stall_entry_q[385:385];
    assign bubble_select_stall_entry_j = bubble_join_stall_entry_q[386:386];
    assign bubble_select_stall_entry_k = bubble_join_stall_entry_q[387:387];
    assign bubble_select_stall_entry_l = bubble_join_stall_entry_q[451:388];
    assign bubble_select_stall_entry_m = bubble_join_stall_entry_q[515:452];

    // SE_stall_entry(STALLENABLE,1299)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = cnn_B7_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // cnn_B7_merge_reg_aunroll_x(BLACKBOX,16)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0@1
    // out out_data_out_1@1
    // out out_data_out_2@1
    // out out_data_out_3@1
    // out out_data_out_4@1
    // out out_data_out_5@1
    // out out_data_out_6@1
    // out out_data_out_7@1
    // out out_data_out_8@1
    // out out_data_out_9@1
    // out out_data_out_10@1
    // out out_data_out_11@1
    cnn_B7_merge_reg thecnn_B7_merge_reg_aunroll_x (
        .in_stall_in(SE_out_cnn_B7_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0(bubble_select_stall_entry_d),
        .in_data_in_1(bubble_select_stall_entry_b),
        .in_data_in_2(bubble_select_stall_entry_c),
        .in_data_in_3(bubble_select_stall_entry_l),
        .in_data_in_4(bubble_select_stall_entry_h),
        .in_data_in_5(bubble_select_stall_entry_k),
        .in_data_in_6(bubble_select_stall_entry_f),
        .in_data_in_7(bubble_select_stall_entry_j),
        .in_data_in_8(bubble_select_stall_entry_g),
        .in_data_in_9(bubble_select_stall_entry_m),
        .in_data_in_10(bubble_select_stall_entry_e),
        .in_data_in_11(bubble_select_stall_entry_i),
        .out_stall_out(cnn_B7_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(cnn_B7_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0(cnn_B7_merge_reg_aunroll_x_out_data_out_0),
        .out_data_out_1(cnn_B7_merge_reg_aunroll_x_out_data_out_1),
        .out_data_out_2(cnn_B7_merge_reg_aunroll_x_out_data_out_2),
        .out_data_out_3(cnn_B7_merge_reg_aunroll_x_out_data_out_3),
        .out_data_out_4(cnn_B7_merge_reg_aunroll_x_out_data_out_4),
        .out_data_out_5(cnn_B7_merge_reg_aunroll_x_out_data_out_5),
        .out_data_out_6(cnn_B7_merge_reg_aunroll_x_out_data_out_6),
        .out_data_out_7(cnn_B7_merge_reg_aunroll_x_out_data_out_7),
        .out_data_out_8(cnn_B7_merge_reg_aunroll_x_out_data_out_8),
        .out_data_out_9(cnn_B7_merge_reg_aunroll_x_out_data_out_9),
        .out_data_out_10(cnn_B7_merge_reg_aunroll_x_out_data_out_10),
        .out_data_out_11(cnn_B7_merge_reg_aunroll_x_out_data_out_11),
        .clock(clock),
        .resetn(rst_sync_rst_sclrn[0])
    );

    // bubble_join_cnn_B7_merge_reg_aunroll_x(BITJOIN,1090)
    assign bubble_join_cnn_B7_merge_reg_aunroll_x_q = {cnn_B7_merge_reg_aunroll_x_out_data_out_11, cnn_B7_merge_reg_aunroll_x_out_data_out_10, cnn_B7_merge_reg_aunroll_x_out_data_out_9, cnn_B7_merge_reg_aunroll_x_out_data_out_8, cnn_B7_merge_reg_aunroll_x_out_data_out_7, cnn_B7_merge_reg_aunroll_x_out_data_out_6, cnn_B7_merge_reg_aunroll_x_out_data_out_5, cnn_B7_merge_reg_aunroll_x_out_data_out_4, cnn_B7_merge_reg_aunroll_x_out_data_out_3, cnn_B7_merge_reg_aunroll_x_out_data_out_2, cnn_B7_merge_reg_aunroll_x_out_data_out_1, cnn_B7_merge_reg_aunroll_x_out_data_out_0};

    // bubble_select_cnn_B7_merge_reg_aunroll_x(BITSELECT,1091)
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_b = bubble_join_cnn_B7_merge_reg_aunroll_x_q[63:0];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_c = bubble_join_cnn_B7_merge_reg_aunroll_x_q[127:64];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_d = bubble_join_cnn_B7_merge_reg_aunroll_x_q[191:128];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_e = bubble_join_cnn_B7_merge_reg_aunroll_x_q[255:192];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_f = bubble_join_cnn_B7_merge_reg_aunroll_x_q[319:256];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_g = bubble_join_cnn_B7_merge_reg_aunroll_x_q[320:320];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_h = bubble_join_cnn_B7_merge_reg_aunroll_x_q[384:321];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_i = bubble_join_cnn_B7_merge_reg_aunroll_x_q[385:385];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_j = bubble_join_cnn_B7_merge_reg_aunroll_x_q[386:386];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_k = bubble_join_cnn_B7_merge_reg_aunroll_x_q[450:387];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_l = bubble_join_cnn_B7_merge_reg_aunroll_x_q[514:451];
    assign bubble_select_cnn_B7_merge_reg_aunroll_x_m = bubble_join_cnn_B7_merge_reg_aunroll_x_q[515:515];

    // GND(CONSTANT,0)
    assign GND_q = 1'b0;

    // SE_out_cnn_B7_merge_reg_aunroll_x(STALLENABLE,1302)
    // Valid signal propagation
    assign SE_out_cnn_B7_merge_reg_aunroll_x_V0 = SE_out_cnn_B7_merge_reg_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_cnn_B7_merge_reg_aunroll_x_backStall = i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_o_stall | ~ (SE_out_cnn_B7_merge_reg_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_cnn_B7_merge_reg_aunroll_x_wireValid = cnn_B7_merge_reg_aunroll_x_out_valid_out;

    // bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x(BITJOIN,1282)
    assign bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q = {i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_142, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_141, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_140, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_139, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_138, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_137, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_136, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_135, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_134, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_133, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_132, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_131, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_130, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_129, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_128, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_127, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_126, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_125, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_124, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_123, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_122, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_121, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_120, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_119, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_118, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_117, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_116, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_115, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_114, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_113, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_112, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_111, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_110, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_109, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_108, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_107, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_106, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_105, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_104, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_103, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_102, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_101, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_100, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_99, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_98, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_97, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_96, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_95, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_94, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_93, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_92, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_91, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_90, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_89, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_88, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_87, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_86, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_85, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_84, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_83, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_82, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_81, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_80, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_79, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_78, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_77, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_76, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_75, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_74, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_73, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_72, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_71, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_70, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_69, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_68, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_67, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_66, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_65, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_64, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_63, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_62, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_61, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_60, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_59, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_58, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_57, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_56, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_55, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_54, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_53, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_52, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_51, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_50, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_49, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_48, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_47, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_46, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_45, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_44, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_43, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_42, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_41, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_40, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_39, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_38, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_37, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_36, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_35, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_34, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_33, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_32, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_31, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_30, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_29, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_28, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_27, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_26, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_25, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_24, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_23, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_22, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_21, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_20, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_19, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_18, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_17, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_16, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_15, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_14, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_13, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_12, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_11, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_10, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_9, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_8, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_7, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_6, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_5, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_4, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_3, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_2, i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_1};

    // bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x(BITSELECT,1283)
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_b = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[63:0];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_c = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[127:64];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_d = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[128:128];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_e = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[192:129];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_f = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[256:193];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_g = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[257:257];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_h = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[321:258];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_i = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[322:322];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_j = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[386:323];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_k = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[387:387];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_l = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[451:388];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_m = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[452:452];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_n = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[516:453];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[517:517];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_p = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[581:518];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[582:582];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_r = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[646:583];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_s = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[647:647];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_t = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[711:648];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_u = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[712:712];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_v = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[776:713];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_w = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[777:777];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_x = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[841:778];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_y = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[842:842];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_z = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[906:843];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_aa = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[907:907];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_bb = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[971:908];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_cc = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[972:972];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_dd = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1036:973];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ee = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1037:1037];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ff = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1101:1038];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_gg = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1102:1102];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_hh = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1166:1103];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ii = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1167:1167];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_jj = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1231:1168];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_kk = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1232:1232];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ll = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1296:1233];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_mm = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1297:1297];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_nn = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1361:1298];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_oo = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1362:1362];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_pp = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1426:1363];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_qq = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1427:1427];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_rr = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1491:1428];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ss = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1492:1492];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_tt = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1556:1493];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_uu = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1557:1557];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_vv = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1621:1558];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ww = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1622:1622];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_xx = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1686:1623];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_yy = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1687:1687];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_zz = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1751:1688];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_1 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1752:1752];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_2 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1816:1753];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_3 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1817:1817];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_4 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1881:1818];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_5 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1882:1882];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_6 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1946:1883];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_7 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[1947:1947];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_8 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2011:1948];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_9 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2012:2012];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_0 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2076:2013];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o61 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2077:2077];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o62 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2141:2078];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o63 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2142:2142];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o64 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2206:2143];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o65 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2207:2207];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o66 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2271:2208];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o67 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2272:2272];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o68 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2336:2273];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o69 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2337:2337];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o70 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2401:2338];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o71 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2402:2402];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o72 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2466:2403];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o73 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2467:2467];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o74 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2531:2468];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o75 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2532:2532];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o76 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2596:2533];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o77 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2597:2597];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o78 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2661:2598];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o79 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2662:2662];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o80 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2726:2663];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o81 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2727:2727];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o82 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2791:2728];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o83 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2792:2792];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o84 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2856:2793];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o85 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2857:2857];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o86 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2921:2858];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o87 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2922:2922];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o88 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2986:2923];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o89 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[2987:2987];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o90 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3051:2988];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o91 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3052:3052];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o92 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3116:3053];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o93 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3117:3117];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o94 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3181:3118];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o95 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3182:3182];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o96 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3246:3183];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o97 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3247:3247];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o98 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3311:3248];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o99 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3312:3312];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o100 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3376:3313];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o101 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3377:3377];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o102 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3441:3378];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o103 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3442:3442];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o104 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3506:3443];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o105 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3507:3507];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o106 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3571:3508];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o107 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3572:3572];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o108 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3636:3573];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o109 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3637:3637];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o110 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3701:3638];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o111 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3702:3702];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o112 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3766:3703];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o113 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3767:3767];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o114 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3831:3768];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o115 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3832:3832];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o116 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3896:3833];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o117 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3897:3897];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o118 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3961:3898];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o119 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[3962:3962];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o120 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4026:3963];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o121 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4027:4027];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o122 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4091:4028];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o123 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4092:4092];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o124 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4156:4093];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o125 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4157:4157];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o126 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4221:4158];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o127 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4222:4222];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o128 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4286:4223];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o129 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4287:4287];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o130 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4351:4288];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o131 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4352:4352];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o132 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4353:4353];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o133 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4354:4354];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o134 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4418:4355];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o135 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4482:4419];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o136 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4546:4483];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o137 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4547:4547];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o138 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4548:4548];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o139 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4612:4549];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o140 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4613:4613];
    assign bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o141 = bubble_join_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q[4614:4614];

    // join_for_coalesced_delay_1(BITJOIN,1081)
    assign join_for_coalesced_delay_1_q = {bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o140, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o138, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o137, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o133, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o139, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o136, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o135, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o134, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_e, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_b};

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x(BITJOIN,1267)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x(STALLENABLE,1420)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg(STALLFIFO,1789)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x(BITSELECT,1268)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x(BITJOIN,1264)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x(STALLENABLE,1418)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg(STALLFIFO,1788)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x(BITSELECT,1265)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x(BITJOIN,1261)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x(STALLENABLE,1416)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg(STALLFIFO,1787)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x(BITSELECT,1262)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x(BITJOIN,1258)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x(STALLENABLE,1414)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg(STALLFIFO,1786)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x(BITSELECT,1259)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x(BITJOIN,1252)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x(STALLENABLE,1410)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg(STALLFIFO,1784)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x(BITSELECT,1253)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x(BITJOIN,1249)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x(STALLENABLE,1408)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg(STALLFIFO,1783)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x(BITSELECT,1250)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x(BITJOIN,1246)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x(STALLENABLE,1406)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg(STALLFIFO,1782)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x(BITSELECT,1247)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x(BITJOIN,1243)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x(STALLENABLE,1404)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg(STALLFIFO,1781)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x(BITSELECT,1244)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x(BITJOIN,1240)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x(STALLENABLE,1402)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg(STALLFIFO,1780)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x(BITSELECT,1241)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x(BITJOIN,1237)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x(STALLENABLE,1400)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg(STALLFIFO,1779)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x(BITSELECT,1238)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x(BITJOIN,1234)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x(STALLENABLE,1398)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg(STALLFIFO,1778)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x(BITSELECT,1235)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x(BITJOIN,1231)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x(STALLENABLE,1396)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg(STALLFIFO,1777)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x(BITSELECT,1232)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x(BITJOIN,1228)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x(STALLENABLE,1394)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg(STALLFIFO,1776)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x(BITSELECT,1229)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x(BITJOIN,1225)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x(STALLENABLE,1392)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg(STALLFIFO,1775)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x(BITSELECT,1226)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x(BITJOIN,1219)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x(STALLENABLE,1388)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg(STALLFIFO,1773)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x(BITSELECT,1220)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x(BITJOIN,1216)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x(STALLENABLE,1386)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg(STALLFIFO,1772)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x(BITSELECT,1217)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x(BITJOIN,1213)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x(STALLENABLE,1384)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg(STALLFIFO,1771)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x(BITSELECT,1214)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x(BITJOIN,1210)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x(STALLENABLE,1382)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg(STALLFIFO,1770)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x(BITSELECT,1211)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x(BITJOIN,1207)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x(STALLENABLE,1380)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg(STALLFIFO,1769)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x(BITSELECT,1208)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x(BITJOIN,1204)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x(STALLENABLE,1378)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg(STALLFIFO,1768)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x(BITSELECT,1205)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x(BITJOIN,1201)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x(STALLENABLE,1376)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg(STALLFIFO,1767)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x(BITSELECT,1202)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x(BITJOIN,1198)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x(STALLENABLE,1374)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg(STALLFIFO,1766)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x(BITSELECT,1199)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x(BITJOIN,1195)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x(STALLENABLE,1372)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg(STALLFIFO,1765)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x(BITSELECT,1196)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x(BITJOIN,1192)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x(STALLENABLE,1370)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg(STALLFIFO,1764)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x(BITSELECT,1193)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x(BITJOIN,1186)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x(STALLENABLE,1366)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg(STALLFIFO,1762)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x(BITSELECT,1187)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x(BITJOIN,1183)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x(STALLENABLE,1364)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg(STALLFIFO,1761)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x(BITSELECT,1184)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x(BITJOIN,1180)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x(STALLENABLE,1362)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg(STALLFIFO,1760)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x(BITSELECT,1181)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x(BITJOIN,1177)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x(STALLENABLE,1360)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg(STALLFIFO,1759)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x(BITSELECT,1178)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x(BITJOIN,1174)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x(STALLENABLE,1358)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg(STALLFIFO,1758)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x(BITSELECT,1175)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x(BITJOIN,1171)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x(STALLENABLE,1356)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg(STALLFIFO,1757)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x(BITSELECT,1172)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x(BITJOIN,1168)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x(STALLENABLE,1354)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg(STALLFIFO,1756)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x(BITSELECT,1169)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x(BITJOIN,1165)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x(STALLENABLE,1352)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg(STALLFIFO,1755)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x(BITSELECT,1166)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x(BITJOIN,1162)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x(STALLENABLE,1350)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg(STALLFIFO,1754)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x(BITSELECT,1163)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x(BITJOIN,1159)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x(STALLENABLE,1348)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg(STALLFIFO,1753)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x(BITSELECT,1160)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x(BITJOIN,1153)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x(STALLENABLE,1344)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg(STALLFIFO,1751)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x(BITSELECT,1154)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x(BITJOIN,1150)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x(STALLENABLE,1342)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg(STALLFIFO,1750)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x(BITSELECT,1151)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x(BITJOIN,1147)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x(STALLENABLE,1340)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg(STALLFIFO,1749)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x(BITSELECT,1148)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x(BITJOIN,1144)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x(STALLENABLE,1338)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg(STALLFIFO,1748)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x(BITSELECT,1145)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x(BITJOIN,1141)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x(STALLENABLE,1336)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg(STALLFIFO,1747)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x(BITSELECT,1142)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x(BITJOIN,1138)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x(STALLENABLE,1334)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg(STALLFIFO,1746)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x(BITSELECT,1139)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x(BITJOIN,1135)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x(STALLENABLE,1332)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg(STALLFIFO,1745)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x(BITSELECT,1136)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x(BITJOIN,1132)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x(STALLENABLE,1330)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg(STALLFIFO,1744)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x(BITSELECT,1133)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x(BITJOIN,1129)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x(STALLENABLE,1328)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg(STALLFIFO,1743)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x(BITSELECT,1130)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x(BITJOIN,1126)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x(STALLENABLE,1326)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg(STALLFIFO,1742)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x(BITSELECT,1127)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x(BITJOIN,1120)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x(STALLENABLE,1322)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg(STALLFIFO,1740)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x(BITSELECT,1121)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x(BITJOIN,1117)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x(STALLENABLE,1320)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg(STALLFIFO,1739)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x(BITSELECT,1118)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x(BITJOIN,1114)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x(STALLENABLE,1318)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg(STALLFIFO,1738)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x(BITSELECT,1115)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x(BITJOIN,1111)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x(STALLENABLE,1316)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg(STALLFIFO,1737)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x(BITSELECT,1112)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x(BITJOIN,1108)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x(STALLENABLE,1314)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg(STALLFIFO,1736)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x(BITSELECT,1109)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x(BITJOIN,1105)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x(STALLENABLE,1312)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg(STALLFIFO,1735)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x(BITSELECT,1106)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x(BITJOIN,1102)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x(STALLENABLE,1310)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg(STALLFIFO,1734)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x(BITSELECT,1103)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x(BITJOIN,1099)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x(STALLENABLE,1308)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg(STALLFIFO,1733)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x(BITSELECT,1100)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x(BITJOIN,1096)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x(STALLENABLE,1306)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg(STALLFIFO,1732)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x(BITSELECT,1097)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x(BITJOIN,1093)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x(STALLENABLE,1304)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg(STALLFIFO,1731)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x(BITSELECT,1094)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x(BITJOIN,1279)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x(STALLENABLE,1428)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg(STALLFIFO,1793)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x(BITSELECT,1280)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x(BITJOIN,1276)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x(STALLENABLE,1426)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg(STALLFIFO,1792)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x(BITSELECT,1277)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x(BITJOIN,1273)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x(STALLENABLE,1424)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg(STALLFIFO,1791)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x(BITSELECT,1274)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x(BITJOIN,1270)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x(STALLENABLE,1422)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg(STALLFIFO,1790)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x(BITSELECT,1271)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x(BITJOIN,1255)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x(STALLENABLE,1412)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg(STALLFIFO,1785)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x(BITSELECT,1256)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x(BITJOIN,1222)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x(STALLENABLE,1390)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg(STALLFIFO,1774)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x(BITSELECT,1223)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x(BITJOIN,1189)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x(STALLENABLE,1368)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg(STALLFIFO,1763)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x(BITSELECT,1190)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x(BITJOIN,1156)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x(STALLENABLE,1346)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg(STALLFIFO,1752)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x(BITSELECT,1157)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x(BITJOIN,1123)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x(STALLENABLE,1324)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg(STALLFIFO,1741)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x(BITSELECT,1124)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x(BITJOIN,1288)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_q = {i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_1_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_0_1, i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_0};

    // SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x(STALLENABLE,1434)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_V0 = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_backStall = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_stall | ~ (SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_wireValid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_valid;

    // bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg(STALLFIFO,1794)
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_valid = SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_V0;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_data = bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_q;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_valid_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_valid[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_stall_bitsignaltemp = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_stall[0];
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_valid[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_valid_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_stall[0] = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(159),
        .WIDTH(128),
        .STYLE("zl"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thebubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg (
        .i_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_valid_bitsignaltemp),
        .i_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_i_stall_bitsignaltemp),
        .i_data(bubble_join_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_q),
        .o_valid(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_valid_bitsignaltemp),
        .o_stall(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_stall_bitsignaltemp),
        .o_data(bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x(BITSELECT,1289)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_b = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_data[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_c = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_data[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_d = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_data[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_e = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_data[127:96];

    // bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x(BITJOIN,1285)
    assign bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q = {i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_254, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_252, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_251, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_250, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_249, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_248, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_247, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_246, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_245, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_244, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_243, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_242, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_241, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_240, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_239, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_238, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_237, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_236, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_235, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_234, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_233, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_232, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_231, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_230, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_229, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_228, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_227, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_226, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_225, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_224, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_223, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_222, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_221, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_220, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_219, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_218, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_217, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_216, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_215, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_214, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_213, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_212, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_211, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_210, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_209, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_208, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_207, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_206, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_205, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_204, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_203, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_202, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_201, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_200, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_199, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_198, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_197, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_196, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_195, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_194, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_193, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_192, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_191, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_190, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_189, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_188, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_187, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_186, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_185, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_184, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_183, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_182, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_181, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_180, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_179, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_178, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_177, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_176, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_175, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_174, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_173, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_172, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_171, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_170, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_169, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_168, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_167, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_166, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_165, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_164, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_163, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_162, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_161, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_160, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_159, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_158, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_157, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_156, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_155, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_154, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_153, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_152, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_151, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_150, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_149, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_148, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_147, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_146, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_145, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_144, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_143, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_142, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_141, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_140, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_139, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_138, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_137, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_136, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_135, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_134, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_133, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_132, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_131, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_130, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_129, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_128, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_127, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_126, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_125, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_124, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_123, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_122, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_121, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_120, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_119, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_118, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_117, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_116, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_115, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_114, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_113, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_112, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_111, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_110, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_109, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_108, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_107, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_106, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_105, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_104, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_103, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_102, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_101, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_100, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_99, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_98, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_97, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_96, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_95, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_94, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_93, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_92, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_91, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_90, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_89, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_88, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_87, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_86, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_85, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_84, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_83, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_82, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_81, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_80, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_79, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_78, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_77, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_76, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_75, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_74, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_73, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_72, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_71, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_70, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_69, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_68, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_67, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_66, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_65, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_64, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_63, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_62, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_61, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_60, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_59, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_58, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_57, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_56, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_55, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_54, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_53, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_52, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_51, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_50, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_49, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_48, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_47, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_46, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_45, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_44, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_43, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_42, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_41, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_40, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_39, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_38, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_37, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_36, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_35, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_34, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_33, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_32, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_31, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_30, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_29, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_28, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_27, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_26, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_25, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_24, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_23, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_22, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_21, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_20, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_19, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_18, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_17, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_16, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_15, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_14, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_13, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_12, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_11, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_10, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_9, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_8, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_7, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_6, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_5, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_4, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_3, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_2, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_1_253, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_1, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_0_253, i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_0};

    // bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x(BITSELECT,1286)
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_b = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[31:0];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_c = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[63:32];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_d = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[95:64];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_e = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[127:96];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_f = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[159:128];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_g = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[191:160];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_h = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[223:192];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_i = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[255:224];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_j = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[287:256];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_k = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[319:288];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_l = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[351:320];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_m = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[383:352];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_n = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[415:384];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[447:416];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_p = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[479:448];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[511:480];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_r = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[543:512];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_s = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[575:544];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_t = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[607:576];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_u = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[639:608];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_v = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[671:640];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_w = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[703:672];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_x = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[735:704];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_y = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[767:736];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_z = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[799:768];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_aa = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[831:800];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_bb = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[863:832];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_cc = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[895:864];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_dd = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[927:896];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ee = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[959:928];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ff = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[991:960];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_gg = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1023:992];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_hh = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1055:1024];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ii = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1087:1056];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_jj = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1119:1088];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_kk = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1151:1120];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ll = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1183:1152];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_mm = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1215:1184];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_nn = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1247:1216];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_oo = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1279:1248];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_pp = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1311:1280];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_qq = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1343:1312];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_rr = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1375:1344];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ss = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1407:1376];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_tt = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1439:1408];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_uu = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1471:1440];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_vv = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1503:1472];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ww = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1535:1504];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_xx = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1567:1536];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_yy = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1599:1568];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_zz = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1631:1600];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_1 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1663:1632];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_2 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1695:1664];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_3 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1727:1696];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_4 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1759:1728];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_5 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1791:1760];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_6 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1823:1792];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_7 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1855:1824];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_8 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1887:1856];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_9 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1919:1888];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_0 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1951:1920];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o61 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[1983:1952];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o62 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2015:1984];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o63 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2047:2016];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o64 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2079:2048];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o65 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2111:2080];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o66 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2143:2112];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o67 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2175:2144];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o68 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2207:2176];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o69 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2239:2208];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o70 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2271:2240];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o71 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2303:2272];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o72 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2335:2304];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o73 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2367:2336];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o74 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2399:2368];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o75 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2431:2400];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o76 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2463:2432];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o77 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2495:2464];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o78 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2527:2496];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o79 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2559:2528];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o80 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2591:2560];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o81 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2623:2592];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o82 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2655:2624];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o83 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2687:2656];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o84 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2719:2688];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o85 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2751:2720];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o86 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2783:2752];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o87 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2815:2784];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o88 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2847:2816];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o89 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2879:2848];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o90 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2911:2880];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o91 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2943:2912];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o92 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[2975:2944];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o93 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3007:2976];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o94 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3039:3008];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o95 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3071:3040];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o96 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3103:3072];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o97 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3135:3104];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o98 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3167:3136];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o99 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3199:3168];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o100 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3231:3200];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o101 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3263:3232];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o102 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3295:3264];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o103 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3327:3296];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o104 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3359:3328];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o105 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3391:3360];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o106 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3423:3392];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o107 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3455:3424];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o108 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3487:3456];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o109 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3519:3488];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o110 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3551:3520];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o111 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3583:3552];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o112 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3615:3584];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o113 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3647:3616];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o114 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3679:3648];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o115 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3711:3680];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o116 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3743:3712];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o117 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3775:3744];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o118 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3807:3776];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o119 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3839:3808];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o120 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3871:3840];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o121 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3903:3872];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o122 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3935:3904];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o123 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3967:3936];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o124 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[3999:3968];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o125 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4031:4000];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o126 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4063:4032];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o127 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4095:4064];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o128 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4127:4096];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o129 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4159:4128];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o130 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4191:4160];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o131 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4223:4192];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o132 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4255:4224];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o133 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4287:4256];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o134 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4319:4288];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o135 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4351:4320];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o136 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4383:4352];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o137 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4415:4384];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o138 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4447:4416];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o139 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4479:4448];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o140 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4511:4480];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o141 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4543:4512];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o142 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4575:4544];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o143 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4607:4576];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o144 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4639:4608];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o145 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4671:4640];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o146 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4703:4672];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o147 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4735:4704];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o148 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4767:4736];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o149 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4799:4768];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o150 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4831:4800];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o151 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4863:4832];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o152 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4895:4864];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o153 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4927:4896];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o154 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4959:4928];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o155 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[4991:4960];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o156 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5023:4992];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o157 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5055:5024];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o158 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5087:5056];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o159 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5119:5088];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o160 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5151:5120];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o161 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5183:5152];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o162 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5215:5184];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o163 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5247:5216];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o164 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5279:5248];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o165 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5311:5280];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o166 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5343:5312];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o167 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5375:5344];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o168 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5407:5376];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o169 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5439:5408];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o170 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5471:5440];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o171 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5503:5472];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o172 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5535:5504];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o173 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5567:5536];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o174 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5599:5568];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o175 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5631:5600];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o176 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5663:5632];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o177 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5695:5664];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o178 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5727:5696];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o179 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5759:5728];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o180 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5791:5760];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o181 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5823:5792];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o182 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5855:5824];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o183 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5887:5856];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o184 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5919:5888];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o185 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5951:5920];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o186 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[5983:5952];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o187 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6015:5984];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o188 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6047:6016];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o189 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6079:6048];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o190 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6111:6080];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o191 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6143:6112];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o192 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6175:6144];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o193 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6207:6176];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o194 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6239:6208];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o195 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6271:6240];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o196 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6303:6272];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o197 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6335:6304];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o198 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6367:6336];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o199 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6399:6368];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o200 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6431:6400];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o201 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6463:6432];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o202 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6495:6464];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o203 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6527:6496];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o204 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6559:6528];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o205 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6591:6560];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o206 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6623:6592];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o207 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6655:6624];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o208 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6687:6656];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o209 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6719:6688];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o210 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6751:6720];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o211 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6783:6752];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o212 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6815:6784];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o213 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6847:6816];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o214 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6879:6848];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o215 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6911:6880];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o216 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6943:6912];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o217 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[6975:6944];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o218 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7007:6976];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o219 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7039:7008];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o220 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7071:7040];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o221 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7103:7072];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o222 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7135:7104];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o223 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7167:7136];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o224 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7199:7168];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o225 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7231:7200];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o226 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7263:7232];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o227 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7295:7264];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o228 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7327:7296];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o229 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7359:7328];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o230 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7391:7360];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o231 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7423:7392];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o232 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7455:7424];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o233 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7487:7456];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o234 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7519:7488];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o235 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7551:7520];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o236 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7583:7552];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o237 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7615:7584];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o238 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7647:7616];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o239 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7679:7648];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o240 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7711:7680];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o241 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7743:7712];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o242 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7775:7744];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o243 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7807:7776];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o244 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7839:7808];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o245 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7871:7840];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o246 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7903:7872];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o247 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7935:7904];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o248 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7967:7936];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o249 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[7999:7968];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o250 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[8031:8000];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o251 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[8063:8032];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o252 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[8095:8064];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o253 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[8127:8096];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o254 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[8159:8128];
    assign bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o255 = bubble_join_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q[8191:8160];

    // SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data(STALLENABLE,1716)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_V0 = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall = i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_o_stall | ~ (SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and0 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_reg_o_valid;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and1 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and0;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and2 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and1;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and3 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and2;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and4 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and3;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and5 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and4;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and6 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and5;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and7 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and6;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and8 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and7;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and9 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and8;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and10 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and9;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and11 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and10;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and12 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and11;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and13 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and12;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and14 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and13;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and15 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and14;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and16 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and15;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and17 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and16;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and18 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and17;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and19 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and18;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and20 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and19;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and21 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and20;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and22 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and21;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and23 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and22;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and24 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and23;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and25 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and24;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and26 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and25;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and27 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and26;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and28 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and27;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and29 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and28;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and30 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and29;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and31 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and30;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and32 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and31;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and33 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and32;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and34 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and33;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and35 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and34;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and36 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and35;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and37 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and36;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and38 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and37;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and39 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and38;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and40 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and39;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and41 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and40;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and42 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and41;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and43 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and42;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and44 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and43;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and45 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and44;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and46 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and45;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and47 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and46;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and48 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and47;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and49 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and48;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and50 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and49;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and51 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and50;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and52 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and51;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and53 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and52;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and54 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and53;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and55 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and54;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and56 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and55;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and57 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and56;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and58 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and57;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and59 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and58;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and60 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and59;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and61 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and60;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and62 = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and61;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and63 = coalesced_delay_0_fifo_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and62;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and64 = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and63;
    assign SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_wireValid = bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_data_reg_o_valid & SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_and64;

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,1294)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_o_data;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,1295)
    assign bubble_select_coalesced_delay_0_fifo_b = bubble_join_coalesced_delay_0_fifo_q[1:0];

    // sel_for_coalesced_delay_0(BITSELECT,1079)
    assign sel_for_coalesced_delay_0_b = bubble_select_coalesced_delay_0_fifo_b[0:0];
    assign sel_for_coalesced_delay_0_c = bubble_select_coalesced_delay_0_fifo_b[1:1];

    // i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x(BLACKBOX,1064)@1092
    // in in_i_stall@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1867
    // out out_c1_exit913_0@1867
    // out out_c1_exit913_1@1867
    cnn_i_sfc_s_c1_in_for_cond47_preheader_s_c1_enter911_cnn1666 thei_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x (
        .in_c0_exe133(sel_for_coalesced_delay_0_b),
        .in_c0_exe142(sel_for_coalesced_delay_0_c),
        .in_i_stall(SE_out_coalesced_delay_1_fifo_backStall),
        .in_i_valid(SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_V0),
        .in_c1_eni67_0(GND_q),
        .in_c1_eni67_0_254(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_c),
        .in_c1_eni67_0_510(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_c),
        .in_c1_eni67_1(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_b),
        .in_c1_eni67_1_254(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_e),
        .in_c1_eni67_1_510(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_d),
        .in_c1_eni67_2(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_d),
        .in_c1_eni67_3(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_f),
        .in_c1_eni67_4(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_g),
        .in_c1_eni67_5(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_h),
        .in_c1_eni67_6(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_i),
        .in_c1_eni67_7(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_j),
        .in_c1_eni67_8(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_k),
        .in_c1_eni67_9(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_l),
        .in_c1_eni67_10(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_m),
        .in_c1_eni67_11(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_n),
        .in_c1_eni67_12(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o),
        .in_c1_eni67_13(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_p),
        .in_c1_eni67_14(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_q),
        .in_c1_eni67_15(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_r),
        .in_c1_eni67_16(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_s),
        .in_c1_eni67_17(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_t),
        .in_c1_eni67_18(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_u),
        .in_c1_eni67_19(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_v),
        .in_c1_eni67_20(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_w),
        .in_c1_eni67_21(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_x),
        .in_c1_eni67_22(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_y),
        .in_c1_eni67_23(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_z),
        .in_c1_eni67_24(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_aa),
        .in_c1_eni67_25(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_bb),
        .in_c1_eni67_26(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_cc),
        .in_c1_eni67_27(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_dd),
        .in_c1_eni67_28(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ee),
        .in_c1_eni67_29(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ff),
        .in_c1_eni67_30(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_gg),
        .in_c1_eni67_31(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_hh),
        .in_c1_eni67_32(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ii),
        .in_c1_eni67_33(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_jj),
        .in_c1_eni67_34(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_kk),
        .in_c1_eni67_35(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ll),
        .in_c1_eni67_36(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_mm),
        .in_c1_eni67_37(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_nn),
        .in_c1_eni67_38(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_oo),
        .in_c1_eni67_39(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_pp),
        .in_c1_eni67_40(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_qq),
        .in_c1_eni67_41(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_rr),
        .in_c1_eni67_42(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ss),
        .in_c1_eni67_43(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_tt),
        .in_c1_eni67_44(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_uu),
        .in_c1_eni67_45(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_vv),
        .in_c1_eni67_46(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_ww),
        .in_c1_eni67_47(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_xx),
        .in_c1_eni67_48(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_yy),
        .in_c1_eni67_49(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_zz),
        .in_c1_eni67_50(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_1),
        .in_c1_eni67_51(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_2),
        .in_c1_eni67_52(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_3),
        .in_c1_eni67_53(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_4),
        .in_c1_eni67_54(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_5),
        .in_c1_eni67_55(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_6),
        .in_c1_eni67_56(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_7),
        .in_c1_eni67_57(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_8),
        .in_c1_eni67_58(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_9),
        .in_c1_eni67_59(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_0),
        .in_c1_eni67_60(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o61),
        .in_c1_eni67_61(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o62),
        .in_c1_eni67_62(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o63),
        .in_c1_eni67_63(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o64),
        .in_c1_eni67_64(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o65),
        .in_c1_eni67_65(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o66),
        .in_c1_eni67_66(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o67),
        .in_c1_eni67_67(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o68),
        .in_c1_eni67_68(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o69),
        .in_c1_eni67_69(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o70),
        .in_c1_eni67_70(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o71),
        .in_c1_eni67_71(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o72),
        .in_c1_eni67_72(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o73),
        .in_c1_eni67_73(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o74),
        .in_c1_eni67_74(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o75),
        .in_c1_eni67_75(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o76),
        .in_c1_eni67_76(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o77),
        .in_c1_eni67_77(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o78),
        .in_c1_eni67_78(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o79),
        .in_c1_eni67_79(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o80),
        .in_c1_eni67_80(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o81),
        .in_c1_eni67_81(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o82),
        .in_c1_eni67_82(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o83),
        .in_c1_eni67_83(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o84),
        .in_c1_eni67_84(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o85),
        .in_c1_eni67_85(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o86),
        .in_c1_eni67_86(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o87),
        .in_c1_eni67_87(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o88),
        .in_c1_eni67_88(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o89),
        .in_c1_eni67_89(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o90),
        .in_c1_eni67_90(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o91),
        .in_c1_eni67_91(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o92),
        .in_c1_eni67_92(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o93),
        .in_c1_eni67_93(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o94),
        .in_c1_eni67_94(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o95),
        .in_c1_eni67_95(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o96),
        .in_c1_eni67_96(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o97),
        .in_c1_eni67_97(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o98),
        .in_c1_eni67_98(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o99),
        .in_c1_eni67_99(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o100),
        .in_c1_eni67_100(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o101),
        .in_c1_eni67_101(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o102),
        .in_c1_eni67_102(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o103),
        .in_c1_eni67_103(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o104),
        .in_c1_eni67_104(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o105),
        .in_c1_eni67_105(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o106),
        .in_c1_eni67_106(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o107),
        .in_c1_eni67_107(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o108),
        .in_c1_eni67_108(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o109),
        .in_c1_eni67_109(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o110),
        .in_c1_eni67_110(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o111),
        .in_c1_eni67_111(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o112),
        .in_c1_eni67_112(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o113),
        .in_c1_eni67_113(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o114),
        .in_c1_eni67_114(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o115),
        .in_c1_eni67_115(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o116),
        .in_c1_eni67_116(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o117),
        .in_c1_eni67_117(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o118),
        .in_c1_eni67_118(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o119),
        .in_c1_eni67_119(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o120),
        .in_c1_eni67_120(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o121),
        .in_c1_eni67_121(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o122),
        .in_c1_eni67_122(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o123),
        .in_c1_eni67_123(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o124),
        .in_c1_eni67_124(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o125),
        .in_c1_eni67_125(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o126),
        .in_c1_eni67_126(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o127),
        .in_c1_eni67_127(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o128),
        .in_c1_eni67_128(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o129),
        .in_c1_eni67_129(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o130),
        .in_c1_eni67_130(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o131),
        .in_c1_eni67_131(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o132),
        .in_c1_eni67_132(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o133),
        .in_c1_eni67_133(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o134),
        .in_c1_eni67_134(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o135),
        .in_c1_eni67_135(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o136),
        .in_c1_eni67_136(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o137),
        .in_c1_eni67_137(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o138),
        .in_c1_eni67_138(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o139),
        .in_c1_eni67_139(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o140),
        .in_c1_eni67_140(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o141),
        .in_c1_eni67_141(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o142),
        .in_c1_eni67_142(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o143),
        .in_c1_eni67_143(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o144),
        .in_c1_eni67_144(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o145),
        .in_c1_eni67_145(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o146),
        .in_c1_eni67_146(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o147),
        .in_c1_eni67_147(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o148),
        .in_c1_eni67_148(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o149),
        .in_c1_eni67_149(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o150),
        .in_c1_eni67_150(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o151),
        .in_c1_eni67_151(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o152),
        .in_c1_eni67_152(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o153),
        .in_c1_eni67_153(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o154),
        .in_c1_eni67_154(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o155),
        .in_c1_eni67_155(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o156),
        .in_c1_eni67_156(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o157),
        .in_c1_eni67_157(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o158),
        .in_c1_eni67_158(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o159),
        .in_c1_eni67_159(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o160),
        .in_c1_eni67_160(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o161),
        .in_c1_eni67_161(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o162),
        .in_c1_eni67_162(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o163),
        .in_c1_eni67_163(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o164),
        .in_c1_eni67_164(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o165),
        .in_c1_eni67_165(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o166),
        .in_c1_eni67_166(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o167),
        .in_c1_eni67_167(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o168),
        .in_c1_eni67_168(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o169),
        .in_c1_eni67_169(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o170),
        .in_c1_eni67_170(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o171),
        .in_c1_eni67_171(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o172),
        .in_c1_eni67_172(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o173),
        .in_c1_eni67_173(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o174),
        .in_c1_eni67_174(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o175),
        .in_c1_eni67_175(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o176),
        .in_c1_eni67_176(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o177),
        .in_c1_eni67_177(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o178),
        .in_c1_eni67_178(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o179),
        .in_c1_eni67_179(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o180),
        .in_c1_eni67_180(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o181),
        .in_c1_eni67_181(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o182),
        .in_c1_eni67_182(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o183),
        .in_c1_eni67_183(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o184),
        .in_c1_eni67_184(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o185),
        .in_c1_eni67_185(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o186),
        .in_c1_eni67_186(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o187),
        .in_c1_eni67_187(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o188),
        .in_c1_eni67_188(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o189),
        .in_c1_eni67_189(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o190),
        .in_c1_eni67_190(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o191),
        .in_c1_eni67_191(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o192),
        .in_c1_eni67_192(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o193),
        .in_c1_eni67_193(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o194),
        .in_c1_eni67_194(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o195),
        .in_c1_eni67_195(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o196),
        .in_c1_eni67_196(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o197),
        .in_c1_eni67_197(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o198),
        .in_c1_eni67_198(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o199),
        .in_c1_eni67_199(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o200),
        .in_c1_eni67_200(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o201),
        .in_c1_eni67_201(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o202),
        .in_c1_eni67_202(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o203),
        .in_c1_eni67_203(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o204),
        .in_c1_eni67_204(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o205),
        .in_c1_eni67_205(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o206),
        .in_c1_eni67_206(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o207),
        .in_c1_eni67_207(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o208),
        .in_c1_eni67_208(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o209),
        .in_c1_eni67_209(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o210),
        .in_c1_eni67_210(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o211),
        .in_c1_eni67_211(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o212),
        .in_c1_eni67_212(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o213),
        .in_c1_eni67_213(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o214),
        .in_c1_eni67_214(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o215),
        .in_c1_eni67_215(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o216),
        .in_c1_eni67_216(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o217),
        .in_c1_eni67_217(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o218),
        .in_c1_eni67_218(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o219),
        .in_c1_eni67_219(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o220),
        .in_c1_eni67_220(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o221),
        .in_c1_eni67_221(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o222),
        .in_c1_eni67_222(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o223),
        .in_c1_eni67_223(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o224),
        .in_c1_eni67_224(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o225),
        .in_c1_eni67_225(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o226),
        .in_c1_eni67_226(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o227),
        .in_c1_eni67_227(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o228),
        .in_c1_eni67_228(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o229),
        .in_c1_eni67_229(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o230),
        .in_c1_eni67_230(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o231),
        .in_c1_eni67_231(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o232),
        .in_c1_eni67_232(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o233),
        .in_c1_eni67_233(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o234),
        .in_c1_eni67_234(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o235),
        .in_c1_eni67_235(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o236),
        .in_c1_eni67_236(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o237),
        .in_c1_eni67_237(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o238),
        .in_c1_eni67_238(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o239),
        .in_c1_eni67_239(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o240),
        .in_c1_eni67_240(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o241),
        .in_c1_eni67_241(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o242),
        .in_c1_eni67_242(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o243),
        .in_c1_eni67_243(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o244),
        .in_c1_eni67_244(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o245),
        .in_c1_eni67_245(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o246),
        .in_c1_eni67_246(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o247),
        .in_c1_eni67_247(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o248),
        .in_c1_eni67_248(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o249),
        .in_c1_eni67_249(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o250),
        .in_c1_eni67_250(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o251),
        .in_c1_eni67_251(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o252),
        .in_c1_eni67_252(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o253),
        .in_c1_eni67_253(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o254),
        .in_c1_eni67_255(bubble_select_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_o255),
        .in_c1_eni67_256(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_b),
        .in_c1_eni67_257(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_c),
        .in_c1_eni67_258(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_d),
        .in_c1_eni67_259(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_e),
        .in_c1_eni67_260(sel_for_coalesced_delay_0_c),
        .in_c1_eni67_261(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_b),
        .in_c1_eni67_262(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_c),
        .in_c1_eni67_263(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_d),
        .in_c1_eni67_264(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_e),
        .in_c1_eni67_265(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_b),
        .in_c1_eni67_266(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_c),
        .in_c1_eni67_267(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_d),
        .in_c1_eni67_268(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_e),
        .in_c1_eni67_269(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_b),
        .in_c1_eni67_270(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_c),
        .in_c1_eni67_271(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_d),
        .in_c1_eni67_272(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_e),
        .in_c1_eni67_273(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_b),
        .in_c1_eni67_274(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_c),
        .in_c1_eni67_275(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_d),
        .in_c1_eni67_276(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_e),
        .in_c1_eni67_277(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_b),
        .in_c1_eni67_278(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_c),
        .in_c1_eni67_279(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_d),
        .in_c1_eni67_280(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_e),
        .in_c1_eni67_281(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_b),
        .in_c1_eni67_282(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_c),
        .in_c1_eni67_283(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_d),
        .in_c1_eni67_284(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_e),
        .in_c1_eni67_285(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_b),
        .in_c1_eni67_286(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_c),
        .in_c1_eni67_287(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_d),
        .in_c1_eni67_288(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_e),
        .in_c1_eni67_289(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_b),
        .in_c1_eni67_290(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_c),
        .in_c1_eni67_291(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_d),
        .in_c1_eni67_292(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_e),
        .in_c1_eni67_293(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_b),
        .in_c1_eni67_294(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_c),
        .in_c1_eni67_295(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_d),
        .in_c1_eni67_296(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_e),
        .in_c1_eni67_297(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_b),
        .in_c1_eni67_298(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_c),
        .in_c1_eni67_299(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_d),
        .in_c1_eni67_300(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_e),
        .in_c1_eni67_301(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_b),
        .in_c1_eni67_302(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_c),
        .in_c1_eni67_303(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_d),
        .in_c1_eni67_304(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_e),
        .in_c1_eni67_305(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_b),
        .in_c1_eni67_306(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_c),
        .in_c1_eni67_307(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_d),
        .in_c1_eni67_308(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_e),
        .in_c1_eni67_309(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_b),
        .in_c1_eni67_310(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_c),
        .in_c1_eni67_311(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_d),
        .in_c1_eni67_312(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_e),
        .in_c1_eni67_313(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_b),
        .in_c1_eni67_314(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_c),
        .in_c1_eni67_315(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_d),
        .in_c1_eni67_316(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_e),
        .in_c1_eni67_317(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_b),
        .in_c1_eni67_318(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_c),
        .in_c1_eni67_319(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_d),
        .in_c1_eni67_320(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_e),
        .in_c1_eni67_321(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_b),
        .in_c1_eni67_322(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_c),
        .in_c1_eni67_323(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_d),
        .in_c1_eni67_324(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_e),
        .in_c1_eni67_325(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_b),
        .in_c1_eni67_326(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_c),
        .in_c1_eni67_327(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_d),
        .in_c1_eni67_328(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_e),
        .in_c1_eni67_329(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_b),
        .in_c1_eni67_330(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_c),
        .in_c1_eni67_331(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_d),
        .in_c1_eni67_332(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_e),
        .in_c1_eni67_333(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_b),
        .in_c1_eni67_334(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_c),
        .in_c1_eni67_335(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_d),
        .in_c1_eni67_336(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_e),
        .in_c1_eni67_337(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_b),
        .in_c1_eni67_338(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_c),
        .in_c1_eni67_339(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_d),
        .in_c1_eni67_340(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_e),
        .in_c1_eni67_341(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_b),
        .in_c1_eni67_342(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_c),
        .in_c1_eni67_343(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_d),
        .in_c1_eni67_344(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_e),
        .in_c1_eni67_345(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_b),
        .in_c1_eni67_346(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_c),
        .in_c1_eni67_347(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_d),
        .in_c1_eni67_348(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_e),
        .in_c1_eni67_349(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_b),
        .in_c1_eni67_350(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_c),
        .in_c1_eni67_351(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_d),
        .in_c1_eni67_352(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_e),
        .in_c1_eni67_353(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_b),
        .in_c1_eni67_354(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_c),
        .in_c1_eni67_355(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_d),
        .in_c1_eni67_356(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_e),
        .in_c1_eni67_357(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_b),
        .in_c1_eni67_358(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_c),
        .in_c1_eni67_359(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_d),
        .in_c1_eni67_360(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_e),
        .in_c1_eni67_361(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_b),
        .in_c1_eni67_362(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_c),
        .in_c1_eni67_363(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_d),
        .in_c1_eni67_364(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_e),
        .in_c1_eni67_365(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_b),
        .in_c1_eni67_366(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_c),
        .in_c1_eni67_367(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_d),
        .in_c1_eni67_368(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_e),
        .in_c1_eni67_369(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_b),
        .in_c1_eni67_370(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_c),
        .in_c1_eni67_371(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_d),
        .in_c1_eni67_372(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_e),
        .in_c1_eni67_373(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_b),
        .in_c1_eni67_374(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_c),
        .in_c1_eni67_375(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_d),
        .in_c1_eni67_376(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_e),
        .in_c1_eni67_377(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_b),
        .in_c1_eni67_378(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_c),
        .in_c1_eni67_379(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_d),
        .in_c1_eni67_380(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_e),
        .in_c1_eni67_381(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_b),
        .in_c1_eni67_382(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_c),
        .in_c1_eni67_383(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_d),
        .in_c1_eni67_384(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_e),
        .in_c1_eni67_385(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_b),
        .in_c1_eni67_386(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_c),
        .in_c1_eni67_387(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_d),
        .in_c1_eni67_388(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_e),
        .in_c1_eni67_389(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_b),
        .in_c1_eni67_390(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_c),
        .in_c1_eni67_391(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_d),
        .in_c1_eni67_392(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_e),
        .in_c1_eni67_393(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_b),
        .in_c1_eni67_394(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_c),
        .in_c1_eni67_395(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_d),
        .in_c1_eni67_396(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_e),
        .in_c1_eni67_397(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_b),
        .in_c1_eni67_398(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_c),
        .in_c1_eni67_399(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_d),
        .in_c1_eni67_400(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_e),
        .in_c1_eni67_401(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_b),
        .in_c1_eni67_402(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_c),
        .in_c1_eni67_403(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_d),
        .in_c1_eni67_404(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_e),
        .in_c1_eni67_405(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_b),
        .in_c1_eni67_406(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_c),
        .in_c1_eni67_407(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_d),
        .in_c1_eni67_408(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_e),
        .in_c1_eni67_409(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_b),
        .in_c1_eni67_410(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_c),
        .in_c1_eni67_411(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_d),
        .in_c1_eni67_412(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_e),
        .in_c1_eni67_413(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_b),
        .in_c1_eni67_414(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_c),
        .in_c1_eni67_415(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_d),
        .in_c1_eni67_416(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_e),
        .in_c1_eni67_417(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_b),
        .in_c1_eni67_418(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_c),
        .in_c1_eni67_419(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_d),
        .in_c1_eni67_420(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_e),
        .in_c1_eni67_421(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_b),
        .in_c1_eni67_422(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_c),
        .in_c1_eni67_423(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_d),
        .in_c1_eni67_424(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_e),
        .in_c1_eni67_425(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_b),
        .in_c1_eni67_426(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_c),
        .in_c1_eni67_427(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_d),
        .in_c1_eni67_428(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_e),
        .in_c1_eni67_429(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_b),
        .in_c1_eni67_430(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_c),
        .in_c1_eni67_431(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_d),
        .in_c1_eni67_432(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_e),
        .in_c1_eni67_433(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_b),
        .in_c1_eni67_434(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_c),
        .in_c1_eni67_435(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_d),
        .in_c1_eni67_436(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_e),
        .in_c1_eni67_437(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_b),
        .in_c1_eni67_438(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_c),
        .in_c1_eni67_439(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_d),
        .in_c1_eni67_440(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_e),
        .in_c1_eni67_441(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_b),
        .in_c1_eni67_442(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_c),
        .in_c1_eni67_443(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_d),
        .in_c1_eni67_444(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_e),
        .in_c1_eni67_445(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_b),
        .in_c1_eni67_446(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_c),
        .in_c1_eni67_447(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_d),
        .in_c1_eni67_448(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_e),
        .in_c1_eni67_449(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_b),
        .in_c1_eni67_450(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_c),
        .in_c1_eni67_451(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_d),
        .in_c1_eni67_452(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_e),
        .in_c1_eni67_453(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_b),
        .in_c1_eni67_454(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_c),
        .in_c1_eni67_455(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_d),
        .in_c1_eni67_456(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_e),
        .in_c1_eni67_457(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_b),
        .in_c1_eni67_458(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_c),
        .in_c1_eni67_459(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_d),
        .in_c1_eni67_460(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_e),
        .in_c1_eni67_461(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_b),
        .in_c1_eni67_462(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_c),
        .in_c1_eni67_463(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_d),
        .in_c1_eni67_464(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_e),
        .in_c1_eni67_465(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_b),
        .in_c1_eni67_466(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_c),
        .in_c1_eni67_467(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_d),
        .in_c1_eni67_468(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_e),
        .in_c1_eni67_469(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_b),
        .in_c1_eni67_470(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_c),
        .in_c1_eni67_471(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_d),
        .in_c1_eni67_472(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_e),
        .in_c1_eni67_473(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_b),
        .in_c1_eni67_474(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_c),
        .in_c1_eni67_475(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_d),
        .in_c1_eni67_476(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_e),
        .in_c1_eni67_477(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_b),
        .in_c1_eni67_478(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_c),
        .in_c1_eni67_479(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_d),
        .in_c1_eni67_480(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_e),
        .in_c1_eni67_481(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_b),
        .in_c1_eni67_482(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_c),
        .in_c1_eni67_483(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_d),
        .in_c1_eni67_484(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_e),
        .in_c1_eni67_485(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_b),
        .in_c1_eni67_486(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_c),
        .in_c1_eni67_487(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_d),
        .in_c1_eni67_488(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_e),
        .in_c1_eni67_489(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_b),
        .in_c1_eni67_490(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_c),
        .in_c1_eni67_491(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_d),
        .in_c1_eni67_492(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_e),
        .in_c1_eni67_493(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_b),
        .in_c1_eni67_494(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_c),
        .in_c1_eni67_495(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_d),
        .in_c1_eni67_496(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_e),
        .in_c1_eni67_497(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_b),
        .in_c1_eni67_498(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_c),
        .in_c1_eni67_499(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_d),
        .in_c1_eni67_500(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_e),
        .in_c1_eni67_501(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_b),
        .in_c1_eni67_502(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_c),
        .in_c1_eni67_503(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_d),
        .in_c1_eni67_504(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_e),
        .in_c1_eni67_505(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_b),
        .in_c1_eni67_506(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_c),
        .in_c1_eni67_507(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_d),
        .in_c1_eni67_508(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_e),
        .in_c1_eni67_509(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_b),
        .in_c1_eni67_511(bubble_select_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_e),
        .in_c1_eni67_512(sel_for_coalesced_delay_0_b),
        .out_o_stall(i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_o_valid),
        .out_c1_exit913_0(),
        .out_c1_exit913_1(i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_c1_exit913_1),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_1_fifo(STALLENABLE,1444)
    // Valid signal propagation
    assign SE_out_coalesced_delay_1_fifo_V0 = SE_out_coalesced_delay_1_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_coalesced_delay_1_fifo_backStall = in_stall_in | ~ (SE_out_coalesced_delay_1_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_1_fifo_and0 = coalesced_delay_1_fifo_o_valid;
    assign SE_out_coalesced_delay_1_fifo_wireValid = i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_o_valid & SE_out_coalesced_delay_1_fifo_and0;

    // coalesced_delay_1_fifo(STALLFIFO,1084)
    assign coalesced_delay_1_fifo_i_valid = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V66;
    assign coalesced_delay_1_fifo_i_stall = SE_out_coalesced_delay_1_fifo_backStall;
    assign coalesced_delay_1_fifo_i_data = join_for_coalesced_delay_1_q;
    assign coalesced_delay_1_fifo_i_valid_bitsignaltemp = coalesced_delay_1_fifo_i_valid[0];
    assign coalesced_delay_1_fifo_i_stall_bitsignaltemp = coalesced_delay_1_fifo_i_stall[0];
    assign coalesced_delay_1_fifo_o_valid[0] = coalesced_delay_1_fifo_o_valid_bitsignaltemp;
    assign coalesced_delay_1_fifo_o_stall[0] = coalesced_delay_1_fifo_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(1093),
        .WIDTH(388),
        .STYLE("hs"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thecoalesced_delay_1_fifo (
        .i_valid(coalesced_delay_1_fifo_i_valid_bitsignaltemp),
        .i_stall(coalesced_delay_1_fifo_i_stall_bitsignaltemp),
        .i_data(join_for_coalesced_delay_1_q),
        .o_valid(coalesced_delay_1_fifo_o_valid_bitsignaltemp),
        .o_stall(coalesced_delay_1_fifo_o_stall_bitsignaltemp),
        .o_data(coalesced_delay_1_fifo_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_0(BITJOIN,1078)
    assign join_for_coalesced_delay_0_q = {bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o141, bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o132};

    // coalesced_delay_0_fifo(STALLFIFO,1083)
    assign coalesced_delay_0_fifo_i_valid = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V65;
    assign coalesced_delay_0_fifo_i_stall = SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall;
    assign coalesced_delay_0_fifo_i_data = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_i_valid_bitsignaltemp = coalesced_delay_0_fifo_i_valid[0];
    assign coalesced_delay_0_fifo_i_stall_bitsignaltemp = coalesced_delay_0_fifo_i_stall[0];
    assign coalesced_delay_0_fifo_o_valid[0] = coalesced_delay_0_fifo_o_valid_bitsignaltemp;
    assign coalesced_delay_0_fifo_o_stall[0] = coalesced_delay_0_fifo_o_stall_bitsignaltemp;
    hld_fifo #(
        .DEPTH(318),
        .WIDTH(2),
        .STYLE("hs"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .STALL_IN_EARLINESS(0),
        .VALID_IN_EARLINESS(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(1)
    ) thecoalesced_delay_0_fifo (
        .i_valid(coalesced_delay_0_fifo_i_valid_bitsignaltemp),
        .i_stall(coalesced_delay_0_fifo_i_stall_bitsignaltemp),
        .i_data(join_for_coalesced_delay_0_q),
        .o_valid(coalesced_delay_0_fifo_o_valid_bitsignaltemp),
        .o_stall(coalesced_delay_0_fifo_o_stall_bitsignaltemp),
        .o_data(coalesced_delay_0_fifo_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x(BLACKBOX,1063)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_64_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_64_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_64_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_64_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_64_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_64_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_64_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_0_1@1092
    // out out_o_readdata_1_1@1092
    // out out_o_readdata_2@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_64_cnn1663 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o130),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o131),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V64),
        .in_memcoalesce_load_cnn_fpgaunique_64_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_64_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_64_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_64_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_64_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_64_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_64_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_64_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_64_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_64_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_64_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_64_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_64_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_64_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_64_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_0),
        .out_o_readdata_0_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_0_1),
        .out_o_readdata_1_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_1_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_readdata_2),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x(BLACKBOX,1062)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_0_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_0_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_0_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_0_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_0_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_0_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_0_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_0_253@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_1_253@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    // out out_o_readdata_4@1092
    // out out_o_readdata_5@1092
    // out out_o_readdata_6@1092
    // out out_o_readdata_7@1092
    // out out_o_readdata_8@1092
    // out out_o_readdata_9@1092
    // out out_o_readdata_10@1092
    // out out_o_readdata_11@1092
    // out out_o_readdata_12@1092
    // out out_o_readdata_13@1092
    // out out_o_readdata_14@1092
    // out out_o_readdata_15@1092
    // out out_o_readdata_16@1092
    // out out_o_readdata_17@1092
    // out out_o_readdata_18@1092
    // out out_o_readdata_19@1092
    // out out_o_readdata_20@1092
    // out out_o_readdata_21@1092
    // out out_o_readdata_22@1092
    // out out_o_readdata_23@1092
    // out out_o_readdata_24@1092
    // out out_o_readdata_25@1092
    // out out_o_readdata_26@1092
    // out out_o_readdata_27@1092
    // out out_o_readdata_28@1092
    // out out_o_readdata_29@1092
    // out out_o_readdata_30@1092
    // out out_o_readdata_31@1092
    // out out_o_readdata_32@1092
    // out out_o_readdata_33@1092
    // out out_o_readdata_34@1092
    // out out_o_readdata_35@1092
    // out out_o_readdata_36@1092
    // out out_o_readdata_37@1092
    // out out_o_readdata_38@1092
    // out out_o_readdata_39@1092
    // out out_o_readdata_40@1092
    // out out_o_readdata_41@1092
    // out out_o_readdata_42@1092
    // out out_o_readdata_43@1092
    // out out_o_readdata_44@1092
    // out out_o_readdata_45@1092
    // out out_o_readdata_46@1092
    // out out_o_readdata_47@1092
    // out out_o_readdata_48@1092
    // out out_o_readdata_49@1092
    // out out_o_readdata_50@1092
    // out out_o_readdata_51@1092
    // out out_o_readdata_52@1092
    // out out_o_readdata_53@1092
    // out out_o_readdata_54@1092
    // out out_o_readdata_55@1092
    // out out_o_readdata_56@1092
    // out out_o_readdata_57@1092
    // out out_o_readdata_58@1092
    // out out_o_readdata_59@1092
    // out out_o_readdata_60@1092
    // out out_o_readdata_61@1092
    // out out_o_readdata_62@1092
    // out out_o_readdata_63@1092
    // out out_o_readdata_64@1092
    // out out_o_readdata_65@1092
    // out out_o_readdata_66@1092
    // out out_o_readdata_67@1092
    // out out_o_readdata_68@1092
    // out out_o_readdata_69@1092
    // out out_o_readdata_70@1092
    // out out_o_readdata_71@1092
    // out out_o_readdata_72@1092
    // out out_o_readdata_73@1092
    // out out_o_readdata_74@1092
    // out out_o_readdata_75@1092
    // out out_o_readdata_76@1092
    // out out_o_readdata_77@1092
    // out out_o_readdata_78@1092
    // out out_o_readdata_79@1092
    // out out_o_readdata_80@1092
    // out out_o_readdata_81@1092
    // out out_o_readdata_82@1092
    // out out_o_readdata_83@1092
    // out out_o_readdata_84@1092
    // out out_o_readdata_85@1092
    // out out_o_readdata_86@1092
    // out out_o_readdata_87@1092
    // out out_o_readdata_88@1092
    // out out_o_readdata_89@1092
    // out out_o_readdata_90@1092
    // out out_o_readdata_91@1092
    // out out_o_readdata_92@1092
    // out out_o_readdata_93@1092
    // out out_o_readdata_94@1092
    // out out_o_readdata_95@1092
    // out out_o_readdata_96@1092
    // out out_o_readdata_97@1092
    // out out_o_readdata_98@1092
    // out out_o_readdata_99@1092
    // out out_o_readdata_100@1092
    // out out_o_readdata_101@1092
    // out out_o_readdata_102@1092
    // out out_o_readdata_103@1092
    // out out_o_readdata_104@1092
    // out out_o_readdata_105@1092
    // out out_o_readdata_106@1092
    // out out_o_readdata_107@1092
    // out out_o_readdata_108@1092
    // out out_o_readdata_109@1092
    // out out_o_readdata_110@1092
    // out out_o_readdata_111@1092
    // out out_o_readdata_112@1092
    // out out_o_readdata_113@1092
    // out out_o_readdata_114@1092
    // out out_o_readdata_115@1092
    // out out_o_readdata_116@1092
    // out out_o_readdata_117@1092
    // out out_o_readdata_118@1092
    // out out_o_readdata_119@1092
    // out out_o_readdata_120@1092
    // out out_o_readdata_121@1092
    // out out_o_readdata_122@1092
    // out out_o_readdata_123@1092
    // out out_o_readdata_124@1092
    // out out_o_readdata_125@1092
    // out out_o_readdata_126@1092
    // out out_o_readdata_127@1092
    // out out_o_readdata_128@1092
    // out out_o_readdata_129@1092
    // out out_o_readdata_130@1092
    // out out_o_readdata_131@1092
    // out out_o_readdata_132@1092
    // out out_o_readdata_133@1092
    // out out_o_readdata_134@1092
    // out out_o_readdata_135@1092
    // out out_o_readdata_136@1092
    // out out_o_readdata_137@1092
    // out out_o_readdata_138@1092
    // out out_o_readdata_139@1092
    // out out_o_readdata_140@1092
    // out out_o_readdata_141@1092
    // out out_o_readdata_142@1092
    // out out_o_readdata_143@1092
    // out out_o_readdata_144@1092
    // out out_o_readdata_145@1092
    // out out_o_readdata_146@1092
    // out out_o_readdata_147@1092
    // out out_o_readdata_148@1092
    // out out_o_readdata_149@1092
    // out out_o_readdata_150@1092
    // out out_o_readdata_151@1092
    // out out_o_readdata_152@1092
    // out out_o_readdata_153@1092
    // out out_o_readdata_154@1092
    // out out_o_readdata_155@1092
    // out out_o_readdata_156@1092
    // out out_o_readdata_157@1092
    // out out_o_readdata_158@1092
    // out out_o_readdata_159@1092
    // out out_o_readdata_160@1092
    // out out_o_readdata_161@1092
    // out out_o_readdata_162@1092
    // out out_o_readdata_163@1092
    // out out_o_readdata_164@1092
    // out out_o_readdata_165@1092
    // out out_o_readdata_166@1092
    // out out_o_readdata_167@1092
    // out out_o_readdata_168@1092
    // out out_o_readdata_169@1092
    // out out_o_readdata_170@1092
    // out out_o_readdata_171@1092
    // out out_o_readdata_172@1092
    // out out_o_readdata_173@1092
    // out out_o_readdata_174@1092
    // out out_o_readdata_175@1092
    // out out_o_readdata_176@1092
    // out out_o_readdata_177@1092
    // out out_o_readdata_178@1092
    // out out_o_readdata_179@1092
    // out out_o_readdata_180@1092
    // out out_o_readdata_181@1092
    // out out_o_readdata_182@1092
    // out out_o_readdata_183@1092
    // out out_o_readdata_184@1092
    // out out_o_readdata_185@1092
    // out out_o_readdata_186@1092
    // out out_o_readdata_187@1092
    // out out_o_readdata_188@1092
    // out out_o_readdata_189@1092
    // out out_o_readdata_190@1092
    // out out_o_readdata_191@1092
    // out out_o_readdata_192@1092
    // out out_o_readdata_193@1092
    // out out_o_readdata_194@1092
    // out out_o_readdata_195@1092
    // out out_o_readdata_196@1092
    // out out_o_readdata_197@1092
    // out out_o_readdata_198@1092
    // out out_o_readdata_199@1092
    // out out_o_readdata_200@1092
    // out out_o_readdata_201@1092
    // out out_o_readdata_202@1092
    // out out_o_readdata_203@1092
    // out out_o_readdata_204@1092
    // out out_o_readdata_205@1092
    // out out_o_readdata_206@1092
    // out out_o_readdata_207@1092
    // out out_o_readdata_208@1092
    // out out_o_readdata_209@1092
    // out out_o_readdata_210@1092
    // out out_o_readdata_211@1092
    // out out_o_readdata_212@1092
    // out out_o_readdata_213@1092
    // out out_o_readdata_214@1092
    // out out_o_readdata_215@1092
    // out out_o_readdata_216@1092
    // out out_o_readdata_217@1092
    // out out_o_readdata_218@1092
    // out out_o_readdata_219@1092
    // out out_o_readdata_220@1092
    // out out_o_readdata_221@1092
    // out out_o_readdata_222@1092
    // out out_o_readdata_223@1092
    // out out_o_readdata_224@1092
    // out out_o_readdata_225@1092
    // out out_o_readdata_226@1092
    // out out_o_readdata_227@1092
    // out out_o_readdata_228@1092
    // out out_o_readdata_229@1092
    // out out_o_readdata_230@1092
    // out out_o_readdata_231@1092
    // out out_o_readdata_232@1092
    // out out_o_readdata_233@1092
    // out out_o_readdata_234@1092
    // out out_o_readdata_235@1092
    // out out_o_readdata_236@1092
    // out out_o_readdata_237@1092
    // out out_o_readdata_238@1092
    // out out_o_readdata_239@1092
    // out out_o_readdata_240@1092
    // out out_o_readdata_241@1092
    // out out_o_readdata_242@1092
    // out out_o_readdata_243@1092
    // out out_o_readdata_244@1092
    // out out_o_readdata_245@1092
    // out out_o_readdata_246@1092
    // out out_o_readdata_247@1092
    // out out_o_readdata_248@1092
    // out out_o_readdata_249@1092
    // out out_o_readdata_250@1092
    // out out_o_readdata_251@1092
    // out out_o_readdata_252@1092
    // out out_o_readdata_254@1092
    cnn_i_llvm_fpga_load_burst_coalesced_cacA000000Zfpgaunique_0_cnn1471 thei_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_c),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_d),
        .in_i_stall(SE_out_bubble_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_data_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V63),
        .in_memcoalesce_load_cnn_fpgaunique_0_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_0_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_0_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_0_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_0_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_0_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_0_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_0_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_0_avm_address(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_0_avm_burstcount(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_0_avm_byteenable(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_0_avm_enable(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_0_avm_read(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_0_avm_write(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_0_avm_writedata(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_req(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_0),
        .out_o_readdata_0_253(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_0_253),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_1),
        .out_o_readdata_1_253(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_1_253),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_3),
        .out_o_readdata_4(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_4),
        .out_o_readdata_5(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_5),
        .out_o_readdata_6(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_6),
        .out_o_readdata_7(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_7),
        .out_o_readdata_8(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_8),
        .out_o_readdata_9(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_9),
        .out_o_readdata_10(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_10),
        .out_o_readdata_11(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_11),
        .out_o_readdata_12(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_12),
        .out_o_readdata_13(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_13),
        .out_o_readdata_14(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_14),
        .out_o_readdata_15(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_15),
        .out_o_readdata_16(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_16),
        .out_o_readdata_17(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_17),
        .out_o_readdata_18(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_18),
        .out_o_readdata_19(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_19),
        .out_o_readdata_20(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_20),
        .out_o_readdata_21(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_21),
        .out_o_readdata_22(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_22),
        .out_o_readdata_23(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_23),
        .out_o_readdata_24(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_24),
        .out_o_readdata_25(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_25),
        .out_o_readdata_26(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_26),
        .out_o_readdata_27(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_27),
        .out_o_readdata_28(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_28),
        .out_o_readdata_29(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_29),
        .out_o_readdata_30(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_30),
        .out_o_readdata_31(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_31),
        .out_o_readdata_32(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_32),
        .out_o_readdata_33(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_33),
        .out_o_readdata_34(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_34),
        .out_o_readdata_35(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_35),
        .out_o_readdata_36(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_36),
        .out_o_readdata_37(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_37),
        .out_o_readdata_38(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_38),
        .out_o_readdata_39(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_39),
        .out_o_readdata_40(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_40),
        .out_o_readdata_41(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_41),
        .out_o_readdata_42(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_42),
        .out_o_readdata_43(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_43),
        .out_o_readdata_44(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_44),
        .out_o_readdata_45(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_45),
        .out_o_readdata_46(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_46),
        .out_o_readdata_47(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_47),
        .out_o_readdata_48(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_48),
        .out_o_readdata_49(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_49),
        .out_o_readdata_50(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_50),
        .out_o_readdata_51(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_51),
        .out_o_readdata_52(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_52),
        .out_o_readdata_53(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_53),
        .out_o_readdata_54(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_54),
        .out_o_readdata_55(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_55),
        .out_o_readdata_56(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_56),
        .out_o_readdata_57(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_57),
        .out_o_readdata_58(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_58),
        .out_o_readdata_59(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_59),
        .out_o_readdata_60(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_60),
        .out_o_readdata_61(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_61),
        .out_o_readdata_62(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_62),
        .out_o_readdata_63(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_63),
        .out_o_readdata_64(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_64),
        .out_o_readdata_65(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_65),
        .out_o_readdata_66(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_66),
        .out_o_readdata_67(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_67),
        .out_o_readdata_68(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_68),
        .out_o_readdata_69(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_69),
        .out_o_readdata_70(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_70),
        .out_o_readdata_71(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_71),
        .out_o_readdata_72(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_72),
        .out_o_readdata_73(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_73),
        .out_o_readdata_74(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_74),
        .out_o_readdata_75(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_75),
        .out_o_readdata_76(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_76),
        .out_o_readdata_77(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_77),
        .out_o_readdata_78(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_78),
        .out_o_readdata_79(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_79),
        .out_o_readdata_80(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_80),
        .out_o_readdata_81(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_81),
        .out_o_readdata_82(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_82),
        .out_o_readdata_83(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_83),
        .out_o_readdata_84(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_84),
        .out_o_readdata_85(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_85),
        .out_o_readdata_86(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_86),
        .out_o_readdata_87(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_87),
        .out_o_readdata_88(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_88),
        .out_o_readdata_89(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_89),
        .out_o_readdata_90(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_90),
        .out_o_readdata_91(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_91),
        .out_o_readdata_92(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_92),
        .out_o_readdata_93(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_93),
        .out_o_readdata_94(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_94),
        .out_o_readdata_95(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_95),
        .out_o_readdata_96(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_96),
        .out_o_readdata_97(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_97),
        .out_o_readdata_98(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_98),
        .out_o_readdata_99(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_99),
        .out_o_readdata_100(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_100),
        .out_o_readdata_101(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_101),
        .out_o_readdata_102(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_102),
        .out_o_readdata_103(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_103),
        .out_o_readdata_104(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_104),
        .out_o_readdata_105(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_105),
        .out_o_readdata_106(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_106),
        .out_o_readdata_107(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_107),
        .out_o_readdata_108(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_108),
        .out_o_readdata_109(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_109),
        .out_o_readdata_110(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_110),
        .out_o_readdata_111(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_111),
        .out_o_readdata_112(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_112),
        .out_o_readdata_113(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_113),
        .out_o_readdata_114(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_114),
        .out_o_readdata_115(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_115),
        .out_o_readdata_116(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_116),
        .out_o_readdata_117(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_117),
        .out_o_readdata_118(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_118),
        .out_o_readdata_119(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_119),
        .out_o_readdata_120(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_120),
        .out_o_readdata_121(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_121),
        .out_o_readdata_122(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_122),
        .out_o_readdata_123(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_123),
        .out_o_readdata_124(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_124),
        .out_o_readdata_125(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_125),
        .out_o_readdata_126(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_126),
        .out_o_readdata_127(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_127),
        .out_o_readdata_128(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_128),
        .out_o_readdata_129(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_129),
        .out_o_readdata_130(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_130),
        .out_o_readdata_131(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_131),
        .out_o_readdata_132(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_132),
        .out_o_readdata_133(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_133),
        .out_o_readdata_134(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_134),
        .out_o_readdata_135(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_135),
        .out_o_readdata_136(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_136),
        .out_o_readdata_137(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_137),
        .out_o_readdata_138(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_138),
        .out_o_readdata_139(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_139),
        .out_o_readdata_140(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_140),
        .out_o_readdata_141(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_141),
        .out_o_readdata_142(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_142),
        .out_o_readdata_143(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_143),
        .out_o_readdata_144(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_144),
        .out_o_readdata_145(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_145),
        .out_o_readdata_146(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_146),
        .out_o_readdata_147(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_147),
        .out_o_readdata_148(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_148),
        .out_o_readdata_149(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_149),
        .out_o_readdata_150(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_150),
        .out_o_readdata_151(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_151),
        .out_o_readdata_152(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_152),
        .out_o_readdata_153(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_153),
        .out_o_readdata_154(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_154),
        .out_o_readdata_155(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_155),
        .out_o_readdata_156(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_156),
        .out_o_readdata_157(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_157),
        .out_o_readdata_158(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_158),
        .out_o_readdata_159(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_159),
        .out_o_readdata_160(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_160),
        .out_o_readdata_161(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_161),
        .out_o_readdata_162(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_162),
        .out_o_readdata_163(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_163),
        .out_o_readdata_164(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_164),
        .out_o_readdata_165(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_165),
        .out_o_readdata_166(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_166),
        .out_o_readdata_167(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_167),
        .out_o_readdata_168(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_168),
        .out_o_readdata_169(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_169),
        .out_o_readdata_170(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_170),
        .out_o_readdata_171(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_171),
        .out_o_readdata_172(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_172),
        .out_o_readdata_173(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_173),
        .out_o_readdata_174(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_174),
        .out_o_readdata_175(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_175),
        .out_o_readdata_176(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_176),
        .out_o_readdata_177(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_177),
        .out_o_readdata_178(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_178),
        .out_o_readdata_179(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_179),
        .out_o_readdata_180(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_180),
        .out_o_readdata_181(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_181),
        .out_o_readdata_182(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_182),
        .out_o_readdata_183(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_183),
        .out_o_readdata_184(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_184),
        .out_o_readdata_185(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_185),
        .out_o_readdata_186(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_186),
        .out_o_readdata_187(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_187),
        .out_o_readdata_188(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_188),
        .out_o_readdata_189(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_189),
        .out_o_readdata_190(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_190),
        .out_o_readdata_191(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_191),
        .out_o_readdata_192(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_192),
        .out_o_readdata_193(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_193),
        .out_o_readdata_194(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_194),
        .out_o_readdata_195(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_195),
        .out_o_readdata_196(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_196),
        .out_o_readdata_197(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_197),
        .out_o_readdata_198(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_198),
        .out_o_readdata_199(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_199),
        .out_o_readdata_200(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_200),
        .out_o_readdata_201(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_201),
        .out_o_readdata_202(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_202),
        .out_o_readdata_203(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_203),
        .out_o_readdata_204(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_204),
        .out_o_readdata_205(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_205),
        .out_o_readdata_206(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_206),
        .out_o_readdata_207(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_207),
        .out_o_readdata_208(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_208),
        .out_o_readdata_209(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_209),
        .out_o_readdata_210(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_210),
        .out_o_readdata_211(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_211),
        .out_o_readdata_212(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_212),
        .out_o_readdata_213(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_213),
        .out_o_readdata_214(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_214),
        .out_o_readdata_215(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_215),
        .out_o_readdata_216(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_216),
        .out_o_readdata_217(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_217),
        .out_o_readdata_218(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_218),
        .out_o_readdata_219(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_219),
        .out_o_readdata_220(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_220),
        .out_o_readdata_221(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_221),
        .out_o_readdata_222(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_222),
        .out_o_readdata_223(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_223),
        .out_o_readdata_224(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_224),
        .out_o_readdata_225(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_225),
        .out_o_readdata_226(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_226),
        .out_o_readdata_227(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_227),
        .out_o_readdata_228(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_228),
        .out_o_readdata_229(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_229),
        .out_o_readdata_230(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_230),
        .out_o_readdata_231(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_231),
        .out_o_readdata_232(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_232),
        .out_o_readdata_233(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_233),
        .out_o_readdata_234(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_234),
        .out_o_readdata_235(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_235),
        .out_o_readdata_236(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_236),
        .out_o_readdata_237(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_237),
        .out_o_readdata_238(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_238),
        .out_o_readdata_239(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_239),
        .out_o_readdata_240(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_240),
        .out_o_readdata_241(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_241),
        .out_o_readdata_242(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_242),
        .out_o_readdata_243(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_243),
        .out_o_readdata_244(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_244),
        .out_o_readdata_245(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_245),
        .out_o_readdata_246(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_246),
        .out_o_readdata_247(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_247),
        .out_o_readdata_248(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_248),
        .out_o_readdata_249(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_249),
        .out_o_readdata_250(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_250),
        .out_o_readdata_251(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_251),
        .out_o_readdata_252(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_252),
        .out_o_readdata_254(i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_readdata_254),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x(BLACKBOX,1060)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_9_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_9_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_9_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_9_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_9_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_9_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_9_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_9_cnn1498 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_v),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_w),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V62),
        .in_memcoalesce_load_cnn_fpgaunique_9_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_9_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_9_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_9_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_9_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_9_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_9_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_9_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_9_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_9_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_9_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_9_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_9_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_9_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_9_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x(BLACKBOX,1059)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_8_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_8_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_8_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_8_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_8_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_8_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_8_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_8_cnn1495 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_t),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_u),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V61),
        .in_memcoalesce_load_cnn_fpgaunique_8_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_8_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_8_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_8_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_8_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_8_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_8_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_8_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_8_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_8_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_8_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_8_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_8_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_8_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_8_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x(BLACKBOX,1058)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_7_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_7_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_7_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_7_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_7_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_7_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_7_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_7_cnn1492 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_r),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_s),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V60),
        .in_memcoalesce_load_cnn_fpgaunique_7_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_7_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_7_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_7_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_7_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_7_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_7_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_7_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_7_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_7_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_7_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_7_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_7_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_7_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_7_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x(BLACKBOX,1057)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_6_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_6_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_6_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_6_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_6_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_6_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_6_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_6_cnn1489 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_p),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_q),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V59),
        .in_memcoalesce_load_cnn_fpgaunique_6_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_6_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_6_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_6_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_6_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_6_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_6_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_6_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_6_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_6_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_6_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_6_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_6_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_6_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_6_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x(BLACKBOX,1056)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_63_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_63_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_63_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_63_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_63_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_63_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_63_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_63_cnn1660 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o128),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o129),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V58),
        .in_memcoalesce_load_cnn_fpgaunique_63_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_63_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_63_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_63_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_63_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_63_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_63_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_63_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_63_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_63_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_63_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_63_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_63_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_63_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_63_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x(BLACKBOX,1055)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_62_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_62_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_62_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_62_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_62_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_62_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_62_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_62_cnn1657 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o126),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o127),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V57),
        .in_memcoalesce_load_cnn_fpgaunique_62_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_62_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_62_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_62_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_62_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_62_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_62_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_62_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_62_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_62_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_62_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_62_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_62_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_62_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_62_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x(BLACKBOX,1054)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_61_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_61_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_61_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_61_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_61_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_61_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_61_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_61_cnn1654 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o124),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o125),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V56),
        .in_memcoalesce_load_cnn_fpgaunique_61_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_61_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_61_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_61_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_61_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_61_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_61_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_61_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_61_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_61_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_61_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_61_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_61_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_61_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_61_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x(BLACKBOX,1053)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_60_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_60_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_60_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_60_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_60_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_60_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_60_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_60_cnn1651 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o122),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o123),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V55),
        .in_memcoalesce_load_cnn_fpgaunique_60_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_60_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_60_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_60_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_60_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_60_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_60_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_60_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_60_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_60_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_60_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_60_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_60_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_60_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_60_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x(BLACKBOX,1052)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_5_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_5_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_5_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_5_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_5_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_5_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_5_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_5_cnn1486 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_n),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V54),
        .in_memcoalesce_load_cnn_fpgaunique_5_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_5_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_5_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_5_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_5_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_5_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_5_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_5_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_5_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_5_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_5_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_5_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_5_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_5_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_5_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x(BLACKBOX,1051)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_59_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_59_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_59_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_59_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_59_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_59_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_59_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_59_cnn1648 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o120),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o121),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V53),
        .in_memcoalesce_load_cnn_fpgaunique_59_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_59_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_59_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_59_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_59_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_59_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_59_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_59_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_59_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_59_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_59_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_59_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_59_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_59_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_59_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x(BLACKBOX,1050)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_58_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_58_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_58_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_58_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_58_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_58_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_58_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_58_cnn1645 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o118),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o119),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V52),
        .in_memcoalesce_load_cnn_fpgaunique_58_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_58_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_58_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_58_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_58_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_58_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_58_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_58_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_58_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_58_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_58_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_58_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_58_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_58_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_58_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x(BLACKBOX,1049)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_57_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_57_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_57_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_57_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_57_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_57_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_57_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_57_cnn1642 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o116),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o117),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V51),
        .in_memcoalesce_load_cnn_fpgaunique_57_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_57_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_57_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_57_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_57_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_57_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_57_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_57_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_57_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_57_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_57_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_57_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_57_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_57_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_57_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x(BLACKBOX,1048)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_56_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_56_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_56_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_56_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_56_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_56_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_56_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_56_cnn1639 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o114),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o115),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V50),
        .in_memcoalesce_load_cnn_fpgaunique_56_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_56_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_56_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_56_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_56_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_56_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_56_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_56_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_56_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_56_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_56_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_56_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_56_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_56_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_56_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x(BLACKBOX,1047)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_55_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_55_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_55_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_55_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_55_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_55_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_55_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_55_cnn1636 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o112),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o113),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V49),
        .in_memcoalesce_load_cnn_fpgaunique_55_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_55_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_55_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_55_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_55_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_55_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_55_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_55_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_55_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_55_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_55_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_55_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_55_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_55_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_55_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x(BLACKBOX,1046)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_54_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_54_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_54_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_54_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_54_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_54_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_54_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_54_cnn1633 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o110),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o111),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V48),
        .in_memcoalesce_load_cnn_fpgaunique_54_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_54_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_54_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_54_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_54_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_54_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_54_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_54_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_54_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_54_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_54_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_54_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_54_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_54_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_54_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x(BLACKBOX,1045)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_53_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_53_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_53_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_53_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_53_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_53_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_53_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_53_cnn1630 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o108),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o109),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V47),
        .in_memcoalesce_load_cnn_fpgaunique_53_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_53_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_53_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_53_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_53_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_53_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_53_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_53_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_53_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_53_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_53_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_53_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_53_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_53_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_53_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x(BLACKBOX,1044)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_52_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_52_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_52_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_52_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_52_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_52_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_52_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_52_cnn1627 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o106),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o107),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V46),
        .in_memcoalesce_load_cnn_fpgaunique_52_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_52_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_52_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_52_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_52_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_52_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_52_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_52_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_52_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_52_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_52_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_52_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_52_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_52_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_52_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x(BLACKBOX,1043)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_51_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_51_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_51_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_51_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_51_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_51_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_51_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_51_cnn1624 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o104),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o105),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V45),
        .in_memcoalesce_load_cnn_fpgaunique_51_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_51_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_51_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_51_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_51_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_51_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_51_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_51_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_51_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_51_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_51_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_51_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_51_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_51_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_51_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x(BLACKBOX,1042)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_50_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_50_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_50_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_50_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_50_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_50_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_50_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_50_cnn1621 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o102),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o103),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V44),
        .in_memcoalesce_load_cnn_fpgaunique_50_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_50_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_50_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_50_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_50_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_50_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_50_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_50_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_50_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_50_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_50_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_50_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_50_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_50_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_50_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x(BLACKBOX,1041)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_4_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_4_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_4_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_4_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_4_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_4_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_4_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_4_cnn1483 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_l),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_m),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V43),
        .in_memcoalesce_load_cnn_fpgaunique_4_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_4_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_4_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_4_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_4_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_4_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_4_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_4_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_4_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_4_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_4_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_4_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_4_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_4_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_4_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x(BLACKBOX,1040)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_49_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_49_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_49_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_49_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_49_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_49_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_49_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_49_cnn1618 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o100),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o101),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V42),
        .in_memcoalesce_load_cnn_fpgaunique_49_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_49_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_49_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_49_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_49_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_49_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_49_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_49_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_49_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_49_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_49_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_49_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_49_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_49_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_49_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x(BLACKBOX,1039)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_48_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_48_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_48_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_48_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_48_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_48_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_48_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_48_cnn1615 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o98),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o99),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V41),
        .in_memcoalesce_load_cnn_fpgaunique_48_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_48_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_48_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_48_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_48_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_48_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_48_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_48_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_48_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_48_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_48_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_48_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_48_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_48_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_48_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x(BLACKBOX,1038)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_47_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_47_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_47_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_47_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_47_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_47_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_47_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_47_cnn1612 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o96),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o97),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V40),
        .in_memcoalesce_load_cnn_fpgaunique_47_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_47_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_47_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_47_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_47_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_47_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_47_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_47_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_47_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_47_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_47_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_47_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_47_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_47_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_47_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x(BLACKBOX,1037)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_46_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_46_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_46_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_46_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_46_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_46_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_46_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_46_cnn1609 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o94),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o95),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V39),
        .in_memcoalesce_load_cnn_fpgaunique_46_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_46_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_46_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_46_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_46_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_46_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_46_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_46_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_46_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_46_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_46_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_46_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_46_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_46_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_46_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x(BLACKBOX,1036)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_45_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_45_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_45_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_45_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_45_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_45_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_45_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_45_cnn1606 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o92),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o93),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V38),
        .in_memcoalesce_load_cnn_fpgaunique_45_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_45_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_45_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_45_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_45_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_45_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_45_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_45_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_45_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_45_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_45_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_45_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_45_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_45_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_45_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x(BLACKBOX,1035)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_44_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_44_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_44_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_44_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_44_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_44_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_44_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_44_cnn1603 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o90),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o91),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V37),
        .in_memcoalesce_load_cnn_fpgaunique_44_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_44_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_44_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_44_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_44_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_44_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_44_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_44_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_44_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_44_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_44_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_44_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_44_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_44_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_44_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x(BLACKBOX,1034)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_43_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_43_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_43_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_43_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_43_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_43_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_43_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_43_cnn1600 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o88),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o89),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V36),
        .in_memcoalesce_load_cnn_fpgaunique_43_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_43_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_43_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_43_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_43_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_43_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_43_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_43_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_43_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_43_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_43_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_43_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_43_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_43_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_43_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x(BLACKBOX,1033)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_42_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_42_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_42_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_42_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_42_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_42_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_42_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_42_cnn1597 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o86),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o87),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V35),
        .in_memcoalesce_load_cnn_fpgaunique_42_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_42_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_42_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_42_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_42_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_42_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_42_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_42_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_42_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_42_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_42_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_42_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_42_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_42_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_42_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x(BLACKBOX,1032)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_41_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_41_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_41_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_41_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_41_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_41_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_41_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_41_cnn1594 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o84),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o85),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V34),
        .in_memcoalesce_load_cnn_fpgaunique_41_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_41_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_41_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_41_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_41_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_41_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_41_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_41_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_41_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_41_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_41_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_41_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_41_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_41_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_41_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x(BLACKBOX,1031)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_40_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_40_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_40_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_40_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_40_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_40_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_40_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_40_cnn1591 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o82),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o83),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V33),
        .in_memcoalesce_load_cnn_fpgaunique_40_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_40_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_40_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_40_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_40_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_40_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_40_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_40_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_40_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_40_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_40_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_40_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_40_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_40_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_40_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x(BLACKBOX,1030)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_3_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_3_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_3_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_3_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_3_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_3_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_3_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_3_cnn1480 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_j),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_k),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V32),
        .in_memcoalesce_load_cnn_fpgaunique_3_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_3_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_3_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_3_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_3_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_3_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_3_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_3_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_3_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_3_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_3_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_3_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_3_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_3_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_3_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x(BLACKBOX,1029)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_39_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_39_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_39_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_39_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_39_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_39_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_39_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_39_cnn1588 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o80),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o81),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V31),
        .in_memcoalesce_load_cnn_fpgaunique_39_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_39_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_39_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_39_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_39_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_39_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_39_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_39_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_39_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_39_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_39_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_39_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_39_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_39_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_39_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x(BLACKBOX,1028)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_38_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_38_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_38_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_38_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_38_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_38_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_38_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_38_cnn1585 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o78),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o79),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V30),
        .in_memcoalesce_load_cnn_fpgaunique_38_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_38_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_38_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_38_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_38_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_38_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_38_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_38_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_38_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_38_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_38_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_38_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_38_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_38_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_38_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x(BLACKBOX,1027)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_37_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_37_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_37_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_37_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_37_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_37_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_37_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_37_cnn1582 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o76),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o77),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V29),
        .in_memcoalesce_load_cnn_fpgaunique_37_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_37_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_37_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_37_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_37_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_37_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_37_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_37_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_37_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_37_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_37_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_37_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_37_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_37_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_37_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x(BLACKBOX,1026)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_36_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_36_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_36_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_36_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_36_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_36_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_36_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_36_cnn1579 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o74),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o75),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V28),
        .in_memcoalesce_load_cnn_fpgaunique_36_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_36_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_36_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_36_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_36_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_36_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_36_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_36_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_36_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_36_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_36_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_36_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_36_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_36_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_36_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x(BLACKBOX,1025)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_35_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_35_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_35_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_35_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_35_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_35_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_35_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_35_cnn1576 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o72),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o73),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V27),
        .in_memcoalesce_load_cnn_fpgaunique_35_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_35_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_35_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_35_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_35_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_35_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_35_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_35_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_35_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_35_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_35_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_35_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_35_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_35_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_35_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x(BLACKBOX,1024)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_34_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_34_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_34_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_34_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_34_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_34_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_34_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_34_cnn1573 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o70),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o71),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V26),
        .in_memcoalesce_load_cnn_fpgaunique_34_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_34_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_34_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_34_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_34_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_34_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_34_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_34_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_34_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_34_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_34_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_34_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_34_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_34_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_34_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x(BLACKBOX,1023)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_33_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_33_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_33_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_33_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_33_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_33_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_33_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_33_cnn1570 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o68),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o69),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V25),
        .in_memcoalesce_load_cnn_fpgaunique_33_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_33_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_33_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_33_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_33_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_33_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_33_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_33_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_33_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_33_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_33_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_33_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_33_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_33_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_33_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x(BLACKBOX,1022)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_32_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_32_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_32_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_32_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_32_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_32_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_32_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_32_cnn1567 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o66),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o67),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V24),
        .in_memcoalesce_load_cnn_fpgaunique_32_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_32_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_32_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_32_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_32_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_32_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_32_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_32_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_32_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_32_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_32_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_32_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_32_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_32_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_32_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x(BLACKBOX,1021)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_31_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_31_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_31_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_31_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_31_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_31_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_31_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_31_cnn1564 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o64),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o65),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V23),
        .in_memcoalesce_load_cnn_fpgaunique_31_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_31_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_31_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_31_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_31_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_31_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_31_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_31_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_31_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_31_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_31_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_31_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_31_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_31_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_31_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x(BLACKBOX,1020)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_30_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_30_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_30_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_30_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_30_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_30_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_30_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_30_cnn1561 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o62),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o63),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V22),
        .in_memcoalesce_load_cnn_fpgaunique_30_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_30_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_30_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_30_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_30_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_30_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_30_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_30_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_30_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_30_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_30_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_30_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_30_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_30_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_30_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x(BLACKBOX,1019)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_2_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_2_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_2_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_2_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_2_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_2_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_2_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_2_cnn1477 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_h),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_i),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V21),
        .in_memcoalesce_load_cnn_fpgaunique_2_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_2_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_2_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_2_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_2_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_2_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_2_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_2_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_2_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_2_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_2_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_2_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_2_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_2_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_2_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x(BLACKBOX,1018)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_29_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_29_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_29_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_29_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_29_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_29_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_29_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_29_cnn1558 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_0),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_o61),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V20),
        .in_memcoalesce_load_cnn_fpgaunique_29_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_29_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_29_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_29_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_29_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_29_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_29_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_29_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_29_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_29_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_29_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_29_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_29_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_29_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_29_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x(BLACKBOX,1017)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_28_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_28_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_28_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_28_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_28_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_28_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_28_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_28_cnn1555 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_8),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_9),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V19),
        .in_memcoalesce_load_cnn_fpgaunique_28_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_28_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_28_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_28_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_28_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_28_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_28_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_28_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_28_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_28_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_28_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_28_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_28_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_28_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_28_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x(BLACKBOX,1016)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_27_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_27_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_27_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_27_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_27_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_27_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_27_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_27_cnn1552 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_6),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_7),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V18),
        .in_memcoalesce_load_cnn_fpgaunique_27_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_27_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_27_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_27_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_27_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_27_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_27_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_27_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_27_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_27_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_27_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_27_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_27_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_27_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_27_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x(BLACKBOX,1015)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_26_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_26_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_26_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_26_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_26_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_26_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_26_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_26_cnn1549 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_4),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_5),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V17),
        .in_memcoalesce_load_cnn_fpgaunique_26_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_26_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_26_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_26_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_26_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_26_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_26_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_26_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_26_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_26_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_26_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_26_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_26_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_26_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_26_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x(BLACKBOX,1014)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_25_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_25_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_25_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_25_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_25_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_25_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_25_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_25_cnn1546 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_2),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_3),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V16),
        .in_memcoalesce_load_cnn_fpgaunique_25_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_25_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_25_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_25_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_25_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_25_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_25_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_25_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_25_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_25_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_25_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_25_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_25_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_25_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_25_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x(BLACKBOX,1013)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_24_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_24_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_24_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_24_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_24_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_24_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_24_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_24_cnn1543 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_zz),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_1),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V15),
        .in_memcoalesce_load_cnn_fpgaunique_24_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_24_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_24_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_24_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_24_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_24_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_24_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_24_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_24_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_24_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_24_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_24_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_24_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_24_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_24_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x(BLACKBOX,1012)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_23_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_23_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_23_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_23_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_23_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_23_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_23_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_23_cnn1540 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_xx),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_yy),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V14),
        .in_memcoalesce_load_cnn_fpgaunique_23_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_23_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_23_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_23_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_23_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_23_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_23_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_23_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_23_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_23_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_23_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_23_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_23_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_23_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_23_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x(BLACKBOX,1011)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_22_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_22_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_22_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_22_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_22_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_22_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_22_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_22_cnn1537 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_vv),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ww),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V13),
        .in_memcoalesce_load_cnn_fpgaunique_22_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_22_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_22_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_22_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_22_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_22_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_22_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_22_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_22_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_22_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_22_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_22_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_22_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_22_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_22_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x(BLACKBOX,1010)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_21_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_21_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_21_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_21_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_21_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_21_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_21_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_21_cnn1534 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_tt),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_uu),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V12),
        .in_memcoalesce_load_cnn_fpgaunique_21_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_21_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_21_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_21_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_21_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_21_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_21_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_21_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_21_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_21_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_21_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_21_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_21_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_21_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_21_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x(BLACKBOX,1009)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_20_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_20_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_20_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_20_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_20_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_20_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_20_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_20_cnn1531 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_rr),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ss),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V11),
        .in_memcoalesce_load_cnn_fpgaunique_20_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_20_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_20_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_20_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_20_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_20_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_20_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_20_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_20_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_20_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_20_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_20_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_20_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_20_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_20_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x(BLACKBOX,1008)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_1_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_1_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_1_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_1_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_1_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_1_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_1_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zfpgaunique_1_cnn1474 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_f),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_g),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V10),
        .in_memcoalesce_load_cnn_fpgaunique_1_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_1_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_1_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_1_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_1_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_1_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_1_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_1_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_1_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_1_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_1_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_1_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_1_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_1_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_1_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x(BLACKBOX,1007)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_19_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_19_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_19_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_19_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_19_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_19_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_19_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_19_cnn1528 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_pp),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_qq),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V9),
        .in_memcoalesce_load_cnn_fpgaunique_19_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_19_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_19_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_19_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_19_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_19_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_19_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_19_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_19_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_19_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_19_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_19_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_19_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_19_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_19_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x(BLACKBOX,1006)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_18_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_18_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_18_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_18_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_18_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_18_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_18_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_18_cnn1525 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_nn),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_oo),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V8),
        .in_memcoalesce_load_cnn_fpgaunique_18_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_18_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_18_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_18_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_18_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_18_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_18_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_18_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_18_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_18_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_18_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_18_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_18_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_18_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_18_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x(BLACKBOX,1005)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_17_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_17_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_17_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_17_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_17_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_17_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_17_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_17_cnn1522 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ll),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_mm),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V7),
        .in_memcoalesce_load_cnn_fpgaunique_17_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_17_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_17_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_17_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_17_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_17_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_17_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_17_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_17_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_17_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_17_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_17_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_17_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_17_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_17_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x(BLACKBOX,1004)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_16_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_16_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_16_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_16_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_16_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_16_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_16_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_16_cnn1519 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_jj),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_kk),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V6),
        .in_memcoalesce_load_cnn_fpgaunique_16_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_16_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_16_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_16_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_16_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_16_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_16_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_16_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_16_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_16_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_16_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_16_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_16_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_16_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_16_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x(BLACKBOX,1003)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_15_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_15_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_15_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_15_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_15_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_15_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_15_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_15_cnn1516 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_hh),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ii),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V5),
        .in_memcoalesce_load_cnn_fpgaunique_15_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_15_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_15_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_15_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_15_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_15_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_15_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_15_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_15_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_15_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_15_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_15_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_15_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_15_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_15_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x(BLACKBOX,1002)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_14_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_14_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_14_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_14_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_14_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_14_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_14_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_14_cnn1513 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ff),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_gg),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V4),
        .in_memcoalesce_load_cnn_fpgaunique_14_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_14_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_14_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_14_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_14_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_14_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_14_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_14_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_14_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_14_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_14_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_14_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_14_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_14_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_14_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x(BLACKBOX,1001)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_13_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_13_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_13_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_13_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_13_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_13_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_13_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_13_cnn1510 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_dd),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_ee),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V3),
        .in_memcoalesce_load_cnn_fpgaunique_13_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_13_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_13_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_13_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_13_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_13_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_13_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_13_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_13_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_13_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_13_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_13_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_13_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_13_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_13_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x(BLACKBOX,1000)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_12_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_12_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_12_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_12_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_12_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_12_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_12_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_12_cnn1507 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_bb),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_cc),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V2),
        .in_memcoalesce_load_cnn_fpgaunique_12_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_12_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_12_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_12_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_12_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_12_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_12_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_12_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_12_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_12_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_12_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_12_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_12_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_12_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_12_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x(BLACKBOX,999)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_11_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_11_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_11_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_11_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_11_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_11_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_11_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_11_cnn1504 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_z),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_aa),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V1),
        .in_memcoalesce_load_cnn_fpgaunique_11_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_11_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_11_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_11_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_11_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_11_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_11_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_11_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_11_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_11_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_11_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_11_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_11_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_11_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_11_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x(BLACKBOX,998)@775
    // in in_i_stall@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_10_avm_address@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_10_avm_burstcount@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_10_avm_byteenable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_10_avm_enable@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_10_avm_read@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_10_avm_write@20000000
    // out out_memcoalesce_load_cnn_fpgaunique_10_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1092
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_readwrite_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_stall@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw_incr@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_extra_unaligned_reqs@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_req_cache_hit_count@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_ivalid@20000000
    // out out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_req@20000000
    // out out_o_readdata_0@1092
    // out out_o_readdata_1@1092
    // out out_o_readdata_2@1092
    // out out_o_readdata_3@1092
    cnn_i_llvm_fpga_load_burst_coalesced_nonA000000Zpgaunique_10_cnn1501 thei_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_x),
        .in_i_predicate(bubble_select_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_y),
        .in_i_stall(SE_out_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V0),
        .in_memcoalesce_load_cnn_fpgaunique_10_avm_readdata(in_memcoalesce_load_cnn_fpgaunique_10_avm_readdata),
        .in_memcoalesce_load_cnn_fpgaunique_10_avm_readdatavalid(in_memcoalesce_load_cnn_fpgaunique_10_avm_readdatavalid),
        .in_memcoalesce_load_cnn_fpgaunique_10_avm_waitrequest(in_memcoalesce_load_cnn_fpgaunique_10_avm_waitrequest),
        .in_memcoalesce_load_cnn_fpgaunique_10_avm_writeack(in_memcoalesce_load_cnn_fpgaunique_10_avm_writeack),
        .out_memcoalesce_load_cnn_fpgaunique_10_avm_address(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_address),
        .out_memcoalesce_load_cnn_fpgaunique_10_avm_burstcount(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_burstcount),
        .out_memcoalesce_load_cnn_fpgaunique_10_avm_byteenable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_byteenable),
        .out_memcoalesce_load_cnn_fpgaunique_10_avm_enable(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_enable),
        .out_memcoalesce_load_cnn_fpgaunique_10_avm_read(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_read),
        .out_memcoalesce_load_cnn_fpgaunique_10_avm_write(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_write),
        .out_memcoalesce_load_cnn_fpgaunique_10_avm_writedata(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_writedata),
        .out_o_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_valid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_readwrite_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_readwrite_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_stall(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_stall),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw_incr(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw_incr),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_extra_unaligned_reqs(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_extra_unaligned_reqs),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_req_cache_hit_count(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_req_cache_hit_count),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_ivalid(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_ivalid),
        .out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_req(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_req),
        .out_o_readdata_0(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_0),
        .out_o_readdata_1(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_1),
        .out_o_readdata_2(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_2),
        .out_o_readdata_3(i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_readdata_3),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x(STALLENABLE,1430)
    always @ (posedge clock)
    begin
        if (!rst_sync_rst_sclrn[0])
        begin
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg0 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg1 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg2 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg3 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg4 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg5 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg6 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg7 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg8 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg9 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg10 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg11 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg12 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg13 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg14 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg15 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg16 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg17 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg18 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg19 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg20 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg21 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg22 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg23 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg24 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg25 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg26 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg27 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg28 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg29 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg30 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg31 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg32 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg33 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg34 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg35 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg36 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg37 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg38 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg39 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg40 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg41 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg42 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg43 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg44 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg45 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg46 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg47 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg48 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg49 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg50 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg51 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg52 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg53 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg54 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg55 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg56 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg57 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg58 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg59 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg60 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg61 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg62 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg63 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg64 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg65 <= '0;
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg66 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg0 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg1 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg2 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg2;
            // Successor 3
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg3 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg3;
            // Successor 4
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg4 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg4;
            // Successor 5
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg5 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg5;
            // Successor 6
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg6 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg6;
            // Successor 7
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg7 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg7;
            // Successor 8
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg8 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg8;
            // Successor 9
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg9 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg9;
            // Successor 10
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg10 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg10;
            // Successor 11
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg11 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg11;
            // Successor 12
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg12 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg12;
            // Successor 13
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg13 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg13;
            // Successor 14
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg14 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg14;
            // Successor 15
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg15 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg15;
            // Successor 16
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg16 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg16;
            // Successor 17
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg17 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg17;
            // Successor 18
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg18 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg18;
            // Successor 19
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg19 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg19;
            // Successor 20
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg20 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg20;
            // Successor 21
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg21 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg21;
            // Successor 22
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg22 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg22;
            // Successor 23
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg23 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg23;
            // Successor 24
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg24 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg24;
            // Successor 25
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg25 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg25;
            // Successor 26
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg26 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg26;
            // Successor 27
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg27 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg27;
            // Successor 28
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg28 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg28;
            // Successor 29
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg29 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg29;
            // Successor 30
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg30 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg30;
            // Successor 31
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg31 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg31;
            // Successor 32
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg32 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg32;
            // Successor 33
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg33 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg33;
            // Successor 34
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg34 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg34;
            // Successor 35
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg35 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg35;
            // Successor 36
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg36 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg36;
            // Successor 37
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg37 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg37;
            // Successor 38
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg38 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg38;
            // Successor 39
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg39 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg39;
            // Successor 40
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg40 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg40;
            // Successor 41
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg41 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg41;
            // Successor 42
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg42 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg42;
            // Successor 43
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg43 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg43;
            // Successor 44
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg44 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg44;
            // Successor 45
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg45 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg45;
            // Successor 46
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg46 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg46;
            // Successor 47
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg47 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg47;
            // Successor 48
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg48 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg48;
            // Successor 49
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg49 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg49;
            // Successor 50
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg50 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg50;
            // Successor 51
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg51 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg51;
            // Successor 52
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg52 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg52;
            // Successor 53
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg53 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg53;
            // Successor 54
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg54 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg54;
            // Successor 55
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg55 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg55;
            // Successor 56
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg56 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg56;
            // Successor 57
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg57 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg57;
            // Successor 58
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg58 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg58;
            // Successor 59
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg59 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg59;
            // Successor 60
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg60 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg60;
            // Successor 61
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg61 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg61;
            // Successor 62
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg62 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg62;
            // Successor 63
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg63 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg63;
            // Successor 64
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg64 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg64;
            // Successor 65
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg65 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg65;
            // Successor 66
            SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg66 <= SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg66;
        end
    end
    // Input Stall processing
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed0 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg0;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed1 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg1;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed2 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg2;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed3 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg3;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed4 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg4;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed5 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg5;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed6 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg6;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed7 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg7;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed8 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg8;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed9 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg9;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed10 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg10;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed11 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg11;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed12 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg12;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed13 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg13;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed14 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg14;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed15 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg15;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed16 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg16;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed17 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg17;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed18 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg18;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed19 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg19;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed20 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg20;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed21 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg21;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed22 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg22;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed23 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg23;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed24 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg24;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed25 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg25;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed26 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg26;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed27 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg27;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed28 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg28;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed29 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg29;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed30 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg30;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed31 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg31;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed32 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg32;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed33 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg33;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed34 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg34;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed35 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg35;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed36 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg36;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed37 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg37;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed38 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg38;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed39 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg39;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed40 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg40;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed41 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg41;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed42 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg42;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed43 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg43;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed44 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg44;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed45 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg45;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed46 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg46;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed47 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg47;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed48 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg48;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed49 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg49;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed50 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg50;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed51 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg51;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed52 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg52;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed53 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg53;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed54 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg54;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed55 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg55;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed56 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg56;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed57 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg57;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed58 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg58;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed59 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg59;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed60 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg60;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed61 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg61;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed62 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg62;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed63 = (~ (i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg63;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed64 = (~ (i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg64;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed65 = (~ (coalesced_delay_0_fifo_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg65;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed66 = (~ (coalesced_delay_1_fifo_o_stall) & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg66;
    // Consuming
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_backStall & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg0 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg1 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed1;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg2 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed2;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg3 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed3;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg4 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed4;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg5 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed5;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg6 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed6;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg7 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed7;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg8 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed8;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg9 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed9;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg10 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed10;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg11 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed11;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg12 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed12;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg13 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed13;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg14 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed14;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg15 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed15;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg16 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed16;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg17 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed17;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg18 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed18;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg19 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed19;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg20 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed20;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg21 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed21;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg22 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed22;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg23 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed23;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg24 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed24;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg25 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed25;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg26 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed26;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg27 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed27;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg28 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed28;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg29 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed29;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg30 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed30;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg31 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed31;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg32 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed32;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg33 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed33;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg34 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed34;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg35 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed35;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg36 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed36;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg37 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed37;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg38 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed38;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg39 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed39;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg40 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed40;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg41 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed41;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg42 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed42;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg43 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed43;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg44 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed44;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg45 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed45;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg46 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed46;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg47 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed47;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg48 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed48;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg49 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed49;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg50 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed50;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg51 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed51;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg52 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed52;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg53 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed53;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg54 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed54;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg55 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed55;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg56 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed56;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg57 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed57;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg58 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed58;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg59 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed59;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg60 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed60;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg61 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed61;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg62 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed62;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg63 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed63;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg64 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed64;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg65 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed65;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_toReg66 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed66;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or0 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or1 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed1 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or0;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or2 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed2 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or1;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or3 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed3 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or2;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or4 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed4 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or3;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or5 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed5 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or4;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or6 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed6 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or5;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or7 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed7 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or6;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or8 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed8 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or7;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or9 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed9 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or8;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or10 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed10 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or9;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or11 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed11 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or10;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or12 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed12 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or11;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or13 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed13 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or12;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or14 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed14 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or13;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or15 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed15 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or14;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or16 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed16 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or15;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or17 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed17 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or16;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or18 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed18 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or17;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or19 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed19 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or18;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or20 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed20 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or19;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or21 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed21 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or20;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or22 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed22 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or21;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or23 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed23 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or22;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or24 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed24 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or23;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or25 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed25 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or24;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or26 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed26 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or25;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or27 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed27 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or26;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or28 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed28 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or27;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or29 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed29 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or28;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or30 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed30 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or29;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or31 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed31 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or30;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or32 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed32 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or31;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or33 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed33 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or32;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or34 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed34 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or33;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or35 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed35 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or34;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or36 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed36 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or35;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or37 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed37 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or36;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or38 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed38 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or37;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or39 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed39 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or38;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or40 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed40 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or39;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or41 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed41 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or40;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or42 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed42 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or41;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or43 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed43 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or42;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or44 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed44 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or43;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or45 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed45 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or44;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or46 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed46 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or45;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or47 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed47 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or46;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or48 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed48 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or47;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or49 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed49 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or48;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or50 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed50 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or49;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or51 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed51 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or50;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or52 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed52 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or51;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or53 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed53 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or52;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or54 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed54 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or53;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or55 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed55 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or54;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or56 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed56 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or55;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or57 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed57 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or56;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or58 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed58 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or57;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or59 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed59 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or58;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or60 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed60 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or59;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or61 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed61 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or60;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or62 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed62 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or61;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or63 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed63 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or62;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or64 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed64 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or63;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or65 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed65 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or64;
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireStall = ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_consumed66 & SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_or65);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_backStall = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V0 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg0);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V1 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg1);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V2 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg2);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V3 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg3);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V4 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg4);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V5 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg5);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V6 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg6);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V7 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg7);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V8 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg8);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V9 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg9);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V10 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg10);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V11 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg11);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V12 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg12);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V13 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg13);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V14 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg14);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V15 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg15);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V16 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg16);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V17 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg17);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V18 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg18);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V19 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg19);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V20 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg20);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V21 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg21);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V22 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg22);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V23 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg23);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V24 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg24);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V25 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg25);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V26 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg26);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V27 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg27);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V28 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg28);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V29 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg29);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V30 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg30);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V31 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg31);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V32 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg32);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V33 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg33);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V34 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg34);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V35 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg35);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V36 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg36);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V37 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg37);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V38 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg38);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V39 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg39);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V40 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg40);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V41 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg41);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V42 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg42);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V43 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg43);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V44 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg44);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V45 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg45);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V46 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg46);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V47 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg47);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V48 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg48);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V49 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg49);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V50 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg50);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V51 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg51);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V52 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg52);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V53 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg53);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V54 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg54);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V55 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg55);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V56 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg56);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V57 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg57);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V58 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg58);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V59 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg59);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V60 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg60);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V61 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg61);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V62 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg62);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V63 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg63);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V64 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg64);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V65 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg65);
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_V66 = SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_fromReg66);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_wireValid = i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_o_valid;

    // i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x(BLACKBOX,1061)@1
    // in in_i_stall@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_stall_out@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_valid_out@20000000
    // out out_o_stall@20000000
    // out out_o_valid@775
    // out out_pipeline_valid_out@20000000
    // out out_c0_exit897_0@775
    // out out_c0_exit897_1@775
    // out out_c0_exit897_2@775
    // out out_c0_exit897_3@775
    // out out_c0_exit897_4@775
    // out out_c0_exit897_5@775
    // out out_c0_exit897_6@775
    // out out_c0_exit897_7@775
    // out out_c0_exit897_8@775
    // out out_c0_exit897_9@775
    // out out_c0_exit897_10@775
    // out out_c0_exit897_11@775
    // out out_c0_exit897_12@775
    // out out_c0_exit897_13@775
    // out out_c0_exit897_14@775
    // out out_c0_exit897_15@775
    // out out_c0_exit897_16@775
    // out out_c0_exit897_17@775
    // out out_c0_exit897_18@775
    // out out_c0_exit897_19@775
    // out out_c0_exit897_20@775
    // out out_c0_exit897_21@775
    // out out_c0_exit897_22@775
    // out out_c0_exit897_23@775
    // out out_c0_exit897_24@775
    // out out_c0_exit897_25@775
    // out out_c0_exit897_26@775
    // out out_c0_exit897_27@775
    // out out_c0_exit897_28@775
    // out out_c0_exit897_29@775
    // out out_c0_exit897_30@775
    // out out_c0_exit897_31@775
    // out out_c0_exit897_32@775
    // out out_c0_exit897_33@775
    // out out_c0_exit897_34@775
    // out out_c0_exit897_35@775
    // out out_c0_exit897_36@775
    // out out_c0_exit897_37@775
    // out out_c0_exit897_38@775
    // out out_c0_exit897_39@775
    // out out_c0_exit897_40@775
    // out out_c0_exit897_41@775
    // out out_c0_exit897_42@775
    // out out_c0_exit897_43@775
    // out out_c0_exit897_44@775
    // out out_c0_exit897_45@775
    // out out_c0_exit897_46@775
    // out out_c0_exit897_47@775
    // out out_c0_exit897_48@775
    // out out_c0_exit897_49@775
    // out out_c0_exit897_50@775
    // out out_c0_exit897_51@775
    // out out_c0_exit897_52@775
    // out out_c0_exit897_53@775
    // out out_c0_exit897_54@775
    // out out_c0_exit897_55@775
    // out out_c0_exit897_56@775
    // out out_c0_exit897_57@775
    // out out_c0_exit897_58@775
    // out out_c0_exit897_59@775
    // out out_c0_exit897_60@775
    // out out_c0_exit897_61@775
    // out out_c0_exit897_62@775
    // out out_c0_exit897_63@775
    // out out_c0_exit897_64@775
    // out out_c0_exit897_65@775
    // out out_c0_exit897_66@775
    // out out_c0_exit897_67@775
    // out out_c0_exit897_68@775
    // out out_c0_exit897_69@775
    // out out_c0_exit897_70@775
    // out out_c0_exit897_71@775
    // out out_c0_exit897_72@775
    // out out_c0_exit897_73@775
    // out out_c0_exit897_74@775
    // out out_c0_exit897_75@775
    // out out_c0_exit897_76@775
    // out out_c0_exit897_77@775
    // out out_c0_exit897_78@775
    // out out_c0_exit897_79@775
    // out out_c0_exit897_80@775
    // out out_c0_exit897_81@775
    // out out_c0_exit897_82@775
    // out out_c0_exit897_83@775
    // out out_c0_exit897_84@775
    // out out_c0_exit897_85@775
    // out out_c0_exit897_86@775
    // out out_c0_exit897_87@775
    // out out_c0_exit897_88@775
    // out out_c0_exit897_89@775
    // out out_c0_exit897_90@775
    // out out_c0_exit897_91@775
    // out out_c0_exit897_92@775
    // out out_c0_exit897_93@775
    // out out_c0_exit897_94@775
    // out out_c0_exit897_95@775
    // out out_c0_exit897_96@775
    // out out_c0_exit897_97@775
    // out out_c0_exit897_98@775
    // out out_c0_exit897_99@775
    // out out_c0_exit897_100@775
    // out out_c0_exit897_101@775
    // out out_c0_exit897_102@775
    // out out_c0_exit897_103@775
    // out out_c0_exit897_104@775
    // out out_c0_exit897_105@775
    // out out_c0_exit897_106@775
    // out out_c0_exit897_107@775
    // out out_c0_exit897_108@775
    // out out_c0_exit897_109@775
    // out out_c0_exit897_110@775
    // out out_c0_exit897_111@775
    // out out_c0_exit897_112@775
    // out out_c0_exit897_113@775
    // out out_c0_exit897_114@775
    // out out_c0_exit897_115@775
    // out out_c0_exit897_116@775
    // out out_c0_exit897_117@775
    // out out_c0_exit897_118@775
    // out out_c0_exit897_119@775
    // out out_c0_exit897_120@775
    // out out_c0_exit897_121@775
    // out out_c0_exit897_122@775
    // out out_c0_exit897_123@775
    // out out_c0_exit897_124@775
    // out out_c0_exit897_125@775
    // out out_c0_exit897_126@775
    // out out_c0_exit897_127@775
    // out out_c0_exit897_128@775
    // out out_c0_exit897_129@775
    // out out_c0_exit897_130@775
    // out out_c0_exit897_131@775
    // out out_c0_exit897_132@775
    // out out_c0_exit897_133@775
    // out out_c0_exit897_134@775
    // out out_c0_exit897_135@775
    // out out_c0_exit897_136@775
    // out out_c0_exit897_137@775
    // out out_c0_exit897_138@775
    // out out_c0_exit897_139@775
    // out out_c0_exit897_140@775
    // out out_c0_exit897_141@775
    // out out_c0_exit897_142@775
    cnn_i_sfc_s_c0_in_for_cond47_preheader_s_c0_enter87510_cnn723 thei_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x (
        .in_i_stall(SE_out_i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_backStall),
        .in_i_valid(SE_out_cnn_B7_merge_reg_aunroll_x_V0),
        .in_input(in_input),
        .in_intel_reserved_ffwd_26_0(in_intel_reserved_ffwd_26_0),
        .in_intel_reserved_ffwd_27_0(in_intel_reserved_ffwd_27_0),
        .in_intel_reserved_ffwd_28_0(in_intel_reserved_ffwd_28_0),
        .in_intel_reserved_ffwd_29_0(in_intel_reserved_ffwd_29_0),
        .in_intel_reserved_ffwd_30_0(in_intel_reserved_ffwd_30_0),
        .in_intel_reserved_ffwd_31_0(in_intel_reserved_ffwd_31_0),
        .in_intel_reserved_ffwd_32_0(in_intel_reserved_ffwd_32_0),
        .in_intel_reserved_ffwd_33_0(in_intel_reserved_ffwd_33_0),
        .in_intel_reserved_ffwd_34_0(in_intel_reserved_ffwd_34_0),
        .in_intel_reserved_ffwd_35_0(in_intel_reserved_ffwd_35_0),
        .in_intel_reserved_ffwd_36_0(in_intel_reserved_ffwd_36_0),
        .in_intel_reserved_ffwd_37_0(in_intel_reserved_ffwd_37_0),
        .in_intel_reserved_ffwd_38_0(in_intel_reserved_ffwd_38_0),
        .in_intel_reserved_ffwd_39_0(in_intel_reserved_ffwd_39_0),
        .in_intel_reserved_ffwd_40_0(in_intel_reserved_ffwd_40_0),
        .in_intel_reserved_ffwd_41_0(in_intel_reserved_ffwd_41_0),
        .in_intel_reserved_ffwd_42_0(in_intel_reserved_ffwd_42_0),
        .in_intel_reserved_ffwd_43_0(in_intel_reserved_ffwd_43_0),
        .in_intel_reserved_ffwd_44_0(in_intel_reserved_ffwd_44_0),
        .in_intel_reserved_ffwd_45_0(in_intel_reserved_ffwd_45_0),
        .in_intel_reserved_ffwd_46_0(in_intel_reserved_ffwd_46_0),
        .in_intel_reserved_ffwd_47_0(in_intel_reserved_ffwd_47_0),
        .in_intel_reserved_ffwd_48_0(in_intel_reserved_ffwd_48_0),
        .in_intel_reserved_ffwd_49_0(in_intel_reserved_ffwd_49_0),
        .in_intel_reserved_ffwd_50_0(in_intel_reserved_ffwd_50_0),
        .in_intel_reserved_ffwd_51_0(in_intel_reserved_ffwd_51_0),
        .in_intel_reserved_ffwd_52_0(in_intel_reserved_ffwd_52_0),
        .in_intel_reserved_ffwd_53_0(in_intel_reserved_ffwd_53_0),
        .in_intel_reserved_ffwd_54_0(in_intel_reserved_ffwd_54_0),
        .in_intel_reserved_ffwd_55_0(in_intel_reserved_ffwd_55_0),
        .in_intel_reserved_ffwd_56_0(in_intel_reserved_ffwd_56_0),
        .in_intel_reserved_ffwd_57_0(in_intel_reserved_ffwd_57_0),
        .in_intel_reserved_ffwd_58_0(in_intel_reserved_ffwd_58_0),
        .in_intel_reserved_ffwd_59_0(in_intel_reserved_ffwd_59_0),
        .in_intel_reserved_ffwd_60_0(in_intel_reserved_ffwd_60_0),
        .in_intel_reserved_ffwd_61_0(in_intel_reserved_ffwd_61_0),
        .in_intel_reserved_ffwd_62_0(in_intel_reserved_ffwd_62_0),
        .in_intel_reserved_ffwd_63_0(in_intel_reserved_ffwd_63_0),
        .in_intel_reserved_ffwd_64_0(in_intel_reserved_ffwd_64_0),
        .in_intel_reserved_ffwd_65_0(in_intel_reserved_ffwd_65_0),
        .in_intel_reserved_ffwd_66_0(in_intel_reserved_ffwd_66_0),
        .in_intel_reserved_ffwd_67_0(in_intel_reserved_ffwd_67_0),
        .in_intel_reserved_ffwd_68_0(in_intel_reserved_ffwd_68_0),
        .in_intel_reserved_ffwd_69_0(in_intel_reserved_ffwd_69_0),
        .in_intel_reserved_ffwd_70_0(in_intel_reserved_ffwd_70_0),
        .in_intel_reserved_ffwd_71_0(in_intel_reserved_ffwd_71_0),
        .in_intel_reserved_ffwd_72_0(in_intel_reserved_ffwd_72_0),
        .in_intel_reserved_ffwd_73_0(in_intel_reserved_ffwd_73_0),
        .in_intel_reserved_ffwd_74_0(in_intel_reserved_ffwd_74_0),
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_intel_reserved_ffwd_76_0(in_intel_reserved_ffwd_76_0),
        .in_intel_reserved_ffwd_77_0(in_intel_reserved_ffwd_77_0),
        .in_intel_reserved_ffwd_78_0(in_intel_reserved_ffwd_78_0),
        .in_intel_reserved_ffwd_79_0(in_intel_reserved_ffwd_79_0),
        .in_intel_reserved_ffwd_80_0(in_intel_reserved_ffwd_80_0),
        .in_intel_reserved_ffwd_81_0(in_intel_reserved_ffwd_81_0),
        .in_intel_reserved_ffwd_82_0(in_intel_reserved_ffwd_82_0),
        .in_intel_reserved_ffwd_83_0(in_intel_reserved_ffwd_83_0),
        .in_intel_reserved_ffwd_84_0(in_intel_reserved_ffwd_84_0),
        .in_intel_reserved_ffwd_85_0(in_intel_reserved_ffwd_85_0),
        .in_intel_reserved_ffwd_86_0(in_intel_reserved_ffwd_86_0),
        .in_intel_reserved_ffwd_87_0(in_intel_reserved_ffwd_87_0),
        .in_intel_reserved_ffwd_88_0(in_intel_reserved_ffwd_88_0),
        .in_intel_reserved_ffwd_89_0(in_intel_reserved_ffwd_89_0),
        .in_intel_reserved_ffwd_90_0(in_intel_reserved_ffwd_90_0),
        .in_intel_reserved_ffwd_91_0(in_intel_reserved_ffwd_91_0),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_c0_eni12_0(GND_q),
        .in_c0_eni12_1(bubble_select_cnn_B7_merge_reg_aunroll_x_e),
        .in_c0_eni12_2(bubble_select_cnn_B7_merge_reg_aunroll_x_j),
        .in_c0_eni12_3(bubble_select_cnn_B7_merge_reg_aunroll_x_f),
        .in_c0_eni12_4(bubble_select_cnn_B7_merge_reg_aunroll_x_l),
        .in_c0_eni12_5(bubble_select_cnn_B7_merge_reg_aunroll_x_h),
        .in_c0_eni12_6(bubble_select_cnn_B7_merge_reg_aunroll_x_b),
        .in_c0_eni12_7(bubble_select_cnn_B7_merge_reg_aunroll_x_c),
        .in_c0_eni12_8(bubble_select_cnn_B7_merge_reg_aunroll_x_d),
        .in_c0_eni12_9(bubble_select_cnn_B7_merge_reg_aunroll_x_g),
        .in_c0_eni12_10(bubble_select_cnn_B7_merge_reg_aunroll_x_i),
        .in_c0_eni12_11(bubble_select_cnn_B7_merge_reg_aunroll_x_k),
        .in_c0_eni12_12(bubble_select_cnn_B7_merge_reg_aunroll_x_m),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_stall_out(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_stall_out),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_valid_out(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_valid_out),
        .out_o_stall(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_o_valid),
        .out_pipeline_valid_out(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_pipeline_valid_out),
        .out_c0_exit897_0(),
        .out_c0_exit897_1(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_1),
        .out_c0_exit897_2(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_2),
        .out_c0_exit897_3(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_3),
        .out_c0_exit897_4(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_4),
        .out_c0_exit897_5(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_5),
        .out_c0_exit897_6(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_6),
        .out_c0_exit897_7(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_7),
        .out_c0_exit897_8(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_8),
        .out_c0_exit897_9(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_9),
        .out_c0_exit897_10(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_10),
        .out_c0_exit897_11(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_11),
        .out_c0_exit897_12(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_12),
        .out_c0_exit897_13(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_13),
        .out_c0_exit897_14(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_14),
        .out_c0_exit897_15(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_15),
        .out_c0_exit897_16(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_16),
        .out_c0_exit897_17(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_17),
        .out_c0_exit897_18(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_18),
        .out_c0_exit897_19(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_19),
        .out_c0_exit897_20(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_20),
        .out_c0_exit897_21(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_21),
        .out_c0_exit897_22(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_22),
        .out_c0_exit897_23(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_23),
        .out_c0_exit897_24(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_24),
        .out_c0_exit897_25(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_25),
        .out_c0_exit897_26(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_26),
        .out_c0_exit897_27(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_27),
        .out_c0_exit897_28(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_28),
        .out_c0_exit897_29(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_29),
        .out_c0_exit897_30(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_30),
        .out_c0_exit897_31(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_31),
        .out_c0_exit897_32(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_32),
        .out_c0_exit897_33(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_33),
        .out_c0_exit897_34(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_34),
        .out_c0_exit897_35(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_35),
        .out_c0_exit897_36(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_36),
        .out_c0_exit897_37(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_37),
        .out_c0_exit897_38(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_38),
        .out_c0_exit897_39(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_39),
        .out_c0_exit897_40(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_40),
        .out_c0_exit897_41(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_41),
        .out_c0_exit897_42(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_42),
        .out_c0_exit897_43(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_43),
        .out_c0_exit897_44(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_44),
        .out_c0_exit897_45(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_45),
        .out_c0_exit897_46(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_46),
        .out_c0_exit897_47(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_47),
        .out_c0_exit897_48(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_48),
        .out_c0_exit897_49(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_49),
        .out_c0_exit897_50(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_50),
        .out_c0_exit897_51(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_51),
        .out_c0_exit897_52(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_52),
        .out_c0_exit897_53(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_53),
        .out_c0_exit897_54(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_54),
        .out_c0_exit897_55(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_55),
        .out_c0_exit897_56(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_56),
        .out_c0_exit897_57(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_57),
        .out_c0_exit897_58(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_58),
        .out_c0_exit897_59(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_59),
        .out_c0_exit897_60(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_60),
        .out_c0_exit897_61(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_61),
        .out_c0_exit897_62(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_62),
        .out_c0_exit897_63(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_63),
        .out_c0_exit897_64(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_64),
        .out_c0_exit897_65(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_65),
        .out_c0_exit897_66(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_66),
        .out_c0_exit897_67(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_67),
        .out_c0_exit897_68(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_68),
        .out_c0_exit897_69(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_69),
        .out_c0_exit897_70(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_70),
        .out_c0_exit897_71(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_71),
        .out_c0_exit897_72(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_72),
        .out_c0_exit897_73(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_73),
        .out_c0_exit897_74(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_74),
        .out_c0_exit897_75(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_75),
        .out_c0_exit897_76(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_76),
        .out_c0_exit897_77(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_77),
        .out_c0_exit897_78(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_78),
        .out_c0_exit897_79(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_79),
        .out_c0_exit897_80(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_80),
        .out_c0_exit897_81(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_81),
        .out_c0_exit897_82(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_82),
        .out_c0_exit897_83(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_83),
        .out_c0_exit897_84(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_84),
        .out_c0_exit897_85(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_85),
        .out_c0_exit897_86(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_86),
        .out_c0_exit897_87(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_87),
        .out_c0_exit897_88(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_88),
        .out_c0_exit897_89(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_89),
        .out_c0_exit897_90(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_90),
        .out_c0_exit897_91(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_91),
        .out_c0_exit897_92(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_92),
        .out_c0_exit897_93(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_93),
        .out_c0_exit897_94(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_94),
        .out_c0_exit897_95(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_95),
        .out_c0_exit897_96(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_96),
        .out_c0_exit897_97(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_97),
        .out_c0_exit897_98(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_98),
        .out_c0_exit897_99(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_99),
        .out_c0_exit897_100(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_100),
        .out_c0_exit897_101(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_101),
        .out_c0_exit897_102(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_102),
        .out_c0_exit897_103(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_103),
        .out_c0_exit897_104(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_104),
        .out_c0_exit897_105(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_105),
        .out_c0_exit897_106(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_106),
        .out_c0_exit897_107(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_107),
        .out_c0_exit897_108(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_108),
        .out_c0_exit897_109(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_109),
        .out_c0_exit897_110(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_110),
        .out_c0_exit897_111(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_111),
        .out_c0_exit897_112(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_112),
        .out_c0_exit897_113(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_113),
        .out_c0_exit897_114(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_114),
        .out_c0_exit897_115(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_115),
        .out_c0_exit897_116(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_116),
        .out_c0_exit897_117(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_117),
        .out_c0_exit897_118(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_118),
        .out_c0_exit897_119(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_119),
        .out_c0_exit897_120(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_120),
        .out_c0_exit897_121(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_121),
        .out_c0_exit897_122(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_122),
        .out_c0_exit897_123(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_123),
        .out_c0_exit897_124(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_124),
        .out_c0_exit897_125(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_125),
        .out_c0_exit897_126(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_126),
        .out_c0_exit897_127(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_127),
        .out_c0_exit897_128(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_128),
        .out_c0_exit897_129(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_129),
        .out_c0_exit897_130(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_130),
        .out_c0_exit897_131(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_131),
        .out_c0_exit897_132(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_132),
        .out_c0_exit897_133(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_133),
        .out_c0_exit897_134(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_134),
        .out_c0_exit897_135(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_135),
        .out_c0_exit897_136(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_136),
        .out_c0_exit897_137(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_137),
        .out_c0_exit897_138(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_138),
        .out_c0_exit897_139(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_139),
        .out_c0_exit897_140(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_140),
        .out_c0_exit897_141(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_141),
        .out_c0_exit897_142(i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_c0_exit897_142),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,6)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_valid_out = i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_stall_out = i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_cnn729_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,10)
    assign out_pipeline_valid_out = i_sfc_s_c0_in_for_cond47_preheader_cnns_c0_enter87510_cnn723_aunroll_x_out_pipeline_valid_out;

    // sync_out(GPOUT,15)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,18)
    assign out_memcoalesce_load_cnn_fpgaunique_0_avm_address = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_0_avm_enable = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_0_avm_read = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_0_avm_write = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_0_avm_writedata = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_0_avm_byteenable = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_0_avm_burstcount = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_0_avm_burstcount;

    // bubble_join_i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x(BITJOIN,1291)
    assign bubble_join_i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_q = i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_out_c1_exit913_1;

    // bubble_select_i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x(BITSELECT,1292)
    assign bubble_select_i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_b = bubble_join_i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_q[31:0];

    // bubble_join_coalesced_delay_1_fifo(BITJOIN,1297)
    assign bubble_join_coalesced_delay_1_fifo_q = coalesced_delay_1_fifo_o_data;

    // bubble_select_coalesced_delay_1_fifo(BITSELECT,1298)
    assign bubble_select_coalesced_delay_1_fifo_b = bubble_join_coalesced_delay_1_fifo_q[387:0];

    // sel_for_coalesced_delay_1(BITSELECT,1082)
    assign sel_for_coalesced_delay_1_b = bubble_select_coalesced_delay_1_fifo_b[63:0];
    assign sel_for_coalesced_delay_1_c = bubble_select_coalesced_delay_1_fifo_b[127:64];
    assign sel_for_coalesced_delay_1_d = bubble_select_coalesced_delay_1_fifo_b[191:128];
    assign sel_for_coalesced_delay_1_e = bubble_select_coalesced_delay_1_fifo_b[255:192];
    assign sel_for_coalesced_delay_1_f = bubble_select_coalesced_delay_1_fifo_b[319:256];
    assign sel_for_coalesced_delay_1_g = bubble_select_coalesced_delay_1_fifo_b[383:320];
    assign sel_for_coalesced_delay_1_h = bubble_select_coalesced_delay_1_fifo_b[384:384];
    assign sel_for_coalesced_delay_1_i = bubble_select_coalesced_delay_1_fifo_b[385:385];
    assign sel_for_coalesced_delay_1_j = bubble_select_coalesced_delay_1_fifo_b[386:386];
    assign sel_for_coalesced_delay_1_k = bubble_select_coalesced_delay_1_fifo_b[387:387];

    // dupName_0_sync_out_x(GPOUT,23)@1867
    assign out_c0_exe134 = sel_for_coalesced_delay_1_h;
    assign out_c0_exe135 = sel_for_coalesced_delay_1_d;
    assign out_c0_exe136 = sel_for_coalesced_delay_1_e;
    assign out_c0_exe137 = sel_for_coalesced_delay_1_f;
    assign out_c0_exe138 = sel_for_coalesced_delay_1_i;
    assign out_c0_exe139 = sel_for_coalesced_delay_1_j;
    assign out_c0_exe140 = sel_for_coalesced_delay_1_g;
    assign out_c0_exe141 = sel_for_coalesced_delay_1_k;
    assign out_c0_exe1898 = sel_for_coalesced_delay_1_b;
    assign out_c0_exe4901 = sel_for_coalesced_delay_1_c;
    assign out_c1_exe1 = bubble_select_i_sfc_s_c1_in_for_cond47_preheader_cnns_c1_enter911_cnn1666_aunroll_vunroll_x_b;
    assign out_valid_out = SE_out_coalesced_delay_1_fifo_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,25)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw;

    // dupName_2_ext_sig_sync_out_x(GPOUT,30)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_bw_incr;

    // dupName_3_ext_sig_sync_out_x(GPOUT,35)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_ivalid;

    // dupName_4_ext_sig_sync_out_x(GPOUT,40)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_req = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_total_req;

    // dupName_5_ext_sig_sync_out_x(GPOUT,45)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_readwrite_count;

    // dupName_6_ext_sig_sync_out_x(GPOUT,50)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total;

    // dupName_7_ext_sig_sync_out_x(GPOUT,55)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_burstcount_total_incr;

    // dupName_8_ext_sig_sync_out_x(GPOUT,60)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_req_cache_hit_count;

    // dupName_9_ext_sig_sync_out_x(GPOUT,65)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_cached_s_memcoalesce_struct_cnn_fpgaunique_0s_p1s_memcoalesce_struct_cnn_fpgaunique_0s_memcoalesce_load_cnn_fpgaunique_0_cnn1470_profile_avm_stall;

    // dupName_10_ext_sig_sync_out_x(GPOUT,70)
    assign out_memcoalesce_load_cnn_fpgaunique_1_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_1_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_1_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_1_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_1_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_1_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_1_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_1_avm_burstcount;

    // dupName_11_ext_sig_sync_out_x(GPOUT,75)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw;

    // dupName_12_ext_sig_sync_out_x(GPOUT,80)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_bw_incr;

    // dupName_13_ext_sig_sync_out_x(GPOUT,85)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_ivalid;

    // dupName_14_ext_sig_sync_out_x(GPOUT,90)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_total_req;

    // dupName_15_ext_sig_sync_out_x(GPOUT,95)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_readwrite_count;

    // dupName_16_ext_sig_sync_out_x(GPOUT,100)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total;

    // dupName_17_ext_sig_sync_out_x(GPOUT,105)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_burstcount_total_incr;

    // dupName_18_ext_sig_sync_out_x(GPOUT,110)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_req_cache_hit_count;

    // dupName_19_ext_sig_sync_out_x(GPOUT,115)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_extra_unaligned_reqs;

    // dupName_20_ext_sig_sync_out_x(GPOUT,120)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_1s_p1s_memcoalesce_struct_cnn_fpgaunique_1s_memcoalesce_load_cnn_fpgaunique_1_cnn1473_profile_avm_stall;

    // dupName_21_ext_sig_sync_out_x(GPOUT,125)
    assign out_memcoalesce_load_cnn_fpgaunique_2_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_2_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_2_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_2_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_2_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_2_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_2_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_2_avm_burstcount;

    // dupName_22_ext_sig_sync_out_x(GPOUT,130)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw;

    // dupName_23_ext_sig_sync_out_x(GPOUT,135)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_bw_incr;

    // dupName_24_ext_sig_sync_out_x(GPOUT,140)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_ivalid;

    // dupName_25_ext_sig_sync_out_x(GPOUT,145)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_total_req;

    // dupName_26_ext_sig_sync_out_x(GPOUT,150)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_readwrite_count;

    // dupName_27_ext_sig_sync_out_x(GPOUT,155)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total;

    // dupName_28_ext_sig_sync_out_x(GPOUT,160)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_burstcount_total_incr;

    // dupName_29_ext_sig_sync_out_x(GPOUT,165)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_req_cache_hit_count;

    // dupName_30_ext_sig_sync_out_x(GPOUT,170)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_extra_unaligned_reqs;

    // dupName_31_ext_sig_sync_out_x(GPOUT,175)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_2s_p1s_memcoalesce_struct_cnn_fpgaunique_2s_memcoalesce_load_cnn_fpgaunique_2_cnn1476_profile_avm_stall;

    // dupName_32_ext_sig_sync_out_x(GPOUT,180)
    assign out_memcoalesce_load_cnn_fpgaunique_3_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_3_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_3_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_3_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_3_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_3_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_3_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_3_avm_burstcount;

    // dupName_33_ext_sig_sync_out_x(GPOUT,185)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw;

    // dupName_34_ext_sig_sync_out_x(GPOUT,190)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_bw_incr;

    // dupName_35_ext_sig_sync_out_x(GPOUT,195)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_ivalid;

    // dupName_36_ext_sig_sync_out_x(GPOUT,200)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_total_req;

    // dupName_37_ext_sig_sync_out_x(GPOUT,205)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_readwrite_count;

    // dupName_38_ext_sig_sync_out_x(GPOUT,210)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total;

    // dupName_39_ext_sig_sync_out_x(GPOUT,215)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_burstcount_total_incr;

    // dupName_40_ext_sig_sync_out_x(GPOUT,220)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_req_cache_hit_count;

    // dupName_41_ext_sig_sync_out_x(GPOUT,225)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_extra_unaligned_reqs;

    // dupName_42_ext_sig_sync_out_x(GPOUT,230)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_3s_p1s_memcoalesce_struct_cnn_fpgaunique_3s_memcoalesce_load_cnn_fpgaunique_3_cnn1479_profile_avm_stall;

    // dupName_43_ext_sig_sync_out_x(GPOUT,235)
    assign out_memcoalesce_load_cnn_fpgaunique_4_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_4_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_4_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_4_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_4_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_4_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_4_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_4_avm_burstcount;

    // dupName_44_ext_sig_sync_out_x(GPOUT,240)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw;

    // dupName_45_ext_sig_sync_out_x(GPOUT,245)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_bw_incr;

    // dupName_46_ext_sig_sync_out_x(GPOUT,250)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_ivalid;

    // dupName_47_ext_sig_sync_out_x(GPOUT,255)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_total_req;

    // dupName_48_ext_sig_sync_out_x(GPOUT,260)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_readwrite_count;

    // dupName_49_ext_sig_sync_out_x(GPOUT,265)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total;

    // dupName_50_ext_sig_sync_out_x(GPOUT,270)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_burstcount_total_incr;

    // dupName_51_ext_sig_sync_out_x(GPOUT,275)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_req_cache_hit_count;

    // dupName_52_ext_sig_sync_out_x(GPOUT,280)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_extra_unaligned_reqs;

    // dupName_53_ext_sig_sync_out_x(GPOUT,285)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_4s_p1s_memcoalesce_struct_cnn_fpgaunique_4s_memcoalesce_load_cnn_fpgaunique_4_cnn1482_profile_avm_stall;

    // dupName_54_ext_sig_sync_out_x(GPOUT,290)
    assign out_memcoalesce_load_cnn_fpgaunique_5_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_5_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_5_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_5_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_5_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_5_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_5_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_5_avm_burstcount;

    // dupName_55_ext_sig_sync_out_x(GPOUT,295)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw;

    // dupName_56_ext_sig_sync_out_x(GPOUT,300)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_bw_incr;

    // dupName_57_ext_sig_sync_out_x(GPOUT,305)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_ivalid;

    // dupName_58_ext_sig_sync_out_x(GPOUT,310)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_total_req;

    // dupName_59_ext_sig_sync_out_x(GPOUT,315)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_readwrite_count;

    // dupName_60_ext_sig_sync_out_x(GPOUT,320)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total;

    // dupName_61_ext_sig_sync_out_x(GPOUT,325)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_burstcount_total_incr;

    // dupName_62_ext_sig_sync_out_x(GPOUT,330)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_req_cache_hit_count;

    // dupName_63_ext_sig_sync_out_x(GPOUT,335)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_extra_unaligned_reqs;

    // dupName_64_ext_sig_sync_out_x(GPOUT,339)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_5s_p1s_memcoalesce_struct_cnn_fpgaunique_5s_memcoalesce_load_cnn_fpgaunique_5_cnn1485_profile_avm_stall;

    // dupName_65_ext_sig_sync_out_x(GPOUT,343)
    assign out_memcoalesce_load_cnn_fpgaunique_6_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_6_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_6_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_6_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_6_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_6_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_6_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_6_avm_burstcount;

    // dupName_66_ext_sig_sync_out_x(GPOUT,347)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw;

    // dupName_67_ext_sig_sync_out_x(GPOUT,351)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_bw_incr;

    // dupName_68_ext_sig_sync_out_x(GPOUT,352)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_ivalid;

    // dupName_69_ext_sig_sync_out_x(GPOUT,353)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_total_req;

    // dupName_70_ext_sig_sync_out_x(GPOUT,354)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_readwrite_count;

    // dupName_71_ext_sig_sync_out_x(GPOUT,355)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total;

    // dupName_72_ext_sig_sync_out_x(GPOUT,356)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_burstcount_total_incr;

    // dupName_73_ext_sig_sync_out_x(GPOUT,357)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_req_cache_hit_count;

    // dupName_74_ext_sig_sync_out_x(GPOUT,358)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_extra_unaligned_reqs;

    // dupName_75_ext_sig_sync_out_x(GPOUT,359)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_6s_p1s_memcoalesce_struct_cnn_fpgaunique_6s_memcoalesce_load_cnn_fpgaunique_6_cnn1488_profile_avm_stall;

    // dupName_76_ext_sig_sync_out_x(GPOUT,360)
    assign out_memcoalesce_load_cnn_fpgaunique_7_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_7_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_7_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_7_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_7_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_7_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_7_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_7_avm_burstcount;

    // dupName_77_ext_sig_sync_out_x(GPOUT,361)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw;

    // dupName_78_ext_sig_sync_out_x(GPOUT,362)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_bw_incr;

    // dupName_79_ext_sig_sync_out_x(GPOUT,363)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_ivalid;

    // dupName_80_ext_sig_sync_out_x(GPOUT,364)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_total_req;

    // dupName_81_ext_sig_sync_out_x(GPOUT,365)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_readwrite_count;

    // dupName_82_ext_sig_sync_out_x(GPOUT,366)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total;

    // dupName_83_ext_sig_sync_out_x(GPOUT,367)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_burstcount_total_incr;

    // dupName_84_ext_sig_sync_out_x(GPOUT,368)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_req_cache_hit_count;

    // dupName_85_ext_sig_sync_out_x(GPOUT,369)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_extra_unaligned_reqs;

    // dupName_86_ext_sig_sync_out_x(GPOUT,370)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_7s_p1s_memcoalesce_struct_cnn_fpgaunique_7s_memcoalesce_load_cnn_fpgaunique_7_cnn1491_profile_avm_stall;

    // dupName_87_ext_sig_sync_out_x(GPOUT,371)
    assign out_memcoalesce_load_cnn_fpgaunique_8_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_8_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_8_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_8_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_8_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_8_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_8_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_8_avm_burstcount;

    // dupName_88_ext_sig_sync_out_x(GPOUT,372)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw;

    // dupName_89_ext_sig_sync_out_x(GPOUT,373)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_bw_incr;

    // dupName_90_ext_sig_sync_out_x(GPOUT,374)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_ivalid;

    // dupName_91_ext_sig_sync_out_x(GPOUT,375)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_total_req;

    // dupName_92_ext_sig_sync_out_x(GPOUT,376)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_readwrite_count;

    // dupName_93_ext_sig_sync_out_x(GPOUT,377)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total;

    // dupName_94_ext_sig_sync_out_x(GPOUT,378)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_burstcount_total_incr;

    // dupName_95_ext_sig_sync_out_x(GPOUT,379)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_req_cache_hit_count;

    // dupName_96_ext_sig_sync_out_x(GPOUT,380)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_extra_unaligned_reqs;

    // dupName_97_ext_sig_sync_out_x(GPOUT,381)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_8s_p1s_memcoalesce_struct_cnn_fpgaunique_8s_memcoalesce_load_cnn_fpgaunique_8_cnn1494_profile_avm_stall;

    // dupName_98_ext_sig_sync_out_x(GPOUT,382)
    assign out_memcoalesce_load_cnn_fpgaunique_9_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_9_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_9_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_9_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_9_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_9_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_9_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_9_avm_burstcount;

    // dupName_99_ext_sig_sync_out_x(GPOUT,383)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw;

    // dupName_100_ext_sig_sync_out_x(GPOUT,384)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_bw_incr;

    // dupName_101_ext_sig_sync_out_x(GPOUT,385)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_ivalid;

    // dupName_102_ext_sig_sync_out_x(GPOUT,386)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_total_req;

    // dupName_103_ext_sig_sync_out_x(GPOUT,387)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_readwrite_count;

    // dupName_104_ext_sig_sync_out_x(GPOUT,388)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total;

    // dupName_105_ext_sig_sync_out_x(GPOUT,389)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_burstcount_total_incr;

    // dupName_106_ext_sig_sync_out_x(GPOUT,390)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_req_cache_hit_count;

    // dupName_107_ext_sig_sync_out_x(GPOUT,391)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_extra_unaligned_reqs;

    // dupName_108_ext_sig_sync_out_x(GPOUT,392)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_9s_p1s_memcoalesce_struct_cnn_fpgaunique_9s_memcoalesce_load_cnn_fpgaunique_9_cnn1497_profile_avm_stall;

    // dupName_109_ext_sig_sync_out_x(GPOUT,393)
    assign out_memcoalesce_load_cnn_fpgaunique_10_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_10_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_10_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_10_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_10_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_10_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_10_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_10_avm_burstcount;

    // dupName_110_ext_sig_sync_out_x(GPOUT,394)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw;

    // dupName_111_ext_sig_sync_out_x(GPOUT,395)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_bw_incr;

    // dupName_112_ext_sig_sync_out_x(GPOUT,396)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_ivalid;

    // dupName_113_ext_sig_sync_out_x(GPOUT,397)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_total_req;

    // dupName_114_ext_sig_sync_out_x(GPOUT,398)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_readwrite_count;

    // dupName_115_ext_sig_sync_out_x(GPOUT,399)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total;

    // dupName_116_ext_sig_sync_out_x(GPOUT,400)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_burstcount_total_incr;

    // dupName_117_ext_sig_sync_out_x(GPOUT,401)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_req_cache_hit_count;

    // dupName_118_ext_sig_sync_out_x(GPOUT,402)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_extra_unaligned_reqs;

    // dupName_119_ext_sig_sync_out_x(GPOUT,403)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_10s_p1s_memcoalesce_struct_cnn_fpgaunique_10s_memcoalesce_load_cnn_fpgaunique_10_cnn1500_profile_avm_stall;

    // dupName_120_ext_sig_sync_out_x(GPOUT,404)
    assign out_memcoalesce_load_cnn_fpgaunique_11_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_11_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_11_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_11_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_11_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_11_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_11_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_11_avm_burstcount;

    // dupName_121_ext_sig_sync_out_x(GPOUT,405)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw;

    // dupName_122_ext_sig_sync_out_x(GPOUT,406)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_bw_incr;

    // dupName_123_ext_sig_sync_out_x(GPOUT,407)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_ivalid;

    // dupName_124_ext_sig_sync_out_x(GPOUT,408)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_total_req;

    // dupName_125_ext_sig_sync_out_x(GPOUT,409)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_readwrite_count;

    // dupName_126_ext_sig_sync_out_x(GPOUT,410)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total;

    // dupName_127_ext_sig_sync_out_x(GPOUT,411)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_burstcount_total_incr;

    // dupName_128_ext_sig_sync_out_x(GPOUT,412)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_req_cache_hit_count;

    // dupName_129_ext_sig_sync_out_x(GPOUT,413)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_extra_unaligned_reqs;

    // dupName_130_ext_sig_sync_out_x(GPOUT,414)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_11s_p1s_memcoalesce_struct_cnn_fpgaunique_11s_memcoalesce_load_cnn_fpgaunique_11_cnn1503_profile_avm_stall;

    // dupName_131_ext_sig_sync_out_x(GPOUT,415)
    assign out_memcoalesce_load_cnn_fpgaunique_12_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_12_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_12_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_12_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_12_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_12_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_12_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_12_avm_burstcount;

    // dupName_132_ext_sig_sync_out_x(GPOUT,416)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw;

    // dupName_133_ext_sig_sync_out_x(GPOUT,417)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_bw_incr;

    // dupName_134_ext_sig_sync_out_x(GPOUT,418)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_ivalid;

    // dupName_135_ext_sig_sync_out_x(GPOUT,419)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_total_req;

    // dupName_136_ext_sig_sync_out_x(GPOUT,420)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_readwrite_count;

    // dupName_137_ext_sig_sync_out_x(GPOUT,421)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total;

    // dupName_138_ext_sig_sync_out_x(GPOUT,422)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_burstcount_total_incr;

    // dupName_139_ext_sig_sync_out_x(GPOUT,423)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_req_cache_hit_count;

    // dupName_140_ext_sig_sync_out_x(GPOUT,424)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_extra_unaligned_reqs;

    // dupName_141_ext_sig_sync_out_x(GPOUT,425)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_12s_p1s_memcoalesce_struct_cnn_fpgaunique_12s_memcoalesce_load_cnn_fpgaunique_12_cnn1506_profile_avm_stall;

    // dupName_142_ext_sig_sync_out_x(GPOUT,426)
    assign out_memcoalesce_load_cnn_fpgaunique_13_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_13_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_13_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_13_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_13_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_13_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_13_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_13_avm_burstcount;

    // dupName_143_ext_sig_sync_out_x(GPOUT,427)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw;

    // dupName_144_ext_sig_sync_out_x(GPOUT,428)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_bw_incr;

    // dupName_145_ext_sig_sync_out_x(GPOUT,429)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_ivalid;

    // dupName_146_ext_sig_sync_out_x(GPOUT,430)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_total_req;

    // dupName_147_ext_sig_sync_out_x(GPOUT,431)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_readwrite_count;

    // dupName_148_ext_sig_sync_out_x(GPOUT,432)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total;

    // dupName_149_ext_sig_sync_out_x(GPOUT,433)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_burstcount_total_incr;

    // dupName_150_ext_sig_sync_out_x(GPOUT,434)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_req_cache_hit_count;

    // dupName_151_ext_sig_sync_out_x(GPOUT,435)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_extra_unaligned_reqs;

    // dupName_152_ext_sig_sync_out_x(GPOUT,436)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_13s_p1s_memcoalesce_struct_cnn_fpgaunique_13s_memcoalesce_load_cnn_fpgaunique_13_cnn1509_profile_avm_stall;

    // dupName_153_ext_sig_sync_out_x(GPOUT,437)
    assign out_memcoalesce_load_cnn_fpgaunique_14_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_14_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_14_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_14_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_14_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_14_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_14_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_14_avm_burstcount;

    // dupName_154_ext_sig_sync_out_x(GPOUT,438)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw;

    // dupName_155_ext_sig_sync_out_x(GPOUT,439)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_bw_incr;

    // dupName_156_ext_sig_sync_out_x(GPOUT,440)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_ivalid;

    // dupName_157_ext_sig_sync_out_x(GPOUT,441)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_total_req;

    // dupName_158_ext_sig_sync_out_x(GPOUT,442)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_readwrite_count;

    // dupName_159_ext_sig_sync_out_x(GPOUT,443)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total;

    // dupName_160_ext_sig_sync_out_x(GPOUT,444)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_burstcount_total_incr;

    // dupName_161_ext_sig_sync_out_x(GPOUT,445)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_req_cache_hit_count;

    // dupName_162_ext_sig_sync_out_x(GPOUT,446)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_extra_unaligned_reqs;

    // dupName_163_ext_sig_sync_out_x(GPOUT,447)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_14s_p1s_memcoalesce_struct_cnn_fpgaunique_14s_memcoalesce_load_cnn_fpgaunique_14_cnn1512_profile_avm_stall;

    // dupName_164_ext_sig_sync_out_x(GPOUT,448)
    assign out_memcoalesce_load_cnn_fpgaunique_15_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_15_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_15_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_15_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_15_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_15_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_15_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_15_avm_burstcount;

    // dupName_165_ext_sig_sync_out_x(GPOUT,449)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw;

    // dupName_166_ext_sig_sync_out_x(GPOUT,450)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_bw_incr;

    // dupName_167_ext_sig_sync_out_x(GPOUT,451)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_ivalid;

    // dupName_168_ext_sig_sync_out_x(GPOUT,452)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_total_req;

    // dupName_169_ext_sig_sync_out_x(GPOUT,453)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_readwrite_count;

    // dupName_170_ext_sig_sync_out_x(GPOUT,454)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total;

    // dupName_171_ext_sig_sync_out_x(GPOUT,455)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_burstcount_total_incr;

    // dupName_172_ext_sig_sync_out_x(GPOUT,456)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_req_cache_hit_count;

    // dupName_173_ext_sig_sync_out_x(GPOUT,457)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_extra_unaligned_reqs;

    // dupName_174_ext_sig_sync_out_x(GPOUT,458)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_15s_p1s_memcoalesce_struct_cnn_fpgaunique_15s_memcoalesce_load_cnn_fpgaunique_15_cnn1515_profile_avm_stall;

    // dupName_175_ext_sig_sync_out_x(GPOUT,459)
    assign out_memcoalesce_load_cnn_fpgaunique_16_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_16_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_16_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_16_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_16_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_16_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_16_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_16_avm_burstcount;

    // dupName_176_ext_sig_sync_out_x(GPOUT,460)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw;

    // dupName_177_ext_sig_sync_out_x(GPOUT,461)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_bw_incr;

    // dupName_178_ext_sig_sync_out_x(GPOUT,462)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_ivalid;

    // dupName_179_ext_sig_sync_out_x(GPOUT,463)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_total_req;

    // dupName_180_ext_sig_sync_out_x(GPOUT,464)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_readwrite_count;

    // dupName_181_ext_sig_sync_out_x(GPOUT,465)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total;

    // dupName_182_ext_sig_sync_out_x(GPOUT,466)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_burstcount_total_incr;

    // dupName_183_ext_sig_sync_out_x(GPOUT,467)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_req_cache_hit_count;

    // dupName_184_ext_sig_sync_out_x(GPOUT,468)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_extra_unaligned_reqs;

    // dupName_185_ext_sig_sync_out_x(GPOUT,469)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_16s_p1s_memcoalesce_struct_cnn_fpgaunique_16s_memcoalesce_load_cnn_fpgaunique_16_cnn1518_profile_avm_stall;

    // dupName_186_ext_sig_sync_out_x(GPOUT,470)
    assign out_memcoalesce_load_cnn_fpgaunique_17_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_17_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_17_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_17_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_17_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_17_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_17_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_17_avm_burstcount;

    // dupName_187_ext_sig_sync_out_x(GPOUT,471)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw;

    // dupName_188_ext_sig_sync_out_x(GPOUT,472)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_bw_incr;

    // dupName_189_ext_sig_sync_out_x(GPOUT,473)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_ivalid;

    // dupName_190_ext_sig_sync_out_x(GPOUT,474)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_total_req;

    // dupName_191_ext_sig_sync_out_x(GPOUT,475)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_readwrite_count;

    // dupName_192_ext_sig_sync_out_x(GPOUT,476)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total;

    // dupName_193_ext_sig_sync_out_x(GPOUT,477)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_burstcount_total_incr;

    // dupName_194_ext_sig_sync_out_x(GPOUT,478)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_req_cache_hit_count;

    // dupName_195_ext_sig_sync_out_x(GPOUT,479)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_extra_unaligned_reqs;

    // dupName_196_ext_sig_sync_out_x(GPOUT,480)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_17s_p1s_memcoalesce_struct_cnn_fpgaunique_17s_memcoalesce_load_cnn_fpgaunique_17_cnn1521_profile_avm_stall;

    // dupName_197_ext_sig_sync_out_x(GPOUT,481)
    assign out_memcoalesce_load_cnn_fpgaunique_18_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_18_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_18_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_18_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_18_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_18_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_18_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_18_avm_burstcount;

    // dupName_198_ext_sig_sync_out_x(GPOUT,482)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw;

    // dupName_199_ext_sig_sync_out_x(GPOUT,483)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_bw_incr;

    // dupName_200_ext_sig_sync_out_x(GPOUT,484)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_ivalid;

    // dupName_201_ext_sig_sync_out_x(GPOUT,485)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_total_req;

    // dupName_202_ext_sig_sync_out_x(GPOUT,486)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_readwrite_count;

    // dupName_203_ext_sig_sync_out_x(GPOUT,487)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total;

    // dupName_204_ext_sig_sync_out_x(GPOUT,488)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_burstcount_total_incr;

    // dupName_205_ext_sig_sync_out_x(GPOUT,489)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_req_cache_hit_count;

    // dupName_206_ext_sig_sync_out_x(GPOUT,490)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_extra_unaligned_reqs;

    // dupName_207_ext_sig_sync_out_x(GPOUT,491)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_18s_p1s_memcoalesce_struct_cnn_fpgaunique_18s_memcoalesce_load_cnn_fpgaunique_18_cnn1524_profile_avm_stall;

    // dupName_208_ext_sig_sync_out_x(GPOUT,492)
    assign out_memcoalesce_load_cnn_fpgaunique_19_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_19_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_19_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_19_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_19_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_19_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_19_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_19_avm_burstcount;

    // dupName_209_ext_sig_sync_out_x(GPOUT,493)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw;

    // dupName_210_ext_sig_sync_out_x(GPOUT,494)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_bw_incr;

    // dupName_211_ext_sig_sync_out_x(GPOUT,495)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_ivalid;

    // dupName_212_ext_sig_sync_out_x(GPOUT,496)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_total_req;

    // dupName_213_ext_sig_sync_out_x(GPOUT,497)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_readwrite_count;

    // dupName_214_ext_sig_sync_out_x(GPOUT,498)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total;

    // dupName_215_ext_sig_sync_out_x(GPOUT,499)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_burstcount_total_incr;

    // dupName_216_ext_sig_sync_out_x(GPOUT,500)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_req_cache_hit_count;

    // dupName_217_ext_sig_sync_out_x(GPOUT,501)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_extra_unaligned_reqs;

    // dupName_218_ext_sig_sync_out_x(GPOUT,502)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_19s_p1s_memcoalesce_struct_cnn_fpgaunique_19s_memcoalesce_load_cnn_fpgaunique_19_cnn1527_profile_avm_stall;

    // dupName_219_ext_sig_sync_out_x(GPOUT,503)
    assign out_memcoalesce_load_cnn_fpgaunique_20_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_20_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_20_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_20_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_20_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_20_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_20_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_20_avm_burstcount;

    // dupName_220_ext_sig_sync_out_x(GPOUT,504)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw;

    // dupName_221_ext_sig_sync_out_x(GPOUT,505)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_bw_incr;

    // dupName_222_ext_sig_sync_out_x(GPOUT,506)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_ivalid;

    // dupName_223_ext_sig_sync_out_x(GPOUT,507)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_total_req;

    // dupName_224_ext_sig_sync_out_x(GPOUT,508)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_readwrite_count;

    // dupName_225_ext_sig_sync_out_x(GPOUT,509)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total;

    // dupName_226_ext_sig_sync_out_x(GPOUT,510)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_burstcount_total_incr;

    // dupName_227_ext_sig_sync_out_x(GPOUT,511)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_req_cache_hit_count;

    // dupName_228_ext_sig_sync_out_x(GPOUT,512)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_extra_unaligned_reqs;

    // dupName_229_ext_sig_sync_out_x(GPOUT,513)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_20s_p1s_memcoalesce_struct_cnn_fpgaunique_20s_memcoalesce_load_cnn_fpgaunique_20_cnn1530_profile_avm_stall;

    // dupName_230_ext_sig_sync_out_x(GPOUT,514)
    assign out_memcoalesce_load_cnn_fpgaunique_21_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_21_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_21_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_21_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_21_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_21_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_21_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_21_avm_burstcount;

    // dupName_231_ext_sig_sync_out_x(GPOUT,515)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw;

    // dupName_232_ext_sig_sync_out_x(GPOUT,516)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_bw_incr;

    // dupName_233_ext_sig_sync_out_x(GPOUT,517)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_ivalid;

    // dupName_234_ext_sig_sync_out_x(GPOUT,518)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_total_req;

    // dupName_235_ext_sig_sync_out_x(GPOUT,519)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_readwrite_count;

    // dupName_236_ext_sig_sync_out_x(GPOUT,520)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total;

    // dupName_237_ext_sig_sync_out_x(GPOUT,521)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_burstcount_total_incr;

    // dupName_238_ext_sig_sync_out_x(GPOUT,522)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_req_cache_hit_count;

    // dupName_239_ext_sig_sync_out_x(GPOUT,523)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_extra_unaligned_reqs;

    // dupName_240_ext_sig_sync_out_x(GPOUT,524)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_21s_p1s_memcoalesce_struct_cnn_fpgaunique_21s_memcoalesce_load_cnn_fpgaunique_21_cnn1533_profile_avm_stall;

    // dupName_241_ext_sig_sync_out_x(GPOUT,525)
    assign out_memcoalesce_load_cnn_fpgaunique_22_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_22_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_22_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_22_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_22_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_22_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_22_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_22_avm_burstcount;

    // dupName_242_ext_sig_sync_out_x(GPOUT,526)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw;

    // dupName_243_ext_sig_sync_out_x(GPOUT,527)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_bw_incr;

    // dupName_244_ext_sig_sync_out_x(GPOUT,528)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_ivalid;

    // dupName_245_ext_sig_sync_out_x(GPOUT,529)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_total_req;

    // dupName_246_ext_sig_sync_out_x(GPOUT,530)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_readwrite_count;

    // dupName_247_ext_sig_sync_out_x(GPOUT,531)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total;

    // dupName_248_ext_sig_sync_out_x(GPOUT,532)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_burstcount_total_incr;

    // dupName_249_ext_sig_sync_out_x(GPOUT,533)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_req_cache_hit_count;

    // dupName_250_ext_sig_sync_out_x(GPOUT,534)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_extra_unaligned_reqs;

    // dupName_251_ext_sig_sync_out_x(GPOUT,535)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_22s_p1s_memcoalesce_struct_cnn_fpgaunique_22s_memcoalesce_load_cnn_fpgaunique_22_cnn1536_profile_avm_stall;

    // dupName_252_ext_sig_sync_out_x(GPOUT,536)
    assign out_memcoalesce_load_cnn_fpgaunique_23_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_23_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_23_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_23_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_23_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_23_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_23_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_23_avm_burstcount;

    // dupName_253_ext_sig_sync_out_x(GPOUT,537)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw;

    // dupName_254_ext_sig_sync_out_x(GPOUT,538)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_bw_incr;

    // dupName_255_ext_sig_sync_out_x(GPOUT,539)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_ivalid;

    // dupName_256_ext_sig_sync_out_x(GPOUT,540)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_total_req;

    // dupName_257_ext_sig_sync_out_x(GPOUT,541)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_readwrite_count;

    // dupName_258_ext_sig_sync_out_x(GPOUT,542)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total;

    // dupName_259_ext_sig_sync_out_x(GPOUT,543)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_burstcount_total_incr;

    // dupName_260_ext_sig_sync_out_x(GPOUT,544)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_req_cache_hit_count;

    // dupName_261_ext_sig_sync_out_x(GPOUT,545)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_extra_unaligned_reqs;

    // dupName_262_ext_sig_sync_out_x(GPOUT,546)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_23s_p1s_memcoalesce_struct_cnn_fpgaunique_23s_memcoalesce_load_cnn_fpgaunique_23_cnn1539_profile_avm_stall;

    // dupName_263_ext_sig_sync_out_x(GPOUT,547)
    assign out_memcoalesce_load_cnn_fpgaunique_24_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_24_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_24_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_24_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_24_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_24_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_24_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_24_avm_burstcount;

    // dupName_264_ext_sig_sync_out_x(GPOUT,548)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw;

    // dupName_265_ext_sig_sync_out_x(GPOUT,549)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_bw_incr;

    // dupName_266_ext_sig_sync_out_x(GPOUT,550)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_ivalid;

    // dupName_267_ext_sig_sync_out_x(GPOUT,551)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_total_req;

    // dupName_268_ext_sig_sync_out_x(GPOUT,552)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_readwrite_count;

    // dupName_269_ext_sig_sync_out_x(GPOUT,553)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total;

    // dupName_270_ext_sig_sync_out_x(GPOUT,554)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_burstcount_total_incr;

    // dupName_271_ext_sig_sync_out_x(GPOUT,555)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_req_cache_hit_count;

    // dupName_272_ext_sig_sync_out_x(GPOUT,556)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_extra_unaligned_reqs;

    // dupName_273_ext_sig_sync_out_x(GPOUT,557)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_24s_p1s_memcoalesce_struct_cnn_fpgaunique_24s_memcoalesce_load_cnn_fpgaunique_24_cnn1542_profile_avm_stall;

    // dupName_274_ext_sig_sync_out_x(GPOUT,558)
    assign out_memcoalesce_load_cnn_fpgaunique_25_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_25_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_25_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_25_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_25_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_25_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_25_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_25_avm_burstcount;

    // dupName_275_ext_sig_sync_out_x(GPOUT,559)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw;

    // dupName_276_ext_sig_sync_out_x(GPOUT,560)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_bw_incr;

    // dupName_277_ext_sig_sync_out_x(GPOUT,561)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_ivalid;

    // dupName_278_ext_sig_sync_out_x(GPOUT,562)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_total_req;

    // dupName_279_ext_sig_sync_out_x(GPOUT,563)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_readwrite_count;

    // dupName_280_ext_sig_sync_out_x(GPOUT,564)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total;

    // dupName_281_ext_sig_sync_out_x(GPOUT,565)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_burstcount_total_incr;

    // dupName_282_ext_sig_sync_out_x(GPOUT,566)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_req_cache_hit_count;

    // dupName_283_ext_sig_sync_out_x(GPOUT,567)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_extra_unaligned_reqs;

    // dupName_284_ext_sig_sync_out_x(GPOUT,568)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_25s_p1s_memcoalesce_struct_cnn_fpgaunique_25s_memcoalesce_load_cnn_fpgaunique_25_cnn1545_profile_avm_stall;

    // dupName_285_ext_sig_sync_out_x(GPOUT,569)
    assign out_memcoalesce_load_cnn_fpgaunique_26_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_26_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_26_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_26_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_26_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_26_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_26_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_26_avm_burstcount;

    // dupName_286_ext_sig_sync_out_x(GPOUT,570)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw;

    // dupName_287_ext_sig_sync_out_x(GPOUT,571)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_bw_incr;

    // dupName_288_ext_sig_sync_out_x(GPOUT,572)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_ivalid;

    // dupName_289_ext_sig_sync_out_x(GPOUT,573)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_total_req;

    // dupName_290_ext_sig_sync_out_x(GPOUT,574)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_readwrite_count;

    // dupName_291_ext_sig_sync_out_x(GPOUT,575)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total;

    // dupName_292_ext_sig_sync_out_x(GPOUT,576)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_burstcount_total_incr;

    // dupName_293_ext_sig_sync_out_x(GPOUT,577)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_req_cache_hit_count;

    // dupName_294_ext_sig_sync_out_x(GPOUT,578)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_extra_unaligned_reqs;

    // dupName_295_ext_sig_sync_out_x(GPOUT,579)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_26s_p1s_memcoalesce_struct_cnn_fpgaunique_26s_memcoalesce_load_cnn_fpgaunique_26_cnn1548_profile_avm_stall;

    // dupName_296_ext_sig_sync_out_x(GPOUT,580)
    assign out_memcoalesce_load_cnn_fpgaunique_27_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_27_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_27_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_27_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_27_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_27_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_27_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_27_avm_burstcount;

    // dupName_297_ext_sig_sync_out_x(GPOUT,581)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw;

    // dupName_298_ext_sig_sync_out_x(GPOUT,582)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_bw_incr;

    // dupName_299_ext_sig_sync_out_x(GPOUT,583)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_ivalid;

    // dupName_300_ext_sig_sync_out_x(GPOUT,584)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_total_req;

    // dupName_301_ext_sig_sync_out_x(GPOUT,585)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_readwrite_count;

    // dupName_302_ext_sig_sync_out_x(GPOUT,586)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total;

    // dupName_303_ext_sig_sync_out_x(GPOUT,587)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_burstcount_total_incr;

    // dupName_304_ext_sig_sync_out_x(GPOUT,588)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_req_cache_hit_count;

    // dupName_305_ext_sig_sync_out_x(GPOUT,589)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_extra_unaligned_reqs;

    // dupName_306_ext_sig_sync_out_x(GPOUT,590)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_27s_p1s_memcoalesce_struct_cnn_fpgaunique_27s_memcoalesce_load_cnn_fpgaunique_27_cnn1551_profile_avm_stall;

    // dupName_307_ext_sig_sync_out_x(GPOUT,591)
    assign out_memcoalesce_load_cnn_fpgaunique_28_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_28_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_28_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_28_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_28_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_28_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_28_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_28_avm_burstcount;

    // dupName_308_ext_sig_sync_out_x(GPOUT,592)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw;

    // dupName_309_ext_sig_sync_out_x(GPOUT,593)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_bw_incr;

    // dupName_310_ext_sig_sync_out_x(GPOUT,594)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_ivalid;

    // dupName_311_ext_sig_sync_out_x(GPOUT,595)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_total_req;

    // dupName_312_ext_sig_sync_out_x(GPOUT,596)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_readwrite_count;

    // dupName_313_ext_sig_sync_out_x(GPOUT,597)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total;

    // dupName_314_ext_sig_sync_out_x(GPOUT,598)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_burstcount_total_incr;

    // dupName_315_ext_sig_sync_out_x(GPOUT,599)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_req_cache_hit_count;

    // dupName_316_ext_sig_sync_out_x(GPOUT,600)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_extra_unaligned_reqs;

    // dupName_317_ext_sig_sync_out_x(GPOUT,601)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_28s_p1s_memcoalesce_struct_cnn_fpgaunique_28s_memcoalesce_load_cnn_fpgaunique_28_cnn1554_profile_avm_stall;

    // dupName_318_ext_sig_sync_out_x(GPOUT,602)
    assign out_memcoalesce_load_cnn_fpgaunique_29_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_29_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_29_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_29_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_29_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_29_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_29_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_29_avm_burstcount;

    // dupName_319_ext_sig_sync_out_x(GPOUT,603)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw;

    // dupName_320_ext_sig_sync_out_x(GPOUT,604)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_bw_incr;

    // dupName_321_ext_sig_sync_out_x(GPOUT,605)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_ivalid;

    // dupName_322_ext_sig_sync_out_x(GPOUT,606)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_total_req;

    // dupName_323_ext_sig_sync_out_x(GPOUT,607)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_readwrite_count;

    // dupName_324_ext_sig_sync_out_x(GPOUT,608)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total;

    // dupName_325_ext_sig_sync_out_x(GPOUT,609)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_burstcount_total_incr;

    // dupName_326_ext_sig_sync_out_x(GPOUT,610)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_req_cache_hit_count;

    // dupName_327_ext_sig_sync_out_x(GPOUT,611)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_extra_unaligned_reqs;

    // dupName_328_ext_sig_sync_out_x(GPOUT,612)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_29s_p1s_memcoalesce_struct_cnn_fpgaunique_29s_memcoalesce_load_cnn_fpgaunique_29_cnn1557_profile_avm_stall;

    // dupName_329_ext_sig_sync_out_x(GPOUT,613)
    assign out_memcoalesce_load_cnn_fpgaunique_30_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_30_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_30_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_30_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_30_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_30_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_30_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_30_avm_burstcount;

    // dupName_330_ext_sig_sync_out_x(GPOUT,614)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw;

    // dupName_331_ext_sig_sync_out_x(GPOUT,615)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_bw_incr;

    // dupName_332_ext_sig_sync_out_x(GPOUT,616)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_ivalid;

    // dupName_333_ext_sig_sync_out_x(GPOUT,617)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_total_req;

    // dupName_334_ext_sig_sync_out_x(GPOUT,618)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_readwrite_count;

    // dupName_335_ext_sig_sync_out_x(GPOUT,619)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total;

    // dupName_336_ext_sig_sync_out_x(GPOUT,620)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_burstcount_total_incr;

    // dupName_337_ext_sig_sync_out_x(GPOUT,621)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_req_cache_hit_count;

    // dupName_338_ext_sig_sync_out_x(GPOUT,622)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_extra_unaligned_reqs;

    // dupName_339_ext_sig_sync_out_x(GPOUT,623)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_30s_p1s_memcoalesce_struct_cnn_fpgaunique_30s_memcoalesce_load_cnn_fpgaunique_30_cnn1560_profile_avm_stall;

    // dupName_340_ext_sig_sync_out_x(GPOUT,624)
    assign out_memcoalesce_load_cnn_fpgaunique_31_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_31_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_31_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_31_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_31_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_31_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_31_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_31_avm_burstcount;

    // dupName_341_ext_sig_sync_out_x(GPOUT,625)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw;

    // dupName_342_ext_sig_sync_out_x(GPOUT,626)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_bw_incr;

    // dupName_343_ext_sig_sync_out_x(GPOUT,627)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_ivalid;

    // dupName_344_ext_sig_sync_out_x(GPOUT,628)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_total_req;

    // dupName_345_ext_sig_sync_out_x(GPOUT,629)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_readwrite_count;

    // dupName_346_ext_sig_sync_out_x(GPOUT,630)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total;

    // dupName_347_ext_sig_sync_out_x(GPOUT,631)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_burstcount_total_incr;

    // dupName_348_ext_sig_sync_out_x(GPOUT,632)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_req_cache_hit_count;

    // dupName_349_ext_sig_sync_out_x(GPOUT,633)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_extra_unaligned_reqs;

    // dupName_350_ext_sig_sync_out_x(GPOUT,634)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_31s_p1s_memcoalesce_struct_cnn_fpgaunique_31s_memcoalesce_load_cnn_fpgaunique_31_cnn1563_profile_avm_stall;

    // dupName_351_ext_sig_sync_out_x(GPOUT,635)
    assign out_memcoalesce_load_cnn_fpgaunique_32_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_32_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_32_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_32_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_32_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_32_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_32_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_32_avm_burstcount;

    // dupName_352_ext_sig_sync_out_x(GPOUT,636)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw;

    // dupName_353_ext_sig_sync_out_x(GPOUT,637)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_bw_incr;

    // dupName_354_ext_sig_sync_out_x(GPOUT,638)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_ivalid;

    // dupName_355_ext_sig_sync_out_x(GPOUT,639)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_total_req;

    // dupName_356_ext_sig_sync_out_x(GPOUT,640)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_readwrite_count;

    // dupName_357_ext_sig_sync_out_x(GPOUT,641)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total;

    // dupName_358_ext_sig_sync_out_x(GPOUT,642)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_burstcount_total_incr;

    // dupName_359_ext_sig_sync_out_x(GPOUT,643)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_req_cache_hit_count;

    // dupName_360_ext_sig_sync_out_x(GPOUT,644)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_extra_unaligned_reqs;

    // dupName_361_ext_sig_sync_out_x(GPOUT,645)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_32s_p1s_memcoalesce_struct_cnn_fpgaunique_32s_memcoalesce_load_cnn_fpgaunique_32_cnn1566_profile_avm_stall;

    // dupName_362_ext_sig_sync_out_x(GPOUT,646)
    assign out_memcoalesce_load_cnn_fpgaunique_33_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_33_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_33_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_33_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_33_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_33_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_33_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_33_avm_burstcount;

    // dupName_363_ext_sig_sync_out_x(GPOUT,647)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw;

    // dupName_364_ext_sig_sync_out_x(GPOUT,648)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_bw_incr;

    // dupName_365_ext_sig_sync_out_x(GPOUT,649)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_ivalid;

    // dupName_366_ext_sig_sync_out_x(GPOUT,650)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_total_req;

    // dupName_367_ext_sig_sync_out_x(GPOUT,651)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_readwrite_count;

    // dupName_368_ext_sig_sync_out_x(GPOUT,652)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total;

    // dupName_369_ext_sig_sync_out_x(GPOUT,653)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_burstcount_total_incr;

    // dupName_370_ext_sig_sync_out_x(GPOUT,654)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_req_cache_hit_count;

    // dupName_371_ext_sig_sync_out_x(GPOUT,655)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_extra_unaligned_reqs;

    // dupName_372_ext_sig_sync_out_x(GPOUT,656)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_33s_p1s_memcoalesce_struct_cnn_fpgaunique_33s_memcoalesce_load_cnn_fpgaunique_33_cnn1569_profile_avm_stall;

    // dupName_373_ext_sig_sync_out_x(GPOUT,657)
    assign out_memcoalesce_load_cnn_fpgaunique_34_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_34_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_34_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_34_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_34_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_34_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_34_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_34_avm_burstcount;

    // dupName_374_ext_sig_sync_out_x(GPOUT,658)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw;

    // dupName_375_ext_sig_sync_out_x(GPOUT,659)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_bw_incr;

    // dupName_376_ext_sig_sync_out_x(GPOUT,660)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_ivalid;

    // dupName_377_ext_sig_sync_out_x(GPOUT,661)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_total_req;

    // dupName_378_ext_sig_sync_out_x(GPOUT,662)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_readwrite_count;

    // dupName_379_ext_sig_sync_out_x(GPOUT,663)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total;

    // dupName_380_ext_sig_sync_out_x(GPOUT,664)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_burstcount_total_incr;

    // dupName_381_ext_sig_sync_out_x(GPOUT,665)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_req_cache_hit_count;

    // dupName_382_ext_sig_sync_out_x(GPOUT,666)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_extra_unaligned_reqs;

    // dupName_383_ext_sig_sync_out_x(GPOUT,667)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_34s_p1s_memcoalesce_struct_cnn_fpgaunique_34s_memcoalesce_load_cnn_fpgaunique_34_cnn1572_profile_avm_stall;

    // dupName_384_ext_sig_sync_out_x(GPOUT,668)
    assign out_memcoalesce_load_cnn_fpgaunique_35_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_35_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_35_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_35_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_35_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_35_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_35_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_35_avm_burstcount;

    // dupName_385_ext_sig_sync_out_x(GPOUT,669)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw;

    // dupName_386_ext_sig_sync_out_x(GPOUT,670)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_bw_incr;

    // dupName_387_ext_sig_sync_out_x(GPOUT,671)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_ivalid;

    // dupName_388_ext_sig_sync_out_x(GPOUT,672)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_total_req;

    // dupName_389_ext_sig_sync_out_x(GPOUT,673)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_readwrite_count;

    // dupName_390_ext_sig_sync_out_x(GPOUT,674)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total;

    // dupName_391_ext_sig_sync_out_x(GPOUT,675)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_burstcount_total_incr;

    // dupName_392_ext_sig_sync_out_x(GPOUT,676)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_req_cache_hit_count;

    // dupName_393_ext_sig_sync_out_x(GPOUT,677)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_extra_unaligned_reqs;

    // dupName_394_ext_sig_sync_out_x(GPOUT,678)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_35s_p1s_memcoalesce_struct_cnn_fpgaunique_35s_memcoalesce_load_cnn_fpgaunique_35_cnn1575_profile_avm_stall;

    // dupName_395_ext_sig_sync_out_x(GPOUT,679)
    assign out_memcoalesce_load_cnn_fpgaunique_36_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_36_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_36_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_36_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_36_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_36_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_36_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_36_avm_burstcount;

    // dupName_396_ext_sig_sync_out_x(GPOUT,680)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw;

    // dupName_397_ext_sig_sync_out_x(GPOUT,681)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_bw_incr;

    // dupName_398_ext_sig_sync_out_x(GPOUT,682)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_ivalid;

    // dupName_399_ext_sig_sync_out_x(GPOUT,683)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_total_req;

    // dupName_400_ext_sig_sync_out_x(GPOUT,684)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_readwrite_count;

    // dupName_401_ext_sig_sync_out_x(GPOUT,685)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total;

    // dupName_402_ext_sig_sync_out_x(GPOUT,686)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_burstcount_total_incr;

    // dupName_403_ext_sig_sync_out_x(GPOUT,687)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_req_cache_hit_count;

    // dupName_404_ext_sig_sync_out_x(GPOUT,688)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_extra_unaligned_reqs;

    // dupName_405_ext_sig_sync_out_x(GPOUT,689)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_36s_p1s_memcoalesce_struct_cnn_fpgaunique_36s_memcoalesce_load_cnn_fpgaunique_36_cnn1578_profile_avm_stall;

    // dupName_406_ext_sig_sync_out_x(GPOUT,690)
    assign out_memcoalesce_load_cnn_fpgaunique_37_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_37_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_37_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_37_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_37_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_37_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_37_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_37_avm_burstcount;

    // dupName_407_ext_sig_sync_out_x(GPOUT,691)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw;

    // dupName_408_ext_sig_sync_out_x(GPOUT,692)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_bw_incr;

    // dupName_409_ext_sig_sync_out_x(GPOUT,693)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_ivalid;

    // dupName_410_ext_sig_sync_out_x(GPOUT,694)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_total_req;

    // dupName_411_ext_sig_sync_out_x(GPOUT,695)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_readwrite_count;

    // dupName_412_ext_sig_sync_out_x(GPOUT,696)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total;

    // dupName_413_ext_sig_sync_out_x(GPOUT,697)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_burstcount_total_incr;

    // dupName_414_ext_sig_sync_out_x(GPOUT,698)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_req_cache_hit_count;

    // dupName_415_ext_sig_sync_out_x(GPOUT,699)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_extra_unaligned_reqs;

    // dupName_416_ext_sig_sync_out_x(GPOUT,700)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_37s_p1s_memcoalesce_struct_cnn_fpgaunique_37s_memcoalesce_load_cnn_fpgaunique_37_cnn1581_profile_avm_stall;

    // dupName_417_ext_sig_sync_out_x(GPOUT,701)
    assign out_memcoalesce_load_cnn_fpgaunique_38_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_38_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_38_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_38_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_38_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_38_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_38_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_38_avm_burstcount;

    // dupName_418_ext_sig_sync_out_x(GPOUT,702)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw;

    // dupName_419_ext_sig_sync_out_x(GPOUT,703)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_bw_incr;

    // dupName_420_ext_sig_sync_out_x(GPOUT,704)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_ivalid;

    // dupName_421_ext_sig_sync_out_x(GPOUT,705)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_total_req;

    // dupName_422_ext_sig_sync_out_x(GPOUT,706)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_readwrite_count;

    // dupName_423_ext_sig_sync_out_x(GPOUT,707)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total;

    // dupName_424_ext_sig_sync_out_x(GPOUT,708)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_burstcount_total_incr;

    // dupName_425_ext_sig_sync_out_x(GPOUT,709)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_req_cache_hit_count;

    // dupName_426_ext_sig_sync_out_x(GPOUT,710)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_extra_unaligned_reqs;

    // dupName_427_ext_sig_sync_out_x(GPOUT,711)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_38s_p1s_memcoalesce_struct_cnn_fpgaunique_38s_memcoalesce_load_cnn_fpgaunique_38_cnn1584_profile_avm_stall;

    // dupName_428_ext_sig_sync_out_x(GPOUT,712)
    assign out_memcoalesce_load_cnn_fpgaunique_39_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_39_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_39_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_39_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_39_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_39_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_39_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_39_avm_burstcount;

    // dupName_429_ext_sig_sync_out_x(GPOUT,713)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw;

    // dupName_430_ext_sig_sync_out_x(GPOUT,714)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_bw_incr;

    // dupName_431_ext_sig_sync_out_x(GPOUT,715)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_ivalid;

    // dupName_432_ext_sig_sync_out_x(GPOUT,716)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_total_req;

    // dupName_433_ext_sig_sync_out_x(GPOUT,717)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_readwrite_count;

    // dupName_434_ext_sig_sync_out_x(GPOUT,718)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total;

    // dupName_435_ext_sig_sync_out_x(GPOUT,719)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_burstcount_total_incr;

    // dupName_436_ext_sig_sync_out_x(GPOUT,720)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_req_cache_hit_count;

    // dupName_437_ext_sig_sync_out_x(GPOUT,721)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_extra_unaligned_reqs;

    // dupName_438_ext_sig_sync_out_x(GPOUT,722)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_39s_p1s_memcoalesce_struct_cnn_fpgaunique_39s_memcoalesce_load_cnn_fpgaunique_39_cnn1587_profile_avm_stall;

    // dupName_439_ext_sig_sync_out_x(GPOUT,723)
    assign out_memcoalesce_load_cnn_fpgaunique_40_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_40_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_40_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_40_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_40_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_40_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_40_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_40_avm_burstcount;

    // dupName_440_ext_sig_sync_out_x(GPOUT,724)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw;

    // dupName_441_ext_sig_sync_out_x(GPOUT,725)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_bw_incr;

    // dupName_442_ext_sig_sync_out_x(GPOUT,726)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_ivalid;

    // dupName_443_ext_sig_sync_out_x(GPOUT,727)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_total_req;

    // dupName_444_ext_sig_sync_out_x(GPOUT,728)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_readwrite_count;

    // dupName_445_ext_sig_sync_out_x(GPOUT,729)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total;

    // dupName_446_ext_sig_sync_out_x(GPOUT,730)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_burstcount_total_incr;

    // dupName_447_ext_sig_sync_out_x(GPOUT,731)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_req_cache_hit_count;

    // dupName_448_ext_sig_sync_out_x(GPOUT,732)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_extra_unaligned_reqs;

    // dupName_449_ext_sig_sync_out_x(GPOUT,733)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_40s_p1s_memcoalesce_struct_cnn_fpgaunique_40s_memcoalesce_load_cnn_fpgaunique_40_cnn1590_profile_avm_stall;

    // dupName_450_ext_sig_sync_out_x(GPOUT,734)
    assign out_memcoalesce_load_cnn_fpgaunique_41_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_41_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_41_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_41_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_41_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_41_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_41_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_41_avm_burstcount;

    // dupName_451_ext_sig_sync_out_x(GPOUT,735)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw;

    // dupName_452_ext_sig_sync_out_x(GPOUT,736)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_bw_incr;

    // dupName_453_ext_sig_sync_out_x(GPOUT,737)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_ivalid;

    // dupName_454_ext_sig_sync_out_x(GPOUT,738)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_total_req;

    // dupName_455_ext_sig_sync_out_x(GPOUT,739)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_readwrite_count;

    // dupName_456_ext_sig_sync_out_x(GPOUT,740)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total;

    // dupName_457_ext_sig_sync_out_x(GPOUT,741)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_burstcount_total_incr;

    // dupName_458_ext_sig_sync_out_x(GPOUT,742)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_req_cache_hit_count;

    // dupName_459_ext_sig_sync_out_x(GPOUT,743)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_extra_unaligned_reqs;

    // dupName_460_ext_sig_sync_out_x(GPOUT,744)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_41s_p1s_memcoalesce_struct_cnn_fpgaunique_41s_memcoalesce_load_cnn_fpgaunique_41_cnn1593_profile_avm_stall;

    // dupName_461_ext_sig_sync_out_x(GPOUT,745)
    assign out_memcoalesce_load_cnn_fpgaunique_42_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_42_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_42_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_42_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_42_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_42_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_42_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_42_avm_burstcount;

    // dupName_462_ext_sig_sync_out_x(GPOUT,746)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw;

    // dupName_463_ext_sig_sync_out_x(GPOUT,747)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_bw_incr;

    // dupName_464_ext_sig_sync_out_x(GPOUT,748)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_ivalid;

    // dupName_465_ext_sig_sync_out_x(GPOUT,749)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_total_req;

    // dupName_466_ext_sig_sync_out_x(GPOUT,750)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_readwrite_count;

    // dupName_467_ext_sig_sync_out_x(GPOUT,751)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total;

    // dupName_468_ext_sig_sync_out_x(GPOUT,752)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_burstcount_total_incr;

    // dupName_469_ext_sig_sync_out_x(GPOUT,753)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_req_cache_hit_count;

    // dupName_470_ext_sig_sync_out_x(GPOUT,754)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_extra_unaligned_reqs;

    // dupName_471_ext_sig_sync_out_x(GPOUT,755)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_42s_p1s_memcoalesce_struct_cnn_fpgaunique_42s_memcoalesce_load_cnn_fpgaunique_42_cnn1596_profile_avm_stall;

    // dupName_472_ext_sig_sync_out_x(GPOUT,756)
    assign out_memcoalesce_load_cnn_fpgaunique_43_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_43_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_43_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_43_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_43_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_43_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_43_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_43_avm_burstcount;

    // dupName_473_ext_sig_sync_out_x(GPOUT,757)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw;

    // dupName_474_ext_sig_sync_out_x(GPOUT,758)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_bw_incr;

    // dupName_475_ext_sig_sync_out_x(GPOUT,759)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_ivalid;

    // dupName_476_ext_sig_sync_out_x(GPOUT,760)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_total_req;

    // dupName_477_ext_sig_sync_out_x(GPOUT,761)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_readwrite_count;

    // dupName_478_ext_sig_sync_out_x(GPOUT,762)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total;

    // dupName_479_ext_sig_sync_out_x(GPOUT,763)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_burstcount_total_incr;

    // dupName_480_ext_sig_sync_out_x(GPOUT,764)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_req_cache_hit_count;

    // dupName_481_ext_sig_sync_out_x(GPOUT,765)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_extra_unaligned_reqs;

    // dupName_482_ext_sig_sync_out_x(GPOUT,766)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_43s_p1s_memcoalesce_struct_cnn_fpgaunique_43s_memcoalesce_load_cnn_fpgaunique_43_cnn1599_profile_avm_stall;

    // dupName_483_ext_sig_sync_out_x(GPOUT,767)
    assign out_memcoalesce_load_cnn_fpgaunique_44_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_44_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_44_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_44_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_44_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_44_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_44_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_44_avm_burstcount;

    // dupName_484_ext_sig_sync_out_x(GPOUT,768)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw;

    // dupName_485_ext_sig_sync_out_x(GPOUT,769)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_bw_incr;

    // dupName_486_ext_sig_sync_out_x(GPOUT,770)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_ivalid;

    // dupName_487_ext_sig_sync_out_x(GPOUT,771)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_total_req;

    // dupName_488_ext_sig_sync_out_x(GPOUT,772)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_readwrite_count;

    // dupName_489_ext_sig_sync_out_x(GPOUT,773)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total;

    // dupName_490_ext_sig_sync_out_x(GPOUT,774)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_burstcount_total_incr;

    // dupName_491_ext_sig_sync_out_x(GPOUT,775)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_req_cache_hit_count;

    // dupName_492_ext_sig_sync_out_x(GPOUT,776)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_extra_unaligned_reqs;

    // dupName_493_ext_sig_sync_out_x(GPOUT,777)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_44s_p1s_memcoalesce_struct_cnn_fpgaunique_44s_memcoalesce_load_cnn_fpgaunique_44_cnn1602_profile_avm_stall;

    // dupName_494_ext_sig_sync_out_x(GPOUT,778)
    assign out_memcoalesce_load_cnn_fpgaunique_45_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_45_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_45_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_45_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_45_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_45_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_45_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_45_avm_burstcount;

    // dupName_495_ext_sig_sync_out_x(GPOUT,779)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw;

    // dupName_496_ext_sig_sync_out_x(GPOUT,780)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_bw_incr;

    // dupName_497_ext_sig_sync_out_x(GPOUT,781)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_ivalid;

    // dupName_498_ext_sig_sync_out_x(GPOUT,782)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_total_req;

    // dupName_499_ext_sig_sync_out_x(GPOUT,783)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_readwrite_count;

    // dupName_500_ext_sig_sync_out_x(GPOUT,784)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total;

    // dupName_501_ext_sig_sync_out_x(GPOUT,785)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_burstcount_total_incr;

    // dupName_502_ext_sig_sync_out_x(GPOUT,786)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_req_cache_hit_count;

    // dupName_503_ext_sig_sync_out_x(GPOUT,787)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_extra_unaligned_reqs;

    // dupName_504_ext_sig_sync_out_x(GPOUT,788)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_45s_p1s_memcoalesce_struct_cnn_fpgaunique_45s_memcoalesce_load_cnn_fpgaunique_45_cnn1605_profile_avm_stall;

    // dupName_505_ext_sig_sync_out_x(GPOUT,789)
    assign out_memcoalesce_load_cnn_fpgaunique_46_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_46_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_46_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_46_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_46_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_46_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_46_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_46_avm_burstcount;

    // dupName_506_ext_sig_sync_out_x(GPOUT,790)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw;

    // dupName_507_ext_sig_sync_out_x(GPOUT,791)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_bw_incr;

    // dupName_508_ext_sig_sync_out_x(GPOUT,792)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_ivalid;

    // dupName_509_ext_sig_sync_out_x(GPOUT,793)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_total_req;

    // dupName_510_ext_sig_sync_out_x(GPOUT,794)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_readwrite_count;

    // dupName_511_ext_sig_sync_out_x(GPOUT,795)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total;

    // dupName_512_ext_sig_sync_out_x(GPOUT,796)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_burstcount_total_incr;

    // dupName_513_ext_sig_sync_out_x(GPOUT,797)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_req_cache_hit_count;

    // dupName_514_ext_sig_sync_out_x(GPOUT,798)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_extra_unaligned_reqs;

    // dupName_515_ext_sig_sync_out_x(GPOUT,799)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_46s_p1s_memcoalesce_struct_cnn_fpgaunique_46s_memcoalesce_load_cnn_fpgaunique_46_cnn1608_profile_avm_stall;

    // dupName_516_ext_sig_sync_out_x(GPOUT,800)
    assign out_memcoalesce_load_cnn_fpgaunique_47_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_47_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_47_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_47_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_47_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_47_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_47_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_47_avm_burstcount;

    // dupName_517_ext_sig_sync_out_x(GPOUT,801)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw;

    // dupName_518_ext_sig_sync_out_x(GPOUT,802)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_bw_incr;

    // dupName_519_ext_sig_sync_out_x(GPOUT,803)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_ivalid;

    // dupName_520_ext_sig_sync_out_x(GPOUT,804)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_total_req;

    // dupName_521_ext_sig_sync_out_x(GPOUT,805)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_readwrite_count;

    // dupName_522_ext_sig_sync_out_x(GPOUT,806)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total;

    // dupName_523_ext_sig_sync_out_x(GPOUT,807)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_burstcount_total_incr;

    // dupName_524_ext_sig_sync_out_x(GPOUT,808)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_req_cache_hit_count;

    // dupName_525_ext_sig_sync_out_x(GPOUT,809)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_extra_unaligned_reqs;

    // dupName_526_ext_sig_sync_out_x(GPOUT,810)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_47s_p1s_memcoalesce_struct_cnn_fpgaunique_47s_memcoalesce_load_cnn_fpgaunique_47_cnn1611_profile_avm_stall;

    // dupName_527_ext_sig_sync_out_x(GPOUT,811)
    assign out_memcoalesce_load_cnn_fpgaunique_48_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_48_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_48_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_48_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_48_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_48_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_48_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_48_avm_burstcount;

    // dupName_528_ext_sig_sync_out_x(GPOUT,812)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw;

    // dupName_529_ext_sig_sync_out_x(GPOUT,813)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_bw_incr;

    // dupName_530_ext_sig_sync_out_x(GPOUT,814)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_ivalid;

    // dupName_531_ext_sig_sync_out_x(GPOUT,815)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_total_req;

    // dupName_532_ext_sig_sync_out_x(GPOUT,816)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_readwrite_count;

    // dupName_533_ext_sig_sync_out_x(GPOUT,817)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total;

    // dupName_534_ext_sig_sync_out_x(GPOUT,818)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_burstcount_total_incr;

    // dupName_535_ext_sig_sync_out_x(GPOUT,819)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_req_cache_hit_count;

    // dupName_536_ext_sig_sync_out_x(GPOUT,820)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_extra_unaligned_reqs;

    // dupName_537_ext_sig_sync_out_x(GPOUT,821)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_48s_p1s_memcoalesce_struct_cnn_fpgaunique_48s_memcoalesce_load_cnn_fpgaunique_48_cnn1614_profile_avm_stall;

    // dupName_538_ext_sig_sync_out_x(GPOUT,822)
    assign out_memcoalesce_load_cnn_fpgaunique_49_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_49_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_49_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_49_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_49_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_49_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_49_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_49_avm_burstcount;

    // dupName_539_ext_sig_sync_out_x(GPOUT,823)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw;

    // dupName_540_ext_sig_sync_out_x(GPOUT,824)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_bw_incr;

    // dupName_541_ext_sig_sync_out_x(GPOUT,825)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_ivalid;

    // dupName_542_ext_sig_sync_out_x(GPOUT,826)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_total_req;

    // dupName_543_ext_sig_sync_out_x(GPOUT,827)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_readwrite_count;

    // dupName_544_ext_sig_sync_out_x(GPOUT,828)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total;

    // dupName_545_ext_sig_sync_out_x(GPOUT,829)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_burstcount_total_incr;

    // dupName_546_ext_sig_sync_out_x(GPOUT,830)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_req_cache_hit_count;

    // dupName_547_ext_sig_sync_out_x(GPOUT,831)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_extra_unaligned_reqs;

    // dupName_548_ext_sig_sync_out_x(GPOUT,832)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_49s_p1s_memcoalesce_struct_cnn_fpgaunique_49s_memcoalesce_load_cnn_fpgaunique_49_cnn1617_profile_avm_stall;

    // dupName_549_ext_sig_sync_out_x(GPOUT,833)
    assign out_memcoalesce_load_cnn_fpgaunique_50_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_50_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_50_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_50_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_50_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_50_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_50_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_50_avm_burstcount;

    // dupName_550_ext_sig_sync_out_x(GPOUT,834)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw;

    // dupName_551_ext_sig_sync_out_x(GPOUT,835)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_bw_incr;

    // dupName_552_ext_sig_sync_out_x(GPOUT,836)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_ivalid;

    // dupName_553_ext_sig_sync_out_x(GPOUT,837)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_total_req;

    // dupName_554_ext_sig_sync_out_x(GPOUT,838)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_readwrite_count;

    // dupName_555_ext_sig_sync_out_x(GPOUT,839)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total;

    // dupName_556_ext_sig_sync_out_x(GPOUT,840)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_burstcount_total_incr;

    // dupName_557_ext_sig_sync_out_x(GPOUT,841)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_req_cache_hit_count;

    // dupName_558_ext_sig_sync_out_x(GPOUT,842)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_extra_unaligned_reqs;

    // dupName_559_ext_sig_sync_out_x(GPOUT,843)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_50s_p1s_memcoalesce_struct_cnn_fpgaunique_50s_memcoalesce_load_cnn_fpgaunique_50_cnn1620_profile_avm_stall;

    // dupName_560_ext_sig_sync_out_x(GPOUT,844)
    assign out_memcoalesce_load_cnn_fpgaunique_51_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_51_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_51_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_51_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_51_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_51_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_51_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_51_avm_burstcount;

    // dupName_561_ext_sig_sync_out_x(GPOUT,845)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw;

    // dupName_562_ext_sig_sync_out_x(GPOUT,846)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_bw_incr;

    // dupName_563_ext_sig_sync_out_x(GPOUT,847)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_ivalid;

    // dupName_564_ext_sig_sync_out_x(GPOUT,848)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_total_req;

    // dupName_565_ext_sig_sync_out_x(GPOUT,849)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_readwrite_count;

    // dupName_566_ext_sig_sync_out_x(GPOUT,850)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total;

    // dupName_567_ext_sig_sync_out_x(GPOUT,851)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_burstcount_total_incr;

    // dupName_568_ext_sig_sync_out_x(GPOUT,852)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_req_cache_hit_count;

    // dupName_569_ext_sig_sync_out_x(GPOUT,853)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_extra_unaligned_reqs;

    // dupName_570_ext_sig_sync_out_x(GPOUT,854)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_51s_p1s_memcoalesce_struct_cnn_fpgaunique_51s_memcoalesce_load_cnn_fpgaunique_51_cnn1623_profile_avm_stall;

    // dupName_571_ext_sig_sync_out_x(GPOUT,855)
    assign out_memcoalesce_load_cnn_fpgaunique_52_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_52_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_52_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_52_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_52_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_52_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_52_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_52_avm_burstcount;

    // dupName_572_ext_sig_sync_out_x(GPOUT,856)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw;

    // dupName_573_ext_sig_sync_out_x(GPOUT,857)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_bw_incr;

    // dupName_574_ext_sig_sync_out_x(GPOUT,858)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_ivalid;

    // dupName_575_ext_sig_sync_out_x(GPOUT,859)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_total_req;

    // dupName_576_ext_sig_sync_out_x(GPOUT,860)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_readwrite_count;

    // dupName_577_ext_sig_sync_out_x(GPOUT,861)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total;

    // dupName_578_ext_sig_sync_out_x(GPOUT,862)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_burstcount_total_incr;

    // dupName_579_ext_sig_sync_out_x(GPOUT,863)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_req_cache_hit_count;

    // dupName_580_ext_sig_sync_out_x(GPOUT,864)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_extra_unaligned_reqs;

    // dupName_581_ext_sig_sync_out_x(GPOUT,865)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_52s_p1s_memcoalesce_struct_cnn_fpgaunique_52s_memcoalesce_load_cnn_fpgaunique_52_cnn1626_profile_avm_stall;

    // dupName_582_ext_sig_sync_out_x(GPOUT,866)
    assign out_memcoalesce_load_cnn_fpgaunique_53_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_53_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_53_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_53_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_53_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_53_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_53_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_53_avm_burstcount;

    // dupName_583_ext_sig_sync_out_x(GPOUT,867)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw;

    // dupName_584_ext_sig_sync_out_x(GPOUT,868)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_bw_incr;

    // dupName_585_ext_sig_sync_out_x(GPOUT,869)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_ivalid;

    // dupName_586_ext_sig_sync_out_x(GPOUT,870)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_total_req;

    // dupName_587_ext_sig_sync_out_x(GPOUT,871)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_readwrite_count;

    // dupName_588_ext_sig_sync_out_x(GPOUT,872)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total;

    // dupName_589_ext_sig_sync_out_x(GPOUT,873)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_burstcount_total_incr;

    // dupName_590_ext_sig_sync_out_x(GPOUT,874)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_req_cache_hit_count;

    // dupName_591_ext_sig_sync_out_x(GPOUT,875)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_extra_unaligned_reqs;

    // dupName_592_ext_sig_sync_out_x(GPOUT,876)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_53s_p1s_memcoalesce_struct_cnn_fpgaunique_53s_memcoalesce_load_cnn_fpgaunique_53_cnn1629_profile_avm_stall;

    // dupName_593_ext_sig_sync_out_x(GPOUT,877)
    assign out_memcoalesce_load_cnn_fpgaunique_54_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_54_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_54_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_54_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_54_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_54_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_54_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_54_avm_burstcount;

    // dupName_594_ext_sig_sync_out_x(GPOUT,878)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw;

    // dupName_595_ext_sig_sync_out_x(GPOUT,879)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_bw_incr;

    // dupName_596_ext_sig_sync_out_x(GPOUT,880)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_ivalid;

    // dupName_597_ext_sig_sync_out_x(GPOUT,881)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_total_req;

    // dupName_598_ext_sig_sync_out_x(GPOUT,882)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_readwrite_count;

    // dupName_599_ext_sig_sync_out_x(GPOUT,883)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total;

    // dupName_600_ext_sig_sync_out_x(GPOUT,884)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_burstcount_total_incr;

    // dupName_601_ext_sig_sync_out_x(GPOUT,885)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_req_cache_hit_count;

    // dupName_602_ext_sig_sync_out_x(GPOUT,886)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_extra_unaligned_reqs;

    // dupName_603_ext_sig_sync_out_x(GPOUT,887)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_54s_p1s_memcoalesce_struct_cnn_fpgaunique_54s_memcoalesce_load_cnn_fpgaunique_54_cnn1632_profile_avm_stall;

    // dupName_604_ext_sig_sync_out_x(GPOUT,888)
    assign out_memcoalesce_load_cnn_fpgaunique_55_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_55_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_55_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_55_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_55_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_55_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_55_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_55_avm_burstcount;

    // dupName_605_ext_sig_sync_out_x(GPOUT,889)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw;

    // dupName_606_ext_sig_sync_out_x(GPOUT,890)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_bw_incr;

    // dupName_607_ext_sig_sync_out_x(GPOUT,891)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_ivalid;

    // dupName_608_ext_sig_sync_out_x(GPOUT,892)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_total_req;

    // dupName_609_ext_sig_sync_out_x(GPOUT,893)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_readwrite_count;

    // dupName_610_ext_sig_sync_out_x(GPOUT,894)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total;

    // dupName_611_ext_sig_sync_out_x(GPOUT,895)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_burstcount_total_incr;

    // dupName_612_ext_sig_sync_out_x(GPOUT,896)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_req_cache_hit_count;

    // dupName_613_ext_sig_sync_out_x(GPOUT,897)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_extra_unaligned_reqs;

    // dupName_614_ext_sig_sync_out_x(GPOUT,898)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_55s_p1s_memcoalesce_struct_cnn_fpgaunique_55s_memcoalesce_load_cnn_fpgaunique_55_cnn1635_profile_avm_stall;

    // dupName_615_ext_sig_sync_out_x(GPOUT,899)
    assign out_memcoalesce_load_cnn_fpgaunique_56_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_56_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_56_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_56_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_56_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_56_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_56_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_56_avm_burstcount;

    // dupName_616_ext_sig_sync_out_x(GPOUT,900)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw;

    // dupName_617_ext_sig_sync_out_x(GPOUT,901)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_bw_incr;

    // dupName_618_ext_sig_sync_out_x(GPOUT,902)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_ivalid;

    // dupName_619_ext_sig_sync_out_x(GPOUT,903)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_total_req;

    // dupName_620_ext_sig_sync_out_x(GPOUT,904)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_readwrite_count;

    // dupName_621_ext_sig_sync_out_x(GPOUT,905)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total;

    // dupName_622_ext_sig_sync_out_x(GPOUT,906)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_burstcount_total_incr;

    // dupName_623_ext_sig_sync_out_x(GPOUT,907)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_req_cache_hit_count;

    // dupName_624_ext_sig_sync_out_x(GPOUT,908)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_extra_unaligned_reqs;

    // dupName_625_ext_sig_sync_out_x(GPOUT,909)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_56s_p1s_memcoalesce_struct_cnn_fpgaunique_56s_memcoalesce_load_cnn_fpgaunique_56_cnn1638_profile_avm_stall;

    // dupName_626_ext_sig_sync_out_x(GPOUT,910)
    assign out_memcoalesce_load_cnn_fpgaunique_57_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_57_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_57_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_57_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_57_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_57_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_57_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_57_avm_burstcount;

    // dupName_627_ext_sig_sync_out_x(GPOUT,911)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw;

    // dupName_628_ext_sig_sync_out_x(GPOUT,912)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_bw_incr;

    // dupName_629_ext_sig_sync_out_x(GPOUT,913)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_ivalid;

    // dupName_630_ext_sig_sync_out_x(GPOUT,914)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_total_req;

    // dupName_631_ext_sig_sync_out_x(GPOUT,915)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_readwrite_count;

    // dupName_632_ext_sig_sync_out_x(GPOUT,916)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total;

    // dupName_633_ext_sig_sync_out_x(GPOUT,917)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_burstcount_total_incr;

    // dupName_634_ext_sig_sync_out_x(GPOUT,918)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_req_cache_hit_count;

    // dupName_635_ext_sig_sync_out_x(GPOUT,919)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_extra_unaligned_reqs;

    // dupName_636_ext_sig_sync_out_x(GPOUT,920)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_57s_p1s_memcoalesce_struct_cnn_fpgaunique_57s_memcoalesce_load_cnn_fpgaunique_57_cnn1641_profile_avm_stall;

    // dupName_637_ext_sig_sync_out_x(GPOUT,921)
    assign out_memcoalesce_load_cnn_fpgaunique_58_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_58_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_58_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_58_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_58_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_58_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_58_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_58_avm_burstcount;

    // dupName_638_ext_sig_sync_out_x(GPOUT,922)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw;

    // dupName_639_ext_sig_sync_out_x(GPOUT,923)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_bw_incr;

    // dupName_640_ext_sig_sync_out_x(GPOUT,924)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_ivalid;

    // dupName_641_ext_sig_sync_out_x(GPOUT,925)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_total_req;

    // dupName_642_ext_sig_sync_out_x(GPOUT,926)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_readwrite_count;

    // dupName_643_ext_sig_sync_out_x(GPOUT,927)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total;

    // dupName_644_ext_sig_sync_out_x(GPOUT,928)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_burstcount_total_incr;

    // dupName_645_ext_sig_sync_out_x(GPOUT,929)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_req_cache_hit_count;

    // dupName_646_ext_sig_sync_out_x(GPOUT,930)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_extra_unaligned_reqs;

    // dupName_647_ext_sig_sync_out_x(GPOUT,931)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_58s_p1s_memcoalesce_struct_cnn_fpgaunique_58s_memcoalesce_load_cnn_fpgaunique_58_cnn1644_profile_avm_stall;

    // dupName_648_ext_sig_sync_out_x(GPOUT,932)
    assign out_memcoalesce_load_cnn_fpgaunique_59_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_59_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_59_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_59_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_59_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_59_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_59_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_59_avm_burstcount;

    // dupName_649_ext_sig_sync_out_x(GPOUT,933)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw;

    // dupName_650_ext_sig_sync_out_x(GPOUT,934)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_bw_incr;

    // dupName_651_ext_sig_sync_out_x(GPOUT,935)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_ivalid;

    // dupName_652_ext_sig_sync_out_x(GPOUT,936)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_total_req;

    // dupName_653_ext_sig_sync_out_x(GPOUT,937)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_readwrite_count;

    // dupName_654_ext_sig_sync_out_x(GPOUT,938)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total;

    // dupName_655_ext_sig_sync_out_x(GPOUT,939)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_burstcount_total_incr;

    // dupName_656_ext_sig_sync_out_x(GPOUT,940)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_req_cache_hit_count;

    // dupName_657_ext_sig_sync_out_x(GPOUT,941)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_extra_unaligned_reqs;

    // dupName_658_ext_sig_sync_out_x(GPOUT,942)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_59s_p1s_memcoalesce_struct_cnn_fpgaunique_59s_memcoalesce_load_cnn_fpgaunique_59_cnn1647_profile_avm_stall;

    // dupName_659_ext_sig_sync_out_x(GPOUT,943)
    assign out_memcoalesce_load_cnn_fpgaunique_60_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_60_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_60_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_60_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_60_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_60_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_60_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_60_avm_burstcount;

    // dupName_660_ext_sig_sync_out_x(GPOUT,944)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw;

    // dupName_661_ext_sig_sync_out_x(GPOUT,945)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_bw_incr;

    // dupName_662_ext_sig_sync_out_x(GPOUT,946)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_ivalid;

    // dupName_663_ext_sig_sync_out_x(GPOUT,947)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_total_req;

    // dupName_664_ext_sig_sync_out_x(GPOUT,948)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_readwrite_count;

    // dupName_665_ext_sig_sync_out_x(GPOUT,949)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total;

    // dupName_666_ext_sig_sync_out_x(GPOUT,950)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_burstcount_total_incr;

    // dupName_667_ext_sig_sync_out_x(GPOUT,951)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_req_cache_hit_count;

    // dupName_668_ext_sig_sync_out_x(GPOUT,952)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_extra_unaligned_reqs;

    // dupName_669_ext_sig_sync_out_x(GPOUT,953)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_60s_p1s_memcoalesce_struct_cnn_fpgaunique_60s_memcoalesce_load_cnn_fpgaunique_60_cnn1650_profile_avm_stall;

    // dupName_670_ext_sig_sync_out_x(GPOUT,954)
    assign out_memcoalesce_load_cnn_fpgaunique_61_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_61_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_61_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_61_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_61_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_61_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_61_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_61_avm_burstcount;

    // dupName_671_ext_sig_sync_out_x(GPOUT,955)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw;

    // dupName_672_ext_sig_sync_out_x(GPOUT,956)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_bw_incr;

    // dupName_673_ext_sig_sync_out_x(GPOUT,957)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_ivalid;

    // dupName_674_ext_sig_sync_out_x(GPOUT,958)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_total_req;

    // dupName_675_ext_sig_sync_out_x(GPOUT,959)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_readwrite_count;

    // dupName_676_ext_sig_sync_out_x(GPOUT,960)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total;

    // dupName_677_ext_sig_sync_out_x(GPOUT,961)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_burstcount_total_incr;

    // dupName_678_ext_sig_sync_out_x(GPOUT,962)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_req_cache_hit_count;

    // dupName_679_ext_sig_sync_out_x(GPOUT,963)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_extra_unaligned_reqs;

    // dupName_680_ext_sig_sync_out_x(GPOUT,964)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_61s_p1s_memcoalesce_struct_cnn_fpgaunique_61s_memcoalesce_load_cnn_fpgaunique_61_cnn1653_profile_avm_stall;

    // dupName_681_ext_sig_sync_out_x(GPOUT,965)
    assign out_memcoalesce_load_cnn_fpgaunique_62_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_62_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_62_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_62_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_62_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_62_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_62_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_62_avm_burstcount;

    // dupName_682_ext_sig_sync_out_x(GPOUT,966)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw;

    // dupName_683_ext_sig_sync_out_x(GPOUT,967)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_bw_incr;

    // dupName_684_ext_sig_sync_out_x(GPOUT,968)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_ivalid;

    // dupName_685_ext_sig_sync_out_x(GPOUT,969)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_total_req;

    // dupName_686_ext_sig_sync_out_x(GPOUT,970)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_readwrite_count;

    // dupName_687_ext_sig_sync_out_x(GPOUT,971)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total;

    // dupName_688_ext_sig_sync_out_x(GPOUT,972)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_burstcount_total_incr;

    // dupName_689_ext_sig_sync_out_x(GPOUT,973)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_req_cache_hit_count;

    // dupName_690_ext_sig_sync_out_x(GPOUT,974)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_extra_unaligned_reqs;

    // dupName_691_ext_sig_sync_out_x(GPOUT,975)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_62s_p1s_memcoalesce_struct_cnn_fpgaunique_62s_memcoalesce_load_cnn_fpgaunique_62_cnn1656_profile_avm_stall;

    // dupName_692_ext_sig_sync_out_x(GPOUT,976)
    assign out_memcoalesce_load_cnn_fpgaunique_63_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_63_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_63_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_63_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_63_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_63_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_63_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_memcoalesce_load_cnn_fpgaunique_63_avm_burstcount;

    // dupName_693_ext_sig_sync_out_x(GPOUT,977)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw;

    // dupName_694_ext_sig_sync_out_x(GPOUT,978)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_bw_incr;

    // dupName_695_ext_sig_sync_out_x(GPOUT,979)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_ivalid;

    // dupName_696_ext_sig_sync_out_x(GPOUT,980)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_total_req;

    // dupName_697_ext_sig_sync_out_x(GPOUT,981)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_readwrite_count;

    // dupName_698_ext_sig_sync_out_x(GPOUT,982)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total;

    // dupName_699_ext_sig_sync_out_x(GPOUT,983)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_burstcount_total_incr;

    // dupName_700_ext_sig_sync_out_x(GPOUT,984)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_req_cache_hit_count;

    // dupName_701_ext_sig_sync_out_x(GPOUT,985)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_extra_unaligned_reqs;

    // dupName_702_ext_sig_sync_out_x(GPOUT,986)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_aunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_63s_p1s_memcoalesce_struct_cnn_fpgaunique_63s_memcoalesce_load_cnn_fpgaunique_63_cnn1659_profile_avm_stall;

    // dupName_703_ext_sig_sync_out_x(GPOUT,987)
    assign out_memcoalesce_load_cnn_fpgaunique_64_avm_address = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_address;
    assign out_memcoalesce_load_cnn_fpgaunique_64_avm_enable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_enable;
    assign out_memcoalesce_load_cnn_fpgaunique_64_avm_read = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_read;
    assign out_memcoalesce_load_cnn_fpgaunique_64_avm_write = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_write;
    assign out_memcoalesce_load_cnn_fpgaunique_64_avm_writedata = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_writedata;
    assign out_memcoalesce_load_cnn_fpgaunique_64_avm_byteenable = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_byteenable;
    assign out_memcoalesce_load_cnn_fpgaunique_64_avm_burstcount = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_memcoalesce_load_cnn_fpgaunique_64_avm_burstcount;

    // dupName_704_ext_sig_sync_out_x(GPOUT,988)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw;

    // dupName_705_ext_sig_sync_out_x(GPOUT,989)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_bw_incr;

    // dupName_706_ext_sig_sync_out_x(GPOUT,990)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_ivalid = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_ivalid;

    // dupName_707_ext_sig_sync_out_x(GPOUT,991)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_req = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_total_req;

    // dupName_708_ext_sig_sync_out_x(GPOUT,992)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_readwrite_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_readwrite_count;

    // dupName_709_ext_sig_sync_out_x(GPOUT,993)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total;

    // dupName_710_ext_sig_sync_out_x(GPOUT,994)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total_incr = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_burstcount_total_incr;

    // dupName_711_ext_sig_sync_out_x(GPOUT,995)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_req_cache_hit_count = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_req_cache_hit_count;

    // dupName_712_ext_sig_sync_out_x(GPOUT,996)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_extra_unaligned_reqs = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_extra_unaligned_reqs;

    // dupName_713_ext_sig_sync_out_x(GPOUT,997)
    assign out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_stall = i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_aunroll_vunroll_x_out_profile_i_llvm_fpga_load_burst_coalesced_nonaligned_cached_s_memcoalesce_struct_cnn_fpgaunique_64s_p1s_memcoalesce_struct_cnn_fpgaunique_64s_memcoalesce_load_cnn_fpgaunique_64_cnn1662_profile_avm_stall;

    // rst_sync(RESETSYNC,1795)
    acl_reset_handler #(
        .ASYNC_RESET(0),
        .USE_SYNCHRONIZER(1),
        .PULSE_EXTENSION(0),
        .PIPE_DEPTH(3),
        .DUPLICATE(1)
    ) therst_sync (
        .clk(clock),
        .i_resetn(resetn),
        .o_sclrn(rst_sync_rst_sclrn)
    );

endmodule
