{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"299,-702",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"IR",
   "comment_1":"Y << 3
",
   "comment_2":"r[y]
r[z]
HL
BC
DE
A
I
R
PC
MDR
ZERO
B",
   "comment_3":"MDR
SR2
HL
sext(-2)",
   "comment_4":"r[y]
MDR
MDR[7:0]`A
HL
BC
ALU
",
   "comment_5":"LSB is in0",
   "comment_6":"ALU
HL
r[z]",
   "comment_7":"SEXT MDR logic
",
   "commentid":"comment_0|comment_1|comment_2|comment_3|comment_4|comment_5|comment_6|comment_7|",
   "fillcolor_comment_2":"",
   "fillcolor_comment_3":"",
   "font_comment_0":"13",
   "font_comment_1":"10",
   "font_comment_2":"9",
   "font_comment_3":"12",
   "font_comment_4":"12",
   "font_comment_5":"9",
   "font_comment_6":"9",
   "font_comment_7":"11",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 threadsafe
#  -string -flagsOSRD
preplace port port-id_CLK -pg 1 -lvl 0 -x -530 -y 180 -defaultsOSRD
preplace port port-id_ext_nmi -pg 1 -lvl 0 -x -530 -y -190 -defaultsOSRD
preplace port port-id_ext_int -pg 1 -lvl 0 -x -530 -y -210 -defaultsOSRD
preplace port port-id_ext_reset -pg 1 -lvl 0 -x -530 -y -170 -defaultsOSRD
preplace port port-id_ext_busrq -pg 1 -lvl 0 -x -530 -y -150 -defaultsOSRD
preplace port port-id_ext_wait -pg 1 -lvl 0 -x -530 -y -230 -defaultsOSRD
preplace port port-id_ext_halt -pg 1 -lvl 23 -x 7170 -y -180 -defaultsOSRD
preplace port port-id_ext_wr -pg 1 -lvl 23 -x 7170 -y -200 -defaultsOSRD
preplace port port-id_ext_rd -pg 1 -lvl 23 -x 7170 -y -220 -defaultsOSRD
preplace port port-id_ext_iorq -pg 1 -lvl 23 -x 7170 -y -240 -defaultsOSRD
preplace port port-id_ext_mreq -pg 1 -lvl 23 -x 7170 -y -260 -defaultsOSRD
preplace port port-id_ext_busack -pg 1 -lvl 23 -x 7170 -y -280 -defaultsOSRD
preplace port port-id_ext_rfsh -pg 1 -lvl 23 -x 7170 -y -300 -defaultsOSRD
preplace port port-id_ext_m1 -pg 1 -lvl 23 -x 7170 -y -990 -defaultsOSRD
preplace portBus ADDR_OUT -pg 1 -lvl 23 -x 7170 -y 390 -defaultsOSRD
preplace portBus D_IN -pg 1 -lvl 0 -x -530 -y 410 -defaultsOSRD
preplace portBus ADDR_IN -pg 1 -lvl 0 -x -530 -y 640 -defaultsOSRD
preplace portBus D_OUT -pg 1 -lvl 23 -x 7170 -y 820 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 15 -x 4690 -y 410 -defaultsOSRD
preplace inst MAR -pg 1 -lvl 17 -x 5430 -y 490 -defaultsOSRD
preplace inst add_1 -pg 1 -lvl 2 -x 630 -y 330 -defaultsOSRD
preplace inst control_signal_slicer_0 -pg 1 -lvl 1 -x 150 -y 990 -defaultsOSRD
preplace inst IR -pg 1 -lvl 6 -x 1890 -y 250 -defaultsOSRD
preplace inst A_MUX -pg 1 -lvl 7 -x 2270 -y 770 -defaultsOSRD
preplace inst ZERO -pg 1 -lvl 6 -x 1890 -y 790 -defaultsOSRD
preplace inst B_MUX -pg 1 -lvl 15 -x 4690 -y 680 -defaultsOSRD
preplace inst NEG_2_16BIT -pg 1 -lvl 13 -x 3920 -y 670 -defaultsOSRD
preplace inst MARMUX -pg 1 -lvl 17 -x 5430 -y 920 -defaultsOSRD
preplace inst MDR_A_CONCAT -pg 1 -lvl 16 -x 5140 -y 910 -defaultsOSRD
preplace inst MDRMUX -pg 1 -lvl 19 -x 6160 -y 930 -defaultsOSRD
preplace inst usequencer_0 -pg 1 -lvl 8 -x 2650 -y -230 -defaultsOSRD
preplace inst z80RegisterFile_0 -pg 1 -lvl 15 -x 4690 -y -520 -defaultsOSRD
preplace inst MDRH -pg 1 -lvl 20 -x 6400 -y 570 -defaultsOSRD
preplace inst MDRL -pg 1 -lvl 21 -x 6630 -y 590 -defaultsOSRD
preplace inst data_bus_gater_0 -pg 1 -lvl 22 -x 6940 -y 500 -defaultsOSRD
preplace inst MDR_SEXT -pg 1 -lvl 13 -x 3920 -y 930 -defaultsOSRD
preplace inst FF -pg 1 -lvl 9 -x 2930 -y 920 -defaultsOSRD
preplace inst mux_2_0 -pg 1 -lvl 11 -x 3400 -y 1130 -defaultsOSRD
preplace inst MDR_BIT_7 -pg 1 -lvl 10 -x 3120 -y 1200 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 12 -x 3640 -y 1130 -defaultsOSRD
preplace inst MSR_SEXT_MUX -pg 1 -lvl 15 -x 4690 -y 910 -defaultsOSRD
preplace inst addr_bus_gater_0 -pg 1 -lvl 22 -x 6940 -y 290 -defaultsOSRD
preplace inst OPCODE_Z -pg 1 -lvl 14 -x 4250 -y -650 -defaultsOSRD
preplace inst OPCODE_Y -pg 1 -lvl 14 -x 4250 -y -550 -defaultsOSRD
preplace inst ALU_HIGH -pg 1 -lvl 14 -x 4250 -y -450 -defaultsOSRD
preplace inst ALU_LOW -pg 1 -lvl 14 -x 4250 -y -350 -defaultsOSRD
preplace inst double_edger_mdr_0 -pg 1 -lvl 18 -x 5830 -y 720 -defaultsOSRD
preplace inst PC_MUX -pg 1 -lvl 4 -x 1300 -y -90 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1300 -y 90 -defaultsOSRD
preplace inst shift_3_0 -pg 1 -lvl 3 -x 900 -y -70 -defaultsOSRD
preplace inst pc_bypass_0 -pg 1 -lvl 3 -x 900 -y 80 -defaultsOSRD
preplace inst PC -pg 1 -lvl 5 -x 1610 -y 510 -defaultsOSRD
preplace netloc ALU_0_ALU_OUT 1 3 16 1160 -450 NJ -450 N -450 N -450 NJ -450 N -450 N -450 N -450 N -450 N -450 4150 -160 N -160 4900 400 5260 750 5600J 860 6020
preplace netloc ALU_0_FLAG_OUT 1 14 2 4510 -840 4870
preplace netloc ALU_HIGH_Dout 1 14 1 4420 -450n
preplace netloc ALU_LOW_Dout 1 14 1 4400 -420n
preplace netloc B_MUX_out 1 14 2 4510 310 4880
preplace netloc CLK_1 1 0 18 N 180 430 240 NJ 240 N 240 1500J 240 1760 -50 N -50 2470 -50 N -50 N -50 N -50 N -50 N -50 N -50 4460 530 N 530 5290J 600 5570
preplace netloc D_IN_1 1 0 18 NJ 410 360J 250 NJ 250 N 250 NJ 250 1770 340 2010J 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 5580
preplace netloc FF_dout 1 9 2 3010 930 3230
preplace netloc IR_Q 1 3 11 1170 -260 N -260 N -260 1990 -260 2460J -460 N -460 N -460 N -460 N -460 N -460 4150
preplace netloc MARMUX_out 1 16 2 5300 610 5560
preplace netloc MAR_Q 1 17 5 5610 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc MDRH_Dout 1 20 2 6510 510 NJ
preplace netloc MDRL_Dout 1 21 1 6770 470n
preplace netloc MDRMUX_out 1 17 3 5660 840 6020 830 6290
preplace netloc MDR_BIT_7_Dout 1 10 1 3230 1150n
preplace netloc MDR_Q 1 3 16 1150 710 NJ 710 N 710 2040 1080 NJ 1080 NJ 1080 3020 920 N 920 N 920 3820 850 N 850 4500 830 4900 840 5240 780 5590 850 6010
preplace netloc MDR_SEXT_dout 1 13 2 4040 910 N
preplace netloc MSR_SEXT_MUX_out 1 14 2 4510 990 4870
preplace netloc NEG_2_16BIT_dout 1 13 2 N 670 4350
preplace netloc OPCODE_Y_Dout 1 14 1 4420 -550n
preplace netloc OPCODE_Z_Dout 1 14 1 4430 -650n
preplace netloc PC_MUX_out 1 4 1 1440 -90n
preplace netloc PC_Q 1 1 21 540 260 NJ 260 N 260 N 260 1730 370 2070 220 N 220 N 220 N 220 N 220 N 220 N 220 N 220 N 220 N 220 N 220 N 220 N 220 N 220 N 220 N
preplace netloc ZERO_dout 1 6 5 2000 1090 N 1090 N 1090 N 1090 3220
preplace netloc add_1_S 1 2 2 720 -130 N
preplace netloc addr_bus_gater_0_ADDR_OUT 1 22 1 7100 290n
preplace netloc control_signal_slicer_0_ALU_OP 1 1 14 500 440 730 380 N 380 N 380 N 380 N 380 N 380 N 380 N 380 N 380 N 380 N 380 N 380 4350
preplace netloc control_signal_slicer_0_A_MUX 1 1 6 N 660 N 660 N 660 N 660 N 660 2060
preplace netloc control_signal_slicer_0_B_MUX 1 1 14 430 1070 N 1070 N 1070 N 1070 N 1070 N 1070 2450 1010 N 1010 N 1010 N 1010 N 1010 N 1010 N 1010 4470
preplace netloc control_signal_slicer_0_DR_MUX 1 1 14 310 -760 NJ -760 N -760 NJ -760 N -760 NJ -760 NJ -760 NJ -760 N -760 N -760 N -760 N -760 N -760 4490
preplace netloc control_signal_slicer_0_EXX 1 1 14 350 -440 NJ -440 N -440 NJ -440 N -440 NJ -440 NJ -440 NJ -440 N -440 N -440 N -440 N -440 4030 -260 N
preplace netloc control_signal_slicer_0_GATE_MARH 1 1 21 470 450 NJ 450 1030 440 1490J 390 N 390 2020J 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 4430 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 6750J
preplace netloc control_signal_slicer_0_GATE_MARL 1 1 21 450 400 NJ 400 N 400 NJ 400 N 400 2060J 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 4450 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 6760J
preplace netloc control_signal_slicer_0_GATE_MDRH 1 1 21 520 410 NJ 410 N 410 NJ 410 1740 530 NJ 530 NJ 530 NJ 530 N 530 N 530 N 530 N 530 N 530 4380 540 NJ 540 5280J 580 5630J 500 NJ 500 NJ 500 NJ 500 6730J
preplace netloc control_signal_slicer_0_GATE_MDRL 1 1 21 540 600 NJ 600 N 600 NJ 600 1720 540 NJ 540 NJ 540 NJ 540 N 540 N 540 N 540 N 540 N 540 4350 580 4970J 590 NJ 590 5620J 490 NJ 490 NJ 490 NJ 490 NJ
preplace netloc control_signal_slicer_0_GATE_PC 1 1 21 480 610 NJ 610 N 610 NJ 610 1760 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 N 550 5000J 260 NJ 260 5600J 250 NJ 250 NJ 250 NJ 250 6740J
preplace netloc control_signal_slicer_0_GATE_SP_DEC 1 1 21 460 420 NJ 420 N 420 NJ 420 1750 410 2050J 320 NJ 320 NJ 320 N 320 N 320 N 320 N 320 N 320 4390 270 N 270 N 270 N 270 N 270 N 270 N 270 6740
preplace netloc control_signal_slicer_0_GATE_SP_INC 1 1 21 510 460 NJ 460 1040 450 1480J 370 1720 350 NJ 350 NJ 350 NJ 350 N 350 N 350 N 350 N 350 N 350 4410 300 N 300 N 300 N 300 N 300 N 300 N 300 6730
preplace netloc control_signal_slicer_0_INC_PC 1 1 2 390 70 NJ
preplace netloc control_signal_slicer_0_LD_ACCUM 1 1 14 410 -750 NJ -750 N -750 NJ -750 N -750 NJ -750 NJ -750 NJ -750 N -750 N -750 N -750 N -750 N -750 4480
preplace netloc control_signal_slicer_0_LD_I 1 1 14 320 -780 NJ -780 N -780 NJ -780 N -780 NJ -780 NJ -780 NJ -780 N -780 N -780 N -780 N -780 N -780 4410
preplace netloc control_signal_slicer_0_LD_IR 1 1 5 530 430 N 430 N 430 1470 280 N
preplace netloc control_signal_slicer_0_LD_MAR 1 1 16 490 620 N 620 N 620 N 620 1750 510 N 510 NJ 510 N 510 N 510 N 510 N 510 N 510 N 510 N 510 NJ 510 5280J
preplace netloc control_signal_slicer_0_LD_MDR 1 1 17 N 900 N 900 N 900 N 900 N 900 2010 990 2400J 960 2790 830 N 830 N 830 N 830 3740 820 N 820 4450 790 5020J 740 NJ 740 N
preplace netloc control_signal_slicer_0_LD_MDRH 1 1 17 NJ 1340 NJ 1340 N 1340 NJ 1340 N 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 5620
preplace netloc control_signal_slicer_0_LD_MDRL 1 1 17 NJ 1320 NJ 1320 N 1320 NJ 1320 N 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 5610
preplace netloc control_signal_slicer_0_LD_PC 1 1 2 400 90 N
preplace netloc control_signal_slicer_0_LD_R 1 1 14 380 -730 NJ -730 N -730 NJ -730 N -730 NJ -730 NJ -730 NJ -730 N -730 N -730 N -730 N -730 N -730 4440
preplace netloc control_signal_slicer_0_LD_REG 1 1 14 370 -740 NJ -740 N -740 NJ -740 N -740 NJ -740 NJ -740 NJ -740 N -740 N -740 N -740 N -740 N -740 4470
preplace netloc control_signal_slicer_0_MAR_MUX 1 1 16 N 720 N 720 N 720 N 720 N 720 2020 1000 NJ 1000 N 1000 N 1000 N 1000 N 1000 N 1000 N 1000 N 1000 NJ 1000 N
preplace netloc control_signal_slicer_0_MDR_MUX 1 1 18 420 1050 N 1050 N 1050 N 1050 N 1050 N 1050 NJ 1050 N 1050 N 1050 N 1050 N 1050 N 1050 N 1050 4350 1060 NJ 1060 NJ 1060 NJ 1060 6020
preplace netloc control_signal_slicer_0_PCMUX 1 1 2 340 50 N
preplace netloc control_signal_slicer_0_RP 1 1 14 440 -620 NJ -620 N -620 NJ -620 N -620 NJ -620 NJ -620 NJ -620 N -620 N -620 N -620 N -620 4020 -710 4450
preplace netloc control_signal_slicer_0_RP_TABLE 1 1 14 330 -720 NJ -720 N -720 NJ -720 N -720 NJ -720 NJ -720 NJ -720 N -720 N -720 N -720 N -720 N -720 N
preplace netloc control_signal_slicer_0_SEXT_MDR 1 1 14 NJ 1140 NJ 1140 N 1140 NJ 1140 1720 1100 NJ 1100 2440J 990 2840J 860 NJ 860 NJ 860 NJ 860 NJ 860 N 860 4350
preplace netloc data_bus_gater_0_D_OUT 1 22 1 7150 500n
preplace netloc double_edger_mdr_0_OUT_OUTWARD 1 18 3 6010 570 6300J 510 6500
preplace netloc ext_busrq_1 1 0 8 NJ -150 NJ -150 NJ -150 1050 -270 1500J -230 N -230 NJ -230 2400
preplace netloc ext_int_1 1 0 8 NJ -210 NJ -210 NJ -210 1060 -240 1480J -250 N -250 NJ -250 2480
preplace netloc ext_nmi_1 1 0 8 -510J -240 NJ -240 NJ -240 1030 -280 NJ -280 N -280 NJ -280 2490
preplace netloc ext_reset_1 1 0 18 -490J -230 NJ -230 NJ -230 N -230 1460J 270 1780 360 NJ 360 2500 520 N 520 N 520 N 520 N 520 N 520 N 520 N 520 N 520 5270 680 N
preplace netloc ext_wait_1 1 0 8 -500J -220 NJ -220 NJ -220 1040 -250 1450J -240 N -240 NJ -240 N
preplace netloc mux_16_0_out 1 7 8 2400 390 N 390 N 390 N 390 N 390 N 390 N 390 N
preplace netloc mux_2_0_out 1 11 1 N 1130
preplace netloc pc_bypass_0_LD_PC_NEW 1 3 2 1030J 160 1430
preplace netloc pc_bypass_0_sel_out 1 3 1 1030 -10n
preplace netloc shift_3_0_shifted 1 3 1 1030 -110n
preplace netloc usequencer_0_ext_busack 1 8 15 N -310 N -310 N -310 N -310 N -310 4020 -280 4370 -190 4900J -210 NJ -210 NJ -210 NJ -210 NJ -210 N -210 N -210 7100
preplace netloc usequencer_0_ext_halt 1 8 15 2830J -840 N -840 N -840 N -840 N -840 N -840 4410 -910 NJ -910 NJ -910 NJ -910 NJ -910 N -910 N -910 N -910 7140
preplace netloc usequencer_0_ext_iorq 1 8 15 N -270 N -270 N -270 N -270 N -270 N -270 4360 -170 4940J -190 NJ -190 NJ -190 NJ -190 NJ -190 N -190 N -190 7130
preplace netloc usequencer_0_ext_m1 1 8 15 2820 -990 N -990 N -990 N -990 N -990 N -990 N -990 NJ -990 NJ -990 NJ -990 NJ -990 NJ -990 N -990 N -990 N
preplace netloc usequencer_0_ext_mreq 1 8 15 N -290 N -290 N -290 N -290 N -290 N -290 4400 -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 N -200 N -200 7120
preplace netloc usequencer_0_ext_rd 1 8 15 2840 -150 N -150 N -150 N -150 N -150 N -150 N -150 4970J -180 NJ -180 NJ -180 NJ -180 NJ -180 N -180 N -180 7110
preplace netloc usequencer_0_ext_rfsh 1 8 15 2840 -770 N -770 N -770 N -770 N -770 N -770 4500 -890 NJ -890 NJ -890 NJ -890 NJ -890 NJ -890 N -890 N -890 7100
preplace netloc usequencer_0_ext_wr 1 8 15 N -230 N -230 N -230 N -230 N -230 N -230 4350 -180 4960J -170 NJ -170 NJ -170 NJ -170 NJ -170 N -170 N -170 7150
preplace netloc usequencer_0_jump_pc 1 2 7 770 -430 NJ -430 NJ -430 NJ -430 NJ -430 NJ -430 2810
preplace netloc usequencer_0_m_signals 1 0 9 -20 -420 NJ -420 NJ -420 N -420 NJ -420 N -420 NJ -420 NJ -420 2790
preplace netloc usequencer_0_t_signals 1 0 9 -10 -410 NJ -410 NJ -410 N -410 NJ -410 N -410 NJ -410 NJ -410 2800
preplace netloc xlconcat_0_dout 1 16 1 5300 880n
preplace netloc xlconstant_0_dout 1 3 2 1170 150 1430
preplace netloc xlslice_0_Dout 1 12 1 3740 940n
preplace netloc z80RegisterFile_0_A_out 1 6 10 2110 1030 2430J 980 2820J 850 NJ 850 NJ 850 NJ 850 3760J 840 NJ 840 4490 820 4980J
preplace netloc z80RegisterFile_0_BC_out 1 6 11 2050 1060 N 1060 N 1060 N 1060 3220 1020 N 1020 N 1020 N 1020 4510 1010 4990J 980 5300
preplace netloc z80RegisterFile_0_B_out 1 6 10 2100 -810 NJ -810 NJ -810 NJ -810 NJ -810 NJ -810 NJ -810 NJ -810 4440 -870 4910
preplace netloc z80RegisterFile_0_DE_out 1 6 10 2040 -830 NJ -830 NJ -830 NJ -830 NJ -830 NJ -830 NJ -830 NJ -830 4420 -900 4880
preplace netloc z80RegisterFile_0_F_out 1 7 9 2500 -800 NJ -800 N -800 N -800 N -800 N -800 N -800 4450 -860 4900
preplace netloc z80RegisterFile_0_HL_out 1 6 13 2130 1020 2410 810 N 810 N 810 N 810 N 810 N 810 N 810 4380 780 4930J 770 5280 770 5570 880 6010
preplace netloc z80RegisterFile_0_I_out 1 6 10 2120 -790 NJ -790 NJ -790 NJ -790 NJ -790 NJ -790 NJ -790 NJ -790 4480 -850 4890
preplace netloc z80RegisterFile_0_R_out 1 6 10 2080 -820 NJ -820 NJ -820 NJ -820 NJ -820 NJ -820 NJ -820 NJ -820 4430 -880 4920
preplace netloc z80RegisterFile_0_SP_out 1 15 7 NJ -570 NJ -570 NJ -570 NJ -570 NJ -570 NJ -570 6770
preplace netloc z80RegisterFile_0_ry_out 1 6 11 2140 1010 2420J 970 2800J 840 NJ 840 NJ 840 NJ 840 3750J 830 NJ 830 4420 810 5010 830 5250
preplace netloc z80RegisterFile_0_rz_out 1 6 13 2090 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 N 1040 4950 760 N 760 5580 900 6000
preplace cgraphic comment_3 place bot 4574 -745 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_2 place bot 2287 -756 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place left 944 -67 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place left 939 -129 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_7 place bot 3736 -281 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_6 place right -994 892 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_5 place bot 2376 -442 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_4 place bot 5392 -475 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -530 150 630 900 1300 1610 1890 2270 2650 2930 3120 3400 3640 3920 4250 4690 5140 5430 5830 6160 6400 6630 6940 7170
pagesize -pg 1 -db -bbox -sgen -680 -1690 7340 1400
",
   "linecolor_comment_2":"",
   "linecolor_comment_3":"",
   "textcolor_comment_2":"",
   "textcolor_comment_3":""
}
0
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2",
   "/comment_3":"comment_3",
   "/comment_4":"comment_4",
   "/comment_5":"comment_5",
   "/comment_6":"comment_6",
   "/comment_7":"comment_7"
}