{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630870913222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630870913224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 05 13:41:53 2021 " "Processing started: Sun Sep 05 13:41:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630870913224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1630870913224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1630870913225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1630870913850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1630870913850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1 " "Found entity 1: sumador_1" {  } { { "sumador_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "sumador_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n_tb " "Found entity 1: sumador_n_tb" {  } { { "sumador_n_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1 " "Found entity 1: restador_1" {  } { { "restador_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "restador_n.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n_tb " "Found entity 1: restador_n_tb" {  } { { "restador_n_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shigt_right_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shigt_right_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shigt_right_tb " "Found entity 1: shigt_right_tb" {  } { { "shigt_right_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_right_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_left.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shigt_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shigt_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shigt_left_tb " "Found entity 1: shigt_left_tb" {  } { { "shigt_left_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_left_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(23) " "Verilog HDL Declaration information at ALU.sv(23): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1630870921908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_tb.sv(5) " "Verilog HDL Declaration information at ALU_tb.sv(5): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1630870921914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FPGA " "Found entity 1: ALU_FPGA" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630870921932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630870921932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r ALU_FPGA.sv(49) " "Verilog HDL Implicit Net warning at ALU_FPGA.sv(49): created implicit net for \"r\"" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1630870921933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_tb " "Elaborating entity \"ALU_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1630870921990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:myAlu " "Elaborating entity \"ALU\" for hierarchy \"ALU:myAlu\"" {  } { { "ALU_tb.sv" "myAlu" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630870922000 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "resAnd ALU.sv(29) " "Verilog HDL warning at ALU.sv(29): object resAnd used but never assigned" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1630870922008 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "resOr ALU.sv(29) " "Verilog HDL warning at ALU.sv(29): object resOr used but never assigned" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1630870922008 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "resXor ALU.sv(29) " "Verilog HDL warning at ALU.sv(29): object resXor used but never assigned" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1630870922008 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resSuma ALU.sv(48) " "Verilog HDL Always Construct warning at ALU.sv(48): variable \"resSuma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922009 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N ALU.sv(50) " "Verilog HDL Always Construct warning at ALU.sv(50): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922009 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resResta ALU.sv(51) " "Verilog HDL Always Construct warning at ALU.sv(51): variable \"resResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922009 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.sv(51) " "Verilog HDL assignment warning at ALU.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1630870922009 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resResta ALU.sv(54) " "Verilog HDL Always Construct warning at ALU.sv(54): variable \"resResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922009 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resRight ALU.sv(56) " "Verilog HDL Always Construct warning at ALU.sv(56): variable \"resRight\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922010 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resLeft ALU.sv(57) " "Verilog HDL Always Construct warning at ALU.sv(57): variable \"resLeft\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922010 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resAnd ALU.sv(58) " "Verilog HDL Always Construct warning at ALU.sv(58): variable \"resAnd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922010 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resOr ALU.sv(59) " "Verilog HDL Always Construct warning at ALU.sv(59): variable \"resOr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922010 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resXor ALU.sv(60) " "Verilog HDL Always Construct warning at ALU.sv(60): variable \"resXor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630870922010 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(47) " "Verilog HDL Case Statement warning at ALU.sv(47): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1630870922010 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ALU.sv(46) " "Verilog HDL Always Construct warning at ALU.sv(46): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1630870922010 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "resAnd 0 ALU.sv(29) " "Net \"resAnd\" at ALU.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1630870922011 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "resOr 0 ALU.sv(29) " "Net \"resOr\" at ALU.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1630870922011 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "resXor 0 ALU.sv(29) " "Net \"resXor\" at ALU.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1630870922011 "|ALU_tb|ALU:myAlu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z ALU.sv(25) " "Output port \"Z\" at ALU.sv(25) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1630870922011 "|ALU_tb|ALU:myAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.sv(46) " "Inferred latch for \"res\[0\]\" at ALU.sv(46)" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630870922011 "|ALU_tb|ALU:myAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.sv(46) " "Inferred latch for \"res\[1\]\" at ALU.sv(46)" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630870922011 "|ALU_tb|ALU:myAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.sv(46) " "Inferred latch for \"res\[2\]\" at ALU.sv(46)" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630870922011 "|ALU_tb|ALU:myAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.sv(46) " "Inferred latch for \"res\[3\]\" at ALU.sv(46)" {  } { { "ALU.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630870922011 "|ALU_tb|ALU:myAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n ALU:myAlu\|sumador_n:suma " "Elaborating entity \"sumador_n\" for hierarchy \"ALU:myAlu\|sumador_n:suma\"" {  } { { "ALU.sv" "suma" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630870922043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1 ALU:myAlu\|sumador_n:suma\|sumador_1:a_for\[0\].sum " "Elaborating entity \"sumador_1\" for hierarchy \"ALU:myAlu\|sumador_n:suma\|sumador_1:a_for\[0\].sum\"" {  } { { "sumador_n.sv" "a_for\[0\].sum" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630870922047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n ALU:myAlu\|restador_n:resta " "Elaborating entity \"restador_n\" for hierarchy \"ALU:myAlu\|restador_n:resta\"" {  } { { "ALU.sv" "resta" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630870922053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_1 ALU:myAlu\|restador_n:resta\|restador_1:a_for\[0\].res " "Elaborating entity \"restador_1\" for hierarchy \"ALU:myAlu\|restador_n:resta\|restador_1:a_for\[0\].res\"" {  } { { "restador_n.sv" "a_for\[0\].res" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630870922057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:myAlu\|shift_right:derecha " "Elaborating entity \"shift_right\" for hierarchy \"ALU:myAlu\|shift_right:derecha\"" {  } { { "ALU.sv" "derecha" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630870922062 ""}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "shift_right.sv(12) " "Verilog HDL error at shift_right.sv(12): unsized constants are not allowed in concatenations" {  } { { "shift_right.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv" 12 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "Design Software" 0 -1 1630870922064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 4 shift_right.sv(12) " "Verilog HDL assignment warning at shift_right.sv(12): truncated value with size 35 to match size of target (4)" {  } { { "shift_right.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1630870922064 "|ALU_tb|ALU:myAlu|shift_right:derecha"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:myAlu\|shift_right:derecha " "Can't elaborate user hierarchy \"ALU:myAlu\|shift_right:derecha\"" {  } { { "ALU.sv" "derecha" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1630870922064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg " "Generated suppressed messages file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1630870922118 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630870922132 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 05 13:42:02 2021 " "Processing ended: Sun Sep 05 13:42:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630870922132 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630870922132 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630870922132 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1630870922132 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 22 s " "Quartus Prime Flow was unsuccessful. 4 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1630870922885 ""}
