/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Wed Apr  7 02:21:58 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkTbFftSuperFolded16_h__
#define __mkTbFftSuperFolded16_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkFftCombinational.h"
#include "mkBfly4.h"


/* Class declaration for the mkTbFftSuperFolded16 module */
class MOD_mkTbFftSuperFolded16 : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_feed_count;
  MOD_mkFftCombinational INST_fft_comb;
  MOD_Reg<tUInt8> INST_randomVal1_0_init;
  MOD_Reg<tUInt8> INST_randomVal1_10_init;
  MOD_Reg<tUInt8> INST_randomVal1_11_init;
  MOD_Reg<tUInt8> INST_randomVal1_12_init;
  MOD_Reg<tUInt8> INST_randomVal1_13_init;
  MOD_Reg<tUInt8> INST_randomVal1_14_init;
  MOD_Reg<tUInt8> INST_randomVal1_15_init;
  MOD_Reg<tUInt8> INST_randomVal1_16_init;
  MOD_Reg<tUInt8> INST_randomVal1_17_init;
  MOD_Reg<tUInt8> INST_randomVal1_18_init;
  MOD_Reg<tUInt8> INST_randomVal1_19_init;
  MOD_Reg<tUInt8> INST_randomVal1_1_init;
  MOD_Reg<tUInt8> INST_randomVal1_20_init;
  MOD_Reg<tUInt8> INST_randomVal1_21_init;
  MOD_Reg<tUInt8> INST_randomVal1_22_init;
  MOD_Reg<tUInt8> INST_randomVal1_23_init;
  MOD_Reg<tUInt8> INST_randomVal1_24_init;
  MOD_Reg<tUInt8> INST_randomVal1_25_init;
  MOD_Reg<tUInt8> INST_randomVal1_26_init;
  MOD_Reg<tUInt8> INST_randomVal1_27_init;
  MOD_Reg<tUInt8> INST_randomVal1_28_init;
  MOD_Reg<tUInt8> INST_randomVal1_29_init;
  MOD_Reg<tUInt8> INST_randomVal1_2_init;
  MOD_Reg<tUInt8> INST_randomVal1_30_init;
  MOD_Reg<tUInt8> INST_randomVal1_31_init;
  MOD_Reg<tUInt8> INST_randomVal1_32_init;
  MOD_Reg<tUInt8> INST_randomVal1_33_init;
  MOD_Reg<tUInt8> INST_randomVal1_34_init;
  MOD_Reg<tUInt8> INST_randomVal1_35_init;
  MOD_Reg<tUInt8> INST_randomVal1_36_init;
  MOD_Reg<tUInt8> INST_randomVal1_37_init;
  MOD_Reg<tUInt8> INST_randomVal1_38_init;
  MOD_Reg<tUInt8> INST_randomVal1_39_init;
  MOD_Reg<tUInt8> INST_randomVal1_3_init;
  MOD_Reg<tUInt8> INST_randomVal1_40_init;
  MOD_Reg<tUInt8> INST_randomVal1_41_init;
  MOD_Reg<tUInt8> INST_randomVal1_42_init;
  MOD_Reg<tUInt8> INST_randomVal1_43_init;
  MOD_Reg<tUInt8> INST_randomVal1_44_init;
  MOD_Reg<tUInt8> INST_randomVal1_45_init;
  MOD_Reg<tUInt8> INST_randomVal1_46_init;
  MOD_Reg<tUInt8> INST_randomVal1_47_init;
  MOD_Reg<tUInt8> INST_randomVal1_48_init;
  MOD_Reg<tUInt8> INST_randomVal1_49_init;
  MOD_Reg<tUInt8> INST_randomVal1_4_init;
  MOD_Reg<tUInt8> INST_randomVal1_50_init;
  MOD_Reg<tUInt8> INST_randomVal1_51_init;
  MOD_Reg<tUInt8> INST_randomVal1_52_init;
  MOD_Reg<tUInt8> INST_randomVal1_53_init;
  MOD_Reg<tUInt8> INST_randomVal1_54_init;
  MOD_Reg<tUInt8> INST_randomVal1_55_init;
  MOD_Reg<tUInt8> INST_randomVal1_56_init;
  MOD_Reg<tUInt8> INST_randomVal1_57_init;
  MOD_Reg<tUInt8> INST_randomVal1_58_init;
  MOD_Reg<tUInt8> INST_randomVal1_59_init;
  MOD_Reg<tUInt8> INST_randomVal1_5_init;
  MOD_Reg<tUInt8> INST_randomVal1_60_init;
  MOD_Reg<tUInt8> INST_randomVal1_61_init;
  MOD_Reg<tUInt8> INST_randomVal1_62_init;
  MOD_Reg<tUInt8> INST_randomVal1_63_init;
  MOD_Reg<tUInt8> INST_randomVal1_6_init;
  MOD_Reg<tUInt8> INST_randomVal1_7_init;
  MOD_Reg<tUInt8> INST_randomVal1_8_init;
  MOD_Reg<tUInt8> INST_randomVal1_9_init;
  MOD_Reg<tUInt8> INST_randomVal2_0_init;
  MOD_Reg<tUInt8> INST_randomVal2_10_init;
  MOD_Reg<tUInt8> INST_randomVal2_11_init;
  MOD_Reg<tUInt8> INST_randomVal2_12_init;
  MOD_Reg<tUInt8> INST_randomVal2_13_init;
  MOD_Reg<tUInt8> INST_randomVal2_14_init;
  MOD_Reg<tUInt8> INST_randomVal2_15_init;
  MOD_Reg<tUInt8> INST_randomVal2_16_init;
  MOD_Reg<tUInt8> INST_randomVal2_17_init;
  MOD_Reg<tUInt8> INST_randomVal2_18_init;
  MOD_Reg<tUInt8> INST_randomVal2_19_init;
  MOD_Reg<tUInt8> INST_randomVal2_1_init;
  MOD_Reg<tUInt8> INST_randomVal2_20_init;
  MOD_Reg<tUInt8> INST_randomVal2_21_init;
  MOD_Reg<tUInt8> INST_randomVal2_22_init;
  MOD_Reg<tUInt8> INST_randomVal2_23_init;
  MOD_Reg<tUInt8> INST_randomVal2_24_init;
  MOD_Reg<tUInt8> INST_randomVal2_25_init;
  MOD_Reg<tUInt8> INST_randomVal2_26_init;
  MOD_Reg<tUInt8> INST_randomVal2_27_init;
  MOD_Reg<tUInt8> INST_randomVal2_28_init;
  MOD_Reg<tUInt8> INST_randomVal2_29_init;
  MOD_Reg<tUInt8> INST_randomVal2_2_init;
  MOD_Reg<tUInt8> INST_randomVal2_30_init;
  MOD_Reg<tUInt8> INST_randomVal2_31_init;
  MOD_Reg<tUInt8> INST_randomVal2_32_init;
  MOD_Reg<tUInt8> INST_randomVal2_33_init;
  MOD_Reg<tUInt8> INST_randomVal2_34_init;
  MOD_Reg<tUInt8> INST_randomVal2_35_init;
  MOD_Reg<tUInt8> INST_randomVal2_36_init;
  MOD_Reg<tUInt8> INST_randomVal2_37_init;
  MOD_Reg<tUInt8> INST_randomVal2_38_init;
  MOD_Reg<tUInt8> INST_randomVal2_39_init;
  MOD_Reg<tUInt8> INST_randomVal2_3_init;
  MOD_Reg<tUInt8> INST_randomVal2_40_init;
  MOD_Reg<tUInt8> INST_randomVal2_41_init;
  MOD_Reg<tUInt8> INST_randomVal2_42_init;
  MOD_Reg<tUInt8> INST_randomVal2_43_init;
  MOD_Reg<tUInt8> INST_randomVal2_44_init;
  MOD_Reg<tUInt8> INST_randomVal2_45_init;
  MOD_Reg<tUInt8> INST_randomVal2_46_init;
  MOD_Reg<tUInt8> INST_randomVal2_47_init;
  MOD_Reg<tUInt8> INST_randomVal2_48_init;
  MOD_Reg<tUInt8> INST_randomVal2_49_init;
  MOD_Reg<tUInt8> INST_randomVal2_4_init;
  MOD_Reg<tUInt8> INST_randomVal2_50_init;
  MOD_Reg<tUInt8> INST_randomVal2_51_init;
  MOD_Reg<tUInt8> INST_randomVal2_52_init;
  MOD_Reg<tUInt8> INST_randomVal2_53_init;
  MOD_Reg<tUInt8> INST_randomVal2_54_init;
  MOD_Reg<tUInt8> INST_randomVal2_55_init;
  MOD_Reg<tUInt8> INST_randomVal2_56_init;
  MOD_Reg<tUInt8> INST_randomVal2_57_init;
  MOD_Reg<tUInt8> INST_randomVal2_58_init;
  MOD_Reg<tUInt8> INST_randomVal2_59_init;
  MOD_Reg<tUInt8> INST_randomVal2_5_init;
  MOD_Reg<tUInt8> INST_randomVal2_60_init;
  MOD_Reg<tUInt8> INST_randomVal2_61_init;
  MOD_Reg<tUInt8> INST_randomVal2_62_init;
  MOD_Reg<tUInt8> INST_randomVal2_63_init;
  MOD_Reg<tUInt8> INST_randomVal2_6_init;
  MOD_Reg<tUInt8> INST_randomVal2_7_init;
  MOD_Reg<tUInt8> INST_randomVal2_8_init;
  MOD_Reg<tUInt8> INST_randomVal2_9_init;
  MOD_mkBfly4 INST_sfFft_bfly_0;
  MOD_mkBfly4 INST_sfFft_bfly_1;
  MOD_mkBfly4 INST_sfFft_bfly_10;
  MOD_mkBfly4 INST_sfFft_bfly_11;
  MOD_mkBfly4 INST_sfFft_bfly_12;
  MOD_mkBfly4 INST_sfFft_bfly_13;
  MOD_mkBfly4 INST_sfFft_bfly_14;
  MOD_mkBfly4 INST_sfFft_bfly_15;
  MOD_mkBfly4 INST_sfFft_bfly_2;
  MOD_mkBfly4 INST_sfFft_bfly_3;
  MOD_mkBfly4 INST_sfFft_bfly_4;
  MOD_mkBfly4 INST_sfFft_bfly_5;
  MOD_mkBfly4 INST_sfFft_bfly_6;
  MOD_mkBfly4 INST_sfFft_bfly_7;
  MOD_mkBfly4 INST_sfFft_bfly_8;
  MOD_mkBfly4 INST_sfFft_bfly_9;
  MOD_Reg<tUWide> INST_sfFft_inFifo_data_0;
  MOD_Reg<tUWide> INST_sfFft_inFifo_data_1;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_deqEn_rl;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_lat_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_deqP_lat_2;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_deqP_rl;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_enqEn_rl;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_enqP_rl;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_sfFft_inFifo_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_sfFft_inFifo_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_sfFft_inFifo_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_sfFft_inFifo_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_sfFft_inFifo_tempData_lat_0;
  MOD_Wire<tUWide> INST_sfFft_inFifo_tempData_lat_1;
  MOD_Reg<tUWide> INST_sfFft_inFifo_tempData_rl;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_inFifo_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_sfFft_inFifo_tempEnqP_rl;
  MOD_Reg<tUWide> INST_sfFft_outFifo_data_0;
  MOD_Reg<tUWide> INST_sfFft_outFifo_data_1;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_deqEn_rl;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_lat_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_deqP_lat_2;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_deqP_rl;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_enqEn_rl;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_enqP_rl;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_sfFft_outFifo_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_sfFft_outFifo_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_sfFft_outFifo_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_sfFft_outFifo_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_sfFft_outFifo_tempData_lat_0;
  MOD_Wire<tUWide> INST_sfFft_outFifo_tempData_lat_1;
  MOD_Reg<tUWide> INST_sfFft_outFifo_tempData_rl;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_sfFft_outFifo_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_sfFft_outFifo_tempEnqP_rl;
  MOD_Reg<tUWide> INST_sfFft_rg_in;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_0;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_1;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_10;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_11;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_12;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_13;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_14;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_15;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_2;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_3;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_4;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_5;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_6;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_7;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_8;
  MOD_Reg<tUInt64> INST_sfFft_rg_outs_9;
  MOD_Reg<tUInt8> INST_sfFft_stage;
  MOD_Reg<tUInt8> INST_sfFft_step;
  MOD_Reg<tUInt8> INST_stream_count;
 
 /* Constructor */
 public:
  MOD_mkTbFftSuperFolded16(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_sfFft_outFifo_deqEn_rl__h77723;
  tUInt8 DEF_sfFft_outFifo_enqEn_rl__h76367;
  tUInt8 DEF_sfFft_inFifo_deqEn_rl__h32095;
  tUInt8 DEF_sfFft_inFifo_enqEn_rl__h30736;
  tUInt8 DEF_x__h309629;
  tUInt8 DEF_x__h309658;
  tUInt8 DEF_x__h239523;
  tUInt8 DEF_x__h239518;
 
 /* Local definitions */
 private:
  tUInt8 DEF__0_CONCAT_DONTCARE___d123;
  tUInt8 DEF_IF_sfFft_outFifo_tempEnqP_lat_0_whas__78_THEN__ETC___d183;
  tUInt8 DEF_sfFft_outFifo_deqEn_lat_1_whas____d160;
  tUInt8 DEF_sfFft_outFifo_enqEn_lat_1_whas____d150;
  tUInt8 DEF_IF_sfFft_inFifo_tempEnqP_lat_0_whas__1_THEN_sf_ETC___d56;
  tUInt8 DEF_sfFft_inFifo_deqEn_lat_1_whas____d33;
  tUInt8 DEF_sfFft_inFifo_enqEn_lat_1_whas____d23;
  tUWide DEF_sfFft_outFifo_tempData_rl__h66303;
  tUWide DEF_sfFft_outFifo_tempData_lat_1_wget____d169;
  tUWide DEF_sfFft_outFifo_tempData_lat_0_wget____d171;
  tUWide DEF_sfFft_inFifo_tempData_rl__h20669;
  tUWide DEF_sfFft_inFifo_tempData_lat_1_wget____d42;
  tUWide DEF_sfFft_inFifo_tempData_lat_0_wget____d44;
  tUInt8 DEF_sfFft_outFifo_tempEnqP_rl___d181;
  tUInt8 DEF_sfFft_outFifo_tempEnqP_lat_0_wget____d179;
  tUInt8 DEF_sfFft_inFifo_tempEnqP_rl___d54;
  tUInt8 DEF_sfFft_inFifo_tempEnqP_lat_0_wget____d52;
  tUInt8 DEF_upd__h76849;
  tUInt8 DEF_upd__h76870;
  tUInt8 DEF_upd__h76596;
  tUInt8 DEF_upd__h76617;
  tUInt8 DEF_upd__h31218;
  tUInt8 DEF_upd__h31239;
  tUInt8 DEF_upd__h30965;
  tUInt8 DEF_upd__h30986;
  tUInt8 DEF_sfFft_outFifo_tempEnqP_lat_0_whas____d178;
  tUInt8 DEF_sfFft_outFifo_deqEn_lat_1_wget____d161;
  tUInt8 DEF_sfFft_outFifo_deqEn_lat_0_whas____d162;
  tUInt8 DEF_sfFft_outFifo_deqEn_lat_0_wget____d163;
  tUInt8 DEF_sfFft_outFifo_enqEn_lat_1_wget____d151;
  tUInt8 DEF_sfFft_outFifo_enqEn_lat_0_whas____d152;
  tUInt8 DEF_sfFft_outFifo_enqEn_lat_0_wget____d153;
  tUInt8 DEF_sfFft_inFifo_tempEnqP_lat_0_whas____d51;
  tUInt8 DEF_sfFft_inFifo_deqEn_lat_1_wget____d34;
  tUInt8 DEF_sfFft_inFifo_deqEn_lat_0_whas____d35;
  tUInt8 DEF_sfFft_inFifo_deqEn_lat_0_wget____d36;
  tUInt8 DEF_sfFft_inFifo_enqEn_lat_1_wget____d24;
  tUInt8 DEF_sfFft_inFifo_enqEn_lat_0_whas____d25;
  tUInt8 DEF_sfFft_inFifo_enqEn_lat_0_wget____d26;
  tUInt8 DEF_x__h76031;
  tUInt8 DEF_x__h76030;
  tUInt8 DEF_x__h30397;
  tUInt8 DEF_x__h30396;
  tUInt8 DEF_sfFft_outFifo_tempEnqP_lat_0_wget__79_BIT_3___d180;
  tUInt8 DEF_sfFft_inFifo_tempEnqP_lat_0_wget__2_BIT_3___d53;
  tUWide DEF_IF_sfFft_outFifo_tempData_dummy2_1_46_THEN_IF__ETC___d247;
  tUWide DEF_IF_sfFft_outFifo_tempData_lat_0_whas__70_THEN__ETC___d173;
  tUWide DEF_IF_sfFft_outFifo_tempData_lat_1_whas__68_THEN__ETC___d174;
  tUWide DEF_IF_sfFft_inFifo_tempData_dummy2_1_19_THEN_IF_s_ETC___d120;
  tUWide DEF_IF_sfFft_inFifo_tempData_lat_0_whas__3_THEN_sf_ETC___d46;
  tUWide DEF_IF_sfFft_inFifo_tempData_lat_1_whas__1_THEN_sf_ETC___d47;
  tUInt8 DEF_IF_sfFft_outFifo_tempEnqP_lat_0_whas__78_THEN__ETC___d193;
  tUInt8 DEF_IF_sfFft_outFifo_deqP_lat_1_whas__40_THEN_sfFf_ETC___d146;
  tUInt8 DEF_IF_sfFft_outFifo_enqP_lat_1_whas__30_THEN_sfFf_ETC___d136;
  tUInt8 DEF_IF_sfFft_inFifo_tempEnqP_lat_0_whas__1_THEN_sf_ETC___d66;
  tUInt8 DEF_IF_sfFft_inFifo_deqP_lat_1_whas__3_THEN_sfFft__ETC___d19;
  tUInt8 DEF_IF_sfFft_inFifo_enqP_lat_1_whas_THEN_sfFft_inF_ETC___d9;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d848;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d830;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d812;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d794;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d776;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d758;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d740;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d722;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d704;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d686;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d668;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d650;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d632;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d614;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d596;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d578;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d560;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d542;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d524;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d506;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d488;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d470;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d452;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d434;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d416;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d398;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d380;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d362;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d344;
  tUWide DEF_SEL_ARR_sfFft_inFifo_data_0_65_BITS_1023_TO_10_ETC___d326;
  tUInt64 DEF_x__h296466;
  tUInt64 DEF_x__h296266;
  tUInt64 DEF_x__h296043;
  tUInt64 DEF_x__h295843;
  tUInt64 DEF_x__h295620;
  tUInt64 DEF_x__h295420;
  tUInt64 DEF_x__h295197;
  tUInt64 DEF_x__h294997;
  tUInt64 DEF_x__h294774;
  tUInt64 DEF_x__h294574;
  tUInt64 DEF_x__h294351;
  tUInt64 DEF_x__h294151;
  tUInt64 DEF_x__h293928;
  tUInt64 DEF_x__h293728;
  tUInt64 DEF_x__h293505;
  tUInt64 DEF_x__h293305;
  tUInt64 DEF_x__h293082;
  tUInt64 DEF_x__h292882;
  tUInt64 DEF_x__h292659;
  tUInt64 DEF_x__h292459;
  tUInt64 DEF_x__h292236;
  tUInt64 DEF_x__h292036;
  tUInt64 DEF_x__h291813;
  tUInt64 DEF_x__h291613;
  tUInt64 DEF_x__h291390;
  tUInt64 DEF_x__h291190;
  tUInt64 DEF_x__h290967;
  tUInt64 DEF_x__h290767;
  tUInt64 DEF_x__h290544;
  tUInt64 DEF_x__h290344;
  tUInt64 DEF_x__h290121;
  tUInt64 DEF_x__h289921;
  tUInt64 DEF_x__h289698;
  tUInt64 DEF_x__h289498;
  tUInt64 DEF_x__h289275;
  tUInt64 DEF_x__h289075;
  tUInt64 DEF_x__h288852;
  tUInt64 DEF_x__h288652;
  tUInt64 DEF_x__h288429;
  tUInt64 DEF_x__h288229;
  tUInt64 DEF_x__h288006;
  tUInt64 DEF_x__h287806;
  tUInt64 DEF_x__h287583;
  tUInt64 DEF_x__h287383;
  tUInt64 DEF_x__h287160;
  tUInt64 DEF_x__h286960;
  tUInt64 DEF_x__h286737;
  tUInt64 DEF_x__h286537;
  tUInt64 DEF_x__h286314;
  tUInt64 DEF_x__h286114;
  tUInt64 DEF_x__h285891;
  tUInt64 DEF_x__h285691;
  tUInt64 DEF_x__h285468;
  tUInt64 DEF_x__h285268;
  tUInt64 DEF_x__h285045;
  tUInt64 DEF_x__h284845;
  tUInt64 DEF_x__h284622;
  tUInt64 DEF_x__h284422;
  tUInt64 DEF_x__h284199;
  tUInt64 DEF_x__h283999;
  tUInt64 DEF_x__h283776;
  tUInt64 DEF_x__h283576;
  tUInt64 DEF_x__h283353;
  tUInt64 DEF_x__h283153;
  tUInt64 DEF_x__h282930;
  tUInt64 DEF_x__h282730;
  tUInt64 DEF_x__h282507;
  tUInt64 DEF_x__h282307;
  tUInt64 DEF_x__h282084;
  tUInt64 DEF_x__h281884;
  tUInt64 DEF_x__h281661;
  tUInt64 DEF_x__h281461;
  tUInt64 DEF_x__h281238;
  tUInt64 DEF_x__h281038;
  tUInt64 DEF_x__h280815;
  tUInt64 DEF_x__h280615;
  tUInt64 DEF_x__h280392;
  tUInt64 DEF_x__h280192;
  tUInt64 DEF_x__h279969;
  tUInt64 DEF_x__h279769;
  tUInt64 DEF_x__h279546;
  tUInt64 DEF_x__h279346;
  tUInt64 DEF_x__h279123;
  tUInt64 DEF_x__h278923;
  tUInt64 DEF_x__h278700;
  tUInt64 DEF_x__h278500;
  tUInt64 DEF_x__h278277;
  tUInt64 DEF_x__h278077;
  tUInt64 DEF_x__h277854;
  tUInt64 DEF_x__h277654;
  tUInt64 DEF_x__h277431;
  tUInt64 DEF_x__h277231;
  tUInt64 DEF_x__h277008;
  tUInt64 DEF_x__h276808;
  tUInt64 DEF_x__h276585;
  tUInt64 DEF_x__h276385;
  tUInt64 DEF_x__h276162;
  tUInt64 DEF_x__h275962;
  tUInt64 DEF_x__h275739;
  tUInt64 DEF_x__h275539;
  tUInt64 DEF_x__h275316;
  tUInt64 DEF_x__h275116;
  tUInt64 DEF_x__h274893;
  tUInt64 DEF_x__h274693;
  tUInt64 DEF_x__h274470;
  tUInt64 DEF_x__h274270;
  tUInt64 DEF_x__h274047;
  tUInt64 DEF_x__h273847;
  tUInt64 DEF_x__h273624;
  tUInt64 DEF_x__h273424;
  tUInt64 DEF_x__h273201;
  tUInt64 DEF_x__h273001;
  tUInt64 DEF_x__h272778;
  tUInt64 DEF_x__h272578;
  tUInt64 DEF_x__h272355;
  tUInt64 DEF_x__h272155;
  tUInt64 DEF_x__h271932;
  tUInt64 DEF_x__h271732;
  tUInt64 DEF_x__h271509;
  tUInt64 DEF_x__h271309;
  tUInt64 DEF_x__h271086;
  tUInt64 DEF_x__h270886;
  tUInt64 DEF_x__h270663;
  tUInt64 DEF_x__h270463;
  tUInt64 DEF_x__h270240;
  tUInt64 DEF_x__h270040;
  tUInt64 DEF_x__h269817;
  tUInt64 DEF_x__h267873;
  tUWide DEF_fft_comb_deq___d2216;
  tUWide DEF_sfFft_rg_in__h219752;
  tUWide DEF_sfFft_outFifo_data_1__h321296;
  tUWide DEF_sfFft_outFifo_data_0__h321271;
  tUWide DEF_sfFft_inFifo_data_1__h106049;
  tUWide DEF_sfFft_inFifo_data_0__h106024;
  tUInt64 DEF_sfFft_rg_outs_15__h236541;
  tUInt64 DEF_sfFft_rg_outs_14__h236739;
  tUInt64 DEF_sfFft_rg_outs_13__h236937;
  tUInt64 DEF_sfFft_rg_outs_12__h237135;
  tUInt64 DEF_sfFft_rg_outs_11__h237333;
  tUInt64 DEF_sfFft_rg_outs_10__h237531;
  tUInt64 DEF_sfFft_rg_outs_9__h237729;
  tUInt64 DEF_sfFft_rg_outs_8__h237927;
  tUInt64 DEF_sfFft_rg_outs_7__h238125;
  tUInt64 DEF_sfFft_rg_outs_6__h238323;
  tUInt64 DEF_sfFft_rg_outs_5__h238521;
  tUInt64 DEF_sfFft_rg_outs_4__h238719;
  tUInt64 DEF_sfFft_rg_outs_3__h238917;
  tUInt64 DEF_sfFft_rg_outs_2__h239115;
  tUInt64 DEF_sfFft_rg_outs_1__h239313;
  tUInt64 DEF_sfFft_rg_outs_0__h239511;
  tUInt8 DEF_upd__h309879;
  tUInt8 DEF_upd__h250774;
  tUInt8 DEF_upd__h96121;
  tUInt8 DEF_upd__h309236;
  tUInt32 DEF_sfFft_rg_outs_0_BITS_63_TO_48___h236247;
  tUInt32 DEF_sfFft_rg_outs_0_BITS_47_TO_32___h239415;
  tUInt32 DEF_sfFft_rg_outs_0_BITS_31_TO_16___h236346;
  tUInt32 DEF_sfFft_rg_outs_0_BITS_15_TO_0___h239514;
  tUInt32 DEF_sfFft_rg_outs_1_BITS_63_TO_48___h235951;
  tUInt32 DEF_sfFft_rg_outs_1_BITS_47_TO_32___h239217;
  tUInt32 DEF_sfFft_rg_outs_1_BITS_31_TO_16___h236050;
  tUInt32 DEF_sfFft_rg_outs_1_BITS_15_TO_0___h239316;
  tUInt32 DEF_sfFft_rg_outs_2_BITS_63_TO_48___h235655;
  tUInt32 DEF_sfFft_rg_outs_2_BITS_47_TO_32___h239019;
  tUInt32 DEF_sfFft_rg_outs_2_BITS_31_TO_16___h235754;
  tUInt32 DEF_sfFft_rg_outs_2_BITS_15_TO_0___h239118;
  tUInt32 DEF_sfFft_rg_outs_3_BITS_63_TO_48___h235359;
  tUInt32 DEF_sfFft_rg_outs_3_BITS_47_TO_32___h238821;
  tUInt32 DEF_sfFft_rg_outs_3_BITS_31_TO_16___h235458;
  tUInt32 DEF_sfFft_rg_outs_3_BITS_15_TO_0___h238920;
  tUInt32 DEF_sfFft_rg_outs_4_BITS_63_TO_48___h235063;
  tUInt32 DEF_sfFft_rg_outs_4_BITS_47_TO_32___h238623;
  tUInt32 DEF_sfFft_rg_outs_4_BITS_31_TO_16___h235162;
  tUInt32 DEF_sfFft_rg_outs_4_BITS_15_TO_0___h238722;
  tUInt32 DEF_sfFft_rg_outs_5_BITS_63_TO_48___h234767;
  tUInt32 DEF_sfFft_rg_outs_5_BITS_47_TO_32___h238425;
  tUInt32 DEF_sfFft_rg_outs_5_BITS_31_TO_16___h234866;
  tUInt32 DEF_sfFft_rg_outs_5_BITS_15_TO_0___h238524;
  tUInt32 DEF_sfFft_rg_outs_6_BITS_63_TO_48___h234471;
  tUInt32 DEF_sfFft_rg_outs_6_BITS_47_TO_32___h238227;
  tUInt32 DEF_sfFft_rg_outs_6_BITS_31_TO_16___h234570;
  tUInt32 DEF_sfFft_rg_outs_6_BITS_15_TO_0___h238326;
  tUInt32 DEF_sfFft_rg_outs_7_BITS_63_TO_48___h234175;
  tUInt32 DEF_sfFft_rg_outs_7_BITS_47_TO_32___h238029;
  tUInt32 DEF_sfFft_rg_outs_7_BITS_31_TO_16___h234274;
  tUInt32 DEF_sfFft_rg_outs_7_BITS_15_TO_0___h238128;
  tUInt32 DEF_sfFft_rg_outs_8_BITS_63_TO_48___h233879;
  tUInt32 DEF_sfFft_rg_outs_8_BITS_47_TO_32___h237831;
  tUInt32 DEF_sfFft_rg_outs_8_BITS_31_TO_16___h233978;
  tUInt32 DEF_sfFft_rg_outs_8_BITS_15_TO_0___h237930;
  tUInt32 DEF_sfFft_rg_outs_9_BITS_63_TO_48___h233583;
  tUInt32 DEF_sfFft_rg_outs_9_BITS_47_TO_32___h237633;
  tUInt32 DEF_sfFft_rg_outs_9_BITS_31_TO_16___h233682;
  tUInt32 DEF_sfFft_rg_outs_9_BITS_15_TO_0___h237732;
  tUInt32 DEF_sfFft_rg_outs_10_BITS_63_TO_48___h233287;
  tUInt32 DEF_sfFft_rg_outs_10_BITS_47_TO_32___h237435;
  tUInt32 DEF_sfFft_rg_outs_10_BITS_31_TO_16___h233386;
  tUInt32 DEF_sfFft_rg_outs_10_BITS_15_TO_0___h237534;
  tUInt32 DEF_sfFft_rg_outs_11_BITS_63_TO_48___h232991;
  tUInt32 DEF_sfFft_rg_outs_11_BITS_47_TO_32___h237237;
  tUInt32 DEF_sfFft_rg_outs_11_BITS_31_TO_16___h233090;
  tUInt32 DEF_sfFft_rg_outs_11_BITS_15_TO_0___h237336;
  tUInt32 DEF_sfFft_rg_outs_12_BITS_63_TO_48___h232695;
  tUInt32 DEF_sfFft_rg_outs_12_BITS_47_TO_32___h237039;
  tUInt32 DEF_sfFft_rg_outs_12_BITS_31_TO_16___h232794;
  tUInt32 DEF_sfFft_rg_outs_12_BITS_15_TO_0___h237138;
  tUInt32 DEF_sfFft_rg_outs_13_BITS_63_TO_48___h232399;
  tUInt32 DEF_sfFft_rg_outs_13_BITS_47_TO_32___h236841;
  tUInt32 DEF_sfFft_rg_outs_13_BITS_31_TO_16___h232498;
  tUInt32 DEF_sfFft_rg_outs_13_BITS_15_TO_0___h236940;
  tUInt32 DEF_sfFft_rg_outs_14_BITS_63_TO_48___h232103;
  tUInt32 DEF_sfFft_rg_outs_14_BITS_47_TO_32___h236643;
  tUInt32 DEF_sfFft_rg_outs_14_BITS_31_TO_16___h232202;
  tUInt32 DEF_sfFft_rg_outs_14_BITS_15_TO_0___h236742;
  tUInt32 DEF_sfFft_rg_outs_15_BITS_63_TO_48___h231807;
  tUInt32 DEF_sfFft_rg_outs_15_BITS_47_TO_32___h236445;
  tUInt32 DEF_sfFft_rg_outs_15_BITS_31_TO_16___h231906;
  tUInt32 DEF_sfFft_rg_outs_15_BITS_15_TO_0___h236544;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2187;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2177;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1456;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1453;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2167;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1450;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2157;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1447;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2147;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1444;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2137;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1441;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2127;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1438;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2117;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1435;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2107;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1432;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2097;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1429;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2087;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1426;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2077;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1423;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2067;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1420;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2057;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1417;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2047;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1414;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2037;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1411;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2027;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1408;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2017;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1404;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d2007;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1400;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1997;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1396;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1987;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1392;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1977;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1388;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1967;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1384;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1957;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1380;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1947;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1376;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1937;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1372;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1927;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1368;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1917;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1364;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1907;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1360;
  tUWide DEF_TASK_getRandom_869_BITS_7_TO_0_870_CONCAT_TASK_ETC___d1897;
  tUWide DEF_sfFft_rg_outs_15_345_BITS_63_TO_48_346_CONCAT__ETC___d1356;
  tUInt8 DEF_x__h225134;
 
 /* Rules */
 public:
  void RL_sfFft_inFifo_enqP_canon();
  void RL_sfFft_inFifo_deqP_canon();
  void RL_sfFft_inFifo_enqEn_canon();
  void RL_sfFft_inFifo_deqEn_canon();
  void RL_sfFft_inFifo_tempData_canon();
  void RL_sfFft_inFifo_tempEnqP_canon();
  void RL_sfFft_inFifo_canonicalize();
  void RL_sfFft_outFifo_enqP_canon();
  void RL_sfFft_outFifo_deqP_canon();
  void RL_sfFft_outFifo_enqEn_canon();
  void RL_sfFft_outFifo_deqEn_canon();
  void RL_sfFft_outFifo_tempData_canon();
  void RL_sfFft_outFifo_tempEnqP_canon();
  void RL_sfFft_outFifo_canonicalize();
  void RL_sfFft_fft_start();
  void RL_sfFft_step_Bfly4();
  void RL_sfFft_end_steps();
  void RL_sfFft_end_stage();
  void RL_randomVal1_0_initialize();
  void RL_randomVal1_1_initialize();
  void RL_randomVal1_2_initialize();
  void RL_randomVal1_3_initialize();
  void RL_randomVal1_4_initialize();
  void RL_randomVal1_5_initialize();
  void RL_randomVal1_6_initialize();
  void RL_randomVal1_7_initialize();
  void RL_randomVal1_8_initialize();
  void RL_randomVal1_9_initialize();
  void RL_randomVal1_10_initialize();
  void RL_randomVal1_11_initialize();
  void RL_randomVal1_12_initialize();
  void RL_randomVal1_13_initialize();
  void RL_randomVal1_14_initialize();
  void RL_randomVal1_15_initialize();
  void RL_randomVal1_16_initialize();
  void RL_randomVal1_17_initialize();
  void RL_randomVal1_18_initialize();
  void RL_randomVal1_19_initialize();
  void RL_randomVal1_20_initialize();
  void RL_randomVal1_21_initialize();
  void RL_randomVal1_22_initialize();
  void RL_randomVal1_23_initialize();
  void RL_randomVal1_24_initialize();
  void RL_randomVal1_25_initialize();
  void RL_randomVal1_26_initialize();
  void RL_randomVal1_27_initialize();
  void RL_randomVal1_28_initialize();
  void RL_randomVal1_29_initialize();
  void RL_randomVal1_30_initialize();
  void RL_randomVal1_31_initialize();
  void RL_randomVal1_32_initialize();
  void RL_randomVal1_33_initialize();
  void RL_randomVal1_34_initialize();
  void RL_randomVal1_35_initialize();
  void RL_randomVal1_36_initialize();
  void RL_randomVal1_37_initialize();
  void RL_randomVal1_38_initialize();
  void RL_randomVal1_39_initialize();
  void RL_randomVal1_40_initialize();
  void RL_randomVal1_41_initialize();
  void RL_randomVal1_42_initialize();
  void RL_randomVal1_43_initialize();
  void RL_randomVal1_44_initialize();
  void RL_randomVal1_45_initialize();
  void RL_randomVal1_46_initialize();
  void RL_randomVal1_47_initialize();
  void RL_randomVal1_48_initialize();
  void RL_randomVal1_49_initialize();
  void RL_randomVal1_50_initialize();
  void RL_randomVal1_51_initialize();
  void RL_randomVal1_52_initialize();
  void RL_randomVal1_53_initialize();
  void RL_randomVal1_54_initialize();
  void RL_randomVal1_55_initialize();
  void RL_randomVal1_56_initialize();
  void RL_randomVal1_57_initialize();
  void RL_randomVal1_58_initialize();
  void RL_randomVal1_59_initialize();
  void RL_randomVal1_60_initialize();
  void RL_randomVal1_61_initialize();
  void RL_randomVal1_62_initialize();
  void RL_randomVal1_63_initialize();
  void RL_randomVal2_0_initialize();
  void RL_randomVal2_1_initialize();
  void RL_randomVal2_2_initialize();
  void RL_randomVal2_3_initialize();
  void RL_randomVal2_4_initialize();
  void RL_randomVal2_5_initialize();
  void RL_randomVal2_6_initialize();
  void RL_randomVal2_7_initialize();
  void RL_randomVal2_8_initialize();
  void RL_randomVal2_9_initialize();
  void RL_randomVal2_10_initialize();
  void RL_randomVal2_11_initialize();
  void RL_randomVal2_12_initialize();
  void RL_randomVal2_13_initialize();
  void RL_randomVal2_14_initialize();
  void RL_randomVal2_15_initialize();
  void RL_randomVal2_16_initialize();
  void RL_randomVal2_17_initialize();
  void RL_randomVal2_18_initialize();
  void RL_randomVal2_19_initialize();
  void RL_randomVal2_20_initialize();
  void RL_randomVal2_21_initialize();
  void RL_randomVal2_22_initialize();
  void RL_randomVal2_23_initialize();
  void RL_randomVal2_24_initialize();
  void RL_randomVal2_25_initialize();
  void RL_randomVal2_26_initialize();
  void RL_randomVal2_27_initialize();
  void RL_randomVal2_28_initialize();
  void RL_randomVal2_29_initialize();
  void RL_randomVal2_30_initialize();
  void RL_randomVal2_31_initialize();
  void RL_randomVal2_32_initialize();
  void RL_randomVal2_33_initialize();
  void RL_randomVal2_34_initialize();
  void RL_randomVal2_35_initialize();
  void RL_randomVal2_36_initialize();
  void RL_randomVal2_37_initialize();
  void RL_randomVal2_38_initialize();
  void RL_randomVal2_39_initialize();
  void RL_randomVal2_40_initialize();
  void RL_randomVal2_41_initialize();
  void RL_randomVal2_42_initialize();
  void RL_randomVal2_43_initialize();
  void RL_randomVal2_44_initialize();
  void RL_randomVal2_45_initialize();
  void RL_randomVal2_46_initialize();
  void RL_randomVal2_47_initialize();
  void RL_randomVal2_48_initialize();
  void RL_randomVal2_49_initialize();
  void RL_randomVal2_50_initialize();
  void RL_randomVal2_51_initialize();
  void RL_randomVal2_52_initialize();
  void RL_randomVal2_53_initialize();
  void RL_randomVal2_54_initialize();
  void RL_randomVal2_55_initialize();
  void RL_randomVal2_56_initialize();
  void RL_randomVal2_57_initialize();
  void RL_randomVal2_58_initialize();
  void RL_randomVal2_59_initialize();
  void RL_randomVal2_60_initialize();
  void RL_randomVal2_61_initialize();
  void RL_randomVal2_62_initialize();
  void RL_randomVal2_63_initialize();
  void RL_feed();
  void RL_stream();
  void RL_pass();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTbFftSuperFolded16 &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTbFftSuperFolded16 &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTbFftSuperFolded16 &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTbFftSuperFolded16 &backing);
};

#endif /* ifndef __mkTbFftSuperFolded16_h__ */
