#ifndef __AW_PID_2013_REG_H__
#define __AW_PID_2013_REG_H__

#define AW_PID_2013_ACF_FILE		"aw882xx_pid_2013_acf.bin"
#define AW_PID_2013_MONITOR_FILE	"aw882xx_pid_2013_monitor.bin"

/* registers list */
#define AW_PID_2013_ID_REG				(0x00)
#define AW_PID_2013_SYSST_REG			(0x01)
#define AW_PID_2013_SYSINT_REG			(0x02)
#define AW_PID_2013_SYSINTM_REG			(0x03)
#define AW_PID_2013_SYSCTRL_REG			(0x04)
#define AW_PID_2013_SYSCTRL2_REG		(0x05)
#define AW_PID_2013_I2SCTRL1_REG		(0x06)
#define AW_PID_2013_I2SCTRL2_REG		(0x07)
#define AW_PID_2013_DACCFG1_REG			(0x08)
#define AW_PID_2013_DACCFG2_REG			(0x09)
#define AW_PID_2013_DACCFG3_REG			(0x0A)
#define AW_PID_2013_DACCFG4_REG			(0x0B)
#define AW_PID_2013_DACCFG5_REG			(0x0C)
#define AW_PID_2013_DACCFG6_REG			(0x0D)
#define AW_PID_2013_DACCFG7_REG			(0x0E)
#define AW_PID_2013_PWMCTRL_REG			(0x10)
#define AW_PID_2013_I2SCFG1_REG			(0x11)
#define AW_PID_2013_DBGCTRL_REG			(0x12)
#define AW_PID_2013_DACST_REG			(0x20)
#define AW_PID_2013_VBAT_REG			(0x21)
#define AW_PID_2013_TEMP_REG			(0x22)
#define AW_PID_2013_PVDD_REG			(0x23)
#define AW_PID_2013_ISNDAT_REG			(0x24)
#define AW_PID_2013_VSNDAT_REG			(0x25)
#define AW_PID_2013_I2SINT_REG			(0x26)
#define AW_PID_2013_I2SCAPCNT_REG		(0x27)
#define AW_PID_2013_ANASTA1_REG			(0x28)
#define AW_PID_2013_ANASTA2_REG			(0x29)
#define AW_PID_2013_ANASTA3_REG			(0x2A)
#define AW_PID_2013_TESTDET_REG			(0x2B)
#define AW_PID_2013_TESTIN_REG			(0x38)
#define AW_PID_2013_TESTOUT_REG			(0x39)
#define AW_PID_2013_VSNTM1_REG			(0x50)
#define AW_PID_2013_VSNTM2_REG			(0x51)
#define AW_PID_2013_ISNCTRL1_REG		(0x52)
#define AW_PID_2013_PLLCTRL1_REG		(0x53)
#define AW_PID_2013_PLLCTRL2_REG		(0x54)
#define AW_PID_2013_PLLCTRL3_REG		(0x55)
#define AW_PID_2013_CDACTRL1_REG		(0x56)
#define AW_PID_2013_CDACTRL2_REG		(0x57)
#define AW_PID_2013_SADCCTRL1_REG		(0x58)
#define AW_PID_2013_BSTCTRL1_REG		(0x60)
#define AW_PID_2013_BSTCTRL2_REG		(0x61)
#define AW_PID_2013_BSTCTRL3_REG		(0x62)
#define AW_PID_2013_BSTCTRL4_REG		(0x63)
#define AW_PID_2013_BSTCTRL5_REG		(0x64)
#define AW_PID_2013_BSTCTRL6_REG		(0x65)
#define AW_PID_2013_DSMCFG1_REG			(0x66)
#define AW_PID_2013_DSMCFG2_REG			(0x67)
#define AW_PID_2013_DSMCFG3_REG			(0x68)
#define AW_PID_2013_DSMCFG4_REG			(0x69)
#define AW_PID_2013_DSMCFG5_REG			(0x6A)
#define AW_PID_2013_DSMCFG6_REG			(0x6B)
#define AW_PID_2013_DSMCFG7_REG			(0x6C)
#define AW_PID_2013_DSMCFG8_REG			(0x6D)
#define AW_PID_2013_TESTCTRL1_REG		(0x70)
#define AW_PID_2013_TESTCTRL2_REG		(0x71)
#define AW_PID_2013_EFCTRL1_REG			(0x72)
#define AW_PID_2013_EFCTRL2_REG			(0x73)
#define AW_PID_2013_EFWH_REG			(0x74)
#define AW_PID_2013_EFWM2_REG			(0x75)
#define AW_PID_2013_EFWM1_REG			(0x76)
#define AW_PID_2013_EFWL_REG			(0x77)
#define AW_PID_2013_EFRH_REG			(0x78)
#define AW_PID_2013_EFRM2_REG			(0x79)
#define AW_PID_2013_EFRM1_REG			(0x7A)
#define AW_PID_2013_EFRL_REG			(0x7B)
#define AW_PID_2013_TM_REG				(0x7C)

/********************************************
 * Register Access
 *******************************************/
#define AW_PID_2013_REG_MAX				(0x7D)

#define AW_PID_2013_REG_NONE_ACCESS			(0)
#define AW_PID_2013_REG_RD_ACCESS			(1 << 0)
#define AW_PID_2013_REG_WR_ACCESS			(1 << 1)

const unsigned char aw_pid_2013_reg_access[AW_PID_2013_REG_MAX] = {
	[AW_PID_2013_ID_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_SYSST_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_SYSINT_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_SYSINTM_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_SYSCTRL_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_SYSCTRL2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_I2SCTRL1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_I2SCTRL2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DACCFG1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DACCFG2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DACCFG3_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DACCFG4_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DACCFG5_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DACCFG6_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DACCFG7_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_PWMCTRL_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_I2SCFG1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DBGCTRL_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DACST_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_VBAT_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_TEMP_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_PVDD_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_ISNDAT_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_VSNDAT_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_I2SINT_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_I2SCAPCNT_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_ANASTA1_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_ANASTA2_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_ANASTA3_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_TESTDET_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_TESTIN_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_TESTOUT_REG]	= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_VSNTM1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_VSNTM2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_ISNCTRL1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_PLLCTRL1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_PLLCTRL2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_PLLCTRL3_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_CDACTRL1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_CDACTRL2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_SADCCTRL1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_BSTCTRL1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_BSTCTRL2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_BSTCTRL3_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_BSTCTRL4_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_BSTCTRL5_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_BSTCTRL6_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DSMCFG1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DSMCFG2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DSMCFG3_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DSMCFG4_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DSMCFG5_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DSMCFG6_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DSMCFG7_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_DSMCFG8_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_TESTCTRL1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_TESTCTRL2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_EFCTRL1_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_EFCTRL2_REG]	= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_EFWH_REG]		= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_EFWM2_REG]		= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_EFWM1_REG]		= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_EFWL_REG]		= (AW_PID_2013_REG_RD_ACCESS | AW_PID_2013_REG_WR_ACCESS),
	[AW_PID_2013_EFRH_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_EFRM2_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_EFRM1_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_EFRL_REG]		= (AW_PID_2013_REG_RD_ACCESS),
	[AW_PID_2013_TM_REG]		= (AW_PID_2013_REG_NONE_ACCESS),
};

/* detail information of registers begin */
/* ID (0x00) detail */
/* IDCODE bit 15:0 (ID 0x00) */
#define AW_PID_2013_IDCODE_START_BIT	(0)
#define AW_PID_2013_IDCODE_BITS_LEN		(16)
#define AW_PID_2013_IDCODE_MASK			\
	(~(((1<<AW_PID_2013_IDCODE_BITS_LEN)-1) << AW_PID_2013_IDCODE_START_BIT))

#define AW_PID_2013_IDCODE_DEFAULT_VALUE	(0x2013)
#define AW_PID_2013_IDCODE_DEFAULT		\
	(AW_PID_2013_IDCODE_DEFAULT_VALUE << AW_PID_2013_IDCODE_START_BIT)

/* default value of ID (0x00) */
/* #define AW_PID_2013_ID_DEFAULT		(0x2013) */

/* SYSST (0x01) detail */
/* OVP2S bit 15 (SYSST 0x01) */
#define AW_PID_2013_OVP2S_START_BIT		(15)
#define AW_PID_2013_OVP2S_BITS_LEN		(1)
#define AW_PID_2013_OVP2S_MASK			\
	(~(((1<<AW_PID_2013_OVP2S_BITS_LEN)-1) << AW_PID_2013_OVP2S_START_BIT))

#define AW_PID_2013_OVP2S_NORMAL		(0)
#define AW_PID_2013_OVP2S_NORMAL_VALUE	\
	(AW_PID_2013_OVP2S_NORMAL << AW_PID_2013_OVP2S_START_BIT)

#define AW_PID_2013_OVP2S_OVP			(1)
#define AW_PID_2013_OVP2S_OVP_VALUE		\
	(AW_PID_2013_OVP2S_OVP << AW_PID_2013_OVP2S_START_BIT)

#define AW_PID_2013_OVP2S_DEFAULT_VALUE	(0)
#define AW_PID_2013_OVP2S_DEFAULT		\
	(AW_PID_2013_OVP2S_DEFAULT_VALUE << AW_PID_2013_OVP2S_START_BIT)

/* UVLS bit 14 (SYSST 0x01) */
#define AW_PID_2013_UVLS_START_BIT		(14)
#define AW_PID_2013_UVLS_BITS_LEN		(1)
#define AW_PID_2013_UVLS_MASK			\
	(~(((1<<AW_PID_2013_UVLS_BITS_LEN)-1) << AW_PID_2013_UVLS_START_BIT))

#define AW_PID_2013_UVLS_NORMAL			(0)
#define AW_PID_2013_UVLS_NORMAL_VALUE	\
	(AW_PID_2013_UVLS_NORMAL << AW_PID_2013_UVLS_START_BIT)

#define AW_PID_2013_UVLS_UVLO			(1)
#define AW_PID_2013_UVLS_UVLO_VALUE		\
	(AW_PID_2013_UVLS_UVLO << AW_PID_2013_UVLS_START_BIT)

#define AW_PID_2013_UVLS_DEFAULT_VALUE	(0)
#define AW_PID_2013_UVLS_DEFAULT		\
	(AW_PID_2013_UVLS_DEFAULT_VALUE << AW_PID_2013_UVLS_START_BIT)

/* ADPS bit 13 (SYSST 0x01) */
#define AW_PID_2013_ADPS_START_BIT		(13)
#define AW_PID_2013_ADPS_BITS_LEN		(1)
#define AW_PID_2013_ADPS_MASK			\
	(~(((1<<AW_PID_2013_ADPS_BITS_LEN)-1) << AW_PID_2013_ADPS_START_BIT))

#define AW_PID_2013_ADPS_TRANSPARENT	(0)
#define AW_PID_2013_ADPS_TRANSPARENT_VALUE	\
	(AW_PID_2013_ADPS_TRANSPARENT << AW_PID_2013_ADPS_START_BIT)

#define AW_PID_2013_ADPS_BOOST			(1)
#define AW_PID_2013_ADPS_BOOST_VALUE	\
	(AW_PID_2013_ADPS_BOOST << AW_PID_2013_ADPS_START_BIT)

#define AW_PID_2013_ADPS_DEFAULT_VALUE	(0)
#define AW_PID_2013_ADPS_DEFAULT		\
	(AW_PID_2013_ADPS_DEFAULT_VALUE << AW_PID_2013_ADPS_START_BIT)

/* BSTOCS bit 11 (SYSST 0x01) */
#define AW_PID_2013_BSTOCS_START_BIT	(11)
#define AW_PID_2013_BSTOCS_BITS_LEN		(1)
#define AW_PID_2013_BSTOCS_MASK			\
	(~(((1<<AW_PID_2013_BSTOCS_BITS_LEN)-1) << AW_PID_2013_BSTOCS_START_BIT))

#define AW_PID_2013_BSTOCS_NORMAL		(0)
#define AW_PID_2013_BSTOCS_NORMAL_VALUE	\
	(AW_PID_2013_BSTOCS_NORMAL << AW_PID_2013_BSTOCS_START_BIT)

#define AW_PID_2013_BSTOCS_OVER_CURRENT	(1)
#define AW_PID_2013_BSTOCS_OVER_CURRENT_VALUE	\
	(AW_PID_2013_BSTOCS_OVER_CURRENT << AW_PID_2013_BSTOCS_START_BIT)

#define AW_PID_2013_BSTOCS_DEFAULT_VALUE	(0)
#define AW_PID_2013_BSTOCS_DEFAULT		\
	(AW_PID_2013_BSTOCS_DEFAULT_VALUE << AW_PID_2013_BSTOCS_START_BIT)

/* OVPS bit 10 (SYSST 0x01) */
#define AW_PID_2013_OVPS_START_BIT		(10)
#define AW_PID_2013_OVPS_BITS_LEN		(1)
#define AW_PID_2013_OVPS_MASK			\
	(~(((1<<AW_PID_2013_OVPS_BITS_LEN)-1) << AW_PID_2013_OVPS_START_BIT))

#define AW_PID_2013_OVPS_NORMAL			(0)
#define AW_PID_2013_OVPS_NORMAL_VALUE	\
	(AW_PID_2013_OVPS_NORMAL << AW_PID_2013_OVPS_START_BIT)

#define AW_PID_2013_OVPS_OVP			(1)
#define AW_PID_2013_OVPS_OVP_VALUE		\
	(AW_PID_2013_OVPS_OVP << AW_PID_2013_OVPS_START_BIT)

#define AW_PID_2013_OVPS_DEFAULT_VALUE	(0)
#define AW_PID_2013_OVPS_DEFAULT		\
	(AW_PID_2013_OVPS_DEFAULT_VALUE << AW_PID_2013_OVPS_START_BIT)

/* BSTS bit 9 (SYSST 0x01) */
#define AW_PID_2013_BSTS_START_BIT		(9)
#define AW_PID_2013_BSTS_BITS_LEN		(1)
#define AW_PID_2013_BSTS_MASK			\
	(~(((1<<AW_PID_2013_BSTS_BITS_LEN)-1) << AW_PID_2013_BSTS_START_BIT))

#define AW_PID_2013_BSTS_NOT_FINISHED	(0)
#define AW_PID_2013_BSTS_NOT_FINISHED_VALUE	\
	(AW_PID_2013_BSTS_NOT_FINISHED << AW_PID_2013_BSTS_START_BIT)

#define AW_PID_2013_BSTS_FINISHED		(1)
#define AW_PID_2013_BSTS_FINISHED_VALUE	\
	(AW_PID_2013_BSTS_FINISHED << AW_PID_2013_BSTS_START_BIT)

#define AW_PID_2013_BSTS_DEFAULT_VALUE	(0)
#define AW_PID_2013_BSTS_DEFAULT		\
	(AW_PID_2013_BSTS_DEFAULT_VALUE << AW_PID_2013_BSTS_START_BIT)

/* SWS bit 8 (SYSST 0x01) */
#define AW_PID_2013_SWS_START_BIT		(8)
#define AW_PID_2013_SWS_BITS_LEN		(1)
#define AW_PID_2013_SWS_MASK			\
	(~(((1<<AW_PID_2013_SWS_BITS_LEN)-1) << AW_PID_2013_SWS_START_BIT))

#define AW_PID_2013_SWS_NOT_SWITCHING	(0)
#define AW_PID_2013_SWS_NOT_SWITCHING_VALUE	\
	(AW_PID_2013_SWS_NOT_SWITCHING << AW_PID_2013_SWS_START_BIT)

#define AW_PID_2013_SWS_SWITCHING		(1)
#define AW_PID_2013_SWS_SWITCHING_VALUE	\
	(AW_PID_2013_SWS_SWITCHING << AW_PID_2013_SWS_START_BIT)

#define AW_PID_2013_SWS_DEFAULT_VALUE	(0)
#define AW_PID_2013_SWS_DEFAULT			\
	(AW_PID_2013_SWS_DEFAULT_VALUE << AW_PID_2013_SWS_START_BIT)

/* NOCLKS bit 5 (SYSST 0x01) */
#define AW_PID_2013_NOCLKS_START_BIT	(5)
#define AW_PID_2013_NOCLKS_BITS_LEN		(1)
#define AW_PID_2013_NOCLKS_MASK			\
	(~(((1<<AW_PID_2013_NOCLKS_BITS_LEN)-1) << AW_PID_2013_NOCLKS_START_BIT))

#define AW_PID_2013_NOCLKS_CLOCK_OK		(0)
#define AW_PID_2013_NOCLKS_CLOCK_OK_VALUE	\
	(AW_PID_2013_NOCLKS_CLOCK_OK << AW_PID_2013_NOCLKS_START_BIT)

#define AW_PID_2013_NOCLKS_NO_CLOCK		(1)
#define AW_PID_2013_NOCLKS_NO_CLOCK_VALUE	\
	(AW_PID_2013_NOCLKS_NO_CLOCK << AW_PID_2013_NOCLKS_START_BIT)

#define AW_PID_2013_NOCLKS_DEFAULT_VALUE	(0)
#define AW_PID_2013_NOCLKS_DEFAULT		\
	(AW_PID_2013_NOCLKS_DEFAULT_VALUE << AW_PID_2013_NOCLKS_START_BIT)

/* CLKS bit 4 (SYSST 0x01) */
#define AW_PID_2013_CLKS_START_BIT		(4)
#define AW_PID_2013_CLKS_BITS_LEN		(1)
#define AW_PID_2013_CLKS_MASK			\
	(~(((1<<AW_PID_2013_CLKS_BITS_LEN)-1) << AW_PID_2013_CLKS_START_BIT))

#define AW_PID_2013_CLKS_NOT_STABLE		(0)
#define AW_PID_2013_CLKS_NOT_STABLE_VALUE	\
	(AW_PID_2013_CLKS_NOT_STABLE << AW_PID_2013_CLKS_START_BIT)

#define AW_PID_2013_CLKS_STABLE			(1)
#define AW_PID_2013_CLKS_STABLE_VALUE	\
	(AW_PID_2013_CLKS_STABLE << AW_PID_2013_CLKS_START_BIT)

#define AW_PID_2013_CLKS_DEFAULT_VALUE	(0)
#define AW_PID_2013_CLKS_DEFAULT		\
	(AW_PID_2013_CLKS_DEFAULT_VALUE << AW_PID_2013_CLKS_START_BIT)

/* OCDS bit 3 (SYSST 0x01) */
#define AW_PID_2013_OCDS_START_BIT		(3)
#define AW_PID_2013_OCDS_BITS_LEN		(1)
#define AW_PID_2013_OCDS_MASK			\
	(~(((1<<AW_PID_2013_OCDS_BITS_LEN)-1) << AW_PID_2013_OCDS_START_BIT))

#define AW_PID_2013_OCDS_NORAML			(0)
#define AW_PID_2013_OCDS_NORAML_VALUE	\
	(AW_PID_2013_OCDS_NORAML << AW_PID_2013_OCDS_START_BIT)

#define AW_PID_2013_OCDS_OC				(1)
#define AW_PID_2013_OCDS_OC_VALUE		\
	(AW_PID_2013_OCDS_OC << AW_PID_2013_OCDS_START_BIT)

#define AW_PID_2013_OCDS_DEFAULT_VALUE	(0)
#define AW_PID_2013_OCDS_DEFAULT		\
	(AW_PID_2013_OCDS_DEFAULT_VALUE << AW_PID_2013_OCDS_START_BIT)

/* UVL_DVDDS bit 2 (SYSST 0x01) */
#define AW_PID_2013_UVL_DVDDS_START_BIT	(2)
#define AW_PID_2013_UVL_DVDDS_BITS_LEN	(1)
#define AW_PID_2013_UVL_DVDDS_MASK		\
	(~(((1<<AW_PID_2013_UVL_DVDDS_BITS_LEN)-1) << AW_PID_2013_UVL_DVDDS_START_BIT))

#define AW_PID_2013_UVL_DVDDS_NORMAL	(0)
#define AW_PID_2013_UVL_DVDDS_NORMAL_VALUE	\
	(AW_PID_2013_UVL_DVDDS_NORMAL << AW_PID_2013_UVL_DVDDS_START_BIT)

#define AW_PID_2013_UVL_DVDDS_UVLO		(1)
#define AW_PID_2013_UVL_DVDDS_UVLO_VALUE	\
	(AW_PID_2013_UVL_DVDDS_UVLO << AW_PID_2013_UVL_DVDDS_START_BIT)

#define AW_PID_2013_UVL_DVDDS_DEFAULT_VALUE	(0)
#define AW_PID_2013_UVL_DVDDS_DEFAULT	\
	(AW_PID_2013_UVL_DVDDS_DEFAULT_VALUE << AW_PID_2013_UVL_DVDDS_START_BIT)

/* OTHS bit 1 (SYSST 0x01) */
#define AW_PID_2013_OTHS_START_BIT		(1)
#define AW_PID_2013_OTHS_BITS_LEN		(1)
#define AW_PID_2013_OTHS_MASK			\
	(~(((1<<AW_PID_2013_OTHS_BITS_LEN)-1) << AW_PID_2013_OTHS_START_BIT))

#define AW_PID_2013_OTHS_NORMAL			(0)
#define AW_PID_2013_OTHS_NORMAL_VALUE	\
	(AW_PID_2013_OTHS_NORMAL << AW_PID_2013_OTHS_START_BIT)

#define AW_PID_2013_OTHS_OT				(1)
#define AW_PID_2013_OTHS_OT_VALUE		\
	(AW_PID_2013_OTHS_OT << AW_PID_2013_OTHS_START_BIT)

#define AW_PID_2013_OTHS_DEFAULT_VALUE	(0)
#define AW_PID_2013_OTHS_DEFAULT		\
	(AW_PID_2013_OTHS_DEFAULT_VALUE << AW_PID_2013_OTHS_START_BIT)

/* PLLS bit 0 (SYSST 0x01) */
#define AW_PID_2013_PLLS_START_BIT		(0)
#define AW_PID_2013_PLLS_BITS_LEN		(1)
#define AW_PID_2013_PLLS_MASK			\
	(~(((1<<AW_PID_2013_PLLS_BITS_LEN)-1) << AW_PID_2013_PLLS_START_BIT))

#define AW_PID_2013_PLLS_UNLOCKED		(0)
#define AW_PID_2013_PLLS_UNLOCKED_VALUE	\
	(AW_PID_2013_PLLS_UNLOCKED << AW_PID_2013_PLLS_START_BIT)

#define AW_PID_2013_PLLS_LOCKED			(1)
#define AW_PID_2013_PLLS_LOCKED_VALUE	\
	(AW_PID_2013_PLLS_LOCKED << AW_PID_2013_PLLS_START_BIT)

#define AW_PID_2013_PLLS_DEFAULT_VALUE	(0)
#define AW_PID_2013_PLLS_DEFAULT		\
	(AW_PID_2013_PLLS_DEFAULT_VALUE << AW_PID_2013_PLLS_START_BIT)

#define AW_PID_2013_SYSST_CHECK_MASK \
	(~(AW_PID_2013_UVLS_UVLO_VALUE | \
	AW_PID_2013_BSTOCS_OVER_CURRENT | \
	AW_PID_2013_BSTS_FINISHED_VALUE | \
	AW_PID_2013_SWS_SWITCHING_VALUE | \
	AW_PID_2013_NOCLKS_NO_CLOCK_VALUE | \
	AW_PID_2013_CLKS_STABLE_VALUE | \
	AW_PID_2013_OCDS_OC_VALUE | \
	AW_PID_2013_OTHS_OT_VALUE | \
	AW_PID_2013_PLLS_LOCKED_VALUE))

#define AW_PID_2013_SYSST_CHECK \
	(AW_PID_2013_BSTS_FINISHED_VALUE | \
	AW_PID_2013_SWS_SWITCHING_VALUE | \
	AW_PID_2013_CLKS_STABLE_VALUE | \
	AW_PID_2013_PLLS_LOCKED_VALUE)

/* default value of SYSST (0x01) */
/* #define AW_PID_2013_SYSST_DEFAULT		(0x0000) */

/* SYSINT (0x02) detail */
/* OVP2I bit 15 (SYSINT 0x02) */
#define AW_PID_2013_OVP2I_START_BIT		(15)
#define AW_PID_2013_OVP2I_BITS_LEN		(1)
#define AW_PID_2013_OVP2I_MASK			\
	(~(((1<<AW_PID_2013_OVP2I_BITS_LEN)-1) << AW_PID_2013_OVP2I_START_BIT))

#define AW_PID_2013_OVP2I_DEFAULT_VALUE	(0)
#define AW_PID_2013_OVP2I_DEFAULT		\
	(AW_PID_2013_OVP2I_DEFAULT_VALUE << AW_PID_2013_OVP2I_START_BIT)

/* UVLI bit 14 (SYSINT 0x02) */
#define AW_PID_2013_UVLI_START_BIT		(14)
#define AW_PID_2013_UVLI_BITS_LEN		(1)
#define AW_PID_2013_UVLI_MASK			\
	(~(((1<<AW_PID_2013_UVLI_BITS_LEN)-1) << AW_PID_2013_UVLI_START_BIT))

#define AW_PID_2013_UVLI_DEFAULT_VALUE	(0)
#define AW_PID_2013_UVLI_DEFAULT		\
	(AW_PID_2013_UVLI_DEFAULT_VALUE << AW_PID_2013_UVLI_START_BIT)

/* ADPI bit 13 (SYSINT 0x02) */
#define AW_PID_2013_ADPI_START_BIT		(13)
#define AW_PID_2013_ADPI_BITS_LEN		(1)
#define AW_PID_2013_ADPI_MASK			\
	(~(((1<<AW_PID_2013_ADPI_BITS_LEN)-1) << AW_PID_2013_ADPI_START_BIT))

#define AW_PID_2013_ADPI_DEFAULT_VALUE	(0)
#define AW_PID_2013_ADPI_DEFAULT		\
	(AW_PID_2013_ADPI_DEFAULT_VALUE << AW_PID_2013_ADPI_START_BIT)

/* BSTOCI bit 11 (SYSINT 0x02) */
#define AW_PID_2013_BSTOCI_START_BIT	(11)
#define AW_PID_2013_BSTOCI_BITS_LEN		(1)
#define AW_PID_2013_BSTOCI_MASK			\
	(~(((1<<AW_PID_2013_BSTOCI_BITS_LEN)-1) << AW_PID_2013_BSTOCI_START_BIT))

#define AW_PID_2013_BSTOCI_DEFAULT_VALUE	(0)
#define AW_PID_2013_BSTOCI_DEFAULT		\
	(AW_PID_2013_BSTOCI_DEFAULT_VALUE << AW_PID_2013_BSTOCI_START_BIT)

/* OVPI bit 10 (SYSINT 0x02) */
#define AW_PID_2013_OVPI_START_BIT		(10)
#define AW_PID_2013_OVPI_BITS_LEN		(1)
#define AW_PID_2013_OVPI_MASK			\
	(~(((1<<AW_PID_2013_OVPI_BITS_LEN)-1) << AW_PID_2013_OVPI_START_BIT))

#define AW_PID_2013_OVPI_DEFAULT_VALUE	(0)
#define AW_PID_2013_OVPI_DEFAULT		\
	(AW_PID_2013_OVPI_DEFAULT_VALUE << AW_PID_2013_OVPI_START_BIT)

/* BSTI bit 9 (SYSINT 0x02) */
#define AW_PID_2013_BSTI_START_BIT		(9)
#define AW_PID_2013_BSTI_BITS_LEN		(1)
#define AW_PID_2013_BSTI_MASK			\
	(~(((1<<AW_PID_2013_BSTI_BITS_LEN)-1) << AW_PID_2013_BSTI_START_BIT))

#define AW_PID_2013_BSTI_DEFAULT_VALUE	(0)
#define AW_PID_2013_BSTI_DEFAULT		\
	(AW_PID_2013_BSTI_DEFAULT_VALUE << AW_PID_2013_BSTI_START_BIT)

/* SWI bit 8 (SYSINT 0x02) */
#define AW_PID_2013_SWI_START_BIT		(8)
#define AW_PID_2013_SWI_BITS_LEN		(1)
#define AW_PID_2013_SWI_MASK			\
	(~(((1<<AW_PID_2013_SWI_BITS_LEN)-1) << AW_PID_2013_SWI_START_BIT))

#define AW_PID_2013_SWI_DEFAULT_VALUE	(0)
#define AW_PID_2013_SWI_DEFAULT			\
	(AW_PID_2013_SWI_DEFAULT_VALUE << AW_PID_2013_SWI_START_BIT)

/* NOCLKI bit 5 (SYSINT 0x02) */
#define AW_PID_2013_NOCLKI_START_BIT	(5)
#define AW_PID_2013_NOCLKI_BITS_LEN		(1)
#define AW_PID_2013_NOCLKI_MASK			\
	(~(((1<<AW_PID_2013_NOCLKI_BITS_LEN)-1) << AW_PID_2013_NOCLKI_START_BIT))

#define AW_PID_2013_NOCLKI_DEFAULT_VALUE	(0)
#define AW_PID_2013_NOCLKI_DEFAULT		\
	(AW_PID_2013_NOCLKI_DEFAULT_VALUE << AW_PID_2013_NOCLKI_START_BIT)

/* CLKI bit 4 (SYSINT 0x02) */
#define AW_PID_2013_CLKI_START_BIT		(4)
#define AW_PID_2013_CLKI_BITS_LEN		(1)
#define AW_PID_2013_CLKI_MASK			\
	(~(((1<<AW_PID_2013_CLKI_BITS_LEN)-1) << AW_PID_2013_CLKI_START_BIT))

#define AW_PID_2013_CLKI_DEFAULT_VALUE	(0)
#define AW_PID_2013_CLKI_DEFAULT		\
	(AW_PID_2013_CLKI_DEFAULT_VALUE << AW_PID_2013_CLKI_START_BIT)

/* OCDI bit 3 (SYSINT 0x02) */
#define AW_PID_2013_OCDI_START_BIT		(3)
#define AW_PID_2013_OCDI_BITS_LEN		(1)
#define AW_PID_2013_OCDI_MASK			\
	(~(((1<<AW_PID_2013_OCDI_BITS_LEN)-1) << AW_PID_2013_OCDI_START_BIT))

#define AW_PID_2013_OCDI_DEFAULT_VALUE	(0)
#define AW_PID_2013_OCDI_DEFAULT		\
	(AW_PID_2013_OCDI_DEFAULT_VALUE << AW_PID_2013_OCDI_START_BIT)

/* UVL_DVDDI bit 2 (SYSINT 0x02) */
#define AW_PID_2013_UVL_DVDDI_START_BIT	(2)
#define AW_PID_2013_UVL_DVDDI_BITS_LEN	(1)
#define AW_PID_2013_UVL_DVDDI_MASK		\
	(~(((1<<AW_PID_2013_UVL_DVDDI_BITS_LEN)-1) << AW_PID_2013_UVL_DVDDI_START_BIT))

#define AW_PID_2013_UVL_DVDDI_DEFAULT_VALUE	(0)
#define AW_PID_2013_UVL_DVDDI_DEFAULT	\
	(AW_PID_2013_UVL_DVDDI_DEFAULT_VALUE << AW_PID_2013_UVL_DVDDI_START_BIT)

/* OTHI bit 1 (SYSINT 0x02) */
#define AW_PID_2013_OTHI_START_BIT		(1)
#define AW_PID_2013_OTHI_BITS_LEN		(1)
#define AW_PID_2013_OTHI_MASK			\
	(~(((1<<AW_PID_2013_OTHI_BITS_LEN)-1) << AW_PID_2013_OTHI_START_BIT))

#define AW_PID_2013_OTHI_DEFAULT_VALUE	(0)
#define AW_PID_2013_OTHI_DEFAULT		\
	(AW_PID_2013_OTHI_DEFAULT_VALUE << AW_PID_2013_OTHI_START_BIT)

/* PLLI bit 0 (SYSINT 0x02) */
#define AW_PID_2013_PLLI_START_BIT		(0)
#define AW_PID_2013_PLLI_BITS_LEN		(1)
#define AW_PID_2013_PLLI_MASK			\
	(~(((1<<AW_PID_2013_PLLI_BITS_LEN)-1) << AW_PID_2013_PLLI_START_BIT))

#define AW_PID_2013_PLLI_DEFAULT_VALUE	(0)
#define AW_PID_2013_PLLI_DEFAULT		\
	(AW_PID_2013_PLLI_DEFAULT_VALUE << AW_PID_2013_PLLI_START_BIT)

/* default value of SYSINT (0x02) */
/* #define AW_PID_2013_SYSINT_DEFAULT		(0x0000) */

/* SYSINTM (0x03) detail */
/* OVP2M bit 15 (SYSINTM 0x03) */
#define AW_PID_2013_OVP2M_START_BIT		(15)
#define AW_PID_2013_OVP2M_BITS_LEN		(1)
#define AW_PID_2013_OVP2M_MASK			\
	(~(((1<<AW_PID_2013_OVP2M_BITS_LEN)-1) << AW_PID_2013_OVP2M_START_BIT))

#define AW_PID_2013_OVP2M_DEFAULT_VALUE	(1)
#define AW_PID_2013_OVP2M_DEFAULT		\
	(AW_PID_2013_OVP2M_DEFAULT_VALUE << AW_PID_2013_OVP2M_START_BIT)

/* UVLM bit 14 (SYSINTM 0x03) */
#define AW_PID_2013_UVLM_START_BIT		(14)
#define AW_PID_2013_UVLM_BITS_LEN		(1)
#define AW_PID_2013_UVLM_MASK			\
	(~(((1<<AW_PID_2013_UVLM_BITS_LEN)-1) << AW_PID_2013_UVLM_START_BIT))

#define AW_PID_2013_UVLM_DEFAULT_VALUE	(1)
#define AW_PID_2013_UVLM_DEFAULT		\
	(AW_PID_2013_UVLM_DEFAULT_VALUE << AW_PID_2013_UVLM_START_BIT)

/* ADPM bit 13 (SYSINTM 0x03) */
#define AW_PID_2013_ADPM_START_BIT		(13)
#define AW_PID_2013_ADPM_BITS_LEN		(1)
#define AW_PID_2013_ADPM_MASK			\
	(~(((1<<AW_PID_2013_ADPM_BITS_LEN)-1) << AW_PID_2013_ADPM_START_BIT))

#define AW_PID_2013_ADPM_DEFAULT_VALUE	(1)
#define AW_PID_2013_ADPM_DEFAULT		\
	(AW_PID_2013_ADPM_DEFAULT_VALUE << AW_PID_2013_ADPM_START_BIT)

/* DSPM bit 12 (SYSINTM 0x03) */
#define AW_PID_2013_DSPM_START_BIT		(12)
#define AW_PID_2013_DSPM_BITS_LEN		(1)
#define AW_PID_2013_DSPM_MASK			\
	(~(((1<<AW_PID_2013_DSPM_BITS_LEN)-1) << AW_PID_2013_DSPM_START_BIT))

#define AW_PID_2013_DSPM_DEFAULT_VALUE	(1)
#define AW_PID_2013_DSPM_DEFAULT		\
	(AW_PID_2013_DSPM_DEFAULT_VALUE << AW_PID_2013_DSPM_START_BIT)

/* BSTOCM bit 11 (SYSINTM 0x03) */
#define AW_PID_2013_BSTOCM_START_BIT	(11)
#define AW_PID_2013_BSTOCM_BITS_LEN		(1)
#define AW_PID_2013_BSTOCM_MASK			\
	(~(((1<<AW_PID_2013_BSTOCM_BITS_LEN)-1) << AW_PID_2013_BSTOCM_START_BIT))

#define AW_PID_2013_BSTOCM_DEFAULT_VALUE	(1)
#define AW_PID_2013_BSTOCM_DEFAULT		\
	(AW_PID_2013_BSTOCM_DEFAULT_VALUE << AW_PID_2013_BSTOCM_START_BIT)

/* OVPM bit 10 (SYSINTM 0x03) */
#define AW_PID_2013_OVPM_START_BIT		(10)
#define AW_PID_2013_OVPM_BITS_LEN		(1)
#define AW_PID_2013_OVPM_MASK			\
	(~(((1<<AW_PID_2013_OVPM_BITS_LEN)-1) << AW_PID_2013_OVPM_START_BIT))

#define AW_PID_2013_OVPM_DEFAULT_VALUE	(1)
#define AW_PID_2013_OVPM_DEFAULT		\
	(AW_PID_2013_OVPM_DEFAULT_VALUE << AW_PID_2013_OVPM_START_BIT)

/* BSTM bit 9 (SYSINTM 0x03) */
#define AW_PID_2013_BSTM_START_BIT		(9)
#define AW_PID_2013_BSTM_BITS_LEN		(1)
#define AW_PID_2013_BSTM_MASK			\
	(~(((1<<AW_PID_2013_BSTM_BITS_LEN)-1) << AW_PID_2013_BSTM_START_BIT))

#define AW_PID_2013_BSTM_DEFAULT_VALUE	(1)
#define AW_PID_2013_BSTM_DEFAULT		\
	(AW_PID_2013_BSTM_DEFAULT_VALUE << AW_PID_2013_BSTM_START_BIT)

/* SWM bit 8 (SYSINTM 0x03) */
#define AW_PID_2013_SWM_START_BIT		(8)
#define AW_PID_2013_SWM_BITS_LEN		(1)
#define AW_PID_2013_SWM_MASK			\
	(~(((1<<AW_PID_2013_SWM_BITS_LEN)-1) << AW_PID_2013_SWM_START_BIT))

#define AW_PID_2013_SWM_DEFAULT_VALUE	(1)
#define AW_PID_2013_SWM_DEFAULT			\
	(AW_PID_2013_SWM_DEFAULT_VALUE << AW_PID_2013_SWM_START_BIT)

/* CLIPM bit 7 (SYSINTM 0x03) */
#define AW_PID_2013_CLIPM_START_BIT		(7)
#define AW_PID_2013_CLIPM_BITS_LEN		(1)
#define AW_PID_2013_CLIPM_MASK			\
	(~(((1<<AW_PID_2013_CLIPM_BITS_LEN)-1) << AW_PID_2013_CLIPM_START_BIT))

#define AW_PID_2013_CLIPM_DEFAULT_VALUE	(1)
#define AW_PID_2013_CLIPM_DEFAULT		\
	(AW_PID_2013_CLIPM_DEFAULT_VALUE << AW_PID_2013_CLIPM_START_BIT)

/* WDM bit 6 (SYSINTM 0x03) */
#define AW_PID_2013_WDM_START_BIT		(6)
#define AW_PID_2013_WDM_BITS_LEN		(1)
#define AW_PID_2013_WDM_MASK			\
	(~(((1<<AW_PID_2013_WDM_BITS_LEN)-1) << AW_PID_2013_WDM_START_BIT))

#define AW_PID_2013_WDM_DEFAULT_VALUE	(1)
#define AW_PID_2013_WDM_DEFAULT			\
	(AW_PID_2013_WDM_DEFAULT_VALUE << AW_PID_2013_WDM_START_BIT)

/* NOCLKM bit 5 (SYSINTM 0x03) */
#define AW_PID_2013_NOCLKM_START_BIT	(5)
#define AW_PID_2013_NOCLKM_BITS_LEN		(1)
#define AW_PID_2013_NOCLKM_MASK			\
	(~(((1<<AW_PID_2013_NOCLKM_BITS_LEN)-1) << AW_PID_2013_NOCLKM_START_BIT))

#define AW_PID_2013_NOCLKM_DEFAULT_VALUE	(1)
#define AW_PID_2013_NOCLKM_DEFAULT		\
	(AW_PID_2013_NOCLKM_DEFAULT_VALUE << AW_PID_2013_NOCLKM_START_BIT)

/* CLKM bit 4 (SYSINTM 0x03) */
#define AW_PID_2013_CLKM_START_BIT		(4)
#define AW_PID_2013_CLKM_BITS_LEN		(1)
#define AW_PID_2013_CLKM_MASK			\
	(~(((1<<AW_PID_2013_CLKM_BITS_LEN)-1) << AW_PID_2013_CLKM_START_BIT))

#define AW_PID_2013_CLKM_DEFAULT_VALUE	(1)
#define AW_PID_2013_CLKM_DEFAULT		\
	(AW_PID_2013_CLKM_DEFAULT_VALUE << AW_PID_2013_CLKM_START_BIT)

/* OCDM bit 3 (SYSINTM 0x03) */
#define AW_PID_2013_OCDM_START_BIT		(3)
#define AW_PID_2013_OCDM_BITS_LEN		(1)
#define AW_PID_2013_OCDM_MASK			\
	(~(((1<<AW_PID_2013_OCDM_BITS_LEN)-1) << AW_PID_2013_OCDM_START_BIT))

#define AW_PID_2013_OCDM_DEFAULT_VALUE	(1)
#define AW_PID_2013_OCDM_DEFAULT		\
	(AW_PID_2013_OCDM_DEFAULT_VALUE << AW_PID_2013_OCDM_START_BIT)

/* UVL_DVDDM bit 2 (SYSINTM 0x03) */
#define AW_PID_2013_UVL_DVDDM_START_BIT	(2)
#define AW_PID_2013_UVL_DVDDM_BITS_LEN	(1)
#define AW_PID_2013_UVL_DVDDM_MASK		\
	(~(((1<<AW_PID_2013_UVL_DVDDM_BITS_LEN)-1) << AW_PID_2013_UVL_DVDDM_START_BIT))

#define AW_PID_2013_UVL_DVDDM_DEFAULT_VALUE	(1)
#define AW_PID_2013_UVL_DVDDM_DEFAULT	\
	(AW_PID_2013_UVL_DVDDM_DEFAULT_VALUE << AW_PID_2013_UVL_DVDDM_START_BIT)

/* OTHM bit 1 (SYSINTM 0x03) */
#define AW_PID_2013_OTHM_START_BIT		(1)
#define AW_PID_2013_OTHM_BITS_LEN		(1)
#define AW_PID_2013_OTHM_MASK			\
	(~(((1<<AW_PID_2013_OTHM_BITS_LEN)-1) << AW_PID_2013_OTHM_START_BIT))

#define AW_PID_2013_OTHM_DEFAULT_VALUE	(1)
#define AW_PID_2013_OTHM_DEFAULT		\
	(AW_PID_2013_OTHM_DEFAULT_VALUE << AW_PID_2013_OTHM_START_BIT)

/* PLLM bit 0 (SYSINTM 0x03) */
#define AW_PID_2013_PLLM_START_BIT		(0)
#define AW_PID_2013_PLLM_BITS_LEN		(1)
#define AW_PID_2013_PLLM_MASK			\
	(~(((1<<AW_PID_2013_PLLM_BITS_LEN)-1) << AW_PID_2013_PLLM_START_BIT))

#define AW_PID_2013_PLLM_DEFAULT_VALUE	(1)
#define AW_PID_2013_PLLM_DEFAULT		\
	(AW_PID_2013_PLLM_DEFAULT_VALUE << AW_PID_2013_PLLM_START_BIT)

/* default value of SYSINTM (0x03) */
#define AW_PID_2013_SYSINTM_DEFAULT		(0xFFFF)

/* SYSCTRL (0x04) detail */
/* DRVSTREN bit 15 (SYSCTRL 0x04) */
#define AW_PID_2013_DRVSTREN_START_BIT	(15)
#define AW_PID_2013_DRVSTREN_BITS_LEN	(1)
#define AW_PID_2013_DRVSTREN_MASK		\
	(~(((1<<AW_PID_2013_DRVSTREN_BITS_LEN)-1) << AW_PID_2013_DRVSTREN_START_BIT))

#define AW_PID_2013_DRVSTREN_4MA		(0)
#define AW_PID_2013_DRVSTREN_4MA_VALUE	\
	(AW_PID_2013_DRVSTREN_4MA << AW_PID_2013_DRVSTREN_START_BIT)

#define AW_PID_2013_DRVSTREN_12MA		(1)
#define AW_PID_2013_DRVSTREN_12MA_VALUE	\
	(AW_PID_2013_DRVSTREN_12MA << AW_PID_2013_DRVSTREN_START_BIT)

#define AW_PID_2013_DRVSTREN_DEFAULT_VALUE	(1)
#define AW_PID_2013_DRVSTREN_DEFAULT	\
	(AW_PID_2013_DRVSTREN_DEFAULT_VALUE << AW_PID_2013_DRVSTREN_START_BIT)

/* SET_GAIN bit 14:12 (SYSCTRL 0x04) */
#define AW_PID_2013_SET_GAIN_START_BIT	(12)
#define AW_PID_2013_SET_GAIN_BITS_LEN	(3)
#define AW_PID_2013_SET_GAIN_MASK		\
	(~(((1<<AW_PID_2013_SET_GAIN_BITS_LEN)-1) << AW_PID_2013_SET_GAIN_START_BIT))

#define AW_PID_2013_SET_GAIN_4P5_AV		(0)
#define AW_PID_2013_SET_GAIN_4P5_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_4P5_AV << AW_PID_2013_SET_GAIN_START_BIT)

#define AW_PID_2013_SET_GAIN_5P0_AV		(1)
#define AW_PID_2013_SET_GAIN_5P0_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_5P0_AV << AW_PID_2013_SET_GAIN_START_BIT)

#define AW_PID_2013_SET_GAIN_6P0_AV		(2)
#define AW_PID_2013_SET_GAIN_6P0_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_6P0_AV << AW_PID_2013_SET_GAIN_START_BIT)

#define AW_PID_2013_SET_GAIN_6P7_AV		(3)
#define AW_PID_2013_SET_GAIN_6P7_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_6P7_AV << AW_PID_2013_SET_GAIN_START_BIT)

#define AW_PID_2013_SET_GAIN_10_AV		(4)
#define AW_PID_2013_SET_GAIN_10_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_10_AV << AW_PID_2013_SET_GAIN_START_BIT)

#define AW_PID_2013_SET_GAIN_12_AV		(5)
#define AW_PID_2013_SET_GAIN_12_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_12_AV << AW_PID_2013_SET_GAIN_START_BIT)

#define AW_PID_2013_SET_GAIN_DEFAULT_VALUE	(0x5)
#define AW_PID_2013_SET_GAIN_DEFAULT	\
	(AW_PID_2013_SET_GAIN_DEFAULT_VALUE << AW_PID_2013_SET_GAIN_START_BIT)

/* RMSE bit 11 (SYSCTRL 0x04) */
#define AW_PID_2013_RMSE_START_BIT		(11)
#define AW_PID_2013_RMSE_BITS_LEN		(1)
#define AW_PID_2013_RMSE_MASK			\
	(~(((1<<AW_PID_2013_RMSE_BITS_LEN)-1) << AW_PID_2013_RMSE_START_BIT))

#define AW_PID_2013_RMSE_PEAK_AGC		(0)
#define AW_PID_2013_RMSE_PEAK_AGC_VALUE	\
	(AW_PID_2013_RMSE_PEAK_AGC << AW_PID_2013_RMSE_START_BIT)

#define AW_PID_2013_RMSE_RMS_AGC		(1)
#define AW_PID_2013_RMSE_RMS_AGC_VALUE	\
	(AW_PID_2013_RMSE_RMS_AGC << AW_PID_2013_RMSE_START_BIT)

#define AW_PID_2013_RMSE_DEFAULT_VALUE	(0)
#define AW_PID_2013_RMSE_DEFAULT		\
	(AW_PID_2013_RMSE_DEFAULT_VALUE << AW_PID_2013_RMSE_START_BIT)

/* HAGCE bit 10 (SYSCTRL 0x04) */
#define AW_PID_2013_HAGCE_START_BIT		(10)
#define AW_PID_2013_HAGCE_BITS_LEN		(1)
#define AW_PID_2013_HAGCE_MASK			\
	(~(((1<<AW_PID_2013_HAGCE_BITS_LEN)-1) << AW_PID_2013_HAGCE_START_BIT))

#define AW_PID_2013_HAGCE_DISABLE		(0)
#define AW_PID_2013_HAGCE_DISABLE_VALUE	\
	(AW_PID_2013_HAGCE_DISABLE << AW_PID_2013_HAGCE_START_BIT)

#define AW_PID_2013_HAGCE_ENABLE		(1)
#define AW_PID_2013_HAGCE_ENABLE_VALUE	\
	(AW_PID_2013_HAGCE_ENABLE << AW_PID_2013_HAGCE_START_BIT)

#define AW_PID_2013_HAGCE_DEFAULT_VALUE	(0)
#define AW_PID_2013_HAGCE_DEFAULT		\
	(AW_PID_2013_HAGCE_DEFAULT_VALUE << AW_PID_2013_HAGCE_START_BIT)

/* HDCCE bit 9 (SYSCTRL 0x04) */
#define AW_PID_2013_HDCCE_START_BIT		(9)
#define AW_PID_2013_HDCCE_BITS_LEN		(1)
#define AW_PID_2013_HDCCE_MASK			\
	(~(((1<<AW_PID_2013_HDCCE_BITS_LEN)-1) << AW_PID_2013_HDCCE_START_BIT))

#define AW_PID_2013_HDCCE_DISABLE		(0)
#define AW_PID_2013_HDCCE_DISABLE_VALUE	\
	(AW_PID_2013_HDCCE_DISABLE << AW_PID_2013_HDCCE_START_BIT)

#define AW_PID_2013_HDCCE_ENABLE		(1)
#define AW_PID_2013_HDCCE_ENABLE_VALUE	\
	(AW_PID_2013_HDCCE_ENABLE << AW_PID_2013_HDCCE_START_BIT)

#define AW_PID_2013_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2013_HDCCE_DEFAULT		\
	(AW_PID_2013_HDCCE_DEFAULT_VALUE << AW_PID_2013_HDCCE_START_BIT)

/* HMUTE bit 8 (SYSCTRL 0x04) */
#define AW_PID_2013_HMUTE_START_BIT		(8)
#define AW_PID_2013_HMUTE_BITS_LEN		(1)
#define AW_PID_2013_HMUTE_MASK			\
	(~(((1<<AW_PID_2013_HMUTE_BITS_LEN)-1) << AW_PID_2013_HMUTE_START_BIT))

#define AW_PID_2013_HMUTE_DISABLE		(0)
#define AW_PID_2013_HMUTE_DISABLE_VALUE	\
	(AW_PID_2013_HMUTE_DISABLE << AW_PID_2013_HMUTE_START_BIT)

#define AW_PID_2013_HMUTE_ENABLE		(1)
#define AW_PID_2013_HMUTE_ENABLE_VALUE	\
	(AW_PID_2013_HMUTE_ENABLE << AW_PID_2013_HMUTE_START_BIT)

#define AW_PID_2013_HMUTE_DEFAULT_VALUE	(1)
#define AW_PID_2013_HMUTE_DEFAULT		\
	(AW_PID_2013_HMUTE_DEFAULT_VALUE << AW_PID_2013_HMUTE_START_BIT)

/* EN_TRAN bit 7 (SYSCTRL 0x04) */
#define AW_PID_2013_EN_TRAN_START_BIT	(7)
#define AW_PID_2013_EN_TRAN_BITS_LEN	(1)
#define AW_PID_2013_EN_TRAN_MASK		\
	(~(((1<<AW_PID_2013_EN_TRAN_BITS_LEN)-1) << AW_PID_2013_EN_TRAN_START_BIT))

#define AW_PID_2013_EN_TRAN_SPK			(0)
#define AW_PID_2013_EN_TRAN_SPK_VALUE	\
	(AW_PID_2013_EN_TRAN_SPK << AW_PID_2013_EN_TRAN_START_BIT)

#define AW_PID_2013_EN_TRAN_RCV			(1)
#define AW_PID_2013_EN_TRAN_RCV_VALUE	\
	(AW_PID_2013_EN_TRAN_RCV << AW_PID_2013_EN_TRAN_START_BIT)

#define AW_PID_2013_EN_TRAN_DEFAULT_VALUE	(0)
#define AW_PID_2013_EN_TRAN_DEFAULT		\
	(AW_PID_2013_EN_TRAN_DEFAULT_VALUE << AW_PID_2013_EN_TRAN_START_BIT)

/* I2SEN bit 6 (SYSCTRL 0x04) */
#define AW_PID_2013_I2SEN_START_BIT		(6)
#define AW_PID_2013_I2SEN_BITS_LEN		(1)
#define AW_PID_2013_I2SEN_MASK			\
	(~(((1<<AW_PID_2013_I2SEN_BITS_LEN)-1) << AW_PID_2013_I2SEN_START_BIT))

#define AW_PID_2013_I2SEN_DISABLE		(0)
#define AW_PID_2013_I2SEN_DISABLE_VALUE	\
	(AW_PID_2013_I2SEN_DISABLE << AW_PID_2013_I2SEN_START_BIT)

#define AW_PID_2013_I2SEN_ENABLE		(1)
#define AW_PID_2013_I2SEN_ENABLE_VALUE	\
	(AW_PID_2013_I2SEN_ENABLE << AW_PID_2013_I2SEN_START_BIT)

#define AW_PID_2013_I2SEN_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2SEN_DEFAULT		\
	(AW_PID_2013_I2SEN_DEFAULT_VALUE << AW_PID_2013_I2SEN_START_BIT)

/* WSINV bit 5 (SYSCTRL 0x04) */
#define AW_PID_2013_WSINV_START_BIT		(5)
#define AW_PID_2013_WSINV_BITS_LEN		(1)
#define AW_PID_2013_WSINV_MASK			\
	(~(((1<<AW_PID_2013_WSINV_BITS_LEN)-1) << AW_PID_2013_WSINV_START_BIT))

#define AW_PID_2013_WSINV_NOT_SWITCH	(0)
#define AW_PID_2013_WSINV_NOT_SWITCH_VALUE	\
	(AW_PID_2013_WSINV_NOT_SWITCH << AW_PID_2013_WSINV_START_BIT)

#define AW_PID_2013_WSINV_SWITCH		(1)
#define AW_PID_2013_WSINV_SWITCH_VALUE	\
	(AW_PID_2013_WSINV_SWITCH << AW_PID_2013_WSINV_START_BIT)

#define AW_PID_2013_WSINV_DEFAULT_VALUE	(0)
#define AW_PID_2013_WSINV_DEFAULT		\
	(AW_PID_2013_WSINV_DEFAULT_VALUE << AW_PID_2013_WSINV_START_BIT)

/* BCKINV bit 4 (SYSCTRL 0x04) */
#define AW_PID_2013_BCKINV_START_BIT	(4)
#define AW_PID_2013_BCKINV_BITS_LEN		(1)
#define AW_PID_2013_BCKINV_MASK			\
	(~(((1<<AW_PID_2013_BCKINV_BITS_LEN)-1) << AW_PID_2013_BCKINV_START_BIT))

#define AW_PID_2013_BCKINV_NOT_INVERT	(0)
#define AW_PID_2013_BCKINV_NOT_INVERT_VALUE	\
	(AW_PID_2013_BCKINV_NOT_INVERT << AW_PID_2013_BCKINV_START_BIT)

#define AW_PID_2013_BCKINV_INVERTED		(1)
#define AW_PID_2013_BCKINV_INVERTED_VALUE	\
	(AW_PID_2013_BCKINV_INVERTED << AW_PID_2013_BCKINV_START_BIT)

#define AW_PID_2013_BCKINV_DEFAULT_VALUE	(0)
#define AW_PID_2013_BCKINV_DEFAULT		\
	(AW_PID_2013_BCKINV_DEFAULT_VALUE << AW_PID_2013_BCKINV_START_BIT)

/* IPLL bit 3 (SYSCTRL 0x04) */
#define AW_PID_2013_IPLL_START_BIT		(3)
#define AW_PID_2013_IPLL_BITS_LEN		(1)
#define AW_PID_2013_IPLL_MASK			\
	(~(((1<<AW_PID_2013_IPLL_BITS_LEN)-1) << AW_PID_2013_IPLL_START_BIT))

#define AW_PID_2013_IPLL_BCK			(0)
#define AW_PID_2013_IPLL_BCK_VALUE		\
	(AW_PID_2013_IPLL_BCK << AW_PID_2013_IPLL_START_BIT)

#define AW_PID_2013_IPLL_WCK			(1)
#define AW_PID_2013_IPLL_WCK_VALUE		\
	(AW_PID_2013_IPLL_WCK << AW_PID_2013_IPLL_START_BIT)

#define AW_PID_2013_IPLL_DEFAULT_VALUE	(0)
#define AW_PID_2013_IPLL_DEFAULT		\
	(AW_PID_2013_IPLL_DEFAULT_VALUE << AW_PID_2013_IPLL_START_BIT)

/* AMPPD bit 1 (SYSCTRL 0x04) */
#define AW_PID_2013_AMPPD_START_BIT		(1)
#define AW_PID_2013_AMPPD_BITS_LEN		(1)
#define AW_PID_2013_AMPPD_MASK			\
	(~(((1<<AW_PID_2013_AMPPD_BITS_LEN)-1) << AW_PID_2013_AMPPD_START_BIT))

#define AW_PID_2013_AMPPD_WORKING		(0)
#define AW_PID_2013_AMPPD_WORKING_VALUE	\
	(AW_PID_2013_AMPPD_WORKING << AW_PID_2013_AMPPD_START_BIT)

#define AW_PID_2013_AMPPD_POWER_DOWN	(1)
#define AW_PID_2013_AMPPD_POWER_DOWN_VALUE	\
	(AW_PID_2013_AMPPD_POWER_DOWN << AW_PID_2013_AMPPD_START_BIT)

#define AW_PID_2013_AMPPD_DEFAULT_VALUE	(1)
#define AW_PID_2013_AMPPD_DEFAULT		\
	(AW_PID_2013_AMPPD_DEFAULT_VALUE << AW_PID_2013_AMPPD_START_BIT)

/* PWDN bit 0 (SYSCTRL 0x04) */
#define AW_PID_2013_PWDN_START_BIT		(0)
#define AW_PID_2013_PWDN_BITS_LEN		(1)
#define AW_PID_2013_PWDN_MASK			\
	(~(((1<<AW_PID_2013_PWDN_BITS_LEN)-1) << AW_PID_2013_PWDN_START_BIT))

#define AW_PID_2013_PWDN_WORKING		(0)
#define AW_PID_2013_PWDN_WORKING_VALUE	\
	(AW_PID_2013_PWDN_WORKING << AW_PID_2013_PWDN_START_BIT)

#define AW_PID_2013_PWDN_POWER_DOWN		(1)
#define AW_PID_2013_PWDN_POWER_DOWN_VALUE	\
	(AW_PID_2013_PWDN_POWER_DOWN << AW_PID_2013_PWDN_START_BIT)

#define AW_PID_2013_PWDN_DEFAULT_VALUE	(1)
#define AW_PID_2013_PWDN_DEFAULT		\
	(AW_PID_2013_PWDN_DEFAULT_VALUE << AW_PID_2013_PWDN_START_BIT)

/* default value of SYSCTRL (0x04) */
/* #define AW_PID_2013_SYSCTRL_DEFAULT		(0xD303) */

/* SYSCTRL2 (0x05) detail */
/* IV2CH bit 15 (SYSCTRL2 0x05) */
#define AW_PID_2013_IV2CH_START_BIT		(15)
#define AW_PID_2013_IV2CH_BITS_LEN		(1)
#define AW_PID_2013_IV2CH_MASK			\
	(~(((1<<AW_PID_2013_IV2CH_BITS_LEN)-1) << AW_PID_2013_IV2CH_START_BIT))

#define AW_PID_2013_IV2CH_LEGACY		(0)
#define AW_PID_2013_IV2CH_LEGACY_VALUE	\
	(AW_PID_2013_IV2CH_LEGACY << AW_PID_2013_IV2CH_START_BIT)

#define AW_PID_2013_IV2CH_SPECIAL		(1)
#define AW_PID_2013_IV2CH_SPECIAL_VALUE	\
	(AW_PID_2013_IV2CH_SPECIAL << AW_PID_2013_IV2CH_START_BIT)

#define AW_PID_2013_IV2CH_DEFAULT_VALUE	(0)
#define AW_PID_2013_IV2CH_DEFAULT		\
	(AW_PID_2013_IV2CH_DEFAULT_VALUE << AW_PID_2013_IV2CH_START_BIT)

/* I2SDOSEL bit 14 (SYSCTRL2 0x05) */
#define AW_PID_2013_I2SDOSEL_START_BIT	(14)
#define AW_PID_2013_I2SDOSEL_BITS_LEN	(1)
#define AW_PID_2013_I2SDOSEL_MASK		\
	(~(((1<<AW_PID_2013_I2SDOSEL_BITS_LEN)-1) << AW_PID_2013_I2SDOSEL_START_BIT))

#define AW_PID_2013_I2SDOSEL_ZEROS		(0)
#define AW_PID_2013_I2SDOSEL_ZEROS_VALUE	\
	(AW_PID_2013_I2SDOSEL_ZEROS << AW_PID_2013_I2SDOSEL_START_BIT)

#define AW_PID_2013_I2SDOSEL_TXDATA		(1)
#define AW_PID_2013_I2SDOSEL_TXDATA_VALUE	\
	(AW_PID_2013_I2SDOSEL_TXDATA << AW_PID_2013_I2SDOSEL_START_BIT)

#define AW_PID_2013_I2SDOSEL_DEFAULT_VALUE	(1)
#define AW_PID_2013_I2SDOSEL_DEFAULT	\
	(AW_PID_2013_I2SDOSEL_DEFAULT_VALUE << AW_PID_2013_I2SDOSEL_START_BIT)

/* DOHZ bit 13 (SYSCTRL2 0x05) */
#define AW_PID_2013_DOHZ_START_BIT		(13)
#define AW_PID_2013_DOHZ_BITS_LEN		(1)
#define AW_PID_2013_DOHZ_MASK			\
	(~(((1<<AW_PID_2013_DOHZ_BITS_LEN)-1) << AW_PID_2013_DOHZ_START_BIT))

#define AW_PID_2013_DOHZ_ALL			(0)
#define AW_PID_2013_DOHZ_ALL_VALUE		\
	(AW_PID_2013_DOHZ_ALL << AW_PID_2013_DOHZ_START_BIT)

#define AW_PID_2013_DOHZ_HIZ			(1)
#define AW_PID_2013_DOHZ_HIZ_VALUE		\
	(AW_PID_2013_DOHZ_HIZ << AW_PID_2013_DOHZ_START_BIT)

#define AW_PID_2013_DOHZ_DEFAULT_VALUE	(1)
#define AW_PID_2013_DOHZ_DEFAULT		\
	(AW_PID_2013_DOHZ_DEFAULT_VALUE << AW_PID_2013_DOHZ_START_BIT)

/* I2SCHS bit 12 (SYSCTRL2 0x05) */
#define AW_PID_2013_I2SCHS_START_BIT	(12)
#define AW_PID_2013_I2SCHS_BITS_LEN		(1)
#define AW_PID_2013_I2SCHS_MASK			\
	(~(((1<<AW_PID_2013_I2SCHS_BITS_LEN)-1) << AW_PID_2013_I2SCHS_START_BIT))

#define AW_PID_2013_I2SCHS_LEFT			(0)
#define AW_PID_2013_I2SCHS_LEFT_VALUE	\
	(AW_PID_2013_I2SCHS_LEFT << AW_PID_2013_I2SCHS_START_BIT)

#define AW_PID_2013_I2SCHS_RIGHT		(1)
#define AW_PID_2013_I2SCHS_RIGHT_VALUE	\
	(AW_PID_2013_I2SCHS_RIGHT << AW_PID_2013_I2SCHS_START_BIT)

#define AW_PID_2013_I2SCHS_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2SCHS_DEFAULT		\
	(AW_PID_2013_I2SCHS_DEFAULT_VALUE << AW_PID_2013_I2SCHS_START_BIT)

/* INTMODE bit 11 (SYSCTRL2 0x05) */
#define AW_PID_2013_INTMODE_START_BIT	(11)
#define AW_PID_2013_INTMODE_BITS_LEN	(1)
#define AW_PID_2013_INTMODE_MASK		\
	(~(((1<<AW_PID_2013_INTMODE_BITS_LEN)-1) << AW_PID_2013_INTMODE_START_BIT))

#define AW_PID_2013_INTMODE_OPENMINUS_DRAIN	(0)
#define AW_PID_2013_INTMODE_OPENMINUS_DRAIN_VALUE	\
	(AW_PID_2013_INTMODE_OPENMINUS_DRAIN << AW_PID_2013_INTMODE_START_BIT)

#define AW_PID_2013_INTMODE_PUSHPULL	(1)
#define AW_PID_2013_INTMODE_PUSHPULL_VALUE	\
	(AW_PID_2013_INTMODE_PUSHPULL << AW_PID_2013_INTMODE_START_BIT)

#define AW_PID_2013_INTMODE_DEFAULT_VALUE	(0)
#define AW_PID_2013_INTMODE_DEFAULT		\
	(AW_PID_2013_INTMODE_DEFAULT_VALUE << AW_PID_2013_INTMODE_START_BIT)

/* INTN bit 10 (SYSCTRL2 0x05) */
#define AW_PID_2013_INTN_START_BIT		(10)
#define AW_PID_2013_INTN_BITS_LEN		(1)
#define AW_PID_2013_INTN_MASK			\
	(~(((1<<AW_PID_2013_INTN_BITS_LEN)-1) << AW_PID_2013_INTN_START_BIT))

#define AW_PID_2013_INTN_SYSINT			(0)
#define AW_PID_2013_INTN_SYSINT_VALUE	\
	(AW_PID_2013_INTN_SYSINT << AW_PID_2013_INTN_START_BIT)

#define AW_PID_2013_INTN_SYSST			(1)
#define AW_PID_2013_INTN_SYSST_VALUE	\
	(AW_PID_2013_INTN_SYSST << AW_PID_2013_INTN_START_BIT)

#define AW_PID_2013_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2013_INTN_DEFAULT		\
	(AW_PID_2013_INTN_DEFAULT_VALUE << AW_PID_2013_INTN_START_BIT)

/* VOL bit 9:0 (SYSCTRL2 0x05) */
#define AW_PID_2013_VOL_START_BIT		(0)
#define AW_PID_2013_VOL_BITS_LEN		(10)
#define AW_PID_2013_VOL_MASK			\
	(~(((1<<AW_PID_2013_VOL_BITS_LEN)-1) << AW_PID_2013_VOL_START_BIT))

#define AW_PID_2013_MUTE_VOL	(90 * 8)
#define AW_PID_2013_VOL_STEP_DB	(6 * 8)

#define AW_PID_2013_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2013_VOL_DEFAULT			\
	(AW_PID_2013_VOL_DEFAULT_VALUE << AW_PID_2013_VOL_START_BIT)

/* default value of SYSCTRL2 (0x05) */
/* #define AW_PID_2013_SYSCTRL2_DEFAULT		(0x6000) */

/* I2SCTRL1 (0x06) detail */
/* I2SRXEN bit 15 (I2SCTRL1 0x06) */
#define AW_PID_2013_I2SRXEN_START_BIT	(15)
#define AW_PID_2013_I2SRXEN_BITS_LEN	(1)
#define AW_PID_2013_I2SRXEN_MASK		\
	(~(((1<<AW_PID_2013_I2SRXEN_BITS_LEN)-1) << AW_PID_2013_I2SRXEN_START_BIT))

#define AW_PID_2013_I2SRXEN_DISABLE		(0)
#define AW_PID_2013_I2SRXEN_DISABLE_VALUE	\
	(AW_PID_2013_I2SRXEN_DISABLE << AW_PID_2013_I2SRXEN_START_BIT)

#define AW_PID_2013_I2SRXEN_ENABLE		(1)
#define AW_PID_2013_I2SRXEN_ENABLE_VALUE	\
	(AW_PID_2013_I2SRXEN_ENABLE << AW_PID_2013_I2SRXEN_START_BIT)

#define AW_PID_2013_I2SRXEN_DEFAULT_VALUE	(1)
#define AW_PID_2013_I2SRXEN_DEFAULT		\
	(AW_PID_2013_I2SRXEN_DEFAULT_VALUE << AW_PID_2013_I2SRXEN_START_BIT)

/* I2STXEN bit 14 (I2SCTRL1 0x06) */
#define AW_PID_2013_I2STXEN_START_BIT	(14)
#define AW_PID_2013_I2STXEN_BITS_LEN	(1)
#define AW_PID_2013_I2STXEN_MASK		\
	(~(((1<<AW_PID_2013_I2STXEN_BITS_LEN)-1) << AW_PID_2013_I2STXEN_START_BIT))

#define AW_PID_2013_I2STXEN_DISABLE		(0)
#define AW_PID_2013_I2STXEN_DISABLE_VALUE	\
	(AW_PID_2013_I2STXEN_DISABLE << AW_PID_2013_I2STXEN_START_BIT)

#define AW_PID_2013_I2STXEN_ENABLE		(1)
#define AW_PID_2013_I2STXEN_ENABLE_VALUE	\
	(AW_PID_2013_I2STXEN_ENABLE << AW_PID_2013_I2STXEN_START_BIT)

#define AW_PID_2013_I2STXEN_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2STXEN_DEFAULT		\
	(AW_PID_2013_I2STXEN_DEFAULT_VALUE << AW_PID_2013_I2STXEN_START_BIT)

/* CFSEL bit 13:12 (I2SCTRL1 0x06) */
#define AW_PID_2013_CFSEL_START_BIT		(12)
#define AW_PID_2013_CFSEL_BITS_LEN		(2)
#define AW_PID_2013_CFSEL_MASK			\
	(~(((1<<AW_PID_2013_CFSEL_BITS_LEN)-1) << AW_PID_2013_CFSEL_START_BIT))

#define AW_PID_2013_CFSEL_HAGC			(0)
#define AW_PID_2013_CFSEL_HAGC_VALUE	\
	(AW_PID_2013_CFSEL_HAGC << AW_PID_2013_CFSEL_START_BIT)

#define AW_PID_2013_CFSEL_IV			(1)
#define AW_PID_2013_CFSEL_IV_VALUE		\
	(AW_PID_2013_CFSEL_IV << AW_PID_2013_CFSEL_START_BIT)

#define AW_PID_2013_CFSEL_IVT_IPVT		(2)
#define AW_PID_2013_CFSEL_IVT_IPVT_VALUE	\
	(AW_PID_2013_CFSEL_IVT_IPVT << AW_PID_2013_CFSEL_START_BIT)

#define AW_PID_2013_CFSEL_RESERVED		(3)
#define AW_PID_2013_CFSEL_RESERVED_VALUE	\
	(AW_PID_2013_CFSEL_RESERVED << AW_PID_2013_CFSEL_START_BIT)

#define AW_PID_2013_CFSEL_DEFAULT_VALUE	(0)
#define AW_PID_2013_CFSEL_DEFAULT		\
	(AW_PID_2013_CFSEL_DEFAULT_VALUE << AW_PID_2013_CFSEL_START_BIT)

/* CHSEL bit 11:10 (I2SCTRL1 0x06) */
#define AW_PID_2013_CHSEL_START_BIT		(10)
#define AW_PID_2013_CHSEL_BITS_LEN		(2)
#define AW_PID_2013_CHSEL_MASK			\
	(~(((1<<AW_PID_2013_CHSEL_BITS_LEN)-1) << AW_PID_2013_CHSEL_START_BIT))

#define AW_PID_2013_CHSEL_RESERVED		(0)
#define AW_PID_2013_CHSEL_RESERVED_VALUE	\
	(AW_PID_2013_CHSEL_RESERVED << AW_PID_2013_CHSEL_START_BIT)

#define AW_PID_2013_CHSEL_LEFT			(1)
#define AW_PID_2013_CHSEL_LEFT_VALUE	\
	(AW_PID_2013_CHSEL_LEFT << AW_PID_2013_CHSEL_START_BIT)

#define AW_PID_2013_CHSEL_RIGHT			(2)
#define AW_PID_2013_CHSEL_RIGHT_VALUE	\
	(AW_PID_2013_CHSEL_RIGHT << AW_PID_2013_CHSEL_START_BIT)

#define AW_PID_2013_CHSEL_MONO			(3)
#define AW_PID_2013_CHSEL_MONO_VALUE	\
	(AW_PID_2013_CHSEL_MONO << AW_PID_2013_CHSEL_START_BIT)

#define AW_PID_2013_CHSEL_DEFAULT_VALUE	(1)
#define AW_PID_2013_CHSEL_DEFAULT		\
	(AW_PID_2013_CHSEL_DEFAULT_VALUE << AW_PID_2013_CHSEL_START_BIT)

/* I2SMD bit 9:8 (I2SCTRL1 0x06) */
#define AW_PID_2013_I2SMD_START_BIT		(8)
#define AW_PID_2013_I2SMD_BITS_LEN		(2)
#define AW_PID_2013_I2SMD_MASK			\
	(~(((1<<AW_PID_2013_I2SMD_BITS_LEN)-1) << AW_PID_2013_I2SMD_START_BIT))

#define AW_PID_2013_I2SMD_PHILIP_STANDARD	(0)
#define AW_PID_2013_I2SMD_PHILIP_STANDARD_VALUE	\
	(AW_PID_2013_I2SMD_PHILIP_STANDARD << AW_PID_2013_I2SMD_START_BIT)

#define AW_PID_2013_I2SMD_MSB_JUSTIFIED	(1)
#define AW_PID_2013_I2SMD_MSB_JUSTIFIED_VALUE	\
	(AW_PID_2013_I2SMD_MSB_JUSTIFIED << AW_PID_2013_I2SMD_START_BIT)

#define AW_PID_2013_I2SMD_LSB_JUSTIFIED	(2)
#define AW_PID_2013_I2SMD_LSB_JUSTIFIED_VALUE	\
	(AW_PID_2013_I2SMD_LSB_JUSTIFIED << AW_PID_2013_I2SMD_START_BIT)

#define AW_PID_2013_I2SMD_RESERVED		(3)
#define AW_PID_2013_I2SMD_RESERVED_VALUE	\
	(AW_PID_2013_I2SMD_RESERVED << AW_PID_2013_I2SMD_START_BIT)

#define AW_PID_2013_I2SMD_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2SMD_DEFAULT		\
	(AW_PID_2013_I2SMD_DEFAULT_VALUE << AW_PID_2013_I2SMD_START_BIT)

/* I2SFS bit 7:6 (I2SCTRL1 0x06) */
#define AW_PID_2013_I2SFS_START_BIT		(6)
#define AW_PID_2013_I2SFS_BITS_LEN		(2)
#define AW_PID_2013_I2SFS_MASK			\
	(~(((1<<AW_PID_2013_I2SFS_BITS_LEN)-1) << AW_PID_2013_I2SFS_START_BIT))

#define AW_PID_2013_I2SFS_16_BITS		(0)
#define AW_PID_2013_I2SFS_16_BITS_VALUE	\
	(AW_PID_2013_I2SFS_16_BITS << AW_PID_2013_I2SFS_START_BIT)

#define AW_PID_2013_I2SFS_20_BITS		(1)
#define AW_PID_2013_I2SFS_20_BITS_VALUE	\
	(AW_PID_2013_I2SFS_20_BITS << AW_PID_2013_I2SFS_START_BIT)

#define AW_PID_2013_I2SFS_24_BITS		(2)
#define AW_PID_2013_I2SFS_24_BITS_VALUE	\
	(AW_PID_2013_I2SFS_24_BITS << AW_PID_2013_I2SFS_START_BIT)

#define AW_PID_2013_I2SFS_32_BITS		(3)
#define AW_PID_2013_I2SFS_32_BITS_VALUE	\
	(AW_PID_2013_I2SFS_32_BITS << AW_PID_2013_I2SFS_START_BIT)

#define AW_PID_2013_I2SFS_DEFAULT_VALUE	(3)
#define AW_PID_2013_I2SFS_DEFAULT		\
	(AW_PID_2013_I2SFS_DEFAULT_VALUE << AW_PID_2013_I2SFS_START_BIT)

/* I2SBCK bit 5:4 (I2SCTRL1 0x06) */
#define AW_PID_2013_I2SBCK_START_BIT	(4)
#define AW_PID_2013_I2SBCK_BITS_LEN		(2)
#define AW_PID_2013_I2SBCK_MASK			\
	(~(((1<<AW_PID_2013_I2SBCK_BITS_LEN)-1) << AW_PID_2013_I2SBCK_START_BIT))

#define AW_PID_2013_I2SBCK_32FS			(0)
#define AW_PID_2013_I2SBCK_32FS_VALUE	\
	(AW_PID_2013_I2SBCK_32FS << AW_PID_2013_I2SBCK_START_BIT)

#define AW_PID_2013_I2SBCK_48FS			(1)
#define AW_PID_2013_I2SBCK_48FS_VALUE	\
	(AW_PID_2013_I2SBCK_48FS << AW_PID_2013_I2SBCK_START_BIT)

#define AW_PID_2013_I2SBCK_64FS			(2)
#define AW_PID_2013_I2SBCK_64FS_VALUE	\
	(AW_PID_2013_I2SBCK_64FS << AW_PID_2013_I2SBCK_START_BIT)

#define AW_PID_2013_I2SBCK_RESERVED		(3)
#define AW_PID_2013_I2SBCK_RESERVED_VALUE	\
	(AW_PID_2013_I2SBCK_RESERVED << AW_PID_2013_I2SBCK_START_BIT)

#define AW_PID_2013_I2SBCK_DEFAULT_VALUE	(2)
#define AW_PID_2013_I2SBCK_DEFAULT		\
	(AW_PID_2013_I2SBCK_DEFAULT_VALUE << AW_PID_2013_I2SBCK_START_BIT)

/* I2SSR bit 3:0 (I2SCTRL1 0x06) */
#define AW_PID_2013_I2SSR_START_BIT		(0)
#define AW_PID_2013_I2SSR_BITS_LEN		(4)
#define AW_PID_2013_I2SSR_MASK			\
	(~(((1<<AW_PID_2013_I2SSR_BITS_LEN)-1) << AW_PID_2013_I2SSR_START_BIT))

#define AW_PID_2013_I2SSR_8_KHZ			(0)
#define AW_PID_2013_I2SSR_8_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_8_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_11_KHZ		(1)
#define AW_PID_2013_I2SSR_11_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_11_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_12_KHZ		(2)
#define AW_PID_2013_I2SSR_12_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_12_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_16_KHZ		(3)
#define AW_PID_2013_I2SSR_16_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_16_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_22_KHZ		(4)
#define AW_PID_2013_I2SSR_22_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_22_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_24_KHZ		(5)
#define AW_PID_2013_I2SSR_24_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_24_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_32_KHZ		(6)
#define AW_PID_2013_I2SSR_32_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_32_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_44_KHZ		(7)
#define AW_PID_2013_I2SSR_44_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_44_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_48_KHZ		(8)
#define AW_PID_2013_I2SSR_48_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_48_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_96_KHZ		(9)
#define AW_PID_2013_I2SSR_96_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_96_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_192_KHZ		(10)
#define AW_PID_2013_I2SSR_192_KHZ_VALUE	\
	(AW_PID_2013_I2SSR_192_KHZ << AW_PID_2013_I2SSR_START_BIT)

#define AW_PID_2013_I2SSR_DEFAULT_VALUE	(8)
#define AW_PID_2013_I2SSR_DEFAULT		\
	(AW_PID_2013_I2SSR_DEFAULT_VALUE << AW_PID_2013_I2SSR_START_BIT)

/* default value of I2SCTRL1 (0x06) */
/* #define AW_PID_2013_I2SCTRL1_DEFAULT		(0x84E8) */

/* I2SCTRL2 (0x07) detail */
/* FSYNC_TYPE bit 15 (I2SCTRL2 0x07) */
#define AW_PID_2013_FSYNC_TYPE_START_BIT	(15)
#define AW_PID_2013_FSYNC_TYPE_BITS_LEN	(1)
#define AW_PID_2013_FSYNC_TYPE_MASK		\
	(~(((1<<AW_PID_2013_FSYNC_TYPE_BITS_LEN)-1) << AW_PID_2013_FSYNC_TYPE_START_BIT))

#define AW_PID_2013_FSYNC_TYPE_ONEMINUS_SLOT	(0)
#define AW_PID_2013_FSYNC_TYPE_ONEMINUS_SLOT_VALUE	\
	(AW_PID_2013_FSYNC_TYPE_ONEMINUS_SLOT << AW_PID_2013_FSYNC_TYPE_START_BIT)

#define AW_PID_2013_FSYNC_TYPE_ONEMINUS_BCK	(1)
#define AW_PID_2013_FSYNC_TYPE_ONEMINUS_BCK_VALUE	\
	(AW_PID_2013_FSYNC_TYPE_ONEMINUS_BCK << AW_PID_2013_FSYNC_TYPE_START_BIT)

#define AW_PID_2013_FSYNC_TYPE_DEFAULT_VALUE	(0)
#define AW_PID_2013_FSYNC_TYPE_DEFAULT	\
	(AW_PID_2013_FSYNC_TYPE_DEFAULT_VALUE << AW_PID_2013_FSYNC_TYPE_START_BIT)

/* SLOT_NUM bit 14:12 (I2SCTRL2 0x07) */
#define AW_PID_2013_SLOT_NUM_START_BIT	(12)
#define AW_PID_2013_SLOT_NUM_BITS_LEN	(3)
#define AW_PID_2013_SLOT_NUM_MASK		\
	(~(((1<<AW_PID_2013_SLOT_NUM_BITS_LEN)-1) << AW_PID_2013_SLOT_NUM_START_BIT))

#define AW_PID_2013_SLOT_NUM_I2S_MODE	(0)
#define AW_PID_2013_SLOT_NUM_I2S_MODE_VALUE	\
	(AW_PID_2013_SLOT_NUM_I2S_MODE << AW_PID_2013_SLOT_NUM_START_BIT)

#define AW_PID_2013_SLOT_NUM_TDM1S		(1)
#define AW_PID_2013_SLOT_NUM_TDM1S_VALUE	\
	(AW_PID_2013_SLOT_NUM_TDM1S << AW_PID_2013_SLOT_NUM_START_BIT)

#define AW_PID_2013_SLOT_NUM_TDM2S		(2)
#define AW_PID_2013_SLOT_NUM_TDM2S_VALUE	\
	(AW_PID_2013_SLOT_NUM_TDM2S << AW_PID_2013_SLOT_NUM_START_BIT)

#define AW_PID_2013_SLOT_NUM_TDM4S		(3)
#define AW_PID_2013_SLOT_NUM_TDM4S_VALUE	\
	(AW_PID_2013_SLOT_NUM_TDM4S << AW_PID_2013_SLOT_NUM_START_BIT)

#define AW_PID_2013_SLOT_NUM_TDM6S		(4)
#define AW_PID_2013_SLOT_NUM_TDM6S_VALUE	\
	(AW_PID_2013_SLOT_NUM_TDM6S << AW_PID_2013_SLOT_NUM_START_BIT)

#define AW_PID_2013_SLOT_NUM_TDM8S		(5)
#define AW_PID_2013_SLOT_NUM_TDM8S_VALUE	\
	(AW_PID_2013_SLOT_NUM_TDM8S << AW_PID_2013_SLOT_NUM_START_BIT)

#define AW_PID_2013_SLOT_NUM_TDM16S		(6)
#define AW_PID_2013_SLOT_NUM_TDM16S_VALUE	\
	(AW_PID_2013_SLOT_NUM_TDM16S << AW_PID_2013_SLOT_NUM_START_BIT)

#define AW_PID_2013_SLOT_NUM_DEFAULT_VALUE	(0)
#define AW_PID_2013_SLOT_NUM_DEFAULT	\
	(AW_PID_2013_SLOT_NUM_DEFAULT_VALUE << AW_PID_2013_SLOT_NUM_START_BIT)

/* I2S_TX_SLOTVLD bit 11:8 (I2SCTRL2 0x07) */
#define AW_PID_2013_I2S_TX_SLOTVLD_START_BIT	(8)
#define AW_PID_2013_I2S_TX_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2013_I2S_TX_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2013_I2S_TX_SLOTVLD_BITS_LEN)-1) << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT))

#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_0	(0)
#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2013_I2S_TX_SLOTVLD_SLOT_0 << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_1	(1)
#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2013_I2S_TX_SLOTVLD_SLOT_1 << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_2	(2)
#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2013_I2S_TX_SLOTVLD_SLOT_2 << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_3	(3)
#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2013_I2S_TX_SLOTVLD_SLOT_3 << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_4	(4)
#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2013_I2S_TX_SLOTVLD_SLOT_4 << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_5	(5)
#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2013_I2S_TX_SLOTVLD_SLOT_5 << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_6	(6)
#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2013_I2S_TX_SLOTVLD_SLOT_6 << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_15	(15)
#define AW_PID_2013_I2S_TX_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2013_I2S_TX_SLOTVLD_SLOT_15 << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_TX_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2S_TX_SLOTVLD_DEFAULT	\
	(AW_PID_2013_I2S_TX_SLOTVLD_DEFAULT_VALUE << AW_PID_2013_I2S_TX_SLOTVLD_START_BIT)

/* I2S_RXR_SLOTVLD bit 7:4 (I2SCTRL2 0x07) */
#define AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT	(4)
#define AW_PID_2013_I2S_RXR_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2013_I2S_RXR_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2013_I2S_RXR_SLOTVLD_BITS_LEN)-1) << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT))

#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_0	(0)
#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_0 << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_1	(1)
#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_1 << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_2	(2)
#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_2 << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_3	(3)
#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_3 << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_4	(4)
#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_4 << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_5	(5)
#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_5 << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_6	(6)
#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_6 << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_15	(15)
#define AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_SLOT_15 << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXR_SLOTVLD_DEFAULT_VALUE	(1)
#define AW_PID_2013_I2S_RXR_SLOTVLD_DEFAULT	\
	(AW_PID_2013_I2S_RXR_SLOTVLD_DEFAULT_VALUE << AW_PID_2013_I2S_RXR_SLOTVLD_START_BIT)

/* I2S_RXL_SLOTVLD bit 3:0 (I2SCTRL2 0x07) */
#define AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT	(0)
#define AW_PID_2013_I2S_RXL_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2013_I2S_RXL_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2013_I2S_RXL_SLOTVLD_BITS_LEN)-1) << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT))

#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_0	(0)
#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_0 << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_1	(1)
#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_1 << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_2	(2)
#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_2 << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_3	(3)
#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_3 << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_4	(4)
#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_4 << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_5	(5)
#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_5 << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_6	(6)
#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_6 << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_15	(15)
#define AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_SLOT_15 << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2013_I2S_RXL_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2S_RXL_SLOTVLD_DEFAULT	\
	(AW_PID_2013_I2S_RXL_SLOTVLD_DEFAULT_VALUE << AW_PID_2013_I2S_RXL_SLOTVLD_START_BIT)

/* default value of I2SCTRL2 (0x07) */
/* #define AW_PID_2013_I2SCTRL2_DEFAULT		(0x0010) */

/* DACCFG1 (0x08) detail */
/* RVTH bit 15:8 (DACCFG1 0x08) */
#define AW_PID_2013_RVTH_START_BIT		(8)
#define AW_PID_2013_RVTH_BITS_LEN		(8)
#define AW_PID_2013_RVTH_MASK			\
	(~(((1<<AW_PID_2013_RVTH_BITS_LEN)-1) << AW_PID_2013_RVTH_START_BIT))

#define AW_PID_2013_RVTH_DEFAULT_VALUE	(0x39)
#define AW_PID_2013_RVTH_DEFAULT		\
	(AW_PID_2013_RVTH_DEFAULT_VALUE << AW_PID_2013_RVTH_START_BIT)

/* AVTH bit 7:0 (DACCFG1 0x08) */
#define AW_PID_2013_AVTH_START_BIT		(0)
#define AW_PID_2013_AVTH_BITS_LEN		(8)
#define AW_PID_2013_AVTH_MASK			\
	(~(((1<<AW_PID_2013_AVTH_BITS_LEN)-1) << AW_PID_2013_AVTH_START_BIT))

#define AW_PID_2013_AVTH_DEFAULT_VALUE	(0x40)
#define AW_PID_2013_AVTH_DEFAULT		\
	(AW_PID_2013_AVTH_DEFAULT_VALUE << AW_PID_2013_AVTH_START_BIT)

/* default value of DACCFG1 (0x08) */
/* #define AW_PID_2013_DACCFG1_DEFAULT		(0x3940) */

/* DACCFG2 (0x09) detail */
/* ATTH bit 15:0 (DACCFG2 0x09) */
#define AW_PID_2013_ATTH_START_BIT		(0)
#define AW_PID_2013_ATTH_BITS_LEN		(16)
#define AW_PID_2013_ATTH_MASK			\
	(~(((1<<AW_PID_2013_ATTH_BITS_LEN)-1) << AW_PID_2013_ATTH_START_BIT))

#define AW_PID_2013_ATTH_RESERVED		(0)
#define AW_PID_2013_ATTH_RESERVED_VALUE	\
	(AW_PID_2013_ATTH_RESERVED << AW_PID_2013_ATTH_START_BIT)

#define AW_PID_2013_ATTH_DEFAULT_VALUE	(0x0030)
#define AW_PID_2013_ATTH_DEFAULT		\
	(AW_PID_2013_ATTH_DEFAULT_VALUE << AW_PID_2013_ATTH_START_BIT)

/* default value of DACCFG2 (0x09) */
/* #define AW_PID_2013_DACCFG2_DEFAULT		(0x0030) */

/* DACCFG3 (0x0A) detail */
/* RTTH bit 15:0 (DACCFG3 0x0A) */
#define AW_PID_2013_RTTH_START_BIT		(0)
#define AW_PID_2013_RTTH_BITS_LEN		(16)
#define AW_PID_2013_RTTH_MASK			\
	(~(((1<<AW_PID_2013_RTTH_BITS_LEN)-1) << AW_PID_2013_RTTH_START_BIT))

#define AW_PID_2013_RTTH_RESERVED		(0)
#define AW_PID_2013_RTTH_RESERVED_VALUE	\
	(AW_PID_2013_RTTH_RESERVED << AW_PID_2013_RTTH_START_BIT)

#define AW_PID_2013_RTTH_DEFAULT_VALUE	(0x01E0)
#define AW_PID_2013_RTTH_DEFAULT		\
	(AW_PID_2013_RTTH_DEFAULT_VALUE << AW_PID_2013_RTTH_START_BIT)

/* default value of DACCFG3 (0x0A) */
/* #define AW_PID_2013_DACCFG3_DEFAULT		(0x01E0) */

/* DACCFG4 (0x0B) detail */
/* IIC_GEN_ADDR bit 15:9 (DACCFG4 0x0B) */
#define AW_PID_2013_IIC_GEN_ADDR_START_BIT	(9)
#define AW_PID_2013_IIC_GEN_ADDR_BITS_LEN	(7)
#define AW_PID_2013_IIC_GEN_ADDR_MASK	\
	(~(((1<<AW_PID_2013_IIC_GEN_ADDR_BITS_LEN)-1) << AW_PID_2013_IIC_GEN_ADDR_START_BIT))

#define AW_PID_2013_IIC_GEN_ADDR_DEFAULT_VALUE	(0x0E)
#define AW_PID_2013_IIC_GEN_ADDR_DEFAULT	\
	(AW_PID_2013_IIC_GEN_ADDR_DEFAULT_VALUE << AW_PID_2013_IIC_GEN_ADDR_START_BIT)

/* IIC_GEN_EN bit 8 (DACCFG4 0x0B) */
#define AW_PID_2013_IIC_GEN_EN_START_BIT	(8)
#define AW_PID_2013_IIC_GEN_EN_BITS_LEN	(1)
#define AW_PID_2013_IIC_GEN_EN_MASK		\
	(~(((1<<AW_PID_2013_IIC_GEN_EN_BITS_LEN)-1) << AW_PID_2013_IIC_GEN_EN_START_BIT))

#define AW_PID_2013_IIC_GEN_EN_DISABLE	(0)
#define AW_PID_2013_IIC_GEN_EN_DISABLE_VALUE	\
	(AW_PID_2013_IIC_GEN_EN_DISABLE << AW_PID_2013_IIC_GEN_EN_START_BIT)

#define AW_PID_2013_IIC_GEN_EN_ENABLE	(1)
#define AW_PID_2013_IIC_GEN_EN_ENABLE_VALUE	\
	(AW_PID_2013_IIC_GEN_EN_ENABLE << AW_PID_2013_IIC_GEN_EN_START_BIT)

#define AW_PID_2013_IIC_GEN_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_IIC_GEN_EN_DEFAULT	\
	(AW_PID_2013_IIC_GEN_EN_DEFAULT_VALUE << AW_PID_2013_IIC_GEN_EN_START_BIT)

/* HOLDTH bit 7:0 (DACCFG4 0x0B) */
#define AW_PID_2013_HOLDTH_START_BIT	(0)
#define AW_PID_2013_HOLDTH_BITS_LEN		(8)
#define AW_PID_2013_HOLDTH_MASK			\
	(~(((1<<AW_PID_2013_HOLDTH_BITS_LEN)-1) << AW_PID_2013_HOLDTH_START_BIT))

#define AW_PID_2013_HOLDTH_RESERVED		(0)
#define AW_PID_2013_HOLDTH_RESERVED_VALUE	\
	(AW_PID_2013_HOLDTH_RESERVED << AW_PID_2013_HOLDTH_START_BIT)

#define AW_PID_2013_HOLDTH_DEFAULT_VALUE	(0x64)
#define AW_PID_2013_HOLDTH_DEFAULT		\
	(AW_PID_2013_HOLDTH_DEFAULT_VALUE << AW_PID_2013_HOLDTH_START_BIT)

/* default value of DACCFG4 (0x0B) */
/* #define AW_PID_2013_DACCFG4_DEFAULT		(0x1C64) */

/* DACCFG5 (0x0C) detail */
/* INIT_GAIN bit 14:8 (DACCFG5 0x0C) */
#define AW_PID_2013_INIT_GAIN_START_BIT	(8)
#define AW_PID_2013_INIT_GAIN_BITS_LEN	(7)
#define AW_PID_2013_INIT_GAIN_MASK		\
	(~(((1<<AW_PID_2013_INIT_GAIN_BITS_LEN)-1) << AW_PID_2013_INIT_GAIN_START_BIT))

#define AW_PID_2013_INIT_GAIN_DEFAULT_VALUE	(0)
#define AW_PID_2013_INIT_GAIN_DEFAULT	\
	(AW_PID_2013_INIT_GAIN_DEFAULT_VALUE << AW_PID_2013_INIT_GAIN_START_BIT)

/* MAX_AGC_LEV bit 5:0 (DACCFG5 0x0C) */
#define AW_PID_2013_MAX_AGC_LEV_START_BIT	(0)
#define AW_PID_2013_MAX_AGC_LEV_BITS_LEN	(6)
#define AW_PID_2013_MAX_AGC_LEV_MASK	\
	(~(((1<<AW_PID_2013_MAX_AGC_LEV_BITS_LEN)-1) << AW_PID_2013_MAX_AGC_LEV_START_BIT))

#define AW_PID_2013_MAX_AGC_LEV_0		(0)
#define AW_PID_2013_MAX_AGC_LEV_0_VALUE	\
	(AW_PID_2013_MAX_AGC_LEV_0 << AW_PID_2013_MAX_AGC_LEV_START_BIT)

#define AW_PID_2013_MAX_AGC_LEV_1		(1)
#define AW_PID_2013_MAX_AGC_LEV_1_VALUE	\
	(AW_PID_2013_MAX_AGC_LEV_1 << AW_PID_2013_MAX_AGC_LEV_START_BIT)

#define AW_PID_2013_MAX_AGC_LEV_48		(48)
#define AW_PID_2013_MAX_AGC_LEV_48_VALUE	\
	(AW_PID_2013_MAX_AGC_LEV_48 << AW_PID_2013_MAX_AGC_LEV_START_BIT)

#define AW_PID_2013_MAX_AGC_LEV_DEFAULT_VALUE	(0x1B)
#define AW_PID_2013_MAX_AGC_LEV_DEFAULT	\
	(AW_PID_2013_MAX_AGC_LEV_DEFAULT_VALUE << AW_PID_2013_MAX_AGC_LEV_START_BIT)

/* default value of DACCFG5 (0x0C) */
/* #define AW_PID_2013_DACCFG5_DEFAULT		(0x001B) */

/* DACCFG6 (0x0D) detail */
/* HDCC_DBG bit 15 (DACCFG6 0x0D) */
#define AW_PID_2013_HDCC_DBG_START_BIT	(15)
#define AW_PID_2013_HDCC_DBG_BITS_LEN	(1)
#define AW_PID_2013_HDCC_DBG_MASK		\
	(~(((1<<AW_PID_2013_HDCC_DBG_BITS_LEN)-1) << AW_PID_2013_HDCC_DBG_START_BIT))

#define AW_PID_2013_HDCC_DBG_AUTOCONFIG	(0)
#define AW_PID_2013_HDCC_DBG_AUTOCONFIG_VALUE	\
	(AW_PID_2013_HDCC_DBG_AUTOCONFIG << AW_PID_2013_HDCC_DBG_START_BIT)

#define AW_PID_2013_HDCC_DBG_ALPHA_HDCC	(1)
#define AW_PID_2013_HDCC_DBG_ALPHA_HDCC_VALUE	\
	(AW_PID_2013_HDCC_DBG_ALPHA_HDCC << AW_PID_2013_HDCC_DBG_START_BIT)

#define AW_PID_2013_HDCC_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2013_HDCC_DBG_DEFAULT	\
	(AW_PID_2013_HDCC_DBG_DEFAULT_VALUE << AW_PID_2013_HDCC_DBG_START_BIT)

/* ALPHA_HDCC bit 14:12 (DACCFG6 0x0D) */
#define AW_PID_2013_ALPHA_HDCC_START_BIT	(12)
#define AW_PID_2013_ALPHA_HDCC_BITS_LEN	(3)
#define AW_PID_2013_ALPHA_HDCC_MASK		\
	(~(((1<<AW_PID_2013_ALPHA_HDCC_BITS_LEN)-1) << AW_PID_2013_ALPHA_HDCC_START_BIT))

#define AW_PID_2013_ALPHA_HDCC_DEFAULT_VALUE	(4)
#define AW_PID_2013_ALPHA_HDCC_DEFAULT	\
	(AW_PID_2013_ALPHA_HDCC_DEFAULT_VALUE << AW_PID_2013_ALPHA_HDCC_START_BIT)

/* RMS_DS bit 11:8 (DACCFG6 0x0D) */
#define AW_PID_2013_RMS_DS_START_BIT	(8)
#define AW_PID_2013_RMS_DS_BITS_LEN		(4)
#define AW_PID_2013_RMS_DS_MASK			\
	(~(((1<<AW_PID_2013_RMS_DS_BITS_LEN)-1) << AW_PID_2013_RMS_DS_START_BIT))

#define AW_PID_2013_RMS_DS_DEFAULT_VALUE	(0xA)
#define AW_PID_2013_RMS_DS_DEFAULT		\
	(AW_PID_2013_RMS_DS_DEFAULT_VALUE << AW_PID_2013_RMS_DS_START_BIT)

/* MPD_ATH bit 7:5 (DACCFG6 0x0D) */
#define AW_PID_2013_MPD_ATH_START_BIT	(5)
#define AW_PID_2013_MPD_ATH_BITS_LEN	(3)
#define AW_PID_2013_MPD_ATH_MASK		\
	(~(((1<<AW_PID_2013_MPD_ATH_BITS_LEN)-1) << AW_PID_2013_MPD_ATH_START_BIT))

#define AW_PID_2013_MPD_ATH_MINUS_45DB	(0)
#define AW_PID_2013_MPD_ATH_MINUS_45DB_VALUE	\
	(AW_PID_2013_MPD_ATH_MINUS_45DB << AW_PID_2013_MPD_ATH_START_BIT)

#define AW_PID_2013_MPD_ATH_MINUS_48DB	(1)
#define AW_PID_2013_MPD_ATH_MINUS_48DB_VALUE	\
	(AW_PID_2013_MPD_ATH_MINUS_48DB << AW_PID_2013_MPD_ATH_START_BIT)

#define AW_PID_2013_MPD_ATH_MINUS_51DB	(2)
#define AW_PID_2013_MPD_ATH_MINUS_51DB_VALUE	\
	(AW_PID_2013_MPD_ATH_MINUS_51DB << AW_PID_2013_MPD_ATH_START_BIT)

#define AW_PID_2013_MPD_ATH_MINUS_54DB	(3)
#define AW_PID_2013_MPD_ATH_MINUS_54DB_VALUE	\
	(AW_PID_2013_MPD_ATH_MINUS_54DB << AW_PID_2013_MPD_ATH_START_BIT)

#define AW_PID_2013_MPD_ATH_MINUS_57DB	(4)
#define AW_PID_2013_MPD_ATH_MINUS_57DB_VALUE	\
	(AW_PID_2013_MPD_ATH_MINUS_57DB << AW_PID_2013_MPD_ATH_START_BIT)

#define AW_PID_2013_MPD_ATH_MINUS_59DB	(5)
#define AW_PID_2013_MPD_ATH_MINUS_59DB_VALUE	\
	(AW_PID_2013_MPD_ATH_MINUS_59DB << AW_PID_2013_MPD_ATH_START_BIT)

#define AW_PID_2013_MPD_ATH_MINUS_62DB	(6)
#define AW_PID_2013_MPD_ATH_MINUS_62DB_VALUE	\
	(AW_PID_2013_MPD_ATH_MINUS_62DB << AW_PID_2013_MPD_ATH_START_BIT)

#define AW_PID_2013_MPD_ATH_MINUS_66DB	(7)
#define AW_PID_2013_MPD_ATH_MINUS_66DB_VALUE	\
	(AW_PID_2013_MPD_ATH_MINUS_66DB << AW_PID_2013_MPD_ATH_START_BIT)

#define AW_PID_2013_MPD_ATH_DEFAULT_VALUE	(5)
#define AW_PID_2013_MPD_ATH_DEFAULT		\
	(AW_PID_2013_MPD_ATH_DEFAULT_VALUE << AW_PID_2013_MPD_ATH_START_BIT)

/* MPD_TTH bit 4:3 (DACCFG6 0x0D) */
#define AW_PID_2013_MPD_TTH_START_BIT	(3)
#define AW_PID_2013_MPD_TTH_BITS_LEN	(2)
#define AW_PID_2013_MPD_TTH_MASK		\
	(~(((1<<AW_PID_2013_MPD_TTH_BITS_LEN)-1) << AW_PID_2013_MPD_TTH_START_BIT))

#define AW_PID_2013_MPD_TTH_90MS		(0)
#define AW_PID_2013_MPD_TTH_90MS_VALUE	\
	(AW_PID_2013_MPD_TTH_90MS << AW_PID_2013_MPD_TTH_START_BIT)

#define AW_PID_2013_MPD_TTH_180MS		(1)
#define AW_PID_2013_MPD_TTH_180MS_VALUE	\
	(AW_PID_2013_MPD_TTH_180MS << AW_PID_2013_MPD_TTH_START_BIT)

#define AW_PID_2013_MPD_TTH_360MS		(2)
#define AW_PID_2013_MPD_TTH_360MS_VALUE	\
	(AW_PID_2013_MPD_TTH_360MS << AW_PID_2013_MPD_TTH_START_BIT)

#define AW_PID_2013_MPD_TTH_720MS		(3)
#define AW_PID_2013_MPD_TTH_720MS_VALUE	\
	(AW_PID_2013_MPD_TTH_720MS << AW_PID_2013_MPD_TTH_START_BIT)

#define AW_PID_2013_MPD_TTH_DEFAULT_VALUE	(3)
#define AW_PID_2013_MPD_TTH_DEFAULT		\
	(AW_PID_2013_MPD_TTH_DEFAULT_VALUE << AW_PID_2013_MPD_TTH_START_BIT)

/* MPD_RTH bit 2:0 (DACCFG6 0x0D) */
#define AW_PID_2013_MPD_RTH_START_BIT	(0)
#define AW_PID_2013_MPD_RTH_BITS_LEN	(3)
#define AW_PID_2013_MPD_RTH_MASK		\
	(~(((1<<AW_PID_2013_MPD_RTH_BITS_LEN)-1) << AW_PID_2013_MPD_RTH_START_BIT))

#define AW_PID_2013_MPD_RTH_MINUS_45DB	(0)
#define AW_PID_2013_MPD_RTH_MINUS_45DB_VALUE	\
	(AW_PID_2013_MPD_RTH_MINUS_45DB << AW_PID_2013_MPD_RTH_START_BIT)

#define AW_PID_2013_MPD_RTH_MINUS_48DB	(1)
#define AW_PID_2013_MPD_RTH_MINUS_48DB_VALUE	\
	(AW_PID_2013_MPD_RTH_MINUS_48DB << AW_PID_2013_MPD_RTH_START_BIT)

#define AW_PID_2013_MPD_RTH_MINUS_51DB	(2)
#define AW_PID_2013_MPD_RTH_MINUS_51DB_VALUE	\
	(AW_PID_2013_MPD_RTH_MINUS_51DB << AW_PID_2013_MPD_RTH_START_BIT)

#define AW_PID_2013_MPD_RTH_MINUS_54DB	(3)
#define AW_PID_2013_MPD_RTH_MINUS_54DB_VALUE	\
	(AW_PID_2013_MPD_RTH_MINUS_54DB << AW_PID_2013_MPD_RTH_START_BIT)

#define AW_PID_2013_MPD_RTH_MINUS_57DB	(4)
#define AW_PID_2013_MPD_RTH_MINUS_57DB_VALUE	\
	(AW_PID_2013_MPD_RTH_MINUS_57DB << AW_PID_2013_MPD_RTH_START_BIT)

#define AW_PID_2013_MPD_RTH_MINUS_59DB	(5)
#define AW_PID_2013_MPD_RTH_MINUS_59DB_VALUE	\
	(AW_PID_2013_MPD_RTH_MINUS_59DB << AW_PID_2013_MPD_RTH_START_BIT)

#define AW_PID_2013_MPD_RTH_MINUS_62DB	(6)
#define AW_PID_2013_MPD_RTH_MINUS_62DB_VALUE	\
	(AW_PID_2013_MPD_RTH_MINUS_62DB << AW_PID_2013_MPD_RTH_START_BIT)

#define AW_PID_2013_MPD_RTH_MINUS_66DB	(7)
#define AW_PID_2013_MPD_RTH_MINUS_66DB_VALUE	\
	(AW_PID_2013_MPD_RTH_MINUS_66DB << AW_PID_2013_MPD_RTH_START_BIT)

#define AW_PID_2013_MPD_RTH_DEFAULT_VALUE	(3)
#define AW_PID_2013_MPD_RTH_DEFAULT		\
	(AW_PID_2013_MPD_RTH_DEFAULT_VALUE << AW_PID_2013_MPD_RTH_START_BIT)

/* default value of DACCFG6 (0x0D) */
/* #define AW_PID_2013_DACCFG6_DEFAULT		(0x4ABB) */

/* DACCFG7 (0x0E) detail */
/* DSM_OSR bit 15 (DACCFG7 0x0E) */
#define AW_PID_2013_DSM_OSR_START_BIT	(15)
#define AW_PID_2013_DSM_OSR_BITS_LEN	(1)
#define AW_PID_2013_DSM_OSR_MASK		\
	(~(((1<<AW_PID_2013_DSM_OSR_BITS_LEN)-1) << AW_PID_2013_DSM_OSR_START_BIT))

#define AW_PID_2013_DSM_OSR_384_KHZ		(0)
#define AW_PID_2013_DSM_OSR_384_KHZ_VALUE	\
	(AW_PID_2013_DSM_OSR_384_KHZ << AW_PID_2013_DSM_OSR_START_BIT)

#define AW_PID_2013_DSM_OSR_768_KHZ		(1)
#define AW_PID_2013_DSM_OSR_768_KHZ_VALUE	\
	(AW_PID_2013_DSM_OSR_768_KHZ << AW_PID_2013_DSM_OSR_START_BIT)

#define AW_PID_2013_DSM_OSR_DEFAULT_VALUE	(0)
#define AW_PID_2013_DSM_OSR_DEFAULT		\
	(AW_PID_2013_DSM_OSR_DEFAULT_VALUE << AW_PID_2013_DSM_OSR_START_BIT)

/* DSME bit 14 (DACCFG7 0x0E) */
#define AW_PID_2013_DSME_START_BIT		(14)
#define AW_PID_2013_DSME_BITS_LEN		(1)
#define AW_PID_2013_DSME_MASK			\
	(~(((1<<AW_PID_2013_DSME_BITS_LEN)-1) << AW_PID_2013_DSME_START_BIT))

#define AW_PID_2013_DSME_DISABLE		(0)
#define AW_PID_2013_DSME_DISABLE_VALUE	\
	(AW_PID_2013_DSME_DISABLE << AW_PID_2013_DSME_START_BIT)

#define AW_PID_2013_DSME_ENABLE			(1)
#define AW_PID_2013_DSME_ENABLE_VALUE	\
	(AW_PID_2013_DSME_ENABLE << AW_PID_2013_DSME_START_BIT)

#define AW_PID_2013_DSME_DEFAULT_VALUE	(1)
#define AW_PID_2013_DSME_DEFAULT		\
	(AW_PID_2013_DSME_DEFAULT_VALUE << AW_PID_2013_DSME_START_BIT)

/* DSM_TEST bit 13 (DACCFG7 0x0E) */
#define AW_PID_2013_DSM_TEST_START_BIT	(13)
#define AW_PID_2013_DSM_TEST_BITS_LEN	(1)
#define AW_PID_2013_DSM_TEST_MASK		\
	(~(((1<<AW_PID_2013_DSM_TEST_BITS_LEN)-1) << AW_PID_2013_DSM_TEST_START_BIT))

#define AW_PID_2013_DSM_TEST_DISABLE	(0)
#define AW_PID_2013_DSM_TEST_DISABLE_VALUE	\
	(AW_PID_2013_DSM_TEST_DISABLE << AW_PID_2013_DSM_TEST_START_BIT)

#define AW_PID_2013_DSM_TEST_ENABLE		(1)
#define AW_PID_2013_DSM_TEST_ENABLE_VALUE	\
	(AW_PID_2013_DSM_TEST_ENABLE << AW_PID_2013_DSM_TEST_START_BIT)

#define AW_PID_2013_DSM_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2013_DSM_TEST_DEFAULT	\
	(AW_PID_2013_DSM_TEST_DEFAULT_VALUE << AW_PID_2013_DSM_TEST_START_BIT)

/* SET_GAIN_DEC bit 12:8 (DACCFG7 0x0E) */
#define AW_PID_2013_SET_GAIN_DEC_START_BIT	(8)
#define AW_PID_2013_SET_GAIN_DEC_BITS_LEN	(5)
#define AW_PID_2013_SET_GAIN_DEC_MASK	\
	(~(((1<<AW_PID_2013_SET_GAIN_DEC_BITS_LEN)-1) << AW_PID_2013_SET_GAIN_DEC_START_BIT))

#define AW_PID_2013_SET_GAIN_DEC_DEFAULT_VALUE	(0x10)
#define AW_PID_2013_SET_GAIN_DEC_DEFAULT	\
	(AW_PID_2013_SET_GAIN_DEC_DEFAULT_VALUE << AW_PID_2013_SET_GAIN_DEC_START_BIT)

/* EN_MPD bit 7 (DACCFG7 0x0E) */
#define AW_PID_2013_EN_MPD_START_BIT	(7)
#define AW_PID_2013_EN_MPD_BITS_LEN		(1)
#define AW_PID_2013_EN_MPD_MASK			\
	(~(((1<<AW_PID_2013_EN_MPD_BITS_LEN)-1) << AW_PID_2013_EN_MPD_START_BIT))

#define AW_PID_2013_EN_MPD_DISABLE		(0)
#define AW_PID_2013_EN_MPD_DISABLE_VALUE	\
	(AW_PID_2013_EN_MPD_DISABLE << AW_PID_2013_EN_MPD_START_BIT)

#define AW_PID_2013_EN_MPD_ENABLE		(1)
#define AW_PID_2013_EN_MPD_ENABLE_VALUE	\
	(AW_PID_2013_EN_MPD_ENABLE << AW_PID_2013_EN_MPD_START_BIT)

#define AW_PID_2013_EN_MPD_DEFAULT_VALUE	(1)
#define AW_PID_2013_EN_MPD_DEFAULT		\
	(AW_PID_2013_EN_MPD_DEFAULT_VALUE << AW_PID_2013_EN_MPD_START_BIT)

/* PWM_ADJUST bit 5 (DACCFG7 0x0E) */
#define AW_PID_2013_PWM_ADJUST_START_BIT	(5)
#define AW_PID_2013_PWM_ADJUST_BITS_LEN	(1)
#define AW_PID_2013_PWM_ADJUST_MASK		\
	(~(((1<<AW_PID_2013_PWM_ADJUST_BITS_LEN)-1) << AW_PID_2013_PWM_ADJUST_START_BIT))

#define AW_PID_2013_PWM_ADJUST_DISABLE	(0)
#define AW_PID_2013_PWM_ADJUST_DISABLE_VALUE	\
	(AW_PID_2013_PWM_ADJUST_DISABLE << AW_PID_2013_PWM_ADJUST_START_BIT)

#define AW_PID_2013_PWM_ADJUST_ENABLE	(1)
#define AW_PID_2013_PWM_ADJUST_ENABLE_VALUE	\
	(AW_PID_2013_PWM_ADJUST_ENABLE << AW_PID_2013_PWM_ADJUST_START_BIT)

#define AW_PID_2013_PWM_ADJUST_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWM_ADJUST_DEFAULT	\
	(AW_PID_2013_PWM_ADJUST_DEFAULT_VALUE << AW_PID_2013_PWM_ADJUST_START_BIT)

/* PWM_OFE bit 4 (DACCFG7 0x0E) */
#define AW_PID_2013_PWM_OFE_START_BIT	(4)
#define AW_PID_2013_PWM_OFE_BITS_LEN	(1)
#define AW_PID_2013_PWM_OFE_MASK		\
	(~(((1<<AW_PID_2013_PWM_OFE_BITS_LEN)-1) << AW_PID_2013_PWM_OFE_START_BIT))

#define AW_PID_2013_PWM_OFE_DISABLE		(0)
#define AW_PID_2013_PWM_OFE_DISABLE_VALUE	\
	(AW_PID_2013_PWM_OFE_DISABLE << AW_PID_2013_PWM_OFE_START_BIT)

#define AW_PID_2013_PWM_OFE_ENABLE		(1)
#define AW_PID_2013_PWM_OFE_ENABLE_VALUE	\
	(AW_PID_2013_PWM_OFE_ENABLE << AW_PID_2013_PWM_OFE_START_BIT)

#define AW_PID_2013_PWM_OFE_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWM_OFE_DEFAULT		\
	(AW_PID_2013_PWM_OFE_DEFAULT_VALUE << AW_PID_2013_PWM_OFE_START_BIT)

/* DSMZTH bit 3:0 (DACCFG7 0x0E) */
#define AW_PID_2013_DSMZTH_START_BIT	(0)
#define AW_PID_2013_DSMZTH_BITS_LEN		(4)
#define AW_PID_2013_DSMZTH_MASK			\
	(~(((1<<AW_PID_2013_DSMZTH_BITS_LEN)-1) << AW_PID_2013_DSMZTH_START_BIT))

#define AW_PID_2013_DSMZTH_NO_RESET		(0)
#define AW_PID_2013_DSMZTH_NO_RESET_VALUE	\
	(AW_PID_2013_DSMZTH_NO_RESET << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_64			(1)
#define AW_PID_2013_DSMZTH_64_VALUE		\
	(AW_PID_2013_DSMZTH_64 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_128			(2)
#define AW_PID_2013_DSMZTH_128_VALUE	\
	(AW_PID_2013_DSMZTH_128 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_256			(3)
#define AW_PID_2013_DSMZTH_256_VALUE	\
	(AW_PID_2013_DSMZTH_256 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_512			(4)
#define AW_PID_2013_DSMZTH_512_VALUE	\
	(AW_PID_2013_DSMZTH_512 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_1024			(5)
#define AW_PID_2013_DSMZTH_1024_VALUE	\
	(AW_PID_2013_DSMZTH_1024 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_2048			(6)
#define AW_PID_2013_DSMZTH_2048_VALUE	\
	(AW_PID_2013_DSMZTH_2048 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_4096			(7)
#define AW_PID_2013_DSMZTH_4096_VALUE	\
	(AW_PID_2013_DSMZTH_4096 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_8192			(8)
#define AW_PID_2013_DSMZTH_8192_VALUE	\
	(AW_PID_2013_DSMZTH_8192 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_16384		(9)
#define AW_PID_2013_DSMZTH_16384_VALUE	\
	(AW_PID_2013_DSMZTH_16384 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_32768		(10)
#define AW_PID_2013_DSMZTH_32768_VALUE	\
	(AW_PID_2013_DSMZTH_32768 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_65520		(11)
#define AW_PID_2013_DSMZTH_65520_VALUE	\
	(AW_PID_2013_DSMZTH_65520 << AW_PID_2013_DSMZTH_START_BIT)

#define AW_PID_2013_DSMZTH_DEFAULT_VALUE	(0)
#define AW_PID_2013_DSMZTH_DEFAULT		\
	(AW_PID_2013_DSMZTH_DEFAULT_VALUE << AW_PID_2013_DSMZTH_START_BIT)

/* default value of DACCFG7 (0x0E) */
/* #define AW_PID_2013_DACCFG7_DEFAULT		(0x5080) */

/* PWMCTRL (0x10) detail */
/* PWMPSC bit 15:11 (PWMCTRL 0x10) */
#define AW_PID_2013_PWMPSC_START_BIT	(11)
#define AW_PID_2013_PWMPSC_BITS_LEN		(5)
#define AW_PID_2013_PWMPSC_MASK			\
	(~(((1<<AW_PID_2013_PWMPSC_BITS_LEN)-1) << AW_PID_2013_PWMPSC_START_BIT))

#define AW_PID_2013_PWMPSC_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWMPSC_DEFAULT		\
	(AW_PID_2013_PWMPSC_DEFAULT_VALUE << AW_PID_2013_PWMPSC_START_BIT)

/* PWMSH bit 10 (PWMCTRL 0x10) */
#define AW_PID_2013_PWMSH_START_BIT		(10)
#define AW_PID_2013_PWMSH_BITS_LEN		(1)
#define AW_PID_2013_PWMSH_MASK			\
	(~(((1<<AW_PID_2013_PWMSH_BITS_LEN)-1) << AW_PID_2013_PWMSH_START_BIT))

#define AW_PID_2013_PWMSH_SAWTOOTH		(0)
#define AW_PID_2013_PWMSH_SAWTOOTH_VALUE	\
	(AW_PID_2013_PWMSH_SAWTOOTH << AW_PID_2013_PWMSH_START_BIT)

#define AW_PID_2013_PWMSH_TRIANGLE		(1)
#define AW_PID_2013_PWMSH_TRIANGLE_VALUE	\
	(AW_PID_2013_PWMSH_TRIANGLE << AW_PID_2013_PWMSH_START_BIT)

#define AW_PID_2013_PWMSH_DEFAULT_VALUE	(1)
#define AW_PID_2013_PWMSH_DEFAULT		\
	(AW_PID_2013_PWMSH_DEFAULT_VALUE << AW_PID_2013_PWMSH_START_BIT)

/* PWMRE bit 9 (PWMCTRL 0x10) */
#define AW_PID_2013_PWMRE_START_BIT		(9)
#define AW_PID_2013_PWMRE_BITS_LEN		(1)
#define AW_PID_2013_PWMRE_MASK			\
	(~(((1<<AW_PID_2013_PWMRE_BITS_LEN)-1) << AW_PID_2013_PWMRE_START_BIT))

#define AW_PID_2013_PWMRE_7BIT			(0)
#define AW_PID_2013_PWMRE_7BIT_VALUE	\
	(AW_PID_2013_PWMRE_7BIT << AW_PID_2013_PWMRE_START_BIT)

#define AW_PID_2013_PWMRE_8BIT			(1)
#define AW_PID_2013_PWMRE_8BIT_VALUE	\
	(AW_PID_2013_PWMRE_8BIT << AW_PID_2013_PWMRE_START_BIT)

#define AW_PID_2013_PWMRE_DEFAULT_VALUE	(1)
#define AW_PID_2013_PWMRE_DEFAULT		\
	(AW_PID_2013_PWMRE_DEFAULT_VALUE << AW_PID_2013_PWMRE_START_BIT)

/* PWM_DEM bit 8 (PWMCTRL 0x10) */
#define AW_PID_2013_PWM_DEM_START_BIT	(8)
#define AW_PID_2013_PWM_DEM_BITS_LEN	(1)
#define AW_PID_2013_PWM_DEM_MASK		\
	(~(((1<<AW_PID_2013_PWM_DEM_BITS_LEN)-1) << AW_PID_2013_PWM_DEM_START_BIT))

#define AW_PID_2013_PWM_DEM_DISABLE		(0)
#define AW_PID_2013_PWM_DEM_DISABLE_VALUE	\
	(AW_PID_2013_PWM_DEM_DISABLE << AW_PID_2013_PWM_DEM_START_BIT)

#define AW_PID_2013_PWM_DEM_ENABLE		(1)
#define AW_PID_2013_PWM_DEM_ENABLE_VALUE	\
	(AW_PID_2013_PWM_DEM_ENABLE << AW_PID_2013_PWM_DEM_START_BIT)

#define AW_PID_2013_PWM_DEM_DEFAULT_VALUE	(1)
#define AW_PID_2013_PWM_DEM_DEFAULT		\
	(AW_PID_2013_PWM_DEM_DEFAULT_VALUE << AW_PID_2013_PWM_DEM_START_BIT)

/* PWMDELA bit 7:4 (PWMCTRL 0x10) */
#define AW_PID_2013_PWMDELA_START_BIT	(4)
#define AW_PID_2013_PWMDELA_BITS_LEN	(4)
#define AW_PID_2013_PWMDELA_MASK		\
	(~(((1<<AW_PID_2013_PWMDELA_BITS_LEN)-1) << AW_PID_2013_PWMDELA_START_BIT))

#define AW_PID_2013_PWMDELA_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWMDELA_DEFAULT		\
	(AW_PID_2013_PWMDELA_DEFAULT_VALUE << AW_PID_2013_PWMDELA_START_BIT)

/* PWMDELB bit 3:0 (PWMCTRL 0x10) */
#define AW_PID_2013_PWMDELB_START_BIT	(0)
#define AW_PID_2013_PWMDELB_BITS_LEN	(4)
#define AW_PID_2013_PWMDELB_MASK		\
	(~(((1<<AW_PID_2013_PWMDELB_BITS_LEN)-1) << AW_PID_2013_PWMDELB_START_BIT))

#define AW_PID_2013_PWMDELB_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWMDELB_DEFAULT		\
	(AW_PID_2013_PWMDELB_DEFAULT_VALUE << AW_PID_2013_PWMDELB_START_BIT)

/* default value of PWMCTRL (0x10) */
/* #define AW_PID_2013_PWMCTRL_DEFAULT		(0x0700) */

/* I2SCFG1 (0x11) detail */
/* RX_FLS bit 15 (I2SCFG1 0x11) */
#define AW_PID_2013_RX_FLS_START_BIT	(15)
#define AW_PID_2013_RX_FLS_BITS_LEN		(1)
#define AW_PID_2013_RX_FLS_MASK			\
	(~(((1<<AW_PID_2013_RX_FLS_BITS_LEN)-1) << AW_PID_2013_RX_FLS_START_BIT))

#define AW_PID_2013_RX_FLS_NORMAL		(0)
#define AW_PID_2013_RX_FLS_NORMAL_VALUE	\
	(AW_PID_2013_RX_FLS_NORMAL << AW_PID_2013_RX_FLS_START_BIT)

#define AW_PID_2013_RX_FLS_FLUSH		(1)
#define AW_PID_2013_RX_FLS_FLUSH_VALUE	\
	(AW_PID_2013_RX_FLS_FLUSH << AW_PID_2013_RX_FLS_START_BIT)

#define AW_PID_2013_RX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2013_RX_FLS_DEFAULT		\
	(AW_PID_2013_RX_FLS_DEFAULT_VALUE << AW_PID_2013_RX_FLS_START_BIT)

/* RX_THRS bit 13:12 (I2SCFG1 0x11) */
#define AW_PID_2013_RX_THRS_START_BIT	(12)
#define AW_PID_2013_RX_THRS_BITS_LEN	(2)
#define AW_PID_2013_RX_THRS_MASK		\
	(~(((1<<AW_PID_2013_RX_THRS_BITS_LEN)-1) << AW_PID_2013_RX_THRS_START_BIT))

#define AW_PID_2013_RX_THRS_0			(0)
#define AW_PID_2013_RX_THRS_0_VALUE		\
	(AW_PID_2013_RX_THRS_0 << AW_PID_2013_RX_THRS_START_BIT)

#define AW_PID_2013_RX_THRS_1			(1)
#define AW_PID_2013_RX_THRS_1_VALUE		\
	(AW_PID_2013_RX_THRS_1 << AW_PID_2013_RX_THRS_START_BIT)

#define AW_PID_2013_RX_THRS_2			(2)
#define AW_PID_2013_RX_THRS_2_VALUE		\
	(AW_PID_2013_RX_THRS_2 << AW_PID_2013_RX_THRS_START_BIT)

#define AW_PID_2013_RX_THRS_3			(3)
#define AW_PID_2013_RX_THRS_3_VALUE		\
	(AW_PID_2013_RX_THRS_3 << AW_PID_2013_RX_THRS_START_BIT)

#define AW_PID_2013_RX_THRS_DEFAULT_VALUE	(2)
#define AW_PID_2013_RX_THRS_DEFAULT		\
	(AW_PID_2013_RX_THRS_DEFAULT_VALUE << AW_PID_2013_RX_THRS_START_BIT)

/* TX_FLS bit 11 (I2SCFG1 0x11) */
#define AW_PID_2013_TX_FLS_START_BIT	(11)
#define AW_PID_2013_TX_FLS_BITS_LEN		(1)
#define AW_PID_2013_TX_FLS_MASK			\
	(~(((1<<AW_PID_2013_TX_FLS_BITS_LEN)-1) << AW_PID_2013_TX_FLS_START_BIT))

#define AW_PID_2013_TX_FLS_NORMAL		(0)
#define AW_PID_2013_TX_FLS_NORMAL_VALUE	\
	(AW_PID_2013_TX_FLS_NORMAL << AW_PID_2013_TX_FLS_START_BIT)

#define AW_PID_2013_TX_FLS_FLUSH		(1)
#define AW_PID_2013_TX_FLS_FLUSH_VALUE	\
	(AW_PID_2013_TX_FLS_FLUSH << AW_PID_2013_TX_FLS_START_BIT)

#define AW_PID_2013_TX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2013_TX_FLS_DEFAULT		\
	(AW_PID_2013_TX_FLS_DEFAULT_VALUE << AW_PID_2013_TX_FLS_START_BIT)

/* TX_THRS bit 9:8 (I2SCFG1 0x11) */
#define AW_PID_2013_TX_THRS_START_BIT	(8)
#define AW_PID_2013_TX_THRS_BITS_LEN	(2)
#define AW_PID_2013_TX_THRS_MASK		\
	(~(((1<<AW_PID_2013_TX_THRS_BITS_LEN)-1) << AW_PID_2013_TX_THRS_START_BIT))

#define AW_PID_2013_TX_THRS_0			(0)
#define AW_PID_2013_TX_THRS_0_VALUE		\
	(AW_PID_2013_TX_THRS_0 << AW_PID_2013_TX_THRS_START_BIT)

#define AW_PID_2013_TX_THRS_1			(1)
#define AW_PID_2013_TX_THRS_1_VALUE		\
	(AW_PID_2013_TX_THRS_1 << AW_PID_2013_TX_THRS_START_BIT)

#define AW_PID_2013_TX_THRS_2			(2)
#define AW_PID_2013_TX_THRS_2_VALUE		\
	(AW_PID_2013_TX_THRS_2 << AW_PID_2013_TX_THRS_START_BIT)

#define AW_PID_2013_TX_THRS_3			(3)
#define AW_PID_2013_TX_THRS_3_VALUE		\
	(AW_PID_2013_TX_THRS_3 << AW_PID_2013_TX_THRS_START_BIT)

#define AW_PID_2013_TX_THRS_DEFAULT_VALUE	(1)
#define AW_PID_2013_TX_THRS_DEFAULT		\
	(AW_PID_2013_TX_THRS_DEFAULT_VALUE << AW_PID_2013_TX_THRS_START_BIT)

/* LPBK bit 5:4 (I2SCFG1 0x11) */
#define AW_PID_2013_LPBK_START_BIT		(4)
#define AW_PID_2013_LPBK_BITS_LEN		(2)
#define AW_PID_2013_LPBK_MASK			\
	(~(((1<<AW_PID_2013_LPBK_BITS_LEN)-1) << AW_PID_2013_LPBK_START_BIT))

#define AW_PID_2013_LPBK_DISABLE		(0)
#define AW_PID_2013_LPBK_DISABLE_VALUE	\
	(AW_PID_2013_LPBK_DISABLE << AW_PID_2013_LPBK_START_BIT)

#define AW_PID_2013_LPBK_FARMINUS_BACK	(1)
#define AW_PID_2013_LPBK_FARMINUS_BACK_VALUE	\
	(AW_PID_2013_LPBK_FARMINUS_BACK << AW_PID_2013_LPBK_START_BIT)

#define AW_PID_2013_LPBK_NEARMINUS_BACK	(2)
#define AW_PID_2013_LPBK_NEARMINUS_BACK_VALUE	\
	(AW_PID_2013_LPBK_NEARMINUS_BACK << AW_PID_2013_LPBK_START_BIT)

#define AW_PID_2013_LPBK_RESERVED		(3)
#define AW_PID_2013_LPBK_RESERVED_VALUE	\
	(AW_PID_2013_LPBK_RESERVED << AW_PID_2013_LPBK_START_BIT)

#define AW_PID_2013_LPBK_DEFAULT_VALUE	(0)
#define AW_PID_2013_LPBK_DEFAULT		\
	(AW_PID_2013_LPBK_DEFAULT_VALUE << AW_PID_2013_LPBK_START_BIT)

/* INPLEV bit 2 (I2SCFG1 0x11) */
#define AW_PID_2013_INPLEV_START_BIT	(2)
#define AW_PID_2013_INPLEV_BITS_LEN		(1)
#define AW_PID_2013_INPLEV_MASK			\
	(~(((1<<AW_PID_2013_INPLEV_BITS_LEN)-1) << AW_PID_2013_INPLEV_START_BIT))

#define AW_PID_2013_INPLEV_NOT_ATTENUATED	(0)
#define AW_PID_2013_INPLEV_NOT_ATTENUATED_VALUE	\
	(AW_PID_2013_INPLEV_NOT_ATTENUATED << AW_PID_2013_INPLEV_START_BIT)

#define AW_PID_2013_INPLEV_ATTENUATED	(1)
#define AW_PID_2013_INPLEV_ATTENUATED_VALUE	\
	(AW_PID_2013_INPLEV_ATTENUATED << AW_PID_2013_INPLEV_START_BIT)

#define AW_PID_2013_INPLEV_DEFAULT_VALUE	(0)
#define AW_PID_2013_INPLEV_DEFAULT		\
	(AW_PID_2013_INPLEV_DEFAULT_VALUE << AW_PID_2013_INPLEV_START_BIT)

/* TX_EDGE bit 1 (I2SCFG1 0x11) */
#define AW_PID_2013_TX_EDGE_START_BIT	(1)
#define AW_PID_2013_TX_EDGE_BITS_LEN	(1)
#define AW_PID_2013_TX_EDGE_MASK		\
	(~(((1<<AW_PID_2013_TX_EDGE_BITS_LEN)-1) << AW_PID_2013_TX_EDGE_START_BIT))

#define AW_PID_2013_TX_EDGE_NEGEDGE		(0)
#define AW_PID_2013_TX_EDGE_NEGEDGE_VALUE	\
	(AW_PID_2013_TX_EDGE_NEGEDGE << AW_PID_2013_TX_EDGE_START_BIT)

#define AW_PID_2013_TX_EDGE_POSEDGE		(1)
#define AW_PID_2013_TX_EDGE_POSEDGE_VALUE	\
	(AW_PID_2013_TX_EDGE_POSEDGE << AW_PID_2013_TX_EDGE_START_BIT)

#define AW_PID_2013_TX_EDGE_DEFAULT_VALUE	(0)
#define AW_PID_2013_TX_EDGE_DEFAULT		\
	(AW_PID_2013_TX_EDGE_DEFAULT_VALUE << AW_PID_2013_TX_EDGE_START_BIT)

/* VDSEL bit 0 (I2SCFG1 0x11) */
#define AW_PID_2013_VDSEL_START_BIT		(0)
#define AW_PID_2013_VDSEL_BITS_LEN		(1)
#define AW_PID_2013_VDSEL_MASK			\
	(~(((1<<AW_PID_2013_VDSEL_BITS_LEN)-1) << AW_PID_2013_VDSEL_START_BIT))

#define AW_PID_2013_VDSEL_DAC			(0)
#define AW_PID_2013_VDSEL_DAC_VALUE		\
	(AW_PID_2013_VDSEL_DAC << AW_PID_2013_VDSEL_START_BIT)

#define AW_PID_2013_VDSEL_VSENSE		(1)
#define AW_PID_2013_VDSEL_VSENSE_VALUE	\
	(AW_PID_2013_VDSEL_VSENSE << AW_PID_2013_VDSEL_START_BIT)

#define AW_PID_2013_VDSEL_DEFAULT_VALUE	(1)
#define AW_PID_2013_VDSEL_DEFAULT		\
	(AW_PID_2013_VDSEL_DEFAULT_VALUE << AW_PID_2013_VDSEL_START_BIT)

/* default value of I2SCFG1 (0x11) */
/* #define AW_PID_2013_I2SCFG1_DEFAULT		(0x2101) */

/* DBGCTRL (0x12) detail */
/* ULS_MODE bit 15 (DBGCTRL 0x12) */
#define AW_PID_2013_ULS_MODE_START_BIT	(15)
#define AW_PID_2013_ULS_MODE_BITS_LEN	(1)
#define AW_PID_2013_ULS_MODE_MASK		\
	(~(((1<<AW_PID_2013_ULS_MODE_BITS_LEN)-1) << AW_PID_2013_ULS_MODE_START_BIT))

#define AW_PID_2013_ULS_MODE_LEGACY		(0)
#define AW_PID_2013_ULS_MODE_LEGACY_VALUE	\
	(AW_PID_2013_ULS_MODE_LEGACY << AW_PID_2013_ULS_MODE_START_BIT)

#define AW_PID_2013_ULS_MODE_TDM		(1)
#define AW_PID_2013_ULS_MODE_TDM_VALUE	\
	(AW_PID_2013_ULS_MODE_TDM << AW_PID_2013_ULS_MODE_START_BIT)

#define AW_PID_2013_ULS_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2013_ULS_MODE_DEFAULT	\
	(AW_PID_2013_ULS_MODE_DEFAULT_VALUE << AW_PID_2013_ULS_MODE_START_BIT)

/* DITHER_EN bit 14 (DBGCTRL 0x12) */
#define AW_PID_2013_DITHER_EN_START_BIT	(14)
#define AW_PID_2013_DITHER_EN_BITS_LEN	(1)
#define AW_PID_2013_DITHER_EN_MASK		\
	(~(((1<<AW_PID_2013_DITHER_EN_BITS_LEN)-1) << AW_PID_2013_DITHER_EN_START_BIT))

#define AW_PID_2013_DITHER_EN_DISABLE	(0)
#define AW_PID_2013_DITHER_EN_DISABLE_VALUE	\
	(AW_PID_2013_DITHER_EN_DISABLE << AW_PID_2013_DITHER_EN_START_BIT)

#define AW_PID_2013_DITHER_EN_ENABLE	(1)
#define AW_PID_2013_DITHER_EN_ENABLE_VALUE	\
	(AW_PID_2013_DITHER_EN_ENABLE << AW_PID_2013_DITHER_EN_START_BIT)

#define AW_PID_2013_DITHER_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_DITHER_EN_DEFAULT	\
	(AW_PID_2013_DITHER_EN_DEFAULT_VALUE << AW_PID_2013_DITHER_EN_START_BIT)

/* PWM_TRI_EN bit 13 (DBGCTRL 0x12) */
#define AW_PID_2013_PWM_TRI_EN_START_BIT	(13)
#define AW_PID_2013_PWM_TRI_EN_BITS_LEN	(1)
#define AW_PID_2013_PWM_TRI_EN_MASK		\
	(~(((1<<AW_PID_2013_PWM_TRI_EN_BITS_LEN)-1) << AW_PID_2013_PWM_TRI_EN_START_BIT))

#define AW_PID_2013_PWM_TRI_EN_DISABLE	(0)
#define AW_PID_2013_PWM_TRI_EN_DISABLE_VALUE	\
	(AW_PID_2013_PWM_TRI_EN_DISABLE << AW_PID_2013_PWM_TRI_EN_START_BIT)

#define AW_PID_2013_PWM_TRI_EN_ENABLE	(1)
#define AW_PID_2013_PWM_TRI_EN_ENABLE_VALUE	\
	(AW_PID_2013_PWM_TRI_EN_ENABLE << AW_PID_2013_PWM_TRI_EN_START_BIT)

#define AW_PID_2013_PWM_TRI_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWM_TRI_EN_DEFAULT	\
	(AW_PID_2013_PWM_TRI_EN_DEFAULT_VALUE << AW_PID_2013_PWM_TRI_EN_START_BIT)

/* VCALB_BYP bit 12 (DBGCTRL 0x12) */
#define AW_PID_2013_VCALB_BYP_START_BIT	(12)
#define AW_PID_2013_VCALB_BYP_BITS_LEN	(1)
#define AW_PID_2013_VCALB_BYP_MASK		\
	(~(((1<<AW_PID_2013_VCALB_BYP_BITS_LEN)-1) << AW_PID_2013_VCALB_BYP_START_BIT))

#define AW_PID_2013_VCALB_BYP_CALIBRATED	(0)
#define AW_PID_2013_VCALB_BYP_CALIBRATED_VALUE	\
	(AW_PID_2013_VCALB_BYP_CALIBRATED << AW_PID_2013_VCALB_BYP_START_BIT)

#define AW_PID_2013_VCALB_BYP_BYPASS	(1)
#define AW_PID_2013_VCALB_BYP_BYPASS_VALUE	\
	(AW_PID_2013_VCALB_BYP_BYPASS << AW_PID_2013_VCALB_BYP_START_BIT)

#define AW_PID_2013_VCALB_BYP_DEFAULT_VALUE	(0)
#define AW_PID_2013_VCALB_BYP_DEFAULT	\
	(AW_PID_2013_VCALB_BYP_DEFAULT_VALUE << AW_PID_2013_VCALB_BYP_START_BIT)

/* DISNCKRST bit 11 (DBGCTRL 0x12) */
#define AW_PID_2013_DISNCKRST_START_BIT	(11)
#define AW_PID_2013_DISNCKRST_BITS_LEN	(1)
#define AW_PID_2013_DISNCKRST_MASK		\
	(~(((1<<AW_PID_2013_DISNCKRST_BITS_LEN)-1) << AW_PID_2013_DISNCKRST_START_BIT))

#define AW_PID_2013_DISNCKRST_AUTO_RESET	(0)
#define AW_PID_2013_DISNCKRST_AUTO_RESET_VALUE	\
	(AW_PID_2013_DISNCKRST_AUTO_RESET << AW_PID_2013_DISNCKRST_START_BIT)

#define AW_PID_2013_DISNCKRST_NO_RESET	(1)
#define AW_PID_2013_DISNCKRST_NO_RESET_VALUE	\
	(AW_PID_2013_DISNCKRST_NO_RESET << AW_PID_2013_DISNCKRST_START_BIT)

#define AW_PID_2013_DISNCKRST_DEFAULT_VALUE	(0)
#define AW_PID_2013_DISNCKRST_DEFAULT	\
	(AW_PID_2013_DISNCKRST_DEFAULT_VALUE << AW_PID_2013_DISNCKRST_START_BIT)

/* DISPLLRST bit 10 (DBGCTRL 0x12) */
#define AW_PID_2013_DISPLLRST_START_BIT	(10)
#define AW_PID_2013_DISPLLRST_BITS_LEN	(1)
#define AW_PID_2013_DISPLLRST_MASK		\
	(~(((1<<AW_PID_2013_DISPLLRST_BITS_LEN)-1) << AW_PID_2013_DISPLLRST_START_BIT))

#define AW_PID_2013_DISPLLRST_AUTO_RESET	(0)
#define AW_PID_2013_DISPLLRST_AUTO_RESET_VALUE	\
	(AW_PID_2013_DISPLLRST_AUTO_RESET << AW_PID_2013_DISPLLRST_START_BIT)

#define AW_PID_2013_DISPLLRST_NO_RESET	(1)
#define AW_PID_2013_DISPLLRST_NO_RESET_VALUE	\
	(AW_PID_2013_DISPLLRST_NO_RESET << AW_PID_2013_DISPLLRST_START_BIT)

#define AW_PID_2013_DISPLLRST_DEFAULT_VALUE	(0)
#define AW_PID_2013_DISPLLRST_DEFAULT	\
	(AW_PID_2013_DISPLLRST_DEFAULT_VALUE << AW_PID_2013_DISPLLRST_START_BIT)

/* CLKMD bit 9 (DBGCTRL 0x12) */
#define AW_PID_2013_CLKMD_START_BIT		(9)
#define AW_PID_2013_CLKMD_BITS_LEN		(1)
#define AW_PID_2013_CLKMD_MASK			\
	(~(((1<<AW_PID_2013_CLKMD_BITS_LEN)-1) << AW_PID_2013_CLKMD_START_BIT))

#define AW_PID_2013_CLKMD_98MHZ			(0)
#define AW_PID_2013_CLKMD_98MHZ_VALUE	\
	(AW_PID_2013_CLKMD_98MHZ << AW_PID_2013_CLKMD_START_BIT)

#define AW_PID_2013_CLKMD_49MHZ			(1)
#define AW_PID_2013_CLKMD_49MHZ_VALUE	\
	(AW_PID_2013_CLKMD_49MHZ << AW_PID_2013_CLKMD_START_BIT)

#define AW_PID_2013_CLKMD_DEFAULT_VALUE	(0)
#define AW_PID_2013_CLKMD_DEFAULT		\
	(AW_PID_2013_CLKMD_DEFAULT_VALUE << AW_PID_2013_CLKMD_START_BIT)

/* NAMUTE bit 8 (DBGCTRL 0x12) */
#define AW_PID_2013_NAMUTE_START_BIT	(8)
#define AW_PID_2013_NAMUTE_BITS_LEN		(1)
#define AW_PID_2013_NAMUTE_MASK			\
	(~(((1<<AW_PID_2013_NAMUTE_BITS_LEN)-1) << AW_PID_2013_NAMUTE_START_BIT))

#define AW_PID_2013_NAMUTE_AUTO_MUTE	(0)
#define AW_PID_2013_NAMUTE_AUTO_MUTE_VALUE	\
	(AW_PID_2013_NAMUTE_AUTO_MUTE << AW_PID_2013_NAMUTE_START_BIT)

#define AW_PID_2013_NAMUTE_NO_MUTE		(1)
#define AW_PID_2013_NAMUTE_NO_MUTE_VALUE	\
	(AW_PID_2013_NAMUTE_NO_MUTE << AW_PID_2013_NAMUTE_START_BIT)

#define AW_PID_2013_NAMUTE_DEFAULT_VALUE	(0)
#define AW_PID_2013_NAMUTE_DEFAULT		\
	(AW_PID_2013_NAMUTE_DEFAULT_VALUE << AW_PID_2013_NAMUTE_START_BIT)

/* BSTPD bit 7 (DBGCTRL 0x12) */
#define AW_PID_2013_BSTPD_START_BIT		(7)
#define AW_PID_2013_BSTPD_BITS_LEN		(1)
#define AW_PID_2013_BSTPD_MASK			\
	(~(((1<<AW_PID_2013_BSTPD_BITS_LEN)-1) << AW_PID_2013_BSTPD_START_BIT))

#define AW_PID_2013_BSTPD_WORKING		(0)
#define AW_PID_2013_BSTPD_WORKING_VALUE	\
	(AW_PID_2013_BSTPD_WORKING << AW_PID_2013_BSTPD_START_BIT)

#define AW_PID_2013_BSTPD_POWER_DOWN	(1)
#define AW_PID_2013_BSTPD_POWER_DOWN_VALUE	\
	(AW_PID_2013_BSTPD_POWER_DOWN << AW_PID_2013_BSTPD_START_BIT)

#define AW_PID_2013_BSTPD_DEFAULT_VALUE	(0)
#define AW_PID_2013_BSTPD_DEFAULT		\
	(AW_PID_2013_BSTPD_DEFAULT_VALUE << AW_PID_2013_BSTPD_START_BIT)

/* CDAPD bit 6 (DBGCTRL 0x12) */
#define AW_PID_2013_CDAPD_START_BIT		(6)
#define AW_PID_2013_CDAPD_BITS_LEN		(1)
#define AW_PID_2013_CDAPD_MASK			\
	(~(((1<<AW_PID_2013_CDAPD_BITS_LEN)-1) << AW_PID_2013_CDAPD_START_BIT))

#define AW_PID_2013_CDAPD_WORKING		(0)
#define AW_PID_2013_CDAPD_WORKING_VALUE	\
	(AW_PID_2013_CDAPD_WORKING << AW_PID_2013_CDAPD_START_BIT)

#define AW_PID_2013_CDAPD_POWER_DOWN	(1)
#define AW_PID_2013_CDAPD_POWER_DOWN_VALUE	\
	(AW_PID_2013_CDAPD_POWER_DOWN << AW_PID_2013_CDAPD_START_BIT)

#define AW_PID_2013_CDAPD_DEFAULT_VALUE	(0)
#define AW_PID_2013_CDAPD_DEFAULT		\
	(AW_PID_2013_CDAPD_DEFAULT_VALUE << AW_PID_2013_CDAPD_START_BIT)

/* I2SRST bit 5 (DBGCTRL 0x12) */
#define AW_PID_2013_I2SRST_START_BIT	(5)
#define AW_PID_2013_I2SRST_BITS_LEN		(1)
#define AW_PID_2013_I2SRST_MASK			\
	(~(((1<<AW_PID_2013_I2SRST_BITS_LEN)-1) << AW_PID_2013_I2SRST_START_BIT))

#define AW_PID_2013_I2SRST_WORKING		(0)
#define AW_PID_2013_I2SRST_WORKING_VALUE	\
	(AW_PID_2013_I2SRST_WORKING << AW_PID_2013_I2SRST_START_BIT)

#define AW_PID_2013_I2SRST_RESET		(1)
#define AW_PID_2013_I2SRST_RESET_VALUE	\
	(AW_PID_2013_I2SRST_RESET << AW_PID_2013_I2SRST_START_BIT)

#define AW_PID_2013_I2SRST_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2SRST_DEFAULT		\
	(AW_PID_2013_I2SRST_DEFAULT_VALUE << AW_PID_2013_I2SRST_START_BIT)

/* SYSRST bit 4 (DBGCTRL 0x12) */
#define AW_PID_2013_SYSRST_START_BIT	(4)
#define AW_PID_2013_SYSRST_BITS_LEN		(1)
#define AW_PID_2013_SYSRST_MASK			\
	(~(((1<<AW_PID_2013_SYSRST_BITS_LEN)-1) << AW_PID_2013_SYSRST_START_BIT))

#define AW_PID_2013_SYSRST_WORKING		(0)
#define AW_PID_2013_SYSRST_WORKING_VALUE	\
	(AW_PID_2013_SYSRST_WORKING << AW_PID_2013_SYSRST_START_BIT)

#define AW_PID_2013_SYSRST_RESET		(1)
#define AW_PID_2013_SYSRST_RESET_VALUE	\
	(AW_PID_2013_SYSRST_RESET << AW_PID_2013_SYSRST_START_BIT)

#define AW_PID_2013_SYSRST_DEFAULT_VALUE	(0)
#define AW_PID_2013_SYSRST_DEFAULT		\
	(AW_PID_2013_SYSRST_DEFAULT_VALUE << AW_PID_2013_SYSRST_START_BIT)

/* PWM_SRC bit 2 (DBGCTRL 0x12) */
#define AW_PID_2013_PWM_SRC_START_BIT	(2)
#define AW_PID_2013_PWM_SRC_BITS_LEN	(1)
#define AW_PID_2013_PWM_SRC_MASK		\
	(~(((1<<AW_PID_2013_PWM_SRC_BITS_LEN)-1) << AW_PID_2013_PWM_SRC_START_BIT))

#define AW_PID_2013_PWM_SRC_EFUSE_WL	(0)
#define AW_PID_2013_PWM_SRC_EFUSE_WL_VALUE	\
	(AW_PID_2013_PWM_SRC_EFUSE_WL << AW_PID_2013_PWM_SRC_START_BIT)

#define AW_PID_2013_PWM_SRC_I2S_PORTS	(1)
#define AW_PID_2013_PWM_SRC_I2S_PORTS_VALUE	\
	(AW_PID_2013_PWM_SRC_I2S_PORTS << AW_PID_2013_PWM_SRC_START_BIT)

#define AW_PID_2013_PWM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWM_SRC_DEFAULT		\
	(AW_PID_2013_PWM_SRC_DEFAULT_VALUE << AW_PID_2013_PWM_SRC_START_BIT)

/* DSPFCE bit 1 (DBGCTRL 0x12) */
#define AW_PID_2013_DSPFCE_START_BIT	(1)
#define AW_PID_2013_DSPFCE_BITS_LEN		(1)
#define AW_PID_2013_DSPFCE_MASK			\
	(~(((1<<AW_PID_2013_DSPFCE_BITS_LEN)-1) << AW_PID_2013_DSPFCE_START_BIT))

#define AW_PID_2013_DSPFCE_DISABLE		(0)
#define AW_PID_2013_DSPFCE_DISABLE_VALUE	\
	(AW_PID_2013_DSPFCE_DISABLE << AW_PID_2013_DSPFCE_START_BIT)

#define AW_PID_2013_DSPFCE_ENABLE		(1)
#define AW_PID_2013_DSPFCE_ENABLE_VALUE	\
	(AW_PID_2013_DSPFCE_ENABLE << AW_PID_2013_DSPFCE_START_BIT)

#define AW_PID_2013_DSPFCE_DEFAULT_VALUE	(1)
#define AW_PID_2013_DSPFCE_DEFAULT		\
	(AW_PID_2013_DSPFCE_DEFAULT_VALUE << AW_PID_2013_DSPFCE_START_BIT)

/* SYSCE bit 0 (DBGCTRL 0x12) */
#define AW_PID_2013_SYSCE_START_BIT		(0)
#define AW_PID_2013_SYSCE_BITS_LEN		(1)
#define AW_PID_2013_SYSCE_MASK			\
	(~(((1<<AW_PID_2013_SYSCE_BITS_LEN)-1) << AW_PID_2013_SYSCE_START_BIT))

#define AW_PID_2013_SYSCE_DISABLE		(0)
#define AW_PID_2013_SYSCE_DISABLE_VALUE	\
	(AW_PID_2013_SYSCE_DISABLE << AW_PID_2013_SYSCE_START_BIT)

#define AW_PID_2013_SYSCE_ENBALE		(1)
#define AW_PID_2013_SYSCE_ENBALE_VALUE	\
	(AW_PID_2013_SYSCE_ENBALE << AW_PID_2013_SYSCE_START_BIT)

#define AW_PID_2013_SYSCE_DEFAULT_VALUE	(1)
#define AW_PID_2013_SYSCE_DEFAULT		\
	(AW_PID_2013_SYSCE_DEFAULT_VALUE << AW_PID_2013_SYSCE_START_BIT)

/* default value of DBGCTRL (0x12) */
/* #define AW_PID_2013_DBGCTRL_DEFAULT		(0x0003) */

/* DACST (0x20) detail */
/* SET_GAIN_ST bit 10:8 (DACST 0x20) */
#define AW_PID_2013_SET_GAIN_ST_START_BIT	(8)
#define AW_PID_2013_SET_GAIN_ST_BITS_LEN	(3)
#define AW_PID_2013_SET_GAIN_ST_MASK	\
	(~(((1<<AW_PID_2013_SET_GAIN_ST_BITS_LEN)-1) << AW_PID_2013_SET_GAIN_ST_START_BIT))

#define AW_PID_2013_SET_GAIN_ST_4P5_AV	(0)
#define AW_PID_2013_SET_GAIN_ST_4P5_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_ST_4P5_AV << AW_PID_2013_SET_GAIN_ST_START_BIT)

#define AW_PID_2013_SET_GAIN_ST_5P0_AV	(1)
#define AW_PID_2013_SET_GAIN_ST_5P0_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_ST_5P0_AV << AW_PID_2013_SET_GAIN_ST_START_BIT)

#define AW_PID_2013_SET_GAIN_ST_6P0_AV	(2)
#define AW_PID_2013_SET_GAIN_ST_6P0_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_ST_6P0_AV << AW_PID_2013_SET_GAIN_ST_START_BIT)

#define AW_PID_2013_SET_GAIN_ST_6P7_AV	(3)
#define AW_PID_2013_SET_GAIN_ST_6P7_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_ST_6P7_AV << AW_PID_2013_SET_GAIN_ST_START_BIT)

#define AW_PID_2013_SET_GAIN_ST_10_AV	(4)
#define AW_PID_2013_SET_GAIN_ST_10_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_ST_10_AV << AW_PID_2013_SET_GAIN_ST_START_BIT)

#define AW_PID_2013_SET_GAIN_ST_12_AV	(5)
#define AW_PID_2013_SET_GAIN_ST_12_AV_VALUE	\
	(AW_PID_2013_SET_GAIN_ST_12_AV << AW_PID_2013_SET_GAIN_ST_START_BIT)

#define AW_PID_2013_SET_GAIN_ST_DEFAULT_VALUE	(5)
#define AW_PID_2013_SET_GAIN_ST_DEFAULT	\
	(AW_PID_2013_SET_GAIN_ST_DEFAULT_VALUE << AW_PID_2013_SET_GAIN_ST_START_BIT)

/* BSTVOUT_ST bit 3:0 (DACST 0x20) */
#define AW_PID_2013_BSTVOUT_ST_START_BIT	(0)
#define AW_PID_2013_BSTVOUT_ST_BITS_LEN	(4)
#define AW_PID_2013_BSTVOUT_ST_MASK		\
	(~(((1<<AW_PID_2013_BSTVOUT_ST_BITS_LEN)-1) << AW_PID_2013_BSTVOUT_ST_START_BIT))

#define AW_PID_2013_BSTVOUT_ST_3P25V	(0)
#define AW_PID_2013_BSTVOUT_ST_3P25V_VALUE	\
	(AW_PID_2013_BSTVOUT_ST_3P25V << AW_PID_2013_BSTVOUT_ST_START_BIT)

#define AW_PID_2013_BSTVOUT_ST_3P50V	(1)
#define AW_PID_2013_BSTVOUT_ST_3P50V_VALUE	\
	(AW_PID_2013_BSTVOUT_ST_3P50V << AW_PID_2013_BSTVOUT_ST_START_BIT)

#define AW_PID_2013_BSTVOUT_ST_3P75V	(2)
#define AW_PID_2013_BSTVOUT_ST_3P75V_VALUE	\
	(AW_PID_2013_BSTVOUT_ST_3P75V << AW_PID_2013_BSTVOUT_ST_START_BIT)

#define AW_PID_2013_BSTVOUT_ST_7P00V	(15)
#define AW_PID_2013_BSTVOUT_ST_7P00V_VALUE	\
	(AW_PID_2013_BSTVOUT_ST_7P00V << AW_PID_2013_BSTVOUT_ST_START_BIT)

#define AW_PID_2013_BSTVOUT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2013_BSTVOUT_ST_DEFAULT	\
	(AW_PID_2013_BSTVOUT_ST_DEFAULT_VALUE << AW_PID_2013_BSTVOUT_ST_START_BIT)

/* default value of DACST (0x20) */
/* #define AW_PID_2013_DACST_DEFAULT		(0x0500) */

/* VBAT (0x21) detail */
/* VBAT_DET bit 9:0 (VBAT 0x21) */
#define AW_PID_2013_VBAT_DET_START_BIT	(0)
#define AW_PID_2013_VBAT_DET_BITS_LEN	(10)
#define AW_PID_2013_VBAT_DET_MASK		\
	(~(((1<<AW_PID_2013_VBAT_DET_BITS_LEN)-1) << AW_PID_2013_VBAT_DET_START_BIT))

#define AW_PID_2013_VBAT_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2013_VBAT_DET_DEFAULT	\
	(AW_PID_2013_VBAT_DET_DEFAULT_VALUE << AW_PID_2013_VBAT_DET_START_BIT)

/* default value of VBAT (0x21) */
/* #define AW_PID_2013_VBAT_DEFAULT		(0x0263) */

/* TEMP (0x22) detail */
/* TEMP_DET bit 9:0 (TEMP 0x22) */
#define AW_PID_2013_TEMP_DET_START_BIT	(0)
#define AW_PID_2013_TEMP_DET_BITS_LEN	(10)
#define AW_PID_2013_TEMP_DET_MASK		\
	(~(((1<<AW_PID_2013_TEMP_DET_BITS_LEN)-1) << AW_PID_2013_TEMP_DET_START_BIT))

#define AW_PID_2013_TEMP_DET_MINUS_40_DEGREE	(0x3D8)
#define AW_PID_2013_TEMP_DET_MINUS_40_DEGREE_VALUE	\
	(AW_PID_2013_TEMP_DET_MINUS_40_DEGREE << AW_PID_2013_TEMP_DET_START_BIT)

#define AW_PID_2013_TEMP_DET_0_DEGREE	(0x00)
#define AW_PID_2013_TEMP_DET_0_DEGREE_VALUE	\
	(AW_PID_2013_TEMP_DET_0_DEGREE << AW_PID_2013_TEMP_DET_START_BIT)

#define AW_PID_2013_TEMP_DET_1_DEGREE	(0x01)
#define AW_PID_2013_TEMP_DET_1_DEGREE_VALUE	\
	(AW_PID_2013_TEMP_DET_1_DEGREE << AW_PID_2013_TEMP_DET_START_BIT)

#define AW_PID_2013_TEMP_DET_25_DEGREE	(0x19)
#define AW_PID_2013_TEMP_DET_25_DEGREE_VALUE	\
	(AW_PID_2013_TEMP_DET_25_DEGREE << AW_PID_2013_TEMP_DET_START_BIT)

#define AW_PID_2013_TEMP_DET_55_DEGREE	(0x37)
#define AW_PID_2013_TEMP_DET_55_DEGREE_VALUE	\
	(AW_PID_2013_TEMP_DET_55_DEGREE << AW_PID_2013_TEMP_DET_START_BIT)

#define AW_PID_2013_TEMP_DET_DEFAULT_VALUE	(0x019)
#define AW_PID_2013_TEMP_DET_DEFAULT	\
	(AW_PID_2013_TEMP_DET_DEFAULT_VALUE << AW_PID_2013_TEMP_DET_START_BIT)

/* default value of TEMP (0x22) */
/* #define AW_PID_2013_TEMP_DEFAULT		(0x0019) */

/* PVDD (0x23) detail */
/* PVDD_DET bit 9:0 (PVDD 0x23) */
#define AW_PID_2013_PVDD_DET_START_BIT	(0)
#define AW_PID_2013_PVDD_DET_BITS_LEN	(10)
#define AW_PID_2013_PVDD_DET_MASK		\
	(~(((1<<AW_PID_2013_PVDD_DET_BITS_LEN)-1) << AW_PID_2013_PVDD_DET_START_BIT))

#define AW_PID_2013_PVDD_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2013_PVDD_DET_DEFAULT	\
	(AW_PID_2013_PVDD_DET_DEFAULT_VALUE << AW_PID_2013_PVDD_DET_START_BIT)

/* default value of PVDD (0x23) */
/* #define AW_PID_2013_PVDD_DEFAULT		(0x0263) */

/* ISNDAT (0x24) detail */
/* ISENSE_DATA bit 15:0 (ISNDAT 0x24) */
#define AW_PID_2013_ISENSE_DATA_START_BIT	(0)
#define AW_PID_2013_ISENSE_DATA_BITS_LEN	(16)
#define AW_PID_2013_ISENSE_DATA_MASK	\
	(~(((1<<AW_PID_2013_ISENSE_DATA_BITS_LEN)-1) << AW_PID_2013_ISENSE_DATA_START_BIT))

#define AW_PID_2013_ISENSE_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2013_ISENSE_DATA_DEFAULT	\
	(AW_PID_2013_ISENSE_DATA_DEFAULT_VALUE << AW_PID_2013_ISENSE_DATA_START_BIT)

/* default value of ISNDAT (0x24) */
/* #define AW_PID_2013_ISNDAT_DEFAULT		(0x0000) */

/* VSNDAT (0x25) detail */
/* VSENSE_DATA bit 15:0 (VSNDAT 0x25) */
#define AW_PID_2013_VSENSE_DATA_START_BIT	(0)
#define AW_PID_2013_VSENSE_DATA_BITS_LEN	(16)
#define AW_PID_2013_VSENSE_DATA_MASK	\
	(~(((1<<AW_PID_2013_VSENSE_DATA_BITS_LEN)-1) << AW_PID_2013_VSENSE_DATA_START_BIT))

#define AW_PID_2013_VSENSE_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2013_VSENSE_DATA_DEFAULT	\
	(AW_PID_2013_VSENSE_DATA_DEFAULT_VALUE << AW_PID_2013_VSENSE_DATA_START_BIT)

/* default value of VSNDAT (0x25) */
/* #define AW_PID_2013_VSNDAT_DEFAULT		(0x0000) */

/* I2SINT (0x26) detail */
/* DPSTAT bit 2 (I2SINT 0x26) */
#define AW_PID_2013_DPSTAT_START_BIT	(2)
#define AW_PID_2013_DPSTAT_BITS_LEN		(1)
#define AW_PID_2013_DPSTAT_MASK			\
	(~(((1<<AW_PID_2013_DPSTAT_BITS_LEN)-1) << AW_PID_2013_DPSTAT_START_BIT))

#define AW_PID_2013_DPSTAT_NOTMINUS_READY	(0)
#define AW_PID_2013_DPSTAT_NOTMINUS_READY_VALUE	\
	(AW_PID_2013_DPSTAT_NOTMINUS_READY << AW_PID_2013_DPSTAT_START_BIT)

#define AW_PID_2013_DPSTAT_READY		(1)
#define AW_PID_2013_DPSTAT_READY_VALUE	\
	(AW_PID_2013_DPSTAT_READY << AW_PID_2013_DPSTAT_START_BIT)

#define AW_PID_2013_DPSTAT_DEFAULT_VALUE	(0)
#define AW_PID_2013_DPSTAT_DEFAULT		\
	(AW_PID_2013_DPSTAT_DEFAULT_VALUE << AW_PID_2013_DPSTAT_START_BIT)

/* I2SROVS bit 1 (I2SINT 0x26) */
#define AW_PID_2013_I2SROVS_START_BIT	(1)
#define AW_PID_2013_I2SROVS_BITS_LEN	(1)
#define AW_PID_2013_I2SROVS_MASK		\
	(~(((1<<AW_PID_2013_I2SROVS_BITS_LEN)-1) << AW_PID_2013_I2SROVS_START_BIT))

#define AW_PID_2013_I2SROVS_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2SROVS_DEFAULT		\
	(AW_PID_2013_I2SROVS_DEFAULT_VALUE << AW_PID_2013_I2SROVS_START_BIT)

/* I2STOVS bit 0 (I2SINT 0x26) */
#define AW_PID_2013_I2STOVS_START_BIT	(0)
#define AW_PID_2013_I2STOVS_BITS_LEN	(1)
#define AW_PID_2013_I2STOVS_MASK		\
	(~(((1<<AW_PID_2013_I2STOVS_BITS_LEN)-1) << AW_PID_2013_I2STOVS_START_BIT))

#define AW_PID_2013_I2STOVS_DEFAULT_VALUE	(0)
#define AW_PID_2013_I2STOVS_DEFAULT		\
	(AW_PID_2013_I2STOVS_DEFAULT_VALUE << AW_PID_2013_I2STOVS_START_BIT)

/* default value of I2SINT (0x26) */
/* #define AW_PID_2013_I2SINT_DEFAULT		(0x0000) */

/* I2SCAPCNT (0x27) detail */
/* CAP_BCK_CNT bit 15:7 (I2SCAPCNT 0x27) */
#define AW_PID_2013_CAP_BCK_CNT_START_BIT	(7)
#define AW_PID_2013_CAP_BCK_CNT_BITS_LEN	(9)
#define AW_PID_2013_CAP_BCK_CNT_MASK	\
	(~(((1<<AW_PID_2013_CAP_BCK_CNT_BITS_LEN)-1) << AW_PID_2013_CAP_BCK_CNT_START_BIT))

#define AW_PID_2013_CAP_BCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2013_CAP_BCK_CNT_DEFAULT	\
	(AW_PID_2013_CAP_BCK_CNT_DEFAULT_VALUE << AW_PID_2013_CAP_BCK_CNT_START_BIT)

/* CAP_WCK_CNT bit 5:0 (I2SCAPCNT 0x27) */
#define AW_PID_2013_CAP_WCK_CNT_START_BIT	(0)
#define AW_PID_2013_CAP_WCK_CNT_BITS_LEN	(6)
#define AW_PID_2013_CAP_WCK_CNT_MASK	\
	(~(((1<<AW_PID_2013_CAP_WCK_CNT_BITS_LEN)-1) << AW_PID_2013_CAP_WCK_CNT_START_BIT))

#define AW_PID_2013_CAP_WCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2013_CAP_WCK_CNT_DEFAULT	\
	(AW_PID_2013_CAP_WCK_CNT_DEFAULT_VALUE << AW_PID_2013_CAP_WCK_CNT_START_BIT)

/* default value of I2SCAPCNT (0x27) */
/* #define AW_PID_2013_I2SCAPCNT_DEFAULT		(0x0000) */

/* ANASTA1 (0x28) detail */
/* TEST_ENCRY_STA bit 15 (ANASTA1 0x28) */
#define AW_PID_2013_TEST_ENCRY_STA_START_BIT	(15)
#define AW_PID_2013_TEST_ENCRY_STA_BITS_LEN	(1)
#define AW_PID_2013_TEST_ENCRY_STA_MASK	\
	(~(((1<<AW_PID_2013_TEST_ENCRY_STA_BITS_LEN)-1) << AW_PID_2013_TEST_ENCRY_STA_START_BIT))

#define AW_PID_2013_TEST_ENCRY_STA_ENCRYPTED	(0)
#define AW_PID_2013_TEST_ENCRY_STA_ENCRYPTED_VALUE	\
	(AW_PID_2013_TEST_ENCRY_STA_ENCRYPTED << AW_PID_2013_TEST_ENCRY_STA_START_BIT)

#define AW_PID_2013_TEST_ENCRY_STA_OPEN	(1)
#define AW_PID_2013_TEST_ENCRY_STA_OPEN_VALUE	\
	(AW_PID_2013_TEST_ENCRY_STA_OPEN << AW_PID_2013_TEST_ENCRY_STA_START_BIT)

#define AW_PID_2013_TEST_ENCRY_STA_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEST_ENCRY_STA_DEFAULT	\
	(AW_PID_2013_TEST_ENCRY_STA_DEFAULT_VALUE << AW_PID_2013_TEST_ENCRY_STA_START_BIT)

/* CDA_LSTM bit 14 (ANASTA1 0x28) */
#define AW_PID_2013_CDA_LSTM_START_BIT	(14)
#define AW_PID_2013_CDA_LSTM_BITS_LEN	(1)
#define AW_PID_2013_CDA_LSTM_MASK		\
	(~(((1<<AW_PID_2013_CDA_LSTM_BITS_LEN)-1) << AW_PID_2013_CDA_LSTM_START_BIT))

#define AW_PID_2013_CDA_LSTM_DEFAULT_VALUE	(0)
#define AW_PID_2013_CDA_LSTM_DEFAULT	\
	(AW_PID_2013_CDA_LSTM_DEFAULT_VALUE << AW_PID_2013_CDA_LSTM_START_BIT)

/* BST_LSTM bit 13 (ANASTA1 0x28) */
#define AW_PID_2013_BST_LSTM_START_BIT	(13)
#define AW_PID_2013_BST_LSTM_BITS_LEN	(1)
#define AW_PID_2013_BST_LSTM_MASK		\
	(~(((1<<AW_PID_2013_BST_LSTM_BITS_LEN)-1) << AW_PID_2013_BST_LSTM_START_BIT))

#define AW_PID_2013_BST_LSTM_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_LSTM_DEFAULT	\
	(AW_PID_2013_BST_LSTM_DEFAULT_VALUE << AW_PID_2013_BST_LSTM_START_BIT)

/* PLL_CP2_SEL_STA bit 11:8 (ANASTA1 0x28) */
#define AW_PID_2013_PLL_CP2_SEL_STA_START_BIT	(8)
#define AW_PID_2013_PLL_CP2_SEL_STA_BITS_LEN	(4)
#define AW_PID_2013_PLL_CP2_SEL_STA_MASK	\
	(~(((1<<AW_PID_2013_PLL_CP2_SEL_STA_BITS_LEN)-1) << AW_PID_2013_PLL_CP2_SEL_STA_START_BIT))

#define AW_PID_2013_PLL_CP2_SEL_STA_0NA	(0)
#define AW_PID_2013_PLL_CP2_SEL_STA_0NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_STA_0NA << AW_PID_2013_PLL_CP2_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_STA_40NA	(1)
#define AW_PID_2013_PLL_CP2_SEL_STA_40NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_STA_40NA << AW_PID_2013_PLL_CP2_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_STA_80NA	(2)
#define AW_PID_2013_PLL_CP2_SEL_STA_80NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_STA_80NA << AW_PID_2013_PLL_CP2_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_STA_120NA	(3)
#define AW_PID_2013_PLL_CP2_SEL_STA_120NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_STA_120NA << AW_PID_2013_PLL_CP2_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_STA_160NA	(4)
#define AW_PID_2013_PLL_CP2_SEL_STA_160NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_STA_160NA << AW_PID_2013_PLL_CP2_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_STA_600NA	(15)
#define AW_PID_2013_PLL_CP2_SEL_STA_600NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_STA_600NA << AW_PID_2013_PLL_CP2_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_STA_DEFAULT_VALUE	(0xF)
#define AW_PID_2013_PLL_CP2_SEL_STA_DEFAULT	\
	(AW_PID_2013_PLL_CP2_SEL_STA_DEFAULT_VALUE << AW_PID_2013_PLL_CP2_SEL_STA_START_BIT)

/* PLL_DIV_FB_STA bit 7:5 (ANASTA1 0x28) */
#define AW_PID_2013_PLL_DIV_FB_STA_START_BIT	(5)
#define AW_PID_2013_PLL_DIV_FB_STA_BITS_LEN	(3)
#define AW_PID_2013_PLL_DIV_FB_STA_MASK	\
	(~(((1<<AW_PID_2013_PLL_DIV_FB_STA_BITS_LEN)-1) << AW_PID_2013_PLL_DIV_FB_STA_START_BIT))

#define AW_PID_2013_PLL_DIV_FB_STA_64	(0)
#define AW_PID_2013_PLL_DIV_FB_STA_64_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_STA_64 << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_STA_128	(1)
#define AW_PID_2013_PLL_DIV_FB_STA_128_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_STA_128 << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_STA_256	(2)
#define AW_PID_2013_PLL_DIV_FB_STA_256_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_STA_256 << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_STA_512	(3)
#define AW_PID_2013_PLL_DIV_FB_STA_512_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_STA_512 << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_STA_1024	(4)
#define AW_PID_2013_PLL_DIV_FB_STA_1024_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_STA_1024 << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_STA_2048	(5)
#define AW_PID_2013_PLL_DIV_FB_STA_2048_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_STA_2048 << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_STA_4096	(6)
#define AW_PID_2013_PLL_DIV_FB_STA_4096_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_STA_4096 << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_STA_8192	(7)
#define AW_PID_2013_PLL_DIV_FB_STA_8192_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_STA_8192 << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_STA_DEFAULT_VALUE	(0)
#define AW_PID_2013_PLL_DIV_FB_STA_DEFAULT	\
	(AW_PID_2013_PLL_DIV_FB_STA_DEFAULT_VALUE << AW_PID_2013_PLL_DIV_FB_STA_START_BIT)

/* PLL_CP1_SEL_STA bit 4:0 (ANASTA1 0x28) */
#define AW_PID_2013_PLL_CP1_SEL_STA_START_BIT	(0)
#define AW_PID_2013_PLL_CP1_SEL_STA_BITS_LEN	(5)
#define AW_PID_2013_PLL_CP1_SEL_STA_MASK	\
	(~(((1<<AW_PID_2013_PLL_CP1_SEL_STA_BITS_LEN)-1) << AW_PID_2013_PLL_CP1_SEL_STA_START_BIT))

#define AW_PID_2013_PLL_CP1_SEL_STA_0UA	(0)
#define AW_PID_2013_PLL_CP1_SEL_STA_0UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_STA_0UA << AW_PID_2013_PLL_CP1_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_STA_40UA	(1)
#define AW_PID_2013_PLL_CP1_SEL_STA_40UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_STA_40UA << AW_PID_2013_PLL_CP1_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_STA_80UA	(2)
#define AW_PID_2013_PLL_CP1_SEL_STA_80UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_STA_80UA << AW_PID_2013_PLL_CP1_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_STA_120UA	(3)
#define AW_PID_2013_PLL_CP1_SEL_STA_120UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_STA_120UA << AW_PID_2013_PLL_CP1_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_STA_160UA	(4)
#define AW_PID_2013_PLL_CP1_SEL_STA_160UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_STA_160UA << AW_PID_2013_PLL_CP1_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_STA_1240UA	(31)
#define AW_PID_2013_PLL_CP1_SEL_STA_1240UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_STA_1240UA << AW_PID_2013_PLL_CP1_SEL_STA_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_STA_DEFAULT_VALUE	(8)
#define AW_PID_2013_PLL_CP1_SEL_STA_DEFAULT	\
	(AW_PID_2013_PLL_CP1_SEL_STA_DEFAULT_VALUE << AW_PID_2013_PLL_CP1_SEL_STA_START_BIT)

/* default value of ANASTA1 (0x28) */
/* #define AW_PID_2013_ANASTA1_DEFAULT		(0x0F08) */

/* ANASTA2 (0x29) detail */
/* PDPLL_STA bit 15 (ANASTA2 0x29) */
#define AW_PID_2013_PDPLL_STA_START_BIT	(15)
#define AW_PID_2013_PDPLL_STA_BITS_LEN	(1)
#define AW_PID_2013_PDPLL_STA_MASK		\
	(~(((1<<AW_PID_2013_PDPLL_STA_BITS_LEN)-1) << AW_PID_2013_PDPLL_STA_START_BIT))

#define AW_PID_2013_PDPLL_STA_DISABLE	(0)
#define AW_PID_2013_PDPLL_STA_DISABLE_VALUE	\
	(AW_PID_2013_PDPLL_STA_DISABLE << AW_PID_2013_PDPLL_STA_START_BIT)

#define AW_PID_2013_PDPLL_STA_ENABLE	(1)
#define AW_PID_2013_PDPLL_STA_ENABLE_VALUE	\
	(AW_PID_2013_PDPLL_STA_ENABLE << AW_PID_2013_PDPLL_STA_START_BIT)

#define AW_PID_2013_PDPLL_STA_DEFAULT_VALUE	(0)
#define AW_PID_2013_PDPLL_STA_DEFAULT	\
	(AW_PID_2013_PDPLL_STA_DEFAULT_VALUE << AW_PID_2013_PDPLL_STA_START_BIT)

/* PLL_DIV_IN_STA bit 14:8 (ANASTA2 0x29) */
#define AW_PID_2013_PLL_DIV_IN_STA_START_BIT	(8)
#define AW_PID_2013_PLL_DIV_IN_STA_BITS_LEN	(7)
#define AW_PID_2013_PLL_DIV_IN_STA_MASK	\
	(~(((1<<AW_PID_2013_PLL_DIV_IN_STA_BITS_LEN)-1) << AW_PID_2013_PLL_DIV_IN_STA_START_BIT))

#define AW_PID_2013_PLL_DIV_IN_STA_RESERVED	(0)
#define AW_PID_2013_PLL_DIV_IN_STA_RESERVED_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_STA_RESERVED << AW_PID_2013_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_STA_1	(1)
#define AW_PID_2013_PLL_DIV_IN_STA_1_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_STA_1 << AW_PID_2013_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_STA_2	(2)
#define AW_PID_2013_PLL_DIV_IN_STA_2_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_STA_2 << AW_PID_2013_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_STA_3	(3)
#define AW_PID_2013_PLL_DIV_IN_STA_3_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_STA_3 << AW_PID_2013_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_STA_4	(4)
#define AW_PID_2013_PLL_DIV_IN_STA_4_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_STA_4 << AW_PID_2013_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_STA_5	(5)
#define AW_PID_2013_PLL_DIV_IN_STA_5_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_STA_5 << AW_PID_2013_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_STA_31	(31)
#define AW_PID_2013_PLL_DIV_IN_STA_31_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_STA_31 << AW_PID_2013_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_STA_DEFAULT_VALUE	(2)
#define AW_PID_2013_PLL_DIV_IN_STA_DEFAULT	\
	(AW_PID_2013_PLL_DIV_IN_STA_DEFAULT_VALUE << AW_PID_2013_PLL_DIV_IN_STA_START_BIT)

/* PLL_RSEL_STA bit 7:0 (ANASTA2 0x29) */
#define AW_PID_2013_PLL_RSEL_STA_START_BIT	(0)
#define AW_PID_2013_PLL_RSEL_STA_BITS_LEN	(8)
#define AW_PID_2013_PLL_RSEL_STA_MASK	\
	(~(((1<<AW_PID_2013_PLL_RSEL_STA_BITS_LEN)-1) << AW_PID_2013_PLL_RSEL_STA_START_BIT))

#define AW_PID_2013_PLL_RSEL_STA_0_KOHM	(0)
#define AW_PID_2013_PLL_RSEL_STA_0_KOHM_VALUE	\
	(AW_PID_2013_PLL_RSEL_STA_0_KOHM << AW_PID_2013_PLL_RSEL_STA_START_BIT)

#define AW_PID_2013_PLL_RSEL_STA_2_KOHM	(1)
#define AW_PID_2013_PLL_RSEL_STA_2_KOHM_VALUE	\
	(AW_PID_2013_PLL_RSEL_STA_2_KOHM << AW_PID_2013_PLL_RSEL_STA_START_BIT)

#define AW_PID_2013_PLL_RSEL_STA_510_KOHM	(255)
#define AW_PID_2013_PLL_RSEL_STA_510_KOHM_VALUE	\
	(AW_PID_2013_PLL_RSEL_STA_510_KOHM << AW_PID_2013_PLL_RSEL_STA_START_BIT)

#define AW_PID_2013_PLL_RSEL_STA_DEFAULT_VALUE	(2)
#define AW_PID_2013_PLL_RSEL_STA_DEFAULT	\
	(AW_PID_2013_PLL_RSEL_STA_DEFAULT_VALUE << AW_PID_2013_PLL_RSEL_STA_START_BIT)

/* default value of ANASTA2 (0x29) */
/* #define AW_PID_2013_ANASTA2_DEFAULT		(0x0202) */

/* ANASTA3 (0x2A) detail */
/* BST_INTH_DT_STA bit 3:2 (ANASTA3 0x2A) */
#define AW_PID_2013_BST_INTH_DT_STA_START_BIT	(2)
#define AW_PID_2013_BST_INTH_DT_STA_BITS_LEN	(2)
#define AW_PID_2013_BST_INTH_DT_STA_MASK	\
	(~(((1<<AW_PID_2013_BST_INTH_DT_STA_BITS_LEN)-1) << AW_PID_2013_BST_INTH_DT_STA_START_BIT))

#define AW_PID_2013_BST_INTH_DT_STA_400MA	(0)
#define AW_PID_2013_BST_INTH_DT_STA_400MA_VALUE	\
	(AW_PID_2013_BST_INTH_DT_STA_400MA << AW_PID_2013_BST_INTH_DT_STA_START_BIT)

#define AW_PID_2013_BST_INTH_DT_STA_430MA	(1)
#define AW_PID_2013_BST_INTH_DT_STA_430MA_VALUE	\
	(AW_PID_2013_BST_INTH_DT_STA_430MA << AW_PID_2013_BST_INTH_DT_STA_START_BIT)

#define AW_PID_2013_BST_INTH_DT_STA_460MA	(2)
#define AW_PID_2013_BST_INTH_DT_STA_460MA_VALUE	\
	(AW_PID_2013_BST_INTH_DT_STA_460MA << AW_PID_2013_BST_INTH_DT_STA_START_BIT)

#define AW_PID_2013_BST_INTH_DT_STA_500MA	(3)
#define AW_PID_2013_BST_INTH_DT_STA_500MA_VALUE	\
	(AW_PID_2013_BST_INTH_DT_STA_500MA << AW_PID_2013_BST_INTH_DT_STA_START_BIT)

#define AW_PID_2013_BST_INTH_DT_STA_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_INTH_DT_STA_DEFAULT	\
	(AW_PID_2013_BST_INTH_DT_STA_DEFAULT_VALUE << AW_PID_2013_BST_INTH_DT_STA_START_BIT)

/* BURST_PEAK_STA bit 1:0 (ANASTA3 0x2A) */
#define AW_PID_2013_BURST_PEAK_STA_START_BIT	(0)
#define AW_PID_2013_BURST_PEAK_STA_BITS_LEN	(2)
#define AW_PID_2013_BURST_PEAK_STA_MASK	\
	(~(((1<<AW_PID_2013_BURST_PEAK_STA_BITS_LEN)-1) << AW_PID_2013_BURST_PEAK_STA_START_BIT))

#define AW_PID_2013_BURST_PEAK_STA_120MA	(0)
#define AW_PID_2013_BURST_PEAK_STA_120MA_VALUE	\
	(AW_PID_2013_BURST_PEAK_STA_120MA << AW_PID_2013_BURST_PEAK_STA_START_BIT)

#define AW_PID_2013_BURST_PEAK_STA_100MA	(1)
#define AW_PID_2013_BURST_PEAK_STA_100MA_VALUE	\
	(AW_PID_2013_BURST_PEAK_STA_100MA << AW_PID_2013_BURST_PEAK_STA_START_BIT)

#define AW_PID_2013_BURST_PEAK_STA_150MA	(2)
#define AW_PID_2013_BURST_PEAK_STA_150MA_VALUE	\
	(AW_PID_2013_BURST_PEAK_STA_150MA << AW_PID_2013_BURST_PEAK_STA_START_BIT)

#define AW_PID_2013_BURST_PEAK_STA_190MA	(3)
#define AW_PID_2013_BURST_PEAK_STA_190MA_VALUE	\
	(AW_PID_2013_BURST_PEAK_STA_190MA << AW_PID_2013_BURST_PEAK_STA_START_BIT)

#define AW_PID_2013_BURST_PEAK_STA_DEFAULT_VALUE	(0)
#define AW_PID_2013_BURST_PEAK_STA_DEFAULT	\
	(AW_PID_2013_BURST_PEAK_STA_DEFAULT_VALUE << AW_PID_2013_BURST_PEAK_STA_START_BIT)

/* default value of ANASTA3 (0x2A) */
/* #define AW_PID_2013_ANASTA3_DEFAULT		(0x0000) */

/* TESTDET (0x2B) detail */
/* TEST_DET bit 9:0 (TESTDET 0x2B) */
#define AW_PID_2013_TEST_DET_START_BIT	(0)
#define AW_PID_2013_TEST_DET_BITS_LEN	(10)
#define AW_PID_2013_TEST_DET_MASK		\
	(~(((1<<AW_PID_2013_TEST_DET_BITS_LEN)-1) << AW_PID_2013_TEST_DET_START_BIT))

#define AW_PID_2013_TEST_DET_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEST_DET_DEFAULT	\
	(AW_PID_2013_TEST_DET_DEFAULT_VALUE << AW_PID_2013_TEST_DET_START_BIT)

/* default value of TESTDET (0x2B) */
/* #define AW_PID_2013_TESTDET_DEFAULT		(0x0000) */

/* TESTIN (0x38) detail */
/* TEST_IN bit 15:0 (TESTIN 0x38) */
#define AW_PID_2013_TEST_IN_START_BIT	(0)
#define AW_PID_2013_TEST_IN_BITS_LEN	(16)
#define AW_PID_2013_TEST_IN_MASK		\
	(~(((1<<AW_PID_2013_TEST_IN_BITS_LEN)-1) << AW_PID_2013_TEST_IN_START_BIT))

#define AW_PID_2013_TEST_IN_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEST_IN_DEFAULT		\
	(AW_PID_2013_TEST_IN_DEFAULT_VALUE << AW_PID_2013_TEST_IN_START_BIT)

/* default value of TESTIN (0x38) */
/* #define AW_PID_2013_TESTIN_DEFAULT		(0x0000) */

/* TESTOUT (0x39) detail */
/* TEST_OUT bit 15:0 (TESTOUT 0x39) */
#define AW_PID_2013_TEST_OUT_START_BIT	(0)
#define AW_PID_2013_TEST_OUT_BITS_LEN	(16)
#define AW_PID_2013_TEST_OUT_MASK		\
	(~(((1<<AW_PID_2013_TEST_OUT_BITS_LEN)-1) << AW_PID_2013_TEST_OUT_START_BIT))

#define AW_PID_2013_TEST_OUT_DEFAULT_VALUE	(0x8005)
#define AW_PID_2013_TEST_OUT_DEFAULT	\
	(AW_PID_2013_TEST_OUT_DEFAULT_VALUE << AW_PID_2013_TEST_OUT_START_BIT)

/* default value of TESTOUT (0x39) */
/* #define AW_PID_2013_TESTOUT_DEFAULT		(0x8005) */

/* VSNTM1 (0x50) detail */
/* VCAL_COEF bit 15:0 (VSNTM1 0x50) */
#define AW_PID_2013_VCAL_COEF_START_BIT	(0)
#define AW_PID_2013_VCAL_COEF_BITS_LEN	(16)
#define AW_PID_2013_VCAL_COEF_MASK		\
	(~(((1<<AW_PID_2013_VCAL_COEF_BITS_LEN)-1) << AW_PID_2013_VCAL_COEF_START_BIT))

#define AW_PID_2013_VCAL_COEF_DEFAULT_VALUE	(0x2000)
#define AW_PID_2013_VCAL_COEF_DEFAULT	\
	(AW_PID_2013_VCAL_COEF_DEFAULT_VALUE << AW_PID_2013_VCAL_COEF_START_BIT)

/* default value of VSNTM1 (0x50) */
/* #define AW_PID_2013_VSNTM1_DEFAULT		(0x2000) */

/* VSNTM2 (0x51) detail */
/* TEMP0 bit 15:9 (VSNTM2 0x51) */
#define AW_PID_2013_TEMP0_START_BIT		(9)
#define AW_PID_2013_TEMP0_BITS_LEN		(7)
#define AW_PID_2013_TEMP0_MASK			\
	(~(((1<<AW_PID_2013_TEMP0_BITS_LEN)-1) << AW_PID_2013_TEMP0_START_BIT))

#define AW_PID_2013_TEMP0_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEMP0_DEFAULT		\
	(AW_PID_2013_TEMP0_DEFAULT_VALUE << AW_PID_2013_TEMP0_START_BIT)

/* ALPHA bit 8:0 (VSNTM2 0x51) */
#define AW_PID_2013_ALPHA_START_BIT		(0)
#define AW_PID_2013_ALPHA_BITS_LEN		(9)
#define AW_PID_2013_ALPHA_MASK			\
	(~(((1<<AW_PID_2013_ALPHA_BITS_LEN)-1) << AW_PID_2013_ALPHA_START_BIT))

#define AW_PID_2013_ALPHA_DEFAULT_VALUE	(0)
#define AW_PID_2013_ALPHA_DEFAULT		\
	(AW_PID_2013_ALPHA_DEFAULT_VALUE << AW_PID_2013_ALPHA_START_BIT)

/* default value of VSNTM2 (0x51) */
/* #define AW_PID_2013_VSNTM2_DEFAULT		(0x0000) */

/* ISNCTRL1 (0x52) detail */
/* FLT_FRCE bit 15 (ISNCTRL1 0x52) */
#define AW_PID_2013_FLT_FRCE_START_BIT	(15)
#define AW_PID_2013_FLT_FRCE_BITS_LEN	(1)
#define AW_PID_2013_FLT_FRCE_MASK		\
	(~(((1<<AW_PID_2013_FLT_FRCE_BITS_LEN)-1) << AW_PID_2013_FLT_FRCE_START_BIT))

#define AW_PID_2013_FLT_FRCE_POP		(0)
#define AW_PID_2013_FLT_FRCE_POP_VALUE	\
	(AW_PID_2013_FLT_FRCE_POP << AW_PID_2013_FLT_FRCE_START_BIT)

#define AW_PID_2013_FLT_FRCE_FORCE		(1)
#define AW_PID_2013_FLT_FRCE_FORCE_VALUE	\
	(AW_PID_2013_FLT_FRCE_FORCE << AW_PID_2013_FLT_FRCE_START_BIT)

#define AW_PID_2013_FLT_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2013_FLT_FRCE_DEFAULT	\
	(AW_PID_2013_FLT_FRCE_DEFAULT_VALUE << AW_PID_2013_FLT_FRCE_START_BIT)

/* FLT_FRC bit 14 (ISNCTRL1 0x52) */
#define AW_PID_2013_FLT_FRC_START_BIT	(14)
#define AW_PID_2013_FLT_FRC_BITS_LEN	(1)
#define AW_PID_2013_FLT_FRC_MASK		\
	(~(((1<<AW_PID_2013_FLT_FRC_BITS_LEN)-1) << AW_PID_2013_FLT_FRC_START_BIT))

#define AW_PID_2013_FLT_FRC_OFF			(0)
#define AW_PID_2013_FLT_FRC_OFF_VALUE	\
	(AW_PID_2013_FLT_FRC_OFF << AW_PID_2013_FLT_FRC_START_BIT)

#define AW_PID_2013_FLT_FRC_ON			(1)
#define AW_PID_2013_FLT_FRC_ON_VALUE	\
	(AW_PID_2013_FLT_FRC_ON << AW_PID_2013_FLT_FRC_START_BIT)

#define AW_PID_2013_FLT_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2013_FLT_FRC_DEFAULT		\
	(AW_PID_2013_FLT_FRC_DEFAULT_VALUE << AW_PID_2013_FLT_FRC_START_BIT)

/* FRAC_IDLY bit 13:8 (ISNCTRL1 0x52) */
#define AW_PID_2013_FRAC_IDLY_START_BIT	(8)
#define AW_PID_2013_FRAC_IDLY_BITS_LEN	(6)
#define AW_PID_2013_FRAC_IDLY_MASK		\
	(~(((1<<AW_PID_2013_FRAC_IDLY_BITS_LEN)-1) << AW_PID_2013_FRAC_IDLY_START_BIT))

#define AW_PID_2013_FRAC_IDLY_DEFAULT_VALUE	(0)
#define AW_PID_2013_FRAC_IDLY_DEFAULT	\
	(AW_PID_2013_FRAC_IDLY_DEFAULT_VALUE << AW_PID_2013_FRAC_IDLY_START_BIT)

/* EN_ISENSE bit 7 (ISNCTRL1 0x52) */
#define AW_PID_2013_EN_ISENSE_START_BIT	(7)
#define AW_PID_2013_EN_ISENSE_BITS_LEN	(1)
#define AW_PID_2013_EN_ISENSE_MASK		\
	(~(((1<<AW_PID_2013_EN_ISENSE_BITS_LEN)-1) << AW_PID_2013_EN_ISENSE_START_BIT))

#define AW_PID_2013_EN_ISENSE_DISABLE	(0)
#define AW_PID_2013_EN_ISENSE_DISABLE_VALUE	\
	(AW_PID_2013_EN_ISENSE_DISABLE << AW_PID_2013_EN_ISENSE_START_BIT)

#define AW_PID_2013_EN_ISENSE_ENABLE	(1)
#define AW_PID_2013_EN_ISENSE_ENABLE_VALUE	\
	(AW_PID_2013_EN_ISENSE_ENABLE << AW_PID_2013_EN_ISENSE_START_BIT)

#define AW_PID_2013_EN_ISENSE_DEFAULT_VALUE	(1)
#define AW_PID_2013_EN_ISENSE_DEFAULT	\
	(AW_PID_2013_EN_ISENSE_DEFAULT_VALUE << AW_PID_2013_EN_ISENSE_START_BIT)

/* ISN_HDCCE bit 6 (ISNCTRL1 0x52) */
#define AW_PID_2013_ISN_HDCCE_START_BIT	(6)
#define AW_PID_2013_ISN_HDCCE_BITS_LEN	(1)
#define AW_PID_2013_ISN_HDCCE_MASK		\
	(~(((1<<AW_PID_2013_ISN_HDCCE_BITS_LEN)-1) << AW_PID_2013_ISN_HDCCE_START_BIT))

#define AW_PID_2013_ISN_HDCCE_DISABLE	(0)
#define AW_PID_2013_ISN_HDCCE_DISABLE_VALUE	\
	(AW_PID_2013_ISN_HDCCE_DISABLE << AW_PID_2013_ISN_HDCCE_START_BIT)

#define AW_PID_2013_ISN_HDCCE_ENABLE	(1)
#define AW_PID_2013_ISN_HDCCE_ENABLE_VALUE	\
	(AW_PID_2013_ISN_HDCCE_ENABLE << AW_PID_2013_ISN_HDCCE_START_BIT)

#define AW_PID_2013_ISN_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2013_ISN_HDCCE_DEFAULT	\
	(AW_PID_2013_ISN_HDCCE_DEFAULT_VALUE << AW_PID_2013_ISN_HDCCE_START_BIT)

/* SD_G bit 5 (ISNCTRL1 0x52) */
#define AW_PID_2013_SD_G_START_BIT		(5)
#define AW_PID_2013_SD_G_BITS_LEN		(1)
#define AW_PID_2013_SD_G_MASK			\
	(~(((1<<AW_PID_2013_SD_G_BITS_LEN)-1) << AW_PID_2013_SD_G_START_BIT))

#define AW_PID_2013_SD_G_DISABLE		(0)
#define AW_PID_2013_SD_G_DISABLE_VALUE	\
	(AW_PID_2013_SD_G_DISABLE << AW_PID_2013_SD_G_START_BIT)

#define AW_PID_2013_SD_G_ENABLE			(1)
#define AW_PID_2013_SD_G_ENABLE_VALUE	\
	(AW_PID_2013_SD_G_ENABLE << AW_PID_2013_SD_G_START_BIT)

#define AW_PID_2013_SD_G_DEFAULT_VALUE	(1)
#define AW_PID_2013_SD_G_DEFAULT		\
	(AW_PID_2013_SD_G_DEFAULT_VALUE << AW_PID_2013_SD_G_START_BIT)

/* ISN_OINV_EN bit 4 (ISNCTRL1 0x52) */
#define AW_PID_2013_ISN_OINV_EN_START_BIT	(4)
#define AW_PID_2013_ISN_OINV_EN_BITS_LEN	(1)
#define AW_PID_2013_ISN_OINV_EN_MASK	\
	(~(((1<<AW_PID_2013_ISN_OINV_EN_BITS_LEN)-1) << AW_PID_2013_ISN_OINV_EN_START_BIT))

#define AW_PID_2013_ISN_OINV_EN_NORMAL	(0)
#define AW_PID_2013_ISN_OINV_EN_NORMAL_VALUE	\
	(AW_PID_2013_ISN_OINV_EN_NORMAL << AW_PID_2013_ISN_OINV_EN_START_BIT)

#define AW_PID_2013_ISN_OINV_EN_INVERTED	(1)
#define AW_PID_2013_ISN_OINV_EN_INVERTED_VALUE	\
	(AW_PID_2013_ISN_OINV_EN_INVERTED << AW_PID_2013_ISN_OINV_EN_START_BIT)

#define AW_PID_2013_ISN_OINV_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_ISN_OINV_EN_DEFAULT	\
	(AW_PID_2013_ISN_OINV_EN_DEFAULT_VALUE << AW_PID_2013_ISN_OINV_EN_START_BIT)

/* IOTA1_VCM bit 3:2 (ISNCTRL1 0x52) */
#define AW_PID_2013_IOTA1_VCM_START_BIT	(2)
#define AW_PID_2013_IOTA1_VCM_BITS_LEN	(2)
#define AW_PID_2013_IOTA1_VCM_MASK		\
	(~(((1<<AW_PID_2013_IOTA1_VCM_BITS_LEN)-1) << AW_PID_2013_IOTA1_VCM_START_BIT))

#define AW_PID_2013_IOTA1_VCM_816MV		(0)
#define AW_PID_2013_IOTA1_VCM_816MV_VALUE	\
	(AW_PID_2013_IOTA1_VCM_816MV << AW_PID_2013_IOTA1_VCM_START_BIT)

#define AW_PID_2013_IOTA1_VCM_750MV		(1)
#define AW_PID_2013_IOTA1_VCM_750MV_VALUE	\
	(AW_PID_2013_IOTA1_VCM_750MV << AW_PID_2013_IOTA1_VCM_START_BIT)

#define AW_PID_2013_IOTA1_VCM_674MV		(2)
#define AW_PID_2013_IOTA1_VCM_674MV_VALUE	\
	(AW_PID_2013_IOTA1_VCM_674MV << AW_PID_2013_IOTA1_VCM_START_BIT)

#define AW_PID_2013_IOTA1_VCM_585MV		(3)
#define AW_PID_2013_IOTA1_VCM_585MV_VALUE	\
	(AW_PID_2013_IOTA1_VCM_585MV << AW_PID_2013_IOTA1_VCM_START_BIT)

#define AW_PID_2013_IOTA1_VCM_DEFAULT_VALUE	(2)
#define AW_PID_2013_IOTA1_VCM_DEFAULT	\
	(AW_PID_2013_IOTA1_VCM_DEFAULT_VALUE << AW_PID_2013_IOTA1_VCM_START_BIT)

/* CLK_CTRL bit 1:0 (ISNCTRL1 0x52) */
#define AW_PID_2013_CLK_CTRL_START_BIT	(0)
#define AW_PID_2013_CLK_CTRL_BITS_LEN	(2)
#define AW_PID_2013_CLK_CTRL_MASK		\
	(~(((1<<AW_PID_2013_CLK_CTRL_BITS_LEN)-1) << AW_PID_2013_CLK_CTRL_START_BIT))

#define AW_PID_2013_CLK_CTRL_4P186NS	(0)
#define AW_PID_2013_CLK_CTRL_4P186NS_VALUE	\
	(AW_PID_2013_CLK_CTRL_4P186NS << AW_PID_2013_CLK_CTRL_START_BIT)

#define AW_PID_2013_CLK_CTRL_10P744NS	(1)
#define AW_PID_2013_CLK_CTRL_10P744NS_VALUE	\
	(AW_PID_2013_CLK_CTRL_10P744NS << AW_PID_2013_CLK_CTRL_START_BIT)

#define AW_PID_2013_CLK_CTRL_4P969NS	(2)
#define AW_PID_2013_CLK_CTRL_4P969NS_VALUE	\
	(AW_PID_2013_CLK_CTRL_4P969NS << AW_PID_2013_CLK_CTRL_START_BIT)

#define AW_PID_2013_CLK_CTRL_20P857NS	(3)
#define AW_PID_2013_CLK_CTRL_20P857NS_VALUE	\
	(AW_PID_2013_CLK_CTRL_20P857NS << AW_PID_2013_CLK_CTRL_START_BIT)

#define AW_PID_2013_CLK_CTRL_DEFAULT_VALUE	(0)
#define AW_PID_2013_CLK_CTRL_DEFAULT	\
	(AW_PID_2013_CLK_CTRL_DEFAULT_VALUE << AW_PID_2013_CLK_CTRL_START_BIT)

/* default value of ISNCTRL1 (0x52) */
/* #define AW_PID_2013_ISNCTRL1_DEFAULT		(0x00E8) */

/* PLLCTRL1 (0x53) detail */
/* PLL_PFD_DLY bit 14:12 (PLLCTRL1 0x53) */
#define AW_PID_2013_PLL_PFD_DLY_START_BIT	(12)
#define AW_PID_2013_PLL_PFD_DLY_BITS_LEN	(3)
#define AW_PID_2013_PLL_PFD_DLY_MASK	\
	(~(((1<<AW_PID_2013_PLL_PFD_DLY_BITS_LEN)-1) << AW_PID_2013_PLL_PFD_DLY_START_BIT))

#define AW_PID_2013_PLL_PFD_DLY_5NS		(0)
#define AW_PID_2013_PLL_PFD_DLY_5NS_VALUE	\
	(AW_PID_2013_PLL_PFD_DLY_5NS << AW_PID_2013_PLL_PFD_DLY_START_BIT)

#define AW_PID_2013_PLL_PFD_DLY_10NS	(1)
#define AW_PID_2013_PLL_PFD_DLY_10NS_VALUE	\
	(AW_PID_2013_PLL_PFD_DLY_10NS << AW_PID_2013_PLL_PFD_DLY_START_BIT)

#define AW_PID_2013_PLL_PFD_DLY_20NS	(2)
#define AW_PID_2013_PLL_PFD_DLY_20NS_VALUE	\
	(AW_PID_2013_PLL_PFD_DLY_20NS << AW_PID_2013_PLL_PFD_DLY_START_BIT)

#define AW_PID_2013_PLL_PFD_DLY_40NS	(3)
#define AW_PID_2013_PLL_PFD_DLY_40NS_VALUE	\
	(AW_PID_2013_PLL_PFD_DLY_40NS << AW_PID_2013_PLL_PFD_DLY_START_BIT)

#define AW_PID_2013_PLL_PFD_DLY_60NS	(4)
#define AW_PID_2013_PLL_PFD_DLY_60NS_VALUE	\
	(AW_PID_2013_PLL_PFD_DLY_60NS << AW_PID_2013_PLL_PFD_DLY_START_BIT)

#define AW_PID_2013_PLL_PFD_DLY_70NS	(5)
#define AW_PID_2013_PLL_PFD_DLY_70NS_VALUE	\
	(AW_PID_2013_PLL_PFD_DLY_70NS << AW_PID_2013_PLL_PFD_DLY_START_BIT)

#define AW_PID_2013_PLL_PFD_DLY_90NS	(6)
#define AW_PID_2013_PLL_PFD_DLY_90NS_VALUE	\
	(AW_PID_2013_PLL_PFD_DLY_90NS << AW_PID_2013_PLL_PFD_DLY_START_BIT)

#define AW_PID_2013_PLL_PFD_DLY_110NS	(7)
#define AW_PID_2013_PLL_PFD_DLY_110NS_VALUE	\
	(AW_PID_2013_PLL_PFD_DLY_110NS << AW_PID_2013_PLL_PFD_DLY_START_BIT)

#define AW_PID_2013_PLL_PFD_DLY_DEFAULT_VALUE	(3)
#define AW_PID_2013_PLL_PFD_DLY_DEFAULT	\
	(AW_PID_2013_PLL_PFD_DLY_DEFAULT_VALUE << AW_PID_2013_PLL_PFD_DLY_START_BIT)

/* PLL_CP2_SEL bit 11:8 (PLLCTRL1 0x53) */
#define AW_PID_2013_PLL_CP2_SEL_START_BIT	(8)
#define AW_PID_2013_PLL_CP2_SEL_BITS_LEN	(4)
#define AW_PID_2013_PLL_CP2_SEL_MASK	\
	(~(((1<<AW_PID_2013_PLL_CP2_SEL_BITS_LEN)-1) << AW_PID_2013_PLL_CP2_SEL_START_BIT))

#define AW_PID_2013_PLL_CP2_SEL_0NA		(0)
#define AW_PID_2013_PLL_CP2_SEL_0NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_0NA << AW_PID_2013_PLL_CP2_SEL_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_40NA	(1)
#define AW_PID_2013_PLL_CP2_SEL_40NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_40NA << AW_PID_2013_PLL_CP2_SEL_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_80NA	(2)
#define AW_PID_2013_PLL_CP2_SEL_80NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_80NA << AW_PID_2013_PLL_CP2_SEL_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_120NA	(3)
#define AW_PID_2013_PLL_CP2_SEL_120NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_120NA << AW_PID_2013_PLL_CP2_SEL_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_160NA	(4)
#define AW_PID_2013_PLL_CP2_SEL_160NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_160NA << AW_PID_2013_PLL_CP2_SEL_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_600NA	(15)
#define AW_PID_2013_PLL_CP2_SEL_600NA_VALUE	\
	(AW_PID_2013_PLL_CP2_SEL_600NA << AW_PID_2013_PLL_CP2_SEL_START_BIT)

#define AW_PID_2013_PLL_CP2_SEL_DEFAULT_VALUE	(0xF)
#define AW_PID_2013_PLL_CP2_SEL_DEFAULT	\
	(AW_PID_2013_PLL_CP2_SEL_DEFAULT_VALUE << AW_PID_2013_PLL_CP2_SEL_START_BIT)

/* PLL_CP1_SEL bit 4:0 (PLLCTRL1 0x53) */
#define AW_PID_2013_PLL_CP1_SEL_START_BIT	(0)
#define AW_PID_2013_PLL_CP1_SEL_BITS_LEN	(5)
#define AW_PID_2013_PLL_CP1_SEL_MASK	\
	(~(((1<<AW_PID_2013_PLL_CP1_SEL_BITS_LEN)-1) << AW_PID_2013_PLL_CP1_SEL_START_BIT))

#define AW_PID_2013_PLL_CP1_SEL_0UA		(0)
#define AW_PID_2013_PLL_CP1_SEL_0UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_0UA << AW_PID_2013_PLL_CP1_SEL_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_40UA	(1)
#define AW_PID_2013_PLL_CP1_SEL_40UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_40UA << AW_PID_2013_PLL_CP1_SEL_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_80UA	(2)
#define AW_PID_2013_PLL_CP1_SEL_80UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_80UA << AW_PID_2013_PLL_CP1_SEL_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_120UA	(3)
#define AW_PID_2013_PLL_CP1_SEL_120UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_120UA << AW_PID_2013_PLL_CP1_SEL_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_160UA	(4)
#define AW_PID_2013_PLL_CP1_SEL_160UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_160UA << AW_PID_2013_PLL_CP1_SEL_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_1240UA	(31)
#define AW_PID_2013_PLL_CP1_SEL_1240UA_VALUE	\
	(AW_PID_2013_PLL_CP1_SEL_1240UA << AW_PID_2013_PLL_CP1_SEL_START_BIT)

#define AW_PID_2013_PLL_CP1_SEL_DEFAULT_VALUE	(0x8)
#define AW_PID_2013_PLL_CP1_SEL_DEFAULT	\
	(AW_PID_2013_PLL_CP1_SEL_DEFAULT_VALUE << AW_PID_2013_PLL_CP1_SEL_START_BIT)

/* default value of PLLCTRL1 (0x53) */
/* #define AW_PID_2013_PLLCTRL1_DEFAULT		(0x3F08) */

/* PLLCTRL2 (0x54) detail */
/* PLL_DIV_IN bit 14:8 (PLLCTRL2 0x54) */
#define AW_PID_2013_PLL_DIV_IN_START_BIT	(8)
#define AW_PID_2013_PLL_DIV_IN_BITS_LEN	(7)
#define AW_PID_2013_PLL_DIV_IN_MASK		\
	(~(((1<<AW_PID_2013_PLL_DIV_IN_BITS_LEN)-1) << AW_PID_2013_PLL_DIV_IN_START_BIT))

#define AW_PID_2013_PLL_DIV_IN_RESERVED	(0)
#define AW_PID_2013_PLL_DIV_IN_RESERVED_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_RESERVED << AW_PID_2013_PLL_DIV_IN_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_1		(1)
#define AW_PID_2013_PLL_DIV_IN_1_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_1 << AW_PID_2013_PLL_DIV_IN_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_2		(2)
#define AW_PID_2013_PLL_DIV_IN_2_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_2 << AW_PID_2013_PLL_DIV_IN_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_3		(3)
#define AW_PID_2013_PLL_DIV_IN_3_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_3 << AW_PID_2013_PLL_DIV_IN_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_4		(4)
#define AW_PID_2013_PLL_DIV_IN_4_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_4 << AW_PID_2013_PLL_DIV_IN_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_5		(5)
#define AW_PID_2013_PLL_DIV_IN_5_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_5 << AW_PID_2013_PLL_DIV_IN_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_31		(31)
#define AW_PID_2013_PLL_DIV_IN_31_VALUE	\
	(AW_PID_2013_PLL_DIV_IN_31 << AW_PID_2013_PLL_DIV_IN_START_BIT)

#define AW_PID_2013_PLL_DIV_IN_DEFAULT_VALUE	(2)
#define AW_PID_2013_PLL_DIV_IN_DEFAULT	\
	(AW_PID_2013_PLL_DIV_IN_DEFAULT_VALUE << AW_PID_2013_PLL_DIV_IN_START_BIT)

/* PLL_RSEL bit 7:0 (PLLCTRL2 0x54) */
#define AW_PID_2013_PLL_RSEL_START_BIT	(0)
#define AW_PID_2013_PLL_RSEL_BITS_LEN	(8)
#define AW_PID_2013_PLL_RSEL_MASK		\
	(~(((1<<AW_PID_2013_PLL_RSEL_BITS_LEN)-1) << AW_PID_2013_PLL_RSEL_START_BIT))

#define AW_PID_2013_PLL_RSEL_0_KOHM		(0)
#define AW_PID_2013_PLL_RSEL_0_KOHM_VALUE	\
	(AW_PID_2013_PLL_RSEL_0_KOHM << AW_PID_2013_PLL_RSEL_START_BIT)

#define AW_PID_2013_PLL_RSEL_2_KOHM		(1)
#define AW_PID_2013_PLL_RSEL_2_KOHM_VALUE	\
	(AW_PID_2013_PLL_RSEL_2_KOHM << AW_PID_2013_PLL_RSEL_START_BIT)

#define AW_PID_2013_PLL_RSEL_510_KOHM	(255)
#define AW_PID_2013_PLL_RSEL_510_KOHM_VALUE	\
	(AW_PID_2013_PLL_RSEL_510_KOHM << AW_PID_2013_PLL_RSEL_START_BIT)

#define AW_PID_2013_PLL_RSEL_DEFAULT_VALUE	(0x2)
#define AW_PID_2013_PLL_RSEL_DEFAULT	\
	(AW_PID_2013_PLL_RSEL_DEFAULT_VALUE << AW_PID_2013_PLL_RSEL_START_BIT)

/* default value of PLLCTRL2 (0x54) */
/* #define AW_PID_2013_PLLCTRL2_DEFAULT		(0x0202) */

/* PLLCTRL3 (0x55) detail */
/* PLL_RZEROS bit 14:12 (PLLCTRL3 0x55) */
#define AW_PID_2013_PLL_RZEROS_START_BIT	(12)
#define AW_PID_2013_PLL_RZEROS_BITS_LEN	(3)
#define AW_PID_2013_PLL_RZEROS_MASK		\
	(~(((1<<AW_PID_2013_PLL_RZEROS_BITS_LEN)-1) << AW_PID_2013_PLL_RZEROS_START_BIT))

#define AW_PID_2013_PLL_RZEROS_0		(0)
#define AW_PID_2013_PLL_RZEROS_0_VALUE	\
	(AW_PID_2013_PLL_RZEROS_0 << AW_PID_2013_PLL_RZEROS_START_BIT)

#define AW_PID_2013_PLL_RZEROS_1		(1)
#define AW_PID_2013_PLL_RZEROS_1_VALUE	\
	(AW_PID_2013_PLL_RZEROS_1 << AW_PID_2013_PLL_RZEROS_START_BIT)

#define AW_PID_2013_PLL_RZEROS_2		(2)
#define AW_PID_2013_PLL_RZEROS_2_VALUE	\
	(AW_PID_2013_PLL_RZEROS_2 << AW_PID_2013_PLL_RZEROS_START_BIT)

#define AW_PID_2013_PLL_RZEROS_3		(3)
#define AW_PID_2013_PLL_RZEROS_3_VALUE	\
	(AW_PID_2013_PLL_RZEROS_3 << AW_PID_2013_PLL_RZEROS_START_BIT)

#define AW_PID_2013_PLL_RZEROS_4		(4)
#define AW_PID_2013_PLL_RZEROS_4_VALUE	\
	(AW_PID_2013_PLL_RZEROS_4 << AW_PID_2013_PLL_RZEROS_START_BIT)

#define AW_PID_2013_PLL_RZEROS_5		(5)
#define AW_PID_2013_PLL_RZEROS_5_VALUE	\
	(AW_PID_2013_PLL_RZEROS_5 << AW_PID_2013_PLL_RZEROS_START_BIT)

#define AW_PID_2013_PLL_RZEROS_6		(6)
#define AW_PID_2013_PLL_RZEROS_6_VALUE	\
	(AW_PID_2013_PLL_RZEROS_6 << AW_PID_2013_PLL_RZEROS_START_BIT)

#define AW_PID_2013_PLL_RZEROS_7		(7)
#define AW_PID_2013_PLL_RZEROS_7_VALUE	\
	(AW_PID_2013_PLL_RZEROS_7 << AW_PID_2013_PLL_RZEROS_START_BIT)

#define AW_PID_2013_PLL_RZEROS_DEFAULT_VALUE	(3)
#define AW_PID_2013_PLL_RZEROS_DEFAULT	\
	(AW_PID_2013_PLL_RZEROS_DEFAULT_VALUE << AW_PID_2013_PLL_RZEROS_START_BIT)

/* PLL_DIV_FB bit 10:8 (PLLCTRL3 0x55) */
#define AW_PID_2013_PLL_DIV_FB_START_BIT	(8)
#define AW_PID_2013_PLL_DIV_FB_BITS_LEN	(3)
#define AW_PID_2013_PLL_DIV_FB_MASK		\
	(~(((1<<AW_PID_2013_PLL_DIV_FB_BITS_LEN)-1) << AW_PID_2013_PLL_DIV_FB_START_BIT))

#define AW_PID_2013_PLL_DIV_FB_64		(0)
#define AW_PID_2013_PLL_DIV_FB_64_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_64 << AW_PID_2013_PLL_DIV_FB_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_128		(1)
#define AW_PID_2013_PLL_DIV_FB_128_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_128 << AW_PID_2013_PLL_DIV_FB_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_256		(2)
#define AW_PID_2013_PLL_DIV_FB_256_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_256 << AW_PID_2013_PLL_DIV_FB_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_512		(3)
#define AW_PID_2013_PLL_DIV_FB_512_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_512 << AW_PID_2013_PLL_DIV_FB_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_1024		(4)
#define AW_PID_2013_PLL_DIV_FB_1024_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_1024 << AW_PID_2013_PLL_DIV_FB_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_2048		(5)
#define AW_PID_2013_PLL_DIV_FB_2048_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_2048 << AW_PID_2013_PLL_DIV_FB_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_4096		(6)
#define AW_PID_2013_PLL_DIV_FB_4096_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_4096 << AW_PID_2013_PLL_DIV_FB_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_8192		(7)
#define AW_PID_2013_PLL_DIV_FB_8192_VALUE	\
	(AW_PID_2013_PLL_DIV_FB_8192 << AW_PID_2013_PLL_DIV_FB_START_BIT)

#define AW_PID_2013_PLL_DIV_FB_DEFAULT_VALUE	(0)
#define AW_PID_2013_PLL_DIV_FB_DEFAULT	\
	(AW_PID_2013_PLL_DIV_FB_DEFAULT_VALUE << AW_PID_2013_PLL_DIV_FB_START_BIT)

/* PDPLL bit 5 (PLLCTRL3 0x55) */
#define AW_PID_2013_PDPLL_START_BIT		(5)
#define AW_PID_2013_PDPLL_BITS_LEN		(1)
#define AW_PID_2013_PDPLL_MASK			\
	(~(((1<<AW_PID_2013_PDPLL_BITS_LEN)-1) << AW_PID_2013_PDPLL_START_BIT))

#define AW_PID_2013_PDPLL_DISABLE		(0)
#define AW_PID_2013_PDPLL_DISABLE_VALUE	\
	(AW_PID_2013_PDPLL_DISABLE << AW_PID_2013_PDPLL_START_BIT)

#define AW_PID_2013_PDPLL_ENABLE		(1)
#define AW_PID_2013_PDPLL_ENABLE_VALUE	\
	(AW_PID_2013_PDPLL_ENABLE << AW_PID_2013_PDPLL_START_BIT)

#define AW_PID_2013_PDPLL_DEFAULT_VALUE	(1)
#define AW_PID_2013_PDPLL_DEFAULT		\
	(AW_PID_2013_PDPLL_DEFAULT_VALUE << AW_PID_2013_PDPLL_START_BIT)

/* PLL_GM_SEL bit 4 (PLLCTRL3 0x55) */
#define AW_PID_2013_PLL_GM_SEL_START_BIT	(4)
#define AW_PID_2013_PLL_GM_SEL_BITS_LEN	(1)
#define AW_PID_2013_PLL_GM_SEL_MASK		\
	(~(((1<<AW_PID_2013_PLL_GM_SEL_BITS_LEN)-1) << AW_PID_2013_PLL_GM_SEL_START_BIT))

#define AW_PID_2013_PLL_GM_SEL_SMALL	(0)
#define AW_PID_2013_PLL_GM_SEL_SMALL_VALUE	\
	(AW_PID_2013_PLL_GM_SEL_SMALL << AW_PID_2013_PLL_GM_SEL_START_BIT)

#define AW_PID_2013_PLL_GM_SEL_LARGE	(1)
#define AW_PID_2013_PLL_GM_SEL_LARGE_VALUE	\
	(AW_PID_2013_PLL_GM_SEL_LARGE << AW_PID_2013_PLL_GM_SEL_START_BIT)

#define AW_PID_2013_PLL_GM_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2013_PLL_GM_SEL_DEFAULT	\
	(AW_PID_2013_PLL_GM_SEL_DEFAULT_VALUE << AW_PID_2013_PLL_GM_SEL_START_BIT)

/* ICCO_MUX bit 3 (PLLCTRL3 0x55) */
#define AW_PID_2013_ICCO_MUX_START_BIT	(3)
#define AW_PID_2013_ICCO_MUX_BITS_LEN	(1)
#define AW_PID_2013_ICCO_MUX_MASK		\
	(~(((1<<AW_PID_2013_ICCO_MUX_BITS_LEN)-1) << AW_PID_2013_ICCO_MUX_START_BIT))

#define AW_PID_2013_ICCO_MUX_1P6MA		(0)
#define AW_PID_2013_ICCO_MUX_1P6MA_VALUE	\
	(AW_PID_2013_ICCO_MUX_1P6MA << AW_PID_2013_ICCO_MUX_START_BIT)

#define AW_PID_2013_ICCO_MUX_3P2MA		(1)
#define AW_PID_2013_ICCO_MUX_3P2MA_VALUE	\
	(AW_PID_2013_ICCO_MUX_3P2MA << AW_PID_2013_ICCO_MUX_START_BIT)

#define AW_PID_2013_ICCO_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2013_ICCO_MUX_DEFAULT	\
	(AW_PID_2013_ICCO_MUX_DEFAULT_VALUE << AW_PID_2013_ICCO_MUX_START_BIT)

/* CCO_MUX bit 2 (PLLCTRL3 0x55) */
#define AW_PID_2013_CCO_MUX_START_BIT	(2)
#define AW_PID_2013_CCO_MUX_BITS_LEN	(1)
#define AW_PID_2013_CCO_MUX_MASK		\
	(~(((1<<AW_PID_2013_CCO_MUX_BITS_LEN)-1) << AW_PID_2013_CCO_MUX_START_BIT))

#define AW_PID_2013_CCO_MUX_DIVIDED		(0)
#define AW_PID_2013_CCO_MUX_DIVIDED_VALUE	\
	(AW_PID_2013_CCO_MUX_DIVIDED << AW_PID_2013_CCO_MUX_START_BIT)

#define AW_PID_2013_CCO_MUX_BYPASS		(1)
#define AW_PID_2013_CCO_MUX_BYPASS_VALUE	\
	(AW_PID_2013_CCO_MUX_BYPASS << AW_PID_2013_CCO_MUX_START_BIT)

#define AW_PID_2013_CCO_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2013_CCO_MUX_DEFAULT		\
	(AW_PID_2013_CCO_MUX_DEFAULT_VALUE << AW_PID_2013_CCO_MUX_START_BIT)

/* PLLDBG bit 1 (PLLCTRL3 0x55) */
#define AW_PID_2013_PLLDBG_START_BIT	(1)
#define AW_PID_2013_PLLDBG_BITS_LEN		(1)
#define AW_PID_2013_PLLDBG_MASK			\
	(~(((1<<AW_PID_2013_PLLDBG_BITS_LEN)-1) << AW_PID_2013_PLLDBG_START_BIT))

#define AW_PID_2013_PLLDBG_DISABLE		(0)
#define AW_PID_2013_PLLDBG_DISABLE_VALUE	\
	(AW_PID_2013_PLLDBG_DISABLE << AW_PID_2013_PLLDBG_START_BIT)

#define AW_PID_2013_PLLDBG_ENBALE		(1)
#define AW_PID_2013_PLLDBG_ENBALE_VALUE	\
	(AW_PID_2013_PLLDBG_ENBALE << AW_PID_2013_PLLDBG_START_BIT)

#define AW_PID_2013_PLLDBG_DEFAULT_VALUE	(0)
#define AW_PID_2013_PLLDBG_DEFAULT		\
	(AW_PID_2013_PLLDBG_DEFAULT_VALUE << AW_PID_2013_PLLDBG_START_BIT)

/* PLL_PAR_SEL bit 0 (PLLCTRL3 0x55) */
#define AW_PID_2013_PLL_PAR_SEL_START_BIT	(0)
#define AW_PID_2013_PLL_PAR_SEL_BITS_LEN	(1)
#define AW_PID_2013_PLL_PAR_SEL_MASK	\
	(~(((1<<AW_PID_2013_PLL_PAR_SEL_BITS_LEN)-1) << AW_PID_2013_PLL_PAR_SEL_START_BIT))

#define AW_PID_2013_PLL_PAR_SEL_1921	(0)
#define AW_PID_2013_PLL_PAR_SEL_1921_VALUE	\
	(AW_PID_2013_PLL_PAR_SEL_1921 << AW_PID_2013_PLL_PAR_SEL_START_BIT)

#define AW_PID_2013_PLL_PAR_SEL_1852	(1)
#define AW_PID_2013_PLL_PAR_SEL_1852_VALUE	\
	(AW_PID_2013_PLL_PAR_SEL_1852 << AW_PID_2013_PLL_PAR_SEL_START_BIT)

#define AW_PID_2013_PLL_PAR_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2013_PLL_PAR_SEL_DEFAULT	\
	(AW_PID_2013_PLL_PAR_SEL_DEFAULT_VALUE << AW_PID_2013_PLL_PAR_SEL_START_BIT)

/* default value of PLLCTRL3 (0x55) */
/* #define AW_PID_2013_PLLCTRL3_DEFAULT		(0x3020) */

/* CDACTRL1 (0x56) detail */
/* ADP_GAIN bit 15 (CDACTRL1 0x56) */
#define AW_PID_2013_ADP_GAIN_START_BIT	(15)
#define AW_PID_2013_ADP_GAIN_BITS_LEN	(1)
#define AW_PID_2013_ADP_GAIN_MASK		\
	(~(((1<<AW_PID_2013_ADP_GAIN_BITS_LEN)-1) << AW_PID_2013_ADP_GAIN_START_BIT))

#define AW_PID_2013_ADP_GAIN_REG		(0)
#define AW_PID_2013_ADP_GAIN_REG_VALUE	\
	(AW_PID_2013_ADP_GAIN_REG << AW_PID_2013_ADP_GAIN_START_BIT)

#define AW_PID_2013_ADP_GAIN_GEN		(1)
#define AW_PID_2013_ADP_GAIN_GEN_VALUE	\
	(AW_PID_2013_ADP_GAIN_GEN << AW_PID_2013_ADP_GAIN_START_BIT)

#define AW_PID_2013_ADP_GAIN_DEFAULT_VALUE	(1)
#define AW_PID_2013_ADP_GAIN_DEFAULT	\
	(AW_PID_2013_ADP_GAIN_DEFAULT_VALUE << AW_PID_2013_ADP_GAIN_START_BIT)

/* PDUVL_DVDD bit 14 (CDACTRL1 0x56) */
#define AW_PID_2013_PDUVL_DVDD_START_BIT	(14)
#define AW_PID_2013_PDUVL_DVDD_BITS_LEN	(1)
#define AW_PID_2013_PDUVL_DVDD_MASK		\
	(~(((1<<AW_PID_2013_PDUVL_DVDD_BITS_LEN)-1) << AW_PID_2013_PDUVL_DVDD_START_BIT))

#define AW_PID_2013_PDUVL_DVDD_DISABLE	(0)
#define AW_PID_2013_PDUVL_DVDD_DISABLE_VALUE	\
	(AW_PID_2013_PDUVL_DVDD_DISABLE << AW_PID_2013_PDUVL_DVDD_START_BIT)

#define AW_PID_2013_PDUVL_DVDD_ENABLE	(1)
#define AW_PID_2013_PDUVL_DVDD_ENABLE_VALUE	\
	(AW_PID_2013_PDUVL_DVDD_ENABLE << AW_PID_2013_PDUVL_DVDD_START_BIT)

#define AW_PID_2013_PDUVL_DVDD_DEFAULT_VALUE	(0)
#define AW_PID_2013_PDUVL_DVDD_DEFAULT	\
	(AW_PID_2013_PDUVL_DVDD_DEFAULT_VALUE << AW_PID_2013_PDUVL_DVDD_START_BIT)

/* DDT_GTDR bit 13 (CDACTRL1 0x56) */
#define AW_PID_2013_DDT_GTDR_START_BIT	(13)
#define AW_PID_2013_DDT_GTDR_BITS_LEN	(1)
#define AW_PID_2013_DDT_GTDR_MASK		\
	(~(((1<<AW_PID_2013_DDT_GTDR_BITS_LEN)-1) << AW_PID_2013_DDT_GTDR_START_BIT))

#define AW_PID_2013_DDT_GTDR_14NS		(0)
#define AW_PID_2013_DDT_GTDR_14NS_VALUE	\
	(AW_PID_2013_DDT_GTDR_14NS << AW_PID_2013_DDT_GTDR_START_BIT)

#define AW_PID_2013_DDT_GTDR_17NS		(1)
#define AW_PID_2013_DDT_GTDR_17NS_VALUE	\
	(AW_PID_2013_DDT_GTDR_17NS << AW_PID_2013_DDT_GTDR_START_BIT)

#define AW_PID_2013_DDT_GTDR_DEFAULT_VALUE	(0)
#define AW_PID_2013_DDT_GTDR_DEFAULT	\
	(AW_PID_2013_DDT_GTDR_DEFAULT_VALUE << AW_PID_2013_DDT_GTDR_START_BIT)

/* T_OCP bit 12 (CDACTRL1 0x56) */
#define AW_PID_2013_T_OCP_START_BIT		(12)
#define AW_PID_2013_T_OCP_BITS_LEN		(1)
#define AW_PID_2013_T_OCP_MASK			\
	(~(((1<<AW_PID_2013_T_OCP_BITS_LEN)-1) << AW_PID_2013_T_OCP_START_BIT))

#define AW_PID_2013_T_OCP_0MS			(0)
#define AW_PID_2013_T_OCP_0MS_VALUE		\
	(AW_PID_2013_T_OCP_0MS << AW_PID_2013_T_OCP_START_BIT)

#define AW_PID_2013_T_OCP_200MS			(1)
#define AW_PID_2013_T_OCP_200MS_VALUE	\
	(AW_PID_2013_T_OCP_200MS << AW_PID_2013_T_OCP_START_BIT)

#define AW_PID_2013_T_OCP_DEFAULT_VALUE	(1)
#define AW_PID_2013_T_OCP_DEFAULT		\
	(AW_PID_2013_T_OCP_DEFAULT_VALUE << AW_PID_2013_T_OCP_START_BIT)

/* VCOM_FLT_RC bit 11 (CDACTRL1 0x56) */
#define AW_PID_2013_VCOM_FLT_RC_START_BIT	(11)
#define AW_PID_2013_VCOM_FLT_RC_BITS_LEN	(1)
#define AW_PID_2013_VCOM_FLT_RC_MASK	\
	(~(((1<<AW_PID_2013_VCOM_FLT_RC_BITS_LEN)-1) << AW_PID_2013_VCOM_FLT_RC_START_BIT))

#define AW_PID_2013_VCOM_FLT_RC_3_KHZ	(0)
#define AW_PID_2013_VCOM_FLT_RC_3_KHZ_VALUE	\
	(AW_PID_2013_VCOM_FLT_RC_3_KHZ << AW_PID_2013_VCOM_FLT_RC_START_BIT)

#define AW_PID_2013_VCOM_FLT_RC_10_KHZ	(1)
#define AW_PID_2013_VCOM_FLT_RC_10_KHZ_VALUE	\
	(AW_PID_2013_VCOM_FLT_RC_10_KHZ << AW_PID_2013_VCOM_FLT_RC_START_BIT)

#define AW_PID_2013_VCOM_FLT_RC_DEFAULT_VALUE	(0)
#define AW_PID_2013_VCOM_FLT_RC_DEFAULT	\
	(AW_PID_2013_VCOM_FLT_RC_DEFAULT_VALUE << AW_PID_2013_VCOM_FLT_RC_START_BIT)

/* AMP_OPD bit 10 (CDACTRL1 0x56) */
#define AW_PID_2013_AMP_OPD_START_BIT	(10)
#define AW_PID_2013_AMP_OPD_BITS_LEN	(1)
#define AW_PID_2013_AMP_OPD_MASK		\
	(~(((1<<AW_PID_2013_AMP_OPD_BITS_LEN)-1) << AW_PID_2013_AMP_OPD_START_BIT))

#define AW_PID_2013_AMP_OPD_DISABLE		(0)
#define AW_PID_2013_AMP_OPD_DISABLE_VALUE	\
	(AW_PID_2013_AMP_OPD_DISABLE << AW_PID_2013_AMP_OPD_START_BIT)

#define AW_PID_2013_AMP_OPD_ENABLE		(1)
#define AW_PID_2013_AMP_OPD_ENABLE_VALUE	\
	(AW_PID_2013_AMP_OPD_ENABLE << AW_PID_2013_AMP_OPD_START_BIT)

#define AW_PID_2013_AMP_OPD_DEFAULT_VALUE	(1)
#define AW_PID_2013_AMP_OPD_DEFAULT		\
	(AW_PID_2013_AMP_OPD_DEFAULT_VALUE << AW_PID_2013_AMP_OPD_START_BIT)

/* AMP_POPT bit 9:8 (CDACTRL1 0x56) */
#define AW_PID_2013_AMP_POPT_START_BIT	(8)
#define AW_PID_2013_AMP_POPT_BITS_LEN	(2)
#define AW_PID_2013_AMP_POPT_MASK		\
	(~(((1<<AW_PID_2013_AMP_POPT_BITS_LEN)-1) << AW_PID_2013_AMP_POPT_START_BIT))

#define AW_PID_2013_AMP_POPT_0P4MS		(0)
#define AW_PID_2013_AMP_POPT_0P4MS_VALUE	\
	(AW_PID_2013_AMP_POPT_0P4MS << AW_PID_2013_AMP_POPT_START_BIT)

#define AW_PID_2013_AMP_POPT_1P6MS		(1)
#define AW_PID_2013_AMP_POPT_1P6MS_VALUE	\
	(AW_PID_2013_AMP_POPT_1P6MS << AW_PID_2013_AMP_POPT_START_BIT)

#define AW_PID_2013_AMP_POPT_6P4MS		(2)
#define AW_PID_2013_AMP_POPT_6P4MS_VALUE	\
	(AW_PID_2013_AMP_POPT_6P4MS << AW_PID_2013_AMP_POPT_START_BIT)

#define AW_PID_2013_AMP_POPT_12P8MS		(3)
#define AW_PID_2013_AMP_POPT_12P8MS_VALUE	\
	(AW_PID_2013_AMP_POPT_12P8MS << AW_PID_2013_AMP_POPT_START_BIT)

#define AW_PID_2013_AMP_POPT_DEFAULT_VALUE	(0)
#define AW_PID_2013_AMP_POPT_DEFAULT	\
	(AW_PID_2013_AMP_POPT_DEFAULT_VALUE << AW_PID_2013_AMP_POPT_START_BIT)

/* SR_CTRL bit 7 (CDACTRL1 0x56) */
#define AW_PID_2013_SR_CTRL_START_BIT	(7)
#define AW_PID_2013_SR_CTRL_BITS_LEN	(1)
#define AW_PID_2013_SR_CTRL_MASK		\
	(~(((1<<AW_PID_2013_SR_CTRL_BITS_LEN)-1) << AW_PID_2013_SR_CTRL_START_BIT))

#define AW_PID_2013_SR_CTRL_3P5NS		(0)
#define AW_PID_2013_SR_CTRL_3P5NS_VALUE	\
	(AW_PID_2013_SR_CTRL_3P5NS << AW_PID_2013_SR_CTRL_START_BIT)

#define AW_PID_2013_SR_CTRL_6P0NS		(1)
#define AW_PID_2013_SR_CTRL_6P0NS_VALUE	\
	(AW_PID_2013_SR_CTRL_6P0NS << AW_PID_2013_SR_CTRL_START_BIT)

#define AW_PID_2013_SR_CTRL_DEFAULT_VALUE	(0)
#define AW_PID_2013_SR_CTRL_DEFAULT		\
	(AW_PID_2013_SR_CTRL_DEFAULT_VALUE << AW_PID_2013_SR_CTRL_START_BIT)

/* AMP_R2 bit 6:4 (CDACTRL1 0x56) */
#define AW_PID_2013_AMP_R2_START_BIT	(4)
#define AW_PID_2013_AMP_R2_BITS_LEN		(3)
#define AW_PID_2013_AMP_R2_MASK			\
	(~(((1<<AW_PID_2013_AMP_R2_BITS_LEN)-1) << AW_PID_2013_AMP_R2_START_BIT))

#define AW_PID_2013_AMP_R2_140KHZ		(0)
#define AW_PID_2013_AMP_R2_140KHZ_VALUE	\
	(AW_PID_2013_AMP_R2_140KHZ << AW_PID_2013_AMP_R2_START_BIT)

#define AW_PID_2013_AMP_R2_120KHZ		(1)
#define AW_PID_2013_AMP_R2_120KHZ_VALUE	\
	(AW_PID_2013_AMP_R2_120KHZ << AW_PID_2013_AMP_R2_START_BIT)

#define AW_PID_2013_AMP_R2_80KHZ		(2)
#define AW_PID_2013_AMP_R2_80KHZ_VALUE	\
	(AW_PID_2013_AMP_R2_80KHZ << AW_PID_2013_AMP_R2_START_BIT)

#define AW_PID_2013_AMP_R2_60KHZ		(3)
#define AW_PID_2013_AMP_R2_60KHZ_VALUE	\
	(AW_PID_2013_AMP_R2_60KHZ << AW_PID_2013_AMP_R2_START_BIT)

#define AW_PID_2013_AMP_R2_40KHZ		(4)
#define AW_PID_2013_AMP_R2_40KHZ_VALUE	\
	(AW_PID_2013_AMP_R2_40KHZ << AW_PID_2013_AMP_R2_START_BIT)

#define AW_PID_2013_AMP_R2_30KHZ		(5)
#define AW_PID_2013_AMP_R2_30KHZ_VALUE	\
	(AW_PID_2013_AMP_R2_30KHZ << AW_PID_2013_AMP_R2_START_BIT)

#define AW_PID_2013_AMP_R2_20KHZ		(6)
#define AW_PID_2013_AMP_R2_20KHZ_VALUE	\
	(AW_PID_2013_AMP_R2_20KHZ << AW_PID_2013_AMP_R2_START_BIT)

#define AW_PID_2013_AMP_R2_15KHZ		(7)
#define AW_PID_2013_AMP_R2_15KHZ_VALUE	\
	(AW_PID_2013_AMP_R2_15KHZ << AW_PID_2013_AMP_R2_START_BIT)

#define AW_PID_2013_AMP_R2_DEFAULT_VALUE	(1)
#define AW_PID_2013_AMP_R2_DEFAULT		\
	(AW_PID_2013_AMP_R2_DEFAULT_VALUE << AW_PID_2013_AMP_R2_START_BIT)

/* CLASSD_LDO bit 1 (CDACTRL1 0x56) */
#define AW_PID_2013_CLASSD_LDO_START_BIT	(1)
#define AW_PID_2013_CLASSD_LDO_BITS_LEN	(1)
#define AW_PID_2013_CLASSD_LDO_MASK		\
	(~(((1<<AW_PID_2013_CLASSD_LDO_BITS_LEN)-1) << AW_PID_2013_CLASSD_LDO_START_BIT))

#define AW_PID_2013_CLASSD_LDO_4P4V		(0)
#define AW_PID_2013_CLASSD_LDO_4P4V_VALUE	\
	(AW_PID_2013_CLASSD_LDO_4P4V << AW_PID_2013_CLASSD_LDO_START_BIT)

#define AW_PID_2013_CLASSD_LDO_4P8V		(1)
#define AW_PID_2013_CLASSD_LDO_4P8V_VALUE	\
	(AW_PID_2013_CLASSD_LDO_4P8V << AW_PID_2013_CLASSD_LDO_START_BIT)

#define AW_PID_2013_CLASSD_LDO_DEFAULT_VALUE	(0)
#define AW_PID_2013_CLASSD_LDO_DEFAULT	\
	(AW_PID_2013_CLASSD_LDO_DEFAULT_VALUE << AW_PID_2013_CLASSD_LDO_START_BIT)

/* UVLO_DVDD bit 0 (CDACTRL1 0x56) */
#define AW_PID_2013_UVLO_DVDD_START_BIT	(0)
#define AW_PID_2013_UVLO_DVDD_BITS_LEN	(1)
#define AW_PID_2013_UVLO_DVDD_MASK		\
	(~(((1<<AW_PID_2013_UVLO_DVDD_BITS_LEN)-1) << AW_PID_2013_UVLO_DVDD_START_BIT))

#define AW_PID_2013_UVLO_DVDD_1P4V1P5V	(1)
#define AW_PID_2013_UVLO_DVDD_1P4V1P5V_VALUE	\
	(AW_PID_2013_UVLO_DVDD_1P4V1P5V << AW_PID_2013_UVLO_DVDD_START_BIT)

#define AW_PID_2013_UVLO_DVDD_1P3V1P4V	(0)
#define AW_PID_2013_UVLO_DVDD_1P3V1P4V_VALUE	\
	(AW_PID_2013_UVLO_DVDD_1P3V1P4V << AW_PID_2013_UVLO_DVDD_START_BIT)

#define AW_PID_2013_UVLO_DVDD_DEFAULT_VALUE	(1)
#define AW_PID_2013_UVLO_DVDD_DEFAULT	\
	(AW_PID_2013_UVLO_DVDD_DEFAULT_VALUE << AW_PID_2013_UVLO_DVDD_START_BIT)

/* default value of CDACTRL1 (0x56) */
/* #define AW_PID_2013_CDACTRL1_DEFAULT		(0x9411) */

/* CDACTRL2 (0x57) detail */
/* AMP_IPWM bit 15 (CDACTRL2 0x57) */
#define AW_PID_2013_AMP_IPWM_START_BIT	(15)
#define AW_PID_2013_AMP_IPWM_BITS_LEN	(1)
#define AW_PID_2013_AMP_IPWM_MASK		\
	(~(((1<<AW_PID_2013_AMP_IPWM_BITS_LEN)-1) << AW_PID_2013_AMP_IPWM_START_BIT))

#define AW_PID_2013_AMP_IPWM_36UA		(0)
#define AW_PID_2013_AMP_IPWM_36UA_VALUE	\
	(AW_PID_2013_AMP_IPWM_36UA << AW_PID_2013_AMP_IPWM_START_BIT)

#define AW_PID_2013_AMP_IPWM_33UA		(1)
#define AW_PID_2013_AMP_IPWM_33UA_VALUE	\
	(AW_PID_2013_AMP_IPWM_33UA << AW_PID_2013_AMP_IPWM_START_BIT)

#define AW_PID_2013_AMP_IPWM_DEFAULT_VALUE	(0)
#define AW_PID_2013_AMP_IPWM_DEFAULT	\
	(AW_PID_2013_AMP_IPWM_DEFAULT_VALUE << AW_PID_2013_AMP_IPWM_START_BIT)

/* BYP_PWMSYNC bit 14 (CDACTRL2 0x57) */
#define AW_PID_2013_BYP_PWMSYNC_START_BIT	(14)
#define AW_PID_2013_BYP_PWMSYNC_BITS_LEN	(1)
#define AW_PID_2013_BYP_PWMSYNC_MASK	\
	(~(((1<<AW_PID_2013_BYP_PWMSYNC_BITS_LEN)-1) << AW_PID_2013_BYP_PWMSYNC_START_BIT))

#define AW_PID_2013_BYP_PWMSYNC_DISABLE	(0)
#define AW_PID_2013_BYP_PWMSYNC_DISABLE_VALUE	\
	(AW_PID_2013_BYP_PWMSYNC_DISABLE << AW_PID_2013_BYP_PWMSYNC_START_BIT)

#define AW_PID_2013_BYP_PWMSYNC_ENABLE	(1)
#define AW_PID_2013_BYP_PWMSYNC_ENABLE_VALUE	\
	(AW_PID_2013_BYP_PWMSYNC_ENABLE << AW_PID_2013_BYP_PWMSYNC_START_BIT)

#define AW_PID_2013_BYP_PWMSYNC_DEFAULT_VALUE	(0)
#define AW_PID_2013_BYP_PWMSYNC_DEFAULT	\
	(AW_PID_2013_BYP_PWMSYNC_DEFAULT_VALUE << AW_PID_2013_BYP_PWMSYNC_START_BIT)

/* PWM_SYN_INV bit 12 (CDACTRL2 0x57) */
#define AW_PID_2013_PWM_SYN_INV_START_BIT	(12)
#define AW_PID_2013_PWM_SYN_INV_BITS_LEN	(1)
#define AW_PID_2013_PWM_SYN_INV_MASK	\
	(~(((1<<AW_PID_2013_PWM_SYN_INV_BITS_LEN)-1) << AW_PID_2013_PWM_SYN_INV_START_BIT))

#define AW_PID_2013_PWM_SYN_INV_DISABLE	(0)
#define AW_PID_2013_PWM_SYN_INV_DISABLE_VALUE	\
	(AW_PID_2013_PWM_SYN_INV_DISABLE << AW_PID_2013_PWM_SYN_INV_START_BIT)

#define AW_PID_2013_PWM_SYN_INV_ENABLE	(1)
#define AW_PID_2013_PWM_SYN_INV_ENABLE_VALUE	\
	(AW_PID_2013_PWM_SYN_INV_ENABLE << AW_PID_2013_PWM_SYN_INV_START_BIT)

#define AW_PID_2013_PWM_SYN_INV_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWM_SYN_INV_DEFAULT	\
	(AW_PID_2013_PWM_SYN_INV_DEFAULT_VALUE << AW_PID_2013_PWM_SYN_INV_START_BIT)

/* COMP_CUR bit 11 (CDACTRL2 0x57) */
#define AW_PID_2013_COMP_CUR_START_BIT	(11)
#define AW_PID_2013_COMP_CUR_BITS_LEN	(1)
#define AW_PID_2013_COMP_CUR_MASK		\
	(~(((1<<AW_PID_2013_COMP_CUR_BITS_LEN)-1) << AW_PID_2013_COMP_CUR_START_BIT))

#define AW_PID_2013_COMP_CUR_5UA		(0)
#define AW_PID_2013_COMP_CUR_5UA_VALUE	\
	(AW_PID_2013_COMP_CUR_5UA << AW_PID_2013_COMP_CUR_START_BIT)

#define AW_PID_2013_COMP_CUR_10UA		(1)
#define AW_PID_2013_COMP_CUR_10UA_VALUE	\
	(AW_PID_2013_COMP_CUR_10UA << AW_PID_2013_COMP_CUR_START_BIT)

#define AW_PID_2013_COMP_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2013_COMP_CUR_DEFAULT	\
	(AW_PID_2013_COMP_CUR_DEFAULT_VALUE << AW_PID_2013_COMP_CUR_START_BIT)

/* PDUVL bit 10 (CDACTRL2 0x57) */
#define AW_PID_2013_PDUVL_START_BIT		(10)
#define AW_PID_2013_PDUVL_BITS_LEN		(1)
#define AW_PID_2013_PDUVL_MASK			\
	(~(((1<<AW_PID_2013_PDUVL_BITS_LEN)-1) << AW_PID_2013_PDUVL_START_BIT))

#define AW_PID_2013_PDUVL_NORMAL_WORKING	(0)
#define AW_PID_2013_PDUVL_NORMAL_WORKING_VALUE	\
	(AW_PID_2013_PDUVL_NORMAL_WORKING << AW_PID_2013_PDUVL_START_BIT)

#define AW_PID_2013_PDUVL_POWER_DOWN	(1)
#define AW_PID_2013_PDUVL_POWER_DOWN_VALUE	\
	(AW_PID_2013_PDUVL_POWER_DOWN << AW_PID_2013_PDUVL_START_BIT)

#define AW_PID_2013_PDUVL_DEFAULT_VALUE	(0)
#define AW_PID_2013_PDUVL_DEFAULT		\
	(AW_PID_2013_PDUVL_DEFAULT_VALUE << AW_PID_2013_PDUVL_START_BIT)

/* SET_UVLO_VDD bit 9:8 (CDACTRL2 0x57) */
#define AW_PID_2013_SET_UVLO_VDD_START_BIT	(8)
#define AW_PID_2013_SET_UVLO_VDD_BITS_LEN	(2)
#define AW_PID_2013_SET_UVLO_VDD_MASK	\
	(~(((1<<AW_PID_2013_SET_UVLO_VDD_BITS_LEN)-1) << AW_PID_2013_SET_UVLO_VDD_START_BIT))

#define AW_PID_2013_SET_UVLO_VDD_2P5V2P3V	(0)
#define AW_PID_2013_SET_UVLO_VDD_2P5V2P3V_VALUE	\
	(AW_PID_2013_SET_UVLO_VDD_2P5V2P3V << AW_PID_2013_SET_UVLO_VDD_START_BIT)

#define AW_PID_2013_SET_UVLO_VDD_2P6V2P4V	(1)
#define AW_PID_2013_SET_UVLO_VDD_2P6V2P4V_VALUE	\
	(AW_PID_2013_SET_UVLO_VDD_2P6V2P4V << AW_PID_2013_SET_UVLO_VDD_START_BIT)

#define AW_PID_2013_SET_UVLO_VDD_2P7V2P5V	(2)
#define AW_PID_2013_SET_UVLO_VDD_2P7V2P5V_VALUE	\
	(AW_PID_2013_SET_UVLO_VDD_2P7V2P5V << AW_PID_2013_SET_UVLO_VDD_START_BIT)

#define AW_PID_2013_SET_UVLO_VDD_2P8V2P6V	(3)
#define AW_PID_2013_SET_UVLO_VDD_2P8V2P6V_VALUE	\
	(AW_PID_2013_SET_UVLO_VDD_2P8V2P6V << AW_PID_2013_SET_UVLO_VDD_START_BIT)

#define AW_PID_2013_SET_UVLO_VDD_DEFAULT_VALUE	(1)
#define AW_PID_2013_SET_UVLO_VDD_DEFAULT	\
	(AW_PID_2013_SET_UVLO_VDD_DEFAULT_VALUE << AW_PID_2013_SET_UVLO_VDD_START_BIT)

/* OCSWD bit 4 (CDACTRL2 0x57) */
#define AW_PID_2013_OCSWD_START_BIT		(4)
#define AW_PID_2013_OCSWD_BITS_LEN		(1)
#define AW_PID_2013_OCSWD_MASK			\
	(~(((1<<AW_PID_2013_OCSWD_BITS_LEN)-1) << AW_PID_2013_OCSWD_START_BIT))

#define AW_PID_2013_OCSWD_GATEDRIVER	(0)
#define AW_PID_2013_OCSWD_GATEDRIVER_VALUE	\
	(AW_PID_2013_OCSWD_GATEDRIVER << AW_PID_2013_OCSWD_START_BIT)

#define AW_PID_2013_OCSWD_PULLMINUS_DOWN_TRANSISTOR	(1)
#define AW_PID_2013_OCSWD_PULLMINUS_DOWN_TRANSISTOR_VALUE	\
	(AW_PID_2013_OCSWD_PULLMINUS_DOWN_TRANSISTOR << AW_PID_2013_OCSWD_START_BIT)

#define AW_PID_2013_OCSWD_DEFAULT_VALUE	(0)
#define AW_PID_2013_OCSWD_DEFAULT		\
	(AW_PID_2013_OCSWD_DEFAULT_VALUE << AW_PID_2013_OCSWD_START_BIT)

/* SET_OC_DT bit 3 (CDACTRL2 0x57) */
#define AW_PID_2013_SET_OC_DT_START_BIT	(3)
#define AW_PID_2013_SET_OC_DT_BITS_LEN	(1)
#define AW_PID_2013_SET_OC_DT_MASK		\
	(~(((1<<AW_PID_2013_SET_OC_DT_BITS_LEN)-1) << AW_PID_2013_SET_OC_DT_START_BIT))

#define AW_PID_2013_SET_OC_DT_30NS		(0)
#define AW_PID_2013_SET_OC_DT_30NS_VALUE	\
	(AW_PID_2013_SET_OC_DT_30NS << AW_PID_2013_SET_OC_DT_START_BIT)

#define AW_PID_2013_SET_OC_DT_82NS		(1)
#define AW_PID_2013_SET_OC_DT_82NS_VALUE	\
	(AW_PID_2013_SET_OC_DT_82NS << AW_PID_2013_SET_OC_DT_START_BIT)

#define AW_PID_2013_SET_OC_DT_DEFAULT_VALUE	(0)
#define AW_PID_2013_SET_OC_DT_DEFAULT	\
	(AW_PID_2013_SET_OC_DT_DEFAULT_VALUE << AW_PID_2013_SET_OC_DT_START_BIT)

/* AMP1_CUR bit 2 (CDACTRL2 0x57) */
#define AW_PID_2013_AMP1_CUR_START_BIT	(2)
#define AW_PID_2013_AMP1_CUR_BITS_LEN	(1)
#define AW_PID_2013_AMP1_CUR_MASK		\
	(~(((1<<AW_PID_2013_AMP1_CUR_BITS_LEN)-1) << AW_PID_2013_AMP1_CUR_START_BIT))

#define AW_PID_2013_AMP1_CUR_5UA		(0)
#define AW_PID_2013_AMP1_CUR_5UA_VALUE	\
	(AW_PID_2013_AMP1_CUR_5UA << AW_PID_2013_AMP1_CUR_START_BIT)

#define AW_PID_2013_AMP1_CUR_10UA		(1)
#define AW_PID_2013_AMP1_CUR_10UA_VALUE	\
	(AW_PID_2013_AMP1_CUR_10UA << AW_PID_2013_AMP1_CUR_START_BIT)

#define AW_PID_2013_AMP1_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2013_AMP1_CUR_DEFAULT	\
	(AW_PID_2013_AMP1_CUR_DEFAULT_VALUE << AW_PID_2013_AMP1_CUR_START_BIT)

/* SET_IOC bit 1:0 (CDACTRL2 0x57) */
#define AW_PID_2013_SET_IOC_START_BIT	(0)
#define AW_PID_2013_SET_IOC_BITS_LEN	(2)
#define AW_PID_2013_SET_IOC_MASK		\
	(~(((1<<AW_PID_2013_SET_IOC_BITS_LEN)-1) << AW_PID_2013_SET_IOC_START_BIT))

#define AW_PID_2013_SET_IOC_2P6A		(0)
#define AW_PID_2013_SET_IOC_2P6A_VALUE	\
	(AW_PID_2013_SET_IOC_2P6A << AW_PID_2013_SET_IOC_START_BIT)

#define AW_PID_2013_SET_IOC_2P8A		(1)
#define AW_PID_2013_SET_IOC_2P8A_VALUE	\
	(AW_PID_2013_SET_IOC_2P8A << AW_PID_2013_SET_IOC_START_BIT)

#define AW_PID_2013_SET_IOC_3P0A		(2)
#define AW_PID_2013_SET_IOC_3P0A_VALUE	\
	(AW_PID_2013_SET_IOC_3P0A << AW_PID_2013_SET_IOC_START_BIT)

#define AW_PID_2013_SET_IOC_3P2A		(3)
#define AW_PID_2013_SET_IOC_3P2A_VALUE	\
	(AW_PID_2013_SET_IOC_3P2A << AW_PID_2013_SET_IOC_START_BIT)

#define AW_PID_2013_SET_IOC_DEFAULT_VALUE	(1)
#define AW_PID_2013_SET_IOC_DEFAULT		\
	(AW_PID_2013_SET_IOC_DEFAULT_VALUE << AW_PID_2013_SET_IOC_START_BIT)

/* default value of CDACTRL2 (0x57) */
/* #define AW_PID_2013_CDACTRL2_DEFAULT		(0x0101) */

/* SADCCTRL1 (0x58) detail */
/* BST_INTH_DBG bit 15 (SADCCTRL1 0x58) */
#define AW_PID_2013_BST_INTH_DBG_START_BIT	(15)
#define AW_PID_2013_BST_INTH_DBG_BITS_LEN	(1)
#define AW_PID_2013_BST_INTH_DBG_MASK	\
	(~(((1<<AW_PID_2013_BST_INTH_DBG_BITS_LEN)-1) << AW_PID_2013_BST_INTH_DBG_START_BIT))

#define AW_PID_2013_BST_INTH_DBG_VBAT	(0)
#define AW_PID_2013_BST_INTH_DBG_VBAT_VALUE	\
	(AW_PID_2013_BST_INTH_DBG_VBAT << AW_PID_2013_BST_INTH_DBG_START_BIT)

#define AW_PID_2013_BST_INTH_DBG_REG	(1)
#define AW_PID_2013_BST_INTH_DBG_REG_VALUE	\
	(AW_PID_2013_BST_INTH_DBG_REG << AW_PID_2013_BST_INTH_DBG_START_BIT)

#define AW_PID_2013_BST_INTH_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2013_BST_INTH_DBG_DEFAULT	\
	(AW_PID_2013_BST_INTH_DBG_DEFAULT_VALUE << AW_PID_2013_BST_INTH_DBG_START_BIT)

/* BST_INTH_DT bit 14:13 (SADCCTRL1 0x58) */
#define AW_PID_2013_BST_INTH_DT_START_BIT	(13)
#define AW_PID_2013_BST_INTH_DT_BITS_LEN	(2)
#define AW_PID_2013_BST_INTH_DT_MASK	\
	(~(((1<<AW_PID_2013_BST_INTH_DT_BITS_LEN)-1) << AW_PID_2013_BST_INTH_DT_START_BIT))

#define AW_PID_2013_BST_INTH_DT_400MA	(0)
#define AW_PID_2013_BST_INTH_DT_400MA_VALUE	\
	(AW_PID_2013_BST_INTH_DT_400MA << AW_PID_2013_BST_INTH_DT_START_BIT)

#define AW_PID_2013_BST_INTH_DT_430MA	(1)
#define AW_PID_2013_BST_INTH_DT_430MA_VALUE	\
	(AW_PID_2013_BST_INTH_DT_430MA << AW_PID_2013_BST_INTH_DT_START_BIT)

#define AW_PID_2013_BST_INTH_DT_460MA	(2)
#define AW_PID_2013_BST_INTH_DT_460MA_VALUE	\
	(AW_PID_2013_BST_INTH_DT_460MA << AW_PID_2013_BST_INTH_DT_START_BIT)

#define AW_PID_2013_BST_INTH_DT_500MA	(3)
#define AW_PID_2013_BST_INTH_DT_500MA_VALUE	\
	(AW_PID_2013_BST_INTH_DT_500MA << AW_PID_2013_BST_INTH_DT_START_BIT)

#define AW_PID_2013_BST_INTH_DT_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_INTH_DT_DEFAULT	\
	(AW_PID_2013_BST_INTH_DT_DEFAULT_VALUE << AW_PID_2013_BST_INTH_DT_START_BIT)

/* TSEN_CTRL bit 12 (SADCCTRL1 0x58) */
#define AW_PID_2013_TSEN_CTRL_START_BIT	(12)
#define AW_PID_2013_TSEN_CTRL_BITS_LEN	(1)
#define AW_PID_2013_TSEN_CTRL_MASK		\
	(~(((1<<AW_PID_2013_TSEN_CTRL_BITS_LEN)-1) << AW_PID_2013_TSEN_CTRL_START_BIT))

#define AW_PID_2013_TSEN_CTRL_OSMINUS_TRIM	(0)
#define AW_PID_2013_TSEN_CTRL_OSMINUS_TRIM_VALUE	\
	(AW_PID_2013_TSEN_CTRL_OSMINUS_TRIM << AW_PID_2013_TSEN_CTRL_START_BIT)

#define AW_PID_2013_TSEN_CTRL_NORMAL	(1)
#define AW_PID_2013_TSEN_CTRL_NORMAL_VALUE	\
	(AW_PID_2013_TSEN_CTRL_NORMAL << AW_PID_2013_TSEN_CTRL_START_BIT)

#define AW_PID_2013_TSEN_CTRL_DEFAULT_VALUE	(1)
#define AW_PID_2013_TSEN_CTRL_DEFAULT	\
	(AW_PID_2013_TSEN_CTRL_DEFAULT_VALUE << AW_PID_2013_TSEN_CTRL_START_BIT)

/* TEMP_SEN bit 11 (SADCCTRL1 0x58) */
#define AW_PID_2013_TEMP_SEN_START_BIT	(11)
#define AW_PID_2013_TEMP_SEN_BITS_LEN	(1)
#define AW_PID_2013_TEMP_SEN_MASK		\
	(~(((1<<AW_PID_2013_TEMP_SEN_BITS_LEN)-1) << AW_PID_2013_TEMP_SEN_START_BIT))

#define AW_PID_2013_TEMP_SEN_DISABLE	(0)
#define AW_PID_2013_TEMP_SEN_DISABLE_VALUE	\
	(AW_PID_2013_TEMP_SEN_DISABLE << AW_PID_2013_TEMP_SEN_START_BIT)

#define AW_PID_2013_TEMP_SEN_ENABLE		(1)
#define AW_PID_2013_TEMP_SEN_ENABLE_VALUE	\
	(AW_PID_2013_TEMP_SEN_ENABLE << AW_PID_2013_TEMP_SEN_START_BIT)

#define AW_PID_2013_TEMP_SEN_DEFAULT_VALUE	(1)
#define AW_PID_2013_TEMP_SEN_DEFAULT	\
	(AW_PID_2013_TEMP_SEN_DEFAULT_VALUE << AW_PID_2013_TEMP_SEN_START_BIT)

/* TEMP_VAREN bit 10 (SADCCTRL1 0x58) */
#define AW_PID_2013_TEMP_VAREN_START_BIT	(10)
#define AW_PID_2013_TEMP_VAREN_BITS_LEN	(1)
#define AW_PID_2013_TEMP_VAREN_MASK		\
	(~(((1<<AW_PID_2013_TEMP_VAREN_BITS_LEN)-1) << AW_PID_2013_TEMP_VAREN_START_BIT))

#define AW_PID_2013_TEMP_VAREN_DISABLE	(0)
#define AW_PID_2013_TEMP_VAREN_DISABLE_VALUE	\
	(AW_PID_2013_TEMP_VAREN_DISABLE << AW_PID_2013_TEMP_VAREN_START_BIT)

#define AW_PID_2013_TEMP_VAREN_ENABLE	(1)
#define AW_PID_2013_TEMP_VAREN_ENABLE_VALUE	\
	(AW_PID_2013_TEMP_VAREN_ENABLE << AW_PID_2013_TEMP_VAREN_START_BIT)

#define AW_PID_2013_TEMP_VAREN_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEMP_VAREN_DEFAULT	\
	(AW_PID_2013_TEMP_VAREN_DEFAULT_VALUE << AW_PID_2013_TEMP_VAREN_START_BIT)

/* TEMP_VAR bit 9:8 (SADCCTRL1 0x58) */
#define AW_PID_2013_TEMP_VAR_START_BIT	(8)
#define AW_PID_2013_TEMP_VAR_BITS_LEN	(2)
#define AW_PID_2013_TEMP_VAR_MASK		\
	(~(((1<<AW_PID_2013_TEMP_VAR_BITS_LEN)-1) << AW_PID_2013_TEMP_VAR_START_BIT))

#define AW_PID_2013_TEMP_VAR_2			(0)
#define AW_PID_2013_TEMP_VAR_2_VALUE	\
	(AW_PID_2013_TEMP_VAR_2 << AW_PID_2013_TEMP_VAR_START_BIT)

#define AW_PID_2013_TEMP_VAR_4			(1)
#define AW_PID_2013_TEMP_VAR_4_VALUE	\
	(AW_PID_2013_TEMP_VAR_4 << AW_PID_2013_TEMP_VAR_START_BIT)

#define AW_PID_2013_TEMP_VAR_8			(2)
#define AW_PID_2013_TEMP_VAR_8_VALUE	\
	(AW_PID_2013_TEMP_VAR_8 << AW_PID_2013_TEMP_VAR_START_BIT)

#define AW_PID_2013_TEMP_VAR_16			(3)
#define AW_PID_2013_TEMP_VAR_16_VALUE	\
	(AW_PID_2013_TEMP_VAR_16 << AW_PID_2013_TEMP_VAR_START_BIT)

#define AW_PID_2013_TEMP_VAR_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEMP_VAR_DEFAULT	\
	(AW_PID_2013_TEMP_VAR_DEFAULT_VALUE << AW_PID_2013_TEMP_VAR_START_BIT)

/* SADC_EN bit 7 (SADCCTRL1 0x58) */
#define AW_PID_2013_SADC_EN_START_BIT	(7)
#define AW_PID_2013_SADC_EN_BITS_LEN	(1)
#define AW_PID_2013_SADC_EN_MASK		\
	(~(((1<<AW_PID_2013_SADC_EN_BITS_LEN)-1) << AW_PID_2013_SADC_EN_START_BIT))

#define AW_PID_2013_SADC_EN_DISABLE		(0)
#define AW_PID_2013_SADC_EN_DISABLE_VALUE	\
	(AW_PID_2013_SADC_EN_DISABLE << AW_PID_2013_SADC_EN_START_BIT)

#define AW_PID_2013_SADC_EN_ENABLE		(1)
#define AW_PID_2013_SADC_EN_ENABLE_VALUE	\
	(AW_PID_2013_SADC_EN_ENABLE << AW_PID_2013_SADC_EN_START_BIT)

#define AW_PID_2013_SADC_EN_DEFAULT_VALUE	(1)
#define AW_PID_2013_SADC_EN_DEFAULT		\
	(AW_PID_2013_SADC_EN_DEFAULT_VALUE << AW_PID_2013_SADC_EN_START_BIT)

/* ADO_SLMD bit 6 (SADCCTRL1 0x58) */
#define AW_PID_2013_ADO_SLMD_START_BIT	(6)
#define AW_PID_2013_ADO_SLMD_BITS_LEN	(1)
#define AW_PID_2013_ADO_SLMD_MASK		\
	(~(((1<<AW_PID_2013_ADO_SLMD_BITS_LEN)-1) << AW_PID_2013_ADO_SLMD_START_BIT))

#define AW_PID_2013_ADO_SLMD_32			(0)
#define AW_PID_2013_ADO_SLMD_32_VALUE	\
	(AW_PID_2013_ADO_SLMD_32 << AW_PID_2013_ADO_SLMD_START_BIT)

#define AW_PID_2013_ADO_SLMD_64			(1)
#define AW_PID_2013_ADO_SLMD_64_VALUE	\
	(AW_PID_2013_ADO_SLMD_64 << AW_PID_2013_ADO_SLMD_START_BIT)

#define AW_PID_2013_ADO_SLMD_DEFAULT_VALUE	(0)
#define AW_PID_2013_ADO_SLMD_DEFAULT	\
	(AW_PID_2013_ADO_SLMD_DEFAULT_VALUE << AW_PID_2013_ADO_SLMD_START_BIT)

/* SADC_MDSEL bit 5 (SADCCTRL1 0x58) */
#define AW_PID_2013_SADC_MDSEL_START_BIT	(5)
#define AW_PID_2013_SADC_MDSEL_BITS_LEN	(1)
#define AW_PID_2013_SADC_MDSEL_MASK		\
	(~(((1<<AW_PID_2013_SADC_MDSEL_BITS_LEN)-1) << AW_PID_2013_SADC_MDSEL_START_BIT))

#define AW_PID_2013_SADC_MDSEL_AVERAGE	(0)
#define AW_PID_2013_SADC_MDSEL_AVERAGE_VALUE	\
	(AW_PID_2013_SADC_MDSEL_AVERAGE << AW_PID_2013_SADC_MDSEL_START_BIT)

#define AW_PID_2013_SADC_MDSEL_REALTIME	(1)
#define AW_PID_2013_SADC_MDSEL_REALTIME_VALUE	\
	(AW_PID_2013_SADC_MDSEL_REALTIME << AW_PID_2013_SADC_MDSEL_START_BIT)

#define AW_PID_2013_SADC_MDSEL_DEFAULT_VALUE	(0)
#define AW_PID_2013_SADC_MDSEL_DEFAULT	\
	(AW_PID_2013_SADC_MDSEL_DEFAULT_VALUE << AW_PID_2013_SADC_MDSEL_START_BIT)

/* SADC_CLKSEL bit 4 (SADCCTRL1 0x58) */
#define AW_PID_2013_SADC_CLKSEL_START_BIT	(4)
#define AW_PID_2013_SADC_CLKSEL_BITS_LEN	(1)
#define AW_PID_2013_SADC_CLKSEL_MASK	\
	(~(((1<<AW_PID_2013_SADC_CLKSEL_BITS_LEN)-1) << AW_PID_2013_SADC_CLKSEL_START_BIT))

#define AW_PID_2013_SADC_CLKSEL_64FS	(0)
#define AW_PID_2013_SADC_CLKSEL_64FS_VALUE	\
	(AW_PID_2013_SADC_CLKSEL_64FS << AW_PID_2013_SADC_CLKSEL_START_BIT)

#define AW_PID_2013_SADC_CLKSEL_128FS	(1)
#define AW_PID_2013_SADC_CLKSEL_128FS_VALUE	\
	(AW_PID_2013_SADC_CLKSEL_128FS << AW_PID_2013_SADC_CLKSEL_START_BIT)

#define AW_PID_2013_SADC_CLKSEL_DEFAULT_VALUE	(0)
#define AW_PID_2013_SADC_CLKSEL_DEFAULT	\
	(AW_PID_2013_SADC_CLKSEL_DEFAULT_VALUE << AW_PID_2013_SADC_CLKSEL_START_BIT)

/* CHOP_MDLY bit 3:2 (SADCCTRL1 0x58) */
#define AW_PID_2013_CHOP_MDLY_START_BIT	(2)
#define AW_PID_2013_CHOP_MDLY_BITS_LEN	(2)
#define AW_PID_2013_CHOP_MDLY_MASK		\
	(~(((1<<AW_PID_2013_CHOP_MDLY_BITS_LEN)-1) << AW_PID_2013_CHOP_MDLY_START_BIT))

#define AW_PID_2013_CHOP_MDLY_DEFAULT_VALUE	(1)
#define AW_PID_2013_CHOP_MDLY_DEFAULT	\
	(AW_PID_2013_CHOP_MDLY_DEFAULT_VALUE << AW_PID_2013_CHOP_MDLY_START_BIT)

/* CHOP_LDLY bit 1:0 (SADCCTRL1 0x58) */
#define AW_PID_2013_CHOP_LDLY_START_BIT	(0)
#define AW_PID_2013_CHOP_LDLY_BITS_LEN	(2)
#define AW_PID_2013_CHOP_LDLY_MASK		\
	(~(((1<<AW_PID_2013_CHOP_LDLY_BITS_LEN)-1) << AW_PID_2013_CHOP_LDLY_START_BIT))

#define AW_PID_2013_CHOP_LDLY_2			(0)
#define AW_PID_2013_CHOP_LDLY_2_VALUE	\
	(AW_PID_2013_CHOP_LDLY_2 << AW_PID_2013_CHOP_LDLY_START_BIT)

#define AW_PID_2013_CHOP_LDLY_8			(1)
#define AW_PID_2013_CHOP_LDLY_8_VALUE	\
	(AW_PID_2013_CHOP_LDLY_8 << AW_PID_2013_CHOP_LDLY_START_BIT)

#define AW_PID_2013_CHOP_LDLY_32		(2)
#define AW_PID_2013_CHOP_LDLY_32_VALUE	\
	(AW_PID_2013_CHOP_LDLY_32 << AW_PID_2013_CHOP_LDLY_START_BIT)

#define AW_PID_2013_CHOP_LDLY_128		(3)
#define AW_PID_2013_CHOP_LDLY_128_VALUE	\
	(AW_PID_2013_CHOP_LDLY_128 << AW_PID_2013_CHOP_LDLY_START_BIT)

#define AW_PID_2013_CHOP_LDLY_DEFAULT_VALUE	(0)
#define AW_PID_2013_CHOP_LDLY_DEFAULT	\
	(AW_PID_2013_CHOP_LDLY_DEFAULT_VALUE << AW_PID_2013_CHOP_LDLY_START_BIT)

/* default value of SADCCTRL1 (0x58) */
/* #define AW_PID_2013_SADCCTRL1_DEFAULT		(0x9884) */

/* BSTCTRL1 (0x60) detail */
/* BURST_OVPCTR bit 15 (BSTCTRL1 0x60) */
#define AW_PID_2013_BURST_OVPCTR_START_BIT	(15)
#define AW_PID_2013_BURST_OVPCTR_BITS_LEN	(1)
#define AW_PID_2013_BURST_OVPCTR_MASK	\
	(~(((1<<AW_PID_2013_BURST_OVPCTR_BITS_LEN)-1) << AW_PID_2013_BURST_OVPCTR_START_BIT))

#define AW_PID_2013_BURST_OVPCTR_DISABLE	(0)
#define AW_PID_2013_BURST_OVPCTR_DISABLE_VALUE	\
	(AW_PID_2013_BURST_OVPCTR_DISABLE << AW_PID_2013_BURST_OVPCTR_START_BIT)

#define AW_PID_2013_BURST_OVPCTR_ENABLE	(1)
#define AW_PID_2013_BURST_OVPCTR_ENABLE_VALUE	\
	(AW_PID_2013_BURST_OVPCTR_ENABLE << AW_PID_2013_BURST_OVPCTR_START_BIT)

#define AW_PID_2013_BURST_OVPCTR_DEFAULT_VALUE	(1)
#define AW_PID_2013_BURST_OVPCTR_DEFAULT	\
	(AW_PID_2013_BURST_OVPCTR_DEFAULT_VALUE << AW_PID_2013_BURST_OVPCTR_START_BIT)

/* BST_RTH bit 13:8 (BSTCTRL1 0x60) */
#define AW_PID_2013_BST_RTH_START_BIT	(8)
#define AW_PID_2013_BST_RTH_BITS_LEN	(6)
#define AW_PID_2013_BST_RTH_MASK		\
	(~(((1<<AW_PID_2013_BST_RTH_BITS_LEN)-1) << AW_PID_2013_BST_RTH_START_BIT))

#define AW_PID_2013_BST_RTH_DEFAULT_VALUE	(4)
#define AW_PID_2013_BST_RTH_DEFAULT		\
	(AW_PID_2013_BST_RTH_DEFAULT_VALUE << AW_PID_2013_BST_RTH_START_BIT)

/* BST_ATH bit 5:0 (BSTCTRL1 0x60) */
#define AW_PID_2013_BST_ATH_START_BIT	(0)
#define AW_PID_2013_BST_ATH_BITS_LEN	(6)
#define AW_PID_2013_BST_ATH_MASK		\
	(~(((1<<AW_PID_2013_BST_ATH_BITS_LEN)-1) << AW_PID_2013_BST_ATH_START_BIT))

#define AW_PID_2013_BST_ATH_DEFAULT_VALUE	(2)
#define AW_PID_2013_BST_ATH_DEFAULT		\
	(AW_PID_2013_BST_ATH_DEFAULT_VALUE << AW_PID_2013_BST_ATH_START_BIT)

/* default value of BSTCTRL1 (0x60) */
/* #define AW_PID_2013_BSTCTRL1_DEFAULT		(0x8402) */

/* BSTCTRL2 (0x61) detail */
/* BST_VOUT6_SEL bit 15 (BSTCTRL2 0x61) */
#define AW_PID_2013_BST_VOUT6_SEL_START_BIT	(15)
#define AW_PID_2013_BST_VOUT6_SEL_BITS_LEN	(1)
#define AW_PID_2013_BST_VOUT6_SEL_MASK	\
	(~(((1<<AW_PID_2013_BST_VOUT6_SEL_BITS_LEN)-1) << AW_PID_2013_BST_VOUT6_SEL_START_BIT))

#define AW_PID_2013_BST_VOUT6_SEL_6P0V	(0)
#define AW_PID_2013_BST_VOUT6_SEL_6P0V_VALUE	\
	(AW_PID_2013_BST_VOUT6_SEL_6P0V << AW_PID_2013_BST_VOUT6_SEL_START_BIT)

#define AW_PID_2013_BST_VOUT6_SEL_6P1V	(1)
#define AW_PID_2013_BST_VOUT6_SEL_6P1V_VALUE	\
	(AW_PID_2013_BST_VOUT6_SEL_6P1V << AW_PID_2013_BST_VOUT6_SEL_START_BIT)

#define AW_PID_2013_BST_VOUT6_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_VOUT6_SEL_DEFAULT	\
	(AW_PID_2013_BST_VOUT6_SEL_DEFAULT_VALUE << AW_PID_2013_BST_VOUT6_SEL_START_BIT)

/* BST_IPEAK bit 14:12 (BSTCTRL2 0x61) */
#define AW_PID_2013_BST_IPEAK_START_BIT	(12)
#define AW_PID_2013_BST_IPEAK_BITS_LEN	(3)
#define AW_PID_2013_BST_IPEAK_MASK		\
	(~(((1<<AW_PID_2013_BST_IPEAK_BITS_LEN)-1) << AW_PID_2013_BST_IPEAK_START_BIT))

#define AW_PID_2013_BST_IPEAK_1P20A		(0)
#define AW_PID_2013_BST_IPEAK_1P20A_VALUE	\
	(AW_PID_2013_BST_IPEAK_1P20A << AW_PID_2013_BST_IPEAK_START_BIT)

#define AW_PID_2013_BST_IPEAK_1P40A		(1)
#define AW_PID_2013_BST_IPEAK_1P40A_VALUE	\
	(AW_PID_2013_BST_IPEAK_1P40A << AW_PID_2013_BST_IPEAK_START_BIT)

#define AW_PID_2013_BST_IPEAK_1P60A		(2)
#define AW_PID_2013_BST_IPEAK_1P60A_VALUE	\
	(AW_PID_2013_BST_IPEAK_1P60A << AW_PID_2013_BST_IPEAK_START_BIT)

#define AW_PID_2013_BST_IPEAK_1P80A		(3)
#define AW_PID_2013_BST_IPEAK_1P80A_VALUE	\
	(AW_PID_2013_BST_IPEAK_1P80A << AW_PID_2013_BST_IPEAK_START_BIT)

#define AW_PID_2013_BST_IPEAK_2P00A		(4)
#define AW_PID_2013_BST_IPEAK_2P00A_VALUE	\
	(AW_PID_2013_BST_IPEAK_2P00A << AW_PID_2013_BST_IPEAK_START_BIT)

#define AW_PID_2013_BST_IPEAK_2P25A		(5)
#define AW_PID_2013_BST_IPEAK_2P25A_VALUE	\
	(AW_PID_2013_BST_IPEAK_2P25A << AW_PID_2013_BST_IPEAK_START_BIT)

#define AW_PID_2013_BST_IPEAK_2P50A		(6)
#define AW_PID_2013_BST_IPEAK_2P50A_VALUE	\
	(AW_PID_2013_BST_IPEAK_2P50A << AW_PID_2013_BST_IPEAK_START_BIT)

#define AW_PID_2013_BST_IPEAK_2P75A		(7)
#define AW_PID_2013_BST_IPEAK_2P75A_VALUE	\
	(AW_PID_2013_BST_IPEAK_2P75A << AW_PID_2013_BST_IPEAK_START_BIT)

#define AW_PID_2013_BST_IPEAK_DEFAULT_VALUE	(6)
#define AW_PID_2013_BST_IPEAK_DEFAULT	\
	(AW_PID_2013_BST_IPEAK_DEFAULT_VALUE << AW_PID_2013_BST_IPEAK_START_BIT)

/* BST_TDEG bit 11:8 (BSTCTRL2 0x61) */
#define AW_PID_2013_BST_TDEG_START_BIT	(8)
#define AW_PID_2013_BST_TDEG_BITS_LEN	(4)
#define AW_PID_2013_BST_TDEG_MASK		\
	(~(((1<<AW_PID_2013_BST_TDEG_BITS_LEN)-1) << AW_PID_2013_BST_TDEG_START_BIT))

#define AW_PID_2013_BST_TDEG_0P50_MS	(0)
#define AW_PID_2013_BST_TDEG_0P50_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_0P50_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_1P00_MS	(1)
#define AW_PID_2013_BST_TDEG_1P00_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_1P00_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_2P00_MS	(2)
#define AW_PID_2013_BST_TDEG_2P00_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_2P00_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_4P00_MS	(3)
#define AW_PID_2013_BST_TDEG_4P00_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_4P00_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_8P00_MS	(4)
#define AW_PID_2013_BST_TDEG_8P00_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_8P00_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_10P7_MS	(5)
#define AW_PID_2013_BST_TDEG_10P7_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_10P7_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_13P3_MS	(6)
#define AW_PID_2013_BST_TDEG_13P3_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_13P3_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_16P0_MS	(7)
#define AW_PID_2013_BST_TDEG_16P0_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_16P0_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_18P6_MS	(8)
#define AW_PID_2013_BST_TDEG_18P6_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_18P6_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_21P3_MS	(9)
#define AW_PID_2013_BST_TDEG_21P3_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_21P3_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_24P0_MS	(10)
#define AW_PID_2013_BST_TDEG_24P0_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_24P0_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_32P0_MS	(11)
#define AW_PID_2013_BST_TDEG_32P0_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_32P0_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_64P0_MS	(12)
#define AW_PID_2013_BST_TDEG_64P0_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_64P0_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_128_MS		(13)
#define AW_PID_2013_BST_TDEG_128_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_128_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_256_MS		(14)
#define AW_PID_2013_BST_TDEG_256_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_256_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_1200_MS	(15)
#define AW_PID_2013_BST_TDEG_1200_MS_VALUE	\
	(AW_PID_2013_BST_TDEG_1200_MS << AW_PID_2013_BST_TDEG_START_BIT)

#define AW_PID_2013_BST_TDEG_DEFAULT_VALUE	(11)
#define AW_PID_2013_BST_TDEG_DEFAULT	\
	(AW_PID_2013_BST_TDEG_DEFAULT_VALUE << AW_PID_2013_BST_TDEG_START_BIT)

/* BURST_FRE bit 7 (BSTCTRL2 0x61) */
#define AW_PID_2013_BURST_FRE_START_BIT	(7)
#define AW_PID_2013_BURST_FRE_BITS_LEN	(1)
#define AW_PID_2013_BURST_FRE_MASK		\
	(~(((1<<AW_PID_2013_BURST_FRE_BITS_LEN)-1) << AW_PID_2013_BURST_FRE_START_BIT))

#define AW_PID_2013_BURST_FRE_20KHZ		(0)
#define AW_PID_2013_BURST_FRE_20KHZ_VALUE	\
	(AW_PID_2013_BURST_FRE_20KHZ << AW_PID_2013_BURST_FRE_START_BIT)

#define AW_PID_2013_BURST_FRE_30KHZ		(1)
#define AW_PID_2013_BURST_FRE_30KHZ_VALUE	\
	(AW_PID_2013_BURST_FRE_30KHZ << AW_PID_2013_BURST_FRE_START_BIT)

#define AW_PID_2013_BURST_FRE_DEFAULT_VALUE	(0)
#define AW_PID_2013_BURST_FRE_DEFAULT	\
	(AW_PID_2013_BURST_FRE_DEFAULT_VALUE << AW_PID_2013_BURST_FRE_START_BIT)

/* RSQN_DLY_EN bit 6 (BSTCTRL2 0x61) */
#define AW_PID_2013_RSQN_DLY_EN_START_BIT	(6)
#define AW_PID_2013_RSQN_DLY_EN_BITS_LEN	(1)
#define AW_PID_2013_RSQN_DLY_EN_MASK	\
	(~(((1<<AW_PID_2013_RSQN_DLY_EN_BITS_LEN)-1) << AW_PID_2013_RSQN_DLY_EN_START_BIT))

#define AW_PID_2013_RSQN_DLY_EN_6NS		(0)
#define AW_PID_2013_RSQN_DLY_EN_6NS_VALUE	\
	(AW_PID_2013_RSQN_DLY_EN_6NS << AW_PID_2013_RSQN_DLY_EN_START_BIT)

#define AW_PID_2013_RSQN_DLY_EN_12NS	(1)
#define AW_PID_2013_RSQN_DLY_EN_12NS_VALUE	\
	(AW_PID_2013_RSQN_DLY_EN_12NS << AW_PID_2013_RSQN_DLY_EN_START_BIT)

#define AW_PID_2013_RSQN_DLY_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_RSQN_DLY_EN_DEFAULT	\
	(AW_PID_2013_RSQN_DLY_EN_DEFAULT_VALUE << AW_PID_2013_RSQN_DLY_EN_START_BIT)

/* BST_MODE bit 5:4 (BSTCTRL2 0x61) */
#define AW_PID_2013_BST_MODE_START_BIT	(4)
#define AW_PID_2013_BST_MODE_BITS_LEN	(2)
#define AW_PID_2013_BST_MODE_MASK		\
	(~(((1<<AW_PID_2013_BST_MODE_BITS_LEN)-1) << AW_PID_2013_BST_MODE_START_BIT))

#define AW_PID_2013_BST_MODE_TRANSPARENT	(0)
#define AW_PID_2013_BST_MODE_TRANSPARENT_VALUE	\
	(AW_PID_2013_BST_MODE_TRANSPARENT << AW_PID_2013_BST_MODE_START_BIT)

#define AW_PID_2013_BST_MODE_FORCE_BOOST	(1)
#define AW_PID_2013_BST_MODE_FORCE_BOOST_VALUE	\
	(AW_PID_2013_BST_MODE_FORCE_BOOST << AW_PID_2013_BST_MODE_START_BIT)

#define AW_PID_2013_BST_MODE_CLASS_G	(2)
#define AW_PID_2013_BST_MODE_CLASS_G_VALUE	\
	(AW_PID_2013_BST_MODE_CLASS_G << AW_PID_2013_BST_MODE_START_BIT)

#define AW_PID_2013_BST_MODE_CLASS_H	(3)
#define AW_PID_2013_BST_MODE_CLASS_H_VALUE	\
	(AW_PID_2013_BST_MODE_CLASS_H << AW_PID_2013_BST_MODE_START_BIT)

#define AW_PID_2013_BST_MODE_DEFAULT_VALUE	(0x3)
#define AW_PID_2013_BST_MODE_DEFAULT	\
	(AW_PID_2013_BST_MODE_DEFAULT_VALUE << AW_PID_2013_BST_MODE_START_BIT)

/* VOUT_VREFSET bit 3:0 (BSTCTRL2 0x61) */
#define AW_PID_2013_VOUT_VREFSET_START_BIT	(0)
#define AW_PID_2013_VOUT_VREFSET_BITS_LEN	(4)
#define AW_PID_2013_VOUT_VREFSET_MASK	\
	(~(((1<<AW_PID_2013_VOUT_VREFSET_BITS_LEN)-1) << AW_PID_2013_VOUT_VREFSET_START_BIT))

#define AW_PID_2013_VOUT_VREFSET_3P25V	(0)
#define AW_PID_2013_VOUT_VREFSET_3P25V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_3P25V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_3P50V	(1)
#define AW_PID_2013_VOUT_VREFSET_3P50V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_3P50V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_3P75V	(2)
#define AW_PID_2013_VOUT_VREFSET_3P75V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_3P75V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_4P00V	(3)
#define AW_PID_2013_VOUT_VREFSET_4P00V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_4P00V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_4P25V	(4)
#define AW_PID_2013_VOUT_VREFSET_4P25V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_4P25V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_4P50V	(5)
#define AW_PID_2013_VOUT_VREFSET_4P50V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_4P50V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_4P75V	(6)
#define AW_PID_2013_VOUT_VREFSET_4P75V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_4P75V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_5P00V	(7)
#define AW_PID_2013_VOUT_VREFSET_5P00V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_5P00V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_5P25V	(8)
#define AW_PID_2013_VOUT_VREFSET_5P25V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_5P25V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_5P50V	(9)
#define AW_PID_2013_VOUT_VREFSET_5P50V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_5P50V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_5P75V	(10)
#define AW_PID_2013_VOUT_VREFSET_5P75V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_5P75V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_6P00V	(11)
#define AW_PID_2013_VOUT_VREFSET_6P00V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_6P00V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_6P25V	(12)
#define AW_PID_2013_VOUT_VREFSET_6P25V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_6P25V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_6P50V	(13)
#define AW_PID_2013_VOUT_VREFSET_6P50V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_6P50V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_6P75V	(14)
#define AW_PID_2013_VOUT_VREFSET_6P75V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_6P75V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_7P00V	(15)
#define AW_PID_2013_VOUT_VREFSET_7P00V_VALUE	\
	(AW_PID_2013_VOUT_VREFSET_7P00V << AW_PID_2013_VOUT_VREFSET_START_BIT)

#define AW_PID_2013_VOUT_VREFSET_DEFAULT_VALUE	(0xB)
#define AW_PID_2013_VOUT_VREFSET_DEFAULT	\
	(AW_PID_2013_VOUT_VREFSET_DEFAULT_VALUE << AW_PID_2013_VOUT_VREFSET_START_BIT)

/* default value of BSTCTRL2 (0x61) */
/* #define AW_PID_2013_BSTCTRL2_DEFAULT		(0x6B3B) */

/* BSTCTRL3 (0x62) detail */
/* LINADP_EN bit 15 (BSTCTRL3 0x62) */
#define AW_PID_2013_LINADP_EN_START_BIT	(15)
#define AW_PID_2013_LINADP_EN_BITS_LEN	(1)
#define AW_PID_2013_LINADP_EN_MASK		\
	(~(((1<<AW_PID_2013_LINADP_EN_BITS_LEN)-1) << AW_PID_2013_LINADP_EN_START_BIT))

#define AW_PID_2013_LINADP_EN_DISABLE	(0)
#define AW_PID_2013_LINADP_EN_DISABLE_VALUE	\
	(AW_PID_2013_LINADP_EN_DISABLE << AW_PID_2013_LINADP_EN_START_BIT)

#define AW_PID_2013_LINADP_EN_ENABLE	(1)
#define AW_PID_2013_LINADP_EN_ENABLE_VALUE	\
	(AW_PID_2013_LINADP_EN_ENABLE << AW_PID_2013_LINADP_EN_START_BIT)

#define AW_PID_2013_LINADP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_LINADP_EN_DEFAULT	\
	(AW_PID_2013_LINADP_EN_DEFAULT_VALUE << AW_PID_2013_LINADP_EN_START_BIT)

/* ADP_FS bit 14 (BSTCTRL3 0x62) */
#define AW_PID_2013_ADP_FS_START_BIT	(14)
#define AW_PID_2013_ADP_FS_BITS_LEN		(1)
#define AW_PID_2013_ADP_FS_MASK			\
	(~(((1<<AW_PID_2013_ADP_FS_BITS_LEN)-1) << AW_PID_2013_ADP_FS_START_BIT))

#define AW_PID_2013_ADP_FS_96_KHZ		(0)
#define AW_PID_2013_ADP_FS_96_KHZ_VALUE	\
	(AW_PID_2013_ADP_FS_96_KHZ << AW_PID_2013_ADP_FS_START_BIT)

#define AW_PID_2013_ADP_FS_48_KHZ		(1)
#define AW_PID_2013_ADP_FS_48_KHZ_VALUE	\
	(AW_PID_2013_ADP_FS_48_KHZ << AW_PID_2013_ADP_FS_START_BIT)

#define AW_PID_2013_ADP_FS_DEFAULT_VALUE	(1)
#define AW_PID_2013_ADP_FS_DEFAULT		\
	(AW_PID_2013_ADP_FS_DEFAULT_VALUE << AW_PID_2013_ADP_FS_START_BIT)

/* BURSTIN_NEW_DLY bit 13:12 (BSTCTRL3 0x62) */
#define AW_PID_2013_BURSTIN_NEW_DLY_START_BIT	(12)
#define AW_PID_2013_BURSTIN_NEW_DLY_BITS_LEN	(2)
#define AW_PID_2013_BURSTIN_NEW_DLY_MASK	\
	(~(((1<<AW_PID_2013_BURSTIN_NEW_DLY_BITS_LEN)-1) << AW_PID_2013_BURSTIN_NEW_DLY_START_BIT))

#define AW_PID_2013_BURSTIN_NEW_DLY_3US	(0)
#define AW_PID_2013_BURSTIN_NEW_DLY_3US_VALUE	\
	(AW_PID_2013_BURSTIN_NEW_DLY_3US << AW_PID_2013_BURSTIN_NEW_DLY_START_BIT)

#define AW_PID_2013_BURSTIN_NEW_DLY_4US	(1)
#define AW_PID_2013_BURSTIN_NEW_DLY_4US_VALUE	\
	(AW_PID_2013_BURSTIN_NEW_DLY_4US << AW_PID_2013_BURSTIN_NEW_DLY_START_BIT)

#define AW_PID_2013_BURSTIN_NEW_DLY_6US	(2)
#define AW_PID_2013_BURSTIN_NEW_DLY_6US_VALUE	\
	(AW_PID_2013_BURSTIN_NEW_DLY_6US << AW_PID_2013_BURSTIN_NEW_DLY_START_BIT)

#define AW_PID_2013_BURSTIN_NEW_DLY_12US	(3)
#define AW_PID_2013_BURSTIN_NEW_DLY_12US_VALUE	\
	(AW_PID_2013_BURSTIN_NEW_DLY_12US << AW_PID_2013_BURSTIN_NEW_DLY_START_BIT)

#define AW_PID_2013_BURSTIN_NEW_DLY_DEFAULT_VALUE	(3)
#define AW_PID_2013_BURSTIN_NEW_DLY_DEFAULT	\
	(AW_PID_2013_BURSTIN_NEW_DLY_DEFAULT_VALUE << AW_PID_2013_BURSTIN_NEW_DLY_START_BIT)

/* BST_TDEG2 bit 11:8 (BSTCTRL3 0x62) */
#define AW_PID_2013_BST_TDEG2_START_BIT	(8)
#define AW_PID_2013_BST_TDEG2_BITS_LEN	(4)
#define AW_PID_2013_BST_TDEG2_MASK		\
	(~(((1<<AW_PID_2013_BST_TDEG2_BITS_LEN)-1) << AW_PID_2013_BST_TDEG2_START_BIT))

#define AW_PID_2013_BST_TDEG2_0P04_MS	(0)
#define AW_PID_2013_BST_TDEG2_0P04_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P04_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_0P06_MS	(1)
#define AW_PID_2013_BST_TDEG2_0P06_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P06_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_0P10_MS	(2)
#define AW_PID_2013_BST_TDEG2_0P10_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P10_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_0P20_MS	(3)
#define AW_PID_2013_BST_TDEG2_0P20_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P20_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_0P35_MS	(4)
#define AW_PID_2013_BST_TDEG2_0P35_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P35_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_0P52_MS	(5)
#define AW_PID_2013_BST_TDEG2_0P52_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P52_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_0P65_MS	(6)
#define AW_PID_2013_BST_TDEG2_0P65_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P65_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_0P70_MS	(7)
#define AW_PID_2013_BST_TDEG2_0P70_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P70_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_0P85_MS	(8)
#define AW_PID_2013_BST_TDEG2_0P85_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_0P85_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_1P00_MS	(9)
#define AW_PID_2013_BST_TDEG2_1P00_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_1P00_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_1P33_MS	(10)
#define AW_PID_2013_BST_TDEG2_1P33_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_1P33_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_2P67_MS	(11)
#define AW_PID_2013_BST_TDEG2_2P67_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_2P67_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_5P34_MS	(12)
#define AW_PID_2013_BST_TDEG2_5P34_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_5P34_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_10P7_MS	(13)
#define AW_PID_2013_BST_TDEG2_10P7_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_10P7_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_42P8_MS	(14)
#define AW_PID_2013_BST_TDEG2_42P8_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_42P8_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_170_MS	(15)
#define AW_PID_2013_BST_TDEG2_170_MS_VALUE	\
	(AW_PID_2013_BST_TDEG2_170_MS << AW_PID_2013_BST_TDEG2_START_BIT)

#define AW_PID_2013_BST_TDEG2_DEFAULT_VALUE	(9)
#define AW_PID_2013_BST_TDEG2_DEFAULT	\
	(AW_PID_2013_BST_TDEG2_DEFAULT_VALUE << AW_PID_2013_BST_TDEG2_START_BIT)

/* BST_FIRST_VSTEP bit 7:4 (BSTCTRL3 0x62) */
#define AW_PID_2013_BST_FIRST_VSTEP_START_BIT	(4)
#define AW_PID_2013_BST_FIRST_VSTEP_BITS_LEN	(4)
#define AW_PID_2013_BST_FIRST_VSTEP_MASK	\
	(~(((1<<AW_PID_2013_BST_FIRST_VSTEP_BITS_LEN)-1) << AW_PID_2013_BST_FIRST_VSTEP_START_BIT))

#define AW_PID_2013_BST_FIRST_VSTEP_DEFAULT_VALUE	(2)
#define AW_PID_2013_BST_FIRST_VSTEP_DEFAULT	\
	(AW_PID_2013_BST_FIRST_VSTEP_DEFAULT_VALUE << AW_PID_2013_BST_FIRST_VSTEP_START_BIT)

/* BST_MIN_MD bit 3 (BSTCTRL3 0x62) */
#define AW_PID_2013_BST_MIN_MD_START_BIT	(3)
#define AW_PID_2013_BST_MIN_MD_BITS_LEN	(1)
#define AW_PID_2013_BST_MIN_MD_MASK		\
	(~(((1<<AW_PID_2013_BST_MIN_MD_BITS_LEN)-1) << AW_PID_2013_BST_MIN_MD_START_BIT))

#define AW_PID_2013_BST_MIN_MD_VBAT__V1ST	(0)
#define AW_PID_2013_BST_MIN_MD_VBAT__V1ST_VALUE	\
	(AW_PID_2013_BST_MIN_MD_VBAT__V1ST << AW_PID_2013_BST_MIN_MD_START_BIT)

#define AW_PID_2013_BST_MIN_MD_V1ST		(1)
#define AW_PID_2013_BST_MIN_MD_V1ST_VALUE	\
	(AW_PID_2013_BST_MIN_MD_V1ST << AW_PID_2013_BST_MIN_MD_START_BIT)

#define AW_PID_2013_BST_MIN_MD_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_MIN_MD_DEFAULT	\
	(AW_PID_2013_BST_MIN_MD_DEFAULT_VALUE << AW_PID_2013_BST_MIN_MD_START_BIT)

/* BST_PHS_EN bit 2 (BSTCTRL3 0x62) */
#define AW_PID_2013_BST_PHS_EN_START_BIT	(2)
#define AW_PID_2013_BST_PHS_EN_BITS_LEN	(1)
#define AW_PID_2013_BST_PHS_EN_MASK		\
	(~(((1<<AW_PID_2013_BST_PHS_EN_BITS_LEN)-1) << AW_PID_2013_BST_PHS_EN_START_BIT))

#define AW_PID_2013_BST_PHS_EN_DISABLE	(0)
#define AW_PID_2013_BST_PHS_EN_DISABLE_VALUE	\
	(AW_PID_2013_BST_PHS_EN_DISABLE << AW_PID_2013_BST_PHS_EN_START_BIT)

#define AW_PID_2013_BST_PHS_EN_ENABLE	(1)
#define AW_PID_2013_BST_PHS_EN_ENABLE_VALUE	\
	(AW_PID_2013_BST_PHS_EN_ENABLE << AW_PID_2013_BST_PHS_EN_START_BIT)

#define AW_PID_2013_BST_PHS_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_PHS_EN_DEFAULT	\
	(AW_PID_2013_BST_PHS_EN_DEFAULT_VALUE << AW_PID_2013_BST_PHS_EN_START_BIT)

/* BST_CLK_PHASE bit 1:0 (BSTCTRL3 0x62) */
#define AW_PID_2013_BST_CLK_PHASE_START_BIT	(0)
#define AW_PID_2013_BST_CLK_PHASE_BITS_LEN	(2)
#define AW_PID_2013_BST_CLK_PHASE_MASK	\
	(~(((1<<AW_PID_2013_BST_CLK_PHASE_BITS_LEN)-1) << AW_PID_2013_BST_CLK_PHASE_START_BIT))

#define AW_PID_2013_BST_CLK_PHASE_0_DEGREE	(0)
#define AW_PID_2013_BST_CLK_PHASE_0_DEGREE_VALUE	\
	(AW_PID_2013_BST_CLK_PHASE_0_DEGREE << AW_PID_2013_BST_CLK_PHASE_START_BIT)

#define AW_PID_2013_BST_CLK_PHASE_90_DEGREE	(1)
#define AW_PID_2013_BST_CLK_PHASE_90_DEGREE_VALUE	\
	(AW_PID_2013_BST_CLK_PHASE_90_DEGREE << AW_PID_2013_BST_CLK_PHASE_START_BIT)

#define AW_PID_2013_BST_CLK_PHASE_180_DEGREE	(2)
#define AW_PID_2013_BST_CLK_PHASE_180_DEGREE_VALUE	\
	(AW_PID_2013_BST_CLK_PHASE_180_DEGREE << AW_PID_2013_BST_CLK_PHASE_START_BIT)

#define AW_PID_2013_BST_CLK_PHASE_270_DEGREE	(3)
#define AW_PID_2013_BST_CLK_PHASE_270_DEGREE_VALUE	\
	(AW_PID_2013_BST_CLK_PHASE_270_DEGREE << AW_PID_2013_BST_CLK_PHASE_START_BIT)

#define AW_PID_2013_BST_CLK_PHASE_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_CLK_PHASE_DEFAULT	\
	(AW_PID_2013_BST_CLK_PHASE_DEFAULT_VALUE << AW_PID_2013_BST_CLK_PHASE_START_BIT)

/* default value of BSTCTRL3 (0x62) */
/* #define AW_PID_2013_BSTCTRL3_DEFAULT		(0x7920) */

/* BSTCTRL4 (0x63) detail */
/* BURST_OUT_DLY bit 15:14 (BSTCTRL4 0x63) */
#define AW_PID_2013_BURST_OUT_DLY_START_BIT	(14)
#define AW_PID_2013_BURST_OUT_DLY_BITS_LEN	(2)
#define AW_PID_2013_BURST_OUT_DLY_MASK	\
	(~(((1<<AW_PID_2013_BURST_OUT_DLY_BITS_LEN)-1) << AW_PID_2013_BURST_OUT_DLY_START_BIT))

#define AW_PID_2013_BURST_OUT_DLY_7P25US	(0)
#define AW_PID_2013_BURST_OUT_DLY_7P25US_VALUE	\
	(AW_PID_2013_BURST_OUT_DLY_7P25US << AW_PID_2013_BURST_OUT_DLY_START_BIT)

#define AW_PID_2013_BURST_OUT_DLY_14US	(1)
#define AW_PID_2013_BURST_OUT_DLY_14US_VALUE	\
	(AW_PID_2013_BURST_OUT_DLY_14US << AW_PID_2013_BURST_OUT_DLY_START_BIT)

#define AW_PID_2013_BURST_OUT_DLY_3P7US	(2)
#define AW_PID_2013_BURST_OUT_DLY_3P7US_VALUE	\
	(AW_PID_2013_BURST_OUT_DLY_3P7US << AW_PID_2013_BURST_OUT_DLY_START_BIT)

#define AW_PID_2013_BURST_OUT_DLY_5P0US	(3)
#define AW_PID_2013_BURST_OUT_DLY_5P0US_VALUE	\
	(AW_PID_2013_BURST_OUT_DLY_5P0US << AW_PID_2013_BURST_OUT_DLY_START_BIT)

#define AW_PID_2013_BURST_OUT_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2013_BURST_OUT_DLY_DEFAULT	\
	(AW_PID_2013_BURST_OUT_DLY_DEFAULT_VALUE << AW_PID_2013_BURST_OUT_DLY_START_BIT)

/* BURST_IN_DLY bit 13:12 (BSTCTRL4 0x63) */
#define AW_PID_2013_BURST_IN_DLY_START_BIT	(12)
#define AW_PID_2013_BURST_IN_DLY_BITS_LEN	(2)
#define AW_PID_2013_BURST_IN_DLY_MASK	\
	(~(((1<<AW_PID_2013_BURST_IN_DLY_BITS_LEN)-1) << AW_PID_2013_BURST_IN_DLY_START_BIT))

#define AW_PID_2013_BURST_IN_DLY_3US	(0)
#define AW_PID_2013_BURST_IN_DLY_3US_VALUE	\
	(AW_PID_2013_BURST_IN_DLY_3US << AW_PID_2013_BURST_IN_DLY_START_BIT)

#define AW_PID_2013_BURST_IN_DLY_4US	(1)
#define AW_PID_2013_BURST_IN_DLY_4US_VALUE	\
	(AW_PID_2013_BURST_IN_DLY_4US << AW_PID_2013_BURST_IN_DLY_START_BIT)

#define AW_PID_2013_BURST_IN_DLY_6US	(2)
#define AW_PID_2013_BURST_IN_DLY_6US_VALUE	\
	(AW_PID_2013_BURST_IN_DLY_6US << AW_PID_2013_BURST_IN_DLY_START_BIT)

#define AW_PID_2013_BURST_IN_DLY_12US	(3)
#define AW_PID_2013_BURST_IN_DLY_12US_VALUE	\
	(AW_PID_2013_BURST_IN_DLY_12US << AW_PID_2013_BURST_IN_DLY_START_BIT)

#define AW_PID_2013_BURST_IN_DLY_DEFAULT_VALUE	(3)
#define AW_PID_2013_BURST_IN_DLY_DEFAULT	\
	(AW_PID_2013_BURST_IN_DLY_DEFAULT_VALUE << AW_PID_2013_BURST_IN_DLY_START_BIT)

/* INTP_PPDBG bit 11 (BSTCTRL4 0x63) */
#define AW_PID_2013_INTP_PPDBG_START_BIT	(11)
#define AW_PID_2013_INTP_PPDBG_BITS_LEN	(1)
#define AW_PID_2013_INTP_PPDBG_MASK		\
	(~(((1<<AW_PID_2013_INTP_PPDBG_BITS_LEN)-1) << AW_PID_2013_INTP_PPDBG_START_BIT))

#define AW_PID_2013_INTP_PPDBG_DISABLE	(0)
#define AW_PID_2013_INTP_PPDBG_DISABLE_VALUE	\
	(AW_PID_2013_INTP_PPDBG_DISABLE << AW_PID_2013_INTP_PPDBG_START_BIT)

#define AW_PID_2013_INTP_PPDBG_ENABLE	(1)
#define AW_PID_2013_INTP_PPDBG_ENABLE_VALUE	\
	(AW_PID_2013_INTP_PPDBG_ENABLE << AW_PID_2013_INTP_PPDBG_START_BIT)

#define AW_PID_2013_INTP_PPDBG_DEFAULT_VALUE	(0)
#define AW_PID_2013_INTP_PPDBG_DEFAULT	\
	(AW_PID_2013_INTP_PPDBG_DEFAULT_VALUE << AW_PID_2013_INTP_PPDBG_START_BIT)

/* INTP_PPDLY bit 10:8 (BSTCTRL4 0x63) */
#define AW_PID_2013_INTP_PPDLY_START_BIT	(8)
#define AW_PID_2013_INTP_PPDLY_BITS_LEN	(3)
#define AW_PID_2013_INTP_PPDLY_MASK		\
	(~(((1<<AW_PID_2013_INTP_PPDLY_BITS_LEN)-1) << AW_PID_2013_INTP_PPDLY_START_BIT))

#define AW_PID_2013_INTP_PPDLY_0		(0)
#define AW_PID_2013_INTP_PPDLY_0_VALUE	\
	(AW_PID_2013_INTP_PPDLY_0 << AW_PID_2013_INTP_PPDLY_START_BIT)

#define AW_PID_2013_INTP_PPDLY_4		(1)
#define AW_PID_2013_INTP_PPDLY_4_VALUE	\
	(AW_PID_2013_INTP_PPDLY_4 << AW_PID_2013_INTP_PPDLY_START_BIT)

#define AW_PID_2013_INTP_PPDLY_8		(2)
#define AW_PID_2013_INTP_PPDLY_8_VALUE	\
	(AW_PID_2013_INTP_PPDLY_8 << AW_PID_2013_INTP_PPDLY_START_BIT)

#define AW_PID_2013_INTP_PPDLY_28		(7)
#define AW_PID_2013_INTP_PPDLY_28_VALUE	\
	(AW_PID_2013_INTP_PPDLY_28 << AW_PID_2013_INTP_PPDLY_START_BIT)

#define AW_PID_2013_INTP_PPDLY_DEFAULT_VALUE	(0)
#define AW_PID_2013_INTP_PPDLY_DEFAULT	\
	(AW_PID_2013_INTP_PPDLY_DEFAULT_VALUE << AW_PID_2013_INTP_PPDLY_START_BIT)

/* HYSTROOM bit 7:4 (BSTCTRL4 0x63) */
#define AW_PID_2013_HYSTROOM_START_BIT	(4)
#define AW_PID_2013_HYSTROOM_BITS_LEN	(4)
#define AW_PID_2013_HYSTROOM_MASK		\
	(~(((1<<AW_PID_2013_HYSTROOM_BITS_LEN)-1) << AW_PID_2013_HYSTROOM_START_BIT))

#define AW_PID_2013_HYSTROOM_0P00V		(0)
#define AW_PID_2013_HYSTROOM_0P00V_VALUE	\
	(AW_PID_2013_HYSTROOM_0P00V << AW_PID_2013_HYSTROOM_START_BIT)

#define AW_PID_2013_HYSTROOM_0P25V		(1)
#define AW_PID_2013_HYSTROOM_0P25V_VALUE	\
	(AW_PID_2013_HYSTROOM_0P25V << AW_PID_2013_HYSTROOM_START_BIT)

#define AW_PID_2013_HYSTROOM_0P50V		(2)
#define AW_PID_2013_HYSTROOM_0P50V_VALUE	\
	(AW_PID_2013_HYSTROOM_0P50V << AW_PID_2013_HYSTROOM_START_BIT)

#define AW_PID_2013_HYSTROOM_3P75V		(15)
#define AW_PID_2013_HYSTROOM_3P75V_VALUE	\
	(AW_PID_2013_HYSTROOM_3P75V << AW_PID_2013_HYSTROOM_START_BIT)

#define AW_PID_2013_HYSTROOM_DEFAULT_VALUE	(0x4)
#define AW_PID_2013_HYSTROOM_DEFAULT	\
	(AW_PID_2013_HYSTROOM_DEFAULT_VALUE << AW_PID_2013_HYSTROOM_START_BIT)

/* HEADROOM bit 3:0 (BSTCTRL4 0x63) */
#define AW_PID_2013_HEADROOM_START_BIT	(0)
#define AW_PID_2013_HEADROOM_BITS_LEN	(4)
#define AW_PID_2013_HEADROOM_MASK		\
	(~(((1<<AW_PID_2013_HEADROOM_BITS_LEN)-1) << AW_PID_2013_HEADROOM_START_BIT))

#define AW_PID_2013_HEADROOM_0P00V		(0)
#define AW_PID_2013_HEADROOM_0P00V_VALUE	\
	(AW_PID_2013_HEADROOM_0P00V << AW_PID_2013_HEADROOM_START_BIT)

#define AW_PID_2013_HEADROOM_0P25V		(1)
#define AW_PID_2013_HEADROOM_0P25V_VALUE	\
	(AW_PID_2013_HEADROOM_0P25V << AW_PID_2013_HEADROOM_START_BIT)

#define AW_PID_2013_HEADROOM_0P50V		(2)
#define AW_PID_2013_HEADROOM_0P50V_VALUE	\
	(AW_PID_2013_HEADROOM_0P50V << AW_PID_2013_HEADROOM_START_BIT)

#define AW_PID_2013_HEADROOM_3P75V		(15)
#define AW_PID_2013_HEADROOM_3P75V_VALUE	\
	(AW_PID_2013_HEADROOM_3P75V << AW_PID_2013_HEADROOM_START_BIT)

#define AW_PID_2013_HEADROOM_DEFAULT_VALUE	(0x8)
#define AW_PID_2013_HEADROOM_DEFAULT	\
	(AW_PID_2013_HEADROOM_DEFAULT_VALUE << AW_PID_2013_HEADROOM_START_BIT)

/* default value of BSTCTRL4 (0x63) */
/* #define AW_PID_2013_BSTCTRL4_DEFAULT		(0x3048) */

/* BSTCTRL5 (0x64) detail */
/* EA_CUR bit 15 (BSTCTRL5 0x64) */
#define AW_PID_2013_EA_CUR_START_BIT	(15)
#define AW_PID_2013_EA_CUR_BITS_LEN		(1)
#define AW_PID_2013_EA_CUR_MASK			\
	(~(((1<<AW_PID_2013_EA_CUR_BITS_LEN)-1) << AW_PID_2013_EA_CUR_START_BIT))

#define AW_PID_2013_EA_CUR_1UA			(0)
#define AW_PID_2013_EA_CUR_1UA_VALUE	\
	(AW_PID_2013_EA_CUR_1UA << AW_PID_2013_EA_CUR_START_BIT)

#define AW_PID_2013_EA_CUR_4UA			(1)
#define AW_PID_2013_EA_CUR_4UA_VALUE	\
	(AW_PID_2013_EA_CUR_4UA << AW_PID_2013_EA_CUR_START_BIT)

#define AW_PID_2013_EA_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2013_EA_CUR_DEFAULT		\
	(AW_PID_2013_EA_CUR_DEFAULT_VALUE << AW_PID_2013_EA_CUR_START_BIT)

/* OVP_DEGLITCH bit 14 (BSTCTRL5 0x64) */
#define AW_PID_2013_OVP_DEGLITCH_START_BIT	(14)
#define AW_PID_2013_OVP_DEGLITCH_BITS_LEN	(1)
#define AW_PID_2013_OVP_DEGLITCH_MASK	\
	(~(((1<<AW_PID_2013_OVP_DEGLITCH_BITS_LEN)-1) << AW_PID_2013_OVP_DEGLITCH_START_BIT))

#define AW_PID_2013_OVP_DEGLITCH_DISABLE	(0)
#define AW_PID_2013_OVP_DEGLITCH_DISABLE_VALUE	\
	(AW_PID_2013_OVP_DEGLITCH_DISABLE << AW_PID_2013_OVP_DEGLITCH_START_BIT)

#define AW_PID_2013_OVP_DEGLITCH_ENABLE	(1)
#define AW_PID_2013_OVP_DEGLITCH_ENABLE_VALUE	\
	(AW_PID_2013_OVP_DEGLITCH_ENABLE << AW_PID_2013_OVP_DEGLITCH_START_BIT)

#define AW_PID_2013_OVP_DEGLITCH_DEFAULT_VALUE	(0)
#define AW_PID_2013_OVP_DEGLITCH_DEFAULT	\
	(AW_PID_2013_OVP_DEGLITCH_DEFAULT_VALUE << AW_PID_2013_OVP_DEGLITCH_START_BIT)

/* OCP_ITH bit 13:12 (BSTCTRL5 0x64) */
#define AW_PID_2013_OCP_ITH_START_BIT	(12)
#define AW_PID_2013_OCP_ITH_BITS_LEN	(2)
#define AW_PID_2013_OCP_ITH_MASK		\
	(~(((1<<AW_PID_2013_OCP_ITH_BITS_LEN)-1) << AW_PID_2013_OCP_ITH_START_BIT))

#define AW_PID_2013_OCP_ITH_3P5A		(0)
#define AW_PID_2013_OCP_ITH_3P5A_VALUE	\
	(AW_PID_2013_OCP_ITH_3P5A << AW_PID_2013_OCP_ITH_START_BIT)

#define AW_PID_2013_OCP_ITH_4P0A		(1)
#define AW_PID_2013_OCP_ITH_4P0A_VALUE	\
	(AW_PID_2013_OCP_ITH_4P0A << AW_PID_2013_OCP_ITH_START_BIT)

#define AW_PID_2013_OCP_ITH_4P5A		(2)
#define AW_PID_2013_OCP_ITH_4P5A_VALUE	\
	(AW_PID_2013_OCP_ITH_4P5A << AW_PID_2013_OCP_ITH_START_BIT)

#define AW_PID_2013_OCP_ITH_5P0A		(3)
#define AW_PID_2013_OCP_ITH_5P0A_VALUE	\
	(AW_PID_2013_OCP_ITH_5P0A << AW_PID_2013_OCP_ITH_START_BIT)

#define AW_PID_2013_OCP_ITH_DEFAULT_VALUE	(2)
#define AW_PID_2013_OCP_ITH_DEFAULT		\
	(AW_PID_2013_OCP_ITH_DEFAULT_VALUE << AW_PID_2013_OCP_ITH_START_BIT)

/* OVP2_ITH bit 11 (BSTCTRL5 0x64) */
#define AW_PID_2013_OVP2_ITH_START_BIT	(11)
#define AW_PID_2013_OVP2_ITH_BITS_LEN	(1)
#define AW_PID_2013_OVP2_ITH_MASK		\
	(~(((1<<AW_PID_2013_OVP2_ITH_BITS_LEN)-1) << AW_PID_2013_OVP2_ITH_START_BIT))

#define AW_PID_2013_OVP2_ITH_24MA		(0)
#define AW_PID_2013_OVP2_ITH_24MA_VALUE	\
	(AW_PID_2013_OVP2_ITH_24MA << AW_PID_2013_OVP2_ITH_START_BIT)

#define AW_PID_2013_OVP2_ITH_30MA		(1)
#define AW_PID_2013_OVP2_ITH_30MA_VALUE	\
	(AW_PID_2013_OVP2_ITH_30MA << AW_PID_2013_OVP2_ITH_START_BIT)

#define AW_PID_2013_OVP2_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2013_OVP2_ITH_DEFAULT	\
	(AW_PID_2013_OVP2_ITH_DEFAULT_VALUE << AW_PID_2013_OVP2_ITH_START_BIT)

/* GD_DELAY bit 10 (BSTCTRL5 0x64) */
#define AW_PID_2013_GD_DELAY_START_BIT	(10)
#define AW_PID_2013_GD_DELAY_BITS_LEN	(1)
#define AW_PID_2013_GD_DELAY_MASK		\
	(~(((1<<AW_PID_2013_GD_DELAY_BITS_LEN)-1) << AW_PID_2013_GD_DELAY_START_BIT))

#define AW_PID_2013_GD_DELAY_10NS		(0)
#define AW_PID_2013_GD_DELAY_10NS_VALUE	\
	(AW_PID_2013_GD_DELAY_10NS << AW_PID_2013_GD_DELAY_START_BIT)

#define AW_PID_2013_GD_DELAY_7NS		(1)
#define AW_PID_2013_GD_DELAY_7NS_VALUE	\
	(AW_PID_2013_GD_DELAY_7NS << AW_PID_2013_GD_DELAY_START_BIT)

#define AW_PID_2013_GD_DELAY_DEFAULT_VALUE	(0)
#define AW_PID_2013_GD_DELAY_DEFAULT	\
	(AW_PID_2013_GD_DELAY_DEFAULT_VALUE << AW_PID_2013_GD_DELAY_START_BIT)

/* BST_VTH bit 9:8 (BSTCTRL5 0x64) */
#define AW_PID_2013_BST_VTH_START_BIT	(8)
#define AW_PID_2013_BST_VTH_BITS_LEN	(2)
#define AW_PID_2013_BST_VTH_MASK		\
	(~(((1<<AW_PID_2013_BST_VTH_BITS_LEN)-1) << AW_PID_2013_BST_VTH_START_BIT))

#define AW_PID_2013_BST_VTH_0P64V		(0)
#define AW_PID_2013_BST_VTH_0P64V_VALUE	\
	(AW_PID_2013_BST_VTH_0P64V << AW_PID_2013_BST_VTH_START_BIT)

#define AW_PID_2013_BST_VTH_0P86V		(1)
#define AW_PID_2013_BST_VTH_0P86V_VALUE	\
	(AW_PID_2013_BST_VTH_0P86V << AW_PID_2013_BST_VTH_START_BIT)

#define AW_PID_2013_BST_VTH_1P10V		(2)
#define AW_PID_2013_BST_VTH_1P10V_VALUE	\
	(AW_PID_2013_BST_VTH_1P10V << AW_PID_2013_BST_VTH_START_BIT)

#define AW_PID_2013_BST_VTH_1P20V		(3)
#define AW_PID_2013_BST_VTH_1P20V_VALUE	\
	(AW_PID_2013_BST_VTH_1P20V << AW_PID_2013_BST_VTH_START_BIT)

#define AW_PID_2013_BST_VTH_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_VTH_DEFAULT		\
	(AW_PID_2013_BST_VTH_DEFAULT_VALUE << AW_PID_2013_BST_VTH_START_BIT)

/* BST_SLOPE bit 7:6 (BSTCTRL5 0x64) */
#define AW_PID_2013_BST_SLOPE_START_BIT	(6)
#define AW_PID_2013_BST_SLOPE_BITS_LEN	(2)
#define AW_PID_2013_BST_SLOPE_MASK		\
	(~(((1<<AW_PID_2013_BST_SLOPE_BITS_LEN)-1) << AW_PID_2013_BST_SLOPE_START_BIT))

#define AW_PID_2013_BST_SLOPE_1P00ISLOPE	(0)
#define AW_PID_2013_BST_SLOPE_1P00ISLOPE_VALUE	\
	(AW_PID_2013_BST_SLOPE_1P00ISLOPE << AW_PID_2013_BST_SLOPE_START_BIT)

#define AW_PID_2013_BST_SLOPE_1P25ISLOPE	(1)
#define AW_PID_2013_BST_SLOPE_1P25ISLOPE_VALUE	\
	(AW_PID_2013_BST_SLOPE_1P25ISLOPE << AW_PID_2013_BST_SLOPE_START_BIT)

#define AW_PID_2013_BST_SLOPE_1P50ISLOPE	(2)
#define AW_PID_2013_BST_SLOPE_1P50ISLOPE_VALUE	\
	(AW_PID_2013_BST_SLOPE_1P50ISLOPE << AW_PID_2013_BST_SLOPE_START_BIT)

#define AW_PID_2013_BST_SLOPE_1P75ISLOPE	(3)
#define AW_PID_2013_BST_SLOPE_1P75ISLOPE_VALUE	\
	(AW_PID_2013_BST_SLOPE_1P75ISLOPE << AW_PID_2013_BST_SLOPE_START_BIT)

#define AW_PID_2013_BST_SLOPE_DEFAULT_VALUE	(2)
#define AW_PID_2013_BST_SLOPE_DEFAULT	\
	(AW_PID_2013_BST_SLOPE_DEFAULT_VALUE << AW_PID_2013_BST_SLOPE_START_BIT)

/* SHIFT_COMP_EN bit 5 (BSTCTRL5 0x64) */
#define AW_PID_2013_SHIFT_COMP_EN_START_BIT	(5)
#define AW_PID_2013_SHIFT_COMP_EN_BITS_LEN	(1)
#define AW_PID_2013_SHIFT_COMP_EN_MASK	\
	(~(((1<<AW_PID_2013_SHIFT_COMP_EN_BITS_LEN)-1) << AW_PID_2013_SHIFT_COMP_EN_START_BIT))

#define AW_PID_2013_SHIFT_COMP_EN_COMP	(0)
#define AW_PID_2013_SHIFT_COMP_EN_COMP_VALUE	\
	(AW_PID_2013_SHIFT_COMP_EN_COMP << AW_PID_2013_SHIFT_COMP_EN_START_BIT)

#define AW_PID_2013_SHIFT_COMP_EN_VREF_CLAMP_MIN	(1)
#define AW_PID_2013_SHIFT_COMP_EN_VREF_CLAMP_MIN_VALUE	\
	(AW_PID_2013_SHIFT_COMP_EN_VREF_CLAMP_MIN << AW_PID_2013_SHIFT_COMP_EN_START_BIT)

#define AW_PID_2013_SHIFT_COMP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_SHIFT_COMP_EN_DEFAULT	\
	(AW_PID_2013_SHIFT_COMP_EN_DEFAULT_VALUE << AW_PID_2013_SHIFT_COMP_EN_START_BIT)

/* SKIP_EN bit 4 (BSTCTRL5 0x64) */
#define AW_PID_2013_SKIP_EN_START_BIT	(4)
#define AW_PID_2013_SKIP_EN_BITS_LEN	(1)
#define AW_PID_2013_SKIP_EN_MASK		\
	(~(((1<<AW_PID_2013_SKIP_EN_BITS_LEN)-1) << AW_PID_2013_SKIP_EN_START_BIT))

#define AW_PID_2013_SKIP_EN_SKIP		(0)
#define AW_PID_2013_SKIP_EN_SKIP_VALUE	\
	(AW_PID_2013_SKIP_EN_SKIP << AW_PID_2013_SKIP_EN_START_BIT)

#define AW_PID_2013_SKIP_EN_NOMINUS_SKIP	(1)
#define AW_PID_2013_SKIP_EN_NOMINUS_SKIP_VALUE	\
	(AW_PID_2013_SKIP_EN_NOMINUS_SKIP << AW_PID_2013_SKIP_EN_START_BIT)

#define AW_PID_2013_SKIP_EN_DEFAULT_VALUE	(1)
#define AW_PID_2013_SKIP_EN_DEFAULT		\
	(AW_PID_2013_SKIP_EN_DEFAULT_VALUE << AW_PID_2013_SKIP_EN_START_BIT)

/* EN_DLY bit 3:2 (BSTCTRL5 0x64) */
#define AW_PID_2013_EN_DLY_START_BIT	(2)
#define AW_PID_2013_EN_DLY_BITS_LEN		(2)
#define AW_PID_2013_EN_DLY_MASK			\
	(~(((1<<AW_PID_2013_EN_DLY_BITS_LEN)-1) << AW_PID_2013_EN_DLY_START_BIT))

#define AW_PID_2013_EN_DLY_8NS			(0)
#define AW_PID_2013_EN_DLY_8NS_VALUE	\
	(AW_PID_2013_EN_DLY_8NS << AW_PID_2013_EN_DLY_START_BIT)

#define AW_PID_2013_EN_DLY_80NS			(1)
#define AW_PID_2013_EN_DLY_80NS_VALUE	\
	(AW_PID_2013_EN_DLY_80NS << AW_PID_2013_EN_DLY_START_BIT)

#define AW_PID_2013_EN_DLY_130NS		(2)
#define AW_PID_2013_EN_DLY_130NS_VALUE	\
	(AW_PID_2013_EN_DLY_130NS << AW_PID_2013_EN_DLY_START_BIT)

#define AW_PID_2013_EN_DLY_200NS		(3)
#define AW_PID_2013_EN_DLY_200NS_VALUE	\
	(AW_PID_2013_EN_DLY_200NS << AW_PID_2013_EN_DLY_START_BIT)

#define AW_PID_2013_EN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2013_EN_DLY_DEFAULT		\
	(AW_PID_2013_EN_DLY_DEFAULT_VALUE << AW_PID_2013_EN_DLY_START_BIT)

/* BST_OS_WIDTH bit 1:0 (BSTCTRL5 0x64) */
#define AW_PID_2013_BST_OS_WIDTH_START_BIT	(0)
#define AW_PID_2013_BST_OS_WIDTH_BITS_LEN	(2)
#define AW_PID_2013_BST_OS_WIDTH_MASK	\
	(~(((1<<AW_PID_2013_BST_OS_WIDTH_BITS_LEN)-1) << AW_PID_2013_BST_OS_WIDTH_START_BIT))

#define AW_PID_2013_BST_OS_WIDTH_40NS	(0)
#define AW_PID_2013_BST_OS_WIDTH_40NS_VALUE	\
	(AW_PID_2013_BST_OS_WIDTH_40NS << AW_PID_2013_BST_OS_WIDTH_START_BIT)

#define AW_PID_2013_BST_OS_WIDTH_30NS	(1)
#define AW_PID_2013_BST_OS_WIDTH_30NS_VALUE	\
	(AW_PID_2013_BST_OS_WIDTH_30NS << AW_PID_2013_BST_OS_WIDTH_START_BIT)

#define AW_PID_2013_BST_OS_WIDTH_50NS	(2)
#define AW_PID_2013_BST_OS_WIDTH_50NS_VALUE	\
	(AW_PID_2013_BST_OS_WIDTH_50NS << AW_PID_2013_BST_OS_WIDTH_START_BIT)

#define AW_PID_2013_BST_OS_WIDTH_60NS	(3)
#define AW_PID_2013_BST_OS_WIDTH_60NS_VALUE	\
	(AW_PID_2013_BST_OS_WIDTH_60NS << AW_PID_2013_BST_OS_WIDTH_START_BIT)

#define AW_PID_2013_BST_OS_WIDTH_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_OS_WIDTH_DEFAULT	\
	(AW_PID_2013_BST_OS_WIDTH_DEFAULT_VALUE << AW_PID_2013_BST_OS_WIDTH_START_BIT)

/* default value of BSTCTRL5 (0x64) */
/* #define AW_PID_2013_BSTCTRL5_DEFAULT		(0x2098) */

/* BSTCTRL6 (0x65) detail */
/* BST_CLKS bit 15:14 (BSTCTRL6 0x65) */
#define AW_PID_2013_BST_CLKS_START_BIT	(14)
#define AW_PID_2013_BST_CLKS_BITS_LEN	(2)
#define AW_PID_2013_BST_CLKS_MASK		\
	(~(((1<<AW_PID_2013_BST_CLKS_BITS_LEN)-1) << AW_PID_2013_BST_CLKS_START_BIT))

#define AW_PID_2013_BST_CLKS_1P6MHZ		(0)
#define AW_PID_2013_BST_CLKS_1P6MHZ_VALUE	\
	(AW_PID_2013_BST_CLKS_1P6MHZ << AW_PID_2013_BST_CLKS_START_BIT)

#define AW_PID_2013_BST_CLKS_2P0MHZ		(1)
#define AW_PID_2013_BST_CLKS_2P0MHZ_VALUE	\
	(AW_PID_2013_BST_CLKS_2P0MHZ << AW_PID_2013_BST_CLKS_START_BIT)

#define AW_PID_2013_BST_CLKS_2P5MHZ		(2)
#define AW_PID_2013_BST_CLKS_2P5MHZ_VALUE	\
	(AW_PID_2013_BST_CLKS_2P5MHZ << AW_PID_2013_BST_CLKS_START_BIT)

#define AW_PID_2013_BST_CLKS_3P0MHZ		(3)
#define AW_PID_2013_BST_CLKS_3P0MHZ_VALUE	\
	(AW_PID_2013_BST_CLKS_3P0MHZ << AW_PID_2013_BST_CLKS_START_BIT)

#define AW_PID_2013_BST_CLKS_DEFAULT_VALUE	(1)
#define AW_PID_2013_BST_CLKS_DEFAULT	\
	(AW_PID_2013_BST_CLKS_DEFAULT_VALUE << AW_PID_2013_BST_CLKS_START_BIT)

/* BST_NONLAP bit 13:12 (BSTCTRL6 0x65) */
#define AW_PID_2013_BST_NONLAP_START_BIT	(12)
#define AW_PID_2013_BST_NONLAP_BITS_LEN	(2)
#define AW_PID_2013_BST_NONLAP_MASK		\
	(~(((1<<AW_PID_2013_BST_NONLAP_BITS_LEN)-1) << AW_PID_2013_BST_NONLAP_START_BIT))

#define AW_PID_2013_BST_NONLAP_STAGED	(0)
#define AW_PID_2013_BST_NONLAP_STAGED_VALUE	\
	(AW_PID_2013_BST_NONLAP_STAGED << AW_PID_2013_BST_NONLAP_START_BIT)

#define AW_PID_2013_BST_NONLAP_STAGEDNONDLY	(1)
#define AW_PID_2013_BST_NONLAP_STAGEDNONDLY_VALUE	\
	(AW_PID_2013_BST_NONLAP_STAGEDNONDLY << AW_PID_2013_BST_NONLAP_START_BIT)

#define AW_PID_2013_BST_NONLAP_STAGEDDLY	(2)
#define AW_PID_2013_BST_NONLAP_STAGEDDLY_VALUE	\
	(AW_PID_2013_BST_NONLAP_STAGEDDLY << AW_PID_2013_BST_NONLAP_START_BIT)

#define AW_PID_2013_BST_NONLAP_RESERVED	(3)
#define AW_PID_2013_BST_NONLAP_RESERVED_VALUE	\
	(AW_PID_2013_BST_NONLAP_RESERVED << AW_PID_2013_BST_NONLAP_START_BIT)

#define AW_PID_2013_BST_NONLAP_DEFAULT_VALUE	(2)
#define AW_PID_2013_BST_NONLAP_DEFAULT	\
	(AW_PID_2013_BST_NONLAP_DEFAULT_VALUE << AW_PID_2013_BST_NONLAP_START_BIT)

/* BURST_DET_SEL bit 11 (BSTCTRL6 0x65) */
#define AW_PID_2013_BURST_DET_SEL_START_BIT	(11)
#define AW_PID_2013_BURST_DET_SEL_BITS_LEN	(1)
#define AW_PID_2013_BURST_DET_SEL_MASK	\
	(~(((1<<AW_PID_2013_BURST_DET_SEL_BITS_LEN)-1) << AW_PID_2013_BURST_DET_SEL_START_BIT))

#define AW_PID_2013_BURST_DET_SEL_AW310	(0)
#define AW_PID_2013_BURST_DET_SEL_AW310_VALUE	\
	(AW_PID_2013_BURST_DET_SEL_AW310 << AW_PID_2013_BURST_DET_SEL_START_BIT)

#define AW_PID_2013_BURST_DET_SEL_A2013	(1)
#define AW_PID_2013_BURST_DET_SEL_A2013_VALUE	\
	(AW_PID_2013_BURST_DET_SEL_A2013 << AW_PID_2013_BURST_DET_SEL_START_BIT)

#define AW_PID_2013_BURST_DET_SEL_DEFAULT_VALUE	(1)
#define AW_PID_2013_BURST_DET_SEL_DEFAULT	\
	(AW_PID_2013_BURST_DET_SEL_DEFAULT_VALUE << AW_PID_2013_BURST_DET_SEL_START_BIT)

/* BURST_SS_IPEAK bit 10 (BSTCTRL6 0x65) */
#define AW_PID_2013_BURST_SS_IPEAK_START_BIT	(10)
#define AW_PID_2013_BURST_SS_IPEAK_BITS_LEN	(1)
#define AW_PID_2013_BURST_SS_IPEAK_MASK	\
	(~(((1<<AW_PID_2013_BURST_SS_IPEAK_BITS_LEN)-1) << AW_PID_2013_BURST_SS_IPEAK_START_BIT))

#define AW_PID_2013_BURST_SS_IPEAK_0P8A	(0)
#define AW_PID_2013_BURST_SS_IPEAK_0P8A_VALUE	\
	(AW_PID_2013_BURST_SS_IPEAK_0P8A << AW_PID_2013_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2013_BURST_SS_IPEAK_1P0A	(1)
#define AW_PID_2013_BURST_SS_IPEAK_1P0A_VALUE	\
	(AW_PID_2013_BURST_SS_IPEAK_1P0A << AW_PID_2013_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2013_BURST_SS_IPEAK_DEFAULT_VALUE	(0)
#define AW_PID_2013_BURST_SS_IPEAK_DEFAULT	\
	(AW_PID_2013_BURST_SS_IPEAK_DEFAULT_VALUE << AW_PID_2013_BURST_SS_IPEAK_START_BIT)

/* BST_VMAX_SET bit 9:8 (BSTCTRL6 0x65) */
#define AW_PID_2013_BST_VMAX_SET_START_BIT	(8)
#define AW_PID_2013_BST_VMAX_SET_BITS_LEN	(2)
#define AW_PID_2013_BST_VMAX_SET_MASK	\
	(~(((1<<AW_PID_2013_BST_VMAX_SET_BITS_LEN)-1) << AW_PID_2013_BST_VMAX_SET_START_BIT))

#define AW_PID_2013_BST_VMAX_SET_1P8V	(0)
#define AW_PID_2013_BST_VMAX_SET_1P8V_VALUE	\
	(AW_PID_2013_BST_VMAX_SET_1P8V << AW_PID_2013_BST_VMAX_SET_START_BIT)

#define AW_PID_2013_BST_VMAX_SET_2P0V	(1)
#define AW_PID_2013_BST_VMAX_SET_2P0V_VALUE	\
	(AW_PID_2013_BST_VMAX_SET_2P0V << AW_PID_2013_BST_VMAX_SET_START_BIT)

#define AW_PID_2013_BST_VMAX_SET_2P2V	(2)
#define AW_PID_2013_BST_VMAX_SET_2P2V_VALUE	\
	(AW_PID_2013_BST_VMAX_SET_2P2V << AW_PID_2013_BST_VMAX_SET_START_BIT)

#define AW_PID_2013_BST_VMAX_SET_2P4V	(3)
#define AW_PID_2013_BST_VMAX_SET_2P4V_VALUE	\
	(AW_PID_2013_BST_VMAX_SET_2P4V << AW_PID_2013_BST_VMAX_SET_START_BIT)

#define AW_PID_2013_BST_VMAX_SET_DEFAULT_VALUE	(2)
#define AW_PID_2013_BST_VMAX_SET_DEFAULT	\
	(AW_PID_2013_BST_VMAX_SET_DEFAULT_VALUE << AW_PID_2013_BST_VMAX_SET_START_BIT)

/* BURST_DBG bit 7 (BSTCTRL6 0x65) */
#define AW_PID_2013_BURST_DBG_START_BIT	(7)
#define AW_PID_2013_BURST_DBG_BITS_LEN	(1)
#define AW_PID_2013_BURST_DBG_MASK		\
	(~(((1<<AW_PID_2013_BURST_DBG_BITS_LEN)-1) << AW_PID_2013_BURST_DBG_START_BIT))

#define AW_PID_2013_BURST_DBG_DECODED	(0)
#define AW_PID_2013_BURST_DBG_DECODED_VALUE	\
	(AW_PID_2013_BURST_DBG_DECODED << AW_PID_2013_BURST_DBG_START_BIT)

#define AW_PID_2013_BURST_DBG_IICMINUS_REG	(1)
#define AW_PID_2013_BURST_DBG_IICMINUS_REG_VALUE	\
	(AW_PID_2013_BURST_DBG_IICMINUS_REG << AW_PID_2013_BURST_DBG_START_BIT)

#define AW_PID_2013_BURST_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2013_BURST_DBG_DEFAULT	\
	(AW_PID_2013_BURST_DBG_DEFAULT_VALUE << AW_PID_2013_BURST_DBG_START_BIT)

/* NCD_ITH bit 6 (BSTCTRL6 0x65) */
#define AW_PID_2013_NCD_ITH_START_BIT	(6)
#define AW_PID_2013_NCD_ITH_BITS_LEN	(1)
#define AW_PID_2013_NCD_ITH_MASK		\
	(~(((1<<AW_PID_2013_NCD_ITH_BITS_LEN)-1) << AW_PID_2013_NCD_ITH_START_BIT))

#define AW_PID_2013_NCD_ITH_150MA		(0)
#define AW_PID_2013_NCD_ITH_150MA_VALUE	\
	(AW_PID_2013_NCD_ITH_150MA << AW_PID_2013_NCD_ITH_START_BIT)

#define AW_PID_2013_NCD_ITH_200MA		(1)
#define AW_PID_2013_NCD_ITH_200MA_VALUE	\
	(AW_PID_2013_NCD_ITH_200MA << AW_PID_2013_NCD_ITH_START_BIT)

#define AW_PID_2013_NCD_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2013_NCD_ITH_DEFAULT		\
	(AW_PID_2013_NCD_ITH_DEFAULT_VALUE << AW_PID_2013_NCD_ITH_START_BIT)

/* BURST_PEAK bit 5:4 (BSTCTRL6 0x65) */
#define AW_PID_2013_BURST_PEAK_START_BIT	(4)
#define AW_PID_2013_BURST_PEAK_BITS_LEN	(2)
#define AW_PID_2013_BURST_PEAK_MASK		\
	(~(((1<<AW_PID_2013_BURST_PEAK_BITS_LEN)-1) << AW_PID_2013_BURST_PEAK_START_BIT))

#define AW_PID_2013_BURST_PEAK_120MA	(0)
#define AW_PID_2013_BURST_PEAK_120MA_VALUE	\
	(AW_PID_2013_BURST_PEAK_120MA << AW_PID_2013_BURST_PEAK_START_BIT)

#define AW_PID_2013_BURST_PEAK_100MA	(1)
#define AW_PID_2013_BURST_PEAK_100MA_VALUE	\
	(AW_PID_2013_BURST_PEAK_100MA << AW_PID_2013_BURST_PEAK_START_BIT)

#define AW_PID_2013_BURST_PEAK_150MA	(2)
#define AW_PID_2013_BURST_PEAK_150MA_VALUE	\
	(AW_PID_2013_BURST_PEAK_150MA << AW_PID_2013_BURST_PEAK_START_BIT)

#define AW_PID_2013_BURST_PEAK_190MA	(3)
#define AW_PID_2013_BURST_PEAK_190MA_VALUE	\
	(AW_PID_2013_BURST_PEAK_190MA << AW_PID_2013_BURST_PEAK_START_BIT)

#define AW_PID_2013_BURST_PEAK_DEFAULT_VALUE	(0)
#define AW_PID_2013_BURST_PEAK_DEFAULT	\
	(AW_PID_2013_BURST_PEAK_DEFAULT_VALUE << AW_PID_2013_BURST_PEAK_START_BIT)

/* BST_LOOPC bit 3:2 (BSTCTRL6 0x65) */
#define AW_PID_2013_BST_LOOPC_START_BIT	(2)
#define AW_PID_2013_BST_LOOPC_BITS_LEN	(2)
#define AW_PID_2013_BST_LOOPC_MASK		\
	(~(((1<<AW_PID_2013_BST_LOOPC_BITS_LEN)-1) << AW_PID_2013_BST_LOOPC_START_BIT))

#define AW_PID_2013_BST_LOOPC_33P6PF	(0)
#define AW_PID_2013_BST_LOOPC_33P6PF_VALUE	\
	(AW_PID_2013_BST_LOOPC_33P6PF << AW_PID_2013_BST_LOOPC_START_BIT)

#define AW_PID_2013_BST_LOOPC_44P8PF	(1)
#define AW_PID_2013_BST_LOOPC_44P8PF_VALUE	\
	(AW_PID_2013_BST_LOOPC_44P8PF << AW_PID_2013_BST_LOOPC_START_BIT)

#define AW_PID_2013_BST_LOOPC_56P0PF	(2)
#define AW_PID_2013_BST_LOOPC_56P0PF_VALUE	\
	(AW_PID_2013_BST_LOOPC_56P0PF << AW_PID_2013_BST_LOOPC_START_BIT)

#define AW_PID_2013_BST_LOOPC_67P2PF	(3)
#define AW_PID_2013_BST_LOOPC_67P2PF_VALUE	\
	(AW_PID_2013_BST_LOOPC_67P2PF << AW_PID_2013_BST_LOOPC_START_BIT)

#define AW_PID_2013_BST_LOOPC_DEFAULT_VALUE	(3)
#define AW_PID_2013_BST_LOOPC_DEFAULT	\
	(AW_PID_2013_BST_LOOPC_DEFAULT_VALUE << AW_PID_2013_BST_LOOPC_START_BIT)

/* BST_LOOPR bit 1:0 (BSTCTRL6 0x65) */
#define AW_PID_2013_BST_LOOPR_START_BIT	(0)
#define AW_PID_2013_BST_LOOPR_BITS_LEN	(2)
#define AW_PID_2013_BST_LOOPR_MASK		\
	(~(((1<<AW_PID_2013_BST_LOOPR_BITS_LEN)-1) << AW_PID_2013_BST_LOOPR_START_BIT))

#define AW_PID_2013_BST_LOOPR_700K		(0)
#define AW_PID_2013_BST_LOOPR_700K_VALUE	\
	(AW_PID_2013_BST_LOOPR_700K << AW_PID_2013_BST_LOOPR_START_BIT)

#define AW_PID_2013_BST_LOOPR_520K		(1)
#define AW_PID_2013_BST_LOOPR_520K_VALUE	\
	(AW_PID_2013_BST_LOOPR_520K << AW_PID_2013_BST_LOOPR_START_BIT)

#define AW_PID_2013_BST_LOOPR_340K		(2)
#define AW_PID_2013_BST_LOOPR_340K_VALUE	\
	(AW_PID_2013_BST_LOOPR_340K << AW_PID_2013_BST_LOOPR_START_BIT)

#define AW_PID_2013_BST_LOOPR_160K		(3)
#define AW_PID_2013_BST_LOOPR_160K_VALUE	\
	(AW_PID_2013_BST_LOOPR_160K << AW_PID_2013_BST_LOOPR_START_BIT)

#define AW_PID_2013_BST_LOOPR_DEFAULT_VALUE	(3)
#define AW_PID_2013_BST_LOOPR_DEFAULT	\
	(AW_PID_2013_BST_LOOPR_DEFAULT_VALUE << AW_PID_2013_BST_LOOPR_START_BIT)

/* default value of BSTCTRL6 (0x65) */
/* #define AW_PID_2013_BSTCTRL6_DEFAULT		(0x6A0F) */

/* DSMCFG1 (0x66) detail */
/* DSM_PAR1 bit 15:0 (DSMCFG1 0x66) */
#define AW_PID_2013_DSM_PAR1_START_BIT	(0)
#define AW_PID_2013_DSM_PAR1_BITS_LEN	(16)
#define AW_PID_2013_DSM_PAR1_MASK		\
	(~(((1<<AW_PID_2013_DSM_PAR1_BITS_LEN)-1) << AW_PID_2013_DSM_PAR1_START_BIT))

#define AW_PID_2013_DSM_PAR1_DEFAULT_VALUE	(17932)
#define AW_PID_2013_DSM_PAR1_DEFAULT	\
	(AW_PID_2013_DSM_PAR1_DEFAULT_VALUE << AW_PID_2013_DSM_PAR1_START_BIT)

/* default value of DSMCFG1 (0x66) */
/* #define AW_PID_2013_DSMCFG1_DEFAULT		(0x460C) */

/* DSMCFG2 (0x67) detail */
/* DSM_PAR2 bit 15:0 (DSMCFG2 0x67) */
#define AW_PID_2013_DSM_PAR2_START_BIT	(0)
#define AW_PID_2013_DSM_PAR2_BITS_LEN	(16)
#define AW_PID_2013_DSM_PAR2_MASK		\
	(~(((1<<AW_PID_2013_DSM_PAR2_BITS_LEN)-1) << AW_PID_2013_DSM_PAR2_START_BIT))

#define AW_PID_2013_DSM_PAR2_DEFAULT_VALUE	(51593)
#define AW_PID_2013_DSM_PAR2_DEFAULT	\
	(AW_PID_2013_DSM_PAR2_DEFAULT_VALUE << AW_PID_2013_DSM_PAR2_START_BIT)

/* default value of DSMCFG2 (0x67) */
/* #define AW_PID_2013_DSMCFG2_DEFAULT		(0xC989) */

/* DSMCFG3 (0x68) detail */
/* DSM_PAR3 bit 15:0 (DSMCFG3 0x68) */
#define AW_PID_2013_DSM_PAR3_START_BIT	(0)
#define AW_PID_2013_DSM_PAR3_BITS_LEN	(16)
#define AW_PID_2013_DSM_PAR3_MASK		\
	(~(((1<<AW_PID_2013_DSM_PAR3_BITS_LEN)-1) << AW_PID_2013_DSM_PAR3_START_BIT))

#define AW_PID_2013_DSM_PAR3_DEFAULT_VALUE	(13633)
#define AW_PID_2013_DSM_PAR3_DEFAULT	\
	(AW_PID_2013_DSM_PAR3_DEFAULT_VALUE << AW_PID_2013_DSM_PAR3_START_BIT)

/* default value of DSMCFG3 (0x68) */
/* #define AW_PID_2013_DSMCFG3_DEFAULT		(0x3541) */

/* DSMCFG4 (0x69) detail */
/* DSM_PAR4 bit 15:0 (DSMCFG4 0x69) */
#define AW_PID_2013_DSM_PAR4_START_BIT	(0)
#define AW_PID_2013_DSM_PAR4_BITS_LEN	(16)
#define AW_PID_2013_DSM_PAR4_MASK		\
	(~(((1<<AW_PID_2013_DSM_PAR4_BITS_LEN)-1) << AW_PID_2013_DSM_PAR4_START_BIT))

#define AW_PID_2013_DSM_PAR4_DEFAULT_VALUE	(19896)
#define AW_PID_2013_DSM_PAR4_DEFAULT	\
	(AW_PID_2013_DSM_PAR4_DEFAULT_VALUE << AW_PID_2013_DSM_PAR4_START_BIT)

/* default value of DSMCFG4 (0x69) */
/* #define AW_PID_2013_DSMCFG4_DEFAULT		(0x4DB8) */

/* DSMCFG5 (0x6A) detail */
/* DSM_PAR5 bit 15:0 (DSMCFG5 0x6A) */
#define AW_PID_2013_DSM_PAR5_START_BIT	(0)
#define AW_PID_2013_DSM_PAR5_BITS_LEN	(16)
#define AW_PID_2013_DSM_PAR5_MASK		\
	(~(((1<<AW_PID_2013_DSM_PAR5_BITS_LEN)-1) << AW_PID_2013_DSM_PAR5_START_BIT))

#define AW_PID_2013_DSM_PAR5_DEFAULT_VALUE	(55033)
#define AW_PID_2013_DSM_PAR5_DEFAULT	\
	(AW_PID_2013_DSM_PAR5_DEFAULT_VALUE << AW_PID_2013_DSM_PAR5_START_BIT)

/* default value of DSMCFG5 (0x6A) */
/* #define AW_PID_2013_DSMCFG5_DEFAULT		(0xD6F9) */

/* DSMCFG6 (0x6B) detail */
/* DSM_PAR6 bit 15:0 (DSMCFG6 0x6B) */
#define AW_PID_2013_DSM_PAR6_START_BIT	(0)
#define AW_PID_2013_DSM_PAR6_BITS_LEN	(16)
#define AW_PID_2013_DSM_PAR6_MASK		\
	(~(((1<<AW_PID_2013_DSM_PAR6_BITS_LEN)-1) << AW_PID_2013_DSM_PAR6_START_BIT))

#define AW_PID_2013_DSM_PAR6_DEFAULT_VALUE	(31438)
#define AW_PID_2013_DSM_PAR6_DEFAULT	\
	(AW_PID_2013_DSM_PAR6_DEFAULT_VALUE << AW_PID_2013_DSM_PAR6_START_BIT)

/* default value of DSMCFG6 (0x6B) */
/* #define AW_PID_2013_DSMCFG6_DEFAULT		(0x7ACE) */

/* DSMCFG7 (0x6C) detail */
/* DSM_PAR7 bit 15:0 (DSMCFG7 0x6C) */
#define AW_PID_2013_DSM_PAR7_START_BIT	(0)
#define AW_PID_2013_DSM_PAR7_BITS_LEN	(16)
#define AW_PID_2013_DSM_PAR7_MASK		\
	(~(((1<<AW_PID_2013_DSM_PAR7_BITS_LEN)-1) << AW_PID_2013_DSM_PAR7_START_BIT))

#define AW_PID_2013_DSM_PAR7_DEFAULT_VALUE	(60540)
#define AW_PID_2013_DSM_PAR7_DEFAULT	\
	(AW_PID_2013_DSM_PAR7_DEFAULT_VALUE << AW_PID_2013_DSM_PAR7_START_BIT)

/* default value of DSMCFG7 (0x6C) */
/* #define AW_PID_2013_DSMCFG7_DEFAULT		(0xEC7C) */

/* DSMCFG8 (0x6D) detail */
/* DSM_G1 bit 5:0 (DSMCFG8 0x6D) */
#define AW_PID_2013_DSM_G1_START_BIT	(0)
#define AW_PID_2013_DSM_G1_BITS_LEN		(6)
#define AW_PID_2013_DSM_G1_MASK			\
	(~(((1<<AW_PID_2013_DSM_G1_BITS_LEN)-1) << AW_PID_2013_DSM_G1_START_BIT))

#define AW_PID_2013_DSM_G1_DEFAULT_VALUE	(12)
#define AW_PID_2013_DSM_G1_DEFAULT		\
	(AW_PID_2013_DSM_G1_DEFAULT_VALUE << AW_PID_2013_DSM_G1_START_BIT)

/* default value of DSMCFG8 (0x6D) */
/* #define AW_PID_2013_DSMCFG8_DEFAULT		(0x000C) */

/* TESTCTRL1 (0x70) detail */
/* EN_INTN_ANA bit 9 (TESTCTRL1 0x70) */
#define AW_PID_2013_EN_INTN_ANA_START_BIT	(9)
#define AW_PID_2013_EN_INTN_ANA_BITS_LEN	(1)
#define AW_PID_2013_EN_INTN_ANA_MASK	\
	(~(((1<<AW_PID_2013_EN_INTN_ANA_BITS_LEN)-1) << AW_PID_2013_EN_INTN_ANA_START_BIT))

#define AW_PID_2013_EN_INTN_ANA_DISABLE	(0)
#define AW_PID_2013_EN_INTN_ANA_DISABLE_VALUE	\
	(AW_PID_2013_EN_INTN_ANA_DISABLE << AW_PID_2013_EN_INTN_ANA_START_BIT)

#define AW_PID_2013_EN_INTN_ANA_ENABLE	(1)
#define AW_PID_2013_EN_INTN_ANA_ENABLE_VALUE	\
	(AW_PID_2013_EN_INTN_ANA_ENABLE << AW_PID_2013_EN_INTN_ANA_START_BIT)

#define AW_PID_2013_EN_INTN_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2013_EN_INTN_ANA_DEFAULT	\
	(AW_PID_2013_EN_INTN_ANA_DEFAULT_VALUE << AW_PID_2013_EN_INTN_ANA_START_BIT)

/* EF_TRIM_SRC bit 8 (TESTCTRL1 0x70) */
#define AW_PID_2013_EF_TRIM_SRC_START_BIT	(8)
#define AW_PID_2013_EF_TRIM_SRC_BITS_LEN	(1)
#define AW_PID_2013_EF_TRIM_SRC_MASK	\
	(~(((1<<AW_PID_2013_EF_TRIM_SRC_BITS_LEN)-1) << AW_PID_2013_EF_TRIM_SRC_START_BIT))

#define AW_PID_2013_EF_TRIM_SRC_EFUSE	(0)
#define AW_PID_2013_EF_TRIM_SRC_EFUSE_VALUE	\
	(AW_PID_2013_EF_TRIM_SRC_EFUSE << AW_PID_2013_EF_TRIM_SRC_START_BIT)

#define AW_PID_2013_EF_TRIM_SRC_I2C		(1)
#define AW_PID_2013_EF_TRIM_SRC_I2C_VALUE	\
	(AW_PID_2013_EF_TRIM_SRC_I2C << AW_PID_2013_EF_TRIM_SRC_START_BIT)

#define AW_PID_2013_EF_TRIM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_TRIM_SRC_DEFAULT	\
	(AW_PID_2013_EF_TRIM_SRC_DEFAULT_VALUE << AW_PID_2013_EF_TRIM_SRC_START_BIT)

/* PWM_FRCE bit 7 (TESTCTRL1 0x70) */
#define AW_PID_2013_PWM_FRCE_START_BIT	(7)
#define AW_PID_2013_PWM_FRCE_BITS_LEN	(1)
#define AW_PID_2013_PWM_FRCE_MASK		\
	(~(((1<<AW_PID_2013_PWM_FRCE_BITS_LEN)-1) << AW_PID_2013_PWM_FRCE_START_BIT))

#define AW_PID_2013_PWM_FRCE_NORMAL		(0)
#define AW_PID_2013_PWM_FRCE_NORMAL_VALUE	\
	(AW_PID_2013_PWM_FRCE_NORMAL << AW_PID_2013_PWM_FRCE_START_BIT)

#define AW_PID_2013_PWM_FRCE_FORCED		(1)
#define AW_PID_2013_PWM_FRCE_FORCED_VALUE	\
	(AW_PID_2013_PWM_FRCE_FORCED << AW_PID_2013_PWM_FRCE_START_BIT)

#define AW_PID_2013_PWM_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWM_FRCE_DEFAULT	\
	(AW_PID_2013_PWM_FRCE_DEFAULT_VALUE << AW_PID_2013_PWM_FRCE_START_BIT)

/* PWM_FRC bit 6:5 (TESTCTRL1 0x70) */
#define AW_PID_2013_PWM_FRC_START_BIT	(5)
#define AW_PID_2013_PWM_FRC_BITS_LEN	(2)
#define AW_PID_2013_PWM_FRC_MASK		\
	(~(((1<<AW_PID_2013_PWM_FRC_BITS_LEN)-1) << AW_PID_2013_PWM_FRC_START_BIT))

#define AW_PID_2013_PWM_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWM_FRC_DEFAULT		\
	(AW_PID_2013_PWM_FRC_DEFAULT_VALUE << AW_PID_2013_PWM_FRC_START_BIT)

/* SADC_TEST bit 4 (TESTCTRL1 0x70) */
#define AW_PID_2013_SADC_TEST_START_BIT	(4)
#define AW_PID_2013_SADC_TEST_BITS_LEN	(1)
#define AW_PID_2013_SADC_TEST_MASK		\
	(~(((1<<AW_PID_2013_SADC_TEST_BITS_LEN)-1) << AW_PID_2013_SADC_TEST_START_BIT))

#define AW_PID_2013_SADC_TEST_DISABLE	(0)
#define AW_PID_2013_SADC_TEST_DISABLE_VALUE	\
	(AW_PID_2013_SADC_TEST_DISABLE << AW_PID_2013_SADC_TEST_START_BIT)

#define AW_PID_2013_SADC_TEST_ENABLE	(1)
#define AW_PID_2013_SADC_TEST_ENABLE_VALUE	\
	(AW_PID_2013_SADC_TEST_ENABLE << AW_PID_2013_SADC_TEST_START_BIT)

#define AW_PID_2013_SADC_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2013_SADC_TEST_DEFAULT	\
	(AW_PID_2013_SADC_TEST_DEFAULT_VALUE << AW_PID_2013_SADC_TEST_START_BIT)

/* EN_TEST3_O bit 3 (TESTCTRL1 0x70) */
#define AW_PID_2013_EN_TEST3_O_START_BIT	(3)
#define AW_PID_2013_EN_TEST3_O_BITS_LEN	(1)
#define AW_PID_2013_EN_TEST3_O_MASK		\
	(~(((1<<AW_PID_2013_EN_TEST3_O_BITS_LEN)-1) << AW_PID_2013_EN_TEST3_O_START_BIT))

#define AW_PID_2013_EN_TEST3_O_DISABLE	(0)
#define AW_PID_2013_EN_TEST3_O_DISABLE_VALUE	\
	(AW_PID_2013_EN_TEST3_O_DISABLE << AW_PID_2013_EN_TEST3_O_START_BIT)

#define AW_PID_2013_EN_TEST3_O_ENABLE	(1)
#define AW_PID_2013_EN_TEST3_O_ENABLE_VALUE	\
	(AW_PID_2013_EN_TEST3_O_ENABLE << AW_PID_2013_EN_TEST3_O_START_BIT)

#define AW_PID_2013_EN_TEST3_O_DEFAULT_VALUE	(0)
#define AW_PID_2013_EN_TEST3_O_DEFAULT	\
	(AW_PID_2013_EN_TEST3_O_DEFAULT_VALUE << AW_PID_2013_EN_TEST3_O_START_BIT)

/* EN_SDO bit 2 (TESTCTRL1 0x70) */
#define AW_PID_2013_EN_SDO_START_BIT	(2)
#define AW_PID_2013_EN_SDO_BITS_LEN		(1)
#define AW_PID_2013_EN_SDO_MASK			\
	(~(((1<<AW_PID_2013_EN_SDO_BITS_LEN)-1) << AW_PID_2013_EN_SDO_START_BIT))

#define AW_PID_2013_EN_SDO_I2S			(0)
#define AW_PID_2013_EN_SDO_I2S_VALUE	\
	(AW_PID_2013_EN_SDO_I2S << AW_PID_2013_EN_SDO_START_BIT)

#define AW_PID_2013_EN_SDO_TEST			(1)
#define AW_PID_2013_EN_SDO_TEST_VALUE	\
	(AW_PID_2013_EN_SDO_TEST << AW_PID_2013_EN_SDO_START_BIT)

#define AW_PID_2013_EN_SDO_DEFAULT_VALUE	(0)
#define AW_PID_2013_EN_SDO_DEFAULT		\
	(AW_PID_2013_EN_SDO_DEFAULT_VALUE << AW_PID_2013_EN_SDO_START_BIT)

/* EN_INTN bit 1 (TESTCTRL1 0x70) */
#define AW_PID_2013_EN_INTN_START_BIT	(1)
#define AW_PID_2013_EN_INTN_BITS_LEN	(1)
#define AW_PID_2013_EN_INTN_MASK		\
	(~(((1<<AW_PID_2013_EN_INTN_BITS_LEN)-1) << AW_PID_2013_EN_INTN_START_BIT))

#define AW_PID_2013_EN_INTN_DISABLE		(0)
#define AW_PID_2013_EN_INTN_DISABLE_VALUE	\
	(AW_PID_2013_EN_INTN_DISABLE << AW_PID_2013_EN_INTN_START_BIT)

#define AW_PID_2013_EN_INTN_ENABLE		(1)
#define AW_PID_2013_EN_INTN_ENABLE_VALUE	\
	(AW_PID_2013_EN_INTN_ENABLE << AW_PID_2013_EN_INTN_START_BIT)

#define AW_PID_2013_EN_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2013_EN_INTN_DEFAULT		\
	(AW_PID_2013_EN_INTN_DEFAULT_VALUE << AW_PID_2013_EN_INTN_START_BIT)

/* BST_VMAX bit 0 (TESTCTRL1 0x70) */
#define AW_PID_2013_BST_VMAX_START_BIT	(0)
#define AW_PID_2013_BST_VMAX_BITS_LEN	(1)
#define AW_PID_2013_BST_VMAX_MASK		\
	(~(((1<<AW_PID_2013_BST_VMAX_BITS_LEN)-1) << AW_PID_2013_BST_VMAX_START_BIT))

#define AW_PID_2013_BST_VMAX_ON			(0)
#define AW_PID_2013_BST_VMAX_ON_VALUE	\
	(AW_PID_2013_BST_VMAX_ON << AW_PID_2013_BST_VMAX_START_BIT)

#define AW_PID_2013_BST_VMAX_OFF		(1)
#define AW_PID_2013_BST_VMAX_OFF_VALUE	\
	(AW_PID_2013_BST_VMAX_OFF << AW_PID_2013_BST_VMAX_START_BIT)

#define AW_PID_2013_BST_VMAX_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_VMAX_DEFAULT	\
	(AW_PID_2013_BST_VMAX_DEFAULT_VALUE << AW_PID_2013_BST_VMAX_START_BIT)

/* default value of TESTCTRL1 (0x70) */
/* #define AW_PID_2013_TESTCTRL1_DEFAULT		(0x0000) */

/* TESTCTRL2 (0x71) detail */
/* EN_TEST_ANA bit 14 (TESTCTRL2 0x71) */
#define AW_PID_2013_EN_TEST_ANA_START_BIT	(14)
#define AW_PID_2013_EN_TEST_ANA_BITS_LEN	(1)
#define AW_PID_2013_EN_TEST_ANA_MASK	\
	(~(((1<<AW_PID_2013_EN_TEST_ANA_BITS_LEN)-1) << AW_PID_2013_EN_TEST_ANA_START_BIT))

#define AW_PID_2013_EN_TEST_ANA_DISABLE	(0)
#define AW_PID_2013_EN_TEST_ANA_DISABLE_VALUE	\
	(AW_PID_2013_EN_TEST_ANA_DISABLE << AW_PID_2013_EN_TEST_ANA_START_BIT)

#define AW_PID_2013_EN_TEST_ANA_ENABLE	(1)
#define AW_PID_2013_EN_TEST_ANA_ENABLE_VALUE	\
	(AW_PID_2013_EN_TEST_ANA_ENABLE << AW_PID_2013_EN_TEST_ANA_START_BIT)

#define AW_PID_2013_EN_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2013_EN_TEST_ANA_DEFAULT	\
	(AW_PID_2013_EN_TEST_ANA_DEFAULT_VALUE << AW_PID_2013_EN_TEST_ANA_START_BIT)

/* TEST_ANA bit 13:8 (TESTCTRL2 0x71) */
#define AW_PID_2013_TEST_ANA_START_BIT	(8)
#define AW_PID_2013_TEST_ANA_BITS_LEN	(6)
#define AW_PID_2013_TEST_ANA_MASK		\
	(~(((1<<AW_PID_2013_TEST_ANA_BITS_LEN)-1) << AW_PID_2013_TEST_ANA_START_BIT))

#define AW_PID_2013_TEST_ANA_0			(0)
#define AW_PID_2013_TEST_ANA_0_VALUE	\
	(AW_PID_2013_TEST_ANA_0 << AW_PID_2013_TEST_ANA_START_BIT)

#define AW_PID_2013_TEST_ANA_1			(1)
#define AW_PID_2013_TEST_ANA_1_VALUE	\
	(AW_PID_2013_TEST_ANA_1 << AW_PID_2013_TEST_ANA_START_BIT)

#define AW_PID_2013_TEST_ANA_63			(63)
#define AW_PID_2013_TEST_ANA_63_VALUE	\
	(AW_PID_2013_TEST_ANA_63 << AW_PID_2013_TEST_ANA_START_BIT)

#define AW_PID_2013_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEST_ANA_DEFAULT	\
	(AW_PID_2013_TEST_ANA_DEFAULT_VALUE << AW_PID_2013_TEST_ANA_START_BIT)

/* PWM_DBG bit 7 (TESTCTRL2 0x71) */
#define AW_PID_2013_PWM_DBG_START_BIT	(7)
#define AW_PID_2013_PWM_DBG_BITS_LEN	(1)
#define AW_PID_2013_PWM_DBG_MASK		\
	(~(((1<<AW_PID_2013_PWM_DBG_BITS_LEN)-1) << AW_PID_2013_PWM_DBG_START_BIT))

#define AW_PID_2013_PWM_DBG_DISABLE		(0)
#define AW_PID_2013_PWM_DBG_DISABLE_VALUE	\
	(AW_PID_2013_PWM_DBG_DISABLE << AW_PID_2013_PWM_DBG_START_BIT)

#define AW_PID_2013_PWM_DBG_ENABLE		(1)
#define AW_PID_2013_PWM_DBG_ENABLE_VALUE	\
	(AW_PID_2013_PWM_DBG_ENABLE << AW_PID_2013_PWM_DBG_START_BIT)

#define AW_PID_2013_PWM_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2013_PWM_DBG_DEFAULT		\
	(AW_PID_2013_PWM_DBG_DEFAULT_VALUE << AW_PID_2013_PWM_DBG_START_BIT)

/* PLL_DFO_SEL bit 6 (TESTCTRL2 0x71) */
#define AW_PID_2013_PLL_DFO_SEL_START_BIT	(6)
#define AW_PID_2013_PLL_DFO_SEL_BITS_LEN	(1)
#define AW_PID_2013_PLL_DFO_SEL_MASK	\
	(~(((1<<AW_PID_2013_PLL_DFO_SEL_BITS_LEN)-1) << AW_PID_2013_PLL_DFO_SEL_START_BIT))

#define AW_PID_2013_PLL_DFO_SEL_32		(0)
#define AW_PID_2013_PLL_DFO_SEL_32_VALUE	\
	(AW_PID_2013_PLL_DFO_SEL_32 << AW_PID_2013_PLL_DFO_SEL_START_BIT)

#define AW_PID_2013_PLL_DFO_SEL_8		(1)
#define AW_PID_2013_PLL_DFO_SEL_8_VALUE	\
	(AW_PID_2013_PLL_DFO_SEL_8 << AW_PID_2013_PLL_DFO_SEL_START_BIT)

#define AW_PID_2013_PLL_DFO_SEL_DEFAULT_VALUE	(1)
#define AW_PID_2013_PLL_DFO_SEL_DEFAULT	\
	(AW_PID_2013_PLL_DFO_SEL_DEFAULT_VALUE << AW_PID_2013_PLL_DFO_SEL_START_BIT)

/* PA_FORCE bit 5 (TESTCTRL2 0x71) */
#define AW_PID_2013_PA_FORCE_START_BIT	(5)
#define AW_PID_2013_PA_FORCE_BITS_LEN	(1)
#define AW_PID_2013_PA_FORCE_MASK		\
	(~(((1<<AW_PID_2013_PA_FORCE_BITS_LEN)-1) << AW_PID_2013_PA_FORCE_START_BIT))

#define AW_PID_2013_PA_FORCE_DISABLE	(0)
#define AW_PID_2013_PA_FORCE_DISABLE_VALUE	\
	(AW_PID_2013_PA_FORCE_DISABLE << AW_PID_2013_PA_FORCE_START_BIT)

#define AW_PID_2013_PA_FORCE_ENABLE		(1)
#define AW_PID_2013_PA_FORCE_ENABLE_VALUE	\
	(AW_PID_2013_PA_FORCE_ENABLE << AW_PID_2013_PA_FORCE_START_BIT)

#define AW_PID_2013_PA_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2013_PA_FORCE_DEFAULT	\
	(AW_PID_2013_PA_FORCE_DEFAULT_VALUE << AW_PID_2013_PA_FORCE_START_BIT)

/* BST_TEST_EN bit 4 (TESTCTRL2 0x71) */
#define AW_PID_2013_BST_TEST_EN_START_BIT	(4)
#define AW_PID_2013_BST_TEST_EN_BITS_LEN	(1)
#define AW_PID_2013_BST_TEST_EN_MASK	\
	(~(((1<<AW_PID_2013_BST_TEST_EN_BITS_LEN)-1) << AW_PID_2013_BST_TEST_EN_START_BIT))

#define AW_PID_2013_BST_TEST_EN_DISABLE	(0)
#define AW_PID_2013_BST_TEST_EN_DISABLE_VALUE	\
	(AW_PID_2013_BST_TEST_EN_DISABLE << AW_PID_2013_BST_TEST_EN_START_BIT)

#define AW_PID_2013_BST_TEST_EN_ENABLE	(1)
#define AW_PID_2013_BST_TEST_EN_ENABLE_VALUE	\
	(AW_PID_2013_BST_TEST_EN_ENABLE << AW_PID_2013_BST_TEST_EN_START_BIT)

#define AW_PID_2013_BST_TEST_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_TEST_EN_DEFAULT	\
	(AW_PID_2013_BST_TEST_EN_DEFAULT_VALUE << AW_PID_2013_BST_TEST_EN_START_BIT)

/* TEST_A_MUX bit 3 (TESTCTRL2 0x71) */
#define AW_PID_2013_TEST_A_MUX_START_BIT	(3)
#define AW_PID_2013_TEST_A_MUX_BITS_LEN	(1)
#define AW_PID_2013_TEST_A_MUX_MASK		\
	(~(((1<<AW_PID_2013_TEST_A_MUX_BITS_LEN)-1) << AW_PID_2013_TEST_A_MUX_START_BIT))

#define AW_PID_2013_TEST_A_MUX_NORMAL	(0)
#define AW_PID_2013_TEST_A_MUX_NORMAL_VALUE	\
	(AW_PID_2013_TEST_A_MUX_NORMAL << AW_PID_2013_TEST_A_MUX_START_BIT)

#define AW_PID_2013_TEST_A_MUX_BYPASS_ANA	(1)
#define AW_PID_2013_TEST_A_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2013_TEST_A_MUX_BYPASS_ANA << AW_PID_2013_TEST_A_MUX_START_BIT)

#define AW_PID_2013_TEST_A_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEST_A_MUX_DEFAULT	\
	(AW_PID_2013_TEST_A_MUX_DEFAULT_VALUE << AW_PID_2013_TEST_A_MUX_START_BIT)

/* TEST_D_MUX bit 2 (TESTCTRL2 0x71) */
#define AW_PID_2013_TEST_D_MUX_START_BIT	(2)
#define AW_PID_2013_TEST_D_MUX_BITS_LEN	(1)
#define AW_PID_2013_TEST_D_MUX_MASK		\
	(~(((1<<AW_PID_2013_TEST_D_MUX_BITS_LEN)-1) << AW_PID_2013_TEST_D_MUX_START_BIT))

#define AW_PID_2013_TEST_D_MUX_NORMAL	(0)
#define AW_PID_2013_TEST_D_MUX_NORMAL_VALUE	\
	(AW_PID_2013_TEST_D_MUX_NORMAL << AW_PID_2013_TEST_D_MUX_START_BIT)

#define AW_PID_2013_TEST_D_MUX_BYPASS_DIG	(1)
#define AW_PID_2013_TEST_D_MUX_BYPASS_DIG_VALUE	\
	(AW_PID_2013_TEST_D_MUX_BYPASS_DIG << AW_PID_2013_TEST_D_MUX_START_BIT)

#define AW_PID_2013_TEST_D_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEST_D_MUX_DEFAULT	\
	(AW_PID_2013_TEST_D_MUX_DEFAULT_VALUE << AW_PID_2013_TEST_D_MUX_START_BIT)

/* default value of TESTCTRL2 (0x71) */
/* #define AW_PID_2013_TESTCTRL2_DEFAULT		(0x0040) */

/* EFCTRL1 (0x72) detail */
/* WR_WIDTH bit 15:8 (EFCTRL1 0x72) */
#define AW_PID_2013_WR_WIDTH_START_BIT	(8)
#define AW_PID_2013_WR_WIDTH_BITS_LEN	(8)
#define AW_PID_2013_WR_WIDTH_MASK		\
	(~(((1<<AW_PID_2013_WR_WIDTH_BITS_LEN)-1) << AW_PID_2013_WR_WIDTH_START_BIT))

#define AW_PID_2013_WR_WIDTH_0			(0)
#define AW_PID_2013_WR_WIDTH_0_VALUE	\
	(AW_PID_2013_WR_WIDTH_0 << AW_PID_2013_WR_WIDTH_START_BIT)

#define AW_PID_2013_WR_WIDTH_1			(1)
#define AW_PID_2013_WR_WIDTH_1_VALUE	\
	(AW_PID_2013_WR_WIDTH_1 << AW_PID_2013_WR_WIDTH_START_BIT)

#define AW_PID_2013_WR_WIDTH_255		(255)
#define AW_PID_2013_WR_WIDTH_255_VALUE	\
	(AW_PID_2013_WR_WIDTH_255 << AW_PID_2013_WR_WIDTH_START_BIT)

#define AW_PID_2013_WR_WIDTH_DEFAULT_VALUE	(0x3C)
#define AW_PID_2013_WR_WIDTH_DEFAULT	\
	(AW_PID_2013_WR_WIDTH_DEFAULT_VALUE << AW_PID_2013_WR_WIDTH_START_BIT)

/* RD_WIDTH bit 7:0 (EFCTRL1 0x72) */
#define AW_PID_2013_RD_WIDTH_START_BIT	(0)
#define AW_PID_2013_RD_WIDTH_BITS_LEN	(8)
#define AW_PID_2013_RD_WIDTH_MASK		\
	(~(((1<<AW_PID_2013_RD_WIDTH_BITS_LEN)-1) << AW_PID_2013_RD_WIDTH_START_BIT))

#define AW_PID_2013_RD_WIDTH_0			(0)
#define AW_PID_2013_RD_WIDTH_0_VALUE	\
	(AW_PID_2013_RD_WIDTH_0 << AW_PID_2013_RD_WIDTH_START_BIT)

#define AW_PID_2013_RD_WIDTH_1			(1)
#define AW_PID_2013_RD_WIDTH_1_VALUE	\
	(AW_PID_2013_RD_WIDTH_1 << AW_PID_2013_RD_WIDTH_START_BIT)

#define AW_PID_2013_RD_WIDTH_255		(255)
#define AW_PID_2013_RD_WIDTH_255_VALUE	\
	(AW_PID_2013_RD_WIDTH_255 << AW_PID_2013_RD_WIDTH_START_BIT)

#define AW_PID_2013_RD_WIDTH_DEFAULT_VALUE	(0x04)
#define AW_PID_2013_RD_WIDTH_DEFAULT	\
	(AW_PID_2013_RD_WIDTH_DEFAULT_VALUE << AW_PID_2013_RD_WIDTH_START_BIT)

/* default value of EFCTRL1 (0x72) */
/* #define AW_PID_2013_EFCTRL1_DEFAULT		(0x3C04) */

/* EFCTRL2 (0x73) detail */
/* EF_RMD bit 12 (EFCTRL2 0x73) */
#define AW_PID_2013_EF_RMD_START_BIT	(12)
#define AW_PID_2013_EF_RMD_BITS_LEN		(1)
#define AW_PID_2013_EF_RMD_MASK			\
	(~(((1<<AW_PID_2013_EF_RMD_BITS_LEN)-1) << AW_PID_2013_EF_RMD_START_BIT))

#define AW_PID_2013_EF_RMD_NORMAL		(0)
#define AW_PID_2013_EF_RMD_NORMAL_VALUE	\
	(AW_PID_2013_EF_RMD_NORMAL << AW_PID_2013_EF_RMD_START_BIT)

#define AW_PID_2013_EF_RMD_MARGIN		(1)
#define AW_PID_2013_EF_RMD_MARGIN_VALUE	\
	(AW_PID_2013_EF_RMD_MARGIN << AW_PID_2013_EF_RMD_START_BIT)

#define AW_PID_2013_EF_RMD_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_RMD_DEFAULT		\
	(AW_PID_2013_EF_RMD_DEFAULT_VALUE << AW_PID_2013_EF_RMD_START_BIT)

/* EFRST bit 11 (EFCTRL2 0x73) */
#define AW_PID_2013_EFRST_START_BIT		(11)
#define AW_PID_2013_EFRST_BITS_LEN		(1)
#define AW_PID_2013_EFRST_MASK			\
	(~(((1<<AW_PID_2013_EFRST_BITS_LEN)-1) << AW_PID_2013_EFRST_START_BIT))

#define AW_PID_2013_EFRST_DISABLE		(0)
#define AW_PID_2013_EFRST_DISABLE_VALUE	\
	(AW_PID_2013_EFRST_DISABLE << AW_PID_2013_EFRST_START_BIT)

#define AW_PID_2013_EFRST_ENABLE		(1)
#define AW_PID_2013_EFRST_ENABLE_VALUE	\
	(AW_PID_2013_EFRST_ENABLE << AW_PID_2013_EFRST_START_BIT)

#define AW_PID_2013_EFRST_DEFAULT_VALUE	(0)
#define AW_PID_2013_EFRST_DEFAULT		\
	(AW_PID_2013_EFRST_DEFAULT_VALUE << AW_PID_2013_EFRST_START_BIT)

/* OSC_EN bit 10 (EFCTRL2 0x73) */
#define AW_PID_2013_OSC_EN_START_BIT	(10)
#define AW_PID_2013_OSC_EN_BITS_LEN		(1)
#define AW_PID_2013_OSC_EN_MASK			\
	(~(((1<<AW_PID_2013_OSC_EN_BITS_LEN)-1) << AW_PID_2013_OSC_EN_START_BIT))

#define AW_PID_2013_OSC_EN_DISABLE		(0)
#define AW_PID_2013_OSC_EN_DISABLE_VALUE	\
	(AW_PID_2013_OSC_EN_DISABLE << AW_PID_2013_OSC_EN_START_BIT)

#define AW_PID_2013_OSC_EN_ENABLE		(1)
#define AW_PID_2013_OSC_EN_ENABLE_VALUE	\
	(AW_PID_2013_OSC_EN_ENABLE << AW_PID_2013_OSC_EN_START_BIT)

#define AW_PID_2013_OSC_EN_DEFAULT_VALUE	(0)
#define AW_PID_2013_OSC_EN_DEFAULT		\
	(AW_PID_2013_OSC_EN_DEFAULT_VALUE << AW_PID_2013_OSC_EN_START_BIT)

/* EF_WR bit 9 (EFCTRL2 0x73) */
#define AW_PID_2013_EF_WR_START_BIT		(9)
#define AW_PID_2013_EF_WR_BITS_LEN		(1)
#define AW_PID_2013_EF_WR_MASK			\
	(~(((1<<AW_PID_2013_EF_WR_BITS_LEN)-1) << AW_PID_2013_EF_WR_START_BIT))

#define AW_PID_2013_EF_WR_READ			(0)
#define AW_PID_2013_EF_WR_READ_VALUE	\
	(AW_PID_2013_EF_WR_READ << AW_PID_2013_EF_WR_START_BIT)

#define AW_PID_2013_EF_WR_WRITE			(1)
#define AW_PID_2013_EF_WR_WRITE_VALUE	\
	(AW_PID_2013_EF_WR_WRITE << AW_PID_2013_EF_WR_START_BIT)

#define AW_PID_2013_EF_WR_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_WR_DEFAULT		\
	(AW_PID_2013_EF_WR_DEFAULT_VALUE << AW_PID_2013_EF_WR_START_BIT)

/* EF_START bit 8 (EFCTRL2 0x73) */
#define AW_PID_2013_EF_START_START_BIT	(8)
#define AW_PID_2013_EF_START_BITS_LEN	(1)
#define AW_PID_2013_EF_START_MASK		\
	(~(((1<<AW_PID_2013_EF_START_BITS_LEN)-1) << AW_PID_2013_EF_START_START_BIT))

#define AW_PID_2013_EF_START_STANDBY	(0)
#define AW_PID_2013_EF_START_STANDBY_VALUE	\
	(AW_PID_2013_EF_START_STANDBY << AW_PID_2013_EF_START_START_BIT)

#define AW_PID_2013_EF_START_START		(1)
#define AW_PID_2013_EF_START_START_VALUE	\
	(AW_PID_2013_EF_START_START << AW_PID_2013_EF_START_START_BIT)

#define AW_PID_2013_EF_START_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_START_DEFAULT	\
	(AW_PID_2013_EF_START_DEFAULT_VALUE << AW_PID_2013_EF_START_START_BIT)

/* EF_DLY bit 7:0 (EFCTRL2 0x73) */
#define AW_PID_2013_EF_DLY_START_BIT	(0)
#define AW_PID_2013_EF_DLY_BITS_LEN		(8)
#define AW_PID_2013_EF_DLY_MASK			\
	(~(((1<<AW_PID_2013_EF_DLY_BITS_LEN)-1) << AW_PID_2013_EF_DLY_START_BIT))

#define AW_PID_2013_EF_DLY_0			(0)
#define AW_PID_2013_EF_DLY_0_VALUE		\
	(AW_PID_2013_EF_DLY_0 << AW_PID_2013_EF_DLY_START_BIT)

#define AW_PID_2013_EF_DLY_1			(1)
#define AW_PID_2013_EF_DLY_1_VALUE		\
	(AW_PID_2013_EF_DLY_1 << AW_PID_2013_EF_DLY_START_BIT)

#define AW_PID_2013_EF_DLY_255			(255)
#define AW_PID_2013_EF_DLY_255_VALUE	\
	(AW_PID_2013_EF_DLY_255 << AW_PID_2013_EF_DLY_START_BIT)

#define AW_PID_2013_EF_DLY_DEFAULT_VALUE	(0x10)
#define AW_PID_2013_EF_DLY_DEFAULT		\
	(AW_PID_2013_EF_DLY_DEFAULT_VALUE << AW_PID_2013_EF_DLY_START_BIT)

/* default value of EFCTRL2 (0x73) */
/* #define AW_PID_2013_EFCTRL2_DEFAULT		(0x0010) */

/* EFWH (0x74) detail */
/* LOCK_TRIM bit 15 (EFWH 0x74) */
#define AW_PID_2013_LOCK_TRIM_START_BIT	(15)
#define AW_PID_2013_LOCK_TRIM_BITS_LEN	(1)
#define AW_PID_2013_LOCK_TRIM_MASK		\
	(~(((1<<AW_PID_2013_LOCK_TRIM_BITS_LEN)-1) << AW_PID_2013_LOCK_TRIM_START_BIT))

#define AW_PID_2013_LOCK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2013_LOCK_TRIM_DEFAULT	\
	(AW_PID_2013_LOCK_TRIM_DEFAULT_VALUE << AW_PID_2013_LOCK_TRIM_START_BIT)

/* VSENSE_GAIN_TRIM bit 14:10 (EFWH 0x74) */
#define AW_PID_2013_VSENSE_GAIN_TRIM_START_BIT	(10)
#define AW_PID_2013_VSENSE_GAIN_TRIM_BITS_LEN	(5)
#define AW_PID_2013_VSENSE_GAIN_TRIM_MASK	\
	(~(((1<<AW_PID_2013_VSENSE_GAIN_TRIM_BITS_LEN)-1) << AW_PID_2013_VSENSE_GAIN_TRIM_START_BIT))

#define AW_PID_2013_VSENSE_GAIN_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2013_VSENSE_GAIN_TRIM_DEFAULT	\
	(AW_PID_2013_VSENSE_GAIN_TRIM_DEFAULT_VALUE << AW_PID_2013_VSENSE_GAIN_TRIM_START_BIT)

/* ISN_GESLP_TRIM bit 9:0 (EFWH 0x74) */
#define AW_PID_2013_ISN_GESLP_TRIM_START_BIT	(0)
#define AW_PID_2013_ISN_GESLP_TRIM_BITS_LEN	(10)
#define AW_PID_2013_ISN_GESLP_TRIM_MASK	\
	(~(((1<<AW_PID_2013_ISN_GESLP_TRIM_BITS_LEN)-1) << AW_PID_2013_ISN_GESLP_TRIM_START_BIT))

#define AW_PID_2013_ISN_GESLP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2013_ISN_GESLP_TRIM_DEFAULT	\
	(AW_PID_2013_ISN_GESLP_TRIM_DEFAULT_VALUE << AW_PID_2013_ISN_GESLP_TRIM_START_BIT)

/* default value of EFWH (0x74) */
/* #define AW_PID_2013_EFWH_DEFAULT		(0x0000) */

/* EFWM2 (0x75) detail */
/* TEM1 bit 15 (EFWM2 0x75) */
#define AW_PID_2013_TEM1_START_BIT		(15)
#define AW_PID_2013_TEM1_BITS_LEN		(1)
#define AW_PID_2013_TEM1_MASK			\
	(~(((1<<AW_PID_2013_TEM1_BITS_LEN)-1) << AW_PID_2013_TEM1_START_BIT))

#define AW_PID_2013_TEM1_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEM1_DEFAULT		\
	(AW_PID_2013_TEM1_DEFAULT_VALUE << AW_PID_2013_TEM1_START_BIT)

/* VSENSE_GAIN_TRIM2 bit 14:10 (EFWM2 0x75) */
#define AW_PID_2013_VSENSE_GAIN_TRIM2_START_BIT	(10)
#define AW_PID_2013_VSENSE_GAIN_TRIM2_BITS_LEN	(5)
#define AW_PID_2013_VSENSE_GAIN_TRIM2_MASK	\
	(~(((1<<AW_PID_2013_VSENSE_GAIN_TRIM2_BITS_LEN)-1) << AW_PID_2013_VSENSE_GAIN_TRIM2_START_BIT))

#define AW_PID_2013_VSENSE_GAIN_TRIM2_DEFAULT_VALUE	(0)
#define AW_PID_2013_VSENSE_GAIN_TRIM2_DEFAULT	\
	(AW_PID_2013_VSENSE_GAIN_TRIM2_DEFAULT_VALUE << AW_PID_2013_VSENSE_GAIN_TRIM2_START_BIT)

/* VSN_GESLP_TRIM bit 9:0 (EFWM2 0x75) */
#define AW_PID_2013_VSN_GESLP_TRIM_START_BIT	(0)
#define AW_PID_2013_VSN_GESLP_TRIM_BITS_LEN	(10)
#define AW_PID_2013_VSN_GESLP_TRIM_MASK	\
	(~(((1<<AW_PID_2013_VSN_GESLP_TRIM_BITS_LEN)-1) << AW_PID_2013_VSN_GESLP_TRIM_START_BIT))

#define AW_PID_2013_VSN_GESLP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2013_VSN_GESLP_TRIM_DEFAULT	\
	(AW_PID_2013_VSN_GESLP_TRIM_DEFAULT_VALUE << AW_PID_2013_VSN_GESLP_TRIM_START_BIT)

/* default value of EFWM2 (0x75) */
/* #define AW_PID_2013_EFWM2_DEFAULT		(0x0000) */

/* EFWM1 (0x76) detail */
/* VERISON_TRIMH bit 15:13 (EFWM1 0x76) */
#define AW_PID_2013_VERISON_TRIMH_START_BIT	(13)
#define AW_PID_2013_VERISON_TRIMH_BITS_LEN	(3)
#define AW_PID_2013_VERISON_TRIMH_MASK	\
	(~(((1<<AW_PID_2013_VERISON_TRIMH_BITS_LEN)-1) << AW_PID_2013_VERISON_TRIMH_START_BIT))

#define AW_PID_2013_VERISON_TRIMH_DEFAULT_VALUE	(0)
#define AW_PID_2013_VERISON_TRIMH_DEFAULT	\
	(AW_PID_2013_VERISON_TRIMH_DEFAULT_VALUE << AW_PID_2013_VERISON_TRIMH_START_BIT)

/* VERSION_TRIML bit 12:10 (EFWM1 0x76) */
#define AW_PID_2013_VERSION_TRIML_START_BIT	(10)
#define AW_PID_2013_VERSION_TRIML_BITS_LEN	(3)
#define AW_PID_2013_VERSION_TRIML_MASK	\
	(~(((1<<AW_PID_2013_VERSION_TRIML_BITS_LEN)-1) << AW_PID_2013_VERSION_TRIML_START_BIT))

#define AW_PID_2013_VERSION_TRIML_DEFAULT_VALUE	(0)
#define AW_PID_2013_VERSION_TRIML_DEFAULT	\
	(AW_PID_2013_VERSION_TRIML_DEFAULT_VALUE << AW_PID_2013_VERSION_TRIML_START_BIT)

/* VBAT_TRIM bit 8:4 (EFWM1 0x76) */
#define AW_PID_2013_VBAT_TRIM_START_BIT	(4)
#define AW_PID_2013_VBAT_TRIM_BITS_LEN	(5)
#define AW_PID_2013_VBAT_TRIM_MASK		\
	(~(((1<<AW_PID_2013_VBAT_TRIM_BITS_LEN)-1) << AW_PID_2013_VBAT_TRIM_START_BIT))

#define AW_PID_2013_VBAT_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2013_VBAT_TRIM_DEFAULT	\
	(AW_PID_2013_VBAT_TRIM_DEFAULT_VALUE << AW_PID_2013_VBAT_TRIM_START_BIT)

/* BST_IPEAK_TRIM bit 3:0 (EFWM1 0x76) */
#define AW_PID_2013_BST_IPEAK_TRIM_START_BIT	(0)
#define AW_PID_2013_BST_IPEAK_TRIM_BITS_LEN	(4)
#define AW_PID_2013_BST_IPEAK_TRIM_MASK	\
	(~(((1<<AW_PID_2013_BST_IPEAK_TRIM_BITS_LEN)-1) << AW_PID_2013_BST_IPEAK_TRIM_START_BIT))

#define AW_PID_2013_BST_IPEAK_TRIM_0P0A	(0)
#define AW_PID_2013_BST_IPEAK_TRIM_0P0A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_0P0A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_0P2A	(1)
#define AW_PID_2013_BST_IPEAK_TRIM_0P2A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_0P2A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_0P4A	(2)
#define AW_PID_2013_BST_IPEAK_TRIM_0P4A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_0P4A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_0P6A	(3)
#define AW_PID_2013_BST_IPEAK_TRIM_0P6A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_0P6A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_0P8A	(4)
#define AW_PID_2013_BST_IPEAK_TRIM_0P8A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_0P8A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_1P0A	(5)
#define AW_PID_2013_BST_IPEAK_TRIM_1P0A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_1P0A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_1P2A	(6)
#define AW_PID_2013_BST_IPEAK_TRIM_1P2A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_1P2A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_1P4A	(7)
#define AW_PID_2013_BST_IPEAK_TRIM_1P4A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_1P4A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P6A	(8)
#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P6A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P6A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P4A	(9)
#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P4A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P4A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P2A	(10)
#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P2A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P2A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P0A	(11)
#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P0A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_MINUS_1P0A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P8A	(12)
#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P8A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P8A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P6A	(13)
#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P6A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P6A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P4A	(14)
#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P4A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P4A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P2A	(15)
#define AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P2A_VALUE	\
	(AW_PID_2013_BST_IPEAK_TRIM_MINUS_0P2A << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2013_BST_IPEAK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2013_BST_IPEAK_TRIM_DEFAULT	\
	(AW_PID_2013_BST_IPEAK_TRIM_DEFAULT_VALUE << AW_PID_2013_BST_IPEAK_TRIM_START_BIT)

/* default value of EFWM1 (0x76) */
/* #define AW_PID_2013_EFWM1_DEFAULT		(0x0000) */

/* EFWL (0x77) detail */
/* BSTVOUT_TRIM bit 14:10 (EFWL 0x77) */
#define AW_PID_2013_BSTVOUT_TRIM_START_BIT	(10)
#define AW_PID_2013_BSTVOUT_TRIM_BITS_LEN	(5)
#define AW_PID_2013_BSTVOUT_TRIM_MASK	\
	(~(((1<<AW_PID_2013_BSTVOUT_TRIM_BITS_LEN)-1) << AW_PID_2013_BSTVOUT_TRIM_START_BIT))

#define AW_PID_2013_BSTVOUT_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2013_BSTVOUT_TRIM_DEFAULT	\
	(AW_PID_2013_BSTVOUT_TRIM_DEFAULT_VALUE << AW_PID_2013_BSTVOUT_TRIM_START_BIT)

/* TEMP_TRIM bit 9:3 (EFWL 0x77) */
#define AW_PID_2013_TEMP_TRIM_START_BIT	(3)
#define AW_PID_2013_TEMP_TRIM_BITS_LEN	(7)
#define AW_PID_2013_TEMP_TRIM_MASK		\
	(~(((1<<AW_PID_2013_TEMP_TRIM_BITS_LEN)-1) << AW_PID_2013_TEMP_TRIM_START_BIT))

#define AW_PID_2013_TEMP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEMP_TRIM_DEFAULT	\
	(AW_PID_2013_TEMP_TRIM_DEFAULT_VALUE << AW_PID_2013_TEMP_TRIM_START_BIT)

/* TEM2 bit 2:0 (EFWL 0x77) */
#define AW_PID_2013_TEM2_START_BIT		(0)
#define AW_PID_2013_TEM2_BITS_LEN		(3)
#define AW_PID_2013_TEM2_MASK			\
	(~(((1<<AW_PID_2013_TEM2_BITS_LEN)-1) << AW_PID_2013_TEM2_START_BIT))

#define AW_PID_2013_TEM2_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEM2_DEFAULT		\
	(AW_PID_2013_TEM2_DEFAULT_VALUE << AW_PID_2013_TEM2_START_BIT)

/* default value of EFWL (0x77) */
/* #define AW_PID_2013_EFWL_DEFAULT		(0x0000) */

/* EFRH (0x78) detail */
/* EF_LOCK bit 15 (EFRH 0x78) */
#define AW_PID_2013_EF_LOCK_START_BIT	(15)
#define AW_PID_2013_EF_LOCK_BITS_LEN	(1)
#define AW_PID_2013_EF_LOCK_MASK		\
	(~(((1<<AW_PID_2013_EF_LOCK_BITS_LEN)-1) << AW_PID_2013_EF_LOCK_START_BIT))

#define AW_PID_2013_EF_LOCK_UNLOCKED	(0)
#define AW_PID_2013_EF_LOCK_UNLOCKED_VALUE	\
	(AW_PID_2013_EF_LOCK_UNLOCKED << AW_PID_2013_EF_LOCK_START_BIT)

#define AW_PID_2013_EF_LOCK_LOCKED		(1)
#define AW_PID_2013_EF_LOCK_LOCKED_VALUE	\
	(AW_PID_2013_EF_LOCK_LOCKED << AW_PID_2013_EF_LOCK_START_BIT)

#define AW_PID_2013_EF_LOCK_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_LOCK_DEFAULT		\
	(AW_PID_2013_EF_LOCK_DEFAULT_VALUE << AW_PID_2013_EF_LOCK_START_BIT)

/* EF_VSENSE_GAIN bit 14:10 (EFRH 0x78) */
#define AW_PID_2013_EF_VSENSE_GAIN_START_BIT	(10)
#define AW_PID_2013_EF_VSENSE_GAIN_BITS_LEN	(5)
#define AW_PID_2013_EF_VSENSE_GAIN_MASK	\
	(~(((1<<AW_PID_2013_EF_VSENSE_GAIN_BITS_LEN)-1) << AW_PID_2013_EF_VSENSE_GAIN_START_BIT))

#define AW_PID_2013_EF_VSENSE_GAIN_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_VSENSE_GAIN_DEFAULT	\
	(AW_PID_2013_EF_VSENSE_GAIN_DEFAULT_VALUE << AW_PID_2013_EF_VSENSE_GAIN_START_BIT)

/* EF_ISN_GESLP bit 9:0 (EFRH 0x78) */
#define AW_PID_2013_EF_ISN_GESLP_START_BIT	(0)
#define AW_PID_2013_EF_ISN_GESLP_BITS_LEN	(10)
#define AW_PID_2013_EF_ISN_GESLP_MASK	\
	(~(((1<<AW_PID_2013_EF_ISN_GESLP_BITS_LEN)-1) << AW_PID_2013_EF_ISN_GESLP_START_BIT))

#define AW_PID_2013_EF_ISN_GESLP_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_ISN_GESLP_DEFAULT	\
	(AW_PID_2013_EF_ISN_GESLP_DEFAULT_VALUE << AW_PID_2013_EF_ISN_GESLP_START_BIT)

/* default value of EFRH (0x78) */
/* #define AW_PID_2013_EFRH_DEFAULT		(0x0000) */

/* EFRM2 (0x79) detail */
/* TEM3 bit 15 (EFRM2 0x79) */
#define AW_PID_2013_TEM3_START_BIT		(15)
#define AW_PID_2013_TEM3_BITS_LEN		(1)
#define AW_PID_2013_TEM3_MASK			\
	(~(((1<<AW_PID_2013_TEM3_BITS_LEN)-1) << AW_PID_2013_TEM3_START_BIT))

#define AW_PID_2013_TEM3_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEM3_DEFAULT		\
	(AW_PID_2013_TEM3_DEFAULT_VALUE << AW_PID_2013_TEM3_START_BIT)

/* EF_VSENSE_GAIN2 bit 14:10 (EFRM2 0x79) */
#define AW_PID_2013_EF_VSENSE_GAIN2_START_BIT	(10)
#define AW_PID_2013_EF_VSENSE_GAIN2_BITS_LEN	(5)
#define AW_PID_2013_EF_VSENSE_GAIN2_MASK	\
	(~(((1<<AW_PID_2013_EF_VSENSE_GAIN2_BITS_LEN)-1) << AW_PID_2013_EF_VSENSE_GAIN2_START_BIT))

#define AW_PID_2013_EF_VSENSE_GAIN2_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_VSENSE_GAIN2_DEFAULT	\
	(AW_PID_2013_EF_VSENSE_GAIN2_DEFAULT_VALUE << AW_PID_2013_EF_VSENSE_GAIN2_START_BIT)

/* EF_VSN_GESLP bit 9:0 (EFRM2 0x79) */
#define AW_PID_2013_EF_VSN_GESLP_START_BIT	(0)
#define AW_PID_2013_EF_VSN_GESLP_BITS_LEN	(10)
#define AW_PID_2013_EF_VSN_GESLP_MASK	\
	(~(((1<<AW_PID_2013_EF_VSN_GESLP_BITS_LEN)-1) << AW_PID_2013_EF_VSN_GESLP_START_BIT))

#define AW_PID_2013_EF_VSN_GESLP_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_VSN_GESLP_DEFAULT	\
	(AW_PID_2013_EF_VSN_GESLP_DEFAULT_VALUE << AW_PID_2013_EF_VSN_GESLP_START_BIT)

/* default value of EFRM2 (0x79) */
/* #define AW_PID_2013_EFRM2_DEFAULT		(0x0000) */

/* EFRM1 (0x7A) detail */
/* EF_VERISON_TRIMH bit 15:13 (EFRM1 0x7A) */
#define AW_PID_2013_EF_VERISON_TRIMH_START_BIT	(13)
#define AW_PID_2013_EF_VERISON_TRIMH_BITS_LEN	(3)
#define AW_PID_2013_EF_VERISON_TRIMH_MASK	\
	(~(((1<<AW_PID_2013_EF_VERISON_TRIMH_BITS_LEN)-1) << AW_PID_2013_EF_VERISON_TRIMH_START_BIT))

#define AW_PID_2013_EF_VERISON_TRIMH_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_VERISON_TRIMH_DEFAULT	\
	(AW_PID_2013_EF_VERISON_TRIMH_DEFAULT_VALUE << AW_PID_2013_EF_VERISON_TRIMH_START_BIT)

/* EF_VERSION_TRIML bit 12:10 (EFRM1 0x7A) */
#define AW_PID_2013_EF_VERSION_TRIML_START_BIT	(10)
#define AW_PID_2013_EF_VERSION_TRIML_BITS_LEN	(3)
#define AW_PID_2013_EF_VERSION_TRIML_MASK	\
	(~(((1<<AW_PID_2013_EF_VERSION_TRIML_BITS_LEN)-1) << AW_PID_2013_EF_VERSION_TRIML_START_BIT))

#define AW_PID_2013_EF_VERSION_TRIML_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_VERSION_TRIML_DEFAULT	\
	(AW_PID_2013_EF_VERSION_TRIML_DEFAULT_VALUE << AW_PID_2013_EF_VERSION_TRIML_START_BIT)

/* EF_VBAT bit 8:4 (EFRM1 0x7A) */
#define AW_PID_2013_EF_VBAT_START_BIT	(4)
#define AW_PID_2013_EF_VBAT_BITS_LEN	(5)
#define AW_PID_2013_EF_VBAT_MASK		\
	(~(((1<<AW_PID_2013_EF_VBAT_BITS_LEN)-1) << AW_PID_2013_EF_VBAT_START_BIT))

#define AW_PID_2013_EF_VBAT_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_VBAT_DEFAULT		\
	(AW_PID_2013_EF_VBAT_DEFAULT_VALUE << AW_PID_2013_EF_VBAT_START_BIT)

/* EF_BST_IPEAK bit 3:0 (EFRM1 0x7A) */
#define AW_PID_2013_EF_BST_IPEAK_START_BIT	(0)
#define AW_PID_2013_EF_BST_IPEAK_BITS_LEN	(4)
#define AW_PID_2013_EF_BST_IPEAK_MASK	\
	(~(((1<<AW_PID_2013_EF_BST_IPEAK_BITS_LEN)-1) << AW_PID_2013_EF_BST_IPEAK_START_BIT))

#define AW_PID_2013_EF_BST_IPEAK_0P0A	(0)
#define AW_PID_2013_EF_BST_IPEAK_0P0A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_0P0A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_0P2A	(1)
#define AW_PID_2013_EF_BST_IPEAK_0P2A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_0P2A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_0P4A	(2)
#define AW_PID_2013_EF_BST_IPEAK_0P4A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_0P4A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_0P6A	(3)
#define AW_PID_2013_EF_BST_IPEAK_0P6A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_0P6A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_0P8A	(4)
#define AW_PID_2013_EF_BST_IPEAK_0P8A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_0P8A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_1P0A	(5)
#define AW_PID_2013_EF_BST_IPEAK_1P0A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_1P0A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_1P2A	(6)
#define AW_PID_2013_EF_BST_IPEAK_1P2A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_1P2A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_1P4A	(7)
#define AW_PID_2013_EF_BST_IPEAK_1P4A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_1P4A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_MINUS_1P6A	(8)
#define AW_PID_2013_EF_BST_IPEAK_MINUS_1P6A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_MINUS_1P6A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_MINUS_1P4A	(9)
#define AW_PID_2013_EF_BST_IPEAK_MINUS_1P4A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_MINUS_1P4A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_MINUS_1P2A	(10)
#define AW_PID_2013_EF_BST_IPEAK_MINUS_1P2A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_MINUS_1P2A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_MINUS_1P0A	(11)
#define AW_PID_2013_EF_BST_IPEAK_MINUS_1P0A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_MINUS_1P0A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_MINUS_0P8A	(12)
#define AW_PID_2013_EF_BST_IPEAK_MINUS_0P8A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_MINUS_0P8A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_MINUS_0P6A	(13)
#define AW_PID_2013_EF_BST_IPEAK_MINUS_0P6A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_MINUS_0P6A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_MINUS_0P4A	(14)
#define AW_PID_2013_EF_BST_IPEAK_MINUS_0P4A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_MINUS_0P4A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_MINUS_0P2A	(15)
#define AW_PID_2013_EF_BST_IPEAK_MINUS_0P2A_VALUE	\
	(AW_PID_2013_EF_BST_IPEAK_MINUS_0P2A << AW_PID_2013_EF_BST_IPEAK_START_BIT)

#define AW_PID_2013_EF_BST_IPEAK_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_BST_IPEAK_DEFAULT	\
	(AW_PID_2013_EF_BST_IPEAK_DEFAULT_VALUE << AW_PID_2013_EF_BST_IPEAK_START_BIT)

/* default value of EFRM1 (0x7A) */
/* #define AW_PID_2013_EFRM1_DEFAULT		(0x0000) */

/* EFRL (0x7B) detail */
/* EF_BSTVOUT bit 14:10 (EFRL 0x7B) */
#define AW_PID_2013_EF_BSTVOUT_START_BIT	(10)
#define AW_PID_2013_EF_BSTVOUT_BITS_LEN	(5)
#define AW_PID_2013_EF_BSTVOUT_MASK		\
	(~(((1<<AW_PID_2013_EF_BSTVOUT_BITS_LEN)-1) << AW_PID_2013_EF_BSTVOUT_START_BIT))

#define AW_PID_2013_EF_BSTVOUT_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_BSTVOUT_DEFAULT	\
	(AW_PID_2013_EF_BSTVOUT_DEFAULT_VALUE << AW_PID_2013_EF_BSTVOUT_START_BIT)

/* EF_TEMP bit 9:3 (EFRL 0x7B) */
#define AW_PID_2013_EF_TEMP_START_BIT	(3)
#define AW_PID_2013_EF_TEMP_BITS_LEN	(7)
#define AW_PID_2013_EF_TEMP_MASK		\
	(~(((1<<AW_PID_2013_EF_TEMP_BITS_LEN)-1) << AW_PID_2013_EF_TEMP_START_BIT))

#define AW_PID_2013_EF_TEMP_DEFAULT_VALUE	(0)
#define AW_PID_2013_EF_TEMP_DEFAULT		\
	(AW_PID_2013_EF_TEMP_DEFAULT_VALUE << AW_PID_2013_EF_TEMP_START_BIT)

/* TEM4 bit 2:0 (EFRL 0x7B) */
#define AW_PID_2013_TEM4_START_BIT		(0)
#define AW_PID_2013_TEM4_BITS_LEN		(3)
#define AW_PID_2013_TEM4_MASK			\
	(~(((1<<AW_PID_2013_TEM4_BITS_LEN)-1) << AW_PID_2013_TEM4_START_BIT))

#define AW_PID_2013_TEM4_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEM4_DEFAULT		\
	(AW_PID_2013_TEM4_DEFAULT_VALUE << AW_PID_2013_TEM4_START_BIT)

/* default value of EFRL (0x7B) */
/* #define AW_PID_2013_EFRL_DEFAULT		(0x0000) */

/* TM (0x7C) detail */
/* TEST_ENCRY bit 0 (TM 0x7C) */
#define AW_PID_2013_TEST_ENCRY_START_BIT	(0)
#define AW_PID_2013_TEST_ENCRY_BITS_LEN	(1)
#define AW_PID_2013_TEST_ENCRY_MASK		\
	(~(((1<<AW_PID_2013_TEST_ENCRY_BITS_LEN)-1) << AW_PID_2013_TEST_ENCRY_START_BIT))

#define AW_PID_2013_TEST_ENCRY_DEFAULT_VALUE	(0)
#define AW_PID_2013_TEST_ENCRY_DEFAULT	\
	(AW_PID_2013_TEST_ENCRY_DEFAULT_VALUE << AW_PID_2013_TEST_ENCRY_START_BIT)

/* default value of TM (0x7C) */
/* #define AW_PID_2013_TM_DEFAULT		(0x0000) */

/* detail information of registers end */
/********************************************
 * A2013 Version
 *******************************************/
#define AW_PID_2013_EFVER_CHECK		(0x0007)

#define AW_PID_2013_EFVERH_START_BIT	(13)
#define AW_PID_2013_EFVERL_START_BIT	(10)


#define AW_PID_2013_EFVERH_MASK		(~(7 << 13))
#define AW_PID_2013_EFVERL_MASK		(~(7 << 10))

/********************************************
 * Volume Coefficient
 *******************************************/
#define AW_PID_2013_VOL_STEP		(6 * 8)

/********************************************
 * Vcalb
 *******************************************/
#define AW_PID_2013_EF_ISN_GESLP2_SIGN_MASK		(~0x0200)
#define AW_PID_2013_EF_ISN_GESLP2_NEG		(~0xFC00)

#define AW_PID_2013_EF_ISN_GESLP_SIGN_MASK		(~0x0200)
#define AW_PID_2013_EF_ISN_GESLP_NEG		(~0xFC00)

#define AW_PID_2013_CABL_BASE_VALUE			(1000)
#define AW_PID_2013_ICABLK_FACTOR			(1)
#define AW_PID_2013_VCABLK_FACTOR			(1)

#define AW_PID_2013_VCAL_FACTOR			(1<<13)

#define AW_PID_2013_MONITOR_VBAT_RANGE		(6025)
#define AW_PID_2013_MONITOR_INT_10BIT		(1023)
#define AW_PID_2013_MONITOR_TEMP_SIGN_MASK		(~(1<<9))
#define AW_PID_2013_MONITOR_TEMP_NEG_MASK		(0XFC00)

#endif  /* #ifndef  __AW_PID_2013_REG_H__ */
