cache_mem.v,verilog,xil_defaultlib,../../../../project.srcs/sources_1/ip/cache_mem/sim/cache_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
