{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423955789001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423955789005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 17:16:28 2015 " "Processing started: Sat Feb 14 17:16:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423955789005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423955789005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423955789005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423955789256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1423955797387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_select.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_4_select.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_select " "Found entity 1: adder_4_select" {  } { { "adder_4_select.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/adder_4_select.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_9 " "Found entity 1: carry_select_adder_9" {  } { { "carry_select_adder_9.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/carry_select_adder_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computation_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file computation_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computation_module " "Found entity 1: computation_module" {  } { { "computation_module.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/computation_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processer.sv 1 1 " "Found 1 design units, including 1 entities, in source file processer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processer " "Found entity 1: processer" {  } { { "processer.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/processer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_8 " "Found entity 1: shift_reg_8" {  } { { "shift_reg_8.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/shift_reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423955797398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423955797398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processer " "Elaborating entity \"processer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423955797421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computation_module computation_module:adder " "Elaborating entity \"computation_module\" for hierarchy \"computation_module:adder\"" {  } { { "processer.sv" "adder" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/processer.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423955797430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_9 computation_module:adder\|carry_select_adder_9:adder " "Elaborating entity \"carry_select_adder_9\" for hierarchy \"computation_module:adder\|carry_select_adder_9:adder\"" {  } { { "computation_module.sv" "adder" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/computation_module.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423955797431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4_select computation_module:adder\|carry_select_adder_9:adder\|adder_4_select:adderB0 " "Elaborating entity \"adder_4_select\" for hierarchy \"computation_module:adder\|carry_select_adder_9:adder\|adder_4_select:adderB0\"" {  } { { "carry_select_adder_9.sv" "adderB0" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/carry_select_adder_9.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423955797432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder computation_module:adder\|carry_select_adder_9:adder\|adder_4_select:adderB0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"computation_module:adder\|carry_select_adder_9:adder\|adder_4_select:adderB0\|full_adder:FA0\"" {  } { { "adder_4_select.sv" "FA0" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/adder_4_select.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423955797433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 computation_module:adder\|carry_select_adder_9:adder\|mux2to1:muxB " "Elaborating entity \"mux2to1\" for hierarchy \"computation_module:adder\|carry_select_adder_9:adder\|mux2to1:muxB\"" {  } { { "carry_select_adder_9.sv" "muxB" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/carry_select_adder_9.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423955797437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_8 shift_reg_8:A_reg " "Elaborating entity \"shift_reg_8\" for hierarchy \"shift_reg_8:A_reg\"" {  } { { "processer.sv" "A_reg" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/processer.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423955797442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_module " "Elaborating entity \"control\" for hierarchy \"control:control_module\"" {  } { { "processer.sv" "control_module" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/processer.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423955797443 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "control.sv(7) " "Verilog HDL Conditional Statement error at control.sv(7): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "control.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/control.sv" 7 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1423955797443 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "control:control_module " "Can't elaborate user hierarchy \"control:control_module\"" {  } { { "processer.sv" "control_module" { Text "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/processer.sv" 10 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423955797446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Users/Sunny/Documents/GitHub/ECE385_Lab5/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423955797474 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423955797541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 14 17:16:37 2015 " "Processing ended: Sat Feb 14 17:16:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423955797541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423955797541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423955797541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423955797541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423955798105 ""}
