// Seed: 3652461873
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri1  id_2,
    input  tri0  id_3
);
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wand  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  uwire id_6,
    input  tri1  id_7,
    input  wand  id_8,
    input  wor   id_9,
    output wire  id_10,
    input  tri0  id_11,
    output wand  id_12,
    output logic id_13
);
  assign id_13 = id_3;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_12,
      id_9
  );
  always @(posedge 1) id_13 <= -1;
endmodule
