Reading timing models for corner max_tt_025C_1v80…
Reading cell library for the 'max_tt_025C_1v80' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading top-level netlist at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v'…
Linking design 'clk_int_div' from netlist…
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v line 534, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_TAPCELL_ROW_0_36.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v line 602, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_3.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v line 604, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_27.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v line 620, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_2_68.
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Warning: base.sdc line 79, virtual clock clk can not be propagated.
Reading top-level design parasitics for the 'max_tt_025C_1v80' corner at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/53-openroad-rcx/max/clk_int_div.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: div_valid_i (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.003114    0.009345    0.005008    1.005008 v div_valid_i (in)
                                                         div_valid_i (net)
                      0.009352    0.000000    1.005008 v input6/A (sky130_fd_sc_hd__buf_1)
     4    0.010719    0.068471    0.108077    1.113085 v input6/X (sky130_fd_sc_hd__buf_1)
                                                         net6 (net)
                      0.068471    0.000284    1.113369 v _101_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.009657    0.096008    0.208148    1.321517 ^ _101_/X (sky130_fd_sc_hd__or3b_1)
                                                         _058_ (net)
                      0.096012    0.000745    1.322262 ^ _115_/A2 (sky130_fd_sc_hd__o21bai_4)
     1    0.005797    0.032541    0.060766    1.383028 v _115_/Y (sky130_fd_sc_hd__o21bai_4)
                                                         net15 (net)
                      0.032543    0.000425    1.383453 v output15/A (sky130_fd_sc_hd__buf_6)
     1    0.034666    0.044325    0.130800    1.514253 v output15/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.044417    0.001760    1.516013 v div_ready_o (out)
                                              1.516013   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.516013   data arrival time
---------------------------------------------------------------------------------------------
                                              2.266013   slack (MET)


Startpoint: test_mode_en_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002912    0.008875    0.004661    1.004661 v test_mode_en_i (in)
                                                         test_mode_en_i (net)
                      0.008881    0.000000    1.004661 v input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.004732    0.036501    0.081424    1.086085 v input9/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net9 (net)
                      0.036502    0.000267    1.086353 v _117_/B (sky130_fd_sc_hd__nor2_1)
     1    0.004228    0.098514    0.096162    1.182515 ^ _117_/Y (sky130_fd_sc_hd__nor2_1)
                                                         _070_ (net)
                      0.098514    0.000207    1.182722 ^ _120_/S (sky130_fd_sc_hd__mux2_1)
     3    0.010272    0.100546    0.186732    1.369454 ^ _120_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.100546    0.000369    1.369823 ^ _122_/B (sky130_fd_sc_hd__and2_1)
     1    0.001890    0.038704    0.123499    1.493323 ^ _122_/X (sky130_fd_sc_hd__and2_1)
                                                         net10 (net)
                      0.038708    0.000087    1.493410 ^ output10/A (sky130_fd_sc_hd__buf_2)
     1    0.034732    0.172519    0.196391    1.689801 ^ output10/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.172542    0.001672    1.691473 ^ clk_o (out)
                                              1.691473   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.691473   data arrival time
---------------------------------------------------------------------------------------------
                                              2.441473   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: div_i[1] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.020045    0.010618    1.010618 ^ div_i[1] (in)
                                                         div_i[1] (net)
                      0.020045    0.000000    1.010618 ^ input3/A (sky130_fd_sc_hd__buf_1)
     3    0.011089    0.137056    0.137345    1.147964 ^ input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.137060    0.000582    1.148545 ^ _097_/A (sky130_fd_sc_hd__nor3_1)
     2    0.005151    0.055779    0.085288    1.233833 v _097_/Y (sky130_fd_sc_hd__nor3_1)
                                                         _054_ (net)
                      0.055779    0.000276    1.234109 v _098_/B (sky130_fd_sc_hd__or2_1)
     3    0.009647    0.077948    0.245544    1.479653 v _098_/X (sky130_fd_sc_hd__or2_1)
                                                         _055_ (net)
                      0.077949    0.000342    1.479995 v _099_/B (sky130_fd_sc_hd__xor2_1)
     1    0.002435    0.053472    0.146203    1.626198 v _099_/X (sky130_fd_sc_hd__xor2_1)
                                                         _056_ (net)
                      0.053472    0.000113    1.626311 v _100_/D (sky130_fd_sc_hd__or4_4)
     3    0.020070    0.112914    0.462882    2.089194 v _100_/X (sky130_fd_sc_hd__or4_4)
                                                         _057_ (net)
                      0.112914    0.001656    2.090850 v _115_/A1 (sky130_fd_sc_hd__o21bai_4)
     1    0.006276    0.102641    0.160148    2.250998 ^ _115_/Y (sky130_fd_sc_hd__o21bai_4)
                                                         net15 (net)
                      0.102641    0.000466    2.251464 ^ output15/A (sky130_fd_sc_hd__buf_6)
     1    0.034666    0.077559    0.144439    2.395903 ^ output15/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.077606    0.001763    2.397666 ^ div_ready_o (out)
                                              2.397666   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.397666   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352334   slack (MET)


Startpoint: clk_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.008408    0.004322    1.004322 v clk_i (in)
                                                         clk_i (net)
                      0.008414    0.000000    1.004322 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.007051    0.049024    0.091825    1.096147 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.049025    0.000275    1.096422 v fanout18/A (sky130_fd_sc_hd__buf_2)
    10    0.036685    0.092919    0.183997    1.280419 v fanout18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.093320    0.004657    1.285075 v _120_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.009612    0.087427    0.340193    1.625268 v _120_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.087428    0.000345    1.625614 v _122_/B (sky130_fd_sc_hd__and2_1)
     1    0.001730    0.030733    0.163003    1.788617 v _122_/X (sky130_fd_sc_hd__and2_1)
                                                         net10 (net)
                      0.030733    0.000079    1.788697 v output10/A (sky130_fd_sc_hd__buf_2)
     1    0.034732    0.091027    0.174024    1.962721 v output10/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.091063    0.001670    1.964391 v clk_o (out)
                                              1.964391   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.964391   data arrival time
---------------------------------------------------------------------------------------------
                                              1.785609   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: div_i[1] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.020045    0.010618    1.010618 ^ div_i[1] (in)
                                                         div_i[1] (net)
                      0.020045    0.000000    1.010618 ^ input3/A (sky130_fd_sc_hd__buf_1)
     3    0.011089    0.137056    0.137345    1.147964 ^ input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.137060    0.000582    1.148545 ^ _097_/A (sky130_fd_sc_hd__nor3_1)
     2    0.005151    0.055779    0.085288    1.233833 v _097_/Y (sky130_fd_sc_hd__nor3_1)
                                                         _054_ (net)
                      0.055779    0.000276    1.234109 v _098_/B (sky130_fd_sc_hd__or2_1)
     3    0.009647    0.077948    0.245544    1.479653 v _098_/X (sky130_fd_sc_hd__or2_1)
                                                         _055_ (net)
                      0.077949    0.000342    1.479995 v _099_/B (sky130_fd_sc_hd__xor2_1)
     1    0.002435    0.053472    0.146203    1.626198 v _099_/X (sky130_fd_sc_hd__xor2_1)
                                                         _056_ (net)
                      0.053472    0.000113    1.626311 v _100_/D (sky130_fd_sc_hd__or4_4)
     3    0.020070    0.112914    0.462882    2.089194 v _100_/X (sky130_fd_sc_hd__or4_4)
                                                         _057_ (net)
                      0.112914    0.001656    2.090850 v _115_/A1 (sky130_fd_sc_hd__o21bai_4)
     1    0.006276    0.102641    0.160148    2.250998 ^ _115_/Y (sky130_fd_sc_hd__o21bai_4)
                                                         net15 (net)
                      0.102641    0.000466    2.251464 ^ output15/A (sky130_fd_sc_hd__buf_6)
     1    0.034666    0.077559    0.144439    2.395903 ^ output15/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.077606    0.001763    2.397666 ^ div_ready_o (out)
                                              2.397666   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.397666   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352334   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_tt_025C_1v80 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_tt_025C_1v80 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_tt_025C_1v80 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 17 unclocked register/latch pins.
  _158_/CLK
  _159_/CLK
  _160_/CLK
  _161_/CLK
  _162_/CLK
  _163_/CLK
  _164_/CLK
  _165_/CLK
  _166_/CLK
  _167_/CLK
  _168_/CLK
  _169_/CLK
  _170_/CLK
  _171_/CLK
  _172_/CLK
  _173_/CLK
  _174_/GATE
Warning: There are 21 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  _158_/D
  _159_/D
  _160_/D
  _161_/D
  _162_/D
  _163_/D
  _164_/D
  _165_/D
  _166_/D
  _167_/D
  _168_/D
  _169_/D
  _170_/D
  _171_/D
  _172_/D
  _173_/D
  _174_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.171286e-05 1.096847e-04 1.919193e-10 1.813978e-04  46.7%
Combinational        1.140292e-04 9.298049e-05 3.299189e-10 2.070100e-04  53.3%
Clock                0.000000e+00 0.000000e+00 2.851243e-10 2.851243e-10   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.857421e-04 2.026653e-04 8.069626e-10 3.884081e-04 100.0%
                            47.8%        52.2%         0.0%
%OL_METRIC_F power__internal__total 0.00018574207206256688
%OL_METRIC_F power__switching__total 0.0002026652655331418
%OL_METRIC_F power__leakage__total 8.069625523354773e-10
%OL_METRIC_F power__total 0.00038840813795104623

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_tt_025C_1v80 0.0
======================= max_tt_025C_1v80 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_tt_025C_1v80 0.0
======================= max_tt_025C_1v80 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_tt_025C_1v80 2.266012552848005
max_tt_025C_1v80: 2.266012552848005
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_tt_025C_1v80 1.3523345048777096
max_tt_025C_1v80: 1.3523345048777096
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_tt_025C_1v80 0.0
max_tt_025C_1v80: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_tt_025C_1v80 0.0
max_tt_025C_1v80: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_tt_025C_1v80 0
max_tt_025C_1v80: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_tt_025C_1v80 0.0
max_tt_025C_1v80: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_tt_025C_1v80 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_tt_025C_1v80 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_tt_025C_1v80 0
%OL_METRIC_I timing__setup_vio__count__corner:max_tt_025C_1v80 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_tt_025C_1v80 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_tt_025C_1v80 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
1.340872         network latency _161_/CLK
        1.676297 network latency _174_/GATE
---------------
1.340872 1.676297 latency
        0.335425 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.281308         network latency _169_/CLK
        1.625547 network latency _160_/CLK
---------------
1.281308 1.625547 latency
        0.344239 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 0.00 fmax = inf
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_tt_025C_1v80 corner to /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/54-openroad-stapostpnr/max_tt_025C_1v80/clk_int_div__max_tt_025C_1v80.lib…
