Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Aug 20 06:15:19 2020
| Host             : DESKTOP-C4AINOR running 64-bit major release  (build 9200)
| Command          : report_power -file jss_oms_top_power_routed.rpt -pb jss_oms_top_power_summary_routed.pb -rpx jss_oms_top_power_routed.rpx
| Design           : jss_oms_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.956        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.795        |
| Device Static (W)        | 0.161        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.4         |
| Junction Temperature (C) | 47.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.073 |        6 |       --- |             --- |
| Slice Logic              |     0.023 |    45756 |       --- |             --- |
|   LUT as Logic           |     0.019 |    15646 |     53200 |           29.41 |
|   CARRY4                 |     0.002 |     1380 |     13300 |           10.38 |
|   Register               |     0.002 |    21230 |    106400 |           19.95 |
|   LUT as Distributed RAM |    <0.001 |      238 |     17400 |            1.37 |
|   LUT as Shift Register  |    <0.001 |      919 |     17400 |            5.28 |
|   F7/F8 Muxes            |    <0.001 |      617 |     53200 |            1.16 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |     2360 |       --- |             --- |
| Signals                  |     0.030 |    33277 |       --- |             --- |
| Block RAM                |     0.016 |     95.5 |       140 |           68.21 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |    <0.001 |       11 |       220 |            5.00 |
| I/O                      |     0.001 |       74 |       125 |           59.20 |
| PS7                      |     1.547 |        1 |       --- |             --- |
| Static Power             |     0.161 |          |           |                 |
| Total                    |     1.956 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.161 |       0.141 |      0.020 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.001 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.768 |       0.735 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | i_bd/processing_system7_1/inst/FCLK_CLK0                                  |            10.0 |
| clk_fpga_0                                                                                 | i_bd/processing_system7_1/inst/FCLK_CLK_unbuffered[0]                     |            10.0 |
| clkfbout_design_1_clk_wiz_0_0                                                              | i_bd/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs      |            33.0 |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| jss_oms_top                                                                                       |     1.795 |
|   IIC_1_0_scl_iobuf                                                                               |    <0.001 |
|   IIC_1_0_sda_iobuf                                                                               |    <0.001 |
|   dbg_hub                                                                                         |     0.003 |
|     inst                                                                                          |     0.003 |
|       BSCANID.u_xsdbm_id                                                                          |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                      |     0.002 |
|           U_ICON_INTERFACE                                                                        |     0.002 |
|             U_CMD1                                                                                |    <0.001 |
|             U_CMD2                                                                                |    <0.001 |
|             U_CMD3                                                                                |    <0.001 |
|             U_CMD4                                                                                |    <0.001 |
|             U_CMD5                                                                                |    <0.001 |
|             U_CMD6_RD                                                                             |    <0.001 |
|               U_RD_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                                       |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           grhf.rhf                                                                |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           gwhf.whf                                                                |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_12_15                                                    |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD6_WR                                                                             |    <0.001 |
|               U_WR_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           grhf.rhf                                                                |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           gwhf.whf                                                                |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_12_15                                                    |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD7_CTL                                                                            |    <0.001 |
|             U_CMD7_STAT                                                                           |    <0.001 |
|             U_STATIC_STATUS                                                                       |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                               |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                          |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                   |    <0.001 |
|             U_RD_ABORT_FLAG                                                                       |    <0.001 |
|             U_RD_REQ_FLAG                                                                         |    <0.001 |
|             U_TIMER                                                                               |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                           |    <0.001 |
|         CORE_XSDB.U_ICON                                                                          |    <0.001 |
|           U_CMD                                                                                   |    <0.001 |
|           U_STAT                                                                                  |    <0.001 |
|           U_SYNC                                                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                             |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                           |    <0.001 |
|   i_bd                                                                                            |     1.791 |
|     TOF_cos_sl_0                                                                                  |     0.033 |
|       U0                                                                                          |     0.033 |
|         i_DCS_subtract                                                                            |    <0.001 |
|         i_DCSsat_detect                                                                           |     0.000 |
|         i_add_const_offset                                                                        |    <0.001 |
|         i_add_const_temp                                                                          |    <0.001 |
|         i_alu                                                                                     |    <0.001 |
|         i_alu_div                                                                                 |     0.003 |
|           U0                                                                                      |     0.003 |
|             i_synth                                                                               |     0.003 |
|               i_nonzero_fract.i_synth                                                             |     0.003 |
|                 i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                                   |     0.003 |
|                   i_sdivider.divider_blk                                                          |     0.003 |
|                     div_loop[0].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[0].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[10].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[10].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[10].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[11].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[11].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[11].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[12].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[12].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[12].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[13].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[13].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[13].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[14].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[14].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[14].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[15].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[15].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[15].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[16].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[16].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[16].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[17].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[17].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[17].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[18].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[18].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[18].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[19].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[19].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[19].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[1].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[1].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[1].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     div_loop[20].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[20].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[20].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[21].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[21].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[21].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[22].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[22].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[22].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[23].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[23].num_stages.numerator_gen.del_numer                               |     0.000 |
|                     div_loop[23].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[2].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[2].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[2].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     div_loop[3].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[3].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[3].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     div_loop[4].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[4].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[4].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     div_loop[5].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[5].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[5].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     div_loop[6].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[6].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[6].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     div_loop[7].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[7].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[7].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     div_loop[8].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[8].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[8].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     div_loop[9].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[9].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[9].quot_gen.quot_reg.i_div1.quot_out                                 |    <0.001 |
|                     reg_quot_out.reg_quot                                                         |    <0.001 |
|         i_ambient_light_sup                                                                       |    <0.001 |
|         i_bad_pix_mem_ctrl                                                                        |    <0.001 |
|         i_bram_bad_pix                                                                            |     0.003 |
|           xpm_memory_base_inst                                                                    |     0.003 |
|         i_bram_dist_mem                                                                           |    <0.001 |
|           xpm_memory_base_inst                                                                    |    <0.001 |
|         i_bram_fifo_ctrl                                                                          |    <0.001 |
|         i_bram_image_bin                                                                          |    <0.001 |
|           xpm_memory_base_inst                                                                    |    <0.001 |
|         i_camera_control                                                                          |     0.004 |
|         i_dbg                                                                                     |    <0.001 |
|           gen_pxl_sel_dcs_amb_i[0].i_pxlsel_dcs_amb                                               |    <0.001 |
|           gen_pxl_sel_dcs_amb_i[1].i_pxlsel_dcs_amb                                               |    <0.001 |
|           gen_pxl_sel_dcs_raw_i[0].i_pxlsel_dcs_raw                                               |    <0.001 |
|           gen_pxl_sel_dcs_raw_i[1].i_pxlsel_dcs_raw                                               |    <0.001 |
|           gen_pxl_sel_dcs_raw_i[2].i_pxlsel_dcs_raw                                               |    <0.001 |
|           gen_pxl_sel_dcs_raw_i[3].i_pxlsel_dcs_raw                                               |    <0.001 |
|           i_pxlsel_dist_comp                                                                      |    <0.001 |
|           i_pxlsel_dist_raw                                                                       |    <0.001 |
|           i_pxlsel_gs_comp                                                                        |    <0.001 |
|           i_pxlsel_gs_raw                                                                         |    <0.001 |
|         i_dbg_hlp_amb                                                                             |    <0.001 |
|         i_dist_div                                                                                |     0.006 |
|           U0                                                                                      |     0.006 |
|             i_synth                                                                               |     0.006 |
|               i_nd_to_rdy                                                                         |    <0.001 |
|               i_nonzero_fract.i_synth                                                             |     0.005 |
|                 i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                                   |     0.005 |
|                   i_sdivider.divider_blk                                                          |     0.005 |
|                     div_loop[0].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[0].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[10].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[10].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[11].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[11].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[12].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[12].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[13].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[13].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[14].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[14].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[15].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[15].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[16].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[16].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[17].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[17].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[17].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[18].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[18].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[18].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[19].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[19].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[19].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[1].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[1].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[20].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[20].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[20].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[21].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[21].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[21].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[22].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[22].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[22].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[23].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[23].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[23].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[24].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[24].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[24].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[25].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[25].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[25].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[26].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[26].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[26].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[27].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[27].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[27].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[28].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[28].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[28].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[29].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[29].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[29].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[2].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[2].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[30].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[30].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[30].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[31].adder_gen.reg_req.adsu_mod                                       |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs                         |    <0.001 |
|                     div_loop[31].num_stages.numerator_gen.del_numer                               |    <0.001 |
|                     div_loop[31].quot_gen.quot_reg.i_div1.quot_out                                |    <0.001 |
|                     div_loop[3].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[3].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[4].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[4].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[5].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[5].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[6].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[6].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[7].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[7].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[8].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[8].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     div_loop[9].adder_gen.reg_req.adsu_mod                                        |    <0.001 |
|                       add1                                                                        |    <0.001 |
|                         no_pipelining.the_addsub                                                  |    <0.001 |
|                           i_q_simple.qreg                                                         |    <0.001 |
|                     div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs                          |    <0.001 |
|                     div_loop[9].num_stages.numerator_gen.del_numer                                |    <0.001 |
|                     reg_quot_out.reg_quot                                                         |    <0.001 |
|         i_dist_mem_ctrl                                                                           |    <0.001 |
|         i_dist_offset_correction                                                                  |     0.002 |
|         i_edge_detector                                                                           |    <0.001 |
|         i_fifo0                                                                                   |    <0.001 |
|           xpm_memory_base_inst                                                                    |    <0.001 |
|         i_fifo1                                                                                   |    <0.001 |
|           xpm_memory_base_inst                                                                    |    <0.001 |
|         i_gs_compensation                                                                         |     0.007 |
|           i_gs_comp_div                                                                           |     0.007 |
|             U0                                                                                    |     0.007 |
|               i_synth                                                                             |     0.007 |
|                 i_nonzero_fract.i_synth                                                           |     0.007 |
|                   i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                                 |     0.007 |
|                     i_sdivider.divider_blk                                                        |     0.007 |
|                       div_loop[0].adder_gen.no_reg.adsu_mod2                                      |    <0.001 |
|                         add1                                                                      |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                       div_loop[0].divisor_gen.divisor_dcother.del_divisor                         |    <0.001 |
|                       div_loop[0].mux_div_clock.mux_sig.mux_adsu                                  |    <0.001 |
|                       div_loop[0].num_stages.numerator_gen.del_numer                              |    <0.001 |
|                       div_loop[0].stage_zero.control_gen.ce_create[0].del_ce                      |    <0.001 |
|                       div_loop[0].stage_zero.control_gen.ce_create[1].del_ce                      |    <0.001 |
|                       div_loop[0].stage_zero.control_gen.ce_create[2].del_ce                      |    <0.001 |
|                       div_loop[0].stage_zero.control_gen.ce_create[3].del_ce                      |    <0.001 |
|                       div_loop[0].stage_zero.div_start_other.del_divisor_init                     |    <0.001 |
|                       div_loop[0].stage_zero.numer_mux_ctrl.mux_cnt_del                           |    <0.001 |
|                       div_loop[10].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[11].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[12].adder_gen.no_reg.adsu_mod2                                     |    <0.001 |
|                         add1                                                                      |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                       div_loop[12].divisor_gen.divisor_dcother.del_divisor                        |    <0.001 |
|                       div_loop[12].mux_div_clock.mux_sig.mux_adsu                                 |    <0.001 |
|                       div_loop[12].num_stages.numerator_gen.del_numer                             |    <0.001 |
|                       div_loop[12].quot_gen.quot_reg.i_div_n1.quot_out                            |    <0.001 |
|                       div_loop[13].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[14].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[15].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[16].adder_gen.no_reg.adsu_mod2                                     |    <0.001 |
|                         add1                                                                      |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                       div_loop[16].divisor_gen.divisor_dcother.del_divisor                        |    <0.001 |
|                       div_loop[16].mux_div_clock.mux_sig.mux_adsu                                 |    <0.001 |
|                       div_loop[16].num_stages.numerator_gen.del_numer                             |    <0.001 |
|                       div_loop[16].quot_gen.quot_reg.i_div_n1.quot_out                            |    <0.001 |
|                       div_loop[17].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[18].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[19].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[1].inv_not_gen.inv_thr                                             |    <0.001 |
|                       div_loop[20].adder_gen.no_reg.adsu_mod2                                     |    <0.001 |
|                         add1                                                                      |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                       div_loop[20].divisor_gen.divisor_dcother.del_divisor                        |    <0.001 |
|                       div_loop[20].mux_div_clock.mux_sig.mux_adsu                                 |    <0.001 |
|                       div_loop[20].num_stages.numerator_gen.del_numer                             |    <0.001 |
|                       div_loop[20].quot_gen.quot_reg.i_div_n1.quot_out                            |    <0.001 |
|                       div_loop[21].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[22].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[23].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[24].adder_gen.no_reg.adsu_mod2                                     |    <0.001 |
|                         add1                                                                      |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                       div_loop[24].divisor_gen.divisor_dcother.del_divisor                        |    <0.001 |
|                       div_loop[24].mux_div_clock.mux_sig.mux_adsu                                 |    <0.001 |
|                       div_loop[24].num_stages.numerator_gen.del_numer                             |    <0.001 |
|                       div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out                            |    <0.001 |
|                       div_loop[25].inv_not_gen.inv_thr                                            |    <0.001 |
|                       div_loop[2].inv_not_gen.inv_thr                                             |    <0.001 |
|                       div_loop[3].inv_not_gen.inv_thr                                             |    <0.001 |
|                       div_loop[4].adder_gen.no_reg.adsu_mod2                                      |    <0.001 |
|                         add1                                                                      |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                       div_loop[4].divisor_gen.divisor_dcother.del_divisor                         |    <0.001 |
|                       div_loop[4].mux_div_clock.mux_sig.mux_adsu                                  |    <0.001 |
|                       div_loop[4].num_stages.numerator_gen.del_numer                              |    <0.001 |
|                       div_loop[4].quot_gen.quot_reg.i_div_n1.quot_out                             |    <0.001 |
|                       div_loop[5].inv_not_gen.inv_thr                                             |    <0.001 |
|                       div_loop[6].inv_not_gen.inv_thr                                             |    <0.001 |
|                       div_loop[7].inv_not_gen.inv_thr                                             |    <0.001 |
|                       div_loop[8].adder_gen.no_reg.adsu_mod2                                      |    <0.001 |
|                         add1                                                                      |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                       div_loop[8].divisor_gen.divisor_dcother.del_divisor                         |    <0.001 |
|                       div_loop[8].mux_div_clock.mux_sig.mux_adsu                                  |    <0.001 |
|                       div_loop[8].num_stages.numerator_gen.del_numer                              |    <0.001 |
|                       div_loop[8].quot_gen.quot_reg.i_div_n1.quot_out                             |    <0.001 |
|                       div_loop[9].inv_not_gen.inv_thr                                             |    <0.001 |
|                       final_sel.quot_sel                                                          |    <0.001 |
|                       reg_quot_out.reg_quot                                                       |    <0.001 |
|                     sgned_input.cmp_dividend                                                      |    <0.001 |
|                       twos_comp                                                                   |    <0.001 |
|                     sgned_input.cmp_divisor                                                       |    <0.001 |
|                       twos_comp                                                                   |    <0.001 |
|                     sign_pipeline.i_rolled.msb_dividend_start                                     |    <0.001 |
|                     sign_pipeline.i_rolled.msb_dividend_sync                                      |    <0.001 |
|                     sign_pipeline.i_rolled.sign_pipe                                              |    <0.001 |
|                     signed_output.cmp_quot                                                        |    <0.001 |
|                       twos_comp                                                                   |    <0.001 |
|           i_reg_stage_data_delayed                                                                |    <0.001 |
|           i_reg_stage_out_pulse                                                                   |    <0.001 |
|         i_gs_subtract                                                                             |    <0.001 |
|         i_image_bin                                                                               |    <0.001 |
|         i_interf_detect                                                                           |    <0.001 |
|         i_mult_dist                                                                               |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_mult                                                                                |    <0.001 |
|               gDSP.gHYBRID.iHYBRID                                                                |    <0.001 |
|                 single_mult.dsp_based.iDSP                                                        |    <0.001 |
|         i_reg_stage_add_const_sat_out                                                             |    <0.001 |
|         i_reg_stage_alu_amp_nodist_corr                                                           |    <0.001 |
|         i_reg_stage_alu_delayed                                                                   |    <0.001 |
|         i_reg_stage_alu_dist_corr                                                                 |    <0.001 |
|         i_reg_stage_bad_pix                                                                       |    <0.001 |
|         i_reg_stage_bad_pix_out                                                                   |    <0.001 |
|         i_reg_stage_dcs0_or_dcs1                                                                  |    <0.001 |
|         i_reg_stage_dcs2_pulse                                                                    |    <0.001 |
|         i_reg_stage_dcs3_pulse                                                                    |    <0.001 |
|         i_reg_stage_dcssat_corr                                                                   |    <0.001 |
|         i_reg_stage_dcssel                                                                        |    <0.001 |
|         i_reg_stage_dist_div_delay                                                                |    <0.001 |
|         i_reg_stage_dist_offset_pulse                                                             |    <0.001 |
|         i_reg_stage_div_pulse                                                                     |    <0.001 |
|         i_reg_stage_fifo_amp_dist_corr                                                            |    <0.001 |
|         i_reg_stage_out_pulse                                                                     |    <0.001 |
|         i_reg_stage_ram_gs_pulse                                                                  |    <0.001 |
|         i_reg_stage_sat_amp_mux                                                                   |    <0.001 |
|         i_tcmi                                                                                    |     0.003 |
|           g_fifo.xpm_fifo_sync_inst                                                               |     0.003 |
|             xpm_fifo_base_inst                                                                    |     0.003 |
|               gen_sdpram.xpm_memory_base_inst                                                     |     0.003 |
|               rdp_inst                                                                            |    <0.001 |
|               rdpp1_inst                                                                          |    <0.001 |
|               rst_d1_inst                                                                         |    <0.001 |
|               wrp_inst                                                                            |    <0.001 |
|               wrpp1_inst                                                                          |    <0.001 |
|               xpm_fifo_rst_inst                                                                   |    <0.001 |
|     axi_bram_ctrl_dbg_unit                                                                        |     0.001 |
|       U0                                                                                          |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                                    |    <0.001 |
|             I_RD_CHNL                                                                             |     0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_dma_SG_sort                                                                               |     0.011 |
|       U0                                                                                          |     0.011 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                 |     0.003 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                        |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                      |    <0.001 |
|             I_UPDT_SG                                                                             |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                       |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                           |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                     |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                      |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_RD_DATA_CNTL                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|               I_RESET                                                                             |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_WR_DATA_CNTL                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|           I_SG_FETCH_MNGR                                                                         |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                      |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                      |    <0.001 |
|             I_FTCH_SG                                                                             |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                        |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                               |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                          |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |     0.002 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                   |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                    |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                     |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                          |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                                           |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                                           |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                    |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                   |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                                           |    <0.001 |
|           GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                 |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.006 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.006 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |     0.002 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|               I_DATA_FIFO                                                                         |     0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |     0.001 |
|                     xpm_fifo_base_inst                                                            |     0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |     0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       rst_d1_inst                                                                 |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_XD_FIFO                                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                 |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       rst_d1_inst                                                                 |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                       |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                     |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                         |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_gpio_Sel1                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|     axi_gpio_Sel2                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|     axi_gpio_led                                                                                  |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|     axi_gpio_power_reset                                                                          |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|     axi_mem_intercon                                                                              |     0.003 |
|       s00_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.001 |
|           inst                                                                                    |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                          |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                 |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                           |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                              |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.write_data_inst                                                           |    <0.001 |
|         auto_us                                                                                   |     0.002 |
|           inst                                                                                    |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |    <0.001 |
|               USE_READ.read_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|                 gen_id_queue.id_queue                                                             |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|                 gen_id_queue.id_queue                                                             |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|     axi_mem_intercon_1                                                                            |     0.003 |
|       s00_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.001 |
|           inst                                                                                    |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                          |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                 |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                           |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                              |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.write_data_inst                                                           |    <0.001 |
|         auto_us                                                                                   |     0.002 |
|           inst                                                                                    |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |    <0.001 |
|               USE_READ.read_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|                 gen_id_queue.id_queue                                                             |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|                 gen_id_queue.id_queue                                                             |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|     axi_mem_intercon_3                                                                            |     0.006 |
|       m00_couplers                                                                                |     0.001 |
|         auto_pc                                                                                   |     0.001 |
|           inst                                                                                    |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                          |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                 |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                           |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                              |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.write_data_inst                                                           |    <0.001 |
|       s00_couplers                                                                                |     0.002 |
|         auto_us                                                                                   |     0.002 |
|           inst                                                                                    |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |    <0.001 |
|               USE_READ.read_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|       s01_couplers                                                                                |    <0.001 |
|         auto_us                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                           |    <0.001 |
|               si_register_slice_inst                                                              |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|       xbar                                                                                        |     0.002 |
|         inst                                                                                      |     0.002 |
|           gen_samd.crossbar_samd                                                                  |     0.002 |
|             addr_arbiter_ar                                                                       |    <0.001 |
|             addr_arbiter_aw                                                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                    |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                      |    <0.001 |
|               b.b_pipe                                                                            |    <0.001 |
|               r.r_pipe                                                                            |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                      |    <0.001 |
|               b.b_pipe                                                                            |    <0.001 |
|               r.r_pipe                                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                        |    <0.001 |
|               wrouter_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                      |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                        |    <0.001 |
|               wrouter_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                    |    <0.001 |
|             splitter_aw_mi                                                                        |    <0.001 |
|     axi_smc                                                                                       |     0.018 |
|       inst                                                                                        |     0.018 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.005 |
|           m00_exit                                                                                |     0.005 |
|             inst                                                                                  |     0.005 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.008 |
|           s00_mmu                                                                                 |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |     0.005 |
|             inst                                                                                  |     0.005 |
|               converter.wrap_narrow_inst                                                          |     0.005 |
|                 ar_reg_slice                                                                      |    <0.001 |
|                 aw_reg_slice                                                                      |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.003 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[36].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[43].srl_nx1                                                            |    <0.001 |
|                   gen_srls[44].srl_nx1                                                            |    <0.001 |
|                   gen_srls[45].srl_nx1                                                            |    <0.001 |
|                   gen_srls[46].srl_nx1                                                            |    <0.001 |
|                   gen_srls[47].srl_nx1                                                            |    <0.001 |
|                   gen_srls[48].srl_nx1                                                            |    <0.001 |
|                   gen_srls[49].srl_nx1                                                            |    <0.001 |
|                   gen_srls[50].srl_nx1                                                            |    <0.001 |
|                   gen_srls[51].srl_nx1                                                            |    <0.001 |
|                   gen_srls[52].srl_nx1                                                            |    <0.001 |
|                   gen_srls[53].srl_nx1                                                            |    <0.001 |
|                   gen_srls[54].srl_nx1                                                            |    <0.001 |
|                   gen_srls[55].srl_nx1                                                            |    <0.001 |
|                   gen_srls[56].srl_nx1                                                            |    <0.001 |
|                   gen_srls[57].srl_nx1                                                            |    <0.001 |
|                   gen_srls[58].srl_nx1                                                            |    <0.001 |
|                   gen_srls[59].srl_nx1                                                            |    <0.001 |
|                   gen_srls[60].srl_nx1                                                            |    <0.001 |
|                   gen_srls[61].srl_nx1                                                            |    <0.001 |
|                   gen_srls[62].srl_nx1                                                            |    <0.001 |
|                   gen_srls[63].srl_nx1                                                            |    <0.001 |
|                   gen_srls[64].srl_nx1                                                            |    <0.001 |
|                   gen_srls[65].srl_nx1                                                            |    <0.001 |
|                   gen_srls[66].srl_nx1                                                            |    <0.001 |
|                   gen_srls[67].srl_nx1                                                            |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_payld_fifo                                                                      |    <0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[143].srl_nx1                                                           |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.005 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     axis_switch_2to1_0                                                                            |    <0.001 |
|       U0                                                                                          |    <0.001 |
|     blk_mem_gen_dbg_unit                                                                          |     0.002 |
|       U0                                                                                          |     0.002 |
|         inst_blk_mem_gen                                                                          |     0.002 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.002 |
|             valid.cstr                                                                            |     0.002 |
|               ramloop[0].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[1].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|     blk_mem_gen_dcs                                                                               |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         inst_blk_mem_gen                                                                          |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|             valid.cstr                                                                            |    <0.001 |
|               ramloop[0].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|     blk_mem_gen_gs                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         inst_blk_mem_gen                                                                          |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|             valid.cstr                                                                            |    <0.001 |
|               ramloop[0].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|     clk_wiz_0                                                                                     |     0.112 |
|       inst                                                                                        |     0.112 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         CLK_CORE_DRP_I                                                                            |     0.111 |
|           clk_inst                                                                                |     0.106 |
|           mmcm_drp_inst                                                                           |     0.001 |
|         SOFT_RESET_I                                                                              |    <0.001 |
|     clockMux1_0                                                                                   |    <0.001 |
|       U0                                                                                          |    <0.001 |
|     clockMux2_0                                                                                   |    <0.001 |
|       U0                                                                                          |    <0.001 |
|     clockMux3_0                                                                                   |    <0.001 |
|       U0                                                                                          |    <0.001 |
|     data2axistream_v1_0_3                                                                         |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         data2axistream_v1_0_M00_AXIS_inst                                                         |    <0.001 |
|     data2axistream_v1_0_4                                                                         |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         data2axistream_v1_0_M00_AXIS_inst                                                         |    <0.001 |
|     data2ram_dcs                                                                                  |     0.001 |
|       U0                                                                                          |     0.001 |
|         data2ram_v1_0_M00_AXI_inst                                                                |     0.001 |
|     data2ram_gs                                                                                   |     0.001 |
|       U0                                                                                          |     0.001 |
|         data2ram_v1_0_M00_AXI_inst                                                                |    <0.001 |
|     gpio_shutter                                                                                  |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|     ila_0                                                                                         |     0.013 |
|       U0                                                                                          |     0.013 |
|         ila_core_inst                                                                             |     0.013 |
|           ila_trace_memory_inst                                                                   |     0.006 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.006 |
|               inst_blk_mem_gen                                                                    |     0.006 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                              |     0.006 |
|                   valid.cstr                                                                      |     0.006 |
|                     bindec_a.bindec_inst_a                                                        |    <0.001 |
|                     has_mux_b.B                                                                   |    <0.001 |
|                     ramloop[0].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[10].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[11].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[12].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[13].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[14].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[15].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[16].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[17].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[18].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[19].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[1].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[20].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[21].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[22].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[23].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[24].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[25].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[26].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[27].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[28].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[29].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[2].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[30].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[31].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[32].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[33].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[34].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[35].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[36].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[37].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[38].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[39].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[3].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[40].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[41].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[42].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[43].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[44].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[4].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[5].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[6].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[7].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[8].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[9].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|           u_ila_cap_ctrl                                                                          |     0.001 |
|             U_CDONE                                                                               |    <0.001 |
|             U_NS0                                                                                 |    <0.001 |
|             U_NS1                                                                                 |    <0.001 |
|             u_cap_addrgen                                                                         |     0.001 |
|               U_CMPRESET                                                                          |    <0.001 |
|               u_cap_sample_counter                                                                |    <0.001 |
|                 U_SCE                                                                             |    <0.001 |
|                 U_SCMPCE                                                                          |    <0.001 |
|                 U_SCRST                                                                           |    <0.001 |
|                 u_scnt_cmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|               u_cap_window_counter                                                                |    <0.001 |
|                 U_WCE                                                                             |    <0.001 |
|                 U_WHCMPCE                                                                         |    <0.001 |
|                 U_WLCMPCE                                                                         |    <0.001 |
|                 u_wcnt_hcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 u_wcnt_lcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|           u_ila_regs                                                                              |     0.003 |
|             MU_SRL[0].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|             U_XSDB_SLAVE                                                                          |     0.001 |
|             reg_15                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_16                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_17                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_18                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_19                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_1a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_6                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_7                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_8                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_80                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_81                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_82                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_83                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_84                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_85                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_887                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_88d                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_890                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_9                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_srl_fff                                                                           |    <0.001 |
|             reg_stream_ffd                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_stream_ffe                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|           u_ila_reset_ctrl                                                                        |    <0.001 |
|             arm_detection_inst                                                                    |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|             halt_detection_inst                                                                   |    <0.001 |
|           u_trig                                                                                  |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             U_TM                                                                                  |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|           xsdb_memory_read_inst                                                                   |    <0.001 |
|     ip_mux_1                                                                                      |    <0.001 |
|       U0                                                                                          |    <0.001 |
|     op_demux_0                                                                                    |    <0.001 |
|       U0                                                                                          |    <0.001 |
|     processing_system7_1                                                                          |     1.550 |
|       inst                                                                                        |     1.550 |
|     ps7_1_axi_periph                                                                              |     0.026 |
|       m00_couplers                                                                                |     0.002 |
|         auto_pc                                                                                   |     0.002 |
|           inst                                                                                    |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.002 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       m01_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       m02_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       m03_couplers                                                                                |     0.004 |
|         auto_pc                                                                                   |     0.004 |
|           inst                                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.004 |
|               RD.ar_channel_0                                                                     |     0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |     0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       m04_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |     0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       m05_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       m07_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       m08_couplers                                                                                |     0.003 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       s00_couplers                                                                                |     0.000 |
|         auto_pc                                                                                   |     0.000 |
|       xbar                                                                                        |     0.002 |
|         inst                                                                                      |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                |     0.002 |
|             addr_arbiter_inst                                                                     |     0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     readRam_burst_1                                                                               |     0.004 |
|       U0                                                                                          |     0.004 |
|         readRam_burst_v1_0_M00_AXI_inst                                                           |    <0.001 |
|     reg_bank_0                                                                                    |     0.003 |
|       U0                                                                                          |     0.003 |
|         reg_bank_v1_0_S00_AXI_inst                                                                |     0.003 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     sg_dma_intr_isolation                                                                         |     0.000 |
+---------------------------------------------------------------------------------------------------+-----------+


