Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd.qsys --synthesis=VERILOG --output-directory=C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading a10gx/system_bd.qsys
Progress: Reading input file
Progress: Adding ad9144_jesd204 [adi_jesd204 1.0]
Progress: Parameterizing module ad9144_jesd204
Progress: Adding ad9680_adcfifo [util_adcfifo 1.0]
Progress: Parameterizing module ad9680_adcfifo
Progress: Adding ad9680_jesd204 [adi_jesd204 1.0]
Progress: Parameterizing module ad9680_jesd204
Progress: Adding avl_ad9144_fifo [util_dacfifo 1.0]
Progress: Parameterizing module avl_ad9144_fifo
Progress: Adding avl_adxcfg_0 [avl_adxcfg 1.0]
Progress: Parameterizing module avl_adxcfg_0
Progress: Adding avl_adxcfg_1 [avl_adxcfg 1.0]
Progress: Parameterizing module avl_adxcfg_1
Progress: Adding avl_adxcfg_2 [avl_adxcfg 1.0]
Progress: Parameterizing module avl_adxcfg_2
Progress: Adding avl_adxcfg_3 [avl_adxcfg 1.0]
Progress: Parameterizing module avl_adxcfg_3
Progress: Adding axi_ad9144_core [axi_ad9144 1.0]
Progress: Parameterizing module axi_ad9144_core
Progress: Adding axi_ad9144_dma [axi_dmac 1.0]
Progress: Parameterizing module axi_ad9144_dma
Progress: Adding axi_ad9680_core [axi_ad9680 1.0]
Progress: Parameterizing module axi_ad9680_core
Progress: Adding axi_ad9680_dma [axi_dmac 1.0]
Progress: Parameterizing module axi_ad9680_dma
Progress: Adding sys_clk [clock_source 18.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module sys_cpu
Progress: Adding sys_ddr3_cntrl [altera_emif 18.1]
Progress: Parameterizing module sys_ddr3_cntrl
Progress: Adding sys_dma_clk [clock_source 18.1]
Progress: Parameterizing module sys_dma_clk
Progress: Adding sys_ethernet [altera_eth_tse 18.1]
Progress: Parameterizing module sys_ethernet
Progress: Adding sys_ethernet_dma_rx [altera_msgdma 18.1]
Progress: Parameterizing module sys_ethernet_dma_rx
Progress: Adding sys_ethernet_dma_tx [altera_msgdma 18.1]
Progress: Parameterizing module sys_ethernet_dma_tx
Progress: Adding sys_ethernet_reset [altera_reset_bridge 18.1]
Progress: Parameterizing module sys_ethernet_reset
Progress: Adding sys_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module sys_flash
Progress: Adding sys_flash_bridge [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module sys_flash_bridge
Progress: Adding sys_gpio_bd [altera_avalon_pio 18.1]
Progress: Parameterizing module sys_gpio_bd
Progress: Adding sys_gpio_in [altera_avalon_pio 18.1]
Progress: Parameterizing module sys_gpio_in
Progress: Adding sys_gpio_out [altera_avalon_pio 18.1]
Progress: Parameterizing module sys_gpio_out
Progress: Adding sys_id [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sys_id
Progress: Adding sys_int_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module sys_int_mem
Progress: Adding sys_spi [altera_avalon_spi 18.1]
Progress: Parameterizing module sys_spi
Progress: Adding sys_timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_timer_1
Progress: Adding sys_timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_timer_2
Progress: Adding sys_tlb_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module sys_tlb_mem
Progress: Adding sys_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module sys_uart
Progress: Adding util_ad9144_upack [util_upack 1.0]
Progress: Parameterizing module util_ad9144_upack
Progress: Adding util_ad9680_cpack [util_cpack 1.0]
Progress: Parameterizing module util_ad9680_cpack
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system_bd.axi_ad9144_core.if_tx_data: Interface must have an associated reset
Warning: system_bd.axi_ad9680_core.if_rx_data: Interface must have an associated reset
Info: system_bd.sys_ddr3_cntrl: For accurate timing analysis, please simulate your board with selected termination values and update Board Timing information.
Info: system_bd.sys_ddr3_cntrl.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: system_bd.sys_ddr3_cntrl.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: system_bd.sys_ddr3_cntrl.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: system_bd.sys_ddr3_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.6600000000001, 533.33000000000004
Info: system_bd.sys_ddr3_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: system_bd.sys_ethernet: MII/GMII is automatically selected in 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS core variations
Info: system_bd.sys_ethernet: RGMII is not supported for Arria 10 devices.
Warning: system_bd.sys_ethernet: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
Warning: system_bd.sys_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: system_bd.sys_gpio_bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_bd.sys_gpio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_bd.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_bd.sys_id: Time stamp will be automatically updated when this component is generated.
Info: system_bd.sys_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system_bd.ad9680_jesd204.link_data/axi_ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: The source data signal is 32 bits, but the sink is 64 bits. Avalon-ST Adapter will be inserted.
Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: The source empty signal is 2 bits, but the sink is 3 bits. Avalon-ST Adapter will be inserted.
Info: system_bd.sys_ethernet_dma_tx.st_source/sys_ethernet.transmit: The source data signal is 64 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: system_bd.sys_ethernet_dma_tx.st_source/sys_ethernet.transmit: The source empty signal is 3 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Warning: system_bd.axi_ad9144_core.dac_ch_0/util_ad9144_upack.dac_ch_0: dac_ch_0 has a data_valid signal, but dac_ch_0 does not.
Warning: system_bd.axi_ad9144_core.dac_ch_1/util_ad9144_upack.dac_ch_1: dac_ch_1 has a data_valid signal, but dac_ch_1 does not.
Warning: system_bd.ad9680_adcfifo: ad9680_adcfifo.if_dma_xfer_status must be exported, or connected to a matching conduit.
Warning: system_bd.avl_ad9144_fifo: avl_ad9144_fifo.if_dac_xfer_out must be exported, or connected to a matching conduit.
Warning: system_bd.sys_ddr3_cntrl: sys_ddr3_cntrl.status must be exported, or connected to a matching conduit.
Warning: system_bd.sys_ethernet: sys_ethernet.mac_misc_connection must be exported, or connected to a matching conduit.
Warning: system_bd.sys_ethernet: sys_ethernet.status_led_connection must be exported, or connected to a matching conduit.
Warning: system_bd.sys_ethernet: sys_ethernet.serdes_control_connection must be exported, or connected to a matching conduit.
Warning: system_bd.util_ad9144_upack: util_ad9144_upack.if_dac_sync must be exported, or connected to a matching conduit.
Warning: system_bd.util_ad9680_cpack: util_ad9680_cpack.if_adc_sync must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9144_core.if_tx_data: axi_ad9144_core.if_tx_data does not have an associated reset
Warning: system_bd.axi_ad9680_core.if_rx_data: axi_ad9680_core.if_rx_data does not have an associated reset
: ad9680_adcfifo.alt_mem_asym.alt_mem: Targeting device family: Arria 10.
: ad9680_adcfifo.alt_mem_asym.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
Info: system_bd: "Transforming system: system_bd"
Info: system_bd: Running transform generation_view_transform
Info: system_bd: Running transform generation_view_transform took 0.000s
Info: ad9144_jesd204: Running transform generation_view_transform
Info: ad9144_jesd204: Running transform generation_view_transform took 0.000s
Info: ad9680_jesd204: Running transform generation_view_transform
Info: ad9680_jesd204: Running transform generation_view_transform took 0.000s
Info: avl_ad9144_fifo: Running transform generation_view_transform
Info: avl_ad9144_fifo: Running transform generation_view_transform took 0.000s
Info: avl_adxcfg_0: Running transform generation_view_transform
Info: avl_adxcfg_0: Running transform generation_view_transform took 0.000s
Info: avl_adxcfg_1: Running transform generation_view_transform
Info: avl_adxcfg_1: Running transform generation_view_transform took 0.000s
Info: avl_adxcfg_2: Running transform generation_view_transform
Info: avl_adxcfg_2: Running transform generation_view_transform took 0.000s
Info: avl_adxcfg_3: Running transform generation_view_transform
Info: avl_adxcfg_3: Running transform generation_view_transform took 0.000s
Info: axi_ad9144_core: Running transform generation_view_transform
Info: axi_ad9144_core: Running transform generation_view_transform took 0.000s
Info: axi_ad9144_dma: Running transform generation_view_transform
Info: axi_ad9144_dma: Running transform generation_view_transform took 0.000s
Info: axi_ad9680_core: Running transform generation_view_transform
Info: axi_ad9680_core: Running transform generation_view_transform took 0.000s
Info: axi_ad9680_dma: Running transform generation_view_transform
Info: axi_ad9680_dma: Running transform generation_view_transform took 0.000s
Info: sys_cpu: Running transform generation_view_transform
Info: sys_cpu: Running transform generation_view_transform took 0.000s
Info: sys_ddr3_cntrl: Running transform generation_view_transform
Info: sys_ddr3_cntrl: Running transform generation_view_transform took 0.000s
Info: sys_ethernet: Running transform generation_view_transform
Info: sys_ethernet: Running transform generation_view_transform took 0.000s
Info: sys_ethernet_dma_rx: Running transform generation_view_transform
Info: sys_ethernet_dma_rx: Running transform generation_view_transform took 0.000s
Info: sys_ethernet_dma_tx: Running transform generation_view_transform
Info: sys_ethernet_dma_tx: Running transform generation_view_transform took 0.000s
Info: sys_ethernet_reset: Running transform generation_view_transform
Info: sys_ethernet_reset: Running transform generation_view_transform took 0.000s
Info: sys_flash: Running transform generation_view_transform
Info: sys_flash: Running transform generation_view_transform took 0.000s
Info: sys_flash_bridge: Running transform generation_view_transform
Info: sys_flash_bridge: Running transform generation_view_transform took 0.000s
Info: sys_gpio_bd: Running transform generation_view_transform
Info: sys_gpio_bd: Running transform generation_view_transform took 0.000s
Info: sys_gpio_in: Running transform generation_view_transform
Info: sys_gpio_in: Running transform generation_view_transform took 0.000s
Info: sys_gpio_out: Running transform generation_view_transform
Info: sys_gpio_out: Running transform generation_view_transform took 0.000s
Info: sys_id: Running transform generation_view_transform
Info: sys_id: Running transform generation_view_transform took 0.000s
Info: sys_int_mem: Running transform generation_view_transform
Info: sys_int_mem: Running transform generation_view_transform took 0.000s
Info: sys_spi: Running transform generation_view_transform
Info: sys_spi: Running transform generation_view_transform took 0.000s
Info: sys_timer_1: Running transform generation_view_transform
Info: sys_timer_1: Running transform generation_view_transform took 0.000s
Info: sys_timer_2: Running transform generation_view_transform
Info: sys_timer_2: Running transform generation_view_transform took 0.000s
Info: sys_tlb_mem: Running transform generation_view_transform
Info: sys_tlb_mem: Running transform generation_view_transform took 0.000s
Info: sys_uart: Running transform generation_view_transform
Info: sys_uart: Running transform generation_view_transform took 0.000s
Info: util_ad9144_upack: Running transform generation_view_transform
Info: util_ad9144_upack: Running transform generation_view_transform took 0.000s
Info: util_ad9680_cpack: Running transform generation_view_transform
Info: util_ad9680_cpack: Running transform generation_view_transform took 0.000s
Info: ref_clock: Running transform generation_view_transform
Info: ref_clock: Running transform generation_view_transform took 0.000s
Info: link_pll: Running transform generation_view_transform
Info: link_pll: Running transform generation_view_transform took 0.000s
Info: link_clock: Running transform generation_view_transform
Info: link_clock: Running transform generation_view_transform took 0.000s
Info: link_reset: Running transform generation_view_transform
Info: link_reset: Running transform generation_view_transform took 0.000s
Info: axi_xcvr: Running transform generation_view_transform
Info: axi_xcvr: Running transform generation_view_transform took 0.000s
Info: link_pll_reset_control: Running transform generation_view_transform
Info: link_pll_reset_control: Running transform generation_view_transform took 0.000s
Info: phy_reset_control: Running transform generation_view_transform
Info: phy_reset_control: Running transform generation_view_transform took 0.000s
Info: phy: Running transform generation_view_transform
Info: phy: Running transform generation_view_transform took 0.000s
Info: lane_pll: Running transform generation_view_transform
Info: lane_pll: Running transform generation_view_transform took 0.000s
Info: axi_jesd204_tx: Running transform generation_view_transform
Info: axi_jesd204_tx: Running transform generation_view_transform took 0.000s
Info: jesd204_tx: Running transform generation_view_transform
Info: jesd204_tx: Running transform generation_view_transform took 0.000s
Info: ref_clock: Running transform generation_view_transform
Info: ref_clock: Running transform generation_view_transform took 0.000s
Info: link_pll: Running transform generation_view_transform
Info: link_pll: Running transform generation_view_transform took 0.000s
Info: link_clock: Running transform generation_view_transform
Info: link_clock: Running transform generation_view_transform took 0.000s
Info: link_reset: Running transform generation_view_transform
Info: link_reset: Running transform generation_view_transform took 0.000s
Info: axi_xcvr: Running transform generation_view_transform
Info: axi_xcvr: Running transform generation_view_transform took 0.000s
Info: link_pll_reset_control: Running transform generation_view_transform
Info: link_pll_reset_control: Running transform generation_view_transform took 0.000s
Info: phy_reset_control: Running transform generation_view_transform
Info: phy_reset_control: Running transform generation_view_transform took 0.000s
Info: phy: Running transform generation_view_transform
Info: phy: Running transform generation_view_transform took 0.000s
Info: axi_jesd204_rx: Running transform generation_view_transform
Info: axi_jesd204_rx: Running transform generation_view_transform took 0.000s
Info: jesd204_rx: Running transform generation_view_transform
Info: jesd204_rx: Running transform generation_view_transform took 0.000s
Info: clock_bridge: Running transform generation_view_transform
Info: clock_bridge: Running transform generation_view_transform took 0.000s
Info: reset_bridge: Running transform generation_view_transform
Info: reset_bridge: Running transform generation_view_transform took 0.000s
Info: cpu: Running transform generation_view_transform
Info: cpu: Running transform generation_view_transform took 0.000s
Info: arch: Running transform generation_view_transform
Info: arch: Running transform generation_view_transform took 0.000s
Info: cal_slave_component: Running transform generation_view_transform
Info: cal_slave_component: Running transform generation_view_transform took 0.000s
Info: i_tse_mac: Running transform generation_view_transform
Info: i_tse_mac: Running transform generation_view_transform took 0.000s
Info: reg_clk_module: Running transform generation_view_transform
Info: reg_clk_module: Running transform generation_view_transform took 0.000s
Info: reg_rst_module: Running transform generation_view_transform
Info: reg_rst_module: Running transform generation_view_transform took 0.000s
Info: avalon_arbiter: Running transform generation_view_transform
Info: avalon_arbiter: Running transform generation_view_transform took 0.000s
Info: ref_clk_module: Running transform generation_view_transform
Info: ref_clk_module: Running transform generation_view_transform took 0.000s
Info: i_tse_pcs_0: Running transform generation_view_transform
Info: i_tse_pcs_0: Running transform generation_view_transform took 0.000s
Info: i_lvdsio_rx_0: Running transform generation_view_transform
Info: i_lvdsio_rx_0: Running transform generation_view_transform took 0.000s
Info: i_lvdsio_tx_0: Running transform generation_view_transform
Info: i_lvdsio_tx_0: Running transform generation_view_transform took 0.000s
Info: i_lvdsio_terminator_0: Running transform generation_view_transform
Info: i_lvdsio_terminator_0: Running transform generation_view_transform took 0.000s
Info: cb_inst: Running transform generation_view_transform
Info: cb_inst: Running transform generation_view_transform took 0.000s
Info: rst_inst: Running transform generation_view_transform
Info: rst_inst: Running transform generation_view_transform took 0.000s
Info: dispatcher_internal: Running transform generation_view_transform
Info: dispatcher_internal: Running transform generation_view_transform took 0.000s
Info: write_mstr_internal: Running transform generation_view_transform
Info: write_mstr_internal: Running transform generation_view_transform took 0.000s
Info: cb_inst: Running transform generation_view_transform
Info: cb_inst: Running transform generation_view_transform took 0.000s
Info: rst_inst: Running transform generation_view_transform
Info: rst_inst: Running transform generation_view_transform took 0.000s
Info: dispatcher_internal: Running transform generation_view_transform
Info: dispatcher_internal: Running transform generation_view_transform took 0.000s
Info: read_mstr_internal: Running transform generation_view_transform
Info: read_mstr_internal: Running transform generation_view_transform took 0.000s
Info: clk: Running transform generation_view_transform
Info: clk: Running transform generation_view_transform took 0.000s
Info: reset: Running transform generation_view_transform
Info: reset: Running transform generation_view_transform took 0.000s
Info: tdt: Running transform generation_view_transform
Info: tdt: Running transform generation_view_transform took 0.000s
Info: slave_translator: Running transform generation_view_transform
Info: slave_translator: Running transform generation_view_transform took 0.000s
Info: tda: Running transform generation_view_transform
Info: tda: Running transform generation_view_transform took 0.000s
Info: native_phy: Running transform generation_view_transform
Info: native_phy: Running transform generation_view_transform took 0.000s
Info: phy_glue: Running transform generation_view_transform
Info: phy_glue: Running transform generation_view_transform took 0.000s
Info: soft_pcs_0: Running transform generation_view_transform
Info: soft_pcs_0: Running transform generation_view_transform took 0.000s
Info: soft_pcs_1: Running transform generation_view_transform
Info: soft_pcs_1: Running transform generation_view_transform took 0.000s
Info: soft_pcs_2: Running transform generation_view_transform
Info: soft_pcs_2: Running transform generation_view_transform took 0.000s
Info: soft_pcs_3: Running transform generation_view_transform
Info: soft_pcs_3: Running transform generation_view_transform took 0.000s
Info: alt_mem_asym: Running transform generation_view_transform
Info: alt_mem_asym: Running transform generation_view_transform took 0.000s
Info: native_phy: Running transform generation_view_transform
Info: native_phy: Running transform generation_view_transform took 0.000s
Info: phy_glue: Running transform generation_view_transform
Info: phy_glue: Running transform generation_view_transform took 0.000s
Info: soft_pcs_0: Running transform generation_view_transform
Info: soft_pcs_0: Running transform generation_view_transform took 0.000s
Info: soft_pcs_1: Running transform generation_view_transform
Info: soft_pcs_1: Running transform generation_view_transform took 0.000s
Info: soft_pcs_2: Running transform generation_view_transform
Info: soft_pcs_2: Running transform generation_view_transform took 0.000s
Info: soft_pcs_3: Running transform generation_view_transform
Info: soft_pcs_3: Running transform generation_view_transform took 0.000s
Info: clk_bridge: Running transform generation_view_transform
Info: clk_bridge: Running transform generation_view_transform took 0.000s
Info: rst_bridge: Running transform generation_view_transform
Info: rst_bridge: Running transform generation_view_transform took 0.000s
Info: ioaux_master_bridge: Running transform generation_view_transform
Info: ioaux_master_bridge: Running transform generation_view_transform took 0.000s
Info: ioaux_soft_ram: Running transform generation_view_transform
Info: ioaux_soft_ram: Running transform generation_view_transform took 0.000s
Info: core: Running transform generation_view_transform
Info: core: Running transform generation_view_transform took 0.000s
Info: core: Running transform generation_view_transform
Info: core: Running transform generation_view_transform took 0.000s
Info: alt_mem: Running transform generation_view_transform
Info: alt_mem: Running transform generation_view_transform took 0.000s
Info: system_bd: Running transform merlin_avalon_transform
Info: Inserting clock-crossing logic between sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink0
Info: Inserting clock-crossing logic between sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink1
Info: Inserting clock-crossing logic between axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink2
Info: Inserting clock-crossing logic between axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink3
Info: Inserting clock-crossing logic between axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink4
Info: Inserting clock-crossing logic between axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink5
Info: Inserting clock-crossing logic between sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink6
Info: Inserting clock-crossing logic between sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink7
Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.src and rsp_mux.sink21
Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.src and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.src and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.src and rsp_mux_003.sink0
Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.src and rsp_mux_004.sink0
Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.src and rsp_mux_005.sink0
Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.src and rsp_mux_006.sink0
Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.src and rsp_mux_007.sink0
Info: Interconnect is inserted between master sys_cpu.tightly_coupled_data_master_0 and slave sys_tlb_mem.s1 because the master has address signal 29 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master sys_cpu.tightly_coupled_data_master_0 and slave sys_tlb_mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master sys_cpu.tightly_coupled_instruction_master_0 and slave sys_tlb_mem.s2 because the master has address signal 29 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master sys_cpu.tightly_coupled_instruction_master_0 and slave sys_tlb_mem.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_002: Inserting data_format_adapter: data_format_adapter_0
Info: system_bd: Running transform merlin_avalon_transform took 21.959s
Info: ad9144_jesd204: Running transform merlin_avalon_transform
Info: ad9144_jesd204: Running transform merlin_avalon_transform took 0.034s
Info: ad9680_jesd204: Running transform merlin_avalon_transform
Info: ad9680_jesd204: Running transform merlin_avalon_transform took 0.029s
Info: sys_cpu: Running transform merlin_avalon_transform
Info: sys_cpu: Running transform merlin_avalon_transform took 0.008s
Info: sys_ddr3_cntrl: Running transform merlin_avalon_transform
Info: sys_ddr3_cntrl: Running transform merlin_avalon_transform took 0.511s
Info: sys_ethernet: Running transform merlin_avalon_transform
Info: sys_ethernet: Running transform merlin_avalon_transform took 0.783s
Info: sys_ethernet_dma_rx: Running transform merlin_avalon_transform
Info: sys_ethernet_dma_rx: Running transform merlin_avalon_transform took 0.008s
Info: sys_ethernet_dma_tx: Running transform merlin_avalon_transform
Info: sys_ethernet_dma_tx: Running transform merlin_avalon_transform took 0.008s
Info: sys_flash: Running transform merlin_avalon_transform
Info: sys_flash: Running transform merlin_avalon_transform took 0.908s
Info: mm_interconnect_0: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform merlin_avalon_transform took 22.896s
Info: mm_interconnect_9: Running transform merlin_avalon_transform
Info: mm_interconnect_9: Running transform merlin_avalon_transform took 0.310s
Info: mm_interconnect_10: Running transform merlin_avalon_transform
Info: mm_interconnect_10: Running transform merlin_avalon_transform took 0.322s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.010s
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.008s
Info: phy: Running transform merlin_avalon_transform
Info: phy: Running transform merlin_avalon_transform took 0.032s
Info: phy: Running transform merlin_avalon_transform
Info: phy: Running transform merlin_avalon_transform took 0.019s
Info: cal_slave_component: Running transform merlin_avalon_transform
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: cal_slave_component: Running transform merlin_avalon_transform took 0.713s
Info: i_lvdsio_rx_0: Running transform merlin_avalon_transform
Info: i_lvdsio_rx_0: Running transform merlin_avalon_transform took 0.008s
Info: i_lvdsio_tx_0: Running transform merlin_avalon_transform
Info: i_lvdsio_tx_0: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_005: Running transform merlin_avalon_transform
Info: avalon_st_adapter_005: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_006: Running transform merlin_avalon_transform
Info: avalon_st_adapter_006: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_007: Running transform merlin_avalon_transform
Info: avalon_st_adapter_007: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_008: Running transform merlin_avalon_transform
Info: avalon_st_adapter_008: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_009: Running transform merlin_avalon_transform
Info: avalon_st_adapter_009: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_010: Running transform merlin_avalon_transform
Info: avalon_st_adapter_010: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_011: Running transform merlin_avalon_transform
Info: avalon_st_adapter_011: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_012: Running transform merlin_avalon_transform
Info: avalon_st_adapter_012: Running transform merlin_avalon_transform took 0.010s
Info: avalon_st_adapter_013: Running transform merlin_avalon_transform
Info: avalon_st_adapter_013: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_014: Running transform merlin_avalon_transform
Info: avalon_st_adapter_014: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_015: Running transform merlin_avalon_transform
Info: avalon_st_adapter_015: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_016: Running transform merlin_avalon_transform
Info: avalon_st_adapter_016: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_017: Running transform merlin_avalon_transform
Info: avalon_st_adapter_017: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_018: Running transform merlin_avalon_transform
Info: avalon_st_adapter_018: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_019: Running transform merlin_avalon_transform
Info: avalon_st_adapter_019: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_020: Running transform merlin_avalon_transform
Info: avalon_st_adapter_020: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_021: Running transform merlin_avalon_transform
Info: avalon_st_adapter_021: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_022: Running transform merlin_avalon_transform
Info: avalon_st_adapter_022: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_023: Running transform merlin_avalon_transform
Info: avalon_st_adapter_023: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_024: Running transform merlin_avalon_transform
Info: avalon_st_adapter_024: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_025: Running transform merlin_avalon_transform
Info: avalon_st_adapter_025: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_026: Running transform merlin_avalon_transform
Info: avalon_st_adapter_026: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_027: Running transform merlin_avalon_transform
Info: avalon_st_adapter_027: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_028: Running transform merlin_avalon_transform
Info: avalon_st_adapter_028: Running transform merlin_avalon_transform took 0.007s
Info: alt_mem_asym: Running transform merlin_avalon_transform
Info: alt_mem_asym: Running transform merlin_avalon_transform took 0.007s
Info: mm_interconnect_0: Running transform merlin_avalon_transform
Info: mm_interconnect_0: Running transform merlin_avalon_transform took 0.384s
Info: system_bd: "Naming system components in system: system_bd"
Info: system_bd: "Processing generation queue"
Info: system_bd: "Generating: system_bd"
Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"
Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"
Info: system_bd: "Generating: system_bd_adi_jesd204_10_ghf5ywa"
Info: system_bd: "Generating: util_adcfifo"
Info: alt_mem_asym: "Generating: alt_mem_asym"
Info: system_bd: "Generating: system_bd_adi_jesd204_10_zy2um7q"
Info: system_bd: "Generating: util_dacfifo"
Info: system_bd: "Generating: avl_adxcfg"
Info: system_bd: "Generating: axi_ad9144"
Info: system_bd: "Generating: axi_dmac"
Info: system_bd: "Generating: axi_ad9680"
Info: system_bd: "Generating: system_bd_altera_nios2_gen2_181_emjtsyi"
Info: system_bd: "Generating: system_bd_altera_emif_181_xjayrdi"
Info: system_bd: "Generating: system_bd_altera_eth_tse_181_3w7teoy"
Info: system_bd: "Generating: system_bd_altera_msgdma_181_zsqwlma"
Info: system_bd: "Generating: system_bd_altera_msgdma_181_b637xva"
Info: system_bd: "Generating: system_bd_altera_generic_tristate_controller_181_o6vsvpq"
Info: system_bd: "Generating: system_bd_altera_tristate_conduit_bridge_181_naoupdy"
Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_sesqgfy"
Info: sys_gpio_bd: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
Info: sys_gpio_bd:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_sesqgfy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0009_sys_gpio_bd_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0009_sys_gpio_bd_gen//system_bd_altera_avalon_pio_181_sesqgfy_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_bd: Done RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_wvvmw7a"
Info: sys_gpio_in: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
Info: sys_gpio_in:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0010_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0010_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_in: Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_o6mwuyy"
Info: sys_gpio_out: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
Info: sys_gpio_out:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0011_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0011_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_out: Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
Info: system_bd: "Generating: system_bd_altera_avalon_sysid_qsys_181_sqglhfi"
Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_g7nsrqq"
Info: sys_int_mem: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'
Info: sys_int_mem:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_g7nsrqq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0013_sys_int_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0013_sys_int_mem_gen//system_bd_altera_avalon_onchip_memory2_181_g7nsrqq_component_configuration.pl  --do_build_sim=0  ]
Info: sys_int_mem: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'
Info: system_bd: "Generating: system_bd_altera_avalon_spi_181_qzmecjq"
Info: sys_spi: Starting RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'
Info: sys_spi:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_qzmecjq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0014_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0014_sys_spi_gen//system_bd_altera_avalon_spi_181_qzmecjq_component_configuration.pl  --do_build_sim=0  ]
Info: sys_spi: Done RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'
Info: system_bd: "Generating: system_bd_altera_avalon_timer_181_ugdfxjy"
Info: sys_timer_1: Starting RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'
Info: sys_timer_1:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_bd_altera_avalon_timer_181_ugdfxjy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0015_sys_timer_1_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0015_sys_timer_1_gen//system_bd_altera_avalon_timer_181_ugdfxjy_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer_1: Done RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'
Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_ekbyzqi"
Info: sys_tlb_mem: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'
Info: sys_tlb_mem:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_ekbyzqi --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0016_sys_tlb_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0016_sys_tlb_mem_gen//system_bd_altera_avalon_onchip_memory2_181_ekbyzqi_component_configuration.pl  --do_build_sim=0  ]
Info: sys_tlb_mem: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'
Info: system_bd: "Generating: system_bd_altera_avalon_jtag_uart_181_mus246q"
Info: sys_uart: Starting RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'
Info: sys_uart:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_bd_altera_avalon_jtag_uart_181_mus246q --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0017_sys_uart_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0017_sys_uart_gen//system_bd_altera_avalon_jtag_uart_181_mus246q_component_configuration.pl  --do_build_sim=0  ]
Info: sys_uart: Done RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'
Info: system_bd: "Generating: util_upack"
Info: system_bd: "Generating: util_cpack"
Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_o6tjsqa"
Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_boiywzi"
Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_uehknzy"
Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_w4cagmq"
Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_pkulkta"
Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_qpygkyi"
Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_s7eof2a"
Info: system_bd: "Generating: altera_reset_controller"
Info: system_bd: "Generating: altera_xcvr_fpll_a10"
Info: link_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: link_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: link_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: link_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: link_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: link_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: link_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: system_bd: "Generating: axi_adxcvr"
Info: system_bd: "Generating: altera_xcvr_reset_control"
Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: system_bd: "Generating: system_bd_jesd204_phy_10_oucwlmy"
Info: system_bd: "Generating: system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq"
Info: lane_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: lane_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: lane_pll: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: lane_pll: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: system_bd: "Generating: axi_jesd204_tx"
Info: system_bd: "Generating: jesd204_tx"
Info: system_bd: "Generating: alt_mem_asym"
Info: system_bd: "Generating: system_bd_jesd204_phy_10_ti5bfii"
Info: system_bd: "Generating: axi_jesd204_rx"
Info: system_bd: "Generating: jesd204_rx"
Info: system_bd: "Generating: system_bd_altera_nios2_gen2_unit_181_ajz7wea"
Info: cpu: Starting RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_bd_altera_nios2_gen2_unit_181_ajz7wea --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0030_cpu_gen//system_bd_altera_nios2_gen2_unit_181_ajz7wea_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.07.16 11:17:01 (*) Starting Nios II generation
Info: cpu: # 2019.07.16 11:17:01 (*)   Checking for plaintext license.
Info: cpu: # 2019.07.16 11:17:03 (*)   Plaintext license not found.
Info: cpu: # 2019.07.16 11:17:03 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.07.16 11:17:03 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.07.16 11:17:03 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.07.16 11:17:03 (*)   Creating all objects for CPU
Info: cpu: # 2019.07.16 11:17:03 (*)     Testbench
Info: cpu: # 2019.07.16 11:17:04 (*)     Instruction decoding
Info: cpu: # 2019.07.16 11:17:04 (*)       Instruction fields
Info: cpu: # 2019.07.16 11:17:04 (*)       Instruction decodes
Info: cpu: # 2019.07.16 11:17:04 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.07.16 11:17:05 (*)       Instruction controls
Info: cpu: # 2019.07.16 11:17:05 (*)     Pipeline frontend
Info: cpu: # 2019.07.16 11:17:05 (*)       Micro-ITLB
Info: cpu: # 2019.07.16 11:17:05 (*)     Pipeline backend
Info: cpu: # 2019.07.16 11:17:06 (*)       Micro-DTLB
Info: cpu: # 2019.07.16 11:17:07 (*)     TLB
Info: cpu: # 2019.07.16 11:17:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.07.16 11:17:12 (*)   Creating encrypted RTL
Info: cpu: # 2019.07.16 11:17:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'
Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_trc56rq"
Info: system_bd: "Generating: system_bd_altera_emif_cal_slave_nf_181_c5oooyy"
Info: system_bd: "Generating: altera_eth_tse_mac"
Info: system_bd: "Generating: altera_eth_tse_avalon_arbiter"
Info: system_bd: "Generating: altera_eth_tse_pcs_pma_nf_lvds"
Info: system_bd: "Generating: system_bd_altera_lvds_181_ha24u6i"
Info: system_bd: "Generating: system_bd_altera_lvds_181_mkcsf5q"
Info: system_bd: "Generating: altera_eth_tse_nf_lvds_terminator"
Info: system_bd: "Generating: dispatcher"
Info: system_bd: "Generating: write_master"
Info: system_bd: "Generating: read_master"
Info: system_bd: "Generating: altera_tristate_controller_translator"
Info: system_bd: "Generating: altera_merlin_slave_translator"
Info: system_bd: "Generating: altera_tristate_controller_aggregator"
Info: system_bd: "Generating: altera_merlin_master_translator"
Info: system_bd: "Generating: altera_merlin_master_agent"
Info: system_bd: "Generating: altera_merlin_axi_master_ni"
Info: system_bd: "Generating: altera_merlin_axi_slave_ni"
Info: system_bd: "Generating: altera_merlin_slave_agent"
Info: system_bd: "Generating: altera_avalon_sc_fifo"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_zn255xi"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_jlajz7i"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_hy55ybi"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ud7dcxq"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_2fdjoey"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_2sfvzsi"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ifjucri"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ojgycvi"
Info: system_bd: "Generating: altera_merlin_traffic_limiter"
Info: system_bd: "Generating: altera_merlin_burst_adapter"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_5nwlmuy"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_ehr42rq"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_iovyooq"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_fk5hakq"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_47fgbri"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_cmuyv5y"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_3l6vajq"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_imbpwqq"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_pdke4ry"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_jkqvu3i"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_35yalzy"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_wvauzsi"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_y55ibki"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_cidgwia"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_5h2wizi"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_4tfi4ky"
Info: system_bd: "Generating: altera_merlin_width_adapter"
Info: system_bd: "Generating: altera_avalon_st_handshake_clock_crosser"
Info: system_bd: "Generating: altera_avalon_dc_fifo"
Info: system_bd: "Generating: altera_avalon_st_pipeline_stage"
Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_25xtenq"
Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_hmqkkwi"
Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_e7v4oka"
Info: system_bd: "Generating: system_bd_timing_adapter_181_4ceyadi"
Info: system_bd: "Generating: system_bd_data_format_adapter_181_3mviboq"
Info: system_bd: "Generating: system_bd_timing_adapter_181_3cdoppq"
Info: system_bd: "Generating: system_bd_data_format_adapter_181_w5aogcy"
Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_hechn7q"
Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: native_phy: Building configuration data for reconfiguration profile 0
Info: system_bd: "Generating: jesd204_glue"
Info: system_bd: "Generating: jesd204_soft_pcs_tx"
Info: system_bd: "Generating: system_bd_alt_mem_asym_10_vay5xwy"
Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_l7fzjpq"
Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: native_phy: Building configuration data for reconfiguration profile 0
Info: system_bd: "Generating: jesd204_soft_pcs_rx"
Info: system_bd: "Generating: altera_avalon_mm_bridge"
Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"
Info: ioaux_soft_ram: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
Info: ioaux_soft_ram:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0088_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0088_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_cazrnua"
Info: system_bd: "Generating: system_bd_altera_lvds_core20_181_tfp6o7q"
Info: system_bd: "Generating: system_bd_altera_lvds_core20_181_y5hozjy"
Info: system_bd: "Generating: system_bd_error_adapter_181_6bjmpii"
Info: system_bd: "Generating: system_bd_error_adapter_181_zbwitoq"
Info: system_bd: "Generating: system_bd_error_adapter_181_tmmt7mq"
Info: system_bd: "Generating: system_bd_ram_2port_181_tvjdyoy"
Info: system_bd: Done "system_bd" with 119 modules, 677 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
