
HAL_GPIO_Buotnileadresyazdirma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038d8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08003a78  08003a78  00013a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c50  08003c50  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08003c50  08003c50  00013c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c58  08003c58  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c58  08003c58  00013c58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c5c  08003c5c  00013c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003c60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  2000005c  08003cbc  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  08003cbc  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a335  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000180f  00000000  00000000  0002a404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c0  00000000  00000000  0002bc18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006b0  00000000  00000000  0002c4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021989  00000000  00000000  0002cb88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ac2b  00000000  00000000  0004e511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd46d  00000000  00000000  0005913c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000027f4  00000000  00000000  001265ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00128da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003a60 	.word	0x08003a60

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08003a60 	.word	0x08003a60

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b09c      	sub	sp, #112	; 0x70
 8000590:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000592:	f000 fb1d 	bl	8000bd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000596:	f000 f8df 	bl	8000758 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059a:	f000 f95f 	bl	800085c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800059e:	f000 f92d 	bl	80007fc <MX_USART2_UART_Init>
  while (1)
     {
	  char msg[100];  // UART üzerinden gönderilecek mesaj için dizi

	          // GPIOC'deki buton pinlerini oku (PC6, PC7, PC8, PC9)
	          uint8_t button = (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6) == GPIO_PIN_SET) ? 1 : 0;
 80005a2:	2140      	movs	r1, #64	; 0x40
 80005a4:	4860      	ldr	r0, [pc, #384]	; (8000728 <main+0x19c>)
 80005a6:	f000 fe13 	bl	80011d0 <HAL_GPIO_ReadPin>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b01      	cmp	r3, #1
 80005ae:	bf0c      	ite	eq
 80005b0:	2301      	moveq	r3, #1
 80005b2:	2300      	movne	r3, #0
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	          uint8_t button1 = (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_SET) ? 1 : 0;
 80005ba:	2180      	movs	r1, #128	; 0x80
 80005bc:	485a      	ldr	r0, [pc, #360]	; (8000728 <main+0x19c>)
 80005be:	f000 fe07 	bl	80011d0 <HAL_GPIO_ReadPin>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b01      	cmp	r3, #1
 80005c6:	bf0c      	ite	eq
 80005c8:	2301      	moveq	r3, #1
 80005ca:	2300      	movne	r3, #0
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	          uint8_t button2 = (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == GPIO_PIN_SET) ? 1 : 0;
 80005d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005d6:	4854      	ldr	r0, [pc, #336]	; (8000728 <main+0x19c>)
 80005d8:	f000 fdfa 	bl	80011d0 <HAL_GPIO_ReadPin>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b01      	cmp	r3, #1
 80005e0:	bf0c      	ite	eq
 80005e2:	2301      	moveq	r3, #1
 80005e4:	2300      	movne	r3, #0
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	          uint8_t button3 = (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_SET) ? 1 : 0;
 80005ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f0:	484d      	ldr	r0, [pc, #308]	; (8000728 <main+0x19c>)
 80005f2:	f000 fded 	bl	80011d0 <HAL_GPIO_ReadPin>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	bf0c      	ite	eq
 80005fc:	2301      	moveq	r3, #1
 80005fe:	2300      	movne	r3, #0
 8000600:	b2db      	uxtb	r3, r3
 8000602:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c

	          // Buton durumunu bitwise işlemiyle birleştir
	          uint8_t buttonDurum = (button << 0) | (button1 << 1) | (button2 << 2) | (button3 << 3);
 8000606:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800060a:	005b      	lsls	r3, r3, #1
 800060c:	b25a      	sxtb	r2, r3
 800060e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8000612:	4313      	orrs	r3, r2
 8000614:	b25a      	sxtb	r2, r3
 8000616:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	b25b      	sxtb	r3, r3
 800061e:	4313      	orrs	r3, r2
 8000620:	b25a      	sxtb	r2, r3
 8000622:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	b25b      	sxtb	r3, r3
 800062a:	4313      	orrs	r3, r2
 800062c:	b25b      	sxtb	r3, r3
 800062e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	          // Duruma göre mesajı belirle
	          switch (buttonDurum)
 8000632:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000636:	2b0f      	cmp	r3, #15
 8000638:	d85e      	bhi.n	80006f8 <main+0x16c>
 800063a:	a201      	add	r2, pc, #4	; (adr r2, 8000640 <main+0xb4>)
 800063c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000640:	08000681 	.word	0x08000681
 8000644:	0800068d 	.word	0x0800068d
 8000648:	08000699 	.word	0x08000699
 800064c:	080006a5 	.word	0x080006a5
 8000650:	080006b1 	.word	0x080006b1
 8000654:	080006bd 	.word	0x080006bd
 8000658:	080006c9 	.word	0x080006c9
 800065c:	080006d5 	.word	0x080006d5
 8000660:	080006e1 	.word	0x080006e1
 8000664:	080006f9 	.word	0x080006f9
 8000668:	080006f9 	.word	0x080006f9
 800066c:	080006f9 	.word	0x080006f9
 8000670:	080006f9 	.word	0x080006f9
 8000674:	080006f9 	.word	0x080006f9
 8000678:	080006f9 	.word	0x080006f9
 800067c:	080006ed 	.word	0x080006ed
	          {
	              case 0x0:
	                  sprintf(msg, "0b0000: PC6, PC7, PC8, PC9 pinleri LOW durumunda \n");
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	492a      	ldr	r1, [pc, #168]	; (800072c <main+0x1a0>)
 8000684:	4618      	mov	r0, r3
 8000686:	f002 fd47 	bl	8003118 <siprintf>
	                  break;
 800068a:	e03b      	b.n	8000704 <main+0x178>
	              case 0x1:
	                  sprintf(msg, "0b0001: PC6 HIGH, diğerleri LOW \n");
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	4928      	ldr	r1, [pc, #160]	; (8000730 <main+0x1a4>)
 8000690:	4618      	mov	r0, r3
 8000692:	f002 fd41 	bl	8003118 <siprintf>
	                  break;
 8000696:	e035      	b.n	8000704 <main+0x178>
	              case 0x2:
	                  sprintf(msg, "0b0010: PC7 HIGH, diğerleri LOW \n");
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	4926      	ldr	r1, [pc, #152]	; (8000734 <main+0x1a8>)
 800069c:	4618      	mov	r0, r3
 800069e:	f002 fd3b 	bl	8003118 <siprintf>
	                  break;
 80006a2:	e02f      	b.n	8000704 <main+0x178>
	              case 0x3:
	                  sprintf(msg, "0b0011: PC6 ve PC7 HIGH \n");
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	4924      	ldr	r1, [pc, #144]	; (8000738 <main+0x1ac>)
 80006a8:	4618      	mov	r0, r3
 80006aa:	f002 fd35 	bl	8003118 <siprintf>
	                  break;
 80006ae:	e029      	b.n	8000704 <main+0x178>
	              case 0x4:
	                  sprintf(msg, "0b0100: PC8 HIGH, diğerleri LOW \n");
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	4922      	ldr	r1, [pc, #136]	; (800073c <main+0x1b0>)
 80006b4:	4618      	mov	r0, r3
 80006b6:	f002 fd2f 	bl	8003118 <siprintf>
	                  break;
 80006ba:	e023      	b.n	8000704 <main+0x178>
	              case 0x5:
	                  sprintf(msg, "0b0101: PC6 ve PC8 HIGH \n");
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	4920      	ldr	r1, [pc, #128]	; (8000740 <main+0x1b4>)
 80006c0:	4618      	mov	r0, r3
 80006c2:	f002 fd29 	bl	8003118 <siprintf>
	                  break;
 80006c6:	e01d      	b.n	8000704 <main+0x178>
	              case 0x6:
	                  sprintf(msg, "0b0110: PC7 ve PC8 HIGH \n");
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	491e      	ldr	r1, [pc, #120]	; (8000744 <main+0x1b8>)
 80006cc:	4618      	mov	r0, r3
 80006ce:	f002 fd23 	bl	8003118 <siprintf>
	                  break;
 80006d2:	e017      	b.n	8000704 <main+0x178>
	              case 0x7:
	                  sprintf(msg, "0b0111: PC6, PC7, PC8 HIGH \n");
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	491c      	ldr	r1, [pc, #112]	; (8000748 <main+0x1bc>)
 80006d8:	4618      	mov	r0, r3
 80006da:	f002 fd1d 	bl	8003118 <siprintf>
	                  break;
 80006de:	e011      	b.n	8000704 <main+0x178>
	              case 0x8:
	                  sprintf(msg, "0b1000: PC9 HIGH, diğerleri LOW \n");
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	491a      	ldr	r1, [pc, #104]	; (800074c <main+0x1c0>)
 80006e4:	4618      	mov	r0, r3
 80006e6:	f002 fd17 	bl	8003118 <siprintf>
	                  break;
 80006ea:	e00b      	b.n	8000704 <main+0x178>
	              case 0xF:
	                  sprintf(msg, "0b1111: PC6, PC7, PC8, PC9 HIGH \n");
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	4918      	ldr	r1, [pc, #96]	; (8000750 <main+0x1c4>)
 80006f0:	4618      	mov	r0, r3
 80006f2:	f002 fd11 	bl	8003118 <siprintf>
	                  break;
 80006f6:	e005      	b.n	8000704 <main+0x178>
	              default:
	            	  sprintf(msg, "0b0000: PC6, PC7, PC8, PC9 pinleri LOW durumunda \n");
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	490c      	ldr	r1, [pc, #48]	; (800072c <main+0x1a0>)
 80006fc:	4618      	mov	r0, r3
 80006fe:	f002 fd0b 	bl	8003118 <siprintf>
	                  break;
 8000702:	bf00      	nop
	          }

         // UART üzerinden mesajı gönder
         HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 1000);
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff fd6a 	bl	80001e0 <strlen>
 800070c:	4603      	mov	r3, r0
 800070e:	b29a      	uxth	r2, r3
 8000710:	1d39      	adds	r1, r7, #4
 8000712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000716:	480f      	ldr	r0, [pc, #60]	; (8000754 <main+0x1c8>)
 8000718:	f001 ffd2 	bl	80026c0 <HAL_UART_Transmit>
         HAL_Delay(1000);  // 1 saniye bekle
 800071c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000720:	f000 fad2 	bl	8000cc8 <HAL_Delay>
     {
 8000724:	e73d      	b.n	80005a2 <main+0x16>
 8000726:	bf00      	nop
 8000728:	48000800 	.word	0x48000800
 800072c:	08003a78 	.word	0x08003a78
 8000730:	08003aac 	.word	0x08003aac
 8000734:	08003ad0 	.word	0x08003ad0
 8000738:	08003af4 	.word	0x08003af4
 800073c:	08003b10 	.word	0x08003b10
 8000740:	08003b34 	.word	0x08003b34
 8000744:	08003b50 	.word	0x08003b50
 8000748:	08003b6c 	.word	0x08003b6c
 800074c:	08003b8c 	.word	0x08003b8c
 8000750:	08003bb0 	.word	0x08003bb0
 8000754:	20000078 	.word	0x20000078

08000758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b096      	sub	sp, #88	; 0x58
 800075c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075e:	f107 0314 	add.w	r3, r7, #20
 8000762:	2244      	movs	r2, #68	; 0x44
 8000764:	2100      	movs	r1, #0
 8000766:	4618      	mov	r0, r3
 8000768:	f002 fcf6 	bl	8003158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800076c:	463b      	mov	r3, r7
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]
 8000778:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800077a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800077e:	f000 fd65 	bl	800124c <HAL_PWREx_ControlVoltageScaling>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000788:	f000 f900 	bl	800098c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800078c:	2302      	movs	r3, #2
 800078e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000790:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000794:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000796:	2340      	movs	r3, #64	; 0x40
 8000798:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800079a:	2302      	movs	r3, #2
 800079c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800079e:	2302      	movs	r3, #2
 80007a0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007a2:	2301      	movs	r3, #1
 80007a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80007a6:	230a      	movs	r3, #10
 80007a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007aa:	2307      	movs	r3, #7
 80007ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 fd9c 	bl	80012f8 <HAL_RCC_OscConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007c6:	f000 f8e1 	bl	800098c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ca:	230f      	movs	r3, #15
 80007cc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ce:	2303      	movs	r3, #3
 80007d0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007d6:	2300      	movs	r3, #0
 80007d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007de:	463b      	mov	r3, r7
 80007e0:	2104      	movs	r1, #4
 80007e2:	4618      	mov	r0, r3
 80007e4:	f001 f99c 	bl	8001b20 <HAL_RCC_ClockConfig>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007ee:	f000 f8cd 	bl	800098c <Error_Handler>
  }
}
 80007f2:	bf00      	nop
 80007f4:	3758      	adds	r7, #88	; 0x58
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
	...

080007fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000800:	4b14      	ldr	r3, [pc, #80]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000802:	4a15      	ldr	r2, [pc, #84]	; (8000858 <MX_USART2_UART_Init+0x5c>)
 8000804:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000806:	4b13      	ldr	r3, [pc, #76]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000808:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800080c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800080e:	4b11      	ldr	r3, [pc, #68]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000814:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800081a:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <MX_USART2_UART_Init+0x58>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000820:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000822:	220c      	movs	r2, #12
 8000824:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000826:	4b0b      	ldr	r3, [pc, #44]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800082c:	4b09      	ldr	r3, [pc, #36]	; (8000854 <MX_USART2_UART_Init+0x58>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000832:	4b08      	ldr	r3, [pc, #32]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000834:	2200      	movs	r2, #0
 8000836:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000838:	4b06      	ldr	r3, [pc, #24]	; (8000854 <MX_USART2_UART_Init+0x58>)
 800083a:	2200      	movs	r2, #0
 800083c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800083e:	4805      	ldr	r0, [pc, #20]	; (8000854 <MX_USART2_UART_Init+0x58>)
 8000840:	f001 fef0 	bl	8002624 <HAL_UART_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800084a:	f000 f89f 	bl	800098c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000078 	.word	0x20000078
 8000858:	40004400 	.word	0x40004400

0800085c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	; 0x28
 8000860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	605a      	str	r2, [r3, #4]
 800086c:	609a      	str	r2, [r3, #8]
 800086e:	60da      	str	r2, [r3, #12]
 8000870:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000872:	4b43      	ldr	r3, [pc, #268]	; (8000980 <MX_GPIO_Init+0x124>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000876:	4a42      	ldr	r2, [pc, #264]	; (8000980 <MX_GPIO_Init+0x124>)
 8000878:	f043 0304 	orr.w	r3, r3, #4
 800087c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087e:	4b40      	ldr	r3, [pc, #256]	; (8000980 <MX_GPIO_Init+0x124>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000882:	f003 0304 	and.w	r3, r3, #4
 8000886:	613b      	str	r3, [r7, #16]
 8000888:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800088a:	4b3d      	ldr	r3, [pc, #244]	; (8000980 <MX_GPIO_Init+0x124>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088e:	4a3c      	ldr	r2, [pc, #240]	; (8000980 <MX_GPIO_Init+0x124>)
 8000890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000896:	4b3a      	ldr	r3, [pc, #232]	; (8000980 <MX_GPIO_Init+0x124>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	4b37      	ldr	r3, [pc, #220]	; (8000980 <MX_GPIO_Init+0x124>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a6:	4a36      	ldr	r2, [pc, #216]	; (8000980 <MX_GPIO_Init+0x124>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ae:	4b34      	ldr	r3, [pc, #208]	; (8000980 <MX_GPIO_Init+0x124>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	60bb      	str	r3, [r7, #8]
 80008b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ba:	4b31      	ldr	r3, [pc, #196]	; (8000980 <MX_GPIO_Init+0x124>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008be:	4a30      	ldr	r2, [pc, #192]	; (8000980 <MX_GPIO_Init+0x124>)
 80008c0:	f043 0302 	orr.w	r3, r3, #2
 80008c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008c6:	4b2e      	ldr	r3, [pc, #184]	; (8000980 <MX_GPIO_Init+0x124>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	f003 0302 	and.w	r3, r3, #2
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	21b0      	movs	r1, #176	; 0xb0
 80008d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008da:	f000 fc91 	bl	8001200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80008de:	2200      	movs	r2, #0
 80008e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e4:	4827      	ldr	r0, [pc, #156]	; (8000984 <MX_GPIO_Init+0x128>)
 80008e6:	f000 fc8b 	bl	8001200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008f0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008fa:	f107 0314 	add.w	r3, r7, #20
 80008fe:	4619      	mov	r1, r3
 8000900:	4821      	ldr	r0, [pc, #132]	; (8000988 <MX_GPIO_Init+0x12c>)
 8000902:	f000 faeb 	bl	8000edc <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 8000906:	23b0      	movs	r3, #176	; 0xb0
 8000908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090a:	2301      	movs	r3, #1
 800090c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000916:	f107 0314 	add.w	r3, r7, #20
 800091a:	4619      	mov	r1, r3
 800091c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000920:	f000 fadc 	bl	8000edc <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000924:	2340      	movs	r3, #64	; 0x40
 8000926:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000928:	2300      	movs	r3, #0
 800092a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800092c:	2301      	movs	r3, #1
 800092e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 0314 	add.w	r3, r7, #20
 8000934:	4619      	mov	r1, r3
 8000936:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800093a:	f000 facf 	bl	8000edc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 800093e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000942:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000944:	2301      	movs	r3, #1
 8000946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2300      	movs	r3, #0
 800094e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	4619      	mov	r1, r3
 8000956:	480b      	ldr	r0, [pc, #44]	; (8000984 <MX_GPIO_Init+0x128>)
 8000958:	f000 fac0 	bl	8000edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800095c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	4619      	mov	r1, r3
 8000970:	4805      	ldr	r0, [pc, #20]	; (8000988 <MX_GPIO_Init+0x12c>)
 8000972:	f000 fab3 	bl	8000edc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000976:	bf00      	nop
 8000978:	3728      	adds	r7, #40	; 0x28
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40021000 	.word	0x40021000
 8000984:	48000400 	.word	0x48000400
 8000988:	48000800 	.word	0x48000800

0800098c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000990:	b672      	cpsid	i
}
 8000992:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000994:	e7fe      	b.n	8000994 <Error_Handler+0x8>
	...

08000998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <HAL_MspInit+0x44>)
 80009a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009a2:	4a0e      	ldr	r2, [pc, #56]	; (80009dc <HAL_MspInit+0x44>)
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	6613      	str	r3, [r2, #96]	; 0x60
 80009aa:	4b0c      	ldr	r3, [pc, #48]	; (80009dc <HAL_MspInit+0x44>)
 80009ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	607b      	str	r3, [r7, #4]
 80009b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b6:	4b09      	ldr	r3, [pc, #36]	; (80009dc <HAL_MspInit+0x44>)
 80009b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ba:	4a08      	ldr	r2, [pc, #32]	; (80009dc <HAL_MspInit+0x44>)
 80009bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c0:	6593      	str	r3, [r2, #88]	; 0x58
 80009c2:	4b06      	ldr	r3, [pc, #24]	; (80009dc <HAL_MspInit+0x44>)
 80009c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ca:	603b      	str	r3, [r7, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	40021000 	.word	0x40021000

080009e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b0a4      	sub	sp, #144	; 0x90
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	2268      	movs	r2, #104	; 0x68
 80009fe:	2100      	movs	r1, #0
 8000a00:	4618      	mov	r0, r3
 8000a02:	f002 fba9 	bl	8003158 <memset>
  if(huart->Instance==USART2)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a21      	ldr	r2, [pc, #132]	; (8000a90 <HAL_UART_MspInit+0xb0>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d13a      	bne.n	8000a86 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a10:	2302      	movs	r3, #2
 8000a12:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f001 faa3 	bl	8001f68 <HAL_RCCEx_PeriphCLKConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a28:	f7ff ffb0 	bl	800098c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a2c:	4b19      	ldr	r3, [pc, #100]	; (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a30:	4a18      	ldr	r2, [pc, #96]	; (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a36:	6593      	str	r3, [r2, #88]	; 0x58
 8000a38:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a40:	613b      	str	r3, [r7, #16]
 8000a42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a44:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a48:	4a12      	ldr	r2, [pc, #72]	; (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a4a:	f043 0301 	orr.w	r3, r3, #1
 8000a4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a50:	4b10      	ldr	r3, [pc, #64]	; (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a54:	f003 0301 	and.w	r3, r3, #1
 8000a58:	60fb      	str	r3, [r7, #12]
 8000a5a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a5c:	230c      	movs	r3, #12
 8000a5e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a72:	2307      	movs	r3, #7
 8000a74:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a82:	f000 fa2b 	bl	8000edc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a86:	bf00      	nop
 8000a88:	3790      	adds	r7, #144	; 0x90
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40004400 	.word	0x40004400
 8000a94:	40021000 	.word	0x40021000

08000a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a9c:	e7fe      	b.n	8000a9c <NMI_Handler+0x4>

08000a9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa2:	e7fe      	b.n	8000aa2 <HardFault_Handler+0x4>

08000aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa8:	e7fe      	b.n	8000aa8 <MemManage_Handler+0x4>

08000aaa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aae:	e7fe      	b.n	8000aae <BusFault_Handler+0x4>

08000ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <UsageFault_Handler+0x4>

08000ab6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr

08000ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae4:	f000 f8d0 	bl	8000c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	bd80      	pop	{r7, pc}

08000aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000af4:	4a14      	ldr	r2, [pc, #80]	; (8000b48 <_sbrk+0x5c>)
 8000af6:	4b15      	ldr	r3, [pc, #84]	; (8000b4c <_sbrk+0x60>)
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b00:	4b13      	ldr	r3, [pc, #76]	; (8000b50 <_sbrk+0x64>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d102      	bne.n	8000b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b08:	4b11      	ldr	r3, [pc, #68]	; (8000b50 <_sbrk+0x64>)
 8000b0a:	4a12      	ldr	r2, [pc, #72]	; (8000b54 <_sbrk+0x68>)
 8000b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b0e:	4b10      	ldr	r3, [pc, #64]	; (8000b50 <_sbrk+0x64>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4413      	add	r3, r2
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	d207      	bcs.n	8000b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b1c:	f002 fb24 	bl	8003168 <__errno>
 8000b20:	4603      	mov	r3, r0
 8000b22:	220c      	movs	r2, #12
 8000b24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b26:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2a:	e009      	b.n	8000b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b2c:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <_sbrk+0x64>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b32:	4b07      	ldr	r3, [pc, #28]	; (8000b50 <_sbrk+0x64>)
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4413      	add	r3, r2
 8000b3a:	4a05      	ldr	r2, [pc, #20]	; (8000b50 <_sbrk+0x64>)
 8000b3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3718      	adds	r7, #24
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	20028000 	.word	0x20028000
 8000b4c:	00000400 	.word	0x00000400
 8000b50:	20000100 	.word	0x20000100
 8000b54:	20000250 	.word	0x20000250

08000b58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b5c:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <SystemInit+0x20>)
 8000b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b62:	4a05      	ldr	r2, [pc, #20]	; (8000b78 <SystemInit+0x20>)
 8000b64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bb4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b80:	f7ff ffea 	bl	8000b58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b84:	480c      	ldr	r0, [pc, #48]	; (8000bb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b86:	490d      	ldr	r1, [pc, #52]	; (8000bbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b88:	4a0d      	ldr	r2, [pc, #52]	; (8000bc0 <LoopForever+0xe>)
  movs r3, #0
 8000b8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b8c:	e002      	b.n	8000b94 <LoopCopyDataInit>

08000b8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b92:	3304      	adds	r3, #4

08000b94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b98:	d3f9      	bcc.n	8000b8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b9a:	4a0a      	ldr	r2, [pc, #40]	; (8000bc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b9c:	4c0a      	ldr	r4, [pc, #40]	; (8000bc8 <LoopForever+0x16>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba0:	e001      	b.n	8000ba6 <LoopFillZerobss>

08000ba2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ba2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba4:	3204      	adds	r2, #4

08000ba6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ba6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba8:	d3fb      	bcc.n	8000ba2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000baa:	f002 fae3 	bl	8003174 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bae:	f7ff fced 	bl	800058c <main>

08000bb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bb2:	e7fe      	b.n	8000bb2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bb4:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 8000bb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bbc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bc0:	08003c60 	.word	0x08003c60
  ldr r2, =_sbss
 8000bc4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bc8:	20000250 	.word	0x20000250

08000bcc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bcc:	e7fe      	b.n	8000bcc <ADC1_IRQHandler>
	...

08000bd0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bda:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <HAL_Init+0x3c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a0b      	ldr	r2, [pc, #44]	; (8000c0c <HAL_Init+0x3c>)
 8000be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000be4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be6:	2003      	movs	r0, #3
 8000be8:	f000 f944 	bl	8000e74 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bec:	2000      	movs	r0, #0
 8000bee:	f000 f80f 	bl	8000c10 <HAL_InitTick>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d002      	beq.n	8000bfe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	71fb      	strb	r3, [r7, #7]
 8000bfc:	e001      	b.n	8000c02 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bfe:	f7ff fecb 	bl	8000998 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40022000 	.word	0x40022000

08000c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c1c:	4b17      	ldr	r3, [pc, #92]	; (8000c7c <HAL_InitTick+0x6c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d023      	beq.n	8000c6c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c24:	4b16      	ldr	r3, [pc, #88]	; (8000c80 <HAL_InitTick+0x70>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4b14      	ldr	r3, [pc, #80]	; (8000c7c <HAL_InitTick+0x6c>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f000 f941 	bl	8000ec2 <HAL_SYSTICK_Config>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d10f      	bne.n	8000c66 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2b0f      	cmp	r3, #15
 8000c4a:	d809      	bhi.n	8000c60 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	f04f 30ff 	mov.w	r0, #4294967295
 8000c54:	f000 f919 	bl	8000e8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c58:	4a0a      	ldr	r2, [pc, #40]	; (8000c84 <HAL_InitTick+0x74>)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	e007      	b.n	8000c70 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	73fb      	strb	r3, [r7, #15]
 8000c64:	e004      	b.n	8000c70 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	73fb      	strb	r3, [r7, #15]
 8000c6a:	e001      	b.n	8000c70 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	20000000 	.word	0x20000000
 8000c84:	20000004 	.word	0x20000004

08000c88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_IncTick+0x20>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	461a      	mov	r2, r3
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <HAL_IncTick+0x24>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4413      	add	r3, r2
 8000c98:	4a04      	ldr	r2, [pc, #16]	; (8000cac <HAL_IncTick+0x24>)
 8000c9a:	6013      	str	r3, [r2, #0]
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	20000008 	.word	0x20000008
 8000cac:	20000104 	.word	0x20000104

08000cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <HAL_GetTick+0x14>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	20000104 	.word	0x20000104

08000cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cd0:	f7ff ffee 	bl	8000cb0 <HAL_GetTick>
 8000cd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ce0:	d005      	beq.n	8000cee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <HAL_Delay+0x44>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	4413      	add	r3, r2
 8000cec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cee:	bf00      	nop
 8000cf0:	f7ff ffde 	bl	8000cb0 <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d8f7      	bhi.n	8000cf0 <HAL_Delay+0x28>
  {
  }
}
 8000d00:	bf00      	nop
 8000d02:	bf00      	nop
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008

08000d10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f003 0307 	and.w	r3, r3, #7
 8000d1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d20:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <__NVIC_SetPriorityGrouping+0x44>)
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d26:	68ba      	ldr	r2, [r7, #8]
 8000d28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d42:	4a04      	ldr	r2, [pc, #16]	; (8000d54 <__NVIC_SetPriorityGrouping+0x44>)
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	60d3      	str	r3, [r2, #12]
}
 8000d48:	bf00      	nop
 8000d4a:	3714      	adds	r7, #20
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <__NVIC_GetPriorityGrouping+0x18>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	0a1b      	lsrs	r3, r3, #8
 8000d62:	f003 0307 	and.w	r3, r3, #7
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	6039      	str	r1, [r7, #0]
 8000d7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	db0a      	blt.n	8000d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	b2da      	uxtb	r2, r3
 8000d8c:	490c      	ldr	r1, [pc, #48]	; (8000dc0 <__NVIC_SetPriority+0x4c>)
 8000d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d92:	0112      	lsls	r2, r2, #4
 8000d94:	b2d2      	uxtb	r2, r2
 8000d96:	440b      	add	r3, r1
 8000d98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d9c:	e00a      	b.n	8000db4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	b2da      	uxtb	r2, r3
 8000da2:	4908      	ldr	r1, [pc, #32]	; (8000dc4 <__NVIC_SetPriority+0x50>)
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	f003 030f 	and.w	r3, r3, #15
 8000daa:	3b04      	subs	r3, #4
 8000dac:	0112      	lsls	r2, r2, #4
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	440b      	add	r3, r1
 8000db2:	761a      	strb	r2, [r3, #24]
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000e100 	.word	0xe000e100
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b089      	sub	sp, #36	; 0x24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	f003 0307 	and.w	r3, r3, #7
 8000dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	f1c3 0307 	rsb	r3, r3, #7
 8000de2:	2b04      	cmp	r3, #4
 8000de4:	bf28      	it	cs
 8000de6:	2304      	movcs	r3, #4
 8000de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3304      	adds	r3, #4
 8000dee:	2b06      	cmp	r3, #6
 8000df0:	d902      	bls.n	8000df8 <NVIC_EncodePriority+0x30>
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3b03      	subs	r3, #3
 8000df6:	e000      	b.n	8000dfa <NVIC_EncodePriority+0x32>
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43da      	mvns	r2, r3
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	401a      	ands	r2, r3
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e10:	f04f 31ff 	mov.w	r1, #4294967295
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1a:	43d9      	mvns	r1, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e20:	4313      	orrs	r3, r2
         );
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3724      	adds	r7, #36	; 0x24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
	...

08000e30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e40:	d301      	bcc.n	8000e46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e42:	2301      	movs	r3, #1
 8000e44:	e00f      	b.n	8000e66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e46:	4a0a      	ldr	r2, [pc, #40]	; (8000e70 <SysTick_Config+0x40>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4e:	210f      	movs	r1, #15
 8000e50:	f04f 30ff 	mov.w	r0, #4294967295
 8000e54:	f7ff ff8e 	bl	8000d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <SysTick_Config+0x40>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5e:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <SysTick_Config+0x40>)
 8000e60:	2207      	movs	r2, #7
 8000e62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	e000e010 	.word	0xe000e010

08000e74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff ff47 	bl	8000d10 <__NVIC_SetPriorityGrouping>
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b086      	sub	sp, #24
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	4603      	mov	r3, r0
 8000e92:	60b9      	str	r1, [r7, #8]
 8000e94:	607a      	str	r2, [r7, #4]
 8000e96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e9c:	f7ff ff5c 	bl	8000d58 <__NVIC_GetPriorityGrouping>
 8000ea0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	68b9      	ldr	r1, [r7, #8]
 8000ea6:	6978      	ldr	r0, [r7, #20]
 8000ea8:	f7ff ff8e 	bl	8000dc8 <NVIC_EncodePriority>
 8000eac:	4602      	mov	r2, r0
 8000eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff ff5d 	bl	8000d74 <__NVIC_SetPriority>
}
 8000eba:	bf00      	nop
 8000ebc:	3718      	adds	r7, #24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b082      	sub	sp, #8
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff ffb0 	bl	8000e30 <SysTick_Config>
 8000ed0:	4603      	mov	r3, r0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b087      	sub	sp, #28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eea:	e154      	b.n	8001196 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	f000 8146 	beq.w	8001190 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 0303 	and.w	r3, r3, #3
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d005      	beq.n	8000f1c <HAL_GPIO_Init+0x40>
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f003 0303 	and.w	r3, r3, #3
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d130      	bne.n	8000f7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	2203      	movs	r2, #3
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	43db      	mvns	r3, r3
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	68da      	ldr	r2, [r3, #12]
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	693a      	ldr	r2, [r7, #16]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f52:	2201      	movs	r2, #1
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	091b      	lsrs	r3, r3, #4
 8000f68:	f003 0201 	and.w	r2, r3, #1
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	2b03      	cmp	r3, #3
 8000f88:	d017      	beq.n	8000fba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	2203      	movs	r2, #3
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	689a      	ldr	r2, [r3, #8]
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f003 0303 	and.w	r3, r3, #3
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d123      	bne.n	800100e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	08da      	lsrs	r2, r3, #3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	3208      	adds	r2, #8
 8000fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	220f      	movs	r2, #15
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	691a      	ldr	r2, [r3, #16]
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	f003 0307 	and.w	r3, r3, #7
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	08da      	lsrs	r2, r3, #3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3208      	adds	r2, #8
 8001008:	6939      	ldr	r1, [r7, #16]
 800100a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	2203      	movs	r2, #3
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	43db      	mvns	r3, r3
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	4013      	ands	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f003 0203 	and.w	r2, r3, #3
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	4313      	orrs	r3, r2
 800103a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800104a:	2b00      	cmp	r3, #0
 800104c:	f000 80a0 	beq.w	8001190 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001050:	4b58      	ldr	r3, [pc, #352]	; (80011b4 <HAL_GPIO_Init+0x2d8>)
 8001052:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001054:	4a57      	ldr	r2, [pc, #348]	; (80011b4 <HAL_GPIO_Init+0x2d8>)
 8001056:	f043 0301 	orr.w	r3, r3, #1
 800105a:	6613      	str	r3, [r2, #96]	; 0x60
 800105c:	4b55      	ldr	r3, [pc, #340]	; (80011b4 <HAL_GPIO_Init+0x2d8>)
 800105e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001060:	f003 0301 	and.w	r3, r3, #1
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001068:	4a53      	ldr	r2, [pc, #332]	; (80011b8 <HAL_GPIO_Init+0x2dc>)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	089b      	lsrs	r3, r3, #2
 800106e:	3302      	adds	r3, #2
 8001070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001074:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	f003 0303 	and.w	r3, r3, #3
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	220f      	movs	r2, #15
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	43db      	mvns	r3, r3
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	4013      	ands	r3, r2
 800108a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001092:	d019      	beq.n	80010c8 <HAL_GPIO_Init+0x1ec>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a49      	ldr	r2, [pc, #292]	; (80011bc <HAL_GPIO_Init+0x2e0>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d013      	beq.n	80010c4 <HAL_GPIO_Init+0x1e8>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a48      	ldr	r2, [pc, #288]	; (80011c0 <HAL_GPIO_Init+0x2e4>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d00d      	beq.n	80010c0 <HAL_GPIO_Init+0x1e4>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a47      	ldr	r2, [pc, #284]	; (80011c4 <HAL_GPIO_Init+0x2e8>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d007      	beq.n	80010bc <HAL_GPIO_Init+0x1e0>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a46      	ldr	r2, [pc, #280]	; (80011c8 <HAL_GPIO_Init+0x2ec>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d101      	bne.n	80010b8 <HAL_GPIO_Init+0x1dc>
 80010b4:	2304      	movs	r3, #4
 80010b6:	e008      	b.n	80010ca <HAL_GPIO_Init+0x1ee>
 80010b8:	2307      	movs	r3, #7
 80010ba:	e006      	b.n	80010ca <HAL_GPIO_Init+0x1ee>
 80010bc:	2303      	movs	r3, #3
 80010be:	e004      	b.n	80010ca <HAL_GPIO_Init+0x1ee>
 80010c0:	2302      	movs	r3, #2
 80010c2:	e002      	b.n	80010ca <HAL_GPIO_Init+0x1ee>
 80010c4:	2301      	movs	r3, #1
 80010c6:	e000      	b.n	80010ca <HAL_GPIO_Init+0x1ee>
 80010c8:	2300      	movs	r3, #0
 80010ca:	697a      	ldr	r2, [r7, #20]
 80010cc:	f002 0203 	and.w	r2, r2, #3
 80010d0:	0092      	lsls	r2, r2, #2
 80010d2:	4093      	lsls	r3, r2
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010da:	4937      	ldr	r1, [pc, #220]	; (80011b8 <HAL_GPIO_Init+0x2dc>)
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	089b      	lsrs	r3, r3, #2
 80010e0:	3302      	adds	r3, #2
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010e8:	4b38      	ldr	r3, [pc, #224]	; (80011cc <HAL_GPIO_Init+0x2f0>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	43db      	mvns	r3, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001100:	2b00      	cmp	r3, #0
 8001102:	d003      	beq.n	800110c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800110c:	4a2f      	ldr	r2, [pc, #188]	; (80011cc <HAL_GPIO_Init+0x2f0>)
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001112:	4b2e      	ldr	r3, [pc, #184]	; (80011cc <HAL_GPIO_Init+0x2f0>)
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	43db      	mvns	r3, r3
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4013      	ands	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d003      	beq.n	8001136 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4313      	orrs	r3, r2
 8001134:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001136:	4a25      	ldr	r2, [pc, #148]	; (80011cc <HAL_GPIO_Init+0x2f0>)
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800113c:	4b23      	ldr	r3, [pc, #140]	; (80011cc <HAL_GPIO_Init+0x2f0>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	43db      	mvns	r3, r3
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	4013      	ands	r3, r2
 800114a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d003      	beq.n	8001160 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	4313      	orrs	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001160:	4a1a      	ldr	r2, [pc, #104]	; (80011cc <HAL_GPIO_Init+0x2f0>)
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001166:	4b19      	ldr	r3, [pc, #100]	; (80011cc <HAL_GPIO_Init+0x2f0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	43db      	mvns	r3, r3
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	4013      	ands	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d003      	beq.n	800118a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4313      	orrs	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800118a:	4a10      	ldr	r2, [pc, #64]	; (80011cc <HAL_GPIO_Init+0x2f0>)
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	3301      	adds	r3, #1
 8001194:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	fa22 f303 	lsr.w	r3, r2, r3
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	f47f aea3 	bne.w	8000eec <HAL_GPIO_Init+0x10>
  }
}
 80011a6:	bf00      	nop
 80011a8:	bf00      	nop
 80011aa:	371c      	adds	r7, #28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40010000 	.word	0x40010000
 80011bc:	48000400 	.word	0x48000400
 80011c0:	48000800 	.word	0x48000800
 80011c4:	48000c00 	.word	0x48000c00
 80011c8:	48001000 	.word	0x48001000
 80011cc:	40010400 	.word	0x40010400

080011d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	691a      	ldr	r2, [r3, #16]
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	4013      	ands	r3, r2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d002      	beq.n	80011ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011e8:	2301      	movs	r3, #1
 80011ea:	73fb      	strb	r3, [r7, #15]
 80011ec:	e001      	b.n	80011f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011ee:	2300      	movs	r3, #0
 80011f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	807b      	strh	r3, [r7, #2]
 800120c:	4613      	mov	r3, r2
 800120e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001210:	787b      	ldrb	r3, [r7, #1]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001216:	887a      	ldrh	r2, [r7, #2]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800121c:	e002      	b.n	8001224 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800121e:	887a      	ldrh	r2, [r7, #2]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <HAL_PWREx_GetVoltageRange+0x18>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800123c:	4618      	mov	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40007000 	.word	0x40007000

0800124c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800125a:	d130      	bne.n	80012be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800125c:	4b23      	ldr	r3, [pc, #140]	; (80012ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001264:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001268:	d038      	beq.n	80012dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800126a:	4b20      	ldr	r3, [pc, #128]	; (80012ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001272:	4a1e      	ldr	r2, [pc, #120]	; (80012ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001274:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001278:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800127a:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2232      	movs	r2, #50	; 0x32
 8001280:	fb02 f303 	mul.w	r3, r2, r3
 8001284:	4a1b      	ldr	r2, [pc, #108]	; (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001286:	fba2 2303 	umull	r2, r3, r2, r3
 800128a:	0c9b      	lsrs	r3, r3, #18
 800128c:	3301      	adds	r3, #1
 800128e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001290:	e002      	b.n	8001298 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	3b01      	subs	r3, #1
 8001296:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001298:	4b14      	ldr	r3, [pc, #80]	; (80012ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012a4:	d102      	bne.n	80012ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d1f2      	bne.n	8001292 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012ac:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012b8:	d110      	bne.n	80012dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e00f      	b.n	80012de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012be:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012ca:	d007      	beq.n	80012dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012cc:	4b07      	ldr	r3, [pc, #28]	; (80012ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012d4:	4a05      	ldr	r2, [pc, #20]	; (80012ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40007000 	.word	0x40007000
 80012f0:	20000000 	.word	0x20000000
 80012f4:	431bde83 	.word	0x431bde83

080012f8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d102      	bne.n	800130c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	f000 bc02 	b.w	8001b10 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800130c:	4b96      	ldr	r3, [pc, #600]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	f003 030c 	and.w	r3, r3, #12
 8001314:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001316:	4b94      	ldr	r3, [pc, #592]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	f003 0303 	and.w	r3, r3, #3
 800131e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0310 	and.w	r3, r3, #16
 8001328:	2b00      	cmp	r3, #0
 800132a:	f000 80e4 	beq.w	80014f6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d007      	beq.n	8001344 <HAL_RCC_OscConfig+0x4c>
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b0c      	cmp	r3, #12
 8001338:	f040 808b 	bne.w	8001452 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	2b01      	cmp	r3, #1
 8001340:	f040 8087 	bne.w	8001452 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001344:	4b88      	ldr	r3, [pc, #544]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d005      	beq.n	800135c <HAL_RCC_OscConfig+0x64>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d101      	bne.n	800135c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e3d9      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a1a      	ldr	r2, [r3, #32]
 8001360:	4b81      	ldr	r3, [pc, #516]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0308 	and.w	r3, r3, #8
 8001368:	2b00      	cmp	r3, #0
 800136a:	d004      	beq.n	8001376 <HAL_RCC_OscConfig+0x7e>
 800136c:	4b7e      	ldr	r3, [pc, #504]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001374:	e005      	b.n	8001382 <HAL_RCC_OscConfig+0x8a>
 8001376:	4b7c      	ldr	r3, [pc, #496]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001378:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800137c:	091b      	lsrs	r3, r3, #4
 800137e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001382:	4293      	cmp	r3, r2
 8001384:	d223      	bcs.n	80013ce <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a1b      	ldr	r3, [r3, #32]
 800138a:	4618      	mov	r0, r3
 800138c:	f000 fd8c 	bl	8001ea8 <RCC_SetFlashLatencyFromMSIRange>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e3ba      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800139a:	4b73      	ldr	r3, [pc, #460]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a72      	ldr	r2, [pc, #456]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013a0:	f043 0308 	orr.w	r3, r3, #8
 80013a4:	6013      	str	r3, [r2, #0]
 80013a6:	4b70      	ldr	r3, [pc, #448]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6a1b      	ldr	r3, [r3, #32]
 80013b2:	496d      	ldr	r1, [pc, #436]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013b8:	4b6b      	ldr	r3, [pc, #428]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	69db      	ldr	r3, [r3, #28]
 80013c4:	021b      	lsls	r3, r3, #8
 80013c6:	4968      	ldr	r1, [pc, #416]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013c8:	4313      	orrs	r3, r2
 80013ca:	604b      	str	r3, [r1, #4]
 80013cc:	e025      	b.n	800141a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013ce:	4b66      	ldr	r3, [pc, #408]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a65      	ldr	r2, [pc, #404]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013d4:	f043 0308 	orr.w	r3, r3, #8
 80013d8:	6013      	str	r3, [r2, #0]
 80013da:	4b63      	ldr	r3, [pc, #396]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a1b      	ldr	r3, [r3, #32]
 80013e6:	4960      	ldr	r1, [pc, #384]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013e8:	4313      	orrs	r3, r2
 80013ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013ec:	4b5e      	ldr	r3, [pc, #376]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	021b      	lsls	r3, r3, #8
 80013fa:	495b      	ldr	r1, [pc, #364]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013fc:	4313      	orrs	r3, r2
 80013fe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d109      	bne.n	800141a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6a1b      	ldr	r3, [r3, #32]
 800140a:	4618      	mov	r0, r3
 800140c:	f000 fd4c 	bl	8001ea8 <RCC_SetFlashLatencyFromMSIRange>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e37a      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800141a:	f000 fc81 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 800141e:	4602      	mov	r2, r0
 8001420:	4b51      	ldr	r3, [pc, #324]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	091b      	lsrs	r3, r3, #4
 8001426:	f003 030f 	and.w	r3, r3, #15
 800142a:	4950      	ldr	r1, [pc, #320]	; (800156c <HAL_RCC_OscConfig+0x274>)
 800142c:	5ccb      	ldrb	r3, [r1, r3]
 800142e:	f003 031f 	and.w	r3, r3, #31
 8001432:	fa22 f303 	lsr.w	r3, r2, r3
 8001436:	4a4e      	ldr	r2, [pc, #312]	; (8001570 <HAL_RCC_OscConfig+0x278>)
 8001438:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800143a:	4b4e      	ldr	r3, [pc, #312]	; (8001574 <HAL_RCC_OscConfig+0x27c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fbe6 	bl	8000c10 <HAL_InitTick>
 8001444:	4603      	mov	r3, r0
 8001446:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d052      	beq.n	80014f4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800144e:	7bfb      	ldrb	r3, [r7, #15]
 8001450:	e35e      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d032      	beq.n	80014c0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800145a:	4b43      	ldr	r3, [pc, #268]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a42      	ldr	r2, [pc, #264]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001466:	f7ff fc23 	bl	8000cb0 <HAL_GetTick>
 800146a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800146c:	e008      	b.n	8001480 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800146e:	f7ff fc1f 	bl	8000cb0 <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e347      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001480:	4b39      	ldr	r3, [pc, #228]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d0f0      	beq.n	800146e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800148c:	4b36      	ldr	r3, [pc, #216]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a35      	ldr	r2, [pc, #212]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001492:	f043 0308 	orr.w	r3, r3, #8
 8001496:	6013      	str	r3, [r2, #0]
 8001498:	4b33      	ldr	r3, [pc, #204]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a1b      	ldr	r3, [r3, #32]
 80014a4:	4930      	ldr	r1, [pc, #192]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80014a6:	4313      	orrs	r3, r2
 80014a8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014aa:	4b2f      	ldr	r3, [pc, #188]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	021b      	lsls	r3, r3, #8
 80014b8:	492b      	ldr	r1, [pc, #172]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80014ba:	4313      	orrs	r3, r2
 80014bc:	604b      	str	r3, [r1, #4]
 80014be:	e01a      	b.n	80014f6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014c0:	4b29      	ldr	r3, [pc, #164]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a28      	ldr	r2, [pc, #160]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80014c6:	f023 0301 	bic.w	r3, r3, #1
 80014ca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fbf0 	bl	8000cb0 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014d4:	f7ff fbec 	bl	8000cb0 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e314      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014e6:	4b20      	ldr	r3, [pc, #128]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f0      	bne.n	80014d4 <HAL_RCC_OscConfig+0x1dc>
 80014f2:	e000      	b.n	80014f6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014f4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d073      	beq.n	80015ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2b08      	cmp	r3, #8
 8001506:	d005      	beq.n	8001514 <HAL_RCC_OscConfig+0x21c>
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	2b0c      	cmp	r3, #12
 800150c:	d10e      	bne.n	800152c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	2b03      	cmp	r3, #3
 8001512:	d10b      	bne.n	800152c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001514:	4b14      	ldr	r3, [pc, #80]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151c:	2b00      	cmp	r3, #0
 800151e:	d063      	beq.n	80015e8 <HAL_RCC_OscConfig+0x2f0>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d15f      	bne.n	80015e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e2f1      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001534:	d106      	bne.n	8001544 <HAL_RCC_OscConfig+0x24c>
 8001536:	4b0c      	ldr	r3, [pc, #48]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a0b      	ldr	r2, [pc, #44]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800153c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001540:	6013      	str	r3, [r2, #0]
 8001542:	e025      	b.n	8001590 <HAL_RCC_OscConfig+0x298>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800154c:	d114      	bne.n	8001578 <HAL_RCC_OscConfig+0x280>
 800154e:	4b06      	ldr	r3, [pc, #24]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a05      	ldr	r2, [pc, #20]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001558:	6013      	str	r3, [r2, #0]
 800155a:	4b03      	ldr	r3, [pc, #12]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a02      	ldr	r2, [pc, #8]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001564:	6013      	str	r3, [r2, #0]
 8001566:	e013      	b.n	8001590 <HAL_RCC_OscConfig+0x298>
 8001568:	40021000 	.word	0x40021000
 800156c:	08003bd4 	.word	0x08003bd4
 8001570:	20000000 	.word	0x20000000
 8001574:	20000004 	.word	0x20000004
 8001578:	4ba0      	ldr	r3, [pc, #640]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a9f      	ldr	r2, [pc, #636]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 800157e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001582:	6013      	str	r3, [r2, #0]
 8001584:	4b9d      	ldr	r3, [pc, #628]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a9c      	ldr	r2, [pc, #624]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 800158a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800158e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d013      	beq.n	80015c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001598:	f7ff fb8a 	bl	8000cb0 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fb86 	bl	8000cb0 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	; 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e2ae      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015b2:	4b92      	ldr	r3, [pc, #584]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0f0      	beq.n	80015a0 <HAL_RCC_OscConfig+0x2a8>
 80015be:	e014      	b.n	80015ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c0:	f7ff fb76 	bl	8000cb0 <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c8:	f7ff fb72 	bl	8000cb0 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b64      	cmp	r3, #100	; 0x64
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e29a      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015da:	4b88      	ldr	r3, [pc, #544]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f0      	bne.n	80015c8 <HAL_RCC_OscConfig+0x2d0>
 80015e6:	e000      	b.n	80015ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d060      	beq.n	80016b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	2b04      	cmp	r3, #4
 80015fa:	d005      	beq.n	8001608 <HAL_RCC_OscConfig+0x310>
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	2b0c      	cmp	r3, #12
 8001600:	d119      	bne.n	8001636 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	2b02      	cmp	r3, #2
 8001606:	d116      	bne.n	8001636 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001608:	4b7c      	ldr	r3, [pc, #496]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001610:	2b00      	cmp	r3, #0
 8001612:	d005      	beq.n	8001620 <HAL_RCC_OscConfig+0x328>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d101      	bne.n	8001620 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e277      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001620:	4b76      	ldr	r3, [pc, #472]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	691b      	ldr	r3, [r3, #16]
 800162c:	061b      	lsls	r3, r3, #24
 800162e:	4973      	ldr	r1, [pc, #460]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001630:	4313      	orrs	r3, r2
 8001632:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001634:	e040      	b.n	80016b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d023      	beq.n	8001686 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800163e:	4b6f      	ldr	r3, [pc, #444]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a6e      	ldr	r2, [pc, #440]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001648:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800164a:	f7ff fb31 	bl	8000cb0 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001652:	f7ff fb2d 	bl	8000cb0 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e255      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001664:	4b65      	ldr	r3, [pc, #404]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0f0      	beq.n	8001652 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001670:	4b62      	ldr	r3, [pc, #392]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	691b      	ldr	r3, [r3, #16]
 800167c:	061b      	lsls	r3, r3, #24
 800167e:	495f      	ldr	r1, [pc, #380]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]
 8001684:	e018      	b.n	80016b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001686:	4b5d      	ldr	r3, [pc, #372]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a5c      	ldr	r2, [pc, #368]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 800168c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001690:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001692:	f7ff fb0d 	bl	8000cb0 <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800169a:	f7ff fb09 	bl	8000cb0 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e231      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016ac:	4b53      	ldr	r3, [pc, #332]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1f0      	bne.n	800169a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0308 	and.w	r3, r3, #8
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d03c      	beq.n	800173e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	695b      	ldr	r3, [r3, #20]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d01c      	beq.n	8001706 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016cc:	4b4b      	ldr	r3, [pc, #300]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80016ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016d2:	4a4a      	ldr	r2, [pc, #296]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016dc:	f7ff fae8 	bl	8000cb0 <HAL_GetTick>
 80016e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016e4:	f7ff fae4 	bl	8000cb0 <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e20c      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016f6:	4b41      	ldr	r3, [pc, #260]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80016f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016fc:	f003 0302 	and.w	r3, r3, #2
 8001700:	2b00      	cmp	r3, #0
 8001702:	d0ef      	beq.n	80016e4 <HAL_RCC_OscConfig+0x3ec>
 8001704:	e01b      	b.n	800173e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001706:	4b3d      	ldr	r3, [pc, #244]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001708:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800170c:	4a3b      	ldr	r2, [pc, #236]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 800170e:	f023 0301 	bic.w	r3, r3, #1
 8001712:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001716:	f7ff facb 	bl	8000cb0 <HAL_GetTick>
 800171a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800171c:	e008      	b.n	8001730 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800171e:	f7ff fac7 	bl	8000cb0 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d901      	bls.n	8001730 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e1ef      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001730:	4b32      	ldr	r3, [pc, #200]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001732:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1ef      	bne.n	800171e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0304 	and.w	r3, r3, #4
 8001746:	2b00      	cmp	r3, #0
 8001748:	f000 80a6 	beq.w	8001898 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800174c:	2300      	movs	r3, #0
 800174e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001750:	4b2a      	ldr	r3, [pc, #168]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d10d      	bne.n	8001778 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800175c:	4b27      	ldr	r3, [pc, #156]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 800175e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001760:	4a26      	ldr	r2, [pc, #152]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 8001762:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001766:	6593      	str	r3, [r2, #88]	; 0x58
 8001768:	4b24      	ldr	r3, [pc, #144]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 800176a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800176c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001770:	60bb      	str	r3, [r7, #8]
 8001772:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001774:	2301      	movs	r3, #1
 8001776:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001778:	4b21      	ldr	r3, [pc, #132]	; (8001800 <HAL_RCC_OscConfig+0x508>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001780:	2b00      	cmp	r3, #0
 8001782:	d118      	bne.n	80017b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001784:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <HAL_RCC_OscConfig+0x508>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a1d      	ldr	r2, [pc, #116]	; (8001800 <HAL_RCC_OscConfig+0x508>)
 800178a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800178e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001790:	f7ff fa8e 	bl	8000cb0 <HAL_GetTick>
 8001794:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001798:	f7ff fa8a 	bl	8000cb0 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e1b2      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017aa:	4b15      	ldr	r3, [pc, #84]	; (8001800 <HAL_RCC_OscConfig+0x508>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d0f0      	beq.n	8001798 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d108      	bne.n	80017d0 <HAL_RCC_OscConfig+0x4d8>
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80017c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017c4:	4a0d      	ldr	r2, [pc, #52]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80017c6:	f043 0301 	orr.w	r3, r3, #1
 80017ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017ce:	e029      	b.n	8001824 <HAL_RCC_OscConfig+0x52c>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	2b05      	cmp	r3, #5
 80017d6:	d115      	bne.n	8001804 <HAL_RCC_OscConfig+0x50c>
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80017da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017de:	4a07      	ldr	r2, [pc, #28]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80017e0:	f043 0304 	orr.w	r3, r3, #4
 80017e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017e8:	4b04      	ldr	r3, [pc, #16]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80017ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017ee:	4a03      	ldr	r2, [pc, #12]	; (80017fc <HAL_RCC_OscConfig+0x504>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017f8:	e014      	b.n	8001824 <HAL_RCC_OscConfig+0x52c>
 80017fa:	bf00      	nop
 80017fc:	40021000 	.word	0x40021000
 8001800:	40007000 	.word	0x40007000
 8001804:	4b9a      	ldr	r3, [pc, #616]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800180a:	4a99      	ldr	r2, [pc, #612]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 800180c:	f023 0301 	bic.w	r3, r3, #1
 8001810:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001814:	4b96      	ldr	r3, [pc, #600]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800181a:	4a95      	ldr	r2, [pc, #596]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 800181c:	f023 0304 	bic.w	r3, r3, #4
 8001820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d016      	beq.n	800185a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800182c:	f7ff fa40 	bl	8000cb0 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001832:	e00a      	b.n	800184a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001834:	f7ff fa3c 	bl	8000cb0 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001842:	4293      	cmp	r3, r2
 8001844:	d901      	bls.n	800184a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e162      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800184a:	4b89      	ldr	r3, [pc, #548]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 800184c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0ed      	beq.n	8001834 <HAL_RCC_OscConfig+0x53c>
 8001858:	e015      	b.n	8001886 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800185a:	f7ff fa29 	bl	8000cb0 <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001860:	e00a      	b.n	8001878 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001862:	f7ff fa25 	bl	8000cb0 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001870:	4293      	cmp	r3, r2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e14b      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001878:	4b7d      	ldr	r3, [pc, #500]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 800187a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1ed      	bne.n	8001862 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001886:	7ffb      	ldrb	r3, [r7, #31]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d105      	bne.n	8001898 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800188c:	4b78      	ldr	r3, [pc, #480]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 800188e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001890:	4a77      	ldr	r2, [pc, #476]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001892:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001896:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0320 	and.w	r3, r3, #32
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d03c      	beq.n	800191e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d01c      	beq.n	80018e6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018ac:	4b70      	ldr	r3, [pc, #448]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80018ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018b2:	4a6f      	ldr	r2, [pc, #444]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018bc:	f7ff f9f8 	bl	8000cb0 <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018c4:	f7ff f9f4 	bl	8000cb0 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e11c      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018d6:	4b66      	ldr	r3, [pc, #408]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80018d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0ef      	beq.n	80018c4 <HAL_RCC_OscConfig+0x5cc>
 80018e4:	e01b      	b.n	800191e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80018e6:	4b62      	ldr	r3, [pc, #392]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80018e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018ec:	4a60      	ldr	r2, [pc, #384]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80018ee:	f023 0301 	bic.w	r3, r3, #1
 80018f2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f6:	f7ff f9db 	bl	8000cb0 <HAL_GetTick>
 80018fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018fc:	e008      	b.n	8001910 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018fe:	f7ff f9d7 	bl	8000cb0 <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d901      	bls.n	8001910 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e0ff      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001910:	4b57      	ldr	r3, [pc, #348]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001912:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d1ef      	bne.n	80018fe <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001922:	2b00      	cmp	r3, #0
 8001924:	f000 80f3 	beq.w	8001b0e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192c:	2b02      	cmp	r3, #2
 800192e:	f040 80c9 	bne.w	8001ac4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001932:	4b4f      	ldr	r3, [pc, #316]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	f003 0203 	and.w	r2, r3, #3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001942:	429a      	cmp	r2, r3
 8001944:	d12c      	bne.n	80019a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001950:	3b01      	subs	r3, #1
 8001952:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001954:	429a      	cmp	r2, r3
 8001956:	d123      	bne.n	80019a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001962:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001964:	429a      	cmp	r2, r3
 8001966:	d11b      	bne.n	80019a0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001972:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001974:	429a      	cmp	r2, r3
 8001976:	d113      	bne.n	80019a0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001982:	085b      	lsrs	r3, r3, #1
 8001984:	3b01      	subs	r3, #1
 8001986:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001988:	429a      	cmp	r2, r3
 800198a:	d109      	bne.n	80019a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001996:	085b      	lsrs	r3, r3, #1
 8001998:	3b01      	subs	r3, #1
 800199a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800199c:	429a      	cmp	r2, r3
 800199e:	d06b      	beq.n	8001a78 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	2b0c      	cmp	r3, #12
 80019a4:	d062      	beq.n	8001a6c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019a6:	4b32      	ldr	r3, [pc, #200]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e0ac      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019b6:	4b2e      	ldr	r3, [pc, #184]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a2d      	ldr	r2, [pc, #180]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80019bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019c0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019c2:	f7ff f975 	bl	8000cb0 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ca:	f7ff f971 	bl	8000cb0 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e099      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019dc:	4b24      	ldr	r3, [pc, #144]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f0      	bne.n	80019ca <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019e8:	4b21      	ldr	r3, [pc, #132]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 80019ea:	68da      	ldr	r2, [r3, #12]
 80019ec:	4b21      	ldr	r3, [pc, #132]	; (8001a74 <HAL_RCC_OscConfig+0x77c>)
 80019ee:	4013      	ands	r3, r2
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019f8:	3a01      	subs	r2, #1
 80019fa:	0112      	lsls	r2, r2, #4
 80019fc:	4311      	orrs	r1, r2
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a02:	0212      	lsls	r2, r2, #8
 8001a04:	4311      	orrs	r1, r2
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a0a:	0852      	lsrs	r2, r2, #1
 8001a0c:	3a01      	subs	r2, #1
 8001a0e:	0552      	lsls	r2, r2, #21
 8001a10:	4311      	orrs	r1, r2
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a16:	0852      	lsrs	r2, r2, #1
 8001a18:	3a01      	subs	r2, #1
 8001a1a:	0652      	lsls	r2, r2, #25
 8001a1c:	4311      	orrs	r1, r2
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a22:	06d2      	lsls	r2, r2, #27
 8001a24:	430a      	orrs	r2, r1
 8001a26:	4912      	ldr	r1, [pc, #72]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a2c:	4b10      	ldr	r3, [pc, #64]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a0f      	ldr	r2, [pc, #60]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001a32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a36:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a38:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	4a0c      	ldr	r2, [pc, #48]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001a3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a42:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a44:	f7ff f934 	bl	8000cb0 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a4c:	f7ff f930 	bl	8000cb0 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e058      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a5e:	4b04      	ldr	r3, [pc, #16]	; (8001a70 <HAL_RCC_OscConfig+0x778>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0f0      	beq.n	8001a4c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a6a:	e050      	b.n	8001b0e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e04f      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
 8001a70:	40021000 	.word	0x40021000
 8001a74:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a78:	4b27      	ldr	r3, [pc, #156]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d144      	bne.n	8001b0e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a84:	4b24      	ldr	r3, [pc, #144]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a23      	ldr	r2, [pc, #140]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001a8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a8e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a90:	4b21      	ldr	r3, [pc, #132]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	4a20      	ldr	r2, [pc, #128]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001a96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a9a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a9c:	f7ff f908 	bl	8000cb0 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aa4:	f7ff f904 	bl	8000cb0 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e02c      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ab6:	4b18      	ldr	r3, [pc, #96]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d0f0      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x7ac>
 8001ac2:	e024      	b.n	8001b0e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	2b0c      	cmp	r3, #12
 8001ac8:	d01f      	beq.n	8001b0a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aca:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a12      	ldr	r2, [pc, #72]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001ad0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad6:	f7ff f8eb 	bl	8000cb0 <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ade:	f7ff f8e7 	bl	8000cb0 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e00f      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001af0:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1f0      	bne.n	8001ade <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001afc:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001afe:	68da      	ldr	r2, [r3, #12]
 8001b00:	4905      	ldr	r1, [pc, #20]	; (8001b18 <HAL_RCC_OscConfig+0x820>)
 8001b02:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <HAL_RCC_OscConfig+0x824>)
 8001b04:	4013      	ands	r3, r2
 8001b06:	60cb      	str	r3, [r1, #12]
 8001b08:	e001      	b.n	8001b0e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3720      	adds	r7, #32
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	feeefffc 	.word	0xfeeefffc

08001b20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d101      	bne.n	8001b34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e0e7      	b.n	8001d04 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b34:	4b75      	ldr	r3, [pc, #468]	; (8001d0c <HAL_RCC_ClockConfig+0x1ec>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0307 	and.w	r3, r3, #7
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d910      	bls.n	8001b64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b42:	4b72      	ldr	r3, [pc, #456]	; (8001d0c <HAL_RCC_ClockConfig+0x1ec>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f023 0207 	bic.w	r2, r3, #7
 8001b4a:	4970      	ldr	r1, [pc, #448]	; (8001d0c <HAL_RCC_ClockConfig+0x1ec>)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b52:	4b6e      	ldr	r3, [pc, #440]	; (8001d0c <HAL_RCC_ClockConfig+0x1ec>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	683a      	ldr	r2, [r7, #0]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d001      	beq.n	8001b64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e0cf      	b.n	8001d04 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d010      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	4b66      	ldr	r3, [pc, #408]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d908      	bls.n	8001b92 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b80:	4b63      	ldr	r3, [pc, #396]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	4960      	ldr	r1, [pc, #384]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d04c      	beq.n	8001c38 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	d107      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ba6:	4b5a      	ldr	r3, [pc, #360]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d121      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e0a6      	b.n	8001d04 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d107      	bne.n	8001bce <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bbe:	4b54      	ldr	r3, [pc, #336]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d115      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e09a      	b.n	8001d04 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d107      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bd6:	4b4e      	ldr	r3, [pc, #312]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d109      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e08e      	b.n	8001d04 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001be6:	4b4a      	ldr	r3, [pc, #296]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e086      	b.n	8001d04 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bf6:	4b46      	ldr	r3, [pc, #280]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f023 0203 	bic.w	r2, r3, #3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	4943      	ldr	r1, [pc, #268]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c08:	f7ff f852 	bl	8000cb0 <HAL_GetTick>
 8001c0c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c0e:	e00a      	b.n	8001c26 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c10:	f7ff f84e 	bl	8000cb0 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e06e      	b.n	8001d04 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c26:	4b3a      	ldr	r3, [pc, #232]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f003 020c 	and.w	r2, r3, #12
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d1eb      	bne.n	8001c10 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d010      	beq.n	8001c66 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	4b31      	ldr	r3, [pc, #196]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d208      	bcs.n	8001c66 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c54:	4b2e      	ldr	r3, [pc, #184]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	492b      	ldr	r1, [pc, #172]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001c62:	4313      	orrs	r3, r2
 8001c64:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c66:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <HAL_RCC_ClockConfig+0x1ec>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d210      	bcs.n	8001c96 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c74:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <HAL_RCC_ClockConfig+0x1ec>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f023 0207 	bic.w	r2, r3, #7
 8001c7c:	4923      	ldr	r1, [pc, #140]	; (8001d0c <HAL_RCC_ClockConfig+0x1ec>)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c84:	4b21      	ldr	r3, [pc, #132]	; (8001d0c <HAL_RCC_ClockConfig+0x1ec>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0307 	and.w	r3, r3, #7
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d001      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e036      	b.n	8001d04 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0304 	and.w	r3, r3, #4
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d008      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca2:	4b1b      	ldr	r3, [pc, #108]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	4918      	ldr	r1, [pc, #96]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0308 	and.w	r3, r3, #8
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d009      	beq.n	8001cd4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cc0:	4b13      	ldr	r3, [pc, #76]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4910      	ldr	r1, [pc, #64]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cd4:	f000 f824 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	4b0d      	ldr	r3, [pc, #52]	; (8001d10 <HAL_RCC_ClockConfig+0x1f0>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	091b      	lsrs	r3, r3, #4
 8001ce0:	f003 030f 	and.w	r3, r3, #15
 8001ce4:	490b      	ldr	r1, [pc, #44]	; (8001d14 <HAL_RCC_ClockConfig+0x1f4>)
 8001ce6:	5ccb      	ldrb	r3, [r1, r3]
 8001ce8:	f003 031f 	and.w	r3, r3, #31
 8001cec:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf0:	4a09      	ldr	r2, [pc, #36]	; (8001d18 <HAL_RCC_ClockConfig+0x1f8>)
 8001cf2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001cf4:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <HAL_RCC_ClockConfig+0x1fc>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe ff89 	bl	8000c10 <HAL_InitTick>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d02:	7afb      	ldrb	r3, [r7, #11]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40022000 	.word	0x40022000
 8001d10:	40021000 	.word	0x40021000
 8001d14:	08003bd4 	.word	0x08003bd4
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	20000004 	.word	0x20000004

08001d20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b089      	sub	sp, #36	; 0x24
 8001d24:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d2e:	4b3e      	ldr	r3, [pc, #248]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d38:	4b3b      	ldr	r3, [pc, #236]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	f003 0303 	and.w	r3, r3, #3
 8001d40:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d005      	beq.n	8001d54 <HAL_RCC_GetSysClockFreq+0x34>
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	2b0c      	cmp	r3, #12
 8001d4c:	d121      	bne.n	8001d92 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d11e      	bne.n	8001d92 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d54:	4b34      	ldr	r3, [pc, #208]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0308 	and.w	r3, r3, #8
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d107      	bne.n	8001d70 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d60:	4b31      	ldr	r3, [pc, #196]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d66:	0a1b      	lsrs	r3, r3, #8
 8001d68:	f003 030f 	and.w	r3, r3, #15
 8001d6c:	61fb      	str	r3, [r7, #28]
 8001d6e:	e005      	b.n	8001d7c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d70:	4b2d      	ldr	r3, [pc, #180]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	091b      	lsrs	r3, r3, #4
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d7c:	4a2b      	ldr	r2, [pc, #172]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d84:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d10d      	bne.n	8001da8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d90:	e00a      	b.n	8001da8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	d102      	bne.n	8001d9e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d98:	4b25      	ldr	r3, [pc, #148]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d9a:	61bb      	str	r3, [r7, #24]
 8001d9c:	e004      	b.n	8001da8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	2b08      	cmp	r3, #8
 8001da2:	d101      	bne.n	8001da8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001da4:	4b23      	ldr	r3, [pc, #140]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x114>)
 8001da6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	2b0c      	cmp	r3, #12
 8001dac:	d134      	bne.n	8001e18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dae:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	f003 0303 	and.w	r3, r3, #3
 8001db6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d003      	beq.n	8001dc6 <HAL_RCC_GetSysClockFreq+0xa6>
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	d003      	beq.n	8001dcc <HAL_RCC_GetSysClockFreq+0xac>
 8001dc4:	e005      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001dc6:	4b1a      	ldr	r3, [pc, #104]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x110>)
 8001dc8:	617b      	str	r3, [r7, #20]
      break;
 8001dca:	e005      	b.n	8001dd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001dcc:	4b19      	ldr	r3, [pc, #100]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x114>)
 8001dce:	617b      	str	r3, [r7, #20]
      break;
 8001dd0:	e002      	b.n	8001dd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	617b      	str	r3, [r7, #20]
      break;
 8001dd6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dd8:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	091b      	lsrs	r3, r3, #4
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	3301      	adds	r3, #1
 8001de4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001de6:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	0a1b      	lsrs	r3, r3, #8
 8001dec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001df0:	697a      	ldr	r2, [r7, #20]
 8001df2:	fb03 f202 	mul.w	r2, r3, r2
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	0e5b      	lsrs	r3, r3, #25
 8001e04:	f003 0303 	and.w	r3, r3, #3
 8001e08:	3301      	adds	r3, #1
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e0e:	697a      	ldr	r2, [r7, #20]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e18:	69bb      	ldr	r3, [r7, #24]
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3724      	adds	r7, #36	; 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	08003bec 	.word	0x08003bec
 8001e30:	00f42400 	.word	0x00f42400
 8001e34:	007a1200 	.word	0x007a1200

08001e38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e3c:	4b03      	ldr	r3, [pc, #12]	; (8001e4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	20000000 	.word	0x20000000

08001e50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e54:	f7ff fff0 	bl	8001e38 <HAL_RCC_GetHCLKFreq>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	0a1b      	lsrs	r3, r3, #8
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	4904      	ldr	r1, [pc, #16]	; (8001e78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e66:	5ccb      	ldrb	r3, [r1, r3]
 8001e68:	f003 031f 	and.w	r3, r3, #31
 8001e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40021000 	.word	0x40021000
 8001e78:	08003be4 	.word	0x08003be4

08001e7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e80:	f7ff ffda 	bl	8001e38 <HAL_RCC_GetHCLKFreq>
 8001e84:	4602      	mov	r2, r0
 8001e86:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	0adb      	lsrs	r3, r3, #11
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	4904      	ldr	r1, [pc, #16]	; (8001ea4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e92:	5ccb      	ldrb	r3, [r1, r3]
 8001e94:	f003 031f 	and.w	r3, r3, #31
 8001e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	08003be4 	.word	0x08003be4

08001ea8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ec0:	f7ff f9b6 	bl	8001230 <HAL_PWREx_GetVoltageRange>
 8001ec4:	6178      	str	r0, [r7, #20]
 8001ec6:	e014      	b.n	8001ef2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ec8:	4b25      	ldr	r3, [pc, #148]	; (8001f60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ecc:	4a24      	ldr	r2, [pc, #144]	; (8001f60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ece:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	6593      	str	r3, [r2, #88]	; 0x58
 8001ed4:	4b22      	ldr	r3, [pc, #136]	; (8001f60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ee0:	f7ff f9a6 	bl	8001230 <HAL_PWREx_GetVoltageRange>
 8001ee4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ee6:	4b1e      	ldr	r3, [pc, #120]	; (8001f60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eea:	4a1d      	ldr	r2, [pc, #116]	; (8001f60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ef0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ef8:	d10b      	bne.n	8001f12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b80      	cmp	r3, #128	; 0x80
 8001efe:	d919      	bls.n	8001f34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2ba0      	cmp	r3, #160	; 0xa0
 8001f04:	d902      	bls.n	8001f0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f06:	2302      	movs	r3, #2
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	e013      	b.n	8001f34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	e010      	b.n	8001f34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b80      	cmp	r3, #128	; 0x80
 8001f16:	d902      	bls.n	8001f1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f18:	2303      	movs	r3, #3
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	e00a      	b.n	8001f34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b80      	cmp	r3, #128	; 0x80
 8001f22:	d102      	bne.n	8001f2a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f24:	2302      	movs	r3, #2
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	e004      	b.n	8001f34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b70      	cmp	r3, #112	; 0x70
 8001f2e:	d101      	bne.n	8001f34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f30:	2301      	movs	r3, #1
 8001f32:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f34:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f023 0207 	bic.w	r2, r3, #7
 8001f3c:	4909      	ldr	r1, [pc, #36]	; (8001f64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d001      	beq.n	8001f56 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40022000 	.word	0x40022000

08001f68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f70:	2300      	movs	r3, #0
 8001f72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f74:	2300      	movs	r3, #0
 8001f76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d031      	beq.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f88:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f8c:	d01a      	beq.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8001f8e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f92:	d814      	bhi.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d009      	beq.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f98:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001f9c:	d10f      	bne.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001f9e:	4b5d      	ldr	r3, [pc, #372]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	4a5c      	ldr	r2, [pc, #368]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fa8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001faa:	e00c      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3304      	adds	r3, #4
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f000 fa44 	bl	8002440 <RCCEx_PLLSAI1_Config>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fbc:	e003      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	74fb      	strb	r3, [r7, #19]
      break;
 8001fc2:	e000      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8001fc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001fc6:	7cfb      	ldrb	r3, [r7, #19]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10b      	bne.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001fcc:	4b51      	ldr	r3, [pc, #324]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fda:	494e      	ldr	r1, [pc, #312]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001fe2:	e001      	b.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fe4:	7cfb      	ldrb	r3, [r7, #19]
 8001fe6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 809e 	beq.w	8002132 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ffa:	4b46      	ldr	r3, [pc, #280]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002006:	2301      	movs	r3, #1
 8002008:	e000      	b.n	800200c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800200a:	2300      	movs	r3, #0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d00d      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002010:	4b40      	ldr	r3, [pc, #256]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002014:	4a3f      	ldr	r2, [pc, #252]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002016:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800201a:	6593      	str	r3, [r2, #88]	; 0x58
 800201c:	4b3d      	ldr	r3, [pc, #244]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800201e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002028:	2301      	movs	r3, #1
 800202a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800202c:	4b3a      	ldr	r3, [pc, #232]	; (8002118 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a39      	ldr	r2, [pc, #228]	; (8002118 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002032:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002036:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002038:	f7fe fe3a 	bl	8000cb0 <HAL_GetTick>
 800203c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800203e:	e009      	b.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002040:	f7fe fe36 	bl	8000cb0 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d902      	bls.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	74fb      	strb	r3, [r7, #19]
        break;
 8002052:	e005      	b.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002054:	4b30      	ldr	r3, [pc, #192]	; (8002118 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0ef      	beq.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002060:	7cfb      	ldrb	r3, [r7, #19]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d15a      	bne.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002066:	4b2b      	ldr	r3, [pc, #172]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800206c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002070:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d01e      	beq.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	429a      	cmp	r2, r3
 8002080:	d019      	beq.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002082:	4b24      	ldr	r3, [pc, #144]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800208c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800208e:	4b21      	ldr	r3, [pc, #132]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002094:	4a1f      	ldr	r2, [pc, #124]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002096:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800209a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800209e:	4b1d      	ldr	r3, [pc, #116]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020a4:	4a1b      	ldr	r2, [pc, #108]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020ae:	4a19      	ldr	r2, [pc, #100]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d016      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c0:	f7fe fdf6 	bl	8000cb0 <HAL_GetTick>
 80020c4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020c6:	e00b      	b.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c8:	f7fe fdf2 	bl	8000cb0 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d902      	bls.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	74fb      	strb	r3, [r7, #19]
            break;
 80020de:	e006      	b.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020e0:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d0ec      	beq.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80020ee:	7cfb      	ldrb	r3, [r7, #19]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d10b      	bne.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020f4:	4b07      	ldr	r3, [pc, #28]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002102:	4904      	ldr	r1, [pc, #16]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002104:	4313      	orrs	r3, r2
 8002106:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800210a:	e009      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800210c:	7cfb      	ldrb	r3, [r7, #19]
 800210e:	74bb      	strb	r3, [r7, #18]
 8002110:	e006      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002112:	bf00      	nop
 8002114:	40021000 	.word	0x40021000
 8002118:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800211c:	7cfb      	ldrb	r3, [r7, #19]
 800211e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002120:	7c7b      	ldrb	r3, [r7, #17]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d105      	bne.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002126:	4b9e      	ldr	r3, [pc, #632]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800212a:	4a9d      	ldr	r2, [pc, #628]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800212c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002130:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00a      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800213e:	4b98      	ldr	r3, [pc, #608]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002144:	f023 0203 	bic.w	r2, r3, #3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4994      	ldr	r1, [pc, #592]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800214e:	4313      	orrs	r3, r2
 8002150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00a      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002160:	4b8f      	ldr	r3, [pc, #572]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002166:	f023 020c 	bic.w	r2, r3, #12
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	498c      	ldr	r1, [pc, #560]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002170:	4313      	orrs	r3, r2
 8002172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0304 	and.w	r3, r3, #4
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00a      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002182:	4b87      	ldr	r3, [pc, #540]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002188:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002190:	4983      	ldr	r1, [pc, #524]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002192:	4313      	orrs	r3, r2
 8002194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0308 	and.w	r3, r3, #8
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00a      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021a4:	4b7e      	ldr	r3, [pc, #504]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021aa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b2:	497b      	ldr	r1, [pc, #492]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0320 	and.w	r3, r3, #32
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021c6:	4b76      	ldr	r3, [pc, #472]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021cc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d4:	4972      	ldr	r1, [pc, #456]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00a      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021e8:	4b6d      	ldr	r3, [pc, #436]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ee:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f6:	496a      	ldr	r1, [pc, #424]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00a      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800220a:	4b65      	ldr	r3, [pc, #404]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800220c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002210:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002218:	4961      	ldr	r1, [pc, #388]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800221a:	4313      	orrs	r3, r2
 800221c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800222c:	4b5c      	ldr	r3, [pc, #368]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800222e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002232:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800223a:	4959      	ldr	r1, [pc, #356]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800223c:	4313      	orrs	r3, r2
 800223e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800224e:	4b54      	ldr	r3, [pc, #336]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002254:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800225c:	4950      	ldr	r1, [pc, #320]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800225e:	4313      	orrs	r3, r2
 8002260:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00a      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002270:	4b4b      	ldr	r3, [pc, #300]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002276:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800227e:	4948      	ldr	r1, [pc, #288]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002280:	4313      	orrs	r3, r2
 8002282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d00a      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002292:	4b43      	ldr	r3, [pc, #268]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002294:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002298:	f023 0203 	bic.w	r2, r3, #3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	493f      	ldr	r1, [pc, #252]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d028      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022b4:	4b3a      	ldr	r3, [pc, #232]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022c2:	4937      	ldr	r1, [pc, #220]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022d2:	d106      	bne.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d4:	4b32      	ldr	r3, [pc, #200]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	4a31      	ldr	r2, [pc, #196]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80022da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022de:	60d3      	str	r3, [r2, #12]
 80022e0:	e011      	b.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022e6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022ea:	d10c      	bne.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3304      	adds	r3, #4
 80022f0:	2101      	movs	r1, #1
 80022f2:	4618      	mov	r0, r3
 80022f4:	f000 f8a4 	bl	8002440 <RCCEx_PLLSAI1_Config>
 80022f8:	4603      	mov	r3, r0
 80022fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80022fc:	7cfb      	ldrb	r3, [r7, #19]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8002302:	7cfb      	ldrb	r3, [r7, #19]
 8002304:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d028      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002312:	4b23      	ldr	r3, [pc, #140]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002318:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002320:	491f      	ldr	r1, [pc, #124]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002322:	4313      	orrs	r3, r2
 8002324:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800232c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002330:	d106      	bne.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002332:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	4a1a      	ldr	r2, [pc, #104]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002338:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800233c:	60d3      	str	r3, [r2, #12]
 800233e:	e011      	b.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002344:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002348:	d10c      	bne.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3304      	adds	r3, #4
 800234e:	2101      	movs	r1, #1
 8002350:	4618      	mov	r0, r3
 8002352:	f000 f875 	bl	8002440 <RCCEx_PLLSAI1_Config>
 8002356:	4603      	mov	r3, r0
 8002358:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800235a:	7cfb      	ldrb	r3, [r7, #19]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8002360:	7cfb      	ldrb	r3, [r7, #19]
 8002362:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d02b      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002370:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002376:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237e:	4908      	ldr	r1, [pc, #32]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002380:	4313      	orrs	r3, r2
 8002382:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800238a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800238e:	d109      	bne.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002390:	4b03      	ldr	r3, [pc, #12]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	4a02      	ldr	r2, [pc, #8]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800239a:	60d3      	str	r3, [r2, #12]
 800239c:	e014      	b.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x460>
 800239e:	bf00      	nop
 80023a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80023ac:	d10c      	bne.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3304      	adds	r3, #4
 80023b2:	2101      	movs	r1, #1
 80023b4:	4618      	mov	r0, r3
 80023b6:	f000 f843 	bl	8002440 <RCCEx_PLLSAI1_Config>
 80023ba:	4603      	mov	r3, r0
 80023bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023be:	7cfb      	ldrb	r3, [r7, #19]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 80023c4:	7cfb      	ldrb	r3, [r7, #19]
 80023c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01c      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80023d4:	4b19      	ldr	r3, [pc, #100]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80023d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e2:	4916      	ldr	r1, [pc, #88]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80023f2:	d10c      	bne.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3304      	adds	r3, #4
 80023f8:	2102      	movs	r1, #2
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 f820 	bl	8002440 <RCCEx_PLLSAI1_Config>
 8002400:	4603      	mov	r3, r0
 8002402:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002404:	7cfb      	ldrb	r3, [r7, #19]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 800240a:	7cfb      	ldrb	r3, [r7, #19]
 800240c:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00a      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800241a:	4b08      	ldr	r3, [pc, #32]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800241c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002420:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002428:	4904      	ldr	r1, [pc, #16]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800242a:	4313      	orrs	r3, r2
 800242c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002430:	7cbb      	ldrb	r3, [r7, #18]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40021000 	.word	0x40021000

08002440 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800244a:	2300      	movs	r3, #0
 800244c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800244e:	4b74      	ldr	r3, [pc, #464]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d018      	beq.n	800248c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800245a:	4b71      	ldr	r3, [pc, #452]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	f003 0203 	and.w	r2, r3, #3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	429a      	cmp	r2, r3
 8002468:	d10d      	bne.n	8002486 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
       ||
 800246e:	2b00      	cmp	r3, #0
 8002470:	d009      	beq.n	8002486 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002472:	4b6b      	ldr	r3, [pc, #428]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	091b      	lsrs	r3, r3, #4
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	1c5a      	adds	r2, r3, #1
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
       ||
 8002482:	429a      	cmp	r2, r3
 8002484:	d047      	beq.n	8002516 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	73fb      	strb	r3, [r7, #15]
 800248a:	e044      	b.n	8002516 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b03      	cmp	r3, #3
 8002492:	d018      	beq.n	80024c6 <RCCEx_PLLSAI1_Config+0x86>
 8002494:	2b03      	cmp	r3, #3
 8002496:	d825      	bhi.n	80024e4 <RCCEx_PLLSAI1_Config+0xa4>
 8002498:	2b01      	cmp	r3, #1
 800249a:	d002      	beq.n	80024a2 <RCCEx_PLLSAI1_Config+0x62>
 800249c:	2b02      	cmp	r3, #2
 800249e:	d009      	beq.n	80024b4 <RCCEx_PLLSAI1_Config+0x74>
 80024a0:	e020      	b.n	80024e4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80024a2:	4b5f      	ldr	r3, [pc, #380]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d11d      	bne.n	80024ea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024b2:	e01a      	b.n	80024ea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80024b4:	4b5a      	ldr	r3, [pc, #360]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d116      	bne.n	80024ee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024c4:	e013      	b.n	80024ee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80024c6:	4b56      	ldr	r3, [pc, #344]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10f      	bne.n	80024f2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024d2:	4b53      	ldr	r3, [pc, #332]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d109      	bne.n	80024f2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80024e2:	e006      	b.n	80024f2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	73fb      	strb	r3, [r7, #15]
      break;
 80024e8:	e004      	b.n	80024f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024ea:	bf00      	nop
 80024ec:	e002      	b.n	80024f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024ee:	bf00      	nop
 80024f0:	e000      	b.n	80024f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10d      	bne.n	8002516 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80024fa:	4b49      	ldr	r3, [pc, #292]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6819      	ldr	r1, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	3b01      	subs	r3, #1
 800250c:	011b      	lsls	r3, r3, #4
 800250e:	430b      	orrs	r3, r1
 8002510:	4943      	ldr	r1, [pc, #268]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002512:	4313      	orrs	r3, r2
 8002514:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002516:	7bfb      	ldrb	r3, [r7, #15]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d17c      	bne.n	8002616 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800251c:	4b40      	ldr	r3, [pc, #256]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a3f      	ldr	r2, [pc, #252]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002522:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002526:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002528:	f7fe fbc2 	bl	8000cb0 <HAL_GetTick>
 800252c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800252e:	e009      	b.n	8002544 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002530:	f7fe fbbe 	bl	8000cb0 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d902      	bls.n	8002544 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	73fb      	strb	r3, [r7, #15]
        break;
 8002542:	e005      	b.n	8002550 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002544:	4b36      	ldr	r3, [pc, #216]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d1ef      	bne.n	8002530 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d15f      	bne.n	8002616 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d110      	bne.n	800257e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800255c:	4b30      	ldr	r3, [pc, #192]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002564:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6892      	ldr	r2, [r2, #8]
 800256c:	0211      	lsls	r1, r2, #8
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	68d2      	ldr	r2, [r2, #12]
 8002572:	06d2      	lsls	r2, r2, #27
 8002574:	430a      	orrs	r2, r1
 8002576:	492a      	ldr	r1, [pc, #168]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002578:	4313      	orrs	r3, r2
 800257a:	610b      	str	r3, [r1, #16]
 800257c:	e027      	b.n	80025ce <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d112      	bne.n	80025aa <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002584:	4b26      	ldr	r3, [pc, #152]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800258c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6892      	ldr	r2, [r2, #8]
 8002594:	0211      	lsls	r1, r2, #8
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6912      	ldr	r2, [r2, #16]
 800259a:	0852      	lsrs	r2, r2, #1
 800259c:	3a01      	subs	r2, #1
 800259e:	0552      	lsls	r2, r2, #21
 80025a0:	430a      	orrs	r2, r1
 80025a2:	491f      	ldr	r1, [pc, #124]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	610b      	str	r3, [r1, #16]
 80025a8:	e011      	b.n	80025ce <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025aa:	4b1d      	ldr	r3, [pc, #116]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80025b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6892      	ldr	r2, [r2, #8]
 80025ba:	0211      	lsls	r1, r2, #8
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6952      	ldr	r2, [r2, #20]
 80025c0:	0852      	lsrs	r2, r2, #1
 80025c2:	3a01      	subs	r2, #1
 80025c4:	0652      	lsls	r2, r2, #25
 80025c6:	430a      	orrs	r2, r1
 80025c8:	4915      	ldr	r1, [pc, #84]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025ca:	4313      	orrs	r3, r2
 80025cc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80025ce:	4b14      	ldr	r3, [pc, #80]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a13      	ldr	r2, [pc, #76]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80025d8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025da:	f7fe fb69 	bl	8000cb0 <HAL_GetTick>
 80025de:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025e0:	e009      	b.n	80025f6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025e2:	f7fe fb65 	bl	8000cb0 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d902      	bls.n	80025f6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	73fb      	strb	r3, [r7, #15]
          break;
 80025f4:	e005      	b.n	8002602 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025f6:	4b0a      	ldr	r3, [pc, #40]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0ef      	beq.n	80025e2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d106      	bne.n	8002616 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002608:	4b05      	ldr	r3, [pc, #20]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 800260a:	691a      	ldr	r2, [r3, #16]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4903      	ldr	r1, [pc, #12]	; (8002620 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002612:	4313      	orrs	r3, r2
 8002614:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002616:	7bfb      	ldrb	r3, [r7, #15]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3710      	adds	r7, #16
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40021000 	.word	0x40021000

08002624 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e040      	b.n	80026b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800263a:	2b00      	cmp	r3, #0
 800263c:	d106      	bne.n	800264c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7fe f9ca 	bl	80009e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2224      	movs	r2, #36	; 0x24
 8002650:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f022 0201 	bic.w	r2, r2, #1
 8002660:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 fb38 	bl	8002ce0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f000 f8af 	bl	80027d4 <UART_SetConfig>
 8002676:	4603      	mov	r3, r0
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e01b      	b.n	80026b8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800268e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689a      	ldr	r2, [r3, #8]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800269e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 0201 	orr.w	r2, r2, #1
 80026ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 fbb7 	bl	8002e24 <UART_CheckIdleState>
 80026b6:	4603      	mov	r3, r0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08a      	sub	sp, #40	; 0x28
 80026c4:	af02      	add	r7, sp, #8
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	603b      	str	r3, [r7, #0]
 80026cc:	4613      	mov	r3, r2
 80026ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026d4:	2b20      	cmp	r3, #32
 80026d6:	d178      	bne.n	80027ca <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d002      	beq.n	80026e4 <HAL_UART_Transmit+0x24>
 80026de:	88fb      	ldrh	r3, [r7, #6]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e071      	b.n	80027cc <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2221      	movs	r2, #33	; 0x21
 80026f4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026f6:	f7fe fadb 	bl	8000cb0 <HAL_GetTick>
 80026fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	88fa      	ldrh	r2, [r7, #6]
 8002700:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	88fa      	ldrh	r2, [r7, #6]
 8002708:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002714:	d108      	bne.n	8002728 <HAL_UART_Transmit+0x68>
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d104      	bne.n	8002728 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800271e:	2300      	movs	r3, #0
 8002720:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	61bb      	str	r3, [r7, #24]
 8002726:	e003      	b.n	8002730 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800272c:	2300      	movs	r3, #0
 800272e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002730:	e030      	b.n	8002794 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	2200      	movs	r2, #0
 800273a:	2180      	movs	r1, #128	; 0x80
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 fc19 	bl	8002f74 <UART_WaitOnFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d004      	beq.n	8002752 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2220      	movs	r2, #32
 800274c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e03c      	b.n	80027cc <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d10b      	bne.n	8002770 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	881a      	ldrh	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002764:	b292      	uxth	r2, r2
 8002766:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	3302      	adds	r3, #2
 800276c:	61bb      	str	r3, [r7, #24]
 800276e:	e008      	b.n	8002782 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	781a      	ldrb	r2, [r3, #0]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	b292      	uxth	r2, r2
 800277a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	3301      	adds	r3, #1
 8002780:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002788:	b29b      	uxth	r3, r3
 800278a:	3b01      	subs	r3, #1
 800278c:	b29a      	uxth	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800279a:	b29b      	uxth	r3, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1c8      	bne.n	8002732 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	2200      	movs	r2, #0
 80027a8:	2140      	movs	r1, #64	; 0x40
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 fbe2 	bl	8002f74 <UART_WaitOnFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d004      	beq.n	80027c0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2220      	movs	r2, #32
 80027ba:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e005      	b.n	80027cc <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2220      	movs	r2, #32
 80027c4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e000      	b.n	80027cc <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
  }
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3720      	adds	r7, #32
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027d8:	b08a      	sub	sp, #40	; 0x28
 80027da:	af00      	add	r7, sp, #0
 80027dc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80027de:	2300      	movs	r3, #0
 80027e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	431a      	orrs	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	431a      	orrs	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	4ba5      	ldr	r3, [pc, #660]	; (8002a98 <UART_SetConfig+0x2c4>)
 8002804:	4013      	ands	r3, r2
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800280c:	430b      	orrs	r3, r1
 800280e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	430a      	orrs	r2, r1
 8002824:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a9a      	ldr	r2, [pc, #616]	; (8002a9c <UART_SetConfig+0x2c8>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d004      	beq.n	8002840 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800283c:	4313      	orrs	r3, r2
 800283e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002850:	430a      	orrs	r2, r1
 8002852:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a91      	ldr	r2, [pc, #580]	; (8002aa0 <UART_SetConfig+0x2cc>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d126      	bne.n	80028ac <UART_SetConfig+0xd8>
 800285e:	4b91      	ldr	r3, [pc, #580]	; (8002aa4 <UART_SetConfig+0x2d0>)
 8002860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	2b03      	cmp	r3, #3
 800286a:	d81b      	bhi.n	80028a4 <UART_SetConfig+0xd0>
 800286c:	a201      	add	r2, pc, #4	; (adr r2, 8002874 <UART_SetConfig+0xa0>)
 800286e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002872:	bf00      	nop
 8002874:	08002885 	.word	0x08002885
 8002878:	08002895 	.word	0x08002895
 800287c:	0800288d 	.word	0x0800288d
 8002880:	0800289d 	.word	0x0800289d
 8002884:	2301      	movs	r3, #1
 8002886:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800288a:	e0d6      	b.n	8002a3a <UART_SetConfig+0x266>
 800288c:	2302      	movs	r3, #2
 800288e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002892:	e0d2      	b.n	8002a3a <UART_SetConfig+0x266>
 8002894:	2304      	movs	r3, #4
 8002896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800289a:	e0ce      	b.n	8002a3a <UART_SetConfig+0x266>
 800289c:	2308      	movs	r3, #8
 800289e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028a2:	e0ca      	b.n	8002a3a <UART_SetConfig+0x266>
 80028a4:	2310      	movs	r3, #16
 80028a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80028aa:	e0c6      	b.n	8002a3a <UART_SetConfig+0x266>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a7d      	ldr	r2, [pc, #500]	; (8002aa8 <UART_SetConfig+0x2d4>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d138      	bne.n	8002928 <UART_SetConfig+0x154>
 80028b6:	4b7b      	ldr	r3, [pc, #492]	; (8002aa4 <UART_SetConfig+0x2d0>)
 80028b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028bc:	f003 030c 	and.w	r3, r3, #12
 80028c0:	2b0c      	cmp	r3, #12
 80028c2:	d82d      	bhi.n	8002920 <UART_SetConfig+0x14c>
 80028c4:	a201      	add	r2, pc, #4	; (adr r2, 80028cc <UART_SetConfig+0xf8>)
 80028c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ca:	bf00      	nop
 80028cc:	08002901 	.word	0x08002901
 80028d0:	08002921 	.word	0x08002921
 80028d4:	08002921 	.word	0x08002921
 80028d8:	08002921 	.word	0x08002921
 80028dc:	08002911 	.word	0x08002911
 80028e0:	08002921 	.word	0x08002921
 80028e4:	08002921 	.word	0x08002921
 80028e8:	08002921 	.word	0x08002921
 80028ec:	08002909 	.word	0x08002909
 80028f0:	08002921 	.word	0x08002921
 80028f4:	08002921 	.word	0x08002921
 80028f8:	08002921 	.word	0x08002921
 80028fc:	08002919 	.word	0x08002919
 8002900:	2300      	movs	r3, #0
 8002902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002906:	e098      	b.n	8002a3a <UART_SetConfig+0x266>
 8002908:	2302      	movs	r3, #2
 800290a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800290e:	e094      	b.n	8002a3a <UART_SetConfig+0x266>
 8002910:	2304      	movs	r3, #4
 8002912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002916:	e090      	b.n	8002a3a <UART_SetConfig+0x266>
 8002918:	2308      	movs	r3, #8
 800291a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800291e:	e08c      	b.n	8002a3a <UART_SetConfig+0x266>
 8002920:	2310      	movs	r3, #16
 8002922:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002926:	e088      	b.n	8002a3a <UART_SetConfig+0x266>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a5f      	ldr	r2, [pc, #380]	; (8002aac <UART_SetConfig+0x2d8>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d125      	bne.n	800297e <UART_SetConfig+0x1aa>
 8002932:	4b5c      	ldr	r3, [pc, #368]	; (8002aa4 <UART_SetConfig+0x2d0>)
 8002934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002938:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800293c:	2b30      	cmp	r3, #48	; 0x30
 800293e:	d016      	beq.n	800296e <UART_SetConfig+0x19a>
 8002940:	2b30      	cmp	r3, #48	; 0x30
 8002942:	d818      	bhi.n	8002976 <UART_SetConfig+0x1a2>
 8002944:	2b20      	cmp	r3, #32
 8002946:	d00a      	beq.n	800295e <UART_SetConfig+0x18a>
 8002948:	2b20      	cmp	r3, #32
 800294a:	d814      	bhi.n	8002976 <UART_SetConfig+0x1a2>
 800294c:	2b00      	cmp	r3, #0
 800294e:	d002      	beq.n	8002956 <UART_SetConfig+0x182>
 8002950:	2b10      	cmp	r3, #16
 8002952:	d008      	beq.n	8002966 <UART_SetConfig+0x192>
 8002954:	e00f      	b.n	8002976 <UART_SetConfig+0x1a2>
 8002956:	2300      	movs	r3, #0
 8002958:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800295c:	e06d      	b.n	8002a3a <UART_SetConfig+0x266>
 800295e:	2302      	movs	r3, #2
 8002960:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002964:	e069      	b.n	8002a3a <UART_SetConfig+0x266>
 8002966:	2304      	movs	r3, #4
 8002968:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800296c:	e065      	b.n	8002a3a <UART_SetConfig+0x266>
 800296e:	2308      	movs	r3, #8
 8002970:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002974:	e061      	b.n	8002a3a <UART_SetConfig+0x266>
 8002976:	2310      	movs	r3, #16
 8002978:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800297c:	e05d      	b.n	8002a3a <UART_SetConfig+0x266>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a4b      	ldr	r2, [pc, #300]	; (8002ab0 <UART_SetConfig+0x2dc>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d125      	bne.n	80029d4 <UART_SetConfig+0x200>
 8002988:	4b46      	ldr	r3, [pc, #280]	; (8002aa4 <UART_SetConfig+0x2d0>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002992:	2bc0      	cmp	r3, #192	; 0xc0
 8002994:	d016      	beq.n	80029c4 <UART_SetConfig+0x1f0>
 8002996:	2bc0      	cmp	r3, #192	; 0xc0
 8002998:	d818      	bhi.n	80029cc <UART_SetConfig+0x1f8>
 800299a:	2b80      	cmp	r3, #128	; 0x80
 800299c:	d00a      	beq.n	80029b4 <UART_SetConfig+0x1e0>
 800299e:	2b80      	cmp	r3, #128	; 0x80
 80029a0:	d814      	bhi.n	80029cc <UART_SetConfig+0x1f8>
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <UART_SetConfig+0x1d8>
 80029a6:	2b40      	cmp	r3, #64	; 0x40
 80029a8:	d008      	beq.n	80029bc <UART_SetConfig+0x1e8>
 80029aa:	e00f      	b.n	80029cc <UART_SetConfig+0x1f8>
 80029ac:	2300      	movs	r3, #0
 80029ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029b2:	e042      	b.n	8002a3a <UART_SetConfig+0x266>
 80029b4:	2302      	movs	r3, #2
 80029b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029ba:	e03e      	b.n	8002a3a <UART_SetConfig+0x266>
 80029bc:	2304      	movs	r3, #4
 80029be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029c2:	e03a      	b.n	8002a3a <UART_SetConfig+0x266>
 80029c4:	2308      	movs	r3, #8
 80029c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029ca:	e036      	b.n	8002a3a <UART_SetConfig+0x266>
 80029cc:	2310      	movs	r3, #16
 80029ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029d2:	e032      	b.n	8002a3a <UART_SetConfig+0x266>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a30      	ldr	r2, [pc, #192]	; (8002a9c <UART_SetConfig+0x2c8>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d12a      	bne.n	8002a34 <UART_SetConfig+0x260>
 80029de:	4b31      	ldr	r3, [pc, #196]	; (8002aa4 <UART_SetConfig+0x2d0>)
 80029e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029e4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80029e8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80029ec:	d01a      	beq.n	8002a24 <UART_SetConfig+0x250>
 80029ee:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80029f2:	d81b      	bhi.n	8002a2c <UART_SetConfig+0x258>
 80029f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029f8:	d00c      	beq.n	8002a14 <UART_SetConfig+0x240>
 80029fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029fe:	d815      	bhi.n	8002a2c <UART_SetConfig+0x258>
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <UART_SetConfig+0x238>
 8002a04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a08:	d008      	beq.n	8002a1c <UART_SetConfig+0x248>
 8002a0a:	e00f      	b.n	8002a2c <UART_SetConfig+0x258>
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a12:	e012      	b.n	8002a3a <UART_SetConfig+0x266>
 8002a14:	2302      	movs	r3, #2
 8002a16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a1a:	e00e      	b.n	8002a3a <UART_SetConfig+0x266>
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a22:	e00a      	b.n	8002a3a <UART_SetConfig+0x266>
 8002a24:	2308      	movs	r3, #8
 8002a26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a2a:	e006      	b.n	8002a3a <UART_SetConfig+0x266>
 8002a2c:	2310      	movs	r3, #16
 8002a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a32:	e002      	b.n	8002a3a <UART_SetConfig+0x266>
 8002a34:	2310      	movs	r3, #16
 8002a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a17      	ldr	r2, [pc, #92]	; (8002a9c <UART_SetConfig+0x2c8>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	f040 808b 	bne.w	8002b5c <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002a46:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	d834      	bhi.n	8002ab8 <UART_SetConfig+0x2e4>
 8002a4e:	a201      	add	r2, pc, #4	; (adr r2, 8002a54 <UART_SetConfig+0x280>)
 8002a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a54:	08002a79 	.word	0x08002a79
 8002a58:	08002ab9 	.word	0x08002ab9
 8002a5c:	08002a81 	.word	0x08002a81
 8002a60:	08002ab9 	.word	0x08002ab9
 8002a64:	08002a87 	.word	0x08002a87
 8002a68:	08002ab9 	.word	0x08002ab9
 8002a6c:	08002ab9 	.word	0x08002ab9
 8002a70:	08002ab9 	.word	0x08002ab9
 8002a74:	08002a8f 	.word	0x08002a8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a78:	f7ff f9ea 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 8002a7c:	61f8      	str	r0, [r7, #28]
        break;
 8002a7e:	e021      	b.n	8002ac4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a80:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <UART_SetConfig+0x2e0>)
 8002a82:	61fb      	str	r3, [r7, #28]
        break;
 8002a84:	e01e      	b.n	8002ac4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a86:	f7ff f94b 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 8002a8a:	61f8      	str	r0, [r7, #28]
        break;
 8002a8c:	e01a      	b.n	8002ac4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a92:	61fb      	str	r3, [r7, #28]
        break;
 8002a94:	e016      	b.n	8002ac4 <UART_SetConfig+0x2f0>
 8002a96:	bf00      	nop
 8002a98:	efff69f3 	.word	0xefff69f3
 8002a9c:	40008000 	.word	0x40008000
 8002aa0:	40013800 	.word	0x40013800
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40004400 	.word	0x40004400
 8002aac:	40004800 	.word	0x40004800
 8002ab0:	40004c00 	.word	0x40004c00
 8002ab4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002ac2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 80fa 	beq.w	8002cc0 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4413      	add	r3, r2
 8002ad6:	69fa      	ldr	r2, [r7, #28]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d305      	bcc.n	8002ae8 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ae2:	69fa      	ldr	r2, [r7, #28]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d903      	bls.n	8002af0 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002aee:	e0e7      	b.n	8002cc0 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	2200      	movs	r2, #0
 8002af4:	461c      	mov	r4, r3
 8002af6:	4615      	mov	r5, r2
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	022b      	lsls	r3, r5, #8
 8002b02:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002b06:	0222      	lsls	r2, r4, #8
 8002b08:	68f9      	ldr	r1, [r7, #12]
 8002b0a:	6849      	ldr	r1, [r1, #4]
 8002b0c:	0849      	lsrs	r1, r1, #1
 8002b0e:	2000      	movs	r0, #0
 8002b10:	4688      	mov	r8, r1
 8002b12:	4681      	mov	r9, r0
 8002b14:	eb12 0a08 	adds.w	sl, r2, r8
 8002b18:	eb43 0b09 	adc.w	fp, r3, r9
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	603b      	str	r3, [r7, #0]
 8002b24:	607a      	str	r2, [r7, #4]
 8002b26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b2a:	4650      	mov	r0, sl
 8002b2c:	4659      	mov	r1, fp
 8002b2e:	f7fd fbaf 	bl	8000290 <__aeabi_uldivmod>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4613      	mov	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b40:	d308      	bcc.n	8002b54 <UART_SetConfig+0x380>
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b48:	d204      	bcs.n	8002b54 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	60da      	str	r2, [r3, #12]
 8002b52:	e0b5      	b.n	8002cc0 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002b5a:	e0b1      	b.n	8002cc0 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b64:	d15d      	bne.n	8002c22 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8002b66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b6a:	2b08      	cmp	r3, #8
 8002b6c:	d827      	bhi.n	8002bbe <UART_SetConfig+0x3ea>
 8002b6e:	a201      	add	r2, pc, #4	; (adr r2, 8002b74 <UART_SetConfig+0x3a0>)
 8002b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b74:	08002b99 	.word	0x08002b99
 8002b78:	08002ba1 	.word	0x08002ba1
 8002b7c:	08002ba9 	.word	0x08002ba9
 8002b80:	08002bbf 	.word	0x08002bbf
 8002b84:	08002baf 	.word	0x08002baf
 8002b88:	08002bbf 	.word	0x08002bbf
 8002b8c:	08002bbf 	.word	0x08002bbf
 8002b90:	08002bbf 	.word	0x08002bbf
 8002b94:	08002bb7 	.word	0x08002bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b98:	f7ff f95a 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 8002b9c:	61f8      	str	r0, [r7, #28]
        break;
 8002b9e:	e014      	b.n	8002bca <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ba0:	f7ff f96c 	bl	8001e7c <HAL_RCC_GetPCLK2Freq>
 8002ba4:	61f8      	str	r0, [r7, #28]
        break;
 8002ba6:	e010      	b.n	8002bca <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ba8:	4b4c      	ldr	r3, [pc, #304]	; (8002cdc <UART_SetConfig+0x508>)
 8002baa:	61fb      	str	r3, [r7, #28]
        break;
 8002bac:	e00d      	b.n	8002bca <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002bae:	f7ff f8b7 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 8002bb2:	61f8      	str	r0, [r7, #28]
        break;
 8002bb4:	e009      	b.n	8002bca <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002bb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bba:	61fb      	str	r3, [r7, #28]
        break;
 8002bbc:	e005      	b.n	8002bca <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002bc8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d077      	beq.n	8002cc0 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	005a      	lsls	r2, r3, #1
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	085b      	lsrs	r3, r3, #1
 8002bda:	441a      	add	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	2b0f      	cmp	r3, #15
 8002bea:	d916      	bls.n	8002c1a <UART_SetConfig+0x446>
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bf2:	d212      	bcs.n	8002c1a <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	f023 030f 	bic.w	r3, r3, #15
 8002bfc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	085b      	lsrs	r3, r3, #1
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	f003 0307 	and.w	r3, r3, #7
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	8afb      	ldrh	r3, [r7, #22]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	8afa      	ldrh	r2, [r7, #22]
 8002c16:	60da      	str	r2, [r3, #12]
 8002c18:	e052      	b.n	8002cc0 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002c20:	e04e      	b.n	8002cc0 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c26:	2b08      	cmp	r3, #8
 8002c28:	d827      	bhi.n	8002c7a <UART_SetConfig+0x4a6>
 8002c2a:	a201      	add	r2, pc, #4	; (adr r2, 8002c30 <UART_SetConfig+0x45c>)
 8002c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c30:	08002c55 	.word	0x08002c55
 8002c34:	08002c5d 	.word	0x08002c5d
 8002c38:	08002c65 	.word	0x08002c65
 8002c3c:	08002c7b 	.word	0x08002c7b
 8002c40:	08002c6b 	.word	0x08002c6b
 8002c44:	08002c7b 	.word	0x08002c7b
 8002c48:	08002c7b 	.word	0x08002c7b
 8002c4c:	08002c7b 	.word	0x08002c7b
 8002c50:	08002c73 	.word	0x08002c73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c54:	f7ff f8fc 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 8002c58:	61f8      	str	r0, [r7, #28]
        break;
 8002c5a:	e014      	b.n	8002c86 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c5c:	f7ff f90e 	bl	8001e7c <HAL_RCC_GetPCLK2Freq>
 8002c60:	61f8      	str	r0, [r7, #28]
        break;
 8002c62:	e010      	b.n	8002c86 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c64:	4b1d      	ldr	r3, [pc, #116]	; (8002cdc <UART_SetConfig+0x508>)
 8002c66:	61fb      	str	r3, [r7, #28]
        break;
 8002c68:	e00d      	b.n	8002c86 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c6a:	f7ff f859 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 8002c6e:	61f8      	str	r0, [r7, #28]
        break;
 8002c70:	e009      	b.n	8002c86 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c76:	61fb      	str	r3, [r7, #28]
        break;
 8002c78:	e005      	b.n	8002c86 <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002c84:	bf00      	nop
    }

    if (pclk != 0U)
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d019      	beq.n	8002cc0 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	085a      	lsrs	r2, r3, #1
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	441a      	add	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c9e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	2b0f      	cmp	r3, #15
 8002ca4:	d909      	bls.n	8002cba <UART_SetConfig+0x4e6>
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cac:	d205      	bcs.n	8002cba <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60da      	str	r2, [r3, #12]
 8002cb8:	e002      	b.n	8002cc0 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002ccc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3728      	adds	r7, #40	; 0x28
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cda:	bf00      	nop
 8002cdc:	00f42400 	.word	0x00f42400

08002ce0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00a      	beq.n	8002d0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	430a      	orrs	r2, r1
 8002d08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00a      	beq.n	8002d2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00a      	beq.n	8002d4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d74:	f003 0310 	and.w	r3, r3, #16
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00a      	beq.n	8002d92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d96:	f003 0320 	and.w	r3, r3, #32
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d01a      	beq.n	8002df6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dde:	d10a      	bne.n	8002df6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00a      	beq.n	8002e18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	605a      	str	r2, [r3, #4]
  }
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b098      	sub	sp, #96	; 0x60
 8002e28:	af02      	add	r7, sp, #8
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e34:	f7fd ff3c 	bl	8000cb0 <HAL_GetTick>
 8002e38:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0308 	and.w	r3, r3, #8
 8002e44:	2b08      	cmp	r3, #8
 8002e46:	d12e      	bne.n	8002ea6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e48:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e50:	2200      	movs	r2, #0
 8002e52:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 f88c 	bl	8002f74 <UART_WaitOnFlagUntilTimeout>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d021      	beq.n	8002ea6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e6a:	e853 3f00 	ldrex	r3, [r3]
 8002e6e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002e70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e76:	653b      	str	r3, [r7, #80]	; 0x50
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e80:	647b      	str	r3, [r7, #68]	; 0x44
 8002e82:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002e86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e88:	e841 2300 	strex	r3, r2, [r1]
 8002e8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002e8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1e6      	bne.n	8002e62 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2220      	movs	r2, #32
 8002e98:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e062      	b.n	8002f6c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b04      	cmp	r3, #4
 8002eb2:	d149      	bne.n	8002f48 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002eb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 f856 	bl	8002f74 <UART_WaitOnFlagUntilTimeout>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d03c      	beq.n	8002f48 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed6:	e853 3f00 	ldrex	r3, [r3]
 8002eda:	623b      	str	r3, [r7, #32]
   return(result);
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ee2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	461a      	mov	r2, r3
 8002eea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002eec:	633b      	str	r3, [r7, #48]	; 0x30
 8002eee:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ef2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ef4:	e841 2300 	strex	r3, r2, [r1]
 8002ef8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1e6      	bne.n	8002ece <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	3308      	adds	r3, #8
 8002f06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	e853 3f00 	ldrex	r3, [r3]
 8002f0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f023 0301 	bic.w	r3, r3, #1
 8002f16:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	3308      	adds	r3, #8
 8002f1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f20:	61fa      	str	r2, [r7, #28]
 8002f22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f24:	69b9      	ldr	r1, [r7, #24]
 8002f26:	69fa      	ldr	r2, [r7, #28]
 8002f28:	e841 2300 	strex	r3, r2, [r1]
 8002f2c:	617b      	str	r3, [r7, #20]
   return(result);
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1e5      	bne.n	8002f00 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2220      	movs	r2, #32
 8002f38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e011      	b.n	8002f6c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2220      	movs	r2, #32
 8002f52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3758      	adds	r7, #88	; 0x58
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	603b      	str	r3, [r7, #0]
 8002f80:	4613      	mov	r3, r2
 8002f82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f84:	e04f      	b.n	8003026 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8c:	d04b      	beq.n	8003026 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f8e:	f7fd fe8f 	bl	8000cb0 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d302      	bcc.n	8002fa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e04e      	b.n	8003046 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0304 	and.w	r3, r3, #4
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d037      	beq.n	8003026 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b80      	cmp	r3, #128	; 0x80
 8002fba:	d034      	beq.n	8003026 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	2b40      	cmp	r3, #64	; 0x40
 8002fc0:	d031      	beq.n	8003026 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
 8002fcc:	2b08      	cmp	r3, #8
 8002fce:	d110      	bne.n	8002ff2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2208      	movs	r2, #8
 8002fd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f000 f838 	bl	800304e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2208      	movs	r2, #8
 8002fe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e029      	b.n	8003046 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	69db      	ldr	r3, [r3, #28]
 8002ff8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ffc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003000:	d111      	bne.n	8003026 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800300a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f000 f81e 	bl	800304e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e00f      	b.n	8003046 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	69da      	ldr	r2, [r3, #28]
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	4013      	ands	r3, r2
 8003030:	68ba      	ldr	r2, [r7, #8]
 8003032:	429a      	cmp	r2, r3
 8003034:	bf0c      	ite	eq
 8003036:	2301      	moveq	r3, #1
 8003038:	2300      	movne	r3, #0
 800303a:	b2db      	uxtb	r3, r3
 800303c:	461a      	mov	r2, r3
 800303e:	79fb      	ldrb	r3, [r7, #7]
 8003040:	429a      	cmp	r2, r3
 8003042:	d0a0      	beq.n	8002f86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800304e:	b480      	push	{r7}
 8003050:	b095      	sub	sp, #84	; 0x54
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800305c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800305e:	e853 3f00 	ldrex	r3, [r3]
 8003062:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003066:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800306a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	461a      	mov	r2, r3
 8003072:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003074:	643b      	str	r3, [r7, #64]	; 0x40
 8003076:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003078:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800307a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800307c:	e841 2300 	strex	r3, r2, [r1]
 8003080:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1e6      	bne.n	8003056 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	3308      	adds	r3, #8
 800308e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003090:	6a3b      	ldr	r3, [r7, #32]
 8003092:	e853 3f00 	ldrex	r3, [r3]
 8003096:	61fb      	str	r3, [r7, #28]
   return(result);
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f023 0301 	bic.w	r3, r3, #1
 800309e:	64bb      	str	r3, [r7, #72]	; 0x48
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	3308      	adds	r3, #8
 80030a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80030aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030b0:	e841 2300 	strex	r3, r2, [r1]
 80030b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80030b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1e5      	bne.n	8003088 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d118      	bne.n	80030f6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	e853 3f00 	ldrex	r3, [r3]
 80030d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	f023 0310 	bic.w	r3, r3, #16
 80030d8:	647b      	str	r3, [r7, #68]	; 0x44
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	461a      	mov	r2, r3
 80030e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030e2:	61bb      	str	r3, [r7, #24]
 80030e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e6:	6979      	ldr	r1, [r7, #20]
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	e841 2300 	strex	r3, r2, [r1]
 80030ee:	613b      	str	r3, [r7, #16]
   return(result);
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1e6      	bne.n	80030c4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2220      	movs	r2, #32
 80030fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	669a      	str	r2, [r3, #104]	; 0x68
}
 800310a:	bf00      	nop
 800310c:	3754      	adds	r7, #84	; 0x54
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
	...

08003118 <siprintf>:
 8003118:	b40e      	push	{r1, r2, r3}
 800311a:	b500      	push	{lr}
 800311c:	b09c      	sub	sp, #112	; 0x70
 800311e:	ab1d      	add	r3, sp, #116	; 0x74
 8003120:	9002      	str	r0, [sp, #8]
 8003122:	9006      	str	r0, [sp, #24]
 8003124:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003128:	4809      	ldr	r0, [pc, #36]	; (8003150 <siprintf+0x38>)
 800312a:	9107      	str	r1, [sp, #28]
 800312c:	9104      	str	r1, [sp, #16]
 800312e:	4909      	ldr	r1, [pc, #36]	; (8003154 <siprintf+0x3c>)
 8003130:	f853 2b04 	ldr.w	r2, [r3], #4
 8003134:	9105      	str	r1, [sp, #20]
 8003136:	6800      	ldr	r0, [r0, #0]
 8003138:	9301      	str	r3, [sp, #4]
 800313a:	a902      	add	r1, sp, #8
 800313c:	f000 f992 	bl	8003464 <_svfiprintf_r>
 8003140:	9b02      	ldr	r3, [sp, #8]
 8003142:	2200      	movs	r2, #0
 8003144:	701a      	strb	r2, [r3, #0]
 8003146:	b01c      	add	sp, #112	; 0x70
 8003148:	f85d eb04 	ldr.w	lr, [sp], #4
 800314c:	b003      	add	sp, #12
 800314e:	4770      	bx	lr
 8003150:	20000058 	.word	0x20000058
 8003154:	ffff0208 	.word	0xffff0208

08003158 <memset>:
 8003158:	4402      	add	r2, r0
 800315a:	4603      	mov	r3, r0
 800315c:	4293      	cmp	r3, r2
 800315e:	d100      	bne.n	8003162 <memset+0xa>
 8003160:	4770      	bx	lr
 8003162:	f803 1b01 	strb.w	r1, [r3], #1
 8003166:	e7f9      	b.n	800315c <memset+0x4>

08003168 <__errno>:
 8003168:	4b01      	ldr	r3, [pc, #4]	; (8003170 <__errno+0x8>)
 800316a:	6818      	ldr	r0, [r3, #0]
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	20000058 	.word	0x20000058

08003174 <__libc_init_array>:
 8003174:	b570      	push	{r4, r5, r6, lr}
 8003176:	4d0d      	ldr	r5, [pc, #52]	; (80031ac <__libc_init_array+0x38>)
 8003178:	4c0d      	ldr	r4, [pc, #52]	; (80031b0 <__libc_init_array+0x3c>)
 800317a:	1b64      	subs	r4, r4, r5
 800317c:	10a4      	asrs	r4, r4, #2
 800317e:	2600      	movs	r6, #0
 8003180:	42a6      	cmp	r6, r4
 8003182:	d109      	bne.n	8003198 <__libc_init_array+0x24>
 8003184:	4d0b      	ldr	r5, [pc, #44]	; (80031b4 <__libc_init_array+0x40>)
 8003186:	4c0c      	ldr	r4, [pc, #48]	; (80031b8 <__libc_init_array+0x44>)
 8003188:	f000 fc6a 	bl	8003a60 <_init>
 800318c:	1b64      	subs	r4, r4, r5
 800318e:	10a4      	asrs	r4, r4, #2
 8003190:	2600      	movs	r6, #0
 8003192:	42a6      	cmp	r6, r4
 8003194:	d105      	bne.n	80031a2 <__libc_init_array+0x2e>
 8003196:	bd70      	pop	{r4, r5, r6, pc}
 8003198:	f855 3b04 	ldr.w	r3, [r5], #4
 800319c:	4798      	blx	r3
 800319e:	3601      	adds	r6, #1
 80031a0:	e7ee      	b.n	8003180 <__libc_init_array+0xc>
 80031a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80031a6:	4798      	blx	r3
 80031a8:	3601      	adds	r6, #1
 80031aa:	e7f2      	b.n	8003192 <__libc_init_array+0x1e>
 80031ac:	08003c58 	.word	0x08003c58
 80031b0:	08003c58 	.word	0x08003c58
 80031b4:	08003c58 	.word	0x08003c58
 80031b8:	08003c5c 	.word	0x08003c5c

080031bc <__retarget_lock_acquire_recursive>:
 80031bc:	4770      	bx	lr

080031be <__retarget_lock_release_recursive>:
 80031be:	4770      	bx	lr

080031c0 <_free_r>:
 80031c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80031c2:	2900      	cmp	r1, #0
 80031c4:	d044      	beq.n	8003250 <_free_r+0x90>
 80031c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031ca:	9001      	str	r0, [sp, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f1a1 0404 	sub.w	r4, r1, #4
 80031d2:	bfb8      	it	lt
 80031d4:	18e4      	addlt	r4, r4, r3
 80031d6:	f000 f8df 	bl	8003398 <__malloc_lock>
 80031da:	4a1e      	ldr	r2, [pc, #120]	; (8003254 <_free_r+0x94>)
 80031dc:	9801      	ldr	r0, [sp, #4]
 80031de:	6813      	ldr	r3, [r2, #0]
 80031e0:	b933      	cbnz	r3, 80031f0 <_free_r+0x30>
 80031e2:	6063      	str	r3, [r4, #4]
 80031e4:	6014      	str	r4, [r2, #0]
 80031e6:	b003      	add	sp, #12
 80031e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80031ec:	f000 b8da 	b.w	80033a4 <__malloc_unlock>
 80031f0:	42a3      	cmp	r3, r4
 80031f2:	d908      	bls.n	8003206 <_free_r+0x46>
 80031f4:	6825      	ldr	r5, [r4, #0]
 80031f6:	1961      	adds	r1, r4, r5
 80031f8:	428b      	cmp	r3, r1
 80031fa:	bf01      	itttt	eq
 80031fc:	6819      	ldreq	r1, [r3, #0]
 80031fe:	685b      	ldreq	r3, [r3, #4]
 8003200:	1949      	addeq	r1, r1, r5
 8003202:	6021      	streq	r1, [r4, #0]
 8003204:	e7ed      	b.n	80031e2 <_free_r+0x22>
 8003206:	461a      	mov	r2, r3
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	b10b      	cbz	r3, 8003210 <_free_r+0x50>
 800320c:	42a3      	cmp	r3, r4
 800320e:	d9fa      	bls.n	8003206 <_free_r+0x46>
 8003210:	6811      	ldr	r1, [r2, #0]
 8003212:	1855      	adds	r5, r2, r1
 8003214:	42a5      	cmp	r5, r4
 8003216:	d10b      	bne.n	8003230 <_free_r+0x70>
 8003218:	6824      	ldr	r4, [r4, #0]
 800321a:	4421      	add	r1, r4
 800321c:	1854      	adds	r4, r2, r1
 800321e:	42a3      	cmp	r3, r4
 8003220:	6011      	str	r1, [r2, #0]
 8003222:	d1e0      	bne.n	80031e6 <_free_r+0x26>
 8003224:	681c      	ldr	r4, [r3, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	6053      	str	r3, [r2, #4]
 800322a:	440c      	add	r4, r1
 800322c:	6014      	str	r4, [r2, #0]
 800322e:	e7da      	b.n	80031e6 <_free_r+0x26>
 8003230:	d902      	bls.n	8003238 <_free_r+0x78>
 8003232:	230c      	movs	r3, #12
 8003234:	6003      	str	r3, [r0, #0]
 8003236:	e7d6      	b.n	80031e6 <_free_r+0x26>
 8003238:	6825      	ldr	r5, [r4, #0]
 800323a:	1961      	adds	r1, r4, r5
 800323c:	428b      	cmp	r3, r1
 800323e:	bf04      	itt	eq
 8003240:	6819      	ldreq	r1, [r3, #0]
 8003242:	685b      	ldreq	r3, [r3, #4]
 8003244:	6063      	str	r3, [r4, #4]
 8003246:	bf04      	itt	eq
 8003248:	1949      	addeq	r1, r1, r5
 800324a:	6021      	streq	r1, [r4, #0]
 800324c:	6054      	str	r4, [r2, #4]
 800324e:	e7ca      	b.n	80031e6 <_free_r+0x26>
 8003250:	b003      	add	sp, #12
 8003252:	bd30      	pop	{r4, r5, pc}
 8003254:	20000248 	.word	0x20000248

08003258 <sbrk_aligned>:
 8003258:	b570      	push	{r4, r5, r6, lr}
 800325a:	4e0e      	ldr	r6, [pc, #56]	; (8003294 <sbrk_aligned+0x3c>)
 800325c:	460c      	mov	r4, r1
 800325e:	6831      	ldr	r1, [r6, #0]
 8003260:	4605      	mov	r5, r0
 8003262:	b911      	cbnz	r1, 800326a <sbrk_aligned+0x12>
 8003264:	f000 fba6 	bl	80039b4 <_sbrk_r>
 8003268:	6030      	str	r0, [r6, #0]
 800326a:	4621      	mov	r1, r4
 800326c:	4628      	mov	r0, r5
 800326e:	f000 fba1 	bl	80039b4 <_sbrk_r>
 8003272:	1c43      	adds	r3, r0, #1
 8003274:	d00a      	beq.n	800328c <sbrk_aligned+0x34>
 8003276:	1cc4      	adds	r4, r0, #3
 8003278:	f024 0403 	bic.w	r4, r4, #3
 800327c:	42a0      	cmp	r0, r4
 800327e:	d007      	beq.n	8003290 <sbrk_aligned+0x38>
 8003280:	1a21      	subs	r1, r4, r0
 8003282:	4628      	mov	r0, r5
 8003284:	f000 fb96 	bl	80039b4 <_sbrk_r>
 8003288:	3001      	adds	r0, #1
 800328a:	d101      	bne.n	8003290 <sbrk_aligned+0x38>
 800328c:	f04f 34ff 	mov.w	r4, #4294967295
 8003290:	4620      	mov	r0, r4
 8003292:	bd70      	pop	{r4, r5, r6, pc}
 8003294:	2000024c 	.word	0x2000024c

08003298 <_malloc_r>:
 8003298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800329c:	1ccd      	adds	r5, r1, #3
 800329e:	f025 0503 	bic.w	r5, r5, #3
 80032a2:	3508      	adds	r5, #8
 80032a4:	2d0c      	cmp	r5, #12
 80032a6:	bf38      	it	cc
 80032a8:	250c      	movcc	r5, #12
 80032aa:	2d00      	cmp	r5, #0
 80032ac:	4607      	mov	r7, r0
 80032ae:	db01      	blt.n	80032b4 <_malloc_r+0x1c>
 80032b0:	42a9      	cmp	r1, r5
 80032b2:	d905      	bls.n	80032c0 <_malloc_r+0x28>
 80032b4:	230c      	movs	r3, #12
 80032b6:	603b      	str	r3, [r7, #0]
 80032b8:	2600      	movs	r6, #0
 80032ba:	4630      	mov	r0, r6
 80032bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003394 <_malloc_r+0xfc>
 80032c4:	f000 f868 	bl	8003398 <__malloc_lock>
 80032c8:	f8d8 3000 	ldr.w	r3, [r8]
 80032cc:	461c      	mov	r4, r3
 80032ce:	bb5c      	cbnz	r4, 8003328 <_malloc_r+0x90>
 80032d0:	4629      	mov	r1, r5
 80032d2:	4638      	mov	r0, r7
 80032d4:	f7ff ffc0 	bl	8003258 <sbrk_aligned>
 80032d8:	1c43      	adds	r3, r0, #1
 80032da:	4604      	mov	r4, r0
 80032dc:	d155      	bne.n	800338a <_malloc_r+0xf2>
 80032de:	f8d8 4000 	ldr.w	r4, [r8]
 80032e2:	4626      	mov	r6, r4
 80032e4:	2e00      	cmp	r6, #0
 80032e6:	d145      	bne.n	8003374 <_malloc_r+0xdc>
 80032e8:	2c00      	cmp	r4, #0
 80032ea:	d048      	beq.n	800337e <_malloc_r+0xe6>
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	4631      	mov	r1, r6
 80032f0:	4638      	mov	r0, r7
 80032f2:	eb04 0903 	add.w	r9, r4, r3
 80032f6:	f000 fb5d 	bl	80039b4 <_sbrk_r>
 80032fa:	4581      	cmp	r9, r0
 80032fc:	d13f      	bne.n	800337e <_malloc_r+0xe6>
 80032fe:	6821      	ldr	r1, [r4, #0]
 8003300:	1a6d      	subs	r5, r5, r1
 8003302:	4629      	mov	r1, r5
 8003304:	4638      	mov	r0, r7
 8003306:	f7ff ffa7 	bl	8003258 <sbrk_aligned>
 800330a:	3001      	adds	r0, #1
 800330c:	d037      	beq.n	800337e <_malloc_r+0xe6>
 800330e:	6823      	ldr	r3, [r4, #0]
 8003310:	442b      	add	r3, r5
 8003312:	6023      	str	r3, [r4, #0]
 8003314:	f8d8 3000 	ldr.w	r3, [r8]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d038      	beq.n	800338e <_malloc_r+0xf6>
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	42a2      	cmp	r2, r4
 8003320:	d12b      	bne.n	800337a <_malloc_r+0xe2>
 8003322:	2200      	movs	r2, #0
 8003324:	605a      	str	r2, [r3, #4]
 8003326:	e00f      	b.n	8003348 <_malloc_r+0xb0>
 8003328:	6822      	ldr	r2, [r4, #0]
 800332a:	1b52      	subs	r2, r2, r5
 800332c:	d41f      	bmi.n	800336e <_malloc_r+0xd6>
 800332e:	2a0b      	cmp	r2, #11
 8003330:	d917      	bls.n	8003362 <_malloc_r+0xca>
 8003332:	1961      	adds	r1, r4, r5
 8003334:	42a3      	cmp	r3, r4
 8003336:	6025      	str	r5, [r4, #0]
 8003338:	bf18      	it	ne
 800333a:	6059      	strne	r1, [r3, #4]
 800333c:	6863      	ldr	r3, [r4, #4]
 800333e:	bf08      	it	eq
 8003340:	f8c8 1000 	streq.w	r1, [r8]
 8003344:	5162      	str	r2, [r4, r5]
 8003346:	604b      	str	r3, [r1, #4]
 8003348:	4638      	mov	r0, r7
 800334a:	f104 060b 	add.w	r6, r4, #11
 800334e:	f000 f829 	bl	80033a4 <__malloc_unlock>
 8003352:	f026 0607 	bic.w	r6, r6, #7
 8003356:	1d23      	adds	r3, r4, #4
 8003358:	1af2      	subs	r2, r6, r3
 800335a:	d0ae      	beq.n	80032ba <_malloc_r+0x22>
 800335c:	1b9b      	subs	r3, r3, r6
 800335e:	50a3      	str	r3, [r4, r2]
 8003360:	e7ab      	b.n	80032ba <_malloc_r+0x22>
 8003362:	42a3      	cmp	r3, r4
 8003364:	6862      	ldr	r2, [r4, #4]
 8003366:	d1dd      	bne.n	8003324 <_malloc_r+0x8c>
 8003368:	f8c8 2000 	str.w	r2, [r8]
 800336c:	e7ec      	b.n	8003348 <_malloc_r+0xb0>
 800336e:	4623      	mov	r3, r4
 8003370:	6864      	ldr	r4, [r4, #4]
 8003372:	e7ac      	b.n	80032ce <_malloc_r+0x36>
 8003374:	4634      	mov	r4, r6
 8003376:	6876      	ldr	r6, [r6, #4]
 8003378:	e7b4      	b.n	80032e4 <_malloc_r+0x4c>
 800337a:	4613      	mov	r3, r2
 800337c:	e7cc      	b.n	8003318 <_malloc_r+0x80>
 800337e:	230c      	movs	r3, #12
 8003380:	603b      	str	r3, [r7, #0]
 8003382:	4638      	mov	r0, r7
 8003384:	f000 f80e 	bl	80033a4 <__malloc_unlock>
 8003388:	e797      	b.n	80032ba <_malloc_r+0x22>
 800338a:	6025      	str	r5, [r4, #0]
 800338c:	e7dc      	b.n	8003348 <_malloc_r+0xb0>
 800338e:	605b      	str	r3, [r3, #4]
 8003390:	deff      	udf	#255	; 0xff
 8003392:	bf00      	nop
 8003394:	20000248 	.word	0x20000248

08003398 <__malloc_lock>:
 8003398:	4801      	ldr	r0, [pc, #4]	; (80033a0 <__malloc_lock+0x8>)
 800339a:	f7ff bf0f 	b.w	80031bc <__retarget_lock_acquire_recursive>
 800339e:	bf00      	nop
 80033a0:	20000244 	.word	0x20000244

080033a4 <__malloc_unlock>:
 80033a4:	4801      	ldr	r0, [pc, #4]	; (80033ac <__malloc_unlock+0x8>)
 80033a6:	f7ff bf0a 	b.w	80031be <__retarget_lock_release_recursive>
 80033aa:	bf00      	nop
 80033ac:	20000244 	.word	0x20000244

080033b0 <__ssputs_r>:
 80033b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033b4:	688e      	ldr	r6, [r1, #8]
 80033b6:	461f      	mov	r7, r3
 80033b8:	42be      	cmp	r6, r7
 80033ba:	680b      	ldr	r3, [r1, #0]
 80033bc:	4682      	mov	sl, r0
 80033be:	460c      	mov	r4, r1
 80033c0:	4690      	mov	r8, r2
 80033c2:	d82c      	bhi.n	800341e <__ssputs_r+0x6e>
 80033c4:	898a      	ldrh	r2, [r1, #12]
 80033c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80033ca:	d026      	beq.n	800341a <__ssputs_r+0x6a>
 80033cc:	6965      	ldr	r5, [r4, #20]
 80033ce:	6909      	ldr	r1, [r1, #16]
 80033d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80033d4:	eba3 0901 	sub.w	r9, r3, r1
 80033d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80033dc:	1c7b      	adds	r3, r7, #1
 80033de:	444b      	add	r3, r9
 80033e0:	106d      	asrs	r5, r5, #1
 80033e2:	429d      	cmp	r5, r3
 80033e4:	bf38      	it	cc
 80033e6:	461d      	movcc	r5, r3
 80033e8:	0553      	lsls	r3, r2, #21
 80033ea:	d527      	bpl.n	800343c <__ssputs_r+0x8c>
 80033ec:	4629      	mov	r1, r5
 80033ee:	f7ff ff53 	bl	8003298 <_malloc_r>
 80033f2:	4606      	mov	r6, r0
 80033f4:	b360      	cbz	r0, 8003450 <__ssputs_r+0xa0>
 80033f6:	6921      	ldr	r1, [r4, #16]
 80033f8:	464a      	mov	r2, r9
 80033fa:	f000 faeb 	bl	80039d4 <memcpy>
 80033fe:	89a3      	ldrh	r3, [r4, #12]
 8003400:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003408:	81a3      	strh	r3, [r4, #12]
 800340a:	6126      	str	r6, [r4, #16]
 800340c:	6165      	str	r5, [r4, #20]
 800340e:	444e      	add	r6, r9
 8003410:	eba5 0509 	sub.w	r5, r5, r9
 8003414:	6026      	str	r6, [r4, #0]
 8003416:	60a5      	str	r5, [r4, #8]
 8003418:	463e      	mov	r6, r7
 800341a:	42be      	cmp	r6, r7
 800341c:	d900      	bls.n	8003420 <__ssputs_r+0x70>
 800341e:	463e      	mov	r6, r7
 8003420:	6820      	ldr	r0, [r4, #0]
 8003422:	4632      	mov	r2, r6
 8003424:	4641      	mov	r1, r8
 8003426:	f000 faab 	bl	8003980 <memmove>
 800342a:	68a3      	ldr	r3, [r4, #8]
 800342c:	1b9b      	subs	r3, r3, r6
 800342e:	60a3      	str	r3, [r4, #8]
 8003430:	6823      	ldr	r3, [r4, #0]
 8003432:	4433      	add	r3, r6
 8003434:	6023      	str	r3, [r4, #0]
 8003436:	2000      	movs	r0, #0
 8003438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800343c:	462a      	mov	r2, r5
 800343e:	f000 fad7 	bl	80039f0 <_realloc_r>
 8003442:	4606      	mov	r6, r0
 8003444:	2800      	cmp	r0, #0
 8003446:	d1e0      	bne.n	800340a <__ssputs_r+0x5a>
 8003448:	6921      	ldr	r1, [r4, #16]
 800344a:	4650      	mov	r0, sl
 800344c:	f7ff feb8 	bl	80031c0 <_free_r>
 8003450:	230c      	movs	r3, #12
 8003452:	f8ca 3000 	str.w	r3, [sl]
 8003456:	89a3      	ldrh	r3, [r4, #12]
 8003458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800345c:	81a3      	strh	r3, [r4, #12]
 800345e:	f04f 30ff 	mov.w	r0, #4294967295
 8003462:	e7e9      	b.n	8003438 <__ssputs_r+0x88>

08003464 <_svfiprintf_r>:
 8003464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003468:	4698      	mov	r8, r3
 800346a:	898b      	ldrh	r3, [r1, #12]
 800346c:	061b      	lsls	r3, r3, #24
 800346e:	b09d      	sub	sp, #116	; 0x74
 8003470:	4607      	mov	r7, r0
 8003472:	460d      	mov	r5, r1
 8003474:	4614      	mov	r4, r2
 8003476:	d50e      	bpl.n	8003496 <_svfiprintf_r+0x32>
 8003478:	690b      	ldr	r3, [r1, #16]
 800347a:	b963      	cbnz	r3, 8003496 <_svfiprintf_r+0x32>
 800347c:	2140      	movs	r1, #64	; 0x40
 800347e:	f7ff ff0b 	bl	8003298 <_malloc_r>
 8003482:	6028      	str	r0, [r5, #0]
 8003484:	6128      	str	r0, [r5, #16]
 8003486:	b920      	cbnz	r0, 8003492 <_svfiprintf_r+0x2e>
 8003488:	230c      	movs	r3, #12
 800348a:	603b      	str	r3, [r7, #0]
 800348c:	f04f 30ff 	mov.w	r0, #4294967295
 8003490:	e0d0      	b.n	8003634 <_svfiprintf_r+0x1d0>
 8003492:	2340      	movs	r3, #64	; 0x40
 8003494:	616b      	str	r3, [r5, #20]
 8003496:	2300      	movs	r3, #0
 8003498:	9309      	str	r3, [sp, #36]	; 0x24
 800349a:	2320      	movs	r3, #32
 800349c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80034a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80034a4:	2330      	movs	r3, #48	; 0x30
 80034a6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800364c <_svfiprintf_r+0x1e8>
 80034aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80034ae:	f04f 0901 	mov.w	r9, #1
 80034b2:	4623      	mov	r3, r4
 80034b4:	469a      	mov	sl, r3
 80034b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80034ba:	b10a      	cbz	r2, 80034c0 <_svfiprintf_r+0x5c>
 80034bc:	2a25      	cmp	r2, #37	; 0x25
 80034be:	d1f9      	bne.n	80034b4 <_svfiprintf_r+0x50>
 80034c0:	ebba 0b04 	subs.w	fp, sl, r4
 80034c4:	d00b      	beq.n	80034de <_svfiprintf_r+0x7a>
 80034c6:	465b      	mov	r3, fp
 80034c8:	4622      	mov	r2, r4
 80034ca:	4629      	mov	r1, r5
 80034cc:	4638      	mov	r0, r7
 80034ce:	f7ff ff6f 	bl	80033b0 <__ssputs_r>
 80034d2:	3001      	adds	r0, #1
 80034d4:	f000 80a9 	beq.w	800362a <_svfiprintf_r+0x1c6>
 80034d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80034da:	445a      	add	r2, fp
 80034dc:	9209      	str	r2, [sp, #36]	; 0x24
 80034de:	f89a 3000 	ldrb.w	r3, [sl]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f000 80a1 	beq.w	800362a <_svfiprintf_r+0x1c6>
 80034e8:	2300      	movs	r3, #0
 80034ea:	f04f 32ff 	mov.w	r2, #4294967295
 80034ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80034f2:	f10a 0a01 	add.w	sl, sl, #1
 80034f6:	9304      	str	r3, [sp, #16]
 80034f8:	9307      	str	r3, [sp, #28]
 80034fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80034fe:	931a      	str	r3, [sp, #104]	; 0x68
 8003500:	4654      	mov	r4, sl
 8003502:	2205      	movs	r2, #5
 8003504:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003508:	4850      	ldr	r0, [pc, #320]	; (800364c <_svfiprintf_r+0x1e8>)
 800350a:	f7fc fe71 	bl	80001f0 <memchr>
 800350e:	9a04      	ldr	r2, [sp, #16]
 8003510:	b9d8      	cbnz	r0, 800354a <_svfiprintf_r+0xe6>
 8003512:	06d0      	lsls	r0, r2, #27
 8003514:	bf44      	itt	mi
 8003516:	2320      	movmi	r3, #32
 8003518:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800351c:	0711      	lsls	r1, r2, #28
 800351e:	bf44      	itt	mi
 8003520:	232b      	movmi	r3, #43	; 0x2b
 8003522:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003526:	f89a 3000 	ldrb.w	r3, [sl]
 800352a:	2b2a      	cmp	r3, #42	; 0x2a
 800352c:	d015      	beq.n	800355a <_svfiprintf_r+0xf6>
 800352e:	9a07      	ldr	r2, [sp, #28]
 8003530:	4654      	mov	r4, sl
 8003532:	2000      	movs	r0, #0
 8003534:	f04f 0c0a 	mov.w	ip, #10
 8003538:	4621      	mov	r1, r4
 800353a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800353e:	3b30      	subs	r3, #48	; 0x30
 8003540:	2b09      	cmp	r3, #9
 8003542:	d94d      	bls.n	80035e0 <_svfiprintf_r+0x17c>
 8003544:	b1b0      	cbz	r0, 8003574 <_svfiprintf_r+0x110>
 8003546:	9207      	str	r2, [sp, #28]
 8003548:	e014      	b.n	8003574 <_svfiprintf_r+0x110>
 800354a:	eba0 0308 	sub.w	r3, r0, r8
 800354e:	fa09 f303 	lsl.w	r3, r9, r3
 8003552:	4313      	orrs	r3, r2
 8003554:	9304      	str	r3, [sp, #16]
 8003556:	46a2      	mov	sl, r4
 8003558:	e7d2      	b.n	8003500 <_svfiprintf_r+0x9c>
 800355a:	9b03      	ldr	r3, [sp, #12]
 800355c:	1d19      	adds	r1, r3, #4
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	9103      	str	r1, [sp, #12]
 8003562:	2b00      	cmp	r3, #0
 8003564:	bfbb      	ittet	lt
 8003566:	425b      	neglt	r3, r3
 8003568:	f042 0202 	orrlt.w	r2, r2, #2
 800356c:	9307      	strge	r3, [sp, #28]
 800356e:	9307      	strlt	r3, [sp, #28]
 8003570:	bfb8      	it	lt
 8003572:	9204      	strlt	r2, [sp, #16]
 8003574:	7823      	ldrb	r3, [r4, #0]
 8003576:	2b2e      	cmp	r3, #46	; 0x2e
 8003578:	d10c      	bne.n	8003594 <_svfiprintf_r+0x130>
 800357a:	7863      	ldrb	r3, [r4, #1]
 800357c:	2b2a      	cmp	r3, #42	; 0x2a
 800357e:	d134      	bne.n	80035ea <_svfiprintf_r+0x186>
 8003580:	9b03      	ldr	r3, [sp, #12]
 8003582:	1d1a      	adds	r2, r3, #4
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	9203      	str	r2, [sp, #12]
 8003588:	2b00      	cmp	r3, #0
 800358a:	bfb8      	it	lt
 800358c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003590:	3402      	adds	r4, #2
 8003592:	9305      	str	r3, [sp, #20]
 8003594:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800365c <_svfiprintf_r+0x1f8>
 8003598:	7821      	ldrb	r1, [r4, #0]
 800359a:	2203      	movs	r2, #3
 800359c:	4650      	mov	r0, sl
 800359e:	f7fc fe27 	bl	80001f0 <memchr>
 80035a2:	b138      	cbz	r0, 80035b4 <_svfiprintf_r+0x150>
 80035a4:	9b04      	ldr	r3, [sp, #16]
 80035a6:	eba0 000a 	sub.w	r0, r0, sl
 80035aa:	2240      	movs	r2, #64	; 0x40
 80035ac:	4082      	lsls	r2, r0
 80035ae:	4313      	orrs	r3, r2
 80035b0:	3401      	adds	r4, #1
 80035b2:	9304      	str	r3, [sp, #16]
 80035b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035b8:	4825      	ldr	r0, [pc, #148]	; (8003650 <_svfiprintf_r+0x1ec>)
 80035ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80035be:	2206      	movs	r2, #6
 80035c0:	f7fc fe16 	bl	80001f0 <memchr>
 80035c4:	2800      	cmp	r0, #0
 80035c6:	d038      	beq.n	800363a <_svfiprintf_r+0x1d6>
 80035c8:	4b22      	ldr	r3, [pc, #136]	; (8003654 <_svfiprintf_r+0x1f0>)
 80035ca:	bb1b      	cbnz	r3, 8003614 <_svfiprintf_r+0x1b0>
 80035cc:	9b03      	ldr	r3, [sp, #12]
 80035ce:	3307      	adds	r3, #7
 80035d0:	f023 0307 	bic.w	r3, r3, #7
 80035d4:	3308      	adds	r3, #8
 80035d6:	9303      	str	r3, [sp, #12]
 80035d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035da:	4433      	add	r3, r6
 80035dc:	9309      	str	r3, [sp, #36]	; 0x24
 80035de:	e768      	b.n	80034b2 <_svfiprintf_r+0x4e>
 80035e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80035e4:	460c      	mov	r4, r1
 80035e6:	2001      	movs	r0, #1
 80035e8:	e7a6      	b.n	8003538 <_svfiprintf_r+0xd4>
 80035ea:	2300      	movs	r3, #0
 80035ec:	3401      	adds	r4, #1
 80035ee:	9305      	str	r3, [sp, #20]
 80035f0:	4619      	mov	r1, r3
 80035f2:	f04f 0c0a 	mov.w	ip, #10
 80035f6:	4620      	mov	r0, r4
 80035f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80035fc:	3a30      	subs	r2, #48	; 0x30
 80035fe:	2a09      	cmp	r2, #9
 8003600:	d903      	bls.n	800360a <_svfiprintf_r+0x1a6>
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0c6      	beq.n	8003594 <_svfiprintf_r+0x130>
 8003606:	9105      	str	r1, [sp, #20]
 8003608:	e7c4      	b.n	8003594 <_svfiprintf_r+0x130>
 800360a:	fb0c 2101 	mla	r1, ip, r1, r2
 800360e:	4604      	mov	r4, r0
 8003610:	2301      	movs	r3, #1
 8003612:	e7f0      	b.n	80035f6 <_svfiprintf_r+0x192>
 8003614:	ab03      	add	r3, sp, #12
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	462a      	mov	r2, r5
 800361a:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <_svfiprintf_r+0x1f4>)
 800361c:	a904      	add	r1, sp, #16
 800361e:	4638      	mov	r0, r7
 8003620:	f3af 8000 	nop.w
 8003624:	1c42      	adds	r2, r0, #1
 8003626:	4606      	mov	r6, r0
 8003628:	d1d6      	bne.n	80035d8 <_svfiprintf_r+0x174>
 800362a:	89ab      	ldrh	r3, [r5, #12]
 800362c:	065b      	lsls	r3, r3, #25
 800362e:	f53f af2d 	bmi.w	800348c <_svfiprintf_r+0x28>
 8003632:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003634:	b01d      	add	sp, #116	; 0x74
 8003636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800363a:	ab03      	add	r3, sp, #12
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	462a      	mov	r2, r5
 8003640:	4b05      	ldr	r3, [pc, #20]	; (8003658 <_svfiprintf_r+0x1f4>)
 8003642:	a904      	add	r1, sp, #16
 8003644:	4638      	mov	r0, r7
 8003646:	f000 f879 	bl	800373c <_printf_i>
 800364a:	e7eb      	b.n	8003624 <_svfiprintf_r+0x1c0>
 800364c:	08003c1c 	.word	0x08003c1c
 8003650:	08003c26 	.word	0x08003c26
 8003654:	00000000 	.word	0x00000000
 8003658:	080033b1 	.word	0x080033b1
 800365c:	08003c22 	.word	0x08003c22

08003660 <_printf_common>:
 8003660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003664:	4616      	mov	r6, r2
 8003666:	4699      	mov	r9, r3
 8003668:	688a      	ldr	r2, [r1, #8]
 800366a:	690b      	ldr	r3, [r1, #16]
 800366c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003670:	4293      	cmp	r3, r2
 8003672:	bfb8      	it	lt
 8003674:	4613      	movlt	r3, r2
 8003676:	6033      	str	r3, [r6, #0]
 8003678:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800367c:	4607      	mov	r7, r0
 800367e:	460c      	mov	r4, r1
 8003680:	b10a      	cbz	r2, 8003686 <_printf_common+0x26>
 8003682:	3301      	adds	r3, #1
 8003684:	6033      	str	r3, [r6, #0]
 8003686:	6823      	ldr	r3, [r4, #0]
 8003688:	0699      	lsls	r1, r3, #26
 800368a:	bf42      	ittt	mi
 800368c:	6833      	ldrmi	r3, [r6, #0]
 800368e:	3302      	addmi	r3, #2
 8003690:	6033      	strmi	r3, [r6, #0]
 8003692:	6825      	ldr	r5, [r4, #0]
 8003694:	f015 0506 	ands.w	r5, r5, #6
 8003698:	d106      	bne.n	80036a8 <_printf_common+0x48>
 800369a:	f104 0a19 	add.w	sl, r4, #25
 800369e:	68e3      	ldr	r3, [r4, #12]
 80036a0:	6832      	ldr	r2, [r6, #0]
 80036a2:	1a9b      	subs	r3, r3, r2
 80036a4:	42ab      	cmp	r3, r5
 80036a6:	dc26      	bgt.n	80036f6 <_printf_common+0x96>
 80036a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80036ac:	1e13      	subs	r3, r2, #0
 80036ae:	6822      	ldr	r2, [r4, #0]
 80036b0:	bf18      	it	ne
 80036b2:	2301      	movne	r3, #1
 80036b4:	0692      	lsls	r2, r2, #26
 80036b6:	d42b      	bmi.n	8003710 <_printf_common+0xb0>
 80036b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80036bc:	4649      	mov	r1, r9
 80036be:	4638      	mov	r0, r7
 80036c0:	47c0      	blx	r8
 80036c2:	3001      	adds	r0, #1
 80036c4:	d01e      	beq.n	8003704 <_printf_common+0xa4>
 80036c6:	6823      	ldr	r3, [r4, #0]
 80036c8:	6922      	ldr	r2, [r4, #16]
 80036ca:	f003 0306 	and.w	r3, r3, #6
 80036ce:	2b04      	cmp	r3, #4
 80036d0:	bf02      	ittt	eq
 80036d2:	68e5      	ldreq	r5, [r4, #12]
 80036d4:	6833      	ldreq	r3, [r6, #0]
 80036d6:	1aed      	subeq	r5, r5, r3
 80036d8:	68a3      	ldr	r3, [r4, #8]
 80036da:	bf0c      	ite	eq
 80036dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036e0:	2500      	movne	r5, #0
 80036e2:	4293      	cmp	r3, r2
 80036e4:	bfc4      	itt	gt
 80036e6:	1a9b      	subgt	r3, r3, r2
 80036e8:	18ed      	addgt	r5, r5, r3
 80036ea:	2600      	movs	r6, #0
 80036ec:	341a      	adds	r4, #26
 80036ee:	42b5      	cmp	r5, r6
 80036f0:	d11a      	bne.n	8003728 <_printf_common+0xc8>
 80036f2:	2000      	movs	r0, #0
 80036f4:	e008      	b.n	8003708 <_printf_common+0xa8>
 80036f6:	2301      	movs	r3, #1
 80036f8:	4652      	mov	r2, sl
 80036fa:	4649      	mov	r1, r9
 80036fc:	4638      	mov	r0, r7
 80036fe:	47c0      	blx	r8
 8003700:	3001      	adds	r0, #1
 8003702:	d103      	bne.n	800370c <_printf_common+0xac>
 8003704:	f04f 30ff 	mov.w	r0, #4294967295
 8003708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800370c:	3501      	adds	r5, #1
 800370e:	e7c6      	b.n	800369e <_printf_common+0x3e>
 8003710:	18e1      	adds	r1, r4, r3
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	2030      	movs	r0, #48	; 0x30
 8003716:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800371a:	4422      	add	r2, r4
 800371c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003720:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003724:	3302      	adds	r3, #2
 8003726:	e7c7      	b.n	80036b8 <_printf_common+0x58>
 8003728:	2301      	movs	r3, #1
 800372a:	4622      	mov	r2, r4
 800372c:	4649      	mov	r1, r9
 800372e:	4638      	mov	r0, r7
 8003730:	47c0      	blx	r8
 8003732:	3001      	adds	r0, #1
 8003734:	d0e6      	beq.n	8003704 <_printf_common+0xa4>
 8003736:	3601      	adds	r6, #1
 8003738:	e7d9      	b.n	80036ee <_printf_common+0x8e>
	...

0800373c <_printf_i>:
 800373c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003740:	7e0f      	ldrb	r7, [r1, #24]
 8003742:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003744:	2f78      	cmp	r7, #120	; 0x78
 8003746:	4691      	mov	r9, r2
 8003748:	4680      	mov	r8, r0
 800374a:	460c      	mov	r4, r1
 800374c:	469a      	mov	sl, r3
 800374e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003752:	d807      	bhi.n	8003764 <_printf_i+0x28>
 8003754:	2f62      	cmp	r7, #98	; 0x62
 8003756:	d80a      	bhi.n	800376e <_printf_i+0x32>
 8003758:	2f00      	cmp	r7, #0
 800375a:	f000 80d4 	beq.w	8003906 <_printf_i+0x1ca>
 800375e:	2f58      	cmp	r7, #88	; 0x58
 8003760:	f000 80c0 	beq.w	80038e4 <_printf_i+0x1a8>
 8003764:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003768:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800376c:	e03a      	b.n	80037e4 <_printf_i+0xa8>
 800376e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003772:	2b15      	cmp	r3, #21
 8003774:	d8f6      	bhi.n	8003764 <_printf_i+0x28>
 8003776:	a101      	add	r1, pc, #4	; (adr r1, 800377c <_printf_i+0x40>)
 8003778:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800377c:	080037d5 	.word	0x080037d5
 8003780:	080037e9 	.word	0x080037e9
 8003784:	08003765 	.word	0x08003765
 8003788:	08003765 	.word	0x08003765
 800378c:	08003765 	.word	0x08003765
 8003790:	08003765 	.word	0x08003765
 8003794:	080037e9 	.word	0x080037e9
 8003798:	08003765 	.word	0x08003765
 800379c:	08003765 	.word	0x08003765
 80037a0:	08003765 	.word	0x08003765
 80037a4:	08003765 	.word	0x08003765
 80037a8:	080038ed 	.word	0x080038ed
 80037ac:	08003815 	.word	0x08003815
 80037b0:	080038a7 	.word	0x080038a7
 80037b4:	08003765 	.word	0x08003765
 80037b8:	08003765 	.word	0x08003765
 80037bc:	0800390f 	.word	0x0800390f
 80037c0:	08003765 	.word	0x08003765
 80037c4:	08003815 	.word	0x08003815
 80037c8:	08003765 	.word	0x08003765
 80037cc:	08003765 	.word	0x08003765
 80037d0:	080038af 	.word	0x080038af
 80037d4:	682b      	ldr	r3, [r5, #0]
 80037d6:	1d1a      	adds	r2, r3, #4
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	602a      	str	r2, [r5, #0]
 80037dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037e4:	2301      	movs	r3, #1
 80037e6:	e09f      	b.n	8003928 <_printf_i+0x1ec>
 80037e8:	6820      	ldr	r0, [r4, #0]
 80037ea:	682b      	ldr	r3, [r5, #0]
 80037ec:	0607      	lsls	r7, r0, #24
 80037ee:	f103 0104 	add.w	r1, r3, #4
 80037f2:	6029      	str	r1, [r5, #0]
 80037f4:	d501      	bpl.n	80037fa <_printf_i+0xbe>
 80037f6:	681e      	ldr	r6, [r3, #0]
 80037f8:	e003      	b.n	8003802 <_printf_i+0xc6>
 80037fa:	0646      	lsls	r6, r0, #25
 80037fc:	d5fb      	bpl.n	80037f6 <_printf_i+0xba>
 80037fe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003802:	2e00      	cmp	r6, #0
 8003804:	da03      	bge.n	800380e <_printf_i+0xd2>
 8003806:	232d      	movs	r3, #45	; 0x2d
 8003808:	4276      	negs	r6, r6
 800380a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800380e:	485a      	ldr	r0, [pc, #360]	; (8003978 <_printf_i+0x23c>)
 8003810:	230a      	movs	r3, #10
 8003812:	e012      	b.n	800383a <_printf_i+0xfe>
 8003814:	682b      	ldr	r3, [r5, #0]
 8003816:	6820      	ldr	r0, [r4, #0]
 8003818:	1d19      	adds	r1, r3, #4
 800381a:	6029      	str	r1, [r5, #0]
 800381c:	0605      	lsls	r5, r0, #24
 800381e:	d501      	bpl.n	8003824 <_printf_i+0xe8>
 8003820:	681e      	ldr	r6, [r3, #0]
 8003822:	e002      	b.n	800382a <_printf_i+0xee>
 8003824:	0641      	lsls	r1, r0, #25
 8003826:	d5fb      	bpl.n	8003820 <_printf_i+0xe4>
 8003828:	881e      	ldrh	r6, [r3, #0]
 800382a:	4853      	ldr	r0, [pc, #332]	; (8003978 <_printf_i+0x23c>)
 800382c:	2f6f      	cmp	r7, #111	; 0x6f
 800382e:	bf0c      	ite	eq
 8003830:	2308      	moveq	r3, #8
 8003832:	230a      	movne	r3, #10
 8003834:	2100      	movs	r1, #0
 8003836:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800383a:	6865      	ldr	r5, [r4, #4]
 800383c:	60a5      	str	r5, [r4, #8]
 800383e:	2d00      	cmp	r5, #0
 8003840:	bfa2      	ittt	ge
 8003842:	6821      	ldrge	r1, [r4, #0]
 8003844:	f021 0104 	bicge.w	r1, r1, #4
 8003848:	6021      	strge	r1, [r4, #0]
 800384a:	b90e      	cbnz	r6, 8003850 <_printf_i+0x114>
 800384c:	2d00      	cmp	r5, #0
 800384e:	d04b      	beq.n	80038e8 <_printf_i+0x1ac>
 8003850:	4615      	mov	r5, r2
 8003852:	fbb6 f1f3 	udiv	r1, r6, r3
 8003856:	fb03 6711 	mls	r7, r3, r1, r6
 800385a:	5dc7      	ldrb	r7, [r0, r7]
 800385c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003860:	4637      	mov	r7, r6
 8003862:	42bb      	cmp	r3, r7
 8003864:	460e      	mov	r6, r1
 8003866:	d9f4      	bls.n	8003852 <_printf_i+0x116>
 8003868:	2b08      	cmp	r3, #8
 800386a:	d10b      	bne.n	8003884 <_printf_i+0x148>
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	07de      	lsls	r6, r3, #31
 8003870:	d508      	bpl.n	8003884 <_printf_i+0x148>
 8003872:	6923      	ldr	r3, [r4, #16]
 8003874:	6861      	ldr	r1, [r4, #4]
 8003876:	4299      	cmp	r1, r3
 8003878:	bfde      	ittt	le
 800387a:	2330      	movle	r3, #48	; 0x30
 800387c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003880:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003884:	1b52      	subs	r2, r2, r5
 8003886:	6122      	str	r2, [r4, #16]
 8003888:	f8cd a000 	str.w	sl, [sp]
 800388c:	464b      	mov	r3, r9
 800388e:	aa03      	add	r2, sp, #12
 8003890:	4621      	mov	r1, r4
 8003892:	4640      	mov	r0, r8
 8003894:	f7ff fee4 	bl	8003660 <_printf_common>
 8003898:	3001      	adds	r0, #1
 800389a:	d14a      	bne.n	8003932 <_printf_i+0x1f6>
 800389c:	f04f 30ff 	mov.w	r0, #4294967295
 80038a0:	b004      	add	sp, #16
 80038a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	f043 0320 	orr.w	r3, r3, #32
 80038ac:	6023      	str	r3, [r4, #0]
 80038ae:	4833      	ldr	r0, [pc, #204]	; (800397c <_printf_i+0x240>)
 80038b0:	2778      	movs	r7, #120	; 0x78
 80038b2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	6829      	ldr	r1, [r5, #0]
 80038ba:	061f      	lsls	r7, r3, #24
 80038bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80038c0:	d402      	bmi.n	80038c8 <_printf_i+0x18c>
 80038c2:	065f      	lsls	r7, r3, #25
 80038c4:	bf48      	it	mi
 80038c6:	b2b6      	uxthmi	r6, r6
 80038c8:	07df      	lsls	r7, r3, #31
 80038ca:	bf48      	it	mi
 80038cc:	f043 0320 	orrmi.w	r3, r3, #32
 80038d0:	6029      	str	r1, [r5, #0]
 80038d2:	bf48      	it	mi
 80038d4:	6023      	strmi	r3, [r4, #0]
 80038d6:	b91e      	cbnz	r6, 80038e0 <_printf_i+0x1a4>
 80038d8:	6823      	ldr	r3, [r4, #0]
 80038da:	f023 0320 	bic.w	r3, r3, #32
 80038de:	6023      	str	r3, [r4, #0]
 80038e0:	2310      	movs	r3, #16
 80038e2:	e7a7      	b.n	8003834 <_printf_i+0xf8>
 80038e4:	4824      	ldr	r0, [pc, #144]	; (8003978 <_printf_i+0x23c>)
 80038e6:	e7e4      	b.n	80038b2 <_printf_i+0x176>
 80038e8:	4615      	mov	r5, r2
 80038ea:	e7bd      	b.n	8003868 <_printf_i+0x12c>
 80038ec:	682b      	ldr	r3, [r5, #0]
 80038ee:	6826      	ldr	r6, [r4, #0]
 80038f0:	6961      	ldr	r1, [r4, #20]
 80038f2:	1d18      	adds	r0, r3, #4
 80038f4:	6028      	str	r0, [r5, #0]
 80038f6:	0635      	lsls	r5, r6, #24
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	d501      	bpl.n	8003900 <_printf_i+0x1c4>
 80038fc:	6019      	str	r1, [r3, #0]
 80038fe:	e002      	b.n	8003906 <_printf_i+0x1ca>
 8003900:	0670      	lsls	r0, r6, #25
 8003902:	d5fb      	bpl.n	80038fc <_printf_i+0x1c0>
 8003904:	8019      	strh	r1, [r3, #0]
 8003906:	2300      	movs	r3, #0
 8003908:	6123      	str	r3, [r4, #16]
 800390a:	4615      	mov	r5, r2
 800390c:	e7bc      	b.n	8003888 <_printf_i+0x14c>
 800390e:	682b      	ldr	r3, [r5, #0]
 8003910:	1d1a      	adds	r2, r3, #4
 8003912:	602a      	str	r2, [r5, #0]
 8003914:	681d      	ldr	r5, [r3, #0]
 8003916:	6862      	ldr	r2, [r4, #4]
 8003918:	2100      	movs	r1, #0
 800391a:	4628      	mov	r0, r5
 800391c:	f7fc fc68 	bl	80001f0 <memchr>
 8003920:	b108      	cbz	r0, 8003926 <_printf_i+0x1ea>
 8003922:	1b40      	subs	r0, r0, r5
 8003924:	6060      	str	r0, [r4, #4]
 8003926:	6863      	ldr	r3, [r4, #4]
 8003928:	6123      	str	r3, [r4, #16]
 800392a:	2300      	movs	r3, #0
 800392c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003930:	e7aa      	b.n	8003888 <_printf_i+0x14c>
 8003932:	6923      	ldr	r3, [r4, #16]
 8003934:	462a      	mov	r2, r5
 8003936:	4649      	mov	r1, r9
 8003938:	4640      	mov	r0, r8
 800393a:	47d0      	blx	sl
 800393c:	3001      	adds	r0, #1
 800393e:	d0ad      	beq.n	800389c <_printf_i+0x160>
 8003940:	6823      	ldr	r3, [r4, #0]
 8003942:	079b      	lsls	r3, r3, #30
 8003944:	d413      	bmi.n	800396e <_printf_i+0x232>
 8003946:	68e0      	ldr	r0, [r4, #12]
 8003948:	9b03      	ldr	r3, [sp, #12]
 800394a:	4298      	cmp	r0, r3
 800394c:	bfb8      	it	lt
 800394e:	4618      	movlt	r0, r3
 8003950:	e7a6      	b.n	80038a0 <_printf_i+0x164>
 8003952:	2301      	movs	r3, #1
 8003954:	4632      	mov	r2, r6
 8003956:	4649      	mov	r1, r9
 8003958:	4640      	mov	r0, r8
 800395a:	47d0      	blx	sl
 800395c:	3001      	adds	r0, #1
 800395e:	d09d      	beq.n	800389c <_printf_i+0x160>
 8003960:	3501      	adds	r5, #1
 8003962:	68e3      	ldr	r3, [r4, #12]
 8003964:	9903      	ldr	r1, [sp, #12]
 8003966:	1a5b      	subs	r3, r3, r1
 8003968:	42ab      	cmp	r3, r5
 800396a:	dcf2      	bgt.n	8003952 <_printf_i+0x216>
 800396c:	e7eb      	b.n	8003946 <_printf_i+0x20a>
 800396e:	2500      	movs	r5, #0
 8003970:	f104 0619 	add.w	r6, r4, #25
 8003974:	e7f5      	b.n	8003962 <_printf_i+0x226>
 8003976:	bf00      	nop
 8003978:	08003c2d 	.word	0x08003c2d
 800397c:	08003c3e 	.word	0x08003c3e

08003980 <memmove>:
 8003980:	4288      	cmp	r0, r1
 8003982:	b510      	push	{r4, lr}
 8003984:	eb01 0402 	add.w	r4, r1, r2
 8003988:	d902      	bls.n	8003990 <memmove+0x10>
 800398a:	4284      	cmp	r4, r0
 800398c:	4623      	mov	r3, r4
 800398e:	d807      	bhi.n	80039a0 <memmove+0x20>
 8003990:	1e43      	subs	r3, r0, #1
 8003992:	42a1      	cmp	r1, r4
 8003994:	d008      	beq.n	80039a8 <memmove+0x28>
 8003996:	f811 2b01 	ldrb.w	r2, [r1], #1
 800399a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800399e:	e7f8      	b.n	8003992 <memmove+0x12>
 80039a0:	4402      	add	r2, r0
 80039a2:	4601      	mov	r1, r0
 80039a4:	428a      	cmp	r2, r1
 80039a6:	d100      	bne.n	80039aa <memmove+0x2a>
 80039a8:	bd10      	pop	{r4, pc}
 80039aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80039ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80039b2:	e7f7      	b.n	80039a4 <memmove+0x24>

080039b4 <_sbrk_r>:
 80039b4:	b538      	push	{r3, r4, r5, lr}
 80039b6:	4d06      	ldr	r5, [pc, #24]	; (80039d0 <_sbrk_r+0x1c>)
 80039b8:	2300      	movs	r3, #0
 80039ba:	4604      	mov	r4, r0
 80039bc:	4608      	mov	r0, r1
 80039be:	602b      	str	r3, [r5, #0]
 80039c0:	f7fd f894 	bl	8000aec <_sbrk>
 80039c4:	1c43      	adds	r3, r0, #1
 80039c6:	d102      	bne.n	80039ce <_sbrk_r+0x1a>
 80039c8:	682b      	ldr	r3, [r5, #0]
 80039ca:	b103      	cbz	r3, 80039ce <_sbrk_r+0x1a>
 80039cc:	6023      	str	r3, [r4, #0]
 80039ce:	bd38      	pop	{r3, r4, r5, pc}
 80039d0:	20000240 	.word	0x20000240

080039d4 <memcpy>:
 80039d4:	440a      	add	r2, r1
 80039d6:	4291      	cmp	r1, r2
 80039d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80039dc:	d100      	bne.n	80039e0 <memcpy+0xc>
 80039de:	4770      	bx	lr
 80039e0:	b510      	push	{r4, lr}
 80039e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039ea:	4291      	cmp	r1, r2
 80039ec:	d1f9      	bne.n	80039e2 <memcpy+0xe>
 80039ee:	bd10      	pop	{r4, pc}

080039f0 <_realloc_r>:
 80039f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039f4:	4680      	mov	r8, r0
 80039f6:	4614      	mov	r4, r2
 80039f8:	460e      	mov	r6, r1
 80039fa:	b921      	cbnz	r1, 8003a06 <_realloc_r+0x16>
 80039fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a00:	4611      	mov	r1, r2
 8003a02:	f7ff bc49 	b.w	8003298 <_malloc_r>
 8003a06:	b92a      	cbnz	r2, 8003a14 <_realloc_r+0x24>
 8003a08:	f7ff fbda 	bl	80031c0 <_free_r>
 8003a0c:	4625      	mov	r5, r4
 8003a0e:	4628      	mov	r0, r5
 8003a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a14:	f000 f81b 	bl	8003a4e <_malloc_usable_size_r>
 8003a18:	4284      	cmp	r4, r0
 8003a1a:	4607      	mov	r7, r0
 8003a1c:	d802      	bhi.n	8003a24 <_realloc_r+0x34>
 8003a1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a22:	d812      	bhi.n	8003a4a <_realloc_r+0x5a>
 8003a24:	4621      	mov	r1, r4
 8003a26:	4640      	mov	r0, r8
 8003a28:	f7ff fc36 	bl	8003298 <_malloc_r>
 8003a2c:	4605      	mov	r5, r0
 8003a2e:	2800      	cmp	r0, #0
 8003a30:	d0ed      	beq.n	8003a0e <_realloc_r+0x1e>
 8003a32:	42bc      	cmp	r4, r7
 8003a34:	4622      	mov	r2, r4
 8003a36:	4631      	mov	r1, r6
 8003a38:	bf28      	it	cs
 8003a3a:	463a      	movcs	r2, r7
 8003a3c:	f7ff ffca 	bl	80039d4 <memcpy>
 8003a40:	4631      	mov	r1, r6
 8003a42:	4640      	mov	r0, r8
 8003a44:	f7ff fbbc 	bl	80031c0 <_free_r>
 8003a48:	e7e1      	b.n	8003a0e <_realloc_r+0x1e>
 8003a4a:	4635      	mov	r5, r6
 8003a4c:	e7df      	b.n	8003a0e <_realloc_r+0x1e>

08003a4e <_malloc_usable_size_r>:
 8003a4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a52:	1f18      	subs	r0, r3, #4
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	bfbc      	itt	lt
 8003a58:	580b      	ldrlt	r3, [r1, r0]
 8003a5a:	18c0      	addlt	r0, r0, r3
 8003a5c:	4770      	bx	lr
	...

08003a60 <_init>:
 8003a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a62:	bf00      	nop
 8003a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a66:	bc08      	pop	{r3}
 8003a68:	469e      	mov	lr, r3
 8003a6a:	4770      	bx	lr

08003a6c <_fini>:
 8003a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a6e:	bf00      	nop
 8003a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a72:	bc08      	pop	{r3}
 8003a74:	469e      	mov	lr, r3
 8003a76:	4770      	bx	lr
