
stm32g4-dmc-balance_work.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010168  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e8c  08010348  08010348  00011348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080111d4  080111d4  00013a8c  2**0
                  CONTENTS
  4 .ARM          00000008  080111d4  080111d4  000121d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080111dc  080111dc  00013a8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080111dc  080111dc  000121dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080111e0  080111e0  000121e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000234  20000000  080111e4  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .non_cache    00000858  20000234  08011418  00013234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00002660  20000a8c  08011c70  00013a8c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200030ec  08011c70  000140ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00013a8c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f508  00000000  00000000  00013abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000534f  00000000  00000000  00032fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d50  00000000  00000000  00038318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016b5  00000000  00000000  0003a068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002575f  00000000  00000000  0003b71d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b156  00000000  00000000  00060e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d27d7  00000000  00000000  0008bfd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015e7a9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008ff8  00000000  00000000  0015e7ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  001677e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000a8c 	.word	0x20000a8c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010330 	.word	0x08010330

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000a90 	.word	0x20000a90
 800021c:	08010330 	.word	0x08010330

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9a0 	b.w	8001050 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	460c      	mov	r4, r1
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d14e      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da0:	4694      	mov	ip, r2
 8000da2:	458c      	cmp	ip, r1
 8000da4:	4686      	mov	lr, r0
 8000da6:	fab2 f282 	clz	r2, r2
 8000daa:	d962      	bls.n	8000e72 <__udivmoddi4+0xde>
 8000dac:	b14a      	cbz	r2, 8000dc2 <__udivmoddi4+0x2e>
 8000dae:	f1c2 0320 	rsb	r3, r2, #32
 8000db2:	4091      	lsls	r1, r2
 8000db4:	fa20 f303 	lsr.w	r3, r0, r3
 8000db8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbc:	4319      	orrs	r1, r3
 8000dbe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f f68c 	uxth.w	r6, ip
 8000dca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dd2:	fb07 1114 	mls	r1, r7, r4, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb04 f106 	mul.w	r1, r4, r6
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dea:	f080 8112 	bcs.w	8001012 <__udivmoddi4+0x27e>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 810f 	bls.w	8001012 <__udivmoddi4+0x27e>
 8000df4:	3c02      	subs	r4, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a59      	subs	r1, r3, r1
 8000dfa:	fa1f f38e 	uxth.w	r3, lr
 8000dfe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e02:	fb07 1110 	mls	r1, r7, r0, r1
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f606 	mul.w	r6, r0, r6
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x94>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e1a:	f080 80fc 	bcs.w	8001016 <__udivmoddi4+0x282>
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	f240 80f9 	bls.w	8001016 <__udivmoddi4+0x282>
 8000e24:	4463      	add	r3, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11d      	cbz	r5, 8000e3a <__udivmoddi4+0xa6>
 8000e32:	40d3      	lsrs	r3, r2
 8000e34:	2200      	movs	r2, #0
 8000e36:	e9c5 3200 	strd	r3, r2, [r5]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d905      	bls.n	8000e4e <__udivmoddi4+0xba>
 8000e42:	b10d      	cbz	r5, 8000e48 <__udivmoddi4+0xb4>
 8000e44:	e9c5 0100 	strd	r0, r1, [r5]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4608      	mov	r0, r1
 8000e4c:	e7f5      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e4e:	fab3 f183 	clz	r1, r3
 8000e52:	2900      	cmp	r1, #0
 8000e54:	d146      	bne.n	8000ee4 <__udivmoddi4+0x150>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d302      	bcc.n	8000e60 <__udivmoddi4+0xcc>
 8000e5a:	4290      	cmp	r0, r2
 8000e5c:	f0c0 80f0 	bcc.w	8001040 <__udivmoddi4+0x2ac>
 8000e60:	1a86      	subs	r6, r0, r2
 8000e62:	eb64 0303 	sbc.w	r3, r4, r3
 8000e66:	2001      	movs	r0, #1
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d0e6      	beq.n	8000e3a <__udivmoddi4+0xa6>
 8000e6c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e70:	e7e3      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	f040 8090 	bne.w	8000f98 <__udivmoddi4+0x204>
 8000e78:	eba1 040c 	sub.w	r4, r1, ip
 8000e7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e80:	fa1f f78c 	uxth.w	r7, ip
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e8e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e96:	fb07 f006 	mul.w	r0, r7, r6
 8000e9a:	4298      	cmp	r0, r3
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x11c>
 8000e9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ea2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ea6:	d202      	bcs.n	8000eae <__udivmoddi4+0x11a>
 8000ea8:	4298      	cmp	r0, r3
 8000eaa:	f200 80cd 	bhi.w	8001048 <__udivmoddi4+0x2b4>
 8000eae:	4626      	mov	r6, r4
 8000eb0:	1a1c      	subs	r4, r3, r0
 8000eb2:	fa1f f38e 	uxth.w	r3, lr
 8000eb6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eba:	fb08 4410 	mls	r4, r8, r0, r4
 8000ebe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ec2:	fb00 f707 	mul.w	r7, r0, r7
 8000ec6:	429f      	cmp	r7, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x148>
 8000eca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ece:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed2:	d202      	bcs.n	8000eda <__udivmoddi4+0x146>
 8000ed4:	429f      	cmp	r7, r3
 8000ed6:	f200 80b0 	bhi.w	800103a <__udivmoddi4+0x2a6>
 8000eda:	4620      	mov	r0, r4
 8000edc:	1bdb      	subs	r3, r3, r7
 8000ede:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ee2:	e7a5      	b.n	8000e30 <__udivmoddi4+0x9c>
 8000ee4:	f1c1 0620 	rsb	r6, r1, #32
 8000ee8:	408b      	lsls	r3, r1
 8000eea:	fa22 f706 	lsr.w	r7, r2, r6
 8000eee:	431f      	orrs	r7, r3
 8000ef0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ef4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ef8:	ea43 030c 	orr.w	r3, r3, ip
 8000efc:	40f4      	lsrs	r4, r6
 8000efe:	fa00 f801 	lsl.w	r8, r0, r1
 8000f02:	0c38      	lsrs	r0, r7, #16
 8000f04:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f08:	fbb4 fef0 	udiv	lr, r4, r0
 8000f0c:	fa1f fc87 	uxth.w	ip, r7
 8000f10:	fb00 441e 	mls	r4, r0, lr, r4
 8000f14:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f18:	fb0e f90c 	mul.w	r9, lr, ip
 8000f1c:	45a1      	cmp	r9, r4
 8000f1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f22:	d90a      	bls.n	8000f3a <__udivmoddi4+0x1a6>
 8000f24:	193c      	adds	r4, r7, r4
 8000f26:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f2a:	f080 8084 	bcs.w	8001036 <__udivmoddi4+0x2a2>
 8000f2e:	45a1      	cmp	r9, r4
 8000f30:	f240 8081 	bls.w	8001036 <__udivmoddi4+0x2a2>
 8000f34:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f38:	443c      	add	r4, r7
 8000f3a:	eba4 0409 	sub.w	r4, r4, r9
 8000f3e:	fa1f f983 	uxth.w	r9, r3
 8000f42:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f46:	fb00 4413 	mls	r4, r0, r3, r4
 8000f4a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f4e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x1d2>
 8000f56:	193c      	adds	r4, r7, r4
 8000f58:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f5c:	d267      	bcs.n	800102e <__udivmoddi4+0x29a>
 8000f5e:	45a4      	cmp	ip, r4
 8000f60:	d965      	bls.n	800102e <__udivmoddi4+0x29a>
 8000f62:	3b02      	subs	r3, #2
 8000f64:	443c      	add	r4, r7
 8000f66:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f6a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f6e:	eba4 040c 	sub.w	r4, r4, ip
 8000f72:	429c      	cmp	r4, r3
 8000f74:	46ce      	mov	lr, r9
 8000f76:	469c      	mov	ip, r3
 8000f78:	d351      	bcc.n	800101e <__udivmoddi4+0x28a>
 8000f7a:	d04e      	beq.n	800101a <__udivmoddi4+0x286>
 8000f7c:	b155      	cbz	r5, 8000f94 <__udivmoddi4+0x200>
 8000f7e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f82:	eb64 040c 	sbc.w	r4, r4, ip
 8000f86:	fa04 f606 	lsl.w	r6, r4, r6
 8000f8a:	40cb      	lsrs	r3, r1
 8000f8c:	431e      	orrs	r6, r3
 8000f8e:	40cc      	lsrs	r4, r1
 8000f90:	e9c5 6400 	strd	r6, r4, [r5]
 8000f94:	2100      	movs	r1, #0
 8000f96:	e750      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000f98:	f1c2 0320 	rsb	r3, r2, #32
 8000f9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000fa0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fa4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fa8:	4094      	lsls	r4, r2
 8000faa:	430c      	orrs	r4, r1
 8000fac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fb0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fb4:	fa1f f78c 	uxth.w	r7, ip
 8000fb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fbc:	fb08 3110 	mls	r1, r8, r0, r3
 8000fc0:	0c23      	lsrs	r3, r4, #16
 8000fc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fc6:	fb00 f107 	mul.w	r1, r0, r7
 8000fca:	4299      	cmp	r1, r3
 8000fcc:	d908      	bls.n	8000fe0 <__udivmoddi4+0x24c>
 8000fce:	eb1c 0303 	adds.w	r3, ip, r3
 8000fd2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fd6:	d22c      	bcs.n	8001032 <__udivmoddi4+0x29e>
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d92a      	bls.n	8001032 <__udivmoddi4+0x29e>
 8000fdc:	3802      	subs	r0, #2
 8000fde:	4463      	add	r3, ip
 8000fe0:	1a5b      	subs	r3, r3, r1
 8000fe2:	b2a4      	uxth	r4, r4
 8000fe4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fe8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ff0:	fb01 f307 	mul.w	r3, r1, r7
 8000ff4:	42a3      	cmp	r3, r4
 8000ff6:	d908      	bls.n	800100a <__udivmoddi4+0x276>
 8000ff8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ffc:	f101 36ff 	add.w	r6, r1, #4294967295
 8001000:	d213      	bcs.n	800102a <__udivmoddi4+0x296>
 8001002:	42a3      	cmp	r3, r4
 8001004:	d911      	bls.n	800102a <__udivmoddi4+0x296>
 8001006:	3902      	subs	r1, #2
 8001008:	4464      	add	r4, ip
 800100a:	1ae4      	subs	r4, r4, r3
 800100c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001010:	e739      	b.n	8000e86 <__udivmoddi4+0xf2>
 8001012:	4604      	mov	r4, r0
 8001014:	e6f0      	b.n	8000df8 <__udivmoddi4+0x64>
 8001016:	4608      	mov	r0, r1
 8001018:	e706      	b.n	8000e28 <__udivmoddi4+0x94>
 800101a:	45c8      	cmp	r8, r9
 800101c:	d2ae      	bcs.n	8000f7c <__udivmoddi4+0x1e8>
 800101e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001022:	eb63 0c07 	sbc.w	ip, r3, r7
 8001026:	3801      	subs	r0, #1
 8001028:	e7a8      	b.n	8000f7c <__udivmoddi4+0x1e8>
 800102a:	4631      	mov	r1, r6
 800102c:	e7ed      	b.n	800100a <__udivmoddi4+0x276>
 800102e:	4603      	mov	r3, r0
 8001030:	e799      	b.n	8000f66 <__udivmoddi4+0x1d2>
 8001032:	4630      	mov	r0, r6
 8001034:	e7d4      	b.n	8000fe0 <__udivmoddi4+0x24c>
 8001036:	46d6      	mov	lr, sl
 8001038:	e77f      	b.n	8000f3a <__udivmoddi4+0x1a6>
 800103a:	4463      	add	r3, ip
 800103c:	3802      	subs	r0, #2
 800103e:	e74d      	b.n	8000edc <__udivmoddi4+0x148>
 8001040:	4606      	mov	r6, r0
 8001042:	4623      	mov	r3, r4
 8001044:	4608      	mov	r0, r1
 8001046:	e70f      	b.n	8000e68 <__udivmoddi4+0xd4>
 8001048:	3e02      	subs	r6, #2
 800104a:	4463      	add	r3, ip
 800104c:	e730      	b.n	8000eb0 <__udivmoddi4+0x11c>
 800104e:	bf00      	nop

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <apInit>:
 */

#include "ap.h"

void apInit(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  cliOpen(_DEF_UART1, 115200);
 8001058:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800105c:	2000      	movs	r0, #0
 800105e:	f000 f86d 	bl	800113c <cliOpen>
  logBoot(true);
 8001062:	2001      	movs	r0, #1
 8001064:	f002 fe32 	bl	8003ccc <logBoot>

  // balanceInit();
}
 8001068:	bf00      	nop
 800106a:	bd80      	pop	{r7, pc}

0800106c <apMain>:

void apMain(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
  uint32_t led_pre_time;
  led_pre_time = millis();
 8001072:	f001 f8b5 	bl	80021e0 <millis>
 8001076:	6078      	str	r0, [r7, #4]

	while(1)
	{
	  if (millis() - led_pre_time >=  500)
 8001078:	f001 f8b2 	bl	80021e0 <millis>
 800107c:	4602      	mov	r2, r0
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001086:	d305      	bcc.n	8001094 <apMain+0x28>
	  {
	    led_pre_time = millis();
 8001088:	f001 f8aa 	bl	80021e0 <millis>
 800108c:	6078      	str	r0, [r7, #4]
	    ledToggle(_DEF_LED1);
 800108e:	2000      	movs	r0, #0
 8001090:	f002 fdc6 	bl	8003c20 <ledToggle>
	  }

	  imuUpdate();
 8001094:	f002 fb1e 	bl	80036d4 <imuUpdate>
	  cliMain();
 8001098:	f000 f922 	bl	80012e0 <cliMain>
	  if (millis() - led_pre_time >=  500)
 800109c:	e7ec      	b.n	8001078 <apMain+0xc>
	...

080010a0 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 80010a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001118 <cliInit+0x78>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 80010aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <cliInit+0x78>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	725a      	strb	r2, [r3, #9]
  cli_node.is_busy = false;
 80010b0:	4b19      	ldr	r3, [pc, #100]	@ (8001118 <cliInit+0x78>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	729a      	strb	r2, [r3, #10]
  cli_node.state   = CLI_RX_IDLE;
 80010b6:	4b18      	ldr	r3, [pc, #96]	@ (8001118 <cliInit+0x78>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 80010bc:	4b16      	ldr	r3, [pc, #88]	@ (8001118 <cliInit+0x78>)
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  cli_node.hist_line_last  = 0;
 80010c4:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <cliInit+0x78>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  cli_node.hist_line_count = 0;
 80010cc:	4b12      	ldr	r3, [pc, #72]	@ (8001118 <cliInit+0x78>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  cli_node.hist_line_new   = false;
 80010d4:	4b10      	ldr	r3, [pc, #64]	@ (8001118 <cliInit+0x78>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 80010dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001118 <cliInit+0x78>)
 80010de:	4a0f      	ldr	r2, [pc, #60]	@ (800111c <cliInit+0x7c>)
 80010e0:	f8c3 2680 	str.w	r2, [r3, #1664]	@ 0x680
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 80010e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001118 <cliInit+0x78>)
 80010e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001120 <cliInit+0x80>)
 80010e8:	f8c3 2684 	str.w	r2, [r3, #1668]	@ 0x684
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 80010ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <cliInit+0x78>)
 80010ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001124 <cliInit+0x84>)
 80010f0:	f8c3 2688 	str.w	r2, [r3, #1672]	@ 0x688
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 80010f4:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <cliInit+0x78>)
 80010f6:	4a0c      	ldr	r2, [pc, #48]	@ (8001128 <cliInit+0x88>)
 80010f8:	f8c3 268c 	str.w	r2, [r3, #1676]	@ 0x68c

  cliLineClean(&cli_node);
 80010fc:	4806      	ldr	r0, [pc, #24]	@ (8001118 <cliInit+0x78>)
 80010fe:	f000 fb9f 	bl	8001840 <cliLineClean>


  cliAdd("help", cliShowList);
 8001102:	490a      	ldr	r1, [pc, #40]	@ (800112c <cliInit+0x8c>)
 8001104:	480a      	ldr	r0, [pc, #40]	@ (8001130 <cliInit+0x90>)
 8001106:	f000 fe3b 	bl	8001d80 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 800110a:	490a      	ldr	r1, [pc, #40]	@ (8001134 <cliInit+0x94>)
 800110c:	480a      	ldr	r0, [pc, #40]	@ (8001138 <cliInit+0x98>)
 800110e:	f000 fe37 	bl	8001d80 <cliAdd>

  return true;
 8001112:	2301      	movs	r3, #1
}
 8001114:	4618      	mov	r0, r3
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000aa8 	.word	0x20000aa8
 800111c:	08001c11 	.word	0x08001c11
 8001120:	08001c61 	.word	0x08001c61
 8001124:	08001cb9 	.word	0x08001cb9
 8001128:	08001d01 	.word	0x08001d01
 800112c:	08001e11 	.word	0x08001e11
 8001130:	08010348 	.word	0x08010348
 8001134:	08001e81 	.word	0x08001e81
 8001138:	08010350 	.word	0x08010350

0800113c <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	6039      	str	r1, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 8001148:	4a11      	ldr	r2, [pc, #68]	@ (8001190 <cliOpen+0x54>)
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	7013      	strb	r3, [r2, #0]


  if (cli_node.is_open == false || cli_node.baud != baud)
 800114e:	4b10      	ldr	r3, [pc, #64]	@ (8001190 <cliOpen+0x54>)
 8001150:	7a1b      	ldrb	r3, [r3, #8]
 8001152:	f083 0301 	eor.w	r3, r3, #1
 8001156:	b2db      	uxtb	r3, r3
 8001158:	2b00      	cmp	r3, #0
 800115a:	d104      	bne.n	8001166 <cliOpen+0x2a>
 800115c:	4b0c      	ldr	r3, [pc, #48]	@ (8001190 <cliOpen+0x54>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	683a      	ldr	r2, [r7, #0]
 8001162:	429a      	cmp	r2, r3
 8001164:	d00e      	beq.n	8001184 <cliOpen+0x48>
  {
    if (baud > 0)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d00b      	beq.n	8001184 <cliOpen+0x48>
    {
      cli_node.baud = baud;
 800116c:	4a08      	ldr	r2, [pc, #32]	@ (8001190 <cliOpen+0x54>)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	6053      	str	r3, [r2, #4]
      cli_node.is_open = uartOpen(ch, baud);
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	6839      	ldr	r1, [r7, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f003 f8be 	bl	80042f8 <uartOpen>
 800117c:	4603      	mov	r3, r0
 800117e:	461a      	mov	r2, r3
 8001180:	4b03      	ldr	r3, [pc, #12]	@ (8001190 <cliOpen+0x54>)
 8001182:	721a      	strb	r2, [r3, #8]
    }
  }

  return cli_node.is_open;
 8001184:	4b02      	ldr	r3, [pc, #8]	@ (8001190 <cliOpen+0x54>)
 8001186:	7a1b      	ldrb	r3, [r3, #8]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000aa8 	.word	0x20000aa8

08001194 <cliGetPort>:
  }
  return ret;
}

uint8_t cliGetPort(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  return cli_node.ch;
 8001198:	4b03      	ldr	r3, [pc, #12]	@ (80011a8 <cliGetPort+0x14>)
 800119a:	781b      	ldrb	r3, [r3, #0]
}
 800119c:	4618      	mov	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	20000aa8 	.word	0x20000aa8

080011ac <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 80011b4:	4b34      	ldr	r3, [pc, #208]	@ (8001288 <cliShowLog+0xdc>)
 80011b6:	7a5b      	ldrb	r3, [r3, #9]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d061      	beq.n	8001280 <cliShowLog+0xd4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	7ad8      	ldrb	r0, [r3, #11]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 80011c6:	461a      	mov	r2, r3
 80011c8:	4930      	ldr	r1, [pc, #192]	@ (800128c <cliShowLog+0xe0>)
 80011ca:	f003 fb3b 	bl	8004844 <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	7ad8      	ldrb	r0, [r3, #11]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 80011d8:	461a      	mov	r2, r3
 80011da:	492d      	ldr	r1, [pc, #180]	@ (8001290 <cliShowLog+0xe4>)
 80011dc:	f003 fb32 	bl	8004844 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	7ad8      	ldrb	r0, [r3, #11]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f893 33f0 	ldrb.w	r3, [r3, #1008]	@ 0x3f0
 80011ea:	461a      	mov	r2, r3
 80011ec:	4929      	ldr	r1, [pc, #164]	@ (8001294 <cliShowLog+0xe8>)
 80011ee:	f003 fb29 	bl	8004844 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	7ad8      	ldrb	r0, [r3, #11]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 80011fc:	461a      	mov	r2, r3
 80011fe:	4926      	ldr	r1, [pc, #152]	@ (8001298 <cliShowLog+0xec>)
 8001200:	f003 fb20 	bl	8004844 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	7ad8      	ldrb	r0, [r3, #11]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 800120e:	461a      	mov	r2, r3
 8001210:	4922      	ldr	r1, [pc, #136]	@ (800129c <cliShowLog+0xf0>)
 8001212:	f003 fb17 	bl	8004844 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	7ad8      	ldrb	r0, [r3, #11]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001220:	461a      	mov	r2, r3
 8001222:	491f      	ldr	r1, [pc, #124]	@ (80012a0 <cliShowLog+0xf4>)
 8001224:	f003 fb0e 	bl	8004844 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	7ad8      	ldrb	r0, [r3, #11]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001232:	461a      	mov	r2, r3
 8001234:	491b      	ldr	r1, [pc, #108]	@ (80012a4 <cliShowLog+0xf8>)
 8001236:	f003 fb05 	bl	8004844 <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	e012      	b.n	8001266 <cliShowLog+0xba>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	7ad8      	ldrb	r0, [r3, #11]
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	4613      	mov	r3, r2
 8001248:	015b      	lsls	r3, r3, #5
 800124a:	4413      	add	r3, r2
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	4413      	add	r3, r2
 8001250:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	4413      	add	r3, r2
 8001258:	68fa      	ldr	r2, [r7, #12]
 800125a:	4913      	ldr	r1, [pc, #76]	@ (80012a8 <cliShowLog+0xfc>)
 800125c:	f003 faf2 	bl	8004844 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	3301      	adds	r3, #1
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800126c:	461a      	mov	r2, r3
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	4293      	cmp	r3, r2
 8001272:	dbe5      	blt.n	8001240 <cliShowLog+0x94>
    }
    uartPrintf(p_cli->log_ch, "\n");
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	7adb      	ldrb	r3, [r3, #11]
 8001278:	490c      	ldr	r1, [pc, #48]	@ (80012ac <cliShowLog+0x100>)
 800127a:	4618      	mov	r0, r3
 800127c:	f003 fae2 	bl	8004844 <uartPrintf>
  }
}
 8001280:	bf00      	nop
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000aa8 	.word	0x20000aa8
 800128c:	08010354 	.word	0x08010354
 8001290:	08010364 	.word	0x08010364
 8001294:	08010374 	.word	0x08010374
 8001298:	08010384 	.word	0x08010384
 800129c:	08010394 	.word	0x08010394
 80012a0:	080103a4 	.word	0x080103a4
 80012a4:	080103b4 	.word	0x080103b4
 80012a8:	080103c4 	.word	0x080103c4
 80012ac:	080103d4 	.word	0x080103d4

080012b0 <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4906      	ldr	r1, [pc, #24]	@ (80012d8 <cliShowPrompt+0x28>)
 80012be:	4618      	mov	r0, r3
 80012c0:	f003 fac0 	bl	8004844 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4904      	ldr	r1, [pc, #16]	@ (80012dc <cliShowPrompt+0x2c>)
 80012ca:	4618      	mov	r0, r3
 80012cc:	f003 faba 	bl	8004844 <uartPrintf>
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	080103d8 	.word	0x080103d8
 80012dc:	080103dc 	.word	0x080103dc

080012e0 <cliMain>:

bool cliMain(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 80012e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <cliMain+0x40>)
 80012e6:	7a1b      	ldrb	r3, [r3, #8]
 80012e8:	f083 0301 	eor.w	r3, r3, #1
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <cliMain+0x16>
  {
    return false;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e012      	b.n	800131c <cliMain+0x3c>
  }

  if (uartAvailable(cli_node.ch) > 0)
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <cliMain+0x40>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f003 f9c8 	bl	8004690 <uartAvailable>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d009      	beq.n	800131a <cliMain+0x3a>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 8001306:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <cliMain+0x40>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	4618      	mov	r0, r3
 800130c:	f003 fa00 	bl	8004710 <uartRead>
 8001310:	4603      	mov	r3, r0
 8001312:	4619      	mov	r1, r3
 8001314:	4802      	ldr	r0, [pc, #8]	@ (8001320 <cliMain+0x40>)
 8001316:	f000 f831 	bl	800137c <cliUpdate>
  }

  return true;
 800131a:	2301      	movs	r3, #1
}
 800131c:	4618      	mov	r0, r3
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000aa8 	.word	0x20000aa8

08001324 <cliAvailable>:

  cliShowPrompt(&cli_node);
}

uint32_t cliAvailable(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  return uartAvailable(cli_node.ch);
 8001328:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <cliAvailable+0x14>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f003 f9af 	bl	8004690 <uartAvailable>
 8001332:	4603      	mov	r3, r0
}
 8001334:	4618      	mov	r0, r3
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000aa8 	.word	0x20000aa8

0800133c <cliRead>:

uint8_t cliRead(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  return uartRead(cli_node.ch);
 8001340:	4b03      	ldr	r3, [pc, #12]	@ (8001350 <cliRead+0x14>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f003 f9e3 	bl	8004710 <uartRead>
 800134a:	4603      	mov	r3, r0
}
 800134c:	4618      	mov	r0, r3
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000aa8 	.word	0x20000aa8

08001354 <cliWrite>:

uint32_t cliWrite(uint8_t *p_data, uint32_t length)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
  return uartWrite(cli_node.ch, p_data, length);
 800135e:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <cliWrite+0x24>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	4618      	mov	r0, r3
 8001368:	f003 fa2c 	bl	80047c4 <uartWrite>
 800136c:	4603      	mov	r3, r0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000aa8 	.word	0x20000aa8

0800137c <cliUpdate>:

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08c      	sub	sp, #48	@ 0x30
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8001388:	2300      	movs	r3, #0
 800138a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001394:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	7c1b      	ldrb	r3, [r3, #16]
 800139a:	2b00      	cmp	r3, #0
 800139c:	f040 816d 	bne.w	800167a <cliUpdate+0x2fe>
  {
    switch(rx_data)
 80013a0:	78fb      	ldrb	r3, [r7, #3]
 80013a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80013a4:	d02a      	beq.n	80013fc <cliUpdate+0x80>
 80013a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80013a8:	f300 80da 	bgt.w	8001560 <cliUpdate+0x1e4>
 80013ac:	2b1b      	cmp	r3, #27
 80013ae:	d021      	beq.n	80013f4 <cliUpdate+0x78>
 80013b0:	2b1b      	cmp	r3, #27
 80013b2:	f300 80d5 	bgt.w	8001560 <cliUpdate+0x1e4>
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d062      	beq.n	8001480 <cliUpdate+0x104>
 80013ba:	2b0d      	cmp	r3, #13
 80013bc:	f040 80d0 	bne.w	8001560 <cliUpdate+0x1e4>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d005      	beq.n	80013d6 <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f000 fa52 	bl	8001874 <cliLineAdd>
          cliRunCmd(p_cli);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f000 fb1d 	bl	8001a10 <cliRunCmd>
        }

        line->count = 0;
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        line->cursor = 0;
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        line->buf[0] = 0;
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	2200      	movs	r2, #0
 80013ea:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f7ff ff5f 	bl	80012b0 <cliShowPrompt>
        break;
 80013f2:	e142      	b.n	800167a <cliUpdate+0x2fe>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2201      	movs	r2, #1
 80013f8:	741a      	strb	r2, [r3, #16]
        break;
 80013fa:	e13e      	b.n	800167a <cliUpdate+0x2fe>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001408:	429a      	cmp	r2, r3
 800140a:	f080 8131 	bcs.w	8001670 <cliUpdate+0x2f4>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 800141e:	2301      	movs	r3, #1
 8001420:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001422:	e013      	b.n	800144c <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800142a:	461a      	mov	r2, r3
 800142c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800142e:	441a      	add	r2, r3
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001436:	4619      	mov	r1, r3
 8001438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800143a:	440b      	add	r3, r1
 800143c:	3b01      	subs	r3, #1
 800143e:	69f9      	ldr	r1, [r7, #28]
 8001440:	5c89      	ldrb	r1, [r1, r2]
 8001442:	69fa      	ldr	r2, [r7, #28]
 8001444:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 8001446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001448:	3301      	adds	r3, #1
 800144a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800144c:	7efb      	ldrb	r3, [r7, #27]
 800144e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001450:	429a      	cmp	r2, r3
 8001452:	dbe7      	blt.n	8001424 <cliUpdate+0xa8>
          }

          line->count--;
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800145a:	3b01      	subs	r3, #1
 800145c:	b2da      	uxtb	r2, r3
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          line->buf[line->count] = 0;
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800146a:	461a      	mov	r2, r3
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	2100      	movs	r1, #0
 8001470:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	498d      	ldr	r1, [pc, #564]	@ (80016ac <cliUpdate+0x330>)
 8001478:	4618      	mov	r0, r3
 800147a:	f003 f9e3 	bl	8004844 <uartPrintf>
        }
        break;
 800147e:	e0f7      	b.n	8001670 <cliUpdate+0x2f4>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001486:	2b00      	cmp	r3, #0
 8001488:	d055      	beq.n	8001536 <cliUpdate+0x1ba>
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001490:	2b00      	cmp	r3, #0
 8001492:	d050      	beq.n	8001536 <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d10e      	bne.n	80014c2 <cliUpdate+0x146>
          {
            line->count--;
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014aa:	3b01      	subs	r3, #1
 80014ac:	b2da      	uxtb	r2, r3
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->buf[line->count] = 0;
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014ba:	461a      	mov	r2, r3
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	2100      	movs	r1, #0
 80014c0:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d231      	bcs.n	8001536 <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014e6:	e013      	b.n	8001510 <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014ee:	461a      	mov	r2, r3
 80014f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f2:	441a      	add	r2, r3
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014fa:	4619      	mov	r1, r3
 80014fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014fe:	440b      	add	r3, r1
 8001500:	3b01      	subs	r3, #1
 8001502:	69f9      	ldr	r1, [r7, #28]
 8001504:	5c89      	ldrb	r1, [r1, r2]
 8001506:	69fa      	ldr	r2, [r7, #28]
 8001508:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 800150a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800150c:	3301      	adds	r3, #1
 800150e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001510:	7ebb      	ldrb	r3, [r7, #26]
 8001512:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001514:	429a      	cmp	r2, r3
 8001516:	dbe7      	blt.n	80014e8 <cliUpdate+0x16c>
            }

            line->count--;
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800151e:	3b01      	subs	r3, #1
 8001520:	b2da      	uxtb	r2, r3
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->buf[line->count] = 0;
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800152e:	461a      	mov	r2, r3
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	2100      	movs	r1, #0
 8001534:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800153c:	2b00      	cmp	r3, #0
 800153e:	f000 8099 	beq.w	8001674 <cliUpdate+0x2f8>
        {
          line->cursor--;
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001548:	3b01      	subs	r3, #1
 800154a:	b2da      	uxtb	r2, r3
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	4956      	ldr	r1, [pc, #344]	@ (80016b0 <cliUpdate+0x334>)
 8001558:	4618      	mov	r0, r3
 800155a:	f003 f973 	bl	8004844 <uartPrintf>
        }
        break;
 800155e:	e089      	b.n	8001674 <cliUpdate+0x2f8>


      default:
        if ((line->count + 1) < line->buf_len)
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001566:	3301      	adds	r3, #1
 8001568:	69fa      	ldr	r2, [r7, #28]
 800156a:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 800156e:	4293      	cmp	r3, r2
 8001570:	f280 8082 	bge.w	8001678 <cliUpdate+0x2fc>
        {
          if (line->cursor == line->count)
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001580:	429a      	cmp	r2, r3
 8001582:	d124      	bne.n	80015ce <cliUpdate+0x252>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	1cf9      	adds	r1, r7, #3
 800158a:	2201      	movs	r2, #1
 800158c:	4618      	mov	r0, r3
 800158e:	f003 f919 	bl	80047c4 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001598:	461a      	mov	r2, r3
 800159a:	78f9      	ldrb	r1, [r7, #3]
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	5499      	strb	r1, [r3, r2]
            line->count++;
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015a6:	3301      	adds	r3, #1
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->cursor++;
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80015b6:	3301      	adds	r3, #1
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            line->buf[line->count] = 0;
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015c6:	461a      	mov	r2, r3
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	2100      	movs	r1, #0
 80015cc:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015da:	429a      	cmp	r2, r3
 80015dc:	d24c      	bcs.n	8001678 <cliUpdate+0x2fc>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80015f2:	e013      	b.n	800161c <cliUpdate+0x2a0>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015fa:	461a      	mov	r2, r3
 80015fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	1e5a      	subs	r2, r3, #1
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001608:	4619      	mov	r1, r3
 800160a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160c:	1acb      	subs	r3, r1, r3
 800160e:	69f9      	ldr	r1, [r7, #28]
 8001610:	5c89      	ldrb	r1, [r1, r2]
 8001612:	69fa      	ldr	r2, [r7, #28]
 8001614:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001618:	3301      	adds	r3, #1
 800161a:	627b      	str	r3, [r7, #36]	@ 0x24
 800161c:	7e7b      	ldrb	r3, [r7, #25]
 800161e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001620:	429a      	cmp	r2, r3
 8001622:	dbe7      	blt.n	80015f4 <cliUpdate+0x278>
            }
            line->buf[line->cursor] = rx_data;
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800162a:	461a      	mov	r2, r3
 800162c:	78f9      	ldrb	r1, [r7, #3]
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001638:	3301      	adds	r3, #1
 800163a:	b2da      	uxtb	r2, r3
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->cursor++;
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001648:	3301      	adds	r3, #1
 800164a:	b2da      	uxtb	r2, r3
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            line->buf[line->count] = 0;
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001658:	461a      	mov	r2, r3
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	2100      	movs	r1, #0
 800165e:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	78fa      	ldrb	r2, [r7, #3]
 8001666:	4913      	ldr	r1, [pc, #76]	@ (80016b4 <cliUpdate+0x338>)
 8001668:	4618      	mov	r0, r3
 800166a:	f003 f8eb 	bl	8004844 <uartPrintf>
          }
        }
        break;
 800166e:	e003      	b.n	8001678 <cliUpdate+0x2fc>
        break;
 8001670:	bf00      	nop
 8001672:	e002      	b.n	800167a <cliUpdate+0x2fe>
        break;
 8001674:	bf00      	nop
 8001676:	e000      	b.n	800167a <cliUpdate+0x2fe>
        break;
 8001678:	bf00      	nop
    }
  }

  switch(p_cli->state)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	7c1b      	ldrb	r3, [r3, #16]
 800167e:	3b01      	subs	r3, #1
 8001680:	2b03      	cmp	r3, #3
 8001682:	f200 80d0 	bhi.w	8001826 <cliUpdate+0x4aa>
 8001686:	a201      	add	r2, pc, #4	@ (adr r2, 800168c <cliUpdate+0x310>)
 8001688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168c:	0800169d 	.word	0x0800169d
 8001690:	080016a5 	.word	0x080016a5
 8001694:	080016b9 	.word	0x080016b9
 8001698:	0800181d 	.word	0x0800181d
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2202      	movs	r2, #2
 80016a0:	741a      	strb	r2, [r3, #16]
      break;
 80016a2:	e0c0      	b.n	8001826 <cliUpdate+0x4aa>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2203      	movs	r2, #3
 80016a8:	741a      	strb	r2, [r3, #16]
      break;
 80016aa:	e0bc      	b.n	8001826 <cliUpdate+0x4aa>
 80016ac:	080103e4 	.word	0x080103e4
 80016b0:	080103ec 	.word	0x080103ec
 80016b4:	080103f4 	.word	0x080103f4

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 80016be:	78fb      	ldrb	r3, [r7, #3]
 80016c0:	2b44      	cmp	r3, #68	@ 0x44
 80016c2:	d11a      	bne.n	80016fa <cliUpdate+0x37e>
      {
        if (line->cursor > 0)
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d015      	beq.n	80016fa <cliUpdate+0x37e>
        {
          line->cursor--;
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016d4:	3b01      	subs	r3, #1
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          tx_buf[0] = 0x1B;
 80016de:	231b      	movs	r3, #27
 80016e0:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 80016e2:	235b      	movs	r3, #91	@ 0x5b
 80016e4:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	f107 010c 	add.w	r1, r7, #12
 80016f2:	2203      	movs	r2, #3
 80016f4:	4618      	mov	r0, r3
 80016f6:	f003 f865 	bl	80047c4 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	2b43      	cmp	r3, #67	@ 0x43
 80016fe:	d11d      	bne.n	800173c <cliUpdate+0x3c0>
      {
        if (line->cursor < line->count)
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800170c:	429a      	cmp	r2, r3
 800170e:	d215      	bcs.n	800173c <cliUpdate+0x3c0>
        {
          line->cursor++;
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001716:	3301      	adds	r3, #1
 8001718:	b2da      	uxtb	r2, r3
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          tx_buf[0] = 0x1B;
 8001720:	231b      	movs	r3, #27
 8001722:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001724:	235b      	movs	r3, #91	@ 0x5b
 8001726:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001728:	78fb      	ldrb	r3, [r7, #3]
 800172a:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	f107 010c 	add.w	r1, r7, #12
 8001734:	2203      	movs	r2, #3
 8001736:	4618      	mov	r0, r3
 8001738:	f003 f844 	bl	80047c4 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	2b41      	cmp	r3, #65	@ 0x41
 8001740:	d10c      	bne.n	800175c <cliUpdate+0x3e0>
      {
        cliLineChange(p_cli, true);
 8001742:	2101      	movs	r1, #1
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f000 f8d9 	bl	80018fc <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	781a      	ldrb	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001754:	4619      	mov	r1, r3
 8001756:	4610      	mov	r0, r2
 8001758:	f003 f874 	bl	8004844 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 800175c:	78fb      	ldrb	r3, [r7, #3]
 800175e:	2b42      	cmp	r3, #66	@ 0x42
 8001760:	d10c      	bne.n	800177c <cliUpdate+0x400>
      {
        cliLineChange(p_cli, false);
 8001762:	2100      	movs	r1, #0
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f000 f8c9 	bl	80018fc <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	781a      	ldrb	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001774:	4619      	mov	r1, r3
 8001776:	4610      	mov	r0, r2
 8001778:	f003 f864 	bl	8004844 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 800177c:	78fb      	ldrb	r3, [r7, #3]
 800177e:	2b31      	cmp	r3, #49	@ 0x31
 8001780:	d10f      	bne.n	80017a2 <cliUpdate+0x426>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	7818      	ldrb	r0, [r3, #0]
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800178c:	461a      	mov	r2, r3
 800178e:	492a      	ldr	r1, [pc, #168]	@ (8001838 <cliUpdate+0x4bc>)
 8001790:	f003 f858 	bl	8004844 <uartPrintf>
        line->cursor = 0;
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	2200      	movs	r2, #0
 8001798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        p_cli->state = CLI_RX_SP4;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2204      	movs	r2, #4
 80017a0:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 80017a2:	78fb      	ldrb	r3, [r7, #3]
 80017a4:	2b34      	cmp	r3, #52	@ 0x34
 80017a6:	d13d      	bne.n	8001824 <cliUpdate+0x4a8>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d20f      	bcs.n	80017d8 <cliUpdate+0x45c>
        {
          mov_len = line->count - line->cursor;
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017be:	461a      	mov	r2, r3
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	8afa      	ldrh	r2, [r7, #22]
 80017d0:	491a      	ldr	r1, [pc, #104]	@ (800183c <cliUpdate+0x4c0>)
 80017d2:	4618      	mov	r0, r3
 80017d4:	f003 f836 	bl	8004844 <uartPrintf>
        }
        if (line->cursor > line->count)
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d90f      	bls.n	8001808 <cliUpdate+0x48c>
        {
          mov_len = line->cursor - line->count;
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017ee:	461a      	mov	r2, r3
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	8afa      	ldrh	r2, [r7, #22]
 8001800:	490d      	ldr	r1, [pc, #52]	@ (8001838 <cliUpdate+0x4bc>)
 8001802:	4618      	mov	r0, r3
 8001804:	f003 f81e 	bl	8004844 <uartPrintf>
        }
        line->cursor = line->count;
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        p_cli->state = CLI_RX_SP4;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2204      	movs	r2, #4
 8001818:	741a      	strb	r2, [r3, #16]
      }
      break;
 800181a:	e003      	b.n	8001824 <cliUpdate+0x4a8>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	741a      	strb	r2, [r3, #16]
      break;
 8001822:	e000      	b.n	8001826 <cliUpdate+0x4aa>
      break;
 8001824:	bf00      	nop
  }



  cliShowLog(p_cli);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7ff fcc0 	bl	80011ac <cliShowLog>

  return ret;
 800182c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8001830:	4618      	mov	r0, r3
 8001832:	3730      	adds	r7, #48	@ 0x30
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	08010400 	.word	0x08010400
 800183c:	08010408 	.word	0x08010408

08001840 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
  p_cli->line.cursor  = 0;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	223f      	movs	r2, #63	@ 0x3f
 800185c:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
  p_cli->line.buf[0]  = 0;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001882:	461a      	mov	r2, r3
 8001884:	6879      	ldr	r1, [r7, #4]
 8001886:	4613      	mov	r3, r2
 8001888:	015b      	lsls	r3, r3, #5
 800188a:	4413      	add	r3, r2
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	4413      	add	r3, r2
 8001890:	440b      	add	r3, r1
 8001892:	f503 72cc 	add.w	r2, r3, #408	@ 0x198
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4610      	mov	r0, r2
 800189a:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800189e:	2243      	movs	r2, #67	@ 0x43
 80018a0:	4619      	mov	r1, r3
 80018a2:	f00b fe1e 	bl	800d4e2 <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80018ac:	2b07      	cmp	r3, #7
 80018ae:	d807      	bhi.n	80018c0 <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80018b6:	3301      	adds	r3, #1
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80018c6:	b25a      	sxtb	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80018d4:	3301      	adds	r3, #1
 80018d6:	425a      	negs	r2, r3
 80018d8:	f003 0307 	and.w	r3, r3, #7
 80018dc:	f002 0207 	and.w	r2, r2, #7
 80018e0:	bf58      	it	pl
 80018e2:	4253      	negpl	r3, r2
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  p_cli->hist_line_new  = true;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	460b      	mov	r3, r1
 8001906:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800190e:	2b00      	cmp	r3, #0
 8001910:	d076      	beq.n	8001a00 <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 8001918:	2b00      	cmp	r3, #0
 800191a:	d008      	beq.n	800192e <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	7818      	ldrb	r0, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 8001926:	461a      	mov	r2, r3
 8001928:	4937      	ldr	r1, [pc, #220]	@ (8001a08 <cliLineChange+0x10c>)
 800192a:	f002 ff8b 	bl	8004844 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d008      	beq.n	800194a <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	7818      	ldrb	r0, [r3, #0]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 8001942:	461a      	mov	r2, r3
 8001944:	4931      	ldr	r1, [pc, #196]	@ (8001a0c <cliLineChange+0x110>)
 8001946:	f002 ff7d 	bl	8004844 <uartPrintf>
  }


  if (key_up == true)
 800194a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d125      	bne.n	800199e <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8001958:	2b00      	cmp	r3, #0
 800195a:	d006      	beq.n	800196a <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001962:	b25a      	sxtb	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001970:	461a      	mov	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001978:	4413      	add	r3, r2
 800197a:	3b01      	subs	r3, #1
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	f892 2197 	ldrb.w	r2, [r2, #407]	@ 0x197
 8001982:	fb93 f1f2 	sdiv	r1, r3, r2
 8001986:	fb01 f202 	mul.w	r2, r1, r2
 800198a:	1a9b      	subs	r3, r3, r2
 800198c:	b25a      	sxtb	r2, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 800199a:	73fb      	strb	r3, [r7, #15]
 800199c:	e013      	b.n	80019c6 <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 80019a4:	3301      	adds	r3, #1
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	f892 2197 	ldrb.w	r2, [r2, #407]	@ 0x197
 80019ac:	fb93 f1f2 	sdiv	r1, r3, r2
 80019b0:	fb01 f202 	mul.w	r2, r1, r2
 80019b4:	1a9b      	subs	r3, r3, r2
 80019b6:	b25a      	sxtb	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 80019c4:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 80019c6:	7bfa      	ldrb	r2, [r7, #15]
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	4613      	mov	r3, r2
 80019ce:	015b      	lsls	r3, r3, #5
 80019d0:	4413      	add	r3, r2
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	4413      	add	r3, r2
 80019d6:	4403      	add	r3, r0
 80019d8:	f503 72cc 	add.w	r2, r3, #408	@ 0x198
 80019dc:	f501 736c 	add.w	r3, r1, #944	@ 0x3b0
 80019e0:	4611      	mov	r1, r2
 80019e2:	2243      	movs	r2, #67	@ 0x43
 80019e4:	4618      	mov	r0, r3
 80019e6:	f00b fd7c 	bl	800d4e2 <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f893 23f2 	ldrb.w	r2, [r3, #1010]	@ 0x3f2
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1

  p_cli->hist_line_new = false;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
 80019fe:	e000      	b.n	8001a02 <cliLineChange+0x106>
    return;
 8001a00:	bf00      	nop
}
 8001a02:	3710      	adds	r7, #16
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	08010400 	.word	0x08010400
 8001a0c:	08010410 	.word	0x08010410

08001a10 <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f000 f857 	bl	8001ad0 <cliParseArgs>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d04b      	beq.n	8001ac0 <cliRunCmd+0xb0>
  {
    cliPrintf("\r\n");
 8001a28:	4828      	ldr	r0, [pc, #160]	@ (8001acc <cliRunCmd+0xbc>)
 8001a2a:	f000 f899 	bl	8001b60 <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001a34:	4618      	mov	r0, r3
 8001a36:	f000 f8b7 	bl	8001ba8 <cliToUpper>

    p_cli->is_busy = true;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	729a      	strb	r2, [r3, #10]
    for (int i=0; i<p_cli->cmd_count; i++)
 8001a40:	2300      	movs	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	e032      	b.n	8001aac <cliRunCmd+0x9c>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f8d3 0114 	ldr.w	r0, [r3, #276]	@ 0x114
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4413      	add	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	f7fe fbde 	bl	8000220 <strcmp>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d11d      	bne.n	8001aa6 <cliRunCmd+0x96>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f8b3 3112 	ldrh.w	r3, [r3, #274]	@ 0x112
 8001a70:	3b01      	subs	r3, #1
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f8a3 2678 	strh.w	r2, [r3, #1656]	@ 0x678
        p_cli->cmd_args.argv = &p_cli->argv[1];
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f503 728c 	add.w	r2, r3, #280	@ 0x118
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	4413      	add	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	440b      	add	r3, r1
 8001a94:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	f502 62cf 	add.w	r2, r2, #1656	@ 0x678
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4798      	blx	r3
        break;
 8001aa4:	e009      	b.n	8001aba <cliRunCmd+0xaa>
    for (int i=0; i<p_cli->cmd_count; i++)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	dbc5      	blt.n	8001a46 <cliRunCmd+0x36>
      }
    }
    p_cli->is_busy = false;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	729a      	strb	r2, [r3, #10]
  }

  return ret;
 8001ac0:	7afb      	ldrb	r3, [r7, #11]
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	08010418 	.word	0x08010418

08001ad0 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b088      	sub	sp, #32
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112

  cmdline = (char *)p_cli->line.buf;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 8001aee:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8001af6:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8001af8:	8afb      	ldrh	r3, [r7, #22]
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	68fa      	ldr	r2, [r7, #12]
 8001afe:	4413      	add	r3, r2
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001b04:	4b15      	ldr	r3, [pc, #84]	@ (8001b5c <cliParseArgs+0x8c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f107 0208 	add.w	r2, r7, #8
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	6938      	ldr	r0, [r7, #16]
 8001b10:	f00b fc64 	bl	800d3dc <strtok_r>
 8001b14:	61b8      	str	r0, [r7, #24]
 8001b16:	e010      	b.n	8001b3a <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 8001b18:	8afb      	ldrh	r3, [r7, #22]
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	82fa      	strh	r2, [r7, #22]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	4413      	add	r3, r2
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001b28:	4b0c      	ldr	r3, [pc, #48]	@ (8001b5c <cliParseArgs+0x8c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f107 0208 	add.w	r2, r7, #8
 8001b30:	4619      	mov	r1, r3
 8001b32:	2000      	movs	r0, #0
 8001b34:	f00b fc52 	bl	800d3dc <strtok_r>
 8001b38:	61b8      	str	r0, [r7, #24]
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1eb      	bne.n	8001b18 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	8afa      	ldrh	r2, [r7, #22]
 8001b44:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112

  if (argc > 0)
 8001b48:	8afb      	ldrh	r3, [r7, #22]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <cliParseArgs+0x82>
  {
    ret = true;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 8001b52:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3720      	adds	r7, #32
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000000 	.word	0x20000000

08001b60 <cliPrintf>:
  
  return ret;
}

void cliPrintf(const char *fmt, ...)
{
 8001b60:	b40f      	push	{r0, r1, r2, r3}
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b084      	sub	sp, #16
 8001b66:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8001b68:	f107 031c 	add.w	r3, r7, #28
 8001b6c:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8001b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba4 <cliPrintf+0x44>)
 8001b70:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f103 0011 	add.w	r0, r3, #17
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b80:	f00b fbdc 	bl	800d33c <vsniprintf>
 8001b84:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	7818      	ldrb	r0, [r3, #0]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3311      	adds	r3, #17
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	4619      	mov	r1, r3
 8001b92:	f002 fe17 	bl	80047c4 <uartWrite>
}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ba0:	b004      	add	sp, #16
 8001ba2:	4770      	bx	lr
 8001ba4:	20000aa8 	.word	0x20000aa8

08001ba8 <cliToUpper>:
  
  uartWrite(p_cli->ch, &data, 1);
}

void cliToUpper(char *str)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	81fb      	strh	r3, [r7, #14]
 8001bb4:	e018      	b.n	8001be8 <cliToUpper+0x40>
  {
    str_ch = str[i];
 8001bb6:	89fb      	ldrh	r3, [r7, #14]
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	4413      	add	r3, r2
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8001bc0:	7b7b      	ldrb	r3, [r7, #13]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d014      	beq.n	8001bf0 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8001bc6:	7b7b      	ldrb	r3, [r7, #13]
 8001bc8:	2b60      	cmp	r3, #96	@ 0x60
 8001bca:	d905      	bls.n	8001bd8 <cliToUpper+0x30>
 8001bcc:	7b7b      	ldrb	r3, [r7, #13]
 8001bce:	2b7a      	cmp	r3, #122	@ 0x7a
 8001bd0:	d802      	bhi.n	8001bd8 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8001bd2:	7b7b      	ldrb	r3, [r7, #13]
 8001bd4:	3b20      	subs	r3, #32
 8001bd6:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8001bd8:	89fb      	ldrh	r3, [r7, #14]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	7b7a      	ldrb	r2, [r7, #13]
 8001be0:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001be2:	89fb      	ldrh	r3, [r7, #14]
 8001be4:	3301      	adds	r3, #1
 8001be6:	81fb      	strh	r3, [r7, #14]
 8001be8:	89fb      	ldrh	r3, [r7, #14]
 8001bea:	2b0f      	cmp	r3, #15
 8001bec:	d9e3      	bls.n	8001bb6 <cliToUpper+0xe>
 8001bee:	e000      	b.n	8001bf2 <cliToUpper+0x4a>
      break;
 8001bf0:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8001bf2:	89fb      	ldrh	r3, [r7, #14]
 8001bf4:	2b10      	cmp	r3, #16
 8001bf6:	d105      	bne.n	8001c04 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8001bf8:	89fb      	ldrh	r3, [r7, #14]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	4413      	add	r3, r2
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
  }
}
 8001c04:	bf00      	nop
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <cliArgsGetData+0x4c>)
 8001c20:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d301      	bcc.n	8001c34 <cliArgsGetData+0x24>
  {
    return 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	e00e      	b.n	8001c52 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	4413      	add	r3, r2
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2200      	movs	r2, #0
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f00a fda0 	bl	800c78c <strtoul>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	60fb      	str	r3, [r7, #12]

  return ret;
 8001c50:	68fb      	ldr	r3, [r7, #12]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000aa8 	.word	0x20000aa8

08001c60 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001c70:	4b10      	ldr	r3, [pc, #64]	@ (8001cb4 <cliArgsGetFloat+0x54>)
 8001c72:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d302      	bcc.n	8001c88 <cliArgsGetFloat+0x28>
  {
    return 0;
 8001c82:	f04f 0300 	mov.w	r3, #0
 8001c86:	e00d      	b.n	8001ca4 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2100      	movs	r1, #0
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f00a fca5 	bl	800c5e8 <strtof>
 8001c9e:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
}
 8001ca4:	ee07 3a90 	vmov	s15, r3
 8001ca8:	eeb0 0a67 	vmov.f32	s0, s15
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000aa8 	.word	0x20000aa8

08001cb8 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001cfc <cliArgsGetStr+0x44>)
 8001cc8:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d301      	bcc.n	8001cdc <cliArgsGetStr+0x24>
  {
    return 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	e008      	b.n	8001cee <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	60fb      	str	r3, [r7, #12]

  return ret;
 8001cec:	68fb      	ldr	r3, [r7, #12]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	20000aa8 	.word	0x20000aa8

08001d00 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, const char *p_str)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	6039      	str	r1, [r7, #0]
 8001d0a:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8001d10:	4b0f      	ldr	r3, [pc, #60]	@ (8001d50 <cliArgsIsStr+0x50>)
 8001d12:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	f8b3 3678 	ldrh.w	r3, [r3, #1656]	@ 0x678
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d301      	bcc.n	8001d26 <cliArgsIsStr+0x26>
  {
    return 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e010      	b.n	8001d48 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	f8d3 267c 	ldr.w	r2, [r3, #1660]	@ 0x67c
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4413      	add	r3, r2
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4619      	mov	r1, r3
 8001d36:	6838      	ldr	r0, [r7, #0]
 8001d38:	f7fe fa72 	bl	8000220 <strcmp>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <cliArgsIsStr+0x46>
  {
    ret = true;
 8001d42:	2301      	movs	r3, #1
 8001d44:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000aa8 	.word	0x20000aa8

08001d54 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 8001d5a:	4b08      	ldr	r3, [pc, #32]	@ (8001d7c <cliKeepLoop+0x28>)
 8001d5c:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f002 fc94 	bl	8004690 <uartAvailable>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d101      	bne.n	8001d72 <cliKeepLoop+0x1e>
  {
    return true;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e000      	b.n	8001d74 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 8001d72:	2300      	movs	r3, #0
  }
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000aa8 	.word	0x20000aa8

08001d80 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  bool ret = true;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 8001d8e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e0c <cliAdd+0x8c>)
 8001d90:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001d98:	2b1f      	cmp	r3, #31
 8001d9a:	d901      	bls.n	8001da0 <cliAdd+0x20>
  {
    return false;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	e030      	b.n	8001e02 <cliAdd+0x82>
  }

  index = p_cli->cmd_count;
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001da6:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8001da8:	89fa      	ldrh	r2, [r7, #14]
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4413      	add	r3, r2
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f00b fb88 	bl	800d4d2 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8001dc2:	89fa      	ldrh	r2, [r7, #14]
 8001dc4:	6939      	ldr	r1, [r7, #16]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 8001dd8:	89fa      	ldrh	r2, [r7, #14]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	4413      	add	r3, r2
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff fedc 	bl	8001ba8 <cliToUpper>

  p_cli->cmd_count++;
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001df6:	3301      	adds	r3, #1
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	f8a3 23f4 	strh.w	r2, [r3, #1012]	@ 0x3f4

  return ret;
 8001e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000aa8 	.word	0x20000aa8

08001e10 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 8001e18:	4b15      	ldr	r3, [pc, #84]	@ (8001e70 <cliShowList+0x60>)
 8001e1a:	60bb      	str	r3, [r7, #8]
  (void)args;

  cliPrintf("\r\n");
 8001e1c:	4815      	ldr	r0, [pc, #84]	@ (8001e74 <cliShowList+0x64>)
 8001e1e:	f7ff fe9f 	bl	8001b60 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 8001e22:	4815      	ldr	r0, [pc, #84]	@ (8001e78 <cliShowList+0x68>)
 8001e24:	f7ff fe9c 	bl	8001b60 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	e011      	b.n	8001e52 <cliShowList+0x42>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4613      	mov	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4413      	add	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	f503 737e 	add.w	r3, r3, #1016	@ 0x3f8
 8001e3c:	68ba      	ldr	r2, [r7, #8]
 8001e3e:	4413      	add	r3, r2
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff fe8d 	bl	8001b60 <cliPrintf>
    cliPrintf("\r\n");
 8001e46:	480b      	ldr	r0, [pc, #44]	@ (8001e74 <cliShowList+0x64>)
 8001e48:	f7ff fe8a 	bl	8001b60 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8001e58:	461a      	mov	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	dbe6      	blt.n	8001e2e <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 8001e60:	4806      	ldr	r0, [pc, #24]	@ (8001e7c <cliShowList+0x6c>)
 8001e62:	f7ff fe7d 	bl	8001b60 <cliPrintf>
}
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000aa8 	.word	0x20000aa8
 8001e74:	08010418 	.word	0x08010418
 8001e78:	0801041c 	.word	0x0801041c
 8001e7c:	0801043c 	.word	0x0801043c

08001e80 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08c      	sub	sp, #48	@ 0x30
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 8001e88:	2310      	movs	r3, #16
 8001e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d103      	bne.n	8001ea8 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8001ea0:	4842      	ldr	r0, [pc, #264]	@ (8001fac <cliMemoryDump+0x12c>)
 8001ea2:	f7ff fe5d 	bl	8001b60 <cliPrintf>
 8001ea6:	e07d      	b.n	8001fa4 <cliMemoryDump+0x124>
    return;
  }

  if(argc > 1)
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	dd09      	ble.n	8001ec2 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f00a fc67 	bl	800c78c <strtoul>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2100      	movs	r1, #0
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f00a fc5e 	bl	800c78c <strtoul>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  ascptr = (unsigned int *)addr;
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed6:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 8001ed8:	4835      	ldr	r0, [pc, #212]	@ (8001fb0 <cliMemoryDump+0x130>)
 8001eda:	f7ff fe41 	bl	8001b60 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ee2:	e05b      	b.n	8001f9c <cliMemoryDump+0x11c>
  {
    if((idx%4) == 0)
 8001ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d104      	bne.n	8001ef8 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8001eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4830      	ldr	r0, [pc, #192]	@ (8001fb4 <cliMemoryDump+0x134>)
 8001ef4:	f7ff fe34 	bl	8001b60 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	482e      	ldr	r0, [pc, #184]	@ (8001fb8 <cliMemoryDump+0x138>)
 8001f00:	f7ff fe2e 	bl	8001b60 <cliPrintf>

    if ((idx%4) == 3)
 8001f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f06:	425a      	negs	r2, r3
 8001f08:	f003 0303 	and.w	r3, r3, #3
 8001f0c:	f002 0203 	and.w	r2, r2, #3
 8001f10:	bf58      	it	pl
 8001f12:	4253      	negpl	r3, r2
 8001f14:	2b03      	cmp	r3, #3
 8001f16:	d13b      	bne.n	8001f90 <cliMemoryDump+0x110>
    {
      cliPrintf ("  |");
 8001f18:	4828      	ldr	r0, [pc, #160]	@ (8001fbc <cliMemoryDump+0x13c>)
 8001f1a:	f7ff fe21 	bl	8001b60 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 8001f1e:	2300      	movs	r3, #0
 8001f20:	623b      	str	r3, [r7, #32]
 8001f22:	e02c      	b.n	8001f7e <cliMemoryDump+0xfe>
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
 8001f2e:	e01d      	b.n	8001f6c <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8001f30:	f107 020c 	add.w	r2, r7, #12
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	4413      	add	r3, r2
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	2b1f      	cmp	r3, #31
 8001f3c:	d910      	bls.n	8001f60 <cliMemoryDump+0xe0>
 8001f3e:	f107 020c 	add.w	r2, r7, #12
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	4413      	add	r3, r2
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b7e      	cmp	r3, #126	@ 0x7e
 8001f4a:	d809      	bhi.n	8001f60 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 8001f4c:	f107 020c 	add.w	r2, r7, #12
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	4413      	add	r3, r2
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	4619      	mov	r1, r3
 8001f58:	4819      	ldr	r0, [pc, #100]	@ (8001fc0 <cliMemoryDump+0x140>)
 8001f5a:	f7ff fe01 	bl	8001b60 <cliPrintf>
 8001f5e:	e002      	b.n	8001f66 <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8001f60:	4818      	ldr	r0, [pc, #96]	@ (8001fc4 <cliMemoryDump+0x144>)
 8001f62:	f7ff fdfd 	bl	8001b60 <cliPrintf>
        for (i=0;i<4;i++)
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	61fb      	str	r3, [r7, #28]
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	ddde      	ble.n	8001f30 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	3304      	adds	r3, #4
 8001f76:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8001f78:	6a3b      	ldr	r3, [r7, #32]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	623b      	str	r3, [r7, #32]
 8001f7e:	6a3b      	ldr	r3, [r7, #32]
 8001f80:	2b03      	cmp	r3, #3
 8001f82:	ddcf      	ble.n	8001f24 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 8001f84:	4810      	ldr	r0, [pc, #64]	@ (8001fc8 <cliMemoryDump+0x148>)
 8001f86:	f7ff fdeb 	bl	8001b60 <cliPrintf>
      delay(1);
 8001f8a:	2001      	movs	r0, #1
 8001f8c:	f000 f908 	bl	80021a0 <delay>
    }
    addr++;
 8001f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f92:	3304      	adds	r3, #4
 8001f94:	627b      	str	r3, [r7, #36]	@ 0x24
  for (idx = 0; idx<size; idx++)
 8001f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f98:	3301      	adds	r3, #1
 8001f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	db9f      	blt.n	8001ee4 <cliMemoryDump+0x64>
  }
}
 8001fa4:	3730      	adds	r7, #48	@ 0x30
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	0801045c 	.word	0x0801045c
 8001fb0:	08010470 	.word	0x08010470
 8001fb4:	08010478 	.word	0x08010478
 8001fb8:	08010484 	.word	0x08010484
 8001fbc:	0801048c 	.word	0x0801048c
 8001fc0:	08010490 	.word	0x08010490
 8001fc4:	08010494 	.word	0x08010494
 8001fc8:	08010498 	.word	0x08010498

08001fcc <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	609a      	str	r2, [r3, #8]
  p_node->size  = 1;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	60da      	str	r2, [r3, #12]
  p_node->p_buf = p_buf;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	68ba      	ldr	r2, [r7, #8]
 8001ff8:	611a      	str	r2, [r3, #16]

  return ret;
 8001ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	371c      	adds	r7, #28
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8002008:	b480      	push	{r7}
 800200a:	b089      	sub	sp, #36	@ 0x24
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8002014:	2301      	movs	r3, #1
 8002016:	77fb      	strb	r3, [r7, #31]


  for (int i=0; i<(int)length; i++)
 8002018:	2300      	movs	r3, #0
 800201a:	61bb      	str	r3, [r7, #24]
 800201c:	e042      	b.n	80020a4 <qbufferRead+0x9c>
  {
    if (p_node->p_buf != NULL && p_data != NULL)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d025      	beq.n	8002072 <qbufferRead+0x6a>
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d022      	beq.n	8002072 <qbufferRead+0x6a>
    {
      uint8_t *p_buf;

      p_buf = &p_node->p_buf[p_node->out*p_node->size];
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	68f9      	ldr	r1, [r7, #12]
 8002036:	68c9      	ldr	r1, [r1, #12]
 8002038:	fb01 f303 	mul.w	r3, r1, r3
 800203c:	4413      	add	r3, r2
 800203e:	613b      	str	r3, [r7, #16]
      for (int j=0; j<(int)p_node->size; j++)
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e00a      	b.n	800205c <qbufferRead+0x54>
      {
        p_data[j] = p_buf[j];
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	441a      	add	r2, r3
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	68b9      	ldr	r1, [r7, #8]
 8002050:	440b      	add	r3, r1
 8002052:	7812      	ldrb	r2, [r2, #0]
 8002054:	701a      	strb	r2, [r3, #0]
      for (int j=0; j<(int)p_node->size; j++)
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	461a      	mov	r2, r3
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	4293      	cmp	r3, r2
 8002066:	dbee      	blt.n	8002046 <qbufferRead+0x3e>
      }

      p_data += p_node->size;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	68ba      	ldr	r2, [r7, #8]
 800206e:	4413      	add	r3, r2
 8002070:	60bb      	str	r3, [r7, #8]
    }

    if (p_node->out != p_node->in)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d00c      	beq.n	8002098 <qbufferRead+0x90>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	3301      	adds	r3, #1
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	6892      	ldr	r2, [r2, #8]
 8002088:	fbb3 f1f2 	udiv	r1, r3, r2
 800208c:	fb01 f202 	mul.w	r2, r1, r2
 8002090:	1a9a      	subs	r2, r3, r2
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	e002      	b.n	800209e <qbufferRead+0x96>
    }
    else
    {
      ret = false;
 8002098:	2300      	movs	r3, #0
 800209a:	77fb      	strb	r3, [r7, #31]
      break;
 800209c:	e006      	b.n	80020ac <qbufferRead+0xa4>
  for (int i=0; i<(int)length; i++)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	3301      	adds	r3, #1
 80020a2:	61bb      	str	r3, [r7, #24]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	dbb8      	blt.n	800201e <qbufferRead+0x16>
    }
  }

  return ret;
 80020ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3724      	adds	r7, #36	@ 0x24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <qbufferAvailable>:
  return &p_node->p_buf[p_node->out*p_node->size];
}


uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b085      	sub	sp, #20
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->len + p_node->in - p_node->out) % p_node->len;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	441a      	add	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	6892      	ldr	r2, [r2, #8]
 80020d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80020da:	fb01 f202 	mul.w	r2, r1, r2
 80020de:	1a9b      	subs	r3, r3, r2
 80020e0:	60fb      	str	r3, [r7, #12]

  return ret;
 80020e2:	68fb      	ldr	r3, [r7, #12]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <hwInit>:
 */

#include "hw.h"

bool hwInit(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
  //   
  cliInit();
 80020f6:	f7fe ffd3 	bl	80010a0 <cliInit>
  logInit();
 80020fa:	f001 fdad 	bl	8003c58 <logInit>
  ledInit();
 80020fe:	f001 fd59 	bl	8003bb4 <ledInit>
  i2cInit();
 8002102:	f000 fec5 	bl	8002e90 <i2cInit>
  uartInit();
 8002106:	f002 f8a9 	bl	800425c <uartInit>
  gpioInit();
 800210a:	f000 fcb3 	bl	8002a74 <gpioInit>
  buttonInit();
 800210e:	f000 f8ad 	bl	800226c <buttonInit>

  // pwmInit();
  // motorInit();
  // encoderInit();

  for (int i=0; i<HW_UART_MAX_CH; i++)
 8002112:	2300      	movs	r3, #0
 8002114:	607b      	str	r3, [r7, #4]
 8002116:	e009      	b.n	800212c <hwInit+0x3c>
  {
   uartOpen(i, 115200);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	b2db      	uxtb	r3, r3
 800211c:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8002120:	4618      	mov	r0, r3
 8002122:	f002 f8e9 	bl	80042f8 <uartOpen>
  for (int i=0; i<HW_UART_MAX_CH; i++)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	3301      	adds	r3, #1
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b01      	cmp	r3, #1
 8002130:	ddf2      	ble.n	8002118 <hwInit+0x28>
  }

  logOpen(HW_UART_CH_DEBUG, 115200);
 8002132:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8002136:	2000      	movs	r0, #0
 8002138:	f001 fdde 	bl	8003cf8 <logOpen>
  logPrintf("\r\n[ Firmware Begin... ]\r\n");
 800213c:	4810      	ldr	r0, [pc, #64]	@ (8002180 <hwInit+0x90>)
 800213e:	f001 fe5d 	bl	8003dfc <logPrintf>
  logPrintf("Booting..Name \t\t: %s\r\n", _DEF_BOARD_NAME);
 8002142:	4910      	ldr	r1, [pc, #64]	@ (8002184 <hwInit+0x94>)
 8002144:	4810      	ldr	r0, [pc, #64]	@ (8002188 <hwInit+0x98>)
 8002146:	f001 fe59 	bl	8003dfc <logPrintf>
  logPrintf("Booting..Ver  \t\t: %s\r\n", _DEF_FIRMWATRE_VERSION);
 800214a:	4910      	ldr	r1, [pc, #64]	@ (800218c <hwInit+0x9c>)
 800214c:	4810      	ldr	r0, [pc, #64]	@ (8002190 <hwInit+0xa0>)
 800214e:	f001 fe55 	bl	8003dfc <logPrintf>
  logPrintf("Booting..Clock\t\t: %d Mhz\r\n",
            (int)HAL_RCC_GetSysClockFreq()/1000000);
 8002152:	f006 fed5 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 8002156:	4603      	mov	r3, r0
  logPrintf("Booting..Clock\t\t: %d Mhz\r\n",
 8002158:	4a0e      	ldr	r2, [pc, #56]	@ (8002194 <hwInit+0xa4>)
 800215a:	fb82 1203 	smull	r1, r2, r2, r3
 800215e:	1492      	asrs	r2, r2, #18
 8002160:	17db      	asrs	r3, r3, #31
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	4619      	mov	r1, r3
 8002166:	480c      	ldr	r0, [pc, #48]	@ (8002198 <hwInit+0xa8>)
 8002168:	f001 fe48 	bl	8003dfc <logPrintf>
  logPrintf("\n");
 800216c:	480b      	ldr	r0, [pc, #44]	@ (800219c <hwInit+0xac>)
 800216e:	f001 fe45 	bl	8003dfc <logPrintf>

  imuInit();
 8002172:	f001 fa3d 	bl	80035f0 <imuInit>
  // ps2Init();

  return true;
 8002176:	2301      	movs	r3, #1
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	080104c8 	.word	0x080104c8
 8002184:	080104e4 	.word	0x080104e4
 8002188:	080104f8 	.word	0x080104f8
 800218c:	08010510 	.word	0x08010510
 8002190:	0801051c 	.word	0x0801051c
 8002194:	431bde83 	.word	0x431bde83
 8002198:	08010534 	.word	0x08010534
 800219c:	08010550 	.word	0x08010550

080021a0 <delay>:
{
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

void delay(uint32_t ms)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f004 fc17 	bl	80069dc <HAL_Delay>
}
 80021ae:	bf00      	nop
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <delayUs>:

void delayUs(uint32_t us) 
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b084      	sub	sp, #16
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
    uint32_t startTick = micros();
 80021be:	f000 f817 	bl	80021f0 <micros>
 80021c2:	60f8      	str	r0, [r7, #12]
    while ((micros() - startTick) < us);
 80021c4:	bf00      	nop
 80021c6:	f000 f813 	bl	80021f0 <micros>
 80021ca:	4602      	mov	r2, r0
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d8f7      	bhi.n	80021c6 <delayUs+0x10>
}
 80021d6:	bf00      	nop
 80021d8:	bf00      	nop
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <millis>:

uint32_t millis(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80021e4:	f004 fbee 	bl	80069c4 <HAL_GetTick>
 80021e8:	4603      	mov	r3, r0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <micros>:

uint32_t micros(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
  uint32_t       m0  = millis();
 80021f6:	f7ff fff3 	bl	80021e0 <millis>
 80021fa:	6178      	str	r0, [r7, #20]
  __IO uint32_t  u0  = SysTick->VAL;
 80021fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002268 <micros+0x78>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	60bb      	str	r3, [r7, #8]
  uint32_t       m1  = millis();
 8002202:	f7ff ffed 	bl	80021e0 <millis>
 8002206:	6138      	str	r0, [r7, #16]
  __IO uint32_t  u1  = SysTick->VAL;
 8002208:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <micros+0x78>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	607b      	str	r3, [r7, #4]
  const uint32_t tms = SysTick->LOAD + 1;
 800220e:	4b16      	ldr	r3, [pc, #88]	@ (8002268 <micros+0x78>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	3301      	adds	r3, #1
 8002214:	60fb      	str	r3, [r7, #12]

  if (m1 != m0)
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	429a      	cmp	r2, r3
 800221c:	d010      	beq.n	8002240 <micros+0x50>
  {
    return (m1 * 1000 + ((tms - u1) * 1000) / tms);
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002224:	fb03 f202 	mul.w	r2, r3, r2
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68f9      	ldr	r1, [r7, #12]
 800222c:	1acb      	subs	r3, r1, r3
 800222e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002232:	fb03 f101 	mul.w	r1, r3, r1
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	fbb1 f3f3 	udiv	r3, r1, r3
 800223c:	4413      	add	r3, r2
 800223e:	e00f      	b.n	8002260 <micros+0x70>
  }
  else
  {
    return (m0 * 1000 + ((tms - u0) * 1000) / tms);
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002246:	fb03 f202 	mul.w	r2, r3, r2
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	68f9      	ldr	r1, [r7, #12]
 800224e:	1acb      	subs	r3, r1, r3
 8002250:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002254:	fb03 f101 	mul.w	r1, r3, r1
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	fbb1 f3f3 	udiv	r3, r1, r3
 800225e:	4413      	add	r3, r2
  }
}
 8002260:	4618      	mov	r0, r3
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	e000e010 	.word	0xe000e010

0800226c <buttonInit>:
static uint8_t event_level = 5;
static button_event_t *event_tbl[BUTTON_EVENT_MAX];


bool buttonInit(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af02      	add	r7, sp, #8
  bool ret = true;
 8002272:	2301      	movs	r3, #1
 8002274:	71fb      	strb	r3, [r7, #7]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	e052      	b.n	8002322 <buttonInit+0xb6>
  {
    button_tbl[i].pressed_cnt    = 0;
 800227c:	4a43      	ldr	r2, [pc, #268]	@ (800238c <buttonInit+0x120>)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	212c      	movs	r1, #44	@ 0x2c
 8002282:	fb01 f303 	mul.w	r3, r1, r3
 8002286:	4413      	add	r3, r2
 8002288:	3302      	adds	r3, #2
 800228a:	2200      	movs	r2, #0
 800228c:	801a      	strh	r2, [r3, #0]
    button_tbl[i].pressed        = 0;
 800228e:	4a3f      	ldr	r2, [pc, #252]	@ (800238c <buttonInit+0x120>)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	212c      	movs	r1, #44	@ 0x2c
 8002294:	fb01 f303 	mul.w	r3, r1, r3
 8002298:	4413      	add	r3, r2
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
    button_tbl[i].released       = 0;
 800229e:	4a3b      	ldr	r2, [pc, #236]	@ (800238c <buttonInit+0x120>)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	212c      	movs	r1, #44	@ 0x2c
 80022a4:	fb01 f303 	mul.w	r3, r1, r3
 80022a8:	4413      	add	r3, r2
 80022aa:	330c      	adds	r3, #12
 80022ac:	2200      	movs	r2, #0
 80022ae:	701a      	strb	r2, [r3, #0]
    button_tbl[i].released_event = 0;
 80022b0:	4a36      	ldr	r2, [pc, #216]	@ (800238c <buttonInit+0x120>)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	212c      	movs	r1, #44	@ 0x2c
 80022b6:	fb01 f303 	mul.w	r3, r1, r3
 80022ba:	4413      	add	r3, r2
 80022bc:	330d      	adds	r3, #13
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]

    button_tbl[i].repeat_cnt         = 0;
 80022c2:	4a32      	ldr	r2, [pc, #200]	@ (800238c <buttonInit+0x120>)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	212c      	movs	r1, #44	@ 0x2c
 80022c8:	fb01 f303 	mul.w	r3, r1, r3
 80022cc:	4413      	add	r3, r2
 80022ce:	331c      	adds	r3, #28
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time_detect = 60;
 80022d4:	4a2d      	ldr	r2, [pc, #180]	@ (800238c <buttonInit+0x120>)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	212c      	movs	r1, #44	@ 0x2c
 80022da:	fb01 f303 	mul.w	r3, r1, r3
 80022de:	4413      	add	r3, r2
 80022e0:	3320      	adds	r3, #32
 80022e2:	223c      	movs	r2, #60	@ 0x3c
 80022e4:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time_delay  = 250;
 80022e6:	4a29      	ldr	r2, [pc, #164]	@ (800238c <buttonInit+0x120>)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	212c      	movs	r1, #44	@ 0x2c
 80022ec:	fb01 f303 	mul.w	r3, r1, r3
 80022f0:	4413      	add	r3, r2
 80022f2:	3324      	adds	r3, #36	@ 0x24
 80022f4:	22fa      	movs	r2, #250	@ 0xfa
 80022f6:	601a      	str	r2, [r3, #0]
    button_tbl[i].repeat_time        = 200;
 80022f8:	4a24      	ldr	r2, [pc, #144]	@ (800238c <buttonInit+0x120>)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	212c      	movs	r1, #44	@ 0x2c
 80022fe:	fb01 f303 	mul.w	r3, r1, r3
 8002302:	4413      	add	r3, r2
 8002304:	3328      	adds	r3, #40	@ 0x28
 8002306:	22c8      	movs	r2, #200	@ 0xc8
 8002308:	601a      	str	r2, [r3, #0]

    button_tbl[i].repeat_update = false;
 800230a:	4a20      	ldr	r2, [pc, #128]	@ (800238c <buttonInit+0x120>)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	212c      	movs	r1, #44	@ 0x2c
 8002310:	fb01 f303 	mul.w	r3, r1, r3
 8002314:	4413      	add	r3, r2
 8002316:	3318      	adds	r3, #24
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<BUTTON_MAX_CH; i++)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	3301      	adds	r3, #1
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2b00      	cmp	r3, #0
 8002326:	dda9      	ble.n	800227c <buttonInit+0x10>
  }

  for (int i=0; i<BUTTON_EVENT_MAX; i++)
 8002328:	2300      	movs	r3, #0
 800232a:	60bb      	str	r3, [r7, #8]
 800232c:	e007      	b.n	800233e <buttonInit+0xd2>
  {
    event_tbl[i] = NULL;
 800232e:	4a18      	ldr	r2, [pc, #96]	@ (8002390 <buttonInit+0x124>)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	2100      	movs	r1, #0
 8002334:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int i=0; i<BUTTON_EVENT_MAX; i++)
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	3301      	adds	r3, #1
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	2b07      	cmp	r3, #7
 8002342:	ddf4      	ble.n	800232e <buttonInit+0xc2>
  }

  swtimer_handle_t timer_ch;
  timer_ch = swtimerGetHandle();
 8002344:	f001 ff6a 	bl	800421c <swtimerGetHandle>
 8002348:	4603      	mov	r3, r0
 800234a:	80bb      	strh	r3, [r7, #4]
  if (timer_ch >= 0)
 800234c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	db0e      	blt.n	8002372 <buttonInit+0x106>
  {
    swtimerSet(timer_ch, 10, LOOP_TIME, buttonISR, NULL);
 8002354:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8002358:	2300      	movs	r3, #0
 800235a:	9300      	str	r3, [sp, #0]
 800235c:	4b0d      	ldr	r3, [pc, #52]	@ (8002394 <buttonInit+0x128>)
 800235e:	2202      	movs	r2, #2
 8002360:	210a      	movs	r1, #10
 8002362:	f001 fedd 	bl	8004120 <swtimerSet>
    swtimerStart(timer_ch);
 8002366:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800236a:	4618      	mov	r0, r3
 800236c:	f001 ff26 	bl	80041bc <swtimerStart>
 8002370:	e002      	b.n	8002378 <buttonInit+0x10c>
  }
  else
  {
    logPrintf("[NG] buttonInit()\n     swtimerGetHandle()\n");
 8002372:	4809      	ldr	r0, [pc, #36]	@ (8002398 <buttonInit+0x12c>)
 8002374:	f001 fd42 	bl	8003dfc <logPrintf>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 8002378:	4908      	ldr	r1, [pc, #32]	@ (800239c <buttonInit+0x130>)
 800237a:	4809      	ldr	r0, [pc, #36]	@ (80023a0 <buttonInit+0x134>)
 800237c:	f7ff fd00 	bl	8001d80 <cliAdd>
#endif

  return ret;
 8002380:	79fb      	ldrb	r3, [r7, #7]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20001138 	.word	0x20001138
 8002390:	20001168 	.word	0x20001168
 8002394:	080023a5 	.word	0x080023a5
 8002398:	08010558 	.word	0x08010558
 800239c:	080027c9 	.word	0x080027c9
 80023a0:	08010584 	.word	0x08010584

080023a4 <buttonISR>:
  }
  return ret;
}

void buttonISR(void *arg)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b088      	sub	sp, #32
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t repeat_time;

  for (int i=0; i<BUTTON_MAX_CH; i++)
 80023ac:	2300      	movs	r3, #0
 80023ae:	61bb      	str	r3, [r7, #24]
 80023b0:	e18c      	b.n	80026cc <buttonISR+0x328>
  {
    if (buttonGetPin(i) == true)
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 f996 	bl	80026e8 <buttonGetPin>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f000 8103 	beq.w	80025ca <buttonISR+0x226>
    {
      if (button_tbl[i].pressed == false)
 80023c4:	4a9d      	ldr	r2, [pc, #628]	@ (800263c <buttonISR+0x298>)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	212c      	movs	r1, #44	@ 0x2c
 80023ca:	fb01 f303 	mul.w	r3, r1, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	f083 0301 	eor.w	r3, r3, #1
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d03b      	beq.n	8002454 <buttonISR+0xb0>
      {
        button_tbl[i].pressed_event = true;
 80023dc:	4a97      	ldr	r2, [pc, #604]	@ (800263c <buttonISR+0x298>)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	212c      	movs	r1, #44	@ 0x2c
 80023e2:	fb01 f303 	mul.w	r3, r1, r3
 80023e6:	4413      	add	r3, r2
 80023e8:	3301      	adds	r3, #1
 80023ea:	2201      	movs	r2, #1
 80023ec:	701a      	strb	r2, [r3, #0]
        button_tbl[i].pressed_start_time = millis();
 80023ee:	f7ff fef7 	bl	80021e0 <millis>
 80023f2:	4602      	mov	r2, r0
 80023f4:	4991      	ldr	r1, [pc, #580]	@ (800263c <buttonISR+0x298>)
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	202c      	movs	r0, #44	@ 0x2c
 80023fa:	fb00 f303 	mul.w	r3, r0, r3
 80023fe:	440b      	add	r3, r1
 8002400:	3304      	adds	r3, #4
 8002402:	601a      	str	r2, [r3, #0]

        for (int e_i=0; e_i<event_cnt; e_i++)
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	e01e      	b.n	8002448 <buttonISR+0xa4>
        {
          if (event_tbl[e_i]->level <= event_level)
 800240a:	4a8d      	ldr	r2, [pc, #564]	@ (8002640 <buttonISR+0x29c>)
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002412:	785a      	ldrb	r2, [r3, #1]
 8002414:	4b8b      	ldr	r3, [pc, #556]	@ (8002644 <buttonISR+0x2a0>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	429a      	cmp	r2, r3
 800241a:	d809      	bhi.n	8002430 <buttonISR+0x8c>
            event_tbl[e_i]->pressed_event[i] = true;
 800241c:	4a88      	ldr	r2, [pc, #544]	@ (8002640 <buttonISR+0x29c>)
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	4413      	add	r3, r2
 8002428:	3303      	adds	r3, #3
 800242a:	2201      	movs	r2, #1
 800242c:	701a      	strb	r2, [r3, #0]
 800242e:	e008      	b.n	8002442 <buttonISR+0x9e>
          else
            event_tbl[e_i]->pressed_event[i] = false;
 8002430:	4a83      	ldr	r2, [pc, #524]	@ (8002640 <buttonISR+0x29c>)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	4413      	add	r3, r2
 800243c:	3303      	adds	r3, #3
 800243e:	2200      	movs	r2, #0
 8002440:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<event_cnt; e_i++)
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	3301      	adds	r3, #1
 8002446:	617b      	str	r3, [r7, #20]
 8002448:	4b7f      	ldr	r3, [pc, #508]	@ (8002648 <buttonISR+0x2a4>)
 800244a:	881b      	ldrh	r3, [r3, #0]
 800244c:	461a      	mov	r2, r3
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	4293      	cmp	r3, r2
 8002452:	dbda      	blt.n	800240a <buttonISR+0x66>
        }
      }

      button_tbl[i].pressed = true;
 8002454:	4a79      	ldr	r2, [pc, #484]	@ (800263c <buttonISR+0x298>)
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	212c      	movs	r1, #44	@ 0x2c
 800245a:	fb01 f303 	mul.w	r3, r1, r3
 800245e:	4413      	add	r3, r2
 8002460:	2201      	movs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]
      button_tbl[i].pressed_cnt++;
 8002464:	4a75      	ldr	r2, [pc, #468]	@ (800263c <buttonISR+0x298>)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	212c      	movs	r1, #44	@ 0x2c
 800246a:	fb01 f303 	mul.w	r3, r1, r3
 800246e:	4413      	add	r3, r2
 8002470:	3302      	adds	r3, #2
 8002472:	881b      	ldrh	r3, [r3, #0]
 8002474:	3301      	adds	r3, #1
 8002476:	b298      	uxth	r0, r3
 8002478:	4a70      	ldr	r2, [pc, #448]	@ (800263c <buttonISR+0x298>)
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	212c      	movs	r1, #44	@ 0x2c
 800247e:	fb01 f303 	mul.w	r3, r1, r3
 8002482:	4413      	add	r3, r2
 8002484:	3302      	adds	r3, #2
 8002486:	4602      	mov	r2, r0
 8002488:	801a      	strh	r2, [r3, #0]

      if (button_tbl[i].repeat_cnt == 0)
 800248a:	4a6c      	ldr	r2, [pc, #432]	@ (800263c <buttonISR+0x298>)
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	212c      	movs	r1, #44	@ 0x2c
 8002490:	fb01 f303 	mul.w	r3, r1, r3
 8002494:	4413      	add	r3, r2
 8002496:	331c      	adds	r3, #28
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d109      	bne.n	80024b2 <buttonISR+0x10e>
      {
        repeat_time = button_tbl[i].repeat_time_detect;
 800249e:	4a67      	ldr	r2, [pc, #412]	@ (800263c <buttonISR+0x298>)
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	212c      	movs	r1, #44	@ 0x2c
 80024a4:	fb01 f303 	mul.w	r3, r1, r3
 80024a8:	4413      	add	r3, r2
 80024aa:	3320      	adds	r3, #32
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	61fb      	str	r3, [r7, #28]
 80024b0:	e01c      	b.n	80024ec <buttonISR+0x148>
      }
      else if (button_tbl[i].repeat_cnt == 1)
 80024b2:	4a62      	ldr	r2, [pc, #392]	@ (800263c <buttonISR+0x298>)
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	212c      	movs	r1, #44	@ 0x2c
 80024b8:	fb01 f303 	mul.w	r3, r1, r3
 80024bc:	4413      	add	r3, r2
 80024be:	331c      	adds	r3, #28
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d109      	bne.n	80024da <buttonISR+0x136>
      {
        repeat_time = button_tbl[i].repeat_time_delay;
 80024c6:	4a5d      	ldr	r2, [pc, #372]	@ (800263c <buttonISR+0x298>)
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	212c      	movs	r1, #44	@ 0x2c
 80024cc:	fb01 f303 	mul.w	r3, r1, r3
 80024d0:	4413      	add	r3, r2
 80024d2:	3324      	adds	r3, #36	@ 0x24
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	61fb      	str	r3, [r7, #28]
 80024d8:	e008      	b.n	80024ec <buttonISR+0x148>
      }
      else
      {
        repeat_time = button_tbl[i].repeat_time;
 80024da:	4a58      	ldr	r2, [pc, #352]	@ (800263c <buttonISR+0x298>)
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	212c      	movs	r1, #44	@ 0x2c
 80024e0:	fb01 f303 	mul.w	r3, r1, r3
 80024e4:	4413      	add	r3, r2
 80024e6:	3328      	adds	r3, #40	@ 0x28
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	61fb      	str	r3, [r7, #28]
      }
      if (button_tbl[i].pressed_cnt >= repeat_time)
 80024ec:	4a53      	ldr	r2, [pc, #332]	@ (800263c <buttonISR+0x298>)
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	212c      	movs	r1, #44	@ 0x2c
 80024f2:	fb01 f303 	mul.w	r3, r1, r3
 80024f6:	4413      	add	r3, r2
 80024f8:	3302      	adds	r3, #2
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	461a      	mov	r2, r3
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	4293      	cmp	r3, r2
 8002502:	d84d      	bhi.n	80025a0 <buttonISR+0x1fc>
      {
        button_tbl[i].pressed_cnt = 0;
 8002504:	4a4d      	ldr	r2, [pc, #308]	@ (800263c <buttonISR+0x298>)
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	212c      	movs	r1, #44	@ 0x2c
 800250a:	fb01 f303 	mul.w	r3, r1, r3
 800250e:	4413      	add	r3, r2
 8002510:	3302      	adds	r3, #2
 8002512:	2200      	movs	r2, #0
 8002514:	801a      	strh	r2, [r3, #0]
        button_tbl[i].repeat_cnt++;
 8002516:	4a49      	ldr	r2, [pc, #292]	@ (800263c <buttonISR+0x298>)
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	212c      	movs	r1, #44	@ 0x2c
 800251c:	fb01 f303 	mul.w	r3, r1, r3
 8002520:	4413      	add	r3, r2
 8002522:	331c      	adds	r3, #28
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	1c5a      	adds	r2, r3, #1
 8002528:	4944      	ldr	r1, [pc, #272]	@ (800263c <buttonISR+0x298>)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	202c      	movs	r0, #44	@ 0x2c
 800252e:	fb00 f303 	mul.w	r3, r0, r3
 8002532:	440b      	add	r3, r1
 8002534:	331c      	adds	r3, #28
 8002536:	601a      	str	r2, [r3, #0]
        button_tbl[i].repeat_update = true;
 8002538:	4a40      	ldr	r2, [pc, #256]	@ (800263c <buttonISR+0x298>)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	212c      	movs	r1, #44	@ 0x2c
 800253e:	fb01 f303 	mul.w	r3, r1, r3
 8002542:	4413      	add	r3, r2
 8002544:	3318      	adds	r3, #24
 8002546:	2201      	movs	r2, #1
 8002548:	701a      	strb	r2, [r3, #0]

        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
 800254e:	e024      	b.n	800259a <buttonISR+0x1f6>
        {
          if (event_tbl[e_i] != NULL)
 8002550:	4a3b      	ldr	r2, [pc, #236]	@ (8002640 <buttonISR+0x29c>)
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d01b      	beq.n	8002594 <buttonISR+0x1f0>
          {
            if (event_tbl[e_i]->level <= event_level)
 800255c:	4a38      	ldr	r2, [pc, #224]	@ (8002640 <buttonISR+0x29c>)
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002564:	785a      	ldrb	r2, [r3, #1]
 8002566:	4b37      	ldr	r3, [pc, #220]	@ (8002644 <buttonISR+0x2a0>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	429a      	cmp	r2, r3
 800256c:	d809      	bhi.n	8002582 <buttonISR+0x1de>
              event_tbl[e_i]->repeat_event[i] = true;
 800256e:	4a34      	ldr	r2, [pc, #208]	@ (8002640 <buttonISR+0x29c>)
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	4413      	add	r3, r2
 800257a:	3305      	adds	r3, #5
 800257c:	2201      	movs	r2, #1
 800257e:	701a      	strb	r2, [r3, #0]
 8002580:	e008      	b.n	8002594 <buttonISR+0x1f0>
            else
              event_tbl[e_i]->repeat_event[i] = false;
 8002582:	4a2f      	ldr	r2, [pc, #188]	@ (8002640 <buttonISR+0x29c>)
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	4413      	add	r3, r2
 800258e:	3305      	adds	r3, #5
 8002590:	2200      	movs	r2, #0
 8002592:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	3301      	adds	r3, #1
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	2b07      	cmp	r3, #7
 800259e:	ddd7      	ble.n	8002550 <buttonISR+0x1ac>
          }
        }
      }

      button_tbl[i].pressed_end_time = millis();
 80025a0:	f7ff fe1e 	bl	80021e0 <millis>
 80025a4:	4602      	mov	r2, r0
 80025a6:	4925      	ldr	r1, [pc, #148]	@ (800263c <buttonISR+0x298>)
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	202c      	movs	r0, #44	@ 0x2c
 80025ac:	fb00 f303 	mul.w	r3, r0, r3
 80025b0:	440b      	add	r3, r1
 80025b2:	3308      	adds	r3, #8
 80025b4:	601a      	str	r2, [r3, #0]

      button_tbl[i].released = false;
 80025b6:	4a21      	ldr	r2, [pc, #132]	@ (800263c <buttonISR+0x298>)
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	212c      	movs	r1, #44	@ 0x2c
 80025bc:	fb01 f303 	mul.w	r3, r1, r3
 80025c0:	4413      	add	r3, r2
 80025c2:	330c      	adds	r3, #12
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
 80025c8:	e07d      	b.n	80026c6 <buttonISR+0x322>
    }
    else
    {
      if (button_tbl[i].pressed == true)
 80025ca:	4a1c      	ldr	r2, [pc, #112]	@ (800263c <buttonISR+0x298>)
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	212c      	movs	r1, #44	@ 0x2c
 80025d0:	fb01 f303 	mul.w	r3, r1, r3
 80025d4:	4413      	add	r3, r2
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d046      	beq.n	800266a <buttonISR+0x2c6>
      {
        button_tbl[i].released_event = true;
 80025dc:	4a17      	ldr	r2, [pc, #92]	@ (800263c <buttonISR+0x298>)
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	212c      	movs	r1, #44	@ 0x2c
 80025e2:	fb01 f303 	mul.w	r3, r1, r3
 80025e6:	4413      	add	r3, r2
 80025e8:	330d      	adds	r3, #13
 80025ea:	2201      	movs	r2, #1
 80025ec:	701a      	strb	r2, [r3, #0]
        button_tbl[i].released_start_time = millis();
 80025ee:	f7ff fdf7 	bl	80021e0 <millis>
 80025f2:	4602      	mov	r2, r0
 80025f4:	4911      	ldr	r1, [pc, #68]	@ (800263c <buttonISR+0x298>)
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	202c      	movs	r0, #44	@ 0x2c
 80025fa:	fb00 f303 	mul.w	r3, r0, r3
 80025fe:	440b      	add	r3, r1
 8002600:	3310      	adds	r3, #16
 8002602:	601a      	str	r2, [r3, #0]

        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 8002604:	2300      	movs	r3, #0
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	e02c      	b.n	8002664 <buttonISR+0x2c0>
        {
          if (event_tbl[e_i] != NULL)
 800260a:	4a0d      	ldr	r2, [pc, #52]	@ (8002640 <buttonISR+0x29c>)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d023      	beq.n	800265e <buttonISR+0x2ba>
          {
            if (event_tbl[e_i]->level <= event_level)
 8002616:	4a0a      	ldr	r2, [pc, #40]	@ (8002640 <buttonISR+0x29c>)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261e:	785a      	ldrb	r2, [r3, #1]
 8002620:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <buttonISR+0x2a0>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	429a      	cmp	r2, r3
 8002626:	d811      	bhi.n	800264c <buttonISR+0x2a8>
              event_tbl[e_i]->released_event[i] = true;
 8002628:	4a05      	ldr	r2, [pc, #20]	@ (8002640 <buttonISR+0x29c>)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	4413      	add	r3, r2
 8002634:	3304      	adds	r3, #4
 8002636:	2201      	movs	r2, #1
 8002638:	701a      	strb	r2, [r3, #0]
 800263a:	e010      	b.n	800265e <buttonISR+0x2ba>
 800263c:	20001138 	.word	0x20001138
 8002640:	20001168 	.word	0x20001168
 8002644:	2000000d 	.word	0x2000000d
 8002648:	20001164 	.word	0x20001164
            else
              event_tbl[e_i]->released_event[i] = false;
 800264c:	4a24      	ldr	r2, [pc, #144]	@ (80026e0 <buttonISR+0x33c>)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	4413      	add	r3, r2
 8002658:	3304      	adds	r3, #4
 800265a:	2200      	movs	r2, #0
 800265c:	701a      	strb	r2, [r3, #0]
        for (int e_i=0; e_i<BUTTON_EVENT_MAX; e_i++)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	3301      	adds	r3, #1
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2b07      	cmp	r3, #7
 8002668:	ddcf      	ble.n	800260a <buttonISR+0x266>
          }
        }
      }

      button_tbl[i].pressed  = false;
 800266a:	4a1e      	ldr	r2, [pc, #120]	@ (80026e4 <buttonISR+0x340>)
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	212c      	movs	r1, #44	@ 0x2c
 8002670:	fb01 f303 	mul.w	r3, r1, r3
 8002674:	4413      	add	r3, r2
 8002676:	2200      	movs	r2, #0
 8002678:	701a      	strb	r2, [r3, #0]
      button_tbl[i].released = true;
 800267a:	4a1a      	ldr	r2, [pc, #104]	@ (80026e4 <buttonISR+0x340>)
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	212c      	movs	r1, #44	@ 0x2c
 8002680:	fb01 f303 	mul.w	r3, r1, r3
 8002684:	4413      	add	r3, r2
 8002686:	330c      	adds	r3, #12
 8002688:	2201      	movs	r2, #1
 800268a:	701a      	strb	r2, [r3, #0]
      button_tbl[i].repeat_cnt = 0;
 800268c:	4a15      	ldr	r2, [pc, #84]	@ (80026e4 <buttonISR+0x340>)
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	212c      	movs	r1, #44	@ 0x2c
 8002692:	fb01 f303 	mul.w	r3, r1, r3
 8002696:	4413      	add	r3, r2
 8002698:	331c      	adds	r3, #28
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
      button_tbl[i].repeat_update = false;
 800269e:	4a11      	ldr	r2, [pc, #68]	@ (80026e4 <buttonISR+0x340>)
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	212c      	movs	r1, #44	@ 0x2c
 80026a4:	fb01 f303 	mul.w	r3, r1, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	3318      	adds	r3, #24
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]

      button_tbl[i].released_end_time = millis();
 80026b0:	f7ff fd96 	bl	80021e0 <millis>
 80026b4:	4602      	mov	r2, r0
 80026b6:	490b      	ldr	r1, [pc, #44]	@ (80026e4 <buttonISR+0x340>)
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	202c      	movs	r0, #44	@ 0x2c
 80026bc:	fb00 f303 	mul.w	r3, r0, r3
 80026c0:	440b      	add	r3, r1
 80026c2:	3314      	adds	r3, #20
 80026c4:	601a      	str	r2, [r3, #0]
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	3301      	adds	r3, #1
 80026ca:	61bb      	str	r3, [r7, #24]
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f77f ae6f 	ble.w	80023b2 <buttonISR+0xe>
    }
  }
}
 80026d4:	bf00      	nop
 80026d6:	bf00      	nop
 80026d8:	3720      	adds	r7, #32
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20001168 	.word	0x20001168
 80026e4:	20001138 	.word	0x20001138

080026e8 <buttonGetPin>:

//bool gpioPinRead(uint8_t ch);

bool buttonGetPin(uint8_t ch)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	4603      	mov	r3, r0
 80026f0:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80026f2:	2300      	movs	r3, #0
 80026f4:	73fb      	strb	r3, [r7, #15]

  if (ch >= BUTTON_MAX_CH)
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <buttonGetPin+0x18>
  {
    return false;
 80026fc:	2300      	movs	r3, #0
 80026fe:	e00c      	b.n	800271a <buttonGetPin+0x32>
  }

  if (gpioPinRead(button_pin[ch].gpio_ch))
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	4a08      	ldr	r2, [pc, #32]	@ (8002724 <buttonGetPin+0x3c>)
 8002704:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8002708:	4618      	mov	r0, r3
 800270a:	f000 faab 	bl	8002c64 <gpioPinRead>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <buttonGetPin+0x30>
  {
    ret = true;
 8002714:	2301      	movs	r3, #1
 8002716:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002718:	7bfb      	ldrb	r3, [r7, #15]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000004 	.word	0x20000004

08002728 <buttonGetPressed>:
{
  is_enable = enable;
}

bool buttonGetPressed(uint8_t ch)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	71fb      	strb	r3, [r7, #7]
  if (ch >= BUTTON_MAX_CH || is_enable == false)
 8002732:	79fb      	ldrb	r3, [r7, #7]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d106      	bne.n	8002746 <buttonGetPressed+0x1e>
 8002738:	4b0a      	ldr	r3, [pc, #40]	@ (8002764 <buttonGetPressed+0x3c>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	f083 0301 	eor.w	r3, r3, #1
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <buttonGetPressed+0x22>
  {
    return false;
 8002746:	2300      	movs	r3, #0
 8002748:	e006      	b.n	8002758 <buttonGetPressed+0x30>
  }

  return button_tbl[ch].pressed;
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	4a06      	ldr	r2, [pc, #24]	@ (8002768 <buttonGetPressed+0x40>)
 800274e:	212c      	movs	r1, #44	@ 0x2c
 8002750:	fb01 f303 	mul.w	r3, r1, r3
 8002754:	4413      	add	r3, r2
 8002756:	781b      	ldrb	r3, [r3, #0]
}
 8002758:	4618      	mov	r0, r3
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	2000000c 	.word	0x2000000c
 8002768:	20001138 	.word	0x20001138

0800276c <buttonGetPressedTime>:

  return ret;
}

uint32_t buttonGetPressedTime(uint8_t ch)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
  volatile uint32_t ret;


  if (ch >= BUTTON_MAX_CH || is_enable == false) return 0;
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d106      	bne.n	800278a <buttonGetPressedTime+0x1e>
 800277c:	4b10      	ldr	r3, [pc, #64]	@ (80027c0 <buttonGetPressedTime+0x54>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	f083 0301 	eor.w	r3, r3, #1
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <buttonGetPressedTime+0x22>
 800278a:	2300      	movs	r3, #0
 800278c:	e012      	b.n	80027b4 <buttonGetPressedTime+0x48>


  ret = button_tbl[ch].pressed_end_time - button_tbl[ch].pressed_start_time;
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	4a0c      	ldr	r2, [pc, #48]	@ (80027c4 <buttonGetPressedTime+0x58>)
 8002792:	212c      	movs	r1, #44	@ 0x2c
 8002794:	fb01 f303 	mul.w	r3, r1, r3
 8002798:	4413      	add	r3, r2
 800279a:	3308      	adds	r3, #8
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	79fb      	ldrb	r3, [r7, #7]
 80027a0:	4908      	ldr	r1, [pc, #32]	@ (80027c4 <buttonGetPressedTime+0x58>)
 80027a2:	202c      	movs	r0, #44	@ 0x2c
 80027a4:	fb00 f303 	mul.w	r3, r0, r3
 80027a8:	440b      	add	r3, r1
 80027aa:	3304      	adds	r3, #4
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	60fb      	str	r3, [r7, #12]

  return ret;
 80027b2:	68fb      	ldr	r3, [r7, #12]
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3714      	adds	r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	2000000c 	.word	0x2000000c
 80027c4:	20001138 	.word	0x20001138

080027c8 <cliButton>:
  return ret;
}

#ifdef _USE_HW_CLI
void cliButton(cli_args_t *args)
{
 80027c8:	b590      	push	{r4, r7, lr}
 80027ca:	b089      	sub	sp, #36	@ 0x24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80027d0:	2300      	movs	r3, #0
 80027d2:	77fb      	strb	r3, [r7, #31]


  if (args->argc == 1 && args->isStr(0, "info"))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	881b      	ldrh	r3, [r3, #0]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d124      	bne.n	8002826 <cliButton+0x5e>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	4951      	ldr	r1, [pc, #324]	@ (8002928 <cliButton+0x160>)
 80027e2:	2000      	movs	r0, #0
 80027e4:	4798      	blx	r3
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d01c      	beq.n	8002826 <cliButton+0x5e>
  {
    for (int i=0; i<BUTTON_MAX_CH; i++)
 80027ec:	2300      	movs	r3, #0
 80027ee:	61bb      	str	r3, [r7, #24]
 80027f0:	e014      	b.n	800281c <cliButton+0x54>
    {
      cliPrintf("%-12s pin %d\n", button_pin[i].p_name, gpioPinRead(button_pin[i].gpio_ch));
 80027f2:	4a4e      	ldr	r2, [pc, #312]	@ (800292c <cliButton+0x164>)
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	4413      	add	r3, r2
 80027fa:	685c      	ldr	r4, [r3, #4]
 80027fc:	4a4b      	ldr	r2, [pc, #300]	@ (800292c <cliButton+0x164>)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8002804:	4618      	mov	r0, r3
 8002806:	f000 fa2d 	bl	8002c64 <gpioPinRead>
 800280a:	4603      	mov	r3, r0
 800280c:	461a      	mov	r2, r3
 800280e:	4621      	mov	r1, r4
 8002810:	4847      	ldr	r0, [pc, #284]	@ (8002930 <cliButton+0x168>)
 8002812:	f7ff f9a5 	bl	8001b60 <cliPrintf>
    for (int i=0; i<BUTTON_MAX_CH; i++)
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	3301      	adds	r3, #1
 800281a:	61bb      	str	r3, [r7, #24]
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	2b00      	cmp	r3, #0
 8002820:	dde7      	ble.n	80027f2 <cliButton+0x2a>
    }
    ret = true;
 8002822:	2301      	movs	r3, #1
 8002824:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "show"))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d128      	bne.n	8002880 <cliButton+0xb8>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	4940      	ldr	r1, [pc, #256]	@ (8002934 <cliButton+0x16c>)
 8002834:	2000      	movs	r0, #0
 8002836:	4798      	blx	r3
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d020      	beq.n	8002880 <cliButton+0xb8>
  {
    while(cliKeepLoop())
 800283e:	e018      	b.n	8002872 <cliButton+0xaa>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	e00c      	b.n	8002860 <cliButton+0x98>
      {
        cliPrintf("%d", buttonGetPressed(i));
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	b2db      	uxtb	r3, r3
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff ff6c 	bl	8002728 <buttonGetPressed>
 8002850:	4603      	mov	r3, r0
 8002852:	4619      	mov	r1, r3
 8002854:	4838      	ldr	r0, [pc, #224]	@ (8002938 <cliButton+0x170>)
 8002856:	f7ff f983 	bl	8001b60 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	3301      	adds	r3, #1
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	2b00      	cmp	r3, #0
 8002864:	ddef      	ble.n	8002846 <cliButton+0x7e>
      }
      delay(50);
 8002866:	2032      	movs	r0, #50	@ 0x32
 8002868:	f7ff fc9a 	bl	80021a0 <delay>
      cliPrintf("\r");
 800286c:	4833      	ldr	r0, [pc, #204]	@ (800293c <cliButton+0x174>)
 800286e:	f7ff f977 	bl	8001b60 <cliPrintf>
    while(cliKeepLoop())
 8002872:	f7ff fa6f 	bl	8001d54 <cliKeepLoop>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1e1      	bne.n	8002840 <cliButton+0x78>
    }
    ret = true;
 800287c:	2301      	movs	r3, #1
 800287e:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "time"))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d13b      	bne.n	8002900 <cliButton+0x138>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	492c      	ldr	r1, [pc, #176]	@ (8002940 <cliButton+0x178>)
 800288e:	2000      	movs	r0, #0
 8002890:	4798      	blx	r3
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d033      	beq.n	8002900 <cliButton+0x138>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	2001      	movs	r0, #1
 800289e:	4798      	blx	r3
 80028a0:	4603      	mov	r3, r0
 80028a2:	73fb      	strb	r3, [r7, #15]
    ch = constrain(ch, 0, BUTTON_MAX_CH-1);
 80028a4:	2300      	movs	r3, #0
 80028a6:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 80028a8:	e023      	b.n	80028f2 <cliButton+0x12a>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80028aa:	2300      	movs	r3, #0
 80028ac:	613b      	str	r3, [r7, #16]
 80028ae:	e01a      	b.n	80028e6 <cliButton+0x11e>
      {
        if(buttonGetPressed(i))
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff ff37 	bl	8002728 <buttonGetPressed>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00f      	beq.n	80028e0 <cliButton+0x118>
        {
          cliPrintf("%-12s, Time :  %d ms\n", button_pin[i].p_name, buttonGetPressedTime(i));
 80028c0:	4a1a      	ldr	r2, [pc, #104]	@ (800292c <cliButton+0x164>)
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	4413      	add	r3, r2
 80028c8:	685c      	ldr	r4, [r3, #4]
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff ff4c 	bl	800276c <buttonGetPressedTime>
 80028d4:	4603      	mov	r3, r0
 80028d6:	461a      	mov	r2, r3
 80028d8:	4621      	mov	r1, r4
 80028da:	481a      	ldr	r0, [pc, #104]	@ (8002944 <cliButton+0x17c>)
 80028dc:	f7ff f940 	bl	8001b60 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	3301      	adds	r3, #1
 80028e4:	613b      	str	r3, [r7, #16]
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	dde1      	ble.n	80028b0 <cliButton+0xe8>
        }
      }
      delay(10);
 80028ec:	200a      	movs	r0, #10
 80028ee:	f7ff fc57 	bl	80021a0 <delay>
    while(cliKeepLoop())
 80028f2:	f7ff fa2f 	bl	8001d54 <cliKeepLoop>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1d6      	bne.n	80028aa <cliButton+0xe2>
    }
    ret = true;
 80028fc:	2301      	movs	r3, #1
 80028fe:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 8002900:	7ffb      	ldrb	r3, [r7, #31]
 8002902:	f083 0301 	eor.w	r3, r3, #1
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b00      	cmp	r3, #0
 800290a:	d009      	beq.n	8002920 <cliButton+0x158>
  {
    cliPrintf("button info\n");
 800290c:	480e      	ldr	r0, [pc, #56]	@ (8002948 <cliButton+0x180>)
 800290e:	f7ff f927 	bl	8001b60 <cliPrintf>
    cliPrintf("button show\n");
 8002912:	480e      	ldr	r0, [pc, #56]	@ (800294c <cliButton+0x184>)
 8002914:	f7ff f924 	bl	8001b60 <cliPrintf>
    cliPrintf("button time\n", BUTTON_MAX_CH);
 8002918:	2101      	movs	r1, #1
 800291a:	480d      	ldr	r0, [pc, #52]	@ (8002950 <cliButton+0x188>)
 800291c:	f7ff f920 	bl	8001b60 <cliPrintf>
  }
}
 8002920:	bf00      	nop
 8002922:	3724      	adds	r7, #36	@ 0x24
 8002924:	46bd      	mov	sp, r7
 8002926:	bd90      	pop	{r4, r7, pc}
 8002928:	0801058c 	.word	0x0801058c
 800292c:	20000004 	.word	0x20000004
 8002930:	08010594 	.word	0x08010594
 8002934:	080105a4 	.word	0x080105a4
 8002938:	080105ac 	.word	0x080105ac
 800293c:	080105b0 	.word	0x080105b0
 8002940:	080105b4 	.word	0x080105b4
 8002944:	080105bc 	.word	0x080105bc
 8002948:	080105d4 	.word	0x080105d4
 800294c:	080105e4 	.word	0x080105e4
 8002950:	080105f4 	.word	0x080105f4

08002954 <encoderISR>:
  return true;
}


void encoderISR(uint8_t ch, uint8_t edge)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	460a      	mov	r2, r1
 800295e:	71fb      	strb	r3, [r7, #7]
 8002960:	4613      	mov	r3, r2
 8002962:	71bb      	strb	r3, [r7, #6]
  encoder_tbl_t *p_enc = &encoder_tbl[ch];
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	4a2d      	ldr	r2, [pc, #180]	@ (8002a20 <encoderISR+0xcc>)
 800296a:	4413      	add	r3, r2
 800296c:	60fb      	str	r3, [r7, #12]
  uint8_t enc_a;
  uint8_t enc_b;

  enc_a = gpioPinRead(p_enc->enc_a);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	b2db      	uxtb	r3, r3
 8002974:	4618      	mov	r0, r3
 8002976:	f000 f975 	bl	8002c64 <gpioPinRead>
 800297a:	4603      	mov	r3, r0
 800297c:	72fb      	strb	r3, [r7, #11]
  enc_b = gpioPinRead(p_enc->enc_b);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	b2db      	uxtb	r3, r3
 8002984:	4618      	mov	r0, r3
 8002986:	f000 f96d 	bl	8002c64 <gpioPinRead>
 800298a:	4603      	mov	r3, r0
 800298c:	72bb      	strb	r3, [r7, #10]

  if (edge == _DEF_ENC1){
 800298e:	79bb      	ldrb	r3, [r7, #6]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d120      	bne.n	80029d6 <encoderISR+0x82>
    if (enc_a == _DEF_HIGH)
 8002994:	7afb      	ldrb	r3, [r7, #11]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d10e      	bne.n	80029b8 <encoderISR+0x64>
    {
      if (enc_b == _DEF_LOW){
 800299a:	7abb      	ldrb	r3, [r7, #10]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d105      	bne.n	80029ac <encoderISR+0x58>
        p_enc->count--;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	1e5a      	subs	r2, r3, #1
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	609a      	str	r2, [r3, #8]
        p_enc->count--;
      }
    }
  }

  return;
 80029aa:	e035      	b.n	8002a18 <encoderISR+0xc4>
        p_enc->count++;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	1c5a      	adds	r2, r3, #1
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	609a      	str	r2, [r3, #8]
  return;
 80029b6:	e02f      	b.n	8002a18 <encoderISR+0xc4>
      if (enc_b == _DEF_HIGH){
 80029b8:	7abb      	ldrb	r3, [r7, #10]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d105      	bne.n	80029ca <encoderISR+0x76>
        p_enc->count--;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	1e5a      	subs	r2, r3, #1
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	609a      	str	r2, [r3, #8]
  return;
 80029c8:	e026      	b.n	8002a18 <encoderISR+0xc4>
        p_enc->count++;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	1c5a      	adds	r2, r3, #1
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	609a      	str	r2, [r3, #8]
  return;
 80029d4:	e020      	b.n	8002a18 <encoderISR+0xc4>
    if (enc_a == _DEF_HIGH)
 80029d6:	7afb      	ldrb	r3, [r7, #11]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d10e      	bne.n	80029fa <encoderISR+0xa6>
      if (enc_b == _DEF_LOW){
 80029dc:	7abb      	ldrb	r3, [r7, #10]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d105      	bne.n	80029ee <encoderISR+0x9a>
        p_enc->count++;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	1c5a      	adds	r2, r3, #1
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	609a      	str	r2, [r3, #8]
  return;
 80029ec:	e014      	b.n	8002a18 <encoderISR+0xc4>
        p_enc->count--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	1e5a      	subs	r2, r3, #1
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	609a      	str	r2, [r3, #8]
  return;
 80029f8:	e00e      	b.n	8002a18 <encoderISR+0xc4>
      if (enc_b == _DEF_HIGH){
 80029fa:	7abb      	ldrb	r3, [r7, #10]
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d105      	bne.n	8002a0c <encoderISR+0xb8>
        p_enc->count++;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	1c5a      	adds	r2, r3, #1
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	609a      	str	r2, [r3, #8]
  return;
 8002a0a:	e005      	b.n	8002a18 <encoderISR+0xc4>
        p_enc->count--;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	1e5a      	subs	r2, r3, #1
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	609a      	str	r2, [r3, #8]
  return;
 8002a16:	bf00      	nop
}
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	20000010 	.word	0x20000010

08002a24 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
//void encoderGpioCallback(uint16_t GPIO_Pin)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	80fb      	strh	r3, [r7, #6]

  //
  if (GPIO_Pin == R_ENC1_Pin)
 8002a2e:	88fb      	ldrh	r3, [r7, #6]
 8002a30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a34:	d103      	bne.n	8002a3e <HAL_GPIO_EXTI_Callback+0x1a>
  {
    encoderISR(_DEF_CH1, _DEF_ENC1);
 8002a36:	2100      	movs	r1, #0
 8002a38:	2000      	movs	r0, #0
 8002a3a:	f7ff ff8b 	bl	8002954 <encoderISR>
  }
  if (GPIO_Pin == L_ENC1_Pin)
 8002a3e:	88fb      	ldrh	r3, [r7, #6]
 8002a40:	2b20      	cmp	r3, #32
 8002a42:	d103      	bne.n	8002a4c <HAL_GPIO_EXTI_Callback+0x28>
  {
    encoderISR(_DEF_CH2, _DEF_ENC1);
 8002a44:	2100      	movs	r1, #0
 8002a46:	2001      	movs	r0, #1
 8002a48:	f7ff ff84 	bl	8002954 <encoderISR>
  }

  //
  if (GPIO_Pin == R_ENC2_Pin)
 8002a4c:	88fb      	ldrh	r3, [r7, #6]
 8002a4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a52:	d103      	bne.n	8002a5c <HAL_GPIO_EXTI_Callback+0x38>
   {
     encoderISR(_DEF_CH1, _DEF_ENC2);
 8002a54:	2101      	movs	r1, #1
 8002a56:	2000      	movs	r0, #0
 8002a58:	f7ff ff7c 	bl	8002954 <encoderISR>
   }
  if (GPIO_Pin == L_ENC2_Pin)
 8002a5c:	88fb      	ldrh	r3, [r7, #6]
 8002a5e:	2b40      	cmp	r3, #64	@ 0x40
 8002a60:	d103      	bne.n	8002a6a <HAL_GPIO_EXTI_Callback+0x46>
  {
    encoderISR(_DEF_CH2, _DEF_ENC2);
 8002a62:	2101      	movs	r1, #1
 8002a64:	2001      	movs	r0, #1
 8002a66:	f7ff ff75 	bl	8002954 <encoderISR>
  }
}
 8002a6a:	bf00      	nop
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <gpioInit>:
#endif

bool gpioPinMode(uint8_t ch, uint8_t mode);

bool gpioInit(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
  bool ret = true;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	70fb      	strb	r3, [r7, #3]

  for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002a7e:	2300      	movs	r3, #0
 8002a80:	607b      	str	r3, [r7, #4]
 8002a82:	e010      	b.n	8002aa6 <gpioInit+0x32>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	b2d8      	uxtb	r0, r3
 8002a88:	490d      	ldr	r1, [pc, #52]	@ (8002ac0 <gpioInit+0x4c>)
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	4413      	add	r3, r2
 8002a92:	00db      	lsls	r3, r3, #3
 8002a94:	440b      	add	r3, r1
 8002a96:	330c      	adds	r3, #12
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	f000 f816 	bl	8002acc <gpioPinMode>
  for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	607b      	str	r3, [r7, #4]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2b09      	cmp	r3, #9
 8002aaa:	ddeb      	ble.n	8002a84 <gpioInit+0x10>
  }


#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 8002aac:	4905      	ldr	r1, [pc, #20]	@ (8002ac4 <gpioInit+0x50>)
 8002aae:	4806      	ldr	r0, [pc, #24]	@ (8002ac8 <gpioInit+0x54>)
 8002ab0:	f7ff f966 	bl	8001d80 <cliAdd>
#endif

  return ret;
 8002ab4:	78fb      	ldrb	r3, [r7, #3]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	08010c18 	.word	0x08010c18
 8002ac4:	08002cd5 	.word	0x08002cd5
 8002ac8:	08010660 	.word	0x08010660

08002acc <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b088      	sub	sp, #32
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	460a      	mov	r2, r1
 8002ad6:	71fb      	strb	r3, [r7, #7]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	71bb      	strb	r3, [r7, #6]
  bool             ret             = true;
 8002adc:	2301      	movs	r3, #1
 8002ade:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae0:	f107 0308 	add.w	r3, r7, #8
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	60da      	str	r2, [r3, #12]
 8002aee:	611a      	str	r2, [r3, #16]


  if (ch >= HW_GPIO_MAX_CH)
 8002af0:	79fb      	ldrb	r3, [r7, #7]
 8002af2:	2b09      	cmp	r3, #9
 8002af4:	d901      	bls.n	8002afa <gpioPinMode+0x2e>
  {
    return false;
 8002af6:	2300      	movs	r3, #0
 8002af8:	e052      	b.n	8002ba0 <gpioPinMode+0xd4>
  }

  switch (mode)
 8002afa:	79bb      	ldrb	r3, [r7, #6]
 8002afc:	3b01      	subs	r3, #1
 8002afe:	2b09      	cmp	r3, #9
 8002b00:	d834      	bhi.n	8002b6c <gpioPinMode+0xa0>
 8002b02:	a201      	add	r2, pc, #4	@ (adr r2, 8002b08 <gpioPinMode+0x3c>)
 8002b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b08:	08002b31 	.word	0x08002b31
 8002b0c:	08002b4f 	.word	0x08002b4f
 8002b10:	08002b6d 	.word	0x08002b6d
 8002b14:	08002b6d 	.word	0x08002b6d
 8002b18:	08002b3b 	.word	0x08002b3b
 8002b1c:	08002b59 	.word	0x08002b59
 8002b20:	08002b6d 	.word	0x08002b6d
 8002b24:	08002b6d 	.word	0x08002b6d
 8002b28:	08002b45 	.word	0x08002b45
 8002b2c:	08002b63 	.word	0x08002b63
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b30:	2300      	movs	r3, #0
 8002b32:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	613b      	str	r3, [r7, #16]
      break;
 8002b38:	e018      	b.n	8002b6c <gpioPinMode+0xa0>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	613b      	str	r3, [r7, #16]
      break;
 8002b42:	e013      	b.n	8002b6c <gpioPinMode+0xa0>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	613b      	str	r3, [r7, #16]
      break;
 8002b4c:	e00e      	b.n	8002b6c <gpioPinMode+0xa0>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b52:	2300      	movs	r3, #0
 8002b54:	613b      	str	r3, [r7, #16]
      break;
 8002b56:	e009      	b.n	8002b6c <gpioPinMode+0xa0>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	613b      	str	r3, [r7, #16]
      break;
 8002b60:	e004      	b.n	8002b6c <gpioPinMode+0xa0>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b62:	2301      	movs	r3, #1
 8002b64:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b66:	2302      	movs	r3, #2
 8002b68:	613b      	str	r3, [r7, #16]
      break;
 8002b6a:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 8002b6c:	79fa      	ldrb	r2, [r7, #7]
 8002b6e:	490e      	ldr	r1, [pc, #56]	@ (8002ba8 <gpioPinMode+0xdc>)
 8002b70:	4613      	mov	r3, r2
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4413      	add	r3, r2
 8002b76:	00db      	lsls	r3, r3, #3
 8002b78:	440b      	add	r3, r1
 8002b7a:	3308      	adds	r3, #8
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 8002b80:	79fa      	ldrb	r2, [r7, #7]
 8002b82:	4909      	ldr	r1, [pc, #36]	@ (8002ba8 <gpioPinMode+0xdc>)
 8002b84:	4613      	mov	r3, r2
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	4413      	add	r3, r2
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	440b      	add	r3, r1
 8002b8e:	3304      	adds	r3, #4
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f107 0208 	add.w	r2, r7, #8
 8002b96:	4611      	mov	r1, r2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f004 faab 	bl	80070f4 <HAL_GPIO_Init>

  return ret;
 8002b9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3720      	adds	r7, #32
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	08010c18 	.word	0x08010c18

08002bac <gpioPinWrite>:

void gpioPinWrite(int8_t ch, bool value)
{
 8002bac:	b590      	push	{r4, r7, lr}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	460a      	mov	r2, r1
 8002bb6:	71fb      	strb	r3, [r7, #7]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	71bb      	strb	r3, [r7, #6]
  if (ch >= HW_GPIO_MAX_CH)
 8002bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc0:	2b09      	cmp	r3, #9
 8002bc2:	dc48      	bgt.n	8002c56 <gpioPinWrite+0xaa>
  {
    return;
  }

  if (value)
 8002bc4:	79bb      	ldrb	r3, [r7, #6]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d022      	beq.n	8002c10 <gpioPinWrite+0x64>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 8002bca:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002bce:	4924      	ldr	r1, [pc, #144]	@ (8002c60 <gpioPinWrite+0xb4>)
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	4413      	add	r3, r2
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	440b      	add	r3, r1
 8002bda:	3304      	adds	r3, #4
 8002bdc:	6818      	ldr	r0, [r3, #0]
 8002bde:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002be2:	491f      	ldr	r1, [pc, #124]	@ (8002c60 <gpioPinWrite+0xb4>)
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	440b      	add	r3, r1
 8002bee:	3308      	adds	r3, #8
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	b299      	uxth	r1, r3
 8002bf4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002bf8:	4c19      	ldr	r4, [pc, #100]	@ (8002c60 <gpioPinWrite+0xb4>)
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	4413      	add	r3, r2
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	4423      	add	r3, r4
 8002c04:	330d      	adds	r3, #13
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	f004 fcef 	bl	80075ec <HAL_GPIO_WritePin>
 8002c0e:	e023      	b.n	8002c58 <gpioPinWrite+0xac>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 8002c10:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002c14:	4912      	ldr	r1, [pc, #72]	@ (8002c60 <gpioPinWrite+0xb4>)
 8002c16:	4613      	mov	r3, r2
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	4413      	add	r3, r2
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	440b      	add	r3, r1
 8002c20:	3304      	adds	r3, #4
 8002c22:	6818      	ldr	r0, [r3, #0]
 8002c24:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002c28:	490d      	ldr	r1, [pc, #52]	@ (8002c60 <gpioPinWrite+0xb4>)
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	4413      	add	r3, r2
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	440b      	add	r3, r1
 8002c34:	3308      	adds	r3, #8
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	b299      	uxth	r1, r3
 8002c3a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002c3e:	4c08      	ldr	r4, [pc, #32]	@ (8002c60 <gpioPinWrite+0xb4>)
 8002c40:	4613      	mov	r3, r2
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	4413      	add	r3, r2
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	4423      	add	r3, r4
 8002c4a:	330e      	adds	r3, #14
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	f004 fccc 	bl	80075ec <HAL_GPIO_WritePin>
 8002c54:	e000      	b.n	8002c58 <gpioPinWrite+0xac>
    return;
 8002c56:	bf00      	nop
  }
}
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd90      	pop	{r4, r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	08010c18 	.word	0x08010c18

08002c64 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	73fb      	strb	r3, [r7, #15]

  if (ch >= HW_GPIO_MAX_CH)
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	2b09      	cmp	r3, #9
 8002c76:	d901      	bls.n	8002c7c <gpioPinRead+0x18>
  {
    return false;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	e025      	b.n	8002cc8 <gpioPinRead+0x64>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 8002c7c:	79fa      	ldrb	r2, [r7, #7]
 8002c7e:	4914      	ldr	r1, [pc, #80]	@ (8002cd0 <gpioPinRead+0x6c>)
 8002c80:	4613      	mov	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	4413      	add	r3, r2
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	440b      	add	r3, r1
 8002c8a:	3304      	adds	r3, #4
 8002c8c:	6818      	ldr	r0, [r3, #0]
 8002c8e:	79fa      	ldrb	r2, [r7, #7]
 8002c90:	490f      	ldr	r1, [pc, #60]	@ (8002cd0 <gpioPinRead+0x6c>)
 8002c92:	4613      	mov	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	4413      	add	r3, r2
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	440b      	add	r3, r1
 8002c9c:	3308      	adds	r3, #8
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	f004 fc8a 	bl	80075bc <HAL_GPIO_ReadPin>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	4618      	mov	r0, r3
 8002cac:	79fa      	ldrb	r2, [r7, #7]
 8002cae:	4908      	ldr	r1, [pc, #32]	@ (8002cd0 <gpioPinRead+0x6c>)
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4413      	add	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	440b      	add	r3, r1
 8002cba:	330d      	adds	r3, #13
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	4298      	cmp	r0, r3
 8002cc0:	d101      	bne.n	8002cc6 <gpioPinRead+0x62>
  {
    ret = true;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	08010c18 	.word	0x08010c18

08002cd4 <cliGpio>:
}


#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 8002cd4:	b590      	push	{r4, r7, lr}
 8002cd6:	b087      	sub	sp, #28
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	881b      	ldrh	r3, [r3, #0]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d126      	bne.n	8002d36 <cliGpio+0x62>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	695b      	ldr	r3, [r3, #20]
 8002cec:	495a      	ldr	r1, [pc, #360]	@ (8002e58 <cliGpio+0x184>)
 8002cee:	2000      	movs	r0, #0
 8002cf0:	4798      	blx	r3
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d01e      	beq.n	8002d36 <cliGpio+0x62>
  {
    for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	613b      	str	r3, [r7, #16]
 8002cfc:	e016      	b.n	8002d2c <cliGpio+0x58>
    {
      cliPrintf("%d %-16s - %d\n", i, gpio_tbl[i].p_name, gpioPinRead(i));
 8002cfe:	4957      	ldr	r1, [pc, #348]	@ (8002e5c <cliGpio+0x188>)
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	4613      	mov	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	4413      	add	r3, r2
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	440b      	add	r3, r1
 8002d0c:	3314      	adds	r3, #20
 8002d0e:	681c      	ldr	r4, [r3, #0]
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff ffa5 	bl	8002c64 <gpioPinRead>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	4622      	mov	r2, r4
 8002d1e:	6939      	ldr	r1, [r7, #16]
 8002d20:	484f      	ldr	r0, [pc, #316]	@ (8002e60 <cliGpio+0x18c>)
 8002d22:	f7fe ff1d 	bl	8001b60 <cliPrintf>
    for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	613b      	str	r3, [r7, #16]
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	2b09      	cmp	r3, #9
 8002d30:	dde5      	ble.n	8002cfe <cliGpio+0x2a>
    }
    ret = true;
 8002d32:	2301      	movs	r3, #1
 8002d34:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 1 && args->isStr(0, "show") == true)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	881b      	ldrh	r3, [r3, #0]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d128      	bne.n	8002d90 <cliGpio+0xbc>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	4948      	ldr	r1, [pc, #288]	@ (8002e64 <cliGpio+0x190>)
 8002d44:	2000      	movs	r0, #0
 8002d46:	4798      	blx	r3
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d020      	beq.n	8002d90 <cliGpio+0xbc>
  {
    while (cliKeepLoop())
 8002d4e:	e018      	b.n	8002d82 <cliGpio+0xae>
    {
      for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002d50:	2300      	movs	r3, #0
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	e00c      	b.n	8002d70 <cliGpio+0x9c>
      {
        cliPrintf("%d", gpioPinRead(i));
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff ff82 	bl	8002c64 <gpioPinRead>
 8002d60:	4603      	mov	r3, r0
 8002d62:	4619      	mov	r1, r3
 8002d64:	4840      	ldr	r0, [pc, #256]	@ (8002e68 <cliGpio+0x194>)
 8002d66:	f7fe fefb 	bl	8001b60 <cliPrintf>
      for (int i = 0; i < HW_GPIO_MAX_CH; i++)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2b09      	cmp	r3, #9
 8002d74:	ddef      	ble.n	8002d56 <cliGpio+0x82>
      }
      cliPrintf("\n");
 8002d76:	483d      	ldr	r0, [pc, #244]	@ (8002e6c <cliGpio+0x198>)
 8002d78:	f7fe fef2 	bl	8001b60 <cliPrintf>
      delay(100);
 8002d7c:	2064      	movs	r0, #100	@ 0x64
 8002d7e:	f7ff fa0f 	bl	80021a0 <delay>
    while (cliKeepLoop())
 8002d82:	f7fe ffe7 	bl	8001d54 <cliKeepLoop>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1e1      	bne.n	8002d50 <cliGpio+0x7c>
    }
    ret = true;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d11a      	bne.n	8002dce <cliGpio+0xfa>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	695b      	ldr	r3, [r3, #20]
 8002d9c:	4934      	ldr	r1, [pc, #208]	@ (8002e70 <cliGpio+0x19c>)
 8002d9e:	2000      	movs	r0, #0
 8002da0:	4798      	blx	r3
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d012      	beq.n	8002dce <cliGpio+0xfa>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	2001      	movs	r0, #1
 8002dae:	4798      	blx	r3
 8002db0:	4603      	mov	r3, r0
 8002db2:	72fb      	strb	r3, [r7, #11]

    cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 8002db4:	7afc      	ldrb	r4, [r7, #11]
 8002db6:	7afb      	ldrb	r3, [r7, #11]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff ff53 	bl	8002c64 <gpioPinRead>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4621      	mov	r1, r4
 8002dc4:	482b      	ldr	r0, [pc, #172]	@ (8002e74 <cliGpio+0x1a0>)
 8002dc6:	f7fe fecb 	bl	8001b60 <cliPrintf>

    ret = true;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d127      	bne.n	8002e26 <cliGpio+0x152>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	4927      	ldr	r1, [pc, #156]	@ (8002e78 <cliGpio+0x1a4>)
 8002ddc:	2000      	movs	r0, #0
 8002dde:	4798      	blx	r3
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d01f      	beq.n	8002e26 <cliGpio+0x152>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2001      	movs	r0, #1
 8002dec:	4798      	blx	r3
 8002dee:	4603      	mov	r3, r0
 8002df0:	72bb      	strb	r3, [r7, #10]
    data = (uint8_t)args->getData(2);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2002      	movs	r0, #2
 8002df8:	4798      	blx	r3
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	727b      	strb	r3, [r7, #9]

    gpioPinWrite(ch, data);
 8002dfe:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8002e02:	7a7b      	ldrb	r3, [r7, #9]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	bf14      	ite	ne
 8002e08:	2301      	movne	r3, #1
 8002e0a:	2300      	moveq	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	4619      	mov	r1, r3
 8002e10:	4610      	mov	r0, r2
 8002e12:	f7ff fecb 	bl	8002bac <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 8002e16:	7abb      	ldrb	r3, [r7, #10]
 8002e18:	7a7a      	ldrb	r2, [r7, #9]
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	4817      	ldr	r0, [pc, #92]	@ (8002e7c <cliGpio+0x1a8>)
 8002e1e:	f7fe fe9f 	bl	8001b60 <cliPrintf>
    ret = true;
 8002e22:	2301      	movs	r3, #1
 8002e24:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 8002e26:	7dfb      	ldrb	r3, [r7, #23]
 8002e28:	f083 0301 	eor.w	r3, r3, #1
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00d      	beq.n	8002e4e <cliGpio+0x17a>
  {
    cliPrintf("gpio info\n");
 8002e32:	4813      	ldr	r0, [pc, #76]	@ (8002e80 <cliGpio+0x1ac>)
 8002e34:	f7fe fe94 	bl	8001b60 <cliPrintf>
    cliPrintf("gpio show\n");
 8002e38:	4812      	ldr	r0, [pc, #72]	@ (8002e84 <cliGpio+0x1b0>)
 8002e3a:	f7fe fe91 	bl	8001b60 <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", HW_GPIO_MAX_CH - 1);
 8002e3e:	2109      	movs	r1, #9
 8002e40:	4811      	ldr	r0, [pc, #68]	@ (8002e88 <cliGpio+0x1b4>)
 8002e42:	f7fe fe8d 	bl	8001b60 <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", HW_GPIO_MAX_CH - 1);
 8002e46:	2109      	movs	r1, #9
 8002e48:	4810      	ldr	r0, [pc, #64]	@ (8002e8c <cliGpio+0x1b8>)
 8002e4a:	f7fe fe89 	bl	8001b60 <cliPrintf>
  }
}
 8002e4e:	bf00      	nop
 8002e50:	371c      	adds	r7, #28
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd90      	pop	{r4, r7, pc}
 8002e56:	bf00      	nop
 8002e58:	08010668 	.word	0x08010668
 8002e5c:	08010c18 	.word	0x08010c18
 8002e60:	08010670 	.word	0x08010670
 8002e64:	08010680 	.word	0x08010680
 8002e68:	08010688 	.word	0x08010688
 8002e6c:	0801068c 	.word	0x0801068c
 8002e70:	08010690 	.word	0x08010690
 8002e74:	08010698 	.word	0x08010698
 8002e78:	080106ac 	.word	0x080106ac
 8002e7c:	080106b4 	.word	0x080106b4
 8002e80:	080106c8 	.word	0x080106c8
 8002e84:	080106d4 	.word	0x080106d4
 8002e88:	080106e0 	.word	0x080106e0
 8002e8c:	080106f4 	.word	0x080106f4

08002e90 <i2cInit>:




bool i2cInit(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
  uint32_t i;

  for (i=0; i<I2C_MAX_CH; i++)
 8002e96:	2300      	movs	r3, #0
 8002e98:	607b      	str	r3, [r7, #4]
 8002e9a:	e011      	b.n	8002ec0 <i2cInit+0x30>
  {
    i2c_timeout[i] = 10;
 8002e9c:	4a10      	ldr	r2, [pc, #64]	@ (8002ee0 <i2cInit+0x50>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	210a      	movs	r1, #10
 8002ea2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    i2c_errcount[i] = 0;
 8002ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8002ee4 <i2cInit+0x54>)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2100      	movs	r1, #0
 8002eac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    is_begin[i] = false;
 8002eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ee8 <i2cInit+0x58>)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	701a      	strb	r2, [r3, #0]
  for (i=0; i<I2C_MAX_CH; i++)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	607b      	str	r3, [r7, #4]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d0ea      	beq.n	8002e9c <i2cInit+0xc>
  }

#ifdef _USE_HW_CLI
  cliAdd("i2c", cliI2C);
 8002ec6:	4909      	ldr	r1, [pc, #36]	@ (8002eec <i2cInit+0x5c>)
 8002ec8:	4809      	ldr	r0, [pc, #36]	@ (8002ef0 <i2cInit+0x60>)
 8002eca:	f7fe ff59 	bl	8001d80 <cliAdd>
#endif

  is_init = true;
 8002ece:	4b09      	ldr	r3, [pc, #36]	@ (8002ef4 <i2cInit+0x64>)
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	701a      	strb	r2, [r3, #0]
  return true;
 8002ed4:	2301      	movs	r3, #1
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20001188 	.word	0x20001188
 8002ee4:	2000118c 	.word	0x2000118c
 8002ee8:	20001198 	.word	0x20001198
 8002eec:	08003301 	.word	0x08003301
 8002ef0:	08010710 	.word	0x08010710
 8002ef4:	20001194 	.word	0x20001194

08002ef8 <i2cBegin>:
{
  return is_init;
}

bool i2cBegin(uint8_t ch, uint32_t freq_khz)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	6039      	str	r1, [r7, #0]
 8002f02:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002f04:	2300      	movs	r3, #0
 8002f06:	73fb      	strb	r3, [r7, #15]

  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 8002f08:	79fa      	ldrb	r2, [r7, #7]
 8002f0a:	492b      	ldr	r1, [pc, #172]	@ (8002fb8 <i2cBegin+0xc0>)
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	4413      	add	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	440b      	add	r3, r1
 8002f16:	3304      	adds	r3, #4
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	60bb      	str	r3, [r7, #8]

  if (ch >= I2C_MAX_CH)
 8002f1c:	79fb      	ldrb	r3, [r7, #7]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <i2cBegin+0x2e>
  {
    return false;
 8002f22:	2300      	movs	r3, #0
 8002f24:	e043      	b.n	8002fae <i2cBegin+0xb6>
  }


  switch(ch)
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d83f      	bhi.n	8002fac <i2cBegin+0xb4>
  {
    case _DEF_I2C1:
    case _DEF_I2C2:
      i2c_freq[ch] = freq_khz;
 8002f2c:	79fb      	ldrb	r3, [r7, #7]
 8002f2e:	4923      	ldr	r1, [pc, #140]	@ (8002fbc <i2cBegin+0xc4>)
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      p_handle->Instance             = i2c_tbl[ch].p_i2c;
 8002f36:	79fa      	ldrb	r2, [r7, #7]
 8002f38:	491f      	ldr	r1, [pc, #124]	@ (8002fb8 <i2cBegin+0xc0>)
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	4413      	add	r3, r2
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	440b      	add	r3, r1
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	601a      	str	r2, [r3, #0]
      p_handle->Init.Timing          = i2cGetTimming(freq_khz);
 8002f4a:	6838      	ldr	r0, [r7, #0]
 8002f4c:	f000 f83a 	bl	8002fc4 <i2cGetTimming>
 8002f50:	4602      	mov	r2, r0
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	605a      	str	r2, [r3, #4]
      p_handle->Init.OwnAddress1     = 0x00;
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
      p_handle->Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	60da      	str	r2, [r3, #12]
      p_handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2200      	movs	r2, #0
 8002f66:	611a      	str	r2, [r3, #16]
      p_handle->Init.OwnAddress2     = 0x00;
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	615a      	str	r2, [r3, #20]
      p_handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2200      	movs	r2, #0
 8002f72:	61da      	str	r2, [r3, #28]
      p_handle->Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	2200      	movs	r2, #0
 8002f78:	621a      	str	r2, [r3, #32]

      i2cReset(ch);
 8002f7a:	79fb      	ldrb	r3, [r7, #7]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f000 f851 	bl	8003024 <i2cReset>

      HAL_I2C_DeInit(p_handle);
 8002f82:	68b8      	ldr	r0, [r7, #8]
 8002f84:	f004 fc17 	bl	80077b6 <HAL_I2C_DeInit>
      if(HAL_I2C_Init(p_handle) != HAL_OK)
 8002f88:	68b8      	ldr	r0, [r7, #8]
 8002f8a:	f004 fb79 	bl	8007680 <HAL_I2C_Init>
      {
      }

      /* Enable the Analog I2C Filter */
      HAL_I2CEx_ConfigAnalogFilter(p_handle,I2C_ANALOGFILTER_ENABLE);
 8002f8e:	2100      	movs	r1, #0
 8002f90:	68b8      	ldr	r0, [r7, #8]
 8002f92:	f005 fa1b 	bl	80083cc <HAL_I2CEx_ConfigAnalogFilter>

      /* Configure Digital filter */
      HAL_I2CEx_ConfigDigitalFilter(p_handle, 0);
 8002f96:	2100      	movs	r1, #0
 8002f98:	68b8      	ldr	r0, [r7, #8]
 8002f9a:	f005 fa62 	bl	8008462 <HAL_I2CEx_ConfigDigitalFilter>

      ret = true;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
      is_begin[ch] = true;
 8002fa2:	79fb      	ldrb	r3, [r7, #7]
 8002fa4:	4a06      	ldr	r2, [pc, #24]	@ (8002fc0 <i2cBegin+0xc8>)
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	54d1      	strb	r1, [r2, r3]
      break;
 8002faa:	bf00      	nop
  }

  return ret;
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	20000030 	.word	0x20000030
 8002fbc:	20001190 	.word	0x20001190
 8002fc0:	20001198 	.word	0x20001198

08002fc4 <i2cGetTimming>:

uint32_t i2cGetTimming(uint32_t freq_khz)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  switch(freq_khz)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b64      	cmp	r3, #100	@ 0x64
 8002fd0:	d004      	beq.n	8002fdc <i2cGetTimming+0x18>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002fd8:	d003      	beq.n	8002fe2 <i2cGetTimming+0x1e>
 8002fda:	e005      	b.n	8002fe8 <i2cGetTimming+0x24>
  {
    case 100:
      ret = 0x30D29DE4;//0x60100AB6;
 8002fdc:	4b07      	ldr	r3, [pc, #28]	@ (8002ffc <i2cGetTimming+0x38>)
 8002fde:	60fb      	str	r3, [r7, #12]
      break;
 8002fe0:	e005      	b.n	8002fee <i2cGetTimming+0x2a>

    case 400:
      ret = 0x00D049FB;
 8002fe2:	4b07      	ldr	r3, [pc, #28]	@ (8003000 <i2cGetTimming+0x3c>)
 8002fe4:	60fb      	str	r3, [r7, #12]
      break;
 8002fe6:	e002      	b.n	8002fee <i2cGetTimming+0x2a>

    default:
      ret = 0x00D049FB;
 8002fe8:	4b05      	ldr	r3, [pc, #20]	@ (8003000 <i2cGetTimming+0x3c>)
 8002fea:	60fb      	str	r3, [r7, #12]
      break;
 8002fec:	bf00      	nop
  };

  return ret;
 8002fee:	68fb      	ldr	r3, [r7, #12]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	30d29de4 	.word	0x30d29de4
 8003000:	00d049fb 	.word	0x00d049fb

08003004 <i2cIsBegin>:

bool i2cIsBegin(uint8_t ch)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	71fb      	strb	r3, [r7, #7]
  return is_begin[ch];
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	4a03      	ldr	r2, [pc, #12]	@ (8003020 <i2cIsBegin+0x1c>)
 8003012:	5cd3      	ldrb	r3, [r2, r3]
}
 8003014:	4618      	mov	r0, r3
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	20001198 	.word	0x20001198

08003024 <i2cReset>:

void i2cReset(uint8_t ch)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	@ 0x28
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  i2c_tbl_t *p_pin = &i2c_tbl[ch];
 800302e:	79fa      	ldrb	r2, [r7, #7]
 8003030:	4613      	mov	r3, r2
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	4413      	add	r3, r2
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	4a44      	ldr	r2, [pc, #272]	@ (800314c <i2cReset+0x128>)
 800303a:	4413      	add	r3, r2
 800303c:	623b      	str	r3, [r7, #32]


  GPIO_InitStruct.Pin       = p_pin->scl_pin;
 800303e:	6a3b      	ldr	r3, [r7, #32]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_OD;
 8003044:	2311      	movs	r3, #17
 8003046:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8003048:	2300      	movs	r3, #0
 800304a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800304c:	2303      	movs	r3, #3
 800304e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(p_pin->scl_port, &GPIO_InitStruct);
 8003050:	6a3b      	ldr	r3, [r7, #32]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f107 020c 	add.w	r2, r7, #12
 8003058:	4611      	mov	r1, r2
 800305a:	4618      	mov	r0, r3
 800305c:	f004 f84a 	bl	80070f4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin       = p_pin->sda_pin;
 8003060:	6a3b      	ldr	r3, [r7, #32]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_OD;
 8003066:	2311      	movs	r3, #17
 8003068:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800306a:	2300      	movs	r3, #0
 800306c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(p_pin->sda_port, &GPIO_InitStruct);
 800306e:	6a3b      	ldr	r3, [r7, #32]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	f107 020c 	add.w	r2, r7, #12
 8003076:	4611      	mov	r1, r2
 8003078:	4618      	mov	r0, r3
 800307a:	f004 f83b 	bl	80070f4 <HAL_GPIO_Init>


  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 800307e:	6a3b      	ldr	r3, [r7, #32]
 8003080:	6898      	ldr	r0, [r3, #8]
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	b29b      	uxth	r3, r3
 8003088:	2201      	movs	r2, #1
 800308a:	4619      	mov	r1, r3
 800308c:	f004 faae 	bl	80075ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_SET);
 8003090:	6a3b      	ldr	r3, [r7, #32]
 8003092:	6918      	ldr	r0, [r3, #16]
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	b29b      	uxth	r3, r3
 800309a:	2201      	movs	r2, #1
 800309c:	4619      	mov	r1, r3
 800309e:	f004 faa5 	bl	80075ec <HAL_GPIO_WritePin>
  delayUs(5);
 80030a2:	2005      	movs	r0, #5
 80030a4:	f7ff f887 	bl	80021b6 <delayUs>

  for (int i = 0; i < 9; i++)
 80030a8:	2300      	movs	r3, #0
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80030ac:	e01a      	b.n	80030e4 <i2cReset+0xc0>
  {

    HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_RESET);
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	6898      	ldr	r0, [r3, #8]
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	2200      	movs	r2, #0
 80030ba:	4619      	mov	r1, r3
 80030bc:	f004 fa96 	bl	80075ec <HAL_GPIO_WritePin>
    delayUs(5);
 80030c0:	2005      	movs	r0, #5
 80030c2:	f7ff f878 	bl	80021b6 <delayUs>
    HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	6898      	ldr	r0, [r3, #8]
 80030ca:	6a3b      	ldr	r3, [r7, #32]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	2201      	movs	r2, #1
 80030d2:	4619      	mov	r1, r3
 80030d4:	f004 fa8a 	bl	80075ec <HAL_GPIO_WritePin>
    delayUs(5);
 80030d8:	2005      	movs	r0, #5
 80030da:	f7ff f86c 	bl	80021b6 <delayUs>
  for (int i = 0; i < 9; i++)
 80030de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e0:	3301      	adds	r3, #1
 80030e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80030e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e6:	2b08      	cmp	r3, #8
 80030e8:	dde1      	ble.n	80030ae <i2cReset+0x8a>
  }

  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_RESET);
 80030ea:	6a3b      	ldr	r3, [r7, #32]
 80030ec:	6898      	ldr	r0, [r3, #8]
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2200      	movs	r2, #0
 80030f6:	4619      	mov	r1, r3
 80030f8:	f004 fa78 	bl	80075ec <HAL_GPIO_WritePin>
  delayUs(5);
 80030fc:	2005      	movs	r0, #5
 80030fe:	f7ff f85a 	bl	80021b6 <delayUs>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_RESET);
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	6918      	ldr	r0, [r3, #16]
 8003106:	6a3b      	ldr	r3, [r7, #32]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	b29b      	uxth	r3, r3
 800310c:	2200      	movs	r2, #0
 800310e:	4619      	mov	r1, r3
 8003110:	f004 fa6c 	bl	80075ec <HAL_GPIO_WritePin>
  delayUs(5);
 8003114:	2005      	movs	r0, #5
 8003116:	f7ff f84e 	bl	80021b6 <delayUs>

  HAL_GPIO_WritePin(p_pin->scl_port, p_pin->scl_pin, GPIO_PIN_SET);
 800311a:	6a3b      	ldr	r3, [r7, #32]
 800311c:	6898      	ldr	r0, [r3, #8]
 800311e:	6a3b      	ldr	r3, [r7, #32]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	b29b      	uxth	r3, r3
 8003124:	2201      	movs	r2, #1
 8003126:	4619      	mov	r1, r3
 8003128:	f004 fa60 	bl	80075ec <HAL_GPIO_WritePin>
  delayUs(5);
 800312c:	2005      	movs	r0, #5
 800312e:	f7ff f842 	bl	80021b6 <delayUs>
  HAL_GPIO_WritePin(p_pin->sda_port, p_pin->sda_pin, GPIO_PIN_SET);
 8003132:	6a3b      	ldr	r3, [r7, #32]
 8003134:	6918      	ldr	r0, [r3, #16]
 8003136:	6a3b      	ldr	r3, [r7, #32]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	b29b      	uxth	r3, r3
 800313c:	2201      	movs	r2, #1
 800313e:	4619      	mov	r1, r3
 8003140:	f004 fa54 	bl	80075ec <HAL_GPIO_WritePin>
}
 8003144:	bf00      	nop
 8003146:	3728      	adds	r7, #40	@ 0x28
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	20000030 	.word	0x20000030

08003150 <i2cIsDeviceReady>:

bool i2cIsDeviceReady(uint8_t ch, uint8_t dev_addr)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	460a      	mov	r2, r1
 800315a:	71fb      	strb	r3, [r7, #7]
 800315c:	4613      	mov	r3, r2
 800315e:	71bb      	strb	r3, [r7, #6]
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 8003160:	79fa      	ldrb	r2, [r7, #7]
 8003162:	490f      	ldr	r1, [pc, #60]	@ (80031a0 <i2cIsDeviceReady+0x50>)
 8003164:	4613      	mov	r3, r2
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	4413      	add	r3, r2
 800316a:	00db      	lsls	r3, r3, #3
 800316c:	440b      	add	r3, r1
 800316e:	3304      	adds	r3, #4
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	60fb      	str	r3, [r7, #12]


  if (HAL_I2C_IsDeviceReady(p_handle, dev_addr << 1, 10, 10) == HAL_OK)
 8003174:	79bb      	ldrb	r3, [r7, #6]
 8003176:	b29b      	uxth	r3, r3
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	b299      	uxth	r1, r3
 800317c:	230a      	movs	r3, #10
 800317e:	220a      	movs	r2, #10
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f004 fd75 	bl	8007c70 <HAL_I2C_IsDeviceReady>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d103      	bne.n	8003194 <i2cIsDeviceReady+0x44>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800318c:	b662      	cpsie	i
}
 800318e:	bf00      	nop
  {
    __enable_irq();
    return true;
 8003190:	2301      	movs	r3, #1
 8003192:	e000      	b.n	8003196 <i2cIsDeviceReady+0x46>
  }

  return false;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20000030 	.word	0x20000030

080031a4 <i2cReadByte>:

  return ret;
}

bool i2cReadByte (uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t timeout)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af02      	add	r7, sp, #8
 80031aa:	607b      	str	r3, [r7, #4]
 80031ac:	4603      	mov	r3, r0
 80031ae:	73fb      	strb	r3, [r7, #15]
 80031b0:	460b      	mov	r3, r1
 80031b2:	81bb      	strh	r3, [r7, #12]
 80031b4:	4613      	mov	r3, r2
 80031b6:	817b      	strh	r3, [r7, #10]
  return i2cReadBytes(ch, dev_addr, reg_addr, p_data, 1, timeout);
 80031b8:	897a      	ldrh	r2, [r7, #10]
 80031ba:	89b9      	ldrh	r1, [r7, #12]
 80031bc:	7bf8      	ldrb	r0, [r7, #15]
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	9301      	str	r3, [sp, #4]
 80031c2:	2301      	movs	r3, #1
 80031c4:	9300      	str	r3, [sp, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f000 f806 	bl	80031d8 <i2cReadBytes>
 80031cc:	4603      	mov	r3, r0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
	...

080031d8 <i2cReadBytes>:

bool i2cReadBytes(uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t length, uint32_t timeout)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b08c      	sub	sp, #48	@ 0x30
 80031dc:	af04      	add	r7, sp, #16
 80031de:	607b      	str	r3, [r7, #4]
 80031e0:	4603      	mov	r3, r0
 80031e2:	73fb      	strb	r3, [r7, #15]
 80031e4:	460b      	mov	r3, r1
 80031e6:	81bb      	strh	r3, [r7, #12]
 80031e8:	4613      	mov	r3, r2
 80031ea:	817b      	strh	r3, [r7, #10]
  bool ret;
  HAL_StatusTypeDef i2c_ret;
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 80031ec:	7bfa      	ldrb	r2, [r7, #15]
 80031ee:	4916      	ldr	r1, [pc, #88]	@ (8003248 <i2cReadBytes+0x70>)
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	440b      	add	r3, r1
 80031fa:	3304      	adds	r3, #4
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	61bb      	str	r3, [r7, #24]

  if (ch >= I2C_MAX_CH)
 8003200:	7bfb      	ldrb	r3, [r7, #15]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <i2cReadBytes+0x32>
  {
    return false;
 8003206:	2300      	movs	r3, #0
 8003208:	e01a      	b.n	8003240 <i2cReadBytes+0x68>
  }

  i2c_ret = HAL_I2C_Mem_Read(p_handle, (uint16_t)(dev_addr << 1), reg_addr, I2C_MEMADD_SIZE_8BIT, p_data, length, timeout);
 800320a:	89bb      	ldrh	r3, [r7, #12]
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	b299      	uxth	r1, r3
 8003210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003212:	b29b      	uxth	r3, r3
 8003214:	8978      	ldrh	r0, [r7, #10]
 8003216:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003218:	9202      	str	r2, [sp, #8]
 800321a:	9301      	str	r3, [sp, #4]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	2301      	movs	r3, #1
 8003222:	4602      	mov	r2, r0
 8003224:	69b8      	ldr	r0, [r7, #24]
 8003226:	f004 fc09 	bl	8007a3c <HAL_I2C_Mem_Read>
 800322a:	4603      	mov	r3, r0
 800322c:	75fb      	strb	r3, [r7, #23]

  if( i2c_ret == HAL_OK )
 800322e:	7dfb      	ldrb	r3, [r7, #23]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d102      	bne.n	800323a <i2cReadBytes+0x62>
  {
    ret = true;
 8003234:	2301      	movs	r3, #1
 8003236:	77fb      	strb	r3, [r7, #31]
 8003238:	e001      	b.n	800323e <i2cReadBytes+0x66>
  }
  else
  {
    ret = false;
 800323a:	2300      	movs	r3, #0
 800323c:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 800323e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003240:	4618      	mov	r0, r3
 8003242:	3720      	adds	r7, #32
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	20000030 	.word	0x20000030

0800324c <i2cWriteByte>:

  return ret;
}

bool i2cWriteByte (uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t data, uint32_t timeout)
{
 800324c:	b590      	push	{r4, r7, lr}
 800324e:	b085      	sub	sp, #20
 8003250:	af02      	add	r7, sp, #8
 8003252:	4604      	mov	r4, r0
 8003254:	4608      	mov	r0, r1
 8003256:	4611      	mov	r1, r2
 8003258:	461a      	mov	r2, r3
 800325a:	4623      	mov	r3, r4
 800325c:	71fb      	strb	r3, [r7, #7]
 800325e:	4603      	mov	r3, r0
 8003260:	80bb      	strh	r3, [r7, #4]
 8003262:	460b      	mov	r3, r1
 8003264:	807b      	strh	r3, [r7, #2]
 8003266:	4613      	mov	r3, r2
 8003268:	71bb      	strb	r3, [r7, #6]
  return i2cWriteBytes(ch, dev_addr, reg_addr, &data, 1, timeout);
 800326a:	1dbc      	adds	r4, r7, #6
 800326c:	887a      	ldrh	r2, [r7, #2]
 800326e:	88b9      	ldrh	r1, [r7, #4]
 8003270:	79f8      	ldrb	r0, [r7, #7]
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	2301      	movs	r3, #1
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	4623      	mov	r3, r4
 800327c:	f000 f806 	bl	800328c <i2cWriteBytes>
 8003280:	4603      	mov	r3, r0
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bd90      	pop	{r4, r7, pc}
	...

0800328c <i2cWriteBytes>:

bool i2cWriteBytes(uint8_t ch, uint16_t dev_addr, uint16_t reg_addr, uint8_t *p_data, uint32_t length, uint32_t timeout)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b08c      	sub	sp, #48	@ 0x30
 8003290:	af04      	add	r7, sp, #16
 8003292:	607b      	str	r3, [r7, #4]
 8003294:	4603      	mov	r3, r0
 8003296:	73fb      	strb	r3, [r7, #15]
 8003298:	460b      	mov	r3, r1
 800329a:	81bb      	strh	r3, [r7, #12]
 800329c:	4613      	mov	r3, r2
 800329e:	817b      	strh	r3, [r7, #10]
  bool ret;
  HAL_StatusTypeDef i2c_ret;
  I2C_HandleTypeDef *p_handle = i2c_tbl[ch].p_hi2c;
 80032a0:	7bfa      	ldrb	r2, [r7, #15]
 80032a2:	4916      	ldr	r1, [pc, #88]	@ (80032fc <i2cWriteBytes+0x70>)
 80032a4:	4613      	mov	r3, r2
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	4413      	add	r3, r2
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	440b      	add	r3, r1
 80032ae:	3304      	adds	r3, #4
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	61bb      	str	r3, [r7, #24]

  if (ch >= I2C_MAX_CH)
 80032b4:	7bfb      	ldrb	r3, [r7, #15]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <i2cWriteBytes+0x32>
  {
    return false;
 80032ba:	2300      	movs	r3, #0
 80032bc:	e01a      	b.n	80032f4 <i2cWriteBytes+0x68>
  }

  i2c_ret = HAL_I2C_Mem_Write(p_handle, (uint16_t)(dev_addr << 1), reg_addr, I2C_MEMADD_SIZE_8BIT, p_data, length, timeout);
 80032be:	89bb      	ldrh	r3, [r7, #12]
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	b299      	uxth	r1, r3
 80032c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	8978      	ldrh	r0, [r7, #10]
 80032ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032cc:	9202      	str	r2, [sp, #8]
 80032ce:	9301      	str	r3, [sp, #4]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	2301      	movs	r3, #1
 80032d6:	4602      	mov	r2, r0
 80032d8:	69b8      	ldr	r0, [r7, #24]
 80032da:	f004 fa9b 	bl	8007814 <HAL_I2C_Mem_Write>
 80032de:	4603      	mov	r3, r0
 80032e0:	75fb      	strb	r3, [r7, #23]

  if(i2c_ret == HAL_OK)
 80032e2:	7dfb      	ldrb	r3, [r7, #23]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d102      	bne.n	80032ee <i2cWriteBytes+0x62>
  {
    ret = true;
 80032e8:	2301      	movs	r3, #1
 80032ea:	77fb      	strb	r3, [r7, #31]
 80032ec:	e001      	b.n	80032f2 <i2cWriteBytes+0x66>
  }
  else
  {
    ret = false;
 80032ee:	2300      	movs	r3, #0
 80032f0:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 80032f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3720      	adds	r7, #32
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	20000030 	.word	0x20000030

08003300 <cliI2C>:
}


#ifdef _USE_HW_CLI
void cliI2C(cli_args_t *args)
{
 8003300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003302:	b0ad      	sub	sp, #180	@ 0xb4
 8003304:	af02      	add	r7, sp, #8
 8003306:	6078      	str	r0, [r7, #4]
  bool ret = true;
 8003308:	2301      	movs	r3, #1
 800330a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  uint32_t i;
  uint8_t i2c_data[128];
  uint32_t pre_time;


  if (args->argc == 2)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	881b      	ldrh	r3, [r3, #0]
 8003312:	2b02      	cmp	r3, #2
 8003314:	d17b      	bne.n	800340e <cliI2C+0x10e>
  {
    print_ch = (uint16_t) args->getData(1);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	2001      	movs	r0, #1
 800331c:	4798      	blx	r3
 800331e:	4603      	mov	r3, r0
 8003320:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    print_ch = constrain(print_ch, 1, I2C_MAX_CH);
 8003324:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003328:	2b00      	cmp	r3, #0
 800332a:	d006      	beq.n	800333a <cliI2C+0x3a>
 800332c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003330:	2b01      	cmp	r3, #1
 8003332:	bf28      	it	cs
 8003334:	2301      	movcs	r3, #1
 8003336:	b2db      	uxtb	r3, r3
 8003338:	e000      	b.n	800333c <cliI2C+0x3c>
 800333a:	2301      	movs	r3, #1
 800333c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    print_ch -= 1;
 8003340:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003344:	3b01      	subs	r3, #1
 8003346:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    if(args->isStr(0, "scan") == true)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	4999      	ldr	r1, [pc, #612]	@ (80035b4 <cliI2C+0x2b4>)
 8003350:	2000      	movs	r0, #0
 8003352:	4798      	blx	r3
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d032      	beq.n	80033c0 <cliI2C+0xc0>
    {
      if (i2cIsBegin(print_ch) == true)
 800335a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff fe50 	bl	8003004 <i2cIsBegin>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d022      	beq.n	80033b0 <cliI2C+0xb0>
      {
        for (i=0x00; i<= 0x7F; i++)
 800336a:	2300      	movs	r3, #0
 800336c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003370:	e019      	b.n	80033a6 <cliI2C+0xa6>
        {
          if (i2cIsDeviceReady(print_ch, i) == true)
 8003372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003376:	b2da      	uxtb	r2, r3
 8003378:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800337c:	4611      	mov	r1, r2
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff fee6 	bl	8003150 <i2cIsDeviceReady>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d008      	beq.n	800339c <cliI2C+0x9c>
          {
            cliPrintf("I2C CH%d Addr 0x%02X : OK\n", print_ch+1, i);
 800338a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800338e:	3301      	adds	r3, #1
 8003390:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003394:	4619      	mov	r1, r3
 8003396:	4888      	ldr	r0, [pc, #544]	@ (80035b8 <cliI2C+0x2b8>)
 8003398:	f7fe fbe2 	bl	8001b60 <cliPrintf>
        for (i=0x00; i<= 0x7F; i++)
 800339c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80033a0:	3301      	adds	r3, #1
 80033a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80033a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80033aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80033ac:	d9e1      	bls.n	8003372 <cliI2C+0x72>
 80033ae:	e0e7      	b.n	8003580 <cliI2C+0x280>
          }
        }
      }
      else
      {
        cliPrintf("i2c ch%d is not begin\n", print_ch + 1);
 80033b0:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80033b4:	3301      	adds	r3, #1
 80033b6:	4619      	mov	r1, r3
 80033b8:	4880      	ldr	r0, [pc, #512]	@ (80035bc <cliI2C+0x2bc>)
 80033ba:	f7fe fbd1 	bl	8001b60 <cliPrintf>
 80033be:	e0df      	b.n	8003580 <cliI2C+0x280>
      }
    }
    else if(args->isStr(0, "begin") == true)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	497e      	ldr	r1, [pc, #504]	@ (80035c0 <cliI2C+0x2c0>)
 80033c6:	2000      	movs	r0, #0
 80033c8:	4798      	blx	r3
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	f000 80d7 	beq.w	8003580 <cliI2C+0x280>
    {
      i2c_ret = i2cBegin(print_ch, 400);
 80033d2:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80033d6:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fd8c 	bl	8002ef8 <i2cBegin>
 80033e0:	4603      	mov	r3, r0
 80033e2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if (i2c_ret == true)
 80033e6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d007      	beq.n	80033fe <cliI2C+0xfe>
      {
        cliPrintf("I2C CH%d Begin OK\n", print_ch + 1);
 80033ee:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80033f2:	3301      	adds	r3, #1
 80033f4:	4619      	mov	r1, r3
 80033f6:	4873      	ldr	r0, [pc, #460]	@ (80035c4 <cliI2C+0x2c4>)
 80033f8:	f7fe fbb2 	bl	8001b60 <cliPrintf>
 80033fc:	e0c0      	b.n	8003580 <cliI2C+0x280>
      }
      else
      {
        cliPrintf("I2C CH%d Begin Fail\n", print_ch + 1);
 80033fe:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003402:	3301      	adds	r3, #1
 8003404:	4619      	mov	r1, r3
 8003406:	4870      	ldr	r0, [pc, #448]	@ (80035c8 <cliI2C+0x2c8>)
 8003408:	f7fe fbaa 	bl	8001b60 <cliPrintf>
 800340c:	e0b8      	b.n	8003580 <cliI2C+0x280>
      }
    }
  }
  else if (args->argc == 5)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	2b05      	cmp	r3, #5
 8003414:	f040 80b1 	bne.w	800357a <cliI2C+0x27a>
  {
    print_ch = (uint16_t) args->getData(1);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	2001      	movs	r0, #1
 800341e:	4798      	blx	r3
 8003420:	4603      	mov	r3, r0
 8003422:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    print_ch = constrain(print_ch, 1, I2C_MAX_CH);
 8003426:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800342a:	2b00      	cmp	r3, #0
 800342c:	d006      	beq.n	800343c <cliI2C+0x13c>
 800342e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003432:	2b01      	cmp	r3, #1
 8003434:	bf28      	it	cs
 8003436:	2301      	movcs	r3, #1
 8003438:	b2db      	uxtb	r3, r3
 800343a:	e000      	b.n	800343e <cliI2C+0x13e>
 800343c:	2301      	movs	r3, #1
 800343e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    dev_addr = (uint16_t) args->getData(2);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	2002      	movs	r0, #2
 8003448:	4798      	blx	r3
 800344a:	4603      	mov	r3, r0
 800344c:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
    reg_addr = (uint16_t) args->getData(3);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2003      	movs	r0, #3
 8003456:	4798      	blx	r3
 8003458:	4603      	mov	r3, r0
 800345a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
    length   = (uint16_t) args->getData(4);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	2004      	movs	r0, #4
 8003464:	4798      	blx	r3
 8003466:	4603      	mov	r3, r0
 8003468:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
    ch       = print_ch - 1;
 800346c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003470:	3b01      	subs	r3, #1
 8003472:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if(args->isStr(0, "read") == true)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	4954      	ldr	r1, [pc, #336]	@ (80035cc <cliI2C+0x2cc>)
 800347c:	2000      	movs	r0, #0
 800347e:	4798      	blx	r3
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d03a      	beq.n	80034fc <cliI2C+0x1fc>
    {
      for (i=0; i<length; i++)
 8003486:	2300      	movs	r3, #0
 8003488:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800348c:	e02f      	b.n	80034ee <cliI2C+0x1ee>
      {
        i2c_ret = i2cReadByte(ch, dev_addr, reg_addr+i, i2c_data, 100);
 800348e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003492:	b29a      	uxth	r2, r3
 8003494:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8003498:	4413      	add	r3, r2
 800349a:	b29a      	uxth	r2, r3
 800349c:	f107 030c 	add.w	r3, r7, #12
 80034a0:	f8b7 109c 	ldrh.w	r1, [r7, #156]	@ 0x9c
 80034a4:	f897 0097 	ldrb.w	r0, [r7, #151]	@ 0x97
 80034a8:	2464      	movs	r4, #100	@ 0x64
 80034aa:	9400      	str	r4, [sp, #0]
 80034ac:	f7ff fe7a 	bl	80031a4 <i2cReadByte>
 80034b0:	4603      	mov	r3, r0
 80034b2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

        if (i2c_ret == true)
 80034b6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00b      	beq.n	80034d6 <cliI2C+0x1d6>
        {
          cliPrintf("%d I2C - 0x%02X : 0x%02X\n", print_ch, reg_addr+i, i2c_data[0]);
 80034be:	f897 109f 	ldrb.w	r1, [r7, #159]	@ 0x9f
 80034c2:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 80034c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80034ca:	441a      	add	r2, r3
 80034cc:	7b3b      	ldrb	r3, [r7, #12]
 80034ce:	4840      	ldr	r0, [pc, #256]	@ (80035d0 <cliI2C+0x2d0>)
 80034d0:	f7fe fb46 	bl	8001b60 <cliPrintf>
 80034d4:	e006      	b.n	80034e4 <cliI2C+0x1e4>
        }
        else
        {
          cliPrintf("%d I2C - Fail \n", print_ch);
 80034d6:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80034da:	4619      	mov	r1, r3
 80034dc:	483d      	ldr	r0, [pc, #244]	@ (80035d4 <cliI2C+0x2d4>)
 80034de:	f7fe fb3f 	bl	8001b60 <cliPrintf>
          break;
 80034e2:	e04d      	b.n	8003580 <cliI2C+0x280>
      for (i=0; i<length; i++)
 80034e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80034e8:	3301      	adds	r3, #1
 80034ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80034ee:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 80034f2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d3c9      	bcc.n	800348e <cliI2C+0x18e>
 80034fa:	e041      	b.n	8003580 <cliI2C+0x280>
        }
      }
    }
    else if(args->isStr(0, "write") == true)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	4935      	ldr	r1, [pc, #212]	@ (80035d8 <cliI2C+0x2d8>)
 8003502:	2000      	movs	r0, #0
 8003504:	4798      	blx	r3
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d032      	beq.n	8003572 <cliI2C+0x272>
    {
      pre_time = millis();
 800350c:	f7fe fe68 	bl	80021e0 <millis>
 8003510:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      i2c_ret = i2cWriteByte(ch, dev_addr, reg_addr, (uint8_t)length, 100);
 8003514:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 8003518:	b2db      	uxtb	r3, r3
 800351a:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 800351e:	f8b7 109c 	ldrh.w	r1, [r7, #156]	@ 0x9c
 8003522:	f897 0097 	ldrb.w	r0, [r7, #151]	@ 0x97
 8003526:	2464      	movs	r4, #100	@ 0x64
 8003528:	9400      	str	r4, [sp, #0]
 800352a:	f7ff fe8f 	bl	800324c <i2cWriteByte>
 800352e:	4603      	mov	r3, r0
 8003530:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

      if (i2c_ret == true)
 8003534:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003538:	2b00      	cmp	r3, #0
 800353a:	d013      	beq.n	8003564 <cliI2C+0x264>
      {
        cliPrintf("%d I2C - 0x%02X : 0x%02X, %d ms\n", print_ch, reg_addr, length, millis()-pre_time);
 800353c:	f897 409f 	ldrb.w	r4, [r7, #159]	@ 0x9f
 8003540:	f8b7 509a 	ldrh.w	r5, [r7, #154]	@ 0x9a
 8003544:	f8b7 6098 	ldrh.w	r6, [r7, #152]	@ 0x98
 8003548:	f7fe fe4a 	bl	80021e0 <millis>
 800354c:	4602      	mov	r2, r0
 800354e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	4633      	mov	r3, r6
 8003558:	462a      	mov	r2, r5
 800355a:	4621      	mov	r1, r4
 800355c:	481f      	ldr	r0, [pc, #124]	@ (80035dc <cliI2C+0x2dc>)
 800355e:	f7fe faff 	bl	8001b60 <cliPrintf>
 8003562:	e00d      	b.n	8003580 <cliI2C+0x280>
      }
      else
      {
        cliPrintf("%d I2C - Fail \n", print_ch);
 8003564:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003568:	4619      	mov	r1, r3
 800356a:	481a      	ldr	r0, [pc, #104]	@ (80035d4 <cliI2C+0x2d4>)
 800356c:	f7fe faf8 	bl	8001b60 <cliPrintf>
 8003570:	e006      	b.n	8003580 <cliI2C+0x280>
      }
    }
    else
    {
      ret = false;
 8003572:	2300      	movs	r3, #0
 8003574:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8003578:	e002      	b.n	8003580 <cliI2C+0x280>
    }
  }
  else
  {
    ret = false;
 800357a:	2300      	movs	r3, #0
 800357c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  }

  if (ret == false)
 8003580:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8003584:	f083 0301 	eor.w	r3, r3, #1
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00d      	beq.n	80035aa <cliI2C+0x2aa>
  {
    cliPrintf( "i2c begin ch[1~%d]\n", I2C_MAX_CH);
 800358e:	2101      	movs	r1, #1
 8003590:	4813      	ldr	r0, [pc, #76]	@ (80035e0 <cliI2C+0x2e0>)
 8003592:	f7fe fae5 	bl	8001b60 <cliPrintf>
    cliPrintf( "i2c scan  ch[1~%d]\n", I2C_MAX_CH);
 8003596:	2101      	movs	r1, #1
 8003598:	4812      	ldr	r0, [pc, #72]	@ (80035e4 <cliI2C+0x2e4>)
 800359a:	f7fe fae1 	bl	8001b60 <cliPrintf>
    cliPrintf( "i2c read  ch dev_addr reg_addr length\n");
 800359e:	4812      	ldr	r0, [pc, #72]	@ (80035e8 <cliI2C+0x2e8>)
 80035a0:	f7fe fade 	bl	8001b60 <cliPrintf>
    cliPrintf( "i2c write ch dev_addr reg_addr data\n");
 80035a4:	4811      	ldr	r0, [pc, #68]	@ (80035ec <cliI2C+0x2ec>)
 80035a6:	f7fe fadb 	bl	8001b60 <cliPrintf>
  }
}
 80035aa:	bf00      	nop
 80035ac:	37ac      	adds	r7, #172	@ 0xac
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035b2:	bf00      	nop
 80035b4:	08010714 	.word	0x08010714
 80035b8:	0801071c 	.word	0x0801071c
 80035bc:	08010738 	.word	0x08010738
 80035c0:	08010750 	.word	0x08010750
 80035c4:	08010758 	.word	0x08010758
 80035c8:	0801076c 	.word	0x0801076c
 80035cc:	08010784 	.word	0x08010784
 80035d0:	0801078c 	.word	0x0801078c
 80035d4:	080107a8 	.word	0x080107a8
 80035d8:	080107b8 	.word	0x080107b8
 80035dc:	080107c0 	.word	0x080107c0
 80035e0:	080107e4 	.word	0x080107e4
 80035e4:	080107f8 	.word	0x080107f8
 80035e8:	0801080c 	.word	0x0801080c
 80035ec:	08010834 	.word	0x08010834

080035f0 <imuInit>:
static imu_info_t      imu_info;
static madgwick_info_t filter_info;


bool imuInit(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
  bool ret = true;
 80035f6:	2301      	movs	r3, #1
 80035f8:	71fb      	strb	r3, [r7, #7]


  imu_info.a_res = 2.0 / 32768.0;    // 2g
 80035fa:	4b15      	ldr	r3, [pc, #84]	@ (8003650 <imuInit+0x60>)
 80035fc:	f04f 5262 	mov.w	r2, #947912704	@ 0x38800000
 8003600:	635a      	str	r2, [r3, #52]	@ 0x34
  imu_info.g_res = 2000.0 / 32768.0; // 2000dps
 8003602:	4b13      	ldr	r3, [pc, #76]	@ (8003650 <imuInit+0x60>)
 8003604:	4a13      	ldr	r2, [pc, #76]	@ (8003654 <imuInit+0x64>)
 8003606:	639a      	str	r2, [r3, #56]	@ 0x38
  update_us      = 1000000 / update_hz;
 8003608:	4b13      	ldr	r3, [pc, #76]	@ (8003658 <imuInit+0x68>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a13      	ldr	r2, [pc, #76]	@ (800365c <imuInit+0x6c>)
 800360e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003612:	4a13      	ldr	r2, [pc, #76]	@ (8003660 <imuInit+0x70>)
 8003614:	6013      	str	r3, [r2, #0]

  is_init = imuBegin();
 8003616:	f000 f831 	bl	800367c <imuBegin>
 800361a:	4603      	mov	r3, r0
 800361c:	461a      	mov	r2, r3
 800361e:	4b11      	ldr	r3, [pc, #68]	@ (8003664 <imuInit+0x74>)
 8003620:	701a      	strb	r2, [r3, #0]
  ret = is_init;
 8003622:	4b10      	ldr	r3, [pc, #64]	@ (8003664 <imuInit+0x74>)
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	71fb      	strb	r3, [r7, #7]

//  logPrintf("[%s] imuInit()\n", ret ? "OK":"E_");
  cliPrintf("[%s] imuInit()\n", ret ? "OK":"E_");
 8003628:	79fb      	ldrb	r3, [r7, #7]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <imuInit+0x42>
 800362e:	4b0e      	ldr	r3, [pc, #56]	@ (8003668 <imuInit+0x78>)
 8003630:	e000      	b.n	8003634 <imuInit+0x44>
 8003632:	4b0e      	ldr	r3, [pc, #56]	@ (800366c <imuInit+0x7c>)
 8003634:	4619      	mov	r1, r3
 8003636:	480e      	ldr	r0, [pc, #56]	@ (8003670 <imuInit+0x80>)
 8003638:	f7fe fa92 	bl	8001b60 <cliPrintf>

#ifdef _USE_HW_CLI
  cliAdd("imu", cliCmd);
 800363c:	490d      	ldr	r1, [pc, #52]	@ (8003674 <imuInit+0x84>)
 800363e:	480e      	ldr	r0, [pc, #56]	@ (8003678 <imuInit+0x88>)
 8003640:	f7fe fb9e 	bl	8001d80 <cliAdd>
#endif
  return ret;
 8003644:	79fb      	ldrb	r3, [r7, #7]
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	200011a4 	.word	0x200011a4
 8003654:	3d7a0000 	.word	0x3d7a0000
 8003658:	20000048 	.word	0x20000048
 800365c:	000f4240 	.word	0x000f4240
 8003660:	2000119c 	.word	0x2000119c
 8003664:	200011a0 	.word	0x200011a0
 8003668:	0801085c 	.word	0x0801085c
 800366c:	08010860 	.word	0x08010860
 8003670:	08010864 	.word	0x08010864
 8003674:	08003999 	.word	0x08003999
 8003678:	08010874 	.word	0x08010874

0800367c <imuBegin>:
{
  return is_init;
}

bool imuBegin(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
  bool ret = true;
 8003682:	2301      	movs	r3, #1
 8003684:	71fb      	strb	r3, [r7, #7]

  ret &= icm42670Init();
 8003686:	f001 fa5d 	bl	8004b44 <icm42670Init>
 800368a:	4603      	mov	r3, r0
 800368c:	461a      	mov	r2, r3
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	4013      	ands	r3, r2
 8003692:	2b00      	cmp	r3, #0
 8003694:	bf14      	ite	ne
 8003696:	2301      	movne	r3, #1
 8003698:	2300      	moveq	r3, #0
 800369a:	71fb      	strb	r3, [r7, #7]
  ret &= madgwickInit();
 800369c:	f001 fce8 	bl	8005070 <madgwickInit>
 80036a0:	4603      	mov	r3, r0
 80036a2:	461a      	mov	r2, r3
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	4013      	ands	r3, r2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bf14      	ite	ne
 80036ac:	2301      	movne	r3, #1
 80036ae:	2300      	moveq	r3, #0
 80036b0:	71fb      	strb	r3, [r7, #7]

  madgwickSetFreq(update_hz);
 80036b2:	4b07      	ldr	r3, [pc, #28]	@ (80036d0 <imuBegin+0x54>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	ee07 3a90 	vmov	s15, r3
 80036ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036be:	eeb0 0a67 	vmov.f32	s0, s15
 80036c2:	f001 fd19 	bl	80050f8 <madgwickSetFreq>
  
  return ret;
 80036c6:	79fb      	ldrb	r3, [r7, #7]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3708      	adds	r7, #8
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	20000048 	.word	0x20000048

080036d4 <imuUpdate>:

  return true;
}

bool imuUpdate(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
  bool ret;

  ret = imuUpdateInfo(&imu_info);
 80036da:	4805      	ldr	r0, [pc, #20]	@ (80036f0 <imuUpdate+0x1c>)
 80036dc:	f000 f80a 	bl	80036f4 <imuUpdateInfo>
 80036e0:	4603      	mov	r3, r0
 80036e2:	71fb      	strb	r3, [r7, #7]
  return ret;
 80036e4:	79fb      	ldrb	r3, [r7, #7]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	200011a4 	.word	0x200011a4

080036f4 <imuUpdateInfo>:

bool imuUpdateInfo(imu_info_t *p_info)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80036fc:	2300      	movs	r3, #0
 80036fe:	73fb      	strb	r3, [r7, #15]
  static uint32_t tTime;


  if( (micros()-tTime) >= update_us )
 8003700:	f7fe fd76 	bl	80021f0 <micros>
 8003704:	4602      	mov	r2, r0
 8003706:	4b0e      	ldr	r3, [pc, #56]	@ (8003740 <imuUpdateInfo+0x4c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	1ad2      	subs	r2, r2, r3
 800370c:	4b0d      	ldr	r3, [pc, #52]	@ (8003744 <imuUpdateInfo+0x50>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	429a      	cmp	r2, r3
 8003712:	d310      	bcc.n	8003736 <imuUpdateInfo+0x42>
  {
    tTime = micros();
 8003714:	f7fe fd6c 	bl	80021f0 <micros>
 8003718:	4603      	mov	r3, r0
 800371a:	4a09      	ldr	r2, [pc, #36]	@ (8003740 <imuUpdateInfo+0x4c>)
 800371c:	6013      	str	r3, [r2, #0]

    imuComputeIMU();
 800371e:	f000 f815 	bl	800374c <imuComputeIMU>

    *p_info = imu_info;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a08      	ldr	r2, [pc, #32]	@ (8003748 <imuUpdateInfo+0x54>)
 8003726:	4618      	mov	r0, r3
 8003728:	4611      	mov	r1, r2
 800372a:	2348      	movs	r3, #72	@ 0x48
 800372c:	461a      	mov	r2, r3
 800372e:	f009 fed8 	bl	800d4e2 <memcpy>

    ret = true;
 8003732:	2301      	movs	r3, #1
 8003734:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003736:	7bfb      	ldrb	r3, [r7, #15]
}
 8003738:	4618      	mov	r0, r3
 800373a:	3710      	adds	r7, #16
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	20001214 	.word	0x20001214
 8003744:	2000119c 	.word	0x2000119c
 8003748:	200011a4 	.word	0x200011a4

0800374c <imuComputeIMU>:


#define FILTER_NUM    3

void imuComputeIMU( void )
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b088      	sub	sp, #32
 8003750:	af00      	add	r7, sp, #0
  static uint32_t prev_process_time = 0;
  static uint32_t cur_process_time = 0;
  static uint32_t process_time = 0;
  icm42670_info_t sensor_info;
  int16_t gyro_offset = 15;
 8003752:	230f      	movs	r3, #15
 8003754:	83fb      	strh	r3, [r7, #30]


  if (!icm42670GetInfo(&sensor_info))
 8003756:	1d3b      	adds	r3, r7, #4
 8003758:	4618      	mov	r0, r3
 800375a:	f001 fab7 	bl	8004ccc <icm42670GetInfo>
 800375e:	4603      	mov	r3, r0
 8003760:	f083 0301 	eor.w	r3, r3, #1
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	f040 8102 	bne.w	8003970 <imuComputeIMU+0x224>
  {
    return;
  }

  if (micros() - prev_process_time > 100*1000)
 800376c:	f7fe fd40 	bl	80021f0 <micros>
 8003770:	4602      	mov	r2, r0
 8003772:	4b81      	ldr	r3, [pc, #516]	@ (8003978 <imuComputeIMU+0x22c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	4a80      	ldr	r2, [pc, #512]	@ (800397c <imuComputeIMU+0x230>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d904      	bls.n	8003788 <imuComputeIMU+0x3c>
  {
    prev_process_time = micros();
 800377e:	f7fe fd37 	bl	80021f0 <micros>
 8003782:	4603      	mov	r3, r0
 8003784:	4a7c      	ldr	r2, [pc, #496]	@ (8003978 <imuComputeIMU+0x22c>)
 8003786:	6013      	str	r3, [r2, #0]
  }

  if (sensor_info.gyro_x > -gyro_offset && sensor_info.gyro_x < gyro_offset)
 8003788:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800378c:	461a      	mov	r2, r3
 800378e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003792:	425b      	negs	r3, r3
 8003794:	429a      	cmp	r2, r3
 8003796:	dd07      	ble.n	80037a8 <imuComputeIMU+0x5c>
 8003798:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800379c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	dd01      	ble.n	80037a8 <imuComputeIMU+0x5c>
    sensor_info.gyro_x = 0;
 80037a4:	2300      	movs	r3, #0
 80037a6:	817b      	strh	r3, [r7, #10]
  if (sensor_info.gyro_y > -gyro_offset && sensor_info.gyro_y < gyro_offset)
 80037a8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80037ac:	461a      	mov	r2, r3
 80037ae:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80037b2:	425b      	negs	r3, r3
 80037b4:	429a      	cmp	r2, r3
 80037b6:	dd07      	ble.n	80037c8 <imuComputeIMU+0x7c>
 80037b8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80037bc:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	dd01      	ble.n	80037c8 <imuComputeIMU+0x7c>
    sensor_info.gyro_y = 0;
 80037c4:	2300      	movs	r3, #0
 80037c6:	81bb      	strh	r3, [r7, #12]
  if (sensor_info.gyro_z > -gyro_offset && sensor_info.gyro_z < gyro_offset)
 80037c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037cc:	461a      	mov	r2, r3
 80037ce:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80037d2:	425b      	negs	r3, r3
 80037d4:	429a      	cmp	r2, r3
 80037d6:	dd07      	ble.n	80037e8 <imuComputeIMU+0x9c>
 80037d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037dc:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	dd01      	ble.n	80037e8 <imuComputeIMU+0x9c>
    sensor_info.gyro_z = 0;
 80037e4:	2300      	movs	r3, #0
 80037e6:	81fb      	strh	r3, [r7, #14]

  imu_info.ax = (float)sensor_info.acc_x*imu_info.a_res;
 80037e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80037ec:	ee07 3a90 	vmov	s15, r3
 80037f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037f4:	4b62      	ldr	r3, [pc, #392]	@ (8003980 <imuComputeIMU+0x234>)
 80037f6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80037fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037fe:	4b60      	ldr	r3, [pc, #384]	@ (8003980 <imuComputeIMU+0x234>)
 8003800:	edc3 7a04 	vstr	s15, [r3, #16]
  imu_info.ay = (float)sensor_info.acc_y*imu_info.a_res;
 8003804:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003808:	ee07 3a90 	vmov	s15, r3
 800380c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003810:	4b5b      	ldr	r3, [pc, #364]	@ (8003980 <imuComputeIMU+0x234>)
 8003812:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800381a:	4b59      	ldr	r3, [pc, #356]	@ (8003980 <imuComputeIMU+0x234>)
 800381c:	edc3 7a05 	vstr	s15, [r3, #20]
  imu_info.az = (float)sensor_info.acc_z*imu_info.a_res;
 8003820:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003824:	ee07 3a90 	vmov	s15, r3
 8003828:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800382c:	4b54      	ldr	r3, [pc, #336]	@ (8003980 <imuComputeIMU+0x234>)
 800382e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003836:	4b52      	ldr	r3, [pc, #328]	@ (8003980 <imuComputeIMU+0x234>)
 8003838:	edc3 7a06 	vstr	s15, [r3, #24]

  imu_info.gx = (float)sensor_info.gyro_x*imu_info.g_res;
 800383c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003840:	ee07 3a90 	vmov	s15, r3
 8003844:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003848:	4b4d      	ldr	r3, [pc, #308]	@ (8003980 <imuComputeIMU+0x234>)
 800384a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800384e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003852:	4b4b      	ldr	r3, [pc, #300]	@ (8003980 <imuComputeIMU+0x234>)
 8003854:	edc3 7a07 	vstr	s15, [r3, #28]
  imu_info.gy = (float)sensor_info.gyro_y*imu_info.g_res;
 8003858:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800385c:	ee07 3a90 	vmov	s15, r3
 8003860:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003864:	4b46      	ldr	r3, [pc, #280]	@ (8003980 <imuComputeIMU+0x234>)
 8003866:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800386a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800386e:	4b44      	ldr	r3, [pc, #272]	@ (8003980 <imuComputeIMU+0x234>)
 8003870:	edc3 7a08 	vstr	s15, [r3, #32]
  imu_info.gz = (float)sensor_info.gyro_z*imu_info.g_res;
 8003874:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003878:	ee07 3a90 	vmov	s15, r3
 800387c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003880:	4b3f      	ldr	r3, [pc, #252]	@ (8003980 <imuComputeIMU+0x234>)
 8003882:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800388a:	4b3d      	ldr	r3, [pc, #244]	@ (8003980 <imuComputeIMU+0x234>)
 800388c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

  imu_info.a_raw[0] = sensor_info.acc_x;
 8003890:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003894:	4b3a      	ldr	r3, [pc, #232]	@ (8003980 <imuComputeIMU+0x234>)
 8003896:	879a      	strh	r2, [r3, #60]	@ 0x3c
  imu_info.a_raw[1] = sensor_info.acc_y;
 8003898:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800389c:	4b38      	ldr	r3, [pc, #224]	@ (8003980 <imuComputeIMU+0x234>)
 800389e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  imu_info.a_raw[2] = sensor_info.acc_z;
 80038a0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80038a4:	4b36      	ldr	r3, [pc, #216]	@ (8003980 <imuComputeIMU+0x234>)
 80038a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  imu_info.g_raw[0] = sensor_info.gyro_x;
 80038aa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80038ae:	4b34      	ldr	r3, [pc, #208]	@ (8003980 <imuComputeIMU+0x234>)
 80038b0:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  imu_info.g_raw[1] = sensor_info.gyro_y;
 80038b4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80038b8:	4b31      	ldr	r3, [pc, #196]	@ (8003980 <imuComputeIMU+0x234>)
 80038ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  imu_info.g_raw[2] = sensor_info.gyro_z;
 80038be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80038c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003980 <imuComputeIMU+0x234>)
 80038c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  cur_process_time  = micros();
 80038c8:	f7fe fc92 	bl	80021f0 <micros>
 80038cc:	4603      	mov	r3, r0
 80038ce:	4a2d      	ldr	r2, [pc, #180]	@ (8003984 <imuComputeIMU+0x238>)
 80038d0:	6013      	str	r3, [r2, #0]
  process_time      = cur_process_time-prev_process_time;
 80038d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003984 <imuComputeIMU+0x238>)
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	4b28      	ldr	r3, [pc, #160]	@ (8003978 <imuComputeIMU+0x22c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003988 <imuComputeIMU+0x23c>)
 80038de:	6013      	str	r3, [r2, #0]
  prev_process_time = cur_process_time;
 80038e0:	4b28      	ldr	r3, [pc, #160]	@ (8003984 <imuComputeIMU+0x238>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a24      	ldr	r2, [pc, #144]	@ (8003978 <imuComputeIMU+0x22c>)
 80038e6:	6013      	str	r3, [r2, #0]

  madgwickSetFreqTime(process_time/1000000.0f);
 80038e8:	4b27      	ldr	r3, [pc, #156]	@ (8003988 <imuComputeIMU+0x23c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	ee07 3a90 	vmov	s15, r3
 80038f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038f4:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800398c <imuComputeIMU+0x240>
 80038f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80038fc:	eeb0 0a47 	vmov.f32	s0, s14
 8003900:	f001 fc10 	bl	8005124 <madgwickSetFreqTime>
  madgwickUpdate(imu_info.gx, imu_info.gy, imu_info.gz, imu_info.ax, imu_info.ay, imu_info.az);
 8003904:	4b1e      	ldr	r3, [pc, #120]	@ (8003980 <imuComputeIMU+0x234>)
 8003906:	edd3 7a07 	vldr	s15, [r3, #28]
 800390a:	4b1d      	ldr	r3, [pc, #116]	@ (8003980 <imuComputeIMU+0x234>)
 800390c:	ed93 7a08 	vldr	s14, [r3, #32]
 8003910:	4b1b      	ldr	r3, [pc, #108]	@ (8003980 <imuComputeIMU+0x234>)
 8003912:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8003916:	4b1a      	ldr	r3, [pc, #104]	@ (8003980 <imuComputeIMU+0x234>)
 8003918:	ed93 6a04 	vldr	s12, [r3, #16]
 800391c:	4b18      	ldr	r3, [pc, #96]	@ (8003980 <imuComputeIMU+0x234>)
 800391e:	edd3 5a05 	vldr	s11, [r3, #20]
 8003922:	4b17      	ldr	r3, [pc, #92]	@ (8003980 <imuComputeIMU+0x234>)
 8003924:	ed93 5a06 	vldr	s10, [r3, #24]
 8003928:	eef0 2a45 	vmov.f32	s5, s10
 800392c:	eeb0 2a65 	vmov.f32	s4, s11
 8003930:	eef0 1a46 	vmov.f32	s3, s12
 8003934:	eeb0 1a66 	vmov.f32	s2, s13
 8003938:	eef0 0a47 	vmov.f32	s1, s14
 800393c:	eeb0 0a67 	vmov.f32	s0, s15
 8003940:	f001 fc00 	bl	8005144 <madgwickUpdate>
  madgwickGetInfo(&filter_info);
 8003944:	4812      	ldr	r0, [pc, #72]	@ (8003990 <imuComputeIMU+0x244>)
 8003946:	f001 ff45 	bl	80057d4 <madgwickGetInfo>

  imu_info.roll  = filter_info.deg_roll;
 800394a:	4b11      	ldr	r3, [pc, #68]	@ (8003990 <imuComputeIMU+0x244>)
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	4a0c      	ldr	r2, [pc, #48]	@ (8003980 <imuComputeIMU+0x234>)
 8003950:	62d3      	str	r3, [r2, #44]	@ 0x2c
  imu_info.pitch = filter_info.deg_pitch;
 8003952:	4b0f      	ldr	r3, [pc, #60]	@ (8003990 <imuComputeIMU+0x244>)
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	4a0a      	ldr	r2, [pc, #40]	@ (8003980 <imuComputeIMU+0x234>)
 8003958:	6293      	str	r3, [r2, #40]	@ 0x28
  imu_info.yaw   = filter_info.deg_yaw - 180;
 800395a:	4b0d      	ldr	r3, [pc, #52]	@ (8003990 <imuComputeIMU+0x244>)
 800395c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003960:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003994 <imuComputeIMU+0x248>
 8003964:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003968:	4b05      	ldr	r3, [pc, #20]	@ (8003980 <imuComputeIMU+0x234>)
 800396a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 800396e:	e000      	b.n	8003972 <imuComputeIMU+0x226>
    return;
 8003970:	bf00      	nop
}
 8003972:	3720      	adds	r7, #32
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20001218 	.word	0x20001218
 800397c:	000186a0 	.word	0x000186a0
 8003980:	200011a4 	.word	0x200011a4
 8003984:	2000121c 	.word	0x2000121c
 8003988:	20001220 	.word	0x20001220
 800398c:	49742400 	.word	0x49742400
 8003990:	200011ec 	.word	0x200011ec
 8003994:	43340000 	.word	0x43340000

08003998 <cliCmd>:


#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 8003998:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800399c:	b094      	sub	sp, #80	@ 0x50
 800399e:	af04      	add	r7, sp, #16
 80039a0:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80039a2:	2300      	movs	r3, #0
 80039a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f


  if (args->argc == 1 && args->isStr(0, "info"))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	881b      	ldrh	r3, [r3, #0]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d110      	bne.n	80039d2 <cliCmd+0x3a>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	4970      	ldr	r1, [pc, #448]	@ (8003b78 <cliCmd+0x1e0>)
 80039b6:	2000      	movs	r0, #0
 80039b8:	4798      	blx	r3
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d008      	beq.n	80039d2 <cliCmd+0x3a>
  {
    cliPrintf("imu init : %d\n", is_init);
 80039c0:	4b6e      	ldr	r3, [pc, #440]	@ (8003b7c <cliCmd+0x1e4>)
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	4619      	mov	r1, r3
 80039c6:	486e      	ldr	r0, [pc, #440]	@ (8003b80 <cliCmd+0x1e8>)
 80039c8:	f7fe f8ca 	bl	8001b60 <cliPrintf>
    ret = true;
 80039cc:	2301      	movs	r3, #1
 80039ce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  if (args->argc == 1 && args->isStr(0, "acc"))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	881b      	ldrh	r3, [r3, #0]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d128      	bne.n	8003a2c <cliCmd+0x94>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	4969      	ldr	r1, [pc, #420]	@ (8003b84 <cliCmd+0x1ec>)
 80039e0:	2000      	movs	r0, #0
 80039e2:	4798      	blx	r3
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d020      	beq.n	8003a2c <cliCmd+0x94>
  {
    while (cliKeepLoop())
 80039ea:	e017      	b.n	8003a1c <cliCmd+0x84>
    {        
      if (imuUpdateInfo(&imu_info))
 80039ec:	4866      	ldr	r0, [pc, #408]	@ (8003b88 <cliCmd+0x1f0>)
 80039ee:	f7ff fe81 	bl	80036f4 <imuUpdateInfo>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d011      	beq.n	8003a1c <cliCmd+0x84>
      {
        int x, y, z;

        x = imu_info.a_raw[0];
 80039f8:	4b63      	ldr	r3, [pc, #396]	@ (8003b88 <cliCmd+0x1f0>)
 80039fa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80039fe:	62bb      	str	r3, [r7, #40]	@ 0x28
        y = imu_info.a_raw[1];
 8003a00:	4b61      	ldr	r3, [pc, #388]	@ (8003b88 <cliCmd+0x1f0>)
 8003a02:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8003a06:	627b      	str	r3, [r7, #36]	@ 0x24
        z = imu_info.a_raw[2];
 8003a08:	4b5f      	ldr	r3, [pc, #380]	@ (8003b88 <cliCmd+0x1f0>)
 8003a0a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8003a0e:	623b      	str	r3, [r7, #32]
     
        cliPrintf("ax: %-6d ay: %-6d az: %-6d\n ", x, y, z);
 8003a10:	6a3b      	ldr	r3, [r7, #32]
 8003a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a16:	485d      	ldr	r0, [pc, #372]	@ (8003b8c <cliCmd+0x1f4>)
 8003a18:	f7fe f8a2 	bl	8001b60 <cliPrintf>
    while (cliKeepLoop())
 8003a1c:	f7fe f99a 	bl	8001d54 <cliKeepLoop>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1e2      	bne.n	80039ec <cliCmd+0x54>
      }
    }
    ret = true;
 8003a26:	2301      	movs	r3, #1
 8003a28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  if (args->argc == 1 && args->isStr(0, "gyro"))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	881b      	ldrh	r3, [r3, #0]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d128      	bne.n	8003a86 <cliCmd+0xee>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	4955      	ldr	r1, [pc, #340]	@ (8003b90 <cliCmd+0x1f8>)
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	4798      	blx	r3
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d020      	beq.n	8003a86 <cliCmd+0xee>
  {
    while (cliKeepLoop())
 8003a44:	e017      	b.n	8003a76 <cliCmd+0xde>
    {        
      if (imuUpdateInfo(&imu_info))
 8003a46:	4850      	ldr	r0, [pc, #320]	@ (8003b88 <cliCmd+0x1f0>)
 8003a48:	f7ff fe54 	bl	80036f4 <imuUpdateInfo>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d011      	beq.n	8003a76 <cliCmd+0xde>
      {
        int x, y, z;

        x = imu_info.g_raw[0];
 8003a52:	4b4d      	ldr	r3, [pc, #308]	@ (8003b88 <cliCmd+0x1f0>)
 8003a54:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8003a58:	61fb      	str	r3, [r7, #28]
        y = imu_info.g_raw[1];
 8003a5a:	4b4b      	ldr	r3, [pc, #300]	@ (8003b88 <cliCmd+0x1f0>)
 8003a5c:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8003a60:	61bb      	str	r3, [r7, #24]
        z = imu_info.g_raw[2];
 8003a62:	4b49      	ldr	r3, [pc, #292]	@ (8003b88 <cliCmd+0x1f0>)
 8003a64:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8003a68:	617b      	str	r3, [r7, #20]
     
        cliPrintf("gx: %-6d gy: %-6d gz: %-6d\n ", x, y, z);
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	69f9      	ldr	r1, [r7, #28]
 8003a70:	4848      	ldr	r0, [pc, #288]	@ (8003b94 <cliCmd+0x1fc>)
 8003a72:	f7fe f875 	bl	8001b60 <cliPrintf>
    while (cliKeepLoop())
 8003a76:	f7fe f96d 	bl	8001d54 <cliKeepLoop>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1e2      	bne.n	8003a46 <cliCmd+0xae>
      }
    }
    ret = true;
 8003a80:	2301      	movs	r3, #1
 8003a82:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  if (args->argc == 1 && args->isStr(0, "show"))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	881b      	ldrh	r3, [r3, #0]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d158      	bne.n	8003b40 <cliCmd+0x1a8>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	4941      	ldr	r1, [pc, #260]	@ (8003b98 <cliCmd+0x200>)
 8003a94:	2000      	movs	r0, #0
 8003a96:	4798      	blx	r3
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d050      	beq.n	8003b40 <cliCmd+0x1a8>
  {
    uint32_t data_count = 0;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t data_rate = 0;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t pre_count = 0;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t pre_time = millis();
 8003aaa:	f7fe fb99 	bl	80021e0 <millis>
 8003aae:	62f8      	str	r0, [r7, #44]	@ 0x2c


    pre_time = millis();
 8003ab0:	f7fe fb96 	bl	80021e0 <millis>
 8003ab4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    while (cliKeepLoop())
 8003ab6:	e03b      	b.n	8003b30 <cliCmd+0x198>
    {        
      if (imuUpdateInfo(&imu_info))
 8003ab8:	4833      	ldr	r0, [pc, #204]	@ (8003b88 <cliCmd+0x1f0>)
 8003aba:	f7ff fe1b 	bl	80036f4 <imuUpdateInfo>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d024      	beq.n	8003b0e <cliCmd+0x176>
      {
        float r, p, y;

        r = imu_info.roll * 1;
 8003ac4:	4b30      	ldr	r3, [pc, #192]	@ (8003b88 <cliCmd+0x1f0>)
 8003ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac8:	613b      	str	r3, [r7, #16]
        p = imu_info.pitch * 1;
 8003aca:	4b2f      	ldr	r3, [pc, #188]	@ (8003b88 <cliCmd+0x1f0>)
 8003acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ace:	60fb      	str	r3, [r7, #12]
        y = imu_info.yaw * 1;
 8003ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8003b88 <cliCmd+0x1f0>)
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad4:	60bb      	str	r3, [r7, #8]

        data_count++;
 8003ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad8:	3301      	adds	r3, #1
 8003ada:	63bb      	str	r3, [r7, #56]	@ 0x38

        cliPrintf("%d\t Roll: %3.2f\t Pitch: %3.2f\t Yaw: %f3.2\n ", data_rate, r, p, y);
 8003adc:	6938      	ldr	r0, [r7, #16]
 8003ade:	f7fc fd6b 	bl	80005b8 <__aeabi_f2d>
 8003ae2:	4680      	mov	r8, r0
 8003ae4:	4689      	mov	r9, r1
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f7fc fd66 	bl	80005b8 <__aeabi_f2d>
 8003aec:	4604      	mov	r4, r0
 8003aee:	460d      	mov	r5, r1
 8003af0:	68b8      	ldr	r0, [r7, #8]
 8003af2:	f7fc fd61 	bl	80005b8 <__aeabi_f2d>
 8003af6:	4602      	mov	r2, r0
 8003af8:	460b      	mov	r3, r1
 8003afa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003afe:	e9cd 4500 	strd	r4, r5, [sp]
 8003b02:	4642      	mov	r2, r8
 8003b04:	464b      	mov	r3, r9
 8003b06:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003b08:	4824      	ldr	r0, [pc, #144]	@ (8003b9c <cliCmd+0x204>)
 8003b0a:	f7fe f829 	bl	8001b60 <cliPrintf>
      }

      if (millis() - pre_time >= 1000)
 8003b0e:	f7fe fb67 	bl	80021e0 <millis>
 8003b12:	4602      	mov	r2, r0
 8003b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b1c:	d308      	bcc.n	8003b30 <cliCmd+0x198>
      {
        pre_time  = millis();
 8003b1e:	f7fe fb5f 	bl	80021e0 <millis>
 8003b22:	62f8      	str	r0, [r7, #44]	@ 0x2c
        data_rate = data_count - pre_count;
 8003b24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	637b      	str	r3, [r7, #52]	@ 0x34
        pre_count = data_count;
 8003b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b2e:	633b      	str	r3, [r7, #48]	@ 0x30
    while (cliKeepLoop())
 8003b30:	f7fe f910 	bl	8001d54 <cliKeepLoop>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1be      	bne.n	8003ab8 <cliCmd+0x120>
      }
    }
    
    ret = true;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }


  if (ret == false)
 8003b40:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003b44:	f083 0301 	eor.w	r3, r3, #1
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d00e      	beq.n	8003b6c <cliCmd+0x1d4>
  {
    cliPrintf( "imu info\n");
 8003b4e:	4814      	ldr	r0, [pc, #80]	@ (8003ba0 <cliCmd+0x208>)
 8003b50:	f7fe f806 	bl	8001b60 <cliPrintf>
    cliPrintf( "imu acc\n");
 8003b54:	4813      	ldr	r0, [pc, #76]	@ (8003ba4 <cliCmd+0x20c>)
 8003b56:	f7fe f803 	bl	8001b60 <cliPrintf>
    cliPrintf( "imu gyro\n");
 8003b5a:	4813      	ldr	r0, [pc, #76]	@ (8003ba8 <cliCmd+0x210>)
 8003b5c:	f7fe f800 	bl	8001b60 <cliPrintf>
    cliPrintf( "imu show\n");
 8003b60:	4812      	ldr	r0, [pc, #72]	@ (8003bac <cliCmd+0x214>)
 8003b62:	f7fd fffd 	bl	8001b60 <cliPrintf>
    cliPrintf( "imu graph\n");
 8003b66:	4812      	ldr	r0, [pc, #72]	@ (8003bb0 <cliCmd+0x218>)
 8003b68:	f7fd fffa 	bl	8001b60 <cliPrintf>
  }
}
 8003b6c:	bf00      	nop
 8003b6e:	3740      	adds	r7, #64	@ 0x40
 8003b70:	46bd      	mov	sp, r7
 8003b72:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003b76:	bf00      	nop
 8003b78:	08010878 	.word	0x08010878
 8003b7c:	200011a0 	.word	0x200011a0
 8003b80:	08010880 	.word	0x08010880
 8003b84:	08010890 	.word	0x08010890
 8003b88:	200011a4 	.word	0x200011a4
 8003b8c:	08010894 	.word	0x08010894
 8003b90:	080108b4 	.word	0x080108b4
 8003b94:	080108bc 	.word	0x080108bc
 8003b98:	080108dc 	.word	0x080108dc
 8003b9c:	080108e4 	.word	0x080108e4
 8003ba0:	08010910 	.word	0x08010910
 8003ba4:	0801091c 	.word	0x0801091c
 8003ba8:	08010928 	.word	0x08010928
 8003bac:	08010934 	.word	0x08010934
 8003bb0:	08010940 	.word	0x08010940

08003bb4 <ledInit>:
};



bool ledInit(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0

  for (int i=0; i<LED_MAX_CH; i++)
 8003bba:	2300      	movs	r3, #0
 8003bbc:	607b      	str	r3, [r7, #4]
 8003bbe:	e007      	b.n	8003bd0 <ledInit+0x1c>
  {
    ledOff(i);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 f80b 	bl	8003be0 <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	607b      	str	r3, [r7, #4]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	ddf4      	ble.n	8003bc0 <ledInit+0xc>
  }

  return true;
 8003bd6:	2301      	movs	r3, #1
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3708      	adds	r7, #8
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	4603      	mov	r3, r0
 8003be8:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8003bea:	79fb      	ldrb	r3, [r7, #7]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d111      	bne.n	8003c14 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8003bf0:	79fb      	ldrb	r3, [r7, #7]
 8003bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8003c1c <ledOff+0x3c>)
 8003bf4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003bf8:	79fb      	ldrb	r3, [r7, #7]
 8003bfa:	4a08      	ldr	r2, [pc, #32]	@ (8003c1c <ledOff+0x3c>)
 8003bfc:	00db      	lsls	r3, r3, #3
 8003bfe:	4413      	add	r3, r2
 8003c00:	8899      	ldrh	r1, [r3, #4]
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	4a05      	ldr	r2, [pc, #20]	@ (8003c1c <ledOff+0x3c>)
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	4413      	add	r3, r2
 8003c0a:	79db      	ldrb	r3, [r3, #7]
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	f003 fced 	bl	80075ec <HAL_GPIO_WritePin>
 8003c12:	e000      	b.n	8003c16 <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 8003c14:	bf00      	nop
}
 8003c16:	3708      	adds	r7, #8
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	2000004c 	.word	0x2000004c

08003c20 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	4603      	mov	r3, r0
 8003c28:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10d      	bne.n	8003c4c <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8003c30:	79fb      	ldrb	r3, [r7, #7]
 8003c32:	4a08      	ldr	r2, [pc, #32]	@ (8003c54 <ledToggle+0x34>)
 8003c34:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8003c38:	79fb      	ldrb	r3, [r7, #7]
 8003c3a:	4906      	ldr	r1, [pc, #24]	@ (8003c54 <ledToggle+0x34>)
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	440b      	add	r3, r1
 8003c40:	889b      	ldrh	r3, [r3, #4]
 8003c42:	4619      	mov	r1, r3
 8003c44:	4610      	mov	r0, r2
 8003c46:	f003 fce9 	bl	800761c <HAL_GPIO_TogglePin>
 8003c4a:	e000      	b.n	8003c4e <ledToggle+0x2e>
  if (ch >= LED_MAX_CH) return;
 8003c4c:	bf00      	nop
}
 8003c4e:	3708      	adds	r7, #8
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	2000004c 	.word	0x2000004c

08003c58 <logInit>:
static void cliCmd(cli_args_t *args);
#endif


bool logInit(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
#ifdef _USE_HW_RTOS
  mutex_lock = xSemaphoreCreateMutex();
#endif

  log_buf_boot.line_index     = 0;
 8003c5c:	4b14      	ldr	r3, [pc, #80]	@ (8003cb0 <logInit+0x58>)
 8003c5e:	2200      	movs	r2, #0
 8003c60:	801a      	strh	r2, [r3, #0]
  log_buf_boot.buf_length     = 0;
 8003c62:	4b13      	ldr	r3, [pc, #76]	@ (8003cb0 <logInit+0x58>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	805a      	strh	r2, [r3, #2]
  log_buf_boot.buf_length_max = LOG_BOOT_BUF_MAX;
 8003c68:	4b11      	ldr	r3, [pc, #68]	@ (8003cb0 <logInit+0x58>)
 8003c6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c6e:	809a      	strh	r2, [r3, #4]
  log_buf_boot.buf_index      = 0;
 8003c70:	4b0f      	ldr	r3, [pc, #60]	@ (8003cb0 <logInit+0x58>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	80da      	strh	r2, [r3, #6]
  log_buf_boot.buf            = buf_boot;
 8003c76:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb0 <logInit+0x58>)
 8003c78:	4a0e      	ldr	r2, [pc, #56]	@ (8003cb4 <logInit+0x5c>)
 8003c7a:	609a      	str	r2, [r3, #8]

  log_buf_list.line_index     = 0;
 8003c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <logInit+0x60>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	801a      	strh	r2, [r3, #0]
  log_buf_list.buf_length     = 0;
 8003c82:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb8 <logInit+0x60>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	805a      	strh	r2, [r3, #2]
  log_buf_list.buf_length_max = LOG_LIST_BUF_MAX;
 8003c88:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb8 <logInit+0x60>)
 8003c8a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c8e:	809a      	strh	r2, [r3, #4]
  log_buf_list.buf_index      = 0;
 8003c90:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <logInit+0x60>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	80da      	strh	r2, [r3, #6]
  log_buf_list.buf            = buf_list;
 8003c96:	4b08      	ldr	r3, [pc, #32]	@ (8003cb8 <logInit+0x60>)
 8003c98:	4a08      	ldr	r2, [pc, #32]	@ (8003cbc <logInit+0x64>)
 8003c9a:	609a      	str	r2, [r3, #8]

  is_init = true;
 8003c9c:	4b08      	ldr	r3, [pc, #32]	@ (8003cc0 <logInit+0x68>)
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	701a      	strb	r2, [r3, #0]

#ifdef _USE_HW_CLI
  cliAdd("log", cliCmd);
 8003ca2:	4908      	ldr	r1, [pc, #32]	@ (8003cc4 <logInit+0x6c>)
 8003ca4:	4808      	ldr	r0, [pc, #32]	@ (8003cc8 <logInit+0x70>)
 8003ca6:	f7fe f86b 	bl	8001d80 <cliAdd>
#endif

  return true;
 8003caa:	2301      	movs	r3, #1
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	20001224 	.word	0x20001224
 8003cb4:	2000123c 	.word	0x2000123c
 8003cb8:	20001230 	.word	0x20001230
 8003cbc:	20001a3c 	.word	0x20001a3c
 8003cc0:	20002a3c 	.word	0x20002a3c
 8003cc4:	08003e99 	.word	0x08003e99
 8003cc8:	0801094c 	.word	0x0801094c

08003ccc <logBoot>:
{
  is_enable = false;
}

void logBoot(uint8_t enable)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	71fb      	strb	r3, [r7, #7]
  is_boot_log = enable;
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	bf14      	ite	ne
 8003cdc:	2301      	movne	r3, #1
 8003cde:	2300      	moveq	r3, #0
 8003ce0:	b2da      	uxtb	r2, r3
 8003ce2:	4b04      	ldr	r3, [pc, #16]	@ (8003cf4 <logBoot+0x28>)
 8003ce4:	701a      	strb	r2, [r3, #0]
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	20000054 	.word	0x20000054

08003cf8 <logOpen>:

bool logOpen(uint8_t ch, uint32_t baud)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	6039      	str	r1, [r7, #0]
 8003d02:	71fb      	strb	r3, [r7, #7]
  log_ch   = ch;
 8003d04:	4a0a      	ldr	r2, [pc, #40]	@ (8003d30 <logOpen+0x38>)
 8003d06:	79fb      	ldrb	r3, [r7, #7]
 8003d08:	7013      	strb	r3, [r2, #0]
  log_baud = baud;
 8003d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d34 <logOpen+0x3c>)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	6013      	str	r3, [r2, #0]

  is_open = uartOpen(ch, baud);
 8003d10:	79fb      	ldrb	r3, [r7, #7]
 8003d12:	6839      	ldr	r1, [r7, #0]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 faef 	bl	80042f8 <uartOpen>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	4b06      	ldr	r3, [pc, #24]	@ (8003d38 <logOpen+0x40>)
 8003d20:	701a      	strb	r2, [r3, #0]

  return is_open;
 8003d22:	4b05      	ldr	r3, [pc, #20]	@ (8003d38 <logOpen+0x40>)
 8003d24:	781b      	ldrb	r3, [r3, #0]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	20002a3e 	.word	0x20002a3e
 8003d34:	20000058 	.word	0x20000058
 8003d38:	20002a3d 	.word	0x20002a3d

08003d3c <logBufPrintf>:

bool logBufPrintf(log_buf_t *p_log, char *p_data, uint32_t length)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b08a      	sub	sp, #40	@ 0x28
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  uint32_t buf_last;
  uint8_t *p_buf;
  int buf_len;


  buf_last = p_log->buf_index + length + 8;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	88db      	ldrh	r3, [r3, #6]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4413      	add	r3, r2
 8003d52:	3308      	adds	r3, #8
 8003d54:	61fb      	str	r3, [r7, #28]
  if (buf_last > p_log->buf_length_max)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	889b      	ldrh	r3, [r3, #4]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d911      	bls.n	8003d86 <logBufPrintf+0x4a>
  {
    p_log->buf_index = 0;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	80da      	strh	r2, [r3, #6]
    buf_last = p_log->buf_index + length + 8;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	88db      	ldrh	r3, [r3, #6]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4413      	add	r3, r2
 8003d72:	3308      	adds	r3, #8
 8003d74:	61fb      	str	r3, [r7, #28]

    if (buf_last > p_log->buf_length_max)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	889b      	ldrh	r3, [r3, #4]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d901      	bls.n	8003d86 <logBufPrintf+0x4a>
    {
      return false;
 8003d82:	2300      	movs	r3, #0
 8003d84:	e033      	b.n	8003dee <logBufPrintf+0xb2>
    }
  }

  p_buf = &p_log->buf[p_log->buf_index];
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	88d2      	ldrh	r2, [r2, #6]
 8003d8e:	4413      	add	r3, r2
 8003d90:	61bb      	str	r3, [r7, #24]

  buf_len = snprintf((char *)p_buf, length + 8, "%04X\t%s", p_log->line_index, p_data);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f103 0108 	add.w	r1, r3, #8
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	881b      	ldrh	r3, [r3, #0]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	4613      	mov	r3, r2
 8003da4:	4a14      	ldr	r2, [pc, #80]	@ (8003df8 <logBufPrintf+0xbc>)
 8003da6:	69b8      	ldr	r0, [r7, #24]
 8003da8:	f009 fa26 	bl	800d1f8 <sniprintf>
 8003dac:	6178      	str	r0, [r7, #20]
  p_log->line_index++;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	3301      	adds	r3, #1
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	801a      	strh	r2, [r3, #0]
  p_log->buf_index += buf_len;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	88da      	ldrh	r2, [r3, #6]
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	4413      	add	r3, r2
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	80da      	strh	r2, [r3, #6]


  if (buf_len + p_log->buf_length <= p_log->buf_length_max)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	885b      	ldrh	r3, [r3, #2]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	8892      	ldrh	r2, [r2, #4]
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	dc07      	bgt.n	8003dec <logBufPrintf+0xb0>
  {
    p_log->buf_length += buf_len;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	885a      	ldrh	r2, [r3, #2]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	4413      	add	r3, r2
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	805a      	strh	r2, [r3, #2]
  }

  return true;
 8003dec:	2301      	movs	r3, #1
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3720      	adds	r7, #32
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	08010950 	.word	0x08010950

08003dfc <logPrintf>:

void logPrintf(const char *fmt, ...)
{
 8003dfc:	b40f      	push	{r0, r1, r2, r3}
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b082      	sub	sp, #8
 8003e02:	af00      	add	r7, sp, #0
#endif

  va_list args;
  int len;

  if (is_init != true) return;
 8003e04:	4b1c      	ldr	r3, [pc, #112]	@ (8003e78 <logPrintf+0x7c>)
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	f083 0301 	eor.w	r3, r3, #1
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d12a      	bne.n	8003e68 <logPrintf+0x6c>


  va_start(args, fmt);
 8003e12:	f107 0314 	add.w	r3, r7, #20
 8003e16:	603b      	str	r3, [r7, #0]
  len = vsnprintf(print_buf, 256, fmt, args);
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e20:	4816      	ldr	r0, [pc, #88]	@ (8003e7c <logPrintf+0x80>)
 8003e22:	f009 fa8b 	bl	800d33c <vsniprintf>
 8003e26:	6078      	str	r0, [r7, #4]

  if (is_open == true && is_enable == true)
 8003e28:	4b15      	ldr	r3, [pc, #84]	@ (8003e80 <logPrintf+0x84>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00a      	beq.n	8003e46 <logPrintf+0x4a>
 8003e30:	4b14      	ldr	r3, [pc, #80]	@ (8003e84 <logPrintf+0x88>)
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d006      	beq.n	8003e46 <logPrintf+0x4a>
  {
    uartWrite(log_ch, (uint8_t *)print_buf, len);
 8003e38:	4b13      	ldr	r3, [pc, #76]	@ (8003e88 <logPrintf+0x8c>)
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	490f      	ldr	r1, [pc, #60]	@ (8003e7c <logPrintf+0x80>)
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fcbf 	bl	80047c4 <uartWrite>
  }

  if (is_boot_log)
 8003e46:	4b11      	ldr	r3, [pc, #68]	@ (8003e8c <logPrintf+0x90>)
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d005      	beq.n	8003e5a <logPrintf+0x5e>
  {
    logBufPrintf(&log_buf_boot, print_buf, len);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	461a      	mov	r2, r3
 8003e52:	490a      	ldr	r1, [pc, #40]	@ (8003e7c <logPrintf+0x80>)
 8003e54:	480e      	ldr	r0, [pc, #56]	@ (8003e90 <logPrintf+0x94>)
 8003e56:	f7ff ff71 	bl	8003d3c <logBufPrintf>
  }
  logBufPrintf(&log_buf_list, print_buf, len);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	4907      	ldr	r1, [pc, #28]	@ (8003e7c <logPrintf+0x80>)
 8003e60:	480c      	ldr	r0, [pc, #48]	@ (8003e94 <logPrintf+0x98>)
 8003e62:	f7ff ff6b 	bl	8003d3c <logBufPrintf>
 8003e66:	e000      	b.n	8003e6a <logPrintf+0x6e>
  if (is_init != true) return;
 8003e68:	bf00      	nop
  va_end(args);

#ifdef _USE_HW_RTOS
  unLock();
#endif
}
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e72:	b004      	add	sp, #16
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	20002a3c 	.word	0x20002a3c
 8003e7c:	20002a40 	.word	0x20002a40
 8003e80:	20002a3d 	.word	0x20002a3d
 8003e84:	20000055 	.word	0x20000055
 8003e88:	20002a3e 	.word	0x20002a3e
 8003e8c:	20000054 	.word	0x20000054
 8003e90:	20001224 	.word	0x20001224
 8003e94:	20001230 	.word	0x20001230

08003e98 <cliCmd>:


#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b088      	sub	sp, #32
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	77fb      	strb	r3, [r7, #31]

  if (args->argc == 1 && args->isStr(0, "info"))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	881b      	ldrh	r3, [r3, #0]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d124      	bne.n	8003ef6 <cliCmd+0x5e>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	494c      	ldr	r1, [pc, #304]	@ (8003fe4 <cliCmd+0x14c>)
 8003eb2:	2000      	movs	r0, #0
 8003eb4:	4798      	blx	r3
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d01c      	beq.n	8003ef6 <cliCmd+0x5e>
  {
    cliPrintf("boot.line_index %d\n", log_buf_boot.line_index);
 8003ebc:	4b4a      	ldr	r3, [pc, #296]	@ (8003fe8 <cliCmd+0x150>)
 8003ebe:	881b      	ldrh	r3, [r3, #0]
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	484a      	ldr	r0, [pc, #296]	@ (8003fec <cliCmd+0x154>)
 8003ec4:	f7fd fe4c 	bl	8001b60 <cliPrintf>
    cliPrintf("boot.buf_length %d\n", log_buf_boot.buf_length);
 8003ec8:	4b47      	ldr	r3, [pc, #284]	@ (8003fe8 <cliCmd+0x150>)
 8003eca:	885b      	ldrh	r3, [r3, #2]
 8003ecc:	4619      	mov	r1, r3
 8003ece:	4848      	ldr	r0, [pc, #288]	@ (8003ff0 <cliCmd+0x158>)
 8003ed0:	f7fd fe46 	bl	8001b60 <cliPrintf>
    cliPrintf("\n");
 8003ed4:	4847      	ldr	r0, [pc, #284]	@ (8003ff4 <cliCmd+0x15c>)
 8003ed6:	f7fd fe43 	bl	8001b60 <cliPrintf>
    cliPrintf("list.line_index %d\n", log_buf_list.line_index);
 8003eda:	4b47      	ldr	r3, [pc, #284]	@ (8003ff8 <cliCmd+0x160>)
 8003edc:	881b      	ldrh	r3, [r3, #0]
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4846      	ldr	r0, [pc, #280]	@ (8003ffc <cliCmd+0x164>)
 8003ee2:	f7fd fe3d 	bl	8001b60 <cliPrintf>
    cliPrintf("list.buf_length %d\n", log_buf_list.buf_length);
 8003ee6:	4b44      	ldr	r3, [pc, #272]	@ (8003ff8 <cliCmd+0x160>)
 8003ee8:	885b      	ldrh	r3, [r3, #2]
 8003eea:	4619      	mov	r1, r3
 8003eec:	4844      	ldr	r0, [pc, #272]	@ (8004000 <cliCmd+0x168>)
 8003eee:	f7fd fe37 	bl	8001b60 <cliPrintf>

    ret = true;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "boot"))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	881b      	ldrh	r3, [r3, #0]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d12d      	bne.n	8003f5a <cliCmd+0xc2>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	4940      	ldr	r1, [pc, #256]	@ (8004004 <cliCmd+0x16c>)
 8003f04:	2000      	movs	r0, #0
 8003f06:	4798      	blx	r3
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d025      	beq.n	8003f5a <cliCmd+0xc2>
  {
    uint32_t index = 0;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	61bb      	str	r3, [r7, #24]

    while(cliKeepLoop())
 8003f12:	e019      	b.n	8003f48 <cliCmd+0xb0>
    {
      uint32_t buf_len;

      buf_len = log_buf_boot.buf_length - index;
 8003f14:	4b34      	ldr	r3, [pc, #208]	@ (8003fe8 <cliCmd+0x150>)
 8003f16:	885b      	ldrh	r3, [r3, #2]
 8003f18:	461a      	mov	r2, r3
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	617b      	str	r3, [r7, #20]
      if (buf_len == 0)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d016      	beq.n	8003f54 <cliCmd+0xbc>
      {
        break;
      }
      if (buf_len > 64)
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	2b40      	cmp	r3, #64	@ 0x40
 8003f2a:	d901      	bls.n	8003f30 <cliCmd+0x98>
      {
        buf_len = 64;
 8003f2c:	2340      	movs	r3, #64	@ 0x40
 8003f2e:	617b      	str	r3, [r7, #20]

      #ifdef _USE_HW_RTOS
      lock();
      #endif

      cliWrite((uint8_t *)&log_buf_boot.buf[index], buf_len);
 8003f30:	4b2d      	ldr	r3, [pc, #180]	@ (8003fe8 <cliCmd+0x150>)
 8003f32:	689a      	ldr	r2, [r3, #8]
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	4413      	add	r3, r2
 8003f38:	6979      	ldr	r1, [r7, #20]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fd fa0a 	bl	8001354 <cliWrite>
      index += buf_len;
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	4413      	add	r3, r2
 8003f46:	61bb      	str	r3, [r7, #24]
    while(cliKeepLoop())
 8003f48:	f7fd ff04 	bl	8001d54 <cliKeepLoop>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1e0      	bne.n	8003f14 <cliCmd+0x7c>
 8003f52:	e000      	b.n	8003f56 <cliCmd+0xbe>
        break;
 8003f54:	bf00      	nop

      #ifdef _USE_HW_RTOS
      unLock();
      #endif
    }
    ret = true;
 8003f56:	2301      	movs	r3, #1
 8003f58:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 1 && args->isStr(0, "list"))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	881b      	ldrh	r3, [r3, #0]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d12d      	bne.n	8003fbe <cliCmd+0x126>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	4928      	ldr	r1, [pc, #160]	@ (8004008 <cliCmd+0x170>)
 8003f68:	2000      	movs	r0, #0
 8003f6a:	4798      	blx	r3
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d025      	beq.n	8003fbe <cliCmd+0x126>
  {
    uint32_t index = 0;
 8003f72:	2300      	movs	r3, #0
 8003f74:	613b      	str	r3, [r7, #16]

    while(cliKeepLoop())
 8003f76:	e019      	b.n	8003fac <cliCmd+0x114>
    {
      uint32_t buf_len;

      buf_len = log_buf_list.buf_length - index;
 8003f78:	4b1f      	ldr	r3, [pc, #124]	@ (8003ff8 <cliCmd+0x160>)
 8003f7a:	885b      	ldrh	r3, [r3, #2]
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	60fb      	str	r3, [r7, #12]
      if (buf_len == 0)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d016      	beq.n	8003fb8 <cliCmd+0x120>
      {
        break;
      }
      if (buf_len > 64)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2b40      	cmp	r3, #64	@ 0x40
 8003f8e:	d901      	bls.n	8003f94 <cliCmd+0xfc>
      {
        buf_len = 64;
 8003f90:	2340      	movs	r3, #64	@ 0x40
 8003f92:	60fb      	str	r3, [r7, #12]

      #ifdef _USE_HW_RTOS
      lock();
      #endif

      cliWrite((uint8_t *)&log_buf_list.buf[index], buf_len);
 8003f94:	4b18      	ldr	r3, [pc, #96]	@ (8003ff8 <cliCmd+0x160>)
 8003f96:	689a      	ldr	r2, [r3, #8]
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	68f9      	ldr	r1, [r7, #12]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7fd f9d8 	bl	8001354 <cliWrite>
      index += buf_len;
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	4413      	add	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]
    while(cliKeepLoop())
 8003fac:	f7fd fed2 	bl	8001d54 <cliKeepLoop>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1e0      	bne.n	8003f78 <cliCmd+0xe0>
 8003fb6:	e000      	b.n	8003fba <cliCmd+0x122>
        break;
 8003fb8:	bf00      	nop
      #ifdef _USE_HW_RTOS
      unLock();
      #endif

    }
    ret = true;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 8003fbe:	7ffb      	ldrb	r3, [r7, #31]
 8003fc0:	f083 0301 	eor.w	r3, r3, #1
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d008      	beq.n	8003fdc <cliCmd+0x144>
  {
    cliPrintf("log info\n");
 8003fca:	4810      	ldr	r0, [pc, #64]	@ (800400c <cliCmd+0x174>)
 8003fcc:	f7fd fdc8 	bl	8001b60 <cliPrintf>
    cliPrintf("log boot\n");
 8003fd0:	480f      	ldr	r0, [pc, #60]	@ (8004010 <cliCmd+0x178>)
 8003fd2:	f7fd fdc5 	bl	8001b60 <cliPrintf>
    cliPrintf("log list\n");
 8003fd6:	480f      	ldr	r0, [pc, #60]	@ (8004014 <cliCmd+0x17c>)
 8003fd8:	f7fd fdc2 	bl	8001b60 <cliPrintf>
  }
}
 8003fdc:	bf00      	nop
 8003fde:	3720      	adds	r7, #32
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	08010958 	.word	0x08010958
 8003fe8:	20001224 	.word	0x20001224
 8003fec:	08010960 	.word	0x08010960
 8003ff0:	08010974 	.word	0x08010974
 8003ff4:	08010988 	.word	0x08010988
 8003ff8:	20001230 	.word	0x20001230
 8003ffc:	0801098c 	.word	0x0801098c
 8004000:	080109a0 	.word	0x080109a0
 8004004:	080109b4 	.word	0x080109b4
 8004008:	080109bc 	.word	0x080109bc
 800400c:	080109c4 	.word	0x080109c4
 8004010:	080109d0 	.word	0x080109d0
 8004014:	080109dc 	.word	0x080109dc

08004018 <swtimerISR>:

  return true;
}

void swtimerISR(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
  uint8_t i;

  sw_timer_counter++;
 800401e:	4b3d      	ldr	r3, [pc, #244]	@ (8004114 <swtimerISR+0xfc>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	3301      	adds	r3, #1
 8004024:	4a3b      	ldr	r2, [pc, #236]	@ (8004114 <swtimerISR+0xfc>)
 8004026:	6013      	str	r3, [r2, #0]

  for (i=0; i<HW_SWTIMER_MAX_CH && i<sw_timer_handle_index; i++)  //  
 8004028:	2300      	movs	r3, #0
 800402a:	71fb      	strb	r3, [r7, #7]
 800402c:	e063      	b.n	80040f6 <swtimerISR+0xde>
  {
    if ( swtimer_tbl[i].Timer_En == ON)                         //   ?
 800402e:	79fa      	ldrb	r2, [r7, #7]
 8004030:	4939      	ldr	r1, [pc, #228]	@ (8004118 <swtimerISR+0x100>)
 8004032:	4613      	mov	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	4413      	add	r3, r2
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	440b      	add	r3, r1
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	2b01      	cmp	r3, #1
 8004040:	d156      	bne.n	80040f0 <swtimerISR+0xd8>
    {
      swtimer_tbl[i].Timer_Ctn--;                               //  
 8004042:	79fa      	ldrb	r2, [r7, #7]
 8004044:	4934      	ldr	r1, [pc, #208]	@ (8004118 <swtimerISR+0x100>)
 8004046:	4613      	mov	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	4413      	add	r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	3304      	adds	r3, #4
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	1e59      	subs	r1, r3, #1
 8004056:	4830      	ldr	r0, [pc, #192]	@ (8004118 <swtimerISR+0x100>)
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4403      	add	r3, r0
 8004062:	3304      	adds	r3, #4
 8004064:	6019      	str	r1, [r3, #0]

      if (swtimer_tbl[i].Timer_Ctn == 0)                        //  
 8004066:	79fa      	ldrb	r2, [r7, #7]
 8004068:	492b      	ldr	r1, [pc, #172]	@ (8004118 <swtimerISR+0x100>)
 800406a:	4613      	mov	r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	440b      	add	r3, r1
 8004074:	3304      	adds	r3, #4
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d139      	bne.n	80040f0 <swtimerISR+0xd8>
      {
        if(swtimer_tbl[i].Timer_Mode == ONE_TIME)               //  
 800407c:	79fa      	ldrb	r2, [r7, #7]
 800407e:	4926      	ldr	r1, [pc, #152]	@ (8004118 <swtimerISR+0x100>)
 8004080:	4613      	mov	r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	4413      	add	r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	3301      	adds	r3, #1
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d108      	bne.n	80040a4 <swtimerISR+0x8c>
        {
          swtimer_tbl[i].Timer_En = OFF;                        //  OFF .
 8004092:	79fa      	ldrb	r2, [r7, #7]
 8004094:	4920      	ldr	r1, [pc, #128]	@ (8004118 <swtimerISR+0x100>)
 8004096:	4613      	mov	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	4413      	add	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	2200      	movs	r2, #0
 80040a2:	701a      	strb	r2, [r3, #0]
        }

        swtimer_tbl[i].Timer_Ctn = swtimer_tbl[i].Timer_Init;   //  
 80040a4:	79f9      	ldrb	r1, [r7, #7]
 80040a6:	79fa      	ldrb	r2, [r7, #7]
 80040a8:	481b      	ldr	r0, [pc, #108]	@ (8004118 <swtimerISR+0x100>)
 80040aa:	460b      	mov	r3, r1
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	440b      	add	r3, r1
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	4403      	add	r3, r0
 80040b4:	3308      	adds	r3, #8
 80040b6:	6819      	ldr	r1, [r3, #0]
 80040b8:	4817      	ldr	r0, [pc, #92]	@ (8004118 <swtimerISR+0x100>)
 80040ba:	4613      	mov	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4413      	add	r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	4403      	add	r3, r0
 80040c4:	3304      	adds	r3, #4
 80040c6:	6019      	str	r1, [r3, #0]

        (*swtimer_tbl[i].TmrFnct)(swtimer_tbl[i].TmrFnctArg);   //  
 80040c8:	79fa      	ldrb	r2, [r7, #7]
 80040ca:	4913      	ldr	r1, [pc, #76]	@ (8004118 <swtimerISR+0x100>)
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	440b      	add	r3, r1
 80040d6:	330c      	adds	r3, #12
 80040d8:	6819      	ldr	r1, [r3, #0]
 80040da:	79fa      	ldrb	r2, [r7, #7]
 80040dc:	480e      	ldr	r0, [pc, #56]	@ (8004118 <swtimerISR+0x100>)
 80040de:	4613      	mov	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4403      	add	r3, r0
 80040e8:	3310      	adds	r3, #16
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4618      	mov	r0, r3
 80040ee:	4788      	blx	r1
  for (i=0; i<HW_SWTIMER_MAX_CH && i<sw_timer_handle_index; i++)  //  
 80040f0:	79fb      	ldrb	r3, [r7, #7]
 80040f2:	3301      	adds	r3, #1
 80040f4:	71fb      	strb	r3, [r7, #7]
 80040f6:	79fb      	ldrb	r3, [r7, #7]
 80040f8:	2b07      	cmp	r3, #7
 80040fa:	d806      	bhi.n	800410a <swtimerISR+0xf2>
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	b29a      	uxth	r2, r3
 8004100:	4b06      	ldr	r3, [pc, #24]	@ (800411c <swtimerISR+0x104>)
 8004102:	881b      	ldrh	r3, [r3, #0]
 8004104:	b29b      	uxth	r3, r3
 8004106:	429a      	cmp	r2, r3
 8004108:	d391      	bcc.n	800402e <swtimerISR+0x16>
      }
    }
  }
}
 800410a:	bf00      	nop
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	20002b40 	.word	0x20002b40
 8004118:	20002b48 	.word	0x20002b48
 800411c:	20002b44 	.word	0x20002b44

08004120 <swtimerSet>:

void swtimerSet(swtimer_handle_t TmrNum, uint32_t TmrData, uint8_t TmrMode, void (*Fnct)(void *),void *arg)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	60b9      	str	r1, [r7, #8]
 8004128:	607b      	str	r3, [r7, #4]
 800412a:	4603      	mov	r3, r0
 800412c:	81fb      	strh	r3, [r7, #14]
 800412e:	4613      	mov	r3, r2
 8004130:	737b      	strb	r3, [r7, #13]
  if(TmrNum < 0) return;
 8004132:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004136:	2b00      	cmp	r3, #0
 8004138:	db37      	blt.n	80041aa <swtimerSet+0x8a>

  swtimer_tbl[TmrNum].Timer_Mode = TmrMode;    // 
 800413a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800413e:	491e      	ldr	r1, [pc, #120]	@ (80041b8 <swtimerSet+0x98>)
 8004140:	4613      	mov	r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	3301      	adds	r3, #1
 800414c:	7b7a      	ldrb	r2, [r7, #13]
 800414e:	701a      	strb	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFnct    = Fnct;       //  
 8004150:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004154:	4918      	ldr	r1, [pc, #96]	@ (80041b8 <swtimerSet+0x98>)
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	330c      	adds	r3, #12
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFnctArg = arg;        // 
 8004166:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800416a:	4913      	ldr	r1, [pc, #76]	@ (80041b8 <swtimerSet+0x98>)
 800416c:	4613      	mov	r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	4413      	add	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	3310      	adds	r3, #16
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Ctn  = TmrData;
 800417c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004180:	490d      	ldr	r1, [pc, #52]	@ (80041b8 <swtimerSet+0x98>)
 8004182:	4613      	mov	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	4413      	add	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	440b      	add	r3, r1
 800418c:	3304      	adds	r3, #4
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Init = TmrData;
 8004192:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004196:	4908      	ldr	r1, [pc, #32]	@ (80041b8 <swtimerSet+0x98>)
 8004198:	4613      	mov	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	3308      	adds	r3, #8
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	e000      	b.n	80041ac <swtimerSet+0x8c>
  if(TmrNum < 0) return;
 80041aa:	bf00      	nop
}
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	20002b48 	.word	0x20002b48

080041bc <swtimerStart>:

void swtimerStart(swtimer_handle_t TmrNum)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	4603      	mov	r3, r0
 80041c4:	80fb      	strh	r3, [r7, #6]
  if(TmrNum < 0) return;
 80041c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	db1e      	blt.n	800420c <swtimerStart+0x50>

  swtimer_tbl[TmrNum].Timer_Ctn = swtimer_tbl[TmrNum].Timer_Init;
 80041ce:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80041d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80041d6:	4810      	ldr	r0, [pc, #64]	@ (8004218 <swtimerStart+0x5c>)
 80041d8:	460b      	mov	r3, r1
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4403      	add	r3, r0
 80041e2:	3308      	adds	r3, #8
 80041e4:	6819      	ldr	r1, [r3, #0]
 80041e6:	480c      	ldr	r0, [pc, #48]	@ (8004218 <swtimerStart+0x5c>)
 80041e8:	4613      	mov	r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4413      	add	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	4403      	add	r3, r0
 80041f2:	3304      	adds	r3, #4
 80041f4:	6019      	str	r1, [r3, #0]
  swtimer_tbl[TmrNum].Timer_En  = ON;
 80041f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80041fa:	4907      	ldr	r1, [pc, #28]	@ (8004218 <swtimerStart+0x5c>)
 80041fc:	4613      	mov	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	2201      	movs	r2, #1
 8004208:	701a      	strb	r2, [r3, #0]
 800420a:	e000      	b.n	800420e <swtimerStart+0x52>
  if(TmrNum < 0) return;
 800420c:	bf00      	nop
}
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	20002b48 	.word	0x20002b48

0800421c <swtimerGetHandle>:
  swtimer_tbl[TmrNum].Timer_En   = OFF;
  swtimer_tbl[TmrNum].Timer_Ctn  = swtimer_tbl[TmrNum].Timer_Init;
}

swtimer_handle_t swtimerGetHandle(void)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
  swtimer_handle_t TmrIndex = sw_timer_handle_index;
 8004222:	4b0d      	ldr	r3, [pc, #52]	@ (8004258 <swtimerGetHandle+0x3c>)
 8004224:	881b      	ldrh	r3, [r3, #0]
 8004226:	b29b      	uxth	r3, r3
 8004228:	80fb      	strh	r3, [r7, #6]

  if (TmrIndex < HW_SWTIMER_MAX_CH)
 800422a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800422e:	2b07      	cmp	r3, #7
 8004230:	dc07      	bgt.n	8004242 <swtimerGetHandle+0x26>
    sw_timer_handle_index++;
 8004232:	4b09      	ldr	r3, [pc, #36]	@ (8004258 <swtimerGetHandle+0x3c>)
 8004234:	881b      	ldrh	r3, [r3, #0]
 8004236:	b29b      	uxth	r3, r3
 8004238:	3301      	adds	r3, #1
 800423a:	b29a      	uxth	r2, r3
 800423c:	4b06      	ldr	r3, [pc, #24]	@ (8004258 <swtimerGetHandle+0x3c>)
 800423e:	801a      	strh	r2, [r3, #0]
 8004240:	e002      	b.n	8004248 <swtimerGetHandle+0x2c>
  else
    TmrIndex = -1;
 8004242:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004246:	80fb      	strh	r3, [r7, #6]

  return TmrIndex;
 8004248:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800424c:	4618      	mov	r0, r3
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	20002b44 	.word	0x20002b44

0800425c <uartInit>:
  {"USART1   DEBUG   ", USART1,   &huart1,    &hdma_usart1_rx,  NULL, UART_TYPE_NORMAL},
  {"USART2           ", USART2,   &huart2,    &hdma_usart2_rx,  NULL, UART_TYPE_NORMAL}
};

bool uartInit(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 8004262:	2300      	movs	r3, #0
 8004264:	607b      	str	r3, [r7, #4]
 8004266:	e030      	b.n	80042ca <uartInit+0x6e>
  {
    uart_tbl[i].is_open = false;
 8004268:	4a1f      	ldr	r2, [pc, #124]	@ (80042e8 <uartInit+0x8c>)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004270:	fb01 f303 	mul.w	r3, r1, r3
 8004274:	4413      	add	r3, r2
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]

    switch (i)
 800427c:	2b01      	cmp	r3, #1
 800427e:	d80b      	bhi.n	8004298 <uartInit+0x3c>
    {
      case HW_UART_CH_DEBUG:
      case HW_UART_CH_DATA:
      //case HW_UART_CH_LIN:
      //case HW_UART_CH_RS232:
        uart_tbl[i].baud = 115200;
 8004280:	4a19      	ldr	r2, [pc, #100]	@ (80042e8 <uartInit+0x8c>)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004288:	fb01 f303 	mul.w	r3, r1, r3
 800428c:	4413      	add	r3, r2
 800428e:	3304      	adds	r3, #4
 8004290:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004294:	601a      	str	r2, [r3, #0]
        if(uart_hw_tbl[i].uart_type == UART_TYPE_RS485)
        {
          //  RS485 Disable
          // HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
        }
        break;
 8004296:	bf00      	nop
      //case HW_UART_CH_USB:
      //  break;
    }

    uart_tbl[i].rx_cnt = 0;
 8004298:	4a13      	ldr	r2, [pc, #76]	@ (80042e8 <uartInit+0x8c>)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f240 412c 	movw	r1, #1068	@ 0x42c
 80042a0:	fb01 f303 	mul.w	r3, r1, r3
 80042a4:	4413      	add	r3, r2
 80042a6:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 80042aa:	2200      	movs	r2, #0
 80042ac:	601a      	str	r2, [r3, #0]
    uart_tbl[i].tx_cnt = 0;
 80042ae:	4a0e      	ldr	r2, [pc, #56]	@ (80042e8 <uartInit+0x8c>)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f240 412c 	movw	r1, #1068	@ 0x42c
 80042b6:	fb01 f303 	mul.w	r3, r1, r3
 80042ba:	4413      	add	r3, r2
 80042bc:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 80042c0:	2200      	movs	r2, #0
 80042c2:	601a      	str	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	3301      	adds	r3, #1
 80042c8:	607b      	str	r3, [r7, #4]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	ddcb      	ble.n	8004268 <uartInit+0xc>
  }

  is_init = true;
 80042d0:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <uartInit+0x90>)
 80042d2:	2201      	movs	r2, #1
 80042d4:	701a      	strb	r2, [r3, #0]

#ifdef _USE_HW_CLI
  cliAdd("uart", cliUart);
 80042d6:	4906      	ldr	r1, [pc, #24]	@ (80042f0 <uartInit+0x94>)
 80042d8:	4806      	ldr	r0, [pc, #24]	@ (80042f4 <uartInit+0x98>)
 80042da:	f7fd fd51 	bl	8001d80 <cliAdd>
#endif

  return true;
 80042de:	2301      	movs	r3, #1
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3708      	adds	r7, #8
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	20000234 	.word	0x20000234
 80042ec:	20002be8 	.word	0x20002be8
 80042f0:	080048f5 	.word	0x080048f5
 80042f4:	08010a10 	.word	0x08010a10

080042f8 <uartOpen>:
{
  return is_init;
}

bool uartOpen(uint8_t ch, uint32_t baud)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	4603      	mov	r3, r0
 8004300:	6039      	str	r1, [r7, #0]
 8004302:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8004304:	2300      	movs	r3, #0
 8004306:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef ret_hal;

  if (ch >= UART_MAX_CH) return false;
 8004308:	79fb      	ldrb	r3, [r7, #7]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d901      	bls.n	8004312 <uartOpen+0x1a>
 800430e:	2300      	movs	r3, #0
 8004310:	e1b8      	b.n	8004684 <uartOpen+0x38c>

  if (uart_tbl[ch].is_open == true && uart_tbl[ch].baud == baud)
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	4a9f      	ldr	r2, [pc, #636]	@ (8004594 <uartOpen+0x29c>)
 8004316:	f240 412c 	movw	r1, #1068	@ 0x42c
 800431a:	fb01 f303 	mul.w	r3, r1, r3
 800431e:	4413      	add	r3, r2
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00d      	beq.n	8004342 <uartOpen+0x4a>
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	4a9a      	ldr	r2, [pc, #616]	@ (8004594 <uartOpen+0x29c>)
 800432a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800432e:	fb01 f303 	mul.w	r3, r1, r3
 8004332:	4413      	add	r3, r2
 8004334:	3304      	adds	r3, #4
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	429a      	cmp	r2, r3
 800433c:	d101      	bne.n	8004342 <uartOpen+0x4a>
  {
    return true;
 800433e:	2301      	movs	r3, #1
 8004340:	e1a0      	b.n	8004684 <uartOpen+0x38c>
  }

  switch(ch)
 8004342:	79fb      	ldrb	r3, [r7, #7]
 8004344:	2b01      	cmp	r3, #1
 8004346:	f200 819c 	bhi.w	8004682 <uartOpen+0x38a>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
      uart_tbl[ch].baud      = baud;
 800434a:	79fb      	ldrb	r3, [r7, #7]
 800434c:	4a91      	ldr	r2, [pc, #580]	@ (8004594 <uartOpen+0x29c>)
 800434e:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004352:	fb01 f303 	mul.w	r3, r1, r3
 8004356:	4413      	add	r3, r2
 8004358:	3304      	adds	r3, #4
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_huart   = uart_hw_tbl[ch].p_huart;
 800435e:	79fa      	ldrb	r2, [r7, #7]
 8004360:	79f9      	ldrb	r1, [r7, #7]
 8004362:	488d      	ldr	r0, [pc, #564]	@ (8004598 <uartOpen+0x2a0>)
 8004364:	4613      	mov	r3, r2
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	4413      	add	r3, r2
 800436a:	00db      	lsls	r3, r3, #3
 800436c:	4403      	add	r3, r0
 800436e:	3308      	adds	r3, #8
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	4888      	ldr	r0, [pc, #544]	@ (8004594 <uartOpen+0x29c>)
 8004374:	f240 432c 	movw	r3, #1068	@ 0x42c
 8004378:	fb01 f303 	mul.w	r3, r1, r3
 800437c:	4403      	add	r3, r0
 800437e:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004382:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_hdma_rx = uart_hw_tbl[ch].p_hdma_rx;
 8004384:	79fa      	ldrb	r2, [r7, #7]
 8004386:	79f9      	ldrb	r1, [r7, #7]
 8004388:	4883      	ldr	r0, [pc, #524]	@ (8004598 <uartOpen+0x2a0>)
 800438a:	4613      	mov	r3, r2
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	4413      	add	r3, r2
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	4403      	add	r3, r0
 8004394:	330c      	adds	r3, #12
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	487e      	ldr	r0, [pc, #504]	@ (8004594 <uartOpen+0x29c>)
 800439a:	f240 432c 	movw	r3, #1068	@ 0x42c
 800439e:	fb01 f303 	mul.w	r3, r1, r3
 80043a2:	4403      	add	r3, r0
 80043a4:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 80043a8:	601a      	str	r2, [r3, #0]
      uart_tbl[ch].p_huart->Instance = uart_hw_tbl[ch].p_uart;
 80043aa:	79fa      	ldrb	r2, [r7, #7]
 80043ac:	79fb      	ldrb	r3, [r7, #7]
 80043ae:	4979      	ldr	r1, [pc, #484]	@ (8004594 <uartOpen+0x29c>)
 80043b0:	f240 402c 	movw	r0, #1068	@ 0x42c
 80043b4:	fb00 f303 	mul.w	r3, r0, r3
 80043b8:	440b      	add	r3, r1
 80043ba:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80043be:	6819      	ldr	r1, [r3, #0]
 80043c0:	4875      	ldr	r0, [pc, #468]	@ (8004598 <uartOpen+0x2a0>)
 80043c2:	4613      	mov	r3, r2
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	4413      	add	r3, r2
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	4403      	add	r3, r0
 80043cc:	3304      	adds	r3, #4
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	600b      	str	r3, [r1, #0]

      uart_tbl[ch].p_huart->Init.BaudRate       = baud;
 80043d2:	79fb      	ldrb	r3, [r7, #7]
 80043d4:	4a6f      	ldr	r2, [pc, #444]	@ (8004594 <uartOpen+0x29c>)
 80043d6:	f240 412c 	movw	r1, #1068	@ 0x42c
 80043da:	fb01 f303 	mul.w	r3, r1, r3
 80043de:	4413      	add	r3, r2
 80043e0:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	605a      	str	r2, [r3, #4]
      uart_tbl[ch].p_huart->Init.WordLength     = UART_WORDLENGTH_8B;
 80043ea:	79fb      	ldrb	r3, [r7, #7]
 80043ec:	4a69      	ldr	r2, [pc, #420]	@ (8004594 <uartOpen+0x29c>)
 80043ee:	f240 412c 	movw	r1, #1068	@ 0x42c
 80043f2:	fb01 f303 	mul.w	r3, r1, r3
 80043f6:	4413      	add	r3, r2
 80043f8:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2200      	movs	r2, #0
 8004400:	609a      	str	r2, [r3, #8]
      uart_tbl[ch].p_huart->Init.StopBits       = UART_STOPBITS_1;
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	4a63      	ldr	r2, [pc, #396]	@ (8004594 <uartOpen+0x29c>)
 8004406:	f240 412c 	movw	r1, #1068	@ 0x42c
 800440a:	fb01 f303 	mul.w	r3, r1, r3
 800440e:	4413      	add	r3, r2
 8004410:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2200      	movs	r2, #0
 8004418:	60da      	str	r2, [r3, #12]
      uart_tbl[ch].p_huart->Init.Parity         = UART_PARITY_NONE;
 800441a:	79fb      	ldrb	r3, [r7, #7]
 800441c:	4a5d      	ldr	r2, [pc, #372]	@ (8004594 <uartOpen+0x29c>)
 800441e:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004422:	fb01 f303 	mul.w	r3, r1, r3
 8004426:	4413      	add	r3, r2
 8004428:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2200      	movs	r2, #0
 8004430:	611a      	str	r2, [r3, #16]
      uart_tbl[ch].p_huart->Init.Mode           = UART_MODE_TX_RX;
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	4a57      	ldr	r2, [pc, #348]	@ (8004594 <uartOpen+0x29c>)
 8004436:	f240 412c 	movw	r1, #1068	@ 0x42c
 800443a:	fb01 f303 	mul.w	r3, r1, r3
 800443e:	4413      	add	r3, r2
 8004440:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	220c      	movs	r2, #12
 8004448:	615a      	str	r2, [r3, #20]
      uart_tbl[ch].p_huart->Init.HwFlowCtl      = UART_HWCONTROL_NONE;
 800444a:	79fb      	ldrb	r3, [r7, #7]
 800444c:	4a51      	ldr	r2, [pc, #324]	@ (8004594 <uartOpen+0x29c>)
 800444e:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004452:	fb01 f303 	mul.w	r3, r1, r3
 8004456:	4413      	add	r3, r2
 8004458:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2200      	movs	r2, #0
 8004460:	619a      	str	r2, [r3, #24]
      uart_tbl[ch].p_huart->Init.OverSampling   = UART_OVERSAMPLING_16;
 8004462:	79fb      	ldrb	r3, [r7, #7]
 8004464:	4a4b      	ldr	r2, [pc, #300]	@ (8004594 <uartOpen+0x29c>)
 8004466:	f240 412c 	movw	r1, #1068	@ 0x42c
 800446a:	fb01 f303 	mul.w	r3, r1, r3
 800446e:	4413      	add	r3, r2
 8004470:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2200      	movs	r2, #0
 8004478:	61da      	str	r2, [r3, #28]
      uart_tbl[ch].p_huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800447a:	79fb      	ldrb	r3, [r7, #7]
 800447c:	4a45      	ldr	r2, [pc, #276]	@ (8004594 <uartOpen+0x29c>)
 800447e:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004482:	fb01 f303 	mul.w	r3, r1, r3
 8004486:	4413      	add	r3, r2
 8004488:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2200      	movs	r2, #0
 8004490:	621a      	str	r2, [r3, #32]
      uart_tbl[ch].p_huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004492:	79fb      	ldrb	r3, [r7, #7]
 8004494:	4a3f      	ldr	r2, [pc, #252]	@ (8004594 <uartOpen+0x29c>)
 8004496:	f240 412c 	movw	r1, #1068	@ 0x42c
 800449a:	fb01 f303 	mul.w	r3, r1, r3
 800449e:	4413      	add	r3, r2
 80044a0:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2200      	movs	r2, #0
 80044a8:	625a      	str	r2, [r3, #36]	@ 0x24
      uart_tbl[ch].p_huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80044aa:	79fb      	ldrb	r3, [r7, #7]
 80044ac:	4a39      	ldr	r2, [pc, #228]	@ (8004594 <uartOpen+0x29c>)
 80044ae:	f240 412c 	movw	r1, #1068	@ 0x42c
 80044b2:	fb01 f303 	mul.w	r3, r1, r3
 80044b6:	4413      	add	r3, r2
 80044b8:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2200      	movs	r2, #0
 80044c0:	629a      	str	r2, [r3, #40]	@ 0x28

      qbufferCreate(&uart_tbl[ch].qbuffer, &uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH);
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	f240 422c 	movw	r2, #1068	@ 0x42c
 80044c8:	fb02 f303 	mul.w	r3, r2, r3
 80044cc:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80044d0:	4a30      	ldr	r2, [pc, #192]	@ (8004594 <uartOpen+0x29c>)
 80044d2:	1898      	adds	r0, r3, r2
 80044d4:	79fb      	ldrb	r3, [r7, #7]
 80044d6:	f240 422c 	movw	r2, #1068	@ 0x42c
 80044da:	fb02 f303 	mul.w	r3, r2, r3
 80044de:	3308      	adds	r3, #8
 80044e0:	4a2c      	ldr	r2, [pc, #176]	@ (8004594 <uartOpen+0x29c>)
 80044e2:	4413      	add	r3, r2
 80044e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80044e8:	4619      	mov	r1, r3
 80044ea:	f7fd fd6f 	bl	8001fcc <qbufferCreate>

      __HAL_RCC_DMA1_CLK_ENABLE();
 80044ee:	4b2b      	ldr	r3, [pc, #172]	@ (800459c <uartOpen+0x2a4>)
 80044f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044f2:	4a2a      	ldr	r2, [pc, #168]	@ (800459c <uartOpen+0x2a4>)
 80044f4:	f043 0301 	orr.w	r3, r3, #1
 80044f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80044fa:	4b28      	ldr	r3, [pc, #160]	@ (800459c <uartOpen+0x2a4>)
 80044fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	60bb      	str	r3, [r7, #8]
 8004504:	68bb      	ldr	r3, [r7, #8]

      HAL_UART_DeInit(uart_tbl[ch].p_huart);
 8004506:	79fb      	ldrb	r3, [r7, #7]
 8004508:	4a22      	ldr	r2, [pc, #136]	@ (8004594 <uartOpen+0x29c>)
 800450a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800450e:	fb01 f303 	mul.w	r3, r1, r3
 8004512:	4413      	add	r3, r2
 8004514:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4618      	mov	r0, r3
 800451c:	f006 f8a2 	bl	800a664 <HAL_UART_DeInit>

      if(uart_hw_tbl[ch].uart_type == UART_TYPE_RS485)
 8004520:	79fa      	ldrb	r2, [r7, #7]
 8004522:	491d      	ldr	r1, [pc, #116]	@ (8004598 <uartOpen+0x2a0>)
 8004524:	4613      	mov	r3, r2
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	4413      	add	r3, r2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	440b      	add	r3, r1
 800452e:	3314      	adds	r3, #20
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d111      	bne.n	800455a <uartOpen+0x262>
      {
        ret_hal = HAL_RS485Ex_Init(uart_tbl[ch].p_huart, UART_DE_POLARITY_HIGH, 0, 0);
 8004536:	79fb      	ldrb	r3, [r7, #7]
 8004538:	4a16      	ldr	r2, [pc, #88]	@ (8004594 <uartOpen+0x29c>)
 800453a:	f240 412c 	movw	r1, #1068	@ 0x42c
 800453e:	fb01 f303 	mul.w	r3, r1, r3
 8004542:	4413      	add	r3, r2
 8004544:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004548:	6818      	ldr	r0, [r3, #0]
 800454a:	2300      	movs	r3, #0
 800454c:	2200      	movs	r2, #0
 800454e:	2100      	movs	r1, #0
 8004550:	f007 f8be 	bl	800b6d0 <HAL_RS485Ex_Init>
 8004554:	4603      	mov	r3, r0
 8004556:	73bb      	strb	r3, [r7, #14]
 8004558:	e031      	b.n	80045be <uartOpen+0x2c6>
      }
      else if(uart_hw_tbl[ch].uart_type == UART_TYPE_LIN)
 800455a:	79fa      	ldrb	r2, [r7, #7]
 800455c:	490e      	ldr	r1, [pc, #56]	@ (8004598 <uartOpen+0x2a0>)
 800455e:	4613      	mov	r3, r2
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	4413      	add	r3, r2
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	440b      	add	r3, r1
 8004568:	3314      	adds	r3, #20
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	2b02      	cmp	r3, #2
 800456e:	d117      	bne.n	80045a0 <uartOpen+0x2a8>
      {
        ret_hal = HAL_LIN_Init(uart_tbl[ch].p_huart, UART_LINBREAKDETECTLENGTH_11B);
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	4a08      	ldr	r2, [pc, #32]	@ (8004594 <uartOpen+0x29c>)
 8004574:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004578:	fb01 f303 	mul.w	r3, r1, r3
 800457c:	4413      	add	r3, r2
 800457e:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2120      	movs	r1, #32
 8004586:	4618      	mov	r0, r3
 8004588:	f005 fffc 	bl	800a584 <HAL_LIN_Init>
 800458c:	4603      	mov	r3, r0
 800458e:	73bb      	strb	r3, [r7, #14]
 8004590:	e015      	b.n	80045be <uartOpen+0x2c6>
 8004592:	bf00      	nop
 8004594:	20000234 	.word	0x20000234
 8004598:	08010d08 	.word	0x08010d08
 800459c:	40021000 	.word	0x40021000
      }
      else
      {
        ret_hal = HAL_UART_Init(uart_tbl[ch].p_huart);
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	4a3a      	ldr	r2, [pc, #232]	@ (800468c <uartOpen+0x394>)
 80045a4:	f240 412c 	movw	r1, #1068	@ 0x42c
 80045a8:	fb01 f303 	mul.w	r3, r1, r3
 80045ac:	4413      	add	r3, r2
 80045ae:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f005 ff95 	bl	800a4e4 <HAL_UART_Init>
 80045ba:	4603      	mov	r3, r0
 80045bc:	73bb      	strb	r3, [r7, #14]
      }

      if (ret_hal == HAL_OK)
 80045be:	7bbb      	ldrb	r3, [r7, #14]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d15d      	bne.n	8004680 <uartOpen+0x388>
      {
        ret = true;
 80045c4:	2301      	movs	r3, #1
 80045c6:	73fb      	strb	r3, [r7, #15]
        uart_tbl[ch].is_open = true;
 80045c8:	79fb      	ldrb	r3, [r7, #7]
 80045ca:	4a30      	ldr	r2, [pc, #192]	@ (800468c <uartOpen+0x394>)
 80045cc:	f240 412c 	movw	r1, #1068	@ 0x42c
 80045d0:	fb01 f303 	mul.w	r3, r1, r3
 80045d4:	4413      	add	r3, r2
 80045d6:	2201      	movs	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]

        if(HAL_UART_Receive_DMA(uart_tbl[ch].p_huart, (uint8_t *)&uart_tbl[ch].rx_buf[0], UART_RX_BUF_LENGTH) != HAL_OK)
 80045da:	79fb      	ldrb	r3, [r7, #7]
 80045dc:	4a2b      	ldr	r2, [pc, #172]	@ (800468c <uartOpen+0x394>)
 80045de:	f240 412c 	movw	r1, #1068	@ 0x42c
 80045e2:	fb01 f303 	mul.w	r3, r1, r3
 80045e6:	4413      	add	r3, r2
 80045e8:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80045ec:	6818      	ldr	r0, [r3, #0]
 80045ee:	79fb      	ldrb	r3, [r7, #7]
 80045f0:	f240 422c 	movw	r2, #1068	@ 0x42c
 80045f4:	fb02 f303 	mul.w	r3, r2, r3
 80045f8:	3308      	adds	r3, #8
 80045fa:	4a24      	ldr	r2, [pc, #144]	@ (800468c <uartOpen+0x394>)
 80045fc:	4413      	add	r3, r2
 80045fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004602:	4619      	mov	r1, r3
 8004604:	f006 f8fc 	bl	800a800 <HAL_UART_Receive_DMA>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <uartOpen+0x31a>
        {
          ret = false;
 800460e:	2300      	movs	r3, #0
 8004610:	73fb      	strb	r3, [r7, #15]
        }

        uart_tbl[ch].qbuffer.in  = uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_huart->hdmarx->Instance)->CNDTR;
 8004612:	79fb      	ldrb	r3, [r7, #7]
 8004614:	4a1d      	ldr	r2, [pc, #116]	@ (800468c <uartOpen+0x394>)
 8004616:	f240 412c 	movw	r1, #1068	@ 0x42c
 800461a:	fb01 f303 	mul.w	r3, r1, r3
 800461e:	4413      	add	r3, r2
 8004620:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 8004624:	6819      	ldr	r1, [r3, #0]
 8004626:	79fb      	ldrb	r3, [r7, #7]
 8004628:	4a18      	ldr	r2, [pc, #96]	@ (800468c <uartOpen+0x394>)
 800462a:	f240 402c 	movw	r0, #1068	@ 0x42c
 800462e:	fb00 f303 	mul.w	r3, r0, r3
 8004632:	4413      	add	r3, r2
 8004634:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685a      	ldr	r2, [r3, #4]
 8004642:	79fb      	ldrb	r3, [r7, #7]
 8004644:	1a8a      	subs	r2, r1, r2
 8004646:	4911      	ldr	r1, [pc, #68]	@ (800468c <uartOpen+0x394>)
 8004648:	f240 402c 	movw	r0, #1068	@ 0x42c
 800464c:	fb00 f303 	mul.w	r3, r0, r3
 8004650:	440b      	add	r3, r1
 8004652:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004656:	601a      	str	r2, [r3, #0]
        uart_tbl[ch].qbuffer.out = uart_tbl[ch].qbuffer.in;
 8004658:	79fa      	ldrb	r2, [r7, #7]
 800465a:	79fb      	ldrb	r3, [r7, #7]
 800465c:	490b      	ldr	r1, [pc, #44]	@ (800468c <uartOpen+0x394>)
 800465e:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004662:	fb00 f202 	mul.w	r2, r0, r2
 8004666:	440a      	add	r2, r1
 8004668:	f502 6281 	add.w	r2, r2, #1032	@ 0x408
 800466c:	6812      	ldr	r2, [r2, #0]
 800466e:	4907      	ldr	r1, [pc, #28]	@ (800468c <uartOpen+0x394>)
 8004670:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004674:	fb00 f303 	mul.w	r3, r0, r3
 8004678:	440b      	add	r3, r1
 800467a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800467e:	601a      	str	r2, [r3, #0]
      }
      break;
 8004680:	bf00      	nop
  }

  return ret;
 8004682:	7bfb      	ldrb	r3, [r7, #15]
}
 8004684:	4618      	mov	r0, r3
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	20000234 	.word	0x20000234

08004690 <uartAvailable>:

  return true;
}

uint32_t uartAvailable(uint8_t ch)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	4603      	mov	r3, r0
 8004698:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 800469a:	2300      	movs	r3, #0
 800469c:	60fb      	str	r3, [r7, #12]

  switch(ch)
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d82e      	bhi.n	8004702 <uartAvailable+0x72>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
    {
      uart_tbl[ch].qbuffer.in = (uart_tbl[ch].qbuffer.len - ((DMA_Channel_TypeDef *)uart_tbl[ch].p_hdma_rx->Instance)->CNDTR);
 80046a4:	79fb      	ldrb	r3, [r7, #7]
 80046a6:	4a19      	ldr	r2, [pc, #100]	@ (800470c <uartAvailable+0x7c>)
 80046a8:	f240 412c 	movw	r1, #1068	@ 0x42c
 80046ac:	fb01 f303 	mul.w	r3, r1, r3
 80046b0:	4413      	add	r3, r2
 80046b2:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 80046b6:	6819      	ldr	r1, [r3, #0]
 80046b8:	79fb      	ldrb	r3, [r7, #7]
 80046ba:	4a14      	ldr	r2, [pc, #80]	@ (800470c <uartAvailable+0x7c>)
 80046bc:	f240 402c 	movw	r0, #1068	@ 0x42c
 80046c0:	fb00 f303 	mul.w	r3, r0, r3
 80046c4:	4413      	add	r3, r2
 80046c6:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	685a      	ldr	r2, [r3, #4]
 80046d0:	79fb      	ldrb	r3, [r7, #7]
 80046d2:	1a8a      	subs	r2, r1, r2
 80046d4:	490d      	ldr	r1, [pc, #52]	@ (800470c <uartAvailable+0x7c>)
 80046d6:	f240 402c 	movw	r0, #1068	@ 0x42c
 80046da:	fb00 f303 	mul.w	r3, r0, r3
 80046de:	440b      	add	r3, r1
 80046e0:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80046e4:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&uart_tbl[ch].qbuffer);
 80046e6:	79fb      	ldrb	r3, [r7, #7]
 80046e8:	f240 422c 	movw	r2, #1068	@ 0x42c
 80046ec:	fb02 f303 	mul.w	r3, r2, r3
 80046f0:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80046f4:	4a05      	ldr	r2, [pc, #20]	@ (800470c <uartAvailable+0x7c>)
 80046f6:	4413      	add	r3, r2
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fd fcde 	bl	80020ba <qbufferAvailable>
 80046fe:	60f8      	str	r0, [r7, #12]
    }
    break;
 8004700:	bf00      	nop
  }

  return ret;
 8004702:	68fb      	ldr	r3, [r7, #12]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	20000234 	.word	0x20000234

08004710 <uartRead>:

  return true;
}

uint8_t uartRead(uint8_t ch)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	4603      	mov	r3, r0
 8004718:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 800471a:	2300      	movs	r3, #0
 800471c:	73fb      	strb	r3, [r7, #15]


  switch(ch)
 800471e:	79fb      	ldrb	r3, [r7, #7]
 8004720:	2b01      	cmp	r3, #1
 8004722:	d80f      	bhi.n	8004744 <uartRead+0x34>
  {
    case HW_UART_CH_DEBUG:
    case HW_UART_CH_DATA:
      qbufferRead(&uart_tbl[ch].qbuffer, &ret, 1);
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	f240 422c 	movw	r2, #1068	@ 0x42c
 800472a:	fb02 f303 	mul.w	r3, r2, r3
 800472e:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004732:	4a11      	ldr	r2, [pc, #68]	@ (8004778 <uartRead+0x68>)
 8004734:	4413      	add	r3, r2
 8004736:	f107 010f 	add.w	r1, r7, #15
 800473a:	2201      	movs	r2, #1
 800473c:	4618      	mov	r0, r3
 800473e:	f7fd fc63 	bl	8002008 <qbufferRead>
      break;
 8004742:	bf00      	nop
  }
  uart_tbl[ch].rx_cnt++;
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	490c      	ldr	r1, [pc, #48]	@ (8004778 <uartRead+0x68>)
 8004748:	f240 422c 	movw	r2, #1068	@ 0x42c
 800474c:	fb03 f202 	mul.w	r2, r3, r2
 8004750:	440a      	add	r2, r1
 8004752:	f202 4224 	addw	r2, r2, #1060	@ 0x424
 8004756:	6812      	ldr	r2, [r2, #0]
 8004758:	3201      	adds	r2, #1
 800475a:	4907      	ldr	r1, [pc, #28]	@ (8004778 <uartRead+0x68>)
 800475c:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004760:	fb00 f303 	mul.w	r3, r0, r3
 8004764:	440b      	add	r3, r1
 8004766:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 800476a:	601a      	str	r2, [r3, #0]

  return ret;
 800476c:	7bfb      	ldrb	r3, [r7, #15]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	20000234 	.word	0x20000234

0800477c <uartLinSendBreak>:

bool uartLinSendBreak(uint8_t ch)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	71fb      	strb	r3, [r7, #7]
   bool ret = false;
 8004786:	2300      	movs	r3, #0
 8004788:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 800478a:	79fb      	ldrb	r3, [r7, #7]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d112      	bne.n	80047b6 <uartLinSendBreak+0x3a>
  {
  case HW_UART_CH_DEBUG:
      if (HAL_LIN_SendBreak(uart_tbl[ch].p_huart) == HAL_OK)
 8004790:	79fb      	ldrb	r3, [r7, #7]
 8004792:	4a0b      	ldr	r2, [pc, #44]	@ (80047c0 <uartLinSendBreak+0x44>)
 8004794:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004798:	fb01 f303 	mul.w	r3, r1, r3
 800479c:	4413      	add	r3, r2
 800479e:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4618      	mov	r0, r3
 80047a6:	f006 f8a1 	bl	800a8ec <HAL_LIN_SendBreak>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <uartLinSendBreak+0x38>
      {
        ret = true;
 80047b0:	2301      	movs	r3, #1
 80047b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047b4:	bf00      	nop
  }

  return ret;
 80047b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	20000234 	.word	0x20000234

080047c4 <uartWrite>:


uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b086      	sub	sp, #24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	4603      	mov	r3, r0
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
 80047d0:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80047d2:	2300      	movs	r3, #0
 80047d4:	617b      	str	r3, [r7, #20]


  switch(ch)
 80047d6:	7bfb      	ldrb	r3, [r7, #15]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d815      	bhi.n	8004808 <uartWrite+0x44>
  {
      case HW_UART_CH_DEBUG:
      case HW_UART_CH_DATA:
      if (HAL_UART_Transmit(uart_tbl[ch].p_huart, p_data, length, 100) == HAL_OK)
 80047dc:	7bfb      	ldrb	r3, [r7, #15]
 80047de:	4a18      	ldr	r2, [pc, #96]	@ (8004840 <uartWrite+0x7c>)
 80047e0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80047e4:	fb01 f303 	mul.w	r3, r1, r3
 80047e8:	4413      	add	r3, r2
 80047ea:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80047ee:	6818      	ldr	r0, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	2364      	movs	r3, #100	@ 0x64
 80047f6:	68b9      	ldr	r1, [r7, #8]
 80047f8:	f005 ff73 	bl	800a6e2 <HAL_UART_Transmit>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <uartWrite+0x42>
      {
        ret = length;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	617b      	str	r3, [r7, #20]
      }
      break;
 8004806:	bf00      	nop
  }
  uart_tbl[ch].tx_cnt += ret;
 8004808:	7bfb      	ldrb	r3, [r7, #15]
 800480a:	4a0d      	ldr	r2, [pc, #52]	@ (8004840 <uartWrite+0x7c>)
 800480c:	f240 412c 	movw	r1, #1068	@ 0x42c
 8004810:	fb01 f303 	mul.w	r3, r1, r3
 8004814:	4413      	add	r3, r2
 8004816:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 800481a:	6819      	ldr	r1, [r3, #0]
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	440a      	add	r2, r1
 8004822:	4907      	ldr	r1, [pc, #28]	@ (8004840 <uartWrite+0x7c>)
 8004824:	f240 402c 	movw	r0, #1068	@ 0x42c
 8004828:	fb00 f303 	mul.w	r3, r0, r3
 800482c:	440b      	add	r3, r1
 800482e:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 8004832:	601a      	str	r2, [r3, #0]

  return ret;
 8004834:	697b      	ldr	r3, [r7, #20]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	20000234 	.word	0x20000234

08004844 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, const char *fmt, ...)
{
 8004844:	b40e      	push	{r1, r2, r3}
 8004846:	b580      	push	{r7, lr}
 8004848:	b0c7      	sub	sp, #284	@ 0x11c
 800484a:	af00      	add	r7, sp, #0
 800484c:	4602      	mov	r2, r0
 800484e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004852:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004856:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8004858:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 800485c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004860:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004864:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8004866:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800486a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800486e:	f107 0010 	add.w	r0, r7, #16
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8004878:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800487c:	f008 fd5e 	bl	800d33c <vsniprintf>
 8004880:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8004884:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8004888:	f107 0110 	add.w	r1, r7, #16
 800488c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004890:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	4618      	mov	r0, r3
 8004898:	f7ff ff94 	bl	80047c4 <uartWrite>
 800489c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

  va_end(args);


  return ret;
 80048a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 80048aa:	46bd      	mov	sp, r7
 80048ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80048b0:	b003      	add	sp, #12
 80048b2:	4770      	bx	lr

080048b4 <uartGetBaud>:

uint32_t uartGetBaud(uint8_t ch)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	4603      	mov	r3, r0
 80048bc:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 80048be:	2300      	movs	r3, #0
 80048c0:	60fb      	str	r3, [r7, #12]


  if (ch >= UART_MAX_CH)
 80048c2:	79fb      	ldrb	r3, [r7, #7]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d901      	bls.n	80048cc <uartGetBaud+0x18>
    return 0;
 80048c8:	2300      	movs	r3, #0
 80048ca:	e00a      	b.n	80048e2 <uartGetBaud+0x2e>
//  if (ch == HW_UART_CH_USB)
//    ret = cdcGetBaud();
//  else
//    ret = uart_tbl[ch].baud;
//#else
  ret = uart_tbl[ch].baud;
 80048cc:	79fb      	ldrb	r3, [r7, #7]
 80048ce:	4a08      	ldr	r2, [pc, #32]	@ (80048f0 <uartGetBaud+0x3c>)
 80048d0:	f240 412c 	movw	r1, #1068	@ 0x42c
 80048d4:	fb01 f303 	mul.w	r3, r1, r3
 80048d8:	4413      	add	r3, r2
 80048da:	3304      	adds	r3, #4
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	60fb      	str	r3, [r7, #12]
//#endif

  return ret;
 80048e0:	68fb      	ldr	r3, [r7, #12]
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3714      	adds	r7, #20
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	20000234 	.word	0x20000234

080048f4 <cliUart>:
  return uart_tbl[ch].tx_cnt;
}

#ifdef _USE_HW_CLI
void cliUart(cli_args_t *args)
{
 80048f4:	b5b0      	push	{r4, r5, r7, lr}
 80048f6:	b088      	sub	sp, #32
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80048fc:	2300      	movs	r3, #0
 80048fe:	77fb      	strb	r3, [r7, #31]


  if (args->argc == 1 && args->isStr(0, "info"))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	881b      	ldrh	r3, [r3, #0]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d127      	bne.n	8004958 <cliUart+0x64>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	497e      	ldr	r1, [pc, #504]	@ (8004b08 <cliUart+0x214>)
 800490e:	2000      	movs	r0, #0
 8004910:	4798      	blx	r3
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d01f      	beq.n	8004958 <cliUart+0x64>
  {
    for (int i=0; i<UART_MAX_CH; i++)
 8004918:	2300      	movs	r3, #0
 800491a:	61bb      	str	r3, [r7, #24]
 800491c:	e017      	b.n	800494e <cliUart+0x5a>
    {
      cliPrintf("_DEF_UART%d : %s, %d bps\n", i+1, uart_hw_tbl[i].p_msg, uartGetBaud(i));
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	1c5c      	adds	r4, r3, #1
 8004922:	497a      	ldr	r1, [pc, #488]	@ (8004b0c <cliUart+0x218>)
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4613      	mov	r3, r2
 8004928:	005b      	lsls	r3, r3, #1
 800492a:	4413      	add	r3, r2
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	440b      	add	r3, r1
 8004930:	681d      	ldr	r5, [r3, #0]
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	4618      	mov	r0, r3
 8004938:	f7ff ffbc 	bl	80048b4 <uartGetBaud>
 800493c:	4603      	mov	r3, r0
 800493e:	462a      	mov	r2, r5
 8004940:	4621      	mov	r1, r4
 8004942:	4873      	ldr	r0, [pc, #460]	@ (8004b10 <cliUart+0x21c>)
 8004944:	f7fd f90c 	bl	8001b60 <cliPrintf>
    for (int i=0; i<UART_MAX_CH; i++)
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	3301      	adds	r3, #1
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	2b01      	cmp	r3, #1
 8004952:	dde4      	ble.n	800491e <cliUart+0x2a>
    }
    ret = true;
 8004954:	2301      	movs	r3, #1
 8004956:	77fb      	strb	r3, [r7, #31]
  }

  if (args->argc == 2 && args->isStr(0, "test"))
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	881b      	ldrh	r3, [r3, #0]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d15f      	bne.n	8004a20 <cliUart+0x12c>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	496b      	ldr	r1, [pc, #428]	@ (8004b14 <cliUart+0x220>)
 8004966:	2000      	movs	r0, #0
 8004968:	4798      	blx	r3
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d057      	beq.n	8004a20 <cliUart+0x12c>
  {
    uint8_t uart_ch;

    uart_ch = constrain(args->getData(1), 1, UART_MAX_CH) - 1;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	2001      	movs	r0, #1
 8004976:	4798      	blx	r3
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	dd11      	ble.n	80049a2 <cliUart+0xae>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	2001      	movs	r0, #1
 8004984:	4798      	blx	r3
 8004986:	4603      	mov	r3, r0
 8004988:	2b02      	cmp	r3, #2
 800498a:	dc08      	bgt.n	800499e <cliUart+0xaa>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	2001      	movs	r0, #1
 8004992:	4798      	blx	r3
 8004994:	4603      	mov	r3, r0
 8004996:	b2db      	uxtb	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b2db      	uxtb	r3, r3
 800499c:	e002      	b.n	80049a4 <cliUart+0xb0>
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <cliUart+0xb0>
 80049a2:	2300      	movs	r3, #0
 80049a4:	75bb      	strb	r3, [r7, #22]

    if (uart_ch != cliGetPort())
 80049a6:	f7fc fbf5 	bl	8001194 <cliGetPort>
 80049aa:	4603      	mov	r3, r0
 80049ac:	461a      	mov	r2, r3
 80049ae:	7dbb      	ldrb	r3, [r7, #22]
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d02e      	beq.n	8004a12 <cliUart+0x11e>
    {
      uint8_t rx_data;

      while(1)
      {
        if (uartAvailable(uart_ch) > 0)
 80049b4:	7dbb      	ldrb	r3, [r7, #22]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7ff fe6a 	bl	8004690 <uartAvailable>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00c      	beq.n	80049dc <cliUart+0xe8>
        {
          rx_data = uartRead(uart_ch);
 80049c2:	7dbb      	ldrb	r3, [r7, #22]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7ff fea3 	bl	8004710 <uartRead>
 80049ca:	4603      	mov	r3, r0
 80049cc:	753b      	strb	r3, [r7, #20]
          cliPrintf("<- _DEF_UART%d RX : 0x%X\n", uart_ch + 1, rx_data);
 80049ce:	7dbb      	ldrb	r3, [r7, #22]
 80049d0:	3301      	adds	r3, #1
 80049d2:	7d3a      	ldrb	r2, [r7, #20]
 80049d4:	4619      	mov	r1, r3
 80049d6:	4850      	ldr	r0, [pc, #320]	@ (8004b18 <cliUart+0x224>)
 80049d8:	f7fd f8c2 	bl	8001b60 <cliPrintf>
        }

        if (cliAvailable() > 0)
 80049dc:	f7fc fca2 	bl	8001324 <cliAvailable>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d0e6      	beq.n	80049b4 <cliUart+0xc0>
        {
          rx_data = cliRead();
 80049e6:	f7fc fca9 	bl	800133c <cliRead>
 80049ea:	4603      	mov	r3, r0
 80049ec:	753b      	strb	r3, [r7, #20]
          if (rx_data == 'q')
 80049ee:	7d3b      	ldrb	r3, [r7, #20]
 80049f0:	2b71      	cmp	r3, #113	@ 0x71
 80049f2:	d012      	beq.n	8004a1a <cliUart+0x126>
          {
            break;
          }
          else
          {
            uartWrite(uart_ch, &rx_data, 1);
 80049f4:	f107 0114 	add.w	r1, r7, #20
 80049f8:	7dbb      	ldrb	r3, [r7, #22]
 80049fa:	2201      	movs	r2, #1
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff fee1 	bl	80047c4 <uartWrite>
            cliPrintf("-> _DEF_UART%d TX : 0x%X\n", uart_ch + 1, rx_data);
 8004a02:	7dbb      	ldrb	r3, [r7, #22]
 8004a04:	3301      	adds	r3, #1
 8004a06:	7d3a      	ldrb	r2, [r7, #20]
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4844      	ldr	r0, [pc, #272]	@ (8004b1c <cliUart+0x228>)
 8004a0c:	f7fd f8a8 	bl	8001b60 <cliPrintf>
        if (uartAvailable(uart_ch) > 0)
 8004a10:	e7d0      	b.n	80049b4 <cliUart+0xc0>
        }
      }
    }
    else
    {
      cliPrintf("This is cliPort\n");
 8004a12:	4843      	ldr	r0, [pc, #268]	@ (8004b20 <cliUart+0x22c>)
 8004a14:	f7fd f8a4 	bl	8001b60 <cliPrintf>
 8004a18:	e000      	b.n	8004a1c <cliUart+0x128>
            break;
 8004a1a:	bf00      	nop
    }
    ret = true;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	77fb      	strb	r3, [r7, #31]
  }
  if (args->argc == 3 && args->isStr(0, "lin") && args->isStr(1, "test"))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	881b      	ldrh	r3, [r3, #0]
 8004a24:	2b03      	cmp	r3, #3
 8004a26:	d15a      	bne.n	8004ade <cliUart+0x1ea>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	493d      	ldr	r1, [pc, #244]	@ (8004b24 <cliUart+0x230>)
 8004a2e:	2000      	movs	r0, #0
 8004a30:	4798      	blx	r3
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d052      	beq.n	8004ade <cliUart+0x1ea>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	4935      	ldr	r1, [pc, #212]	@ (8004b14 <cliUart+0x220>)
 8004a3e:	2001      	movs	r0, #1
 8004a40:	4798      	blx	r3
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d04a      	beq.n	8004ade <cliUart+0x1ea>
  {
  uint8_t uart_ch;
  //sync 0x55, id 0x16(0xD6), data: 0x11, 0x22, 0x33, checksum: 0xC2
    uint8_t tx_lin_data[6] = {0x55, 0xD6, 0x11, 0x22, 0x33, 0xC2};
 8004a48:	4a37      	ldr	r2, [pc, #220]	@ (8004b28 <cliUart+0x234>)
 8004a4a:	f107 030c 	add.w	r3, r7, #12
 8004a4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004a52:	6018      	str	r0, [r3, #0]
 8004a54:	3304      	adds	r3, #4
 8004a56:	8019      	strh	r1, [r3, #0]

  uart_ch = constrain(args->getData(2), 1, UART_MAX_CH) - 1;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	2002      	movs	r0, #2
 8004a5e:	4798      	blx	r3
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	dd11      	ble.n	8004a8a <cliUart+0x196>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	2002      	movs	r0, #2
 8004a6c:	4798      	blx	r3
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	dc08      	bgt.n	8004a86 <cliUart+0x192>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	2002      	movs	r0, #2
 8004a7a:	4798      	blx	r3
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	e002      	b.n	8004a8c <cliUart+0x198>
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <cliUart+0x198>
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	757b      	strb	r3, [r7, #21]
    uartLinSendBreak(uart_ch);
 8004a8e:	7d7b      	ldrb	r3, [r7, #21]
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7ff fe73 	bl	800477c <uartLinSendBreak>
    uartWrite(uart_ch, tx_lin_data, 6);
 8004a96:	f107 010c 	add.w	r1, r7, #12
 8004a9a:	7d7b      	ldrb	r3, [r7, #21]
 8004a9c:	2206      	movs	r2, #6
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff fe90 	bl	80047c4 <uartWrite>
  cliPrintf("-> _DEF_UART%d Send Lin Packet : ", uart_ch + 1);
 8004aa4:	7d7b      	ldrb	r3, [r7, #21]
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	4820      	ldr	r0, [pc, #128]	@ (8004b2c <cliUart+0x238>)
 8004aac:	f7fd f858 	bl	8001b60 <cliPrintf>
  for(uint8_t i=0;i<6;i++)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	75fb      	strb	r3, [r7, #23]
 8004ab4:	e00b      	b.n	8004ace <cliUart+0x1da>
  {
    cliPrintf("%02X ", tx_lin_data[i]);
 8004ab6:	7dfb      	ldrb	r3, [r7, #23]
 8004ab8:	3320      	adds	r3, #32
 8004aba:	443b      	add	r3, r7
 8004abc:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	481b      	ldr	r0, [pc, #108]	@ (8004b30 <cliUart+0x23c>)
 8004ac4:	f7fd f84c 	bl	8001b60 <cliPrintf>
  for(uint8_t i=0;i<6;i++)
 8004ac8:	7dfb      	ldrb	r3, [r7, #23]
 8004aca:	3301      	adds	r3, #1
 8004acc:	75fb      	strb	r3, [r7, #23]
 8004ace:	7dfb      	ldrb	r3, [r7, #23]
 8004ad0:	2b05      	cmp	r3, #5
 8004ad2:	d9f0      	bls.n	8004ab6 <cliUart+0x1c2>
  }
  cliPrintf("\n");
 8004ad4:	4817      	ldr	r0, [pc, #92]	@ (8004b34 <cliUart+0x240>)
 8004ad6:	f7fd f843 	bl	8001b60 <cliPrintf>
  ret = true;
 8004ada:	2301      	movs	r3, #1
 8004adc:	77fb      	strb	r3, [r7, #31]
  }

  if (ret == false)
 8004ade:	7ffb      	ldrb	r3, [r7, #31]
 8004ae0:	f083 0301 	eor.w	r3, r3, #1
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00a      	beq.n	8004b00 <cliUart+0x20c>
  {
    cliPrintf("uart info\n");
 8004aea:	4813      	ldr	r0, [pc, #76]	@ (8004b38 <cliUart+0x244>)
 8004aec:	f7fd f838 	bl	8001b60 <cliPrintf>
    cliPrintf("uart test ch[1~%d]\n", HW_UART_MAX_CH);
 8004af0:	2102      	movs	r1, #2
 8004af2:	4812      	ldr	r0, [pc, #72]	@ (8004b3c <cliUart+0x248>)
 8004af4:	f7fd f834 	bl	8001b60 <cliPrintf>
    cliPrintf("uart lin test ch[1~%d]\n", HW_UART_MAX_CH);
 8004af8:	2102      	movs	r1, #2
 8004afa:	4811      	ldr	r0, [pc, #68]	@ (8004b40 <cliUart+0x24c>)
 8004afc:	f7fd f830 	bl	8001b60 <cliPrintf>
  }
}
 8004b00:	bf00      	nop
 8004b02:	3720      	adds	r7, #32
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bdb0      	pop	{r4, r5, r7, pc}
 8004b08:	08010a18 	.word	0x08010a18
 8004b0c:	08010d08 	.word	0x08010d08
 8004b10:	08010a20 	.word	0x08010a20
 8004b14:	08010a3c 	.word	0x08010a3c
 8004b18:	08010a44 	.word	0x08010a44
 8004b1c:	08010a60 	.word	0x08010a60
 8004b20:	08010a7c 	.word	0x08010a7c
 8004b24:	08010a90 	.word	0x08010a90
 8004b28:	08010afc 	.word	0x08010afc
 8004b2c:	08010a94 	.word	0x08010a94
 8004b30:	08010ab8 	.word	0x08010ab8
 8004b34:	08010ac0 	.word	0x08010ac0
 8004b38:	08010ac4 	.word	0x08010ac4
 8004b3c:	08010ad0 	.word	0x08010ad0
 8004b40:	08010ae4 	.word	0x08010ae4

08004b44 <icm42670Init>:




bool icm42670Init(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
  bool ret = true;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	71fb      	strb	r3, [r7, #7]


  if (!i2cIsBegin(i2c_ch))
 8004b4e:	4b20      	ldr	r3, [pc, #128]	@ (8004bd0 <icm42670Init+0x8c>)
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fe fa56 	bl	8003004 <i2cIsBegin>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	f083 0301 	eor.w	r3, r3, #1
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d007      	beq.n	8004b74 <icm42670Init+0x30>
  {
    ret = i2cBegin(i2c_ch, 100);
 8004b64:	4b1a      	ldr	r3, [pc, #104]	@ (8004bd0 <icm42670Init+0x8c>)
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	2164      	movs	r1, #100	@ 0x64
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fe f9c4 	bl	8002ef8 <i2cBegin>
 8004b70:	4603      	mov	r3, r0
 8004b72:	71fb      	strb	r3, [r7, #7]
  }

  if (ret)
 8004b74:	79fb      	ldrb	r3, [r7, #7]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00e      	beq.n	8004b98 <icm42670Init+0x54>
  {
    uint8_t data = 0;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	71bb      	strb	r3, [r7, #6]
   
    regReadByte(ICM42670_REG_WHO_AM_I, &data);
 8004b7e:	1dbb      	adds	r3, r7, #6
 8004b80:	4619      	mov	r1, r3
 8004b82:	2075      	movs	r0, #117	@ 0x75
 8004b84:	f000 f90c 	bl	8004da0 <regReadByte>
    if (data == WHO_AM_I)
 8004b88:	79bb      	ldrb	r3, [r7, #6]
 8004b8a:	2b67      	cmp	r3, #103	@ 0x67
 8004b8c:	d104      	bne.n	8004b98 <icm42670Init+0x54>
    {
      icm42670InitRegs();
 8004b8e:	f000 f82d 	bl	8004bec <icm42670InitRegs>
      is_found = true;
 8004b92:	4b10      	ldr	r3, [pc, #64]	@ (8004bd4 <icm42670Init+0x90>)
 8004b94:	2201      	movs	r2, #1
 8004b96:	701a      	strb	r2, [r3, #0]
    }    
  }
  if (is_found)
 8004b98:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd4 <icm42670Init+0x90>)
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d003      	beq.n	8004ba8 <icm42670Init+0x64>
    logPrintf("[OK] ICM42670 Found\n");
 8004ba0:	480d      	ldr	r0, [pc, #52]	@ (8004bd8 <icm42670Init+0x94>)
 8004ba2:	f7ff f92b 	bl	8003dfc <logPrintf>
 8004ba6:	e002      	b.n	8004bae <icm42670Init+0x6a>
  else
    logPrintf("[NG] ICM42670 Not Found\n");
 8004ba8:	480c      	ldr	r0, [pc, #48]	@ (8004bdc <icm42670Init+0x98>)
 8004baa:	f7ff f927 	bl	8003dfc <logPrintf>

#ifdef _USE_HW_CLI
  cliAdd("icm42670", cliCmd);
 8004bae:	490c      	ldr	r1, [pc, #48]	@ (8004be0 <icm42670Init+0x9c>)
 8004bb0:	480c      	ldr	r0, [pc, #48]	@ (8004be4 <icm42670Init+0xa0>)
 8004bb2:	f7fd f8e5 	bl	8001d80 <cliAdd>
#endif

  is_init = is_found;
 8004bb6:	4b07      	ldr	r3, [pc, #28]	@ (8004bd4 <icm42670Init+0x90>)
 8004bb8:	781a      	ldrb	r2, [r3, #0]
 8004bba:	4b0b      	ldr	r3, [pc, #44]	@ (8004be8 <icm42670Init+0xa4>)
 8004bbc:	701a      	strb	r2, [r3, #0]
  ret = is_init;
 8004bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8004be8 <icm42670Init+0xa4>)
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8004bc4:	79fb      	ldrb	r3, [r7, #7]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3708      	adds	r7, #8
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	20002bea 	.word	0x20002bea
 8004bd4:	20002beb 	.word	0x20002beb
 8004bd8:	08010b04 	.word	0x08010b04
 8004bdc:	08010b1c 	.word	0x08010b1c
 8004be0:	08004ec1 	.word	0x08004ec1
 8004be4:	08010b38 	.word	0x08010b38
 8004be8:	20002be9 	.word	0x20002be9

08004bec <icm42670InitRegs>:

bool icm42670InitRegs(void)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
  
  uint8_t data;


  data = 1 << ICM42670_FIFO_FLUSH_SHIFT;
 8004bf2:	2304      	movs	r3, #4
 8004bf4:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_SIGNAL_PATH_RESET, data);
 8004bf6:	79fb      	ldrb	r3, [r7, #7]
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	2002      	movs	r0, #2
 8004bfc:	f000 f8e3 	bl	8004dc6 <regWriteByte>
  delay(1);
 8004c00:	2001      	movs	r0, #1
 8004c02:	f7fd facd 	bl	80021a0 <delay>

  data = 1 << ICM42670_SOFT_RESET_DEVICE_CONFIG_SHIFT;
 8004c06:	2310      	movs	r3, #16
 8004c08:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_SIGNAL_PATH_RESET, data);
 8004c0a:	79fb      	ldrb	r3, [r7, #7]
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	2002      	movs	r0, #2
 8004c10:	f000 f8d9 	bl	8004dc6 <regWriteByte>
  delay(10);
 8004c14:	200a      	movs	r0, #10
 8004c16:	f7fd fac3 	bl	80021a0 <delay>


  data  = ICM42670_GYRO_ENABLE_LN_MODE  << ICM42670_GYRO_MODE_SHIFT;
 8004c1a:	230c      	movs	r3, #12
 8004c1c:	71fb      	strb	r3, [r7, #7]
  data |= ICM42670_ACCEL_ENABLE_LN_MODE << ICM42670_ACCEL_MODE_SHIFT;
 8004c1e:	79fb      	ldrb	r3, [r7, #7]
 8004c20:	f043 0303 	orr.w	r3, r3, #3
 8004c24:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_PWR_MGMT0, data);
 8004c26:	79fb      	ldrb	r3, [r7, #7]
 8004c28:	4619      	mov	r1, r3
 8004c2a:	201f      	movs	r0, #31
 8004c2c:	f000 f8cb 	bl	8004dc6 <regWriteByte>
  delay(50);
 8004c30:	2032      	movs	r0, #50	@ 0x32
 8004c32:	f7fd fab5 	bl	80021a0 <delay>


  data  = (ICM42670_INT_MODE_LATCHED         << ICM42670_INT1_MODE_SHIFT);
 8004c36:	2304      	movs	r3, #4
 8004c38:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_DRIVE_PUSH_PULL      << ICM42670_INT1_DRIVE_CIRCUIT_SHIFT);
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	f043 0302 	orr.w	r3, r3, #2
 8004c40:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_POLARITY_ACTIVE_HIGH << ICM42670_INT1_POLARITY_SHIFT);
 8004c42:	79fb      	ldrb	r3, [r7, #7]
 8004c44:	f043 0301 	orr.w	r3, r3, #1
 8004c48:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_MODE_LATCHED         << ICM42670_INT2_MODE_SHIFT);
 8004c4a:	79fb      	ldrb	r3, [r7, #7]
 8004c4c:	f043 0320 	orr.w	r3, r3, #32
 8004c50:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_DRIVE_PUSH_PULL      << ICM42670_INT2_DRIVE_CIRCUIT_SHIFT);
 8004c52:	79fb      	ldrb	r3, [r7, #7]
 8004c54:	f043 0310 	orr.w	r3, r3, #16
 8004c58:	71fb      	strb	r3, [r7, #7]
  data |= (ICM42670_INT_POLARITY_ACTIVE_HIGH << ICM42670_INT2_POLARITY_SHIFT);
 8004c5a:	79fb      	ldrb	r3, [r7, #7]
 8004c5c:	f043 0308 	orr.w	r3, r3, #8
 8004c60:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_INT_CONFIG, data);
 8004c62:	79fb      	ldrb	r3, [r7, #7]
 8004c64:	4619      	mov	r1, r3
 8004c66:	2006      	movs	r0, #6
 8004c68:	f000 f8ad 	bl	8004dc6 <regWriteByte>


  data = (1 << ICM42670_DRDY_INT1_EN_SHIFT);
 8004c6c:	2308      	movs	r3, #8
 8004c6e:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_INT_SOURCE0, data);
 8004c70:	79fb      	ldrb	r3, [r7, #7]
 8004c72:	4619      	mov	r1, r3
 8004c74:	202b      	movs	r0, #43	@ 0x2b
 8004c76:	f000 f8a6 	bl	8004dc6 <regWriteByte>


  // GYRO
  //
  data  = ICM42670_GYRO_RANGE_1000DPS << ICM42670_GYRO_UI_FS_SEL_SHIFT;//ICM42670_GYRO_RANGE_2000DPS
 8004c7a:	2320      	movs	r3, #32
 8004c7c:	71fb      	strb	r3, [r7, #7]
  data |= ICM42670_GYRO_ODR_1_6KHZ << ICM42670_GYRO_ODR_SHIFT;//ICM42670_GYRO_ODR_1_6KHZ
 8004c7e:	79fb      	ldrb	r3, [r7, #7]
 8004c80:	f043 0305 	orr.w	r3, r3, #5
 8004c84:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_GYRO_CONFIG0, data);
 8004c86:	79fb      	ldrb	r3, [r7, #7]
 8004c88:	4619      	mov	r1, r3
 8004c8a:	2020      	movs	r0, #32
 8004c8c:	f000 f89b 	bl	8004dc6 <regWriteByte>

  data = ICM42670_GYRO_LFP_BYPASSED << ICM42670_GYRO_UI_FILT_BW_SHIFT;
 8004c90:	2300      	movs	r3, #0
 8004c92:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_GYRO_CONFIG1, data);
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	4619      	mov	r1, r3
 8004c98:	2023      	movs	r0, #35	@ 0x23
 8004c9a:	f000 f894 	bl	8004dc6 <regWriteByte>

  // ACCEL
  //
  data  = ICM42670_ACCEL_RANGE_8G  << ICM42670_ACCEL_UI_FS_SEL_SHIFT;
 8004c9e:	2320      	movs	r3, #32
 8004ca0:	71fb      	strb	r3, [r7, #7]
  data |= ICM42670_ACCEL_ODR_1_6KHZ << ICM42670_ACCEL_ODR_SHIFT;//ICM42670_ACCEL_ODR_1_6KHZ
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	f043 0305 	orr.w	r3, r3, #5
 8004ca8:	71fb      	strb	r3, [r7, #7]
  regWriteByte(ICM42670_REG_ACCEL_CONFIG0, data);
 8004caa:	79fb      	ldrb	r3, [r7, #7]
 8004cac:	4619      	mov	r1, r3
 8004cae:	2021      	movs	r0, #33	@ 0x21
 8004cb0:	f000 f889 	bl	8004dc6 <regWriteByte>

  data  = ICM42670_ACCEL_AVG_2X   << ICM42670_ACCEL_UI_AVG_SHIFT;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	71fb      	strb	r3, [r7, #7]
  data |= ICM42670_ACCEL_LFP_BYPASSED << ICM42670_ACCEL_UI_FILT_BW_SHIFT;
  regWriteByte(ICM42670_REG_ACCEL_CONFIG1, data);
 8004cb8:	79fb      	ldrb	r3, [r7, #7]
 8004cba:	4619      	mov	r1, r3
 8004cbc:	2024      	movs	r0, #36	@ 0x24
 8004cbe:	f000 f882 	bl	8004dc6 <regWriteByte>

  return true;
 8004cc2:	2301      	movs	r3, #1
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3708      	adds	r7, #8
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <icm42670GetInfo>:

bool icm42670GetInfo(icm42670_info_t *p_info)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b086      	sub	sp, #24
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  bool ret = true;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[14];
  
  if (is_found == false)
 8004cd8:	4b30      	ldr	r3, [pc, #192]	@ (8004d9c <icm42670GetInfo+0xd0>)
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	f083 0301 	eor.w	r3, r3, #1
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <icm42670GetInfo+0x1e>
    return false;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	e054      	b.n	8004d94 <icm42670GetInfo+0xc8>
  
  p_info->timestamp = micros();
 8004cea:	f7fd fa81 	bl	80021f0 <micros>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	611a      	str	r2, [r3, #16]
  ret = regRead(ICM42670_REG_TEMP_DATA1, buf, sizeof(buf));
 8004cf4:	f107 0308 	add.w	r3, r7, #8
 8004cf8:	220e      	movs	r2, #14
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	2009      	movs	r0, #9
 8004cfe:	f000 f877 	bl	8004df0 <regRead>
 8004d02:	4603      	mov	r3, r0
 8004d04:	75fb      	strb	r3, [r7, #23]

  p_info->acc_x = (buf[2]<<8) | (buf[3]<<0);
 8004d06:	7abb      	ldrb	r3, [r7, #10]
 8004d08:	021b      	lsls	r3, r3, #8
 8004d0a:	b21a      	sxth	r2, r3
 8004d0c:	7afb      	ldrb	r3, [r7, #11]
 8004d0e:	b21b      	sxth	r3, r3
 8004d10:	4313      	orrs	r3, r2
 8004d12:	b21a      	sxth	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	801a      	strh	r2, [r3, #0]
  p_info->acc_y = (buf[4]<<8) | (buf[5]<<0);
 8004d18:	7b3b      	ldrb	r3, [r7, #12]
 8004d1a:	021b      	lsls	r3, r3, #8
 8004d1c:	b21a      	sxth	r2, r3
 8004d1e:	7b7b      	ldrb	r3, [r7, #13]
 8004d20:	b21b      	sxth	r3, r3
 8004d22:	4313      	orrs	r3, r2
 8004d24:	b21a      	sxth	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	805a      	strh	r2, [r3, #2]
  p_info->acc_z = (buf[6]<<8) | (buf[7]<<0);
 8004d2a:	7bbb      	ldrb	r3, [r7, #14]
 8004d2c:	021b      	lsls	r3, r3, #8
 8004d2e:	b21a      	sxth	r2, r3
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
 8004d32:	b21b      	sxth	r3, r3
 8004d34:	4313      	orrs	r3, r2
 8004d36:	b21a      	sxth	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	809a      	strh	r2, [r3, #4]

  p_info->gyro_x = (buf[8]<<8) | (buf[9]<<0);
 8004d3c:	7c3b      	ldrb	r3, [r7, #16]
 8004d3e:	021b      	lsls	r3, r3, #8
 8004d40:	b21a      	sxth	r2, r3
 8004d42:	7c7b      	ldrb	r3, [r7, #17]
 8004d44:	b21b      	sxth	r3, r3
 8004d46:	4313      	orrs	r3, r2
 8004d48:	b21a      	sxth	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	80da      	strh	r2, [r3, #6]
  p_info->gyro_y = (buf[10]<<8) | (buf[11]<<0);
 8004d4e:	7cbb      	ldrb	r3, [r7, #18]
 8004d50:	021b      	lsls	r3, r3, #8
 8004d52:	b21a      	sxth	r2, r3
 8004d54:	7cfb      	ldrb	r3, [r7, #19]
 8004d56:	b21b      	sxth	r3, r3
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	b21a      	sxth	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	811a      	strh	r2, [r3, #8]
  p_info->gyro_z = (buf[12]<<8) | (buf[13]<<0);
 8004d60:	7d3b      	ldrb	r3, [r7, #20]
 8004d62:	021b      	lsls	r3, r3, #8
 8004d64:	b21a      	sxth	r2, r3
 8004d66:	7d7b      	ldrb	r3, [r7, #21]
 8004d68:	b21b      	sxth	r3, r3
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	b21a      	sxth	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	815a      	strh	r2, [r3, #10]

  p_info->temp = (buf[0]<<8) | (buf[1]<<0);
 8004d72:	7a3b      	ldrb	r3, [r7, #8]
 8004d74:	021b      	lsls	r3, r3, #8
 8004d76:	b21a      	sxth	r2, r3
 8004d78:	7a7b      	ldrb	r3, [r7, #9]
 8004d7a:	b21b      	sxth	r3, r3
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	b21a      	sxth	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	819a      	strh	r2, [r3, #12]

  p_info->acc_scale = 16384;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004d8a:	829a      	strh	r2, [r3, #20]
  p_info->gyro_scale = 164;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	22a4      	movs	r2, #164	@ 0xa4
 8004d90:	82da      	strh	r2, [r3, #22]
  
  return ret;
 8004d92:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3718      	adds	r7, #24
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	20002beb 	.word	0x20002beb

08004da0 <regReadByte>:

bool regReadByte(uint16_t addr, uint8_t *p_data)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	4603      	mov	r3, r0
 8004da8:	6039      	str	r1, [r7, #0]
 8004daa:	80fb      	strh	r3, [r7, #6]
  bool ret;  

  ret = regRead(addr, p_data, 1);
 8004dac:	88fb      	ldrh	r3, [r7, #6]
 8004dae:	2201      	movs	r2, #1
 8004db0:	6839      	ldr	r1, [r7, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 f81c 	bl	8004df0 <regRead>
 8004db8:	4603      	mov	r3, r0
 8004dba:	73fb      	strb	r3, [r7, #15]
  return ret;
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <regWriteByte>:

bool regWriteByte(uint16_t addr, uint8_t data)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b084      	sub	sp, #16
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	4603      	mov	r3, r0
 8004dce:	460a      	mov	r2, r1
 8004dd0:	80fb      	strh	r3, [r7, #6]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	717b      	strb	r3, [r7, #5]
  bool ret;  

  ret = regWrite(addr, &data, 1);
 8004dd6:	1d79      	adds	r1, r7, #5
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f000 f83b 	bl	8004e58 <regWrite>
 8004de2:	4603      	mov	r3, r0
 8004de4:	73fb      	strb	r3, [r7, #15]
  return ret;
 8004de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <regRead>:

bool regRead(uint16_t addr, uint8_t *p_data, uint16_t length)
{
 8004df0:	b590      	push	{r4, r7, lr}
 8004df2:	b087      	sub	sp, #28
 8004df4:	af02      	add	r7, sp, #8
 8004df6:	4603      	mov	r3, r0
 8004df8:	6039      	str	r1, [r7, #0]
 8004dfa:	80fb      	strh	r3, [r7, #6]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	80bb      	strh	r3, [r7, #4]
  bool ret = true;  
 8004e00:	2301      	movs	r3, #1
 8004e02:	73fb      	strb	r3, [r7, #15]

  ret = i2cIsDeviceReady(i2c_ch, i2c_addr);
 8004e04:	4b12      	ldr	r3, [pc, #72]	@ (8004e50 <regRead+0x60>)
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	4a12      	ldr	r2, [pc, #72]	@ (8004e54 <regRead+0x64>)
 8004e0a:	7812      	ldrb	r2, [r2, #0]
 8004e0c:	4611      	mov	r1, r2
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7fe f99e 	bl	8003150 <i2cIsDeviceReady>
 8004e14:	4603      	mov	r3, r0
 8004e16:	73fb      	strb	r3, [r7, #15]
  if (ret)
 8004e18:	7bfb      	ldrb	r3, [r7, #15]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d012      	beq.n	8004e44 <regRead+0x54>
  {
    ret = i2cReadBytes(i2c_ch, i2c_addr, addr, p_data, length, length * 5);
 8004e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004e50 <regRead+0x60>)
 8004e20:	7818      	ldrb	r0, [r3, #0]
 8004e22:	4b0c      	ldr	r3, [pc, #48]	@ (8004e54 <regRead+0x64>)
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	461c      	mov	r4, r3
 8004e28:	88b9      	ldrh	r1, [r7, #4]
 8004e2a:	88ba      	ldrh	r2, [r7, #4]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	88fa      	ldrh	r2, [r7, #6]
 8004e34:	9301      	str	r3, [sp, #4]
 8004e36:	9100      	str	r1, [sp, #0]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	4621      	mov	r1, r4
 8004e3c:	f7fe f9cc 	bl	80031d8 <i2cReadBytes>
 8004e40:	4603      	mov	r3, r0
 8004e42:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8004e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3714      	adds	r7, #20
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd90      	pop	{r4, r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20002bea 	.word	0x20002bea
 8004e54:	2000005c 	.word	0x2000005c

08004e58 <regWrite>:

bool regWrite(uint16_t addr, uint8_t *p_data, uint16_t length)
{
 8004e58:	b590      	push	{r4, r7, lr}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af02      	add	r7, sp, #8
 8004e5e:	4603      	mov	r3, r0
 8004e60:	6039      	str	r1, [r7, #0]
 8004e62:	80fb      	strh	r3, [r7, #6]
 8004e64:	4613      	mov	r3, r2
 8004e66:	80bb      	strh	r3, [r7, #4]
  bool ret = true;  
 8004e68:	2301      	movs	r3, #1
 8004e6a:	73fb      	strb	r3, [r7, #15]

  ret = i2cIsDeviceReady(i2c_ch, i2c_addr);
 8004e6c:	4b12      	ldr	r3, [pc, #72]	@ (8004eb8 <regWrite+0x60>)
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	4a12      	ldr	r2, [pc, #72]	@ (8004ebc <regWrite+0x64>)
 8004e72:	7812      	ldrb	r2, [r2, #0]
 8004e74:	4611      	mov	r1, r2
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fe f96a 	bl	8003150 <i2cIsDeviceReady>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	73fb      	strb	r3, [r7, #15]
  if (ret)
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d012      	beq.n	8004eac <regWrite+0x54>
  {
    ret = i2cWriteBytes(i2c_ch, i2c_addr, addr, p_data, length, length * 5);
 8004e86:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb8 <regWrite+0x60>)
 8004e88:	7818      	ldrb	r0, [r3, #0]
 8004e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8004ebc <regWrite+0x64>)
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	461c      	mov	r4, r3
 8004e90:	88b9      	ldrh	r1, [r7, #4]
 8004e92:	88ba      	ldrh	r2, [r7, #4]
 8004e94:	4613      	mov	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	88fa      	ldrh	r2, [r7, #6]
 8004e9c:	9301      	str	r3, [sp, #4]
 8004e9e:	9100      	str	r1, [sp, #0]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	4621      	mov	r1, r4
 8004ea4:	f7fe f9f2 	bl	800328c <i2cWriteBytes>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd90      	pop	{r4, r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	20002bea 	.word	0x20002bea
 8004ebc:	2000005c 	.word	0x2000005c

08004ec0 <cliCmd>:

#ifdef _USE_HW_CLI
void cliCmd(cli_args_t *args)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b08c      	sub	sp, #48	@ 0x30
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	881b      	ldrh	r3, [r3, #0]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d11f      	bne.n	8004f16 <cliCmd+0x56>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	4958      	ldr	r1, [pc, #352]	@ (800503c <cliCmd+0x17c>)
 8004edc:	2000      	movs	r0, #0
 8004ede:	4798      	blx	r3
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d017      	beq.n	8004f16 <cliCmd+0x56>
  {
    uint8_t data = 0;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    regReadByte(REG_WHO_AM_I, &data);
 8004eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	2075      	movs	r0, #117	@ 0x75
 8004ef4:	f7ff ff54 	bl	8004da0 <regReadByte>
    
    cliPrintf("is init  : %d\n", is_init);
 8004ef8:	4b51      	ldr	r3, [pc, #324]	@ (8005040 <cliCmd+0x180>)
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	4619      	mov	r1, r3
 8004efe:	4851      	ldr	r0, [pc, #324]	@ (8005044 <cliCmd+0x184>)
 8004f00:	f7fc fe2e 	bl	8001b60 <cliPrintf>
    cliPrintf("WHO_AM_I : 0x%02X\n", data);
 8004f04:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004f08:	4619      	mov	r1, r3
 8004f0a:	484f      	ldr	r0, [pc, #316]	@ (8005048 <cliCmd+0x188>)
 8004f0c:	f7fc fe28 	bl	8001b60 <cliPrintf>
    ret = true;
 8004f10:	2301      	movs	r3, #1
 8004f12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "reg") == true)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	881b      	ldrh	r3, [r3, #0]
 8004f1a:	2b03      	cmp	r3, #3
 8004f1c:	d136      	bne.n	8004f8c <cliCmd+0xcc>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	494a      	ldr	r1, [pc, #296]	@ (800504c <cliCmd+0x18c>)
 8004f24:	2000      	movs	r0, #0
 8004f26:	4798      	blx	r3
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d02e      	beq.n	8004f8c <cliCmd+0xcc>
  {
    uint16_t addr;
    uint8_t data;
    uint8_t len;

    addr = args->getData(1);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	2001      	movs	r0, #1
 8004f34:	4798      	blx	r3
 8004f36:	4603      	mov	r3, r0
 8004f38:	84fb      	strh	r3, [r7, #38]	@ 0x26
    len  = args->getData(2);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	2002      	movs	r0, #2
 8004f40:	4798      	blx	r3
 8004f42:	4603      	mov	r3, r0
 8004f44:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25


    for (int i=0; i<len; i++)
 8004f48:	2300      	movs	r3, #0
 8004f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f4c:	e016      	b.n	8004f7c <cliCmd+0xbc>
    {
      regReadByte(addr + i, &data);
 8004f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004f54:	4413      	add	r3, r2
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	f107 0223 	add.w	r2, r7, #35	@ 0x23
 8004f5c:	4611      	mov	r1, r2
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7ff ff1e 	bl	8004da0 <regReadByte>
      cliPrintf("0x%02X : 0x%02X\n", addr + i, data);
 8004f64:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f68:	4413      	add	r3, r2
 8004f6a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004f6e:	4619      	mov	r1, r3
 8004f70:	4837      	ldr	r0, [pc, #220]	@ (8005050 <cliCmd+0x190>)
 8004f72:	f7fc fdf5 	bl	8001b60 <cliPrintf>
    for (int i=0; i<len; i++)
 8004f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f78:	3301      	adds	r3, #1
 8004f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f82:	429a      	cmp	r2, r3
 8004f84:	dbe3      	blt.n	8004f4e <cliCmd+0x8e>
    }
    ret = true;
 8004f86:	2301      	movs	r3, #1
 8004f88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  if (args->argc == 2 && args->isStr(0, "get") && args->isStr(1, "info"))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	881b      	ldrh	r3, [r3, #0]
 8004f90:	2b02      	cmp	r3, #2
 8004f92:	d13e      	bne.n	8005012 <cliCmd+0x152>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	492e      	ldr	r1, [pc, #184]	@ (8005054 <cliCmd+0x194>)
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	4798      	blx	r3
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d036      	beq.n	8005012 <cliCmd+0x152>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	4924      	ldr	r1, [pc, #144]	@ (800503c <cliCmd+0x17c>)
 8004faa:	2001      	movs	r0, #1
 8004fac:	4798      	blx	r3
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d02e      	beq.n	8005012 <cliCmd+0x152>
  {
    icm42670_info_t info;


    while(cliKeepLoop())
 8004fb4:	e025      	b.n	8005002 <cliCmd+0x142>
    {
      if (icm42670GetInfo(&info))
 8004fb6:	f107 0308 	add.w	r3, r7, #8
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7ff fe86 	bl	8004ccc <icm42670GetInfo>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d016      	beq.n	8004ff4 <cliCmd+0x134>
      {
        cliPrintf("ax=%-5d ay=%-5d az=%-5d, ", info.acc_x, info.acc_y, info.acc_z);
 8004fc6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004fca:	4619      	mov	r1, r3
 8004fcc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004fd6:	4820      	ldr	r0, [pc, #128]	@ (8005058 <cliCmd+0x198>)
 8004fd8:	f7fc fdc2 	bl	8001b60 <cliPrintf>
        cliPrintf("gx=%-5d gy=%-5d gz=%-5d\n", info.gyro_x, info.gyro_y, info.gyro_z);
 8004fdc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004fec:	481b      	ldr	r0, [pc, #108]	@ (800505c <cliCmd+0x19c>)
 8004fee:	f7fc fdb7 	bl	8001b60 <cliPrintf>
 8004ff2:	e003      	b.n	8004ffc <cliCmd+0x13c>
      }
      else
      {
        cliPrintf("icm42670GetInfo() Err\n");
 8004ff4:	481a      	ldr	r0, [pc, #104]	@ (8005060 <cliCmd+0x1a0>)
 8004ff6:	f7fc fdb3 	bl	8001b60 <cliPrintf>
        break;
 8004ffa:	e007      	b.n	800500c <cliCmd+0x14c>
      }
      delay(10);
 8004ffc:	200a      	movs	r0, #10
 8004ffe:	f7fd f8cf 	bl	80021a0 <delay>
    while(cliKeepLoop())
 8005002:	f7fc fea7 	bl	8001d54 <cliKeepLoop>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1d4      	bne.n	8004fb6 <cliCmd+0xf6>
    }
    ret = true;
 800500c:	2301      	movs	r3, #1
 800500e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  if (ret != true)
 8005012:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005016:	f083 0301 	eor.w	r3, r3, #1
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b00      	cmp	r3, #0
 800501e:	d008      	beq.n	8005032 <cliCmd+0x172>
  {
    cliPrintf("icm42670 info\n");
 8005020:	4810      	ldr	r0, [pc, #64]	@ (8005064 <cliCmd+0x1a4>)
 8005022:	f7fc fd9d 	bl	8001b60 <cliPrintf>
    cliPrintf("icm42670 reg addr len\n");
 8005026:	4810      	ldr	r0, [pc, #64]	@ (8005068 <cliCmd+0x1a8>)
 8005028:	f7fc fd9a 	bl	8001b60 <cliPrintf>
    cliPrintf("icm42670 get info\n");
 800502c:	480f      	ldr	r0, [pc, #60]	@ (800506c <cliCmd+0x1ac>)
 800502e:	f7fc fd97 	bl	8001b60 <cliPrintf>
  }
}
 8005032:	bf00      	nop
 8005034:	3730      	adds	r7, #48	@ 0x30
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	08010b44 	.word	0x08010b44
 8005040:	20002be9 	.word	0x20002be9
 8005044:	08010b4c 	.word	0x08010b4c
 8005048:	08010b5c 	.word	0x08010b5c
 800504c:	08010b70 	.word	0x08010b70
 8005050:	08010b74 	.word	0x08010b74
 8005054:	08010b88 	.word	0x08010b88
 8005058:	08010b8c 	.word	0x08010b8c
 800505c:	08010ba8 	.word	0x08010ba8
 8005060:	08010bc4 	.word	0x08010bc4
 8005064:	08010bdc 	.word	0x08010bdc
 8005068:	08010bec 	.word	0x08010bec
 800506c:	08010c04 	.word	0x08010c04

08005070 <madgwickInit>:
static float q3;	// quaternion of sensor frame relative to auxiliary frame



bool madgwickInit(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
	beta = betaDef;
 8005074:	4b15      	ldr	r3, [pc, #84]	@ (80050cc <madgwickInit+0x5c>)
 8005076:	4a16      	ldr	r2, [pc, #88]	@ (80050d0 <madgwickInit+0x60>)
 8005078:	601a      	str	r2, [r3, #0]

	q0 = 1.0f;
 800507a:	4b16      	ldr	r3, [pc, #88]	@ (80050d4 <madgwickInit+0x64>)
 800507c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005080:	601a      	str	r2, [r3, #0]
	q1 = 0.0f;
 8005082:	4b15      	ldr	r3, [pc, #84]	@ (80050d8 <madgwickInit+0x68>)
 8005084:	f04f 0200 	mov.w	r2, #0
 8005088:	601a      	str	r2, [r3, #0]
	q2 = 0.0f;
 800508a:	4b14      	ldr	r3, [pc, #80]	@ (80050dc <madgwickInit+0x6c>)
 800508c:	f04f 0200 	mov.w	r2, #0
 8005090:	601a      	str	r2, [r3, #0]
	q3 = 0.0f;
 8005092:	4b13      	ldr	r3, [pc, #76]	@ (80050e0 <madgwickInit+0x70>)
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	601a      	str	r2, [r3, #0]
	invSampleFreq = 1.0f / sampleFreqDef;
 800509a:	4b12      	ldr	r3, [pc, #72]	@ (80050e4 <madgwickInit+0x74>)
 800509c:	f04f 526c 	mov.w	r2, #989855744	@ 0x3b000000
 80050a0:	601a      	str	r2, [r3, #0]
	anglesComputed = 0;
 80050a2:	4b11      	ldr	r3, [pc, #68]	@ (80050e8 <madgwickInit+0x78>)
 80050a4:	2200      	movs	r2, #0
 80050a6:	701a      	strb	r2, [r3, #0]

  roll  = 0;
 80050a8:	4b10      	ldr	r3, [pc, #64]	@ (80050ec <madgwickInit+0x7c>)
 80050aa:	f04f 0200 	mov.w	r2, #0
 80050ae:	601a      	str	r2, [r3, #0]
  pitch = 0;
 80050b0:	4b0f      	ldr	r3, [pc, #60]	@ (80050f0 <madgwickInit+0x80>)
 80050b2:	f04f 0200 	mov.w	r2, #0
 80050b6:	601a      	str	r2, [r3, #0]
  yaw   = 0;
 80050b8:	4b0e      	ldr	r3, [pc, #56]	@ (80050f4 <madgwickInit+0x84>)
 80050ba:	f04f 0200 	mov.w	r2, #0
 80050be:	601a      	str	r2, [r3, #0]

  return true;
 80050c0:	2301      	movs	r3, #1
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr
 80050cc:	20002bec 	.word	0x20002bec
 80050d0:	3dcccccd 	.word	0x3dcccccd
 80050d4:	20002c04 	.word	0x20002c04
 80050d8:	20002c08 	.word	0x20002c08
 80050dc:	20002c0c 	.word	0x20002c0c
 80050e0:	20002c10 	.word	0x20002c10
 80050e4:	20002c00 	.word	0x20002c00
 80050e8:	20002bfc 	.word	0x20002bfc
 80050ec:	20002bf0 	.word	0x20002bf0
 80050f0:	20002bf4 	.word	0x20002bf4
 80050f4:	20002bf8 	.word	0x20002bf8

080050f8 <madgwickSetFreq>:

void madgwickSetFreq(float freq_hz)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	ed87 0a01 	vstr	s0, [r7, #4]
  invSampleFreq = 1.0f / freq_hz; 
 8005102:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005106:	ed97 7a01 	vldr	s14, [r7, #4]
 800510a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800510e:	4b04      	ldr	r3, [pc, #16]	@ (8005120 <madgwickSetFreq+0x28>)
 8005110:	edc3 7a00 	vstr	s15, [r3]
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	20002c00 	.word	0x20002c00

08005124 <madgwickSetFreqTime>:

void madgwickSetFreqTime(float freq_time)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	ed87 0a01 	vstr	s0, [r7, #4]
  invSampleFreq = freq_time; 
 800512e:	4a04      	ldr	r2, [pc, #16]	@ (8005140 <madgwickSetFreqTime+0x1c>)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6013      	str	r3, [r2, #0]
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr
 8005140:	20002c00 	.word	0x20002c00

08005144 <madgwickUpdate>:

void madgwickUpdate(float gx, float gy, float gz, float ax, float ay, float az)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b09c      	sub	sp, #112	@ 0x70
 8005148:	af00      	add	r7, sp, #0
 800514a:	ed87 0a05 	vstr	s0, [r7, #20]
 800514e:	edc7 0a04 	vstr	s1, [r7, #16]
 8005152:	ed87 1a03 	vstr	s2, [r7, #12]
 8005156:	edc7 1a02 	vstr	s3, [r7, #8]
 800515a:	ed87 2a01 	vstr	s4, [r7, #4]
 800515e:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Convert gyroscope degrees/sec to radians/sec
	gx *= 0.0174533f;
 8005162:	edd7 7a05 	vldr	s15, [r7, #20]
 8005166:	ed9f 7aec 	vldr	s14, [pc, #944]	@ 8005518 <madgwickUpdate+0x3d4>
 800516a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800516e:	edc7 7a05 	vstr	s15, [r7, #20]
	gy *= 0.0174533f;
 8005172:	edd7 7a04 	vldr	s15, [r7, #16]
 8005176:	ed9f 7ae8 	vldr	s14, [pc, #928]	@ 8005518 <madgwickUpdate+0x3d4>
 800517a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800517e:	edc7 7a04 	vstr	s15, [r7, #16]
	gz *= 0.0174533f;
 8005182:	edd7 7a03 	vldr	s15, [r7, #12]
 8005186:	ed9f 7ae4 	vldr	s14, [pc, #912]	@ 8005518 <madgwickUpdate+0x3d4>
 800518a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800518e:	edc7 7a03 	vstr	s15, [r7, #12]

	// Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8005192:	4be2      	ldr	r3, [pc, #904]	@ (800551c <madgwickUpdate+0x3d8>)
 8005194:	edd3 7a00 	vldr	s15, [r3]
 8005198:	eeb1 7a67 	vneg.f32	s14, s15
 800519c:	edd7 7a05 	vldr	s15, [r7, #20]
 80051a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051a4:	4bde      	ldr	r3, [pc, #888]	@ (8005520 <madgwickUpdate+0x3dc>)
 80051a6:	edd3 6a00 	vldr	s13, [r3]
 80051aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80051ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80051b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80051b6:	4bdb      	ldr	r3, [pc, #876]	@ (8005524 <madgwickUpdate+0x3e0>)
 80051b8:	edd3 6a00 	vldr	s13, [r3]
 80051bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80051c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80051c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051c8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80051cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051d0:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80051d4:	4bd4      	ldr	r3, [pc, #848]	@ (8005528 <madgwickUpdate+0x3e4>)
 80051d6:	ed93 7a00 	vldr	s14, [r3]
 80051da:	edd7 7a05 	vldr	s15, [r7, #20]
 80051de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051e2:	4bcf      	ldr	r3, [pc, #828]	@ (8005520 <madgwickUpdate+0x3dc>)
 80051e4:	edd3 6a00 	vldr	s13, [r3]
 80051e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80051ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80051f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80051f4:	4bcb      	ldr	r3, [pc, #812]	@ (8005524 <madgwickUpdate+0x3e0>)
 80051f6:	edd3 6a00 	vldr	s13, [r3]
 80051fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80051fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005202:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005206:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800520a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800520e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8005212:	4bc5      	ldr	r3, [pc, #788]	@ (8005528 <madgwickUpdate+0x3e4>)
 8005214:	ed93 7a00 	vldr	s14, [r3]
 8005218:	edd7 7a04 	vldr	s15, [r7, #16]
 800521c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005220:	4bbe      	ldr	r3, [pc, #760]	@ (800551c <madgwickUpdate+0x3d8>)
 8005222:	edd3 6a00 	vldr	s13, [r3]
 8005226:	edd7 7a03 	vldr	s15, [r7, #12]
 800522a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800522e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005232:	4bbc      	ldr	r3, [pc, #752]	@ (8005524 <madgwickUpdate+0x3e0>)
 8005234:	edd3 6a00 	vldr	s13, [r3]
 8005238:	edd7 7a05 	vldr	s15, [r7, #20]
 800523c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005244:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005248:	ee67 7a87 	vmul.f32	s15, s15, s14
 800524c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8005250:	4bb5      	ldr	r3, [pc, #724]	@ (8005528 <madgwickUpdate+0x3e4>)
 8005252:	ed93 7a00 	vldr	s14, [r3]
 8005256:	edd7 7a03 	vldr	s15, [r7, #12]
 800525a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800525e:	4baf      	ldr	r3, [pc, #700]	@ (800551c <madgwickUpdate+0x3d8>)
 8005260:	edd3 6a00 	vldr	s13, [r3]
 8005264:	edd7 7a04 	vldr	s15, [r7, #16]
 8005268:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800526c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005270:	4bab      	ldr	r3, [pc, #684]	@ (8005520 <madgwickUpdate+0x3dc>)
 8005272:	edd3 6a00 	vldr	s13, [r3]
 8005276:	edd7 7a05 	vldr	s15, [r7, #20]
 800527a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800527e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005282:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800528a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) 
 800528e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005292:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800529a:	d10e      	bne.n	80052ba <madgwickUpdate+0x176>
 800529c:	edd7 7a01 	vldr	s15, [r7, #4]
 80052a0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80052a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052a8:	d107      	bne.n	80052ba <madgwickUpdate+0x176>
 80052aa:	edd7 7a00 	vldr	s15, [r7]
 80052ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 80052b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052b6:	f000 81e7 	beq.w	8005688 <madgwickUpdate+0x544>
  {
		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80052ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80052be:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80052c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80052c6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80052ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80052ce:	edd7 7a00 	vldr	s15, [r7]
 80052d2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80052d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052da:	eeb0 0a67 	vmov.f32	s0, s15
 80052de:	f000 fadb 	bl	8005898 <invSqrt>
 80052e2:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 80052e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80052ea:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80052ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052f2:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 80052f6:	ed97 7a01 	vldr	s14, [r7, #4]
 80052fa:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80052fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005302:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;
 8005306:	ed97 7a00 	vldr	s14, [r7]
 800530a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800530e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005312:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8005316:	4b84      	ldr	r3, [pc, #528]	@ (8005528 <madgwickUpdate+0x3e4>)
 8005318:	edd3 7a00 	vldr	s15, [r3]
 800531c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005320:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 8005324:	4b7d      	ldr	r3, [pc, #500]	@ (800551c <madgwickUpdate+0x3d8>)
 8005326:	edd3 7a00 	vldr	s15, [r3]
 800532a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800532e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 8005332:	4b7b      	ldr	r3, [pc, #492]	@ (8005520 <madgwickUpdate+0x3dc>)
 8005334:	edd3 7a00 	vldr	s15, [r3]
 8005338:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800533c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 8005340:	4b78      	ldr	r3, [pc, #480]	@ (8005524 <madgwickUpdate+0x3e0>)
 8005342:	edd3 7a00 	vldr	s15, [r3]
 8005346:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800534a:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 800534e:	4b76      	ldr	r3, [pc, #472]	@ (8005528 <madgwickUpdate+0x3e4>)
 8005350:	edd3 7a00 	vldr	s15, [r3]
 8005354:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005358:	ee67 7a87 	vmul.f32	s15, s15, s14
 800535c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 8005360:	4b6e      	ldr	r3, [pc, #440]	@ (800551c <madgwickUpdate+0x3d8>)
 8005362:	edd3 7a00 	vldr	s15, [r3]
 8005366:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800536a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800536e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 8005372:	4b6b      	ldr	r3, [pc, #428]	@ (8005520 <madgwickUpdate+0x3dc>)
 8005374:	edd3 7a00 	vldr	s15, [r3]
 8005378:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800537c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005380:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 8005384:	4b65      	ldr	r3, [pc, #404]	@ (800551c <madgwickUpdate+0x3d8>)
 8005386:	edd3 7a00 	vldr	s15, [r3]
 800538a:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800538e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005392:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 8005396:	4b62      	ldr	r3, [pc, #392]	@ (8005520 <madgwickUpdate+0x3dc>)
 8005398:	edd3 7a00 	vldr	s15, [r3]
 800539c:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80053a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80053a4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 80053a8:	4b5f      	ldr	r3, [pc, #380]	@ (8005528 <madgwickUpdate+0x3e4>)
 80053aa:	ed93 7a00 	vldr	s14, [r3]
 80053ae:	4b5e      	ldr	r3, [pc, #376]	@ (8005528 <madgwickUpdate+0x3e4>)
 80053b0:	edd3 7a00 	vldr	s15, [r3]
 80053b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053b8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 80053bc:	4b57      	ldr	r3, [pc, #348]	@ (800551c <madgwickUpdate+0x3d8>)
 80053be:	ed93 7a00 	vldr	s14, [r3]
 80053c2:	4b56      	ldr	r3, [pc, #344]	@ (800551c <madgwickUpdate+0x3d8>)
 80053c4:	edd3 7a00 	vldr	s15, [r3]
 80053c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053cc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 80053d0:	4b53      	ldr	r3, [pc, #332]	@ (8005520 <madgwickUpdate+0x3dc>)
 80053d2:	ed93 7a00 	vldr	s14, [r3]
 80053d6:	4b52      	ldr	r3, [pc, #328]	@ (8005520 <madgwickUpdate+0x3dc>)
 80053d8:	edd3 7a00 	vldr	s15, [r3]
 80053dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053e0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 80053e4:	4b4f      	ldr	r3, [pc, #316]	@ (8005524 <madgwickUpdate+0x3e0>)
 80053e6:	ed93 7a00 	vldr	s14, [r3]
 80053ea:	4b4e      	ldr	r3, [pc, #312]	@ (8005524 <madgwickUpdate+0x3e0>)
 80053ec:	edd3 7a00 	vldr	s15, [r3]
 80053f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053f4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80053f8:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80053fc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005400:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005404:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8005408:	edd7 7a02 	vldr	s15, [r7, #8]
 800540c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005410:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005414:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8005418:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800541c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005420:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005424:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8005428:	edd7 7a01 	vldr	s15, [r7, #4]
 800542c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005430:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005434:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8005438:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800543c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005440:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005444:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8005448:	edd7 7a02 	vldr	s15, [r7, #8]
 800544c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005450:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005454:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8005458:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800545c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005460:	4b2e      	ldr	r3, [pc, #184]	@ (800551c <madgwickUpdate+0x3d8>)
 8005462:	edd3 7a00 	vldr	s15, [r3]
 8005466:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800546a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800546e:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8005472:	edd7 7a01 	vldr	s15, [r7, #4]
 8005476:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800547a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800547e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005482:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005486:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 800548a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800548e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005492:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005496:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 800549a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800549e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054a6:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80054aa:	edd7 7a00 	vldr	s15, [r7]
 80054ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054b6:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80054ba:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80054be:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80054c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80054c6:	4b16      	ldr	r3, [pc, #88]	@ (8005520 <madgwickUpdate+0x3dc>)
 80054c8:	edd3 7a00 	vldr	s15, [r3]
 80054cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054d0:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80054d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80054d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054e0:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80054e4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80054e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054f0:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80054f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80054f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005500:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8005504:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005508:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800550c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005510:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005514:	e00a      	b.n	800552c <madgwickUpdate+0x3e8>
 8005516:	bf00      	nop
 8005518:	3c8efa39 	.word	0x3c8efa39
 800551c:	20002c08 	.word	0x20002c08
 8005520:	20002c0c 	.word	0x20002c0c
 8005524:	20002c10 	.word	0x20002c10
 8005528:	20002c04 	.word	0x20002c04
 800552c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005530:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8005534:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005538:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800553c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005540:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8005544:	edd7 7a00 	vldr	s15, [r7]
 8005548:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800554c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005550:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8005554:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005558:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800555c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005560:	4b95      	ldr	r3, [pc, #596]	@ (80057b8 <madgwickUpdate+0x674>)
 8005562:	edd3 7a00 	vldr	s15, [r3]
 8005566:	ee27 7a27 	vmul.f32	s14, s14, s15
 800556a:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 800556e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005572:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005576:	ee37 7a67 	vsub.f32	s14, s14, s15
 800557a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800557e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8005582:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005586:	4b8c      	ldr	r3, [pc, #560]	@ (80057b8 <madgwickUpdate+0x674>)
 8005588:	edd3 7a00 	vldr	s15, [r3]
 800558c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005590:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005594:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8005598:	edd7 7a01 	vldr	s15, [r7, #4]
 800559c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80055a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055a4:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80055a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80055ac:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80055b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80055b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80055b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80055c0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80055c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80055cc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80055d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055d4:	eeb0 0a67 	vmov.f32	s0, s15
 80055d8:	f000 f95e 	bl	8005898 <invSqrt>
 80055dc:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 80055e0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80055e4:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80055e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 80055f0:	ed97 7a08 	vldr	s14, [r7, #32]
 80055f4:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80055f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055fc:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8005600:	ed97 7a07 	vldr	s14, [r7, #28]
 8005604:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800560c:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8005610:	ed97 7a06 	vldr	s14, [r7, #24]
 8005614:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005618:	ee67 7a27 	vmul.f32	s15, s14, s15
 800561c:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 8005620:	4b66      	ldr	r3, [pc, #408]	@ (80057bc <madgwickUpdate+0x678>)
 8005622:	ed93 7a00 	vldr	s14, [r3]
 8005626:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800562a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800562e:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8005632:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005636:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 800563a:	4b60      	ldr	r3, [pc, #384]	@ (80057bc <madgwickUpdate+0x678>)
 800563c:	ed93 7a00 	vldr	s14, [r3]
 8005640:	edd7 7a08 	vldr	s15, [r7, #32]
 8005644:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005648:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 800564c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005650:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 8005654:	4b59      	ldr	r3, [pc, #356]	@ (80057bc <madgwickUpdate+0x678>)
 8005656:	ed93 7a00 	vldr	s14, [r3]
 800565a:	edd7 7a07 	vldr	s15, [r7, #28]
 800565e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005662:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8005666:	ee77 7a67 	vsub.f32	s15, s14, s15
 800566a:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 800566e:	4b53      	ldr	r3, [pc, #332]	@ (80057bc <madgwickUpdate+0x678>)
 8005670:	ed93 7a00 	vldr	s14, [r3]
 8005674:	edd7 7a06 	vldr	s15, [r7, #24]
 8005678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800567c:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8005680:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005684:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * invSampleFreq;
 8005688:	4b4d      	ldr	r3, [pc, #308]	@ (80057c0 <madgwickUpdate+0x67c>)
 800568a:	ed93 7a00 	vldr	s14, [r3]
 800568e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8005692:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005696:	4b4b      	ldr	r3, [pc, #300]	@ (80057c4 <madgwickUpdate+0x680>)
 8005698:	edd3 7a00 	vldr	s15, [r3]
 800569c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056a0:	4b48      	ldr	r3, [pc, #288]	@ (80057c4 <madgwickUpdate+0x680>)
 80056a2:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * invSampleFreq;
 80056a6:	4b46      	ldr	r3, [pc, #280]	@ (80057c0 <madgwickUpdate+0x67c>)
 80056a8:	ed93 7a00 	vldr	s14, [r3]
 80056ac:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80056b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056b4:	4b44      	ldr	r3, [pc, #272]	@ (80057c8 <madgwickUpdate+0x684>)
 80056b6:	edd3 7a00 	vldr	s15, [r3]
 80056ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056be:	4b42      	ldr	r3, [pc, #264]	@ (80057c8 <madgwickUpdate+0x684>)
 80056c0:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * invSampleFreq;
 80056c4:	4b3e      	ldr	r3, [pc, #248]	@ (80057c0 <madgwickUpdate+0x67c>)
 80056c6:	ed93 7a00 	vldr	s14, [r3]
 80056ca:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80056ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056d2:	4b3e      	ldr	r3, [pc, #248]	@ (80057cc <madgwickUpdate+0x688>)
 80056d4:	edd3 7a00 	vldr	s15, [r3]
 80056d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056dc:	4b3b      	ldr	r3, [pc, #236]	@ (80057cc <madgwickUpdate+0x688>)
 80056de:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * invSampleFreq;
 80056e2:	4b37      	ldr	r3, [pc, #220]	@ (80057c0 <madgwickUpdate+0x67c>)
 80056e4:	ed93 7a00 	vldr	s14, [r3]
 80056e8:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80056ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056f0:	4b31      	ldr	r3, [pc, #196]	@ (80057b8 <madgwickUpdate+0x674>)
 80056f2:	edd3 7a00 	vldr	s15, [r3]
 80056f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056fa:	4b2f      	ldr	r3, [pc, #188]	@ (80057b8 <madgwickUpdate+0x674>)
 80056fc:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8005700:	4b30      	ldr	r3, [pc, #192]	@ (80057c4 <madgwickUpdate+0x680>)
 8005702:	ed93 7a00 	vldr	s14, [r3]
 8005706:	4b2f      	ldr	r3, [pc, #188]	@ (80057c4 <madgwickUpdate+0x680>)
 8005708:	edd3 7a00 	vldr	s15, [r3]
 800570c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005710:	4b2d      	ldr	r3, [pc, #180]	@ (80057c8 <madgwickUpdate+0x684>)
 8005712:	edd3 6a00 	vldr	s13, [r3]
 8005716:	4b2c      	ldr	r3, [pc, #176]	@ (80057c8 <madgwickUpdate+0x684>)
 8005718:	edd3 7a00 	vldr	s15, [r3]
 800571c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005720:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005724:	4b29      	ldr	r3, [pc, #164]	@ (80057cc <madgwickUpdate+0x688>)
 8005726:	edd3 6a00 	vldr	s13, [r3]
 800572a:	4b28      	ldr	r3, [pc, #160]	@ (80057cc <madgwickUpdate+0x688>)
 800572c:	edd3 7a00 	vldr	s15, [r3]
 8005730:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005734:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005738:	4b1f      	ldr	r3, [pc, #124]	@ (80057b8 <madgwickUpdate+0x674>)
 800573a:	edd3 6a00 	vldr	s13, [r3]
 800573e:	4b1e      	ldr	r3, [pc, #120]	@ (80057b8 <madgwickUpdate+0x674>)
 8005740:	edd3 7a00 	vldr	s15, [r3]
 8005744:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005748:	ee77 7a27 	vadd.f32	s15, s14, s15
 800574c:	eeb0 0a67 	vmov.f32	s0, s15
 8005750:	f000 f8a2 	bl	8005898 <invSqrt>
 8005754:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 8005758:	4b1a      	ldr	r3, [pc, #104]	@ (80057c4 <madgwickUpdate+0x680>)
 800575a:	ed93 7a00 	vldr	s14, [r3]
 800575e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005762:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005766:	4b17      	ldr	r3, [pc, #92]	@ (80057c4 <madgwickUpdate+0x680>)
 8005768:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 800576c:	4b16      	ldr	r3, [pc, #88]	@ (80057c8 <madgwickUpdate+0x684>)
 800576e:	ed93 7a00 	vldr	s14, [r3]
 8005772:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800577a:	4b13      	ldr	r3, [pc, #76]	@ (80057c8 <madgwickUpdate+0x684>)
 800577c:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8005780:	4b12      	ldr	r3, [pc, #72]	@ (80057cc <madgwickUpdate+0x688>)
 8005782:	ed93 7a00 	vldr	s14, [r3]
 8005786:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800578a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800578e:	4b0f      	ldr	r3, [pc, #60]	@ (80057cc <madgwickUpdate+0x688>)
 8005790:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8005794:	4b08      	ldr	r3, [pc, #32]	@ (80057b8 <madgwickUpdate+0x674>)
 8005796:	ed93 7a00 	vldr	s14, [r3]
 800579a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800579e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057a2:	4b05      	ldr	r3, [pc, #20]	@ (80057b8 <madgwickUpdate+0x674>)
 80057a4:	edc3 7a00 	vstr	s15, [r3]
	anglesComputed = 0;
 80057a8:	4b09      	ldr	r3, [pc, #36]	@ (80057d0 <madgwickUpdate+0x68c>)
 80057aa:	2200      	movs	r2, #0
 80057ac:	701a      	strb	r2, [r3, #0]
}
 80057ae:	bf00      	nop
 80057b0:	3770      	adds	r7, #112	@ 0x70
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	20002c10 	.word	0x20002c10
 80057bc:	20002bec 	.word	0x20002bec
 80057c0:	20002c00 	.word	0x20002c00
 80057c4:	20002c04 	.word	0x20002c04
 80057c8:	20002c08 	.word	0x20002c08
 80057cc:	20002c0c 	.word	0x20002c0c
 80057d0:	20002bfc 	.word	0x20002bfc

080057d4 <madgwickGetInfo>:

bool madgwickGetInfo(madgwick_info_t *p_info)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  if (!anglesComputed)
 80057dc:	4b24      	ldr	r3, [pc, #144]	@ (8005870 <madgwickGetInfo+0x9c>)
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <madgwickGetInfo+0x14>
    computeAngles();
 80057e4:	f000 f8a8 	bl	8005938 <computeAngles>

  p_info->deg_roll  = roll * 57.29578f;
 80057e8:	4b22      	ldr	r3, [pc, #136]	@ (8005874 <madgwickGetInfo+0xa0>)
 80057ea:	edd3 7a00 	vldr	s15, [r3]
 80057ee:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8005878 <madgwickGetInfo+0xa4>
 80057f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	edc3 7a04 	vstr	s15, [r3, #16]
  p_info->deg_pitch = pitch * 57.29578f;
 80057fc:	4b1f      	ldr	r3, [pc, #124]	@ (800587c <madgwickGetInfo+0xa8>)
 80057fe:	edd3 7a00 	vldr	s15, [r3]
 8005802:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005878 <madgwickGetInfo+0xa4>
 8005806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	edc3 7a05 	vstr	s15, [r3, #20]
  p_info->deg_yaw   = yaw * 57.29578f + 180.0f;
 8005810:	4b1b      	ldr	r3, [pc, #108]	@ (8005880 <madgwickGetInfo+0xac>)
 8005812:	edd3 7a00 	vldr	s15, [r3]
 8005816:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8005878 <madgwickGetInfo+0xa4>
 800581a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800581e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005884 <madgwickGetInfo+0xb0>
 8005822:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	edc3 7a06 	vstr	s15, [r3, #24]

  p_info->rad_roll  = roll;
 800582c:	4b11      	ldr	r3, [pc, #68]	@ (8005874 <madgwickGetInfo+0xa0>)
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	61da      	str	r2, [r3, #28]
  p_info->rad_pitch = pitch;
 8005834:	4b11      	ldr	r3, [pc, #68]	@ (800587c <madgwickGetInfo+0xa8>)
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	621a      	str	r2, [r3, #32]
  p_info->rad_yaw   = pitch;
 800583c:	4b0f      	ldr	r3, [pc, #60]	@ (800587c <madgwickGetInfo+0xa8>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	625a      	str	r2, [r3, #36]	@ 0x24

  p_info->quat[0] = q0;
 8005844:	4b10      	ldr	r3, [pc, #64]	@ (8005888 <madgwickGetInfo+0xb4>)
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	601a      	str	r2, [r3, #0]
  p_info->quat[1] = q1;
 800584c:	4b0f      	ldr	r3, [pc, #60]	@ (800588c <madgwickGetInfo+0xb8>)
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	605a      	str	r2, [r3, #4]
  p_info->quat[2] = q2;
 8005854:	4b0e      	ldr	r3, [pc, #56]	@ (8005890 <madgwickGetInfo+0xbc>)
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	609a      	str	r2, [r3, #8]
  p_info->quat[3] = q3;
 800585c:	4b0d      	ldr	r3, [pc, #52]	@ (8005894 <madgwickGetInfo+0xc0>)
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	60da      	str	r2, [r3, #12]

  return true;
 8005864:	2301      	movs	r3, #1
}
 8005866:	4618      	mov	r0, r3
 8005868:	3708      	adds	r7, #8
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	20002bfc 	.word	0x20002bfc
 8005874:	20002bf0 	.word	0x20002bf0
 8005878:	42652ee1 	.word	0x42652ee1
 800587c:	20002bf4 	.word	0x20002bf4
 8005880:	20002bf8 	.word	0x20002bf8
 8005884:	43340000 	.word	0x43340000
 8005888:	20002c04 	.word	0x20002c04
 800588c:	20002c08 	.word	0x20002c08
 8005890:	20002c0c 	.word	0x20002c0c
 8005894:	20002c10 	.word	0x20002c10

08005898 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) 
{
 8005898:	b480      	push	{r7}
 800589a:	b087      	sub	sp, #28
 800589c:	af00      	add	r7, sp, #0
 800589e:	ed87 0a01 	vstr	s0, [r7, #4]
  float halfx = 0.5f * x;
 80058a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80058a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80058aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058ae:	edc7 7a05 	vstr	s15, [r7, #20]
  float y     = x;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	613b      	str	r3, [r7, #16]
  long  i     = *(long *)&y;
 80058b6:	f107 0310 	add.w	r3, r7, #16
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	60fb      	str	r3, [r7, #12]
  i           = 0x5f3759df - (i >> 1);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	105a      	asrs	r2, r3, #1
 80058c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005934 <invSqrt+0x9c>)
 80058c4:	1a9b      	subs	r3, r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]
  y           = *(float *)&i;
 80058c8:	f107 030c 	add.w	r3, r7, #12
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	613b      	str	r3, [r7, #16]
  y           = y * (1.5f - (halfx * y * y));
 80058d0:	ed97 7a04 	vldr	s14, [r7, #16]
 80058d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80058d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80058e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058e4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80058e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80058f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058f4:	edc7 7a04 	vstr	s15, [r7, #16]
  y           = y * (1.5f - (halfx * y * y));
 80058f8:	ed97 7a04 	vldr	s14, [r7, #16]
 80058fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8005900:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005904:	edd7 7a04 	vldr	s15, [r7, #16]
 8005908:	ee67 7a27 	vmul.f32	s15, s14, s15
 800590c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8005910:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005914:	edd7 7a04 	vldr	s15, [r7, #16]
 8005918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800591c:	edc7 7a04 	vstr	s15, [r7, #16]
  return y;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	ee07 3a90 	vmov	s15, r3
}
 8005926:	eeb0 0a67 	vmov.f32	s0, s15
 800592a:	371c      	adds	r7, #28
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr
 8005934:	5f3759df 	.word	0x5f3759df

08005938 <computeAngles>:

void computeAngles(void)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	af00      	add	r7, sp, #0
  roll           = atan2f(q0 * q1 + q2 * q3, 0.5f - q1 * q1 - q2 * q2);
 800593c:	4b44      	ldr	r3, [pc, #272]	@ (8005a50 <computeAngles+0x118>)
 800593e:	ed93 7a00 	vldr	s14, [r3]
 8005942:	4b44      	ldr	r3, [pc, #272]	@ (8005a54 <computeAngles+0x11c>)
 8005944:	edd3 7a00 	vldr	s15, [r3]
 8005948:	ee27 7a27 	vmul.f32	s14, s14, s15
 800594c:	4b42      	ldr	r3, [pc, #264]	@ (8005a58 <computeAngles+0x120>)
 800594e:	edd3 6a00 	vldr	s13, [r3]
 8005952:	4b42      	ldr	r3, [pc, #264]	@ (8005a5c <computeAngles+0x124>)
 8005954:	edd3 7a00 	vldr	s15, [r3]
 8005958:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800595c:	ee37 6a27 	vadd.f32	s12, s14, s15
 8005960:	4b3c      	ldr	r3, [pc, #240]	@ (8005a54 <computeAngles+0x11c>)
 8005962:	ed93 7a00 	vldr	s14, [r3]
 8005966:	4b3b      	ldr	r3, [pc, #236]	@ (8005a54 <computeAngles+0x11c>)
 8005968:	edd3 7a00 	vldr	s15, [r3]
 800596c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005970:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005974:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005978:	4b37      	ldr	r3, [pc, #220]	@ (8005a58 <computeAngles+0x120>)
 800597a:	edd3 6a00 	vldr	s13, [r3]
 800597e:	4b36      	ldr	r3, [pc, #216]	@ (8005a58 <computeAngles+0x120>)
 8005980:	edd3 7a00 	vldr	s15, [r3]
 8005984:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800598c:	eef0 0a67 	vmov.f32	s1, s15
 8005990:	eeb0 0a46 	vmov.f32	s0, s12
 8005994:	f00a fa64 	bl	800fe60 <atan2f>
 8005998:	eef0 7a40 	vmov.f32	s15, s0
 800599c:	4b30      	ldr	r3, [pc, #192]	@ (8005a60 <computeAngles+0x128>)
 800599e:	edc3 7a00 	vstr	s15, [r3]
  pitch          = asinf(-2.0f * (q1 * q3 - q0 * q2));
 80059a2:	4b2c      	ldr	r3, [pc, #176]	@ (8005a54 <computeAngles+0x11c>)
 80059a4:	ed93 7a00 	vldr	s14, [r3]
 80059a8:	4b2c      	ldr	r3, [pc, #176]	@ (8005a5c <computeAngles+0x124>)
 80059aa:	edd3 7a00 	vldr	s15, [r3]
 80059ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059b2:	4b27      	ldr	r3, [pc, #156]	@ (8005a50 <computeAngles+0x118>)
 80059b4:	edd3 6a00 	vldr	s13, [r3]
 80059b8:	4b27      	ldr	r3, [pc, #156]	@ (8005a58 <computeAngles+0x120>)
 80059ba:	edd3 7a00 	vldr	s15, [r3]
 80059be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059c6:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80059ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059ce:	eeb0 0a67 	vmov.f32	s0, s15
 80059d2:	f00a fa19 	bl	800fe08 <asinf>
 80059d6:	eef0 7a40 	vmov.f32	s15, s0
 80059da:	4b22      	ldr	r3, [pc, #136]	@ (8005a64 <computeAngles+0x12c>)
 80059dc:	edc3 7a00 	vstr	s15, [r3]
  yaw            = atan2f(q1 * q2 + q0 * q3, 0.5f - q2 * q2 - q3 * q3);
 80059e0:	4b1c      	ldr	r3, [pc, #112]	@ (8005a54 <computeAngles+0x11c>)
 80059e2:	ed93 7a00 	vldr	s14, [r3]
 80059e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005a58 <computeAngles+0x120>)
 80059e8:	edd3 7a00 	vldr	s15, [r3]
 80059ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059f0:	4b17      	ldr	r3, [pc, #92]	@ (8005a50 <computeAngles+0x118>)
 80059f2:	edd3 6a00 	vldr	s13, [r3]
 80059f6:	4b19      	ldr	r3, [pc, #100]	@ (8005a5c <computeAngles+0x124>)
 80059f8:	edd3 7a00 	vldr	s15, [r3]
 80059fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a00:	ee37 6a27 	vadd.f32	s12, s14, s15
 8005a04:	4b14      	ldr	r3, [pc, #80]	@ (8005a58 <computeAngles+0x120>)
 8005a06:	ed93 7a00 	vldr	s14, [r3]
 8005a0a:	4b13      	ldr	r3, [pc, #76]	@ (8005a58 <computeAngles+0x120>)
 8005a0c:	edd3 7a00 	vldr	s15, [r3]
 8005a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a14:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005a18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005a5c <computeAngles+0x124>)
 8005a1e:	edd3 6a00 	vldr	s13, [r3]
 8005a22:	4b0e      	ldr	r3, [pc, #56]	@ (8005a5c <computeAngles+0x124>)
 8005a24:	edd3 7a00 	vldr	s15, [r3]
 8005a28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a30:	eef0 0a67 	vmov.f32	s1, s15
 8005a34:	eeb0 0a46 	vmov.f32	s0, s12
 8005a38:	f00a fa12 	bl	800fe60 <atan2f>
 8005a3c:	eef0 7a40 	vmov.f32	s15, s0
 8005a40:	4b09      	ldr	r3, [pc, #36]	@ (8005a68 <computeAngles+0x130>)
 8005a42:	edc3 7a00 	vstr	s15, [r3]
  anglesComputed = 1;
 8005a46:	4b09      	ldr	r3, [pc, #36]	@ (8005a6c <computeAngles+0x134>)
 8005a48:	2201      	movs	r2, #1
 8005a4a:	701a      	strb	r2, [r3, #0]
 8005a4c:	bf00      	nop
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	20002c04 	.word	0x20002c04
 8005a54:	20002c08 	.word	0x20002c08
 8005a58:	20002c0c 	.word	0x20002c0c
 8005a5c:	20002c10 	.word	0x20002c10
 8005a60:	20002bf0 	.word	0x20002bf0
 8005a64:	20002bf4 	.word	0x20002bf4
 8005a68:	20002bf8 	.word	0x20002bf8
 8005a6c:	20002bfc 	.word	0x20002bfc

08005a70 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005a76:	4b0f      	ldr	r3, [pc, #60]	@ (8005ab4 <MX_DMA_Init+0x44>)
 8005a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a7a:	4a0e      	ldr	r2, [pc, #56]	@ (8005ab4 <MX_DMA_Init+0x44>)
 8005a7c:	f043 0304 	orr.w	r3, r3, #4
 8005a80:	6493      	str	r3, [r2, #72]	@ 0x48
 8005a82:	4b0c      	ldr	r3, [pc, #48]	@ (8005ab4 <MX_DMA_Init+0x44>)
 8005a84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a86:	f003 0304 	and.w	r3, r3, #4
 8005a8a:	607b      	str	r3, [r7, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005a8e:	4b09      	ldr	r3, [pc, #36]	@ (8005ab4 <MX_DMA_Init+0x44>)
 8005a90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a92:	4a08      	ldr	r2, [pc, #32]	@ (8005ab4 <MX_DMA_Init+0x44>)
 8005a94:	f043 0301 	orr.w	r3, r3, #1
 8005a98:	6493      	str	r3, [r2, #72]	@ 0x48
 8005a9a:	4b06      	ldr	r3, [pc, #24]	@ (8005ab4 <MX_DMA_Init+0x44>)
 8005a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	603b      	str	r3, [r7, #0]
 8005aa4:	683b      	ldr	r3, [r7, #0]

}
 8005aa6:	bf00      	nop
 8005aa8:	370c      	adds	r7, #12
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	40021000 	.word	0x40021000

08005ab8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b088      	sub	sp, #32
 8005abc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005abe:	f107 030c 	add.w	r3, r7, #12
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	605a      	str	r2, [r3, #4]
 8005ac8:	609a      	str	r2, [r3, #8]
 8005aca:	60da      	str	r2, [r3, #12]
 8005acc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005ace:	4b50      	ldr	r3, [pc, #320]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ad2:	4a4f      	ldr	r2, [pc, #316]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005ad4:	f043 0320 	orr.w	r3, r3, #32
 8005ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ada:	4b4d      	ldr	r3, [pc, #308]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ade:	f003 0320 	and.w	r3, r3, #32
 8005ae2:	60bb      	str	r3, [r7, #8]
 8005ae4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ae6:	4b4a      	ldr	r3, [pc, #296]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aea:	4a49      	ldr	r2, [pc, #292]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005aec:	f043 0301 	orr.w	r3, r3, #1
 8005af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005af2:	4b47      	ldr	r3, [pc, #284]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	607b      	str	r3, [r7, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005afe:	4b44      	ldr	r3, [pc, #272]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b02:	4a43      	ldr	r2, [pc, #268]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005b04:	f043 0302 	orr.w	r3, r3, #2
 8005b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b0a:	4b41      	ldr	r3, [pc, #260]	@ (8005c10 <MX_GPIO_Init+0x158>)
 8005b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	603b      	str	r3, [r7, #0]
 8005b14:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MT_L_IN_1_Pin|MT_L_IN_2_Pin|MT_R_IN_1_Pin|MT_R_IN_2_Pin, GPIO_PIN_RESET);
 8005b16:	2200      	movs	r2, #0
 8005b18:	f641 4104 	movw	r1, #7172	@ 0x1c04
 8005b1c:	483d      	ldr	r0, [pc, #244]	@ (8005c14 <MX_GPIO_Init+0x15c>)
 8005b1e:	f001 fd65 	bl	80075ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8005b22:	2201      	movs	r2, #1
 8005b24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005b28:	483a      	ldr	r0, [pc, #232]	@ (8005c14 <MX_GPIO_Init+0x15c>)
 8005b2a:	f001 fd5f 	bl	80075ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005b34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005b38:	f001 fd58 	bl	80075ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005b40:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005b44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b46:	2300      	movs	r3, #0
 8005b48:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8005b4a:	f107 030c 	add.w	r3, r7, #12
 8005b4e:	4619      	mov	r1, r3
 8005b50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005b54:	f001 face 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_INT2_Pin SW_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin|SW_Pin;
 8005b58:	2312      	movs	r3, #18
 8005b5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b60:	2300      	movs	r3, #0
 8005b62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b64:	f107 030c 	add.w	r3, r7, #12
 8005b68:	4619      	mov	r1, r3
 8005b6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005b6e:	f001 fac1 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_ENC1_Pin L_ENC2_Pin */
  GPIO_InitStruct.Pin = L_ENC1_Pin|L_ENC2_Pin;
 8005b72:	2360      	movs	r3, #96	@ 0x60
 8005b74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005b76:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8005b7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b80:	f107 030c 	add.w	r3, r7, #12
 8005b84:	4619      	mov	r1, r3
 8005b86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005b8a:	f001 fab3 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MT_L_IN_1_Pin MT_L_IN_2_Pin MT_R_IN_1_Pin MT_R_IN_2_Pin
                           LED_Pin */
  GPIO_InitStruct.Pin = MT_L_IN_1_Pin|MT_L_IN_2_Pin|MT_R_IN_1_Pin|MT_R_IN_2_Pin
 8005b8e:	f649 4304 	movw	r3, #39940	@ 0x9c04
 8005b92:	60fb      	str	r3, [r7, #12]
                          |LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b94:	2301      	movs	r3, #1
 8005b96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ba0:	f107 030c 	add.w	r3, r7, #12
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	481b      	ldr	r0, [pc, #108]	@ (8005c14 <MX_GPIO_Init+0x15c>)
 8005ba8:	f001 faa4 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_ENC1_Pin R_ENC2_Pin */
  GPIO_InitStruct.Pin = R_ENC1_Pin|R_ENC2_Pin;
 8005bac:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8005bb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005bb2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8005bb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bbc:	f107 030c 	add.w	r3, r7, #12
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	4814      	ldr	r0, [pc, #80]	@ (8005c14 <MX_GPIO_Init+0x15c>)
 8005bc4:	f001 fa96 	bl	80070f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8005bc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8005bda:	f107 030c 	add.w	r3, r7, #12
 8005bde:	4619      	mov	r1, r3
 8005be0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005be4:	f001 fa86 	bl	80070f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005be8:	2200      	movs	r2, #0
 8005bea:	2100      	movs	r1, #0
 8005bec:	2017      	movs	r0, #23
 8005bee:	f000 fff2 	bl	8006bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005bf2:	2017      	movs	r0, #23
 8005bf4:	f001 f809 	bl	8006c0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2100      	movs	r1, #0
 8005bfc:	2028      	movs	r0, #40	@ 0x28
 8005bfe:	f000 ffea 	bl	8006bd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005c02:	2028      	movs	r0, #40	@ 0x28
 8005c04:	f001 f801 	bl	8006c0a <HAL_NVIC_EnableIRQ>

}
 8005c08:	bf00      	nop
 8005c0a:	3720      	adds	r7, #32
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	40021000 	.word	0x40021000
 8005c14:	48000400 	.word	0x48000400

08005c18 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8005c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8005c90 <MX_I2C2_Init+0x78>)
 8005c20:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30D29DE4;
 8005c22:	4b1a      	ldr	r3, [pc, #104]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c24:	4a1b      	ldr	r2, [pc, #108]	@ (8005c94 <MX_I2C2_Init+0x7c>)
 8005c26:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8005c28:	4b18      	ldr	r3, [pc, #96]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005c2e:	4b17      	ldr	r3, [pc, #92]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c30:	2201      	movs	r2, #1
 8005c32:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005c34:	4b15      	ldr	r3, [pc, #84]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8005c3a:	4b14      	ldr	r3, [pc, #80]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005c40:	4b12      	ldr	r3, [pc, #72]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c42:	2200      	movs	r2, #0
 8005c44:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005c46:	4b11      	ldr	r3, [pc, #68]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c4e:	2200      	movs	r2, #0
 8005c50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005c52:	480e      	ldr	r0, [pc, #56]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c54:	f001 fd14 	bl	8007680 <HAL_I2C_Init>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d001      	beq.n	8005c62 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8005c5e:	f000 f900 	bl	8005e62 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005c62:	2100      	movs	r1, #0
 8005c64:	4809      	ldr	r0, [pc, #36]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c66:	f002 fbb1 	bl	80083cc <HAL_I2CEx_ConfigAnalogFilter>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d001      	beq.n	8005c74 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8005c70:	f000 f8f7 	bl	8005e62 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8005c74:	2100      	movs	r1, #0
 8005c76:	4805      	ldr	r0, [pc, #20]	@ (8005c8c <MX_I2C2_Init+0x74>)
 8005c78:	f002 fbf3 	bl	8008462 <HAL_I2CEx_ConfigDigitalFilter>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8005c82:	f000 f8ee 	bl	8005e62 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8005c86:	bf00      	nop
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20002c14 	.word	0x20002c14
 8005c90:	40005800 	.word	0x40005800
 8005c94:	30d29de4 	.word	0x30d29de4

08005c98 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b09a      	sub	sp, #104	@ 0x68
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ca0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	605a      	str	r2, [r3, #4]
 8005caa:	609a      	str	r2, [r3, #8]
 8005cac:	60da      	str	r2, [r3, #12]
 8005cae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005cb0:	f107 0310 	add.w	r3, r7, #16
 8005cb4:	2244      	movs	r2, #68	@ 0x44
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f007 fb4d 	bl	800d358 <memset>
  if(i2cHandle->Instance==I2C2)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a1f      	ldr	r2, [pc, #124]	@ (8005d40 <HAL_I2C_MspInit+0xa8>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d137      	bne.n	8005d38 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8005cc8:	2380      	movs	r3, #128	@ 0x80
 8005cca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005cd0:	f107 0310 	add.w	r3, r7, #16
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f003 f9f3 	bl	80090c0 <HAL_RCCEx_PeriphCLKConfig>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d001      	beq.n	8005ce4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8005ce0:	f000 f8bf 	bl	8005e62 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ce4:	4b17      	ldr	r3, [pc, #92]	@ (8005d44 <HAL_I2C_MspInit+0xac>)
 8005ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ce8:	4a16      	ldr	r2, [pc, #88]	@ (8005d44 <HAL_I2C_MspInit+0xac>)
 8005cea:	f043 0301 	orr.w	r3, r3, #1
 8005cee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cf0:	4b14      	ldr	r3, [pc, #80]	@ (8005d44 <HAL_I2C_MspInit+0xac>)
 8005cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005cfc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005d00:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005d02:	2312      	movs	r3, #18
 8005d04:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005d0e:	2304      	movs	r3, #4
 8005d10:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d12:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005d16:	4619      	mov	r1, r3
 8005d18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005d1c:	f001 f9ea 	bl	80070f4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005d20:	4b08      	ldr	r3, [pc, #32]	@ (8005d44 <HAL_I2C_MspInit+0xac>)
 8005d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d24:	4a07      	ldr	r2, [pc, #28]	@ (8005d44 <HAL_I2C_MspInit+0xac>)
 8005d26:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005d2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d2c:	4b05      	ldr	r3, [pc, #20]	@ (8005d44 <HAL_I2C_MspInit+0xac>)
 8005d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d34:	60bb      	str	r3, [r7, #8]
 8005d36:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8005d38:	bf00      	nop
 8005d3a:	3768      	adds	r7, #104	@ 0x68
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	40005800 	.word	0x40005800
 8005d44:	40021000 	.word	0x40021000

08005d48 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a0c      	ldr	r2, [pc, #48]	@ (8005d88 <HAL_I2C_MspDeInit+0x40>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d111      	bne.n	8005d7e <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8005d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d8c <HAL_I2C_MspDeInit+0x44>)
 8005d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d5e:	4a0b      	ldr	r2, [pc, #44]	@ (8005d8c <HAL_I2C_MspDeInit+0x44>)
 8005d60:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005d64:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8005d66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005d6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005d6e:	f001 fb43 	bl	80073f8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 8005d72:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005d76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005d7a:	f001 fb3d 	bl	80073f8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 8005d7e:	bf00      	nop
 8005d80:	3708      	adds	r7, #8
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	40005800 	.word	0x40005800
 8005d8c:	40021000 	.word	0x40021000

08005d90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005d94:	f000 fdb1 	bl	80068fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005d98:	f000 f81a 	bl	8005dd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005d9c:	f7ff fe8c 	bl	8005ab8 <MX_GPIO_Init>
  MX_DMA_Init();
 8005da0:	f7ff fe66 	bl	8005a70 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8005da4:	f000 fbb8 	bl	8006518 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005da8:	f000 fc02 	bl	80065b0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8005dac:	f000 fa8a 	bl	80062c4 <MX_TIM3_Init>
  MX_I2C2_Init();
 8005db0:	f7ff ff32 	bl	8005c18 <MX_I2C2_Init>
  MX_TIM1_Init();
 8005db4:	f000 fa32 	bl	800621c <MX_TIM1_Init>
  MX_TIM17_Init();
 8005db8:	f000 fb06 	bl	80063c8 <MX_TIM17_Init>
  MX_SPI3_Init();
 8005dbc:	f000 f858 	bl	8005e70 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  hwInit();
 8005dc0:	f7fc f996 	bl	80020f0 <hwInit>
  apInit();
 8005dc4:	f7fb f946 	bl	8001054 <apInit>
  apMain();
 8005dc8:	f7fb f950 	bl	800106c <apMain>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005dcc:	bf00      	nop
 8005dce:	e7fd      	b.n	8005dcc <main+0x3c>

08005dd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b094      	sub	sp, #80	@ 0x50
 8005dd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005dd6:	f107 0318 	add.w	r3, r7, #24
 8005dda:	2238      	movs	r2, #56	@ 0x38
 8005ddc:	2100      	movs	r1, #0
 8005dde:	4618      	mov	r0, r3
 8005de0:	f007 faba 	bl	800d358 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005de4:	1d3b      	adds	r3, r7, #4
 8005de6:	2200      	movs	r2, #0
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	605a      	str	r2, [r3, #4]
 8005dec:	609a      	str	r2, [r3, #8]
 8005dee:	60da      	str	r2, [r3, #12]
 8005df0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8005df2:	2000      	movs	r0, #0
 8005df4:	f002 fb82 	bl	80084fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005dfc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e00:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005e02:	2302      	movs	r3, #2
 8005e04:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005e06:	2303      	movs	r3, #3
 8005e08:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8005e0e:	2328      	movs	r3, #40	@ 0x28
 8005e10:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005e12:	2302      	movs	r3, #2
 8005e14:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8005e16:	2304      	movs	r3, #4
 8005e18:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005e1e:	f107 0318 	add.w	r3, r7, #24
 8005e22:	4618      	mov	r0, r3
 8005e24:	f002 fc1e 	bl	8008664 <HAL_RCC_OscConfig>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d001      	beq.n	8005e32 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8005e2e:	f000 f818 	bl	8005e62 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005e32:	230f      	movs	r3, #15
 8005e34:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005e36:	2303      	movs	r3, #3
 8005e38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005e42:	2300      	movs	r3, #0
 8005e44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005e46:	1d3b      	adds	r3, r7, #4
 8005e48:	2104      	movs	r1, #4
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f002 ff1c 	bl	8008c88 <HAL_RCC_ClockConfig>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8005e56:	f000 f804 	bl	8005e62 <Error_Handler>
  }
}
 8005e5a:	bf00      	nop
 8005e5c:	3750      	adds	r7, #80	@ 0x50
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005e62:	b480      	push	{r7}
 8005e64:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005e66:	b672      	cpsid	i
}
 8005e68:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005e6a:	bf00      	nop
 8005e6c:	e7fd      	b.n	8005e6a <Error_Handler+0x8>
	...

08005e70 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005e74:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005e76:	4a1c      	ldr	r2, [pc, #112]	@ (8005ee8 <MX_SPI3_Init+0x78>)
 8005e78:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005e7c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005e80:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005e82:	4b18      	ldr	r3, [pc, #96]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005e88:	4b16      	ldr	r3, [pc, #88]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005e8a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005e8e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e90:	4b14      	ldr	r3, [pc, #80]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005e96:	4b13      	ldr	r3, [pc, #76]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005e9c:	4b11      	ldr	r3, [pc, #68]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005e9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ea2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8005ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005ea6:	2238      	movs	r2, #56	@ 0x38
 8005ea8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8005eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005eac:	2280      	movs	r2, #128	@ 0x80
 8005eae:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005eb8:	2200      	movs	r2, #0
 8005eba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005ebc:	4b09      	ldr	r3, [pc, #36]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005ebe:	2207      	movs	r2, #7
 8005ec0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005ec2:	4b08      	ldr	r3, [pc, #32]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005ec8:	4b06      	ldr	r3, [pc, #24]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005eca:	2208      	movs	r2, #8
 8005ecc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005ece:	4805      	ldr	r0, [pc, #20]	@ (8005ee4 <MX_SPI3_Init+0x74>)
 8005ed0:	f003 fae6 	bl	80094a0 <HAL_SPI_Init>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d001      	beq.n	8005ede <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005eda:	f7ff ffc2 	bl	8005e62 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005ede:	bf00      	nop
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	20002c68 	.word	0x20002c68
 8005ee8:	40003c00 	.word	0x40003c00

08005eec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b08a      	sub	sp, #40	@ 0x28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ef4:	f107 0314 	add.w	r3, r7, #20
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]
 8005efc:	605a      	str	r2, [r3, #4]
 8005efe:	609a      	str	r2, [r3, #8]
 8005f00:	60da      	str	r2, [r3, #12]
 8005f02:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a1f      	ldr	r2, [pc, #124]	@ (8005f88 <HAL_SPI_MspInit+0x9c>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d137      	bne.n	8005f7e <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8005f8c <HAL_SPI_MspInit+0xa0>)
 8005f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f12:	4a1e      	ldr	r2, [pc, #120]	@ (8005f8c <HAL_SPI_MspInit+0xa0>)
 8005f14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f18:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8005f8c <HAL_SPI_MspInit+0xa0>)
 8005f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f22:	613b      	str	r3, [r7, #16]
 8005f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f26:	4b19      	ldr	r3, [pc, #100]	@ (8005f8c <HAL_SPI_MspInit+0xa0>)
 8005f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f2a:	4a18      	ldr	r2, [pc, #96]	@ (8005f8c <HAL_SPI_MspInit+0xa0>)
 8005f2c:	f043 0302 	orr.w	r3, r3, #2
 8005f30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f32:	4b16      	ldr	r3, [pc, #88]	@ (8005f8c <HAL_SPI_MspInit+0xa0>)
 8005f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f36:	f003 0302 	and.w	r3, r3, #2
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8005f3e:	2328      	movs	r3, #40	@ 0x28
 8005f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f42:	2302      	movs	r3, #2
 8005f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f46:	2300      	movs	r3, #0
 8005f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f4a:	2302      	movs	r3, #2
 8005f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005f4e:	2306      	movs	r3, #6
 8005f50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f52:	f107 0314 	add.w	r3, r7, #20
 8005f56:	4619      	mov	r1, r3
 8005f58:	480d      	ldr	r0, [pc, #52]	@ (8005f90 <HAL_SPI_MspInit+0xa4>)
 8005f5a:	f001 f8cb 	bl	80070f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005f5e:	2310      	movs	r3, #16
 8005f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f62:	2302      	movs	r3, #2
 8005f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f66:	2300      	movs	r3, #0
 8005f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005f6e:	2306      	movs	r3, #6
 8005f70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f72:	f107 0314 	add.w	r3, r7, #20
 8005f76:	4619      	mov	r1, r3
 8005f78:	4805      	ldr	r0, [pc, #20]	@ (8005f90 <HAL_SPI_MspInit+0xa4>)
 8005f7a:	f001 f8bb 	bl	80070f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005f7e:	bf00      	nop
 8005f80:	3728      	adds	r7, #40	@ 0x28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40003c00 	.word	0x40003c00
 8005f8c:	40021000 	.word	0x40021000
 8005f90:	48000400 	.word	0x48000400

08005f94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b082      	sub	sp, #8
 8005f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8005fd8 <HAL_MspInit+0x44>)
 8005f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f9e:	4a0e      	ldr	r2, [pc, #56]	@ (8005fd8 <HAL_MspInit+0x44>)
 8005fa0:	f043 0301 	orr.w	r3, r3, #1
 8005fa4:	6613      	str	r3, [r2, #96]	@ 0x60
 8005fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd8 <HAL_MspInit+0x44>)
 8005fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005faa:	f003 0301 	and.w	r3, r3, #1
 8005fae:	607b      	str	r3, [r7, #4]
 8005fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005fb2:	4b09      	ldr	r3, [pc, #36]	@ (8005fd8 <HAL_MspInit+0x44>)
 8005fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fb6:	4a08      	ldr	r2, [pc, #32]	@ (8005fd8 <HAL_MspInit+0x44>)
 8005fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fbe:	4b06      	ldr	r3, [pc, #24]	@ (8005fd8 <HAL_MspInit+0x44>)
 8005fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fc6:	603b      	str	r3, [r7, #0]
 8005fc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005fca:	f002 fb3b 	bl	8008644 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005fce:	bf00      	nop
 8005fd0:	3708      	adds	r7, #8
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	40021000 	.word	0x40021000

08005fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005fe0:	bf00      	nop
 8005fe2:	e7fd      	b.n	8005fe0 <NMI_Handler+0x4>

08005fe4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005fe8:	bf00      	nop
 8005fea:	e7fd      	b.n	8005fe8 <HardFault_Handler+0x4>

08005fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005ff0:	bf00      	nop
 8005ff2:	e7fd      	b.n	8005ff0 <MemManage_Handler+0x4>

08005ff4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005ff8:	bf00      	nop
 8005ffa:	e7fd      	b.n	8005ff8 <BusFault_Handler+0x4>

08005ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006000:	bf00      	nop
 8006002:	e7fd      	b.n	8006000 <UsageFault_Handler+0x4>

08006004 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006004:	b480      	push	{r7}
 8006006:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006008:	bf00      	nop
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr

08006012 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006012:	b480      	push	{r7}
 8006014:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006016:	bf00      	nop
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr

08006020 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006020:	b480      	push	{r7}
 8006022:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006024:	bf00      	nop
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  swtimerISR();
 8006032:	f7fd fff1 	bl	8004018 <swtimerISR>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006036:	f000 fcb3 	bl	80069a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800603a:	bf00      	nop
 800603c:	bd80      	pop	{r7, pc}

0800603e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800603e:	b580      	push	{r7, lr}
 8006040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L_ENC1_Pin);
 8006042:	2020      	movs	r0, #32
 8006044:	f001 fb04 	bl	8007650 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(L_ENC2_Pin);
 8006048:	2040      	movs	r0, #64	@ 0x40
 800604a:	f001 fb01 	bl	8007650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800604e:	bf00      	nop
 8006050:	bd80      	pop	{r7, pc}

08006052 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006052:	b580      	push	{r7, lr}
 8006054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R_ENC1_Pin);
 8006056:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800605a:	f001 faf9 	bl	8007650 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R_ENC2_Pin);
 800605e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006062:	f001 faf5 	bl	8007650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006066:	bf00      	nop
 8006068:	bd80      	pop	{r7, pc}

0800606a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800606a:	b480      	push	{r7}
 800606c:	af00      	add	r7, sp, #0
  return 1;
 800606e:	2301      	movs	r3, #1
}
 8006070:	4618      	mov	r0, r3
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <_kill>:

int _kill(int pid, int sig)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b082      	sub	sp, #8
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006084:	f007 f9f8 	bl	800d478 <__errno>
 8006088:	4603      	mov	r3, r0
 800608a:	2216      	movs	r2, #22
 800608c:	601a      	str	r2, [r3, #0]
  return -1;
 800608e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006092:	4618      	mov	r0, r3
 8006094:	3708      	adds	r7, #8
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <_exit>:

void _exit (int status)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b082      	sub	sp, #8
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80060a2:	f04f 31ff 	mov.w	r1, #4294967295
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f7ff ffe7 	bl	800607a <_kill>
  while (1) {}    /* Make sure we hang here */
 80060ac:	bf00      	nop
 80060ae:	e7fd      	b.n	80060ac <_exit+0x12>

080060b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060bc:	2300      	movs	r3, #0
 80060be:	617b      	str	r3, [r7, #20]
 80060c0:	e00a      	b.n	80060d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80060c2:	f3af 8000 	nop.w
 80060c6:	4601      	mov	r1, r0
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	1c5a      	adds	r2, r3, #1
 80060cc:	60ba      	str	r2, [r7, #8]
 80060ce:	b2ca      	uxtb	r2, r1
 80060d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	3301      	adds	r3, #1
 80060d6:	617b      	str	r3, [r7, #20]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	429a      	cmp	r2, r3
 80060de:	dbf0      	blt.n	80060c2 <_read+0x12>
  }

  return len;
 80060e0:	687b      	ldr	r3, [r7, #4]
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3718      	adds	r7, #24
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}

080060ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b086      	sub	sp, #24
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	60f8      	str	r0, [r7, #12]
 80060f2:	60b9      	str	r1, [r7, #8]
 80060f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060f6:	2300      	movs	r3, #0
 80060f8:	617b      	str	r3, [r7, #20]
 80060fa:	e009      	b.n	8006110 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	1c5a      	adds	r2, r3, #1
 8006100:	60ba      	str	r2, [r7, #8]
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	4618      	mov	r0, r3
 8006106:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	3301      	adds	r3, #1
 800610e:	617b      	str	r3, [r7, #20]
 8006110:	697a      	ldr	r2, [r7, #20]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	429a      	cmp	r2, r3
 8006116:	dbf1      	blt.n	80060fc <_write+0x12>
  }
  return len;
 8006118:	687b      	ldr	r3, [r7, #4]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3718      	adds	r7, #24
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <_close>:

int _close(int file)
{
 8006122:	b480      	push	{r7}
 8006124:	b083      	sub	sp, #12
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800612a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800612e:	4618      	mov	r0, r3
 8006130:	370c      	adds	r7, #12
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800613a:	b480      	push	{r7}
 800613c:	b083      	sub	sp, #12
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
 8006142:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800614a:	605a      	str	r2, [r3, #4]
  return 0;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	370c      	adds	r7, #12
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr

0800615a <_isatty>:

int _isatty(int file)
{
 800615a:	b480      	push	{r7}
 800615c:	b083      	sub	sp, #12
 800615e:	af00      	add	r7, sp, #0
 8006160:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006162:	2301      	movs	r3, #1
}
 8006164:	4618      	mov	r0, r3
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3714      	adds	r7, #20
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr
	...

0800618c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b086      	sub	sp, #24
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006194:	4a14      	ldr	r2, [pc, #80]	@ (80061e8 <_sbrk+0x5c>)
 8006196:	4b15      	ldr	r3, [pc, #84]	@ (80061ec <_sbrk+0x60>)
 8006198:	1ad3      	subs	r3, r2, r3
 800619a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80061a0:	4b13      	ldr	r3, [pc, #76]	@ (80061f0 <_sbrk+0x64>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d102      	bne.n	80061ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80061a8:	4b11      	ldr	r3, [pc, #68]	@ (80061f0 <_sbrk+0x64>)
 80061aa:	4a12      	ldr	r2, [pc, #72]	@ (80061f4 <_sbrk+0x68>)
 80061ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80061ae:	4b10      	ldr	r3, [pc, #64]	@ (80061f0 <_sbrk+0x64>)
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4413      	add	r3, r2
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d207      	bcs.n	80061cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80061bc:	f007 f95c 	bl	800d478 <__errno>
 80061c0:	4603      	mov	r3, r0
 80061c2:	220c      	movs	r2, #12
 80061c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80061c6:	f04f 33ff 	mov.w	r3, #4294967295
 80061ca:	e009      	b.n	80061e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80061cc:	4b08      	ldr	r3, [pc, #32]	@ (80061f0 <_sbrk+0x64>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80061d2:	4b07      	ldr	r3, [pc, #28]	@ (80061f0 <_sbrk+0x64>)
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4413      	add	r3, r2
 80061da:	4a05      	ldr	r2, [pc, #20]	@ (80061f0 <_sbrk+0x64>)
 80061dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80061de:	68fb      	ldr	r3, [r7, #12]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3718      	adds	r7, #24
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	20008000 	.word	0x20008000
 80061ec:	00000400 	.word	0x00000400
 80061f0:	20002ccc 	.word	0x20002ccc
 80061f4:	200030f0 	.word	0x200030f0

080061f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80061f8:	b480      	push	{r7}
 80061fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80061fc:	4b06      	ldr	r3, [pc, #24]	@ (8006218 <SystemInit+0x20>)
 80061fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006202:	4a05      	ldr	r2, [pc, #20]	@ (8006218 <SystemInit+0x20>)
 8006204:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006208:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800620c:	bf00      	nop
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	e000ed00 	.word	0xe000ed00

0800621c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b088      	sub	sp, #32
 8006220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006222:	f107 0310 	add.w	r3, r7, #16
 8006226:	2200      	movs	r2, #0
 8006228:	601a      	str	r2, [r3, #0]
 800622a:	605a      	str	r2, [r3, #4]
 800622c:	609a      	str	r2, [r3, #8]
 800622e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006230:	1d3b      	adds	r3, r7, #4
 8006232:	2200      	movs	r2, #0
 8006234:	601a      	str	r2, [r3, #0]
 8006236:	605a      	str	r2, [r3, #4]
 8006238:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800623a:	4b20      	ldr	r3, [pc, #128]	@ (80062bc <MX_TIM1_Init+0xa0>)
 800623c:	4a20      	ldr	r2, [pc, #128]	@ (80062c0 <MX_TIM1_Init+0xa4>)
 800623e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 319;
 8006240:	4b1e      	ldr	r3, [pc, #120]	@ (80062bc <MX_TIM1_Init+0xa0>)
 8006242:	f240 123f 	movw	r2, #319	@ 0x13f
 8006246:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006248:	4b1c      	ldr	r3, [pc, #112]	@ (80062bc <MX_TIM1_Init+0xa0>)
 800624a:	2200      	movs	r2, #0
 800624c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 800624e:	4b1b      	ldr	r3, [pc, #108]	@ (80062bc <MX_TIM1_Init+0xa0>)
 8006250:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006254:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006256:	4b19      	ldr	r3, [pc, #100]	@ (80062bc <MX_TIM1_Init+0xa0>)
 8006258:	2200      	movs	r2, #0
 800625a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800625c:	4b17      	ldr	r3, [pc, #92]	@ (80062bc <MX_TIM1_Init+0xa0>)
 800625e:	2200      	movs	r2, #0
 8006260:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006262:	4b16      	ldr	r3, [pc, #88]	@ (80062bc <MX_TIM1_Init+0xa0>)
 8006264:	2200      	movs	r2, #0
 8006266:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006268:	4814      	ldr	r0, [pc, #80]	@ (80062bc <MX_TIM1_Init+0xa0>)
 800626a:	f003 f9c4 	bl	80095f6 <HAL_TIM_Base_Init>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d001      	beq.n	8006278 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8006274:	f7ff fdf5 	bl	8005e62 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006278:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800627c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800627e:	f107 0310 	add.w	r3, r7, #16
 8006282:	4619      	mov	r1, r3
 8006284:	480d      	ldr	r0, [pc, #52]	@ (80062bc <MX_TIM1_Init+0xa0>)
 8006286:	f003 fb83 	bl	8009990 <HAL_TIM_ConfigClockSource>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8006290:	f7ff fde7 	bl	8005e62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006294:	2300      	movs	r3, #0
 8006296:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006298:	2300      	movs	r3, #0
 800629a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800629c:	2300      	movs	r3, #0
 800629e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062a0:	1d3b      	adds	r3, r7, #4
 80062a2:	4619      	mov	r1, r3
 80062a4:	4805      	ldr	r0, [pc, #20]	@ (80062bc <MX_TIM1_Init+0xa0>)
 80062a6:	f004 f89b 	bl	800a3e0 <HAL_TIMEx_MasterConfigSynchronization>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80062b0:	f7ff fdd7 	bl	8005e62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80062b4:	bf00      	nop
 80062b6:	3720      	adds	r7, #32
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	20002cd0 	.word	0x20002cd0
 80062c0:	40012c00 	.word	0x40012c00

080062c4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b08e      	sub	sp, #56	@ 0x38
 80062c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80062ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80062ce:	2200      	movs	r2, #0
 80062d0:	601a      	str	r2, [r3, #0]
 80062d2:	605a      	str	r2, [r3, #4]
 80062d4:	609a      	str	r2, [r3, #8]
 80062d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062d8:	f107 031c 	add.w	r3, r7, #28
 80062dc:	2200      	movs	r2, #0
 80062de:	601a      	str	r2, [r3, #0]
 80062e0:	605a      	str	r2, [r3, #4]
 80062e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80062e4:	463b      	mov	r3, r7
 80062e6:	2200      	movs	r2, #0
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	605a      	str	r2, [r3, #4]
 80062ec:	609a      	str	r2, [r3, #8]
 80062ee:	60da      	str	r2, [r3, #12]
 80062f0:	611a      	str	r2, [r3, #16]
 80062f2:	615a      	str	r2, [r3, #20]
 80062f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80062f6:	4b32      	ldr	r3, [pc, #200]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 80062f8:	4a32      	ldr	r2, [pc, #200]	@ (80063c4 <MX_TIM3_Init+0x100>)
 80062fa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 80062fc:	4b30      	ldr	r3, [pc, #192]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 80062fe:	2207      	movs	r2, #7
 8006300:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006302:	4b2f      	ldr	r3, [pc, #188]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 8006304:	2200      	movs	r2, #0
 8006306:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8006308:	4b2d      	ldr	r3, [pc, #180]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 800630a:	22ff      	movs	r2, #255	@ 0xff
 800630c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800630e:	4b2c      	ldr	r3, [pc, #176]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 8006310:	2200      	movs	r2, #0
 8006312:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006314:	4b2a      	ldr	r3, [pc, #168]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 8006316:	2200      	movs	r2, #0
 8006318:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800631a:	4829      	ldr	r0, [pc, #164]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 800631c:	f003 f96b 	bl	80095f6 <HAL_TIM_Base_Init>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8006326:	f7ff fd9c 	bl	8005e62 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800632a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800632e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006330:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006334:	4619      	mov	r1, r3
 8006336:	4822      	ldr	r0, [pc, #136]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 8006338:	f003 fb2a 	bl	8009990 <HAL_TIM_ConfigClockSource>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8006342:	f7ff fd8e 	bl	8005e62 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006346:	481e      	ldr	r0, [pc, #120]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 8006348:	f003 f9ac 	bl	80096a4 <HAL_TIM_PWM_Init>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d001      	beq.n	8006356 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8006352:	f7ff fd86 	bl	8005e62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006356:	2300      	movs	r3, #0
 8006358:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800635a:	2300      	movs	r3, #0
 800635c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800635e:	f107 031c 	add.w	r3, r7, #28
 8006362:	4619      	mov	r1, r3
 8006364:	4816      	ldr	r0, [pc, #88]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 8006366:	f004 f83b 	bl	800a3e0 <HAL_TIMEx_MasterConfigSynchronization>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8006370:	f7ff fd77 	bl	8005e62 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006374:	2360      	movs	r3, #96	@ 0x60
 8006376:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8006378:	2300      	movs	r3, #0
 800637a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800637c:	2300      	movs	r3, #0
 800637e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006380:	2300      	movs	r3, #0
 8006382:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006384:	463b      	mov	r3, r7
 8006386:	2208      	movs	r2, #8
 8006388:	4619      	mov	r1, r3
 800638a:	480d      	ldr	r0, [pc, #52]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 800638c:	f003 f9ec 	bl	8009768 <HAL_TIM_PWM_ConfigChannel>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d001      	beq.n	800639a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8006396:	f7ff fd64 	bl	8005e62 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800639a:	463b      	mov	r3, r7
 800639c:	220c      	movs	r2, #12
 800639e:	4619      	mov	r1, r3
 80063a0:	4807      	ldr	r0, [pc, #28]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 80063a2:	f003 f9e1 	bl	8009768 <HAL_TIM_PWM_ConfigChannel>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d001      	beq.n	80063b0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80063ac:	f7ff fd59 	bl	8005e62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80063b0:	4803      	ldr	r0, [pc, #12]	@ (80063c0 <MX_TIM3_Init+0xfc>)
 80063b2:	f000 f879 	bl	80064a8 <HAL_TIM_MspPostInit>

}
 80063b6:	bf00      	nop
 80063b8:	3738      	adds	r7, #56	@ 0x38
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	20002d1c 	.word	0x20002d1c
 80063c4:	40000400 	.word	0x40000400

080063c8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80063cc:	4b10      	ldr	r3, [pc, #64]	@ (8006410 <MX_TIM17_Init+0x48>)
 80063ce:	4a11      	ldr	r2, [pc, #68]	@ (8006414 <MX_TIM17_Init+0x4c>)
 80063d0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 319;
 80063d2:	4b0f      	ldr	r3, [pc, #60]	@ (8006410 <MX_TIM17_Init+0x48>)
 80063d4:	f240 123f 	movw	r2, #319	@ 0x13f
 80063d8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063da:	4b0d      	ldr	r3, [pc, #52]	@ (8006410 <MX_TIM17_Init+0x48>)
 80063dc:	2200      	movs	r2, #0
 80063de:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 80063e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006410 <MX_TIM17_Init+0x48>)
 80063e2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80063e6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063e8:	4b09      	ldr	r3, [pc, #36]	@ (8006410 <MX_TIM17_Init+0x48>)
 80063ea:	2200      	movs	r2, #0
 80063ec:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80063ee:	4b08      	ldr	r3, [pc, #32]	@ (8006410 <MX_TIM17_Init+0x48>)
 80063f0:	2200      	movs	r2, #0
 80063f2:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063f4:	4b06      	ldr	r3, [pc, #24]	@ (8006410 <MX_TIM17_Init+0x48>)
 80063f6:	2200      	movs	r2, #0
 80063f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80063fa:	4805      	ldr	r0, [pc, #20]	@ (8006410 <MX_TIM17_Init+0x48>)
 80063fc:	f003 f8fb 	bl	80095f6 <HAL_TIM_Base_Init>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8006406:	f7ff fd2c 	bl	8005e62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800640a:	bf00      	nop
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	20002d68 	.word	0x20002d68
 8006414:	40014800 	.word	0x40014800

08006418 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006418:	b480      	push	{r7}
 800641a:	b087      	sub	sp, #28
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a1c      	ldr	r2, [pc, #112]	@ (8006498 <HAL_TIM_Base_MspInit+0x80>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d10c      	bne.n	8006444 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800642a:	4b1c      	ldr	r3, [pc, #112]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 800642c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800642e:	4a1b      	ldr	r2, [pc, #108]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 8006430:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006434:	6613      	str	r3, [r2, #96]	@ 0x60
 8006436:	4b19      	ldr	r3, [pc, #100]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 8006438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800643a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800643e:	617b      	str	r3, [r7, #20]
 8006440:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8006442:	e022      	b.n	800648a <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a15      	ldr	r2, [pc, #84]	@ (80064a0 <HAL_TIM_Base_MspInit+0x88>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d10c      	bne.n	8006468 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800644e:	4b13      	ldr	r3, [pc, #76]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 8006450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006452:	4a12      	ldr	r2, [pc, #72]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 8006454:	f043 0302 	orr.w	r3, r3, #2
 8006458:	6593      	str	r3, [r2, #88]	@ 0x58
 800645a:	4b10      	ldr	r3, [pc, #64]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 800645c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	613b      	str	r3, [r7, #16]
 8006464:	693b      	ldr	r3, [r7, #16]
}
 8006466:	e010      	b.n	800648a <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM17)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a0d      	ldr	r2, [pc, #52]	@ (80064a4 <HAL_TIM_Base_MspInit+0x8c>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d10b      	bne.n	800648a <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8006472:	4b0a      	ldr	r3, [pc, #40]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 8006474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006476:	4a09      	ldr	r2, [pc, #36]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 8006478:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800647c:	6613      	str	r3, [r2, #96]	@ 0x60
 800647e:	4b07      	ldr	r3, [pc, #28]	@ (800649c <HAL_TIM_Base_MspInit+0x84>)
 8006480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006482:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006486:	60fb      	str	r3, [r7, #12]
 8006488:	68fb      	ldr	r3, [r7, #12]
}
 800648a:	bf00      	nop
 800648c:	371c      	adds	r7, #28
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	40012c00 	.word	0x40012c00
 800649c:	40021000 	.word	0x40021000
 80064a0:	40000400 	.word	0x40000400
 80064a4:	40014800 	.word	0x40014800

080064a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b088      	sub	sp, #32
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064b0:	f107 030c 	add.w	r3, r7, #12
 80064b4:	2200      	movs	r2, #0
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	605a      	str	r2, [r3, #4]
 80064ba:	609a      	str	r2, [r3, #8]
 80064bc:	60da      	str	r2, [r3, #12]
 80064be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a11      	ldr	r2, [pc, #68]	@ (800650c <HAL_TIM_MspPostInit+0x64>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d11b      	bne.n	8006502 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80064ca:	4b11      	ldr	r3, [pc, #68]	@ (8006510 <HAL_TIM_MspPostInit+0x68>)
 80064cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ce:	4a10      	ldr	r2, [pc, #64]	@ (8006510 <HAL_TIM_MspPostInit+0x68>)
 80064d0:	f043 0302 	orr.w	r3, r3, #2
 80064d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80064d6:	4b0e      	ldr	r3, [pc, #56]	@ (8006510 <HAL_TIM_MspPostInit+0x68>)
 80064d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	60bb      	str	r3, [r7, #8]
 80064e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MT_L_IN_PWM_Pin|MT_R_IN_PWM_Pin;
 80064e2:	2303      	movs	r3, #3
 80064e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064e6:	2302      	movs	r3, #2
 80064e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064ea:	2300      	movs	r3, #0
 80064ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064ee:	2300      	movs	r3, #0
 80064f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80064f2:	2302      	movs	r3, #2
 80064f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80064f6:	f107 030c 	add.w	r3, r7, #12
 80064fa:	4619      	mov	r1, r3
 80064fc:	4805      	ldr	r0, [pc, #20]	@ (8006514 <HAL_TIM_MspPostInit+0x6c>)
 80064fe:	f000 fdf9 	bl	80070f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006502:	bf00      	nop
 8006504:	3720      	adds	r7, #32
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	40000400 	.word	0x40000400
 8006510:	40021000 	.word	0x40021000
 8006514:	48000400 	.word	0x48000400

08006518 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800651c:	4b22      	ldr	r3, [pc, #136]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 800651e:	4a23      	ldr	r2, [pc, #140]	@ (80065ac <MX_USART1_UART_Init+0x94>)
 8006520:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006522:	4b21      	ldr	r3, [pc, #132]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006524:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006528:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800652a:	4b1f      	ldr	r3, [pc, #124]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 800652c:	2200      	movs	r2, #0
 800652e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006530:	4b1d      	ldr	r3, [pc, #116]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006532:	2200      	movs	r2, #0
 8006534:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006536:	4b1c      	ldr	r3, [pc, #112]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006538:	2200      	movs	r2, #0
 800653a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800653c:	4b1a      	ldr	r3, [pc, #104]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 800653e:	220c      	movs	r2, #12
 8006540:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006542:	4b19      	ldr	r3, [pc, #100]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006544:	2200      	movs	r2, #0
 8006546:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006548:	4b17      	ldr	r3, [pc, #92]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 800654a:	2200      	movs	r2, #0
 800654c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800654e:	4b16      	ldr	r3, [pc, #88]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006550:	2200      	movs	r2, #0
 8006552:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006554:	4b14      	ldr	r3, [pc, #80]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006556:	2200      	movs	r2, #0
 8006558:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800655a:	4b13      	ldr	r3, [pc, #76]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 800655c:	2200      	movs	r2, #0
 800655e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006560:	4811      	ldr	r0, [pc, #68]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006562:	f003 ffbf 	bl	800a4e4 <HAL_UART_Init>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d001      	beq.n	8006570 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800656c:	f7ff fc79 	bl	8005e62 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006570:	2100      	movs	r1, #0
 8006572:	480d      	ldr	r0, [pc, #52]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006574:	f005 f94e 	bl	800b814 <HAL_UARTEx_SetTxFifoThreshold>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800657e:	f7ff fc70 	bl	8005e62 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006582:	2100      	movs	r1, #0
 8006584:	4808      	ldr	r0, [pc, #32]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006586:	f005 f983 	bl	800b890 <HAL_UARTEx_SetRxFifoThreshold>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d001      	beq.n	8006594 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8006590:	f7ff fc67 	bl	8005e62 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8006594:	4804      	ldr	r0, [pc, #16]	@ (80065a8 <MX_USART1_UART_Init+0x90>)
 8006596:	f005 f904 	bl	800b7a2 <HAL_UARTEx_DisableFifoMode>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d001      	beq.n	80065a4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80065a0:	f7ff fc5f 	bl	8005e62 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80065a4:	bf00      	nop
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	20002db4 	.word	0x20002db4
 80065ac:	40013800 	.word	0x40013800

080065b0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80065b4:	4b22      	ldr	r3, [pc, #136]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065b6:	4a23      	ldr	r2, [pc, #140]	@ (8006644 <MX_USART2_UART_Init+0x94>)
 80065b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80065ba:	4b21      	ldr	r3, [pc, #132]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80065c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80065c2:	4b1f      	ldr	r3, [pc, #124]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065c4:	2200      	movs	r2, #0
 80065c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80065c8:	4b1d      	ldr	r3, [pc, #116]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065ca:	2200      	movs	r2, #0
 80065cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80065ce:	4b1c      	ldr	r3, [pc, #112]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065d0:	2200      	movs	r2, #0
 80065d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80065d4:	4b1a      	ldr	r3, [pc, #104]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065d6:	220c      	movs	r2, #12
 80065d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80065da:	4b19      	ldr	r3, [pc, #100]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065dc:	2200      	movs	r2, #0
 80065de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80065e0:	4b17      	ldr	r3, [pc, #92]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065e2:	2200      	movs	r2, #0
 80065e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80065e6:	4b16      	ldr	r3, [pc, #88]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80065ec:	4b14      	ldr	r3, [pc, #80]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065ee:	2200      	movs	r2, #0
 80065f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80065f2:	4b13      	ldr	r3, [pc, #76]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065f4:	2200      	movs	r2, #0
 80065f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80065f8:	4811      	ldr	r0, [pc, #68]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 80065fa:	f003 ff73 	bl	800a4e4 <HAL_UART_Init>
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d001      	beq.n	8006608 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006604:	f7ff fc2d 	bl	8005e62 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006608:	2100      	movs	r1, #0
 800660a:	480d      	ldr	r0, [pc, #52]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 800660c:	f005 f902 	bl	800b814 <HAL_UARTEx_SetTxFifoThreshold>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006616:	f7ff fc24 	bl	8005e62 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800661a:	2100      	movs	r1, #0
 800661c:	4808      	ldr	r0, [pc, #32]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 800661e:	f005 f937 	bl	800b890 <HAL_UARTEx_SetRxFifoThreshold>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d001      	beq.n	800662c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006628:	f7ff fc1b 	bl	8005e62 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800662c:	4804      	ldr	r0, [pc, #16]	@ (8006640 <MX_USART2_UART_Init+0x90>)
 800662e:	f005 f8b8 	bl	800b7a2 <HAL_UARTEx_DisableFifoMode>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d001      	beq.n	800663c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006638:	f7ff fc13 	bl	8005e62 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800663c:	bf00      	nop
 800663e:	bd80      	pop	{r7, pc}
 8006640:	20002e48 	.word	0x20002e48
 8006644:	40004400 	.word	0x40004400

08006648 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b09c      	sub	sp, #112	@ 0x70
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006650:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8006654:	2200      	movs	r2, #0
 8006656:	601a      	str	r2, [r3, #0]
 8006658:	605a      	str	r2, [r3, #4]
 800665a:	609a      	str	r2, [r3, #8]
 800665c:	60da      	str	r2, [r3, #12]
 800665e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006660:	f107 0318 	add.w	r3, r7, #24
 8006664:	2244      	movs	r2, #68	@ 0x44
 8006666:	2100      	movs	r1, #0
 8006668:	4618      	mov	r0, r3
 800666a:	f006 fe75 	bl	800d358 <memset>
  if(uartHandle->Instance==USART1)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a67      	ldr	r2, [pc, #412]	@ (8006810 <HAL_UART_MspInit+0x1c8>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d160      	bne.n	800673a <HAL_UART_MspInit+0xf2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006678:	2301      	movs	r3, #1
 800667a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800667c:	2300      	movs	r3, #0
 800667e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006680:	f107 0318 	add.w	r3, r7, #24
 8006684:	4618      	mov	r0, r3
 8006686:	f002 fd1b 	bl	80090c0 <HAL_RCCEx_PeriphCLKConfig>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d001      	beq.n	8006694 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8006690:	f7ff fbe7 	bl	8005e62 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006694:	4b5f      	ldr	r3, [pc, #380]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 8006696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006698:	4a5e      	ldr	r2, [pc, #376]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 800669a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800669e:	6613      	str	r3, [r2, #96]	@ 0x60
 80066a0:	4b5c      	ldr	r3, [pc, #368]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 80066a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066a8:	617b      	str	r3, [r7, #20]
 80066aa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80066ac:	4b59      	ldr	r3, [pc, #356]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 80066ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066b0:	4a58      	ldr	r2, [pc, #352]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 80066b2:	f043 0302 	orr.w	r3, r3, #2
 80066b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066b8:	4b56      	ldr	r3, [pc, #344]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 80066ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066bc:	f003 0302 	and.w	r3, r3, #2
 80066c0:	613b      	str	r3, [r7, #16]
 80066c2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80066c4:	23c0      	movs	r3, #192	@ 0xc0
 80066c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066c8:	2302      	movs	r3, #2
 80066ca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066cc:	2300      	movs	r3, #0
 80066ce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066d0:	2300      	movs	r3, #0
 80066d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80066d4:	2307      	movs	r3, #7
 80066d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066d8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80066dc:	4619      	mov	r1, r3
 80066de:	484e      	ldr	r0, [pc, #312]	@ (8006818 <HAL_UART_MspInit+0x1d0>)
 80066e0:	f000 fd08 	bl	80070f4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80066e4:	4b4d      	ldr	r3, [pc, #308]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 80066e6:	4a4e      	ldr	r2, [pc, #312]	@ (8006820 <HAL_UART_MspInit+0x1d8>)
 80066e8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80066ea:	4b4c      	ldr	r3, [pc, #304]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 80066ec:	2218      	movs	r2, #24
 80066ee:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80066f0:	4b4a      	ldr	r3, [pc, #296]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80066f6:	4b49      	ldr	r3, [pc, #292]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80066fc:	4b47      	ldr	r3, [pc, #284]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 80066fe:	2280      	movs	r2, #128	@ 0x80
 8006700:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006702:	4b46      	ldr	r3, [pc, #280]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 8006704:	2200      	movs	r2, #0
 8006706:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006708:	4b44      	ldr	r3, [pc, #272]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 800670a:	2200      	movs	r2, #0
 800670c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800670e:	4b43      	ldr	r3, [pc, #268]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 8006710:	2220      	movs	r2, #32
 8006712:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006714:	4b41      	ldr	r3, [pc, #260]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 8006716:	2200      	movs	r2, #0
 8006718:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800671a:	4840      	ldr	r0, [pc, #256]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 800671c:	f000 fa90 	bl	8006c40 <HAL_DMA_Init>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d001      	beq.n	800672a <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 8006726:	f7ff fb9c 	bl	8005e62 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a3b      	ldr	r2, [pc, #236]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 800672e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8006732:	4a3a      	ldr	r2, [pc, #232]	@ (800681c <HAL_UART_MspInit+0x1d4>)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006738:	e065      	b.n	8006806 <HAL_UART_MspInit+0x1be>
  else if(uartHandle->Instance==USART2)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a39      	ldr	r2, [pc, #228]	@ (8006824 <HAL_UART_MspInit+0x1dc>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d160      	bne.n	8006806 <HAL_UART_MspInit+0x1be>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006744:	2302      	movs	r3, #2
 8006746:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006748:	2300      	movs	r3, #0
 800674a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800674c:	f107 0318 	add.w	r3, r7, #24
 8006750:	4618      	mov	r0, r3
 8006752:	f002 fcb5 	bl	80090c0 <HAL_RCCEx_PeriphCLKConfig>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d001      	beq.n	8006760 <HAL_UART_MspInit+0x118>
      Error_Handler();
 800675c:	f7ff fb81 	bl	8005e62 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006760:	4b2c      	ldr	r3, [pc, #176]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 8006762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006764:	4a2b      	ldr	r2, [pc, #172]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 8006766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800676a:	6593      	str	r3, [r2, #88]	@ 0x58
 800676c:	4b29      	ldr	r3, [pc, #164]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 800676e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006774:	60fb      	str	r3, [r7, #12]
 8006776:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006778:	4b26      	ldr	r3, [pc, #152]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 800677a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800677c:	4a25      	ldr	r2, [pc, #148]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 800677e:	f043 0301 	orr.w	r3, r3, #1
 8006782:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006784:	4b23      	ldr	r3, [pc, #140]	@ (8006814 <HAL_UART_MspInit+0x1cc>)
 8006786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	60bb      	str	r3, [r7, #8]
 800678e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006790:	230c      	movs	r3, #12
 8006792:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006794:	2302      	movs	r3, #2
 8006796:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006798:	2300      	movs	r3, #0
 800679a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800679c:	2300      	movs	r3, #0
 800679e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80067a0:	2307      	movs	r3, #7
 80067a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80067a8:	4619      	mov	r1, r3
 80067aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80067ae:	f000 fca1 	bl	80070f4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 80067b2:	4b1d      	ldr	r3, [pc, #116]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067b4:	4a1d      	ldr	r2, [pc, #116]	@ (800682c <HAL_UART_MspInit+0x1e4>)
 80067b6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80067b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067ba:	221a      	movs	r2, #26
 80067bc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80067be:	4b1a      	ldr	r3, [pc, #104]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067c0:	2200      	movs	r2, #0
 80067c2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80067c4:	4b18      	ldr	r3, [pc, #96]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067c6:	2200      	movs	r2, #0
 80067c8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80067ca:	4b17      	ldr	r3, [pc, #92]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067cc:	2280      	movs	r2, #128	@ 0x80
 80067ce:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80067d0:	4b15      	ldr	r3, [pc, #84]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067d2:	2200      	movs	r2, #0
 80067d4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80067d6:	4b14      	ldr	r3, [pc, #80]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067d8:	2200      	movs	r2, #0
 80067da:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80067dc:	4b12      	ldr	r3, [pc, #72]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067de:	2220      	movs	r2, #32
 80067e0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80067e2:	4b11      	ldr	r3, [pc, #68]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067e4:	2200      	movs	r2, #0
 80067e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80067e8:	480f      	ldr	r0, [pc, #60]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067ea:	f000 fa29 	bl	8006c40 <HAL_DMA_Init>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d001      	beq.n	80067f8 <HAL_UART_MspInit+0x1b0>
      Error_Handler();
 80067f4:	f7ff fb35 	bl	8005e62 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a0b      	ldr	r2, [pc, #44]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 80067fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8006800:	4a09      	ldr	r2, [pc, #36]	@ (8006828 <HAL_UART_MspInit+0x1e0>)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8006806:	bf00      	nop
 8006808:	3770      	adds	r7, #112	@ 0x70
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	40013800 	.word	0x40013800
 8006814:	40021000 	.word	0x40021000
 8006818:	48000400 	.word	0x48000400
 800681c:	20002edc 	.word	0x20002edc
 8006820:	40020008 	.word	0x40020008
 8006824:	40004400 	.word	0x40004400
 8006828:	20002f3c 	.word	0x20002f3c
 800682c:	4002001c 	.word	0x4002001c

08006830 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a16      	ldr	r2, [pc, #88]	@ (8006898 <HAL_UART_MspDeInit+0x68>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d110      	bne.n	8006864 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8006842:	4b16      	ldr	r3, [pc, #88]	@ (800689c <HAL_UART_MspDeInit+0x6c>)
 8006844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006846:	4a15      	ldr	r2, [pc, #84]	@ (800689c <HAL_UART_MspDeInit+0x6c>)
 8006848:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800684c:	6613      	str	r3, [r2, #96]	@ 0x60

    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 800684e:	21c0      	movs	r1, #192	@ 0xc0
 8006850:	4813      	ldr	r0, [pc, #76]	@ (80068a0 <HAL_UART_MspDeInit+0x70>)
 8006852:	f000 fdd1 	bl	80073f8 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800685c:	4618      	mov	r0, r3
 800685e:	f000 fa97 	bl	8006d90 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8006862:	e015      	b.n	8006890 <HAL_UART_MspDeInit+0x60>
  else if(uartHandle->Instance==USART2)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a0e      	ldr	r2, [pc, #56]	@ (80068a4 <HAL_UART_MspDeInit+0x74>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d110      	bne.n	8006890 <HAL_UART_MspDeInit+0x60>
    __HAL_RCC_USART2_CLK_DISABLE();
 800686e:	4b0b      	ldr	r3, [pc, #44]	@ (800689c <HAL_UART_MspDeInit+0x6c>)
 8006870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006872:	4a0a      	ldr	r2, [pc, #40]	@ (800689c <HAL_UART_MspDeInit+0x6c>)
 8006874:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006878:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800687a:	210c      	movs	r1, #12
 800687c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006880:	f000 fdba 	bl	80073f8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800688a:	4618      	mov	r0, r3
 800688c:	f000 fa80 	bl	8006d90 <HAL_DMA_DeInit>
}
 8006890:	bf00      	nop
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	40013800 	.word	0x40013800
 800689c:	40021000 	.word	0x40021000
 80068a0:	48000400 	.word	0x48000400
 80068a4:	40004400 	.word	0x40004400

080068a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80068a8:	480d      	ldr	r0, [pc, #52]	@ (80068e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80068aa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80068ac:	f7ff fca4 	bl	80061f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80068b0:	480c      	ldr	r0, [pc, #48]	@ (80068e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80068b2:	490d      	ldr	r1, [pc, #52]	@ (80068e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80068b4:	4a0d      	ldr	r2, [pc, #52]	@ (80068ec <LoopForever+0xe>)
  movs r3, #0
 80068b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80068b8:	e002      	b.n	80068c0 <LoopCopyDataInit>

080068ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80068ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80068bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80068be:	3304      	adds	r3, #4

080068c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80068c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80068c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80068c4:	d3f9      	bcc.n	80068ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80068c6:	4a0a      	ldr	r2, [pc, #40]	@ (80068f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80068c8:	4c0a      	ldr	r4, [pc, #40]	@ (80068f4 <LoopForever+0x16>)
  movs r3, #0
 80068ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80068cc:	e001      	b.n	80068d2 <LoopFillZerobss>

080068ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80068ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80068d0:	3204      	adds	r2, #4

080068d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80068d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80068d4:	d3fb      	bcc.n	80068ce <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80068d6:	f006 fdd5 	bl	800d484 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80068da:	f7ff fa59 	bl	8005d90 <main>

080068de <LoopForever>:

LoopForever:
    b LoopForever
 80068de:	e7fe      	b.n	80068de <LoopForever>
  ldr   r0, =_estack
 80068e0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80068e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80068e8:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 80068ec:	080111e4 	.word	0x080111e4
  ldr r2, =_sbss
 80068f0:	20000a8c 	.word	0x20000a8c
  ldr r4, =_ebss
 80068f4:	200030ec 	.word	0x200030ec

080068f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80068f8:	e7fe      	b.n	80068f8 <ADC1_2_IRQHandler>

080068fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80068fa:	b580      	push	{r7, lr}
 80068fc:	b082      	sub	sp, #8
 80068fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006900:	2300      	movs	r3, #0
 8006902:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006904:	2003      	movs	r0, #3
 8006906:	f000 f95b 	bl	8006bc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800690a:	200f      	movs	r0, #15
 800690c:	f000 f80e 	bl	800692c <HAL_InitTick>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d002      	beq.n	800691c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	71fb      	strb	r3, [r7, #7]
 800691a:	e001      	b.n	8006920 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800691c:	f7ff fb3a 	bl	8005f94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006920:	79fb      	ldrb	r3, [r7, #7]

}
 8006922:	4618      	mov	r0, r3
 8006924:	3708      	adds	r7, #8
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
	...

0800692c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006938:	4b16      	ldr	r3, [pc, #88]	@ (8006994 <HAL_InitTick+0x68>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d022      	beq.n	8006986 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006940:	4b15      	ldr	r3, [pc, #84]	@ (8006998 <HAL_InitTick+0x6c>)
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	4b13      	ldr	r3, [pc, #76]	@ (8006994 <HAL_InitTick+0x68>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800694c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006950:	fbb2 f3f3 	udiv	r3, r2, r3
 8006954:	4618      	mov	r0, r3
 8006956:	f000 f966 	bl	8006c26 <HAL_SYSTICK_Config>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d10f      	bne.n	8006980 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2b0f      	cmp	r3, #15
 8006964:	d809      	bhi.n	800697a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006966:	2200      	movs	r2, #0
 8006968:	6879      	ldr	r1, [r7, #4]
 800696a:	f04f 30ff 	mov.w	r0, #4294967295
 800696e:	f000 f932 	bl	8006bd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006972:	4a0a      	ldr	r2, [pc, #40]	@ (800699c <HAL_InitTick+0x70>)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6013      	str	r3, [r2, #0]
 8006978:	e007      	b.n	800698a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	73fb      	strb	r3, [r7, #15]
 800697e:	e004      	b.n	800698a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	73fb      	strb	r3, [r7, #15]
 8006984:	e001      	b.n	800698a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800698a:	7bfb      	ldrb	r3, [r7, #15]
}
 800698c:	4618      	mov	r0, r3
 800698e:	3710      	adds	r7, #16
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}
 8006994:	20000068 	.word	0x20000068
 8006998:	20000060 	.word	0x20000060
 800699c:	20000064 	.word	0x20000064

080069a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80069a0:	b480      	push	{r7}
 80069a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80069a4:	4b05      	ldr	r3, [pc, #20]	@ (80069bc <HAL_IncTick+0x1c>)
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	4b05      	ldr	r3, [pc, #20]	@ (80069c0 <HAL_IncTick+0x20>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4413      	add	r3, r2
 80069ae:	4a03      	ldr	r2, [pc, #12]	@ (80069bc <HAL_IncTick+0x1c>)
 80069b0:	6013      	str	r3, [r2, #0]
}
 80069b2:	bf00      	nop
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr
 80069bc:	20002f9c 	.word	0x20002f9c
 80069c0:	20000068 	.word	0x20000068

080069c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80069c4:	b480      	push	{r7}
 80069c6:	af00      	add	r7, sp, #0
  return uwTick;
 80069c8:	4b03      	ldr	r3, [pc, #12]	@ (80069d8 <HAL_GetTick+0x14>)
 80069ca:	681b      	ldr	r3, [r3, #0]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	20002f9c 	.word	0x20002f9c

080069dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80069e4:	f7ff ffee 	bl	80069c4 <HAL_GetTick>
 80069e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f4:	d004      	beq.n	8006a00 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80069f6:	4b09      	ldr	r3, [pc, #36]	@ (8006a1c <HAL_Delay+0x40>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	4413      	add	r3, r2
 80069fe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006a00:	bf00      	nop
 8006a02:	f7ff ffdf 	bl	80069c4 <HAL_GetTick>
 8006a06:	4602      	mov	r2, r0
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d8f7      	bhi.n	8006a02 <HAL_Delay+0x26>
  {
  }
}
 8006a12:	bf00      	nop
 8006a14:	bf00      	nop
 8006a16:	3710      	adds	r7, #16
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}
 8006a1c:	20000068 	.word	0x20000068

08006a20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b085      	sub	sp, #20
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f003 0307 	and.w	r3, r3, #7
 8006a2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a30:	4b0c      	ldr	r3, [pc, #48]	@ (8006a64 <__NVIC_SetPriorityGrouping+0x44>)
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a36:	68ba      	ldr	r2, [r7, #8]
 8006a38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006a4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a52:	4a04      	ldr	r2, [pc, #16]	@ (8006a64 <__NVIC_SetPriorityGrouping+0x44>)
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	60d3      	str	r3, [r2, #12]
}
 8006a58:	bf00      	nop
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr
 8006a64:	e000ed00 	.word	0xe000ed00

08006a68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a6c:	4b04      	ldr	r3, [pc, #16]	@ (8006a80 <__NVIC_GetPriorityGrouping+0x18>)
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	0a1b      	lsrs	r3, r3, #8
 8006a72:	f003 0307 	and.w	r3, r3, #7
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	e000ed00 	.word	0xe000ed00

08006a84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	db0b      	blt.n	8006aae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a96:	79fb      	ldrb	r3, [r7, #7]
 8006a98:	f003 021f 	and.w	r2, r3, #31
 8006a9c:	4907      	ldr	r1, [pc, #28]	@ (8006abc <__NVIC_EnableIRQ+0x38>)
 8006a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aa2:	095b      	lsrs	r3, r3, #5
 8006aa4:	2001      	movs	r0, #1
 8006aa6:	fa00 f202 	lsl.w	r2, r0, r2
 8006aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006aae:	bf00      	nop
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr
 8006aba:	bf00      	nop
 8006abc:	e000e100 	.word	0xe000e100

08006ac0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	6039      	str	r1, [r7, #0]
 8006aca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	db0a      	blt.n	8006aea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	b2da      	uxtb	r2, r3
 8006ad8:	490c      	ldr	r1, [pc, #48]	@ (8006b0c <__NVIC_SetPriority+0x4c>)
 8006ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ade:	0112      	lsls	r2, r2, #4
 8006ae0:	b2d2      	uxtb	r2, r2
 8006ae2:	440b      	add	r3, r1
 8006ae4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006ae8:	e00a      	b.n	8006b00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	4908      	ldr	r1, [pc, #32]	@ (8006b10 <__NVIC_SetPriority+0x50>)
 8006af0:	79fb      	ldrb	r3, [r7, #7]
 8006af2:	f003 030f 	and.w	r3, r3, #15
 8006af6:	3b04      	subs	r3, #4
 8006af8:	0112      	lsls	r2, r2, #4
 8006afa:	b2d2      	uxtb	r2, r2
 8006afc:	440b      	add	r3, r1
 8006afe:	761a      	strb	r2, [r3, #24]
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr
 8006b0c:	e000e100 	.word	0xe000e100
 8006b10:	e000ed00 	.word	0xe000ed00

08006b14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b089      	sub	sp, #36	@ 0x24
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f003 0307 	and.w	r3, r3, #7
 8006b26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	f1c3 0307 	rsb	r3, r3, #7
 8006b2e:	2b04      	cmp	r3, #4
 8006b30:	bf28      	it	cs
 8006b32:	2304      	movcs	r3, #4
 8006b34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	3304      	adds	r3, #4
 8006b3a:	2b06      	cmp	r3, #6
 8006b3c:	d902      	bls.n	8006b44 <NVIC_EncodePriority+0x30>
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	3b03      	subs	r3, #3
 8006b42:	e000      	b.n	8006b46 <NVIC_EncodePriority+0x32>
 8006b44:	2300      	movs	r3, #0
 8006b46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b48:	f04f 32ff 	mov.w	r2, #4294967295
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b52:	43da      	mvns	r2, r3
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	401a      	ands	r2, r3
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	fa01 f303 	lsl.w	r3, r1, r3
 8006b66:	43d9      	mvns	r1, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b6c:	4313      	orrs	r3, r2
         );
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3724      	adds	r7, #36	@ 0x24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
	...

08006b7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	3b01      	subs	r3, #1
 8006b88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b8c:	d301      	bcc.n	8006b92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e00f      	b.n	8006bb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b92:	4a0a      	ldr	r2, [pc, #40]	@ (8006bbc <SysTick_Config+0x40>)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	3b01      	subs	r3, #1
 8006b98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b9a:	210f      	movs	r1, #15
 8006b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba0:	f7ff ff8e 	bl	8006ac0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ba4:	4b05      	ldr	r3, [pc, #20]	@ (8006bbc <SysTick_Config+0x40>)
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006baa:	4b04      	ldr	r3, [pc, #16]	@ (8006bbc <SysTick_Config+0x40>)
 8006bac:	2207      	movs	r2, #7
 8006bae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006bb0:	2300      	movs	r3, #0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3708      	adds	r7, #8
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	e000e010 	.word	0xe000e010

08006bc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f7ff ff29 	bl	8006a20 <__NVIC_SetPriorityGrouping>
}
 8006bce:	bf00      	nop
 8006bd0:	3708      	adds	r7, #8
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b086      	sub	sp, #24
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	4603      	mov	r3, r0
 8006bde:	60b9      	str	r1, [r7, #8]
 8006be0:	607a      	str	r2, [r7, #4]
 8006be2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006be4:	f7ff ff40 	bl	8006a68 <__NVIC_GetPriorityGrouping>
 8006be8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	68b9      	ldr	r1, [r7, #8]
 8006bee:	6978      	ldr	r0, [r7, #20]
 8006bf0:	f7ff ff90 	bl	8006b14 <NVIC_EncodePriority>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bfa:	4611      	mov	r1, r2
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7ff ff5f 	bl	8006ac0 <__NVIC_SetPriority>
}
 8006c02:	bf00      	nop
 8006c04:	3718      	adds	r7, #24
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b082      	sub	sp, #8
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	4603      	mov	r3, r0
 8006c12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f7ff ff33 	bl	8006a84 <__NVIC_EnableIRQ>
}
 8006c1e:	bf00      	nop
 8006c20:	3708      	adds	r7, #8
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c26:	b580      	push	{r7, lr}
 8006c28:	b082      	sub	sp, #8
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f7ff ffa4 	bl	8006b7c <SysTick_Config>
 8006c34:	4603      	mov	r3, r0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3708      	adds	r7, #8
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
	...

08006c40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e08d      	b.n	8006d6e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	461a      	mov	r2, r3
 8006c58:	4b47      	ldr	r3, [pc, #284]	@ (8006d78 <HAL_DMA_Init+0x138>)
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d80f      	bhi.n	8006c7e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	461a      	mov	r2, r3
 8006c64:	4b45      	ldr	r3, [pc, #276]	@ (8006d7c <HAL_DMA_Init+0x13c>)
 8006c66:	4413      	add	r3, r2
 8006c68:	4a45      	ldr	r2, [pc, #276]	@ (8006d80 <HAL_DMA_Init+0x140>)
 8006c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6e:	091b      	lsrs	r3, r3, #4
 8006c70:	009a      	lsls	r2, r3, #2
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a42      	ldr	r2, [pc, #264]	@ (8006d84 <HAL_DMA_Init+0x144>)
 8006c7a:	641a      	str	r2, [r3, #64]	@ 0x40
 8006c7c:	e00e      	b.n	8006c9c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	4b40      	ldr	r3, [pc, #256]	@ (8006d88 <HAL_DMA_Init+0x148>)
 8006c86:	4413      	add	r3, r2
 8006c88:	4a3d      	ldr	r2, [pc, #244]	@ (8006d80 <HAL_DMA_Init+0x140>)
 8006c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c8e:	091b      	lsrs	r3, r3, #4
 8006c90:	009a      	lsls	r2, r3, #2
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a3c      	ldr	r2, [pc, #240]	@ (8006d8c <HAL_DMA_Init+0x14c>)
 8006c9a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	699b      	ldr	r3, [r3, #24]
 8006cd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f99e 	bl	8007030 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cfc:	d102      	bne.n	8006d04 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d0c:	b2d2      	uxtb	r2, r2
 8006d0e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d18:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d010      	beq.n	8006d44 <HAL_DMA_Init+0x104>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	2b04      	cmp	r3, #4
 8006d28:	d80c      	bhi.n	8006d44 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f9be 	bl	80070ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d34:	2200      	movs	r2, #0
 8006d36:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006d40:	605a      	str	r2, [r3, #4]
 8006d42:	e008      	b.n	8006d56 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3710      	adds	r7, #16
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	40020407 	.word	0x40020407
 8006d7c:	bffdfff8 	.word	0xbffdfff8
 8006d80:	cccccccd 	.word	0xcccccccd
 8006d84:	40020000 	.word	0x40020000
 8006d88:	bffdfbf8 	.word	0xbffdfbf8
 8006d8c:	40020400 	.word	0x40020400

08006d90 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e07b      	b.n	8006e9a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	461a      	mov	r2, r3
 8006db8:	4b3a      	ldr	r3, [pc, #232]	@ (8006ea4 <HAL_DMA_DeInit+0x114>)
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d80f      	bhi.n	8006dde <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	4b38      	ldr	r3, [pc, #224]	@ (8006ea8 <HAL_DMA_DeInit+0x118>)
 8006dc6:	4413      	add	r3, r2
 8006dc8:	4a38      	ldr	r2, [pc, #224]	@ (8006eac <HAL_DMA_DeInit+0x11c>)
 8006dca:	fba2 2303 	umull	r2, r3, r2, r3
 8006dce:	091b      	lsrs	r3, r3, #4
 8006dd0:	009a      	lsls	r2, r3, #2
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a35      	ldr	r2, [pc, #212]	@ (8006eb0 <HAL_DMA_DeInit+0x120>)
 8006dda:	641a      	str	r2, [r3, #64]	@ 0x40
 8006ddc:	e00e      	b.n	8006dfc <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	461a      	mov	r2, r3
 8006de4:	4b33      	ldr	r3, [pc, #204]	@ (8006eb4 <HAL_DMA_DeInit+0x124>)
 8006de6:	4413      	add	r3, r2
 8006de8:	4a30      	ldr	r2, [pc, #192]	@ (8006eac <HAL_DMA_DeInit+0x11c>)
 8006dea:	fba2 2303 	umull	r2, r3, r2, r3
 8006dee:	091b      	lsrs	r3, r3, #4
 8006df0:	009a      	lsls	r2, r3, #2
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a2f      	ldr	r2, [pc, #188]	@ (8006eb8 <HAL_DMA_DeInit+0x128>)
 8006dfa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2200      	movs	r2, #0
 8006e02:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e08:	f003 021f 	and.w	r2, r3, #31
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e10:	2101      	movs	r1, #1
 8006e12:	fa01 f202 	lsl.w	r2, r1, r2
 8006e16:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f909 	bl	8007030 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e22:	2200      	movs	r2, #0
 8006e24:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006e2e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00f      	beq.n	8006e58 <HAL_DMA_DeInit+0xc8>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	2b04      	cmp	r3, #4
 8006e3e:	d80b      	bhi.n	8006e58 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 f933 	bl	80070ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006e56:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	40020407 	.word	0x40020407
 8006ea8:	bffdfff8 	.word	0xbffdfff8
 8006eac:	cccccccd 	.word	0xcccccccd
 8006eb0:	40020000 	.word	0x40020000
 8006eb4:	bffdfbf8 	.word	0xbffdfbf8
 8006eb8:	40020400 	.word	0x40020400

08006ebc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b086      	sub	sp, #24
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	607a      	str	r2, [r7, #4]
 8006ec8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d101      	bne.n	8006edc <HAL_DMA_Start_IT+0x20>
 8006ed8:	2302      	movs	r3, #2
 8006eda:	e066      	b.n	8006faa <HAL_DMA_Start_IT+0xee>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d155      	bne.n	8006f9c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2200      	movs	r2, #0
 8006efc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 0201 	bic.w	r2, r2, #1
 8006f0c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	687a      	ldr	r2, [r7, #4]
 8006f12:	68b9      	ldr	r1, [r7, #8]
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f000 f84c 	bl	8006fb2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d008      	beq.n	8006f34 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f042 020e 	orr.w	r2, r2, #14
 8006f30:	601a      	str	r2, [r3, #0]
 8006f32:	e00f      	b.n	8006f54 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f022 0204 	bic.w	r2, r2, #4
 8006f42:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f042 020a 	orr.w	r2, r2, #10
 8006f52:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d007      	beq.n	8006f72 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f70:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d007      	beq.n	8006f8a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f88:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f042 0201 	orr.w	r2, r2, #1
 8006f98:	601a      	str	r2, [r3, #0]
 8006f9a:	e005      	b.n	8006fa8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006fa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3718      	adds	r7, #24
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b085      	sub	sp, #20
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	60f8      	str	r0, [r7, #12]
 8006fba:	60b9      	str	r1, [r7, #8]
 8006fbc:	607a      	str	r2, [r7, #4]
 8006fbe:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fc4:	68fa      	ldr	r2, [r7, #12]
 8006fc6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006fc8:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d004      	beq.n	8006fdc <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006fda:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe0:	f003 021f 	and.w	r2, r3, #31
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe8:	2101      	movs	r1, #1
 8006fea:	fa01 f202 	lsl.w	r2, r1, r2
 8006fee:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	2b10      	cmp	r3, #16
 8006ffe:	d108      	bne.n	8007012 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68ba      	ldr	r2, [r7, #8]
 800700e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007010:	e007      	b.n	8007022 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68ba      	ldr	r2, [r7, #8]
 8007018:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	60da      	str	r2, [r3, #12]
}
 8007022:	bf00      	nop
 8007024:	3714      	adds	r7, #20
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr
	...

08007030 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007030:	b480      	push	{r7}
 8007032:	b087      	sub	sp, #28
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	461a      	mov	r2, r3
 800703e:	4b16      	ldr	r3, [pc, #88]	@ (8007098 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007040:	429a      	cmp	r2, r3
 8007042:	d802      	bhi.n	800704a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007044:	4b15      	ldr	r3, [pc, #84]	@ (800709c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	e001      	b.n	800704e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800704a:	4b15      	ldr	r3, [pc, #84]	@ (80070a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800704c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	b2db      	uxtb	r3, r3
 8007058:	3b08      	subs	r3, #8
 800705a:	4a12      	ldr	r2, [pc, #72]	@ (80070a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800705c:	fba2 2303 	umull	r2, r3, r2, r3
 8007060:	091b      	lsrs	r3, r3, #4
 8007062:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007068:	089b      	lsrs	r3, r3, #2
 800706a:	009a      	lsls	r2, r3, #2
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	4413      	add	r3, r2
 8007070:	461a      	mov	r2, r3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a0b      	ldr	r2, [pc, #44]	@ (80070a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800707a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f003 031f 	and.w	r3, r3, #31
 8007082:	2201      	movs	r2, #1
 8007084:	409a      	lsls	r2, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800708a:	bf00      	nop
 800708c:	371c      	adds	r7, #28
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	40020407 	.word	0x40020407
 800709c:	40020800 	.word	0x40020800
 80070a0:	40020820 	.word	0x40020820
 80070a4:	cccccccd 	.word	0xcccccccd
 80070a8:	40020880 	.word	0x40020880

080070ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	4b0b      	ldr	r3, [pc, #44]	@ (80070ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80070c0:	4413      	add	r3, r2
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	461a      	mov	r2, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4a08      	ldr	r2, [pc, #32]	@ (80070f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80070ce:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	3b01      	subs	r3, #1
 80070d4:	f003 031f 	and.w	r3, r3, #31
 80070d8:	2201      	movs	r2, #1
 80070da:	409a      	lsls	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80070e0:	bf00      	nop
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	1000823f 	.word	0x1000823f
 80070f0:	40020940 	.word	0x40020940

080070f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b087      	sub	sp, #28
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80070fe:	2300      	movs	r3, #0
 8007100:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007102:	e15a      	b.n	80073ba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	2101      	movs	r1, #1
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	fa01 f303 	lsl.w	r3, r1, r3
 8007110:	4013      	ands	r3, r2
 8007112:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b00      	cmp	r3, #0
 8007118:	f000 814c 	beq.w	80073b4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f003 0303 	and.w	r3, r3, #3
 8007124:	2b01      	cmp	r3, #1
 8007126:	d005      	beq.n	8007134 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007130:	2b02      	cmp	r3, #2
 8007132:	d130      	bne.n	8007196 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	005b      	lsls	r3, r3, #1
 800713e:	2203      	movs	r2, #3
 8007140:	fa02 f303 	lsl.w	r3, r2, r3
 8007144:	43db      	mvns	r3, r3
 8007146:	693a      	ldr	r2, [r7, #16]
 8007148:	4013      	ands	r3, r2
 800714a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	68da      	ldr	r2, [r3, #12]
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	005b      	lsls	r3, r3, #1
 8007154:	fa02 f303 	lsl.w	r3, r2, r3
 8007158:	693a      	ldr	r2, [r7, #16]
 800715a:	4313      	orrs	r3, r2
 800715c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	693a      	ldr	r2, [r7, #16]
 8007162:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800716a:	2201      	movs	r2, #1
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	fa02 f303 	lsl.w	r3, r2, r3
 8007172:	43db      	mvns	r3, r3
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	4013      	ands	r3, r2
 8007178:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	091b      	lsrs	r3, r3, #4
 8007180:	f003 0201 	and.w	r2, r3, #1
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	fa02 f303 	lsl.w	r3, r2, r3
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	4313      	orrs	r3, r2
 800718e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f003 0303 	and.w	r3, r3, #3
 800719e:	2b03      	cmp	r3, #3
 80071a0:	d017      	beq.n	80071d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	005b      	lsls	r3, r3, #1
 80071ac:	2203      	movs	r2, #3
 80071ae:	fa02 f303 	lsl.w	r3, r2, r3
 80071b2:	43db      	mvns	r3, r3
 80071b4:	693a      	ldr	r2, [r7, #16]
 80071b6:	4013      	ands	r3, r2
 80071b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	689a      	ldr	r2, [r3, #8]
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	005b      	lsls	r3, r3, #1
 80071c2:	fa02 f303 	lsl.w	r3, r2, r3
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	693a      	ldr	r2, [r7, #16]
 80071d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f003 0303 	and.w	r3, r3, #3
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d123      	bne.n	8007226 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	08da      	lsrs	r2, r3, #3
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	3208      	adds	r2, #8
 80071e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	f003 0307 	and.w	r3, r3, #7
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	220f      	movs	r2, #15
 80071f6:	fa02 f303 	lsl.w	r3, r2, r3
 80071fa:	43db      	mvns	r3, r3
 80071fc:	693a      	ldr	r2, [r7, #16]
 80071fe:	4013      	ands	r3, r2
 8007200:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	691a      	ldr	r2, [r3, #16]
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f003 0307 	and.w	r3, r3, #7
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	fa02 f303 	lsl.w	r3, r2, r3
 8007212:	693a      	ldr	r2, [r7, #16]
 8007214:	4313      	orrs	r3, r2
 8007216:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	08da      	lsrs	r2, r3, #3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	3208      	adds	r2, #8
 8007220:	6939      	ldr	r1, [r7, #16]
 8007222:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	005b      	lsls	r3, r3, #1
 8007230:	2203      	movs	r2, #3
 8007232:	fa02 f303 	lsl.w	r3, r2, r3
 8007236:	43db      	mvns	r3, r3
 8007238:	693a      	ldr	r2, [r7, #16]
 800723a:	4013      	ands	r3, r2
 800723c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	f003 0203 	and.w	r2, r3, #3
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	005b      	lsls	r3, r3, #1
 800724a:	fa02 f303 	lsl.w	r3, r2, r3
 800724e:	693a      	ldr	r2, [r7, #16]
 8007250:	4313      	orrs	r3, r2
 8007252:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	693a      	ldr	r2, [r7, #16]
 8007258:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 80a6 	beq.w	80073b4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007268:	4b5b      	ldr	r3, [pc, #364]	@ (80073d8 <HAL_GPIO_Init+0x2e4>)
 800726a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800726c:	4a5a      	ldr	r2, [pc, #360]	@ (80073d8 <HAL_GPIO_Init+0x2e4>)
 800726e:	f043 0301 	orr.w	r3, r3, #1
 8007272:	6613      	str	r3, [r2, #96]	@ 0x60
 8007274:	4b58      	ldr	r3, [pc, #352]	@ (80073d8 <HAL_GPIO_Init+0x2e4>)
 8007276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007278:	f003 0301 	and.w	r3, r3, #1
 800727c:	60bb      	str	r3, [r7, #8]
 800727e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007280:	4a56      	ldr	r2, [pc, #344]	@ (80073dc <HAL_GPIO_Init+0x2e8>)
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	089b      	lsrs	r3, r3, #2
 8007286:	3302      	adds	r3, #2
 8007288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800728c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f003 0303 	and.w	r3, r3, #3
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	220f      	movs	r2, #15
 8007298:	fa02 f303 	lsl.w	r3, r2, r3
 800729c:	43db      	mvns	r3, r3
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	4013      	ands	r3, r2
 80072a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80072aa:	d01f      	beq.n	80072ec <HAL_GPIO_Init+0x1f8>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a4c      	ldr	r2, [pc, #304]	@ (80073e0 <HAL_GPIO_Init+0x2ec>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d019      	beq.n	80072e8 <HAL_GPIO_Init+0x1f4>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a4b      	ldr	r2, [pc, #300]	@ (80073e4 <HAL_GPIO_Init+0x2f0>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d013      	beq.n	80072e4 <HAL_GPIO_Init+0x1f0>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a4a      	ldr	r2, [pc, #296]	@ (80073e8 <HAL_GPIO_Init+0x2f4>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d00d      	beq.n	80072e0 <HAL_GPIO_Init+0x1ec>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a49      	ldr	r2, [pc, #292]	@ (80073ec <HAL_GPIO_Init+0x2f8>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d007      	beq.n	80072dc <HAL_GPIO_Init+0x1e8>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a48      	ldr	r2, [pc, #288]	@ (80073f0 <HAL_GPIO_Init+0x2fc>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d101      	bne.n	80072d8 <HAL_GPIO_Init+0x1e4>
 80072d4:	2305      	movs	r3, #5
 80072d6:	e00a      	b.n	80072ee <HAL_GPIO_Init+0x1fa>
 80072d8:	2306      	movs	r3, #6
 80072da:	e008      	b.n	80072ee <HAL_GPIO_Init+0x1fa>
 80072dc:	2304      	movs	r3, #4
 80072de:	e006      	b.n	80072ee <HAL_GPIO_Init+0x1fa>
 80072e0:	2303      	movs	r3, #3
 80072e2:	e004      	b.n	80072ee <HAL_GPIO_Init+0x1fa>
 80072e4:	2302      	movs	r3, #2
 80072e6:	e002      	b.n	80072ee <HAL_GPIO_Init+0x1fa>
 80072e8:	2301      	movs	r3, #1
 80072ea:	e000      	b.n	80072ee <HAL_GPIO_Init+0x1fa>
 80072ec:	2300      	movs	r3, #0
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	f002 0203 	and.w	r2, r2, #3
 80072f4:	0092      	lsls	r2, r2, #2
 80072f6:	4093      	lsls	r3, r2
 80072f8:	693a      	ldr	r2, [r7, #16]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80072fe:	4937      	ldr	r1, [pc, #220]	@ (80073dc <HAL_GPIO_Init+0x2e8>)
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	089b      	lsrs	r3, r3, #2
 8007304:	3302      	adds	r3, #2
 8007306:	693a      	ldr	r2, [r7, #16]
 8007308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800730c:	4b39      	ldr	r3, [pc, #228]	@ (80073f4 <HAL_GPIO_Init+0x300>)
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	43db      	mvns	r3, r3
 8007316:	693a      	ldr	r2, [r7, #16]
 8007318:	4013      	ands	r3, r2
 800731a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d003      	beq.n	8007330 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	4313      	orrs	r3, r2
 800732e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007330:	4a30      	ldr	r2, [pc, #192]	@ (80073f4 <HAL_GPIO_Init+0x300>)
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007336:	4b2f      	ldr	r3, [pc, #188]	@ (80073f4 <HAL_GPIO_Init+0x300>)
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	43db      	mvns	r3, r3
 8007340:	693a      	ldr	r2, [r7, #16]
 8007342:	4013      	ands	r3, r2
 8007344:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800734e:	2b00      	cmp	r3, #0
 8007350:	d003      	beq.n	800735a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007352:	693a      	ldr	r2, [r7, #16]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4313      	orrs	r3, r2
 8007358:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800735a:	4a26      	ldr	r2, [pc, #152]	@ (80073f4 <HAL_GPIO_Init+0x300>)
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007360:	4b24      	ldr	r3, [pc, #144]	@ (80073f4 <HAL_GPIO_Init+0x300>)
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	43db      	mvns	r3, r3
 800736a:	693a      	ldr	r2, [r7, #16]
 800736c:	4013      	ands	r3, r2
 800736e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007378:	2b00      	cmp	r3, #0
 800737a:	d003      	beq.n	8007384 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	4313      	orrs	r3, r2
 8007382:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007384:	4a1b      	ldr	r2, [pc, #108]	@ (80073f4 <HAL_GPIO_Init+0x300>)
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800738a:	4b1a      	ldr	r3, [pc, #104]	@ (80073f4 <HAL_GPIO_Init+0x300>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	43db      	mvns	r3, r3
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	4013      	ands	r3, r2
 8007398:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d003      	beq.n	80073ae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80073ae:	4a11      	ldr	r2, [pc, #68]	@ (80073f4 <HAL_GPIO_Init+0x300>)
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	3301      	adds	r3, #1
 80073b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	fa22 f303 	lsr.w	r3, r2, r3
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f47f ae9d 	bne.w	8007104 <HAL_GPIO_Init+0x10>
  }
}
 80073ca:	bf00      	nop
 80073cc:	bf00      	nop
 80073ce:	371c      	adds	r7, #28
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr
 80073d8:	40021000 	.word	0x40021000
 80073dc:	40010000 	.word	0x40010000
 80073e0:	48000400 	.word	0x48000400
 80073e4:	48000800 	.word	0x48000800
 80073e8:	48000c00 	.word	0x48000c00
 80073ec:	48001000 	.word	0x48001000
 80073f0:	48001400 	.word	0x48001400
 80073f4:	40010400 	.word	0x40010400

080073f8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b087      	sub	sp, #28
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007402:	2300      	movs	r3, #0
 8007404:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8007406:	e0bd      	b.n	8007584 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8007408:	2201      	movs	r2, #1
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	fa02 f303 	lsl.w	r3, r2, r3
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	4013      	ands	r3, r2
 8007414:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 80b0 	beq.w	800757e <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800741e:	4a60      	ldr	r2, [pc, #384]	@ (80075a0 <HAL_GPIO_DeInit+0x1a8>)
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	089b      	lsrs	r3, r3, #2
 8007424:	3302      	adds	r3, #2
 8007426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800742a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	f003 0303 	and.w	r3, r3, #3
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	220f      	movs	r2, #15
 8007436:	fa02 f303 	lsl.w	r3, r2, r3
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	4013      	ands	r3, r2
 800743e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007446:	d01f      	beq.n	8007488 <HAL_GPIO_DeInit+0x90>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4a56      	ldr	r2, [pc, #344]	@ (80075a4 <HAL_GPIO_DeInit+0x1ac>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d019      	beq.n	8007484 <HAL_GPIO_DeInit+0x8c>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a55      	ldr	r2, [pc, #340]	@ (80075a8 <HAL_GPIO_DeInit+0x1b0>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d013      	beq.n	8007480 <HAL_GPIO_DeInit+0x88>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a54      	ldr	r2, [pc, #336]	@ (80075ac <HAL_GPIO_DeInit+0x1b4>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d00d      	beq.n	800747c <HAL_GPIO_DeInit+0x84>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a53      	ldr	r2, [pc, #332]	@ (80075b0 <HAL_GPIO_DeInit+0x1b8>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d007      	beq.n	8007478 <HAL_GPIO_DeInit+0x80>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a52      	ldr	r2, [pc, #328]	@ (80075b4 <HAL_GPIO_DeInit+0x1bc>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d101      	bne.n	8007474 <HAL_GPIO_DeInit+0x7c>
 8007470:	2305      	movs	r3, #5
 8007472:	e00a      	b.n	800748a <HAL_GPIO_DeInit+0x92>
 8007474:	2306      	movs	r3, #6
 8007476:	e008      	b.n	800748a <HAL_GPIO_DeInit+0x92>
 8007478:	2304      	movs	r3, #4
 800747a:	e006      	b.n	800748a <HAL_GPIO_DeInit+0x92>
 800747c:	2303      	movs	r3, #3
 800747e:	e004      	b.n	800748a <HAL_GPIO_DeInit+0x92>
 8007480:	2302      	movs	r3, #2
 8007482:	e002      	b.n	800748a <HAL_GPIO_DeInit+0x92>
 8007484:	2301      	movs	r3, #1
 8007486:	e000      	b.n	800748a <HAL_GPIO_DeInit+0x92>
 8007488:	2300      	movs	r3, #0
 800748a:	697a      	ldr	r2, [r7, #20]
 800748c:	f002 0203 	and.w	r2, r2, #3
 8007490:	0092      	lsls	r2, r2, #2
 8007492:	4093      	lsls	r3, r2
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	429a      	cmp	r2, r3
 8007498:	d132      	bne.n	8007500 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800749a:	4b47      	ldr	r3, [pc, #284]	@ (80075b8 <HAL_GPIO_DeInit+0x1c0>)
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	43db      	mvns	r3, r3
 80074a2:	4945      	ldr	r1, [pc, #276]	@ (80075b8 <HAL_GPIO_DeInit+0x1c0>)
 80074a4:	4013      	ands	r3, r2
 80074a6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80074a8:	4b43      	ldr	r3, [pc, #268]	@ (80075b8 <HAL_GPIO_DeInit+0x1c0>)
 80074aa:	685a      	ldr	r2, [r3, #4]
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	43db      	mvns	r3, r3
 80074b0:	4941      	ldr	r1, [pc, #260]	@ (80075b8 <HAL_GPIO_DeInit+0x1c0>)
 80074b2:	4013      	ands	r3, r2
 80074b4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80074b6:	4b40      	ldr	r3, [pc, #256]	@ (80075b8 <HAL_GPIO_DeInit+0x1c0>)
 80074b8:	68da      	ldr	r2, [r3, #12]
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	43db      	mvns	r3, r3
 80074be:	493e      	ldr	r1, [pc, #248]	@ (80075b8 <HAL_GPIO_DeInit+0x1c0>)
 80074c0:	4013      	ands	r3, r2
 80074c2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80074c4:	4b3c      	ldr	r3, [pc, #240]	@ (80075b8 <HAL_GPIO_DeInit+0x1c0>)
 80074c6:	689a      	ldr	r2, [r3, #8]
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	43db      	mvns	r3, r3
 80074cc:	493a      	ldr	r1, [pc, #232]	@ (80075b8 <HAL_GPIO_DeInit+0x1c0>)
 80074ce:	4013      	ands	r3, r2
 80074d0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f003 0303 	and.w	r3, r3, #3
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	220f      	movs	r2, #15
 80074dc:	fa02 f303 	lsl.w	r3, r2, r3
 80074e0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80074e2:	4a2f      	ldr	r2, [pc, #188]	@ (80075a0 <HAL_GPIO_DeInit+0x1a8>)
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	089b      	lsrs	r3, r3, #2
 80074e8:	3302      	adds	r3, #2
 80074ea:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	43da      	mvns	r2, r3
 80074f2:	482b      	ldr	r0, [pc, #172]	@ (80075a0 <HAL_GPIO_DeInit+0x1a8>)
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	089b      	lsrs	r3, r3, #2
 80074f8:	400a      	ands	r2, r1
 80074fa:	3302      	adds	r3, #2
 80074fc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	005b      	lsls	r3, r3, #1
 8007508:	2103      	movs	r1, #3
 800750a:	fa01 f303 	lsl.w	r3, r1, r3
 800750e:	431a      	orrs	r2, r3
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	08da      	lsrs	r2, r3, #3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	3208      	adds	r2, #8
 800751c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	f003 0307 	and.w	r3, r3, #7
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	220f      	movs	r2, #15
 800752a:	fa02 f303 	lsl.w	r3, r2, r3
 800752e:	43db      	mvns	r3, r3
 8007530:	697a      	ldr	r2, [r7, #20]
 8007532:	08d2      	lsrs	r2, r2, #3
 8007534:	4019      	ands	r1, r3
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	3208      	adds	r2, #8
 800753a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	68da      	ldr	r2, [r3, #12]
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	2103      	movs	r1, #3
 8007548:	fa01 f303 	lsl.w	r3, r1, r3
 800754c:	43db      	mvns	r3, r3
 800754e:	401a      	ands	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685a      	ldr	r2, [r3, #4]
 8007558:	2101      	movs	r1, #1
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	fa01 f303 	lsl.w	r3, r1, r3
 8007560:	43db      	mvns	r3, r3
 8007562:	401a      	ands	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	689a      	ldr	r2, [r3, #8]
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	005b      	lsls	r3, r3, #1
 8007570:	2103      	movs	r1, #3
 8007572:	fa01 f303 	lsl.w	r3, r1, r3
 8007576:	43db      	mvns	r3, r3
 8007578:	401a      	ands	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	3301      	adds	r3, #1
 8007582:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8007584:	683a      	ldr	r2, [r7, #0]
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	fa22 f303 	lsr.w	r3, r2, r3
 800758c:	2b00      	cmp	r3, #0
 800758e:	f47f af3b 	bne.w	8007408 <HAL_GPIO_DeInit+0x10>
  }
}
 8007592:	bf00      	nop
 8007594:	bf00      	nop
 8007596:	371c      	adds	r7, #28
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr
 80075a0:	40010000 	.word	0x40010000
 80075a4:	48000400 	.word	0x48000400
 80075a8:	48000800 	.word	0x48000800
 80075ac:	48000c00 	.word	0x48000c00
 80075b0:	48001000 	.word	0x48001000
 80075b4:	48001400 	.word	0x48001400
 80075b8:	40010400 	.word	0x40010400

080075bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	460b      	mov	r3, r1
 80075c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	691a      	ldr	r2, [r3, #16]
 80075cc:	887b      	ldrh	r3, [r7, #2]
 80075ce:	4013      	ands	r3, r2
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d002      	beq.n	80075da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80075d4:	2301      	movs	r3, #1
 80075d6:	73fb      	strb	r3, [r7, #15]
 80075d8:	e001      	b.n	80075de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80075da:	2300      	movs	r3, #0
 80075dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80075de:	7bfb      	ldrb	r3, [r7, #15]
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3714      	adds	r7, #20
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	460b      	mov	r3, r1
 80075f6:	807b      	strh	r3, [r7, #2]
 80075f8:	4613      	mov	r3, r2
 80075fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80075fc:	787b      	ldrb	r3, [r7, #1]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007602:	887a      	ldrh	r2, [r7, #2]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007608:	e002      	b.n	8007610 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800760a:	887a      	ldrh	r2, [r7, #2]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	460b      	mov	r3, r1
 8007626:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	695b      	ldr	r3, [r3, #20]
 800762c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800762e:	887a      	ldrh	r2, [r7, #2]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	4013      	ands	r3, r2
 8007634:	041a      	lsls	r2, r3, #16
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	43d9      	mvns	r1, r3
 800763a:	887b      	ldrh	r3, [r7, #2]
 800763c:	400b      	ands	r3, r1
 800763e:	431a      	orrs	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	619a      	str	r2, [r3, #24]
}
 8007644:	bf00      	nop
 8007646:	3714      	adds	r7, #20
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	4603      	mov	r3, r0
 8007658:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800765a:	4b08      	ldr	r3, [pc, #32]	@ (800767c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800765c:	695a      	ldr	r2, [r3, #20]
 800765e:	88fb      	ldrh	r3, [r7, #6]
 8007660:	4013      	ands	r3, r2
 8007662:	2b00      	cmp	r3, #0
 8007664:	d006      	beq.n	8007674 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007666:	4a05      	ldr	r2, [pc, #20]	@ (800767c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007668:	88fb      	ldrh	r3, [r7, #6]
 800766a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800766c:	88fb      	ldrh	r3, [r7, #6]
 800766e:	4618      	mov	r0, r3
 8007670:	f7fb f9d8 	bl	8002a24 <HAL_GPIO_EXTI_Callback>
  }
}
 8007674:	bf00      	nop
 8007676:	3708      	adds	r7, #8
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}
 800767c:	40010400 	.word	0x40010400

08007680 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d101      	bne.n	8007692 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e08d      	b.n	80077ae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d106      	bne.n	80076ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7fe faf6 	bl	8005c98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2224      	movs	r2, #36	@ 0x24
 80076b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 0201 	bic.w	r2, r2, #1
 80076c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	685a      	ldr	r2, [r3, #4]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80076d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689a      	ldr	r2, [r3, #8]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80076e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d107      	bne.n	80076fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	689a      	ldr	r2, [r3, #8]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076f6:	609a      	str	r2, [r3, #8]
 80076f8:	e006      	b.n	8007708 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	689a      	ldr	r2, [r3, #8]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007706:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	2b02      	cmp	r3, #2
 800770e:	d108      	bne.n	8007722 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	685a      	ldr	r2, [r3, #4]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800771e:	605a      	str	r2, [r3, #4]
 8007720:	e007      	b.n	8007732 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	685a      	ldr	r2, [r3, #4]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007730:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	6812      	ldr	r2, [r2, #0]
 800773c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007744:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	68da      	ldr	r2, [r3, #12]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007754:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	691a      	ldr	r2, [r3, #16]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	695b      	ldr	r3, [r3, #20]
 800775e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	699b      	ldr	r3, [r3, #24]
 8007766:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	430a      	orrs	r2, r1
 800776e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	69d9      	ldr	r1, [r3, #28]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6a1a      	ldr	r2, [r3, #32]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	430a      	orrs	r2, r1
 800777e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f042 0201 	orr.w	r2, r2, #1
 800778e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2220      	movs	r2, #32
 800779a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b082      	sub	sp, #8
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d101      	bne.n	80077c8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e021      	b.n	800780c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2224      	movs	r2, #36	@ 0x24
 80077cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f022 0201 	bic.w	r2, r2, #1
 80077de:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f7fe fab1 	bl	8005d48 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	3708      	adds	r7, #8
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b088      	sub	sp, #32
 8007818:	af02      	add	r7, sp, #8
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	4608      	mov	r0, r1
 800781e:	4611      	mov	r1, r2
 8007820:	461a      	mov	r2, r3
 8007822:	4603      	mov	r3, r0
 8007824:	817b      	strh	r3, [r7, #10]
 8007826:	460b      	mov	r3, r1
 8007828:	813b      	strh	r3, [r7, #8]
 800782a:	4613      	mov	r3, r2
 800782c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007834:	b2db      	uxtb	r3, r3
 8007836:	2b20      	cmp	r3, #32
 8007838:	f040 80f9 	bne.w	8007a2e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800783c:	6a3b      	ldr	r3, [r7, #32]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d002      	beq.n	8007848 <HAL_I2C_Mem_Write+0x34>
 8007842:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007844:	2b00      	cmp	r3, #0
 8007846:	d105      	bne.n	8007854 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800784e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e0ed      	b.n	8007a30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800785a:	2b01      	cmp	r3, #1
 800785c:	d101      	bne.n	8007862 <HAL_I2C_Mem_Write+0x4e>
 800785e:	2302      	movs	r3, #2
 8007860:	e0e6      	b.n	8007a30 <HAL_I2C_Mem_Write+0x21c>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2201      	movs	r2, #1
 8007866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800786a:	f7ff f8ab 	bl	80069c4 <HAL_GetTick>
 800786e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	9300      	str	r3, [sp, #0]
 8007874:	2319      	movs	r3, #25
 8007876:	2201      	movs	r2, #1
 8007878:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f000 fbaf 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 8007882:	4603      	mov	r3, r0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d001      	beq.n	800788c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e0d1      	b.n	8007a30 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2221      	movs	r2, #33	@ 0x21
 8007890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2240      	movs	r2, #64	@ 0x40
 8007898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2200      	movs	r2, #0
 80078a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6a3a      	ldr	r2, [r7, #32]
 80078a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80078ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2200      	movs	r2, #0
 80078b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80078b4:	88f8      	ldrh	r0, [r7, #6]
 80078b6:	893a      	ldrh	r2, [r7, #8]
 80078b8:	8979      	ldrh	r1, [r7, #10]
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	9301      	str	r3, [sp, #4]
 80078be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c0:	9300      	str	r3, [sp, #0]
 80078c2:	4603      	mov	r3, r0
 80078c4:	68f8      	ldr	r0, [r7, #12]
 80078c6:	f000 fabf 	bl	8007e48 <I2C_RequestMemoryWrite>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d005      	beq.n	80078dc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e0a9      	b.n	8007a30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	2bff      	cmp	r3, #255	@ 0xff
 80078e4:	d90e      	bls.n	8007904 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	22ff      	movs	r2, #255	@ 0xff
 80078ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078f0:	b2da      	uxtb	r2, r3
 80078f2:	8979      	ldrh	r1, [r7, #10]
 80078f4:	2300      	movs	r3, #0
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80078fc:	68f8      	ldr	r0, [r7, #12]
 80078fe:	f000 fd33 	bl	8008368 <I2C_TransferConfig>
 8007902:	e00f      	b.n	8007924 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007908:	b29a      	uxth	r2, r3
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007912:	b2da      	uxtb	r2, r3
 8007914:	8979      	ldrh	r1, [r7, #10]
 8007916:	2300      	movs	r3, #0
 8007918:	9300      	str	r3, [sp, #0]
 800791a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f000 fd22 	bl	8008368 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007924:	697a      	ldr	r2, [r7, #20]
 8007926:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	f000 fbb2 	bl	8008092 <I2C_WaitOnTXISFlagUntilTimeout>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d001      	beq.n	8007938 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	e07b      	b.n	8007a30 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800793c:	781a      	ldrb	r2, [r3, #0]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007948:	1c5a      	adds	r2, r3, #1
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007952:	b29b      	uxth	r3, r3
 8007954:	3b01      	subs	r3, #1
 8007956:	b29a      	uxth	r2, r3
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007960:	3b01      	subs	r3, #1
 8007962:	b29a      	uxth	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800796c:	b29b      	uxth	r3, r3
 800796e:	2b00      	cmp	r3, #0
 8007970:	d034      	beq.n	80079dc <HAL_I2C_Mem_Write+0x1c8>
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007976:	2b00      	cmp	r3, #0
 8007978:	d130      	bne.n	80079dc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	9300      	str	r3, [sp, #0]
 800797e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007980:	2200      	movs	r2, #0
 8007982:	2180      	movs	r1, #128	@ 0x80
 8007984:	68f8      	ldr	r0, [r7, #12]
 8007986:	f000 fb2b 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 800798a:	4603      	mov	r3, r0
 800798c:	2b00      	cmp	r3, #0
 800798e:	d001      	beq.n	8007994 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e04d      	b.n	8007a30 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007998:	b29b      	uxth	r3, r3
 800799a:	2bff      	cmp	r3, #255	@ 0xff
 800799c:	d90e      	bls.n	80079bc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	22ff      	movs	r2, #255	@ 0xff
 80079a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079a8:	b2da      	uxtb	r2, r3
 80079aa:	8979      	ldrh	r1, [r7, #10]
 80079ac:	2300      	movs	r3, #0
 80079ae:	9300      	str	r3, [sp, #0]
 80079b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f000 fcd7 	bl	8008368 <I2C_TransferConfig>
 80079ba:	e00f      	b.n	80079dc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079c0:	b29a      	uxth	r2, r3
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079ca:	b2da      	uxtb	r2, r3
 80079cc:	8979      	ldrh	r1, [r7, #10]
 80079ce:	2300      	movs	r3, #0
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f000 fcc6 	bl	8008368 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d19e      	bne.n	8007924 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079e6:	697a      	ldr	r2, [r7, #20]
 80079e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079ea:	68f8      	ldr	r0, [r7, #12]
 80079ec:	f000 fb98 	bl	8008120 <I2C_WaitOnSTOPFlagUntilTimeout>
 80079f0:	4603      	mov	r3, r0
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d001      	beq.n	80079fa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	e01a      	b.n	8007a30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2220      	movs	r2, #32
 8007a00:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	6859      	ldr	r1, [r3, #4]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a38 <HAL_I2C_Mem_Write+0x224>)
 8007a0e:	400b      	ands	r3, r1
 8007a10:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2220      	movs	r2, #32
 8007a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	e000      	b.n	8007a30 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007a2e:	2302      	movs	r3, #2
  }
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3718      	adds	r7, #24
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}
 8007a38:	fe00e800 	.word	0xfe00e800

08007a3c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b088      	sub	sp, #32
 8007a40:	af02      	add	r7, sp, #8
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	4608      	mov	r0, r1
 8007a46:	4611      	mov	r1, r2
 8007a48:	461a      	mov	r2, r3
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	817b      	strh	r3, [r7, #10]
 8007a4e:	460b      	mov	r3, r1
 8007a50:	813b      	strh	r3, [r7, #8]
 8007a52:	4613      	mov	r3, r2
 8007a54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	2b20      	cmp	r3, #32
 8007a60:	f040 80fd 	bne.w	8007c5e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a64:	6a3b      	ldr	r3, [r7, #32]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d002      	beq.n	8007a70 <HAL_I2C_Mem_Read+0x34>
 8007a6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d105      	bne.n	8007a7c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a76:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e0f1      	b.n	8007c60 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d101      	bne.n	8007a8a <HAL_I2C_Mem_Read+0x4e>
 8007a86:	2302      	movs	r3, #2
 8007a88:	e0ea      	b.n	8007c60 <HAL_I2C_Mem_Read+0x224>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007a92:	f7fe ff97 	bl	80069c4 <HAL_GetTick>
 8007a96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	9300      	str	r3, [sp, #0]
 8007a9c:	2319      	movs	r3, #25
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007aa4:	68f8      	ldr	r0, [r7, #12]
 8007aa6:	f000 fa9b 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d001      	beq.n	8007ab4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e0d5      	b.n	8007c60 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2222      	movs	r2, #34	@ 0x22
 8007ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2240      	movs	r2, #64	@ 0x40
 8007ac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6a3a      	ldr	r2, [r7, #32]
 8007ace:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007adc:	88f8      	ldrh	r0, [r7, #6]
 8007ade:	893a      	ldrh	r2, [r7, #8]
 8007ae0:	8979      	ldrh	r1, [r7, #10]
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	9301      	str	r3, [sp, #4]
 8007ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae8:	9300      	str	r3, [sp, #0]
 8007aea:	4603      	mov	r3, r0
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	f000 f9ff 	bl	8007ef0 <I2C_RequestMemoryRead>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d005      	beq.n	8007b04 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e0ad      	b.n	8007c60 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	2bff      	cmp	r3, #255	@ 0xff
 8007b0c:	d90e      	bls.n	8007b2c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	22ff      	movs	r2, #255	@ 0xff
 8007b12:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b18:	b2da      	uxtb	r2, r3
 8007b1a:	8979      	ldrh	r1, [r7, #10]
 8007b1c:	4b52      	ldr	r3, [pc, #328]	@ (8007c68 <HAL_I2C_Mem_Read+0x22c>)
 8007b1e:	9300      	str	r3, [sp, #0]
 8007b20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f000 fc1f 	bl	8008368 <I2C_TransferConfig>
 8007b2a:	e00f      	b.n	8007b4c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b30:	b29a      	uxth	r2, r3
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b3a:	b2da      	uxtb	r2, r3
 8007b3c:	8979      	ldrh	r1, [r7, #10]
 8007b3e:	4b4a      	ldr	r3, [pc, #296]	@ (8007c68 <HAL_I2C_Mem_Read+0x22c>)
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f000 fc0e 	bl	8008368 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	9300      	str	r3, [sp, #0]
 8007b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b52:	2200      	movs	r2, #0
 8007b54:	2104      	movs	r1, #4
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f000 fa42 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d001      	beq.n	8007b66 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e07c      	b.n	8007c60 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b70:	b2d2      	uxtb	r2, r2
 8007b72:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b78:	1c5a      	adds	r2, r3, #1
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b82:	3b01      	subs	r3, #1
 8007b84:	b29a      	uxth	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	3b01      	subs	r3, #1
 8007b92:	b29a      	uxth	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d034      	beq.n	8007c0c <HAL_I2C_Mem_Read+0x1d0>
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d130      	bne.n	8007c0c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	9300      	str	r3, [sp, #0]
 8007bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	2180      	movs	r1, #128	@ 0x80
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f000 fa13 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d001      	beq.n	8007bc4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e04d      	b.n	8007c60 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	2bff      	cmp	r3, #255	@ 0xff
 8007bcc:	d90e      	bls.n	8007bec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	22ff      	movs	r2, #255	@ 0xff
 8007bd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bd8:	b2da      	uxtb	r2, r3
 8007bda:	8979      	ldrh	r1, [r7, #10]
 8007bdc:	2300      	movs	r3, #0
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f000 fbbf 	bl	8008368 <I2C_TransferConfig>
 8007bea:	e00f      	b.n	8007c0c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bfa:	b2da      	uxtb	r2, r3
 8007bfc:	8979      	ldrh	r1, [r7, #10]
 8007bfe:	2300      	movs	r3, #0
 8007c00:	9300      	str	r3, [sp, #0]
 8007c02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f000 fbae 	bl	8008368 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d19a      	bne.n	8007b4c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c1a:	68f8      	ldr	r0, [r7, #12]
 8007c1c:	f000 fa80 	bl	8008120 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d001      	beq.n	8007c2a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e01a      	b.n	8007c60 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2220      	movs	r2, #32
 8007c30:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	6859      	ldr	r1, [r3, #4]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8007c6c <HAL_I2C_Mem_Read+0x230>)
 8007c3e:	400b      	ands	r3, r1
 8007c40:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2220      	movs	r2, #32
 8007c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	e000      	b.n	8007c60 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007c5e:	2302      	movs	r3, #2
  }
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3718      	adds	r7, #24
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	80002400 	.word	0x80002400
 8007c6c:	fe00e800 	.word	0xfe00e800

08007c70 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b08a      	sub	sp, #40	@ 0x28
 8007c74:	af02      	add	r7, sp, #8
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	607a      	str	r2, [r7, #4]
 8007c7a:	603b      	str	r3, [r7, #0]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8007c80:	2300      	movs	r3, #0
 8007c82:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c8a:	b2db      	uxtb	r3, r3
 8007c8c:	2b20      	cmp	r3, #32
 8007c8e:	f040 80d6 	bne.w	8007e3e <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ca0:	d101      	bne.n	8007ca6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8007ca2:	2302      	movs	r3, #2
 8007ca4:	e0cc      	b.n	8007e40 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d101      	bne.n	8007cb4 <HAL_I2C_IsDeviceReady+0x44>
 8007cb0:	2302      	movs	r3, #2
 8007cb2:	e0c5      	b.n	8007e40 <HAL_I2C_IsDeviceReady+0x1d0>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2224      	movs	r2, #36	@ 0x24
 8007cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d107      	bne.n	8007ce2 <HAL_I2C_IsDeviceReady+0x72>
 8007cd2:	897b      	ldrh	r3, [r7, #10]
 8007cd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cd8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007cdc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007ce0:	e006      	b.n	8007cf0 <HAL_I2C_IsDeviceReady+0x80>
 8007ce2:	897b      	ldrh	r3, [r7, #10]
 8007ce4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ce8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007cec:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	6812      	ldr	r2, [r2, #0]
 8007cf4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8007cf6:	f7fe fe65 	bl	80069c4 <HAL_GetTick>
 8007cfa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	699b      	ldr	r3, [r3, #24]
 8007d02:	f003 0320 	and.w	r3, r3, #32
 8007d06:	2b20      	cmp	r3, #32
 8007d08:	bf0c      	ite	eq
 8007d0a:	2301      	moveq	r3, #1
 8007d0c:	2300      	movne	r3, #0
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	f003 0310 	and.w	r3, r3, #16
 8007d1c:	2b10      	cmp	r3, #16
 8007d1e:	bf0c      	ite	eq
 8007d20:	2301      	moveq	r3, #1
 8007d22:	2300      	movne	r3, #0
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007d28:	e034      	b.n	8007d94 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d30:	d01a      	beq.n	8007d68 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007d32:	f7fe fe47 	bl	80069c4 <HAL_GetTick>
 8007d36:	4602      	mov	r2, r0
 8007d38:	69bb      	ldr	r3, [r7, #24]
 8007d3a:	1ad3      	subs	r3, r2, r3
 8007d3c:	683a      	ldr	r2, [r7, #0]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d302      	bcc.n	8007d48 <HAL_I2C_IsDeviceReady+0xd8>
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10f      	bne.n	8007d68 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d54:	f043 0220 	orr.w	r2, r3, #32
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	e06b      	b.n	8007e40 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	699b      	ldr	r3, [r3, #24]
 8007d6e:	f003 0320 	and.w	r3, r3, #32
 8007d72:	2b20      	cmp	r3, #32
 8007d74:	bf0c      	ite	eq
 8007d76:	2301      	moveq	r3, #1
 8007d78:	2300      	movne	r3, #0
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	699b      	ldr	r3, [r3, #24]
 8007d84:	f003 0310 	and.w	r3, r3, #16
 8007d88:	2b10      	cmp	r3, #16
 8007d8a:	bf0c      	ite	eq
 8007d8c:	2301      	moveq	r3, #1
 8007d8e:	2300      	movne	r3, #0
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007d94:	7ffb      	ldrb	r3, [r7, #31]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d102      	bne.n	8007da0 <HAL_I2C_IsDeviceReady+0x130>
 8007d9a:	7fbb      	ldrb	r3, [r7, #30]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d0c4      	beq.n	8007d2a <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	699b      	ldr	r3, [r3, #24]
 8007da6:	f003 0310 	and.w	r3, r3, #16
 8007daa:	2b10      	cmp	r3, #16
 8007dac:	d01a      	beq.n	8007de4 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007dae:	69bb      	ldr	r3, [r7, #24]
 8007db0:	9300      	str	r3, [sp, #0]
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	2200      	movs	r2, #0
 8007db6:	2120      	movs	r1, #32
 8007db8:	68f8      	ldr	r0, [r7, #12]
 8007dba:	f000 f911 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d001      	beq.n	8007dc8 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e03b      	b.n	8007e40 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2220      	movs	r2, #32
 8007dce:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2220      	movs	r2, #32
 8007dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8007de0:	2300      	movs	r3, #0
 8007de2:	e02d      	b.n	8007e40 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	9300      	str	r3, [sp, #0]
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	2200      	movs	r2, #0
 8007dec:	2120      	movs	r1, #32
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f000 f8f6 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e020      	b.n	8007e40 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2210      	movs	r2, #16
 8007e04:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	2220      	movs	r2, #32
 8007e0c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	3301      	adds	r3, #1
 8007e12:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	f63f af56 	bhi.w	8007cca <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2220      	movs	r2, #32
 8007e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e2a:	f043 0220 	orr.w	r2, r3, #32
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e000      	b.n	8007e40 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8007e3e:	2302      	movs	r3, #2
  }
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3720      	adds	r7, #32
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b086      	sub	sp, #24
 8007e4c:	af02      	add	r7, sp, #8
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	4608      	mov	r0, r1
 8007e52:	4611      	mov	r1, r2
 8007e54:	461a      	mov	r2, r3
 8007e56:	4603      	mov	r3, r0
 8007e58:	817b      	strh	r3, [r7, #10]
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	813b      	strh	r3, [r7, #8]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007e62:	88fb      	ldrh	r3, [r7, #6]
 8007e64:	b2da      	uxtb	r2, r3
 8007e66:	8979      	ldrh	r1, [r7, #10]
 8007e68:	4b20      	ldr	r3, [pc, #128]	@ (8007eec <I2C_RequestMemoryWrite+0xa4>)
 8007e6a:	9300      	str	r3, [sp, #0]
 8007e6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f000 fa79 	bl	8008368 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e76:	69fa      	ldr	r2, [r7, #28]
 8007e78:	69b9      	ldr	r1, [r7, #24]
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	f000 f909 	bl	8008092 <I2C_WaitOnTXISFlagUntilTimeout>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d001      	beq.n	8007e8a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e02c      	b.n	8007ee4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007e8a:	88fb      	ldrh	r3, [r7, #6]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d105      	bne.n	8007e9c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007e90:	893b      	ldrh	r3, [r7, #8]
 8007e92:	b2da      	uxtb	r2, r3
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	629a      	str	r2, [r3, #40]	@ 0x28
 8007e9a:	e015      	b.n	8007ec8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007e9c:	893b      	ldrh	r3, [r7, #8]
 8007e9e:	0a1b      	lsrs	r3, r3, #8
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	b2da      	uxtb	r2, r3
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007eaa:	69fa      	ldr	r2, [r7, #28]
 8007eac:	69b9      	ldr	r1, [r7, #24]
 8007eae:	68f8      	ldr	r0, [r7, #12]
 8007eb0:	f000 f8ef 	bl	8008092 <I2C_WaitOnTXISFlagUntilTimeout>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d001      	beq.n	8007ebe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e012      	b.n	8007ee4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007ebe:	893b      	ldrh	r3, [r7, #8]
 8007ec0:	b2da      	uxtb	r2, r3
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	2180      	movs	r1, #128	@ 0x80
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f000 f884 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d001      	beq.n	8007ee2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e000      	b.n	8007ee4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3710      	adds	r7, #16
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	80002000 	.word	0x80002000

08007ef0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b086      	sub	sp, #24
 8007ef4:	af02      	add	r7, sp, #8
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	4608      	mov	r0, r1
 8007efa:	4611      	mov	r1, r2
 8007efc:	461a      	mov	r2, r3
 8007efe:	4603      	mov	r3, r0
 8007f00:	817b      	strh	r3, [r7, #10]
 8007f02:	460b      	mov	r3, r1
 8007f04:	813b      	strh	r3, [r7, #8]
 8007f06:	4613      	mov	r3, r2
 8007f08:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007f0a:	88fb      	ldrh	r3, [r7, #6]
 8007f0c:	b2da      	uxtb	r2, r3
 8007f0e:	8979      	ldrh	r1, [r7, #10]
 8007f10:	4b20      	ldr	r3, [pc, #128]	@ (8007f94 <I2C_RequestMemoryRead+0xa4>)
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	2300      	movs	r3, #0
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	f000 fa26 	bl	8008368 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f1c:	69fa      	ldr	r2, [r7, #28]
 8007f1e:	69b9      	ldr	r1, [r7, #24]
 8007f20:	68f8      	ldr	r0, [r7, #12]
 8007f22:	f000 f8b6 	bl	8008092 <I2C_WaitOnTXISFlagUntilTimeout>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d001      	beq.n	8007f30 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e02c      	b.n	8007f8a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f30:	88fb      	ldrh	r3, [r7, #6]
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d105      	bne.n	8007f42 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007f36:	893b      	ldrh	r3, [r7, #8]
 8007f38:	b2da      	uxtb	r2, r3
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007f40:	e015      	b.n	8007f6e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007f42:	893b      	ldrh	r3, [r7, #8]
 8007f44:	0a1b      	lsrs	r3, r3, #8
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	b2da      	uxtb	r2, r3
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f50:	69fa      	ldr	r2, [r7, #28]
 8007f52:	69b9      	ldr	r1, [r7, #24]
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f000 f89c 	bl	8008092 <I2C_WaitOnTXISFlagUntilTimeout>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d001      	beq.n	8007f64 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007f60:	2301      	movs	r3, #1
 8007f62:	e012      	b.n	8007f8a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007f64:	893b      	ldrh	r3, [r7, #8]
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	9300      	str	r3, [sp, #0]
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	2200      	movs	r2, #0
 8007f76:	2140      	movs	r1, #64	@ 0x40
 8007f78:	68f8      	ldr	r0, [r7, #12]
 8007f7a:	f000 f831 	bl	8007fe0 <I2C_WaitOnFlagUntilTimeout>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d001      	beq.n	8007f88 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	e000      	b.n	8007f8a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007f88:	2300      	movs	r3, #0
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3710      	adds	r7, #16
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	80002000 	.word	0x80002000

08007f98 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	699b      	ldr	r3, [r3, #24]
 8007fa6:	f003 0302 	and.w	r3, r3, #2
 8007faa:	2b02      	cmp	r3, #2
 8007fac:	d103      	bne.n	8007fb6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	f003 0301 	and.w	r3, r3, #1
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d007      	beq.n	8007fd4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	699a      	ldr	r2, [r3, #24]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f042 0201 	orr.w	r2, r2, #1
 8007fd2:	619a      	str	r2, [r3, #24]
  }
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	603b      	str	r3, [r7, #0]
 8007fec:	4613      	mov	r3, r2
 8007fee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ff0:	e03b      	b.n	800806a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ff2:	69ba      	ldr	r2, [r7, #24]
 8007ff4:	6839      	ldr	r1, [r7, #0]
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f000 f8d6 	bl	80081a8 <I2C_IsErrorOccurred>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d001      	beq.n	8008006 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e041      	b.n	800808a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800800c:	d02d      	beq.n	800806a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800800e:	f7fe fcd9 	bl	80069c4 <HAL_GetTick>
 8008012:	4602      	mov	r2, r0
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	1ad3      	subs	r3, r2, r3
 8008018:	683a      	ldr	r2, [r7, #0]
 800801a:	429a      	cmp	r2, r3
 800801c:	d302      	bcc.n	8008024 <I2C_WaitOnFlagUntilTimeout+0x44>
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d122      	bne.n	800806a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	699a      	ldr	r2, [r3, #24]
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	4013      	ands	r3, r2
 800802e:	68ba      	ldr	r2, [r7, #8]
 8008030:	429a      	cmp	r2, r3
 8008032:	bf0c      	ite	eq
 8008034:	2301      	moveq	r3, #1
 8008036:	2300      	movne	r3, #0
 8008038:	b2db      	uxtb	r3, r3
 800803a:	461a      	mov	r2, r3
 800803c:	79fb      	ldrb	r3, [r7, #7]
 800803e:	429a      	cmp	r2, r3
 8008040:	d113      	bne.n	800806a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008046:	f043 0220 	orr.w	r2, r3, #32
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2220      	movs	r2, #32
 8008052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2200      	movs	r2, #0
 800805a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e00f      	b.n	800808a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	699a      	ldr	r2, [r3, #24]
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	4013      	ands	r3, r2
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	429a      	cmp	r2, r3
 8008078:	bf0c      	ite	eq
 800807a:	2301      	moveq	r3, #1
 800807c:	2300      	movne	r3, #0
 800807e:	b2db      	uxtb	r3, r3
 8008080:	461a      	mov	r2, r3
 8008082:	79fb      	ldrb	r3, [r7, #7]
 8008084:	429a      	cmp	r2, r3
 8008086:	d0b4      	beq.n	8007ff2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}

08008092 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008092:	b580      	push	{r7, lr}
 8008094:	b084      	sub	sp, #16
 8008096:	af00      	add	r7, sp, #0
 8008098:	60f8      	str	r0, [r7, #12]
 800809a:	60b9      	str	r1, [r7, #8]
 800809c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800809e:	e033      	b.n	8008108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	68b9      	ldr	r1, [r7, #8]
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f000 f87f 	bl	80081a8 <I2C_IsErrorOccurred>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d001      	beq.n	80080b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e031      	b.n	8008118 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ba:	d025      	beq.n	8008108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080bc:	f7fe fc82 	bl	80069c4 <HAL_GetTick>
 80080c0:	4602      	mov	r2, r0
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	1ad3      	subs	r3, r2, r3
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d302      	bcc.n	80080d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d11a      	bne.n	8008108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	699b      	ldr	r3, [r3, #24]
 80080d8:	f003 0302 	and.w	r3, r3, #2
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d013      	beq.n	8008108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e4:	f043 0220 	orr.w	r2, r3, #32
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2220      	movs	r2, #32
 80080f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008104:	2301      	movs	r3, #1
 8008106:	e007      	b.n	8008118 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	f003 0302 	and.w	r3, r3, #2
 8008112:	2b02      	cmp	r3, #2
 8008114:	d1c4      	bne.n	80080a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800812c:	e02f      	b.n	800818e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	68b9      	ldr	r1, [r7, #8]
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f000 f838 	bl	80081a8 <I2C_IsErrorOccurred>
 8008138:	4603      	mov	r3, r0
 800813a:	2b00      	cmp	r3, #0
 800813c:	d001      	beq.n	8008142 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800813e:	2301      	movs	r3, #1
 8008140:	e02d      	b.n	800819e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008142:	f7fe fc3f 	bl	80069c4 <HAL_GetTick>
 8008146:	4602      	mov	r2, r0
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	1ad3      	subs	r3, r2, r3
 800814c:	68ba      	ldr	r2, [r7, #8]
 800814e:	429a      	cmp	r2, r3
 8008150:	d302      	bcc.n	8008158 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d11a      	bne.n	800818e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	f003 0320 	and.w	r3, r3, #32
 8008162:	2b20      	cmp	r3, #32
 8008164:	d013      	beq.n	800818e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800816a:	f043 0220 	orr.w	r2, r3, #32
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2220      	movs	r2, #32
 8008176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2200      	movs	r2, #0
 8008186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e007      	b.n	800819e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	699b      	ldr	r3, [r3, #24]
 8008194:	f003 0320 	and.w	r3, r3, #32
 8008198:	2b20      	cmp	r3, #32
 800819a:	d1c8      	bne.n	800812e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b08a      	sub	sp, #40	@ 0x28
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	699b      	ldr	r3, [r3, #24]
 80081c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80081c2:	2300      	movs	r3, #0
 80081c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80081ca:	69bb      	ldr	r3, [r7, #24]
 80081cc:	f003 0310 	and.w	r3, r3, #16
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d068      	beq.n	80082a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2210      	movs	r2, #16
 80081da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80081dc:	e049      	b.n	8008272 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e4:	d045      	beq.n	8008272 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80081e6:	f7fe fbed 	bl	80069c4 <HAL_GetTick>
 80081ea:	4602      	mov	r2, r0
 80081ec:	69fb      	ldr	r3, [r7, #28]
 80081ee:	1ad3      	subs	r3, r2, r3
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	429a      	cmp	r2, r3
 80081f4:	d302      	bcc.n	80081fc <I2C_IsErrorOccurred+0x54>
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d13a      	bne.n	8008272 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008206:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800820e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	699b      	ldr	r3, [r3, #24]
 8008216:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800821a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800821e:	d121      	bne.n	8008264 <I2C_IsErrorOccurred+0xbc>
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008226:	d01d      	beq.n	8008264 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008228:	7cfb      	ldrb	r3, [r7, #19]
 800822a:	2b20      	cmp	r3, #32
 800822c:	d01a      	beq.n	8008264 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	685a      	ldr	r2, [r3, #4]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800823c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800823e:	f7fe fbc1 	bl	80069c4 <HAL_GetTick>
 8008242:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008244:	e00e      	b.n	8008264 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008246:	f7fe fbbd 	bl	80069c4 <HAL_GetTick>
 800824a:	4602      	mov	r2, r0
 800824c:	69fb      	ldr	r3, [r7, #28]
 800824e:	1ad3      	subs	r3, r2, r3
 8008250:	2b19      	cmp	r3, #25
 8008252:	d907      	bls.n	8008264 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008254:	6a3b      	ldr	r3, [r7, #32]
 8008256:	f043 0320 	orr.w	r3, r3, #32
 800825a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008262:	e006      	b.n	8008272 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	699b      	ldr	r3, [r3, #24]
 800826a:	f003 0320 	and.w	r3, r3, #32
 800826e:	2b20      	cmp	r3, #32
 8008270:	d1e9      	bne.n	8008246 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	f003 0320 	and.w	r3, r3, #32
 800827c:	2b20      	cmp	r3, #32
 800827e:	d003      	beq.n	8008288 <I2C_IsErrorOccurred+0xe0>
 8008280:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008284:	2b00      	cmp	r3, #0
 8008286:	d0aa      	beq.n	80081de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008288:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800828c:	2b00      	cmp	r3, #0
 800828e:	d103      	bne.n	8008298 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2220      	movs	r2, #32
 8008296:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008298:	6a3b      	ldr	r3, [r7, #32]
 800829a:	f043 0304 	orr.w	r3, r3, #4
 800829e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80082a0:	2301      	movs	r3, #1
 80082a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	699b      	ldr	r3, [r3, #24]
 80082ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d00b      	beq.n	80082d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80082b8:	6a3b      	ldr	r3, [r7, #32]
 80082ba:	f043 0301 	orr.w	r3, r3, #1
 80082be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80082c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00b      	beq.n	80082f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80082da:	6a3b      	ldr	r3, [r7, #32]
 80082dc:	f043 0308 	orr.w	r3, r3, #8
 80082e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80082ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80082ec:	2301      	movs	r3, #1
 80082ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d00b      	beq.n	8008314 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80082fc:	6a3b      	ldr	r3, [r7, #32]
 80082fe:	f043 0302 	orr.w	r3, r3, #2
 8008302:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800830c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008314:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008318:	2b00      	cmp	r3, #0
 800831a:	d01c      	beq.n	8008356 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f7ff fe3b 	bl	8007f98 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	6859      	ldr	r1, [r3, #4]
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	4b0d      	ldr	r3, [pc, #52]	@ (8008364 <I2C_IsErrorOccurred+0x1bc>)
 800832e:	400b      	ands	r3, r1
 8008330:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008336:	6a3b      	ldr	r3, [r7, #32]
 8008338:	431a      	orrs	r2, r3
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2220      	movs	r2, #32
 8008342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2200      	movs	r2, #0
 8008352:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008356:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800835a:	4618      	mov	r0, r3
 800835c:	3728      	adds	r7, #40	@ 0x28
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	fe00e800 	.word	0xfe00e800

08008368 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008368:	b480      	push	{r7}
 800836a:	b087      	sub	sp, #28
 800836c:	af00      	add	r7, sp, #0
 800836e:	60f8      	str	r0, [r7, #12]
 8008370:	607b      	str	r3, [r7, #4]
 8008372:	460b      	mov	r3, r1
 8008374:	817b      	strh	r3, [r7, #10]
 8008376:	4613      	mov	r3, r2
 8008378:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800837a:	897b      	ldrh	r3, [r7, #10]
 800837c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008380:	7a7b      	ldrb	r3, [r7, #9]
 8008382:	041b      	lsls	r3, r3, #16
 8008384:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008388:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800838e:	6a3b      	ldr	r3, [r7, #32]
 8008390:	4313      	orrs	r3, r2
 8008392:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008396:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	6a3b      	ldr	r3, [r7, #32]
 80083a0:	0d5b      	lsrs	r3, r3, #21
 80083a2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80083a6:	4b08      	ldr	r3, [pc, #32]	@ (80083c8 <I2C_TransferConfig+0x60>)
 80083a8:	430b      	orrs	r3, r1
 80083aa:	43db      	mvns	r3, r3
 80083ac:	ea02 0103 	and.w	r1, r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	697a      	ldr	r2, [r7, #20]
 80083b6:	430a      	orrs	r2, r1
 80083b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80083ba:	bf00      	nop
 80083bc:	371c      	adds	r7, #28
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr
 80083c6:	bf00      	nop
 80083c8:	03ff63ff 	.word	0x03ff63ff

080083cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
 80083d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b20      	cmp	r3, #32
 80083e0:	d138      	bne.n	8008454 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d101      	bne.n	80083f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80083ec:	2302      	movs	r3, #2
 80083ee:	e032      	b.n	8008456 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2224      	movs	r2, #36	@ 0x24
 80083fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f022 0201 	bic.w	r2, r2, #1
 800840e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800841e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	6819      	ldr	r1, [r3, #0]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	683a      	ldr	r2, [r7, #0]
 800842c:	430a      	orrs	r2, r1
 800842e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f042 0201 	orr.w	r2, r2, #1
 800843e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2220      	movs	r2, #32
 8008444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2200      	movs	r2, #0
 800844c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008450:	2300      	movs	r3, #0
 8008452:	e000      	b.n	8008456 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008454:	2302      	movs	r3, #2
  }
}
 8008456:	4618      	mov	r0, r3
 8008458:	370c      	adds	r7, #12
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr

08008462 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008462:	b480      	push	{r7}
 8008464:	b085      	sub	sp, #20
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
 800846a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008472:	b2db      	uxtb	r3, r3
 8008474:	2b20      	cmp	r3, #32
 8008476:	d139      	bne.n	80084ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800847e:	2b01      	cmp	r3, #1
 8008480:	d101      	bne.n	8008486 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008482:	2302      	movs	r3, #2
 8008484:	e033      	b.n	80084ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2224      	movs	r2, #36	@ 0x24
 8008492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f022 0201 	bic.w	r2, r2, #1
 80084a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80084b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	021b      	lsls	r3, r3, #8
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	4313      	orrs	r3, r2
 80084be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68fa      	ldr	r2, [r7, #12]
 80084c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f042 0201 	orr.w	r2, r2, #1
 80084d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2220      	movs	r2, #32
 80084dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80084e8:	2300      	movs	r3, #0
 80084ea:	e000      	b.n	80084ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80084ec:	2302      	movs	r3, #2
  }
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3714      	adds	r7, #20
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
	...

080084fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b085      	sub	sp, #20
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d141      	bne.n	800858e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800850a:	4b4b      	ldr	r3, [pc, #300]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008512:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008516:	d131      	bne.n	800857c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008518:	4b47      	ldr	r3, [pc, #284]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800851a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800851e:	4a46      	ldr	r2, [pc, #280]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008524:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008528:	4b43      	ldr	r3, [pc, #268]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008530:	4a41      	ldr	r2, [pc, #260]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008532:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008536:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008538:	4b40      	ldr	r3, [pc, #256]	@ (800863c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2232      	movs	r2, #50	@ 0x32
 800853e:	fb02 f303 	mul.w	r3, r2, r3
 8008542:	4a3f      	ldr	r2, [pc, #252]	@ (8008640 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008544:	fba2 2303 	umull	r2, r3, r2, r3
 8008548:	0c9b      	lsrs	r3, r3, #18
 800854a:	3301      	adds	r3, #1
 800854c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800854e:	e002      	b.n	8008556 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	3b01      	subs	r3, #1
 8008554:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008556:	4b38      	ldr	r3, [pc, #224]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008558:	695b      	ldr	r3, [r3, #20]
 800855a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800855e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008562:	d102      	bne.n	800856a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d1f2      	bne.n	8008550 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800856a:	4b33      	ldr	r3, [pc, #204]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800856c:	695b      	ldr	r3, [r3, #20]
 800856e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008576:	d158      	bne.n	800862a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008578:	2303      	movs	r3, #3
 800857a:	e057      	b.n	800862c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800857c:	4b2e      	ldr	r3, [pc, #184]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800857e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008582:	4a2d      	ldr	r2, [pc, #180]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008584:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008588:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800858c:	e04d      	b.n	800862a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008594:	d141      	bne.n	800861a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008596:	4b28      	ldr	r3, [pc, #160]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800859e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085a2:	d131      	bne.n	8008608 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80085a4:	4b24      	ldr	r3, [pc, #144]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085aa:	4a23      	ldr	r2, [pc, #140]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80085b4:	4b20      	ldr	r3, [pc, #128]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80085bc:	4a1e      	ldr	r2, [pc, #120]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80085c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80085c4:	4b1d      	ldr	r3, [pc, #116]	@ (800863c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2232      	movs	r2, #50	@ 0x32
 80085ca:	fb02 f303 	mul.w	r3, r2, r3
 80085ce:	4a1c      	ldr	r2, [pc, #112]	@ (8008640 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80085d0:	fba2 2303 	umull	r2, r3, r2, r3
 80085d4:	0c9b      	lsrs	r3, r3, #18
 80085d6:	3301      	adds	r3, #1
 80085d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80085da:	e002      	b.n	80085e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	3b01      	subs	r3, #1
 80085e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80085e2:	4b15      	ldr	r3, [pc, #84]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085e4:	695b      	ldr	r3, [r3, #20]
 80085e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085ee:	d102      	bne.n	80085f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1f2      	bne.n	80085dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80085f6:	4b10      	ldr	r3, [pc, #64]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085f8:	695b      	ldr	r3, [r3, #20]
 80085fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008602:	d112      	bne.n	800862a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008604:	2303      	movs	r3, #3
 8008606:	e011      	b.n	800862c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008608:	4b0b      	ldr	r3, [pc, #44]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800860a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800860e:	4a0a      	ldr	r2, [pc, #40]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008610:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008614:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008618:	e007      	b.n	800862a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800861a:	4b07      	ldr	r3, [pc, #28]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008622:	4a05      	ldr	r2, [pc, #20]	@ (8008638 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008624:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008628:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800862a:	2300      	movs	r3, #0
}
 800862c:	4618      	mov	r0, r3
 800862e:	3714      	adds	r7, #20
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr
 8008638:	40007000 	.word	0x40007000
 800863c:	20000060 	.word	0x20000060
 8008640:	431bde83 	.word	0x431bde83

08008644 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008644:	b480      	push	{r7}
 8008646:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008648:	4b05      	ldr	r3, [pc, #20]	@ (8008660 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800864a:	689b      	ldr	r3, [r3, #8]
 800864c:	4a04      	ldr	r2, [pc, #16]	@ (8008660 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800864e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008652:	6093      	str	r3, [r2, #8]
}
 8008654:	bf00      	nop
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	40007000 	.word	0x40007000

08008664 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b088      	sub	sp, #32
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d101      	bne.n	8008676 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e2fe      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f003 0301 	and.w	r3, r3, #1
 800867e:	2b00      	cmp	r3, #0
 8008680:	d075      	beq.n	800876e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008682:	4b97      	ldr	r3, [pc, #604]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	f003 030c 	and.w	r3, r3, #12
 800868a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800868c:	4b94      	ldr	r3, [pc, #592]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	f003 0303 	and.w	r3, r3, #3
 8008694:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	2b0c      	cmp	r3, #12
 800869a:	d102      	bne.n	80086a2 <HAL_RCC_OscConfig+0x3e>
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	2b03      	cmp	r3, #3
 80086a0:	d002      	beq.n	80086a8 <HAL_RCC_OscConfig+0x44>
 80086a2:	69bb      	ldr	r3, [r7, #24]
 80086a4:	2b08      	cmp	r3, #8
 80086a6:	d10b      	bne.n	80086c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80086a8:	4b8d      	ldr	r3, [pc, #564]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d05b      	beq.n	800876c <HAL_RCC_OscConfig+0x108>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	685b      	ldr	r3, [r3, #4]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d157      	bne.n	800876c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80086bc:	2301      	movs	r3, #1
 80086be:	e2d9      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086c8:	d106      	bne.n	80086d8 <HAL_RCC_OscConfig+0x74>
 80086ca:	4b85      	ldr	r3, [pc, #532]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a84      	ldr	r2, [pc, #528]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80086d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086d4:	6013      	str	r3, [r2, #0]
 80086d6:	e01d      	b.n	8008714 <HAL_RCC_OscConfig+0xb0>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80086e0:	d10c      	bne.n	80086fc <HAL_RCC_OscConfig+0x98>
 80086e2:	4b7f      	ldr	r3, [pc, #508]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a7e      	ldr	r2, [pc, #504]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80086e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80086ec:	6013      	str	r3, [r2, #0]
 80086ee:	4b7c      	ldr	r3, [pc, #496]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a7b      	ldr	r2, [pc, #492]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80086f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086f8:	6013      	str	r3, [r2, #0]
 80086fa:	e00b      	b.n	8008714 <HAL_RCC_OscConfig+0xb0>
 80086fc:	4b78      	ldr	r3, [pc, #480]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a77      	ldr	r2, [pc, #476]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008702:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008706:	6013      	str	r3, [r2, #0]
 8008708:	4b75      	ldr	r3, [pc, #468]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a74      	ldr	r2, [pc, #464]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 800870e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008712:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d013      	beq.n	8008744 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800871c:	f7fe f952 	bl	80069c4 <HAL_GetTick>
 8008720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008722:	e008      	b.n	8008736 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008724:	f7fe f94e 	bl	80069c4 <HAL_GetTick>
 8008728:	4602      	mov	r2, r0
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	1ad3      	subs	r3, r2, r3
 800872e:	2b64      	cmp	r3, #100	@ 0x64
 8008730:	d901      	bls.n	8008736 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008732:	2303      	movs	r3, #3
 8008734:	e29e      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008736:	4b6a      	ldr	r3, [pc, #424]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800873e:	2b00      	cmp	r3, #0
 8008740:	d0f0      	beq.n	8008724 <HAL_RCC_OscConfig+0xc0>
 8008742:	e014      	b.n	800876e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008744:	f7fe f93e 	bl	80069c4 <HAL_GetTick>
 8008748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800874a:	e008      	b.n	800875e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800874c:	f7fe f93a 	bl	80069c4 <HAL_GetTick>
 8008750:	4602      	mov	r2, r0
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	1ad3      	subs	r3, r2, r3
 8008756:	2b64      	cmp	r3, #100	@ 0x64
 8008758:	d901      	bls.n	800875e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800875a:	2303      	movs	r3, #3
 800875c:	e28a      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800875e:	4b60      	ldr	r3, [pc, #384]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008766:	2b00      	cmp	r3, #0
 8008768:	d1f0      	bne.n	800874c <HAL_RCC_OscConfig+0xe8>
 800876a:	e000      	b.n	800876e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800876c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f003 0302 	and.w	r3, r3, #2
 8008776:	2b00      	cmp	r3, #0
 8008778:	d075      	beq.n	8008866 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800877a:	4b59      	ldr	r3, [pc, #356]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	f003 030c 	and.w	r3, r3, #12
 8008782:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008784:	4b56      	ldr	r3, [pc, #344]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008786:	68db      	ldr	r3, [r3, #12]
 8008788:	f003 0303 	and.w	r3, r3, #3
 800878c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	2b0c      	cmp	r3, #12
 8008792:	d102      	bne.n	800879a <HAL_RCC_OscConfig+0x136>
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	2b02      	cmp	r3, #2
 8008798:	d002      	beq.n	80087a0 <HAL_RCC_OscConfig+0x13c>
 800879a:	69bb      	ldr	r3, [r7, #24]
 800879c:	2b04      	cmp	r3, #4
 800879e:	d11f      	bne.n	80087e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80087a0:	4b4f      	ldr	r3, [pc, #316]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d005      	beq.n	80087b8 <HAL_RCC_OscConfig+0x154>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d101      	bne.n	80087b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e25d      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087b8:	4b49      	ldr	r3, [pc, #292]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	691b      	ldr	r3, [r3, #16]
 80087c4:	061b      	lsls	r3, r3, #24
 80087c6:	4946      	ldr	r1, [pc, #280]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80087c8:	4313      	orrs	r3, r2
 80087ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80087cc:	4b45      	ldr	r3, [pc, #276]	@ (80088e4 <HAL_RCC_OscConfig+0x280>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4618      	mov	r0, r3
 80087d2:	f7fe f8ab 	bl	800692c <HAL_InitTick>
 80087d6:	4603      	mov	r3, r0
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d043      	beq.n	8008864 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e249      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d023      	beq.n	8008830 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80087e8:	4b3d      	ldr	r3, [pc, #244]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a3c      	ldr	r2, [pc, #240]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80087ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087f4:	f7fe f8e6 	bl	80069c4 <HAL_GetTick>
 80087f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80087fa:	e008      	b.n	800880e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80087fc:	f7fe f8e2 	bl	80069c4 <HAL_GetTick>
 8008800:	4602      	mov	r2, r0
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	1ad3      	subs	r3, r2, r3
 8008806:	2b02      	cmp	r3, #2
 8008808:	d901      	bls.n	800880e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800880a:	2303      	movs	r3, #3
 800880c:	e232      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800880e:	4b34      	ldr	r3, [pc, #208]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008816:	2b00      	cmp	r3, #0
 8008818:	d0f0      	beq.n	80087fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800881a:	4b31      	ldr	r3, [pc, #196]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	061b      	lsls	r3, r3, #24
 8008828:	492d      	ldr	r1, [pc, #180]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 800882a:	4313      	orrs	r3, r2
 800882c:	604b      	str	r3, [r1, #4]
 800882e:	e01a      	b.n	8008866 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008830:	4b2b      	ldr	r3, [pc, #172]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a2a      	ldr	r2, [pc, #168]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008836:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800883a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800883c:	f7fe f8c2 	bl	80069c4 <HAL_GetTick>
 8008840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008842:	e008      	b.n	8008856 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008844:	f7fe f8be 	bl	80069c4 <HAL_GetTick>
 8008848:	4602      	mov	r2, r0
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	1ad3      	subs	r3, r2, r3
 800884e:	2b02      	cmp	r3, #2
 8008850:	d901      	bls.n	8008856 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008852:	2303      	movs	r3, #3
 8008854:	e20e      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008856:	4b22      	ldr	r3, [pc, #136]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800885e:	2b00      	cmp	r3, #0
 8008860:	d1f0      	bne.n	8008844 <HAL_RCC_OscConfig+0x1e0>
 8008862:	e000      	b.n	8008866 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008864:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f003 0308 	and.w	r3, r3, #8
 800886e:	2b00      	cmp	r3, #0
 8008870:	d041      	beq.n	80088f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	695b      	ldr	r3, [r3, #20]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d01c      	beq.n	80088b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800887a:	4b19      	ldr	r3, [pc, #100]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 800887c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008880:	4a17      	ldr	r2, [pc, #92]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 8008882:	f043 0301 	orr.w	r3, r3, #1
 8008886:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800888a:	f7fe f89b 	bl	80069c4 <HAL_GetTick>
 800888e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008890:	e008      	b.n	80088a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008892:	f7fe f897 	bl	80069c4 <HAL_GetTick>
 8008896:	4602      	mov	r2, r0
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	1ad3      	subs	r3, r2, r3
 800889c:	2b02      	cmp	r3, #2
 800889e:	d901      	bls.n	80088a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80088a0:	2303      	movs	r3, #3
 80088a2:	e1e7      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80088a4:	4b0e      	ldr	r3, [pc, #56]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80088a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088aa:	f003 0302 	and.w	r3, r3, #2
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d0ef      	beq.n	8008892 <HAL_RCC_OscConfig+0x22e>
 80088b2:	e020      	b.n	80088f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80088b4:	4b0a      	ldr	r3, [pc, #40]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80088b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088ba:	4a09      	ldr	r2, [pc, #36]	@ (80088e0 <HAL_RCC_OscConfig+0x27c>)
 80088bc:	f023 0301 	bic.w	r3, r3, #1
 80088c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088c4:	f7fe f87e 	bl	80069c4 <HAL_GetTick>
 80088c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80088ca:	e00d      	b.n	80088e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80088cc:	f7fe f87a 	bl	80069c4 <HAL_GetTick>
 80088d0:	4602      	mov	r2, r0
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	1ad3      	subs	r3, r2, r3
 80088d6:	2b02      	cmp	r3, #2
 80088d8:	d906      	bls.n	80088e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80088da:	2303      	movs	r3, #3
 80088dc:	e1ca      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
 80088de:	bf00      	nop
 80088e0:	40021000 	.word	0x40021000
 80088e4:	20000064 	.word	0x20000064
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80088e8:	4b8c      	ldr	r3, [pc, #560]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 80088ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088ee:	f003 0302 	and.w	r3, r3, #2
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d1ea      	bne.n	80088cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 0304 	and.w	r3, r3, #4
 80088fe:	2b00      	cmp	r3, #0
 8008900:	f000 80a6 	beq.w	8008a50 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008904:	2300      	movs	r3, #0
 8008906:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008908:	4b84      	ldr	r3, [pc, #528]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 800890a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800890c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008910:	2b00      	cmp	r3, #0
 8008912:	d101      	bne.n	8008918 <HAL_RCC_OscConfig+0x2b4>
 8008914:	2301      	movs	r3, #1
 8008916:	e000      	b.n	800891a <HAL_RCC_OscConfig+0x2b6>
 8008918:	2300      	movs	r3, #0
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00d      	beq.n	800893a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800891e:	4b7f      	ldr	r3, [pc, #508]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008922:	4a7e      	ldr	r2, [pc, #504]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008928:	6593      	str	r3, [r2, #88]	@ 0x58
 800892a:	4b7c      	ldr	r3, [pc, #496]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 800892c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800892e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008932:	60fb      	str	r3, [r7, #12]
 8008934:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008936:	2301      	movs	r3, #1
 8008938:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800893a:	4b79      	ldr	r3, [pc, #484]	@ (8008b20 <HAL_RCC_OscConfig+0x4bc>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008942:	2b00      	cmp	r3, #0
 8008944:	d118      	bne.n	8008978 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008946:	4b76      	ldr	r3, [pc, #472]	@ (8008b20 <HAL_RCC_OscConfig+0x4bc>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a75      	ldr	r2, [pc, #468]	@ (8008b20 <HAL_RCC_OscConfig+0x4bc>)
 800894c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008950:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008952:	f7fe f837 	bl	80069c4 <HAL_GetTick>
 8008956:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008958:	e008      	b.n	800896c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800895a:	f7fe f833 	bl	80069c4 <HAL_GetTick>
 800895e:	4602      	mov	r2, r0
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	1ad3      	subs	r3, r2, r3
 8008964:	2b02      	cmp	r3, #2
 8008966:	d901      	bls.n	800896c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008968:	2303      	movs	r3, #3
 800896a:	e183      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800896c:	4b6c      	ldr	r3, [pc, #432]	@ (8008b20 <HAL_RCC_OscConfig+0x4bc>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008974:	2b00      	cmp	r3, #0
 8008976:	d0f0      	beq.n	800895a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d108      	bne.n	8008992 <HAL_RCC_OscConfig+0x32e>
 8008980:	4b66      	ldr	r3, [pc, #408]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008986:	4a65      	ldr	r2, [pc, #404]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008988:	f043 0301 	orr.w	r3, r3, #1
 800898c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008990:	e024      	b.n	80089dc <HAL_RCC_OscConfig+0x378>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	2b05      	cmp	r3, #5
 8008998:	d110      	bne.n	80089bc <HAL_RCC_OscConfig+0x358>
 800899a:	4b60      	ldr	r3, [pc, #384]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 800899c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089a0:	4a5e      	ldr	r2, [pc, #376]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 80089a2:	f043 0304 	orr.w	r3, r3, #4
 80089a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80089aa:	4b5c      	ldr	r3, [pc, #368]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 80089ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089b0:	4a5a      	ldr	r2, [pc, #360]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 80089b2:	f043 0301 	orr.w	r3, r3, #1
 80089b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80089ba:	e00f      	b.n	80089dc <HAL_RCC_OscConfig+0x378>
 80089bc:	4b57      	ldr	r3, [pc, #348]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 80089be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089c2:	4a56      	ldr	r2, [pc, #344]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 80089c4:	f023 0301 	bic.w	r3, r3, #1
 80089c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80089cc:	4b53      	ldr	r3, [pc, #332]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 80089ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089d2:	4a52      	ldr	r2, [pc, #328]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 80089d4:	f023 0304 	bic.w	r3, r3, #4
 80089d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d016      	beq.n	8008a12 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089e4:	f7fd ffee 	bl	80069c4 <HAL_GetTick>
 80089e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80089ea:	e00a      	b.n	8008a02 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089ec:	f7fd ffea 	bl	80069c4 <HAL_GetTick>
 80089f0:	4602      	mov	r2, r0
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d901      	bls.n	8008a02 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80089fe:	2303      	movs	r3, #3
 8008a00:	e138      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a02:	4b46      	ldr	r3, [pc, #280]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a08:	f003 0302 	and.w	r3, r3, #2
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d0ed      	beq.n	80089ec <HAL_RCC_OscConfig+0x388>
 8008a10:	e015      	b.n	8008a3e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a12:	f7fd ffd7 	bl	80069c4 <HAL_GetTick>
 8008a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008a18:	e00a      	b.n	8008a30 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a1a:	f7fd ffd3 	bl	80069c4 <HAL_GetTick>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	1ad3      	subs	r3, r2, r3
 8008a24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d901      	bls.n	8008a30 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e121      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008a30:	4b3a      	ldr	r3, [pc, #232]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a36:	f003 0302 	and.w	r3, r3, #2
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1ed      	bne.n	8008a1a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008a3e:	7ffb      	ldrb	r3, [r7, #31]
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d105      	bne.n	8008a50 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a44:	4b35      	ldr	r3, [pc, #212]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a48:	4a34      	ldr	r2, [pc, #208]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008a4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a4e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f003 0320 	and.w	r3, r3, #32
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d03c      	beq.n	8008ad6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	699b      	ldr	r3, [r3, #24]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d01c      	beq.n	8008a9e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008a64:	4b2d      	ldr	r3, [pc, #180]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008a66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008a6a:	4a2c      	ldr	r2, [pc, #176]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008a6c:	f043 0301 	orr.w	r3, r3, #1
 8008a70:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a74:	f7fd ffa6 	bl	80069c4 <HAL_GetTick>
 8008a78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008a7a:	e008      	b.n	8008a8e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008a7c:	f7fd ffa2 	bl	80069c4 <HAL_GetTick>
 8008a80:	4602      	mov	r2, r0
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	1ad3      	subs	r3, r2, r3
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d901      	bls.n	8008a8e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	e0f2      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008a8e:	4b23      	ldr	r3, [pc, #140]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008a90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008a94:	f003 0302 	and.w	r3, r3, #2
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d0ef      	beq.n	8008a7c <HAL_RCC_OscConfig+0x418>
 8008a9c:	e01b      	b.n	8008ad6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008aa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008aa6:	f023 0301 	bic.w	r3, r3, #1
 8008aaa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008aae:	f7fd ff89 	bl	80069c4 <HAL_GetTick>
 8008ab2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ab4:	e008      	b.n	8008ac8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008ab6:	f7fd ff85 	bl	80069c4 <HAL_GetTick>
 8008aba:	4602      	mov	r2, r0
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	1ad3      	subs	r3, r2, r3
 8008ac0:	2b02      	cmp	r3, #2
 8008ac2:	d901      	bls.n	8008ac8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008ac4:	2303      	movs	r3, #3
 8008ac6:	e0d5      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ac8:	4b14      	ldr	r3, [pc, #80]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008aca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ace:	f003 0302 	and.w	r3, r3, #2
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d1ef      	bne.n	8008ab6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	69db      	ldr	r3, [r3, #28]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f000 80c9 	beq.w	8008c72 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	f003 030c 	and.w	r3, r3, #12
 8008ae8:	2b0c      	cmp	r3, #12
 8008aea:	f000 8083 	beq.w	8008bf4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	69db      	ldr	r3, [r3, #28]
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d15e      	bne.n	8008bb4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008af6:	4b09      	ldr	r3, [pc, #36]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a08      	ldr	r2, [pc, #32]	@ (8008b1c <HAL_RCC_OscConfig+0x4b8>)
 8008afc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008b00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b02:	f7fd ff5f 	bl	80069c4 <HAL_GetTick>
 8008b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b08:	e00c      	b.n	8008b24 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b0a:	f7fd ff5b 	bl	80069c4 <HAL_GetTick>
 8008b0e:	4602      	mov	r2, r0
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	1ad3      	subs	r3, r2, r3
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d905      	bls.n	8008b24 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008b18:	2303      	movs	r3, #3
 8008b1a:	e0ab      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
 8008b1c:	40021000 	.word	0x40021000
 8008b20:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b24:	4b55      	ldr	r3, [pc, #340]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1ec      	bne.n	8008b0a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008b30:	4b52      	ldr	r3, [pc, #328]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008b32:	68da      	ldr	r2, [r3, #12]
 8008b34:	4b52      	ldr	r3, [pc, #328]	@ (8008c80 <HAL_RCC_OscConfig+0x61c>)
 8008b36:	4013      	ands	r3, r2
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	6a11      	ldr	r1, [r2, #32]
 8008b3c:	687a      	ldr	r2, [r7, #4]
 8008b3e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008b40:	3a01      	subs	r2, #1
 8008b42:	0112      	lsls	r2, r2, #4
 8008b44:	4311      	orrs	r1, r2
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008b4a:	0212      	lsls	r2, r2, #8
 8008b4c:	4311      	orrs	r1, r2
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008b52:	0852      	lsrs	r2, r2, #1
 8008b54:	3a01      	subs	r2, #1
 8008b56:	0552      	lsls	r2, r2, #21
 8008b58:	4311      	orrs	r1, r2
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008b5e:	0852      	lsrs	r2, r2, #1
 8008b60:	3a01      	subs	r2, #1
 8008b62:	0652      	lsls	r2, r2, #25
 8008b64:	4311      	orrs	r1, r2
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008b6a:	06d2      	lsls	r2, r2, #27
 8008b6c:	430a      	orrs	r2, r1
 8008b6e:	4943      	ldr	r1, [pc, #268]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008b70:	4313      	orrs	r3, r2
 8008b72:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008b74:	4b41      	ldr	r3, [pc, #260]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a40      	ldr	r2, [pc, #256]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008b7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008b7e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008b80:	4b3e      	ldr	r3, [pc, #248]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	4a3d      	ldr	r2, [pc, #244]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008b86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008b8a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b8c:	f7fd ff1a 	bl	80069c4 <HAL_GetTick>
 8008b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b92:	e008      	b.n	8008ba6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b94:	f7fd ff16 	bl	80069c4 <HAL_GetTick>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	1ad3      	subs	r3, r2, r3
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	d901      	bls.n	8008ba6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008ba2:	2303      	movs	r3, #3
 8008ba4:	e066      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ba6:	4b35      	ldr	r3, [pc, #212]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d0f0      	beq.n	8008b94 <HAL_RCC_OscConfig+0x530>
 8008bb2:	e05e      	b.n	8008c72 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bb4:	4b31      	ldr	r3, [pc, #196]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a30      	ldr	r2, [pc, #192]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008bba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008bbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bc0:	f7fd ff00 	bl	80069c4 <HAL_GetTick>
 8008bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bc6:	e008      	b.n	8008bda <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bc8:	f7fd fefc 	bl	80069c4 <HAL_GetTick>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	2b02      	cmp	r3, #2
 8008bd4:	d901      	bls.n	8008bda <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e04c      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bda:	4b28      	ldr	r3, [pc, #160]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d1f0      	bne.n	8008bc8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008be6:	4b25      	ldr	r3, [pc, #148]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008be8:	68da      	ldr	r2, [r3, #12]
 8008bea:	4924      	ldr	r1, [pc, #144]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008bec:	4b25      	ldr	r3, [pc, #148]	@ (8008c84 <HAL_RCC_OscConfig+0x620>)
 8008bee:	4013      	ands	r3, r2
 8008bf0:	60cb      	str	r3, [r1, #12]
 8008bf2:	e03e      	b.n	8008c72 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	69db      	ldr	r3, [r3, #28]
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d101      	bne.n	8008c00 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e039      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008c00:	4b1e      	ldr	r3, [pc, #120]	@ (8008c7c <HAL_RCC_OscConfig+0x618>)
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	f003 0203 	and.w	r2, r3, #3
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6a1b      	ldr	r3, [r3, #32]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d12c      	bne.n	8008c6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c1e:	3b01      	subs	r3, #1
 8008c20:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d123      	bne.n	8008c6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c30:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d11b      	bne.n	8008c6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c40:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d113      	bne.n	8008c6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c50:	085b      	lsrs	r3, r3, #1
 8008c52:	3b01      	subs	r3, #1
 8008c54:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d109      	bne.n	8008c6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c64:	085b      	lsrs	r3, r3, #1
 8008c66:	3b01      	subs	r3, #1
 8008c68:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d001      	beq.n	8008c72 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e000      	b.n	8008c74 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008c72:	2300      	movs	r3, #0
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3720      	adds	r7, #32
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	40021000 	.word	0x40021000
 8008c80:	019f800c 	.word	0x019f800c
 8008c84:	feeefffc 	.word	0xfeeefffc

08008c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008c92:	2300      	movs	r3, #0
 8008c94:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d101      	bne.n	8008ca0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e11e      	b.n	8008ede <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ca0:	4b91      	ldr	r3, [pc, #580]	@ (8008ee8 <HAL_RCC_ClockConfig+0x260>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f003 030f 	and.w	r3, r3, #15
 8008ca8:	683a      	ldr	r2, [r7, #0]
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d910      	bls.n	8008cd0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cae:	4b8e      	ldr	r3, [pc, #568]	@ (8008ee8 <HAL_RCC_ClockConfig+0x260>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f023 020f 	bic.w	r2, r3, #15
 8008cb6:	498c      	ldr	r1, [pc, #560]	@ (8008ee8 <HAL_RCC_ClockConfig+0x260>)
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cbe:	4b8a      	ldr	r3, [pc, #552]	@ (8008ee8 <HAL_RCC_ClockConfig+0x260>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f003 030f 	and.w	r3, r3, #15
 8008cc6:	683a      	ldr	r2, [r7, #0]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d001      	beq.n	8008cd0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e106      	b.n	8008ede <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f003 0301 	and.w	r3, r3, #1
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d073      	beq.n	8008dc4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	2b03      	cmp	r3, #3
 8008ce2:	d129      	bne.n	8008d38 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ce4:	4b81      	ldr	r3, [pc, #516]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d101      	bne.n	8008cf4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e0f4      	b.n	8008ede <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008cf4:	f000 f99e 	bl	8009034 <RCC_GetSysClockFreqFromPLLSource>
 8008cf8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	4a7c      	ldr	r2, [pc, #496]	@ (8008ef0 <HAL_RCC_ClockConfig+0x268>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d93f      	bls.n	8008d82 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008d02:	4b7a      	ldr	r3, [pc, #488]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d009      	beq.n	8008d22 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d033      	beq.n	8008d82 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d12f      	bne.n	8008d82 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008d22:	4b72      	ldr	r3, [pc, #456]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d2a:	4a70      	ldr	r2, [pc, #448]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d30:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008d32:	2380      	movs	r3, #128	@ 0x80
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	e024      	b.n	8008d82 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	2b02      	cmp	r3, #2
 8008d3e:	d107      	bne.n	8008d50 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008d40:	4b6a      	ldr	r3, [pc, #424]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d109      	bne.n	8008d60 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e0c6      	b.n	8008ede <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d50:	4b66      	ldr	r3, [pc, #408]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d101      	bne.n	8008d60 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e0be      	b.n	8008ede <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008d60:	f000 f8ce 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 8008d64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	4a61      	ldr	r2, [pc, #388]	@ (8008ef0 <HAL_RCC_ClockConfig+0x268>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d909      	bls.n	8008d82 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008d6e:	4b5f      	ldr	r3, [pc, #380]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d76:	4a5d      	ldr	r2, [pc, #372]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d7c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008d7e:	2380      	movs	r3, #128	@ 0x80
 8008d80:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008d82:	4b5a      	ldr	r3, [pc, #360]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f023 0203 	bic.w	r2, r3, #3
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	4957      	ldr	r1, [pc, #348]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008d90:	4313      	orrs	r3, r2
 8008d92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d94:	f7fd fe16 	bl	80069c4 <HAL_GetTick>
 8008d98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d9a:	e00a      	b.n	8008db2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d9c:	f7fd fe12 	bl	80069c4 <HAL_GetTick>
 8008da0:	4602      	mov	r2, r0
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	1ad3      	subs	r3, r2, r3
 8008da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d901      	bls.n	8008db2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008dae:	2303      	movs	r3, #3
 8008db0:	e095      	b.n	8008ede <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008db2:	4b4e      	ldr	r3, [pc, #312]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008db4:	689b      	ldr	r3, [r3, #8]
 8008db6:	f003 020c 	and.w	r2, r3, #12
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d1eb      	bne.n	8008d9c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 0302 	and.w	r3, r3, #2
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d023      	beq.n	8008e18 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 0304 	and.w	r3, r3, #4
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d005      	beq.n	8008de8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ddc:	4b43      	ldr	r3, [pc, #268]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	4a42      	ldr	r2, [pc, #264]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008de2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008de6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f003 0308 	and.w	r3, r3, #8
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d007      	beq.n	8008e04 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008df4:	4b3d      	ldr	r3, [pc, #244]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008df6:	689b      	ldr	r3, [r3, #8]
 8008df8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008dfc:	4a3b      	ldr	r2, [pc, #236]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008dfe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008e02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e04:	4b39      	ldr	r3, [pc, #228]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008e06:	689b      	ldr	r3, [r3, #8]
 8008e08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	4936      	ldr	r1, [pc, #216]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008e12:	4313      	orrs	r3, r2
 8008e14:	608b      	str	r3, [r1, #8]
 8008e16:	e008      	b.n	8008e2a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	2b80      	cmp	r3, #128	@ 0x80
 8008e1c:	d105      	bne.n	8008e2a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008e1e:	4b33      	ldr	r3, [pc, #204]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	4a32      	ldr	r2, [pc, #200]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008e24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e28:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8008ee8 <HAL_RCC_ClockConfig+0x260>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 030f 	and.w	r3, r3, #15
 8008e32:	683a      	ldr	r2, [r7, #0]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d21d      	bcs.n	8008e74 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e38:	4b2b      	ldr	r3, [pc, #172]	@ (8008ee8 <HAL_RCC_ClockConfig+0x260>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f023 020f 	bic.w	r2, r3, #15
 8008e40:	4929      	ldr	r1, [pc, #164]	@ (8008ee8 <HAL_RCC_ClockConfig+0x260>)
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	4313      	orrs	r3, r2
 8008e46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008e48:	f7fd fdbc 	bl	80069c4 <HAL_GetTick>
 8008e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e4e:	e00a      	b.n	8008e66 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e50:	f7fd fdb8 	bl	80069c4 <HAL_GetTick>
 8008e54:	4602      	mov	r2, r0
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	1ad3      	subs	r3, r2, r3
 8008e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d901      	bls.n	8008e66 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008e62:	2303      	movs	r3, #3
 8008e64:	e03b      	b.n	8008ede <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e66:	4b20      	ldr	r3, [pc, #128]	@ (8008ee8 <HAL_RCC_ClockConfig+0x260>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 030f 	and.w	r3, r3, #15
 8008e6e:	683a      	ldr	r2, [r7, #0]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d1ed      	bne.n	8008e50 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f003 0304 	and.w	r3, r3, #4
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d008      	beq.n	8008e92 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008e80:	4b1a      	ldr	r3, [pc, #104]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	68db      	ldr	r3, [r3, #12]
 8008e8c:	4917      	ldr	r1, [pc, #92]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f003 0308 	and.w	r3, r3, #8
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d009      	beq.n	8008eb2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008e9e:	4b13      	ldr	r3, [pc, #76]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	00db      	lsls	r3, r3, #3
 8008eac:	490f      	ldr	r1, [pc, #60]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008eb2:	f000 f825 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8008eec <HAL_RCC_ClockConfig+0x264>)
 8008eba:	689b      	ldr	r3, [r3, #8]
 8008ebc:	091b      	lsrs	r3, r3, #4
 8008ebe:	f003 030f 	and.w	r3, r3, #15
 8008ec2:	490c      	ldr	r1, [pc, #48]	@ (8008ef4 <HAL_RCC_ClockConfig+0x26c>)
 8008ec4:	5ccb      	ldrb	r3, [r1, r3]
 8008ec6:	f003 031f 	and.w	r3, r3, #31
 8008eca:	fa22 f303 	lsr.w	r3, r2, r3
 8008ece:	4a0a      	ldr	r2, [pc, #40]	@ (8008ef8 <HAL_RCC_ClockConfig+0x270>)
 8008ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8008efc <HAL_RCC_ClockConfig+0x274>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f7fd fd28 	bl	800692c <HAL_InitTick>
 8008edc:	4603      	mov	r3, r0
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3718      	adds	r7, #24
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	40022000 	.word	0x40022000
 8008eec:	40021000 	.word	0x40021000
 8008ef0:	04c4b400 	.word	0x04c4b400
 8008ef4:	08010d38 	.word	0x08010d38
 8008ef8:	20000060 	.word	0x20000060
 8008efc:	20000064 	.word	0x20000064

08008f00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b087      	sub	sp, #28
 8008f04:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008f06:	4b2c      	ldr	r3, [pc, #176]	@ (8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f08:	689b      	ldr	r3, [r3, #8]
 8008f0a:	f003 030c 	and.w	r3, r3, #12
 8008f0e:	2b04      	cmp	r3, #4
 8008f10:	d102      	bne.n	8008f18 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008f12:	4b2a      	ldr	r3, [pc, #168]	@ (8008fbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8008f14:	613b      	str	r3, [r7, #16]
 8008f16:	e047      	b.n	8008fa8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008f18:	4b27      	ldr	r3, [pc, #156]	@ (8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	f003 030c 	and.w	r3, r3, #12
 8008f20:	2b08      	cmp	r3, #8
 8008f22:	d102      	bne.n	8008f2a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008f24:	4b26      	ldr	r3, [pc, #152]	@ (8008fc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008f26:	613b      	str	r3, [r7, #16]
 8008f28:	e03e      	b.n	8008fa8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008f2a:	4b23      	ldr	r3, [pc, #140]	@ (8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f2c:	689b      	ldr	r3, [r3, #8]
 8008f2e:	f003 030c 	and.w	r3, r3, #12
 8008f32:	2b0c      	cmp	r3, #12
 8008f34:	d136      	bne.n	8008fa4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008f36:	4b20      	ldr	r3, [pc, #128]	@ (8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	f003 0303 	and.w	r3, r3, #3
 8008f3e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008f40:	4b1d      	ldr	r3, [pc, #116]	@ (8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	091b      	lsrs	r3, r3, #4
 8008f46:	f003 030f 	and.w	r3, r3, #15
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2b03      	cmp	r3, #3
 8008f52:	d10c      	bne.n	8008f6e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f54:	4a1a      	ldr	r2, [pc, #104]	@ (8008fc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f5c:	4a16      	ldr	r2, [pc, #88]	@ (8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f5e:	68d2      	ldr	r2, [r2, #12]
 8008f60:	0a12      	lsrs	r2, r2, #8
 8008f62:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f66:	fb02 f303 	mul.w	r3, r2, r3
 8008f6a:	617b      	str	r3, [r7, #20]
      break;
 8008f6c:	e00c      	b.n	8008f88 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f6e:	4a13      	ldr	r2, [pc, #76]	@ (8008fbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f76:	4a10      	ldr	r2, [pc, #64]	@ (8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f78:	68d2      	ldr	r2, [r2, #12]
 8008f7a:	0a12      	lsrs	r2, r2, #8
 8008f7c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f80:	fb02 f303 	mul.w	r3, r2, r3
 8008f84:	617b      	str	r3, [r7, #20]
      break;
 8008f86:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008f88:	4b0b      	ldr	r3, [pc, #44]	@ (8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f8a:	68db      	ldr	r3, [r3, #12]
 8008f8c:	0e5b      	lsrs	r3, r3, #25
 8008f8e:	f003 0303 	and.w	r3, r3, #3
 8008f92:	3301      	adds	r3, #1
 8008f94:	005b      	lsls	r3, r3, #1
 8008f96:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa0:	613b      	str	r3, [r7, #16]
 8008fa2:	e001      	b.n	8008fa8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008fa8:	693b      	ldr	r3, [r7, #16]
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	371c      	adds	r7, #28
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr
 8008fb6:	bf00      	nop
 8008fb8:	40021000 	.word	0x40021000
 8008fbc:	00f42400 	.word	0x00f42400
 8008fc0:	007a1200 	.word	0x007a1200

08008fc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008fc8:	4b03      	ldr	r3, [pc, #12]	@ (8008fd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8008fca:	681b      	ldr	r3, [r3, #0]
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd4:	4770      	bx	lr
 8008fd6:	bf00      	nop
 8008fd8:	20000060 	.word	0x20000060

08008fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008fe0:	f7ff fff0 	bl	8008fc4 <HAL_RCC_GetHCLKFreq>
 8008fe4:	4602      	mov	r2, r0
 8008fe6:	4b06      	ldr	r3, [pc, #24]	@ (8009000 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	0a1b      	lsrs	r3, r3, #8
 8008fec:	f003 0307 	and.w	r3, r3, #7
 8008ff0:	4904      	ldr	r1, [pc, #16]	@ (8009004 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008ff2:	5ccb      	ldrb	r3, [r1, r3]
 8008ff4:	f003 031f 	and.w	r3, r3, #31
 8008ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	40021000 	.word	0x40021000
 8009004:	08010d48 	.word	0x08010d48

08009008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800900c:	f7ff ffda 	bl	8008fc4 <HAL_RCC_GetHCLKFreq>
 8009010:	4602      	mov	r2, r0
 8009012:	4b06      	ldr	r3, [pc, #24]	@ (800902c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	0adb      	lsrs	r3, r3, #11
 8009018:	f003 0307 	and.w	r3, r3, #7
 800901c:	4904      	ldr	r1, [pc, #16]	@ (8009030 <HAL_RCC_GetPCLK2Freq+0x28>)
 800901e:	5ccb      	ldrb	r3, [r1, r3]
 8009020:	f003 031f 	and.w	r3, r3, #31
 8009024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009028:	4618      	mov	r0, r3
 800902a:	bd80      	pop	{r7, pc}
 800902c:	40021000 	.word	0x40021000
 8009030:	08010d48 	.word	0x08010d48

08009034 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009034:	b480      	push	{r7}
 8009036:	b087      	sub	sp, #28
 8009038:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800903a:	4b1e      	ldr	r3, [pc, #120]	@ (80090b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	f003 0303 	and.w	r3, r3, #3
 8009042:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009044:	4b1b      	ldr	r3, [pc, #108]	@ (80090b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	091b      	lsrs	r3, r3, #4
 800904a:	f003 030f 	and.w	r3, r3, #15
 800904e:	3301      	adds	r3, #1
 8009050:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	2b03      	cmp	r3, #3
 8009056:	d10c      	bne.n	8009072 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009058:	4a17      	ldr	r2, [pc, #92]	@ (80090b8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009060:	4a14      	ldr	r2, [pc, #80]	@ (80090b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009062:	68d2      	ldr	r2, [r2, #12]
 8009064:	0a12      	lsrs	r2, r2, #8
 8009066:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800906a:	fb02 f303 	mul.w	r3, r2, r3
 800906e:	617b      	str	r3, [r7, #20]
    break;
 8009070:	e00c      	b.n	800908c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009072:	4a12      	ldr	r2, [pc, #72]	@ (80090bc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	fbb2 f3f3 	udiv	r3, r2, r3
 800907a:	4a0e      	ldr	r2, [pc, #56]	@ (80090b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800907c:	68d2      	ldr	r2, [r2, #12]
 800907e:	0a12      	lsrs	r2, r2, #8
 8009080:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009084:	fb02 f303 	mul.w	r3, r2, r3
 8009088:	617b      	str	r3, [r7, #20]
    break;
 800908a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800908c:	4b09      	ldr	r3, [pc, #36]	@ (80090b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800908e:	68db      	ldr	r3, [r3, #12]
 8009090:	0e5b      	lsrs	r3, r3, #25
 8009092:	f003 0303 	and.w	r3, r3, #3
 8009096:	3301      	adds	r3, #1
 8009098:	005b      	lsls	r3, r3, #1
 800909a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800909c:	697a      	ldr	r2, [r7, #20]
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80090a4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80090a6:	687b      	ldr	r3, [r7, #4]
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	371c      	adds	r7, #28
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr
 80090b4:	40021000 	.word	0x40021000
 80090b8:	007a1200 	.word	0x007a1200
 80090bc:	00f42400 	.word	0x00f42400

080090c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b086      	sub	sp, #24
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80090c8:	2300      	movs	r3, #0
 80090ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80090cc:	2300      	movs	r3, #0
 80090ce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80090d8:	2b00      	cmp	r3, #0
 80090da:	f000 8098 	beq.w	800920e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80090de:	2300      	movs	r3, #0
 80090e0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80090e2:	4b43      	ldr	r3, [pc, #268]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d10d      	bne.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80090ee:	4b40      	ldr	r3, [pc, #256]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090f2:	4a3f      	ldr	r2, [pc, #252]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80090fa:	4b3d      	ldr	r3, [pc, #244]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80090fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009102:	60bb      	str	r3, [r7, #8]
 8009104:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009106:	2301      	movs	r3, #1
 8009108:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800910a:	4b3a      	ldr	r3, [pc, #232]	@ (80091f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a39      	ldr	r2, [pc, #228]	@ (80091f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009110:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009114:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009116:	f7fd fc55 	bl	80069c4 <HAL_GetTick>
 800911a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800911c:	e009      	b.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800911e:	f7fd fc51 	bl	80069c4 <HAL_GetTick>
 8009122:	4602      	mov	r2, r0
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	1ad3      	subs	r3, r2, r3
 8009128:	2b02      	cmp	r3, #2
 800912a:	d902      	bls.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800912c:	2303      	movs	r3, #3
 800912e:	74fb      	strb	r3, [r7, #19]
        break;
 8009130:	e005      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009132:	4b30      	ldr	r3, [pc, #192]	@ (80091f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800913a:	2b00      	cmp	r3, #0
 800913c:	d0ef      	beq.n	800911e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800913e:	7cfb      	ldrb	r3, [r7, #19]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d159      	bne.n	80091f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009144:	4b2a      	ldr	r3, [pc, #168]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800914a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800914e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d01e      	beq.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915a:	697a      	ldr	r2, [r7, #20]
 800915c:	429a      	cmp	r2, r3
 800915e:	d019      	beq.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009160:	4b23      	ldr	r3, [pc, #140]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009166:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800916a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800916c:	4b20      	ldr	r3, [pc, #128]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800916e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009172:	4a1f      	ldr	r2, [pc, #124]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009174:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009178:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800917c:	4b1c      	ldr	r3, [pc, #112]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800917e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009182:	4a1b      	ldr	r2, [pc, #108]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009184:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800918c:	4a18      	ldr	r2, [pc, #96]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	f003 0301 	and.w	r3, r3, #1
 800919a:	2b00      	cmp	r3, #0
 800919c:	d016      	beq.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800919e:	f7fd fc11 	bl	80069c4 <HAL_GetTick>
 80091a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091a4:	e00b      	b.n	80091be <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091a6:	f7fd fc0d 	bl	80069c4 <HAL_GetTick>
 80091aa:	4602      	mov	r2, r0
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	1ad3      	subs	r3, r2, r3
 80091b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d902      	bls.n	80091be <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	74fb      	strb	r3, [r7, #19]
            break;
 80091bc:	e006      	b.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091be:	4b0c      	ldr	r3, [pc, #48]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80091c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091c4:	f003 0302 	and.w	r3, r3, #2
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d0ec      	beq.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80091cc:	7cfb      	ldrb	r3, [r7, #19]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10b      	bne.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80091d2:	4b07      	ldr	r3, [pc, #28]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80091d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e0:	4903      	ldr	r1, [pc, #12]	@ (80091f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80091e2:	4313      	orrs	r3, r2
 80091e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80091e8:	e008      	b.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80091ea:	7cfb      	ldrb	r3, [r7, #19]
 80091ec:	74bb      	strb	r3, [r7, #18]
 80091ee:	e005      	b.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80091f0:	40021000 	.word	0x40021000
 80091f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091f8:	7cfb      	ldrb	r3, [r7, #19]
 80091fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80091fc:	7c7b      	ldrb	r3, [r7, #17]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d105      	bne.n	800920e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009202:	4ba6      	ldr	r3, [pc, #664]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009206:	4aa5      	ldr	r2, [pc, #660]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009208:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800920c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f003 0301 	and.w	r3, r3, #1
 8009216:	2b00      	cmp	r3, #0
 8009218:	d00a      	beq.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800921a:	4ba0      	ldr	r3, [pc, #640]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800921c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009220:	f023 0203 	bic.w	r2, r3, #3
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	499c      	ldr	r1, [pc, #624]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800922a:	4313      	orrs	r3, r2
 800922c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f003 0302 	and.w	r3, r3, #2
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00a      	beq.n	8009252 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800923c:	4b97      	ldr	r3, [pc, #604]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800923e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009242:	f023 020c 	bic.w	r2, r3, #12
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	4994      	ldr	r1, [pc, #592]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800924c:	4313      	orrs	r3, r2
 800924e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 0304 	and.w	r3, r3, #4
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00a      	beq.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800925e:	4b8f      	ldr	r3, [pc, #572]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009264:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	68db      	ldr	r3, [r3, #12]
 800926c:	498b      	ldr	r1, [pc, #556]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800926e:	4313      	orrs	r3, r2
 8009270:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 0308 	and.w	r3, r3, #8
 800927c:	2b00      	cmp	r3, #0
 800927e:	d00a      	beq.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009280:	4b86      	ldr	r3, [pc, #536]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009286:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	4983      	ldr	r1, [pc, #524]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009290:	4313      	orrs	r3, r2
 8009292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 0320 	and.w	r3, r3, #32
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d00a      	beq.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092a2:	4b7e      	ldr	r3, [pc, #504]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092a8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	695b      	ldr	r3, [r3, #20]
 80092b0:	497a      	ldr	r1, [pc, #488]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092b2:	4313      	orrs	r3, r2
 80092b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d00a      	beq.n	80092da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80092c4:	4b75      	ldr	r3, [pc, #468]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	699b      	ldr	r3, [r3, #24]
 80092d2:	4972      	ldr	r1, [pc, #456]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092d4:	4313      	orrs	r3, r2
 80092d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d00a      	beq.n	80092fc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80092e6:	4b6d      	ldr	r3, [pc, #436]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	69db      	ldr	r3, [r3, #28]
 80092f4:	4969      	ldr	r1, [pc, #420]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092f6:	4313      	orrs	r3, r2
 80092f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009304:	2b00      	cmp	r3, #0
 8009306:	d00a      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009308:	4b64      	ldr	r3, [pc, #400]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800930a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800930e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6a1b      	ldr	r3, [r3, #32]
 8009316:	4961      	ldr	r1, [pc, #388]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009318:	4313      	orrs	r3, r2
 800931a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009326:	2b00      	cmp	r3, #0
 8009328:	d00a      	beq.n	8009340 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800932a:	4b5c      	ldr	r3, [pc, #368]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800932c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009330:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009338:	4958      	ldr	r1, [pc, #352]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800933a:	4313      	orrs	r3, r2
 800933c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009348:	2b00      	cmp	r3, #0
 800934a:	d015      	beq.n	8009378 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800934c:	4b53      	ldr	r3, [pc, #332]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800934e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009352:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800935a:	4950      	ldr	r1, [pc, #320]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800935c:	4313      	orrs	r3, r2
 800935e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009366:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800936a:	d105      	bne.n	8009378 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800936c:	4b4b      	ldr	r3, [pc, #300]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	4a4a      	ldr	r2, [pc, #296]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009372:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009376:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009380:	2b00      	cmp	r3, #0
 8009382:	d015      	beq.n	80093b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009384:	4b45      	ldr	r3, [pc, #276]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800938a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009392:	4942      	ldr	r1, [pc, #264]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009394:	4313      	orrs	r3, r2
 8009396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80093a2:	d105      	bne.n	80093b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80093a4:	4b3d      	ldr	r3, [pc, #244]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	4a3c      	ldr	r2, [pc, #240]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093ae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d015      	beq.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80093bc:	4b37      	ldr	r3, [pc, #220]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093ca:	4934      	ldr	r1, [pc, #208]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093cc:	4313      	orrs	r3, r2
 80093ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80093da:	d105      	bne.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80093dc:	4b2f      	ldr	r3, [pc, #188]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093de:	68db      	ldr	r3, [r3, #12]
 80093e0:	4a2e      	ldr	r2, [pc, #184]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093e6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d015      	beq.n	8009420 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80093f4:	4b29      	ldr	r3, [pc, #164]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80093f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009402:	4926      	ldr	r1, [pc, #152]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009404:	4313      	orrs	r3, r2
 8009406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800940e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009412:	d105      	bne.n	8009420 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009414:	4b21      	ldr	r3, [pc, #132]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	4a20      	ldr	r2, [pc, #128]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800941a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800941e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009428:	2b00      	cmp	r3, #0
 800942a:	d015      	beq.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800942c:	4b1b      	ldr	r3, [pc, #108]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800942e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009432:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800943a:	4918      	ldr	r1, [pc, #96]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800943c:	4313      	orrs	r3, r2
 800943e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009446:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800944a:	d105      	bne.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800944c:	4b13      	ldr	r3, [pc, #76]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	4a12      	ldr	r2, [pc, #72]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009456:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009460:	2b00      	cmp	r3, #0
 8009462:	d015      	beq.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009464:	4b0d      	ldr	r3, [pc, #52]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800946a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009472:	490a      	ldr	r1, [pc, #40]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009474:	4313      	orrs	r3, r2
 8009476:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800947e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009482:	d105      	bne.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009484:	4b05      	ldr	r3, [pc, #20]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009486:	68db      	ldr	r3, [r3, #12]
 8009488:	4a04      	ldr	r2, [pc, #16]	@ (800949c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800948a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800948e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009490:	7cbb      	ldrb	r3, [r7, #18]
}
 8009492:	4618      	mov	r0, r3
 8009494:	3718      	adds	r7, #24
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	40021000 	.word	0x40021000

080094a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b084      	sub	sp, #16
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d101      	bne.n	80094b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	e09d      	b.n	80095ee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d108      	bne.n	80094cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80094c2:	d009      	beq.n	80094d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2200      	movs	r2, #0
 80094c8:	61da      	str	r2, [r3, #28]
 80094ca:	e005      	b.n	80094d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d106      	bne.n	80094f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f7fc fcfa 	bl	8005eec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2202      	movs	r2, #2
 80094fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800950e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	68db      	ldr	r3, [r3, #12]
 8009514:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009518:	d902      	bls.n	8009520 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800951a:	2300      	movs	r3, #0
 800951c:	60fb      	str	r3, [r7, #12]
 800951e:	e002      	b.n	8009526 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009520:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009524:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800952e:	d007      	beq.n	8009540 <HAL_SPI_Init+0xa0>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009538:	d002      	beq.n	8009540 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	685b      	ldr	r3, [r3, #4]
 8009544:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009550:	431a      	orrs	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	691b      	ldr	r3, [r3, #16]
 8009556:	f003 0302 	and.w	r3, r3, #2
 800955a:	431a      	orrs	r2, r3
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	695b      	ldr	r3, [r3, #20]
 8009560:	f003 0301 	and.w	r3, r3, #1
 8009564:	431a      	orrs	r2, r3
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	699b      	ldr	r3, [r3, #24]
 800956a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800956e:	431a      	orrs	r2, r3
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	69db      	ldr	r3, [r3, #28]
 8009574:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009578:	431a      	orrs	r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6a1b      	ldr	r3, [r3, #32]
 800957e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009582:	ea42 0103 	orr.w	r1, r2, r3
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800958a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	430a      	orrs	r2, r1
 8009594:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	699b      	ldr	r3, [r3, #24]
 800959a:	0c1b      	lsrs	r3, r3, #16
 800959c:	f003 0204 	and.w	r2, r3, #4
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095a4:	f003 0310 	and.w	r3, r3, #16
 80095a8:	431a      	orrs	r2, r3
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ae:	f003 0308 	and.w	r3, r3, #8
 80095b2:	431a      	orrs	r2, r3
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80095bc:	ea42 0103 	orr.w	r1, r2, r3
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	430a      	orrs	r2, r1
 80095cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	69da      	ldr	r2, [r3, #28]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80095dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2200      	movs	r2, #0
 80095e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2201      	movs	r2, #1
 80095e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80095ec:	2300      	movs	r3, #0
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b082      	sub	sp, #8
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d101      	bne.n	8009608 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	e049      	b.n	800969c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b00      	cmp	r3, #0
 8009612:	d106      	bne.n	8009622 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f7fc fefb 	bl	8006418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2202      	movs	r2, #2
 8009626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	3304      	adds	r3, #4
 8009632:	4619      	mov	r1, r3
 8009634:	4610      	mov	r0, r2
 8009636:	f000 faa5 	bl	8009b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2201      	movs	r2, #1
 800963e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2201      	movs	r2, #1
 8009646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2201      	movs	r2, #1
 800964e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2201      	movs	r2, #1
 8009656:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2201      	movs	r2, #1
 800965e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2201      	movs	r2, #1
 8009666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2201      	movs	r2, #1
 800966e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2201      	movs	r2, #1
 8009676:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2201      	movs	r2, #1
 8009686:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3708      	adds	r7, #8
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b082      	sub	sp, #8
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d101      	bne.n	80096b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	e049      	b.n	800974a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096bc:	b2db      	uxtb	r3, r3
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d106      	bne.n	80096d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2200      	movs	r2, #0
 80096c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 f841 	bl	8009752 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2202      	movs	r2, #2
 80096d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	3304      	adds	r3, #4
 80096e0:	4619      	mov	r1, r3
 80096e2:	4610      	mov	r0, r2
 80096e4:	f000 fa4e 	bl	8009b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2201      	movs	r2, #1
 80096ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2201      	movs	r2, #1
 80096f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2201      	movs	r2, #1
 80096fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2201      	movs	r2, #1
 8009704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2201      	movs	r2, #1
 800970c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2201      	movs	r2, #1
 8009714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2201      	movs	r2, #1
 800971c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2201      	movs	r2, #1
 8009724:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2201      	movs	r2, #1
 800972c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2201      	movs	r2, #1
 8009734:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2201      	movs	r2, #1
 8009744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009748:	2300      	movs	r3, #0
}
 800974a:	4618      	mov	r0, r3
 800974c:	3708      	adds	r7, #8
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}

08009752 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009752:	b480      	push	{r7}
 8009754:	b083      	sub	sp, #12
 8009756:	af00      	add	r7, sp, #0
 8009758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800975a:	bf00      	nop
 800975c:	370c      	adds	r7, #12
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr
	...

08009768 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b086      	sub	sp, #24
 800976c:	af00      	add	r7, sp, #0
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	60b9      	str	r1, [r7, #8]
 8009772:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009774:	2300      	movs	r3, #0
 8009776:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800977e:	2b01      	cmp	r3, #1
 8009780:	d101      	bne.n	8009786 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009782:	2302      	movs	r3, #2
 8009784:	e0ff      	b.n	8009986 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2201      	movs	r2, #1
 800978a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2b14      	cmp	r3, #20
 8009792:	f200 80f0 	bhi.w	8009976 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009796:	a201      	add	r2, pc, #4	@ (adr r2, 800979c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800979c:	080097f1 	.word	0x080097f1
 80097a0:	08009977 	.word	0x08009977
 80097a4:	08009977 	.word	0x08009977
 80097a8:	08009977 	.word	0x08009977
 80097ac:	08009831 	.word	0x08009831
 80097b0:	08009977 	.word	0x08009977
 80097b4:	08009977 	.word	0x08009977
 80097b8:	08009977 	.word	0x08009977
 80097bc:	08009873 	.word	0x08009873
 80097c0:	08009977 	.word	0x08009977
 80097c4:	08009977 	.word	0x08009977
 80097c8:	08009977 	.word	0x08009977
 80097cc:	080098b3 	.word	0x080098b3
 80097d0:	08009977 	.word	0x08009977
 80097d4:	08009977 	.word	0x08009977
 80097d8:	08009977 	.word	0x08009977
 80097dc:	080098f5 	.word	0x080098f5
 80097e0:	08009977 	.word	0x08009977
 80097e4:	08009977 	.word	0x08009977
 80097e8:	08009977 	.word	0x08009977
 80097ec:	08009935 	.word	0x08009935
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	68b9      	ldr	r1, [r7, #8]
 80097f6:	4618      	mov	r0, r3
 80097f8:	f000 fa60 	bl	8009cbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	699a      	ldr	r2, [r3, #24]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f042 0208 	orr.w	r2, r2, #8
 800980a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	699a      	ldr	r2, [r3, #24]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f022 0204 	bic.w	r2, r2, #4
 800981a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	6999      	ldr	r1, [r3, #24]
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	691a      	ldr	r2, [r3, #16]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	430a      	orrs	r2, r1
 800982c:	619a      	str	r2, [r3, #24]
      break;
 800982e:	e0a5      	b.n	800997c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	68b9      	ldr	r1, [r7, #8]
 8009836:	4618      	mov	r0, r3
 8009838:	f000 fad0 	bl	8009ddc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	699a      	ldr	r2, [r3, #24]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800984a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	699a      	ldr	r2, [r3, #24]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800985a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	6999      	ldr	r1, [r3, #24]
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	691b      	ldr	r3, [r3, #16]
 8009866:	021a      	lsls	r2, r3, #8
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	430a      	orrs	r2, r1
 800986e:	619a      	str	r2, [r3, #24]
      break;
 8009870:	e084      	b.n	800997c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	68b9      	ldr	r1, [r7, #8]
 8009878:	4618      	mov	r0, r3
 800987a:	f000 fb39 	bl	8009ef0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	69da      	ldr	r2, [r3, #28]
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f042 0208 	orr.w	r2, r2, #8
 800988c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	69da      	ldr	r2, [r3, #28]
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f022 0204 	bic.w	r2, r2, #4
 800989c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	69d9      	ldr	r1, [r3, #28]
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	691a      	ldr	r2, [r3, #16]
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	430a      	orrs	r2, r1
 80098ae:	61da      	str	r2, [r3, #28]
      break;
 80098b0:	e064      	b.n	800997c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	68b9      	ldr	r1, [r7, #8]
 80098b8:	4618      	mov	r0, r3
 80098ba:	f000 fba1 	bl	800a000 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	69da      	ldr	r2, [r3, #28]
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80098cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	69da      	ldr	r2, [r3, #28]
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80098dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	69d9      	ldr	r1, [r3, #28]
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	021a      	lsls	r2, r3, #8
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	430a      	orrs	r2, r1
 80098f0:	61da      	str	r2, [r3, #28]
      break;
 80098f2:	e043      	b.n	800997c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	68b9      	ldr	r1, [r7, #8]
 80098fa:	4618      	mov	r0, r3
 80098fc:	f000 fc0a 	bl	800a114 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f042 0208 	orr.w	r2, r2, #8
 800990e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f022 0204 	bic.w	r2, r2, #4
 800991e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	691a      	ldr	r2, [r3, #16]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	430a      	orrs	r2, r1
 8009930:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009932:	e023      	b.n	800997c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	68b9      	ldr	r1, [r7, #8]
 800993a:	4618      	mov	r0, r3
 800993c:	f000 fc4e 	bl	800a1dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800994e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800995e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	691b      	ldr	r3, [r3, #16]
 800996a:	021a      	lsls	r2, r3, #8
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	430a      	orrs	r2, r1
 8009972:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009974:	e002      	b.n	800997c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	75fb      	strb	r3, [r7, #23]
      break;
 800997a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2200      	movs	r2, #0
 8009980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009984:	7dfb      	ldrb	r3, [r7, #23]
}
 8009986:	4618      	mov	r0, r3
 8009988:	3718      	adds	r7, #24
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop

08009990 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800999a:	2300      	movs	r3, #0
 800999c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d101      	bne.n	80099ac <HAL_TIM_ConfigClockSource+0x1c>
 80099a8:	2302      	movs	r3, #2
 80099aa:	e0de      	b.n	8009b6a <HAL_TIM_ConfigClockSource+0x1da>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2201      	movs	r2, #1
 80099b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2202      	movs	r2, #2
 80099b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	689b      	ldr	r3, [r3, #8]
 80099c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80099ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80099ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80099d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	68ba      	ldr	r2, [r7, #8]
 80099de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	4a63      	ldr	r2, [pc, #396]	@ (8009b74 <HAL_TIM_ConfigClockSource+0x1e4>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	f000 80a9 	beq.w	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 80099ec:	4a61      	ldr	r2, [pc, #388]	@ (8009b74 <HAL_TIM_ConfigClockSource+0x1e4>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	f200 80ae 	bhi.w	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 80099f4:	4a60      	ldr	r2, [pc, #384]	@ (8009b78 <HAL_TIM_ConfigClockSource+0x1e8>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	f000 80a1 	beq.w	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 80099fc:	4a5e      	ldr	r2, [pc, #376]	@ (8009b78 <HAL_TIM_ConfigClockSource+0x1e8>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	f200 80a6 	bhi.w	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a04:	4a5d      	ldr	r2, [pc, #372]	@ (8009b7c <HAL_TIM_ConfigClockSource+0x1ec>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	f000 8099 	beq.w	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 8009a0c:	4a5b      	ldr	r2, [pc, #364]	@ (8009b7c <HAL_TIM_ConfigClockSource+0x1ec>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	f200 809e 	bhi.w	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a14:	4a5a      	ldr	r2, [pc, #360]	@ (8009b80 <HAL_TIM_ConfigClockSource+0x1f0>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	f000 8091 	beq.w	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 8009a1c:	4a58      	ldr	r2, [pc, #352]	@ (8009b80 <HAL_TIM_ConfigClockSource+0x1f0>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	f200 8096 	bhi.w	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a24:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009a28:	f000 8089 	beq.w	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 8009a2c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009a30:	f200 808e 	bhi.w	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a38:	d03e      	beq.n	8009ab8 <HAL_TIM_ConfigClockSource+0x128>
 8009a3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a3e:	f200 8087 	bhi.w	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a46:	f000 8086 	beq.w	8009b56 <HAL_TIM_ConfigClockSource+0x1c6>
 8009a4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a4e:	d87f      	bhi.n	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a50:	2b70      	cmp	r3, #112	@ 0x70
 8009a52:	d01a      	beq.n	8009a8a <HAL_TIM_ConfigClockSource+0xfa>
 8009a54:	2b70      	cmp	r3, #112	@ 0x70
 8009a56:	d87b      	bhi.n	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a58:	2b60      	cmp	r3, #96	@ 0x60
 8009a5a:	d050      	beq.n	8009afe <HAL_TIM_ConfigClockSource+0x16e>
 8009a5c:	2b60      	cmp	r3, #96	@ 0x60
 8009a5e:	d877      	bhi.n	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a60:	2b50      	cmp	r3, #80	@ 0x50
 8009a62:	d03c      	beq.n	8009ade <HAL_TIM_ConfigClockSource+0x14e>
 8009a64:	2b50      	cmp	r3, #80	@ 0x50
 8009a66:	d873      	bhi.n	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a68:	2b40      	cmp	r3, #64	@ 0x40
 8009a6a:	d058      	beq.n	8009b1e <HAL_TIM_ConfigClockSource+0x18e>
 8009a6c:	2b40      	cmp	r3, #64	@ 0x40
 8009a6e:	d86f      	bhi.n	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a70:	2b30      	cmp	r3, #48	@ 0x30
 8009a72:	d064      	beq.n	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 8009a74:	2b30      	cmp	r3, #48	@ 0x30
 8009a76:	d86b      	bhi.n	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a78:	2b20      	cmp	r3, #32
 8009a7a:	d060      	beq.n	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 8009a7c:	2b20      	cmp	r3, #32
 8009a7e:	d867      	bhi.n	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d05c      	beq.n	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 8009a84:	2b10      	cmp	r3, #16
 8009a86:	d05a      	beq.n	8009b3e <HAL_TIM_ConfigClockSource+0x1ae>
 8009a88:	e062      	b.n	8009b50 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009a9a:	f000 fc81 	bl	800a3a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009aac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	68ba      	ldr	r2, [r7, #8]
 8009ab4:	609a      	str	r2, [r3, #8]
      break;
 8009ab6:	e04f      	b.n	8009b58 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009ac8:	f000 fc6a 	bl	800a3a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	689a      	ldr	r2, [r3, #8]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009ada:	609a      	str	r2, [r3, #8]
      break;
 8009adc:	e03c      	b.n	8009b58 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009aea:	461a      	mov	r2, r3
 8009aec:	f000 fbdc 	bl	800a2a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2150      	movs	r1, #80	@ 0x50
 8009af6:	4618      	mov	r0, r3
 8009af8:	f000 fc35 	bl	800a366 <TIM_ITRx_SetConfig>
      break;
 8009afc:	e02c      	b.n	8009b58 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	f000 fbfb 	bl	800a306 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2160      	movs	r1, #96	@ 0x60
 8009b16:	4618      	mov	r0, r3
 8009b18:	f000 fc25 	bl	800a366 <TIM_ITRx_SetConfig>
      break;
 8009b1c:	e01c      	b.n	8009b58 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	f000 fbbc 	bl	800a2a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2140      	movs	r1, #64	@ 0x40
 8009b36:	4618      	mov	r0, r3
 8009b38:	f000 fc15 	bl	800a366 <TIM_ITRx_SetConfig>
      break;
 8009b3c:	e00c      	b.n	8009b58 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681a      	ldr	r2, [r3, #0]
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	4619      	mov	r1, r3
 8009b48:	4610      	mov	r0, r2
 8009b4a:	f000 fc0c 	bl	800a366 <TIM_ITRx_SetConfig>
      break;
 8009b4e:	e003      	b.n	8009b58 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8009b50:	2301      	movs	r3, #1
 8009b52:	73fb      	strb	r3, [r7, #15]
      break;
 8009b54:	e000      	b.n	8009b58 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8009b56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3710      	adds	r7, #16
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	00100070 	.word	0x00100070
 8009b78:	00100040 	.word	0x00100040
 8009b7c:	00100030 	.word	0x00100030
 8009b80:	00100020 	.word	0x00100020

08009b84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b085      	sub	sp, #20
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
 8009b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	4a42      	ldr	r2, [pc, #264]	@ (8009ca0 <TIM_Base_SetConfig+0x11c>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d00f      	beq.n	8009bbc <TIM_Base_SetConfig+0x38>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ba2:	d00b      	beq.n	8009bbc <TIM_Base_SetConfig+0x38>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	4a3f      	ldr	r2, [pc, #252]	@ (8009ca4 <TIM_Base_SetConfig+0x120>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d007      	beq.n	8009bbc <TIM_Base_SetConfig+0x38>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	4a3e      	ldr	r2, [pc, #248]	@ (8009ca8 <TIM_Base_SetConfig+0x124>)
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d003      	beq.n	8009bbc <TIM_Base_SetConfig+0x38>
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	4a3d      	ldr	r2, [pc, #244]	@ (8009cac <TIM_Base_SetConfig+0x128>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d108      	bne.n	8009bce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	4a33      	ldr	r2, [pc, #204]	@ (8009ca0 <TIM_Base_SetConfig+0x11c>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d01b      	beq.n	8009c0e <TIM_Base_SetConfig+0x8a>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bdc:	d017      	beq.n	8009c0e <TIM_Base_SetConfig+0x8a>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	4a30      	ldr	r2, [pc, #192]	@ (8009ca4 <TIM_Base_SetConfig+0x120>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d013      	beq.n	8009c0e <TIM_Base_SetConfig+0x8a>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	4a2f      	ldr	r2, [pc, #188]	@ (8009ca8 <TIM_Base_SetConfig+0x124>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d00f      	beq.n	8009c0e <TIM_Base_SetConfig+0x8a>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	4a2e      	ldr	r2, [pc, #184]	@ (8009cac <TIM_Base_SetConfig+0x128>)
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d00b      	beq.n	8009c0e <TIM_Base_SetConfig+0x8a>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	4a2d      	ldr	r2, [pc, #180]	@ (8009cb0 <TIM_Base_SetConfig+0x12c>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d007      	beq.n	8009c0e <TIM_Base_SetConfig+0x8a>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	4a2c      	ldr	r2, [pc, #176]	@ (8009cb4 <TIM_Base_SetConfig+0x130>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d003      	beq.n	8009c0e <TIM_Base_SetConfig+0x8a>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	4a2b      	ldr	r2, [pc, #172]	@ (8009cb8 <TIM_Base_SetConfig+0x134>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d108      	bne.n	8009c20 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	68db      	ldr	r3, [r3, #12]
 8009c1a:	68fa      	ldr	r2, [r7, #12]
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	695b      	ldr	r3, [r3, #20]
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	68fa      	ldr	r2, [r7, #12]
 8009c32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	689a      	ldr	r2, [r3, #8]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	4a16      	ldr	r2, [pc, #88]	@ (8009ca0 <TIM_Base_SetConfig+0x11c>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d00f      	beq.n	8009c6c <TIM_Base_SetConfig+0xe8>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	4a17      	ldr	r2, [pc, #92]	@ (8009cac <TIM_Base_SetConfig+0x128>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d00b      	beq.n	8009c6c <TIM_Base_SetConfig+0xe8>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	4a16      	ldr	r2, [pc, #88]	@ (8009cb0 <TIM_Base_SetConfig+0x12c>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d007      	beq.n	8009c6c <TIM_Base_SetConfig+0xe8>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	4a15      	ldr	r2, [pc, #84]	@ (8009cb4 <TIM_Base_SetConfig+0x130>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d003      	beq.n	8009c6c <TIM_Base_SetConfig+0xe8>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	4a14      	ldr	r2, [pc, #80]	@ (8009cb8 <TIM_Base_SetConfig+0x134>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d103      	bne.n	8009c74 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	691a      	ldr	r2, [r3, #16]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	691b      	ldr	r3, [r3, #16]
 8009c7e:	f003 0301 	and.w	r3, r3, #1
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d105      	bne.n	8009c92 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	691b      	ldr	r3, [r3, #16]
 8009c8a:	f023 0201 	bic.w	r2, r3, #1
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	611a      	str	r2, [r3, #16]
  }
}
 8009c92:	bf00      	nop
 8009c94:	3714      	adds	r7, #20
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	40012c00 	.word	0x40012c00
 8009ca4:	40000400 	.word	0x40000400
 8009ca8:	40000800 	.word	0x40000800
 8009cac:	40013400 	.word	0x40013400
 8009cb0:	40014000 	.word	0x40014000
 8009cb4:	40014400 	.word	0x40014400
 8009cb8:	40014800 	.word	0x40014800

08009cbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b087      	sub	sp, #28
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
 8009cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6a1b      	ldr	r3, [r3, #32]
 8009cca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6a1b      	ldr	r3, [r3, #32]
 8009cd0:	f023 0201 	bic.w	r2, r3, #1
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	699b      	ldr	r3, [r3, #24]
 8009ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f023 0303 	bic.w	r3, r3, #3
 8009cf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	68fa      	ldr	r2, [r7, #12]
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	f023 0302 	bic.w	r3, r3, #2
 8009d08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	689b      	ldr	r3, [r3, #8]
 8009d0e:	697a      	ldr	r2, [r7, #20]
 8009d10:	4313      	orrs	r3, r2
 8009d12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	4a2c      	ldr	r2, [pc, #176]	@ (8009dc8 <TIM_OC1_SetConfig+0x10c>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d00f      	beq.n	8009d3c <TIM_OC1_SetConfig+0x80>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	4a2b      	ldr	r2, [pc, #172]	@ (8009dcc <TIM_OC1_SetConfig+0x110>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	d00b      	beq.n	8009d3c <TIM_OC1_SetConfig+0x80>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	4a2a      	ldr	r2, [pc, #168]	@ (8009dd0 <TIM_OC1_SetConfig+0x114>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d007      	beq.n	8009d3c <TIM_OC1_SetConfig+0x80>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a29      	ldr	r2, [pc, #164]	@ (8009dd4 <TIM_OC1_SetConfig+0x118>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d003      	beq.n	8009d3c <TIM_OC1_SetConfig+0x80>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	4a28      	ldr	r2, [pc, #160]	@ (8009dd8 <TIM_OC1_SetConfig+0x11c>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d10c      	bne.n	8009d56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	f023 0308 	bic.w	r3, r3, #8
 8009d42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	f023 0304 	bic.w	r3, r3, #4
 8009d54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	4a1b      	ldr	r2, [pc, #108]	@ (8009dc8 <TIM_OC1_SetConfig+0x10c>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d00f      	beq.n	8009d7e <TIM_OC1_SetConfig+0xc2>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	4a1a      	ldr	r2, [pc, #104]	@ (8009dcc <TIM_OC1_SetConfig+0x110>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d00b      	beq.n	8009d7e <TIM_OC1_SetConfig+0xc2>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	4a19      	ldr	r2, [pc, #100]	@ (8009dd0 <TIM_OC1_SetConfig+0x114>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d007      	beq.n	8009d7e <TIM_OC1_SetConfig+0xc2>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	4a18      	ldr	r2, [pc, #96]	@ (8009dd4 <TIM_OC1_SetConfig+0x118>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d003      	beq.n	8009d7e <TIM_OC1_SetConfig+0xc2>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	4a17      	ldr	r2, [pc, #92]	@ (8009dd8 <TIM_OC1_SetConfig+0x11c>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d111      	bne.n	8009da2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	695b      	ldr	r3, [r3, #20]
 8009d92:	693a      	ldr	r2, [r7, #16]
 8009d94:	4313      	orrs	r3, r2
 8009d96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	699b      	ldr	r3, [r3, #24]
 8009d9c:	693a      	ldr	r2, [r7, #16]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	693a      	ldr	r2, [r7, #16]
 8009da6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	68fa      	ldr	r2, [r7, #12]
 8009dac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	685a      	ldr	r2, [r3, #4]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	697a      	ldr	r2, [r7, #20]
 8009dba:	621a      	str	r2, [r3, #32]
}
 8009dbc:	bf00      	nop
 8009dbe:	371c      	adds	r7, #28
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr
 8009dc8:	40012c00 	.word	0x40012c00
 8009dcc:	40013400 	.word	0x40013400
 8009dd0:	40014000 	.word	0x40014000
 8009dd4:	40014400 	.word	0x40014400
 8009dd8:	40014800 	.word	0x40014800

08009ddc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b087      	sub	sp, #28
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6a1b      	ldr	r3, [r3, #32]
 8009dea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6a1b      	ldr	r3, [r3, #32]
 8009df0:	f023 0210 	bic.w	r2, r3, #16
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	685b      	ldr	r3, [r3, #4]
 8009dfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	699b      	ldr	r3, [r3, #24]
 8009e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009e0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	021b      	lsls	r3, r3, #8
 8009e1e:	68fa      	ldr	r2, [r7, #12]
 8009e20:	4313      	orrs	r3, r2
 8009e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	f023 0320 	bic.w	r3, r3, #32
 8009e2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	689b      	ldr	r3, [r3, #8]
 8009e30:	011b      	lsls	r3, r3, #4
 8009e32:	697a      	ldr	r2, [r7, #20]
 8009e34:	4313      	orrs	r3, r2
 8009e36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	4a28      	ldr	r2, [pc, #160]	@ (8009edc <TIM_OC2_SetConfig+0x100>)
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d003      	beq.n	8009e48 <TIM_OC2_SetConfig+0x6c>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	4a27      	ldr	r2, [pc, #156]	@ (8009ee0 <TIM_OC2_SetConfig+0x104>)
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d10d      	bne.n	8009e64 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	011b      	lsls	r3, r3, #4
 8009e56:	697a      	ldr	r2, [r7, #20]
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	4a1d      	ldr	r2, [pc, #116]	@ (8009edc <TIM_OC2_SetConfig+0x100>)
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d00f      	beq.n	8009e8c <TIM_OC2_SetConfig+0xb0>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8009ee0 <TIM_OC2_SetConfig+0x104>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d00b      	beq.n	8009e8c <TIM_OC2_SetConfig+0xb0>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	4a1b      	ldr	r2, [pc, #108]	@ (8009ee4 <TIM_OC2_SetConfig+0x108>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d007      	beq.n	8009e8c <TIM_OC2_SetConfig+0xb0>
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	4a1a      	ldr	r2, [pc, #104]	@ (8009ee8 <TIM_OC2_SetConfig+0x10c>)
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d003      	beq.n	8009e8c <TIM_OC2_SetConfig+0xb0>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	4a19      	ldr	r2, [pc, #100]	@ (8009eec <TIM_OC2_SetConfig+0x110>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d113      	bne.n	8009eb4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009e92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009e9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	695b      	ldr	r3, [r3, #20]
 8009ea0:	009b      	lsls	r3, r3, #2
 8009ea2:	693a      	ldr	r2, [r7, #16]
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	699b      	ldr	r3, [r3, #24]
 8009eac:	009b      	lsls	r3, r3, #2
 8009eae:	693a      	ldr	r2, [r7, #16]
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	693a      	ldr	r2, [r7, #16]
 8009eb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	68fa      	ldr	r2, [r7, #12]
 8009ebe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	685a      	ldr	r2, [r3, #4]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	697a      	ldr	r2, [r7, #20]
 8009ecc:	621a      	str	r2, [r3, #32]
}
 8009ece:	bf00      	nop
 8009ed0:	371c      	adds	r7, #28
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed8:	4770      	bx	lr
 8009eda:	bf00      	nop
 8009edc:	40012c00 	.word	0x40012c00
 8009ee0:	40013400 	.word	0x40013400
 8009ee4:	40014000 	.word	0x40014000
 8009ee8:	40014400 	.word	0x40014400
 8009eec:	40014800 	.word	0x40014800

08009ef0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b087      	sub	sp, #28
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6a1b      	ldr	r3, [r3, #32]
 8009efe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6a1b      	ldr	r3, [r3, #32]
 8009f04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	69db      	ldr	r3, [r3, #28]
 8009f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f023 0303 	bic.w	r3, r3, #3
 8009f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	68fa      	ldr	r2, [r7, #12]
 8009f32:	4313      	orrs	r3, r2
 8009f34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009f3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	689b      	ldr	r3, [r3, #8]
 8009f42:	021b      	lsls	r3, r3, #8
 8009f44:	697a      	ldr	r2, [r7, #20]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	4a27      	ldr	r2, [pc, #156]	@ (8009fec <TIM_OC3_SetConfig+0xfc>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d003      	beq.n	8009f5a <TIM_OC3_SetConfig+0x6a>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	4a26      	ldr	r2, [pc, #152]	@ (8009ff0 <TIM_OC3_SetConfig+0x100>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d10d      	bne.n	8009f76 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f5a:	697b      	ldr	r3, [r7, #20]
 8009f5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009f60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	021b      	lsls	r3, r3, #8
 8009f68:	697a      	ldr	r2, [r7, #20]
 8009f6a:	4313      	orrs	r3, r2
 8009f6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009f74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a1c      	ldr	r2, [pc, #112]	@ (8009fec <TIM_OC3_SetConfig+0xfc>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d00f      	beq.n	8009f9e <TIM_OC3_SetConfig+0xae>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a1b      	ldr	r2, [pc, #108]	@ (8009ff0 <TIM_OC3_SetConfig+0x100>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d00b      	beq.n	8009f9e <TIM_OC3_SetConfig+0xae>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4a1a      	ldr	r2, [pc, #104]	@ (8009ff4 <TIM_OC3_SetConfig+0x104>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d007      	beq.n	8009f9e <TIM_OC3_SetConfig+0xae>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	4a19      	ldr	r2, [pc, #100]	@ (8009ff8 <TIM_OC3_SetConfig+0x108>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d003      	beq.n	8009f9e <TIM_OC3_SetConfig+0xae>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	4a18      	ldr	r2, [pc, #96]	@ (8009ffc <TIM_OC3_SetConfig+0x10c>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d113      	bne.n	8009fc6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009fa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009fac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	695b      	ldr	r3, [r3, #20]
 8009fb2:	011b      	lsls	r3, r3, #4
 8009fb4:	693a      	ldr	r2, [r7, #16]
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	699b      	ldr	r3, [r3, #24]
 8009fbe:	011b      	lsls	r3, r3, #4
 8009fc0:	693a      	ldr	r2, [r7, #16]
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	693a      	ldr	r2, [r7, #16]
 8009fca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	68fa      	ldr	r2, [r7, #12]
 8009fd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	697a      	ldr	r2, [r7, #20]
 8009fde:	621a      	str	r2, [r3, #32]
}
 8009fe0:	bf00      	nop
 8009fe2:	371c      	adds	r7, #28
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr
 8009fec:	40012c00 	.word	0x40012c00
 8009ff0:	40013400 	.word	0x40013400
 8009ff4:	40014000 	.word	0x40014000
 8009ff8:	40014400 	.word	0x40014400
 8009ffc:	40014800 	.word	0x40014800

0800a000 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a000:	b480      	push	{r7}
 800a002:	b087      	sub	sp, #28
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
 800a008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6a1b      	ldr	r3, [r3, #32]
 800a00e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6a1b      	ldr	r3, [r3, #32]
 800a014:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	69db      	ldr	r3, [r3, #28]
 800a026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a02e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a032:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a03a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	021b      	lsls	r3, r3, #8
 800a042:	68fa      	ldr	r2, [r7, #12]
 800a044:	4313      	orrs	r3, r2
 800a046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a04e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	031b      	lsls	r3, r3, #12
 800a056:	697a      	ldr	r2, [r7, #20]
 800a058:	4313      	orrs	r3, r2
 800a05a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	4a28      	ldr	r2, [pc, #160]	@ (800a100 <TIM_OC4_SetConfig+0x100>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d003      	beq.n	800a06c <TIM_OC4_SetConfig+0x6c>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	4a27      	ldr	r2, [pc, #156]	@ (800a104 <TIM_OC4_SetConfig+0x104>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d10d      	bne.n	800a088 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a072:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	68db      	ldr	r3, [r3, #12]
 800a078:	031b      	lsls	r3, r3, #12
 800a07a:	697a      	ldr	r2, [r7, #20]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a086:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	4a1d      	ldr	r2, [pc, #116]	@ (800a100 <TIM_OC4_SetConfig+0x100>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d00f      	beq.n	800a0b0 <TIM_OC4_SetConfig+0xb0>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	4a1c      	ldr	r2, [pc, #112]	@ (800a104 <TIM_OC4_SetConfig+0x104>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d00b      	beq.n	800a0b0 <TIM_OC4_SetConfig+0xb0>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	4a1b      	ldr	r2, [pc, #108]	@ (800a108 <TIM_OC4_SetConfig+0x108>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d007      	beq.n	800a0b0 <TIM_OC4_SetConfig+0xb0>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a1a      	ldr	r2, [pc, #104]	@ (800a10c <TIM_OC4_SetConfig+0x10c>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d003      	beq.n	800a0b0 <TIM_OC4_SetConfig+0xb0>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a19      	ldr	r2, [pc, #100]	@ (800a110 <TIM_OC4_SetConfig+0x110>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d113      	bne.n	800a0d8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0b6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a0be:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	695b      	ldr	r3, [r3, #20]
 800a0c4:	019b      	lsls	r3, r3, #6
 800a0c6:	693a      	ldr	r2, [r7, #16]
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	699b      	ldr	r3, [r3, #24]
 800a0d0:	019b      	lsls	r3, r3, #6
 800a0d2:	693a      	ldr	r2, [r7, #16]
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	693a      	ldr	r2, [r7, #16]
 800a0dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	685a      	ldr	r2, [r3, #4]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	697a      	ldr	r2, [r7, #20]
 800a0f0:	621a      	str	r2, [r3, #32]
}
 800a0f2:	bf00      	nop
 800a0f4:	371c      	adds	r7, #28
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr
 800a0fe:	bf00      	nop
 800a100:	40012c00 	.word	0x40012c00
 800a104:	40013400 	.word	0x40013400
 800a108:	40014000 	.word	0x40014000
 800a10c:	40014400 	.word	0x40014400
 800a110:	40014800 	.word	0x40014800

0800a114 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a114:	b480      	push	{r7}
 800a116:	b087      	sub	sp, #28
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6a1b      	ldr	r3, [r3, #32]
 800a122:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6a1b      	ldr	r3, [r3, #32]
 800a128:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a13a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a146:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	68fa      	ldr	r2, [r7, #12]
 800a14e:	4313      	orrs	r3, r2
 800a150:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a158:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	041b      	lsls	r3, r3, #16
 800a160:	693a      	ldr	r2, [r7, #16]
 800a162:	4313      	orrs	r3, r2
 800a164:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	4a17      	ldr	r2, [pc, #92]	@ (800a1c8 <TIM_OC5_SetConfig+0xb4>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d00f      	beq.n	800a18e <TIM_OC5_SetConfig+0x7a>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	4a16      	ldr	r2, [pc, #88]	@ (800a1cc <TIM_OC5_SetConfig+0xb8>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d00b      	beq.n	800a18e <TIM_OC5_SetConfig+0x7a>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	4a15      	ldr	r2, [pc, #84]	@ (800a1d0 <TIM_OC5_SetConfig+0xbc>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d007      	beq.n	800a18e <TIM_OC5_SetConfig+0x7a>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4a14      	ldr	r2, [pc, #80]	@ (800a1d4 <TIM_OC5_SetConfig+0xc0>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d003      	beq.n	800a18e <TIM_OC5_SetConfig+0x7a>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a13      	ldr	r2, [pc, #76]	@ (800a1d8 <TIM_OC5_SetConfig+0xc4>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d109      	bne.n	800a1a2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a194:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	695b      	ldr	r3, [r3, #20]
 800a19a:	021b      	lsls	r3, r3, #8
 800a19c:	697a      	ldr	r2, [r7, #20]
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	697a      	ldr	r2, [r7, #20]
 800a1a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	68fa      	ldr	r2, [r7, #12]
 800a1ac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	685a      	ldr	r2, [r3, #4]
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	693a      	ldr	r2, [r7, #16]
 800a1ba:	621a      	str	r2, [r3, #32]
}
 800a1bc:	bf00      	nop
 800a1be:	371c      	adds	r7, #28
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr
 800a1c8:	40012c00 	.word	0x40012c00
 800a1cc:	40013400 	.word	0x40013400
 800a1d0:	40014000 	.word	0x40014000
 800a1d4:	40014400 	.word	0x40014400
 800a1d8:	40014800 	.word	0x40014800

0800a1dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b087      	sub	sp, #28
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6a1b      	ldr	r3, [r3, #32]
 800a1ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6a1b      	ldr	r3, [r3, #32]
 800a1f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a20a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a20e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	021b      	lsls	r3, r3, #8
 800a216:	68fa      	ldr	r2, [r7, #12]
 800a218:	4313      	orrs	r3, r2
 800a21a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a222:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	051b      	lsls	r3, r3, #20
 800a22a:	693a      	ldr	r2, [r7, #16]
 800a22c:	4313      	orrs	r3, r2
 800a22e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	4a18      	ldr	r2, [pc, #96]	@ (800a294 <TIM_OC6_SetConfig+0xb8>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d00f      	beq.n	800a258 <TIM_OC6_SetConfig+0x7c>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	4a17      	ldr	r2, [pc, #92]	@ (800a298 <TIM_OC6_SetConfig+0xbc>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d00b      	beq.n	800a258 <TIM_OC6_SetConfig+0x7c>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	4a16      	ldr	r2, [pc, #88]	@ (800a29c <TIM_OC6_SetConfig+0xc0>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d007      	beq.n	800a258 <TIM_OC6_SetConfig+0x7c>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	4a15      	ldr	r2, [pc, #84]	@ (800a2a0 <TIM_OC6_SetConfig+0xc4>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d003      	beq.n	800a258 <TIM_OC6_SetConfig+0x7c>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	4a14      	ldr	r2, [pc, #80]	@ (800a2a4 <TIM_OC6_SetConfig+0xc8>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d109      	bne.n	800a26c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a25e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	695b      	ldr	r3, [r3, #20]
 800a264:	029b      	lsls	r3, r3, #10
 800a266:	697a      	ldr	r2, [r7, #20]
 800a268:	4313      	orrs	r3, r2
 800a26a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	697a      	ldr	r2, [r7, #20]
 800a270:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	68fa      	ldr	r2, [r7, #12]
 800a276:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	685a      	ldr	r2, [r3, #4]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	693a      	ldr	r2, [r7, #16]
 800a284:	621a      	str	r2, [r3, #32]
}
 800a286:	bf00      	nop
 800a288:	371c      	adds	r7, #28
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr
 800a292:	bf00      	nop
 800a294:	40012c00 	.word	0x40012c00
 800a298:	40013400 	.word	0x40013400
 800a29c:	40014000 	.word	0x40014000
 800a2a0:	40014400 	.word	0x40014400
 800a2a4:	40014800 	.word	0x40014800

0800a2a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b087      	sub	sp, #28
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	60b9      	str	r1, [r7, #8]
 800a2b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	6a1b      	ldr	r3, [r3, #32]
 800a2b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	6a1b      	ldr	r3, [r3, #32]
 800a2be:	f023 0201 	bic.w	r2, r3, #1
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	699b      	ldr	r3, [r3, #24]
 800a2ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a2d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	011b      	lsls	r3, r3, #4
 800a2d8:	693a      	ldr	r2, [r7, #16]
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	f023 030a 	bic.w	r3, r3, #10
 800a2e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a2e6:	697a      	ldr	r2, [r7, #20]
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	693a      	ldr	r2, [r7, #16]
 800a2f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	697a      	ldr	r2, [r7, #20]
 800a2f8:	621a      	str	r2, [r3, #32]
}
 800a2fa:	bf00      	nop
 800a2fc:	371c      	adds	r7, #28
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a306:	b480      	push	{r7}
 800a308:	b087      	sub	sp, #28
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	60f8      	str	r0, [r7, #12]
 800a30e:	60b9      	str	r1, [r7, #8]
 800a310:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	6a1b      	ldr	r3, [r3, #32]
 800a316:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	6a1b      	ldr	r3, [r3, #32]
 800a31c:	f023 0210 	bic.w	r2, r3, #16
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	699b      	ldr	r3, [r3, #24]
 800a328:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a330:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	031b      	lsls	r3, r3, #12
 800a336:	693a      	ldr	r2, [r7, #16]
 800a338:	4313      	orrs	r3, r2
 800a33a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a342:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	011b      	lsls	r3, r3, #4
 800a348:	697a      	ldr	r2, [r7, #20]
 800a34a:	4313      	orrs	r3, r2
 800a34c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	693a      	ldr	r2, [r7, #16]
 800a352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	697a      	ldr	r2, [r7, #20]
 800a358:	621a      	str	r2, [r3, #32]
}
 800a35a:	bf00      	nop
 800a35c:	371c      	adds	r7, #28
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a366:	b480      	push	{r7}
 800a368:	b085      	sub	sp, #20
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
 800a36e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	689b      	ldr	r3, [r3, #8]
 800a374:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a37c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a380:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a382:	683a      	ldr	r2, [r7, #0]
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	4313      	orrs	r3, r2
 800a388:	f043 0307 	orr.w	r3, r3, #7
 800a38c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	68fa      	ldr	r2, [r7, #12]
 800a392:	609a      	str	r2, [r3, #8]
}
 800a394:	bf00      	nop
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr

0800a3a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b087      	sub	sp, #28
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	607a      	str	r2, [r7, #4]
 800a3ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a3ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	021a      	lsls	r2, r3, #8
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	431a      	orrs	r2, r3
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	4313      	orrs	r3, r2
 800a3c8:	697a      	ldr	r2, [r7, #20]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	697a      	ldr	r2, [r7, #20]
 800a3d2:	609a      	str	r2, [r3, #8]
}
 800a3d4:	bf00      	nop
 800a3d6:	371c      	adds	r7, #28
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3de:	4770      	bx	lr

0800a3e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b085      	sub	sp, #20
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
 800a3e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a3f0:	2b01      	cmp	r3, #1
 800a3f2:	d101      	bne.n	800a3f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a3f4:	2302      	movs	r3, #2
 800a3f6:	e065      	b.n	800a4c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2202      	movs	r2, #2
 800a404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	689b      	ldr	r3, [r3, #8]
 800a416:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4a2c      	ldr	r2, [pc, #176]	@ (800a4d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d004      	beq.n	800a42c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	4a2b      	ldr	r2, [pc, #172]	@ (800a4d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d108      	bne.n	800a43e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a432:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	68fa      	ldr	r2, [r7, #12]
 800a43a:	4313      	orrs	r3, r2
 800a43c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a448:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	4313      	orrs	r3, r2
 800a452:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a1b      	ldr	r2, [pc, #108]	@ (800a4d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d018      	beq.n	800a498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a46e:	d013      	beq.n	800a498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a18      	ldr	r2, [pc, #96]	@ (800a4d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d00e      	beq.n	800a498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a17      	ldr	r2, [pc, #92]	@ (800a4dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d009      	beq.n	800a498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a12      	ldr	r2, [pc, #72]	@ (800a4d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d004      	beq.n	800a498 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a13      	ldr	r2, [pc, #76]	@ (800a4e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d10c      	bne.n	800a4b2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a49e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	68ba      	ldr	r2, [r7, #8]
 800a4a6:	4313      	orrs	r3, r2
 800a4a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	68ba      	ldr	r2, [r7, #8]
 800a4b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3714      	adds	r7, #20
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr
 800a4d0:	40012c00 	.word	0x40012c00
 800a4d4:	40013400 	.word	0x40013400
 800a4d8:	40000400 	.word	0x40000400
 800a4dc:	40000800 	.word	0x40000800
 800a4e0:	40014000 	.word	0x40014000

0800a4e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d101      	bne.n	800a4f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	e042      	b.n	800a57c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d106      	bne.n	800a50e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2200      	movs	r2, #0
 800a504:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f7fc f89d 	bl	8006648 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2224      	movs	r2, #36	@ 0x24
 800a512:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	681a      	ldr	r2, [r3, #0]
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f022 0201 	bic.w	r2, r2, #1
 800a524:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d002      	beq.n	800a534 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 fcd2 	bl	800aed8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f000 fa03 	bl	800a940 <UART_SetConfig>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b01      	cmp	r3, #1
 800a53e:	d101      	bne.n	800a544 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a540:	2301      	movs	r3, #1
 800a542:	e01b      	b.n	800a57c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	685a      	ldr	r2, [r3, #4]
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a552:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	689a      	ldr	r2, [r3, #8]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a562:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	681a      	ldr	r2, [r3, #0]
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f042 0201 	orr.w	r2, r2, #1
 800a572:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f000 fd51 	bl	800b01c <UART_CheckIdleState>
 800a57a:	4603      	mov	r3, r0
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3708      	adds	r7, #8
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b082      	sub	sp, #8
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d101      	bne.n	800a598 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 800a594:	2301      	movs	r3, #1
 800a596:	e061      	b.n	800a65c <HAL_LIN_Init+0xd8>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	69db      	ldr	r3, [r3, #28]
 800a59c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5a0:	d101      	bne.n	800a5a6 <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e05a      	b.n	800a65c <HAL_LIN_Init+0xd8>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	689b      	ldr	r3, [r3, #8]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d001      	beq.n	800a5b2 <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	e054      	b.n	800a65c <HAL_LIN_Init+0xd8>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d106      	bne.n	800a5ca <HAL_LIN_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f7fc f83f 	bl	8006648 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2224      	movs	r2, #36	@ 0x24
 800a5ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	681a      	ldr	r2, [r3, #0]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f022 0201 	bic.w	r2, r2, #1
 800a5e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d002      	beq.n	800a5f0 <HAL_LIN_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 fc74 	bl	800aed8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f000 f9a5 	bl	800a940 <UART_SetConfig>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b01      	cmp	r3, #1
 800a5fa:	d101      	bne.n	800a600 <HAL_LIN_Init+0x7c>
  {
    return HAL_ERROR;
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	e02d      	b.n	800a65c <HAL_LIN_Init+0xd8>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	685a      	ldr	r2, [r3, #4]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a60e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	689a      	ldr	r2, [r3, #8]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a61e:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	685a      	ldr	r2, [r3, #4]
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a62e:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	685b      	ldr	r3, [r3, #4]
 800a636:	f023 0120 	bic.w	r1, r3, #32
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	683a      	ldr	r2, [r7, #0]
 800a640:	430a      	orrs	r2, r1
 800a642:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f042 0201 	orr.w	r2, r2, #1
 800a652:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f000 fce1 	bl	800b01c <UART_CheckIdleState>
 800a65a:	4603      	mov	r3, r0
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3708      	adds	r7, #8
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}

0800a664 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b082      	sub	sp, #8
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d101      	bne.n	800a676 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800a672:	2301      	movs	r3, #1
 800a674:	e031      	b.n	800a6da <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2224      	movs	r2, #36	@ 0x24
 800a67a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	681a      	ldr	r2, [r3, #0]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f022 0201 	bic.w	r2, r2, #1
 800a68c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	2200      	movs	r2, #0
 800a694:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	2200      	movs	r2, #0
 800a69c:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f7fc f8c2 	bl	8006830 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3708      	adds	r7, #8
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}

0800a6e2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	b08a      	sub	sp, #40	@ 0x28
 800a6e6:	af02      	add	r7, sp, #8
 800a6e8:	60f8      	str	r0, [r7, #12]
 800a6ea:	60b9      	str	r1, [r7, #8]
 800a6ec:	603b      	str	r3, [r7, #0]
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6f8:	2b20      	cmp	r3, #32
 800a6fa:	d17b      	bne.n	800a7f4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d002      	beq.n	800a708 <HAL_UART_Transmit+0x26>
 800a702:	88fb      	ldrh	r3, [r7, #6]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d101      	bne.n	800a70c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a708:	2301      	movs	r3, #1
 800a70a:	e074      	b.n	800a7f6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2200      	movs	r2, #0
 800a710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2221      	movs	r2, #33	@ 0x21
 800a718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a71c:	f7fc f952 	bl	80069c4 <HAL_GetTick>
 800a720:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	88fa      	ldrh	r2, [r7, #6]
 800a726:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	88fa      	ldrh	r2, [r7, #6]
 800a72e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	689b      	ldr	r3, [r3, #8]
 800a736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a73a:	d108      	bne.n	800a74e <HAL_UART_Transmit+0x6c>
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	691b      	ldr	r3, [r3, #16]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d104      	bne.n	800a74e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a744:	2300      	movs	r3, #0
 800a746:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	61bb      	str	r3, [r7, #24]
 800a74c:	e003      	b.n	800a756 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a752:	2300      	movs	r3, #0
 800a754:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a756:	e030      	b.n	800a7ba <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	9300      	str	r3, [sp, #0]
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	2200      	movs	r2, #0
 800a760:	2180      	movs	r1, #128	@ 0x80
 800a762:	68f8      	ldr	r0, [r7, #12]
 800a764:	f000 fd04 	bl	800b170 <UART_WaitOnFlagUntilTimeout>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d005      	beq.n	800a77a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	2220      	movs	r2, #32
 800a772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a776:	2303      	movs	r3, #3
 800a778:	e03d      	b.n	800a7f6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a77a:	69fb      	ldr	r3, [r7, #28]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d10b      	bne.n	800a798 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a780:	69bb      	ldr	r3, [r7, #24]
 800a782:	881b      	ldrh	r3, [r3, #0]
 800a784:	461a      	mov	r2, r3
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a78e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a790:	69bb      	ldr	r3, [r7, #24]
 800a792:	3302      	adds	r3, #2
 800a794:	61bb      	str	r3, [r7, #24]
 800a796:	e007      	b.n	800a7a8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a798:	69fb      	ldr	r3, [r7, #28]
 800a79a:	781a      	ldrb	r2, [r3, #0]
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a7a2:	69fb      	ldr	r3, [r7, #28]
 800a7a4:	3301      	adds	r3, #1
 800a7a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	3b01      	subs	r3, #1
 800a7b2:	b29a      	uxth	r2, r3
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d1c8      	bne.n	800a758 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	9300      	str	r3, [sp, #0]
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	2140      	movs	r1, #64	@ 0x40
 800a7d0:	68f8      	ldr	r0, [r7, #12]
 800a7d2:	f000 fccd 	bl	800b170 <UART_WaitOnFlagUntilTimeout>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d005      	beq.n	800a7e8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2220      	movs	r2, #32
 800a7e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a7e4:	2303      	movs	r3, #3
 800a7e6:	e006      	b.n	800a7f6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	2220      	movs	r2, #32
 800a7ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	e000      	b.n	800a7f6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a7f4:	2302      	movs	r3, #2
  }
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3720      	adds	r7, #32
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
	...

0800a800 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b08a      	sub	sp, #40	@ 0x28
 800a804:	af00      	add	r7, sp, #0
 800a806:	60f8      	str	r0, [r7, #12]
 800a808:	60b9      	str	r1, [r7, #8]
 800a80a:	4613      	mov	r3, r2
 800a80c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a814:	2b20      	cmp	r3, #32
 800a816:	d137      	bne.n	800a888 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d002      	beq.n	800a824 <HAL_UART_Receive_DMA+0x24>
 800a81e:	88fb      	ldrh	r3, [r7, #6]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d101      	bne.n	800a828 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800a824:	2301      	movs	r3, #1
 800a826:	e030      	b.n	800a88a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2200      	movs	r2, #0
 800a82c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	4a18      	ldr	r2, [pc, #96]	@ (800a894 <HAL_UART_Receive_DMA+0x94>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d01f      	beq.n	800a878 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	685b      	ldr	r3, [r3, #4]
 800a83e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a842:	2b00      	cmp	r3, #0
 800a844:	d018      	beq.n	800a878 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a84c:	697b      	ldr	r3, [r7, #20]
 800a84e:	e853 3f00 	ldrex	r3, [r3]
 800a852:	613b      	str	r3, [r7, #16]
   return(result);
 800a854:	693b      	ldr	r3, [r7, #16]
 800a856:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a85a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	461a      	mov	r2, r3
 800a862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a864:	623b      	str	r3, [r7, #32]
 800a866:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a868:	69f9      	ldr	r1, [r7, #28]
 800a86a:	6a3a      	ldr	r2, [r7, #32]
 800a86c:	e841 2300 	strex	r3, r2, [r1]
 800a870:	61bb      	str	r3, [r7, #24]
   return(result);
 800a872:	69bb      	ldr	r3, [r7, #24]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d1e6      	bne.n	800a846 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a878:	88fb      	ldrh	r3, [r7, #6]
 800a87a:	461a      	mov	r2, r3
 800a87c:	68b9      	ldr	r1, [r7, #8]
 800a87e:	68f8      	ldr	r0, [r7, #12]
 800a880:	f000 fce4 	bl	800b24c <UART_Start_Receive_DMA>
 800a884:	4603      	mov	r3, r0
 800a886:	e000      	b.n	800a88a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a888:	2302      	movs	r3, #2
  }
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3728      	adds	r7, #40	@ 0x28
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
 800a892:	bf00      	nop
 800a894:	40008000 	.word	0x40008000

0800a898 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a898:	b480      	push	{r7}
 800a89a:	b083      	sub	sp, #12
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a8a0:	bf00      	nop
 800a8a2:	370c      	adds	r7, #12
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr

0800a8ac <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b083      	sub	sp, #12
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a8b4:	bf00      	nop
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a8c8:	bf00      	nop
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	460b      	mov	r3, r1
 800a8de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a8e0:	bf00      	nop
 800a8e2:	370c      	adds	r7, #12
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr

0800a8ec <HAL_LIN_SendBreak>:
  * @brief  Transmit break characters.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b083      	sub	sp, #12
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));

  __HAL_LOCK(huart);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8fa:	2b01      	cmp	r3, #1
 800a8fc:	d101      	bne.n	800a902 <HAL_LIN_SendBreak+0x16>
 800a8fe:	2302      	movs	r3, #2
 800a900:	e018      	b.n	800a934 <HAL_LIN_SendBreak+0x48>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2201      	movs	r2, #1
 800a906:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2224      	movs	r2, #36	@ 0x24
 800a90e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Send break characters */
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	699a      	ldr	r2, [r3, #24]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f042 0202 	orr.w	r2, r2, #2
 800a920:	619a      	str	r2, [r3, #24]

  huart->gState = HAL_UART_STATE_READY;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2220      	movs	r2, #32
 800a926:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2200      	movs	r2, #0
 800a92e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a932:	2300      	movs	r3, #0
}
 800a934:	4618      	mov	r0, r3
 800a936:	370c      	adds	r7, #12
 800a938:	46bd      	mov	sp, r7
 800a93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93e:	4770      	bx	lr

0800a940 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a940:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a944:	b08c      	sub	sp, #48	@ 0x30
 800a946:	af00      	add	r7, sp, #0
 800a948:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a94a:	2300      	movs	r3, #0
 800a94c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	689a      	ldr	r2, [r3, #8]
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	691b      	ldr	r3, [r3, #16]
 800a958:	431a      	orrs	r2, r3
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	695b      	ldr	r3, [r3, #20]
 800a95e:	431a      	orrs	r2, r3
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	69db      	ldr	r3, [r3, #28]
 800a964:	4313      	orrs	r3, r2
 800a966:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	681a      	ldr	r2, [r3, #0]
 800a96e:	4bab      	ldr	r3, [pc, #684]	@ (800ac1c <UART_SetConfig+0x2dc>)
 800a970:	4013      	ands	r3, r2
 800a972:	697a      	ldr	r2, [r7, #20]
 800a974:	6812      	ldr	r2, [r2, #0]
 800a976:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a978:	430b      	orrs	r3, r1
 800a97a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	685b      	ldr	r3, [r3, #4]
 800a982:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	68da      	ldr	r2, [r3, #12]
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	430a      	orrs	r2, r1
 800a990:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	699b      	ldr	r3, [r3, #24]
 800a996:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4aa0      	ldr	r2, [pc, #640]	@ (800ac20 <UART_SetConfig+0x2e0>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d004      	beq.n	800a9ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a9a2:	697b      	ldr	r3, [r7, #20]
 800a9a4:	6a1b      	ldr	r3, [r3, #32]
 800a9a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a9b6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a9ba:	697a      	ldr	r2, [r7, #20]
 800a9bc:	6812      	ldr	r2, [r2, #0]
 800a9be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9c0:	430b      	orrs	r3, r1
 800a9c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ca:	f023 010f 	bic.w	r1, r3, #15
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	430a      	orrs	r2, r1
 800a9d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a91      	ldr	r2, [pc, #580]	@ (800ac24 <UART_SetConfig+0x2e4>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d125      	bne.n	800aa30 <UART_SetConfig+0xf0>
 800a9e4:	4b90      	ldr	r3, [pc, #576]	@ (800ac28 <UART_SetConfig+0x2e8>)
 800a9e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9ea:	f003 0303 	and.w	r3, r3, #3
 800a9ee:	2b03      	cmp	r3, #3
 800a9f0:	d81a      	bhi.n	800aa28 <UART_SetConfig+0xe8>
 800a9f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a9f8 <UART_SetConfig+0xb8>)
 800a9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f8:	0800aa09 	.word	0x0800aa09
 800a9fc:	0800aa19 	.word	0x0800aa19
 800aa00:	0800aa11 	.word	0x0800aa11
 800aa04:	0800aa21 	.word	0x0800aa21
 800aa08:	2301      	movs	r3, #1
 800aa0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa0e:	e0d6      	b.n	800abbe <UART_SetConfig+0x27e>
 800aa10:	2302      	movs	r3, #2
 800aa12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa16:	e0d2      	b.n	800abbe <UART_SetConfig+0x27e>
 800aa18:	2304      	movs	r3, #4
 800aa1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa1e:	e0ce      	b.n	800abbe <UART_SetConfig+0x27e>
 800aa20:	2308      	movs	r3, #8
 800aa22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa26:	e0ca      	b.n	800abbe <UART_SetConfig+0x27e>
 800aa28:	2310      	movs	r3, #16
 800aa2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa2e:	e0c6      	b.n	800abbe <UART_SetConfig+0x27e>
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4a7d      	ldr	r2, [pc, #500]	@ (800ac2c <UART_SetConfig+0x2ec>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d138      	bne.n	800aaac <UART_SetConfig+0x16c>
 800aa3a:	4b7b      	ldr	r3, [pc, #492]	@ (800ac28 <UART_SetConfig+0x2e8>)
 800aa3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa40:	f003 030c 	and.w	r3, r3, #12
 800aa44:	2b0c      	cmp	r3, #12
 800aa46:	d82d      	bhi.n	800aaa4 <UART_SetConfig+0x164>
 800aa48:	a201      	add	r2, pc, #4	@ (adr r2, 800aa50 <UART_SetConfig+0x110>)
 800aa4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa4e:	bf00      	nop
 800aa50:	0800aa85 	.word	0x0800aa85
 800aa54:	0800aaa5 	.word	0x0800aaa5
 800aa58:	0800aaa5 	.word	0x0800aaa5
 800aa5c:	0800aaa5 	.word	0x0800aaa5
 800aa60:	0800aa95 	.word	0x0800aa95
 800aa64:	0800aaa5 	.word	0x0800aaa5
 800aa68:	0800aaa5 	.word	0x0800aaa5
 800aa6c:	0800aaa5 	.word	0x0800aaa5
 800aa70:	0800aa8d 	.word	0x0800aa8d
 800aa74:	0800aaa5 	.word	0x0800aaa5
 800aa78:	0800aaa5 	.word	0x0800aaa5
 800aa7c:	0800aaa5 	.word	0x0800aaa5
 800aa80:	0800aa9d 	.word	0x0800aa9d
 800aa84:	2300      	movs	r3, #0
 800aa86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa8a:	e098      	b.n	800abbe <UART_SetConfig+0x27e>
 800aa8c:	2302      	movs	r3, #2
 800aa8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa92:	e094      	b.n	800abbe <UART_SetConfig+0x27e>
 800aa94:	2304      	movs	r3, #4
 800aa96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa9a:	e090      	b.n	800abbe <UART_SetConfig+0x27e>
 800aa9c:	2308      	movs	r3, #8
 800aa9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaa2:	e08c      	b.n	800abbe <UART_SetConfig+0x27e>
 800aaa4:	2310      	movs	r3, #16
 800aaa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaaa:	e088      	b.n	800abbe <UART_SetConfig+0x27e>
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a5f      	ldr	r2, [pc, #380]	@ (800ac30 <UART_SetConfig+0x2f0>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d125      	bne.n	800ab02 <UART_SetConfig+0x1c2>
 800aab6:	4b5c      	ldr	r3, [pc, #368]	@ (800ac28 <UART_SetConfig+0x2e8>)
 800aab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aabc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800aac0:	2b30      	cmp	r3, #48	@ 0x30
 800aac2:	d016      	beq.n	800aaf2 <UART_SetConfig+0x1b2>
 800aac4:	2b30      	cmp	r3, #48	@ 0x30
 800aac6:	d818      	bhi.n	800aafa <UART_SetConfig+0x1ba>
 800aac8:	2b20      	cmp	r3, #32
 800aaca:	d00a      	beq.n	800aae2 <UART_SetConfig+0x1a2>
 800aacc:	2b20      	cmp	r3, #32
 800aace:	d814      	bhi.n	800aafa <UART_SetConfig+0x1ba>
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d002      	beq.n	800aada <UART_SetConfig+0x19a>
 800aad4:	2b10      	cmp	r3, #16
 800aad6:	d008      	beq.n	800aaea <UART_SetConfig+0x1aa>
 800aad8:	e00f      	b.n	800aafa <UART_SetConfig+0x1ba>
 800aada:	2300      	movs	r3, #0
 800aadc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aae0:	e06d      	b.n	800abbe <UART_SetConfig+0x27e>
 800aae2:	2302      	movs	r3, #2
 800aae4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aae8:	e069      	b.n	800abbe <UART_SetConfig+0x27e>
 800aaea:	2304      	movs	r3, #4
 800aaec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaf0:	e065      	b.n	800abbe <UART_SetConfig+0x27e>
 800aaf2:	2308      	movs	r3, #8
 800aaf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaf8:	e061      	b.n	800abbe <UART_SetConfig+0x27e>
 800aafa:	2310      	movs	r3, #16
 800aafc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab00:	e05d      	b.n	800abbe <UART_SetConfig+0x27e>
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	4a4b      	ldr	r2, [pc, #300]	@ (800ac34 <UART_SetConfig+0x2f4>)
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d125      	bne.n	800ab58 <UART_SetConfig+0x218>
 800ab0c:	4b46      	ldr	r3, [pc, #280]	@ (800ac28 <UART_SetConfig+0x2e8>)
 800ab0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab12:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ab16:	2bc0      	cmp	r3, #192	@ 0xc0
 800ab18:	d016      	beq.n	800ab48 <UART_SetConfig+0x208>
 800ab1a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ab1c:	d818      	bhi.n	800ab50 <UART_SetConfig+0x210>
 800ab1e:	2b80      	cmp	r3, #128	@ 0x80
 800ab20:	d00a      	beq.n	800ab38 <UART_SetConfig+0x1f8>
 800ab22:	2b80      	cmp	r3, #128	@ 0x80
 800ab24:	d814      	bhi.n	800ab50 <UART_SetConfig+0x210>
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d002      	beq.n	800ab30 <UART_SetConfig+0x1f0>
 800ab2a:	2b40      	cmp	r3, #64	@ 0x40
 800ab2c:	d008      	beq.n	800ab40 <UART_SetConfig+0x200>
 800ab2e:	e00f      	b.n	800ab50 <UART_SetConfig+0x210>
 800ab30:	2300      	movs	r3, #0
 800ab32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab36:	e042      	b.n	800abbe <UART_SetConfig+0x27e>
 800ab38:	2302      	movs	r3, #2
 800ab3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab3e:	e03e      	b.n	800abbe <UART_SetConfig+0x27e>
 800ab40:	2304      	movs	r3, #4
 800ab42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab46:	e03a      	b.n	800abbe <UART_SetConfig+0x27e>
 800ab48:	2308      	movs	r3, #8
 800ab4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab4e:	e036      	b.n	800abbe <UART_SetConfig+0x27e>
 800ab50:	2310      	movs	r3, #16
 800ab52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab56:	e032      	b.n	800abbe <UART_SetConfig+0x27e>
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	4a30      	ldr	r2, [pc, #192]	@ (800ac20 <UART_SetConfig+0x2e0>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d12a      	bne.n	800abb8 <UART_SetConfig+0x278>
 800ab62:	4b31      	ldr	r3, [pc, #196]	@ (800ac28 <UART_SetConfig+0x2e8>)
 800ab64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ab6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab70:	d01a      	beq.n	800aba8 <UART_SetConfig+0x268>
 800ab72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab76:	d81b      	bhi.n	800abb0 <UART_SetConfig+0x270>
 800ab78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab7c:	d00c      	beq.n	800ab98 <UART_SetConfig+0x258>
 800ab7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab82:	d815      	bhi.n	800abb0 <UART_SetConfig+0x270>
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d003      	beq.n	800ab90 <UART_SetConfig+0x250>
 800ab88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab8c:	d008      	beq.n	800aba0 <UART_SetConfig+0x260>
 800ab8e:	e00f      	b.n	800abb0 <UART_SetConfig+0x270>
 800ab90:	2300      	movs	r3, #0
 800ab92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab96:	e012      	b.n	800abbe <UART_SetConfig+0x27e>
 800ab98:	2302      	movs	r3, #2
 800ab9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab9e:	e00e      	b.n	800abbe <UART_SetConfig+0x27e>
 800aba0:	2304      	movs	r3, #4
 800aba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aba6:	e00a      	b.n	800abbe <UART_SetConfig+0x27e>
 800aba8:	2308      	movs	r3, #8
 800abaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abae:	e006      	b.n	800abbe <UART_SetConfig+0x27e>
 800abb0:	2310      	movs	r3, #16
 800abb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abb6:	e002      	b.n	800abbe <UART_SetConfig+0x27e>
 800abb8:	2310      	movs	r3, #16
 800abba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	4a17      	ldr	r2, [pc, #92]	@ (800ac20 <UART_SetConfig+0x2e0>)
 800abc4:	4293      	cmp	r3, r2
 800abc6:	f040 80a8 	bne.w	800ad1a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800abca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800abce:	2b08      	cmp	r3, #8
 800abd0:	d834      	bhi.n	800ac3c <UART_SetConfig+0x2fc>
 800abd2:	a201      	add	r2, pc, #4	@ (adr r2, 800abd8 <UART_SetConfig+0x298>)
 800abd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd8:	0800abfd 	.word	0x0800abfd
 800abdc:	0800ac3d 	.word	0x0800ac3d
 800abe0:	0800ac05 	.word	0x0800ac05
 800abe4:	0800ac3d 	.word	0x0800ac3d
 800abe8:	0800ac0b 	.word	0x0800ac0b
 800abec:	0800ac3d 	.word	0x0800ac3d
 800abf0:	0800ac3d 	.word	0x0800ac3d
 800abf4:	0800ac3d 	.word	0x0800ac3d
 800abf8:	0800ac13 	.word	0x0800ac13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800abfc:	f7fe f9ee 	bl	8008fdc <HAL_RCC_GetPCLK1Freq>
 800ac00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac02:	e021      	b.n	800ac48 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac04:	4b0c      	ldr	r3, [pc, #48]	@ (800ac38 <UART_SetConfig+0x2f8>)
 800ac06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac08:	e01e      	b.n	800ac48 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac0a:	f7fe f979 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 800ac0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac10:	e01a      	b.n	800ac48 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac18:	e016      	b.n	800ac48 <UART_SetConfig+0x308>
 800ac1a:	bf00      	nop
 800ac1c:	cfff69f3 	.word	0xcfff69f3
 800ac20:	40008000 	.word	0x40008000
 800ac24:	40013800 	.word	0x40013800
 800ac28:	40021000 	.word	0x40021000
 800ac2c:	40004400 	.word	0x40004400
 800ac30:	40004800 	.word	0x40004800
 800ac34:	40004c00 	.word	0x40004c00
 800ac38:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ac40:	2301      	movs	r3, #1
 800ac42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ac46:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ac48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	f000 812a 	beq.w	800aea4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ac50:	697b      	ldr	r3, [r7, #20]
 800ac52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac54:	4a9e      	ldr	r2, [pc, #632]	@ (800aed0 <UART_SetConfig+0x590>)
 800ac56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac5e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac62:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	685a      	ldr	r2, [r3, #4]
 800ac68:	4613      	mov	r3, r2
 800ac6a:	005b      	lsls	r3, r3, #1
 800ac6c:	4413      	add	r3, r2
 800ac6e:	69ba      	ldr	r2, [r7, #24]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d305      	bcc.n	800ac80 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	685b      	ldr	r3, [r3, #4]
 800ac78:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ac7a:	69ba      	ldr	r2, [r7, #24]
 800ac7c:	429a      	cmp	r2, r3
 800ac7e:	d903      	bls.n	800ac88 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800ac80:	2301      	movs	r3, #1
 800ac82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ac86:	e10d      	b.n	800aea4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	60bb      	str	r3, [r7, #8]
 800ac8e:	60fa      	str	r2, [r7, #12]
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac94:	4a8e      	ldr	r2, [pc, #568]	@ (800aed0 <UART_SetConfig+0x590>)
 800ac96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac9a:	b29b      	uxth	r3, r3
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	603b      	str	r3, [r7, #0]
 800aca0:	607a      	str	r2, [r7, #4]
 800aca2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aca6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800acaa:	f7f6 f825 	bl	8000cf8 <__aeabi_uldivmod>
 800acae:	4602      	mov	r2, r0
 800acb0:	460b      	mov	r3, r1
 800acb2:	4610      	mov	r0, r2
 800acb4:	4619      	mov	r1, r3
 800acb6:	f04f 0200 	mov.w	r2, #0
 800acba:	f04f 0300 	mov.w	r3, #0
 800acbe:	020b      	lsls	r3, r1, #8
 800acc0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800acc4:	0202      	lsls	r2, r0, #8
 800acc6:	6979      	ldr	r1, [r7, #20]
 800acc8:	6849      	ldr	r1, [r1, #4]
 800acca:	0849      	lsrs	r1, r1, #1
 800accc:	2000      	movs	r0, #0
 800acce:	460c      	mov	r4, r1
 800acd0:	4605      	mov	r5, r0
 800acd2:	eb12 0804 	adds.w	r8, r2, r4
 800acd6:	eb43 0905 	adc.w	r9, r3, r5
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	469a      	mov	sl, r3
 800ace2:	4693      	mov	fp, r2
 800ace4:	4652      	mov	r2, sl
 800ace6:	465b      	mov	r3, fp
 800ace8:	4640      	mov	r0, r8
 800acea:	4649      	mov	r1, r9
 800acec:	f7f6 f804 	bl	8000cf8 <__aeabi_uldivmod>
 800acf0:	4602      	mov	r2, r0
 800acf2:	460b      	mov	r3, r1
 800acf4:	4613      	mov	r3, r2
 800acf6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800acf8:	6a3b      	ldr	r3, [r7, #32]
 800acfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800acfe:	d308      	bcc.n	800ad12 <UART_SetConfig+0x3d2>
 800ad00:	6a3b      	ldr	r3, [r7, #32]
 800ad02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad06:	d204      	bcs.n	800ad12 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	6a3a      	ldr	r2, [r7, #32]
 800ad0e:	60da      	str	r2, [r3, #12]
 800ad10:	e0c8      	b.n	800aea4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ad12:	2301      	movs	r3, #1
 800ad14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ad18:	e0c4      	b.n	800aea4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	69db      	ldr	r3, [r3, #28]
 800ad1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad22:	d167      	bne.n	800adf4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ad24:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad28:	2b08      	cmp	r3, #8
 800ad2a:	d828      	bhi.n	800ad7e <UART_SetConfig+0x43e>
 800ad2c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad34 <UART_SetConfig+0x3f4>)
 800ad2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad32:	bf00      	nop
 800ad34:	0800ad59 	.word	0x0800ad59
 800ad38:	0800ad61 	.word	0x0800ad61
 800ad3c:	0800ad69 	.word	0x0800ad69
 800ad40:	0800ad7f 	.word	0x0800ad7f
 800ad44:	0800ad6f 	.word	0x0800ad6f
 800ad48:	0800ad7f 	.word	0x0800ad7f
 800ad4c:	0800ad7f 	.word	0x0800ad7f
 800ad50:	0800ad7f 	.word	0x0800ad7f
 800ad54:	0800ad77 	.word	0x0800ad77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad58:	f7fe f940 	bl	8008fdc <HAL_RCC_GetPCLK1Freq>
 800ad5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad5e:	e014      	b.n	800ad8a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad60:	f7fe f952 	bl	8009008 <HAL_RCC_GetPCLK2Freq>
 800ad64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad66:	e010      	b.n	800ad8a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ad68:	4b5a      	ldr	r3, [pc, #360]	@ (800aed4 <UART_SetConfig+0x594>)
 800ad6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad6c:	e00d      	b.n	800ad8a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad6e:	f7fe f8c7 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 800ad72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad74:	e009      	b.n	800ad8a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad7c:	e005      	b.n	800ad8a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ad82:	2301      	movs	r3, #1
 800ad84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ad88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ad8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	f000 8089 	beq.w	800aea4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad96:	4a4e      	ldr	r2, [pc, #312]	@ (800aed0 <UART_SetConfig+0x590>)
 800ad98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada0:	fbb3 f3f2 	udiv	r3, r3, r2
 800ada4:	005a      	lsls	r2, r3, #1
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	085b      	lsrs	r3, r3, #1
 800adac:	441a      	add	r2, r3
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800adb6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800adb8:	6a3b      	ldr	r3, [r7, #32]
 800adba:	2b0f      	cmp	r3, #15
 800adbc:	d916      	bls.n	800adec <UART_SetConfig+0x4ac>
 800adbe:	6a3b      	ldr	r3, [r7, #32]
 800adc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800adc4:	d212      	bcs.n	800adec <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800adc6:	6a3b      	ldr	r3, [r7, #32]
 800adc8:	b29b      	uxth	r3, r3
 800adca:	f023 030f 	bic.w	r3, r3, #15
 800adce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800add0:	6a3b      	ldr	r3, [r7, #32]
 800add2:	085b      	lsrs	r3, r3, #1
 800add4:	b29b      	uxth	r3, r3
 800add6:	f003 0307 	and.w	r3, r3, #7
 800adda:	b29a      	uxth	r2, r3
 800addc:	8bfb      	ldrh	r3, [r7, #30]
 800adde:	4313      	orrs	r3, r2
 800ade0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ade2:	697b      	ldr	r3, [r7, #20]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	8bfa      	ldrh	r2, [r7, #30]
 800ade8:	60da      	str	r2, [r3, #12]
 800adea:	e05b      	b.n	800aea4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800adec:	2301      	movs	r3, #1
 800adee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800adf2:	e057      	b.n	800aea4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800adf4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800adf8:	2b08      	cmp	r3, #8
 800adfa:	d828      	bhi.n	800ae4e <UART_SetConfig+0x50e>
 800adfc:	a201      	add	r2, pc, #4	@ (adr r2, 800ae04 <UART_SetConfig+0x4c4>)
 800adfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae02:	bf00      	nop
 800ae04:	0800ae29 	.word	0x0800ae29
 800ae08:	0800ae31 	.word	0x0800ae31
 800ae0c:	0800ae39 	.word	0x0800ae39
 800ae10:	0800ae4f 	.word	0x0800ae4f
 800ae14:	0800ae3f 	.word	0x0800ae3f
 800ae18:	0800ae4f 	.word	0x0800ae4f
 800ae1c:	0800ae4f 	.word	0x0800ae4f
 800ae20:	0800ae4f 	.word	0x0800ae4f
 800ae24:	0800ae47 	.word	0x0800ae47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae28:	f7fe f8d8 	bl	8008fdc <HAL_RCC_GetPCLK1Freq>
 800ae2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae2e:	e014      	b.n	800ae5a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae30:	f7fe f8ea 	bl	8009008 <HAL_RCC_GetPCLK2Freq>
 800ae34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae36:	e010      	b.n	800ae5a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ae38:	4b26      	ldr	r3, [pc, #152]	@ (800aed4 <UART_SetConfig+0x594>)
 800ae3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ae3c:	e00d      	b.n	800ae5a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae3e:	f7fe f85f 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 800ae42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae44:	e009      	b.n	800ae5a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ae4c:	e005      	b.n	800ae5a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ae58:	bf00      	nop
    }

    if (pclk != 0U)
 800ae5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d021      	beq.n	800aea4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae64:	4a1a      	ldr	r2, [pc, #104]	@ (800aed0 <UART_SetConfig+0x590>)
 800ae66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	085b      	lsrs	r3, r3, #1
 800ae78:	441a      	add	r2, r3
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae84:	6a3b      	ldr	r3, [r7, #32]
 800ae86:	2b0f      	cmp	r3, #15
 800ae88:	d909      	bls.n	800ae9e <UART_SetConfig+0x55e>
 800ae8a:	6a3b      	ldr	r3, [r7, #32]
 800ae8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae90:	d205      	bcs.n	800ae9e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ae92:	6a3b      	ldr	r3, [r7, #32]
 800ae94:	b29a      	uxth	r2, r3
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	60da      	str	r2, [r3, #12]
 800ae9c:	e002      	b.n	800aea4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	2201      	movs	r2, #1
 800aea8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	2201      	movs	r2, #1
 800aeb0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	2200      	movs	r2, #0
 800aebe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aec0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3730      	adds	r7, #48	@ 0x30
 800aec8:	46bd      	mov	sp, r7
 800aeca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aece:	bf00      	nop
 800aed0:	08010d50 	.word	0x08010d50
 800aed4:	00f42400 	.word	0x00f42400

0800aed8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aed8:	b480      	push	{r7}
 800aeda:	b083      	sub	sp, #12
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aee4:	f003 0308 	and.w	r3, r3, #8
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d00a      	beq.n	800af02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	685b      	ldr	r3, [r3, #4]
 800aef2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	430a      	orrs	r2, r1
 800af00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af06:	f003 0301 	and.w	r3, r3, #1
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d00a      	beq.n	800af24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	685b      	ldr	r3, [r3, #4]
 800af14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	430a      	orrs	r2, r1
 800af22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af28:	f003 0302 	and.w	r3, r3, #2
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00a      	beq.n	800af46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	685b      	ldr	r3, [r3, #4]
 800af36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	430a      	orrs	r2, r1
 800af44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af4a:	f003 0304 	and.w	r3, r3, #4
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d00a      	beq.n	800af68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	685b      	ldr	r3, [r3, #4]
 800af58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	430a      	orrs	r2, r1
 800af66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af6c:	f003 0310 	and.w	r3, r3, #16
 800af70:	2b00      	cmp	r3, #0
 800af72:	d00a      	beq.n	800af8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	689b      	ldr	r3, [r3, #8]
 800af7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	430a      	orrs	r2, r1
 800af88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af8e:	f003 0320 	and.w	r3, r3, #32
 800af92:	2b00      	cmp	r3, #0
 800af94:	d00a      	beq.n	800afac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	689b      	ldr	r3, [r3, #8]
 800af9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	430a      	orrs	r2, r1
 800afaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d01a      	beq.n	800afee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	685b      	ldr	r3, [r3, #4]
 800afbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	430a      	orrs	r2, r1
 800afcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800afd6:	d10a      	bne.n	800afee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	685b      	ldr	r3, [r3, #4]
 800afde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	430a      	orrs	r2, r1
 800afec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00a      	beq.n	800b010 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	430a      	orrs	r2, r1
 800b00e:	605a      	str	r2, [r3, #4]
  }
}
 800b010:	bf00      	nop
 800b012:	370c      	adds	r7, #12
 800b014:	46bd      	mov	sp, r7
 800b016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01a:	4770      	bx	lr

0800b01c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b098      	sub	sp, #96	@ 0x60
 800b020:	af02      	add	r7, sp, #8
 800b022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b02c:	f7fb fcca 	bl	80069c4 <HAL_GetTick>
 800b030:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f003 0308 	and.w	r3, r3, #8
 800b03c:	2b08      	cmp	r3, #8
 800b03e:	d12f      	bne.n	800b0a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b040:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b044:	9300      	str	r3, [sp, #0]
 800b046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b048:	2200      	movs	r2, #0
 800b04a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 f88e 	bl	800b170 <UART_WaitOnFlagUntilTimeout>
 800b054:	4603      	mov	r3, r0
 800b056:	2b00      	cmp	r3, #0
 800b058:	d022      	beq.n	800b0a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b062:	e853 3f00 	ldrex	r3, [r3]
 800b066:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b06a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b06e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	461a      	mov	r2, r3
 800b076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b078:	647b      	str	r3, [r7, #68]	@ 0x44
 800b07a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b07c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b07e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b080:	e841 2300 	strex	r3, r2, [r1]
 800b084:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d1e6      	bne.n	800b05a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2220      	movs	r2, #32
 800b090:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2200      	movs	r2, #0
 800b098:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b09c:	2303      	movs	r3, #3
 800b09e:	e063      	b.n	800b168 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f003 0304 	and.w	r3, r3, #4
 800b0aa:	2b04      	cmp	r3, #4
 800b0ac:	d149      	bne.n	800b142 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b0ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b0b2:	9300      	str	r3, [sp, #0]
 800b0b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f000 f857 	bl	800b170 <UART_WaitOnFlagUntilTimeout>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d03c      	beq.n	800b142 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0d0:	e853 3f00 	ldrex	r3, [r3]
 800b0d4:	623b      	str	r3, [r7, #32]
   return(result);
 800b0d6:	6a3b      	ldr	r3, [r7, #32]
 800b0d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b0e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b0ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b0ee:	e841 2300 	strex	r3, r2, [r1]
 800b0f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b0f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d1e6      	bne.n	800b0c8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	3308      	adds	r3, #8
 800b100:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	e853 3f00 	ldrex	r3, [r3]
 800b108:	60fb      	str	r3, [r7, #12]
   return(result);
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f023 0301 	bic.w	r3, r3, #1
 800b110:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	3308      	adds	r3, #8
 800b118:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b11a:	61fa      	str	r2, [r7, #28]
 800b11c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b11e:	69b9      	ldr	r1, [r7, #24]
 800b120:	69fa      	ldr	r2, [r7, #28]
 800b122:	e841 2300 	strex	r3, r2, [r1]
 800b126:	617b      	str	r3, [r7, #20]
   return(result);
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d1e5      	bne.n	800b0fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2220      	movs	r2, #32
 800b132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2200      	movs	r2, #0
 800b13a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b13e:	2303      	movs	r3, #3
 800b140:	e012      	b.n	800b168 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2220      	movs	r2, #32
 800b146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2220      	movs	r2, #32
 800b14e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2200      	movs	r2, #0
 800b156:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2200      	movs	r2, #0
 800b15c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2200      	movs	r2, #0
 800b162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b166:	2300      	movs	r3, #0
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3758      	adds	r7, #88	@ 0x58
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b084      	sub	sp, #16
 800b174:	af00      	add	r7, sp, #0
 800b176:	60f8      	str	r0, [r7, #12]
 800b178:	60b9      	str	r1, [r7, #8]
 800b17a:	603b      	str	r3, [r7, #0]
 800b17c:	4613      	mov	r3, r2
 800b17e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b180:	e04f      	b.n	800b222 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b182:	69bb      	ldr	r3, [r7, #24]
 800b184:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b188:	d04b      	beq.n	800b222 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b18a:	f7fb fc1b 	bl	80069c4 <HAL_GetTick>
 800b18e:	4602      	mov	r2, r0
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	1ad3      	subs	r3, r2, r3
 800b194:	69ba      	ldr	r2, [r7, #24]
 800b196:	429a      	cmp	r2, r3
 800b198:	d302      	bcc.n	800b1a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800b19a:	69bb      	ldr	r3, [r7, #24]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d101      	bne.n	800b1a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b1a0:	2303      	movs	r3, #3
 800b1a2:	e04e      	b.n	800b242 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f003 0304 	and.w	r3, r3, #4
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d037      	beq.n	800b222 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	2b80      	cmp	r3, #128	@ 0x80
 800b1b6:	d034      	beq.n	800b222 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	2b40      	cmp	r3, #64	@ 0x40
 800b1bc:	d031      	beq.n	800b222 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	69db      	ldr	r3, [r3, #28]
 800b1c4:	f003 0308 	and.w	r3, r3, #8
 800b1c8:	2b08      	cmp	r3, #8
 800b1ca:	d110      	bne.n	800b1ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	2208      	movs	r2, #8
 800b1d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b1d4:	68f8      	ldr	r0, [r7, #12]
 800b1d6:	f000 f920 	bl	800b41a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	2208      	movs	r2, #8
 800b1de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	e029      	b.n	800b242 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	69db      	ldr	r3, [r3, #28]
 800b1f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b1f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1fc:	d111      	bne.n	800b222 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b206:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b208:	68f8      	ldr	r0, [r7, #12]
 800b20a:	f000 f906 	bl	800b41a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2220      	movs	r2, #32
 800b212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	2200      	movs	r2, #0
 800b21a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b21e:	2303      	movs	r3, #3
 800b220:	e00f      	b.n	800b242 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	69da      	ldr	r2, [r3, #28]
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	4013      	ands	r3, r2
 800b22c:	68ba      	ldr	r2, [r7, #8]
 800b22e:	429a      	cmp	r2, r3
 800b230:	bf0c      	ite	eq
 800b232:	2301      	moveq	r3, #1
 800b234:	2300      	movne	r3, #0
 800b236:	b2db      	uxtb	r3, r3
 800b238:	461a      	mov	r2, r3
 800b23a:	79fb      	ldrb	r3, [r7, #7]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d0a0      	beq.n	800b182 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b240:	2300      	movs	r3, #0
}
 800b242:	4618      	mov	r0, r3
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}
	...

0800b24c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b096      	sub	sp, #88	@ 0x58
 800b250:	af00      	add	r7, sp, #0
 800b252:	60f8      	str	r0, [r7, #12]
 800b254:	60b9      	str	r1, [r7, #8]
 800b256:	4613      	mov	r3, r2
 800b258:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	68ba      	ldr	r2, [r7, #8]
 800b25e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	88fa      	ldrh	r2, [r7, #6]
 800b264:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2200      	movs	r2, #0
 800b26c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2222      	movs	r2, #34	@ 0x22
 800b274:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d02d      	beq.n	800b2de <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b288:	4a40      	ldr	r2, [pc, #256]	@ (800b38c <UART_Start_Receive_DMA+0x140>)
 800b28a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b292:	4a3f      	ldr	r2, [pc, #252]	@ (800b390 <UART_Start_Receive_DMA+0x144>)
 800b294:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b29c:	4a3d      	ldr	r2, [pc, #244]	@ (800b394 <UART_Start_Receive_DMA+0x148>)
 800b29e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	3324      	adds	r3, #36	@ 0x24
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2bc:	461a      	mov	r2, r3
 800b2be:	88fb      	ldrh	r3, [r7, #6]
 800b2c0:	f7fb fdfc 	bl	8006ebc <HAL_DMA_Start_IT>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d009      	beq.n	800b2de <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	2210      	movs	r2, #16
 800b2ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	2220      	movs	r2, #32
 800b2d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	e051      	b.n	800b382 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	691b      	ldr	r3, [r3, #16]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d018      	beq.n	800b318 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ee:	e853 3f00 	ldrex	r3, [r3]
 800b2f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b2f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b2fa:	657b      	str	r3, [r7, #84]	@ 0x54
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	461a      	mov	r2, r3
 800b302:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b304:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b306:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b308:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b30a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b30c:	e841 2300 	strex	r3, r2, [r1]
 800b310:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b312:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b314:	2b00      	cmp	r3, #0
 800b316:	d1e6      	bne.n	800b2e6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	3308      	adds	r3, #8
 800b31e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b322:	e853 3f00 	ldrex	r3, [r3]
 800b326:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b32a:	f043 0301 	orr.w	r3, r3, #1
 800b32e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	3308      	adds	r3, #8
 800b336:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b338:	637a      	str	r2, [r7, #52]	@ 0x34
 800b33a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b33c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b33e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b340:	e841 2300 	strex	r3, r2, [r1]
 800b344:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d1e5      	bne.n	800b318 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	3308      	adds	r3, #8
 800b352:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	e853 3f00 	ldrex	r3, [r3]
 800b35a:	613b      	str	r3, [r7, #16]
   return(result);
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b362:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	3308      	adds	r3, #8
 800b36a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b36c:	623a      	str	r2, [r7, #32]
 800b36e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b370:	69f9      	ldr	r1, [r7, #28]
 800b372:	6a3a      	ldr	r2, [r7, #32]
 800b374:	e841 2300 	strex	r3, r2, [r1]
 800b378:	61bb      	str	r3, [r7, #24]
   return(result);
 800b37a:	69bb      	ldr	r3, [r7, #24]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d1e5      	bne.n	800b34c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b380:	2300      	movs	r3, #0
}
 800b382:	4618      	mov	r0, r3
 800b384:	3758      	adds	r7, #88	@ 0x58
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}
 800b38a:	bf00      	nop
 800b38c:	0800b4e7 	.word	0x0800b4e7
 800b390:	0800b613 	.word	0x0800b613
 800b394:	0800b651 	.word	0x0800b651

0800b398 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b398:	b480      	push	{r7}
 800b39a:	b08f      	sub	sp, #60	@ 0x3c
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3a6:	6a3b      	ldr	r3, [r7, #32]
 800b3a8:	e853 3f00 	ldrex	r3, [r3]
 800b3ac:	61fb      	str	r3, [r7, #28]
   return(result);
 800b3ae:	69fb      	ldr	r3, [r7, #28]
 800b3b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b3b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b3c0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b3c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3c6:	e841 2300 	strex	r3, r2, [r1]
 800b3ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b3cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d1e6      	bne.n	800b3a0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	3308      	adds	r3, #8
 800b3d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	e853 3f00 	ldrex	r3, [r3]
 800b3e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b3e8:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	3308      	adds	r3, #8
 800b3f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3f2:	61ba      	str	r2, [r7, #24]
 800b3f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f6:	6979      	ldr	r1, [r7, #20]
 800b3f8:	69ba      	ldr	r2, [r7, #24]
 800b3fa:	e841 2300 	strex	r3, r2, [r1]
 800b3fe:	613b      	str	r3, [r7, #16]
   return(result);
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d1e5      	bne.n	800b3d2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2220      	movs	r2, #32
 800b40a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b40e:	bf00      	nop
 800b410:	373c      	adds	r7, #60	@ 0x3c
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr

0800b41a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b41a:	b480      	push	{r7}
 800b41c:	b095      	sub	sp, #84	@ 0x54
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b42a:	e853 3f00 	ldrex	r3, [r3]
 800b42e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b432:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	461a      	mov	r2, r3
 800b43e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b440:	643b      	str	r3, [r7, #64]	@ 0x40
 800b442:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b444:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b446:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b448:	e841 2300 	strex	r3, r2, [r1]
 800b44c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b44e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b450:	2b00      	cmp	r3, #0
 800b452:	d1e6      	bne.n	800b422 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	3308      	adds	r3, #8
 800b45a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45c:	6a3b      	ldr	r3, [r7, #32]
 800b45e:	e853 3f00 	ldrex	r3, [r3]
 800b462:	61fb      	str	r3, [r7, #28]
   return(result);
 800b464:	69fb      	ldr	r3, [r7, #28]
 800b466:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b46a:	f023 0301 	bic.w	r3, r3, #1
 800b46e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	3308      	adds	r3, #8
 800b476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b478:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b47a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b47c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b47e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b480:	e841 2300 	strex	r3, r2, [r1]
 800b484:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d1e3      	bne.n	800b454 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b490:	2b01      	cmp	r3, #1
 800b492:	d118      	bne.n	800b4c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	e853 3f00 	ldrex	r3, [r3]
 800b4a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	f023 0310 	bic.w	r3, r3, #16
 800b4a8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4b2:	61bb      	str	r3, [r7, #24]
 800b4b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4b6:	6979      	ldr	r1, [r7, #20]
 800b4b8:	69ba      	ldr	r2, [r7, #24]
 800b4ba:	e841 2300 	strex	r3, r2, [r1]
 800b4be:	613b      	str	r3, [r7, #16]
   return(result);
 800b4c0:	693b      	ldr	r3, [r7, #16]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d1e6      	bne.n	800b494 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2220      	movs	r2, #32
 800b4ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b4da:	bf00      	nop
 800b4dc:	3754      	adds	r7, #84	@ 0x54
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e4:	4770      	bx	lr

0800b4e6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b4e6:	b580      	push	{r7, lr}
 800b4e8:	b09c      	sub	sp, #112	@ 0x70
 800b4ea:	af00      	add	r7, sp, #0
 800b4ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f003 0320 	and.w	r3, r3, #32
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d171      	bne.n	800b5e6 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b502:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b504:	2200      	movs	r2, #0
 800b506:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b50a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b512:	e853 3f00 	ldrex	r3, [r3]
 800b516:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b518:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b51a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b51e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	461a      	mov	r2, r3
 800b526:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b528:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b52a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b52c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b52e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b530:	e841 2300 	strex	r3, r2, [r1]
 800b534:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b536:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d1e6      	bne.n	800b50a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b53c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	3308      	adds	r3, #8
 800b542:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b546:	e853 3f00 	ldrex	r3, [r3]
 800b54a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b54c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b54e:	f023 0301 	bic.w	r3, r3, #1
 800b552:	667b      	str	r3, [r7, #100]	@ 0x64
 800b554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	3308      	adds	r3, #8
 800b55a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b55c:	647a      	str	r2, [r7, #68]	@ 0x44
 800b55e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b560:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b562:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b564:	e841 2300 	strex	r3, r2, [r1]
 800b568:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b56a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d1e5      	bne.n	800b53c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	3308      	adds	r3, #8
 800b576:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b57a:	e853 3f00 	ldrex	r3, [r3]
 800b57e:	623b      	str	r3, [r7, #32]
   return(result);
 800b580:	6a3b      	ldr	r3, [r7, #32]
 800b582:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b586:	663b      	str	r3, [r7, #96]	@ 0x60
 800b588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	3308      	adds	r3, #8
 800b58e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b590:	633a      	str	r2, [r7, #48]	@ 0x30
 800b592:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b594:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b596:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b598:	e841 2300 	strex	r3, r2, [r1]
 800b59c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d1e5      	bne.n	800b570 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b5a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5a6:	2220      	movs	r2, #32
 800b5a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5b0:	2b01      	cmp	r3, #1
 800b5b2:	d118      	bne.n	800b5e6 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	e853 3f00 	ldrex	r3, [r3]
 800b5c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	f023 0310 	bic.w	r3, r3, #16
 800b5c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b5ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5d2:	61fb      	str	r3, [r7, #28]
 800b5d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5d6:	69b9      	ldr	r1, [r7, #24]
 800b5d8:	69fa      	ldr	r2, [r7, #28]
 800b5da:	e841 2300 	strex	r3, r2, [r1]
 800b5de:	617b      	str	r3, [r7, #20]
   return(result);
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d1e6      	bne.n	800b5b4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d107      	bne.n	800b604 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b5fa:	4619      	mov	r1, r3
 800b5fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b5fe:	f7ff f969 	bl	800a8d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b602:	e002      	b.n	800b60a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b604:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b606:	f7ff f947 	bl	800a898 <HAL_UART_RxCpltCallback>
}
 800b60a:	bf00      	nop
 800b60c:	3770      	adds	r7, #112	@ 0x70
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}

0800b612 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b612:	b580      	push	{r7, lr}
 800b614:	b084      	sub	sp, #16
 800b616:	af00      	add	r7, sp, #0
 800b618:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b61e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	2201      	movs	r2, #1
 800b624:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d109      	bne.n	800b642 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b634:	085b      	lsrs	r3, r3, #1
 800b636:	b29b      	uxth	r3, r3
 800b638:	4619      	mov	r1, r3
 800b63a:	68f8      	ldr	r0, [r7, #12]
 800b63c:	f7ff f94a 	bl	800a8d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b640:	e002      	b.n	800b648 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b642:	68f8      	ldr	r0, [r7, #12]
 800b644:	f7ff f932 	bl	800a8ac <HAL_UART_RxHalfCpltCallback>
}
 800b648:	bf00      	nop
 800b64a:	3710      	adds	r7, #16
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}

0800b650 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b086      	sub	sp, #24
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b65c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b664:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b66c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	689b      	ldr	r3, [r3, #8]
 800b674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b678:	2b80      	cmp	r3, #128	@ 0x80
 800b67a:	d109      	bne.n	800b690 <UART_DMAError+0x40>
 800b67c:	693b      	ldr	r3, [r7, #16]
 800b67e:	2b21      	cmp	r3, #33	@ 0x21
 800b680:	d106      	bne.n	800b690 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	2200      	movs	r2, #0
 800b686:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b68a:	6978      	ldr	r0, [r7, #20]
 800b68c:	f7ff fe84 	bl	800b398 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	689b      	ldr	r3, [r3, #8]
 800b696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b69a:	2b40      	cmp	r3, #64	@ 0x40
 800b69c:	d109      	bne.n	800b6b2 <UART_DMAError+0x62>
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2b22      	cmp	r3, #34	@ 0x22
 800b6a2:	d106      	bne.n	800b6b2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b6ac:	6978      	ldr	r0, [r7, #20]
 800b6ae:	f7ff feb4 	bl	800b41a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6b8:	f043 0210 	orr.w	r2, r3, #16
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6c2:	6978      	ldr	r0, [r7, #20]
 800b6c4:	f7ff f8fc 	bl	800a8c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6c8:	bf00      	nop
 800b6ca:	3718      	adds	r7, #24
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}

0800b6d0 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	60f8      	str	r0, [r7, #12]
 800b6d8:	60b9      	str	r1, [r7, #8]
 800b6da:	607a      	str	r2, [r7, #4]
 800b6dc:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d101      	bne.n	800b6e8 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	e058      	b.n	800b79a <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d106      	bne.n	800b700 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800b6fa:	68f8      	ldr	r0, [r7, #12]
 800b6fc:	f7fa ffa4 	bl	8006648 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2224      	movs	r2, #36	@ 0x24
 800b704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	681a      	ldr	r2, [r3, #0]
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f022 0201 	bic.w	r2, r2, #1
 800b716:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d002      	beq.n	800b726 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 800b720:	68f8      	ldr	r0, [r7, #12]
 800b722:	f7ff fbd9 	bl	800aed8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b726:	68f8      	ldr	r0, [r7, #12]
 800b728:	f7ff f90a 	bl	800a940 <UART_SetConfig>
 800b72c:	4603      	mov	r3, r0
 800b72e:	2b01      	cmp	r3, #1
 800b730:	d101      	bne.n	800b736 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 800b732:	2301      	movs	r3, #1
 800b734:	e031      	b.n	800b79a <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	689a      	ldr	r2, [r3, #8]
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b744:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	689b      	ldr	r3, [r3, #8]
 800b74c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	430a      	orrs	r2, r1
 800b758:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	055b      	lsls	r3, r3, #21
 800b75e:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	041b      	lsls	r3, r3, #16
 800b764:	697a      	ldr	r2, [r7, #20]
 800b766:	4313      	orrs	r3, r2
 800b768:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 800b774:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800b778:	68fa      	ldr	r2, [r7, #12]
 800b77a:	6812      	ldr	r2, [r2, #0]
 800b77c:	6979      	ldr	r1, [r7, #20]
 800b77e:	430b      	orrs	r3, r1
 800b780:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	681a      	ldr	r2, [r3, #0]
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f042 0201 	orr.w	r2, r2, #1
 800b790:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	f7ff fc42 	bl	800b01c <UART_CheckIdleState>
 800b798:	4603      	mov	r3, r0
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3718      	adds	r7, #24
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b7a2:	b480      	push	{r7}
 800b7a4:	b085      	sub	sp, #20
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b7b0:	2b01      	cmp	r3, #1
 800b7b2:	d101      	bne.n	800b7b8 <HAL_UARTEx_DisableFifoMode+0x16>
 800b7b4:	2302      	movs	r3, #2
 800b7b6:	e027      	b.n	800b808 <HAL_UARTEx_DisableFifoMode+0x66>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2224      	movs	r2, #36	@ 0x24
 800b7c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	681a      	ldr	r2, [r3, #0]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f022 0201 	bic.w	r2, r2, #1
 800b7de:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b7e6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	68fa      	ldr	r2, [r7, #12]
 800b7f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2220      	movs	r2, #32
 800b7fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b806:	2300      	movs	r3, #0
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3714      	adds	r7, #20
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr

0800b814 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b084      	sub	sp, #16
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
 800b81c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b824:	2b01      	cmp	r3, #1
 800b826:	d101      	bne.n	800b82c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b828:	2302      	movs	r3, #2
 800b82a:	e02d      	b.n	800b888 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2201      	movs	r2, #1
 800b830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2224      	movs	r2, #36	@ 0x24
 800b838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	681a      	ldr	r2, [r3, #0]
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	f022 0201 	bic.w	r2, r2, #1
 800b852:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	689b      	ldr	r3, [r3, #8]
 800b85a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	683a      	ldr	r2, [r7, #0]
 800b864:	430a      	orrs	r2, r1
 800b866:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f000 f84f 	bl	800b90c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	68fa      	ldr	r2, [r7, #12]
 800b874:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2220      	movs	r2, #32
 800b87a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2200      	movs	r2, #0
 800b882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b886:	2300      	movs	r3, #0
}
 800b888:	4618      	mov	r0, r3
 800b88a:	3710      	adds	r7, #16
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}

0800b890 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
 800b898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d101      	bne.n	800b8a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b8a4:	2302      	movs	r3, #2
 800b8a6:	e02d      	b.n	800b904 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2201      	movs	r2, #1
 800b8ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2224      	movs	r2, #36	@ 0x24
 800b8b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f022 0201 	bic.w	r2, r2, #1
 800b8ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	683a      	ldr	r2, [r7, #0]
 800b8e0:	430a      	orrs	r2, r1
 800b8e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b8e4:	6878      	ldr	r0, [r7, #4]
 800b8e6:	f000 f811 	bl	800b90c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	68fa      	ldr	r2, [r7, #12]
 800b8f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2220      	movs	r2, #32
 800b8f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b902:	2300      	movs	r3, #0
}
 800b904:	4618      	mov	r0, r3
 800b906:	3710      	adds	r7, #16
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}

0800b90c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b085      	sub	sp, #20
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d108      	bne.n	800b92e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2201      	movs	r2, #1
 800b920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2201      	movs	r2, #1
 800b928:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b92c:	e031      	b.n	800b992 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b92e:	2308      	movs	r3, #8
 800b930:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b932:	2308      	movs	r3, #8
 800b934:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	689b      	ldr	r3, [r3, #8]
 800b93c:	0e5b      	lsrs	r3, r3, #25
 800b93e:	b2db      	uxtb	r3, r3
 800b940:	f003 0307 	and.w	r3, r3, #7
 800b944:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	689b      	ldr	r3, [r3, #8]
 800b94c:	0f5b      	lsrs	r3, r3, #29
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	f003 0307 	and.w	r3, r3, #7
 800b954:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b956:	7bbb      	ldrb	r3, [r7, #14]
 800b958:	7b3a      	ldrb	r2, [r7, #12]
 800b95a:	4911      	ldr	r1, [pc, #68]	@ (800b9a0 <UARTEx_SetNbDataToProcess+0x94>)
 800b95c:	5c8a      	ldrb	r2, [r1, r2]
 800b95e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b962:	7b3a      	ldrb	r2, [r7, #12]
 800b964:	490f      	ldr	r1, [pc, #60]	@ (800b9a4 <UARTEx_SetNbDataToProcess+0x98>)
 800b966:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b968:	fb93 f3f2 	sdiv	r3, r3, r2
 800b96c:	b29a      	uxth	r2, r3
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b974:	7bfb      	ldrb	r3, [r7, #15]
 800b976:	7b7a      	ldrb	r2, [r7, #13]
 800b978:	4909      	ldr	r1, [pc, #36]	@ (800b9a0 <UARTEx_SetNbDataToProcess+0x94>)
 800b97a:	5c8a      	ldrb	r2, [r1, r2]
 800b97c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b980:	7b7a      	ldrb	r2, [r7, #13]
 800b982:	4908      	ldr	r1, [pc, #32]	@ (800b9a4 <UARTEx_SetNbDataToProcess+0x98>)
 800b984:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b986:	fb93 f3f2 	sdiv	r3, r3, r2
 800b98a:	b29a      	uxth	r2, r3
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b992:	bf00      	nop
 800b994:	3714      	adds	r7, #20
 800b996:	46bd      	mov	sp, r7
 800b998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99c:	4770      	bx	lr
 800b99e:	bf00      	nop
 800b9a0:	08010d68 	.word	0x08010d68
 800b9a4:	08010d70 	.word	0x08010d70

0800b9a8 <__assert_func>:
 800b9a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9aa:	4614      	mov	r4, r2
 800b9ac:	461a      	mov	r2, r3
 800b9ae:	4b09      	ldr	r3, [pc, #36]	@ (800b9d4 <__assert_func+0x2c>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4605      	mov	r5, r0
 800b9b4:	68d8      	ldr	r0, [r3, #12]
 800b9b6:	b954      	cbnz	r4, 800b9ce <__assert_func+0x26>
 800b9b8:	4b07      	ldr	r3, [pc, #28]	@ (800b9d8 <__assert_func+0x30>)
 800b9ba:	461c      	mov	r4, r3
 800b9bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b9c0:	9100      	str	r1, [sp, #0]
 800b9c2:	462b      	mov	r3, r5
 800b9c4:	4905      	ldr	r1, [pc, #20]	@ (800b9dc <__assert_func+0x34>)
 800b9c6:	f001 fbe7 	bl	800d198 <fiprintf>
 800b9ca:	f001 fda7 	bl	800d51c <abort>
 800b9ce:	4b04      	ldr	r3, [pc, #16]	@ (800b9e0 <__assert_func+0x38>)
 800b9d0:	e7f4      	b.n	800b9bc <__assert_func+0x14>
 800b9d2:	bf00      	nop
 800b9d4:	200001e4 	.word	0x200001e4
 800b9d8:	08010db3 	.word	0x08010db3
 800b9dc:	08010d85 	.word	0x08010d85
 800b9e0:	08010d78 	.word	0x08010d78

0800b9e4 <sulp>:
 800b9e4:	b570      	push	{r4, r5, r6, lr}
 800b9e6:	4604      	mov	r4, r0
 800b9e8:	460d      	mov	r5, r1
 800b9ea:	ec45 4b10 	vmov	d0, r4, r5
 800b9ee:	4616      	mov	r6, r2
 800b9f0:	f003 fbaa 	bl	800f148 <__ulp>
 800b9f4:	ec51 0b10 	vmov	r0, r1, d0
 800b9f8:	b17e      	cbz	r6, 800ba1a <sulp+0x36>
 800b9fa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b9fe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	dd09      	ble.n	800ba1a <sulp+0x36>
 800ba06:	051b      	lsls	r3, r3, #20
 800ba08:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ba0c:	2400      	movs	r4, #0
 800ba0e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ba12:	4622      	mov	r2, r4
 800ba14:	462b      	mov	r3, r5
 800ba16:	f7f4 fe27 	bl	8000668 <__aeabi_dmul>
 800ba1a:	ec41 0b10 	vmov	d0, r0, r1
 800ba1e:	bd70      	pop	{r4, r5, r6, pc}

0800ba20 <_strtod_l>:
 800ba20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba24:	b09f      	sub	sp, #124	@ 0x7c
 800ba26:	460c      	mov	r4, r1
 800ba28:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ba2e:	9005      	str	r0, [sp, #20]
 800ba30:	f04f 0a00 	mov.w	sl, #0
 800ba34:	f04f 0b00 	mov.w	fp, #0
 800ba38:	460a      	mov	r2, r1
 800ba3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ba3c:	7811      	ldrb	r1, [r2, #0]
 800ba3e:	292b      	cmp	r1, #43	@ 0x2b
 800ba40:	d04a      	beq.n	800bad8 <_strtod_l+0xb8>
 800ba42:	d838      	bhi.n	800bab6 <_strtod_l+0x96>
 800ba44:	290d      	cmp	r1, #13
 800ba46:	d832      	bhi.n	800baae <_strtod_l+0x8e>
 800ba48:	2908      	cmp	r1, #8
 800ba4a:	d832      	bhi.n	800bab2 <_strtod_l+0x92>
 800ba4c:	2900      	cmp	r1, #0
 800ba4e:	d03b      	beq.n	800bac8 <_strtod_l+0xa8>
 800ba50:	2200      	movs	r2, #0
 800ba52:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ba54:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ba56:	782a      	ldrb	r2, [r5, #0]
 800ba58:	2a30      	cmp	r2, #48	@ 0x30
 800ba5a:	f040 80b3 	bne.w	800bbc4 <_strtod_l+0x1a4>
 800ba5e:	786a      	ldrb	r2, [r5, #1]
 800ba60:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ba64:	2a58      	cmp	r2, #88	@ 0x58
 800ba66:	d16e      	bne.n	800bb46 <_strtod_l+0x126>
 800ba68:	9302      	str	r3, [sp, #8]
 800ba6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba6c:	9301      	str	r3, [sp, #4]
 800ba6e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ba70:	9300      	str	r3, [sp, #0]
 800ba72:	4a8e      	ldr	r2, [pc, #568]	@ (800bcac <_strtod_l+0x28c>)
 800ba74:	9805      	ldr	r0, [sp, #20]
 800ba76:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ba78:	a919      	add	r1, sp, #100	@ 0x64
 800ba7a:	f002 fc57 	bl	800e32c <__gethex>
 800ba7e:	f010 060f 	ands.w	r6, r0, #15
 800ba82:	4604      	mov	r4, r0
 800ba84:	d005      	beq.n	800ba92 <_strtod_l+0x72>
 800ba86:	2e06      	cmp	r6, #6
 800ba88:	d128      	bne.n	800badc <_strtod_l+0xbc>
 800ba8a:	3501      	adds	r5, #1
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	9519      	str	r5, [sp, #100]	@ 0x64
 800ba90:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	f040 858e 	bne.w	800c5b6 <_strtod_l+0xb96>
 800ba9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba9c:	b1cb      	cbz	r3, 800bad2 <_strtod_l+0xb2>
 800ba9e:	4652      	mov	r2, sl
 800baa0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800baa4:	ec43 2b10 	vmov	d0, r2, r3
 800baa8:	b01f      	add	sp, #124	@ 0x7c
 800baaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baae:	2920      	cmp	r1, #32
 800bab0:	d1ce      	bne.n	800ba50 <_strtod_l+0x30>
 800bab2:	3201      	adds	r2, #1
 800bab4:	e7c1      	b.n	800ba3a <_strtod_l+0x1a>
 800bab6:	292d      	cmp	r1, #45	@ 0x2d
 800bab8:	d1ca      	bne.n	800ba50 <_strtod_l+0x30>
 800baba:	2101      	movs	r1, #1
 800babc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800babe:	1c51      	adds	r1, r2, #1
 800bac0:	9119      	str	r1, [sp, #100]	@ 0x64
 800bac2:	7852      	ldrb	r2, [r2, #1]
 800bac4:	2a00      	cmp	r2, #0
 800bac6:	d1c5      	bne.n	800ba54 <_strtod_l+0x34>
 800bac8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800baca:	9419      	str	r4, [sp, #100]	@ 0x64
 800bacc:	2b00      	cmp	r3, #0
 800bace:	f040 8570 	bne.w	800c5b2 <_strtod_l+0xb92>
 800bad2:	4652      	mov	r2, sl
 800bad4:	465b      	mov	r3, fp
 800bad6:	e7e5      	b.n	800baa4 <_strtod_l+0x84>
 800bad8:	2100      	movs	r1, #0
 800bada:	e7ef      	b.n	800babc <_strtod_l+0x9c>
 800badc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bade:	b13a      	cbz	r2, 800baf0 <_strtod_l+0xd0>
 800bae0:	2135      	movs	r1, #53	@ 0x35
 800bae2:	a81c      	add	r0, sp, #112	@ 0x70
 800bae4:	f003 fc2a 	bl	800f33c <__copybits>
 800bae8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800baea:	9805      	ldr	r0, [sp, #20]
 800baec:	f002 fff8 	bl	800eae0 <_Bfree>
 800baf0:	3e01      	subs	r6, #1
 800baf2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800baf4:	2e04      	cmp	r6, #4
 800baf6:	d806      	bhi.n	800bb06 <_strtod_l+0xe6>
 800baf8:	e8df f006 	tbb	[pc, r6]
 800bafc:	201d0314 	.word	0x201d0314
 800bb00:	14          	.byte	0x14
 800bb01:	00          	.byte	0x00
 800bb02:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800bb06:	05e1      	lsls	r1, r4, #23
 800bb08:	bf48      	it	mi
 800bb0a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800bb0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bb12:	0d1b      	lsrs	r3, r3, #20
 800bb14:	051b      	lsls	r3, r3, #20
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d1bb      	bne.n	800ba92 <_strtod_l+0x72>
 800bb1a:	f001 fcad 	bl	800d478 <__errno>
 800bb1e:	2322      	movs	r3, #34	@ 0x22
 800bb20:	6003      	str	r3, [r0, #0]
 800bb22:	e7b6      	b.n	800ba92 <_strtod_l+0x72>
 800bb24:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800bb28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bb2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800bb30:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bb34:	e7e7      	b.n	800bb06 <_strtod_l+0xe6>
 800bb36:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800bcb4 <_strtod_l+0x294>
 800bb3a:	e7e4      	b.n	800bb06 <_strtod_l+0xe6>
 800bb3c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800bb40:	f04f 3aff 	mov.w	sl, #4294967295
 800bb44:	e7df      	b.n	800bb06 <_strtod_l+0xe6>
 800bb46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb48:	1c5a      	adds	r2, r3, #1
 800bb4a:	9219      	str	r2, [sp, #100]	@ 0x64
 800bb4c:	785b      	ldrb	r3, [r3, #1]
 800bb4e:	2b30      	cmp	r3, #48	@ 0x30
 800bb50:	d0f9      	beq.n	800bb46 <_strtod_l+0x126>
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d09d      	beq.n	800ba92 <_strtod_l+0x72>
 800bb56:	2301      	movs	r3, #1
 800bb58:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb5c:	930c      	str	r3, [sp, #48]	@ 0x30
 800bb5e:	2300      	movs	r3, #0
 800bb60:	9308      	str	r3, [sp, #32]
 800bb62:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb64:	461f      	mov	r7, r3
 800bb66:	220a      	movs	r2, #10
 800bb68:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800bb6a:	7805      	ldrb	r5, [r0, #0]
 800bb6c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800bb70:	b2d9      	uxtb	r1, r3
 800bb72:	2909      	cmp	r1, #9
 800bb74:	d928      	bls.n	800bbc8 <_strtod_l+0x1a8>
 800bb76:	494e      	ldr	r1, [pc, #312]	@ (800bcb0 <_strtod_l+0x290>)
 800bb78:	2201      	movs	r2, #1
 800bb7a:	f001 fbf5 	bl	800d368 <strncmp>
 800bb7e:	2800      	cmp	r0, #0
 800bb80:	d032      	beq.n	800bbe8 <_strtod_l+0x1c8>
 800bb82:	2000      	movs	r0, #0
 800bb84:	462a      	mov	r2, r5
 800bb86:	4681      	mov	r9, r0
 800bb88:	463d      	mov	r5, r7
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	2a65      	cmp	r2, #101	@ 0x65
 800bb8e:	d001      	beq.n	800bb94 <_strtod_l+0x174>
 800bb90:	2a45      	cmp	r2, #69	@ 0x45
 800bb92:	d114      	bne.n	800bbbe <_strtod_l+0x19e>
 800bb94:	b91d      	cbnz	r5, 800bb9e <_strtod_l+0x17e>
 800bb96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb98:	4302      	orrs	r2, r0
 800bb9a:	d095      	beq.n	800bac8 <_strtod_l+0xa8>
 800bb9c:	2500      	movs	r5, #0
 800bb9e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800bba0:	1c62      	adds	r2, r4, #1
 800bba2:	9219      	str	r2, [sp, #100]	@ 0x64
 800bba4:	7862      	ldrb	r2, [r4, #1]
 800bba6:	2a2b      	cmp	r2, #43	@ 0x2b
 800bba8:	d077      	beq.n	800bc9a <_strtod_l+0x27a>
 800bbaa:	2a2d      	cmp	r2, #45	@ 0x2d
 800bbac:	d07b      	beq.n	800bca6 <_strtod_l+0x286>
 800bbae:	f04f 0c00 	mov.w	ip, #0
 800bbb2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800bbb6:	2909      	cmp	r1, #9
 800bbb8:	f240 8082 	bls.w	800bcc0 <_strtod_l+0x2a0>
 800bbbc:	9419      	str	r4, [sp, #100]	@ 0x64
 800bbbe:	f04f 0800 	mov.w	r8, #0
 800bbc2:	e0a2      	b.n	800bd0a <_strtod_l+0x2ea>
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	e7c7      	b.n	800bb58 <_strtod_l+0x138>
 800bbc8:	2f08      	cmp	r7, #8
 800bbca:	bfd5      	itete	le
 800bbcc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800bbce:	9908      	ldrgt	r1, [sp, #32]
 800bbd0:	fb02 3301 	mlale	r3, r2, r1, r3
 800bbd4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800bbd8:	f100 0001 	add.w	r0, r0, #1
 800bbdc:	bfd4      	ite	le
 800bbde:	930a      	strle	r3, [sp, #40]	@ 0x28
 800bbe0:	9308      	strgt	r3, [sp, #32]
 800bbe2:	3701      	adds	r7, #1
 800bbe4:	9019      	str	r0, [sp, #100]	@ 0x64
 800bbe6:	e7bf      	b.n	800bb68 <_strtod_l+0x148>
 800bbe8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bbea:	1c5a      	adds	r2, r3, #1
 800bbec:	9219      	str	r2, [sp, #100]	@ 0x64
 800bbee:	785a      	ldrb	r2, [r3, #1]
 800bbf0:	b37f      	cbz	r7, 800bc52 <_strtod_l+0x232>
 800bbf2:	4681      	mov	r9, r0
 800bbf4:	463d      	mov	r5, r7
 800bbf6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800bbfa:	2b09      	cmp	r3, #9
 800bbfc:	d912      	bls.n	800bc24 <_strtod_l+0x204>
 800bbfe:	2301      	movs	r3, #1
 800bc00:	e7c4      	b.n	800bb8c <_strtod_l+0x16c>
 800bc02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bc04:	1c5a      	adds	r2, r3, #1
 800bc06:	9219      	str	r2, [sp, #100]	@ 0x64
 800bc08:	785a      	ldrb	r2, [r3, #1]
 800bc0a:	3001      	adds	r0, #1
 800bc0c:	2a30      	cmp	r2, #48	@ 0x30
 800bc0e:	d0f8      	beq.n	800bc02 <_strtod_l+0x1e2>
 800bc10:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800bc14:	2b08      	cmp	r3, #8
 800bc16:	f200 84d3 	bhi.w	800c5c0 <_strtod_l+0xba0>
 800bc1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bc1c:	930c      	str	r3, [sp, #48]	@ 0x30
 800bc1e:	4681      	mov	r9, r0
 800bc20:	2000      	movs	r0, #0
 800bc22:	4605      	mov	r5, r0
 800bc24:	3a30      	subs	r2, #48	@ 0x30
 800bc26:	f100 0301 	add.w	r3, r0, #1
 800bc2a:	d02a      	beq.n	800bc82 <_strtod_l+0x262>
 800bc2c:	4499      	add	r9, r3
 800bc2e:	eb00 0c05 	add.w	ip, r0, r5
 800bc32:	462b      	mov	r3, r5
 800bc34:	210a      	movs	r1, #10
 800bc36:	4563      	cmp	r3, ip
 800bc38:	d10d      	bne.n	800bc56 <_strtod_l+0x236>
 800bc3a:	1c69      	adds	r1, r5, #1
 800bc3c:	4401      	add	r1, r0
 800bc3e:	4428      	add	r0, r5
 800bc40:	2808      	cmp	r0, #8
 800bc42:	dc16      	bgt.n	800bc72 <_strtod_l+0x252>
 800bc44:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bc46:	230a      	movs	r3, #10
 800bc48:	fb03 2300 	mla	r3, r3, r0, r2
 800bc4c:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc4e:	2300      	movs	r3, #0
 800bc50:	e018      	b.n	800bc84 <_strtod_l+0x264>
 800bc52:	4638      	mov	r0, r7
 800bc54:	e7da      	b.n	800bc0c <_strtod_l+0x1ec>
 800bc56:	2b08      	cmp	r3, #8
 800bc58:	f103 0301 	add.w	r3, r3, #1
 800bc5c:	dc03      	bgt.n	800bc66 <_strtod_l+0x246>
 800bc5e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bc60:	434e      	muls	r6, r1
 800bc62:	960a      	str	r6, [sp, #40]	@ 0x28
 800bc64:	e7e7      	b.n	800bc36 <_strtod_l+0x216>
 800bc66:	2b10      	cmp	r3, #16
 800bc68:	bfde      	ittt	le
 800bc6a:	9e08      	ldrle	r6, [sp, #32]
 800bc6c:	434e      	mulle	r6, r1
 800bc6e:	9608      	strle	r6, [sp, #32]
 800bc70:	e7e1      	b.n	800bc36 <_strtod_l+0x216>
 800bc72:	280f      	cmp	r0, #15
 800bc74:	dceb      	bgt.n	800bc4e <_strtod_l+0x22e>
 800bc76:	9808      	ldr	r0, [sp, #32]
 800bc78:	230a      	movs	r3, #10
 800bc7a:	fb03 2300 	mla	r3, r3, r0, r2
 800bc7e:	9308      	str	r3, [sp, #32]
 800bc80:	e7e5      	b.n	800bc4e <_strtod_l+0x22e>
 800bc82:	4629      	mov	r1, r5
 800bc84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bc86:	1c50      	adds	r0, r2, #1
 800bc88:	9019      	str	r0, [sp, #100]	@ 0x64
 800bc8a:	7852      	ldrb	r2, [r2, #1]
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	460d      	mov	r5, r1
 800bc90:	e7b1      	b.n	800bbf6 <_strtod_l+0x1d6>
 800bc92:	f04f 0900 	mov.w	r9, #0
 800bc96:	2301      	movs	r3, #1
 800bc98:	e77d      	b.n	800bb96 <_strtod_l+0x176>
 800bc9a:	f04f 0c00 	mov.w	ip, #0
 800bc9e:	1ca2      	adds	r2, r4, #2
 800bca0:	9219      	str	r2, [sp, #100]	@ 0x64
 800bca2:	78a2      	ldrb	r2, [r4, #2]
 800bca4:	e785      	b.n	800bbb2 <_strtod_l+0x192>
 800bca6:	f04f 0c01 	mov.w	ip, #1
 800bcaa:	e7f8      	b.n	800bc9e <_strtod_l+0x27e>
 800bcac:	08010dcc 	.word	0x08010dcc
 800bcb0:	08010db4 	.word	0x08010db4
 800bcb4:	7ff00000 	.word	0x7ff00000
 800bcb8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bcba:	1c51      	adds	r1, r2, #1
 800bcbc:	9119      	str	r1, [sp, #100]	@ 0x64
 800bcbe:	7852      	ldrb	r2, [r2, #1]
 800bcc0:	2a30      	cmp	r2, #48	@ 0x30
 800bcc2:	d0f9      	beq.n	800bcb8 <_strtod_l+0x298>
 800bcc4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800bcc8:	2908      	cmp	r1, #8
 800bcca:	f63f af78 	bhi.w	800bbbe <_strtod_l+0x19e>
 800bcce:	3a30      	subs	r2, #48	@ 0x30
 800bcd0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bcd2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bcd4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bcd6:	f04f 080a 	mov.w	r8, #10
 800bcda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bcdc:	1c56      	adds	r6, r2, #1
 800bcde:	9619      	str	r6, [sp, #100]	@ 0x64
 800bce0:	7852      	ldrb	r2, [r2, #1]
 800bce2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800bce6:	f1be 0f09 	cmp.w	lr, #9
 800bcea:	d939      	bls.n	800bd60 <_strtod_l+0x340>
 800bcec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bcee:	1a76      	subs	r6, r6, r1
 800bcf0:	2e08      	cmp	r6, #8
 800bcf2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800bcf6:	dc03      	bgt.n	800bd00 <_strtod_l+0x2e0>
 800bcf8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bcfa:	4588      	cmp	r8, r1
 800bcfc:	bfa8      	it	ge
 800bcfe:	4688      	movge	r8, r1
 800bd00:	f1bc 0f00 	cmp.w	ip, #0
 800bd04:	d001      	beq.n	800bd0a <_strtod_l+0x2ea>
 800bd06:	f1c8 0800 	rsb	r8, r8, #0
 800bd0a:	2d00      	cmp	r5, #0
 800bd0c:	d14e      	bne.n	800bdac <_strtod_l+0x38c>
 800bd0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd10:	4308      	orrs	r0, r1
 800bd12:	f47f aebe 	bne.w	800ba92 <_strtod_l+0x72>
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	f47f aed6 	bne.w	800bac8 <_strtod_l+0xa8>
 800bd1c:	2a69      	cmp	r2, #105	@ 0x69
 800bd1e:	d028      	beq.n	800bd72 <_strtod_l+0x352>
 800bd20:	dc25      	bgt.n	800bd6e <_strtod_l+0x34e>
 800bd22:	2a49      	cmp	r2, #73	@ 0x49
 800bd24:	d025      	beq.n	800bd72 <_strtod_l+0x352>
 800bd26:	2a4e      	cmp	r2, #78	@ 0x4e
 800bd28:	f47f aece 	bne.w	800bac8 <_strtod_l+0xa8>
 800bd2c:	499b      	ldr	r1, [pc, #620]	@ (800bf9c <_strtod_l+0x57c>)
 800bd2e:	a819      	add	r0, sp, #100	@ 0x64
 800bd30:	f002 fd1e 	bl	800e770 <__match>
 800bd34:	2800      	cmp	r0, #0
 800bd36:	f43f aec7 	beq.w	800bac8 <_strtod_l+0xa8>
 800bd3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bd3c:	781b      	ldrb	r3, [r3, #0]
 800bd3e:	2b28      	cmp	r3, #40	@ 0x28
 800bd40:	d12e      	bne.n	800bda0 <_strtod_l+0x380>
 800bd42:	4997      	ldr	r1, [pc, #604]	@ (800bfa0 <_strtod_l+0x580>)
 800bd44:	aa1c      	add	r2, sp, #112	@ 0x70
 800bd46:	a819      	add	r0, sp, #100	@ 0x64
 800bd48:	f002 fd26 	bl	800e798 <__hexnan>
 800bd4c:	2805      	cmp	r0, #5
 800bd4e:	d127      	bne.n	800bda0 <_strtod_l+0x380>
 800bd50:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bd52:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800bd56:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800bd5a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bd5e:	e698      	b.n	800ba92 <_strtod_l+0x72>
 800bd60:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bd62:	fb08 2101 	mla	r1, r8, r1, r2
 800bd66:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bd6a:	920e      	str	r2, [sp, #56]	@ 0x38
 800bd6c:	e7b5      	b.n	800bcda <_strtod_l+0x2ba>
 800bd6e:	2a6e      	cmp	r2, #110	@ 0x6e
 800bd70:	e7da      	b.n	800bd28 <_strtod_l+0x308>
 800bd72:	498c      	ldr	r1, [pc, #560]	@ (800bfa4 <_strtod_l+0x584>)
 800bd74:	a819      	add	r0, sp, #100	@ 0x64
 800bd76:	f002 fcfb 	bl	800e770 <__match>
 800bd7a:	2800      	cmp	r0, #0
 800bd7c:	f43f aea4 	beq.w	800bac8 <_strtod_l+0xa8>
 800bd80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bd82:	4989      	ldr	r1, [pc, #548]	@ (800bfa8 <_strtod_l+0x588>)
 800bd84:	3b01      	subs	r3, #1
 800bd86:	a819      	add	r0, sp, #100	@ 0x64
 800bd88:	9319      	str	r3, [sp, #100]	@ 0x64
 800bd8a:	f002 fcf1 	bl	800e770 <__match>
 800bd8e:	b910      	cbnz	r0, 800bd96 <_strtod_l+0x376>
 800bd90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bd92:	3301      	adds	r3, #1
 800bd94:	9319      	str	r3, [sp, #100]	@ 0x64
 800bd96:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800bfb8 <_strtod_l+0x598>
 800bd9a:	f04f 0a00 	mov.w	sl, #0
 800bd9e:	e678      	b.n	800ba92 <_strtod_l+0x72>
 800bda0:	4882      	ldr	r0, [pc, #520]	@ (800bfac <_strtod_l+0x58c>)
 800bda2:	f001 fbad 	bl	800d500 <nan>
 800bda6:	ec5b ab10 	vmov	sl, fp, d0
 800bdaa:	e672      	b.n	800ba92 <_strtod_l+0x72>
 800bdac:	eba8 0309 	sub.w	r3, r8, r9
 800bdb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bdb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdb4:	2f00      	cmp	r7, #0
 800bdb6:	bf08      	it	eq
 800bdb8:	462f      	moveq	r7, r5
 800bdba:	2d10      	cmp	r5, #16
 800bdbc:	462c      	mov	r4, r5
 800bdbe:	bfa8      	it	ge
 800bdc0:	2410      	movge	r4, #16
 800bdc2:	f7f4 fbd7 	bl	8000574 <__aeabi_ui2d>
 800bdc6:	2d09      	cmp	r5, #9
 800bdc8:	4682      	mov	sl, r0
 800bdca:	468b      	mov	fp, r1
 800bdcc:	dc13      	bgt.n	800bdf6 <_strtod_l+0x3d6>
 800bdce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	f43f ae5e 	beq.w	800ba92 <_strtod_l+0x72>
 800bdd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdd8:	dd78      	ble.n	800becc <_strtod_l+0x4ac>
 800bdda:	2b16      	cmp	r3, #22
 800bddc:	dc5f      	bgt.n	800be9e <_strtod_l+0x47e>
 800bdde:	4974      	ldr	r1, [pc, #464]	@ (800bfb0 <_strtod_l+0x590>)
 800bde0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bde4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bde8:	4652      	mov	r2, sl
 800bdea:	465b      	mov	r3, fp
 800bdec:	f7f4 fc3c 	bl	8000668 <__aeabi_dmul>
 800bdf0:	4682      	mov	sl, r0
 800bdf2:	468b      	mov	fp, r1
 800bdf4:	e64d      	b.n	800ba92 <_strtod_l+0x72>
 800bdf6:	4b6e      	ldr	r3, [pc, #440]	@ (800bfb0 <_strtod_l+0x590>)
 800bdf8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bdfc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800be00:	f7f4 fc32 	bl	8000668 <__aeabi_dmul>
 800be04:	4682      	mov	sl, r0
 800be06:	9808      	ldr	r0, [sp, #32]
 800be08:	468b      	mov	fp, r1
 800be0a:	f7f4 fbb3 	bl	8000574 <__aeabi_ui2d>
 800be0e:	4602      	mov	r2, r0
 800be10:	460b      	mov	r3, r1
 800be12:	4650      	mov	r0, sl
 800be14:	4659      	mov	r1, fp
 800be16:	f7f4 fa71 	bl	80002fc <__adddf3>
 800be1a:	2d0f      	cmp	r5, #15
 800be1c:	4682      	mov	sl, r0
 800be1e:	468b      	mov	fp, r1
 800be20:	ddd5      	ble.n	800bdce <_strtod_l+0x3ae>
 800be22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be24:	1b2c      	subs	r4, r5, r4
 800be26:	441c      	add	r4, r3
 800be28:	2c00      	cmp	r4, #0
 800be2a:	f340 8096 	ble.w	800bf5a <_strtod_l+0x53a>
 800be2e:	f014 030f 	ands.w	r3, r4, #15
 800be32:	d00a      	beq.n	800be4a <_strtod_l+0x42a>
 800be34:	495e      	ldr	r1, [pc, #376]	@ (800bfb0 <_strtod_l+0x590>)
 800be36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800be3a:	4652      	mov	r2, sl
 800be3c:	465b      	mov	r3, fp
 800be3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be42:	f7f4 fc11 	bl	8000668 <__aeabi_dmul>
 800be46:	4682      	mov	sl, r0
 800be48:	468b      	mov	fp, r1
 800be4a:	f034 040f 	bics.w	r4, r4, #15
 800be4e:	d073      	beq.n	800bf38 <_strtod_l+0x518>
 800be50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800be54:	dd48      	ble.n	800bee8 <_strtod_l+0x4c8>
 800be56:	2400      	movs	r4, #0
 800be58:	46a0      	mov	r8, r4
 800be5a:	940a      	str	r4, [sp, #40]	@ 0x28
 800be5c:	46a1      	mov	r9, r4
 800be5e:	9a05      	ldr	r2, [sp, #20]
 800be60:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800bfb8 <_strtod_l+0x598>
 800be64:	2322      	movs	r3, #34	@ 0x22
 800be66:	6013      	str	r3, [r2, #0]
 800be68:	f04f 0a00 	mov.w	sl, #0
 800be6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be6e:	2b00      	cmp	r3, #0
 800be70:	f43f ae0f 	beq.w	800ba92 <_strtod_l+0x72>
 800be74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800be76:	9805      	ldr	r0, [sp, #20]
 800be78:	f002 fe32 	bl	800eae0 <_Bfree>
 800be7c:	9805      	ldr	r0, [sp, #20]
 800be7e:	4649      	mov	r1, r9
 800be80:	f002 fe2e 	bl	800eae0 <_Bfree>
 800be84:	9805      	ldr	r0, [sp, #20]
 800be86:	4641      	mov	r1, r8
 800be88:	f002 fe2a 	bl	800eae0 <_Bfree>
 800be8c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be8e:	9805      	ldr	r0, [sp, #20]
 800be90:	f002 fe26 	bl	800eae0 <_Bfree>
 800be94:	9805      	ldr	r0, [sp, #20]
 800be96:	4621      	mov	r1, r4
 800be98:	f002 fe22 	bl	800eae0 <_Bfree>
 800be9c:	e5f9      	b.n	800ba92 <_strtod_l+0x72>
 800be9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bea0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800bea4:	4293      	cmp	r3, r2
 800bea6:	dbbc      	blt.n	800be22 <_strtod_l+0x402>
 800bea8:	4c41      	ldr	r4, [pc, #260]	@ (800bfb0 <_strtod_l+0x590>)
 800beaa:	f1c5 050f 	rsb	r5, r5, #15
 800beae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800beb2:	4652      	mov	r2, sl
 800beb4:	465b      	mov	r3, fp
 800beb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800beba:	f7f4 fbd5 	bl	8000668 <__aeabi_dmul>
 800bebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bec0:	1b5d      	subs	r5, r3, r5
 800bec2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bec6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800beca:	e78f      	b.n	800bdec <_strtod_l+0x3cc>
 800becc:	3316      	adds	r3, #22
 800bece:	dba8      	blt.n	800be22 <_strtod_l+0x402>
 800bed0:	4b37      	ldr	r3, [pc, #220]	@ (800bfb0 <_strtod_l+0x590>)
 800bed2:	eba9 0808 	sub.w	r8, r9, r8
 800bed6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800beda:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bede:	4650      	mov	r0, sl
 800bee0:	4659      	mov	r1, fp
 800bee2:	f7f4 fceb 	bl	80008bc <__aeabi_ddiv>
 800bee6:	e783      	b.n	800bdf0 <_strtod_l+0x3d0>
 800bee8:	4b32      	ldr	r3, [pc, #200]	@ (800bfb4 <_strtod_l+0x594>)
 800beea:	9308      	str	r3, [sp, #32]
 800beec:	2300      	movs	r3, #0
 800beee:	1124      	asrs	r4, r4, #4
 800bef0:	4650      	mov	r0, sl
 800bef2:	4659      	mov	r1, fp
 800bef4:	461e      	mov	r6, r3
 800bef6:	2c01      	cmp	r4, #1
 800bef8:	dc21      	bgt.n	800bf3e <_strtod_l+0x51e>
 800befa:	b10b      	cbz	r3, 800bf00 <_strtod_l+0x4e0>
 800befc:	4682      	mov	sl, r0
 800befe:	468b      	mov	fp, r1
 800bf00:	492c      	ldr	r1, [pc, #176]	@ (800bfb4 <_strtod_l+0x594>)
 800bf02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800bf06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800bf0a:	4652      	mov	r2, sl
 800bf0c:	465b      	mov	r3, fp
 800bf0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf12:	f7f4 fba9 	bl	8000668 <__aeabi_dmul>
 800bf16:	4b28      	ldr	r3, [pc, #160]	@ (800bfb8 <_strtod_l+0x598>)
 800bf18:	460a      	mov	r2, r1
 800bf1a:	400b      	ands	r3, r1
 800bf1c:	4927      	ldr	r1, [pc, #156]	@ (800bfbc <_strtod_l+0x59c>)
 800bf1e:	428b      	cmp	r3, r1
 800bf20:	4682      	mov	sl, r0
 800bf22:	d898      	bhi.n	800be56 <_strtod_l+0x436>
 800bf24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bf28:	428b      	cmp	r3, r1
 800bf2a:	bf86      	itte	hi
 800bf2c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800bfc0 <_strtod_l+0x5a0>
 800bf30:	f04f 3aff 	movhi.w	sl, #4294967295
 800bf34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bf38:	2300      	movs	r3, #0
 800bf3a:	9308      	str	r3, [sp, #32]
 800bf3c:	e07a      	b.n	800c034 <_strtod_l+0x614>
 800bf3e:	07e2      	lsls	r2, r4, #31
 800bf40:	d505      	bpl.n	800bf4e <_strtod_l+0x52e>
 800bf42:	9b08      	ldr	r3, [sp, #32]
 800bf44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf48:	f7f4 fb8e 	bl	8000668 <__aeabi_dmul>
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	9a08      	ldr	r2, [sp, #32]
 800bf50:	3208      	adds	r2, #8
 800bf52:	3601      	adds	r6, #1
 800bf54:	1064      	asrs	r4, r4, #1
 800bf56:	9208      	str	r2, [sp, #32]
 800bf58:	e7cd      	b.n	800bef6 <_strtod_l+0x4d6>
 800bf5a:	d0ed      	beq.n	800bf38 <_strtod_l+0x518>
 800bf5c:	4264      	negs	r4, r4
 800bf5e:	f014 020f 	ands.w	r2, r4, #15
 800bf62:	d00a      	beq.n	800bf7a <_strtod_l+0x55a>
 800bf64:	4b12      	ldr	r3, [pc, #72]	@ (800bfb0 <_strtod_l+0x590>)
 800bf66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf6a:	4650      	mov	r0, sl
 800bf6c:	4659      	mov	r1, fp
 800bf6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf72:	f7f4 fca3 	bl	80008bc <__aeabi_ddiv>
 800bf76:	4682      	mov	sl, r0
 800bf78:	468b      	mov	fp, r1
 800bf7a:	1124      	asrs	r4, r4, #4
 800bf7c:	d0dc      	beq.n	800bf38 <_strtod_l+0x518>
 800bf7e:	2c1f      	cmp	r4, #31
 800bf80:	dd20      	ble.n	800bfc4 <_strtod_l+0x5a4>
 800bf82:	2400      	movs	r4, #0
 800bf84:	46a0      	mov	r8, r4
 800bf86:	940a      	str	r4, [sp, #40]	@ 0x28
 800bf88:	46a1      	mov	r9, r4
 800bf8a:	9a05      	ldr	r2, [sp, #20]
 800bf8c:	2322      	movs	r3, #34	@ 0x22
 800bf8e:	f04f 0a00 	mov.w	sl, #0
 800bf92:	f04f 0b00 	mov.w	fp, #0
 800bf96:	6013      	str	r3, [r2, #0]
 800bf98:	e768      	b.n	800be6c <_strtod_l+0x44c>
 800bf9a:	bf00      	nop
 800bf9c:	08010f16 	.word	0x08010f16
 800bfa0:	08010db8 	.word	0x08010db8
 800bfa4:	08010f0e 	.word	0x08010f0e
 800bfa8:	08010f48 	.word	0x08010f48
 800bfac:	08010db3 	.word	0x08010db3
 800bfb0:	080110c0 	.word	0x080110c0
 800bfb4:	08011098 	.word	0x08011098
 800bfb8:	7ff00000 	.word	0x7ff00000
 800bfbc:	7ca00000 	.word	0x7ca00000
 800bfc0:	7fefffff 	.word	0x7fefffff
 800bfc4:	f014 0310 	ands.w	r3, r4, #16
 800bfc8:	bf18      	it	ne
 800bfca:	236a      	movne	r3, #106	@ 0x6a
 800bfcc:	4ea9      	ldr	r6, [pc, #676]	@ (800c274 <_strtod_l+0x854>)
 800bfce:	9308      	str	r3, [sp, #32]
 800bfd0:	4650      	mov	r0, sl
 800bfd2:	4659      	mov	r1, fp
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	07e2      	lsls	r2, r4, #31
 800bfd8:	d504      	bpl.n	800bfe4 <_strtod_l+0x5c4>
 800bfda:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bfde:	f7f4 fb43 	bl	8000668 <__aeabi_dmul>
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	1064      	asrs	r4, r4, #1
 800bfe6:	f106 0608 	add.w	r6, r6, #8
 800bfea:	d1f4      	bne.n	800bfd6 <_strtod_l+0x5b6>
 800bfec:	b10b      	cbz	r3, 800bff2 <_strtod_l+0x5d2>
 800bfee:	4682      	mov	sl, r0
 800bff0:	468b      	mov	fp, r1
 800bff2:	9b08      	ldr	r3, [sp, #32]
 800bff4:	b1b3      	cbz	r3, 800c024 <_strtod_l+0x604>
 800bff6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bffa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bffe:	2b00      	cmp	r3, #0
 800c000:	4659      	mov	r1, fp
 800c002:	dd0f      	ble.n	800c024 <_strtod_l+0x604>
 800c004:	2b1f      	cmp	r3, #31
 800c006:	dd55      	ble.n	800c0b4 <_strtod_l+0x694>
 800c008:	2b34      	cmp	r3, #52	@ 0x34
 800c00a:	bfde      	ittt	le
 800c00c:	f04f 33ff 	movle.w	r3, #4294967295
 800c010:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c014:	4093      	lslle	r3, r2
 800c016:	f04f 0a00 	mov.w	sl, #0
 800c01a:	bfcc      	ite	gt
 800c01c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c020:	ea03 0b01 	andle.w	fp, r3, r1
 800c024:	2200      	movs	r2, #0
 800c026:	2300      	movs	r3, #0
 800c028:	4650      	mov	r0, sl
 800c02a:	4659      	mov	r1, fp
 800c02c:	f7f4 fd84 	bl	8000b38 <__aeabi_dcmpeq>
 800c030:	2800      	cmp	r0, #0
 800c032:	d1a6      	bne.n	800bf82 <_strtod_l+0x562>
 800c034:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c036:	9300      	str	r3, [sp, #0]
 800c038:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c03a:	9805      	ldr	r0, [sp, #20]
 800c03c:	462b      	mov	r3, r5
 800c03e:	463a      	mov	r2, r7
 800c040:	f002 fdb6 	bl	800ebb0 <__s2b>
 800c044:	900a      	str	r0, [sp, #40]	@ 0x28
 800c046:	2800      	cmp	r0, #0
 800c048:	f43f af05 	beq.w	800be56 <_strtod_l+0x436>
 800c04c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c04e:	2a00      	cmp	r2, #0
 800c050:	eba9 0308 	sub.w	r3, r9, r8
 800c054:	bfa8      	it	ge
 800c056:	2300      	movge	r3, #0
 800c058:	9312      	str	r3, [sp, #72]	@ 0x48
 800c05a:	2400      	movs	r4, #0
 800c05c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c060:	9316      	str	r3, [sp, #88]	@ 0x58
 800c062:	46a0      	mov	r8, r4
 800c064:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c066:	9805      	ldr	r0, [sp, #20]
 800c068:	6859      	ldr	r1, [r3, #4]
 800c06a:	f002 fcf9 	bl	800ea60 <_Balloc>
 800c06e:	4681      	mov	r9, r0
 800c070:	2800      	cmp	r0, #0
 800c072:	f43f aef4 	beq.w	800be5e <_strtod_l+0x43e>
 800c076:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c078:	691a      	ldr	r2, [r3, #16]
 800c07a:	3202      	adds	r2, #2
 800c07c:	f103 010c 	add.w	r1, r3, #12
 800c080:	0092      	lsls	r2, r2, #2
 800c082:	300c      	adds	r0, #12
 800c084:	f001 fa2d 	bl	800d4e2 <memcpy>
 800c088:	ec4b ab10 	vmov	d0, sl, fp
 800c08c:	9805      	ldr	r0, [sp, #20]
 800c08e:	aa1c      	add	r2, sp, #112	@ 0x70
 800c090:	a91b      	add	r1, sp, #108	@ 0x6c
 800c092:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c096:	f003 f8c7 	bl	800f228 <__d2b>
 800c09a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c09c:	2800      	cmp	r0, #0
 800c09e:	f43f aede 	beq.w	800be5e <_strtod_l+0x43e>
 800c0a2:	9805      	ldr	r0, [sp, #20]
 800c0a4:	2101      	movs	r1, #1
 800c0a6:	f002 fe19 	bl	800ecdc <__i2b>
 800c0aa:	4680      	mov	r8, r0
 800c0ac:	b948      	cbnz	r0, 800c0c2 <_strtod_l+0x6a2>
 800c0ae:	f04f 0800 	mov.w	r8, #0
 800c0b2:	e6d4      	b.n	800be5e <_strtod_l+0x43e>
 800c0b4:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b8:	fa02 f303 	lsl.w	r3, r2, r3
 800c0bc:	ea03 0a0a 	and.w	sl, r3, sl
 800c0c0:	e7b0      	b.n	800c024 <_strtod_l+0x604>
 800c0c2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c0c4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c0c6:	2d00      	cmp	r5, #0
 800c0c8:	bfab      	itete	ge
 800c0ca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c0cc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c0ce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c0d0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c0d2:	bfac      	ite	ge
 800c0d4:	18ef      	addge	r7, r5, r3
 800c0d6:	1b5e      	sublt	r6, r3, r5
 800c0d8:	9b08      	ldr	r3, [sp, #32]
 800c0da:	1aed      	subs	r5, r5, r3
 800c0dc:	4415      	add	r5, r2
 800c0de:	4b66      	ldr	r3, [pc, #408]	@ (800c278 <_strtod_l+0x858>)
 800c0e0:	3d01      	subs	r5, #1
 800c0e2:	429d      	cmp	r5, r3
 800c0e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c0e8:	da50      	bge.n	800c18c <_strtod_l+0x76c>
 800c0ea:	1b5b      	subs	r3, r3, r5
 800c0ec:	2b1f      	cmp	r3, #31
 800c0ee:	eba2 0203 	sub.w	r2, r2, r3
 800c0f2:	f04f 0101 	mov.w	r1, #1
 800c0f6:	dc3d      	bgt.n	800c174 <_strtod_l+0x754>
 800c0f8:	fa01 f303 	lsl.w	r3, r1, r3
 800c0fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c0fe:	2300      	movs	r3, #0
 800c100:	9310      	str	r3, [sp, #64]	@ 0x40
 800c102:	18bd      	adds	r5, r7, r2
 800c104:	9b08      	ldr	r3, [sp, #32]
 800c106:	42af      	cmp	r7, r5
 800c108:	4416      	add	r6, r2
 800c10a:	441e      	add	r6, r3
 800c10c:	463b      	mov	r3, r7
 800c10e:	bfa8      	it	ge
 800c110:	462b      	movge	r3, r5
 800c112:	42b3      	cmp	r3, r6
 800c114:	bfa8      	it	ge
 800c116:	4633      	movge	r3, r6
 800c118:	2b00      	cmp	r3, #0
 800c11a:	bfc2      	ittt	gt
 800c11c:	1aed      	subgt	r5, r5, r3
 800c11e:	1af6      	subgt	r6, r6, r3
 800c120:	1aff      	subgt	r7, r7, r3
 800c122:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c124:	2b00      	cmp	r3, #0
 800c126:	dd16      	ble.n	800c156 <_strtod_l+0x736>
 800c128:	4641      	mov	r1, r8
 800c12a:	9805      	ldr	r0, [sp, #20]
 800c12c:	461a      	mov	r2, r3
 800c12e:	f002 fe95 	bl	800ee5c <__pow5mult>
 800c132:	4680      	mov	r8, r0
 800c134:	2800      	cmp	r0, #0
 800c136:	d0ba      	beq.n	800c0ae <_strtod_l+0x68e>
 800c138:	4601      	mov	r1, r0
 800c13a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c13c:	9805      	ldr	r0, [sp, #20]
 800c13e:	f002 fde3 	bl	800ed08 <__multiply>
 800c142:	900e      	str	r0, [sp, #56]	@ 0x38
 800c144:	2800      	cmp	r0, #0
 800c146:	f43f ae8a 	beq.w	800be5e <_strtod_l+0x43e>
 800c14a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c14c:	9805      	ldr	r0, [sp, #20]
 800c14e:	f002 fcc7 	bl	800eae0 <_Bfree>
 800c152:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c154:	931a      	str	r3, [sp, #104]	@ 0x68
 800c156:	2d00      	cmp	r5, #0
 800c158:	dc1d      	bgt.n	800c196 <_strtod_l+0x776>
 800c15a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	dd23      	ble.n	800c1a8 <_strtod_l+0x788>
 800c160:	4649      	mov	r1, r9
 800c162:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c164:	9805      	ldr	r0, [sp, #20]
 800c166:	f002 fe79 	bl	800ee5c <__pow5mult>
 800c16a:	4681      	mov	r9, r0
 800c16c:	b9e0      	cbnz	r0, 800c1a8 <_strtod_l+0x788>
 800c16e:	f04f 0900 	mov.w	r9, #0
 800c172:	e674      	b.n	800be5e <_strtod_l+0x43e>
 800c174:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c178:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c17c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c180:	35e2      	adds	r5, #226	@ 0xe2
 800c182:	fa01 f305 	lsl.w	r3, r1, r5
 800c186:	9310      	str	r3, [sp, #64]	@ 0x40
 800c188:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c18a:	e7ba      	b.n	800c102 <_strtod_l+0x6e2>
 800c18c:	2300      	movs	r3, #0
 800c18e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c190:	2301      	movs	r3, #1
 800c192:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c194:	e7b5      	b.n	800c102 <_strtod_l+0x6e2>
 800c196:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c198:	9805      	ldr	r0, [sp, #20]
 800c19a:	462a      	mov	r2, r5
 800c19c:	f002 feb8 	bl	800ef10 <__lshift>
 800c1a0:	901a      	str	r0, [sp, #104]	@ 0x68
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d1d9      	bne.n	800c15a <_strtod_l+0x73a>
 800c1a6:	e65a      	b.n	800be5e <_strtod_l+0x43e>
 800c1a8:	2e00      	cmp	r6, #0
 800c1aa:	dd07      	ble.n	800c1bc <_strtod_l+0x79c>
 800c1ac:	4649      	mov	r1, r9
 800c1ae:	9805      	ldr	r0, [sp, #20]
 800c1b0:	4632      	mov	r2, r6
 800c1b2:	f002 fead 	bl	800ef10 <__lshift>
 800c1b6:	4681      	mov	r9, r0
 800c1b8:	2800      	cmp	r0, #0
 800c1ba:	d0d8      	beq.n	800c16e <_strtod_l+0x74e>
 800c1bc:	2f00      	cmp	r7, #0
 800c1be:	dd08      	ble.n	800c1d2 <_strtod_l+0x7b2>
 800c1c0:	4641      	mov	r1, r8
 800c1c2:	9805      	ldr	r0, [sp, #20]
 800c1c4:	463a      	mov	r2, r7
 800c1c6:	f002 fea3 	bl	800ef10 <__lshift>
 800c1ca:	4680      	mov	r8, r0
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	f43f ae46 	beq.w	800be5e <_strtod_l+0x43e>
 800c1d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c1d4:	9805      	ldr	r0, [sp, #20]
 800c1d6:	464a      	mov	r2, r9
 800c1d8:	f002 ff22 	bl	800f020 <__mdiff>
 800c1dc:	4604      	mov	r4, r0
 800c1de:	2800      	cmp	r0, #0
 800c1e0:	f43f ae3d 	beq.w	800be5e <_strtod_l+0x43e>
 800c1e4:	68c3      	ldr	r3, [r0, #12]
 800c1e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	60c3      	str	r3, [r0, #12]
 800c1ec:	4641      	mov	r1, r8
 800c1ee:	f002 fefb 	bl	800efe8 <__mcmp>
 800c1f2:	2800      	cmp	r0, #0
 800c1f4:	da46      	bge.n	800c284 <_strtod_l+0x864>
 800c1f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1f8:	ea53 030a 	orrs.w	r3, r3, sl
 800c1fc:	d16c      	bne.n	800c2d8 <_strtod_l+0x8b8>
 800c1fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c202:	2b00      	cmp	r3, #0
 800c204:	d168      	bne.n	800c2d8 <_strtod_l+0x8b8>
 800c206:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c20a:	0d1b      	lsrs	r3, r3, #20
 800c20c:	051b      	lsls	r3, r3, #20
 800c20e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c212:	d961      	bls.n	800c2d8 <_strtod_l+0x8b8>
 800c214:	6963      	ldr	r3, [r4, #20]
 800c216:	b913      	cbnz	r3, 800c21e <_strtod_l+0x7fe>
 800c218:	6923      	ldr	r3, [r4, #16]
 800c21a:	2b01      	cmp	r3, #1
 800c21c:	dd5c      	ble.n	800c2d8 <_strtod_l+0x8b8>
 800c21e:	4621      	mov	r1, r4
 800c220:	2201      	movs	r2, #1
 800c222:	9805      	ldr	r0, [sp, #20]
 800c224:	f002 fe74 	bl	800ef10 <__lshift>
 800c228:	4641      	mov	r1, r8
 800c22a:	4604      	mov	r4, r0
 800c22c:	f002 fedc 	bl	800efe8 <__mcmp>
 800c230:	2800      	cmp	r0, #0
 800c232:	dd51      	ble.n	800c2d8 <_strtod_l+0x8b8>
 800c234:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c238:	9a08      	ldr	r2, [sp, #32]
 800c23a:	0d1b      	lsrs	r3, r3, #20
 800c23c:	051b      	lsls	r3, r3, #20
 800c23e:	2a00      	cmp	r2, #0
 800c240:	d06b      	beq.n	800c31a <_strtod_l+0x8fa>
 800c242:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c246:	d868      	bhi.n	800c31a <_strtod_l+0x8fa>
 800c248:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c24c:	f67f ae9d 	bls.w	800bf8a <_strtod_l+0x56a>
 800c250:	4b0a      	ldr	r3, [pc, #40]	@ (800c27c <_strtod_l+0x85c>)
 800c252:	4650      	mov	r0, sl
 800c254:	4659      	mov	r1, fp
 800c256:	2200      	movs	r2, #0
 800c258:	f7f4 fa06 	bl	8000668 <__aeabi_dmul>
 800c25c:	4b08      	ldr	r3, [pc, #32]	@ (800c280 <_strtod_l+0x860>)
 800c25e:	400b      	ands	r3, r1
 800c260:	4682      	mov	sl, r0
 800c262:	468b      	mov	fp, r1
 800c264:	2b00      	cmp	r3, #0
 800c266:	f47f ae05 	bne.w	800be74 <_strtod_l+0x454>
 800c26a:	9a05      	ldr	r2, [sp, #20]
 800c26c:	2322      	movs	r3, #34	@ 0x22
 800c26e:	6013      	str	r3, [r2, #0]
 800c270:	e600      	b.n	800be74 <_strtod_l+0x454>
 800c272:	bf00      	nop
 800c274:	08010de0 	.word	0x08010de0
 800c278:	fffffc02 	.word	0xfffffc02
 800c27c:	39500000 	.word	0x39500000
 800c280:	7ff00000 	.word	0x7ff00000
 800c284:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c288:	d165      	bne.n	800c356 <_strtod_l+0x936>
 800c28a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c28c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c290:	b35a      	cbz	r2, 800c2ea <_strtod_l+0x8ca>
 800c292:	4a9f      	ldr	r2, [pc, #636]	@ (800c510 <_strtod_l+0xaf0>)
 800c294:	4293      	cmp	r3, r2
 800c296:	d12b      	bne.n	800c2f0 <_strtod_l+0x8d0>
 800c298:	9b08      	ldr	r3, [sp, #32]
 800c29a:	4651      	mov	r1, sl
 800c29c:	b303      	cbz	r3, 800c2e0 <_strtod_l+0x8c0>
 800c29e:	4b9d      	ldr	r3, [pc, #628]	@ (800c514 <_strtod_l+0xaf4>)
 800c2a0:	465a      	mov	r2, fp
 800c2a2:	4013      	ands	r3, r2
 800c2a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c2a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c2ac:	d81b      	bhi.n	800c2e6 <_strtod_l+0x8c6>
 800c2ae:	0d1b      	lsrs	r3, r3, #20
 800c2b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c2b4:	fa02 f303 	lsl.w	r3, r2, r3
 800c2b8:	4299      	cmp	r1, r3
 800c2ba:	d119      	bne.n	800c2f0 <_strtod_l+0x8d0>
 800c2bc:	4b96      	ldr	r3, [pc, #600]	@ (800c518 <_strtod_l+0xaf8>)
 800c2be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	d102      	bne.n	800c2ca <_strtod_l+0x8aa>
 800c2c4:	3101      	adds	r1, #1
 800c2c6:	f43f adca 	beq.w	800be5e <_strtod_l+0x43e>
 800c2ca:	4b92      	ldr	r3, [pc, #584]	@ (800c514 <_strtod_l+0xaf4>)
 800c2cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2ce:	401a      	ands	r2, r3
 800c2d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c2d4:	f04f 0a00 	mov.w	sl, #0
 800c2d8:	9b08      	ldr	r3, [sp, #32]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d1b8      	bne.n	800c250 <_strtod_l+0x830>
 800c2de:	e5c9      	b.n	800be74 <_strtod_l+0x454>
 800c2e0:	f04f 33ff 	mov.w	r3, #4294967295
 800c2e4:	e7e8      	b.n	800c2b8 <_strtod_l+0x898>
 800c2e6:	4613      	mov	r3, r2
 800c2e8:	e7e6      	b.n	800c2b8 <_strtod_l+0x898>
 800c2ea:	ea53 030a 	orrs.w	r3, r3, sl
 800c2ee:	d0a1      	beq.n	800c234 <_strtod_l+0x814>
 800c2f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c2f2:	b1db      	cbz	r3, 800c32c <_strtod_l+0x90c>
 800c2f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2f6:	4213      	tst	r3, r2
 800c2f8:	d0ee      	beq.n	800c2d8 <_strtod_l+0x8b8>
 800c2fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2fc:	9a08      	ldr	r2, [sp, #32]
 800c2fe:	4650      	mov	r0, sl
 800c300:	4659      	mov	r1, fp
 800c302:	b1bb      	cbz	r3, 800c334 <_strtod_l+0x914>
 800c304:	f7ff fb6e 	bl	800b9e4 <sulp>
 800c308:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c30c:	ec53 2b10 	vmov	r2, r3, d0
 800c310:	f7f3 fff4 	bl	80002fc <__adddf3>
 800c314:	4682      	mov	sl, r0
 800c316:	468b      	mov	fp, r1
 800c318:	e7de      	b.n	800c2d8 <_strtod_l+0x8b8>
 800c31a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c31e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c322:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c326:	f04f 3aff 	mov.w	sl, #4294967295
 800c32a:	e7d5      	b.n	800c2d8 <_strtod_l+0x8b8>
 800c32c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c32e:	ea13 0f0a 	tst.w	r3, sl
 800c332:	e7e1      	b.n	800c2f8 <_strtod_l+0x8d8>
 800c334:	f7ff fb56 	bl	800b9e4 <sulp>
 800c338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c33c:	ec53 2b10 	vmov	r2, r3, d0
 800c340:	f7f3 ffda 	bl	80002f8 <__aeabi_dsub>
 800c344:	2200      	movs	r2, #0
 800c346:	2300      	movs	r3, #0
 800c348:	4682      	mov	sl, r0
 800c34a:	468b      	mov	fp, r1
 800c34c:	f7f4 fbf4 	bl	8000b38 <__aeabi_dcmpeq>
 800c350:	2800      	cmp	r0, #0
 800c352:	d0c1      	beq.n	800c2d8 <_strtod_l+0x8b8>
 800c354:	e619      	b.n	800bf8a <_strtod_l+0x56a>
 800c356:	4641      	mov	r1, r8
 800c358:	4620      	mov	r0, r4
 800c35a:	f002 ffbd 	bl	800f2d8 <__ratio>
 800c35e:	ec57 6b10 	vmov	r6, r7, d0
 800c362:	2200      	movs	r2, #0
 800c364:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c368:	4630      	mov	r0, r6
 800c36a:	4639      	mov	r1, r7
 800c36c:	f7f4 fbf8 	bl	8000b60 <__aeabi_dcmple>
 800c370:	2800      	cmp	r0, #0
 800c372:	d06f      	beq.n	800c454 <_strtod_l+0xa34>
 800c374:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c376:	2b00      	cmp	r3, #0
 800c378:	d17a      	bne.n	800c470 <_strtod_l+0xa50>
 800c37a:	f1ba 0f00 	cmp.w	sl, #0
 800c37e:	d158      	bne.n	800c432 <_strtod_l+0xa12>
 800c380:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c382:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c386:	2b00      	cmp	r3, #0
 800c388:	d15a      	bne.n	800c440 <_strtod_l+0xa20>
 800c38a:	4b64      	ldr	r3, [pc, #400]	@ (800c51c <_strtod_l+0xafc>)
 800c38c:	2200      	movs	r2, #0
 800c38e:	4630      	mov	r0, r6
 800c390:	4639      	mov	r1, r7
 800c392:	f7f4 fbdb 	bl	8000b4c <__aeabi_dcmplt>
 800c396:	2800      	cmp	r0, #0
 800c398:	d159      	bne.n	800c44e <_strtod_l+0xa2e>
 800c39a:	4630      	mov	r0, r6
 800c39c:	4639      	mov	r1, r7
 800c39e:	4b60      	ldr	r3, [pc, #384]	@ (800c520 <_strtod_l+0xb00>)
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f7f4 f961 	bl	8000668 <__aeabi_dmul>
 800c3a6:	4606      	mov	r6, r0
 800c3a8:	460f      	mov	r7, r1
 800c3aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c3ae:	9606      	str	r6, [sp, #24]
 800c3b0:	9307      	str	r3, [sp, #28]
 800c3b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c3b6:	4d57      	ldr	r5, [pc, #348]	@ (800c514 <_strtod_l+0xaf4>)
 800c3b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c3bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3be:	401d      	ands	r5, r3
 800c3c0:	4b58      	ldr	r3, [pc, #352]	@ (800c524 <_strtod_l+0xb04>)
 800c3c2:	429d      	cmp	r5, r3
 800c3c4:	f040 80b2 	bne.w	800c52c <_strtod_l+0xb0c>
 800c3c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c3ce:	ec4b ab10 	vmov	d0, sl, fp
 800c3d2:	f002 feb9 	bl	800f148 <__ulp>
 800c3d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c3da:	ec51 0b10 	vmov	r0, r1, d0
 800c3de:	f7f4 f943 	bl	8000668 <__aeabi_dmul>
 800c3e2:	4652      	mov	r2, sl
 800c3e4:	465b      	mov	r3, fp
 800c3e6:	f7f3 ff89 	bl	80002fc <__adddf3>
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	4949      	ldr	r1, [pc, #292]	@ (800c514 <_strtod_l+0xaf4>)
 800c3ee:	4a4e      	ldr	r2, [pc, #312]	@ (800c528 <_strtod_l+0xb08>)
 800c3f0:	4019      	ands	r1, r3
 800c3f2:	4291      	cmp	r1, r2
 800c3f4:	4682      	mov	sl, r0
 800c3f6:	d942      	bls.n	800c47e <_strtod_l+0xa5e>
 800c3f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c3fa:	4b47      	ldr	r3, [pc, #284]	@ (800c518 <_strtod_l+0xaf8>)
 800c3fc:	429a      	cmp	r2, r3
 800c3fe:	d103      	bne.n	800c408 <_strtod_l+0x9e8>
 800c400:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c402:	3301      	adds	r3, #1
 800c404:	f43f ad2b 	beq.w	800be5e <_strtod_l+0x43e>
 800c408:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c518 <_strtod_l+0xaf8>
 800c40c:	f04f 3aff 	mov.w	sl, #4294967295
 800c410:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c412:	9805      	ldr	r0, [sp, #20]
 800c414:	f002 fb64 	bl	800eae0 <_Bfree>
 800c418:	9805      	ldr	r0, [sp, #20]
 800c41a:	4649      	mov	r1, r9
 800c41c:	f002 fb60 	bl	800eae0 <_Bfree>
 800c420:	9805      	ldr	r0, [sp, #20]
 800c422:	4641      	mov	r1, r8
 800c424:	f002 fb5c 	bl	800eae0 <_Bfree>
 800c428:	9805      	ldr	r0, [sp, #20]
 800c42a:	4621      	mov	r1, r4
 800c42c:	f002 fb58 	bl	800eae0 <_Bfree>
 800c430:	e618      	b.n	800c064 <_strtod_l+0x644>
 800c432:	f1ba 0f01 	cmp.w	sl, #1
 800c436:	d103      	bne.n	800c440 <_strtod_l+0xa20>
 800c438:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	f43f ada5 	beq.w	800bf8a <_strtod_l+0x56a>
 800c440:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c4f0 <_strtod_l+0xad0>
 800c444:	4f35      	ldr	r7, [pc, #212]	@ (800c51c <_strtod_l+0xafc>)
 800c446:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c44a:	2600      	movs	r6, #0
 800c44c:	e7b1      	b.n	800c3b2 <_strtod_l+0x992>
 800c44e:	4f34      	ldr	r7, [pc, #208]	@ (800c520 <_strtod_l+0xb00>)
 800c450:	2600      	movs	r6, #0
 800c452:	e7aa      	b.n	800c3aa <_strtod_l+0x98a>
 800c454:	4b32      	ldr	r3, [pc, #200]	@ (800c520 <_strtod_l+0xb00>)
 800c456:	4630      	mov	r0, r6
 800c458:	4639      	mov	r1, r7
 800c45a:	2200      	movs	r2, #0
 800c45c:	f7f4 f904 	bl	8000668 <__aeabi_dmul>
 800c460:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c462:	4606      	mov	r6, r0
 800c464:	460f      	mov	r7, r1
 800c466:	2b00      	cmp	r3, #0
 800c468:	d09f      	beq.n	800c3aa <_strtod_l+0x98a>
 800c46a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c46e:	e7a0      	b.n	800c3b2 <_strtod_l+0x992>
 800c470:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c4f8 <_strtod_l+0xad8>
 800c474:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c478:	ec57 6b17 	vmov	r6, r7, d7
 800c47c:	e799      	b.n	800c3b2 <_strtod_l+0x992>
 800c47e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c482:	9b08      	ldr	r3, [sp, #32]
 800c484:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d1c1      	bne.n	800c410 <_strtod_l+0x9f0>
 800c48c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c490:	0d1b      	lsrs	r3, r3, #20
 800c492:	051b      	lsls	r3, r3, #20
 800c494:	429d      	cmp	r5, r3
 800c496:	d1bb      	bne.n	800c410 <_strtod_l+0x9f0>
 800c498:	4630      	mov	r0, r6
 800c49a:	4639      	mov	r1, r7
 800c49c:	f7f4 fc44 	bl	8000d28 <__aeabi_d2lz>
 800c4a0:	f7f4 f8b4 	bl	800060c <__aeabi_l2d>
 800c4a4:	4602      	mov	r2, r0
 800c4a6:	460b      	mov	r3, r1
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	4639      	mov	r1, r7
 800c4ac:	f7f3 ff24 	bl	80002f8 <__aeabi_dsub>
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c4b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c4bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4be:	ea46 060a 	orr.w	r6, r6, sl
 800c4c2:	431e      	orrs	r6, r3
 800c4c4:	d06f      	beq.n	800c5a6 <_strtod_l+0xb86>
 800c4c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c500 <_strtod_l+0xae0>)
 800c4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4cc:	f7f4 fb3e 	bl	8000b4c <__aeabi_dcmplt>
 800c4d0:	2800      	cmp	r0, #0
 800c4d2:	f47f accf 	bne.w	800be74 <_strtod_l+0x454>
 800c4d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800c508 <_strtod_l+0xae8>)
 800c4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c4e0:	f7f4 fb52 	bl	8000b88 <__aeabi_dcmpgt>
 800c4e4:	2800      	cmp	r0, #0
 800c4e6:	d093      	beq.n	800c410 <_strtod_l+0x9f0>
 800c4e8:	e4c4      	b.n	800be74 <_strtod_l+0x454>
 800c4ea:	bf00      	nop
 800c4ec:	f3af 8000 	nop.w
 800c4f0:	00000000 	.word	0x00000000
 800c4f4:	bff00000 	.word	0xbff00000
 800c4f8:	00000000 	.word	0x00000000
 800c4fc:	3ff00000 	.word	0x3ff00000
 800c500:	94a03595 	.word	0x94a03595
 800c504:	3fdfffff 	.word	0x3fdfffff
 800c508:	35afe535 	.word	0x35afe535
 800c50c:	3fe00000 	.word	0x3fe00000
 800c510:	000fffff 	.word	0x000fffff
 800c514:	7ff00000 	.word	0x7ff00000
 800c518:	7fefffff 	.word	0x7fefffff
 800c51c:	3ff00000 	.word	0x3ff00000
 800c520:	3fe00000 	.word	0x3fe00000
 800c524:	7fe00000 	.word	0x7fe00000
 800c528:	7c9fffff 	.word	0x7c9fffff
 800c52c:	9b08      	ldr	r3, [sp, #32]
 800c52e:	b323      	cbz	r3, 800c57a <_strtod_l+0xb5a>
 800c530:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c534:	d821      	bhi.n	800c57a <_strtod_l+0xb5a>
 800c536:	a328      	add	r3, pc, #160	@ (adr r3, 800c5d8 <_strtod_l+0xbb8>)
 800c538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53c:	4630      	mov	r0, r6
 800c53e:	4639      	mov	r1, r7
 800c540:	f7f4 fb0e 	bl	8000b60 <__aeabi_dcmple>
 800c544:	b1a0      	cbz	r0, 800c570 <_strtod_l+0xb50>
 800c546:	4639      	mov	r1, r7
 800c548:	4630      	mov	r0, r6
 800c54a:	f7f4 fb65 	bl	8000c18 <__aeabi_d2uiz>
 800c54e:	2801      	cmp	r0, #1
 800c550:	bf38      	it	cc
 800c552:	2001      	movcc	r0, #1
 800c554:	f7f4 f80e 	bl	8000574 <__aeabi_ui2d>
 800c558:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c55a:	4606      	mov	r6, r0
 800c55c:	460f      	mov	r7, r1
 800c55e:	b9fb      	cbnz	r3, 800c5a0 <_strtod_l+0xb80>
 800c560:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c564:	9014      	str	r0, [sp, #80]	@ 0x50
 800c566:	9315      	str	r3, [sp, #84]	@ 0x54
 800c568:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c56c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c570:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c572:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c576:	1b5b      	subs	r3, r3, r5
 800c578:	9311      	str	r3, [sp, #68]	@ 0x44
 800c57a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c57e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c582:	f002 fde1 	bl	800f148 <__ulp>
 800c586:	4650      	mov	r0, sl
 800c588:	ec53 2b10 	vmov	r2, r3, d0
 800c58c:	4659      	mov	r1, fp
 800c58e:	f7f4 f86b 	bl	8000668 <__aeabi_dmul>
 800c592:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c596:	f7f3 feb1 	bl	80002fc <__adddf3>
 800c59a:	4682      	mov	sl, r0
 800c59c:	468b      	mov	fp, r1
 800c59e:	e770      	b.n	800c482 <_strtod_l+0xa62>
 800c5a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c5a4:	e7e0      	b.n	800c568 <_strtod_l+0xb48>
 800c5a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c5e0 <_strtod_l+0xbc0>)
 800c5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ac:	f7f4 face 	bl	8000b4c <__aeabi_dcmplt>
 800c5b0:	e798      	b.n	800c4e4 <_strtod_l+0xac4>
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c5b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c5b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5ba:	6013      	str	r3, [r2, #0]
 800c5bc:	f7ff ba6d 	b.w	800ba9a <_strtod_l+0x7a>
 800c5c0:	2a65      	cmp	r2, #101	@ 0x65
 800c5c2:	f43f ab66 	beq.w	800bc92 <_strtod_l+0x272>
 800c5c6:	2a45      	cmp	r2, #69	@ 0x45
 800c5c8:	f43f ab63 	beq.w	800bc92 <_strtod_l+0x272>
 800c5cc:	2301      	movs	r3, #1
 800c5ce:	f7ff bb9e 	b.w	800bd0e <_strtod_l+0x2ee>
 800c5d2:	bf00      	nop
 800c5d4:	f3af 8000 	nop.w
 800c5d8:	ffc00000 	.word	0xffc00000
 800c5dc:	41dfffff 	.word	0x41dfffff
 800c5e0:	94a03595 	.word	0x94a03595
 800c5e4:	3fcfffff 	.word	0x3fcfffff

0800c5e8 <strtof>:
 800c5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5ec:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800c6ac <strtof+0xc4>
 800c5f0:	4b29      	ldr	r3, [pc, #164]	@ (800c698 <strtof+0xb0>)
 800c5f2:	460a      	mov	r2, r1
 800c5f4:	ed2d 8b02 	vpush	{d8}
 800c5f8:	4601      	mov	r1, r0
 800c5fa:	f8d8 0000 	ldr.w	r0, [r8]
 800c5fe:	f7ff fa0f 	bl	800ba20 <_strtod_l>
 800c602:	ec55 4b10 	vmov	r4, r5, d0
 800c606:	4622      	mov	r2, r4
 800c608:	462b      	mov	r3, r5
 800c60a:	4620      	mov	r0, r4
 800c60c:	4629      	mov	r1, r5
 800c60e:	f7f4 fac5 	bl	8000b9c <__aeabi_dcmpun>
 800c612:	b190      	cbz	r0, 800c63a <strtof+0x52>
 800c614:	2d00      	cmp	r5, #0
 800c616:	4821      	ldr	r0, [pc, #132]	@ (800c69c <strtof+0xb4>)
 800c618:	da09      	bge.n	800c62e <strtof+0x46>
 800c61a:	f000 ff79 	bl	800d510 <nanf>
 800c61e:	eeb1 8a40 	vneg.f32	s16, s0
 800c622:	eeb0 0a48 	vmov.f32	s0, s16
 800c626:	ecbd 8b02 	vpop	{d8}
 800c62a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c62e:	ecbd 8b02 	vpop	{d8}
 800c632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c636:	f000 bf6b 	b.w	800d510 <nanf>
 800c63a:	4620      	mov	r0, r4
 800c63c:	4629      	mov	r1, r5
 800c63e:	f7f4 fb0b 	bl	8000c58 <__aeabi_d2f>
 800c642:	ee08 0a10 	vmov	s16, r0
 800c646:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800c6a0 <strtof+0xb8>
 800c64a:	eeb0 7ac8 	vabs.f32	s14, s16
 800c64e:	eeb4 7a67 	vcmp.f32	s14, s15
 800c652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c656:	dd11      	ble.n	800c67c <strtof+0x94>
 800c658:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800c65c:	4b11      	ldr	r3, [pc, #68]	@ (800c6a4 <strtof+0xbc>)
 800c65e:	f04f 32ff 	mov.w	r2, #4294967295
 800c662:	4620      	mov	r0, r4
 800c664:	4639      	mov	r1, r7
 800c666:	f7f4 fa99 	bl	8000b9c <__aeabi_dcmpun>
 800c66a:	b980      	cbnz	r0, 800c68e <strtof+0xa6>
 800c66c:	4b0d      	ldr	r3, [pc, #52]	@ (800c6a4 <strtof+0xbc>)
 800c66e:	f04f 32ff 	mov.w	r2, #4294967295
 800c672:	4620      	mov	r0, r4
 800c674:	4639      	mov	r1, r7
 800c676:	f7f4 fa73 	bl	8000b60 <__aeabi_dcmple>
 800c67a:	b940      	cbnz	r0, 800c68e <strtof+0xa6>
 800c67c:	ee18 3a10 	vmov	r3, s16
 800c680:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c684:	d1cd      	bne.n	800c622 <strtof+0x3a>
 800c686:	4b08      	ldr	r3, [pc, #32]	@ (800c6a8 <strtof+0xc0>)
 800c688:	402b      	ands	r3, r5
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d0c9      	beq.n	800c622 <strtof+0x3a>
 800c68e:	f8d8 3000 	ldr.w	r3, [r8]
 800c692:	2222      	movs	r2, #34	@ 0x22
 800c694:	601a      	str	r2, [r3, #0]
 800c696:	e7c4      	b.n	800c622 <strtof+0x3a>
 800c698:	20000078 	.word	0x20000078
 800c69c:	08010db3 	.word	0x08010db3
 800c6a0:	7f7fffff 	.word	0x7f7fffff
 800c6a4:	7fefffff 	.word	0x7fefffff
 800c6a8:	7ff00000 	.word	0x7ff00000
 800c6ac:	200001e4 	.word	0x200001e4

0800c6b0 <_strtoul_l.constprop.0>:
 800c6b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c6b4:	4e34      	ldr	r6, [pc, #208]	@ (800c788 <_strtoul_l.constprop.0+0xd8>)
 800c6b6:	4686      	mov	lr, r0
 800c6b8:	460d      	mov	r5, r1
 800c6ba:	4628      	mov	r0, r5
 800c6bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c6c0:	5d37      	ldrb	r7, [r6, r4]
 800c6c2:	f017 0708 	ands.w	r7, r7, #8
 800c6c6:	d1f8      	bne.n	800c6ba <_strtoul_l.constprop.0+0xa>
 800c6c8:	2c2d      	cmp	r4, #45	@ 0x2d
 800c6ca:	d12f      	bne.n	800c72c <_strtoul_l.constprop.0+0x7c>
 800c6cc:	782c      	ldrb	r4, [r5, #0]
 800c6ce:	2701      	movs	r7, #1
 800c6d0:	1c85      	adds	r5, r0, #2
 800c6d2:	f033 0010 	bics.w	r0, r3, #16
 800c6d6:	d109      	bne.n	800c6ec <_strtoul_l.constprop.0+0x3c>
 800c6d8:	2c30      	cmp	r4, #48	@ 0x30
 800c6da:	d12c      	bne.n	800c736 <_strtoul_l.constprop.0+0x86>
 800c6dc:	7828      	ldrb	r0, [r5, #0]
 800c6de:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800c6e2:	2858      	cmp	r0, #88	@ 0x58
 800c6e4:	d127      	bne.n	800c736 <_strtoul_l.constprop.0+0x86>
 800c6e6:	786c      	ldrb	r4, [r5, #1]
 800c6e8:	2310      	movs	r3, #16
 800c6ea:	3502      	adds	r5, #2
 800c6ec:	f04f 38ff 	mov.w	r8, #4294967295
 800c6f0:	2600      	movs	r6, #0
 800c6f2:	fbb8 f8f3 	udiv	r8, r8, r3
 800c6f6:	fb03 f908 	mul.w	r9, r3, r8
 800c6fa:	ea6f 0909 	mvn.w	r9, r9
 800c6fe:	4630      	mov	r0, r6
 800c700:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800c704:	f1bc 0f09 	cmp.w	ip, #9
 800c708:	d81c      	bhi.n	800c744 <_strtoul_l.constprop.0+0x94>
 800c70a:	4664      	mov	r4, ip
 800c70c:	42a3      	cmp	r3, r4
 800c70e:	dd2a      	ble.n	800c766 <_strtoul_l.constprop.0+0xb6>
 800c710:	f1b6 3fff 	cmp.w	r6, #4294967295
 800c714:	d007      	beq.n	800c726 <_strtoul_l.constprop.0+0x76>
 800c716:	4580      	cmp	r8, r0
 800c718:	d322      	bcc.n	800c760 <_strtoul_l.constprop.0+0xb0>
 800c71a:	d101      	bne.n	800c720 <_strtoul_l.constprop.0+0x70>
 800c71c:	45a1      	cmp	r9, r4
 800c71e:	db1f      	blt.n	800c760 <_strtoul_l.constprop.0+0xb0>
 800c720:	fb00 4003 	mla	r0, r0, r3, r4
 800c724:	2601      	movs	r6, #1
 800c726:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c72a:	e7e9      	b.n	800c700 <_strtoul_l.constprop.0+0x50>
 800c72c:	2c2b      	cmp	r4, #43	@ 0x2b
 800c72e:	bf04      	itt	eq
 800c730:	782c      	ldrbeq	r4, [r5, #0]
 800c732:	1c85      	addeq	r5, r0, #2
 800c734:	e7cd      	b.n	800c6d2 <_strtoul_l.constprop.0+0x22>
 800c736:	2b00      	cmp	r3, #0
 800c738:	d1d8      	bne.n	800c6ec <_strtoul_l.constprop.0+0x3c>
 800c73a:	2c30      	cmp	r4, #48	@ 0x30
 800c73c:	bf0c      	ite	eq
 800c73e:	2308      	moveq	r3, #8
 800c740:	230a      	movne	r3, #10
 800c742:	e7d3      	b.n	800c6ec <_strtoul_l.constprop.0+0x3c>
 800c744:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800c748:	f1bc 0f19 	cmp.w	ip, #25
 800c74c:	d801      	bhi.n	800c752 <_strtoul_l.constprop.0+0xa2>
 800c74e:	3c37      	subs	r4, #55	@ 0x37
 800c750:	e7dc      	b.n	800c70c <_strtoul_l.constprop.0+0x5c>
 800c752:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800c756:	f1bc 0f19 	cmp.w	ip, #25
 800c75a:	d804      	bhi.n	800c766 <_strtoul_l.constprop.0+0xb6>
 800c75c:	3c57      	subs	r4, #87	@ 0x57
 800c75e:	e7d5      	b.n	800c70c <_strtoul_l.constprop.0+0x5c>
 800c760:	f04f 36ff 	mov.w	r6, #4294967295
 800c764:	e7df      	b.n	800c726 <_strtoul_l.constprop.0+0x76>
 800c766:	1c73      	adds	r3, r6, #1
 800c768:	d106      	bne.n	800c778 <_strtoul_l.constprop.0+0xc8>
 800c76a:	2322      	movs	r3, #34	@ 0x22
 800c76c:	f8ce 3000 	str.w	r3, [lr]
 800c770:	4630      	mov	r0, r6
 800c772:	b932      	cbnz	r2, 800c782 <_strtoul_l.constprop.0+0xd2>
 800c774:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c778:	b107      	cbz	r7, 800c77c <_strtoul_l.constprop.0+0xcc>
 800c77a:	4240      	negs	r0, r0
 800c77c:	2a00      	cmp	r2, #0
 800c77e:	d0f9      	beq.n	800c774 <_strtoul_l.constprop.0+0xc4>
 800c780:	b106      	cbz	r6, 800c784 <_strtoul_l.constprop.0+0xd4>
 800c782:	1e69      	subs	r1, r5, #1
 800c784:	6011      	str	r1, [r2, #0]
 800c786:	e7f5      	b.n	800c774 <_strtoul_l.constprop.0+0xc4>
 800c788:	08010e09 	.word	0x08010e09

0800c78c <strtoul>:
 800c78c:	4613      	mov	r3, r2
 800c78e:	460a      	mov	r2, r1
 800c790:	4601      	mov	r1, r0
 800c792:	4802      	ldr	r0, [pc, #8]	@ (800c79c <strtoul+0x10>)
 800c794:	6800      	ldr	r0, [r0, #0]
 800c796:	f7ff bf8b 	b.w	800c6b0 <_strtoul_l.constprop.0>
 800c79a:	bf00      	nop
 800c79c:	200001e4 	.word	0x200001e4

0800c7a0 <__cvt>:
 800c7a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c7a4:	ec57 6b10 	vmov	r6, r7, d0
 800c7a8:	2f00      	cmp	r7, #0
 800c7aa:	460c      	mov	r4, r1
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	463b      	mov	r3, r7
 800c7b0:	bfbb      	ittet	lt
 800c7b2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c7b6:	461f      	movlt	r7, r3
 800c7b8:	2300      	movge	r3, #0
 800c7ba:	232d      	movlt	r3, #45	@ 0x2d
 800c7bc:	700b      	strb	r3, [r1, #0]
 800c7be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7c0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c7c4:	4691      	mov	r9, r2
 800c7c6:	f023 0820 	bic.w	r8, r3, #32
 800c7ca:	bfbc      	itt	lt
 800c7cc:	4632      	movlt	r2, r6
 800c7ce:	4616      	movlt	r6, r2
 800c7d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c7d4:	d005      	beq.n	800c7e2 <__cvt+0x42>
 800c7d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c7da:	d100      	bne.n	800c7de <__cvt+0x3e>
 800c7dc:	3401      	adds	r4, #1
 800c7de:	2102      	movs	r1, #2
 800c7e0:	e000      	b.n	800c7e4 <__cvt+0x44>
 800c7e2:	2103      	movs	r1, #3
 800c7e4:	ab03      	add	r3, sp, #12
 800c7e6:	9301      	str	r3, [sp, #4]
 800c7e8:	ab02      	add	r3, sp, #8
 800c7ea:	9300      	str	r3, [sp, #0]
 800c7ec:	ec47 6b10 	vmov	d0, r6, r7
 800c7f0:	4653      	mov	r3, sl
 800c7f2:	4622      	mov	r2, r4
 800c7f4:	f000 ff24 	bl	800d640 <_dtoa_r>
 800c7f8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c7fc:	4605      	mov	r5, r0
 800c7fe:	d119      	bne.n	800c834 <__cvt+0x94>
 800c800:	f019 0f01 	tst.w	r9, #1
 800c804:	d00e      	beq.n	800c824 <__cvt+0x84>
 800c806:	eb00 0904 	add.w	r9, r0, r4
 800c80a:	2200      	movs	r2, #0
 800c80c:	2300      	movs	r3, #0
 800c80e:	4630      	mov	r0, r6
 800c810:	4639      	mov	r1, r7
 800c812:	f7f4 f991 	bl	8000b38 <__aeabi_dcmpeq>
 800c816:	b108      	cbz	r0, 800c81c <__cvt+0x7c>
 800c818:	f8cd 900c 	str.w	r9, [sp, #12]
 800c81c:	2230      	movs	r2, #48	@ 0x30
 800c81e:	9b03      	ldr	r3, [sp, #12]
 800c820:	454b      	cmp	r3, r9
 800c822:	d31e      	bcc.n	800c862 <__cvt+0xc2>
 800c824:	9b03      	ldr	r3, [sp, #12]
 800c826:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c828:	1b5b      	subs	r3, r3, r5
 800c82a:	4628      	mov	r0, r5
 800c82c:	6013      	str	r3, [r2, #0]
 800c82e:	b004      	add	sp, #16
 800c830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c834:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c838:	eb00 0904 	add.w	r9, r0, r4
 800c83c:	d1e5      	bne.n	800c80a <__cvt+0x6a>
 800c83e:	7803      	ldrb	r3, [r0, #0]
 800c840:	2b30      	cmp	r3, #48	@ 0x30
 800c842:	d10a      	bne.n	800c85a <__cvt+0xba>
 800c844:	2200      	movs	r2, #0
 800c846:	2300      	movs	r3, #0
 800c848:	4630      	mov	r0, r6
 800c84a:	4639      	mov	r1, r7
 800c84c:	f7f4 f974 	bl	8000b38 <__aeabi_dcmpeq>
 800c850:	b918      	cbnz	r0, 800c85a <__cvt+0xba>
 800c852:	f1c4 0401 	rsb	r4, r4, #1
 800c856:	f8ca 4000 	str.w	r4, [sl]
 800c85a:	f8da 3000 	ldr.w	r3, [sl]
 800c85e:	4499      	add	r9, r3
 800c860:	e7d3      	b.n	800c80a <__cvt+0x6a>
 800c862:	1c59      	adds	r1, r3, #1
 800c864:	9103      	str	r1, [sp, #12]
 800c866:	701a      	strb	r2, [r3, #0]
 800c868:	e7d9      	b.n	800c81e <__cvt+0x7e>

0800c86a <__exponent>:
 800c86a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c86c:	2900      	cmp	r1, #0
 800c86e:	bfba      	itte	lt
 800c870:	4249      	neglt	r1, r1
 800c872:	232d      	movlt	r3, #45	@ 0x2d
 800c874:	232b      	movge	r3, #43	@ 0x2b
 800c876:	2909      	cmp	r1, #9
 800c878:	7002      	strb	r2, [r0, #0]
 800c87a:	7043      	strb	r3, [r0, #1]
 800c87c:	dd29      	ble.n	800c8d2 <__exponent+0x68>
 800c87e:	f10d 0307 	add.w	r3, sp, #7
 800c882:	461d      	mov	r5, r3
 800c884:	270a      	movs	r7, #10
 800c886:	461a      	mov	r2, r3
 800c888:	fbb1 f6f7 	udiv	r6, r1, r7
 800c88c:	fb07 1416 	mls	r4, r7, r6, r1
 800c890:	3430      	adds	r4, #48	@ 0x30
 800c892:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c896:	460c      	mov	r4, r1
 800c898:	2c63      	cmp	r4, #99	@ 0x63
 800c89a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c89e:	4631      	mov	r1, r6
 800c8a0:	dcf1      	bgt.n	800c886 <__exponent+0x1c>
 800c8a2:	3130      	adds	r1, #48	@ 0x30
 800c8a4:	1e94      	subs	r4, r2, #2
 800c8a6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c8aa:	1c41      	adds	r1, r0, #1
 800c8ac:	4623      	mov	r3, r4
 800c8ae:	42ab      	cmp	r3, r5
 800c8b0:	d30a      	bcc.n	800c8c8 <__exponent+0x5e>
 800c8b2:	f10d 0309 	add.w	r3, sp, #9
 800c8b6:	1a9b      	subs	r3, r3, r2
 800c8b8:	42ac      	cmp	r4, r5
 800c8ba:	bf88      	it	hi
 800c8bc:	2300      	movhi	r3, #0
 800c8be:	3302      	adds	r3, #2
 800c8c0:	4403      	add	r3, r0
 800c8c2:	1a18      	subs	r0, r3, r0
 800c8c4:	b003      	add	sp, #12
 800c8c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8c8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c8cc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c8d0:	e7ed      	b.n	800c8ae <__exponent+0x44>
 800c8d2:	2330      	movs	r3, #48	@ 0x30
 800c8d4:	3130      	adds	r1, #48	@ 0x30
 800c8d6:	7083      	strb	r3, [r0, #2]
 800c8d8:	70c1      	strb	r1, [r0, #3]
 800c8da:	1d03      	adds	r3, r0, #4
 800c8dc:	e7f1      	b.n	800c8c2 <__exponent+0x58>
	...

0800c8e0 <_printf_float>:
 800c8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8e4:	b08d      	sub	sp, #52	@ 0x34
 800c8e6:	460c      	mov	r4, r1
 800c8e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c8ec:	4616      	mov	r6, r2
 800c8ee:	461f      	mov	r7, r3
 800c8f0:	4605      	mov	r5, r0
 800c8f2:	f000 fd77 	bl	800d3e4 <_localeconv_r>
 800c8f6:	6803      	ldr	r3, [r0, #0]
 800c8f8:	9304      	str	r3, [sp, #16]
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	f7f3 fcf0 	bl	80002e0 <strlen>
 800c900:	2300      	movs	r3, #0
 800c902:	930a      	str	r3, [sp, #40]	@ 0x28
 800c904:	f8d8 3000 	ldr.w	r3, [r8]
 800c908:	9005      	str	r0, [sp, #20]
 800c90a:	3307      	adds	r3, #7
 800c90c:	f023 0307 	bic.w	r3, r3, #7
 800c910:	f103 0208 	add.w	r2, r3, #8
 800c914:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c918:	f8d4 b000 	ldr.w	fp, [r4]
 800c91c:	f8c8 2000 	str.w	r2, [r8]
 800c920:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c924:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c928:	9307      	str	r3, [sp, #28]
 800c92a:	f8cd 8018 	str.w	r8, [sp, #24]
 800c92e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c932:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c936:	4b9c      	ldr	r3, [pc, #624]	@ (800cba8 <_printf_float+0x2c8>)
 800c938:	f04f 32ff 	mov.w	r2, #4294967295
 800c93c:	f7f4 f92e 	bl	8000b9c <__aeabi_dcmpun>
 800c940:	bb70      	cbnz	r0, 800c9a0 <_printf_float+0xc0>
 800c942:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c946:	4b98      	ldr	r3, [pc, #608]	@ (800cba8 <_printf_float+0x2c8>)
 800c948:	f04f 32ff 	mov.w	r2, #4294967295
 800c94c:	f7f4 f908 	bl	8000b60 <__aeabi_dcmple>
 800c950:	bb30      	cbnz	r0, 800c9a0 <_printf_float+0xc0>
 800c952:	2200      	movs	r2, #0
 800c954:	2300      	movs	r3, #0
 800c956:	4640      	mov	r0, r8
 800c958:	4649      	mov	r1, r9
 800c95a:	f7f4 f8f7 	bl	8000b4c <__aeabi_dcmplt>
 800c95e:	b110      	cbz	r0, 800c966 <_printf_float+0x86>
 800c960:	232d      	movs	r3, #45	@ 0x2d
 800c962:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c966:	4a91      	ldr	r2, [pc, #580]	@ (800cbac <_printf_float+0x2cc>)
 800c968:	4b91      	ldr	r3, [pc, #580]	@ (800cbb0 <_printf_float+0x2d0>)
 800c96a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c96e:	bf94      	ite	ls
 800c970:	4690      	movls	r8, r2
 800c972:	4698      	movhi	r8, r3
 800c974:	2303      	movs	r3, #3
 800c976:	6123      	str	r3, [r4, #16]
 800c978:	f02b 0304 	bic.w	r3, fp, #4
 800c97c:	6023      	str	r3, [r4, #0]
 800c97e:	f04f 0900 	mov.w	r9, #0
 800c982:	9700      	str	r7, [sp, #0]
 800c984:	4633      	mov	r3, r6
 800c986:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c988:	4621      	mov	r1, r4
 800c98a:	4628      	mov	r0, r5
 800c98c:	f000 f9d2 	bl	800cd34 <_printf_common>
 800c990:	3001      	adds	r0, #1
 800c992:	f040 808d 	bne.w	800cab0 <_printf_float+0x1d0>
 800c996:	f04f 30ff 	mov.w	r0, #4294967295
 800c99a:	b00d      	add	sp, #52	@ 0x34
 800c99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9a0:	4642      	mov	r2, r8
 800c9a2:	464b      	mov	r3, r9
 800c9a4:	4640      	mov	r0, r8
 800c9a6:	4649      	mov	r1, r9
 800c9a8:	f7f4 f8f8 	bl	8000b9c <__aeabi_dcmpun>
 800c9ac:	b140      	cbz	r0, 800c9c0 <_printf_float+0xe0>
 800c9ae:	464b      	mov	r3, r9
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	bfbc      	itt	lt
 800c9b4:	232d      	movlt	r3, #45	@ 0x2d
 800c9b6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c9ba:	4a7e      	ldr	r2, [pc, #504]	@ (800cbb4 <_printf_float+0x2d4>)
 800c9bc:	4b7e      	ldr	r3, [pc, #504]	@ (800cbb8 <_printf_float+0x2d8>)
 800c9be:	e7d4      	b.n	800c96a <_printf_float+0x8a>
 800c9c0:	6863      	ldr	r3, [r4, #4]
 800c9c2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c9c6:	9206      	str	r2, [sp, #24]
 800c9c8:	1c5a      	adds	r2, r3, #1
 800c9ca:	d13b      	bne.n	800ca44 <_printf_float+0x164>
 800c9cc:	2306      	movs	r3, #6
 800c9ce:	6063      	str	r3, [r4, #4]
 800c9d0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	6022      	str	r2, [r4, #0]
 800c9d8:	9303      	str	r3, [sp, #12]
 800c9da:	ab0a      	add	r3, sp, #40	@ 0x28
 800c9dc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c9e0:	ab09      	add	r3, sp, #36	@ 0x24
 800c9e2:	9300      	str	r3, [sp, #0]
 800c9e4:	6861      	ldr	r1, [r4, #4]
 800c9e6:	ec49 8b10 	vmov	d0, r8, r9
 800c9ea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c9ee:	4628      	mov	r0, r5
 800c9f0:	f7ff fed6 	bl	800c7a0 <__cvt>
 800c9f4:	9b06      	ldr	r3, [sp, #24]
 800c9f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c9f8:	2b47      	cmp	r3, #71	@ 0x47
 800c9fa:	4680      	mov	r8, r0
 800c9fc:	d129      	bne.n	800ca52 <_printf_float+0x172>
 800c9fe:	1cc8      	adds	r0, r1, #3
 800ca00:	db02      	blt.n	800ca08 <_printf_float+0x128>
 800ca02:	6863      	ldr	r3, [r4, #4]
 800ca04:	4299      	cmp	r1, r3
 800ca06:	dd41      	ble.n	800ca8c <_printf_float+0x1ac>
 800ca08:	f1aa 0a02 	sub.w	sl, sl, #2
 800ca0c:	fa5f fa8a 	uxtb.w	sl, sl
 800ca10:	3901      	subs	r1, #1
 800ca12:	4652      	mov	r2, sl
 800ca14:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ca18:	9109      	str	r1, [sp, #36]	@ 0x24
 800ca1a:	f7ff ff26 	bl	800c86a <__exponent>
 800ca1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca20:	1813      	adds	r3, r2, r0
 800ca22:	2a01      	cmp	r2, #1
 800ca24:	4681      	mov	r9, r0
 800ca26:	6123      	str	r3, [r4, #16]
 800ca28:	dc02      	bgt.n	800ca30 <_printf_float+0x150>
 800ca2a:	6822      	ldr	r2, [r4, #0]
 800ca2c:	07d2      	lsls	r2, r2, #31
 800ca2e:	d501      	bpl.n	800ca34 <_printf_float+0x154>
 800ca30:	3301      	adds	r3, #1
 800ca32:	6123      	str	r3, [r4, #16]
 800ca34:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d0a2      	beq.n	800c982 <_printf_float+0xa2>
 800ca3c:	232d      	movs	r3, #45	@ 0x2d
 800ca3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca42:	e79e      	b.n	800c982 <_printf_float+0xa2>
 800ca44:	9a06      	ldr	r2, [sp, #24]
 800ca46:	2a47      	cmp	r2, #71	@ 0x47
 800ca48:	d1c2      	bne.n	800c9d0 <_printf_float+0xf0>
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d1c0      	bne.n	800c9d0 <_printf_float+0xf0>
 800ca4e:	2301      	movs	r3, #1
 800ca50:	e7bd      	b.n	800c9ce <_printf_float+0xee>
 800ca52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ca56:	d9db      	bls.n	800ca10 <_printf_float+0x130>
 800ca58:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ca5c:	d118      	bne.n	800ca90 <_printf_float+0x1b0>
 800ca5e:	2900      	cmp	r1, #0
 800ca60:	6863      	ldr	r3, [r4, #4]
 800ca62:	dd0b      	ble.n	800ca7c <_printf_float+0x19c>
 800ca64:	6121      	str	r1, [r4, #16]
 800ca66:	b913      	cbnz	r3, 800ca6e <_printf_float+0x18e>
 800ca68:	6822      	ldr	r2, [r4, #0]
 800ca6a:	07d0      	lsls	r0, r2, #31
 800ca6c:	d502      	bpl.n	800ca74 <_printf_float+0x194>
 800ca6e:	3301      	adds	r3, #1
 800ca70:	440b      	add	r3, r1
 800ca72:	6123      	str	r3, [r4, #16]
 800ca74:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ca76:	f04f 0900 	mov.w	r9, #0
 800ca7a:	e7db      	b.n	800ca34 <_printf_float+0x154>
 800ca7c:	b913      	cbnz	r3, 800ca84 <_printf_float+0x1a4>
 800ca7e:	6822      	ldr	r2, [r4, #0]
 800ca80:	07d2      	lsls	r2, r2, #31
 800ca82:	d501      	bpl.n	800ca88 <_printf_float+0x1a8>
 800ca84:	3302      	adds	r3, #2
 800ca86:	e7f4      	b.n	800ca72 <_printf_float+0x192>
 800ca88:	2301      	movs	r3, #1
 800ca8a:	e7f2      	b.n	800ca72 <_printf_float+0x192>
 800ca8c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ca90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca92:	4299      	cmp	r1, r3
 800ca94:	db05      	blt.n	800caa2 <_printf_float+0x1c2>
 800ca96:	6823      	ldr	r3, [r4, #0]
 800ca98:	6121      	str	r1, [r4, #16]
 800ca9a:	07d8      	lsls	r0, r3, #31
 800ca9c:	d5ea      	bpl.n	800ca74 <_printf_float+0x194>
 800ca9e:	1c4b      	adds	r3, r1, #1
 800caa0:	e7e7      	b.n	800ca72 <_printf_float+0x192>
 800caa2:	2900      	cmp	r1, #0
 800caa4:	bfd4      	ite	le
 800caa6:	f1c1 0202 	rsble	r2, r1, #2
 800caaa:	2201      	movgt	r2, #1
 800caac:	4413      	add	r3, r2
 800caae:	e7e0      	b.n	800ca72 <_printf_float+0x192>
 800cab0:	6823      	ldr	r3, [r4, #0]
 800cab2:	055a      	lsls	r2, r3, #21
 800cab4:	d407      	bmi.n	800cac6 <_printf_float+0x1e6>
 800cab6:	6923      	ldr	r3, [r4, #16]
 800cab8:	4642      	mov	r2, r8
 800caba:	4631      	mov	r1, r6
 800cabc:	4628      	mov	r0, r5
 800cabe:	47b8      	blx	r7
 800cac0:	3001      	adds	r0, #1
 800cac2:	d12b      	bne.n	800cb1c <_printf_float+0x23c>
 800cac4:	e767      	b.n	800c996 <_printf_float+0xb6>
 800cac6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800caca:	f240 80dd 	bls.w	800cc88 <_printf_float+0x3a8>
 800cace:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cad2:	2200      	movs	r2, #0
 800cad4:	2300      	movs	r3, #0
 800cad6:	f7f4 f82f 	bl	8000b38 <__aeabi_dcmpeq>
 800cada:	2800      	cmp	r0, #0
 800cadc:	d033      	beq.n	800cb46 <_printf_float+0x266>
 800cade:	4a37      	ldr	r2, [pc, #220]	@ (800cbbc <_printf_float+0x2dc>)
 800cae0:	2301      	movs	r3, #1
 800cae2:	4631      	mov	r1, r6
 800cae4:	4628      	mov	r0, r5
 800cae6:	47b8      	blx	r7
 800cae8:	3001      	adds	r0, #1
 800caea:	f43f af54 	beq.w	800c996 <_printf_float+0xb6>
 800caee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800caf2:	4543      	cmp	r3, r8
 800caf4:	db02      	blt.n	800cafc <_printf_float+0x21c>
 800caf6:	6823      	ldr	r3, [r4, #0]
 800caf8:	07d8      	lsls	r0, r3, #31
 800cafa:	d50f      	bpl.n	800cb1c <_printf_float+0x23c>
 800cafc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb00:	4631      	mov	r1, r6
 800cb02:	4628      	mov	r0, r5
 800cb04:	47b8      	blx	r7
 800cb06:	3001      	adds	r0, #1
 800cb08:	f43f af45 	beq.w	800c996 <_printf_float+0xb6>
 800cb0c:	f04f 0900 	mov.w	r9, #0
 800cb10:	f108 38ff 	add.w	r8, r8, #4294967295
 800cb14:	f104 0a1a 	add.w	sl, r4, #26
 800cb18:	45c8      	cmp	r8, r9
 800cb1a:	dc09      	bgt.n	800cb30 <_printf_float+0x250>
 800cb1c:	6823      	ldr	r3, [r4, #0]
 800cb1e:	079b      	lsls	r3, r3, #30
 800cb20:	f100 8103 	bmi.w	800cd2a <_printf_float+0x44a>
 800cb24:	68e0      	ldr	r0, [r4, #12]
 800cb26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb28:	4298      	cmp	r0, r3
 800cb2a:	bfb8      	it	lt
 800cb2c:	4618      	movlt	r0, r3
 800cb2e:	e734      	b.n	800c99a <_printf_float+0xba>
 800cb30:	2301      	movs	r3, #1
 800cb32:	4652      	mov	r2, sl
 800cb34:	4631      	mov	r1, r6
 800cb36:	4628      	mov	r0, r5
 800cb38:	47b8      	blx	r7
 800cb3a:	3001      	adds	r0, #1
 800cb3c:	f43f af2b 	beq.w	800c996 <_printf_float+0xb6>
 800cb40:	f109 0901 	add.w	r9, r9, #1
 800cb44:	e7e8      	b.n	800cb18 <_printf_float+0x238>
 800cb46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	dc39      	bgt.n	800cbc0 <_printf_float+0x2e0>
 800cb4c:	4a1b      	ldr	r2, [pc, #108]	@ (800cbbc <_printf_float+0x2dc>)
 800cb4e:	2301      	movs	r3, #1
 800cb50:	4631      	mov	r1, r6
 800cb52:	4628      	mov	r0, r5
 800cb54:	47b8      	blx	r7
 800cb56:	3001      	adds	r0, #1
 800cb58:	f43f af1d 	beq.w	800c996 <_printf_float+0xb6>
 800cb5c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cb60:	ea59 0303 	orrs.w	r3, r9, r3
 800cb64:	d102      	bne.n	800cb6c <_printf_float+0x28c>
 800cb66:	6823      	ldr	r3, [r4, #0]
 800cb68:	07d9      	lsls	r1, r3, #31
 800cb6a:	d5d7      	bpl.n	800cb1c <_printf_float+0x23c>
 800cb6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb70:	4631      	mov	r1, r6
 800cb72:	4628      	mov	r0, r5
 800cb74:	47b8      	blx	r7
 800cb76:	3001      	adds	r0, #1
 800cb78:	f43f af0d 	beq.w	800c996 <_printf_float+0xb6>
 800cb7c:	f04f 0a00 	mov.w	sl, #0
 800cb80:	f104 0b1a 	add.w	fp, r4, #26
 800cb84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb86:	425b      	negs	r3, r3
 800cb88:	4553      	cmp	r3, sl
 800cb8a:	dc01      	bgt.n	800cb90 <_printf_float+0x2b0>
 800cb8c:	464b      	mov	r3, r9
 800cb8e:	e793      	b.n	800cab8 <_printf_float+0x1d8>
 800cb90:	2301      	movs	r3, #1
 800cb92:	465a      	mov	r2, fp
 800cb94:	4631      	mov	r1, r6
 800cb96:	4628      	mov	r0, r5
 800cb98:	47b8      	blx	r7
 800cb9a:	3001      	adds	r0, #1
 800cb9c:	f43f aefb 	beq.w	800c996 <_printf_float+0xb6>
 800cba0:	f10a 0a01 	add.w	sl, sl, #1
 800cba4:	e7ee      	b.n	800cb84 <_printf_float+0x2a4>
 800cba6:	bf00      	nop
 800cba8:	7fefffff 	.word	0x7fefffff
 800cbac:	08010f09 	.word	0x08010f09
 800cbb0:	08010f0d 	.word	0x08010f0d
 800cbb4:	08010f11 	.word	0x08010f11
 800cbb8:	08010f15 	.word	0x08010f15
 800cbbc:	08010f19 	.word	0x08010f19
 800cbc0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cbc2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cbc6:	4553      	cmp	r3, sl
 800cbc8:	bfa8      	it	ge
 800cbca:	4653      	movge	r3, sl
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	4699      	mov	r9, r3
 800cbd0:	dc36      	bgt.n	800cc40 <_printf_float+0x360>
 800cbd2:	f04f 0b00 	mov.w	fp, #0
 800cbd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cbda:	f104 021a 	add.w	r2, r4, #26
 800cbde:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cbe0:	9306      	str	r3, [sp, #24]
 800cbe2:	eba3 0309 	sub.w	r3, r3, r9
 800cbe6:	455b      	cmp	r3, fp
 800cbe8:	dc31      	bgt.n	800cc4e <_printf_float+0x36e>
 800cbea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbec:	459a      	cmp	sl, r3
 800cbee:	dc3a      	bgt.n	800cc66 <_printf_float+0x386>
 800cbf0:	6823      	ldr	r3, [r4, #0]
 800cbf2:	07da      	lsls	r2, r3, #31
 800cbf4:	d437      	bmi.n	800cc66 <_printf_float+0x386>
 800cbf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbf8:	ebaa 0903 	sub.w	r9, sl, r3
 800cbfc:	9b06      	ldr	r3, [sp, #24]
 800cbfe:	ebaa 0303 	sub.w	r3, sl, r3
 800cc02:	4599      	cmp	r9, r3
 800cc04:	bfa8      	it	ge
 800cc06:	4699      	movge	r9, r3
 800cc08:	f1b9 0f00 	cmp.w	r9, #0
 800cc0c:	dc33      	bgt.n	800cc76 <_printf_float+0x396>
 800cc0e:	f04f 0800 	mov.w	r8, #0
 800cc12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cc16:	f104 0b1a 	add.w	fp, r4, #26
 800cc1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc1c:	ebaa 0303 	sub.w	r3, sl, r3
 800cc20:	eba3 0309 	sub.w	r3, r3, r9
 800cc24:	4543      	cmp	r3, r8
 800cc26:	f77f af79 	ble.w	800cb1c <_printf_float+0x23c>
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	465a      	mov	r2, fp
 800cc2e:	4631      	mov	r1, r6
 800cc30:	4628      	mov	r0, r5
 800cc32:	47b8      	blx	r7
 800cc34:	3001      	adds	r0, #1
 800cc36:	f43f aeae 	beq.w	800c996 <_printf_float+0xb6>
 800cc3a:	f108 0801 	add.w	r8, r8, #1
 800cc3e:	e7ec      	b.n	800cc1a <_printf_float+0x33a>
 800cc40:	4642      	mov	r2, r8
 800cc42:	4631      	mov	r1, r6
 800cc44:	4628      	mov	r0, r5
 800cc46:	47b8      	blx	r7
 800cc48:	3001      	adds	r0, #1
 800cc4a:	d1c2      	bne.n	800cbd2 <_printf_float+0x2f2>
 800cc4c:	e6a3      	b.n	800c996 <_printf_float+0xb6>
 800cc4e:	2301      	movs	r3, #1
 800cc50:	4631      	mov	r1, r6
 800cc52:	4628      	mov	r0, r5
 800cc54:	9206      	str	r2, [sp, #24]
 800cc56:	47b8      	blx	r7
 800cc58:	3001      	adds	r0, #1
 800cc5a:	f43f ae9c 	beq.w	800c996 <_printf_float+0xb6>
 800cc5e:	9a06      	ldr	r2, [sp, #24]
 800cc60:	f10b 0b01 	add.w	fp, fp, #1
 800cc64:	e7bb      	b.n	800cbde <_printf_float+0x2fe>
 800cc66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc6a:	4631      	mov	r1, r6
 800cc6c:	4628      	mov	r0, r5
 800cc6e:	47b8      	blx	r7
 800cc70:	3001      	adds	r0, #1
 800cc72:	d1c0      	bne.n	800cbf6 <_printf_float+0x316>
 800cc74:	e68f      	b.n	800c996 <_printf_float+0xb6>
 800cc76:	9a06      	ldr	r2, [sp, #24]
 800cc78:	464b      	mov	r3, r9
 800cc7a:	4442      	add	r2, r8
 800cc7c:	4631      	mov	r1, r6
 800cc7e:	4628      	mov	r0, r5
 800cc80:	47b8      	blx	r7
 800cc82:	3001      	adds	r0, #1
 800cc84:	d1c3      	bne.n	800cc0e <_printf_float+0x32e>
 800cc86:	e686      	b.n	800c996 <_printf_float+0xb6>
 800cc88:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cc8c:	f1ba 0f01 	cmp.w	sl, #1
 800cc90:	dc01      	bgt.n	800cc96 <_printf_float+0x3b6>
 800cc92:	07db      	lsls	r3, r3, #31
 800cc94:	d536      	bpl.n	800cd04 <_printf_float+0x424>
 800cc96:	2301      	movs	r3, #1
 800cc98:	4642      	mov	r2, r8
 800cc9a:	4631      	mov	r1, r6
 800cc9c:	4628      	mov	r0, r5
 800cc9e:	47b8      	blx	r7
 800cca0:	3001      	adds	r0, #1
 800cca2:	f43f ae78 	beq.w	800c996 <_printf_float+0xb6>
 800cca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccaa:	4631      	mov	r1, r6
 800ccac:	4628      	mov	r0, r5
 800ccae:	47b8      	blx	r7
 800ccb0:	3001      	adds	r0, #1
 800ccb2:	f43f ae70 	beq.w	800c996 <_printf_float+0xb6>
 800ccb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ccba:	2200      	movs	r2, #0
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ccc2:	f7f3 ff39 	bl	8000b38 <__aeabi_dcmpeq>
 800ccc6:	b9c0      	cbnz	r0, 800ccfa <_printf_float+0x41a>
 800ccc8:	4653      	mov	r3, sl
 800ccca:	f108 0201 	add.w	r2, r8, #1
 800ccce:	4631      	mov	r1, r6
 800ccd0:	4628      	mov	r0, r5
 800ccd2:	47b8      	blx	r7
 800ccd4:	3001      	adds	r0, #1
 800ccd6:	d10c      	bne.n	800ccf2 <_printf_float+0x412>
 800ccd8:	e65d      	b.n	800c996 <_printf_float+0xb6>
 800ccda:	2301      	movs	r3, #1
 800ccdc:	465a      	mov	r2, fp
 800ccde:	4631      	mov	r1, r6
 800cce0:	4628      	mov	r0, r5
 800cce2:	47b8      	blx	r7
 800cce4:	3001      	adds	r0, #1
 800cce6:	f43f ae56 	beq.w	800c996 <_printf_float+0xb6>
 800ccea:	f108 0801 	add.w	r8, r8, #1
 800ccee:	45d0      	cmp	r8, sl
 800ccf0:	dbf3      	blt.n	800ccda <_printf_float+0x3fa>
 800ccf2:	464b      	mov	r3, r9
 800ccf4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ccf8:	e6df      	b.n	800caba <_printf_float+0x1da>
 800ccfa:	f04f 0800 	mov.w	r8, #0
 800ccfe:	f104 0b1a 	add.w	fp, r4, #26
 800cd02:	e7f4      	b.n	800ccee <_printf_float+0x40e>
 800cd04:	2301      	movs	r3, #1
 800cd06:	4642      	mov	r2, r8
 800cd08:	e7e1      	b.n	800ccce <_printf_float+0x3ee>
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	464a      	mov	r2, r9
 800cd0e:	4631      	mov	r1, r6
 800cd10:	4628      	mov	r0, r5
 800cd12:	47b8      	blx	r7
 800cd14:	3001      	adds	r0, #1
 800cd16:	f43f ae3e 	beq.w	800c996 <_printf_float+0xb6>
 800cd1a:	f108 0801 	add.w	r8, r8, #1
 800cd1e:	68e3      	ldr	r3, [r4, #12]
 800cd20:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd22:	1a5b      	subs	r3, r3, r1
 800cd24:	4543      	cmp	r3, r8
 800cd26:	dcf0      	bgt.n	800cd0a <_printf_float+0x42a>
 800cd28:	e6fc      	b.n	800cb24 <_printf_float+0x244>
 800cd2a:	f04f 0800 	mov.w	r8, #0
 800cd2e:	f104 0919 	add.w	r9, r4, #25
 800cd32:	e7f4      	b.n	800cd1e <_printf_float+0x43e>

0800cd34 <_printf_common>:
 800cd34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd38:	4616      	mov	r6, r2
 800cd3a:	4698      	mov	r8, r3
 800cd3c:	688a      	ldr	r2, [r1, #8]
 800cd3e:	690b      	ldr	r3, [r1, #16]
 800cd40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cd44:	4293      	cmp	r3, r2
 800cd46:	bfb8      	it	lt
 800cd48:	4613      	movlt	r3, r2
 800cd4a:	6033      	str	r3, [r6, #0]
 800cd4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cd50:	4607      	mov	r7, r0
 800cd52:	460c      	mov	r4, r1
 800cd54:	b10a      	cbz	r2, 800cd5a <_printf_common+0x26>
 800cd56:	3301      	adds	r3, #1
 800cd58:	6033      	str	r3, [r6, #0]
 800cd5a:	6823      	ldr	r3, [r4, #0]
 800cd5c:	0699      	lsls	r1, r3, #26
 800cd5e:	bf42      	ittt	mi
 800cd60:	6833      	ldrmi	r3, [r6, #0]
 800cd62:	3302      	addmi	r3, #2
 800cd64:	6033      	strmi	r3, [r6, #0]
 800cd66:	6825      	ldr	r5, [r4, #0]
 800cd68:	f015 0506 	ands.w	r5, r5, #6
 800cd6c:	d106      	bne.n	800cd7c <_printf_common+0x48>
 800cd6e:	f104 0a19 	add.w	sl, r4, #25
 800cd72:	68e3      	ldr	r3, [r4, #12]
 800cd74:	6832      	ldr	r2, [r6, #0]
 800cd76:	1a9b      	subs	r3, r3, r2
 800cd78:	42ab      	cmp	r3, r5
 800cd7a:	dc26      	bgt.n	800cdca <_printf_common+0x96>
 800cd7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cd80:	6822      	ldr	r2, [r4, #0]
 800cd82:	3b00      	subs	r3, #0
 800cd84:	bf18      	it	ne
 800cd86:	2301      	movne	r3, #1
 800cd88:	0692      	lsls	r2, r2, #26
 800cd8a:	d42b      	bmi.n	800cde4 <_printf_common+0xb0>
 800cd8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cd90:	4641      	mov	r1, r8
 800cd92:	4638      	mov	r0, r7
 800cd94:	47c8      	blx	r9
 800cd96:	3001      	adds	r0, #1
 800cd98:	d01e      	beq.n	800cdd8 <_printf_common+0xa4>
 800cd9a:	6823      	ldr	r3, [r4, #0]
 800cd9c:	6922      	ldr	r2, [r4, #16]
 800cd9e:	f003 0306 	and.w	r3, r3, #6
 800cda2:	2b04      	cmp	r3, #4
 800cda4:	bf02      	ittt	eq
 800cda6:	68e5      	ldreq	r5, [r4, #12]
 800cda8:	6833      	ldreq	r3, [r6, #0]
 800cdaa:	1aed      	subeq	r5, r5, r3
 800cdac:	68a3      	ldr	r3, [r4, #8]
 800cdae:	bf0c      	ite	eq
 800cdb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cdb4:	2500      	movne	r5, #0
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	bfc4      	itt	gt
 800cdba:	1a9b      	subgt	r3, r3, r2
 800cdbc:	18ed      	addgt	r5, r5, r3
 800cdbe:	2600      	movs	r6, #0
 800cdc0:	341a      	adds	r4, #26
 800cdc2:	42b5      	cmp	r5, r6
 800cdc4:	d11a      	bne.n	800cdfc <_printf_common+0xc8>
 800cdc6:	2000      	movs	r0, #0
 800cdc8:	e008      	b.n	800cddc <_printf_common+0xa8>
 800cdca:	2301      	movs	r3, #1
 800cdcc:	4652      	mov	r2, sl
 800cdce:	4641      	mov	r1, r8
 800cdd0:	4638      	mov	r0, r7
 800cdd2:	47c8      	blx	r9
 800cdd4:	3001      	adds	r0, #1
 800cdd6:	d103      	bne.n	800cde0 <_printf_common+0xac>
 800cdd8:	f04f 30ff 	mov.w	r0, #4294967295
 800cddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cde0:	3501      	adds	r5, #1
 800cde2:	e7c6      	b.n	800cd72 <_printf_common+0x3e>
 800cde4:	18e1      	adds	r1, r4, r3
 800cde6:	1c5a      	adds	r2, r3, #1
 800cde8:	2030      	movs	r0, #48	@ 0x30
 800cdea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cdee:	4422      	add	r2, r4
 800cdf0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cdf4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cdf8:	3302      	adds	r3, #2
 800cdfa:	e7c7      	b.n	800cd8c <_printf_common+0x58>
 800cdfc:	2301      	movs	r3, #1
 800cdfe:	4622      	mov	r2, r4
 800ce00:	4641      	mov	r1, r8
 800ce02:	4638      	mov	r0, r7
 800ce04:	47c8      	blx	r9
 800ce06:	3001      	adds	r0, #1
 800ce08:	d0e6      	beq.n	800cdd8 <_printf_common+0xa4>
 800ce0a:	3601      	adds	r6, #1
 800ce0c:	e7d9      	b.n	800cdc2 <_printf_common+0x8e>
	...

0800ce10 <_printf_i>:
 800ce10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce14:	7e0f      	ldrb	r7, [r1, #24]
 800ce16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ce18:	2f78      	cmp	r7, #120	@ 0x78
 800ce1a:	4691      	mov	r9, r2
 800ce1c:	4680      	mov	r8, r0
 800ce1e:	460c      	mov	r4, r1
 800ce20:	469a      	mov	sl, r3
 800ce22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ce26:	d807      	bhi.n	800ce38 <_printf_i+0x28>
 800ce28:	2f62      	cmp	r7, #98	@ 0x62
 800ce2a:	d80a      	bhi.n	800ce42 <_printf_i+0x32>
 800ce2c:	2f00      	cmp	r7, #0
 800ce2e:	f000 80d2 	beq.w	800cfd6 <_printf_i+0x1c6>
 800ce32:	2f58      	cmp	r7, #88	@ 0x58
 800ce34:	f000 80b9 	beq.w	800cfaa <_printf_i+0x19a>
 800ce38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ce3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ce40:	e03a      	b.n	800ceb8 <_printf_i+0xa8>
 800ce42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ce46:	2b15      	cmp	r3, #21
 800ce48:	d8f6      	bhi.n	800ce38 <_printf_i+0x28>
 800ce4a:	a101      	add	r1, pc, #4	@ (adr r1, 800ce50 <_printf_i+0x40>)
 800ce4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ce50:	0800cea9 	.word	0x0800cea9
 800ce54:	0800cebd 	.word	0x0800cebd
 800ce58:	0800ce39 	.word	0x0800ce39
 800ce5c:	0800ce39 	.word	0x0800ce39
 800ce60:	0800ce39 	.word	0x0800ce39
 800ce64:	0800ce39 	.word	0x0800ce39
 800ce68:	0800cebd 	.word	0x0800cebd
 800ce6c:	0800ce39 	.word	0x0800ce39
 800ce70:	0800ce39 	.word	0x0800ce39
 800ce74:	0800ce39 	.word	0x0800ce39
 800ce78:	0800ce39 	.word	0x0800ce39
 800ce7c:	0800cfbd 	.word	0x0800cfbd
 800ce80:	0800cee7 	.word	0x0800cee7
 800ce84:	0800cf77 	.word	0x0800cf77
 800ce88:	0800ce39 	.word	0x0800ce39
 800ce8c:	0800ce39 	.word	0x0800ce39
 800ce90:	0800cfdf 	.word	0x0800cfdf
 800ce94:	0800ce39 	.word	0x0800ce39
 800ce98:	0800cee7 	.word	0x0800cee7
 800ce9c:	0800ce39 	.word	0x0800ce39
 800cea0:	0800ce39 	.word	0x0800ce39
 800cea4:	0800cf7f 	.word	0x0800cf7f
 800cea8:	6833      	ldr	r3, [r6, #0]
 800ceaa:	1d1a      	adds	r2, r3, #4
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	6032      	str	r2, [r6, #0]
 800ceb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ceb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ceb8:	2301      	movs	r3, #1
 800ceba:	e09d      	b.n	800cff8 <_printf_i+0x1e8>
 800cebc:	6833      	ldr	r3, [r6, #0]
 800cebe:	6820      	ldr	r0, [r4, #0]
 800cec0:	1d19      	adds	r1, r3, #4
 800cec2:	6031      	str	r1, [r6, #0]
 800cec4:	0606      	lsls	r6, r0, #24
 800cec6:	d501      	bpl.n	800cecc <_printf_i+0xbc>
 800cec8:	681d      	ldr	r5, [r3, #0]
 800ceca:	e003      	b.n	800ced4 <_printf_i+0xc4>
 800cecc:	0645      	lsls	r5, r0, #25
 800cece:	d5fb      	bpl.n	800cec8 <_printf_i+0xb8>
 800ced0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ced4:	2d00      	cmp	r5, #0
 800ced6:	da03      	bge.n	800cee0 <_printf_i+0xd0>
 800ced8:	232d      	movs	r3, #45	@ 0x2d
 800ceda:	426d      	negs	r5, r5
 800cedc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cee0:	4859      	ldr	r0, [pc, #356]	@ (800d048 <_printf_i+0x238>)
 800cee2:	230a      	movs	r3, #10
 800cee4:	e011      	b.n	800cf0a <_printf_i+0xfa>
 800cee6:	6821      	ldr	r1, [r4, #0]
 800cee8:	6833      	ldr	r3, [r6, #0]
 800ceea:	0608      	lsls	r0, r1, #24
 800ceec:	f853 5b04 	ldr.w	r5, [r3], #4
 800cef0:	d402      	bmi.n	800cef8 <_printf_i+0xe8>
 800cef2:	0649      	lsls	r1, r1, #25
 800cef4:	bf48      	it	mi
 800cef6:	b2ad      	uxthmi	r5, r5
 800cef8:	2f6f      	cmp	r7, #111	@ 0x6f
 800cefa:	4853      	ldr	r0, [pc, #332]	@ (800d048 <_printf_i+0x238>)
 800cefc:	6033      	str	r3, [r6, #0]
 800cefe:	bf14      	ite	ne
 800cf00:	230a      	movne	r3, #10
 800cf02:	2308      	moveq	r3, #8
 800cf04:	2100      	movs	r1, #0
 800cf06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cf0a:	6866      	ldr	r6, [r4, #4]
 800cf0c:	60a6      	str	r6, [r4, #8]
 800cf0e:	2e00      	cmp	r6, #0
 800cf10:	bfa2      	ittt	ge
 800cf12:	6821      	ldrge	r1, [r4, #0]
 800cf14:	f021 0104 	bicge.w	r1, r1, #4
 800cf18:	6021      	strge	r1, [r4, #0]
 800cf1a:	b90d      	cbnz	r5, 800cf20 <_printf_i+0x110>
 800cf1c:	2e00      	cmp	r6, #0
 800cf1e:	d04b      	beq.n	800cfb8 <_printf_i+0x1a8>
 800cf20:	4616      	mov	r6, r2
 800cf22:	fbb5 f1f3 	udiv	r1, r5, r3
 800cf26:	fb03 5711 	mls	r7, r3, r1, r5
 800cf2a:	5dc7      	ldrb	r7, [r0, r7]
 800cf2c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cf30:	462f      	mov	r7, r5
 800cf32:	42bb      	cmp	r3, r7
 800cf34:	460d      	mov	r5, r1
 800cf36:	d9f4      	bls.n	800cf22 <_printf_i+0x112>
 800cf38:	2b08      	cmp	r3, #8
 800cf3a:	d10b      	bne.n	800cf54 <_printf_i+0x144>
 800cf3c:	6823      	ldr	r3, [r4, #0]
 800cf3e:	07df      	lsls	r7, r3, #31
 800cf40:	d508      	bpl.n	800cf54 <_printf_i+0x144>
 800cf42:	6923      	ldr	r3, [r4, #16]
 800cf44:	6861      	ldr	r1, [r4, #4]
 800cf46:	4299      	cmp	r1, r3
 800cf48:	bfde      	ittt	le
 800cf4a:	2330      	movle	r3, #48	@ 0x30
 800cf4c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cf50:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cf54:	1b92      	subs	r2, r2, r6
 800cf56:	6122      	str	r2, [r4, #16]
 800cf58:	f8cd a000 	str.w	sl, [sp]
 800cf5c:	464b      	mov	r3, r9
 800cf5e:	aa03      	add	r2, sp, #12
 800cf60:	4621      	mov	r1, r4
 800cf62:	4640      	mov	r0, r8
 800cf64:	f7ff fee6 	bl	800cd34 <_printf_common>
 800cf68:	3001      	adds	r0, #1
 800cf6a:	d14a      	bne.n	800d002 <_printf_i+0x1f2>
 800cf6c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf70:	b004      	add	sp, #16
 800cf72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf76:	6823      	ldr	r3, [r4, #0]
 800cf78:	f043 0320 	orr.w	r3, r3, #32
 800cf7c:	6023      	str	r3, [r4, #0]
 800cf7e:	4833      	ldr	r0, [pc, #204]	@ (800d04c <_printf_i+0x23c>)
 800cf80:	2778      	movs	r7, #120	@ 0x78
 800cf82:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cf86:	6823      	ldr	r3, [r4, #0]
 800cf88:	6831      	ldr	r1, [r6, #0]
 800cf8a:	061f      	lsls	r7, r3, #24
 800cf8c:	f851 5b04 	ldr.w	r5, [r1], #4
 800cf90:	d402      	bmi.n	800cf98 <_printf_i+0x188>
 800cf92:	065f      	lsls	r7, r3, #25
 800cf94:	bf48      	it	mi
 800cf96:	b2ad      	uxthmi	r5, r5
 800cf98:	6031      	str	r1, [r6, #0]
 800cf9a:	07d9      	lsls	r1, r3, #31
 800cf9c:	bf44      	itt	mi
 800cf9e:	f043 0320 	orrmi.w	r3, r3, #32
 800cfa2:	6023      	strmi	r3, [r4, #0]
 800cfa4:	b11d      	cbz	r5, 800cfae <_printf_i+0x19e>
 800cfa6:	2310      	movs	r3, #16
 800cfa8:	e7ac      	b.n	800cf04 <_printf_i+0xf4>
 800cfaa:	4827      	ldr	r0, [pc, #156]	@ (800d048 <_printf_i+0x238>)
 800cfac:	e7e9      	b.n	800cf82 <_printf_i+0x172>
 800cfae:	6823      	ldr	r3, [r4, #0]
 800cfb0:	f023 0320 	bic.w	r3, r3, #32
 800cfb4:	6023      	str	r3, [r4, #0]
 800cfb6:	e7f6      	b.n	800cfa6 <_printf_i+0x196>
 800cfb8:	4616      	mov	r6, r2
 800cfba:	e7bd      	b.n	800cf38 <_printf_i+0x128>
 800cfbc:	6833      	ldr	r3, [r6, #0]
 800cfbe:	6825      	ldr	r5, [r4, #0]
 800cfc0:	6961      	ldr	r1, [r4, #20]
 800cfc2:	1d18      	adds	r0, r3, #4
 800cfc4:	6030      	str	r0, [r6, #0]
 800cfc6:	062e      	lsls	r6, r5, #24
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	d501      	bpl.n	800cfd0 <_printf_i+0x1c0>
 800cfcc:	6019      	str	r1, [r3, #0]
 800cfce:	e002      	b.n	800cfd6 <_printf_i+0x1c6>
 800cfd0:	0668      	lsls	r0, r5, #25
 800cfd2:	d5fb      	bpl.n	800cfcc <_printf_i+0x1bc>
 800cfd4:	8019      	strh	r1, [r3, #0]
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	6123      	str	r3, [r4, #16]
 800cfda:	4616      	mov	r6, r2
 800cfdc:	e7bc      	b.n	800cf58 <_printf_i+0x148>
 800cfde:	6833      	ldr	r3, [r6, #0]
 800cfe0:	1d1a      	adds	r2, r3, #4
 800cfe2:	6032      	str	r2, [r6, #0]
 800cfe4:	681e      	ldr	r6, [r3, #0]
 800cfe6:	6862      	ldr	r2, [r4, #4]
 800cfe8:	2100      	movs	r1, #0
 800cfea:	4630      	mov	r0, r6
 800cfec:	f7f3 f928 	bl	8000240 <memchr>
 800cff0:	b108      	cbz	r0, 800cff6 <_printf_i+0x1e6>
 800cff2:	1b80      	subs	r0, r0, r6
 800cff4:	6060      	str	r0, [r4, #4]
 800cff6:	6863      	ldr	r3, [r4, #4]
 800cff8:	6123      	str	r3, [r4, #16]
 800cffa:	2300      	movs	r3, #0
 800cffc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d000:	e7aa      	b.n	800cf58 <_printf_i+0x148>
 800d002:	6923      	ldr	r3, [r4, #16]
 800d004:	4632      	mov	r2, r6
 800d006:	4649      	mov	r1, r9
 800d008:	4640      	mov	r0, r8
 800d00a:	47d0      	blx	sl
 800d00c:	3001      	adds	r0, #1
 800d00e:	d0ad      	beq.n	800cf6c <_printf_i+0x15c>
 800d010:	6823      	ldr	r3, [r4, #0]
 800d012:	079b      	lsls	r3, r3, #30
 800d014:	d413      	bmi.n	800d03e <_printf_i+0x22e>
 800d016:	68e0      	ldr	r0, [r4, #12]
 800d018:	9b03      	ldr	r3, [sp, #12]
 800d01a:	4298      	cmp	r0, r3
 800d01c:	bfb8      	it	lt
 800d01e:	4618      	movlt	r0, r3
 800d020:	e7a6      	b.n	800cf70 <_printf_i+0x160>
 800d022:	2301      	movs	r3, #1
 800d024:	4632      	mov	r2, r6
 800d026:	4649      	mov	r1, r9
 800d028:	4640      	mov	r0, r8
 800d02a:	47d0      	blx	sl
 800d02c:	3001      	adds	r0, #1
 800d02e:	d09d      	beq.n	800cf6c <_printf_i+0x15c>
 800d030:	3501      	adds	r5, #1
 800d032:	68e3      	ldr	r3, [r4, #12]
 800d034:	9903      	ldr	r1, [sp, #12]
 800d036:	1a5b      	subs	r3, r3, r1
 800d038:	42ab      	cmp	r3, r5
 800d03a:	dcf2      	bgt.n	800d022 <_printf_i+0x212>
 800d03c:	e7eb      	b.n	800d016 <_printf_i+0x206>
 800d03e:	2500      	movs	r5, #0
 800d040:	f104 0619 	add.w	r6, r4, #25
 800d044:	e7f5      	b.n	800d032 <_printf_i+0x222>
 800d046:	bf00      	nop
 800d048:	08010f1b 	.word	0x08010f1b
 800d04c:	08010f2c 	.word	0x08010f2c

0800d050 <std>:
 800d050:	2300      	movs	r3, #0
 800d052:	b510      	push	{r4, lr}
 800d054:	4604      	mov	r4, r0
 800d056:	e9c0 3300 	strd	r3, r3, [r0]
 800d05a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d05e:	6083      	str	r3, [r0, #8]
 800d060:	8181      	strh	r1, [r0, #12]
 800d062:	6643      	str	r3, [r0, #100]	@ 0x64
 800d064:	81c2      	strh	r2, [r0, #14]
 800d066:	6183      	str	r3, [r0, #24]
 800d068:	4619      	mov	r1, r3
 800d06a:	2208      	movs	r2, #8
 800d06c:	305c      	adds	r0, #92	@ 0x5c
 800d06e:	f000 f973 	bl	800d358 <memset>
 800d072:	4b0d      	ldr	r3, [pc, #52]	@ (800d0a8 <std+0x58>)
 800d074:	6263      	str	r3, [r4, #36]	@ 0x24
 800d076:	4b0d      	ldr	r3, [pc, #52]	@ (800d0ac <std+0x5c>)
 800d078:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d07a:	4b0d      	ldr	r3, [pc, #52]	@ (800d0b0 <std+0x60>)
 800d07c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d07e:	4b0d      	ldr	r3, [pc, #52]	@ (800d0b4 <std+0x64>)
 800d080:	6323      	str	r3, [r4, #48]	@ 0x30
 800d082:	4b0d      	ldr	r3, [pc, #52]	@ (800d0b8 <std+0x68>)
 800d084:	6224      	str	r4, [r4, #32]
 800d086:	429c      	cmp	r4, r3
 800d088:	d006      	beq.n	800d098 <std+0x48>
 800d08a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d08e:	4294      	cmp	r4, r2
 800d090:	d002      	beq.n	800d098 <std+0x48>
 800d092:	33d0      	adds	r3, #208	@ 0xd0
 800d094:	429c      	cmp	r4, r3
 800d096:	d105      	bne.n	800d0a4 <std+0x54>
 800d098:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d09c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0a0:	f000 ba14 	b.w	800d4cc <__retarget_lock_init_recursive>
 800d0a4:	bd10      	pop	{r4, pc}
 800d0a6:	bf00      	nop
 800d0a8:	0800d261 	.word	0x0800d261
 800d0ac:	0800d283 	.word	0x0800d283
 800d0b0:	0800d2bb 	.word	0x0800d2bb
 800d0b4:	0800d2df 	.word	0x0800d2df
 800d0b8:	20002fa0 	.word	0x20002fa0

0800d0bc <stdio_exit_handler>:
 800d0bc:	4a02      	ldr	r2, [pc, #8]	@ (800d0c8 <stdio_exit_handler+0xc>)
 800d0be:	4903      	ldr	r1, [pc, #12]	@ (800d0cc <stdio_exit_handler+0x10>)
 800d0c0:	4803      	ldr	r0, [pc, #12]	@ (800d0d0 <stdio_exit_handler+0x14>)
 800d0c2:	f000 b87b 	b.w	800d1bc <_fwalk_sglue>
 800d0c6:	bf00      	nop
 800d0c8:	2000006c 	.word	0x2000006c
 800d0cc:	0800fa19 	.word	0x0800fa19
 800d0d0:	200001e8 	.word	0x200001e8

0800d0d4 <cleanup_stdio>:
 800d0d4:	6841      	ldr	r1, [r0, #4]
 800d0d6:	4b0c      	ldr	r3, [pc, #48]	@ (800d108 <cleanup_stdio+0x34>)
 800d0d8:	4299      	cmp	r1, r3
 800d0da:	b510      	push	{r4, lr}
 800d0dc:	4604      	mov	r4, r0
 800d0de:	d001      	beq.n	800d0e4 <cleanup_stdio+0x10>
 800d0e0:	f002 fc9a 	bl	800fa18 <_fflush_r>
 800d0e4:	68a1      	ldr	r1, [r4, #8]
 800d0e6:	4b09      	ldr	r3, [pc, #36]	@ (800d10c <cleanup_stdio+0x38>)
 800d0e8:	4299      	cmp	r1, r3
 800d0ea:	d002      	beq.n	800d0f2 <cleanup_stdio+0x1e>
 800d0ec:	4620      	mov	r0, r4
 800d0ee:	f002 fc93 	bl	800fa18 <_fflush_r>
 800d0f2:	68e1      	ldr	r1, [r4, #12]
 800d0f4:	4b06      	ldr	r3, [pc, #24]	@ (800d110 <cleanup_stdio+0x3c>)
 800d0f6:	4299      	cmp	r1, r3
 800d0f8:	d004      	beq.n	800d104 <cleanup_stdio+0x30>
 800d0fa:	4620      	mov	r0, r4
 800d0fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d100:	f002 bc8a 	b.w	800fa18 <_fflush_r>
 800d104:	bd10      	pop	{r4, pc}
 800d106:	bf00      	nop
 800d108:	20002fa0 	.word	0x20002fa0
 800d10c:	20003008 	.word	0x20003008
 800d110:	20003070 	.word	0x20003070

0800d114 <global_stdio_init.part.0>:
 800d114:	b510      	push	{r4, lr}
 800d116:	4b0b      	ldr	r3, [pc, #44]	@ (800d144 <global_stdio_init.part.0+0x30>)
 800d118:	4c0b      	ldr	r4, [pc, #44]	@ (800d148 <global_stdio_init.part.0+0x34>)
 800d11a:	4a0c      	ldr	r2, [pc, #48]	@ (800d14c <global_stdio_init.part.0+0x38>)
 800d11c:	601a      	str	r2, [r3, #0]
 800d11e:	4620      	mov	r0, r4
 800d120:	2200      	movs	r2, #0
 800d122:	2104      	movs	r1, #4
 800d124:	f7ff ff94 	bl	800d050 <std>
 800d128:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d12c:	2201      	movs	r2, #1
 800d12e:	2109      	movs	r1, #9
 800d130:	f7ff ff8e 	bl	800d050 <std>
 800d134:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d138:	2202      	movs	r2, #2
 800d13a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d13e:	2112      	movs	r1, #18
 800d140:	f7ff bf86 	b.w	800d050 <std>
 800d144:	200030d8 	.word	0x200030d8
 800d148:	20002fa0 	.word	0x20002fa0
 800d14c:	0800d0bd 	.word	0x0800d0bd

0800d150 <__sfp_lock_acquire>:
 800d150:	4801      	ldr	r0, [pc, #4]	@ (800d158 <__sfp_lock_acquire+0x8>)
 800d152:	f000 b9bc 	b.w	800d4ce <__retarget_lock_acquire_recursive>
 800d156:	bf00      	nop
 800d158:	200030e1 	.word	0x200030e1

0800d15c <__sfp_lock_release>:
 800d15c:	4801      	ldr	r0, [pc, #4]	@ (800d164 <__sfp_lock_release+0x8>)
 800d15e:	f000 b9b7 	b.w	800d4d0 <__retarget_lock_release_recursive>
 800d162:	bf00      	nop
 800d164:	200030e1 	.word	0x200030e1

0800d168 <__sinit>:
 800d168:	b510      	push	{r4, lr}
 800d16a:	4604      	mov	r4, r0
 800d16c:	f7ff fff0 	bl	800d150 <__sfp_lock_acquire>
 800d170:	6a23      	ldr	r3, [r4, #32]
 800d172:	b11b      	cbz	r3, 800d17c <__sinit+0x14>
 800d174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d178:	f7ff bff0 	b.w	800d15c <__sfp_lock_release>
 800d17c:	4b04      	ldr	r3, [pc, #16]	@ (800d190 <__sinit+0x28>)
 800d17e:	6223      	str	r3, [r4, #32]
 800d180:	4b04      	ldr	r3, [pc, #16]	@ (800d194 <__sinit+0x2c>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d1f5      	bne.n	800d174 <__sinit+0xc>
 800d188:	f7ff ffc4 	bl	800d114 <global_stdio_init.part.0>
 800d18c:	e7f2      	b.n	800d174 <__sinit+0xc>
 800d18e:	bf00      	nop
 800d190:	0800d0d5 	.word	0x0800d0d5
 800d194:	200030d8 	.word	0x200030d8

0800d198 <fiprintf>:
 800d198:	b40e      	push	{r1, r2, r3}
 800d19a:	b503      	push	{r0, r1, lr}
 800d19c:	4601      	mov	r1, r0
 800d19e:	ab03      	add	r3, sp, #12
 800d1a0:	4805      	ldr	r0, [pc, #20]	@ (800d1b8 <fiprintf+0x20>)
 800d1a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1a6:	6800      	ldr	r0, [r0, #0]
 800d1a8:	9301      	str	r3, [sp, #4]
 800d1aa:	f002 fa99 	bl	800f6e0 <_vfiprintf_r>
 800d1ae:	b002      	add	sp, #8
 800d1b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d1b4:	b003      	add	sp, #12
 800d1b6:	4770      	bx	lr
 800d1b8:	200001e4 	.word	0x200001e4

0800d1bc <_fwalk_sglue>:
 800d1bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1c0:	4607      	mov	r7, r0
 800d1c2:	4688      	mov	r8, r1
 800d1c4:	4614      	mov	r4, r2
 800d1c6:	2600      	movs	r6, #0
 800d1c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d1cc:	f1b9 0901 	subs.w	r9, r9, #1
 800d1d0:	d505      	bpl.n	800d1de <_fwalk_sglue+0x22>
 800d1d2:	6824      	ldr	r4, [r4, #0]
 800d1d4:	2c00      	cmp	r4, #0
 800d1d6:	d1f7      	bne.n	800d1c8 <_fwalk_sglue+0xc>
 800d1d8:	4630      	mov	r0, r6
 800d1da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1de:	89ab      	ldrh	r3, [r5, #12]
 800d1e0:	2b01      	cmp	r3, #1
 800d1e2:	d907      	bls.n	800d1f4 <_fwalk_sglue+0x38>
 800d1e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	d003      	beq.n	800d1f4 <_fwalk_sglue+0x38>
 800d1ec:	4629      	mov	r1, r5
 800d1ee:	4638      	mov	r0, r7
 800d1f0:	47c0      	blx	r8
 800d1f2:	4306      	orrs	r6, r0
 800d1f4:	3568      	adds	r5, #104	@ 0x68
 800d1f6:	e7e9      	b.n	800d1cc <_fwalk_sglue+0x10>

0800d1f8 <sniprintf>:
 800d1f8:	b40c      	push	{r2, r3}
 800d1fa:	b530      	push	{r4, r5, lr}
 800d1fc:	4b17      	ldr	r3, [pc, #92]	@ (800d25c <sniprintf+0x64>)
 800d1fe:	1e0c      	subs	r4, r1, #0
 800d200:	681d      	ldr	r5, [r3, #0]
 800d202:	b09d      	sub	sp, #116	@ 0x74
 800d204:	da08      	bge.n	800d218 <sniprintf+0x20>
 800d206:	238b      	movs	r3, #139	@ 0x8b
 800d208:	602b      	str	r3, [r5, #0]
 800d20a:	f04f 30ff 	mov.w	r0, #4294967295
 800d20e:	b01d      	add	sp, #116	@ 0x74
 800d210:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d214:	b002      	add	sp, #8
 800d216:	4770      	bx	lr
 800d218:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d21c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d220:	bf14      	ite	ne
 800d222:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d226:	4623      	moveq	r3, r4
 800d228:	9304      	str	r3, [sp, #16]
 800d22a:	9307      	str	r3, [sp, #28]
 800d22c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d230:	9002      	str	r0, [sp, #8]
 800d232:	9006      	str	r0, [sp, #24]
 800d234:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d238:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d23a:	ab21      	add	r3, sp, #132	@ 0x84
 800d23c:	a902      	add	r1, sp, #8
 800d23e:	4628      	mov	r0, r5
 800d240:	9301      	str	r3, [sp, #4]
 800d242:	f002 f927 	bl	800f494 <_svfiprintf_r>
 800d246:	1c43      	adds	r3, r0, #1
 800d248:	bfbc      	itt	lt
 800d24a:	238b      	movlt	r3, #139	@ 0x8b
 800d24c:	602b      	strlt	r3, [r5, #0]
 800d24e:	2c00      	cmp	r4, #0
 800d250:	d0dd      	beq.n	800d20e <sniprintf+0x16>
 800d252:	9b02      	ldr	r3, [sp, #8]
 800d254:	2200      	movs	r2, #0
 800d256:	701a      	strb	r2, [r3, #0]
 800d258:	e7d9      	b.n	800d20e <sniprintf+0x16>
 800d25a:	bf00      	nop
 800d25c:	200001e4 	.word	0x200001e4

0800d260 <__sread>:
 800d260:	b510      	push	{r4, lr}
 800d262:	460c      	mov	r4, r1
 800d264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d268:	f000 f8e2 	bl	800d430 <_read_r>
 800d26c:	2800      	cmp	r0, #0
 800d26e:	bfab      	itete	ge
 800d270:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d272:	89a3      	ldrhlt	r3, [r4, #12]
 800d274:	181b      	addge	r3, r3, r0
 800d276:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d27a:	bfac      	ite	ge
 800d27c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d27e:	81a3      	strhlt	r3, [r4, #12]
 800d280:	bd10      	pop	{r4, pc}

0800d282 <__swrite>:
 800d282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d286:	461f      	mov	r7, r3
 800d288:	898b      	ldrh	r3, [r1, #12]
 800d28a:	05db      	lsls	r3, r3, #23
 800d28c:	4605      	mov	r5, r0
 800d28e:	460c      	mov	r4, r1
 800d290:	4616      	mov	r6, r2
 800d292:	d505      	bpl.n	800d2a0 <__swrite+0x1e>
 800d294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d298:	2302      	movs	r3, #2
 800d29a:	2200      	movs	r2, #0
 800d29c:	f000 f8b6 	bl	800d40c <_lseek_r>
 800d2a0:	89a3      	ldrh	r3, [r4, #12]
 800d2a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d2aa:	81a3      	strh	r3, [r4, #12]
 800d2ac:	4632      	mov	r2, r6
 800d2ae:	463b      	mov	r3, r7
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2b6:	f000 b8cd 	b.w	800d454 <_write_r>

0800d2ba <__sseek>:
 800d2ba:	b510      	push	{r4, lr}
 800d2bc:	460c      	mov	r4, r1
 800d2be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2c2:	f000 f8a3 	bl	800d40c <_lseek_r>
 800d2c6:	1c43      	adds	r3, r0, #1
 800d2c8:	89a3      	ldrh	r3, [r4, #12]
 800d2ca:	bf15      	itete	ne
 800d2cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d2ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d2d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d2d6:	81a3      	strheq	r3, [r4, #12]
 800d2d8:	bf18      	it	ne
 800d2da:	81a3      	strhne	r3, [r4, #12]
 800d2dc:	bd10      	pop	{r4, pc}

0800d2de <__sclose>:
 800d2de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2e2:	f000 b883 	b.w	800d3ec <_close_r>

0800d2e6 <_vsniprintf_r>:
 800d2e6:	b530      	push	{r4, r5, lr}
 800d2e8:	4614      	mov	r4, r2
 800d2ea:	2c00      	cmp	r4, #0
 800d2ec:	b09b      	sub	sp, #108	@ 0x6c
 800d2ee:	4605      	mov	r5, r0
 800d2f0:	461a      	mov	r2, r3
 800d2f2:	da05      	bge.n	800d300 <_vsniprintf_r+0x1a>
 800d2f4:	238b      	movs	r3, #139	@ 0x8b
 800d2f6:	6003      	str	r3, [r0, #0]
 800d2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d2fc:	b01b      	add	sp, #108	@ 0x6c
 800d2fe:	bd30      	pop	{r4, r5, pc}
 800d300:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d304:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d308:	bf14      	ite	ne
 800d30a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d30e:	4623      	moveq	r3, r4
 800d310:	9302      	str	r3, [sp, #8]
 800d312:	9305      	str	r3, [sp, #20]
 800d314:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d318:	9100      	str	r1, [sp, #0]
 800d31a:	9104      	str	r1, [sp, #16]
 800d31c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d320:	4669      	mov	r1, sp
 800d322:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800d324:	f002 f8b6 	bl	800f494 <_svfiprintf_r>
 800d328:	1c43      	adds	r3, r0, #1
 800d32a:	bfbc      	itt	lt
 800d32c:	238b      	movlt	r3, #139	@ 0x8b
 800d32e:	602b      	strlt	r3, [r5, #0]
 800d330:	2c00      	cmp	r4, #0
 800d332:	d0e3      	beq.n	800d2fc <_vsniprintf_r+0x16>
 800d334:	9b00      	ldr	r3, [sp, #0]
 800d336:	2200      	movs	r2, #0
 800d338:	701a      	strb	r2, [r3, #0]
 800d33a:	e7df      	b.n	800d2fc <_vsniprintf_r+0x16>

0800d33c <vsniprintf>:
 800d33c:	b507      	push	{r0, r1, r2, lr}
 800d33e:	9300      	str	r3, [sp, #0]
 800d340:	4613      	mov	r3, r2
 800d342:	460a      	mov	r2, r1
 800d344:	4601      	mov	r1, r0
 800d346:	4803      	ldr	r0, [pc, #12]	@ (800d354 <vsniprintf+0x18>)
 800d348:	6800      	ldr	r0, [r0, #0]
 800d34a:	f7ff ffcc 	bl	800d2e6 <_vsniprintf_r>
 800d34e:	b003      	add	sp, #12
 800d350:	f85d fb04 	ldr.w	pc, [sp], #4
 800d354:	200001e4 	.word	0x200001e4

0800d358 <memset>:
 800d358:	4402      	add	r2, r0
 800d35a:	4603      	mov	r3, r0
 800d35c:	4293      	cmp	r3, r2
 800d35e:	d100      	bne.n	800d362 <memset+0xa>
 800d360:	4770      	bx	lr
 800d362:	f803 1b01 	strb.w	r1, [r3], #1
 800d366:	e7f9      	b.n	800d35c <memset+0x4>

0800d368 <strncmp>:
 800d368:	b510      	push	{r4, lr}
 800d36a:	b16a      	cbz	r2, 800d388 <strncmp+0x20>
 800d36c:	3901      	subs	r1, #1
 800d36e:	1884      	adds	r4, r0, r2
 800d370:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d374:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d378:	429a      	cmp	r2, r3
 800d37a:	d103      	bne.n	800d384 <strncmp+0x1c>
 800d37c:	42a0      	cmp	r0, r4
 800d37e:	d001      	beq.n	800d384 <strncmp+0x1c>
 800d380:	2a00      	cmp	r2, #0
 800d382:	d1f5      	bne.n	800d370 <strncmp+0x8>
 800d384:	1ad0      	subs	r0, r2, r3
 800d386:	bd10      	pop	{r4, pc}
 800d388:	4610      	mov	r0, r2
 800d38a:	e7fc      	b.n	800d386 <strncmp+0x1e>

0800d38c <__strtok_r>:
 800d38c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d38e:	4604      	mov	r4, r0
 800d390:	b908      	cbnz	r0, 800d396 <__strtok_r+0xa>
 800d392:	6814      	ldr	r4, [r2, #0]
 800d394:	b144      	cbz	r4, 800d3a8 <__strtok_r+0x1c>
 800d396:	4620      	mov	r0, r4
 800d398:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d39c:	460f      	mov	r7, r1
 800d39e:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d3a2:	b91e      	cbnz	r6, 800d3ac <__strtok_r+0x20>
 800d3a4:	b965      	cbnz	r5, 800d3c0 <__strtok_r+0x34>
 800d3a6:	6015      	str	r5, [r2, #0]
 800d3a8:	2000      	movs	r0, #0
 800d3aa:	e005      	b.n	800d3b8 <__strtok_r+0x2c>
 800d3ac:	42b5      	cmp	r5, r6
 800d3ae:	d1f6      	bne.n	800d39e <__strtok_r+0x12>
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d1f0      	bne.n	800d396 <__strtok_r+0xa>
 800d3b4:	6014      	str	r4, [r2, #0]
 800d3b6:	7003      	strb	r3, [r0, #0]
 800d3b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3ba:	461c      	mov	r4, r3
 800d3bc:	e00c      	b.n	800d3d8 <__strtok_r+0x4c>
 800d3be:	b915      	cbnz	r5, 800d3c6 <__strtok_r+0x3a>
 800d3c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d3c4:	460e      	mov	r6, r1
 800d3c6:	f816 5b01 	ldrb.w	r5, [r6], #1
 800d3ca:	42ab      	cmp	r3, r5
 800d3cc:	d1f7      	bne.n	800d3be <__strtok_r+0x32>
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d0f3      	beq.n	800d3ba <__strtok_r+0x2e>
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d3d8:	6014      	str	r4, [r2, #0]
 800d3da:	e7ed      	b.n	800d3b8 <__strtok_r+0x2c>

0800d3dc <strtok_r>:
 800d3dc:	2301      	movs	r3, #1
 800d3de:	f7ff bfd5 	b.w	800d38c <__strtok_r>
	...

0800d3e4 <_localeconv_r>:
 800d3e4:	4800      	ldr	r0, [pc, #0]	@ (800d3e8 <_localeconv_r+0x4>)
 800d3e6:	4770      	bx	lr
 800d3e8:	20000168 	.word	0x20000168

0800d3ec <_close_r>:
 800d3ec:	b538      	push	{r3, r4, r5, lr}
 800d3ee:	4d06      	ldr	r5, [pc, #24]	@ (800d408 <_close_r+0x1c>)
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	4604      	mov	r4, r0
 800d3f4:	4608      	mov	r0, r1
 800d3f6:	602b      	str	r3, [r5, #0]
 800d3f8:	f7f8 fe93 	bl	8006122 <_close>
 800d3fc:	1c43      	adds	r3, r0, #1
 800d3fe:	d102      	bne.n	800d406 <_close_r+0x1a>
 800d400:	682b      	ldr	r3, [r5, #0]
 800d402:	b103      	cbz	r3, 800d406 <_close_r+0x1a>
 800d404:	6023      	str	r3, [r4, #0]
 800d406:	bd38      	pop	{r3, r4, r5, pc}
 800d408:	200030dc 	.word	0x200030dc

0800d40c <_lseek_r>:
 800d40c:	b538      	push	{r3, r4, r5, lr}
 800d40e:	4d07      	ldr	r5, [pc, #28]	@ (800d42c <_lseek_r+0x20>)
 800d410:	4604      	mov	r4, r0
 800d412:	4608      	mov	r0, r1
 800d414:	4611      	mov	r1, r2
 800d416:	2200      	movs	r2, #0
 800d418:	602a      	str	r2, [r5, #0]
 800d41a:	461a      	mov	r2, r3
 800d41c:	f7f8 fea8 	bl	8006170 <_lseek>
 800d420:	1c43      	adds	r3, r0, #1
 800d422:	d102      	bne.n	800d42a <_lseek_r+0x1e>
 800d424:	682b      	ldr	r3, [r5, #0]
 800d426:	b103      	cbz	r3, 800d42a <_lseek_r+0x1e>
 800d428:	6023      	str	r3, [r4, #0]
 800d42a:	bd38      	pop	{r3, r4, r5, pc}
 800d42c:	200030dc 	.word	0x200030dc

0800d430 <_read_r>:
 800d430:	b538      	push	{r3, r4, r5, lr}
 800d432:	4d07      	ldr	r5, [pc, #28]	@ (800d450 <_read_r+0x20>)
 800d434:	4604      	mov	r4, r0
 800d436:	4608      	mov	r0, r1
 800d438:	4611      	mov	r1, r2
 800d43a:	2200      	movs	r2, #0
 800d43c:	602a      	str	r2, [r5, #0]
 800d43e:	461a      	mov	r2, r3
 800d440:	f7f8 fe36 	bl	80060b0 <_read>
 800d444:	1c43      	adds	r3, r0, #1
 800d446:	d102      	bne.n	800d44e <_read_r+0x1e>
 800d448:	682b      	ldr	r3, [r5, #0]
 800d44a:	b103      	cbz	r3, 800d44e <_read_r+0x1e>
 800d44c:	6023      	str	r3, [r4, #0]
 800d44e:	bd38      	pop	{r3, r4, r5, pc}
 800d450:	200030dc 	.word	0x200030dc

0800d454 <_write_r>:
 800d454:	b538      	push	{r3, r4, r5, lr}
 800d456:	4d07      	ldr	r5, [pc, #28]	@ (800d474 <_write_r+0x20>)
 800d458:	4604      	mov	r4, r0
 800d45a:	4608      	mov	r0, r1
 800d45c:	4611      	mov	r1, r2
 800d45e:	2200      	movs	r2, #0
 800d460:	602a      	str	r2, [r5, #0]
 800d462:	461a      	mov	r2, r3
 800d464:	f7f8 fe41 	bl	80060ea <_write>
 800d468:	1c43      	adds	r3, r0, #1
 800d46a:	d102      	bne.n	800d472 <_write_r+0x1e>
 800d46c:	682b      	ldr	r3, [r5, #0]
 800d46e:	b103      	cbz	r3, 800d472 <_write_r+0x1e>
 800d470:	6023      	str	r3, [r4, #0]
 800d472:	bd38      	pop	{r3, r4, r5, pc}
 800d474:	200030dc 	.word	0x200030dc

0800d478 <__errno>:
 800d478:	4b01      	ldr	r3, [pc, #4]	@ (800d480 <__errno+0x8>)
 800d47a:	6818      	ldr	r0, [r3, #0]
 800d47c:	4770      	bx	lr
 800d47e:	bf00      	nop
 800d480:	200001e4 	.word	0x200001e4

0800d484 <__libc_init_array>:
 800d484:	b570      	push	{r4, r5, r6, lr}
 800d486:	4d0d      	ldr	r5, [pc, #52]	@ (800d4bc <__libc_init_array+0x38>)
 800d488:	4c0d      	ldr	r4, [pc, #52]	@ (800d4c0 <__libc_init_array+0x3c>)
 800d48a:	1b64      	subs	r4, r4, r5
 800d48c:	10a4      	asrs	r4, r4, #2
 800d48e:	2600      	movs	r6, #0
 800d490:	42a6      	cmp	r6, r4
 800d492:	d109      	bne.n	800d4a8 <__libc_init_array+0x24>
 800d494:	4d0b      	ldr	r5, [pc, #44]	@ (800d4c4 <__libc_init_array+0x40>)
 800d496:	4c0c      	ldr	r4, [pc, #48]	@ (800d4c8 <__libc_init_array+0x44>)
 800d498:	f002 ff4a 	bl	8010330 <_init>
 800d49c:	1b64      	subs	r4, r4, r5
 800d49e:	10a4      	asrs	r4, r4, #2
 800d4a0:	2600      	movs	r6, #0
 800d4a2:	42a6      	cmp	r6, r4
 800d4a4:	d105      	bne.n	800d4b2 <__libc_init_array+0x2e>
 800d4a6:	bd70      	pop	{r4, r5, r6, pc}
 800d4a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d4ac:	4798      	blx	r3
 800d4ae:	3601      	adds	r6, #1
 800d4b0:	e7ee      	b.n	800d490 <__libc_init_array+0xc>
 800d4b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d4b6:	4798      	blx	r3
 800d4b8:	3601      	adds	r6, #1
 800d4ba:	e7f2      	b.n	800d4a2 <__libc_init_array+0x1e>
 800d4bc:	080111dc 	.word	0x080111dc
 800d4c0:	080111dc 	.word	0x080111dc
 800d4c4:	080111dc 	.word	0x080111dc
 800d4c8:	080111e0 	.word	0x080111e0

0800d4cc <__retarget_lock_init_recursive>:
 800d4cc:	4770      	bx	lr

0800d4ce <__retarget_lock_acquire_recursive>:
 800d4ce:	4770      	bx	lr

0800d4d0 <__retarget_lock_release_recursive>:
 800d4d0:	4770      	bx	lr

0800d4d2 <strcpy>:
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4d8:	f803 2b01 	strb.w	r2, [r3], #1
 800d4dc:	2a00      	cmp	r2, #0
 800d4de:	d1f9      	bne.n	800d4d4 <strcpy+0x2>
 800d4e0:	4770      	bx	lr

0800d4e2 <memcpy>:
 800d4e2:	440a      	add	r2, r1
 800d4e4:	4291      	cmp	r1, r2
 800d4e6:	f100 33ff 	add.w	r3, r0, #4294967295
 800d4ea:	d100      	bne.n	800d4ee <memcpy+0xc>
 800d4ec:	4770      	bx	lr
 800d4ee:	b510      	push	{r4, lr}
 800d4f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d4f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d4f8:	4291      	cmp	r1, r2
 800d4fa:	d1f9      	bne.n	800d4f0 <memcpy+0xe>
 800d4fc:	bd10      	pop	{r4, pc}
	...

0800d500 <nan>:
 800d500:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d508 <nan+0x8>
 800d504:	4770      	bx	lr
 800d506:	bf00      	nop
 800d508:	00000000 	.word	0x00000000
 800d50c:	7ff80000 	.word	0x7ff80000

0800d510 <nanf>:
 800d510:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d518 <nanf+0x8>
 800d514:	4770      	bx	lr
 800d516:	bf00      	nop
 800d518:	7fc00000 	.word	0x7fc00000

0800d51c <abort>:
 800d51c:	b508      	push	{r3, lr}
 800d51e:	2006      	movs	r0, #6
 800d520:	f002 fb78 	bl	800fc14 <raise>
 800d524:	2001      	movs	r0, #1
 800d526:	f7f8 fdb8 	bl	800609a <_exit>

0800d52a <quorem>:
 800d52a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d52e:	6903      	ldr	r3, [r0, #16]
 800d530:	690c      	ldr	r4, [r1, #16]
 800d532:	42a3      	cmp	r3, r4
 800d534:	4607      	mov	r7, r0
 800d536:	db7e      	blt.n	800d636 <quorem+0x10c>
 800d538:	3c01      	subs	r4, #1
 800d53a:	f101 0814 	add.w	r8, r1, #20
 800d53e:	00a3      	lsls	r3, r4, #2
 800d540:	f100 0514 	add.w	r5, r0, #20
 800d544:	9300      	str	r3, [sp, #0]
 800d546:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d54a:	9301      	str	r3, [sp, #4]
 800d54c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d550:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d554:	3301      	adds	r3, #1
 800d556:	429a      	cmp	r2, r3
 800d558:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d55c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d560:	d32e      	bcc.n	800d5c0 <quorem+0x96>
 800d562:	f04f 0a00 	mov.w	sl, #0
 800d566:	46c4      	mov	ip, r8
 800d568:	46ae      	mov	lr, r5
 800d56a:	46d3      	mov	fp, sl
 800d56c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d570:	b298      	uxth	r0, r3
 800d572:	fb06 a000 	mla	r0, r6, r0, sl
 800d576:	0c02      	lsrs	r2, r0, #16
 800d578:	0c1b      	lsrs	r3, r3, #16
 800d57a:	fb06 2303 	mla	r3, r6, r3, r2
 800d57e:	f8de 2000 	ldr.w	r2, [lr]
 800d582:	b280      	uxth	r0, r0
 800d584:	b292      	uxth	r2, r2
 800d586:	1a12      	subs	r2, r2, r0
 800d588:	445a      	add	r2, fp
 800d58a:	f8de 0000 	ldr.w	r0, [lr]
 800d58e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d592:	b29b      	uxth	r3, r3
 800d594:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d598:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d59c:	b292      	uxth	r2, r2
 800d59e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d5a2:	45e1      	cmp	r9, ip
 800d5a4:	f84e 2b04 	str.w	r2, [lr], #4
 800d5a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d5ac:	d2de      	bcs.n	800d56c <quorem+0x42>
 800d5ae:	9b00      	ldr	r3, [sp, #0]
 800d5b0:	58eb      	ldr	r3, [r5, r3]
 800d5b2:	b92b      	cbnz	r3, 800d5c0 <quorem+0x96>
 800d5b4:	9b01      	ldr	r3, [sp, #4]
 800d5b6:	3b04      	subs	r3, #4
 800d5b8:	429d      	cmp	r5, r3
 800d5ba:	461a      	mov	r2, r3
 800d5bc:	d32f      	bcc.n	800d61e <quorem+0xf4>
 800d5be:	613c      	str	r4, [r7, #16]
 800d5c0:	4638      	mov	r0, r7
 800d5c2:	f001 fd11 	bl	800efe8 <__mcmp>
 800d5c6:	2800      	cmp	r0, #0
 800d5c8:	db25      	blt.n	800d616 <quorem+0xec>
 800d5ca:	4629      	mov	r1, r5
 800d5cc:	2000      	movs	r0, #0
 800d5ce:	f858 2b04 	ldr.w	r2, [r8], #4
 800d5d2:	f8d1 c000 	ldr.w	ip, [r1]
 800d5d6:	fa1f fe82 	uxth.w	lr, r2
 800d5da:	fa1f f38c 	uxth.w	r3, ip
 800d5de:	eba3 030e 	sub.w	r3, r3, lr
 800d5e2:	4403      	add	r3, r0
 800d5e4:	0c12      	lsrs	r2, r2, #16
 800d5e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d5ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5f4:	45c1      	cmp	r9, r8
 800d5f6:	f841 3b04 	str.w	r3, [r1], #4
 800d5fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d5fe:	d2e6      	bcs.n	800d5ce <quorem+0xa4>
 800d600:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d604:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d608:	b922      	cbnz	r2, 800d614 <quorem+0xea>
 800d60a:	3b04      	subs	r3, #4
 800d60c:	429d      	cmp	r5, r3
 800d60e:	461a      	mov	r2, r3
 800d610:	d30b      	bcc.n	800d62a <quorem+0x100>
 800d612:	613c      	str	r4, [r7, #16]
 800d614:	3601      	adds	r6, #1
 800d616:	4630      	mov	r0, r6
 800d618:	b003      	add	sp, #12
 800d61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d61e:	6812      	ldr	r2, [r2, #0]
 800d620:	3b04      	subs	r3, #4
 800d622:	2a00      	cmp	r2, #0
 800d624:	d1cb      	bne.n	800d5be <quorem+0x94>
 800d626:	3c01      	subs	r4, #1
 800d628:	e7c6      	b.n	800d5b8 <quorem+0x8e>
 800d62a:	6812      	ldr	r2, [r2, #0]
 800d62c:	3b04      	subs	r3, #4
 800d62e:	2a00      	cmp	r2, #0
 800d630:	d1ef      	bne.n	800d612 <quorem+0xe8>
 800d632:	3c01      	subs	r4, #1
 800d634:	e7ea      	b.n	800d60c <quorem+0xe2>
 800d636:	2000      	movs	r0, #0
 800d638:	e7ee      	b.n	800d618 <quorem+0xee>
 800d63a:	0000      	movs	r0, r0
 800d63c:	0000      	movs	r0, r0
	...

0800d640 <_dtoa_r>:
 800d640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d644:	69c7      	ldr	r7, [r0, #28]
 800d646:	b099      	sub	sp, #100	@ 0x64
 800d648:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d64c:	ec55 4b10 	vmov	r4, r5, d0
 800d650:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d652:	9109      	str	r1, [sp, #36]	@ 0x24
 800d654:	4683      	mov	fp, r0
 800d656:	920e      	str	r2, [sp, #56]	@ 0x38
 800d658:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d65a:	b97f      	cbnz	r7, 800d67c <_dtoa_r+0x3c>
 800d65c:	2010      	movs	r0, #16
 800d65e:	f001 f937 	bl	800e8d0 <malloc>
 800d662:	4602      	mov	r2, r0
 800d664:	f8cb 001c 	str.w	r0, [fp, #28]
 800d668:	b920      	cbnz	r0, 800d674 <_dtoa_r+0x34>
 800d66a:	4ba7      	ldr	r3, [pc, #668]	@ (800d908 <_dtoa_r+0x2c8>)
 800d66c:	21ef      	movs	r1, #239	@ 0xef
 800d66e:	48a7      	ldr	r0, [pc, #668]	@ (800d90c <_dtoa_r+0x2cc>)
 800d670:	f7fe f99a 	bl	800b9a8 <__assert_func>
 800d674:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d678:	6007      	str	r7, [r0, #0]
 800d67a:	60c7      	str	r7, [r0, #12]
 800d67c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d680:	6819      	ldr	r1, [r3, #0]
 800d682:	b159      	cbz	r1, 800d69c <_dtoa_r+0x5c>
 800d684:	685a      	ldr	r2, [r3, #4]
 800d686:	604a      	str	r2, [r1, #4]
 800d688:	2301      	movs	r3, #1
 800d68a:	4093      	lsls	r3, r2
 800d68c:	608b      	str	r3, [r1, #8]
 800d68e:	4658      	mov	r0, fp
 800d690:	f001 fa26 	bl	800eae0 <_Bfree>
 800d694:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d698:	2200      	movs	r2, #0
 800d69a:	601a      	str	r2, [r3, #0]
 800d69c:	1e2b      	subs	r3, r5, #0
 800d69e:	bfb9      	ittee	lt
 800d6a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d6a4:	9303      	strlt	r3, [sp, #12]
 800d6a6:	2300      	movge	r3, #0
 800d6a8:	6033      	strge	r3, [r6, #0]
 800d6aa:	9f03      	ldr	r7, [sp, #12]
 800d6ac:	4b98      	ldr	r3, [pc, #608]	@ (800d910 <_dtoa_r+0x2d0>)
 800d6ae:	bfbc      	itt	lt
 800d6b0:	2201      	movlt	r2, #1
 800d6b2:	6032      	strlt	r2, [r6, #0]
 800d6b4:	43bb      	bics	r3, r7
 800d6b6:	d112      	bne.n	800d6de <_dtoa_r+0x9e>
 800d6b8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d6ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d6be:	6013      	str	r3, [r2, #0]
 800d6c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d6c4:	4323      	orrs	r3, r4
 800d6c6:	f000 854d 	beq.w	800e164 <_dtoa_r+0xb24>
 800d6ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d6cc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d924 <_dtoa_r+0x2e4>
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	f000 854f 	beq.w	800e174 <_dtoa_r+0xb34>
 800d6d6:	f10a 0303 	add.w	r3, sl, #3
 800d6da:	f000 bd49 	b.w	800e170 <_dtoa_r+0xb30>
 800d6de:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	ec51 0b17 	vmov	r0, r1, d7
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d6ee:	f7f3 fa23 	bl	8000b38 <__aeabi_dcmpeq>
 800d6f2:	4680      	mov	r8, r0
 800d6f4:	b158      	cbz	r0, 800d70e <_dtoa_r+0xce>
 800d6f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d6f8:	2301      	movs	r3, #1
 800d6fa:	6013      	str	r3, [r2, #0]
 800d6fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d6fe:	b113      	cbz	r3, 800d706 <_dtoa_r+0xc6>
 800d700:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d702:	4b84      	ldr	r3, [pc, #528]	@ (800d914 <_dtoa_r+0x2d4>)
 800d704:	6013      	str	r3, [r2, #0]
 800d706:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800d928 <_dtoa_r+0x2e8>
 800d70a:	f000 bd33 	b.w	800e174 <_dtoa_r+0xb34>
 800d70e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d712:	aa16      	add	r2, sp, #88	@ 0x58
 800d714:	a917      	add	r1, sp, #92	@ 0x5c
 800d716:	4658      	mov	r0, fp
 800d718:	f001 fd86 	bl	800f228 <__d2b>
 800d71c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d720:	4681      	mov	r9, r0
 800d722:	2e00      	cmp	r6, #0
 800d724:	d077      	beq.n	800d816 <_dtoa_r+0x1d6>
 800d726:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d728:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d72c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d730:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d734:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d738:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d73c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d740:	4619      	mov	r1, r3
 800d742:	2200      	movs	r2, #0
 800d744:	4b74      	ldr	r3, [pc, #464]	@ (800d918 <_dtoa_r+0x2d8>)
 800d746:	f7f2 fdd7 	bl	80002f8 <__aeabi_dsub>
 800d74a:	a369      	add	r3, pc, #420	@ (adr r3, 800d8f0 <_dtoa_r+0x2b0>)
 800d74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d750:	f7f2 ff8a 	bl	8000668 <__aeabi_dmul>
 800d754:	a368      	add	r3, pc, #416	@ (adr r3, 800d8f8 <_dtoa_r+0x2b8>)
 800d756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d75a:	f7f2 fdcf 	bl	80002fc <__adddf3>
 800d75e:	4604      	mov	r4, r0
 800d760:	4630      	mov	r0, r6
 800d762:	460d      	mov	r5, r1
 800d764:	f7f2 ff16 	bl	8000594 <__aeabi_i2d>
 800d768:	a365      	add	r3, pc, #404	@ (adr r3, 800d900 <_dtoa_r+0x2c0>)
 800d76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d76e:	f7f2 ff7b 	bl	8000668 <__aeabi_dmul>
 800d772:	4602      	mov	r2, r0
 800d774:	460b      	mov	r3, r1
 800d776:	4620      	mov	r0, r4
 800d778:	4629      	mov	r1, r5
 800d77a:	f7f2 fdbf 	bl	80002fc <__adddf3>
 800d77e:	4604      	mov	r4, r0
 800d780:	460d      	mov	r5, r1
 800d782:	f7f3 fa21 	bl	8000bc8 <__aeabi_d2iz>
 800d786:	2200      	movs	r2, #0
 800d788:	4607      	mov	r7, r0
 800d78a:	2300      	movs	r3, #0
 800d78c:	4620      	mov	r0, r4
 800d78e:	4629      	mov	r1, r5
 800d790:	f7f3 f9dc 	bl	8000b4c <__aeabi_dcmplt>
 800d794:	b140      	cbz	r0, 800d7a8 <_dtoa_r+0x168>
 800d796:	4638      	mov	r0, r7
 800d798:	f7f2 fefc 	bl	8000594 <__aeabi_i2d>
 800d79c:	4622      	mov	r2, r4
 800d79e:	462b      	mov	r3, r5
 800d7a0:	f7f3 f9ca 	bl	8000b38 <__aeabi_dcmpeq>
 800d7a4:	b900      	cbnz	r0, 800d7a8 <_dtoa_r+0x168>
 800d7a6:	3f01      	subs	r7, #1
 800d7a8:	2f16      	cmp	r7, #22
 800d7aa:	d851      	bhi.n	800d850 <_dtoa_r+0x210>
 800d7ac:	4b5b      	ldr	r3, [pc, #364]	@ (800d91c <_dtoa_r+0x2dc>)
 800d7ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d7ba:	f7f3 f9c7 	bl	8000b4c <__aeabi_dcmplt>
 800d7be:	2800      	cmp	r0, #0
 800d7c0:	d048      	beq.n	800d854 <_dtoa_r+0x214>
 800d7c2:	3f01      	subs	r7, #1
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	9312      	str	r3, [sp, #72]	@ 0x48
 800d7c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d7ca:	1b9b      	subs	r3, r3, r6
 800d7cc:	1e5a      	subs	r2, r3, #1
 800d7ce:	bf44      	itt	mi
 800d7d0:	f1c3 0801 	rsbmi	r8, r3, #1
 800d7d4:	2300      	movmi	r3, #0
 800d7d6:	9208      	str	r2, [sp, #32]
 800d7d8:	bf54      	ite	pl
 800d7da:	f04f 0800 	movpl.w	r8, #0
 800d7de:	9308      	strmi	r3, [sp, #32]
 800d7e0:	2f00      	cmp	r7, #0
 800d7e2:	db39      	blt.n	800d858 <_dtoa_r+0x218>
 800d7e4:	9b08      	ldr	r3, [sp, #32]
 800d7e6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d7e8:	443b      	add	r3, r7
 800d7ea:	9308      	str	r3, [sp, #32]
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800d7f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7f2:	2b09      	cmp	r3, #9
 800d7f4:	d864      	bhi.n	800d8c0 <_dtoa_r+0x280>
 800d7f6:	2b05      	cmp	r3, #5
 800d7f8:	bfc4      	itt	gt
 800d7fa:	3b04      	subgt	r3, #4
 800d7fc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d7fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d800:	f1a3 0302 	sub.w	r3, r3, #2
 800d804:	bfcc      	ite	gt
 800d806:	2400      	movgt	r4, #0
 800d808:	2401      	movle	r4, #1
 800d80a:	2b03      	cmp	r3, #3
 800d80c:	d863      	bhi.n	800d8d6 <_dtoa_r+0x296>
 800d80e:	e8df f003 	tbb	[pc, r3]
 800d812:	372a      	.short	0x372a
 800d814:	5535      	.short	0x5535
 800d816:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d81a:	441e      	add	r6, r3
 800d81c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d820:	2b20      	cmp	r3, #32
 800d822:	bfc1      	itttt	gt
 800d824:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d828:	409f      	lslgt	r7, r3
 800d82a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d82e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d832:	bfd6      	itet	le
 800d834:	f1c3 0320 	rsble	r3, r3, #32
 800d838:	ea47 0003 	orrgt.w	r0, r7, r3
 800d83c:	fa04 f003 	lslle.w	r0, r4, r3
 800d840:	f7f2 fe98 	bl	8000574 <__aeabi_ui2d>
 800d844:	2201      	movs	r2, #1
 800d846:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d84a:	3e01      	subs	r6, #1
 800d84c:	9214      	str	r2, [sp, #80]	@ 0x50
 800d84e:	e777      	b.n	800d740 <_dtoa_r+0x100>
 800d850:	2301      	movs	r3, #1
 800d852:	e7b8      	b.n	800d7c6 <_dtoa_r+0x186>
 800d854:	9012      	str	r0, [sp, #72]	@ 0x48
 800d856:	e7b7      	b.n	800d7c8 <_dtoa_r+0x188>
 800d858:	427b      	negs	r3, r7
 800d85a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d85c:	2300      	movs	r3, #0
 800d85e:	eba8 0807 	sub.w	r8, r8, r7
 800d862:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d864:	e7c4      	b.n	800d7f0 <_dtoa_r+0x1b0>
 800d866:	2300      	movs	r3, #0
 800d868:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d86a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	dc35      	bgt.n	800d8dc <_dtoa_r+0x29c>
 800d870:	2301      	movs	r3, #1
 800d872:	9300      	str	r3, [sp, #0]
 800d874:	9307      	str	r3, [sp, #28]
 800d876:	461a      	mov	r2, r3
 800d878:	920e      	str	r2, [sp, #56]	@ 0x38
 800d87a:	e00b      	b.n	800d894 <_dtoa_r+0x254>
 800d87c:	2301      	movs	r3, #1
 800d87e:	e7f3      	b.n	800d868 <_dtoa_r+0x228>
 800d880:	2300      	movs	r3, #0
 800d882:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d884:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d886:	18fb      	adds	r3, r7, r3
 800d888:	9300      	str	r3, [sp, #0]
 800d88a:	3301      	adds	r3, #1
 800d88c:	2b01      	cmp	r3, #1
 800d88e:	9307      	str	r3, [sp, #28]
 800d890:	bfb8      	it	lt
 800d892:	2301      	movlt	r3, #1
 800d894:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d898:	2100      	movs	r1, #0
 800d89a:	2204      	movs	r2, #4
 800d89c:	f102 0514 	add.w	r5, r2, #20
 800d8a0:	429d      	cmp	r5, r3
 800d8a2:	d91f      	bls.n	800d8e4 <_dtoa_r+0x2a4>
 800d8a4:	6041      	str	r1, [r0, #4]
 800d8a6:	4658      	mov	r0, fp
 800d8a8:	f001 f8da 	bl	800ea60 <_Balloc>
 800d8ac:	4682      	mov	sl, r0
 800d8ae:	2800      	cmp	r0, #0
 800d8b0:	d13c      	bne.n	800d92c <_dtoa_r+0x2ec>
 800d8b2:	4b1b      	ldr	r3, [pc, #108]	@ (800d920 <_dtoa_r+0x2e0>)
 800d8b4:	4602      	mov	r2, r0
 800d8b6:	f240 11af 	movw	r1, #431	@ 0x1af
 800d8ba:	e6d8      	b.n	800d66e <_dtoa_r+0x2e>
 800d8bc:	2301      	movs	r3, #1
 800d8be:	e7e0      	b.n	800d882 <_dtoa_r+0x242>
 800d8c0:	2401      	movs	r4, #1
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d8c8:	f04f 33ff 	mov.w	r3, #4294967295
 800d8cc:	9300      	str	r3, [sp, #0]
 800d8ce:	9307      	str	r3, [sp, #28]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	2312      	movs	r3, #18
 800d8d4:	e7d0      	b.n	800d878 <_dtoa_r+0x238>
 800d8d6:	2301      	movs	r3, #1
 800d8d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d8da:	e7f5      	b.n	800d8c8 <_dtoa_r+0x288>
 800d8dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d8de:	9300      	str	r3, [sp, #0]
 800d8e0:	9307      	str	r3, [sp, #28]
 800d8e2:	e7d7      	b.n	800d894 <_dtoa_r+0x254>
 800d8e4:	3101      	adds	r1, #1
 800d8e6:	0052      	lsls	r2, r2, #1
 800d8e8:	e7d8      	b.n	800d89c <_dtoa_r+0x25c>
 800d8ea:	bf00      	nop
 800d8ec:	f3af 8000 	nop.w
 800d8f0:	636f4361 	.word	0x636f4361
 800d8f4:	3fd287a7 	.word	0x3fd287a7
 800d8f8:	8b60c8b3 	.word	0x8b60c8b3
 800d8fc:	3fc68a28 	.word	0x3fc68a28
 800d900:	509f79fb 	.word	0x509f79fb
 800d904:	3fd34413 	.word	0x3fd34413
 800d908:	08010f52 	.word	0x08010f52
 800d90c:	08010f69 	.word	0x08010f69
 800d910:	7ff00000 	.word	0x7ff00000
 800d914:	08010f1a 	.word	0x08010f1a
 800d918:	3ff80000 	.word	0x3ff80000
 800d91c:	080110c0 	.word	0x080110c0
 800d920:	08010fc1 	.word	0x08010fc1
 800d924:	08010f4e 	.word	0x08010f4e
 800d928:	08010f19 	.word	0x08010f19
 800d92c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d930:	6018      	str	r0, [r3, #0]
 800d932:	9b07      	ldr	r3, [sp, #28]
 800d934:	2b0e      	cmp	r3, #14
 800d936:	f200 80a4 	bhi.w	800da82 <_dtoa_r+0x442>
 800d93a:	2c00      	cmp	r4, #0
 800d93c:	f000 80a1 	beq.w	800da82 <_dtoa_r+0x442>
 800d940:	2f00      	cmp	r7, #0
 800d942:	dd33      	ble.n	800d9ac <_dtoa_r+0x36c>
 800d944:	4bad      	ldr	r3, [pc, #692]	@ (800dbfc <_dtoa_r+0x5bc>)
 800d946:	f007 020f 	and.w	r2, r7, #15
 800d94a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d94e:	ed93 7b00 	vldr	d7, [r3]
 800d952:	05f8      	lsls	r0, r7, #23
 800d954:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d958:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d95c:	d516      	bpl.n	800d98c <_dtoa_r+0x34c>
 800d95e:	4ba8      	ldr	r3, [pc, #672]	@ (800dc00 <_dtoa_r+0x5c0>)
 800d960:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d964:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d968:	f7f2 ffa8 	bl	80008bc <__aeabi_ddiv>
 800d96c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d970:	f004 040f 	and.w	r4, r4, #15
 800d974:	2603      	movs	r6, #3
 800d976:	4da2      	ldr	r5, [pc, #648]	@ (800dc00 <_dtoa_r+0x5c0>)
 800d978:	b954      	cbnz	r4, 800d990 <_dtoa_r+0x350>
 800d97a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d97e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d982:	f7f2 ff9b 	bl	80008bc <__aeabi_ddiv>
 800d986:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d98a:	e028      	b.n	800d9de <_dtoa_r+0x39e>
 800d98c:	2602      	movs	r6, #2
 800d98e:	e7f2      	b.n	800d976 <_dtoa_r+0x336>
 800d990:	07e1      	lsls	r1, r4, #31
 800d992:	d508      	bpl.n	800d9a6 <_dtoa_r+0x366>
 800d994:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d998:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d99c:	f7f2 fe64 	bl	8000668 <__aeabi_dmul>
 800d9a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9a4:	3601      	adds	r6, #1
 800d9a6:	1064      	asrs	r4, r4, #1
 800d9a8:	3508      	adds	r5, #8
 800d9aa:	e7e5      	b.n	800d978 <_dtoa_r+0x338>
 800d9ac:	f000 80d2 	beq.w	800db54 <_dtoa_r+0x514>
 800d9b0:	427c      	negs	r4, r7
 800d9b2:	4b92      	ldr	r3, [pc, #584]	@ (800dbfc <_dtoa_r+0x5bc>)
 800d9b4:	4d92      	ldr	r5, [pc, #584]	@ (800dc00 <_dtoa_r+0x5c0>)
 800d9b6:	f004 020f 	and.w	r2, r4, #15
 800d9ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d9c6:	f7f2 fe4f 	bl	8000668 <__aeabi_dmul>
 800d9ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9ce:	1124      	asrs	r4, r4, #4
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	2602      	movs	r6, #2
 800d9d4:	2c00      	cmp	r4, #0
 800d9d6:	f040 80b2 	bne.w	800db3e <_dtoa_r+0x4fe>
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d1d3      	bne.n	800d986 <_dtoa_r+0x346>
 800d9de:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d9e0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	f000 80b7 	beq.w	800db58 <_dtoa_r+0x518>
 800d9ea:	4b86      	ldr	r3, [pc, #536]	@ (800dc04 <_dtoa_r+0x5c4>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	4620      	mov	r0, r4
 800d9f0:	4629      	mov	r1, r5
 800d9f2:	f7f3 f8ab 	bl	8000b4c <__aeabi_dcmplt>
 800d9f6:	2800      	cmp	r0, #0
 800d9f8:	f000 80ae 	beq.w	800db58 <_dtoa_r+0x518>
 800d9fc:	9b07      	ldr	r3, [sp, #28]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	f000 80aa 	beq.w	800db58 <_dtoa_r+0x518>
 800da04:	9b00      	ldr	r3, [sp, #0]
 800da06:	2b00      	cmp	r3, #0
 800da08:	dd37      	ble.n	800da7a <_dtoa_r+0x43a>
 800da0a:	1e7b      	subs	r3, r7, #1
 800da0c:	9304      	str	r3, [sp, #16]
 800da0e:	4620      	mov	r0, r4
 800da10:	4b7d      	ldr	r3, [pc, #500]	@ (800dc08 <_dtoa_r+0x5c8>)
 800da12:	2200      	movs	r2, #0
 800da14:	4629      	mov	r1, r5
 800da16:	f7f2 fe27 	bl	8000668 <__aeabi_dmul>
 800da1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da1e:	9c00      	ldr	r4, [sp, #0]
 800da20:	3601      	adds	r6, #1
 800da22:	4630      	mov	r0, r6
 800da24:	f7f2 fdb6 	bl	8000594 <__aeabi_i2d>
 800da28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da2c:	f7f2 fe1c 	bl	8000668 <__aeabi_dmul>
 800da30:	4b76      	ldr	r3, [pc, #472]	@ (800dc0c <_dtoa_r+0x5cc>)
 800da32:	2200      	movs	r2, #0
 800da34:	f7f2 fc62 	bl	80002fc <__adddf3>
 800da38:	4605      	mov	r5, r0
 800da3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800da3e:	2c00      	cmp	r4, #0
 800da40:	f040 808d 	bne.w	800db5e <_dtoa_r+0x51e>
 800da44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da48:	4b71      	ldr	r3, [pc, #452]	@ (800dc10 <_dtoa_r+0x5d0>)
 800da4a:	2200      	movs	r2, #0
 800da4c:	f7f2 fc54 	bl	80002f8 <__aeabi_dsub>
 800da50:	4602      	mov	r2, r0
 800da52:	460b      	mov	r3, r1
 800da54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800da58:	462a      	mov	r2, r5
 800da5a:	4633      	mov	r3, r6
 800da5c:	f7f3 f894 	bl	8000b88 <__aeabi_dcmpgt>
 800da60:	2800      	cmp	r0, #0
 800da62:	f040 828b 	bne.w	800df7c <_dtoa_r+0x93c>
 800da66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da6a:	462a      	mov	r2, r5
 800da6c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800da70:	f7f3 f86c 	bl	8000b4c <__aeabi_dcmplt>
 800da74:	2800      	cmp	r0, #0
 800da76:	f040 8128 	bne.w	800dcca <_dtoa_r+0x68a>
 800da7a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800da7e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800da82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800da84:	2b00      	cmp	r3, #0
 800da86:	f2c0 815a 	blt.w	800dd3e <_dtoa_r+0x6fe>
 800da8a:	2f0e      	cmp	r7, #14
 800da8c:	f300 8157 	bgt.w	800dd3e <_dtoa_r+0x6fe>
 800da90:	4b5a      	ldr	r3, [pc, #360]	@ (800dbfc <_dtoa_r+0x5bc>)
 800da92:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800da96:	ed93 7b00 	vldr	d7, [r3]
 800da9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	ed8d 7b00 	vstr	d7, [sp]
 800daa2:	da03      	bge.n	800daac <_dtoa_r+0x46c>
 800daa4:	9b07      	ldr	r3, [sp, #28]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	f340 8101 	ble.w	800dcae <_dtoa_r+0x66e>
 800daac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800dab0:	4656      	mov	r6, sl
 800dab2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dab6:	4620      	mov	r0, r4
 800dab8:	4629      	mov	r1, r5
 800daba:	f7f2 feff 	bl	80008bc <__aeabi_ddiv>
 800dabe:	f7f3 f883 	bl	8000bc8 <__aeabi_d2iz>
 800dac2:	4680      	mov	r8, r0
 800dac4:	f7f2 fd66 	bl	8000594 <__aeabi_i2d>
 800dac8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dacc:	f7f2 fdcc 	bl	8000668 <__aeabi_dmul>
 800dad0:	4602      	mov	r2, r0
 800dad2:	460b      	mov	r3, r1
 800dad4:	4620      	mov	r0, r4
 800dad6:	4629      	mov	r1, r5
 800dad8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800dadc:	f7f2 fc0c 	bl	80002f8 <__aeabi_dsub>
 800dae0:	f806 4b01 	strb.w	r4, [r6], #1
 800dae4:	9d07      	ldr	r5, [sp, #28]
 800dae6:	eba6 040a 	sub.w	r4, r6, sl
 800daea:	42a5      	cmp	r5, r4
 800daec:	4602      	mov	r2, r0
 800daee:	460b      	mov	r3, r1
 800daf0:	f040 8117 	bne.w	800dd22 <_dtoa_r+0x6e2>
 800daf4:	f7f2 fc02 	bl	80002fc <__adddf3>
 800daf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dafc:	4604      	mov	r4, r0
 800dafe:	460d      	mov	r5, r1
 800db00:	f7f3 f842 	bl	8000b88 <__aeabi_dcmpgt>
 800db04:	2800      	cmp	r0, #0
 800db06:	f040 80f9 	bne.w	800dcfc <_dtoa_r+0x6bc>
 800db0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db0e:	4620      	mov	r0, r4
 800db10:	4629      	mov	r1, r5
 800db12:	f7f3 f811 	bl	8000b38 <__aeabi_dcmpeq>
 800db16:	b118      	cbz	r0, 800db20 <_dtoa_r+0x4e0>
 800db18:	f018 0f01 	tst.w	r8, #1
 800db1c:	f040 80ee 	bne.w	800dcfc <_dtoa_r+0x6bc>
 800db20:	4649      	mov	r1, r9
 800db22:	4658      	mov	r0, fp
 800db24:	f000 ffdc 	bl	800eae0 <_Bfree>
 800db28:	2300      	movs	r3, #0
 800db2a:	7033      	strb	r3, [r6, #0]
 800db2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800db2e:	3701      	adds	r7, #1
 800db30:	601f      	str	r7, [r3, #0]
 800db32:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800db34:	2b00      	cmp	r3, #0
 800db36:	f000 831d 	beq.w	800e174 <_dtoa_r+0xb34>
 800db3a:	601e      	str	r6, [r3, #0]
 800db3c:	e31a      	b.n	800e174 <_dtoa_r+0xb34>
 800db3e:	07e2      	lsls	r2, r4, #31
 800db40:	d505      	bpl.n	800db4e <_dtoa_r+0x50e>
 800db42:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db46:	f7f2 fd8f 	bl	8000668 <__aeabi_dmul>
 800db4a:	3601      	adds	r6, #1
 800db4c:	2301      	movs	r3, #1
 800db4e:	1064      	asrs	r4, r4, #1
 800db50:	3508      	adds	r5, #8
 800db52:	e73f      	b.n	800d9d4 <_dtoa_r+0x394>
 800db54:	2602      	movs	r6, #2
 800db56:	e742      	b.n	800d9de <_dtoa_r+0x39e>
 800db58:	9c07      	ldr	r4, [sp, #28]
 800db5a:	9704      	str	r7, [sp, #16]
 800db5c:	e761      	b.n	800da22 <_dtoa_r+0x3e2>
 800db5e:	4b27      	ldr	r3, [pc, #156]	@ (800dbfc <_dtoa_r+0x5bc>)
 800db60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800db62:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800db66:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800db6a:	4454      	add	r4, sl
 800db6c:	2900      	cmp	r1, #0
 800db6e:	d053      	beq.n	800dc18 <_dtoa_r+0x5d8>
 800db70:	4928      	ldr	r1, [pc, #160]	@ (800dc14 <_dtoa_r+0x5d4>)
 800db72:	2000      	movs	r0, #0
 800db74:	f7f2 fea2 	bl	80008bc <__aeabi_ddiv>
 800db78:	4633      	mov	r3, r6
 800db7a:	462a      	mov	r2, r5
 800db7c:	f7f2 fbbc 	bl	80002f8 <__aeabi_dsub>
 800db80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800db84:	4656      	mov	r6, sl
 800db86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db8a:	f7f3 f81d 	bl	8000bc8 <__aeabi_d2iz>
 800db8e:	4605      	mov	r5, r0
 800db90:	f7f2 fd00 	bl	8000594 <__aeabi_i2d>
 800db94:	4602      	mov	r2, r0
 800db96:	460b      	mov	r3, r1
 800db98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db9c:	f7f2 fbac 	bl	80002f8 <__aeabi_dsub>
 800dba0:	3530      	adds	r5, #48	@ 0x30
 800dba2:	4602      	mov	r2, r0
 800dba4:	460b      	mov	r3, r1
 800dba6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dbaa:	f806 5b01 	strb.w	r5, [r6], #1
 800dbae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dbb2:	f7f2 ffcb 	bl	8000b4c <__aeabi_dcmplt>
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	d171      	bne.n	800dc9e <_dtoa_r+0x65e>
 800dbba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dbbe:	4911      	ldr	r1, [pc, #68]	@ (800dc04 <_dtoa_r+0x5c4>)
 800dbc0:	2000      	movs	r0, #0
 800dbc2:	f7f2 fb99 	bl	80002f8 <__aeabi_dsub>
 800dbc6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dbca:	f7f2 ffbf 	bl	8000b4c <__aeabi_dcmplt>
 800dbce:	2800      	cmp	r0, #0
 800dbd0:	f040 8095 	bne.w	800dcfe <_dtoa_r+0x6be>
 800dbd4:	42a6      	cmp	r6, r4
 800dbd6:	f43f af50 	beq.w	800da7a <_dtoa_r+0x43a>
 800dbda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dbde:	4b0a      	ldr	r3, [pc, #40]	@ (800dc08 <_dtoa_r+0x5c8>)
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	f7f2 fd41 	bl	8000668 <__aeabi_dmul>
 800dbe6:	4b08      	ldr	r3, [pc, #32]	@ (800dc08 <_dtoa_r+0x5c8>)
 800dbe8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dbec:	2200      	movs	r2, #0
 800dbee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbf2:	f7f2 fd39 	bl	8000668 <__aeabi_dmul>
 800dbf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dbfa:	e7c4      	b.n	800db86 <_dtoa_r+0x546>
 800dbfc:	080110c0 	.word	0x080110c0
 800dc00:	08011098 	.word	0x08011098
 800dc04:	3ff00000 	.word	0x3ff00000
 800dc08:	40240000 	.word	0x40240000
 800dc0c:	401c0000 	.word	0x401c0000
 800dc10:	40140000 	.word	0x40140000
 800dc14:	3fe00000 	.word	0x3fe00000
 800dc18:	4631      	mov	r1, r6
 800dc1a:	4628      	mov	r0, r5
 800dc1c:	f7f2 fd24 	bl	8000668 <__aeabi_dmul>
 800dc20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dc24:	9415      	str	r4, [sp, #84]	@ 0x54
 800dc26:	4656      	mov	r6, sl
 800dc28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc2c:	f7f2 ffcc 	bl	8000bc8 <__aeabi_d2iz>
 800dc30:	4605      	mov	r5, r0
 800dc32:	f7f2 fcaf 	bl	8000594 <__aeabi_i2d>
 800dc36:	4602      	mov	r2, r0
 800dc38:	460b      	mov	r3, r1
 800dc3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc3e:	f7f2 fb5b 	bl	80002f8 <__aeabi_dsub>
 800dc42:	3530      	adds	r5, #48	@ 0x30
 800dc44:	f806 5b01 	strb.w	r5, [r6], #1
 800dc48:	4602      	mov	r2, r0
 800dc4a:	460b      	mov	r3, r1
 800dc4c:	42a6      	cmp	r6, r4
 800dc4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dc52:	f04f 0200 	mov.w	r2, #0
 800dc56:	d124      	bne.n	800dca2 <_dtoa_r+0x662>
 800dc58:	4bac      	ldr	r3, [pc, #688]	@ (800df0c <_dtoa_r+0x8cc>)
 800dc5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dc5e:	f7f2 fb4d 	bl	80002fc <__adddf3>
 800dc62:	4602      	mov	r2, r0
 800dc64:	460b      	mov	r3, r1
 800dc66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc6a:	f7f2 ff8d 	bl	8000b88 <__aeabi_dcmpgt>
 800dc6e:	2800      	cmp	r0, #0
 800dc70:	d145      	bne.n	800dcfe <_dtoa_r+0x6be>
 800dc72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dc76:	49a5      	ldr	r1, [pc, #660]	@ (800df0c <_dtoa_r+0x8cc>)
 800dc78:	2000      	movs	r0, #0
 800dc7a:	f7f2 fb3d 	bl	80002f8 <__aeabi_dsub>
 800dc7e:	4602      	mov	r2, r0
 800dc80:	460b      	mov	r3, r1
 800dc82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc86:	f7f2 ff61 	bl	8000b4c <__aeabi_dcmplt>
 800dc8a:	2800      	cmp	r0, #0
 800dc8c:	f43f aef5 	beq.w	800da7a <_dtoa_r+0x43a>
 800dc90:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800dc92:	1e73      	subs	r3, r6, #1
 800dc94:	9315      	str	r3, [sp, #84]	@ 0x54
 800dc96:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dc9a:	2b30      	cmp	r3, #48	@ 0x30
 800dc9c:	d0f8      	beq.n	800dc90 <_dtoa_r+0x650>
 800dc9e:	9f04      	ldr	r7, [sp, #16]
 800dca0:	e73e      	b.n	800db20 <_dtoa_r+0x4e0>
 800dca2:	4b9b      	ldr	r3, [pc, #620]	@ (800df10 <_dtoa_r+0x8d0>)
 800dca4:	f7f2 fce0 	bl	8000668 <__aeabi_dmul>
 800dca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dcac:	e7bc      	b.n	800dc28 <_dtoa_r+0x5e8>
 800dcae:	d10c      	bne.n	800dcca <_dtoa_r+0x68a>
 800dcb0:	4b98      	ldr	r3, [pc, #608]	@ (800df14 <_dtoa_r+0x8d4>)
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dcb8:	f7f2 fcd6 	bl	8000668 <__aeabi_dmul>
 800dcbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dcc0:	f7f2 ff58 	bl	8000b74 <__aeabi_dcmpge>
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	f000 8157 	beq.w	800df78 <_dtoa_r+0x938>
 800dcca:	2400      	movs	r4, #0
 800dccc:	4625      	mov	r5, r4
 800dcce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dcd0:	43db      	mvns	r3, r3
 800dcd2:	9304      	str	r3, [sp, #16]
 800dcd4:	4656      	mov	r6, sl
 800dcd6:	2700      	movs	r7, #0
 800dcd8:	4621      	mov	r1, r4
 800dcda:	4658      	mov	r0, fp
 800dcdc:	f000 ff00 	bl	800eae0 <_Bfree>
 800dce0:	2d00      	cmp	r5, #0
 800dce2:	d0dc      	beq.n	800dc9e <_dtoa_r+0x65e>
 800dce4:	b12f      	cbz	r7, 800dcf2 <_dtoa_r+0x6b2>
 800dce6:	42af      	cmp	r7, r5
 800dce8:	d003      	beq.n	800dcf2 <_dtoa_r+0x6b2>
 800dcea:	4639      	mov	r1, r7
 800dcec:	4658      	mov	r0, fp
 800dcee:	f000 fef7 	bl	800eae0 <_Bfree>
 800dcf2:	4629      	mov	r1, r5
 800dcf4:	4658      	mov	r0, fp
 800dcf6:	f000 fef3 	bl	800eae0 <_Bfree>
 800dcfa:	e7d0      	b.n	800dc9e <_dtoa_r+0x65e>
 800dcfc:	9704      	str	r7, [sp, #16]
 800dcfe:	4633      	mov	r3, r6
 800dd00:	461e      	mov	r6, r3
 800dd02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd06:	2a39      	cmp	r2, #57	@ 0x39
 800dd08:	d107      	bne.n	800dd1a <_dtoa_r+0x6da>
 800dd0a:	459a      	cmp	sl, r3
 800dd0c:	d1f8      	bne.n	800dd00 <_dtoa_r+0x6c0>
 800dd0e:	9a04      	ldr	r2, [sp, #16]
 800dd10:	3201      	adds	r2, #1
 800dd12:	9204      	str	r2, [sp, #16]
 800dd14:	2230      	movs	r2, #48	@ 0x30
 800dd16:	f88a 2000 	strb.w	r2, [sl]
 800dd1a:	781a      	ldrb	r2, [r3, #0]
 800dd1c:	3201      	adds	r2, #1
 800dd1e:	701a      	strb	r2, [r3, #0]
 800dd20:	e7bd      	b.n	800dc9e <_dtoa_r+0x65e>
 800dd22:	4b7b      	ldr	r3, [pc, #492]	@ (800df10 <_dtoa_r+0x8d0>)
 800dd24:	2200      	movs	r2, #0
 800dd26:	f7f2 fc9f 	bl	8000668 <__aeabi_dmul>
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	4604      	mov	r4, r0
 800dd30:	460d      	mov	r5, r1
 800dd32:	f7f2 ff01 	bl	8000b38 <__aeabi_dcmpeq>
 800dd36:	2800      	cmp	r0, #0
 800dd38:	f43f aebb 	beq.w	800dab2 <_dtoa_r+0x472>
 800dd3c:	e6f0      	b.n	800db20 <_dtoa_r+0x4e0>
 800dd3e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dd40:	2a00      	cmp	r2, #0
 800dd42:	f000 80db 	beq.w	800defc <_dtoa_r+0x8bc>
 800dd46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd48:	2a01      	cmp	r2, #1
 800dd4a:	f300 80bf 	bgt.w	800decc <_dtoa_r+0x88c>
 800dd4e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800dd50:	2a00      	cmp	r2, #0
 800dd52:	f000 80b7 	beq.w	800dec4 <_dtoa_r+0x884>
 800dd56:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dd5a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dd5c:	4646      	mov	r6, r8
 800dd5e:	9a08      	ldr	r2, [sp, #32]
 800dd60:	2101      	movs	r1, #1
 800dd62:	441a      	add	r2, r3
 800dd64:	4658      	mov	r0, fp
 800dd66:	4498      	add	r8, r3
 800dd68:	9208      	str	r2, [sp, #32]
 800dd6a:	f000 ffb7 	bl	800ecdc <__i2b>
 800dd6e:	4605      	mov	r5, r0
 800dd70:	b15e      	cbz	r6, 800dd8a <_dtoa_r+0x74a>
 800dd72:	9b08      	ldr	r3, [sp, #32]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	dd08      	ble.n	800dd8a <_dtoa_r+0x74a>
 800dd78:	42b3      	cmp	r3, r6
 800dd7a:	9a08      	ldr	r2, [sp, #32]
 800dd7c:	bfa8      	it	ge
 800dd7e:	4633      	movge	r3, r6
 800dd80:	eba8 0803 	sub.w	r8, r8, r3
 800dd84:	1af6      	subs	r6, r6, r3
 800dd86:	1ad3      	subs	r3, r2, r3
 800dd88:	9308      	str	r3, [sp, #32]
 800dd8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd8c:	b1f3      	cbz	r3, 800ddcc <_dtoa_r+0x78c>
 800dd8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	f000 80b7 	beq.w	800df04 <_dtoa_r+0x8c4>
 800dd96:	b18c      	cbz	r4, 800ddbc <_dtoa_r+0x77c>
 800dd98:	4629      	mov	r1, r5
 800dd9a:	4622      	mov	r2, r4
 800dd9c:	4658      	mov	r0, fp
 800dd9e:	f001 f85d 	bl	800ee5c <__pow5mult>
 800dda2:	464a      	mov	r2, r9
 800dda4:	4601      	mov	r1, r0
 800dda6:	4605      	mov	r5, r0
 800dda8:	4658      	mov	r0, fp
 800ddaa:	f000 ffad 	bl	800ed08 <__multiply>
 800ddae:	4649      	mov	r1, r9
 800ddb0:	9004      	str	r0, [sp, #16]
 800ddb2:	4658      	mov	r0, fp
 800ddb4:	f000 fe94 	bl	800eae0 <_Bfree>
 800ddb8:	9b04      	ldr	r3, [sp, #16]
 800ddba:	4699      	mov	r9, r3
 800ddbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ddbe:	1b1a      	subs	r2, r3, r4
 800ddc0:	d004      	beq.n	800ddcc <_dtoa_r+0x78c>
 800ddc2:	4649      	mov	r1, r9
 800ddc4:	4658      	mov	r0, fp
 800ddc6:	f001 f849 	bl	800ee5c <__pow5mult>
 800ddca:	4681      	mov	r9, r0
 800ddcc:	2101      	movs	r1, #1
 800ddce:	4658      	mov	r0, fp
 800ddd0:	f000 ff84 	bl	800ecdc <__i2b>
 800ddd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddd6:	4604      	mov	r4, r0
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	f000 81cf 	beq.w	800e17c <_dtoa_r+0xb3c>
 800ddde:	461a      	mov	r2, r3
 800dde0:	4601      	mov	r1, r0
 800dde2:	4658      	mov	r0, fp
 800dde4:	f001 f83a 	bl	800ee5c <__pow5mult>
 800dde8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddea:	2b01      	cmp	r3, #1
 800ddec:	4604      	mov	r4, r0
 800ddee:	f300 8095 	bgt.w	800df1c <_dtoa_r+0x8dc>
 800ddf2:	9b02      	ldr	r3, [sp, #8]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	f040 8087 	bne.w	800df08 <_dtoa_r+0x8c8>
 800ddfa:	9b03      	ldr	r3, [sp, #12]
 800ddfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de00:	2b00      	cmp	r3, #0
 800de02:	f040 8089 	bne.w	800df18 <_dtoa_r+0x8d8>
 800de06:	9b03      	ldr	r3, [sp, #12]
 800de08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800de0c:	0d1b      	lsrs	r3, r3, #20
 800de0e:	051b      	lsls	r3, r3, #20
 800de10:	b12b      	cbz	r3, 800de1e <_dtoa_r+0x7de>
 800de12:	9b08      	ldr	r3, [sp, #32]
 800de14:	3301      	adds	r3, #1
 800de16:	9308      	str	r3, [sp, #32]
 800de18:	f108 0801 	add.w	r8, r8, #1
 800de1c:	2301      	movs	r3, #1
 800de1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800de20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de22:	2b00      	cmp	r3, #0
 800de24:	f000 81b0 	beq.w	800e188 <_dtoa_r+0xb48>
 800de28:	6923      	ldr	r3, [r4, #16]
 800de2a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800de2e:	6918      	ldr	r0, [r3, #16]
 800de30:	f000 ff08 	bl	800ec44 <__hi0bits>
 800de34:	f1c0 0020 	rsb	r0, r0, #32
 800de38:	9b08      	ldr	r3, [sp, #32]
 800de3a:	4418      	add	r0, r3
 800de3c:	f010 001f 	ands.w	r0, r0, #31
 800de40:	d077      	beq.n	800df32 <_dtoa_r+0x8f2>
 800de42:	f1c0 0320 	rsb	r3, r0, #32
 800de46:	2b04      	cmp	r3, #4
 800de48:	dd6b      	ble.n	800df22 <_dtoa_r+0x8e2>
 800de4a:	9b08      	ldr	r3, [sp, #32]
 800de4c:	f1c0 001c 	rsb	r0, r0, #28
 800de50:	4403      	add	r3, r0
 800de52:	4480      	add	r8, r0
 800de54:	4406      	add	r6, r0
 800de56:	9308      	str	r3, [sp, #32]
 800de58:	f1b8 0f00 	cmp.w	r8, #0
 800de5c:	dd05      	ble.n	800de6a <_dtoa_r+0x82a>
 800de5e:	4649      	mov	r1, r9
 800de60:	4642      	mov	r2, r8
 800de62:	4658      	mov	r0, fp
 800de64:	f001 f854 	bl	800ef10 <__lshift>
 800de68:	4681      	mov	r9, r0
 800de6a:	9b08      	ldr	r3, [sp, #32]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	dd05      	ble.n	800de7c <_dtoa_r+0x83c>
 800de70:	4621      	mov	r1, r4
 800de72:	461a      	mov	r2, r3
 800de74:	4658      	mov	r0, fp
 800de76:	f001 f84b 	bl	800ef10 <__lshift>
 800de7a:	4604      	mov	r4, r0
 800de7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d059      	beq.n	800df36 <_dtoa_r+0x8f6>
 800de82:	4621      	mov	r1, r4
 800de84:	4648      	mov	r0, r9
 800de86:	f001 f8af 	bl	800efe8 <__mcmp>
 800de8a:	2800      	cmp	r0, #0
 800de8c:	da53      	bge.n	800df36 <_dtoa_r+0x8f6>
 800de8e:	1e7b      	subs	r3, r7, #1
 800de90:	9304      	str	r3, [sp, #16]
 800de92:	4649      	mov	r1, r9
 800de94:	2300      	movs	r3, #0
 800de96:	220a      	movs	r2, #10
 800de98:	4658      	mov	r0, fp
 800de9a:	f000 fe43 	bl	800eb24 <__multadd>
 800de9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dea0:	4681      	mov	r9, r0
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	f000 8172 	beq.w	800e18c <_dtoa_r+0xb4c>
 800dea8:	2300      	movs	r3, #0
 800deaa:	4629      	mov	r1, r5
 800deac:	220a      	movs	r2, #10
 800deae:	4658      	mov	r0, fp
 800deb0:	f000 fe38 	bl	800eb24 <__multadd>
 800deb4:	9b00      	ldr	r3, [sp, #0]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	4605      	mov	r5, r0
 800deba:	dc67      	bgt.n	800df8c <_dtoa_r+0x94c>
 800debc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800debe:	2b02      	cmp	r3, #2
 800dec0:	dc41      	bgt.n	800df46 <_dtoa_r+0x906>
 800dec2:	e063      	b.n	800df8c <_dtoa_r+0x94c>
 800dec4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dec6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800deca:	e746      	b.n	800dd5a <_dtoa_r+0x71a>
 800decc:	9b07      	ldr	r3, [sp, #28]
 800dece:	1e5c      	subs	r4, r3, #1
 800ded0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ded2:	42a3      	cmp	r3, r4
 800ded4:	bfbf      	itttt	lt
 800ded6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ded8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800deda:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800dedc:	1ae3      	sublt	r3, r4, r3
 800dede:	bfb4      	ite	lt
 800dee0:	18d2      	addlt	r2, r2, r3
 800dee2:	1b1c      	subge	r4, r3, r4
 800dee4:	9b07      	ldr	r3, [sp, #28]
 800dee6:	bfbc      	itt	lt
 800dee8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800deea:	2400      	movlt	r4, #0
 800deec:	2b00      	cmp	r3, #0
 800deee:	bfb5      	itete	lt
 800def0:	eba8 0603 	sublt.w	r6, r8, r3
 800def4:	9b07      	ldrge	r3, [sp, #28]
 800def6:	2300      	movlt	r3, #0
 800def8:	4646      	movge	r6, r8
 800defa:	e730      	b.n	800dd5e <_dtoa_r+0x71e>
 800defc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800defe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800df00:	4646      	mov	r6, r8
 800df02:	e735      	b.n	800dd70 <_dtoa_r+0x730>
 800df04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800df06:	e75c      	b.n	800ddc2 <_dtoa_r+0x782>
 800df08:	2300      	movs	r3, #0
 800df0a:	e788      	b.n	800de1e <_dtoa_r+0x7de>
 800df0c:	3fe00000 	.word	0x3fe00000
 800df10:	40240000 	.word	0x40240000
 800df14:	40140000 	.word	0x40140000
 800df18:	9b02      	ldr	r3, [sp, #8]
 800df1a:	e780      	b.n	800de1e <_dtoa_r+0x7de>
 800df1c:	2300      	movs	r3, #0
 800df1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800df20:	e782      	b.n	800de28 <_dtoa_r+0x7e8>
 800df22:	d099      	beq.n	800de58 <_dtoa_r+0x818>
 800df24:	9a08      	ldr	r2, [sp, #32]
 800df26:	331c      	adds	r3, #28
 800df28:	441a      	add	r2, r3
 800df2a:	4498      	add	r8, r3
 800df2c:	441e      	add	r6, r3
 800df2e:	9208      	str	r2, [sp, #32]
 800df30:	e792      	b.n	800de58 <_dtoa_r+0x818>
 800df32:	4603      	mov	r3, r0
 800df34:	e7f6      	b.n	800df24 <_dtoa_r+0x8e4>
 800df36:	9b07      	ldr	r3, [sp, #28]
 800df38:	9704      	str	r7, [sp, #16]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	dc20      	bgt.n	800df80 <_dtoa_r+0x940>
 800df3e:	9300      	str	r3, [sp, #0]
 800df40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df42:	2b02      	cmp	r3, #2
 800df44:	dd1e      	ble.n	800df84 <_dtoa_r+0x944>
 800df46:	9b00      	ldr	r3, [sp, #0]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	f47f aec0 	bne.w	800dcce <_dtoa_r+0x68e>
 800df4e:	4621      	mov	r1, r4
 800df50:	2205      	movs	r2, #5
 800df52:	4658      	mov	r0, fp
 800df54:	f000 fde6 	bl	800eb24 <__multadd>
 800df58:	4601      	mov	r1, r0
 800df5a:	4604      	mov	r4, r0
 800df5c:	4648      	mov	r0, r9
 800df5e:	f001 f843 	bl	800efe8 <__mcmp>
 800df62:	2800      	cmp	r0, #0
 800df64:	f77f aeb3 	ble.w	800dcce <_dtoa_r+0x68e>
 800df68:	4656      	mov	r6, sl
 800df6a:	2331      	movs	r3, #49	@ 0x31
 800df6c:	f806 3b01 	strb.w	r3, [r6], #1
 800df70:	9b04      	ldr	r3, [sp, #16]
 800df72:	3301      	adds	r3, #1
 800df74:	9304      	str	r3, [sp, #16]
 800df76:	e6ae      	b.n	800dcd6 <_dtoa_r+0x696>
 800df78:	9c07      	ldr	r4, [sp, #28]
 800df7a:	9704      	str	r7, [sp, #16]
 800df7c:	4625      	mov	r5, r4
 800df7e:	e7f3      	b.n	800df68 <_dtoa_r+0x928>
 800df80:	9b07      	ldr	r3, [sp, #28]
 800df82:	9300      	str	r3, [sp, #0]
 800df84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df86:	2b00      	cmp	r3, #0
 800df88:	f000 8104 	beq.w	800e194 <_dtoa_r+0xb54>
 800df8c:	2e00      	cmp	r6, #0
 800df8e:	dd05      	ble.n	800df9c <_dtoa_r+0x95c>
 800df90:	4629      	mov	r1, r5
 800df92:	4632      	mov	r2, r6
 800df94:	4658      	mov	r0, fp
 800df96:	f000 ffbb 	bl	800ef10 <__lshift>
 800df9a:	4605      	mov	r5, r0
 800df9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d05a      	beq.n	800e058 <_dtoa_r+0xa18>
 800dfa2:	6869      	ldr	r1, [r5, #4]
 800dfa4:	4658      	mov	r0, fp
 800dfa6:	f000 fd5b 	bl	800ea60 <_Balloc>
 800dfaa:	4606      	mov	r6, r0
 800dfac:	b928      	cbnz	r0, 800dfba <_dtoa_r+0x97a>
 800dfae:	4b84      	ldr	r3, [pc, #528]	@ (800e1c0 <_dtoa_r+0xb80>)
 800dfb0:	4602      	mov	r2, r0
 800dfb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dfb6:	f7ff bb5a 	b.w	800d66e <_dtoa_r+0x2e>
 800dfba:	692a      	ldr	r2, [r5, #16]
 800dfbc:	3202      	adds	r2, #2
 800dfbe:	0092      	lsls	r2, r2, #2
 800dfc0:	f105 010c 	add.w	r1, r5, #12
 800dfc4:	300c      	adds	r0, #12
 800dfc6:	f7ff fa8c 	bl	800d4e2 <memcpy>
 800dfca:	2201      	movs	r2, #1
 800dfcc:	4631      	mov	r1, r6
 800dfce:	4658      	mov	r0, fp
 800dfd0:	f000 ff9e 	bl	800ef10 <__lshift>
 800dfd4:	f10a 0301 	add.w	r3, sl, #1
 800dfd8:	9307      	str	r3, [sp, #28]
 800dfda:	9b00      	ldr	r3, [sp, #0]
 800dfdc:	4453      	add	r3, sl
 800dfde:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfe0:	9b02      	ldr	r3, [sp, #8]
 800dfe2:	f003 0301 	and.w	r3, r3, #1
 800dfe6:	462f      	mov	r7, r5
 800dfe8:	930a      	str	r3, [sp, #40]	@ 0x28
 800dfea:	4605      	mov	r5, r0
 800dfec:	9b07      	ldr	r3, [sp, #28]
 800dfee:	4621      	mov	r1, r4
 800dff0:	3b01      	subs	r3, #1
 800dff2:	4648      	mov	r0, r9
 800dff4:	9300      	str	r3, [sp, #0]
 800dff6:	f7ff fa98 	bl	800d52a <quorem>
 800dffa:	4639      	mov	r1, r7
 800dffc:	9002      	str	r0, [sp, #8]
 800dffe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e002:	4648      	mov	r0, r9
 800e004:	f000 fff0 	bl	800efe8 <__mcmp>
 800e008:	462a      	mov	r2, r5
 800e00a:	9008      	str	r0, [sp, #32]
 800e00c:	4621      	mov	r1, r4
 800e00e:	4658      	mov	r0, fp
 800e010:	f001 f806 	bl	800f020 <__mdiff>
 800e014:	68c2      	ldr	r2, [r0, #12]
 800e016:	4606      	mov	r6, r0
 800e018:	bb02      	cbnz	r2, 800e05c <_dtoa_r+0xa1c>
 800e01a:	4601      	mov	r1, r0
 800e01c:	4648      	mov	r0, r9
 800e01e:	f000 ffe3 	bl	800efe8 <__mcmp>
 800e022:	4602      	mov	r2, r0
 800e024:	4631      	mov	r1, r6
 800e026:	4658      	mov	r0, fp
 800e028:	920e      	str	r2, [sp, #56]	@ 0x38
 800e02a:	f000 fd59 	bl	800eae0 <_Bfree>
 800e02e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e030:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e032:	9e07      	ldr	r6, [sp, #28]
 800e034:	ea43 0102 	orr.w	r1, r3, r2
 800e038:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e03a:	4319      	orrs	r1, r3
 800e03c:	d110      	bne.n	800e060 <_dtoa_r+0xa20>
 800e03e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e042:	d029      	beq.n	800e098 <_dtoa_r+0xa58>
 800e044:	9b08      	ldr	r3, [sp, #32]
 800e046:	2b00      	cmp	r3, #0
 800e048:	dd02      	ble.n	800e050 <_dtoa_r+0xa10>
 800e04a:	9b02      	ldr	r3, [sp, #8]
 800e04c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e050:	9b00      	ldr	r3, [sp, #0]
 800e052:	f883 8000 	strb.w	r8, [r3]
 800e056:	e63f      	b.n	800dcd8 <_dtoa_r+0x698>
 800e058:	4628      	mov	r0, r5
 800e05a:	e7bb      	b.n	800dfd4 <_dtoa_r+0x994>
 800e05c:	2201      	movs	r2, #1
 800e05e:	e7e1      	b.n	800e024 <_dtoa_r+0x9e4>
 800e060:	9b08      	ldr	r3, [sp, #32]
 800e062:	2b00      	cmp	r3, #0
 800e064:	db04      	blt.n	800e070 <_dtoa_r+0xa30>
 800e066:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e068:	430b      	orrs	r3, r1
 800e06a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e06c:	430b      	orrs	r3, r1
 800e06e:	d120      	bne.n	800e0b2 <_dtoa_r+0xa72>
 800e070:	2a00      	cmp	r2, #0
 800e072:	dded      	ble.n	800e050 <_dtoa_r+0xa10>
 800e074:	4649      	mov	r1, r9
 800e076:	2201      	movs	r2, #1
 800e078:	4658      	mov	r0, fp
 800e07a:	f000 ff49 	bl	800ef10 <__lshift>
 800e07e:	4621      	mov	r1, r4
 800e080:	4681      	mov	r9, r0
 800e082:	f000 ffb1 	bl	800efe8 <__mcmp>
 800e086:	2800      	cmp	r0, #0
 800e088:	dc03      	bgt.n	800e092 <_dtoa_r+0xa52>
 800e08a:	d1e1      	bne.n	800e050 <_dtoa_r+0xa10>
 800e08c:	f018 0f01 	tst.w	r8, #1
 800e090:	d0de      	beq.n	800e050 <_dtoa_r+0xa10>
 800e092:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e096:	d1d8      	bne.n	800e04a <_dtoa_r+0xa0a>
 800e098:	9a00      	ldr	r2, [sp, #0]
 800e09a:	2339      	movs	r3, #57	@ 0x39
 800e09c:	7013      	strb	r3, [r2, #0]
 800e09e:	4633      	mov	r3, r6
 800e0a0:	461e      	mov	r6, r3
 800e0a2:	3b01      	subs	r3, #1
 800e0a4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e0a8:	2a39      	cmp	r2, #57	@ 0x39
 800e0aa:	d052      	beq.n	800e152 <_dtoa_r+0xb12>
 800e0ac:	3201      	adds	r2, #1
 800e0ae:	701a      	strb	r2, [r3, #0]
 800e0b0:	e612      	b.n	800dcd8 <_dtoa_r+0x698>
 800e0b2:	2a00      	cmp	r2, #0
 800e0b4:	dd07      	ble.n	800e0c6 <_dtoa_r+0xa86>
 800e0b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e0ba:	d0ed      	beq.n	800e098 <_dtoa_r+0xa58>
 800e0bc:	9a00      	ldr	r2, [sp, #0]
 800e0be:	f108 0301 	add.w	r3, r8, #1
 800e0c2:	7013      	strb	r3, [r2, #0]
 800e0c4:	e608      	b.n	800dcd8 <_dtoa_r+0x698>
 800e0c6:	9b07      	ldr	r3, [sp, #28]
 800e0c8:	9a07      	ldr	r2, [sp, #28]
 800e0ca:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e0ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d028      	beq.n	800e126 <_dtoa_r+0xae6>
 800e0d4:	4649      	mov	r1, r9
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	220a      	movs	r2, #10
 800e0da:	4658      	mov	r0, fp
 800e0dc:	f000 fd22 	bl	800eb24 <__multadd>
 800e0e0:	42af      	cmp	r7, r5
 800e0e2:	4681      	mov	r9, r0
 800e0e4:	f04f 0300 	mov.w	r3, #0
 800e0e8:	f04f 020a 	mov.w	r2, #10
 800e0ec:	4639      	mov	r1, r7
 800e0ee:	4658      	mov	r0, fp
 800e0f0:	d107      	bne.n	800e102 <_dtoa_r+0xac2>
 800e0f2:	f000 fd17 	bl	800eb24 <__multadd>
 800e0f6:	4607      	mov	r7, r0
 800e0f8:	4605      	mov	r5, r0
 800e0fa:	9b07      	ldr	r3, [sp, #28]
 800e0fc:	3301      	adds	r3, #1
 800e0fe:	9307      	str	r3, [sp, #28]
 800e100:	e774      	b.n	800dfec <_dtoa_r+0x9ac>
 800e102:	f000 fd0f 	bl	800eb24 <__multadd>
 800e106:	4629      	mov	r1, r5
 800e108:	4607      	mov	r7, r0
 800e10a:	2300      	movs	r3, #0
 800e10c:	220a      	movs	r2, #10
 800e10e:	4658      	mov	r0, fp
 800e110:	f000 fd08 	bl	800eb24 <__multadd>
 800e114:	4605      	mov	r5, r0
 800e116:	e7f0      	b.n	800e0fa <_dtoa_r+0xaba>
 800e118:	9b00      	ldr	r3, [sp, #0]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	bfcc      	ite	gt
 800e11e:	461e      	movgt	r6, r3
 800e120:	2601      	movle	r6, #1
 800e122:	4456      	add	r6, sl
 800e124:	2700      	movs	r7, #0
 800e126:	4649      	mov	r1, r9
 800e128:	2201      	movs	r2, #1
 800e12a:	4658      	mov	r0, fp
 800e12c:	f000 fef0 	bl	800ef10 <__lshift>
 800e130:	4621      	mov	r1, r4
 800e132:	4681      	mov	r9, r0
 800e134:	f000 ff58 	bl	800efe8 <__mcmp>
 800e138:	2800      	cmp	r0, #0
 800e13a:	dcb0      	bgt.n	800e09e <_dtoa_r+0xa5e>
 800e13c:	d102      	bne.n	800e144 <_dtoa_r+0xb04>
 800e13e:	f018 0f01 	tst.w	r8, #1
 800e142:	d1ac      	bne.n	800e09e <_dtoa_r+0xa5e>
 800e144:	4633      	mov	r3, r6
 800e146:	461e      	mov	r6, r3
 800e148:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e14c:	2a30      	cmp	r2, #48	@ 0x30
 800e14e:	d0fa      	beq.n	800e146 <_dtoa_r+0xb06>
 800e150:	e5c2      	b.n	800dcd8 <_dtoa_r+0x698>
 800e152:	459a      	cmp	sl, r3
 800e154:	d1a4      	bne.n	800e0a0 <_dtoa_r+0xa60>
 800e156:	9b04      	ldr	r3, [sp, #16]
 800e158:	3301      	adds	r3, #1
 800e15a:	9304      	str	r3, [sp, #16]
 800e15c:	2331      	movs	r3, #49	@ 0x31
 800e15e:	f88a 3000 	strb.w	r3, [sl]
 800e162:	e5b9      	b.n	800dcd8 <_dtoa_r+0x698>
 800e164:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e166:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e1c4 <_dtoa_r+0xb84>
 800e16a:	b11b      	cbz	r3, 800e174 <_dtoa_r+0xb34>
 800e16c:	f10a 0308 	add.w	r3, sl, #8
 800e170:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e172:	6013      	str	r3, [r2, #0]
 800e174:	4650      	mov	r0, sl
 800e176:	b019      	add	sp, #100	@ 0x64
 800e178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e17c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e17e:	2b01      	cmp	r3, #1
 800e180:	f77f ae37 	ble.w	800ddf2 <_dtoa_r+0x7b2>
 800e184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e186:	930a      	str	r3, [sp, #40]	@ 0x28
 800e188:	2001      	movs	r0, #1
 800e18a:	e655      	b.n	800de38 <_dtoa_r+0x7f8>
 800e18c:	9b00      	ldr	r3, [sp, #0]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	f77f aed6 	ble.w	800df40 <_dtoa_r+0x900>
 800e194:	4656      	mov	r6, sl
 800e196:	4621      	mov	r1, r4
 800e198:	4648      	mov	r0, r9
 800e19a:	f7ff f9c6 	bl	800d52a <quorem>
 800e19e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e1a2:	f806 8b01 	strb.w	r8, [r6], #1
 800e1a6:	9b00      	ldr	r3, [sp, #0]
 800e1a8:	eba6 020a 	sub.w	r2, r6, sl
 800e1ac:	4293      	cmp	r3, r2
 800e1ae:	ddb3      	ble.n	800e118 <_dtoa_r+0xad8>
 800e1b0:	4649      	mov	r1, r9
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	220a      	movs	r2, #10
 800e1b6:	4658      	mov	r0, fp
 800e1b8:	f000 fcb4 	bl	800eb24 <__multadd>
 800e1bc:	4681      	mov	r9, r0
 800e1be:	e7ea      	b.n	800e196 <_dtoa_r+0xb56>
 800e1c0:	08010fc1 	.word	0x08010fc1
 800e1c4:	08010f45 	.word	0x08010f45

0800e1c8 <_free_r>:
 800e1c8:	b538      	push	{r3, r4, r5, lr}
 800e1ca:	4605      	mov	r5, r0
 800e1cc:	2900      	cmp	r1, #0
 800e1ce:	d041      	beq.n	800e254 <_free_r+0x8c>
 800e1d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1d4:	1f0c      	subs	r4, r1, #4
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	bfb8      	it	lt
 800e1da:	18e4      	addlt	r4, r4, r3
 800e1dc:	f000 fc34 	bl	800ea48 <__malloc_lock>
 800e1e0:	4a1d      	ldr	r2, [pc, #116]	@ (800e258 <_free_r+0x90>)
 800e1e2:	6813      	ldr	r3, [r2, #0]
 800e1e4:	b933      	cbnz	r3, 800e1f4 <_free_r+0x2c>
 800e1e6:	6063      	str	r3, [r4, #4]
 800e1e8:	6014      	str	r4, [r2, #0]
 800e1ea:	4628      	mov	r0, r5
 800e1ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e1f0:	f000 bc30 	b.w	800ea54 <__malloc_unlock>
 800e1f4:	42a3      	cmp	r3, r4
 800e1f6:	d908      	bls.n	800e20a <_free_r+0x42>
 800e1f8:	6820      	ldr	r0, [r4, #0]
 800e1fa:	1821      	adds	r1, r4, r0
 800e1fc:	428b      	cmp	r3, r1
 800e1fe:	bf01      	itttt	eq
 800e200:	6819      	ldreq	r1, [r3, #0]
 800e202:	685b      	ldreq	r3, [r3, #4]
 800e204:	1809      	addeq	r1, r1, r0
 800e206:	6021      	streq	r1, [r4, #0]
 800e208:	e7ed      	b.n	800e1e6 <_free_r+0x1e>
 800e20a:	461a      	mov	r2, r3
 800e20c:	685b      	ldr	r3, [r3, #4]
 800e20e:	b10b      	cbz	r3, 800e214 <_free_r+0x4c>
 800e210:	42a3      	cmp	r3, r4
 800e212:	d9fa      	bls.n	800e20a <_free_r+0x42>
 800e214:	6811      	ldr	r1, [r2, #0]
 800e216:	1850      	adds	r0, r2, r1
 800e218:	42a0      	cmp	r0, r4
 800e21a:	d10b      	bne.n	800e234 <_free_r+0x6c>
 800e21c:	6820      	ldr	r0, [r4, #0]
 800e21e:	4401      	add	r1, r0
 800e220:	1850      	adds	r0, r2, r1
 800e222:	4283      	cmp	r3, r0
 800e224:	6011      	str	r1, [r2, #0]
 800e226:	d1e0      	bne.n	800e1ea <_free_r+0x22>
 800e228:	6818      	ldr	r0, [r3, #0]
 800e22a:	685b      	ldr	r3, [r3, #4]
 800e22c:	6053      	str	r3, [r2, #4]
 800e22e:	4408      	add	r0, r1
 800e230:	6010      	str	r0, [r2, #0]
 800e232:	e7da      	b.n	800e1ea <_free_r+0x22>
 800e234:	d902      	bls.n	800e23c <_free_r+0x74>
 800e236:	230c      	movs	r3, #12
 800e238:	602b      	str	r3, [r5, #0]
 800e23a:	e7d6      	b.n	800e1ea <_free_r+0x22>
 800e23c:	6820      	ldr	r0, [r4, #0]
 800e23e:	1821      	adds	r1, r4, r0
 800e240:	428b      	cmp	r3, r1
 800e242:	bf04      	itt	eq
 800e244:	6819      	ldreq	r1, [r3, #0]
 800e246:	685b      	ldreq	r3, [r3, #4]
 800e248:	6063      	str	r3, [r4, #4]
 800e24a:	bf04      	itt	eq
 800e24c:	1809      	addeq	r1, r1, r0
 800e24e:	6021      	streq	r1, [r4, #0]
 800e250:	6054      	str	r4, [r2, #4]
 800e252:	e7ca      	b.n	800e1ea <_free_r+0x22>
 800e254:	bd38      	pop	{r3, r4, r5, pc}
 800e256:	bf00      	nop
 800e258:	200030e8 	.word	0x200030e8

0800e25c <rshift>:
 800e25c:	6903      	ldr	r3, [r0, #16]
 800e25e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e262:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e266:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e26a:	f100 0414 	add.w	r4, r0, #20
 800e26e:	dd45      	ble.n	800e2fc <rshift+0xa0>
 800e270:	f011 011f 	ands.w	r1, r1, #31
 800e274:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e278:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e27c:	d10c      	bne.n	800e298 <rshift+0x3c>
 800e27e:	f100 0710 	add.w	r7, r0, #16
 800e282:	4629      	mov	r1, r5
 800e284:	42b1      	cmp	r1, r6
 800e286:	d334      	bcc.n	800e2f2 <rshift+0x96>
 800e288:	1a9b      	subs	r3, r3, r2
 800e28a:	009b      	lsls	r3, r3, #2
 800e28c:	1eea      	subs	r2, r5, #3
 800e28e:	4296      	cmp	r6, r2
 800e290:	bf38      	it	cc
 800e292:	2300      	movcc	r3, #0
 800e294:	4423      	add	r3, r4
 800e296:	e015      	b.n	800e2c4 <rshift+0x68>
 800e298:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e29c:	f1c1 0820 	rsb	r8, r1, #32
 800e2a0:	40cf      	lsrs	r7, r1
 800e2a2:	f105 0e04 	add.w	lr, r5, #4
 800e2a6:	46a1      	mov	r9, r4
 800e2a8:	4576      	cmp	r6, lr
 800e2aa:	46f4      	mov	ip, lr
 800e2ac:	d815      	bhi.n	800e2da <rshift+0x7e>
 800e2ae:	1a9a      	subs	r2, r3, r2
 800e2b0:	0092      	lsls	r2, r2, #2
 800e2b2:	3a04      	subs	r2, #4
 800e2b4:	3501      	adds	r5, #1
 800e2b6:	42ae      	cmp	r6, r5
 800e2b8:	bf38      	it	cc
 800e2ba:	2200      	movcc	r2, #0
 800e2bc:	18a3      	adds	r3, r4, r2
 800e2be:	50a7      	str	r7, [r4, r2]
 800e2c0:	b107      	cbz	r7, 800e2c4 <rshift+0x68>
 800e2c2:	3304      	adds	r3, #4
 800e2c4:	1b1a      	subs	r2, r3, r4
 800e2c6:	42a3      	cmp	r3, r4
 800e2c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e2cc:	bf08      	it	eq
 800e2ce:	2300      	moveq	r3, #0
 800e2d0:	6102      	str	r2, [r0, #16]
 800e2d2:	bf08      	it	eq
 800e2d4:	6143      	streq	r3, [r0, #20]
 800e2d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e2da:	f8dc c000 	ldr.w	ip, [ip]
 800e2de:	fa0c fc08 	lsl.w	ip, ip, r8
 800e2e2:	ea4c 0707 	orr.w	r7, ip, r7
 800e2e6:	f849 7b04 	str.w	r7, [r9], #4
 800e2ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e2ee:	40cf      	lsrs	r7, r1
 800e2f0:	e7da      	b.n	800e2a8 <rshift+0x4c>
 800e2f2:	f851 cb04 	ldr.w	ip, [r1], #4
 800e2f6:	f847 cf04 	str.w	ip, [r7, #4]!
 800e2fa:	e7c3      	b.n	800e284 <rshift+0x28>
 800e2fc:	4623      	mov	r3, r4
 800e2fe:	e7e1      	b.n	800e2c4 <rshift+0x68>

0800e300 <__hexdig_fun>:
 800e300:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e304:	2b09      	cmp	r3, #9
 800e306:	d802      	bhi.n	800e30e <__hexdig_fun+0xe>
 800e308:	3820      	subs	r0, #32
 800e30a:	b2c0      	uxtb	r0, r0
 800e30c:	4770      	bx	lr
 800e30e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e312:	2b05      	cmp	r3, #5
 800e314:	d801      	bhi.n	800e31a <__hexdig_fun+0x1a>
 800e316:	3847      	subs	r0, #71	@ 0x47
 800e318:	e7f7      	b.n	800e30a <__hexdig_fun+0xa>
 800e31a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e31e:	2b05      	cmp	r3, #5
 800e320:	d801      	bhi.n	800e326 <__hexdig_fun+0x26>
 800e322:	3827      	subs	r0, #39	@ 0x27
 800e324:	e7f1      	b.n	800e30a <__hexdig_fun+0xa>
 800e326:	2000      	movs	r0, #0
 800e328:	4770      	bx	lr
	...

0800e32c <__gethex>:
 800e32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e330:	b085      	sub	sp, #20
 800e332:	468a      	mov	sl, r1
 800e334:	9302      	str	r3, [sp, #8]
 800e336:	680b      	ldr	r3, [r1, #0]
 800e338:	9001      	str	r0, [sp, #4]
 800e33a:	4690      	mov	r8, r2
 800e33c:	1c9c      	adds	r4, r3, #2
 800e33e:	46a1      	mov	r9, r4
 800e340:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e344:	2830      	cmp	r0, #48	@ 0x30
 800e346:	d0fa      	beq.n	800e33e <__gethex+0x12>
 800e348:	eba9 0303 	sub.w	r3, r9, r3
 800e34c:	f1a3 0b02 	sub.w	fp, r3, #2
 800e350:	f7ff ffd6 	bl	800e300 <__hexdig_fun>
 800e354:	4605      	mov	r5, r0
 800e356:	2800      	cmp	r0, #0
 800e358:	d168      	bne.n	800e42c <__gethex+0x100>
 800e35a:	49a0      	ldr	r1, [pc, #640]	@ (800e5dc <__gethex+0x2b0>)
 800e35c:	2201      	movs	r2, #1
 800e35e:	4648      	mov	r0, r9
 800e360:	f7ff f802 	bl	800d368 <strncmp>
 800e364:	4607      	mov	r7, r0
 800e366:	2800      	cmp	r0, #0
 800e368:	d167      	bne.n	800e43a <__gethex+0x10e>
 800e36a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e36e:	4626      	mov	r6, r4
 800e370:	f7ff ffc6 	bl	800e300 <__hexdig_fun>
 800e374:	2800      	cmp	r0, #0
 800e376:	d062      	beq.n	800e43e <__gethex+0x112>
 800e378:	4623      	mov	r3, r4
 800e37a:	7818      	ldrb	r0, [r3, #0]
 800e37c:	2830      	cmp	r0, #48	@ 0x30
 800e37e:	4699      	mov	r9, r3
 800e380:	f103 0301 	add.w	r3, r3, #1
 800e384:	d0f9      	beq.n	800e37a <__gethex+0x4e>
 800e386:	f7ff ffbb 	bl	800e300 <__hexdig_fun>
 800e38a:	fab0 f580 	clz	r5, r0
 800e38e:	096d      	lsrs	r5, r5, #5
 800e390:	f04f 0b01 	mov.w	fp, #1
 800e394:	464a      	mov	r2, r9
 800e396:	4616      	mov	r6, r2
 800e398:	3201      	adds	r2, #1
 800e39a:	7830      	ldrb	r0, [r6, #0]
 800e39c:	f7ff ffb0 	bl	800e300 <__hexdig_fun>
 800e3a0:	2800      	cmp	r0, #0
 800e3a2:	d1f8      	bne.n	800e396 <__gethex+0x6a>
 800e3a4:	498d      	ldr	r1, [pc, #564]	@ (800e5dc <__gethex+0x2b0>)
 800e3a6:	2201      	movs	r2, #1
 800e3a8:	4630      	mov	r0, r6
 800e3aa:	f7fe ffdd 	bl	800d368 <strncmp>
 800e3ae:	2800      	cmp	r0, #0
 800e3b0:	d13f      	bne.n	800e432 <__gethex+0x106>
 800e3b2:	b944      	cbnz	r4, 800e3c6 <__gethex+0x9a>
 800e3b4:	1c74      	adds	r4, r6, #1
 800e3b6:	4622      	mov	r2, r4
 800e3b8:	4616      	mov	r6, r2
 800e3ba:	3201      	adds	r2, #1
 800e3bc:	7830      	ldrb	r0, [r6, #0]
 800e3be:	f7ff ff9f 	bl	800e300 <__hexdig_fun>
 800e3c2:	2800      	cmp	r0, #0
 800e3c4:	d1f8      	bne.n	800e3b8 <__gethex+0x8c>
 800e3c6:	1ba4      	subs	r4, r4, r6
 800e3c8:	00a7      	lsls	r7, r4, #2
 800e3ca:	7833      	ldrb	r3, [r6, #0]
 800e3cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e3d0:	2b50      	cmp	r3, #80	@ 0x50
 800e3d2:	d13e      	bne.n	800e452 <__gethex+0x126>
 800e3d4:	7873      	ldrb	r3, [r6, #1]
 800e3d6:	2b2b      	cmp	r3, #43	@ 0x2b
 800e3d8:	d033      	beq.n	800e442 <__gethex+0x116>
 800e3da:	2b2d      	cmp	r3, #45	@ 0x2d
 800e3dc:	d034      	beq.n	800e448 <__gethex+0x11c>
 800e3de:	1c71      	adds	r1, r6, #1
 800e3e0:	2400      	movs	r4, #0
 800e3e2:	7808      	ldrb	r0, [r1, #0]
 800e3e4:	f7ff ff8c 	bl	800e300 <__hexdig_fun>
 800e3e8:	1e43      	subs	r3, r0, #1
 800e3ea:	b2db      	uxtb	r3, r3
 800e3ec:	2b18      	cmp	r3, #24
 800e3ee:	d830      	bhi.n	800e452 <__gethex+0x126>
 800e3f0:	f1a0 0210 	sub.w	r2, r0, #16
 800e3f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e3f8:	f7ff ff82 	bl	800e300 <__hexdig_fun>
 800e3fc:	f100 3cff 	add.w	ip, r0, #4294967295
 800e400:	fa5f fc8c 	uxtb.w	ip, ip
 800e404:	f1bc 0f18 	cmp.w	ip, #24
 800e408:	f04f 030a 	mov.w	r3, #10
 800e40c:	d91e      	bls.n	800e44c <__gethex+0x120>
 800e40e:	b104      	cbz	r4, 800e412 <__gethex+0xe6>
 800e410:	4252      	negs	r2, r2
 800e412:	4417      	add	r7, r2
 800e414:	f8ca 1000 	str.w	r1, [sl]
 800e418:	b1ed      	cbz	r5, 800e456 <__gethex+0x12a>
 800e41a:	f1bb 0f00 	cmp.w	fp, #0
 800e41e:	bf0c      	ite	eq
 800e420:	2506      	moveq	r5, #6
 800e422:	2500      	movne	r5, #0
 800e424:	4628      	mov	r0, r5
 800e426:	b005      	add	sp, #20
 800e428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e42c:	2500      	movs	r5, #0
 800e42e:	462c      	mov	r4, r5
 800e430:	e7b0      	b.n	800e394 <__gethex+0x68>
 800e432:	2c00      	cmp	r4, #0
 800e434:	d1c7      	bne.n	800e3c6 <__gethex+0x9a>
 800e436:	4627      	mov	r7, r4
 800e438:	e7c7      	b.n	800e3ca <__gethex+0x9e>
 800e43a:	464e      	mov	r6, r9
 800e43c:	462f      	mov	r7, r5
 800e43e:	2501      	movs	r5, #1
 800e440:	e7c3      	b.n	800e3ca <__gethex+0x9e>
 800e442:	2400      	movs	r4, #0
 800e444:	1cb1      	adds	r1, r6, #2
 800e446:	e7cc      	b.n	800e3e2 <__gethex+0xb6>
 800e448:	2401      	movs	r4, #1
 800e44a:	e7fb      	b.n	800e444 <__gethex+0x118>
 800e44c:	fb03 0002 	mla	r0, r3, r2, r0
 800e450:	e7ce      	b.n	800e3f0 <__gethex+0xc4>
 800e452:	4631      	mov	r1, r6
 800e454:	e7de      	b.n	800e414 <__gethex+0xe8>
 800e456:	eba6 0309 	sub.w	r3, r6, r9
 800e45a:	3b01      	subs	r3, #1
 800e45c:	4629      	mov	r1, r5
 800e45e:	2b07      	cmp	r3, #7
 800e460:	dc0a      	bgt.n	800e478 <__gethex+0x14c>
 800e462:	9801      	ldr	r0, [sp, #4]
 800e464:	f000 fafc 	bl	800ea60 <_Balloc>
 800e468:	4604      	mov	r4, r0
 800e46a:	b940      	cbnz	r0, 800e47e <__gethex+0x152>
 800e46c:	4b5c      	ldr	r3, [pc, #368]	@ (800e5e0 <__gethex+0x2b4>)
 800e46e:	4602      	mov	r2, r0
 800e470:	21e4      	movs	r1, #228	@ 0xe4
 800e472:	485c      	ldr	r0, [pc, #368]	@ (800e5e4 <__gethex+0x2b8>)
 800e474:	f7fd fa98 	bl	800b9a8 <__assert_func>
 800e478:	3101      	adds	r1, #1
 800e47a:	105b      	asrs	r3, r3, #1
 800e47c:	e7ef      	b.n	800e45e <__gethex+0x132>
 800e47e:	f100 0a14 	add.w	sl, r0, #20
 800e482:	2300      	movs	r3, #0
 800e484:	4655      	mov	r5, sl
 800e486:	469b      	mov	fp, r3
 800e488:	45b1      	cmp	r9, r6
 800e48a:	d337      	bcc.n	800e4fc <__gethex+0x1d0>
 800e48c:	f845 bb04 	str.w	fp, [r5], #4
 800e490:	eba5 050a 	sub.w	r5, r5, sl
 800e494:	10ad      	asrs	r5, r5, #2
 800e496:	6125      	str	r5, [r4, #16]
 800e498:	4658      	mov	r0, fp
 800e49a:	f000 fbd3 	bl	800ec44 <__hi0bits>
 800e49e:	016d      	lsls	r5, r5, #5
 800e4a0:	f8d8 6000 	ldr.w	r6, [r8]
 800e4a4:	1a2d      	subs	r5, r5, r0
 800e4a6:	42b5      	cmp	r5, r6
 800e4a8:	dd54      	ble.n	800e554 <__gethex+0x228>
 800e4aa:	1bad      	subs	r5, r5, r6
 800e4ac:	4629      	mov	r1, r5
 800e4ae:	4620      	mov	r0, r4
 800e4b0:	f000 ff67 	bl	800f382 <__any_on>
 800e4b4:	4681      	mov	r9, r0
 800e4b6:	b178      	cbz	r0, 800e4d8 <__gethex+0x1ac>
 800e4b8:	1e6b      	subs	r3, r5, #1
 800e4ba:	1159      	asrs	r1, r3, #5
 800e4bc:	f003 021f 	and.w	r2, r3, #31
 800e4c0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e4c4:	f04f 0901 	mov.w	r9, #1
 800e4c8:	fa09 f202 	lsl.w	r2, r9, r2
 800e4cc:	420a      	tst	r2, r1
 800e4ce:	d003      	beq.n	800e4d8 <__gethex+0x1ac>
 800e4d0:	454b      	cmp	r3, r9
 800e4d2:	dc36      	bgt.n	800e542 <__gethex+0x216>
 800e4d4:	f04f 0902 	mov.w	r9, #2
 800e4d8:	4629      	mov	r1, r5
 800e4da:	4620      	mov	r0, r4
 800e4dc:	f7ff febe 	bl	800e25c <rshift>
 800e4e0:	442f      	add	r7, r5
 800e4e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e4e6:	42bb      	cmp	r3, r7
 800e4e8:	da42      	bge.n	800e570 <__gethex+0x244>
 800e4ea:	9801      	ldr	r0, [sp, #4]
 800e4ec:	4621      	mov	r1, r4
 800e4ee:	f000 faf7 	bl	800eae0 <_Bfree>
 800e4f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	6013      	str	r3, [r2, #0]
 800e4f8:	25a3      	movs	r5, #163	@ 0xa3
 800e4fa:	e793      	b.n	800e424 <__gethex+0xf8>
 800e4fc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e500:	2a2e      	cmp	r2, #46	@ 0x2e
 800e502:	d012      	beq.n	800e52a <__gethex+0x1fe>
 800e504:	2b20      	cmp	r3, #32
 800e506:	d104      	bne.n	800e512 <__gethex+0x1e6>
 800e508:	f845 bb04 	str.w	fp, [r5], #4
 800e50c:	f04f 0b00 	mov.w	fp, #0
 800e510:	465b      	mov	r3, fp
 800e512:	7830      	ldrb	r0, [r6, #0]
 800e514:	9303      	str	r3, [sp, #12]
 800e516:	f7ff fef3 	bl	800e300 <__hexdig_fun>
 800e51a:	9b03      	ldr	r3, [sp, #12]
 800e51c:	f000 000f 	and.w	r0, r0, #15
 800e520:	4098      	lsls	r0, r3
 800e522:	ea4b 0b00 	orr.w	fp, fp, r0
 800e526:	3304      	adds	r3, #4
 800e528:	e7ae      	b.n	800e488 <__gethex+0x15c>
 800e52a:	45b1      	cmp	r9, r6
 800e52c:	d8ea      	bhi.n	800e504 <__gethex+0x1d8>
 800e52e:	492b      	ldr	r1, [pc, #172]	@ (800e5dc <__gethex+0x2b0>)
 800e530:	9303      	str	r3, [sp, #12]
 800e532:	2201      	movs	r2, #1
 800e534:	4630      	mov	r0, r6
 800e536:	f7fe ff17 	bl	800d368 <strncmp>
 800e53a:	9b03      	ldr	r3, [sp, #12]
 800e53c:	2800      	cmp	r0, #0
 800e53e:	d1e1      	bne.n	800e504 <__gethex+0x1d8>
 800e540:	e7a2      	b.n	800e488 <__gethex+0x15c>
 800e542:	1ea9      	subs	r1, r5, #2
 800e544:	4620      	mov	r0, r4
 800e546:	f000 ff1c 	bl	800f382 <__any_on>
 800e54a:	2800      	cmp	r0, #0
 800e54c:	d0c2      	beq.n	800e4d4 <__gethex+0x1a8>
 800e54e:	f04f 0903 	mov.w	r9, #3
 800e552:	e7c1      	b.n	800e4d8 <__gethex+0x1ac>
 800e554:	da09      	bge.n	800e56a <__gethex+0x23e>
 800e556:	1b75      	subs	r5, r6, r5
 800e558:	4621      	mov	r1, r4
 800e55a:	9801      	ldr	r0, [sp, #4]
 800e55c:	462a      	mov	r2, r5
 800e55e:	f000 fcd7 	bl	800ef10 <__lshift>
 800e562:	1b7f      	subs	r7, r7, r5
 800e564:	4604      	mov	r4, r0
 800e566:	f100 0a14 	add.w	sl, r0, #20
 800e56a:	f04f 0900 	mov.w	r9, #0
 800e56e:	e7b8      	b.n	800e4e2 <__gethex+0x1b6>
 800e570:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e574:	42bd      	cmp	r5, r7
 800e576:	dd6f      	ble.n	800e658 <__gethex+0x32c>
 800e578:	1bed      	subs	r5, r5, r7
 800e57a:	42ae      	cmp	r6, r5
 800e57c:	dc34      	bgt.n	800e5e8 <__gethex+0x2bc>
 800e57e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e582:	2b02      	cmp	r3, #2
 800e584:	d022      	beq.n	800e5cc <__gethex+0x2a0>
 800e586:	2b03      	cmp	r3, #3
 800e588:	d024      	beq.n	800e5d4 <__gethex+0x2a8>
 800e58a:	2b01      	cmp	r3, #1
 800e58c:	d115      	bne.n	800e5ba <__gethex+0x28e>
 800e58e:	42ae      	cmp	r6, r5
 800e590:	d113      	bne.n	800e5ba <__gethex+0x28e>
 800e592:	2e01      	cmp	r6, #1
 800e594:	d10b      	bne.n	800e5ae <__gethex+0x282>
 800e596:	9a02      	ldr	r2, [sp, #8]
 800e598:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e59c:	6013      	str	r3, [r2, #0]
 800e59e:	2301      	movs	r3, #1
 800e5a0:	6123      	str	r3, [r4, #16]
 800e5a2:	f8ca 3000 	str.w	r3, [sl]
 800e5a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e5a8:	2562      	movs	r5, #98	@ 0x62
 800e5aa:	601c      	str	r4, [r3, #0]
 800e5ac:	e73a      	b.n	800e424 <__gethex+0xf8>
 800e5ae:	1e71      	subs	r1, r6, #1
 800e5b0:	4620      	mov	r0, r4
 800e5b2:	f000 fee6 	bl	800f382 <__any_on>
 800e5b6:	2800      	cmp	r0, #0
 800e5b8:	d1ed      	bne.n	800e596 <__gethex+0x26a>
 800e5ba:	9801      	ldr	r0, [sp, #4]
 800e5bc:	4621      	mov	r1, r4
 800e5be:	f000 fa8f 	bl	800eae0 <_Bfree>
 800e5c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	6013      	str	r3, [r2, #0]
 800e5c8:	2550      	movs	r5, #80	@ 0x50
 800e5ca:	e72b      	b.n	800e424 <__gethex+0xf8>
 800e5cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d1f3      	bne.n	800e5ba <__gethex+0x28e>
 800e5d2:	e7e0      	b.n	800e596 <__gethex+0x26a>
 800e5d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d1dd      	bne.n	800e596 <__gethex+0x26a>
 800e5da:	e7ee      	b.n	800e5ba <__gethex+0x28e>
 800e5dc:	08010db4 	.word	0x08010db4
 800e5e0:	08010fc1 	.word	0x08010fc1
 800e5e4:	08010fd2 	.word	0x08010fd2
 800e5e8:	1e6f      	subs	r7, r5, #1
 800e5ea:	f1b9 0f00 	cmp.w	r9, #0
 800e5ee:	d130      	bne.n	800e652 <__gethex+0x326>
 800e5f0:	b127      	cbz	r7, 800e5fc <__gethex+0x2d0>
 800e5f2:	4639      	mov	r1, r7
 800e5f4:	4620      	mov	r0, r4
 800e5f6:	f000 fec4 	bl	800f382 <__any_on>
 800e5fa:	4681      	mov	r9, r0
 800e5fc:	117a      	asrs	r2, r7, #5
 800e5fe:	2301      	movs	r3, #1
 800e600:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e604:	f007 071f 	and.w	r7, r7, #31
 800e608:	40bb      	lsls	r3, r7
 800e60a:	4213      	tst	r3, r2
 800e60c:	4629      	mov	r1, r5
 800e60e:	4620      	mov	r0, r4
 800e610:	bf18      	it	ne
 800e612:	f049 0902 	orrne.w	r9, r9, #2
 800e616:	f7ff fe21 	bl	800e25c <rshift>
 800e61a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e61e:	1b76      	subs	r6, r6, r5
 800e620:	2502      	movs	r5, #2
 800e622:	f1b9 0f00 	cmp.w	r9, #0
 800e626:	d047      	beq.n	800e6b8 <__gethex+0x38c>
 800e628:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e62c:	2b02      	cmp	r3, #2
 800e62e:	d015      	beq.n	800e65c <__gethex+0x330>
 800e630:	2b03      	cmp	r3, #3
 800e632:	d017      	beq.n	800e664 <__gethex+0x338>
 800e634:	2b01      	cmp	r3, #1
 800e636:	d109      	bne.n	800e64c <__gethex+0x320>
 800e638:	f019 0f02 	tst.w	r9, #2
 800e63c:	d006      	beq.n	800e64c <__gethex+0x320>
 800e63e:	f8da 3000 	ldr.w	r3, [sl]
 800e642:	ea49 0903 	orr.w	r9, r9, r3
 800e646:	f019 0f01 	tst.w	r9, #1
 800e64a:	d10e      	bne.n	800e66a <__gethex+0x33e>
 800e64c:	f045 0510 	orr.w	r5, r5, #16
 800e650:	e032      	b.n	800e6b8 <__gethex+0x38c>
 800e652:	f04f 0901 	mov.w	r9, #1
 800e656:	e7d1      	b.n	800e5fc <__gethex+0x2d0>
 800e658:	2501      	movs	r5, #1
 800e65a:	e7e2      	b.n	800e622 <__gethex+0x2f6>
 800e65c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e65e:	f1c3 0301 	rsb	r3, r3, #1
 800e662:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e666:	2b00      	cmp	r3, #0
 800e668:	d0f0      	beq.n	800e64c <__gethex+0x320>
 800e66a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e66e:	f104 0314 	add.w	r3, r4, #20
 800e672:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e676:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e67a:	f04f 0c00 	mov.w	ip, #0
 800e67e:	4618      	mov	r0, r3
 800e680:	f853 2b04 	ldr.w	r2, [r3], #4
 800e684:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e688:	d01b      	beq.n	800e6c2 <__gethex+0x396>
 800e68a:	3201      	adds	r2, #1
 800e68c:	6002      	str	r2, [r0, #0]
 800e68e:	2d02      	cmp	r5, #2
 800e690:	f104 0314 	add.w	r3, r4, #20
 800e694:	d13c      	bne.n	800e710 <__gethex+0x3e4>
 800e696:	f8d8 2000 	ldr.w	r2, [r8]
 800e69a:	3a01      	subs	r2, #1
 800e69c:	42b2      	cmp	r2, r6
 800e69e:	d109      	bne.n	800e6b4 <__gethex+0x388>
 800e6a0:	1171      	asrs	r1, r6, #5
 800e6a2:	2201      	movs	r2, #1
 800e6a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e6a8:	f006 061f 	and.w	r6, r6, #31
 800e6ac:	fa02 f606 	lsl.w	r6, r2, r6
 800e6b0:	421e      	tst	r6, r3
 800e6b2:	d13a      	bne.n	800e72a <__gethex+0x3fe>
 800e6b4:	f045 0520 	orr.w	r5, r5, #32
 800e6b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6ba:	601c      	str	r4, [r3, #0]
 800e6bc:	9b02      	ldr	r3, [sp, #8]
 800e6be:	601f      	str	r7, [r3, #0]
 800e6c0:	e6b0      	b.n	800e424 <__gethex+0xf8>
 800e6c2:	4299      	cmp	r1, r3
 800e6c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800e6c8:	d8d9      	bhi.n	800e67e <__gethex+0x352>
 800e6ca:	68a3      	ldr	r3, [r4, #8]
 800e6cc:	459b      	cmp	fp, r3
 800e6ce:	db17      	blt.n	800e700 <__gethex+0x3d4>
 800e6d0:	6861      	ldr	r1, [r4, #4]
 800e6d2:	9801      	ldr	r0, [sp, #4]
 800e6d4:	3101      	adds	r1, #1
 800e6d6:	f000 f9c3 	bl	800ea60 <_Balloc>
 800e6da:	4681      	mov	r9, r0
 800e6dc:	b918      	cbnz	r0, 800e6e6 <__gethex+0x3ba>
 800e6de:	4b1a      	ldr	r3, [pc, #104]	@ (800e748 <__gethex+0x41c>)
 800e6e0:	4602      	mov	r2, r0
 800e6e2:	2184      	movs	r1, #132	@ 0x84
 800e6e4:	e6c5      	b.n	800e472 <__gethex+0x146>
 800e6e6:	6922      	ldr	r2, [r4, #16]
 800e6e8:	3202      	adds	r2, #2
 800e6ea:	f104 010c 	add.w	r1, r4, #12
 800e6ee:	0092      	lsls	r2, r2, #2
 800e6f0:	300c      	adds	r0, #12
 800e6f2:	f7fe fef6 	bl	800d4e2 <memcpy>
 800e6f6:	4621      	mov	r1, r4
 800e6f8:	9801      	ldr	r0, [sp, #4]
 800e6fa:	f000 f9f1 	bl	800eae0 <_Bfree>
 800e6fe:	464c      	mov	r4, r9
 800e700:	6923      	ldr	r3, [r4, #16]
 800e702:	1c5a      	adds	r2, r3, #1
 800e704:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e708:	6122      	str	r2, [r4, #16]
 800e70a:	2201      	movs	r2, #1
 800e70c:	615a      	str	r2, [r3, #20]
 800e70e:	e7be      	b.n	800e68e <__gethex+0x362>
 800e710:	6922      	ldr	r2, [r4, #16]
 800e712:	455a      	cmp	r2, fp
 800e714:	dd0b      	ble.n	800e72e <__gethex+0x402>
 800e716:	2101      	movs	r1, #1
 800e718:	4620      	mov	r0, r4
 800e71a:	f7ff fd9f 	bl	800e25c <rshift>
 800e71e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e722:	3701      	adds	r7, #1
 800e724:	42bb      	cmp	r3, r7
 800e726:	f6ff aee0 	blt.w	800e4ea <__gethex+0x1be>
 800e72a:	2501      	movs	r5, #1
 800e72c:	e7c2      	b.n	800e6b4 <__gethex+0x388>
 800e72e:	f016 061f 	ands.w	r6, r6, #31
 800e732:	d0fa      	beq.n	800e72a <__gethex+0x3fe>
 800e734:	4453      	add	r3, sl
 800e736:	f1c6 0620 	rsb	r6, r6, #32
 800e73a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e73e:	f000 fa81 	bl	800ec44 <__hi0bits>
 800e742:	42b0      	cmp	r0, r6
 800e744:	dbe7      	blt.n	800e716 <__gethex+0x3ea>
 800e746:	e7f0      	b.n	800e72a <__gethex+0x3fe>
 800e748:	08010fc1 	.word	0x08010fc1

0800e74c <L_shift>:
 800e74c:	f1c2 0208 	rsb	r2, r2, #8
 800e750:	0092      	lsls	r2, r2, #2
 800e752:	b570      	push	{r4, r5, r6, lr}
 800e754:	f1c2 0620 	rsb	r6, r2, #32
 800e758:	6843      	ldr	r3, [r0, #4]
 800e75a:	6804      	ldr	r4, [r0, #0]
 800e75c:	fa03 f506 	lsl.w	r5, r3, r6
 800e760:	432c      	orrs	r4, r5
 800e762:	40d3      	lsrs	r3, r2
 800e764:	6004      	str	r4, [r0, #0]
 800e766:	f840 3f04 	str.w	r3, [r0, #4]!
 800e76a:	4288      	cmp	r0, r1
 800e76c:	d3f4      	bcc.n	800e758 <L_shift+0xc>
 800e76e:	bd70      	pop	{r4, r5, r6, pc}

0800e770 <__match>:
 800e770:	b530      	push	{r4, r5, lr}
 800e772:	6803      	ldr	r3, [r0, #0]
 800e774:	3301      	adds	r3, #1
 800e776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e77a:	b914      	cbnz	r4, 800e782 <__match+0x12>
 800e77c:	6003      	str	r3, [r0, #0]
 800e77e:	2001      	movs	r0, #1
 800e780:	bd30      	pop	{r4, r5, pc}
 800e782:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e786:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e78a:	2d19      	cmp	r5, #25
 800e78c:	bf98      	it	ls
 800e78e:	3220      	addls	r2, #32
 800e790:	42a2      	cmp	r2, r4
 800e792:	d0f0      	beq.n	800e776 <__match+0x6>
 800e794:	2000      	movs	r0, #0
 800e796:	e7f3      	b.n	800e780 <__match+0x10>

0800e798 <__hexnan>:
 800e798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e79c:	680b      	ldr	r3, [r1, #0]
 800e79e:	6801      	ldr	r1, [r0, #0]
 800e7a0:	115e      	asrs	r6, r3, #5
 800e7a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e7a6:	f013 031f 	ands.w	r3, r3, #31
 800e7aa:	b087      	sub	sp, #28
 800e7ac:	bf18      	it	ne
 800e7ae:	3604      	addne	r6, #4
 800e7b0:	2500      	movs	r5, #0
 800e7b2:	1f37      	subs	r7, r6, #4
 800e7b4:	4682      	mov	sl, r0
 800e7b6:	4690      	mov	r8, r2
 800e7b8:	9301      	str	r3, [sp, #4]
 800e7ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800e7be:	46b9      	mov	r9, r7
 800e7c0:	463c      	mov	r4, r7
 800e7c2:	9502      	str	r5, [sp, #8]
 800e7c4:	46ab      	mov	fp, r5
 800e7c6:	784a      	ldrb	r2, [r1, #1]
 800e7c8:	1c4b      	adds	r3, r1, #1
 800e7ca:	9303      	str	r3, [sp, #12]
 800e7cc:	b342      	cbz	r2, 800e820 <__hexnan+0x88>
 800e7ce:	4610      	mov	r0, r2
 800e7d0:	9105      	str	r1, [sp, #20]
 800e7d2:	9204      	str	r2, [sp, #16]
 800e7d4:	f7ff fd94 	bl	800e300 <__hexdig_fun>
 800e7d8:	2800      	cmp	r0, #0
 800e7da:	d151      	bne.n	800e880 <__hexnan+0xe8>
 800e7dc:	9a04      	ldr	r2, [sp, #16]
 800e7de:	9905      	ldr	r1, [sp, #20]
 800e7e0:	2a20      	cmp	r2, #32
 800e7e2:	d818      	bhi.n	800e816 <__hexnan+0x7e>
 800e7e4:	9b02      	ldr	r3, [sp, #8]
 800e7e6:	459b      	cmp	fp, r3
 800e7e8:	dd13      	ble.n	800e812 <__hexnan+0x7a>
 800e7ea:	454c      	cmp	r4, r9
 800e7ec:	d206      	bcs.n	800e7fc <__hexnan+0x64>
 800e7ee:	2d07      	cmp	r5, #7
 800e7f0:	dc04      	bgt.n	800e7fc <__hexnan+0x64>
 800e7f2:	462a      	mov	r2, r5
 800e7f4:	4649      	mov	r1, r9
 800e7f6:	4620      	mov	r0, r4
 800e7f8:	f7ff ffa8 	bl	800e74c <L_shift>
 800e7fc:	4544      	cmp	r4, r8
 800e7fe:	d952      	bls.n	800e8a6 <__hexnan+0x10e>
 800e800:	2300      	movs	r3, #0
 800e802:	f1a4 0904 	sub.w	r9, r4, #4
 800e806:	f844 3c04 	str.w	r3, [r4, #-4]
 800e80a:	f8cd b008 	str.w	fp, [sp, #8]
 800e80e:	464c      	mov	r4, r9
 800e810:	461d      	mov	r5, r3
 800e812:	9903      	ldr	r1, [sp, #12]
 800e814:	e7d7      	b.n	800e7c6 <__hexnan+0x2e>
 800e816:	2a29      	cmp	r2, #41	@ 0x29
 800e818:	d157      	bne.n	800e8ca <__hexnan+0x132>
 800e81a:	3102      	adds	r1, #2
 800e81c:	f8ca 1000 	str.w	r1, [sl]
 800e820:	f1bb 0f00 	cmp.w	fp, #0
 800e824:	d051      	beq.n	800e8ca <__hexnan+0x132>
 800e826:	454c      	cmp	r4, r9
 800e828:	d206      	bcs.n	800e838 <__hexnan+0xa0>
 800e82a:	2d07      	cmp	r5, #7
 800e82c:	dc04      	bgt.n	800e838 <__hexnan+0xa0>
 800e82e:	462a      	mov	r2, r5
 800e830:	4649      	mov	r1, r9
 800e832:	4620      	mov	r0, r4
 800e834:	f7ff ff8a 	bl	800e74c <L_shift>
 800e838:	4544      	cmp	r4, r8
 800e83a:	d936      	bls.n	800e8aa <__hexnan+0x112>
 800e83c:	f1a8 0204 	sub.w	r2, r8, #4
 800e840:	4623      	mov	r3, r4
 800e842:	f853 1b04 	ldr.w	r1, [r3], #4
 800e846:	f842 1f04 	str.w	r1, [r2, #4]!
 800e84a:	429f      	cmp	r7, r3
 800e84c:	d2f9      	bcs.n	800e842 <__hexnan+0xaa>
 800e84e:	1b3b      	subs	r3, r7, r4
 800e850:	f023 0303 	bic.w	r3, r3, #3
 800e854:	3304      	adds	r3, #4
 800e856:	3401      	adds	r4, #1
 800e858:	3e03      	subs	r6, #3
 800e85a:	42b4      	cmp	r4, r6
 800e85c:	bf88      	it	hi
 800e85e:	2304      	movhi	r3, #4
 800e860:	4443      	add	r3, r8
 800e862:	2200      	movs	r2, #0
 800e864:	f843 2b04 	str.w	r2, [r3], #4
 800e868:	429f      	cmp	r7, r3
 800e86a:	d2fb      	bcs.n	800e864 <__hexnan+0xcc>
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	b91b      	cbnz	r3, 800e878 <__hexnan+0xe0>
 800e870:	4547      	cmp	r7, r8
 800e872:	d128      	bne.n	800e8c6 <__hexnan+0x12e>
 800e874:	2301      	movs	r3, #1
 800e876:	603b      	str	r3, [r7, #0]
 800e878:	2005      	movs	r0, #5
 800e87a:	b007      	add	sp, #28
 800e87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e880:	3501      	adds	r5, #1
 800e882:	2d08      	cmp	r5, #8
 800e884:	f10b 0b01 	add.w	fp, fp, #1
 800e888:	dd06      	ble.n	800e898 <__hexnan+0x100>
 800e88a:	4544      	cmp	r4, r8
 800e88c:	d9c1      	bls.n	800e812 <__hexnan+0x7a>
 800e88e:	2300      	movs	r3, #0
 800e890:	f844 3c04 	str.w	r3, [r4, #-4]
 800e894:	2501      	movs	r5, #1
 800e896:	3c04      	subs	r4, #4
 800e898:	6822      	ldr	r2, [r4, #0]
 800e89a:	f000 000f 	and.w	r0, r0, #15
 800e89e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e8a2:	6020      	str	r0, [r4, #0]
 800e8a4:	e7b5      	b.n	800e812 <__hexnan+0x7a>
 800e8a6:	2508      	movs	r5, #8
 800e8a8:	e7b3      	b.n	800e812 <__hexnan+0x7a>
 800e8aa:	9b01      	ldr	r3, [sp, #4]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d0dd      	beq.n	800e86c <__hexnan+0xd4>
 800e8b0:	f1c3 0320 	rsb	r3, r3, #32
 800e8b4:	f04f 32ff 	mov.w	r2, #4294967295
 800e8b8:	40da      	lsrs	r2, r3
 800e8ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e8be:	4013      	ands	r3, r2
 800e8c0:	f846 3c04 	str.w	r3, [r6, #-4]
 800e8c4:	e7d2      	b.n	800e86c <__hexnan+0xd4>
 800e8c6:	3f04      	subs	r7, #4
 800e8c8:	e7d0      	b.n	800e86c <__hexnan+0xd4>
 800e8ca:	2004      	movs	r0, #4
 800e8cc:	e7d5      	b.n	800e87a <__hexnan+0xe2>
	...

0800e8d0 <malloc>:
 800e8d0:	4b02      	ldr	r3, [pc, #8]	@ (800e8dc <malloc+0xc>)
 800e8d2:	4601      	mov	r1, r0
 800e8d4:	6818      	ldr	r0, [r3, #0]
 800e8d6:	f000 b825 	b.w	800e924 <_malloc_r>
 800e8da:	bf00      	nop
 800e8dc:	200001e4 	.word	0x200001e4

0800e8e0 <sbrk_aligned>:
 800e8e0:	b570      	push	{r4, r5, r6, lr}
 800e8e2:	4e0f      	ldr	r6, [pc, #60]	@ (800e920 <sbrk_aligned+0x40>)
 800e8e4:	460c      	mov	r4, r1
 800e8e6:	6831      	ldr	r1, [r6, #0]
 800e8e8:	4605      	mov	r5, r0
 800e8ea:	b911      	cbnz	r1, 800e8f2 <sbrk_aligned+0x12>
 800e8ec:	f001 f9ae 	bl	800fc4c <_sbrk_r>
 800e8f0:	6030      	str	r0, [r6, #0]
 800e8f2:	4621      	mov	r1, r4
 800e8f4:	4628      	mov	r0, r5
 800e8f6:	f001 f9a9 	bl	800fc4c <_sbrk_r>
 800e8fa:	1c43      	adds	r3, r0, #1
 800e8fc:	d103      	bne.n	800e906 <sbrk_aligned+0x26>
 800e8fe:	f04f 34ff 	mov.w	r4, #4294967295
 800e902:	4620      	mov	r0, r4
 800e904:	bd70      	pop	{r4, r5, r6, pc}
 800e906:	1cc4      	adds	r4, r0, #3
 800e908:	f024 0403 	bic.w	r4, r4, #3
 800e90c:	42a0      	cmp	r0, r4
 800e90e:	d0f8      	beq.n	800e902 <sbrk_aligned+0x22>
 800e910:	1a21      	subs	r1, r4, r0
 800e912:	4628      	mov	r0, r5
 800e914:	f001 f99a 	bl	800fc4c <_sbrk_r>
 800e918:	3001      	adds	r0, #1
 800e91a:	d1f2      	bne.n	800e902 <sbrk_aligned+0x22>
 800e91c:	e7ef      	b.n	800e8fe <sbrk_aligned+0x1e>
 800e91e:	bf00      	nop
 800e920:	200030e4 	.word	0x200030e4

0800e924 <_malloc_r>:
 800e924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e928:	1ccd      	adds	r5, r1, #3
 800e92a:	f025 0503 	bic.w	r5, r5, #3
 800e92e:	3508      	adds	r5, #8
 800e930:	2d0c      	cmp	r5, #12
 800e932:	bf38      	it	cc
 800e934:	250c      	movcc	r5, #12
 800e936:	2d00      	cmp	r5, #0
 800e938:	4606      	mov	r6, r0
 800e93a:	db01      	blt.n	800e940 <_malloc_r+0x1c>
 800e93c:	42a9      	cmp	r1, r5
 800e93e:	d904      	bls.n	800e94a <_malloc_r+0x26>
 800e940:	230c      	movs	r3, #12
 800e942:	6033      	str	r3, [r6, #0]
 800e944:	2000      	movs	r0, #0
 800e946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e94a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ea20 <_malloc_r+0xfc>
 800e94e:	f000 f87b 	bl	800ea48 <__malloc_lock>
 800e952:	f8d8 3000 	ldr.w	r3, [r8]
 800e956:	461c      	mov	r4, r3
 800e958:	bb44      	cbnz	r4, 800e9ac <_malloc_r+0x88>
 800e95a:	4629      	mov	r1, r5
 800e95c:	4630      	mov	r0, r6
 800e95e:	f7ff ffbf 	bl	800e8e0 <sbrk_aligned>
 800e962:	1c43      	adds	r3, r0, #1
 800e964:	4604      	mov	r4, r0
 800e966:	d158      	bne.n	800ea1a <_malloc_r+0xf6>
 800e968:	f8d8 4000 	ldr.w	r4, [r8]
 800e96c:	4627      	mov	r7, r4
 800e96e:	2f00      	cmp	r7, #0
 800e970:	d143      	bne.n	800e9fa <_malloc_r+0xd6>
 800e972:	2c00      	cmp	r4, #0
 800e974:	d04b      	beq.n	800ea0e <_malloc_r+0xea>
 800e976:	6823      	ldr	r3, [r4, #0]
 800e978:	4639      	mov	r1, r7
 800e97a:	4630      	mov	r0, r6
 800e97c:	eb04 0903 	add.w	r9, r4, r3
 800e980:	f001 f964 	bl	800fc4c <_sbrk_r>
 800e984:	4581      	cmp	r9, r0
 800e986:	d142      	bne.n	800ea0e <_malloc_r+0xea>
 800e988:	6821      	ldr	r1, [r4, #0]
 800e98a:	1a6d      	subs	r5, r5, r1
 800e98c:	4629      	mov	r1, r5
 800e98e:	4630      	mov	r0, r6
 800e990:	f7ff ffa6 	bl	800e8e0 <sbrk_aligned>
 800e994:	3001      	adds	r0, #1
 800e996:	d03a      	beq.n	800ea0e <_malloc_r+0xea>
 800e998:	6823      	ldr	r3, [r4, #0]
 800e99a:	442b      	add	r3, r5
 800e99c:	6023      	str	r3, [r4, #0]
 800e99e:	f8d8 3000 	ldr.w	r3, [r8]
 800e9a2:	685a      	ldr	r2, [r3, #4]
 800e9a4:	bb62      	cbnz	r2, 800ea00 <_malloc_r+0xdc>
 800e9a6:	f8c8 7000 	str.w	r7, [r8]
 800e9aa:	e00f      	b.n	800e9cc <_malloc_r+0xa8>
 800e9ac:	6822      	ldr	r2, [r4, #0]
 800e9ae:	1b52      	subs	r2, r2, r5
 800e9b0:	d420      	bmi.n	800e9f4 <_malloc_r+0xd0>
 800e9b2:	2a0b      	cmp	r2, #11
 800e9b4:	d917      	bls.n	800e9e6 <_malloc_r+0xc2>
 800e9b6:	1961      	adds	r1, r4, r5
 800e9b8:	42a3      	cmp	r3, r4
 800e9ba:	6025      	str	r5, [r4, #0]
 800e9bc:	bf18      	it	ne
 800e9be:	6059      	strne	r1, [r3, #4]
 800e9c0:	6863      	ldr	r3, [r4, #4]
 800e9c2:	bf08      	it	eq
 800e9c4:	f8c8 1000 	streq.w	r1, [r8]
 800e9c8:	5162      	str	r2, [r4, r5]
 800e9ca:	604b      	str	r3, [r1, #4]
 800e9cc:	4630      	mov	r0, r6
 800e9ce:	f000 f841 	bl	800ea54 <__malloc_unlock>
 800e9d2:	f104 000b 	add.w	r0, r4, #11
 800e9d6:	1d23      	adds	r3, r4, #4
 800e9d8:	f020 0007 	bic.w	r0, r0, #7
 800e9dc:	1ac2      	subs	r2, r0, r3
 800e9de:	bf1c      	itt	ne
 800e9e0:	1a1b      	subne	r3, r3, r0
 800e9e2:	50a3      	strne	r3, [r4, r2]
 800e9e4:	e7af      	b.n	800e946 <_malloc_r+0x22>
 800e9e6:	6862      	ldr	r2, [r4, #4]
 800e9e8:	42a3      	cmp	r3, r4
 800e9ea:	bf0c      	ite	eq
 800e9ec:	f8c8 2000 	streq.w	r2, [r8]
 800e9f0:	605a      	strne	r2, [r3, #4]
 800e9f2:	e7eb      	b.n	800e9cc <_malloc_r+0xa8>
 800e9f4:	4623      	mov	r3, r4
 800e9f6:	6864      	ldr	r4, [r4, #4]
 800e9f8:	e7ae      	b.n	800e958 <_malloc_r+0x34>
 800e9fa:	463c      	mov	r4, r7
 800e9fc:	687f      	ldr	r7, [r7, #4]
 800e9fe:	e7b6      	b.n	800e96e <_malloc_r+0x4a>
 800ea00:	461a      	mov	r2, r3
 800ea02:	685b      	ldr	r3, [r3, #4]
 800ea04:	42a3      	cmp	r3, r4
 800ea06:	d1fb      	bne.n	800ea00 <_malloc_r+0xdc>
 800ea08:	2300      	movs	r3, #0
 800ea0a:	6053      	str	r3, [r2, #4]
 800ea0c:	e7de      	b.n	800e9cc <_malloc_r+0xa8>
 800ea0e:	230c      	movs	r3, #12
 800ea10:	6033      	str	r3, [r6, #0]
 800ea12:	4630      	mov	r0, r6
 800ea14:	f000 f81e 	bl	800ea54 <__malloc_unlock>
 800ea18:	e794      	b.n	800e944 <_malloc_r+0x20>
 800ea1a:	6005      	str	r5, [r0, #0]
 800ea1c:	e7d6      	b.n	800e9cc <_malloc_r+0xa8>
 800ea1e:	bf00      	nop
 800ea20:	200030e8 	.word	0x200030e8

0800ea24 <__ascii_mbtowc>:
 800ea24:	b082      	sub	sp, #8
 800ea26:	b901      	cbnz	r1, 800ea2a <__ascii_mbtowc+0x6>
 800ea28:	a901      	add	r1, sp, #4
 800ea2a:	b142      	cbz	r2, 800ea3e <__ascii_mbtowc+0x1a>
 800ea2c:	b14b      	cbz	r3, 800ea42 <__ascii_mbtowc+0x1e>
 800ea2e:	7813      	ldrb	r3, [r2, #0]
 800ea30:	600b      	str	r3, [r1, #0]
 800ea32:	7812      	ldrb	r2, [r2, #0]
 800ea34:	1e10      	subs	r0, r2, #0
 800ea36:	bf18      	it	ne
 800ea38:	2001      	movne	r0, #1
 800ea3a:	b002      	add	sp, #8
 800ea3c:	4770      	bx	lr
 800ea3e:	4610      	mov	r0, r2
 800ea40:	e7fb      	b.n	800ea3a <__ascii_mbtowc+0x16>
 800ea42:	f06f 0001 	mvn.w	r0, #1
 800ea46:	e7f8      	b.n	800ea3a <__ascii_mbtowc+0x16>

0800ea48 <__malloc_lock>:
 800ea48:	4801      	ldr	r0, [pc, #4]	@ (800ea50 <__malloc_lock+0x8>)
 800ea4a:	f7fe bd40 	b.w	800d4ce <__retarget_lock_acquire_recursive>
 800ea4e:	bf00      	nop
 800ea50:	200030e0 	.word	0x200030e0

0800ea54 <__malloc_unlock>:
 800ea54:	4801      	ldr	r0, [pc, #4]	@ (800ea5c <__malloc_unlock+0x8>)
 800ea56:	f7fe bd3b 	b.w	800d4d0 <__retarget_lock_release_recursive>
 800ea5a:	bf00      	nop
 800ea5c:	200030e0 	.word	0x200030e0

0800ea60 <_Balloc>:
 800ea60:	b570      	push	{r4, r5, r6, lr}
 800ea62:	69c6      	ldr	r6, [r0, #28]
 800ea64:	4604      	mov	r4, r0
 800ea66:	460d      	mov	r5, r1
 800ea68:	b976      	cbnz	r6, 800ea88 <_Balloc+0x28>
 800ea6a:	2010      	movs	r0, #16
 800ea6c:	f7ff ff30 	bl	800e8d0 <malloc>
 800ea70:	4602      	mov	r2, r0
 800ea72:	61e0      	str	r0, [r4, #28]
 800ea74:	b920      	cbnz	r0, 800ea80 <_Balloc+0x20>
 800ea76:	4b18      	ldr	r3, [pc, #96]	@ (800ead8 <_Balloc+0x78>)
 800ea78:	4818      	ldr	r0, [pc, #96]	@ (800eadc <_Balloc+0x7c>)
 800ea7a:	216b      	movs	r1, #107	@ 0x6b
 800ea7c:	f7fc ff94 	bl	800b9a8 <__assert_func>
 800ea80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ea84:	6006      	str	r6, [r0, #0]
 800ea86:	60c6      	str	r6, [r0, #12]
 800ea88:	69e6      	ldr	r6, [r4, #28]
 800ea8a:	68f3      	ldr	r3, [r6, #12]
 800ea8c:	b183      	cbz	r3, 800eab0 <_Balloc+0x50>
 800ea8e:	69e3      	ldr	r3, [r4, #28]
 800ea90:	68db      	ldr	r3, [r3, #12]
 800ea92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ea96:	b9b8      	cbnz	r0, 800eac8 <_Balloc+0x68>
 800ea98:	2101      	movs	r1, #1
 800ea9a:	fa01 f605 	lsl.w	r6, r1, r5
 800ea9e:	1d72      	adds	r2, r6, #5
 800eaa0:	0092      	lsls	r2, r2, #2
 800eaa2:	4620      	mov	r0, r4
 800eaa4:	f001 f8e2 	bl	800fc6c <_calloc_r>
 800eaa8:	b160      	cbz	r0, 800eac4 <_Balloc+0x64>
 800eaaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eaae:	e00e      	b.n	800eace <_Balloc+0x6e>
 800eab0:	2221      	movs	r2, #33	@ 0x21
 800eab2:	2104      	movs	r1, #4
 800eab4:	4620      	mov	r0, r4
 800eab6:	f001 f8d9 	bl	800fc6c <_calloc_r>
 800eaba:	69e3      	ldr	r3, [r4, #28]
 800eabc:	60f0      	str	r0, [r6, #12]
 800eabe:	68db      	ldr	r3, [r3, #12]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d1e4      	bne.n	800ea8e <_Balloc+0x2e>
 800eac4:	2000      	movs	r0, #0
 800eac6:	bd70      	pop	{r4, r5, r6, pc}
 800eac8:	6802      	ldr	r2, [r0, #0]
 800eaca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eace:	2300      	movs	r3, #0
 800ead0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ead4:	e7f7      	b.n	800eac6 <_Balloc+0x66>
 800ead6:	bf00      	nop
 800ead8:	08010f52 	.word	0x08010f52
 800eadc:	08011032 	.word	0x08011032

0800eae0 <_Bfree>:
 800eae0:	b570      	push	{r4, r5, r6, lr}
 800eae2:	69c6      	ldr	r6, [r0, #28]
 800eae4:	4605      	mov	r5, r0
 800eae6:	460c      	mov	r4, r1
 800eae8:	b976      	cbnz	r6, 800eb08 <_Bfree+0x28>
 800eaea:	2010      	movs	r0, #16
 800eaec:	f7ff fef0 	bl	800e8d0 <malloc>
 800eaf0:	4602      	mov	r2, r0
 800eaf2:	61e8      	str	r0, [r5, #28]
 800eaf4:	b920      	cbnz	r0, 800eb00 <_Bfree+0x20>
 800eaf6:	4b09      	ldr	r3, [pc, #36]	@ (800eb1c <_Bfree+0x3c>)
 800eaf8:	4809      	ldr	r0, [pc, #36]	@ (800eb20 <_Bfree+0x40>)
 800eafa:	218f      	movs	r1, #143	@ 0x8f
 800eafc:	f7fc ff54 	bl	800b9a8 <__assert_func>
 800eb00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb04:	6006      	str	r6, [r0, #0]
 800eb06:	60c6      	str	r6, [r0, #12]
 800eb08:	b13c      	cbz	r4, 800eb1a <_Bfree+0x3a>
 800eb0a:	69eb      	ldr	r3, [r5, #28]
 800eb0c:	6862      	ldr	r2, [r4, #4]
 800eb0e:	68db      	ldr	r3, [r3, #12]
 800eb10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eb14:	6021      	str	r1, [r4, #0]
 800eb16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eb1a:	bd70      	pop	{r4, r5, r6, pc}
 800eb1c:	08010f52 	.word	0x08010f52
 800eb20:	08011032 	.word	0x08011032

0800eb24 <__multadd>:
 800eb24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb28:	690d      	ldr	r5, [r1, #16]
 800eb2a:	4607      	mov	r7, r0
 800eb2c:	460c      	mov	r4, r1
 800eb2e:	461e      	mov	r6, r3
 800eb30:	f101 0c14 	add.w	ip, r1, #20
 800eb34:	2000      	movs	r0, #0
 800eb36:	f8dc 3000 	ldr.w	r3, [ip]
 800eb3a:	b299      	uxth	r1, r3
 800eb3c:	fb02 6101 	mla	r1, r2, r1, r6
 800eb40:	0c1e      	lsrs	r6, r3, #16
 800eb42:	0c0b      	lsrs	r3, r1, #16
 800eb44:	fb02 3306 	mla	r3, r2, r6, r3
 800eb48:	b289      	uxth	r1, r1
 800eb4a:	3001      	adds	r0, #1
 800eb4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800eb50:	4285      	cmp	r5, r0
 800eb52:	f84c 1b04 	str.w	r1, [ip], #4
 800eb56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800eb5a:	dcec      	bgt.n	800eb36 <__multadd+0x12>
 800eb5c:	b30e      	cbz	r6, 800eba2 <__multadd+0x7e>
 800eb5e:	68a3      	ldr	r3, [r4, #8]
 800eb60:	42ab      	cmp	r3, r5
 800eb62:	dc19      	bgt.n	800eb98 <__multadd+0x74>
 800eb64:	6861      	ldr	r1, [r4, #4]
 800eb66:	4638      	mov	r0, r7
 800eb68:	3101      	adds	r1, #1
 800eb6a:	f7ff ff79 	bl	800ea60 <_Balloc>
 800eb6e:	4680      	mov	r8, r0
 800eb70:	b928      	cbnz	r0, 800eb7e <__multadd+0x5a>
 800eb72:	4602      	mov	r2, r0
 800eb74:	4b0c      	ldr	r3, [pc, #48]	@ (800eba8 <__multadd+0x84>)
 800eb76:	480d      	ldr	r0, [pc, #52]	@ (800ebac <__multadd+0x88>)
 800eb78:	21ba      	movs	r1, #186	@ 0xba
 800eb7a:	f7fc ff15 	bl	800b9a8 <__assert_func>
 800eb7e:	6922      	ldr	r2, [r4, #16]
 800eb80:	3202      	adds	r2, #2
 800eb82:	f104 010c 	add.w	r1, r4, #12
 800eb86:	0092      	lsls	r2, r2, #2
 800eb88:	300c      	adds	r0, #12
 800eb8a:	f7fe fcaa 	bl	800d4e2 <memcpy>
 800eb8e:	4621      	mov	r1, r4
 800eb90:	4638      	mov	r0, r7
 800eb92:	f7ff ffa5 	bl	800eae0 <_Bfree>
 800eb96:	4644      	mov	r4, r8
 800eb98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eb9c:	3501      	adds	r5, #1
 800eb9e:	615e      	str	r6, [r3, #20]
 800eba0:	6125      	str	r5, [r4, #16]
 800eba2:	4620      	mov	r0, r4
 800eba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba8:	08010fc1 	.word	0x08010fc1
 800ebac:	08011032 	.word	0x08011032

0800ebb0 <__s2b>:
 800ebb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebb4:	460c      	mov	r4, r1
 800ebb6:	4615      	mov	r5, r2
 800ebb8:	461f      	mov	r7, r3
 800ebba:	2209      	movs	r2, #9
 800ebbc:	3308      	adds	r3, #8
 800ebbe:	4606      	mov	r6, r0
 800ebc0:	fb93 f3f2 	sdiv	r3, r3, r2
 800ebc4:	2100      	movs	r1, #0
 800ebc6:	2201      	movs	r2, #1
 800ebc8:	429a      	cmp	r2, r3
 800ebca:	db09      	blt.n	800ebe0 <__s2b+0x30>
 800ebcc:	4630      	mov	r0, r6
 800ebce:	f7ff ff47 	bl	800ea60 <_Balloc>
 800ebd2:	b940      	cbnz	r0, 800ebe6 <__s2b+0x36>
 800ebd4:	4602      	mov	r2, r0
 800ebd6:	4b19      	ldr	r3, [pc, #100]	@ (800ec3c <__s2b+0x8c>)
 800ebd8:	4819      	ldr	r0, [pc, #100]	@ (800ec40 <__s2b+0x90>)
 800ebda:	21d3      	movs	r1, #211	@ 0xd3
 800ebdc:	f7fc fee4 	bl	800b9a8 <__assert_func>
 800ebe0:	0052      	lsls	r2, r2, #1
 800ebe2:	3101      	adds	r1, #1
 800ebe4:	e7f0      	b.n	800ebc8 <__s2b+0x18>
 800ebe6:	9b08      	ldr	r3, [sp, #32]
 800ebe8:	6143      	str	r3, [r0, #20]
 800ebea:	2d09      	cmp	r5, #9
 800ebec:	f04f 0301 	mov.w	r3, #1
 800ebf0:	6103      	str	r3, [r0, #16]
 800ebf2:	dd16      	ble.n	800ec22 <__s2b+0x72>
 800ebf4:	f104 0909 	add.w	r9, r4, #9
 800ebf8:	46c8      	mov	r8, r9
 800ebfa:	442c      	add	r4, r5
 800ebfc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ec00:	4601      	mov	r1, r0
 800ec02:	3b30      	subs	r3, #48	@ 0x30
 800ec04:	220a      	movs	r2, #10
 800ec06:	4630      	mov	r0, r6
 800ec08:	f7ff ff8c 	bl	800eb24 <__multadd>
 800ec0c:	45a0      	cmp	r8, r4
 800ec0e:	d1f5      	bne.n	800ebfc <__s2b+0x4c>
 800ec10:	f1a5 0408 	sub.w	r4, r5, #8
 800ec14:	444c      	add	r4, r9
 800ec16:	1b2d      	subs	r5, r5, r4
 800ec18:	1963      	adds	r3, r4, r5
 800ec1a:	42bb      	cmp	r3, r7
 800ec1c:	db04      	blt.n	800ec28 <__s2b+0x78>
 800ec1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec22:	340a      	adds	r4, #10
 800ec24:	2509      	movs	r5, #9
 800ec26:	e7f6      	b.n	800ec16 <__s2b+0x66>
 800ec28:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ec2c:	4601      	mov	r1, r0
 800ec2e:	3b30      	subs	r3, #48	@ 0x30
 800ec30:	220a      	movs	r2, #10
 800ec32:	4630      	mov	r0, r6
 800ec34:	f7ff ff76 	bl	800eb24 <__multadd>
 800ec38:	e7ee      	b.n	800ec18 <__s2b+0x68>
 800ec3a:	bf00      	nop
 800ec3c:	08010fc1 	.word	0x08010fc1
 800ec40:	08011032 	.word	0x08011032

0800ec44 <__hi0bits>:
 800ec44:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ec48:	4603      	mov	r3, r0
 800ec4a:	bf36      	itet	cc
 800ec4c:	0403      	lslcc	r3, r0, #16
 800ec4e:	2000      	movcs	r0, #0
 800ec50:	2010      	movcc	r0, #16
 800ec52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ec56:	bf3c      	itt	cc
 800ec58:	021b      	lslcc	r3, r3, #8
 800ec5a:	3008      	addcc	r0, #8
 800ec5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ec60:	bf3c      	itt	cc
 800ec62:	011b      	lslcc	r3, r3, #4
 800ec64:	3004      	addcc	r0, #4
 800ec66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec6a:	bf3c      	itt	cc
 800ec6c:	009b      	lslcc	r3, r3, #2
 800ec6e:	3002      	addcc	r0, #2
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	db05      	blt.n	800ec80 <__hi0bits+0x3c>
 800ec74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ec78:	f100 0001 	add.w	r0, r0, #1
 800ec7c:	bf08      	it	eq
 800ec7e:	2020      	moveq	r0, #32
 800ec80:	4770      	bx	lr

0800ec82 <__lo0bits>:
 800ec82:	6803      	ldr	r3, [r0, #0]
 800ec84:	4602      	mov	r2, r0
 800ec86:	f013 0007 	ands.w	r0, r3, #7
 800ec8a:	d00b      	beq.n	800eca4 <__lo0bits+0x22>
 800ec8c:	07d9      	lsls	r1, r3, #31
 800ec8e:	d421      	bmi.n	800ecd4 <__lo0bits+0x52>
 800ec90:	0798      	lsls	r0, r3, #30
 800ec92:	bf49      	itett	mi
 800ec94:	085b      	lsrmi	r3, r3, #1
 800ec96:	089b      	lsrpl	r3, r3, #2
 800ec98:	2001      	movmi	r0, #1
 800ec9a:	6013      	strmi	r3, [r2, #0]
 800ec9c:	bf5c      	itt	pl
 800ec9e:	6013      	strpl	r3, [r2, #0]
 800eca0:	2002      	movpl	r0, #2
 800eca2:	4770      	bx	lr
 800eca4:	b299      	uxth	r1, r3
 800eca6:	b909      	cbnz	r1, 800ecac <__lo0bits+0x2a>
 800eca8:	0c1b      	lsrs	r3, r3, #16
 800ecaa:	2010      	movs	r0, #16
 800ecac:	b2d9      	uxtb	r1, r3
 800ecae:	b909      	cbnz	r1, 800ecb4 <__lo0bits+0x32>
 800ecb0:	3008      	adds	r0, #8
 800ecb2:	0a1b      	lsrs	r3, r3, #8
 800ecb4:	0719      	lsls	r1, r3, #28
 800ecb6:	bf04      	itt	eq
 800ecb8:	091b      	lsreq	r3, r3, #4
 800ecba:	3004      	addeq	r0, #4
 800ecbc:	0799      	lsls	r1, r3, #30
 800ecbe:	bf04      	itt	eq
 800ecc0:	089b      	lsreq	r3, r3, #2
 800ecc2:	3002      	addeq	r0, #2
 800ecc4:	07d9      	lsls	r1, r3, #31
 800ecc6:	d403      	bmi.n	800ecd0 <__lo0bits+0x4e>
 800ecc8:	085b      	lsrs	r3, r3, #1
 800ecca:	f100 0001 	add.w	r0, r0, #1
 800ecce:	d003      	beq.n	800ecd8 <__lo0bits+0x56>
 800ecd0:	6013      	str	r3, [r2, #0]
 800ecd2:	4770      	bx	lr
 800ecd4:	2000      	movs	r0, #0
 800ecd6:	4770      	bx	lr
 800ecd8:	2020      	movs	r0, #32
 800ecda:	4770      	bx	lr

0800ecdc <__i2b>:
 800ecdc:	b510      	push	{r4, lr}
 800ecde:	460c      	mov	r4, r1
 800ece0:	2101      	movs	r1, #1
 800ece2:	f7ff febd 	bl	800ea60 <_Balloc>
 800ece6:	4602      	mov	r2, r0
 800ece8:	b928      	cbnz	r0, 800ecf6 <__i2b+0x1a>
 800ecea:	4b05      	ldr	r3, [pc, #20]	@ (800ed00 <__i2b+0x24>)
 800ecec:	4805      	ldr	r0, [pc, #20]	@ (800ed04 <__i2b+0x28>)
 800ecee:	f240 1145 	movw	r1, #325	@ 0x145
 800ecf2:	f7fc fe59 	bl	800b9a8 <__assert_func>
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	6144      	str	r4, [r0, #20]
 800ecfa:	6103      	str	r3, [r0, #16]
 800ecfc:	bd10      	pop	{r4, pc}
 800ecfe:	bf00      	nop
 800ed00:	08010fc1 	.word	0x08010fc1
 800ed04:	08011032 	.word	0x08011032

0800ed08 <__multiply>:
 800ed08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed0c:	4614      	mov	r4, r2
 800ed0e:	690a      	ldr	r2, [r1, #16]
 800ed10:	6923      	ldr	r3, [r4, #16]
 800ed12:	429a      	cmp	r2, r3
 800ed14:	bfa8      	it	ge
 800ed16:	4623      	movge	r3, r4
 800ed18:	460f      	mov	r7, r1
 800ed1a:	bfa4      	itt	ge
 800ed1c:	460c      	movge	r4, r1
 800ed1e:	461f      	movge	r7, r3
 800ed20:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ed24:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ed28:	68a3      	ldr	r3, [r4, #8]
 800ed2a:	6861      	ldr	r1, [r4, #4]
 800ed2c:	eb0a 0609 	add.w	r6, sl, r9
 800ed30:	42b3      	cmp	r3, r6
 800ed32:	b085      	sub	sp, #20
 800ed34:	bfb8      	it	lt
 800ed36:	3101      	addlt	r1, #1
 800ed38:	f7ff fe92 	bl	800ea60 <_Balloc>
 800ed3c:	b930      	cbnz	r0, 800ed4c <__multiply+0x44>
 800ed3e:	4602      	mov	r2, r0
 800ed40:	4b44      	ldr	r3, [pc, #272]	@ (800ee54 <__multiply+0x14c>)
 800ed42:	4845      	ldr	r0, [pc, #276]	@ (800ee58 <__multiply+0x150>)
 800ed44:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ed48:	f7fc fe2e 	bl	800b9a8 <__assert_func>
 800ed4c:	f100 0514 	add.w	r5, r0, #20
 800ed50:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ed54:	462b      	mov	r3, r5
 800ed56:	2200      	movs	r2, #0
 800ed58:	4543      	cmp	r3, r8
 800ed5a:	d321      	bcc.n	800eda0 <__multiply+0x98>
 800ed5c:	f107 0114 	add.w	r1, r7, #20
 800ed60:	f104 0214 	add.w	r2, r4, #20
 800ed64:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ed68:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ed6c:	9302      	str	r3, [sp, #8]
 800ed6e:	1b13      	subs	r3, r2, r4
 800ed70:	3b15      	subs	r3, #21
 800ed72:	f023 0303 	bic.w	r3, r3, #3
 800ed76:	3304      	adds	r3, #4
 800ed78:	f104 0715 	add.w	r7, r4, #21
 800ed7c:	42ba      	cmp	r2, r7
 800ed7e:	bf38      	it	cc
 800ed80:	2304      	movcc	r3, #4
 800ed82:	9301      	str	r3, [sp, #4]
 800ed84:	9b02      	ldr	r3, [sp, #8]
 800ed86:	9103      	str	r1, [sp, #12]
 800ed88:	428b      	cmp	r3, r1
 800ed8a:	d80c      	bhi.n	800eda6 <__multiply+0x9e>
 800ed8c:	2e00      	cmp	r6, #0
 800ed8e:	dd03      	ble.n	800ed98 <__multiply+0x90>
 800ed90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d05b      	beq.n	800ee50 <__multiply+0x148>
 800ed98:	6106      	str	r6, [r0, #16]
 800ed9a:	b005      	add	sp, #20
 800ed9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eda0:	f843 2b04 	str.w	r2, [r3], #4
 800eda4:	e7d8      	b.n	800ed58 <__multiply+0x50>
 800eda6:	f8b1 a000 	ldrh.w	sl, [r1]
 800edaa:	f1ba 0f00 	cmp.w	sl, #0
 800edae:	d024      	beq.n	800edfa <__multiply+0xf2>
 800edb0:	f104 0e14 	add.w	lr, r4, #20
 800edb4:	46a9      	mov	r9, r5
 800edb6:	f04f 0c00 	mov.w	ip, #0
 800edba:	f85e 7b04 	ldr.w	r7, [lr], #4
 800edbe:	f8d9 3000 	ldr.w	r3, [r9]
 800edc2:	fa1f fb87 	uxth.w	fp, r7
 800edc6:	b29b      	uxth	r3, r3
 800edc8:	fb0a 330b 	mla	r3, sl, fp, r3
 800edcc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800edd0:	f8d9 7000 	ldr.w	r7, [r9]
 800edd4:	4463      	add	r3, ip
 800edd6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800edda:	fb0a c70b 	mla	r7, sl, fp, ip
 800edde:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ede2:	b29b      	uxth	r3, r3
 800ede4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ede8:	4572      	cmp	r2, lr
 800edea:	f849 3b04 	str.w	r3, [r9], #4
 800edee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800edf2:	d8e2      	bhi.n	800edba <__multiply+0xb2>
 800edf4:	9b01      	ldr	r3, [sp, #4]
 800edf6:	f845 c003 	str.w	ip, [r5, r3]
 800edfa:	9b03      	ldr	r3, [sp, #12]
 800edfc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ee00:	3104      	adds	r1, #4
 800ee02:	f1b9 0f00 	cmp.w	r9, #0
 800ee06:	d021      	beq.n	800ee4c <__multiply+0x144>
 800ee08:	682b      	ldr	r3, [r5, #0]
 800ee0a:	f104 0c14 	add.w	ip, r4, #20
 800ee0e:	46ae      	mov	lr, r5
 800ee10:	f04f 0a00 	mov.w	sl, #0
 800ee14:	f8bc b000 	ldrh.w	fp, [ip]
 800ee18:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ee1c:	fb09 770b 	mla	r7, r9, fp, r7
 800ee20:	4457      	add	r7, sl
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ee28:	f84e 3b04 	str.w	r3, [lr], #4
 800ee2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ee30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee34:	f8be 3000 	ldrh.w	r3, [lr]
 800ee38:	fb09 330a 	mla	r3, r9, sl, r3
 800ee3c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ee40:	4562      	cmp	r2, ip
 800ee42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee46:	d8e5      	bhi.n	800ee14 <__multiply+0x10c>
 800ee48:	9f01      	ldr	r7, [sp, #4]
 800ee4a:	51eb      	str	r3, [r5, r7]
 800ee4c:	3504      	adds	r5, #4
 800ee4e:	e799      	b.n	800ed84 <__multiply+0x7c>
 800ee50:	3e01      	subs	r6, #1
 800ee52:	e79b      	b.n	800ed8c <__multiply+0x84>
 800ee54:	08010fc1 	.word	0x08010fc1
 800ee58:	08011032 	.word	0x08011032

0800ee5c <__pow5mult>:
 800ee5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee60:	4615      	mov	r5, r2
 800ee62:	f012 0203 	ands.w	r2, r2, #3
 800ee66:	4607      	mov	r7, r0
 800ee68:	460e      	mov	r6, r1
 800ee6a:	d007      	beq.n	800ee7c <__pow5mult+0x20>
 800ee6c:	4c25      	ldr	r4, [pc, #148]	@ (800ef04 <__pow5mult+0xa8>)
 800ee6e:	3a01      	subs	r2, #1
 800ee70:	2300      	movs	r3, #0
 800ee72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ee76:	f7ff fe55 	bl	800eb24 <__multadd>
 800ee7a:	4606      	mov	r6, r0
 800ee7c:	10ad      	asrs	r5, r5, #2
 800ee7e:	d03d      	beq.n	800eefc <__pow5mult+0xa0>
 800ee80:	69fc      	ldr	r4, [r7, #28]
 800ee82:	b97c      	cbnz	r4, 800eea4 <__pow5mult+0x48>
 800ee84:	2010      	movs	r0, #16
 800ee86:	f7ff fd23 	bl	800e8d0 <malloc>
 800ee8a:	4602      	mov	r2, r0
 800ee8c:	61f8      	str	r0, [r7, #28]
 800ee8e:	b928      	cbnz	r0, 800ee9c <__pow5mult+0x40>
 800ee90:	4b1d      	ldr	r3, [pc, #116]	@ (800ef08 <__pow5mult+0xac>)
 800ee92:	481e      	ldr	r0, [pc, #120]	@ (800ef0c <__pow5mult+0xb0>)
 800ee94:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ee98:	f7fc fd86 	bl	800b9a8 <__assert_func>
 800ee9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eea0:	6004      	str	r4, [r0, #0]
 800eea2:	60c4      	str	r4, [r0, #12]
 800eea4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800eea8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eeac:	b94c      	cbnz	r4, 800eec2 <__pow5mult+0x66>
 800eeae:	f240 2171 	movw	r1, #625	@ 0x271
 800eeb2:	4638      	mov	r0, r7
 800eeb4:	f7ff ff12 	bl	800ecdc <__i2b>
 800eeb8:	2300      	movs	r3, #0
 800eeba:	f8c8 0008 	str.w	r0, [r8, #8]
 800eebe:	4604      	mov	r4, r0
 800eec0:	6003      	str	r3, [r0, #0]
 800eec2:	f04f 0900 	mov.w	r9, #0
 800eec6:	07eb      	lsls	r3, r5, #31
 800eec8:	d50a      	bpl.n	800eee0 <__pow5mult+0x84>
 800eeca:	4631      	mov	r1, r6
 800eecc:	4622      	mov	r2, r4
 800eece:	4638      	mov	r0, r7
 800eed0:	f7ff ff1a 	bl	800ed08 <__multiply>
 800eed4:	4631      	mov	r1, r6
 800eed6:	4680      	mov	r8, r0
 800eed8:	4638      	mov	r0, r7
 800eeda:	f7ff fe01 	bl	800eae0 <_Bfree>
 800eede:	4646      	mov	r6, r8
 800eee0:	106d      	asrs	r5, r5, #1
 800eee2:	d00b      	beq.n	800eefc <__pow5mult+0xa0>
 800eee4:	6820      	ldr	r0, [r4, #0]
 800eee6:	b938      	cbnz	r0, 800eef8 <__pow5mult+0x9c>
 800eee8:	4622      	mov	r2, r4
 800eeea:	4621      	mov	r1, r4
 800eeec:	4638      	mov	r0, r7
 800eeee:	f7ff ff0b 	bl	800ed08 <__multiply>
 800eef2:	6020      	str	r0, [r4, #0]
 800eef4:	f8c0 9000 	str.w	r9, [r0]
 800eef8:	4604      	mov	r4, r0
 800eefa:	e7e4      	b.n	800eec6 <__pow5mult+0x6a>
 800eefc:	4630      	mov	r0, r6
 800eefe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef02:	bf00      	nop
 800ef04:	0801108c 	.word	0x0801108c
 800ef08:	08010f52 	.word	0x08010f52
 800ef0c:	08011032 	.word	0x08011032

0800ef10 <__lshift>:
 800ef10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef14:	460c      	mov	r4, r1
 800ef16:	6849      	ldr	r1, [r1, #4]
 800ef18:	6923      	ldr	r3, [r4, #16]
 800ef1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ef1e:	68a3      	ldr	r3, [r4, #8]
 800ef20:	4607      	mov	r7, r0
 800ef22:	4691      	mov	r9, r2
 800ef24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ef28:	f108 0601 	add.w	r6, r8, #1
 800ef2c:	42b3      	cmp	r3, r6
 800ef2e:	db0b      	blt.n	800ef48 <__lshift+0x38>
 800ef30:	4638      	mov	r0, r7
 800ef32:	f7ff fd95 	bl	800ea60 <_Balloc>
 800ef36:	4605      	mov	r5, r0
 800ef38:	b948      	cbnz	r0, 800ef4e <__lshift+0x3e>
 800ef3a:	4602      	mov	r2, r0
 800ef3c:	4b28      	ldr	r3, [pc, #160]	@ (800efe0 <__lshift+0xd0>)
 800ef3e:	4829      	ldr	r0, [pc, #164]	@ (800efe4 <__lshift+0xd4>)
 800ef40:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ef44:	f7fc fd30 	bl	800b9a8 <__assert_func>
 800ef48:	3101      	adds	r1, #1
 800ef4a:	005b      	lsls	r3, r3, #1
 800ef4c:	e7ee      	b.n	800ef2c <__lshift+0x1c>
 800ef4e:	2300      	movs	r3, #0
 800ef50:	f100 0114 	add.w	r1, r0, #20
 800ef54:	f100 0210 	add.w	r2, r0, #16
 800ef58:	4618      	mov	r0, r3
 800ef5a:	4553      	cmp	r3, sl
 800ef5c:	db33      	blt.n	800efc6 <__lshift+0xb6>
 800ef5e:	6920      	ldr	r0, [r4, #16]
 800ef60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ef64:	f104 0314 	add.w	r3, r4, #20
 800ef68:	f019 091f 	ands.w	r9, r9, #31
 800ef6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ef70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ef74:	d02b      	beq.n	800efce <__lshift+0xbe>
 800ef76:	f1c9 0e20 	rsb	lr, r9, #32
 800ef7a:	468a      	mov	sl, r1
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	6818      	ldr	r0, [r3, #0]
 800ef80:	fa00 f009 	lsl.w	r0, r0, r9
 800ef84:	4310      	orrs	r0, r2
 800ef86:	f84a 0b04 	str.w	r0, [sl], #4
 800ef8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef8e:	459c      	cmp	ip, r3
 800ef90:	fa22 f20e 	lsr.w	r2, r2, lr
 800ef94:	d8f3      	bhi.n	800ef7e <__lshift+0x6e>
 800ef96:	ebac 0304 	sub.w	r3, ip, r4
 800ef9a:	3b15      	subs	r3, #21
 800ef9c:	f023 0303 	bic.w	r3, r3, #3
 800efa0:	3304      	adds	r3, #4
 800efa2:	f104 0015 	add.w	r0, r4, #21
 800efa6:	4584      	cmp	ip, r0
 800efa8:	bf38      	it	cc
 800efaa:	2304      	movcc	r3, #4
 800efac:	50ca      	str	r2, [r1, r3]
 800efae:	b10a      	cbz	r2, 800efb4 <__lshift+0xa4>
 800efb0:	f108 0602 	add.w	r6, r8, #2
 800efb4:	3e01      	subs	r6, #1
 800efb6:	4638      	mov	r0, r7
 800efb8:	612e      	str	r6, [r5, #16]
 800efba:	4621      	mov	r1, r4
 800efbc:	f7ff fd90 	bl	800eae0 <_Bfree>
 800efc0:	4628      	mov	r0, r5
 800efc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efc6:	f842 0f04 	str.w	r0, [r2, #4]!
 800efca:	3301      	adds	r3, #1
 800efcc:	e7c5      	b.n	800ef5a <__lshift+0x4a>
 800efce:	3904      	subs	r1, #4
 800efd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800efd4:	f841 2f04 	str.w	r2, [r1, #4]!
 800efd8:	459c      	cmp	ip, r3
 800efda:	d8f9      	bhi.n	800efd0 <__lshift+0xc0>
 800efdc:	e7ea      	b.n	800efb4 <__lshift+0xa4>
 800efde:	bf00      	nop
 800efe0:	08010fc1 	.word	0x08010fc1
 800efe4:	08011032 	.word	0x08011032

0800efe8 <__mcmp>:
 800efe8:	690a      	ldr	r2, [r1, #16]
 800efea:	4603      	mov	r3, r0
 800efec:	6900      	ldr	r0, [r0, #16]
 800efee:	1a80      	subs	r0, r0, r2
 800eff0:	b530      	push	{r4, r5, lr}
 800eff2:	d10e      	bne.n	800f012 <__mcmp+0x2a>
 800eff4:	3314      	adds	r3, #20
 800eff6:	3114      	adds	r1, #20
 800eff8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800effc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f000:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f004:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f008:	4295      	cmp	r5, r2
 800f00a:	d003      	beq.n	800f014 <__mcmp+0x2c>
 800f00c:	d205      	bcs.n	800f01a <__mcmp+0x32>
 800f00e:	f04f 30ff 	mov.w	r0, #4294967295
 800f012:	bd30      	pop	{r4, r5, pc}
 800f014:	42a3      	cmp	r3, r4
 800f016:	d3f3      	bcc.n	800f000 <__mcmp+0x18>
 800f018:	e7fb      	b.n	800f012 <__mcmp+0x2a>
 800f01a:	2001      	movs	r0, #1
 800f01c:	e7f9      	b.n	800f012 <__mcmp+0x2a>
	...

0800f020 <__mdiff>:
 800f020:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f024:	4689      	mov	r9, r1
 800f026:	4606      	mov	r6, r0
 800f028:	4611      	mov	r1, r2
 800f02a:	4648      	mov	r0, r9
 800f02c:	4614      	mov	r4, r2
 800f02e:	f7ff ffdb 	bl	800efe8 <__mcmp>
 800f032:	1e05      	subs	r5, r0, #0
 800f034:	d112      	bne.n	800f05c <__mdiff+0x3c>
 800f036:	4629      	mov	r1, r5
 800f038:	4630      	mov	r0, r6
 800f03a:	f7ff fd11 	bl	800ea60 <_Balloc>
 800f03e:	4602      	mov	r2, r0
 800f040:	b928      	cbnz	r0, 800f04e <__mdiff+0x2e>
 800f042:	4b3f      	ldr	r3, [pc, #252]	@ (800f140 <__mdiff+0x120>)
 800f044:	f240 2137 	movw	r1, #567	@ 0x237
 800f048:	483e      	ldr	r0, [pc, #248]	@ (800f144 <__mdiff+0x124>)
 800f04a:	f7fc fcad 	bl	800b9a8 <__assert_func>
 800f04e:	2301      	movs	r3, #1
 800f050:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f054:	4610      	mov	r0, r2
 800f056:	b003      	add	sp, #12
 800f058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f05c:	bfbc      	itt	lt
 800f05e:	464b      	movlt	r3, r9
 800f060:	46a1      	movlt	r9, r4
 800f062:	4630      	mov	r0, r6
 800f064:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f068:	bfba      	itte	lt
 800f06a:	461c      	movlt	r4, r3
 800f06c:	2501      	movlt	r5, #1
 800f06e:	2500      	movge	r5, #0
 800f070:	f7ff fcf6 	bl	800ea60 <_Balloc>
 800f074:	4602      	mov	r2, r0
 800f076:	b918      	cbnz	r0, 800f080 <__mdiff+0x60>
 800f078:	4b31      	ldr	r3, [pc, #196]	@ (800f140 <__mdiff+0x120>)
 800f07a:	f240 2145 	movw	r1, #581	@ 0x245
 800f07e:	e7e3      	b.n	800f048 <__mdiff+0x28>
 800f080:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f084:	6926      	ldr	r6, [r4, #16]
 800f086:	60c5      	str	r5, [r0, #12]
 800f088:	f109 0310 	add.w	r3, r9, #16
 800f08c:	f109 0514 	add.w	r5, r9, #20
 800f090:	f104 0e14 	add.w	lr, r4, #20
 800f094:	f100 0b14 	add.w	fp, r0, #20
 800f098:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f09c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f0a0:	9301      	str	r3, [sp, #4]
 800f0a2:	46d9      	mov	r9, fp
 800f0a4:	f04f 0c00 	mov.w	ip, #0
 800f0a8:	9b01      	ldr	r3, [sp, #4]
 800f0aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f0ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f0b2:	9301      	str	r3, [sp, #4]
 800f0b4:	fa1f f38a 	uxth.w	r3, sl
 800f0b8:	4619      	mov	r1, r3
 800f0ba:	b283      	uxth	r3, r0
 800f0bc:	1acb      	subs	r3, r1, r3
 800f0be:	0c00      	lsrs	r0, r0, #16
 800f0c0:	4463      	add	r3, ip
 800f0c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f0c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f0ca:	b29b      	uxth	r3, r3
 800f0cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f0d0:	4576      	cmp	r6, lr
 800f0d2:	f849 3b04 	str.w	r3, [r9], #4
 800f0d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f0da:	d8e5      	bhi.n	800f0a8 <__mdiff+0x88>
 800f0dc:	1b33      	subs	r3, r6, r4
 800f0de:	3b15      	subs	r3, #21
 800f0e0:	f023 0303 	bic.w	r3, r3, #3
 800f0e4:	3415      	adds	r4, #21
 800f0e6:	3304      	adds	r3, #4
 800f0e8:	42a6      	cmp	r6, r4
 800f0ea:	bf38      	it	cc
 800f0ec:	2304      	movcc	r3, #4
 800f0ee:	441d      	add	r5, r3
 800f0f0:	445b      	add	r3, fp
 800f0f2:	461e      	mov	r6, r3
 800f0f4:	462c      	mov	r4, r5
 800f0f6:	4544      	cmp	r4, r8
 800f0f8:	d30e      	bcc.n	800f118 <__mdiff+0xf8>
 800f0fa:	f108 0103 	add.w	r1, r8, #3
 800f0fe:	1b49      	subs	r1, r1, r5
 800f100:	f021 0103 	bic.w	r1, r1, #3
 800f104:	3d03      	subs	r5, #3
 800f106:	45a8      	cmp	r8, r5
 800f108:	bf38      	it	cc
 800f10a:	2100      	movcc	r1, #0
 800f10c:	440b      	add	r3, r1
 800f10e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f112:	b191      	cbz	r1, 800f13a <__mdiff+0x11a>
 800f114:	6117      	str	r7, [r2, #16]
 800f116:	e79d      	b.n	800f054 <__mdiff+0x34>
 800f118:	f854 1b04 	ldr.w	r1, [r4], #4
 800f11c:	46e6      	mov	lr, ip
 800f11e:	0c08      	lsrs	r0, r1, #16
 800f120:	fa1c fc81 	uxtah	ip, ip, r1
 800f124:	4471      	add	r1, lr
 800f126:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f12a:	b289      	uxth	r1, r1
 800f12c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f130:	f846 1b04 	str.w	r1, [r6], #4
 800f134:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f138:	e7dd      	b.n	800f0f6 <__mdiff+0xd6>
 800f13a:	3f01      	subs	r7, #1
 800f13c:	e7e7      	b.n	800f10e <__mdiff+0xee>
 800f13e:	bf00      	nop
 800f140:	08010fc1 	.word	0x08010fc1
 800f144:	08011032 	.word	0x08011032

0800f148 <__ulp>:
 800f148:	b082      	sub	sp, #8
 800f14a:	ed8d 0b00 	vstr	d0, [sp]
 800f14e:	9a01      	ldr	r2, [sp, #4]
 800f150:	4b0f      	ldr	r3, [pc, #60]	@ (800f190 <__ulp+0x48>)
 800f152:	4013      	ands	r3, r2
 800f154:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f158:	2b00      	cmp	r3, #0
 800f15a:	dc08      	bgt.n	800f16e <__ulp+0x26>
 800f15c:	425b      	negs	r3, r3
 800f15e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f162:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f166:	da04      	bge.n	800f172 <__ulp+0x2a>
 800f168:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f16c:	4113      	asrs	r3, r2
 800f16e:	2200      	movs	r2, #0
 800f170:	e008      	b.n	800f184 <__ulp+0x3c>
 800f172:	f1a2 0314 	sub.w	r3, r2, #20
 800f176:	2b1e      	cmp	r3, #30
 800f178:	bfda      	itte	le
 800f17a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f17e:	40da      	lsrle	r2, r3
 800f180:	2201      	movgt	r2, #1
 800f182:	2300      	movs	r3, #0
 800f184:	4619      	mov	r1, r3
 800f186:	4610      	mov	r0, r2
 800f188:	ec41 0b10 	vmov	d0, r0, r1
 800f18c:	b002      	add	sp, #8
 800f18e:	4770      	bx	lr
 800f190:	7ff00000 	.word	0x7ff00000

0800f194 <__b2d>:
 800f194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f198:	6906      	ldr	r6, [r0, #16]
 800f19a:	f100 0814 	add.w	r8, r0, #20
 800f19e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f1a2:	1f37      	subs	r7, r6, #4
 800f1a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f1a8:	4610      	mov	r0, r2
 800f1aa:	f7ff fd4b 	bl	800ec44 <__hi0bits>
 800f1ae:	f1c0 0320 	rsb	r3, r0, #32
 800f1b2:	280a      	cmp	r0, #10
 800f1b4:	600b      	str	r3, [r1, #0]
 800f1b6:	491b      	ldr	r1, [pc, #108]	@ (800f224 <__b2d+0x90>)
 800f1b8:	dc15      	bgt.n	800f1e6 <__b2d+0x52>
 800f1ba:	f1c0 0c0b 	rsb	ip, r0, #11
 800f1be:	fa22 f30c 	lsr.w	r3, r2, ip
 800f1c2:	45b8      	cmp	r8, r7
 800f1c4:	ea43 0501 	orr.w	r5, r3, r1
 800f1c8:	bf34      	ite	cc
 800f1ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f1ce:	2300      	movcs	r3, #0
 800f1d0:	3015      	adds	r0, #21
 800f1d2:	fa02 f000 	lsl.w	r0, r2, r0
 800f1d6:	fa23 f30c 	lsr.w	r3, r3, ip
 800f1da:	4303      	orrs	r3, r0
 800f1dc:	461c      	mov	r4, r3
 800f1de:	ec45 4b10 	vmov	d0, r4, r5
 800f1e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1e6:	45b8      	cmp	r8, r7
 800f1e8:	bf3a      	itte	cc
 800f1ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f1ee:	f1a6 0708 	subcc.w	r7, r6, #8
 800f1f2:	2300      	movcs	r3, #0
 800f1f4:	380b      	subs	r0, #11
 800f1f6:	d012      	beq.n	800f21e <__b2d+0x8a>
 800f1f8:	f1c0 0120 	rsb	r1, r0, #32
 800f1fc:	fa23 f401 	lsr.w	r4, r3, r1
 800f200:	4082      	lsls	r2, r0
 800f202:	4322      	orrs	r2, r4
 800f204:	4547      	cmp	r7, r8
 800f206:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f20a:	bf8c      	ite	hi
 800f20c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f210:	2200      	movls	r2, #0
 800f212:	4083      	lsls	r3, r0
 800f214:	40ca      	lsrs	r2, r1
 800f216:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f21a:	4313      	orrs	r3, r2
 800f21c:	e7de      	b.n	800f1dc <__b2d+0x48>
 800f21e:	ea42 0501 	orr.w	r5, r2, r1
 800f222:	e7db      	b.n	800f1dc <__b2d+0x48>
 800f224:	3ff00000 	.word	0x3ff00000

0800f228 <__d2b>:
 800f228:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f22c:	460f      	mov	r7, r1
 800f22e:	2101      	movs	r1, #1
 800f230:	ec59 8b10 	vmov	r8, r9, d0
 800f234:	4616      	mov	r6, r2
 800f236:	f7ff fc13 	bl	800ea60 <_Balloc>
 800f23a:	4604      	mov	r4, r0
 800f23c:	b930      	cbnz	r0, 800f24c <__d2b+0x24>
 800f23e:	4602      	mov	r2, r0
 800f240:	4b23      	ldr	r3, [pc, #140]	@ (800f2d0 <__d2b+0xa8>)
 800f242:	4824      	ldr	r0, [pc, #144]	@ (800f2d4 <__d2b+0xac>)
 800f244:	f240 310f 	movw	r1, #783	@ 0x30f
 800f248:	f7fc fbae 	bl	800b9a8 <__assert_func>
 800f24c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f250:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f254:	b10d      	cbz	r5, 800f25a <__d2b+0x32>
 800f256:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f25a:	9301      	str	r3, [sp, #4]
 800f25c:	f1b8 0300 	subs.w	r3, r8, #0
 800f260:	d023      	beq.n	800f2aa <__d2b+0x82>
 800f262:	4668      	mov	r0, sp
 800f264:	9300      	str	r3, [sp, #0]
 800f266:	f7ff fd0c 	bl	800ec82 <__lo0bits>
 800f26a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f26e:	b1d0      	cbz	r0, 800f2a6 <__d2b+0x7e>
 800f270:	f1c0 0320 	rsb	r3, r0, #32
 800f274:	fa02 f303 	lsl.w	r3, r2, r3
 800f278:	430b      	orrs	r3, r1
 800f27a:	40c2      	lsrs	r2, r0
 800f27c:	6163      	str	r3, [r4, #20]
 800f27e:	9201      	str	r2, [sp, #4]
 800f280:	9b01      	ldr	r3, [sp, #4]
 800f282:	61a3      	str	r3, [r4, #24]
 800f284:	2b00      	cmp	r3, #0
 800f286:	bf0c      	ite	eq
 800f288:	2201      	moveq	r2, #1
 800f28a:	2202      	movne	r2, #2
 800f28c:	6122      	str	r2, [r4, #16]
 800f28e:	b1a5      	cbz	r5, 800f2ba <__d2b+0x92>
 800f290:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f294:	4405      	add	r5, r0
 800f296:	603d      	str	r5, [r7, #0]
 800f298:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f29c:	6030      	str	r0, [r6, #0]
 800f29e:	4620      	mov	r0, r4
 800f2a0:	b003      	add	sp, #12
 800f2a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2a6:	6161      	str	r1, [r4, #20]
 800f2a8:	e7ea      	b.n	800f280 <__d2b+0x58>
 800f2aa:	a801      	add	r0, sp, #4
 800f2ac:	f7ff fce9 	bl	800ec82 <__lo0bits>
 800f2b0:	9b01      	ldr	r3, [sp, #4]
 800f2b2:	6163      	str	r3, [r4, #20]
 800f2b4:	3020      	adds	r0, #32
 800f2b6:	2201      	movs	r2, #1
 800f2b8:	e7e8      	b.n	800f28c <__d2b+0x64>
 800f2ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f2be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f2c2:	6038      	str	r0, [r7, #0]
 800f2c4:	6918      	ldr	r0, [r3, #16]
 800f2c6:	f7ff fcbd 	bl	800ec44 <__hi0bits>
 800f2ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f2ce:	e7e5      	b.n	800f29c <__d2b+0x74>
 800f2d0:	08010fc1 	.word	0x08010fc1
 800f2d4:	08011032 	.word	0x08011032

0800f2d8 <__ratio>:
 800f2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2dc:	b085      	sub	sp, #20
 800f2de:	e9cd 1000 	strd	r1, r0, [sp]
 800f2e2:	a902      	add	r1, sp, #8
 800f2e4:	f7ff ff56 	bl	800f194 <__b2d>
 800f2e8:	9800      	ldr	r0, [sp, #0]
 800f2ea:	a903      	add	r1, sp, #12
 800f2ec:	ec55 4b10 	vmov	r4, r5, d0
 800f2f0:	f7ff ff50 	bl	800f194 <__b2d>
 800f2f4:	9b01      	ldr	r3, [sp, #4]
 800f2f6:	6919      	ldr	r1, [r3, #16]
 800f2f8:	9b00      	ldr	r3, [sp, #0]
 800f2fa:	691b      	ldr	r3, [r3, #16]
 800f2fc:	1ac9      	subs	r1, r1, r3
 800f2fe:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f302:	1a9b      	subs	r3, r3, r2
 800f304:	ec5b ab10 	vmov	sl, fp, d0
 800f308:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	bfce      	itee	gt
 800f310:	462a      	movgt	r2, r5
 800f312:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f316:	465a      	movle	r2, fp
 800f318:	462f      	mov	r7, r5
 800f31a:	46d9      	mov	r9, fp
 800f31c:	bfcc      	ite	gt
 800f31e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f322:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f326:	464b      	mov	r3, r9
 800f328:	4652      	mov	r2, sl
 800f32a:	4620      	mov	r0, r4
 800f32c:	4639      	mov	r1, r7
 800f32e:	f7f1 fac5 	bl	80008bc <__aeabi_ddiv>
 800f332:	ec41 0b10 	vmov	d0, r0, r1
 800f336:	b005      	add	sp, #20
 800f338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f33c <__copybits>:
 800f33c:	3901      	subs	r1, #1
 800f33e:	b570      	push	{r4, r5, r6, lr}
 800f340:	1149      	asrs	r1, r1, #5
 800f342:	6914      	ldr	r4, [r2, #16]
 800f344:	3101      	adds	r1, #1
 800f346:	f102 0314 	add.w	r3, r2, #20
 800f34a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f34e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f352:	1f05      	subs	r5, r0, #4
 800f354:	42a3      	cmp	r3, r4
 800f356:	d30c      	bcc.n	800f372 <__copybits+0x36>
 800f358:	1aa3      	subs	r3, r4, r2
 800f35a:	3b11      	subs	r3, #17
 800f35c:	f023 0303 	bic.w	r3, r3, #3
 800f360:	3211      	adds	r2, #17
 800f362:	42a2      	cmp	r2, r4
 800f364:	bf88      	it	hi
 800f366:	2300      	movhi	r3, #0
 800f368:	4418      	add	r0, r3
 800f36a:	2300      	movs	r3, #0
 800f36c:	4288      	cmp	r0, r1
 800f36e:	d305      	bcc.n	800f37c <__copybits+0x40>
 800f370:	bd70      	pop	{r4, r5, r6, pc}
 800f372:	f853 6b04 	ldr.w	r6, [r3], #4
 800f376:	f845 6f04 	str.w	r6, [r5, #4]!
 800f37a:	e7eb      	b.n	800f354 <__copybits+0x18>
 800f37c:	f840 3b04 	str.w	r3, [r0], #4
 800f380:	e7f4      	b.n	800f36c <__copybits+0x30>

0800f382 <__any_on>:
 800f382:	f100 0214 	add.w	r2, r0, #20
 800f386:	6900      	ldr	r0, [r0, #16]
 800f388:	114b      	asrs	r3, r1, #5
 800f38a:	4298      	cmp	r0, r3
 800f38c:	b510      	push	{r4, lr}
 800f38e:	db11      	blt.n	800f3b4 <__any_on+0x32>
 800f390:	dd0a      	ble.n	800f3a8 <__any_on+0x26>
 800f392:	f011 011f 	ands.w	r1, r1, #31
 800f396:	d007      	beq.n	800f3a8 <__any_on+0x26>
 800f398:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f39c:	fa24 f001 	lsr.w	r0, r4, r1
 800f3a0:	fa00 f101 	lsl.w	r1, r0, r1
 800f3a4:	428c      	cmp	r4, r1
 800f3a6:	d10b      	bne.n	800f3c0 <__any_on+0x3e>
 800f3a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f3ac:	4293      	cmp	r3, r2
 800f3ae:	d803      	bhi.n	800f3b8 <__any_on+0x36>
 800f3b0:	2000      	movs	r0, #0
 800f3b2:	bd10      	pop	{r4, pc}
 800f3b4:	4603      	mov	r3, r0
 800f3b6:	e7f7      	b.n	800f3a8 <__any_on+0x26>
 800f3b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f3bc:	2900      	cmp	r1, #0
 800f3be:	d0f5      	beq.n	800f3ac <__any_on+0x2a>
 800f3c0:	2001      	movs	r0, #1
 800f3c2:	e7f6      	b.n	800f3b2 <__any_on+0x30>

0800f3c4 <__ascii_wctomb>:
 800f3c4:	4603      	mov	r3, r0
 800f3c6:	4608      	mov	r0, r1
 800f3c8:	b141      	cbz	r1, 800f3dc <__ascii_wctomb+0x18>
 800f3ca:	2aff      	cmp	r2, #255	@ 0xff
 800f3cc:	d904      	bls.n	800f3d8 <__ascii_wctomb+0x14>
 800f3ce:	228a      	movs	r2, #138	@ 0x8a
 800f3d0:	601a      	str	r2, [r3, #0]
 800f3d2:	f04f 30ff 	mov.w	r0, #4294967295
 800f3d6:	4770      	bx	lr
 800f3d8:	700a      	strb	r2, [r1, #0]
 800f3da:	2001      	movs	r0, #1
 800f3dc:	4770      	bx	lr

0800f3de <__ssputs_r>:
 800f3de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3e2:	688e      	ldr	r6, [r1, #8]
 800f3e4:	461f      	mov	r7, r3
 800f3e6:	42be      	cmp	r6, r7
 800f3e8:	680b      	ldr	r3, [r1, #0]
 800f3ea:	4682      	mov	sl, r0
 800f3ec:	460c      	mov	r4, r1
 800f3ee:	4690      	mov	r8, r2
 800f3f0:	d82d      	bhi.n	800f44e <__ssputs_r+0x70>
 800f3f2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f3f6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f3fa:	d026      	beq.n	800f44a <__ssputs_r+0x6c>
 800f3fc:	6965      	ldr	r5, [r4, #20]
 800f3fe:	6909      	ldr	r1, [r1, #16]
 800f400:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f404:	eba3 0901 	sub.w	r9, r3, r1
 800f408:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f40c:	1c7b      	adds	r3, r7, #1
 800f40e:	444b      	add	r3, r9
 800f410:	106d      	asrs	r5, r5, #1
 800f412:	429d      	cmp	r5, r3
 800f414:	bf38      	it	cc
 800f416:	461d      	movcc	r5, r3
 800f418:	0553      	lsls	r3, r2, #21
 800f41a:	d527      	bpl.n	800f46c <__ssputs_r+0x8e>
 800f41c:	4629      	mov	r1, r5
 800f41e:	f7ff fa81 	bl	800e924 <_malloc_r>
 800f422:	4606      	mov	r6, r0
 800f424:	b360      	cbz	r0, 800f480 <__ssputs_r+0xa2>
 800f426:	6921      	ldr	r1, [r4, #16]
 800f428:	464a      	mov	r2, r9
 800f42a:	f7fe f85a 	bl	800d4e2 <memcpy>
 800f42e:	89a3      	ldrh	r3, [r4, #12]
 800f430:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f438:	81a3      	strh	r3, [r4, #12]
 800f43a:	6126      	str	r6, [r4, #16]
 800f43c:	6165      	str	r5, [r4, #20]
 800f43e:	444e      	add	r6, r9
 800f440:	eba5 0509 	sub.w	r5, r5, r9
 800f444:	6026      	str	r6, [r4, #0]
 800f446:	60a5      	str	r5, [r4, #8]
 800f448:	463e      	mov	r6, r7
 800f44a:	42be      	cmp	r6, r7
 800f44c:	d900      	bls.n	800f450 <__ssputs_r+0x72>
 800f44e:	463e      	mov	r6, r7
 800f450:	6820      	ldr	r0, [r4, #0]
 800f452:	4632      	mov	r2, r6
 800f454:	4641      	mov	r1, r8
 800f456:	f000 fb9b 	bl	800fb90 <memmove>
 800f45a:	68a3      	ldr	r3, [r4, #8]
 800f45c:	1b9b      	subs	r3, r3, r6
 800f45e:	60a3      	str	r3, [r4, #8]
 800f460:	6823      	ldr	r3, [r4, #0]
 800f462:	4433      	add	r3, r6
 800f464:	6023      	str	r3, [r4, #0]
 800f466:	2000      	movs	r0, #0
 800f468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f46c:	462a      	mov	r2, r5
 800f46e:	f000 fc11 	bl	800fc94 <_realloc_r>
 800f472:	4606      	mov	r6, r0
 800f474:	2800      	cmp	r0, #0
 800f476:	d1e0      	bne.n	800f43a <__ssputs_r+0x5c>
 800f478:	6921      	ldr	r1, [r4, #16]
 800f47a:	4650      	mov	r0, sl
 800f47c:	f7fe fea4 	bl	800e1c8 <_free_r>
 800f480:	230c      	movs	r3, #12
 800f482:	f8ca 3000 	str.w	r3, [sl]
 800f486:	89a3      	ldrh	r3, [r4, #12]
 800f488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f48c:	81a3      	strh	r3, [r4, #12]
 800f48e:	f04f 30ff 	mov.w	r0, #4294967295
 800f492:	e7e9      	b.n	800f468 <__ssputs_r+0x8a>

0800f494 <_svfiprintf_r>:
 800f494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f498:	4698      	mov	r8, r3
 800f49a:	898b      	ldrh	r3, [r1, #12]
 800f49c:	061b      	lsls	r3, r3, #24
 800f49e:	b09d      	sub	sp, #116	@ 0x74
 800f4a0:	4607      	mov	r7, r0
 800f4a2:	460d      	mov	r5, r1
 800f4a4:	4614      	mov	r4, r2
 800f4a6:	d510      	bpl.n	800f4ca <_svfiprintf_r+0x36>
 800f4a8:	690b      	ldr	r3, [r1, #16]
 800f4aa:	b973      	cbnz	r3, 800f4ca <_svfiprintf_r+0x36>
 800f4ac:	2140      	movs	r1, #64	@ 0x40
 800f4ae:	f7ff fa39 	bl	800e924 <_malloc_r>
 800f4b2:	6028      	str	r0, [r5, #0]
 800f4b4:	6128      	str	r0, [r5, #16]
 800f4b6:	b930      	cbnz	r0, 800f4c6 <_svfiprintf_r+0x32>
 800f4b8:	230c      	movs	r3, #12
 800f4ba:	603b      	str	r3, [r7, #0]
 800f4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800f4c0:	b01d      	add	sp, #116	@ 0x74
 800f4c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4c6:	2340      	movs	r3, #64	@ 0x40
 800f4c8:	616b      	str	r3, [r5, #20]
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f4ce:	2320      	movs	r3, #32
 800f4d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f4d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f4d8:	2330      	movs	r3, #48	@ 0x30
 800f4da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f678 <_svfiprintf_r+0x1e4>
 800f4de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f4e2:	f04f 0901 	mov.w	r9, #1
 800f4e6:	4623      	mov	r3, r4
 800f4e8:	469a      	mov	sl, r3
 800f4ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f4ee:	b10a      	cbz	r2, 800f4f4 <_svfiprintf_r+0x60>
 800f4f0:	2a25      	cmp	r2, #37	@ 0x25
 800f4f2:	d1f9      	bne.n	800f4e8 <_svfiprintf_r+0x54>
 800f4f4:	ebba 0b04 	subs.w	fp, sl, r4
 800f4f8:	d00b      	beq.n	800f512 <_svfiprintf_r+0x7e>
 800f4fa:	465b      	mov	r3, fp
 800f4fc:	4622      	mov	r2, r4
 800f4fe:	4629      	mov	r1, r5
 800f500:	4638      	mov	r0, r7
 800f502:	f7ff ff6c 	bl	800f3de <__ssputs_r>
 800f506:	3001      	adds	r0, #1
 800f508:	f000 80a7 	beq.w	800f65a <_svfiprintf_r+0x1c6>
 800f50c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f50e:	445a      	add	r2, fp
 800f510:	9209      	str	r2, [sp, #36]	@ 0x24
 800f512:	f89a 3000 	ldrb.w	r3, [sl]
 800f516:	2b00      	cmp	r3, #0
 800f518:	f000 809f 	beq.w	800f65a <_svfiprintf_r+0x1c6>
 800f51c:	2300      	movs	r3, #0
 800f51e:	f04f 32ff 	mov.w	r2, #4294967295
 800f522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f526:	f10a 0a01 	add.w	sl, sl, #1
 800f52a:	9304      	str	r3, [sp, #16]
 800f52c:	9307      	str	r3, [sp, #28]
 800f52e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f532:	931a      	str	r3, [sp, #104]	@ 0x68
 800f534:	4654      	mov	r4, sl
 800f536:	2205      	movs	r2, #5
 800f538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f53c:	484e      	ldr	r0, [pc, #312]	@ (800f678 <_svfiprintf_r+0x1e4>)
 800f53e:	f7f0 fe7f 	bl	8000240 <memchr>
 800f542:	9a04      	ldr	r2, [sp, #16]
 800f544:	b9d8      	cbnz	r0, 800f57e <_svfiprintf_r+0xea>
 800f546:	06d0      	lsls	r0, r2, #27
 800f548:	bf44      	itt	mi
 800f54a:	2320      	movmi	r3, #32
 800f54c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f550:	0711      	lsls	r1, r2, #28
 800f552:	bf44      	itt	mi
 800f554:	232b      	movmi	r3, #43	@ 0x2b
 800f556:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f55a:	f89a 3000 	ldrb.w	r3, [sl]
 800f55e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f560:	d015      	beq.n	800f58e <_svfiprintf_r+0xfa>
 800f562:	9a07      	ldr	r2, [sp, #28]
 800f564:	4654      	mov	r4, sl
 800f566:	2000      	movs	r0, #0
 800f568:	f04f 0c0a 	mov.w	ip, #10
 800f56c:	4621      	mov	r1, r4
 800f56e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f572:	3b30      	subs	r3, #48	@ 0x30
 800f574:	2b09      	cmp	r3, #9
 800f576:	d94b      	bls.n	800f610 <_svfiprintf_r+0x17c>
 800f578:	b1b0      	cbz	r0, 800f5a8 <_svfiprintf_r+0x114>
 800f57a:	9207      	str	r2, [sp, #28]
 800f57c:	e014      	b.n	800f5a8 <_svfiprintf_r+0x114>
 800f57e:	eba0 0308 	sub.w	r3, r0, r8
 800f582:	fa09 f303 	lsl.w	r3, r9, r3
 800f586:	4313      	orrs	r3, r2
 800f588:	9304      	str	r3, [sp, #16]
 800f58a:	46a2      	mov	sl, r4
 800f58c:	e7d2      	b.n	800f534 <_svfiprintf_r+0xa0>
 800f58e:	9b03      	ldr	r3, [sp, #12]
 800f590:	1d19      	adds	r1, r3, #4
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	9103      	str	r1, [sp, #12]
 800f596:	2b00      	cmp	r3, #0
 800f598:	bfbb      	ittet	lt
 800f59a:	425b      	neglt	r3, r3
 800f59c:	f042 0202 	orrlt.w	r2, r2, #2
 800f5a0:	9307      	strge	r3, [sp, #28]
 800f5a2:	9307      	strlt	r3, [sp, #28]
 800f5a4:	bfb8      	it	lt
 800f5a6:	9204      	strlt	r2, [sp, #16]
 800f5a8:	7823      	ldrb	r3, [r4, #0]
 800f5aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800f5ac:	d10a      	bne.n	800f5c4 <_svfiprintf_r+0x130>
 800f5ae:	7863      	ldrb	r3, [r4, #1]
 800f5b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800f5b2:	d132      	bne.n	800f61a <_svfiprintf_r+0x186>
 800f5b4:	9b03      	ldr	r3, [sp, #12]
 800f5b6:	1d1a      	adds	r2, r3, #4
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	9203      	str	r2, [sp, #12]
 800f5bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f5c0:	3402      	adds	r4, #2
 800f5c2:	9305      	str	r3, [sp, #20]
 800f5c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f688 <_svfiprintf_r+0x1f4>
 800f5c8:	7821      	ldrb	r1, [r4, #0]
 800f5ca:	2203      	movs	r2, #3
 800f5cc:	4650      	mov	r0, sl
 800f5ce:	f7f0 fe37 	bl	8000240 <memchr>
 800f5d2:	b138      	cbz	r0, 800f5e4 <_svfiprintf_r+0x150>
 800f5d4:	9b04      	ldr	r3, [sp, #16]
 800f5d6:	eba0 000a 	sub.w	r0, r0, sl
 800f5da:	2240      	movs	r2, #64	@ 0x40
 800f5dc:	4082      	lsls	r2, r0
 800f5de:	4313      	orrs	r3, r2
 800f5e0:	3401      	adds	r4, #1
 800f5e2:	9304      	str	r3, [sp, #16]
 800f5e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5e8:	4824      	ldr	r0, [pc, #144]	@ (800f67c <_svfiprintf_r+0x1e8>)
 800f5ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f5ee:	2206      	movs	r2, #6
 800f5f0:	f7f0 fe26 	bl	8000240 <memchr>
 800f5f4:	2800      	cmp	r0, #0
 800f5f6:	d036      	beq.n	800f666 <_svfiprintf_r+0x1d2>
 800f5f8:	4b21      	ldr	r3, [pc, #132]	@ (800f680 <_svfiprintf_r+0x1ec>)
 800f5fa:	bb1b      	cbnz	r3, 800f644 <_svfiprintf_r+0x1b0>
 800f5fc:	9b03      	ldr	r3, [sp, #12]
 800f5fe:	3307      	adds	r3, #7
 800f600:	f023 0307 	bic.w	r3, r3, #7
 800f604:	3308      	adds	r3, #8
 800f606:	9303      	str	r3, [sp, #12]
 800f608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f60a:	4433      	add	r3, r6
 800f60c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f60e:	e76a      	b.n	800f4e6 <_svfiprintf_r+0x52>
 800f610:	fb0c 3202 	mla	r2, ip, r2, r3
 800f614:	460c      	mov	r4, r1
 800f616:	2001      	movs	r0, #1
 800f618:	e7a8      	b.n	800f56c <_svfiprintf_r+0xd8>
 800f61a:	2300      	movs	r3, #0
 800f61c:	3401      	adds	r4, #1
 800f61e:	9305      	str	r3, [sp, #20]
 800f620:	4619      	mov	r1, r3
 800f622:	f04f 0c0a 	mov.w	ip, #10
 800f626:	4620      	mov	r0, r4
 800f628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f62c:	3a30      	subs	r2, #48	@ 0x30
 800f62e:	2a09      	cmp	r2, #9
 800f630:	d903      	bls.n	800f63a <_svfiprintf_r+0x1a6>
 800f632:	2b00      	cmp	r3, #0
 800f634:	d0c6      	beq.n	800f5c4 <_svfiprintf_r+0x130>
 800f636:	9105      	str	r1, [sp, #20]
 800f638:	e7c4      	b.n	800f5c4 <_svfiprintf_r+0x130>
 800f63a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f63e:	4604      	mov	r4, r0
 800f640:	2301      	movs	r3, #1
 800f642:	e7f0      	b.n	800f626 <_svfiprintf_r+0x192>
 800f644:	ab03      	add	r3, sp, #12
 800f646:	9300      	str	r3, [sp, #0]
 800f648:	462a      	mov	r2, r5
 800f64a:	4b0e      	ldr	r3, [pc, #56]	@ (800f684 <_svfiprintf_r+0x1f0>)
 800f64c:	a904      	add	r1, sp, #16
 800f64e:	4638      	mov	r0, r7
 800f650:	f7fd f946 	bl	800c8e0 <_printf_float>
 800f654:	1c42      	adds	r2, r0, #1
 800f656:	4606      	mov	r6, r0
 800f658:	d1d6      	bne.n	800f608 <_svfiprintf_r+0x174>
 800f65a:	89ab      	ldrh	r3, [r5, #12]
 800f65c:	065b      	lsls	r3, r3, #25
 800f65e:	f53f af2d 	bmi.w	800f4bc <_svfiprintf_r+0x28>
 800f662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f664:	e72c      	b.n	800f4c0 <_svfiprintf_r+0x2c>
 800f666:	ab03      	add	r3, sp, #12
 800f668:	9300      	str	r3, [sp, #0]
 800f66a:	462a      	mov	r2, r5
 800f66c:	4b05      	ldr	r3, [pc, #20]	@ (800f684 <_svfiprintf_r+0x1f0>)
 800f66e:	a904      	add	r1, sp, #16
 800f670:	4638      	mov	r0, r7
 800f672:	f7fd fbcd 	bl	800ce10 <_printf_i>
 800f676:	e7ed      	b.n	800f654 <_svfiprintf_r+0x1c0>
 800f678:	08011188 	.word	0x08011188
 800f67c:	08011192 	.word	0x08011192
 800f680:	0800c8e1 	.word	0x0800c8e1
 800f684:	0800f3df 	.word	0x0800f3df
 800f688:	0801118e 	.word	0x0801118e

0800f68c <__sfputc_r>:
 800f68c:	6893      	ldr	r3, [r2, #8]
 800f68e:	3b01      	subs	r3, #1
 800f690:	2b00      	cmp	r3, #0
 800f692:	b410      	push	{r4}
 800f694:	6093      	str	r3, [r2, #8]
 800f696:	da08      	bge.n	800f6aa <__sfputc_r+0x1e>
 800f698:	6994      	ldr	r4, [r2, #24]
 800f69a:	42a3      	cmp	r3, r4
 800f69c:	db01      	blt.n	800f6a2 <__sfputc_r+0x16>
 800f69e:	290a      	cmp	r1, #10
 800f6a0:	d103      	bne.n	800f6aa <__sfputc_r+0x1e>
 800f6a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f6a6:	f000 b9df 	b.w	800fa68 <__swbuf_r>
 800f6aa:	6813      	ldr	r3, [r2, #0]
 800f6ac:	1c58      	adds	r0, r3, #1
 800f6ae:	6010      	str	r0, [r2, #0]
 800f6b0:	7019      	strb	r1, [r3, #0]
 800f6b2:	4608      	mov	r0, r1
 800f6b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f6b8:	4770      	bx	lr

0800f6ba <__sfputs_r>:
 800f6ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6bc:	4606      	mov	r6, r0
 800f6be:	460f      	mov	r7, r1
 800f6c0:	4614      	mov	r4, r2
 800f6c2:	18d5      	adds	r5, r2, r3
 800f6c4:	42ac      	cmp	r4, r5
 800f6c6:	d101      	bne.n	800f6cc <__sfputs_r+0x12>
 800f6c8:	2000      	movs	r0, #0
 800f6ca:	e007      	b.n	800f6dc <__sfputs_r+0x22>
 800f6cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6d0:	463a      	mov	r2, r7
 800f6d2:	4630      	mov	r0, r6
 800f6d4:	f7ff ffda 	bl	800f68c <__sfputc_r>
 800f6d8:	1c43      	adds	r3, r0, #1
 800f6da:	d1f3      	bne.n	800f6c4 <__sfputs_r+0xa>
 800f6dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f6e0 <_vfiprintf_r>:
 800f6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6e4:	460d      	mov	r5, r1
 800f6e6:	b09d      	sub	sp, #116	@ 0x74
 800f6e8:	4614      	mov	r4, r2
 800f6ea:	4698      	mov	r8, r3
 800f6ec:	4606      	mov	r6, r0
 800f6ee:	b118      	cbz	r0, 800f6f8 <_vfiprintf_r+0x18>
 800f6f0:	6a03      	ldr	r3, [r0, #32]
 800f6f2:	b90b      	cbnz	r3, 800f6f8 <_vfiprintf_r+0x18>
 800f6f4:	f7fd fd38 	bl	800d168 <__sinit>
 800f6f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f6fa:	07d9      	lsls	r1, r3, #31
 800f6fc:	d405      	bmi.n	800f70a <_vfiprintf_r+0x2a>
 800f6fe:	89ab      	ldrh	r3, [r5, #12]
 800f700:	059a      	lsls	r2, r3, #22
 800f702:	d402      	bmi.n	800f70a <_vfiprintf_r+0x2a>
 800f704:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f706:	f7fd fee2 	bl	800d4ce <__retarget_lock_acquire_recursive>
 800f70a:	89ab      	ldrh	r3, [r5, #12]
 800f70c:	071b      	lsls	r3, r3, #28
 800f70e:	d501      	bpl.n	800f714 <_vfiprintf_r+0x34>
 800f710:	692b      	ldr	r3, [r5, #16]
 800f712:	b99b      	cbnz	r3, 800f73c <_vfiprintf_r+0x5c>
 800f714:	4629      	mov	r1, r5
 800f716:	4630      	mov	r0, r6
 800f718:	f000 f9e4 	bl	800fae4 <__swsetup_r>
 800f71c:	b170      	cbz	r0, 800f73c <_vfiprintf_r+0x5c>
 800f71e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f720:	07dc      	lsls	r4, r3, #31
 800f722:	d504      	bpl.n	800f72e <_vfiprintf_r+0x4e>
 800f724:	f04f 30ff 	mov.w	r0, #4294967295
 800f728:	b01d      	add	sp, #116	@ 0x74
 800f72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f72e:	89ab      	ldrh	r3, [r5, #12]
 800f730:	0598      	lsls	r0, r3, #22
 800f732:	d4f7      	bmi.n	800f724 <_vfiprintf_r+0x44>
 800f734:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f736:	f7fd fecb 	bl	800d4d0 <__retarget_lock_release_recursive>
 800f73a:	e7f3      	b.n	800f724 <_vfiprintf_r+0x44>
 800f73c:	2300      	movs	r3, #0
 800f73e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f740:	2320      	movs	r3, #32
 800f742:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f746:	f8cd 800c 	str.w	r8, [sp, #12]
 800f74a:	2330      	movs	r3, #48	@ 0x30
 800f74c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f8fc <_vfiprintf_r+0x21c>
 800f750:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f754:	f04f 0901 	mov.w	r9, #1
 800f758:	4623      	mov	r3, r4
 800f75a:	469a      	mov	sl, r3
 800f75c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f760:	b10a      	cbz	r2, 800f766 <_vfiprintf_r+0x86>
 800f762:	2a25      	cmp	r2, #37	@ 0x25
 800f764:	d1f9      	bne.n	800f75a <_vfiprintf_r+0x7a>
 800f766:	ebba 0b04 	subs.w	fp, sl, r4
 800f76a:	d00b      	beq.n	800f784 <_vfiprintf_r+0xa4>
 800f76c:	465b      	mov	r3, fp
 800f76e:	4622      	mov	r2, r4
 800f770:	4629      	mov	r1, r5
 800f772:	4630      	mov	r0, r6
 800f774:	f7ff ffa1 	bl	800f6ba <__sfputs_r>
 800f778:	3001      	adds	r0, #1
 800f77a:	f000 80a7 	beq.w	800f8cc <_vfiprintf_r+0x1ec>
 800f77e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f780:	445a      	add	r2, fp
 800f782:	9209      	str	r2, [sp, #36]	@ 0x24
 800f784:	f89a 3000 	ldrb.w	r3, [sl]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	f000 809f 	beq.w	800f8cc <_vfiprintf_r+0x1ec>
 800f78e:	2300      	movs	r3, #0
 800f790:	f04f 32ff 	mov.w	r2, #4294967295
 800f794:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f798:	f10a 0a01 	add.w	sl, sl, #1
 800f79c:	9304      	str	r3, [sp, #16]
 800f79e:	9307      	str	r3, [sp, #28]
 800f7a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f7a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800f7a6:	4654      	mov	r4, sl
 800f7a8:	2205      	movs	r2, #5
 800f7aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7ae:	4853      	ldr	r0, [pc, #332]	@ (800f8fc <_vfiprintf_r+0x21c>)
 800f7b0:	f7f0 fd46 	bl	8000240 <memchr>
 800f7b4:	9a04      	ldr	r2, [sp, #16]
 800f7b6:	b9d8      	cbnz	r0, 800f7f0 <_vfiprintf_r+0x110>
 800f7b8:	06d1      	lsls	r1, r2, #27
 800f7ba:	bf44      	itt	mi
 800f7bc:	2320      	movmi	r3, #32
 800f7be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f7c2:	0713      	lsls	r3, r2, #28
 800f7c4:	bf44      	itt	mi
 800f7c6:	232b      	movmi	r3, #43	@ 0x2b
 800f7c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f7cc:	f89a 3000 	ldrb.w	r3, [sl]
 800f7d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800f7d2:	d015      	beq.n	800f800 <_vfiprintf_r+0x120>
 800f7d4:	9a07      	ldr	r2, [sp, #28]
 800f7d6:	4654      	mov	r4, sl
 800f7d8:	2000      	movs	r0, #0
 800f7da:	f04f 0c0a 	mov.w	ip, #10
 800f7de:	4621      	mov	r1, r4
 800f7e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f7e4:	3b30      	subs	r3, #48	@ 0x30
 800f7e6:	2b09      	cmp	r3, #9
 800f7e8:	d94b      	bls.n	800f882 <_vfiprintf_r+0x1a2>
 800f7ea:	b1b0      	cbz	r0, 800f81a <_vfiprintf_r+0x13a>
 800f7ec:	9207      	str	r2, [sp, #28]
 800f7ee:	e014      	b.n	800f81a <_vfiprintf_r+0x13a>
 800f7f0:	eba0 0308 	sub.w	r3, r0, r8
 800f7f4:	fa09 f303 	lsl.w	r3, r9, r3
 800f7f8:	4313      	orrs	r3, r2
 800f7fa:	9304      	str	r3, [sp, #16]
 800f7fc:	46a2      	mov	sl, r4
 800f7fe:	e7d2      	b.n	800f7a6 <_vfiprintf_r+0xc6>
 800f800:	9b03      	ldr	r3, [sp, #12]
 800f802:	1d19      	adds	r1, r3, #4
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	9103      	str	r1, [sp, #12]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	bfbb      	ittet	lt
 800f80c:	425b      	neglt	r3, r3
 800f80e:	f042 0202 	orrlt.w	r2, r2, #2
 800f812:	9307      	strge	r3, [sp, #28]
 800f814:	9307      	strlt	r3, [sp, #28]
 800f816:	bfb8      	it	lt
 800f818:	9204      	strlt	r2, [sp, #16]
 800f81a:	7823      	ldrb	r3, [r4, #0]
 800f81c:	2b2e      	cmp	r3, #46	@ 0x2e
 800f81e:	d10a      	bne.n	800f836 <_vfiprintf_r+0x156>
 800f820:	7863      	ldrb	r3, [r4, #1]
 800f822:	2b2a      	cmp	r3, #42	@ 0x2a
 800f824:	d132      	bne.n	800f88c <_vfiprintf_r+0x1ac>
 800f826:	9b03      	ldr	r3, [sp, #12]
 800f828:	1d1a      	adds	r2, r3, #4
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	9203      	str	r2, [sp, #12]
 800f82e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f832:	3402      	adds	r4, #2
 800f834:	9305      	str	r3, [sp, #20]
 800f836:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f90c <_vfiprintf_r+0x22c>
 800f83a:	7821      	ldrb	r1, [r4, #0]
 800f83c:	2203      	movs	r2, #3
 800f83e:	4650      	mov	r0, sl
 800f840:	f7f0 fcfe 	bl	8000240 <memchr>
 800f844:	b138      	cbz	r0, 800f856 <_vfiprintf_r+0x176>
 800f846:	9b04      	ldr	r3, [sp, #16]
 800f848:	eba0 000a 	sub.w	r0, r0, sl
 800f84c:	2240      	movs	r2, #64	@ 0x40
 800f84e:	4082      	lsls	r2, r0
 800f850:	4313      	orrs	r3, r2
 800f852:	3401      	adds	r4, #1
 800f854:	9304      	str	r3, [sp, #16]
 800f856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f85a:	4829      	ldr	r0, [pc, #164]	@ (800f900 <_vfiprintf_r+0x220>)
 800f85c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f860:	2206      	movs	r2, #6
 800f862:	f7f0 fced 	bl	8000240 <memchr>
 800f866:	2800      	cmp	r0, #0
 800f868:	d03f      	beq.n	800f8ea <_vfiprintf_r+0x20a>
 800f86a:	4b26      	ldr	r3, [pc, #152]	@ (800f904 <_vfiprintf_r+0x224>)
 800f86c:	bb1b      	cbnz	r3, 800f8b6 <_vfiprintf_r+0x1d6>
 800f86e:	9b03      	ldr	r3, [sp, #12]
 800f870:	3307      	adds	r3, #7
 800f872:	f023 0307 	bic.w	r3, r3, #7
 800f876:	3308      	adds	r3, #8
 800f878:	9303      	str	r3, [sp, #12]
 800f87a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f87c:	443b      	add	r3, r7
 800f87e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f880:	e76a      	b.n	800f758 <_vfiprintf_r+0x78>
 800f882:	fb0c 3202 	mla	r2, ip, r2, r3
 800f886:	460c      	mov	r4, r1
 800f888:	2001      	movs	r0, #1
 800f88a:	e7a8      	b.n	800f7de <_vfiprintf_r+0xfe>
 800f88c:	2300      	movs	r3, #0
 800f88e:	3401      	adds	r4, #1
 800f890:	9305      	str	r3, [sp, #20]
 800f892:	4619      	mov	r1, r3
 800f894:	f04f 0c0a 	mov.w	ip, #10
 800f898:	4620      	mov	r0, r4
 800f89a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f89e:	3a30      	subs	r2, #48	@ 0x30
 800f8a0:	2a09      	cmp	r2, #9
 800f8a2:	d903      	bls.n	800f8ac <_vfiprintf_r+0x1cc>
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d0c6      	beq.n	800f836 <_vfiprintf_r+0x156>
 800f8a8:	9105      	str	r1, [sp, #20]
 800f8aa:	e7c4      	b.n	800f836 <_vfiprintf_r+0x156>
 800f8ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800f8b0:	4604      	mov	r4, r0
 800f8b2:	2301      	movs	r3, #1
 800f8b4:	e7f0      	b.n	800f898 <_vfiprintf_r+0x1b8>
 800f8b6:	ab03      	add	r3, sp, #12
 800f8b8:	9300      	str	r3, [sp, #0]
 800f8ba:	462a      	mov	r2, r5
 800f8bc:	4b12      	ldr	r3, [pc, #72]	@ (800f908 <_vfiprintf_r+0x228>)
 800f8be:	a904      	add	r1, sp, #16
 800f8c0:	4630      	mov	r0, r6
 800f8c2:	f7fd f80d 	bl	800c8e0 <_printf_float>
 800f8c6:	4607      	mov	r7, r0
 800f8c8:	1c78      	adds	r0, r7, #1
 800f8ca:	d1d6      	bne.n	800f87a <_vfiprintf_r+0x19a>
 800f8cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f8ce:	07d9      	lsls	r1, r3, #31
 800f8d0:	d405      	bmi.n	800f8de <_vfiprintf_r+0x1fe>
 800f8d2:	89ab      	ldrh	r3, [r5, #12]
 800f8d4:	059a      	lsls	r2, r3, #22
 800f8d6:	d402      	bmi.n	800f8de <_vfiprintf_r+0x1fe>
 800f8d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f8da:	f7fd fdf9 	bl	800d4d0 <__retarget_lock_release_recursive>
 800f8de:	89ab      	ldrh	r3, [r5, #12]
 800f8e0:	065b      	lsls	r3, r3, #25
 800f8e2:	f53f af1f 	bmi.w	800f724 <_vfiprintf_r+0x44>
 800f8e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f8e8:	e71e      	b.n	800f728 <_vfiprintf_r+0x48>
 800f8ea:	ab03      	add	r3, sp, #12
 800f8ec:	9300      	str	r3, [sp, #0]
 800f8ee:	462a      	mov	r2, r5
 800f8f0:	4b05      	ldr	r3, [pc, #20]	@ (800f908 <_vfiprintf_r+0x228>)
 800f8f2:	a904      	add	r1, sp, #16
 800f8f4:	4630      	mov	r0, r6
 800f8f6:	f7fd fa8b 	bl	800ce10 <_printf_i>
 800f8fa:	e7e4      	b.n	800f8c6 <_vfiprintf_r+0x1e6>
 800f8fc:	08011188 	.word	0x08011188
 800f900:	08011192 	.word	0x08011192
 800f904:	0800c8e1 	.word	0x0800c8e1
 800f908:	0800f6bb 	.word	0x0800f6bb
 800f90c:	0801118e 	.word	0x0801118e

0800f910 <__sflush_r>:
 800f910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f918:	0716      	lsls	r6, r2, #28
 800f91a:	4605      	mov	r5, r0
 800f91c:	460c      	mov	r4, r1
 800f91e:	d454      	bmi.n	800f9ca <__sflush_r+0xba>
 800f920:	684b      	ldr	r3, [r1, #4]
 800f922:	2b00      	cmp	r3, #0
 800f924:	dc02      	bgt.n	800f92c <__sflush_r+0x1c>
 800f926:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f928:	2b00      	cmp	r3, #0
 800f92a:	dd48      	ble.n	800f9be <__sflush_r+0xae>
 800f92c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f92e:	2e00      	cmp	r6, #0
 800f930:	d045      	beq.n	800f9be <__sflush_r+0xae>
 800f932:	2300      	movs	r3, #0
 800f934:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f938:	682f      	ldr	r7, [r5, #0]
 800f93a:	6a21      	ldr	r1, [r4, #32]
 800f93c:	602b      	str	r3, [r5, #0]
 800f93e:	d030      	beq.n	800f9a2 <__sflush_r+0x92>
 800f940:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f942:	89a3      	ldrh	r3, [r4, #12]
 800f944:	0759      	lsls	r1, r3, #29
 800f946:	d505      	bpl.n	800f954 <__sflush_r+0x44>
 800f948:	6863      	ldr	r3, [r4, #4]
 800f94a:	1ad2      	subs	r2, r2, r3
 800f94c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f94e:	b10b      	cbz	r3, 800f954 <__sflush_r+0x44>
 800f950:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f952:	1ad2      	subs	r2, r2, r3
 800f954:	2300      	movs	r3, #0
 800f956:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f958:	6a21      	ldr	r1, [r4, #32]
 800f95a:	4628      	mov	r0, r5
 800f95c:	47b0      	blx	r6
 800f95e:	1c43      	adds	r3, r0, #1
 800f960:	89a3      	ldrh	r3, [r4, #12]
 800f962:	d106      	bne.n	800f972 <__sflush_r+0x62>
 800f964:	6829      	ldr	r1, [r5, #0]
 800f966:	291d      	cmp	r1, #29
 800f968:	d82b      	bhi.n	800f9c2 <__sflush_r+0xb2>
 800f96a:	4a2a      	ldr	r2, [pc, #168]	@ (800fa14 <__sflush_r+0x104>)
 800f96c:	410a      	asrs	r2, r1
 800f96e:	07d6      	lsls	r6, r2, #31
 800f970:	d427      	bmi.n	800f9c2 <__sflush_r+0xb2>
 800f972:	2200      	movs	r2, #0
 800f974:	6062      	str	r2, [r4, #4]
 800f976:	04d9      	lsls	r1, r3, #19
 800f978:	6922      	ldr	r2, [r4, #16]
 800f97a:	6022      	str	r2, [r4, #0]
 800f97c:	d504      	bpl.n	800f988 <__sflush_r+0x78>
 800f97e:	1c42      	adds	r2, r0, #1
 800f980:	d101      	bne.n	800f986 <__sflush_r+0x76>
 800f982:	682b      	ldr	r3, [r5, #0]
 800f984:	b903      	cbnz	r3, 800f988 <__sflush_r+0x78>
 800f986:	6560      	str	r0, [r4, #84]	@ 0x54
 800f988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f98a:	602f      	str	r7, [r5, #0]
 800f98c:	b1b9      	cbz	r1, 800f9be <__sflush_r+0xae>
 800f98e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f992:	4299      	cmp	r1, r3
 800f994:	d002      	beq.n	800f99c <__sflush_r+0x8c>
 800f996:	4628      	mov	r0, r5
 800f998:	f7fe fc16 	bl	800e1c8 <_free_r>
 800f99c:	2300      	movs	r3, #0
 800f99e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f9a0:	e00d      	b.n	800f9be <__sflush_r+0xae>
 800f9a2:	2301      	movs	r3, #1
 800f9a4:	4628      	mov	r0, r5
 800f9a6:	47b0      	blx	r6
 800f9a8:	4602      	mov	r2, r0
 800f9aa:	1c50      	adds	r0, r2, #1
 800f9ac:	d1c9      	bne.n	800f942 <__sflush_r+0x32>
 800f9ae:	682b      	ldr	r3, [r5, #0]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d0c6      	beq.n	800f942 <__sflush_r+0x32>
 800f9b4:	2b1d      	cmp	r3, #29
 800f9b6:	d001      	beq.n	800f9bc <__sflush_r+0xac>
 800f9b8:	2b16      	cmp	r3, #22
 800f9ba:	d11e      	bne.n	800f9fa <__sflush_r+0xea>
 800f9bc:	602f      	str	r7, [r5, #0]
 800f9be:	2000      	movs	r0, #0
 800f9c0:	e022      	b.n	800fa08 <__sflush_r+0xf8>
 800f9c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9c6:	b21b      	sxth	r3, r3
 800f9c8:	e01b      	b.n	800fa02 <__sflush_r+0xf2>
 800f9ca:	690f      	ldr	r7, [r1, #16]
 800f9cc:	2f00      	cmp	r7, #0
 800f9ce:	d0f6      	beq.n	800f9be <__sflush_r+0xae>
 800f9d0:	0793      	lsls	r3, r2, #30
 800f9d2:	680e      	ldr	r6, [r1, #0]
 800f9d4:	bf08      	it	eq
 800f9d6:	694b      	ldreq	r3, [r1, #20]
 800f9d8:	600f      	str	r7, [r1, #0]
 800f9da:	bf18      	it	ne
 800f9dc:	2300      	movne	r3, #0
 800f9de:	eba6 0807 	sub.w	r8, r6, r7
 800f9e2:	608b      	str	r3, [r1, #8]
 800f9e4:	f1b8 0f00 	cmp.w	r8, #0
 800f9e8:	dde9      	ble.n	800f9be <__sflush_r+0xae>
 800f9ea:	6a21      	ldr	r1, [r4, #32]
 800f9ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f9ee:	4643      	mov	r3, r8
 800f9f0:	463a      	mov	r2, r7
 800f9f2:	4628      	mov	r0, r5
 800f9f4:	47b0      	blx	r6
 800f9f6:	2800      	cmp	r0, #0
 800f9f8:	dc08      	bgt.n	800fa0c <__sflush_r+0xfc>
 800f9fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa02:	81a3      	strh	r3, [r4, #12]
 800fa04:	f04f 30ff 	mov.w	r0, #4294967295
 800fa08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa0c:	4407      	add	r7, r0
 800fa0e:	eba8 0800 	sub.w	r8, r8, r0
 800fa12:	e7e7      	b.n	800f9e4 <__sflush_r+0xd4>
 800fa14:	dfbffffe 	.word	0xdfbffffe

0800fa18 <_fflush_r>:
 800fa18:	b538      	push	{r3, r4, r5, lr}
 800fa1a:	690b      	ldr	r3, [r1, #16]
 800fa1c:	4605      	mov	r5, r0
 800fa1e:	460c      	mov	r4, r1
 800fa20:	b913      	cbnz	r3, 800fa28 <_fflush_r+0x10>
 800fa22:	2500      	movs	r5, #0
 800fa24:	4628      	mov	r0, r5
 800fa26:	bd38      	pop	{r3, r4, r5, pc}
 800fa28:	b118      	cbz	r0, 800fa32 <_fflush_r+0x1a>
 800fa2a:	6a03      	ldr	r3, [r0, #32]
 800fa2c:	b90b      	cbnz	r3, 800fa32 <_fflush_r+0x1a>
 800fa2e:	f7fd fb9b 	bl	800d168 <__sinit>
 800fa32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d0f3      	beq.n	800fa22 <_fflush_r+0xa>
 800fa3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fa3c:	07d0      	lsls	r0, r2, #31
 800fa3e:	d404      	bmi.n	800fa4a <_fflush_r+0x32>
 800fa40:	0599      	lsls	r1, r3, #22
 800fa42:	d402      	bmi.n	800fa4a <_fflush_r+0x32>
 800fa44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fa46:	f7fd fd42 	bl	800d4ce <__retarget_lock_acquire_recursive>
 800fa4a:	4628      	mov	r0, r5
 800fa4c:	4621      	mov	r1, r4
 800fa4e:	f7ff ff5f 	bl	800f910 <__sflush_r>
 800fa52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fa54:	07da      	lsls	r2, r3, #31
 800fa56:	4605      	mov	r5, r0
 800fa58:	d4e4      	bmi.n	800fa24 <_fflush_r+0xc>
 800fa5a:	89a3      	ldrh	r3, [r4, #12]
 800fa5c:	059b      	lsls	r3, r3, #22
 800fa5e:	d4e1      	bmi.n	800fa24 <_fflush_r+0xc>
 800fa60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fa62:	f7fd fd35 	bl	800d4d0 <__retarget_lock_release_recursive>
 800fa66:	e7dd      	b.n	800fa24 <_fflush_r+0xc>

0800fa68 <__swbuf_r>:
 800fa68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa6a:	460e      	mov	r6, r1
 800fa6c:	4614      	mov	r4, r2
 800fa6e:	4605      	mov	r5, r0
 800fa70:	b118      	cbz	r0, 800fa7a <__swbuf_r+0x12>
 800fa72:	6a03      	ldr	r3, [r0, #32]
 800fa74:	b90b      	cbnz	r3, 800fa7a <__swbuf_r+0x12>
 800fa76:	f7fd fb77 	bl	800d168 <__sinit>
 800fa7a:	69a3      	ldr	r3, [r4, #24]
 800fa7c:	60a3      	str	r3, [r4, #8]
 800fa7e:	89a3      	ldrh	r3, [r4, #12]
 800fa80:	071a      	lsls	r2, r3, #28
 800fa82:	d501      	bpl.n	800fa88 <__swbuf_r+0x20>
 800fa84:	6923      	ldr	r3, [r4, #16]
 800fa86:	b943      	cbnz	r3, 800fa9a <__swbuf_r+0x32>
 800fa88:	4621      	mov	r1, r4
 800fa8a:	4628      	mov	r0, r5
 800fa8c:	f000 f82a 	bl	800fae4 <__swsetup_r>
 800fa90:	b118      	cbz	r0, 800fa9a <__swbuf_r+0x32>
 800fa92:	f04f 37ff 	mov.w	r7, #4294967295
 800fa96:	4638      	mov	r0, r7
 800fa98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa9a:	6823      	ldr	r3, [r4, #0]
 800fa9c:	6922      	ldr	r2, [r4, #16]
 800fa9e:	1a98      	subs	r0, r3, r2
 800faa0:	6963      	ldr	r3, [r4, #20]
 800faa2:	b2f6      	uxtb	r6, r6
 800faa4:	4283      	cmp	r3, r0
 800faa6:	4637      	mov	r7, r6
 800faa8:	dc05      	bgt.n	800fab6 <__swbuf_r+0x4e>
 800faaa:	4621      	mov	r1, r4
 800faac:	4628      	mov	r0, r5
 800faae:	f7ff ffb3 	bl	800fa18 <_fflush_r>
 800fab2:	2800      	cmp	r0, #0
 800fab4:	d1ed      	bne.n	800fa92 <__swbuf_r+0x2a>
 800fab6:	68a3      	ldr	r3, [r4, #8]
 800fab8:	3b01      	subs	r3, #1
 800faba:	60a3      	str	r3, [r4, #8]
 800fabc:	6823      	ldr	r3, [r4, #0]
 800fabe:	1c5a      	adds	r2, r3, #1
 800fac0:	6022      	str	r2, [r4, #0]
 800fac2:	701e      	strb	r6, [r3, #0]
 800fac4:	6962      	ldr	r2, [r4, #20]
 800fac6:	1c43      	adds	r3, r0, #1
 800fac8:	429a      	cmp	r2, r3
 800faca:	d004      	beq.n	800fad6 <__swbuf_r+0x6e>
 800facc:	89a3      	ldrh	r3, [r4, #12]
 800face:	07db      	lsls	r3, r3, #31
 800fad0:	d5e1      	bpl.n	800fa96 <__swbuf_r+0x2e>
 800fad2:	2e0a      	cmp	r6, #10
 800fad4:	d1df      	bne.n	800fa96 <__swbuf_r+0x2e>
 800fad6:	4621      	mov	r1, r4
 800fad8:	4628      	mov	r0, r5
 800fada:	f7ff ff9d 	bl	800fa18 <_fflush_r>
 800fade:	2800      	cmp	r0, #0
 800fae0:	d0d9      	beq.n	800fa96 <__swbuf_r+0x2e>
 800fae2:	e7d6      	b.n	800fa92 <__swbuf_r+0x2a>

0800fae4 <__swsetup_r>:
 800fae4:	b538      	push	{r3, r4, r5, lr}
 800fae6:	4b29      	ldr	r3, [pc, #164]	@ (800fb8c <__swsetup_r+0xa8>)
 800fae8:	4605      	mov	r5, r0
 800faea:	6818      	ldr	r0, [r3, #0]
 800faec:	460c      	mov	r4, r1
 800faee:	b118      	cbz	r0, 800faf8 <__swsetup_r+0x14>
 800faf0:	6a03      	ldr	r3, [r0, #32]
 800faf2:	b90b      	cbnz	r3, 800faf8 <__swsetup_r+0x14>
 800faf4:	f7fd fb38 	bl	800d168 <__sinit>
 800faf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fafc:	0719      	lsls	r1, r3, #28
 800fafe:	d422      	bmi.n	800fb46 <__swsetup_r+0x62>
 800fb00:	06da      	lsls	r2, r3, #27
 800fb02:	d407      	bmi.n	800fb14 <__swsetup_r+0x30>
 800fb04:	2209      	movs	r2, #9
 800fb06:	602a      	str	r2, [r5, #0]
 800fb08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb0c:	81a3      	strh	r3, [r4, #12]
 800fb0e:	f04f 30ff 	mov.w	r0, #4294967295
 800fb12:	e033      	b.n	800fb7c <__swsetup_r+0x98>
 800fb14:	0758      	lsls	r0, r3, #29
 800fb16:	d512      	bpl.n	800fb3e <__swsetup_r+0x5a>
 800fb18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb1a:	b141      	cbz	r1, 800fb2e <__swsetup_r+0x4a>
 800fb1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb20:	4299      	cmp	r1, r3
 800fb22:	d002      	beq.n	800fb2a <__swsetup_r+0x46>
 800fb24:	4628      	mov	r0, r5
 800fb26:	f7fe fb4f 	bl	800e1c8 <_free_r>
 800fb2a:	2300      	movs	r3, #0
 800fb2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb2e:	89a3      	ldrh	r3, [r4, #12]
 800fb30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fb34:	81a3      	strh	r3, [r4, #12]
 800fb36:	2300      	movs	r3, #0
 800fb38:	6063      	str	r3, [r4, #4]
 800fb3a:	6923      	ldr	r3, [r4, #16]
 800fb3c:	6023      	str	r3, [r4, #0]
 800fb3e:	89a3      	ldrh	r3, [r4, #12]
 800fb40:	f043 0308 	orr.w	r3, r3, #8
 800fb44:	81a3      	strh	r3, [r4, #12]
 800fb46:	6923      	ldr	r3, [r4, #16]
 800fb48:	b94b      	cbnz	r3, 800fb5e <__swsetup_r+0x7a>
 800fb4a:	89a3      	ldrh	r3, [r4, #12]
 800fb4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fb50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fb54:	d003      	beq.n	800fb5e <__swsetup_r+0x7a>
 800fb56:	4621      	mov	r1, r4
 800fb58:	4628      	mov	r0, r5
 800fb5a:	f000 f8ef 	bl	800fd3c <__smakebuf_r>
 800fb5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb62:	f013 0201 	ands.w	r2, r3, #1
 800fb66:	d00a      	beq.n	800fb7e <__swsetup_r+0x9a>
 800fb68:	2200      	movs	r2, #0
 800fb6a:	60a2      	str	r2, [r4, #8]
 800fb6c:	6962      	ldr	r2, [r4, #20]
 800fb6e:	4252      	negs	r2, r2
 800fb70:	61a2      	str	r2, [r4, #24]
 800fb72:	6922      	ldr	r2, [r4, #16]
 800fb74:	b942      	cbnz	r2, 800fb88 <__swsetup_r+0xa4>
 800fb76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fb7a:	d1c5      	bne.n	800fb08 <__swsetup_r+0x24>
 800fb7c:	bd38      	pop	{r3, r4, r5, pc}
 800fb7e:	0799      	lsls	r1, r3, #30
 800fb80:	bf58      	it	pl
 800fb82:	6962      	ldrpl	r2, [r4, #20]
 800fb84:	60a2      	str	r2, [r4, #8]
 800fb86:	e7f4      	b.n	800fb72 <__swsetup_r+0x8e>
 800fb88:	2000      	movs	r0, #0
 800fb8a:	e7f7      	b.n	800fb7c <__swsetup_r+0x98>
 800fb8c:	200001e4 	.word	0x200001e4

0800fb90 <memmove>:
 800fb90:	4288      	cmp	r0, r1
 800fb92:	b510      	push	{r4, lr}
 800fb94:	eb01 0402 	add.w	r4, r1, r2
 800fb98:	d902      	bls.n	800fba0 <memmove+0x10>
 800fb9a:	4284      	cmp	r4, r0
 800fb9c:	4623      	mov	r3, r4
 800fb9e:	d807      	bhi.n	800fbb0 <memmove+0x20>
 800fba0:	1e43      	subs	r3, r0, #1
 800fba2:	42a1      	cmp	r1, r4
 800fba4:	d008      	beq.n	800fbb8 <memmove+0x28>
 800fba6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fbaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fbae:	e7f8      	b.n	800fba2 <memmove+0x12>
 800fbb0:	4402      	add	r2, r0
 800fbb2:	4601      	mov	r1, r0
 800fbb4:	428a      	cmp	r2, r1
 800fbb6:	d100      	bne.n	800fbba <memmove+0x2a>
 800fbb8:	bd10      	pop	{r4, pc}
 800fbba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fbbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fbc2:	e7f7      	b.n	800fbb4 <memmove+0x24>

0800fbc4 <_raise_r>:
 800fbc4:	291f      	cmp	r1, #31
 800fbc6:	b538      	push	{r3, r4, r5, lr}
 800fbc8:	4605      	mov	r5, r0
 800fbca:	460c      	mov	r4, r1
 800fbcc:	d904      	bls.n	800fbd8 <_raise_r+0x14>
 800fbce:	2316      	movs	r3, #22
 800fbd0:	6003      	str	r3, [r0, #0]
 800fbd2:	f04f 30ff 	mov.w	r0, #4294967295
 800fbd6:	bd38      	pop	{r3, r4, r5, pc}
 800fbd8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fbda:	b112      	cbz	r2, 800fbe2 <_raise_r+0x1e>
 800fbdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fbe0:	b94b      	cbnz	r3, 800fbf6 <_raise_r+0x32>
 800fbe2:	4628      	mov	r0, r5
 800fbe4:	f000 f830 	bl	800fc48 <_getpid_r>
 800fbe8:	4622      	mov	r2, r4
 800fbea:	4601      	mov	r1, r0
 800fbec:	4628      	mov	r0, r5
 800fbee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fbf2:	f000 b817 	b.w	800fc24 <_kill_r>
 800fbf6:	2b01      	cmp	r3, #1
 800fbf8:	d00a      	beq.n	800fc10 <_raise_r+0x4c>
 800fbfa:	1c59      	adds	r1, r3, #1
 800fbfc:	d103      	bne.n	800fc06 <_raise_r+0x42>
 800fbfe:	2316      	movs	r3, #22
 800fc00:	6003      	str	r3, [r0, #0]
 800fc02:	2001      	movs	r0, #1
 800fc04:	e7e7      	b.n	800fbd6 <_raise_r+0x12>
 800fc06:	2100      	movs	r1, #0
 800fc08:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fc0c:	4620      	mov	r0, r4
 800fc0e:	4798      	blx	r3
 800fc10:	2000      	movs	r0, #0
 800fc12:	e7e0      	b.n	800fbd6 <_raise_r+0x12>

0800fc14 <raise>:
 800fc14:	4b02      	ldr	r3, [pc, #8]	@ (800fc20 <raise+0xc>)
 800fc16:	4601      	mov	r1, r0
 800fc18:	6818      	ldr	r0, [r3, #0]
 800fc1a:	f7ff bfd3 	b.w	800fbc4 <_raise_r>
 800fc1e:	bf00      	nop
 800fc20:	200001e4 	.word	0x200001e4

0800fc24 <_kill_r>:
 800fc24:	b538      	push	{r3, r4, r5, lr}
 800fc26:	4d07      	ldr	r5, [pc, #28]	@ (800fc44 <_kill_r+0x20>)
 800fc28:	2300      	movs	r3, #0
 800fc2a:	4604      	mov	r4, r0
 800fc2c:	4608      	mov	r0, r1
 800fc2e:	4611      	mov	r1, r2
 800fc30:	602b      	str	r3, [r5, #0]
 800fc32:	f7f6 fa22 	bl	800607a <_kill>
 800fc36:	1c43      	adds	r3, r0, #1
 800fc38:	d102      	bne.n	800fc40 <_kill_r+0x1c>
 800fc3a:	682b      	ldr	r3, [r5, #0]
 800fc3c:	b103      	cbz	r3, 800fc40 <_kill_r+0x1c>
 800fc3e:	6023      	str	r3, [r4, #0]
 800fc40:	bd38      	pop	{r3, r4, r5, pc}
 800fc42:	bf00      	nop
 800fc44:	200030dc 	.word	0x200030dc

0800fc48 <_getpid_r>:
 800fc48:	f7f6 ba0f 	b.w	800606a <_getpid>

0800fc4c <_sbrk_r>:
 800fc4c:	b538      	push	{r3, r4, r5, lr}
 800fc4e:	4d06      	ldr	r5, [pc, #24]	@ (800fc68 <_sbrk_r+0x1c>)
 800fc50:	2300      	movs	r3, #0
 800fc52:	4604      	mov	r4, r0
 800fc54:	4608      	mov	r0, r1
 800fc56:	602b      	str	r3, [r5, #0]
 800fc58:	f7f6 fa98 	bl	800618c <_sbrk>
 800fc5c:	1c43      	adds	r3, r0, #1
 800fc5e:	d102      	bne.n	800fc66 <_sbrk_r+0x1a>
 800fc60:	682b      	ldr	r3, [r5, #0]
 800fc62:	b103      	cbz	r3, 800fc66 <_sbrk_r+0x1a>
 800fc64:	6023      	str	r3, [r4, #0]
 800fc66:	bd38      	pop	{r3, r4, r5, pc}
 800fc68:	200030dc 	.word	0x200030dc

0800fc6c <_calloc_r>:
 800fc6c:	b570      	push	{r4, r5, r6, lr}
 800fc6e:	fba1 5402 	umull	r5, r4, r1, r2
 800fc72:	b93c      	cbnz	r4, 800fc84 <_calloc_r+0x18>
 800fc74:	4629      	mov	r1, r5
 800fc76:	f7fe fe55 	bl	800e924 <_malloc_r>
 800fc7a:	4606      	mov	r6, r0
 800fc7c:	b928      	cbnz	r0, 800fc8a <_calloc_r+0x1e>
 800fc7e:	2600      	movs	r6, #0
 800fc80:	4630      	mov	r0, r6
 800fc82:	bd70      	pop	{r4, r5, r6, pc}
 800fc84:	220c      	movs	r2, #12
 800fc86:	6002      	str	r2, [r0, #0]
 800fc88:	e7f9      	b.n	800fc7e <_calloc_r+0x12>
 800fc8a:	462a      	mov	r2, r5
 800fc8c:	4621      	mov	r1, r4
 800fc8e:	f7fd fb63 	bl	800d358 <memset>
 800fc92:	e7f5      	b.n	800fc80 <_calloc_r+0x14>

0800fc94 <_realloc_r>:
 800fc94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc98:	4680      	mov	r8, r0
 800fc9a:	4615      	mov	r5, r2
 800fc9c:	460c      	mov	r4, r1
 800fc9e:	b921      	cbnz	r1, 800fcaa <_realloc_r+0x16>
 800fca0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fca4:	4611      	mov	r1, r2
 800fca6:	f7fe be3d 	b.w	800e924 <_malloc_r>
 800fcaa:	b92a      	cbnz	r2, 800fcb8 <_realloc_r+0x24>
 800fcac:	f7fe fa8c 	bl	800e1c8 <_free_r>
 800fcb0:	2400      	movs	r4, #0
 800fcb2:	4620      	mov	r0, r4
 800fcb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcb8:	f000 f89e 	bl	800fdf8 <_malloc_usable_size_r>
 800fcbc:	4285      	cmp	r5, r0
 800fcbe:	4606      	mov	r6, r0
 800fcc0:	d802      	bhi.n	800fcc8 <_realloc_r+0x34>
 800fcc2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800fcc6:	d8f4      	bhi.n	800fcb2 <_realloc_r+0x1e>
 800fcc8:	4629      	mov	r1, r5
 800fcca:	4640      	mov	r0, r8
 800fccc:	f7fe fe2a 	bl	800e924 <_malloc_r>
 800fcd0:	4607      	mov	r7, r0
 800fcd2:	2800      	cmp	r0, #0
 800fcd4:	d0ec      	beq.n	800fcb0 <_realloc_r+0x1c>
 800fcd6:	42b5      	cmp	r5, r6
 800fcd8:	462a      	mov	r2, r5
 800fcda:	4621      	mov	r1, r4
 800fcdc:	bf28      	it	cs
 800fcde:	4632      	movcs	r2, r6
 800fce0:	f7fd fbff 	bl	800d4e2 <memcpy>
 800fce4:	4621      	mov	r1, r4
 800fce6:	4640      	mov	r0, r8
 800fce8:	f7fe fa6e 	bl	800e1c8 <_free_r>
 800fcec:	463c      	mov	r4, r7
 800fcee:	e7e0      	b.n	800fcb2 <_realloc_r+0x1e>

0800fcf0 <__swhatbuf_r>:
 800fcf0:	b570      	push	{r4, r5, r6, lr}
 800fcf2:	460c      	mov	r4, r1
 800fcf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcf8:	2900      	cmp	r1, #0
 800fcfa:	b096      	sub	sp, #88	@ 0x58
 800fcfc:	4615      	mov	r5, r2
 800fcfe:	461e      	mov	r6, r3
 800fd00:	da0d      	bge.n	800fd1e <__swhatbuf_r+0x2e>
 800fd02:	89a3      	ldrh	r3, [r4, #12]
 800fd04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fd08:	f04f 0100 	mov.w	r1, #0
 800fd0c:	bf14      	ite	ne
 800fd0e:	2340      	movne	r3, #64	@ 0x40
 800fd10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fd14:	2000      	movs	r0, #0
 800fd16:	6031      	str	r1, [r6, #0]
 800fd18:	602b      	str	r3, [r5, #0]
 800fd1a:	b016      	add	sp, #88	@ 0x58
 800fd1c:	bd70      	pop	{r4, r5, r6, pc}
 800fd1e:	466a      	mov	r2, sp
 800fd20:	f000 f848 	bl	800fdb4 <_fstat_r>
 800fd24:	2800      	cmp	r0, #0
 800fd26:	dbec      	blt.n	800fd02 <__swhatbuf_r+0x12>
 800fd28:	9901      	ldr	r1, [sp, #4]
 800fd2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fd2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fd32:	4259      	negs	r1, r3
 800fd34:	4159      	adcs	r1, r3
 800fd36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fd3a:	e7eb      	b.n	800fd14 <__swhatbuf_r+0x24>

0800fd3c <__smakebuf_r>:
 800fd3c:	898b      	ldrh	r3, [r1, #12]
 800fd3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd40:	079d      	lsls	r5, r3, #30
 800fd42:	4606      	mov	r6, r0
 800fd44:	460c      	mov	r4, r1
 800fd46:	d507      	bpl.n	800fd58 <__smakebuf_r+0x1c>
 800fd48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fd4c:	6023      	str	r3, [r4, #0]
 800fd4e:	6123      	str	r3, [r4, #16]
 800fd50:	2301      	movs	r3, #1
 800fd52:	6163      	str	r3, [r4, #20]
 800fd54:	b003      	add	sp, #12
 800fd56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd58:	ab01      	add	r3, sp, #4
 800fd5a:	466a      	mov	r2, sp
 800fd5c:	f7ff ffc8 	bl	800fcf0 <__swhatbuf_r>
 800fd60:	9f00      	ldr	r7, [sp, #0]
 800fd62:	4605      	mov	r5, r0
 800fd64:	4639      	mov	r1, r7
 800fd66:	4630      	mov	r0, r6
 800fd68:	f7fe fddc 	bl	800e924 <_malloc_r>
 800fd6c:	b948      	cbnz	r0, 800fd82 <__smakebuf_r+0x46>
 800fd6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd72:	059a      	lsls	r2, r3, #22
 800fd74:	d4ee      	bmi.n	800fd54 <__smakebuf_r+0x18>
 800fd76:	f023 0303 	bic.w	r3, r3, #3
 800fd7a:	f043 0302 	orr.w	r3, r3, #2
 800fd7e:	81a3      	strh	r3, [r4, #12]
 800fd80:	e7e2      	b.n	800fd48 <__smakebuf_r+0xc>
 800fd82:	89a3      	ldrh	r3, [r4, #12]
 800fd84:	6020      	str	r0, [r4, #0]
 800fd86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd8a:	81a3      	strh	r3, [r4, #12]
 800fd8c:	9b01      	ldr	r3, [sp, #4]
 800fd8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fd92:	b15b      	cbz	r3, 800fdac <__smakebuf_r+0x70>
 800fd94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd98:	4630      	mov	r0, r6
 800fd9a:	f000 f81d 	bl	800fdd8 <_isatty_r>
 800fd9e:	b128      	cbz	r0, 800fdac <__smakebuf_r+0x70>
 800fda0:	89a3      	ldrh	r3, [r4, #12]
 800fda2:	f023 0303 	bic.w	r3, r3, #3
 800fda6:	f043 0301 	orr.w	r3, r3, #1
 800fdaa:	81a3      	strh	r3, [r4, #12]
 800fdac:	89a3      	ldrh	r3, [r4, #12]
 800fdae:	431d      	orrs	r5, r3
 800fdb0:	81a5      	strh	r5, [r4, #12]
 800fdb2:	e7cf      	b.n	800fd54 <__smakebuf_r+0x18>

0800fdb4 <_fstat_r>:
 800fdb4:	b538      	push	{r3, r4, r5, lr}
 800fdb6:	4d07      	ldr	r5, [pc, #28]	@ (800fdd4 <_fstat_r+0x20>)
 800fdb8:	2300      	movs	r3, #0
 800fdba:	4604      	mov	r4, r0
 800fdbc:	4608      	mov	r0, r1
 800fdbe:	4611      	mov	r1, r2
 800fdc0:	602b      	str	r3, [r5, #0]
 800fdc2:	f7f6 f9ba 	bl	800613a <_fstat>
 800fdc6:	1c43      	adds	r3, r0, #1
 800fdc8:	d102      	bne.n	800fdd0 <_fstat_r+0x1c>
 800fdca:	682b      	ldr	r3, [r5, #0]
 800fdcc:	b103      	cbz	r3, 800fdd0 <_fstat_r+0x1c>
 800fdce:	6023      	str	r3, [r4, #0]
 800fdd0:	bd38      	pop	{r3, r4, r5, pc}
 800fdd2:	bf00      	nop
 800fdd4:	200030dc 	.word	0x200030dc

0800fdd8 <_isatty_r>:
 800fdd8:	b538      	push	{r3, r4, r5, lr}
 800fdda:	4d06      	ldr	r5, [pc, #24]	@ (800fdf4 <_isatty_r+0x1c>)
 800fddc:	2300      	movs	r3, #0
 800fdde:	4604      	mov	r4, r0
 800fde0:	4608      	mov	r0, r1
 800fde2:	602b      	str	r3, [r5, #0]
 800fde4:	f7f6 f9b9 	bl	800615a <_isatty>
 800fde8:	1c43      	adds	r3, r0, #1
 800fdea:	d102      	bne.n	800fdf2 <_isatty_r+0x1a>
 800fdec:	682b      	ldr	r3, [r5, #0]
 800fdee:	b103      	cbz	r3, 800fdf2 <_isatty_r+0x1a>
 800fdf0:	6023      	str	r3, [r4, #0]
 800fdf2:	bd38      	pop	{r3, r4, r5, pc}
 800fdf4:	200030dc 	.word	0x200030dc

0800fdf8 <_malloc_usable_size_r>:
 800fdf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fdfc:	1f18      	subs	r0, r3, #4
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	bfbc      	itt	lt
 800fe02:	580b      	ldrlt	r3, [r1, r0]
 800fe04:	18c0      	addlt	r0, r0, r3
 800fe06:	4770      	bx	lr

0800fe08 <asinf>:
 800fe08:	b508      	push	{r3, lr}
 800fe0a:	ed2d 8b02 	vpush	{d8}
 800fe0e:	eeb0 8a40 	vmov.f32	s16, s0
 800fe12:	f000 f82f 	bl	800fe74 <__ieee754_asinf>
 800fe16:	eeb4 8a48 	vcmp.f32	s16, s16
 800fe1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe1e:	eef0 8a40 	vmov.f32	s17, s0
 800fe22:	d615      	bvs.n	800fe50 <asinf+0x48>
 800fe24:	eeb0 0a48 	vmov.f32	s0, s16
 800fe28:	f000 f81c 	bl	800fe64 <fabsf>
 800fe2c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800fe30:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800fe34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe38:	dd0a      	ble.n	800fe50 <asinf+0x48>
 800fe3a:	f7fd fb1d 	bl	800d478 <__errno>
 800fe3e:	ecbd 8b02 	vpop	{d8}
 800fe42:	2321      	movs	r3, #33	@ 0x21
 800fe44:	6003      	str	r3, [r0, #0]
 800fe46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fe4a:	4804      	ldr	r0, [pc, #16]	@ (800fe5c <asinf+0x54>)
 800fe4c:	f7fd bb60 	b.w	800d510 <nanf>
 800fe50:	eeb0 0a68 	vmov.f32	s0, s17
 800fe54:	ecbd 8b02 	vpop	{d8}
 800fe58:	bd08      	pop	{r3, pc}
 800fe5a:	bf00      	nop
 800fe5c:	08010db3 	.word	0x08010db3

0800fe60 <atan2f>:
 800fe60:	f000 b8ee 	b.w	8010040 <__ieee754_atan2f>

0800fe64 <fabsf>:
 800fe64:	ee10 3a10 	vmov	r3, s0
 800fe68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fe6c:	ee00 3a10 	vmov	s0, r3
 800fe70:	4770      	bx	lr
	...

0800fe74 <__ieee754_asinf>:
 800fe74:	b538      	push	{r3, r4, r5, lr}
 800fe76:	ee10 5a10 	vmov	r5, s0
 800fe7a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800fe7e:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800fe82:	ed2d 8b04 	vpush	{d8-d9}
 800fe86:	d10c      	bne.n	800fea2 <__ieee754_asinf+0x2e>
 800fe88:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 8010000 <__ieee754_asinf+0x18c>
 800fe8c:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8010004 <__ieee754_asinf+0x190>
 800fe90:	ee60 7a27 	vmul.f32	s15, s0, s15
 800fe94:	eee0 7a07 	vfma.f32	s15, s0, s14
 800fe98:	eeb0 0a67 	vmov.f32	s0, s15
 800fe9c:	ecbd 8b04 	vpop	{d8-d9}
 800fea0:	bd38      	pop	{r3, r4, r5, pc}
 800fea2:	d904      	bls.n	800feae <__ieee754_asinf+0x3a>
 800fea4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fea8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800feac:	e7f6      	b.n	800fe9c <__ieee754_asinf+0x28>
 800feae:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800feb2:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800feb6:	d20b      	bcs.n	800fed0 <__ieee754_asinf+0x5c>
 800feb8:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800febc:	d252      	bcs.n	800ff64 <__ieee754_asinf+0xf0>
 800febe:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8010008 <__ieee754_asinf+0x194>
 800fec2:	ee70 7a27 	vadd.f32	s15, s0, s15
 800fec6:	eef4 7ae8 	vcmpe.f32	s15, s17
 800feca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fece:	dce5      	bgt.n	800fe9c <__ieee754_asinf+0x28>
 800fed0:	f7ff ffc8 	bl	800fe64 <fabsf>
 800fed4:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800fed8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fedc:	ee28 8a27 	vmul.f32	s16, s16, s15
 800fee0:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 801000c <__ieee754_asinf+0x198>
 800fee4:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8010010 <__ieee754_asinf+0x19c>
 800fee8:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 8010014 <__ieee754_asinf+0x1a0>
 800feec:	eea8 7a27 	vfma.f32	s14, s16, s15
 800fef0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8010018 <__ieee754_asinf+0x1a4>
 800fef4:	eee7 7a08 	vfma.f32	s15, s14, s16
 800fef8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 801001c <__ieee754_asinf+0x1a8>
 800fefc:	eea7 7a88 	vfma.f32	s14, s15, s16
 800ff00:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8010020 <__ieee754_asinf+0x1ac>
 800ff04:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ff08:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8010024 <__ieee754_asinf+0x1b0>
 800ff0c:	eea7 9a88 	vfma.f32	s18, s15, s16
 800ff10:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8010028 <__ieee754_asinf+0x1b4>
 800ff14:	eee8 7a07 	vfma.f32	s15, s16, s14
 800ff18:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 801002c <__ieee754_asinf+0x1b8>
 800ff1c:	eea7 7a88 	vfma.f32	s14, s15, s16
 800ff20:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8010030 <__ieee754_asinf+0x1bc>
 800ff24:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ff28:	eeb0 0a48 	vmov.f32	s0, s16
 800ff2c:	eee7 8a88 	vfma.f32	s17, s15, s16
 800ff30:	f000 f9fa 	bl	8010328 <__ieee754_sqrtf>
 800ff34:	4b3f      	ldr	r3, [pc, #252]	@ (8010034 <__ieee754_asinf+0x1c0>)
 800ff36:	ee29 9a08 	vmul.f32	s18, s18, s16
 800ff3a:	429c      	cmp	r4, r3
 800ff3c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800ff40:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800ff44:	d93d      	bls.n	800ffc2 <__ieee754_asinf+0x14e>
 800ff46:	eea0 0a06 	vfma.f32	s0, s0, s12
 800ff4a:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8010038 <__ieee754_asinf+0x1c4>
 800ff4e:	eee0 7a26 	vfma.f32	s15, s0, s13
 800ff52:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8010004 <__ieee754_asinf+0x190>
 800ff56:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ff5a:	2d00      	cmp	r5, #0
 800ff5c:	bfd8      	it	le
 800ff5e:	eeb1 0a40 	vnegle.f32	s0, s0
 800ff62:	e79b      	b.n	800fe9c <__ieee754_asinf+0x28>
 800ff64:	ee60 7a00 	vmul.f32	s15, s0, s0
 800ff68:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8010010 <__ieee754_asinf+0x19c>
 800ff6c:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 801000c <__ieee754_asinf+0x198>
 800ff70:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 8010024 <__ieee754_asinf+0x1b0>
 800ff74:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800ff78:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8010018 <__ieee754_asinf+0x1a4>
 800ff7c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ff80:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801001c <__ieee754_asinf+0x1a8>
 800ff84:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ff88:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8010020 <__ieee754_asinf+0x1ac>
 800ff8c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ff90:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8010014 <__ieee754_asinf+0x1a0>
 800ff94:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ff98:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8010028 <__ieee754_asinf+0x1b4>
 800ff9c:	eee7 6a86 	vfma.f32	s13, s15, s12
 800ffa0:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 801002c <__ieee754_asinf+0x1b8>
 800ffa4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800ffa8:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8010030 <__ieee754_asinf+0x1bc>
 800ffac:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ffb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ffb4:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800ffb8:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800ffbc:	eea0 0a27 	vfma.f32	s0, s0, s15
 800ffc0:	e76c      	b.n	800fe9c <__ieee754_asinf+0x28>
 800ffc2:	ee10 3a10 	vmov	r3, s0
 800ffc6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800ffca:	f023 030f 	bic.w	r3, r3, #15
 800ffce:	ee07 3a10 	vmov	s14, r3
 800ffd2:	eea7 8a47 	vfms.f32	s16, s14, s14
 800ffd6:	ee70 5a00 	vadd.f32	s11, s0, s0
 800ffda:	ee30 0a07 	vadd.f32	s0, s0, s14
 800ffde:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010000 <__ieee754_asinf+0x18c>
 800ffe2:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800ffe6:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801003c <__ieee754_asinf+0x1c8>
 800ffea:	eee5 7a66 	vfms.f32	s15, s10, s13
 800ffee:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800fff2:	eeb0 6a40 	vmov.f32	s12, s0
 800fff6:	eea7 6a66 	vfms.f32	s12, s14, s13
 800fffa:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800fffe:	e7aa      	b.n	800ff56 <__ieee754_asinf+0xe2>
 8010000:	b33bbd2e 	.word	0xb33bbd2e
 8010004:	3fc90fdb 	.word	0x3fc90fdb
 8010008:	7149f2ca 	.word	0x7149f2ca
 801000c:	3a4f7f04 	.word	0x3a4f7f04
 8010010:	3811ef08 	.word	0x3811ef08
 8010014:	3e2aaaab 	.word	0x3e2aaaab
 8010018:	bd241146 	.word	0xbd241146
 801001c:	3e4e0aa8 	.word	0x3e4e0aa8
 8010020:	bea6b090 	.word	0xbea6b090
 8010024:	3d9dc62e 	.word	0x3d9dc62e
 8010028:	bf303361 	.word	0xbf303361
 801002c:	4001572d 	.word	0x4001572d
 8010030:	c019d139 	.word	0xc019d139
 8010034:	3f799999 	.word	0x3f799999
 8010038:	333bbd2e 	.word	0x333bbd2e
 801003c:	3f490fdb 	.word	0x3f490fdb

08010040 <__ieee754_atan2f>:
 8010040:	ee10 2a90 	vmov	r2, s1
 8010044:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8010048:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801004c:	b510      	push	{r4, lr}
 801004e:	eef0 7a40 	vmov.f32	s15, s0
 8010052:	d806      	bhi.n	8010062 <__ieee754_atan2f+0x22>
 8010054:	ee10 0a10 	vmov	r0, s0
 8010058:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801005c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010060:	d904      	bls.n	801006c <__ieee754_atan2f+0x2c>
 8010062:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8010066:	eeb0 0a67 	vmov.f32	s0, s15
 801006a:	bd10      	pop	{r4, pc}
 801006c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8010070:	d103      	bne.n	801007a <__ieee754_atan2f+0x3a>
 8010072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010076:	f000 b883 	b.w	8010180 <atanf>
 801007a:	1794      	asrs	r4, r2, #30
 801007c:	f004 0402 	and.w	r4, r4, #2
 8010080:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8010084:	b943      	cbnz	r3, 8010098 <__ieee754_atan2f+0x58>
 8010086:	2c02      	cmp	r4, #2
 8010088:	d05e      	beq.n	8010148 <__ieee754_atan2f+0x108>
 801008a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801015c <__ieee754_atan2f+0x11c>
 801008e:	2c03      	cmp	r4, #3
 8010090:	bf08      	it	eq
 8010092:	eef0 7a47 	vmoveq.f32	s15, s14
 8010096:	e7e6      	b.n	8010066 <__ieee754_atan2f+0x26>
 8010098:	b941      	cbnz	r1, 80100ac <__ieee754_atan2f+0x6c>
 801009a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8010160 <__ieee754_atan2f+0x120>
 801009e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010164 <__ieee754_atan2f+0x124>
 80100a2:	2800      	cmp	r0, #0
 80100a4:	bfb8      	it	lt
 80100a6:	eef0 7a47 	vmovlt.f32	s15, s14
 80100aa:	e7dc      	b.n	8010066 <__ieee754_atan2f+0x26>
 80100ac:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80100b0:	d110      	bne.n	80100d4 <__ieee754_atan2f+0x94>
 80100b2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80100b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80100ba:	d107      	bne.n	80100cc <__ieee754_atan2f+0x8c>
 80100bc:	2c02      	cmp	r4, #2
 80100be:	d846      	bhi.n	801014e <__ieee754_atan2f+0x10e>
 80100c0:	4b29      	ldr	r3, [pc, #164]	@ (8010168 <__ieee754_atan2f+0x128>)
 80100c2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80100c6:	edd3 7a00 	vldr	s15, [r3]
 80100ca:	e7cc      	b.n	8010066 <__ieee754_atan2f+0x26>
 80100cc:	2c02      	cmp	r4, #2
 80100ce:	d841      	bhi.n	8010154 <__ieee754_atan2f+0x114>
 80100d0:	4b26      	ldr	r3, [pc, #152]	@ (801016c <__ieee754_atan2f+0x12c>)
 80100d2:	e7f6      	b.n	80100c2 <__ieee754_atan2f+0x82>
 80100d4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80100d8:	d0df      	beq.n	801009a <__ieee754_atan2f+0x5a>
 80100da:	1a5b      	subs	r3, r3, r1
 80100dc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80100e0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80100e4:	da1a      	bge.n	801011c <__ieee754_atan2f+0xdc>
 80100e6:	2a00      	cmp	r2, #0
 80100e8:	da01      	bge.n	80100ee <__ieee754_atan2f+0xae>
 80100ea:	313c      	adds	r1, #60	@ 0x3c
 80100ec:	db19      	blt.n	8010122 <__ieee754_atan2f+0xe2>
 80100ee:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80100f2:	f7ff feb7 	bl	800fe64 <fabsf>
 80100f6:	f000 f843 	bl	8010180 <atanf>
 80100fa:	eef0 7a40 	vmov.f32	s15, s0
 80100fe:	2c01      	cmp	r4, #1
 8010100:	d012      	beq.n	8010128 <__ieee754_atan2f+0xe8>
 8010102:	2c02      	cmp	r4, #2
 8010104:	d017      	beq.n	8010136 <__ieee754_atan2f+0xf6>
 8010106:	2c00      	cmp	r4, #0
 8010108:	d0ad      	beq.n	8010066 <__ieee754_atan2f+0x26>
 801010a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8010170 <__ieee754_atan2f+0x130>
 801010e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010112:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8010174 <__ieee754_atan2f+0x134>
 8010116:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801011a:	e7a4      	b.n	8010066 <__ieee754_atan2f+0x26>
 801011c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8010160 <__ieee754_atan2f+0x120>
 8010120:	e7ed      	b.n	80100fe <__ieee754_atan2f+0xbe>
 8010122:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010178 <__ieee754_atan2f+0x138>
 8010126:	e7ea      	b.n	80100fe <__ieee754_atan2f+0xbe>
 8010128:	ee17 3a90 	vmov	r3, s15
 801012c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010130:	ee07 3a90 	vmov	s15, r3
 8010134:	e797      	b.n	8010066 <__ieee754_atan2f+0x26>
 8010136:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8010170 <__ieee754_atan2f+0x130>
 801013a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801013e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8010174 <__ieee754_atan2f+0x134>
 8010142:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010146:	e78e      	b.n	8010066 <__ieee754_atan2f+0x26>
 8010148:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8010174 <__ieee754_atan2f+0x134>
 801014c:	e78b      	b.n	8010066 <__ieee754_atan2f+0x26>
 801014e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801017c <__ieee754_atan2f+0x13c>
 8010152:	e788      	b.n	8010066 <__ieee754_atan2f+0x26>
 8010154:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010178 <__ieee754_atan2f+0x138>
 8010158:	e785      	b.n	8010066 <__ieee754_atan2f+0x26>
 801015a:	bf00      	nop
 801015c:	c0490fdb 	.word	0xc0490fdb
 8010160:	3fc90fdb 	.word	0x3fc90fdb
 8010164:	bfc90fdb 	.word	0xbfc90fdb
 8010168:	080111a8 	.word	0x080111a8
 801016c:	0801119c 	.word	0x0801119c
 8010170:	33bbbd2e 	.word	0x33bbbd2e
 8010174:	40490fdb 	.word	0x40490fdb
 8010178:	00000000 	.word	0x00000000
 801017c:	3f490fdb 	.word	0x3f490fdb

08010180 <atanf>:
 8010180:	b538      	push	{r3, r4, r5, lr}
 8010182:	ee10 5a10 	vmov	r5, s0
 8010186:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801018a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801018e:	eef0 7a40 	vmov.f32	s15, s0
 8010192:	d310      	bcc.n	80101b6 <atanf+0x36>
 8010194:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8010198:	d904      	bls.n	80101a4 <atanf+0x24>
 801019a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801019e:	eeb0 0a67 	vmov.f32	s0, s15
 80101a2:	bd38      	pop	{r3, r4, r5, pc}
 80101a4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80102dc <atanf+0x15c>
 80101a8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80102e0 <atanf+0x160>
 80101ac:	2d00      	cmp	r5, #0
 80101ae:	bfc8      	it	gt
 80101b0:	eef0 7a47 	vmovgt.f32	s15, s14
 80101b4:	e7f3      	b.n	801019e <atanf+0x1e>
 80101b6:	4b4b      	ldr	r3, [pc, #300]	@ (80102e4 <atanf+0x164>)
 80101b8:	429c      	cmp	r4, r3
 80101ba:	d810      	bhi.n	80101de <atanf+0x5e>
 80101bc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80101c0:	d20a      	bcs.n	80101d8 <atanf+0x58>
 80101c2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80102e8 <atanf+0x168>
 80101c6:	ee30 7a07 	vadd.f32	s14, s0, s14
 80101ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80101ce:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80101d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101d6:	dce2      	bgt.n	801019e <atanf+0x1e>
 80101d8:	f04f 33ff 	mov.w	r3, #4294967295
 80101dc:	e013      	b.n	8010206 <atanf+0x86>
 80101de:	f7ff fe41 	bl	800fe64 <fabsf>
 80101e2:	4b42      	ldr	r3, [pc, #264]	@ (80102ec <atanf+0x16c>)
 80101e4:	429c      	cmp	r4, r3
 80101e6:	d84f      	bhi.n	8010288 <atanf+0x108>
 80101e8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80101ec:	429c      	cmp	r4, r3
 80101ee:	d841      	bhi.n	8010274 <atanf+0xf4>
 80101f0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80101f4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80101f8:	eea0 7a27 	vfma.f32	s14, s0, s15
 80101fc:	2300      	movs	r3, #0
 80101fe:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010202:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010206:	1c5a      	adds	r2, r3, #1
 8010208:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801020c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80102f0 <atanf+0x170>
 8010210:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80102f4 <atanf+0x174>
 8010214:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80102f8 <atanf+0x178>
 8010218:	ee66 6a06 	vmul.f32	s13, s12, s12
 801021c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010220:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80102fc <atanf+0x17c>
 8010224:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010228:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8010300 <atanf+0x180>
 801022c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010230:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010304 <atanf+0x184>
 8010234:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010238:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010308 <atanf+0x188>
 801023c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010240:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801030c <atanf+0x18c>
 8010244:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010248:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010310 <atanf+0x190>
 801024c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010250:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010314 <atanf+0x194>
 8010254:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010258:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010318 <atanf+0x198>
 801025c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010260:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010264:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010268:	ee27 7a87 	vmul.f32	s14, s15, s14
 801026c:	d121      	bne.n	80102b2 <atanf+0x132>
 801026e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010272:	e794      	b.n	801019e <atanf+0x1e>
 8010274:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010278:	ee30 7a67 	vsub.f32	s14, s0, s15
 801027c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010280:	2301      	movs	r3, #1
 8010282:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010286:	e7be      	b.n	8010206 <atanf+0x86>
 8010288:	4b24      	ldr	r3, [pc, #144]	@ (801031c <atanf+0x19c>)
 801028a:	429c      	cmp	r4, r3
 801028c:	d80b      	bhi.n	80102a6 <atanf+0x126>
 801028e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8010292:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010296:	eea0 7a27 	vfma.f32	s14, s0, s15
 801029a:	2302      	movs	r3, #2
 801029c:	ee70 6a67 	vsub.f32	s13, s0, s15
 80102a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80102a4:	e7af      	b.n	8010206 <atanf+0x86>
 80102a6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80102aa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80102ae:	2303      	movs	r3, #3
 80102b0:	e7a9      	b.n	8010206 <atanf+0x86>
 80102b2:	4a1b      	ldr	r2, [pc, #108]	@ (8010320 <atanf+0x1a0>)
 80102b4:	491b      	ldr	r1, [pc, #108]	@ (8010324 <atanf+0x1a4>)
 80102b6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80102ba:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80102be:	edd3 6a00 	vldr	s13, [r3]
 80102c2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80102c6:	2d00      	cmp	r5, #0
 80102c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80102cc:	edd2 7a00 	vldr	s15, [r2]
 80102d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80102d4:	bfb8      	it	lt
 80102d6:	eef1 7a67 	vneglt.f32	s15, s15
 80102da:	e760      	b.n	801019e <atanf+0x1e>
 80102dc:	bfc90fdb 	.word	0xbfc90fdb
 80102e0:	3fc90fdb 	.word	0x3fc90fdb
 80102e4:	3edfffff 	.word	0x3edfffff
 80102e8:	7149f2ca 	.word	0x7149f2ca
 80102ec:	3f97ffff 	.word	0x3f97ffff
 80102f0:	3c8569d7 	.word	0x3c8569d7
 80102f4:	3d4bda59 	.word	0x3d4bda59
 80102f8:	bd6ef16b 	.word	0xbd6ef16b
 80102fc:	3d886b35 	.word	0x3d886b35
 8010300:	3dba2e6e 	.word	0x3dba2e6e
 8010304:	3e124925 	.word	0x3e124925
 8010308:	3eaaaaab 	.word	0x3eaaaaab
 801030c:	bd15a221 	.word	0xbd15a221
 8010310:	bd9d8795 	.word	0xbd9d8795
 8010314:	bde38e38 	.word	0xbde38e38
 8010318:	be4ccccd 	.word	0xbe4ccccd
 801031c:	401bffff 	.word	0x401bffff
 8010320:	080111c4 	.word	0x080111c4
 8010324:	080111b4 	.word	0x080111b4

08010328 <__ieee754_sqrtf>:
 8010328:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801032c:	4770      	bx	lr
	...

08010330 <_init>:
 8010330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010332:	bf00      	nop
 8010334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010336:	bc08      	pop	{r3}
 8010338:	469e      	mov	lr, r3
 801033a:	4770      	bx	lr

0801033c <_fini>:
 801033c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801033e:	bf00      	nop
 8010340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010342:	bc08      	pop	{r3}
 8010344:	469e      	mov	lr, r3
 8010346:	4770      	bx	lr
