xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Sep 08, 2025 at 19:13:48 CDT
xrun
	-uvmhome default
	+uvm_set_config_string=*,uvm_reg_generate_access_file_seq::file_name,access_file
	./cdns_uvmreg_utils_pkg.sv
	./yapp_router_regs_rdb.sv
	./quicktest.sv
	-log xrun_gen_access.log
	+UVM_TESTNAME=access_test

   User defined plus("+") options:
	+uvm_set_config_string=*,uvm_reg_generate_access_file_seq::file_name,access_file

Recompiling... reason: file './quicktest.sv' is newer than expected.
	expected: Mon Sep  8 19:00:27 2025
	actual:   Mon Sep  8 19:13:18 2025
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d
file: ./quicktest.sv
package uvc_pkg;
              |
xmvlog: *W,TSNSPK (./quicktest.sv,5|14): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
	package worklib.quicktest:sv
		errors: 0, warnings: 0
	module worklib.test:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		uvc_pkg
		cdns_uvmreg_utils_pkg
		yapp_router_reg_pkg
		uvm_nowarn_from_cmdline
		cdns_uvm_addons
		quicktest
		test
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test:sv <0x77cb1545>
			streams:   1, words:   607
		worklib.quicktest:sv <0x39f40c39>
			streams: 406, words: 336245
		worklib.yapp_router_reg_pkg:sv <0x0bd709a8>
			streams: 351, words: 226259
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       1       1
		Verilog packages:             10      10
		Registers:                 15810   10950
		Named events:                  4      12
		Initial blocks:              346     174
		Parallel blocks:              26      27
		Assertions:                    3       4
		Covergroup Instances:          0      18
		SV Class declarations:       224     339
		SV Class specializations:    442     442
	Writing initial simulation snapshot: worklib.test:sv
Loading snapshot worklib.test:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test access_test...
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_string=*,uvm_reg_generate_access_file_seq::file_name,access_file
include_coverage not located
  did you mean model.router_yapp_regs?
include_coverage not located
  did you mean model.router_yapp_regs?
include_coverage not located
  did you mean model.router_yapp_regs?
include_coverage not located
  did you mean model.router_yapp_regs?
include_coverage not located
  did you mean model.router_yapp_regs?
include_coverage not located
  did you mean model.router_yapp_regs?
include_coverage not located
  did you mean model.router_yapp_regs?
include_coverage not located
  did you mean model.router_yapp_regs?
include_coverage not located
  did you mean model.router_yapp_regs?
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/additions/sv/./reg/uvm_reg_generate_access_file_seq.sv(33) @ 0: reporter@@access_seq [RegMem] generating IUS access file "access_file"
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh(72) @ 0: reporter@@access_seq [uvm_reg_mem_hdl_paths_seq] checking HDL paths for all registers/memories in model
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh(100) @ 0: reporter@@access_seq [uvm_reg_mem_hdl_paths_seq] Validating HDL paths in model for default design abstraction
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh(100) @ 0: reporter@@access_seq [uvm_reg_mem_hdl_paths_seq] Validating HDL paths in model.router_yapp_regs for default design abstraction
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh(81) @ 0: reporter@@access_seq [uvm_reg_mem_hdl_paths_seq] HDL path validation completed 
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/additions/sv/./reg/uvm_reg_generate_access_file_seq.sv(42) @ 0: reporter@@access_seq [RegMem] pass the generated file to irun via "-afile access_file"
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    9
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[RegMem]     2
[TEST_DONE]     1
[UVM_CMDLINE_PROC]     1
[uvm_reg_mem_hdl_paths_seq]     4
Simulation complete via $finish(1) at time 0 FS + 179
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun	22.03-s012: Exiting on Sep 08, 2025 at 19:13:51 CDT  (total: 00:00:03)
