

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_102_6'
================================================================
* Date:           Tue May  7 17:59:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_102_6  |       25|       25|         3|          1|          1|    24|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    148|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      58|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      58|    264|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_7_3_18_1_1_U135  |mux_7_3_18_1_1  |        0|   0|  0|  37|    0|
    |mux_7_3_18_1_1_U136  |mux_7_3_18_1_1  |        0|   0|  0|  37|    0|
    |mux_7_3_18_1_1_U137  |mux_7_3_18_1_1  |        0|   0|  0|  37|    0|
    |mux_7_3_18_1_1_U138  |mux_7_3_18_1_1  |        0|   0|  0|  37|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0| 148|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_356_p2   |         +|   0|  0|  14|           6|           2|
    |add_ln103_fu_410_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln104_fu_465_p2   |         +|   0|  0|  25|          18|          18|
    |icmp_ln102_fu_320_p2  |      icmp|   0|  0|  14|           6|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  80|          49|          46|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |i_5_fu_74                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln103_reg_573                 |  18|   0|   18|          0|
    |add_ln104_reg_583                 |  18|   0|   18|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_5_fu_74                         |   6|   0|    6|          0|
    |i_reg_483                         |   6|   0|    6|          0|
    |lshr_ln9_reg_578                  |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  58|   0|   58|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_102_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_102_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_102_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_102_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_102_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_102_6|  return value|
|filt_2_I_address0    |  out|    3|   ap_memory|                            filt_2_I|         array|
|filt_2_I_ce0         |  out|    1|   ap_memory|                            filt_2_I|         array|
|filt_2_I_q0          |   in|   18|   ap_memory|                            filt_2_I|         array|
|filt_2_I_2_address0  |  out|    3|   ap_memory|                          filt_2_I_2|         array|
|filt_2_I_2_ce0       |  out|    1|   ap_memory|                          filt_2_I_2|         array|
|filt_2_I_2_q0        |   in|   18|   ap_memory|                          filt_2_I_2|         array|
|filt_2_I_4_address0  |  out|    3|   ap_memory|                          filt_2_I_4|         array|
|filt_2_I_4_ce0       |  out|    1|   ap_memory|                          filt_2_I_4|         array|
|filt_2_I_4_q0        |   in|   18|   ap_memory|                          filt_2_I_4|         array|
|filt_2_I_6_address0  |  out|    3|   ap_memory|                          filt_2_I_6|         array|
|filt_2_I_6_ce0       |  out|    1|   ap_memory|                          filt_2_I_6|         array|
|filt_2_I_6_q0        |   in|   18|   ap_memory|                          filt_2_I_6|         array|
|filt_2_I_1_address0  |  out|    3|   ap_memory|                          filt_2_I_1|         array|
|filt_2_I_1_ce0       |  out|    1|   ap_memory|                          filt_2_I_1|         array|
|filt_2_I_1_q0        |   in|   18|   ap_memory|                          filt_2_I_1|         array|
|filt_2_I_3_address0  |  out|    3|   ap_memory|                          filt_2_I_3|         array|
|filt_2_I_3_ce0       |  out|    1|   ap_memory|                          filt_2_I_3|         array|
|filt_2_I_3_q0        |   in|   18|   ap_memory|                          filt_2_I_3|         array|
|filt_2_I_5_address0  |  out|    3|   ap_memory|                          filt_2_I_5|         array|
|filt_2_I_5_ce0       |  out|    1|   ap_memory|                          filt_2_I_5|         array|
|filt_2_I_5_q0        |   in|   18|   ap_memory|                          filt_2_I_5|         array|
|filt_2_I_7_address0  |  out|    3|   ap_memory|                          filt_2_I_7|         array|
|filt_2_I_7_ce0       |  out|    1|   ap_memory|                          filt_2_I_7|         array|
|filt_2_I_7_q0        |   in|   18|   ap_memory|                          filt_2_I_7|         array|
|filt_3_I_address0    |  out|    5|   ap_memory|                            filt_3_I|         array|
|filt_3_I_ce0         |  out|    1|   ap_memory|                            filt_3_I|         array|
|filt_3_I_we0         |  out|    1|   ap_memory|                            filt_3_I|         array|
|filt_3_I_d0          |  out|   18|   ap_memory|                            filt_3_I|         array|
|filt_2_Q_address0    |  out|    3|   ap_memory|                            filt_2_Q|         array|
|filt_2_Q_ce0         |  out|    1|   ap_memory|                            filt_2_Q|         array|
|filt_2_Q_q0          |   in|   18|   ap_memory|                            filt_2_Q|         array|
|filt_2_Q_2_address0  |  out|    3|   ap_memory|                          filt_2_Q_2|         array|
|filt_2_Q_2_ce0       |  out|    1|   ap_memory|                          filt_2_Q_2|         array|
|filt_2_Q_2_q0        |   in|   18|   ap_memory|                          filt_2_Q_2|         array|
|filt_2_Q_4_address0  |  out|    3|   ap_memory|                          filt_2_Q_4|         array|
|filt_2_Q_4_ce0       |  out|    1|   ap_memory|                          filt_2_Q_4|         array|
|filt_2_Q_4_q0        |   in|   18|   ap_memory|                          filt_2_Q_4|         array|
|filt_2_Q_6_address0  |  out|    3|   ap_memory|                          filt_2_Q_6|         array|
|filt_2_Q_6_ce0       |  out|    1|   ap_memory|                          filt_2_Q_6|         array|
|filt_2_Q_6_q0        |   in|   18|   ap_memory|                          filt_2_Q_6|         array|
|filt_2_Q_1_address0  |  out|    3|   ap_memory|                          filt_2_Q_1|         array|
|filt_2_Q_1_ce0       |  out|    1|   ap_memory|                          filt_2_Q_1|         array|
|filt_2_Q_1_q0        |   in|   18|   ap_memory|                          filt_2_Q_1|         array|
|filt_2_Q_3_address0  |  out|    3|   ap_memory|                          filt_2_Q_3|         array|
|filt_2_Q_3_ce0       |  out|    1|   ap_memory|                          filt_2_Q_3|         array|
|filt_2_Q_3_q0        |   in|   18|   ap_memory|                          filt_2_Q_3|         array|
|filt_2_Q_5_address0  |  out|    3|   ap_memory|                          filt_2_Q_5|         array|
|filt_2_Q_5_ce0       |  out|    1|   ap_memory|                          filt_2_Q_5|         array|
|filt_2_Q_5_q0        |   in|   18|   ap_memory|                          filt_2_Q_5|         array|
|filt_2_Q_7_address0  |  out|    3|   ap_memory|                          filt_2_Q_7|         array|
|filt_2_Q_7_ce0       |  out|    1|   ap_memory|                          filt_2_Q_7|         array|
|filt_2_Q_7_q0        |   in|   18|   ap_memory|                          filt_2_Q_7|         array|
|filt_3_Q_address0    |  out|    5|   ap_memory|                            filt_3_Q|         array|
|filt_3_Q_ce0         |  out|    1|   ap_memory|                            filt_3_Q|         array|
|filt_3_Q_we0         |  out|    1|   ap_memory|                            filt_3_Q|         array|
|filt_3_Q_d0          |  out|   18|   ap_memory|                            filt_3_Q|         array|
+---------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 6 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_5"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body174"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i6 %i_5"   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln102 = icmp_ult  i6 %i, i6 48" [receiver.cpp:102]   --->   Operation 11 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %for.end197.exitStub, void %for.body174.split" [receiver.cpp:102]   --->   Operation 12 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i, i32 3, i32 5" [receiver.cpp:102]   --->   Operation 13 'partselect' 'lshr_ln8' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i3 %lshr_ln8" [receiver.cpp:102]   --->   Operation 14 'zext' 'zext_ln102' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%filt_2_I_addr = getelementptr i18 %filt_2_I, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 15 'getelementptr' 'filt_2_I_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filt_2_I_2_addr = getelementptr i18 %filt_2_I_2, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 16 'getelementptr' 'filt_2_I_2_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filt_2_I_4_addr = getelementptr i18 %filt_2_I_4, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 17 'getelementptr' 'filt_2_I_4_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filt_2_I_6_addr = getelementptr i18 %filt_2_I_6, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 18 'getelementptr' 'filt_2_I_6_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%filt_2_I_load = load i3 %filt_2_I_addr" [receiver.cpp:103]   --->   Operation 19 'load' 'filt_2_I_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%filt_2_I_2_load = load i3 %filt_2_I_2_addr" [receiver.cpp:103]   --->   Operation 20 'load' 'filt_2_I_2_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%filt_2_I_4_load = load i3 %filt_2_I_4_addr" [receiver.cpp:103]   --->   Operation 21 'load' 'filt_2_I_4_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%filt_2_I_6_load = load i3 %filt_2_I_6_addr" [receiver.cpp:103]   --->   Operation 22 'load' 'filt_2_I_6_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filt_2_I_1_addr = getelementptr i18 %filt_2_I_1, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 23 'getelementptr' 'filt_2_I_1_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filt_2_I_3_addr = getelementptr i18 %filt_2_I_3, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 24 'getelementptr' 'filt_2_I_3_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filt_2_I_5_addr = getelementptr i18 %filt_2_I_5, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 25 'getelementptr' 'filt_2_I_5_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%filt_2_I_7_addr = getelementptr i18 %filt_2_I_7, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 26 'getelementptr' 'filt_2_I_7_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%filt_2_I_1_load = load i3 %filt_2_I_1_addr" [receiver.cpp:103]   --->   Operation 27 'load' 'filt_2_I_1_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%filt_2_I_3_load = load i3 %filt_2_I_3_addr" [receiver.cpp:103]   --->   Operation 28 'load' 'filt_2_I_3_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%filt_2_I_5_load = load i3 %filt_2_I_5_addr" [receiver.cpp:103]   --->   Operation 29 'load' 'filt_2_I_5_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%filt_2_I_7_load = load i3 %filt_2_I_7_addr" [receiver.cpp:103]   --->   Operation 30 'load' 'filt_2_I_7_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filt_2_Q_addr = getelementptr i18 %filt_2_Q, i64 0, i64 %zext_ln102" [receiver.cpp:104]   --->   Operation 31 'getelementptr' 'filt_2_Q_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filt_2_Q_2_addr = getelementptr i18 %filt_2_Q_2, i64 0, i64 %zext_ln102" [receiver.cpp:104]   --->   Operation 32 'getelementptr' 'filt_2_Q_2_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filt_2_Q_4_addr = getelementptr i18 %filt_2_Q_4, i64 0, i64 %zext_ln102" [receiver.cpp:104]   --->   Operation 33 'getelementptr' 'filt_2_Q_4_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%filt_2_Q_6_addr = getelementptr i18 %filt_2_Q_6, i64 0, i64 %zext_ln102" [receiver.cpp:104]   --->   Operation 34 'getelementptr' 'filt_2_Q_6_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%filt_2_Q_load = load i3 %filt_2_Q_addr" [receiver.cpp:104]   --->   Operation 35 'load' 'filt_2_Q_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%filt_2_Q_2_load = load i3 %filt_2_Q_2_addr" [receiver.cpp:104]   --->   Operation 36 'load' 'filt_2_Q_2_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%filt_2_Q_4_load = load i3 %filt_2_Q_4_addr" [receiver.cpp:104]   --->   Operation 37 'load' 'filt_2_Q_4_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%filt_2_Q_6_load = load i3 %filt_2_Q_6_addr" [receiver.cpp:104]   --->   Operation 38 'load' 'filt_2_Q_6_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%filt_2_Q_1_addr = getelementptr i18 %filt_2_Q_1, i64 0, i64 %zext_ln102" [receiver.cpp:104]   --->   Operation 39 'getelementptr' 'filt_2_Q_1_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%filt_2_Q_3_addr = getelementptr i18 %filt_2_Q_3, i64 0, i64 %zext_ln102" [receiver.cpp:104]   --->   Operation 40 'getelementptr' 'filt_2_Q_3_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filt_2_Q_5_addr = getelementptr i18 %filt_2_Q_5, i64 0, i64 %zext_ln102" [receiver.cpp:104]   --->   Operation 41 'getelementptr' 'filt_2_Q_5_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%filt_2_Q_7_addr = getelementptr i18 %filt_2_Q_7, i64 0, i64 %zext_ln102" [receiver.cpp:104]   --->   Operation 42 'getelementptr' 'filt_2_Q_7_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%filt_2_Q_1_load = load i3 %filt_2_Q_1_addr" [receiver.cpp:104]   --->   Operation 43 'load' 'filt_2_Q_1_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%filt_2_Q_3_load = load i3 %filt_2_Q_3_addr" [receiver.cpp:104]   --->   Operation 44 'load' 'filt_2_Q_3_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%filt_2_Q_5_load = load i3 %filt_2_Q_5_addr" [receiver.cpp:104]   --->   Operation 45 'load' 'filt_2_Q_5_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%filt_2_Q_7_load = load i3 %filt_2_Q_7_addr" [receiver.cpp:104]   --->   Operation 46 'load' 'filt_2_Q_7_load' <Predicate = (icmp_ln102)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln102 = add i6 %i, i6 2" [receiver.cpp:102]   --->   Operation 47 'add' 'add_ln102' <Predicate = (icmp_ln102)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln102 = store i6 %add_ln102, i6 %i_5" [receiver.cpp:102]   --->   Operation 48 'store' 'store_ln102' <Predicate = (icmp_ln102)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = trunc i6 %i"   --->   Operation 49 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%filt_2_I_load = load i3 %filt_2_I_addr" [receiver.cpp:103]   --->   Operation 50 'load' 'filt_2_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%filt_2_I_2_load = load i3 %filt_2_I_2_addr" [receiver.cpp:103]   --->   Operation 51 'load' 'filt_2_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%filt_2_I_4_load = load i3 %filt_2_I_4_addr" [receiver.cpp:103]   --->   Operation 52 'load' 'filt_2_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%filt_2_I_6_load = load i3 %filt_2_I_6_addr" [receiver.cpp:103]   --->   Operation 53 'load' 'filt_2_I_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 54 [1/1] (2.18ns)   --->   "%tmp = mux i18 @_ssdm_op_Mux.ap_auto.7i18.i3, i18 %filt_2_I_load, i18 0, i18 %filt_2_I_2_load, i18 0, i18 %filt_2_I_4_load, i18 0, i18 %filt_2_I_6_load, i3 %empty" [receiver.cpp:103]   --->   Operation 54 'mux' 'tmp' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%filt_2_I_1_load = load i3 %filt_2_I_1_addr" [receiver.cpp:103]   --->   Operation 55 'load' 'filt_2_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%filt_2_I_3_load = load i3 %filt_2_I_3_addr" [receiver.cpp:103]   --->   Operation 56 'load' 'filt_2_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%filt_2_I_5_load = load i3 %filt_2_I_5_addr" [receiver.cpp:103]   --->   Operation 57 'load' 'filt_2_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 58 [1/2] (2.32ns)   --->   "%filt_2_I_7_load = load i3 %filt_2_I_7_addr" [receiver.cpp:103]   --->   Operation 58 'load' 'filt_2_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 59 [1/1] (2.18ns)   --->   "%tmp_1 = mux i18 @_ssdm_op_Mux.ap_auto.7i18.i3, i18 %filt_2_I_1_load, i18 0, i18 %filt_2_I_3_load, i18 0, i18 %filt_2_I_5_load, i18 0, i18 %filt_2_I_7_load, i3 %empty" [receiver.cpp:103]   --->   Operation 59 'mux' 'tmp_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.13ns)   --->   "%add_ln103 = add i18 %tmp_1, i18 %tmp" [receiver.cpp:103]   --->   Operation 60 'add' 'add_ln103' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 1, i32 5" [receiver.cpp:103]   --->   Operation 61 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%filt_2_Q_load = load i3 %filt_2_Q_addr" [receiver.cpp:104]   --->   Operation 62 'load' 'filt_2_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%filt_2_Q_2_load = load i3 %filt_2_Q_2_addr" [receiver.cpp:104]   --->   Operation 63 'load' 'filt_2_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%filt_2_Q_4_load = load i3 %filt_2_Q_4_addr" [receiver.cpp:104]   --->   Operation 64 'load' 'filt_2_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%filt_2_Q_6_load = load i3 %filt_2_Q_6_addr" [receiver.cpp:104]   --->   Operation 65 'load' 'filt_2_Q_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 66 [1/1] (2.18ns)   --->   "%tmp_2 = mux i18 @_ssdm_op_Mux.ap_auto.7i18.i3, i18 %filt_2_Q_load, i18 0, i18 %filt_2_Q_2_load, i18 0, i18 %filt_2_Q_4_load, i18 0, i18 %filt_2_Q_6_load, i3 %empty" [receiver.cpp:104]   --->   Operation 66 'mux' 'tmp_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%filt_2_Q_1_load = load i3 %filt_2_Q_1_addr" [receiver.cpp:104]   --->   Operation 67 'load' 'filt_2_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%filt_2_Q_3_load = load i3 %filt_2_Q_3_addr" [receiver.cpp:104]   --->   Operation 68 'load' 'filt_2_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%filt_2_Q_5_load = load i3 %filt_2_Q_5_addr" [receiver.cpp:104]   --->   Operation 69 'load' 'filt_2_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 70 [1/2] (2.32ns)   --->   "%filt_2_Q_7_load = load i3 %filt_2_Q_7_addr" [receiver.cpp:104]   --->   Operation 70 'load' 'filt_2_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 71 [1/1] (2.18ns)   --->   "%tmp_3 = mux i18 @_ssdm_op_Mux.ap_auto.7i18.i3, i18 %filt_2_Q_1_load, i18 0, i18 %filt_2_Q_3_load, i18 0, i18 %filt_2_Q_5_load, i18 0, i18 %filt_2_Q_7_load, i3 %empty" [receiver.cpp:104]   --->   Operation 71 'mux' 'tmp_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.13ns)   --->   "%add_ln104 = add i18 %tmp_3, i18 %tmp_2" [receiver.cpp:104]   --->   Operation 72 'add' 'add_ln104' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [receiver.cpp:102]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [receiver.cpp:102]   --->   Operation 74 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i5 %lshr_ln9" [receiver.cpp:103]   --->   Operation 75 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%filt_3_I_addr_1 = getelementptr i18 %filt_3_I, i64 0, i64 %zext_ln103" [receiver.cpp:103]   --->   Operation 76 'getelementptr' 'filt_3_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln103, i5 %filt_3_I_addr_1" [receiver.cpp:103]   --->   Operation 77 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%filt_3_Q_addr_1 = getelementptr i18 %filt_3_Q, i64 0, i64 %zext_ln103" [receiver.cpp:104]   --->   Operation 78 'getelementptr' 'filt_3_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln104 = store i18 %add_ln104, i5 %filt_3_Q_addr_1" [receiver.cpp:104]   --->   Operation 79 'store' 'store_ln104' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.body174" [receiver.cpp:102]   --->   Operation 80 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filt_2_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_I_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_I_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_I_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_I_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_3_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_2_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_Q_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_Q_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_Q_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_2_Q_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt_3_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5                     (alloca           ) [ 0100]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i                       (load             ) [ 0110]
specpipeline_ln0        (specpipeline     ) [ 0000]
icmp_ln102              (icmp             ) [ 0110]
br_ln102                (br               ) [ 0000]
lshr_ln8                (partselect       ) [ 0000]
zext_ln102              (zext             ) [ 0000]
filt_2_I_addr           (getelementptr    ) [ 0110]
filt_2_I_2_addr         (getelementptr    ) [ 0110]
filt_2_I_4_addr         (getelementptr    ) [ 0110]
filt_2_I_6_addr         (getelementptr    ) [ 0110]
filt_2_I_1_addr         (getelementptr    ) [ 0110]
filt_2_I_3_addr         (getelementptr    ) [ 0110]
filt_2_I_5_addr         (getelementptr    ) [ 0110]
filt_2_I_7_addr         (getelementptr    ) [ 0110]
filt_2_Q_addr           (getelementptr    ) [ 0110]
filt_2_Q_2_addr         (getelementptr    ) [ 0110]
filt_2_Q_4_addr         (getelementptr    ) [ 0110]
filt_2_Q_6_addr         (getelementptr    ) [ 0110]
filt_2_Q_1_addr         (getelementptr    ) [ 0110]
filt_2_Q_3_addr         (getelementptr    ) [ 0110]
filt_2_Q_5_addr         (getelementptr    ) [ 0110]
filt_2_Q_7_addr         (getelementptr    ) [ 0110]
add_ln102               (add              ) [ 0000]
store_ln102             (store            ) [ 0000]
empty                   (trunc            ) [ 0000]
filt_2_I_load           (load             ) [ 0000]
filt_2_I_2_load         (load             ) [ 0000]
filt_2_I_4_load         (load             ) [ 0000]
filt_2_I_6_load         (load             ) [ 0000]
tmp                     (mux              ) [ 0000]
filt_2_I_1_load         (load             ) [ 0000]
filt_2_I_3_load         (load             ) [ 0000]
filt_2_I_5_load         (load             ) [ 0000]
filt_2_I_7_load         (load             ) [ 0000]
tmp_1                   (mux              ) [ 0000]
add_ln103               (add              ) [ 0101]
lshr_ln9                (partselect       ) [ 0101]
filt_2_Q_load           (load             ) [ 0000]
filt_2_Q_2_load         (load             ) [ 0000]
filt_2_Q_4_load         (load             ) [ 0000]
filt_2_Q_6_load         (load             ) [ 0000]
tmp_2                   (mux              ) [ 0000]
filt_2_Q_1_load         (load             ) [ 0000]
filt_2_Q_3_load         (load             ) [ 0000]
filt_2_Q_5_load         (load             ) [ 0000]
filt_2_Q_7_load         (load             ) [ 0000]
tmp_3                   (mux              ) [ 0000]
add_ln104               (add              ) [ 0101]
speclooptripcount_ln102 (speclooptripcount) [ 0000]
specloopname_ln102      (specloopname     ) [ 0000]
zext_ln103              (zext             ) [ 0000]
filt_3_I_addr_1         (getelementptr    ) [ 0000]
store_ln103             (store            ) [ 0000]
filt_3_Q_addr_1         (getelementptr    ) [ 0000]
store_ln104             (store            ) [ 0000]
br_ln102                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filt_2_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filt_2_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filt_2_I_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_I_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filt_2_I_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_I_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filt_2_I_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filt_2_I_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filt_2_I_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_I_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filt_2_I_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_I_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filt_3_I">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_3_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filt_2_Q">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_Q"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="filt_2_Q_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_Q_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="filt_2_Q_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_Q_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="filt_2_Q_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_Q_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="filt_2_Q_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_Q_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="filt_2_Q_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_Q_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="filt_2_Q_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_Q_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="filt_2_Q_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_2_Q_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="filt_3_Q">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_3_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i18.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_5_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="filt_2_I_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="18" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_I_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="filt_2_I_2_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="18" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_I_2_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="filt_2_I_4_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_I_4_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="filt_2_I_6_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="18" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_I_6_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_I_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_I_2_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_I_4_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_I_6_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="filt_2_I_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="18" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_I_1_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="filt_2_I_3_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="18" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_I_3_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="filt_2_I_5_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_I_5_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="filt_2_I_7_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="18" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_I_7_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_I_1_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_I_3_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_I_5_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_I_7_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="filt_2_Q_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="18" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_Q_addr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="filt_2_Q_2_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="18" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_Q_2_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="filt_2_Q_4_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_Q_4_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="filt_2_Q_6_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="18" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_Q_6_addr/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_Q_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_Q_2_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_Q_4_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_Q_6_load/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="filt_2_Q_1_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_Q_1_addr/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="filt_2_Q_3_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_Q_3_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="filt_2_Q_5_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="18" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_Q_5_addr/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="filt_2_Q_7_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="18" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_2_Q_7_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_Q_1_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_Q_3_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_Q_5_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_2_Q_7_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="filt_3_I_addr_1_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_3_I_addr_1/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln103_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="18" slack="1"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="filt_3_Q_addr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="18" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_3_Q_addr_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln104_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="18" slack="1"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln0_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln102_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="6" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="lshr_ln8_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="0" index="2" bw="3" slack="0"/>
<pin id="330" dir="0" index="3" bw="4" slack="0"/>
<pin id="331" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln102_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln102_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln102_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="6" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="18" slack="0"/>
<pin id="372" dir="0" index="1" bw="18" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="0" index="3" bw="18" slack="0"/>
<pin id="375" dir="0" index="4" bw="1" slack="0"/>
<pin id="376" dir="0" index="5" bw="18" slack="0"/>
<pin id="377" dir="0" index="6" bw="1" slack="0"/>
<pin id="378" dir="0" index="7" bw="18" slack="0"/>
<pin id="379" dir="0" index="8" bw="3" slack="0"/>
<pin id="380" dir="1" index="9" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="18" slack="0"/>
<pin id="392" dir="0" index="1" bw="18" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="0" index="3" bw="18" slack="0"/>
<pin id="395" dir="0" index="4" bw="1" slack="0"/>
<pin id="396" dir="0" index="5" bw="18" slack="0"/>
<pin id="397" dir="0" index="6" bw="1" slack="0"/>
<pin id="398" dir="0" index="7" bw="18" slack="0"/>
<pin id="399" dir="0" index="8" bw="3" slack="0"/>
<pin id="400" dir="1" index="9" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln103_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="18" slack="0"/>
<pin id="412" dir="0" index="1" bw="18" slack="0"/>
<pin id="413" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lshr_ln9_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="6" slack="1"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="0" index="3" bw="4" slack="0"/>
<pin id="421" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="0"/>
<pin id="427" dir="0" index="1" bw="18" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="0" index="3" bw="18" slack="0"/>
<pin id="430" dir="0" index="4" bw="1" slack="0"/>
<pin id="431" dir="0" index="5" bw="18" slack="0"/>
<pin id="432" dir="0" index="6" bw="1" slack="0"/>
<pin id="433" dir="0" index="7" bw="18" slack="0"/>
<pin id="434" dir="0" index="8" bw="3" slack="0"/>
<pin id="435" dir="1" index="9" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="18" slack="0"/>
<pin id="447" dir="0" index="1" bw="18" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="0" index="3" bw="18" slack="0"/>
<pin id="450" dir="0" index="4" bw="1" slack="0"/>
<pin id="451" dir="0" index="5" bw="18" slack="0"/>
<pin id="452" dir="0" index="6" bw="1" slack="0"/>
<pin id="453" dir="0" index="7" bw="18" slack="0"/>
<pin id="454" dir="0" index="8" bw="3" slack="0"/>
<pin id="455" dir="1" index="9" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln104_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="18" slack="0"/>
<pin id="467" dir="0" index="1" bw="18" slack="0"/>
<pin id="468" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln103_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="i_5_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="483" class="1005" name="i_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="1"/>
<pin id="485" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln102_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="493" class="1005" name="filt_2_I_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="1"/>
<pin id="495" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_I_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="filt_2_I_2_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="1"/>
<pin id="500" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_I_2_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="filt_2_I_4_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="1"/>
<pin id="505" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_I_4_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="filt_2_I_6_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_I_6_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="filt_2_I_1_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_I_1_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="filt_2_I_3_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="1"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_I_3_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="filt_2_I_5_addr_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="1"/>
<pin id="525" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_I_5_addr "/>
</bind>
</comp>

<comp id="528" class="1005" name="filt_2_I_7_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="1"/>
<pin id="530" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_I_7_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="filt_2_Q_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="1"/>
<pin id="535" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_Q_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="filt_2_Q_2_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="1"/>
<pin id="540" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_Q_2_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="filt_2_Q_4_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="1"/>
<pin id="545" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_Q_4_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="filt_2_Q_6_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="1"/>
<pin id="550" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_Q_6_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="filt_2_Q_1_addr_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="1"/>
<pin id="555" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_Q_1_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="filt_2_Q_3_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="1"/>
<pin id="560" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_Q_3_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="filt_2_Q_5_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="1"/>
<pin id="565" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_Q_5_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="filt_2_Q_7_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="filt_2_Q_7_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="add_ln103_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="18" slack="1"/>
<pin id="575" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="578" class="1005" name="lshr_ln9_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln9 "/>
</bind>
</comp>

<comp id="583" class="1005" name="add_ln104_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="18" slack="1"/>
<pin id="585" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="56" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="78" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="85" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="92" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="99" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="130" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="137" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="144" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="151" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="182" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="189" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="196" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="203" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="234" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="241" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="248" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="255" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="56" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="317" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="347"><net_src comp="336" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="348"><net_src comp="336" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="350"><net_src comp="336" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="351"><net_src comp="336" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="352"><net_src comp="336" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="353"><net_src comp="336" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="354"><net_src comp="336" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="355"><net_src comp="336" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="360"><net_src comp="317" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="382"><net_src comp="106" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="384"><net_src comp="112" pin="3"/><net_sink comp="370" pin=3"/></net>

<net id="385"><net_src comp="62" pin="0"/><net_sink comp="370" pin=4"/></net>

<net id="386"><net_src comp="118" pin="3"/><net_sink comp="370" pin=5"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="370" pin=6"/></net>

<net id="388"><net_src comp="124" pin="3"/><net_sink comp="370" pin=7"/></net>

<net id="389"><net_src comp="367" pin="1"/><net_sink comp="370" pin=8"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="158" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="404"><net_src comp="164" pin="3"/><net_sink comp="390" pin=3"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="390" pin=4"/></net>

<net id="406"><net_src comp="170" pin="3"/><net_sink comp="390" pin=5"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="390" pin=6"/></net>

<net id="408"><net_src comp="176" pin="3"/><net_sink comp="390" pin=7"/></net>

<net id="409"><net_src comp="367" pin="1"/><net_sink comp="390" pin=8"/></net>

<net id="414"><net_src comp="390" pin="9"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="370" pin="9"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="437"><net_src comp="210" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="439"><net_src comp="216" pin="3"/><net_sink comp="425" pin=3"/></net>

<net id="440"><net_src comp="62" pin="0"/><net_sink comp="425" pin=4"/></net>

<net id="441"><net_src comp="222" pin="3"/><net_sink comp="425" pin=5"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="425" pin=6"/></net>

<net id="443"><net_src comp="228" pin="3"/><net_sink comp="425" pin=7"/></net>

<net id="444"><net_src comp="367" pin="1"/><net_sink comp="425" pin=8"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="457"><net_src comp="262" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="458"><net_src comp="62" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="459"><net_src comp="268" pin="3"/><net_sink comp="445" pin=3"/></net>

<net id="460"><net_src comp="62" pin="0"/><net_sink comp="445" pin=4"/></net>

<net id="461"><net_src comp="274" pin="3"/><net_sink comp="445" pin=5"/></net>

<net id="462"><net_src comp="62" pin="0"/><net_sink comp="445" pin=6"/></net>

<net id="463"><net_src comp="280" pin="3"/><net_sink comp="445" pin=7"/></net>

<net id="464"><net_src comp="367" pin="1"/><net_sink comp="445" pin=8"/></net>

<net id="469"><net_src comp="445" pin="9"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="425" pin="9"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="471" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="479"><net_src comp="74" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="486"><net_src comp="317" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="492"><net_src comp="320" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="78" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="501"><net_src comp="85" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="506"><net_src comp="92" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="511"><net_src comp="99" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="516"><net_src comp="130" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="521"><net_src comp="137" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="526"><net_src comp="144" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="531"><net_src comp="151" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="536"><net_src comp="182" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="541"><net_src comp="189" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="546"><net_src comp="196" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="551"><net_src comp="203" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="556"><net_src comp="234" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="561"><net_src comp="241" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="566"><net_src comp="248" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="571"><net_src comp="255" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="576"><net_src comp="410" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="581"><net_src comp="416" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="586"><net_src comp="465" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="306" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filt_3_I | {3 }
	Port: filt_3_Q | {3 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_I | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_I_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_I_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_I_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_I_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_I_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_I_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_I_7 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_Q | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_Q_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_Q_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_Q_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_Q_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_Q_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_Q_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_102_6 : filt_2_Q_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln102 : 2
		br_ln102 : 3
		lshr_ln8 : 2
		zext_ln102 : 3
		filt_2_I_addr : 4
		filt_2_I_2_addr : 4
		filt_2_I_4_addr : 4
		filt_2_I_6_addr : 4
		filt_2_I_load : 5
		filt_2_I_2_load : 5
		filt_2_I_4_load : 5
		filt_2_I_6_load : 5
		filt_2_I_1_addr : 4
		filt_2_I_3_addr : 4
		filt_2_I_5_addr : 4
		filt_2_I_7_addr : 4
		filt_2_I_1_load : 5
		filt_2_I_3_load : 5
		filt_2_I_5_load : 5
		filt_2_I_7_load : 5
		filt_2_Q_addr : 4
		filt_2_Q_2_addr : 4
		filt_2_Q_4_addr : 4
		filt_2_Q_6_addr : 4
		filt_2_Q_load : 5
		filt_2_Q_2_load : 5
		filt_2_Q_4_load : 5
		filt_2_Q_6_load : 5
		filt_2_Q_1_addr : 4
		filt_2_Q_3_addr : 4
		filt_2_Q_5_addr : 4
		filt_2_Q_7_addr : 4
		filt_2_Q_1_load : 5
		filt_2_Q_3_load : 5
		filt_2_Q_5_load : 5
		filt_2_Q_7_load : 5
		add_ln102 : 2
		store_ln102 : 3
	State 2
		tmp : 1
		tmp_1 : 1
		add_ln103 : 2
		tmp_2 : 1
		tmp_3 : 1
		add_ln104 : 2
	State 3
		filt_3_I_addr_1 : 1
		store_ln103 : 2
		filt_3_Q_addr_1 : 1
		store_ln104 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |     tmp_fu_370    |    0    |    37   |
|    mux   |    tmp_1_fu_390   |    0    |    37   |
|          |    tmp_2_fu_425   |    0    |    37   |
|          |    tmp_3_fu_445   |    0    |    37   |
|----------|-------------------|---------|---------|
|          |  add_ln102_fu_356 |    0    |    14   |
|    add   |  add_ln103_fu_410 |    0    |    25   |
|          |  add_ln104_fu_465 |    0    |    25   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln102_fu_320 |    0    |    14   |
|----------|-------------------|---------|---------|
|partselect|  lshr_ln8_fu_326  |    0    |    0    |
|          |  lshr_ln9_fu_416  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln102_fu_336 |    0    |    0    |
|          | zext_ln103_fu_471 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    empty_fu_367   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   226   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln103_reg_573   |   18   |
|   add_ln104_reg_583   |   18   |
|filt_2_I_1_addr_reg_513|    3   |
|filt_2_I_2_addr_reg_498|    3   |
|filt_2_I_3_addr_reg_518|    3   |
|filt_2_I_4_addr_reg_503|    3   |
|filt_2_I_5_addr_reg_523|    3   |
|filt_2_I_6_addr_reg_508|    3   |
|filt_2_I_7_addr_reg_528|    3   |
| filt_2_I_addr_reg_493 |    3   |
|filt_2_Q_1_addr_reg_553|    3   |
|filt_2_Q_2_addr_reg_538|    3   |
|filt_2_Q_3_addr_reg_558|    3   |
|filt_2_Q_4_addr_reg_543|    3   |
|filt_2_Q_5_addr_reg_563|    3   |
|filt_2_Q_6_addr_reg_548|    3   |
|filt_2_Q_7_addr_reg_568|    3   |
| filt_2_Q_addr_reg_533 |    3   |
|      i_5_reg_476      |    6   |
|       i_reg_483       |    6   |
|   icmp_ln102_reg_489  |    1   |
|    lshr_ln9_reg_578   |    5   |
+-----------------------+--------+
|         Total         |   102  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_176 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_228 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   226  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   144  |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   102  |   370  |
+-----------+--------+--------+--------+
