
*** Running vivado
    with args -log forw_back_forw_back_0_15.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source forw_back_forw_back_0_15.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source forw_back_forw_back_0_15.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.cache/ip 
Command: synth_design -top forw_back_forw_back_0_15 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1301.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'forw_back_forw_back_0_15' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/synth/forw_back_forw_back_0_15.v:59]
INFO: [Synth 8-6157] synthesizing module 'forw_back' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back.v:12]
	Parameter ap_ST_fsm_state1 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state6 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state8 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state9 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state10 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state14 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state15 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state16 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state17 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state18 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state22 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 79'b0000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 79'b0000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 79'b0000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 79'b0000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 79'b0000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 79'b0000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 79'b0000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 79'b0000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 79'b0000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 79'b0000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 79'b0000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 79'b0000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 79'b0000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 79'b0000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 79'b0000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 79'b0000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 79'b0000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 79'b0000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 79'b0000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 79'b0000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 79'b0000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 79'b0000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 79'b0000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 79'b0000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 79'b0000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 79'b0000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 79'b0000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 79'b0000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 79'b0000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 79'b0000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 79'b0000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 79'b0000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 79'b0000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 79'b0000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 79'b0000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 79'b0000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 79'b0000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 79'b0000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 79'b0000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 79'b0000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 79'b0000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 79'b0000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 79'b0000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 79'b0000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 79'b0000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 79'b0000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 79'b0000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 79'b0000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 79'b0000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 79'b0000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 79'b0000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 79'b0000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 79'b0000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 79'b0000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 79'b0000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 79'b0001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 79'b0010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp9_stage0 bound to: 79'b0100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 79'b1000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back.v:250]
INFO: [Synth 8-6157] synthesizing module 'forw_back_conv_kevdy' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_conv_kevdy.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_conv_kevdy_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_conv_kevdy.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_conv_kevdy.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_conv_kevdy_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_conv_kevdy.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_conv_kevdy_ram' (1#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_conv_kevdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_conv_kevdy' (2#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_conv_kevdy.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_hiddxdS' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddxdS.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_hiddxdS_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddxdS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 720 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddxdS.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_fc_hiddxdS_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddxdS.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_hiddxdS_ram' (3#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddxdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_hiddxdS' (4#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddxdS.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_hiddyd2' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddyd2.v:53]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_hiddyd2_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddyd2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddyd2.v:21]
INFO: [Synth 8-3876] $readmem data file './forw_back_fc_hiddyd2_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddyd2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_hiddyd2_ram' (5#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_hiddyd2' (6#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_hiddyd2.v:53]
INFO: [Synth 8-6157] synthesizing module 'forw_back_mnist_dzec' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_mnist_dzec.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 900 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_mnist_dzec_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_mnist_dzec.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 900 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_mnist_dzec.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_mnist_dzec_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_mnist_dzec.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_mnist_dzec_ram' (7#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_mnist_dzec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_mnist_dzec' (8#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_mnist_dzec.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_max_pooAem' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooAem.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 196 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_max_pooAem_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooAem.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 196 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooAem.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_max_pooAem_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooAem.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_max_pooAem_ram' (9#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_max_pooAem' (10#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooAem.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_max_pooCeG' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooCeG.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_max_pooCeG_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooCeG.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooCeG.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_max_pooCeG_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooCeG.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_max_pooCeG_ram' (11#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooCeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_max_pooCeG' (12#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_max_pooCeG.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_in_1_0' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_in_1_0.v:59]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_in_1_0_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_in_1_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_in_1_0.v:23]
INFO: [Synth 8-3876] $readmem data file './forw_back_fc_in_1_0_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_in_1_0.v:26]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_in_1_0_ram' (13#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_in_1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_in_1_0' (14#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_in_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_out_DeQ' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_out_DeQ.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_out_DeQ_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_out_DeQ.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_out_DeQ.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_fc_out_DeQ_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_out_DeQ.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_out_DeQ_ram' (15#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_out_DeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_out_DeQ' (16#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fc_out_DeQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'forward_fc_out_2_0' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_fc_out_2_0.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fc_out_2_0_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_fc_out_2_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_fc_out_2_0.v:19]
INFO: [Synth 8-3876] $readmem data file './forward_fc_out_2_0_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_fc_out_2_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forward_fc_out_2_0_ram' (17#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_fc_out_2_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_fc_out_2_0' (18#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_fc_out_2_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_ctrl_s_axi' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_ctrl_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_FLAG_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_FLAG_CTRL bound to: 7'b0010100 
	Parameter ADDR_IN_R_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_IN_R_CTRL bound to: 7'b0011100 
	Parameter ADDR_CONV1_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_CONV1_CTRL bound to: 7'b0100100 
	Parameter ADDR_CONV2_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_CONV2_CTRL bound to: 7'b0101100 
	Parameter ADDR_FC1_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_FC1_CTRL bound to: 7'b0110100 
	Parameter ADDR_FC2_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_FC2_CTRL bound to: 7'b0111100 
	Parameter ADDR_OUT_R_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_OUT_R_CTRL bound to: 7'b1000100 
	Parameter ADDR_LABEL_R_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_LABEL_R_CTRL bound to: 7'b1001100 
	Parameter ADDR_LR_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_LR_CTRL bound to: 7'b1010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_ctrl_s_axi.v:247]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_ctrl_s_axi' (19#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_ctrl_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_throttl' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_throttl' (20#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_write' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_fifo' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_fifo' (21#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_reg_slice' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_reg_slice' (22#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_fifo__parameterized0' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_fifo__parameterized0' (22#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_buffer' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_buffer' (23#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_fifo__parameterized1' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_fifo__parameterized1' (23#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_fifo__parameterized2' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_fifo__parameterized2' (23#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_write' (24#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_read' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_buffer__parameterized0' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_buffer__parameterized0' (24#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_reg_slice__parameterized0' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_reg_slice__parameterized0' (24#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_read' (25#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi' (26#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'forward' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward.v:10]
	Parameter ap_ST_fsm_state1 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 107'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 107'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 107'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 107'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 107'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 107'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 107'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 107'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 107'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 107'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 107'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 107'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 107'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 107'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 107'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 107'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 107'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 107'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 107'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 107'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 107'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 107'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 107'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 107'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 107'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 107'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 107'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 107'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 107'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 107'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 107'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 107'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 107'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 107'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 107'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 107'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 107'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 107'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 107'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 107'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 107'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 107'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 107'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 107'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 107'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 107'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 107'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 107'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 107'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 107'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 107'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 107'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 107'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 107'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 107'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 107'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 107'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 107'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 107'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 107'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 107'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 107'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward.v:259]
INFO: [Synth 8-6157] synthesizing module 'forward_conv_out_1' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_1.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_conv_out_1_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_1.v:19]
INFO: [Synth 8-3876] $readmem data file './forward_conv_out_1_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forward_conv_out_1_ram' (27#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_conv_out_1' (28#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'forward_conv_out_2' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_2.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_conv_out_2_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_2.v:19]
INFO: [Synth 8-3876] $readmem data file './forward_conv_out_2_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forward_conv_out_2_ram' (29#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_conv_out_2' (30#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_conv_out_2.v:43]
INFO: [Synth 8-6157] synthesizing module 'forward_max_poo_ofYi' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_max_poo_ofYi.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_max_poo_ofYi_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_max_poo_ofYi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_max_poo_ofYi.v:22]
INFO: [Synth 8-3876] $readmem data file './forward_max_poo_ofYi_ram.dat' is read successfully [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_max_poo_ofYi.v:25]
INFO: [Synth 8-6155] done synthesizing module 'forward_max_poo_ofYi_ram' (31#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_max_poo_ofYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_max_poo_ofYi' (32#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward_max_poo_ofYi.v:55]
INFO: [Synth 8-6157] synthesizing module 'Conv2d_4' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state13 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:64]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fadd_32bkb' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fadd_32bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fadd_2_full_dsp_32' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fadd_2_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fadd_2_full_dsp_32' (50#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fadd_32bkb' (51#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fadd_32bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fmul_32cud' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fmul_32cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fmul_1_max_dsp_32' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fmul_1_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fmul_1_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fmul_1_max_dsp_32' (59#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fmul_1_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fmul_32cud' (60#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fmul_32cud.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:824]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d_4' (61#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv2d_3' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state13 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:64]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:824]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d_3' (62#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'MaxPool2d_1' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'forw_back_sitofp_dEe' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_sitofp_dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_sitofp_2_no_dsp_32' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_sitofp_2_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_sitofp_2_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_sitofp_2_no_dsp_32' (71#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_sitofp_2_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_sitofp_dEe' (72#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_sitofp_dEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fcmp_32eOg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fcmp_32eOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fcmp_0_no_dsp_32' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fcmp_0_no_dsp_32' (76#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fcmp_32eOg' (77#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fcmp_32eOg.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d_1.v:585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d_1.v:587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d_1.v:635]
INFO: [Synth 8-6155] done synthesizing module 'MaxPool2d_1' (78#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'MaxPool2d' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d.v:74]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d.v:585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d.v:587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d.v:635]
INFO: [Synth 8-6155] done synthesizing module 'MaxPool2d' (79#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d.v:10]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fptruncg8j' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fptruncg8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fptrunc_0_no_dsp_64' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fptrunc_0_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fptrunc_0_no_dsp_64' (82#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fptruncg8j' (83#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fptruncg8j.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fpext_3hbi' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fpext_3hbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fpext_0_no_dsp_32' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fpext_0_no_dsp_32' (84#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fpext_3hbi' (85#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fpext_3hbi.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_dadd_64ibs' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_dadd_64ibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_dadd_3_full_dsp_64' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dadd_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_dadd_3_full_dsp_64' (94#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_dadd_64ibs' (95#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_dadd_64ibs.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_dmul_64jbC' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_dmul_64jbC.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_dmul_3_max_dsp_64' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dmul_3_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dmul_3_max_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_dmul_3_max_dsp_64' (98#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dmul_3_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_dmul_64jbC' (99#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_dmul_64jbC.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_ddiv_64kbM' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_ddiv_64kbM.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 22 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_ddiv_20_no_dsp_64' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_ddiv_20_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_ddiv_20_no_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_ddiv_20_no_dsp_64' (104#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_ddiv_20_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_ddiv_64kbM' (105#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_ddiv_64kbM.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_dexp_64lbW' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_dexp_64lbW.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_dexp_11_full_dsp_64' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dexp_11_full_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 11 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dexp_11_full_dsp_64.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_dexp_11_full_dsp_64' (120#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_dexp_11_full_dsp_64.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_dexp_64lbW' (121#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_dexp_64lbW.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward.v:2155]
INFO: [Synth 8-6155] done synthesizing module 'forward' (122#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forward.v:10]
INFO: [Synth 8-6157] synthesizing module 'backward' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:10]
	Parameter ap_ST_fsm_state1 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 96'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 96'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 96'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 96'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 96'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 96'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 96'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 96'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 96'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 96'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 96'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 96'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 96'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 96'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 96'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 96'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 96'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 96'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 96'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 96'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 96'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 96'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 96'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 96'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 96'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 96'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 96'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 96'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 96'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 96'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 96'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 96'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 96'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 96'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 96'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 96'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 96'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 96'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 96'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 96'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 96'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 96'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 96'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 96'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 96'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 96'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 96'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 96'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 96'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 96'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 96'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 96'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 96'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 96'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 96'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 96'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 96'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 96'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 96'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 96'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 96'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 96'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 96'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:332]
INFO: [Synth 8-6157] synthesizing module 'backward_grad_2' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_2.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_grad_2_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_grad_2_ram' (123#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_grad_2' (124#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_2.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_wgrad_2' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_2.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_wgrad_2_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_wgrad_2_ram' (125#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_wgrad_2' (126#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_2.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_rgrad_1' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_rgrad_1.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_rgrad_1_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_rgrad_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_rgrad_1.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_rgrad_1_ram' (127#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_rgrad_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_rgrad_1' (128#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_rgrad_1.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_wgrad_1' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_1.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_wgrad_1_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 720 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_1.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_wgrad_1_ram' (129#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_wgrad_1' (130#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_wgrad_1.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_grad_0' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_0.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_grad_0_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_grad_0_ram' (131#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_grad_0' (132#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_grad_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grancg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grancg.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grancg_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grancg.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grancg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grancg_ram' (133#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grancg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grancg' (134#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grancg.v:52]
INFO: [Synth 8-6157] synthesizing module 'backward_kernel_gocq' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_kernel_gocq.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_kernel_gocq_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_kernel_gocq.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_kernel_gocq.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_kernel_gocq_ram' (135#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_kernel_gocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_kernel_gocq' (136#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_kernel_gocq.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grapcA' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grapcA.v:56]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grapcA_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grapcA.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grapcA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grapcA_ram' (137#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grapcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grapcA' (138#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grapcA.v:56]
INFO: [Synth 8-6157] synthesizing module 'backward_pool_grarcU' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_pool_grarcU.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 196 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_pool_grarcU_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_pool_grarcU.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 196 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_pool_grarcU.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_pool_grarcU_ram' (139#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_pool_grarcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_pool_grarcU' (140#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_pool_grarcU.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grasc4' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grasc4.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grasc4_ram' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grasc4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grasc4.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grasc4_ram' (141#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grasc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grasc4' (142#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward_conv_grasc4.v:40]
INFO: [Synth 8-6157] synthesizing module 'Conv2d_1' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state13 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:64]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:819]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d_1' (143#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv2d' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state12 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:64]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:739]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d' (144#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv2d_2' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state12 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:64]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:735]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d_2' (145#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixBackPropagatio' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MatrixBackPropagatio.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MatrixBackPropagatio.v:63]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fsub_32mb6' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fsub_32mb6.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fsub_2_full_dsp_32' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fsub_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fsub_2_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fsub_2_full_dsp_32' (146#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_fsub_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fsub_32mb6' (147#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fsub_32mb6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MatrixBackPropagatio' (148#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MatrixBackPropagatio.v:10]
INFO: [Synth 8-6157] synthesizing module 'Padding' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Padding.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Padding.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Padding' (149#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Padding.v:10]
INFO: [Synth 8-6157] synthesizing module 'MaxPooBackPropagatio_1' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio_1.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio_1.v:376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio_1.v:378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio_1.v:422]
INFO: [Synth 8-6155] done synthesizing module 'MaxPooBackPropagatio_1' (150#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'MaxPooBackPropagatio' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio.v:376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio.v:378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio.v:422]
INFO: [Synth 8-6155] done synthesizing module 'MaxPooBackPropagatio' (151#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio.v:10]
INFO: [Synth 8-6157] synthesizing module 'forw_back_faddfsuudo' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_faddfsuudo.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_faddfsub_2_full_dsp_32' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_faddfsub_2_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_faddfsub_2_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_faddfsub_2_full_dsp_32' (152#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/ip/forw_back_ap_faddfsub_2_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_faddfsuudo' (153#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_faddfsuudo.v:8]
INFO: [Synth 8-6155] done synthesizing module 'backward' (154#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:10]
INFO: [Synth 8-6155] done synthesizing module 'forw_back' (155#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back.v:12]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_forw_back_0_15' (156#1) [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/synth/forw_back_forw_back_0_15.v:59]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized25 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized144 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized144 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized144 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized144 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized144 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized110 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized110 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized110 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized110 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized110 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[47]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[46]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[45]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[44]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[43]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[42]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[41]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[40]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[39]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[38]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[37]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[36]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[35]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[34]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1567.957 ; gain = 266.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1581.574 ; gain = 279.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1581.574 ; gain = 279.945
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8342 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/constraints/forw_back_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ip/forw_back_forw_back_0_15/constraints/forw_back_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/forw_back_forw_back_0_15_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/forw_back_forw_back_0_15_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1932.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 180 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 56 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 29 instances
  FDE => FDRE: 95 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1945.727 ; gain = 13.477
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1945.727 ; gain = 644.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1945.727 ; gain = 644.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/forw_back_forw_back_0_15_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1945.727 ; gain = 644.098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'forw_back_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'forw_back_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forw_back_data_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_data_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forw_back_data_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'zext_ln32_reg_787_reg[31:5]' into 'row_cast_reg_775_reg[31:5]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:768]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:804]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:820]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:822]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:808]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln28_reg_753_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:448]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln32_reg_787_reg[31:4]' into 'row_cast_reg_775_reg[31:4]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:768]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:802]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:820]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:822]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:806]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'output_matrix_addr_reg_610_reg[7:0]' into 'locate_matrix_addr_reg_615_reg[7:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d_1.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln45_reg_587_reg' and it is trimmed from '8' to '7' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d_1.v:335]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'output_matrix_addr_reg_610_reg[5:0]' into 'locate_matrix_addr_reg_615_reg[5:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln45_reg_587_reg' and it is trimmed from '6' to '5' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPool2d.v:335]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:799]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:817]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:803]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'row_cast_reg_610_reg[1:0]' into 'row_cast3_reg_604_reg[1:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:357]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:739]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:735]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d.v:723]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'row_cast_reg_608_reg[1:0]' into 'row_cast3_reg_602_reg[1:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:357]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:731]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:723]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_2.v:735]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln125_reg_173_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MatrixBackPropagatio.v:181]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln116_reg_950_reg' and it is trimmed from '7' to '6' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Padding.v:216]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln97_reg_477_reg' and it is trimmed from '9' to '8' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio_1.v:202]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln101_reg_498_reg' and it is trimmed from '8' to '7' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio_1.v:196]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln97_reg_477_reg' and it is trimmed from '7' to '6' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio.v:202]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln101_reg_498_reg' and it is trimmed from '6' to '5' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/MaxPooBackPropagatio.v:196]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'shl_ln2_reg_1560_reg[2:0]' into 'shl_ln_reg_1514_reg[2:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2888]
INFO: [Synth 8-4471] merging register 'shl_ln82_1_reg_1565_reg[0:0]' into 'shl_ln75_1_reg_1519_reg[0:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2894]
INFO: [Synth 8-4471] merging register 'shl_ln75_3_reg_1665_reg[1:0]' into 'lr_in_addr_reg_1473_reg[31:30]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2882]
INFO: [Synth 8-4471] merging register 'shl_ln82_2_reg_1706_reg[3:0]' into 'shl_ln75_2_reg_1660_reg[3:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2892]
INFO: [Synth 8-4471] merging register 'shl_ln82_3_reg_1711_reg[1:0]' into 'lr_in_addr_reg_1473_reg[31:30]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2890]
INFO: [Synth 8-4471] merging register 'shl_ln4_reg_1783_reg[3:0]' into 'shl_ln75_2_reg_1660_reg[3:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2872]
INFO: [Synth 8-4471] merging register 'shl_ln125_1_reg_1788_reg[1:0]' into 'lr_in_addr_reg_1473_reg[31:30]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2878]
INFO: [Synth 8-4471] merging register 'shl_ln125_2_reg_1824_reg[2:0]' into 'shl_ln_reg_1514_reg[2:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2876]
INFO: [Synth 8-4471] merging register 'shl_ln125_3_reg_1829_reg[0:0]' into 'shl_ln75_1_reg_1519_reg[0:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:2874]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln109_reg_1742_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1435]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln109_3_reg_1765_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1686]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln109_reg_1747_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1434]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'shl_ln75_3_reg_1665_reg[7:2]' into 'shl_ln75_2_reg_1660_reg[9:4]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1473]
INFO: [Synth 8-4471] merging register 'shl_ln75_1_reg_1519_reg[5:1]' into 'shl_ln_reg_1514_reg[7:3]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1480]
INFO: [Synth 8-4471] merging register 'shl_ln82_3_reg_1711_reg[7:2]' into 'shl_ln82_2_reg_1706_reg[9:4]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1489]
INFO: [Synth 8-4471] merging register 'shl_ln82_1_reg_1565_reg[5:1]' into 'shl_ln2_reg_1560_reg[7:3]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1666]
INFO: [Synth 8-4471] merging register 'shl_ln125_1_reg_1788_reg[7:2]' into 'shl_ln4_reg_1783_reg[9:4]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1672]
INFO: [Synth 8-4471] merging register 'shl_ln125_3_reg_1829_reg[5:1]' into 'shl_ln125_2_reg_1824_reg[7:3]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/backward.v:1680]
INFO: [Synth 8-4471] merging register 'data_addr_1_reg_1003_reg[31:30]' into 'data_addr_reg_997_reg[31:30]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back.v:3663]
INFO: [Synth 8-4471] merging register 'data_addr_2_reg_1010_reg[31:30]' into 'data_addr_reg_997_reg[31:30]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back.v:3664]
INFO: [Synth 8-4471] merging register 'data_addr_3_reg_1017_reg[31:30]' into 'data_addr_reg_997_reg[31:30]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back.v:3665]
INFO: [Synth 8-4471] merging register 'data_addr_4_reg_1024_reg[31:30]' into 'data_addr_reg_997_reg[31:30]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back.v:3666]
INFO: [Synth 8-4471] merging register 'data_addr_5_reg_1031_reg[31:30]' into 'data_addr_reg_997_reg[31:30]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back.v:3667]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"forw_back_fc_hiddxdS_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "forw_back_fc_hiddxdS_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"forw_back_mnist_dzec_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "forw_back_mnist_dzec_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"forw_back_fc_in_1_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "forw_back_fc_in_1_0_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "forw_back_fc_in_1_0_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'forw_back_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'forw_back_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forw_back_data_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forw_back_data_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"forward_conv_out_1_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "forward_conv_out_1_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"forward_max_poo_ofYi_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "forward_max_poo_ofYi_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"backward_wgrad_1_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "backward_wgrad_1_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"backward_conv_grancg_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "backward_conv_grancg_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"backward_conv_grapcA_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "backward_conv_grapcA_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "backward_conv_grapcA_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"backward_conv_grasc4_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "backward_conv_grasc4_ram:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 1945.727 ; gain = 644.098
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'forw_back_fadd_32bkb:/forw_back_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_fadd_32bkb:/forw_back_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fadd_32bkb:/forw_back_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_fadd_32bkb:/forw_back_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_fmul_32cud:/forw_back_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_fmul_32cud:/forw_back_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fmul_32cud:/forw_back_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_fmul_32cud:/forw_back_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized0) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized81) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized81) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized81) to 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized81) to 'inst/grp_forward_fu_589/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/grp_forward_fu_589/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_backward_fu_625/grp_MatrixBackPropagatio_fu_716/forw_back_fsub_32mb6_U79/forw_back_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_backward_fu_625/grp_MatrixBackPropagatio_fu_716/forw_back_fsub_32mb6_U79/forw_back_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_backward_fu_625/grp_MatrixBackPropagatio_fu_716/forw_back_fsub_32mb6_U79/forw_back_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_backward_fu_625/grp_MatrixBackPropagatio_fu_716/forw_back_fsub_32mb6_U79/forw_back_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_backward_fu_625/forw_back_faddfsuudo_U85/forw_back_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_backward_fu_625/forw_back_faddfsuudo_U85/forw_back_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_backward_fu_625/forw_back_faddfsuudo_U85/forw_back_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_backward_fu_625/forw_back_faddfsuudo_U85/forw_back_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |forw_back_ddiv_64kbM |           1|     19511|
|2     |forward__GB1         |           1|      6662|
|3     |forward__GB2         |           1|     13788|
|4     |forward__GB3         |           1|     16631|
|5     |forw_back__GC0       |           1|     35804|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'forw_back_fptruncg8j_U27/ce_r_reg' into 'forw_back_dadd_64ibs_U30/ce_r_reg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fptruncg8j.v:49]
INFO: [Synth 8-4471] merging register 'forw_back_dmul_64jbC_U31/ce_r_reg' into 'forw_back_dadd_64ibs_U30/ce_r_reg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_dmul_64jbC.v:50]
INFO: [Synth 8-4471] merging register 'forw_back_dmul_64jbC_U31/din0_buf1_reg[63:0]' into 'forw_back_dadd_64ibs_U30/din0_buf1_reg[63:0]' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_dmul_64jbC.v:52]
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const1>
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_3.v:784]
INFO: [Synth 8-4471] merging register 'forw_back_fpext_3hbi_U28/ce_r_reg' into 'forw_back_dexp_64lbW_U33/ce_r_reg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fpext_3hbi.v:49]
INFO: [Synth 8-4471] merging register 'forw_back_fcmp_32eOg_U21/ce_r_reg' into 'forw_back_sitofp_dEe_U20/ce_r_reg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fcmp_32eOg.v:99]
INFO: [Synth 8-4471] merging register 'forw_back_fcmp_32eOg_U9/ce_r_reg' into 'forw_back_sitofp_dEe_U8/ce_r_reg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fcmp_32eOg.v:99]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_4.v:784]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/Conv2d_1.v:779]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U75/ce_r_reg' into 'forw_back_fadd_32bkb_U74/ce_r_reg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U60/ce_r_reg' into 'forw_back_fadd_32bkb_U59/ce_r_reg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U80/ce_r_reg' into 'forw_back_fsub_32mb6_U79/ce_r_reg' [c:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.srcs/sources_1/bd/forw_back/ipshared/03fb/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/conv_out_1_U/forward_conv_out_1_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/conv_out_1_U/forward_conv_out_1_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/fc_hidden_layer1_U/forw_back_fc_hiddxdS_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/fc_hidden_layer1_U/forw_back_fc_hiddxdS_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/mnist_data_U/forw_back_mnist_dzec_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/mnist_data_U/forw_back_mnist_dzec_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/fc_in_1_0_U/forw_back_fc_in_1_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/fc_in_1_0_U/forw_back_fc_in_1_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/fc_in_1_0_U/forw_back_fc_in_1_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_12_0/grp_backward_fu_625/wgrad_1_U/backward_wgrad_1_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/i_12_0/grp_backward_fu_625/wgrad_1_U/backward_wgrad_1_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_12_0/grp_backward_fu_625/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/i_12_0/grp_backward_fu_625/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_12_0/grp_backward_fu_625/conv_grad_2_padding_U/backward_conv_grapcA_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/i_12_0/grp_backward_fu_625/conv_grad_2_padding_U/backward_conv_grapcA_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/i_12_0/grp_backward_fu_625/conv_grad_2_padding_U/backward_conv_grapcA_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_12_0/grp_backward_fu_625/conv_grad_1_U/backward_conv_grasc4_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/i_12_0/grp_backward_fu_625/conv_grad_1_U/backward_conv_grasc4_ram_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dmul_64jbC_U31/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\j_0_i14_cast5_reg_1178_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\j_0_i14_cast5_reg_1178_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\j_0_i_cast8_reg_1101_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\j_0_i_cast8_reg_1101_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\j_0_i_cast8_reg_1101_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\zext_ln54_5_reg_1091_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\zext_ln54_3_reg_1071_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\zext_ln54_1_reg_1051_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_1_reg_1051_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_1_reg_1051_reg[2]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_1_reg_1051_reg[3]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_1_reg_1051_reg[4]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_1_reg_1051_reg[5]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\zext_ln54_4_reg_1081_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\zext_ln54_2_reg_1061_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\zext_ln54_reg_1041_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_reg_1041_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_reg_1041_reg[2]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_reg_1041_reg[3]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_reg_1041_reg[4]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_reg_1041_reg[5]' (FDE) to 'inst/grp_forward_fu_589i_12_1/sub_ln54_reg_1033_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_1/\forw_back_dadd_64ibs_U30/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_1/\sub_ln54_reg_1033_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_5_reg_1091_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_1/zext_ln54_4_reg_1081_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_3_reg_1071_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_1/zext_ln54_2_reg_1061_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_1/zext_ln54_5_reg_1091_reg[2]' (FDE) to 'inst/grp_forward_fu_589i_12_1/zext_ln54_4_reg_1081_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/forw_back_fmul_32cud_U16/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/forw_back_fadd_32bkb_U15/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/select_ln28_16_reg_748_reg[2]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/zext_ln28_reg_753_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/select_ln28_16_reg_748_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/zext_ln28_reg_753_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/select_ln28_16_reg_748_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/zext_ln28_reg_753_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/select_ln28_16_reg_748_reg[3]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/zext_ln28_reg_753_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/select_ln28_13_reg_743_reg[3]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/row_cast_reg_775_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/select_ln28_13_reg_743_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/row_cast_reg_775_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/select_ln28_13_reg_743_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/row_cast_reg_775_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/select_ln28_13_reg_743_reg[2]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/row_cast_reg_775_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\forw_back_dexp_64lbW_U33/forw_back_ap_dexp_11_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_589i_12_2/\forw_back_dexp_64lbW_U33/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/out_matrix_addr_reg_782_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/row_cast_reg_775_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/out_matrix_addr_reg_782_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_2/grp_Conv2d_3_fu_506/row_cast_reg_775_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_589i_12_2/\grp_Conv2d_3_fu_506/row_cast_reg_775_reg[20] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[2]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[3]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[4]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[5]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[6]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[7]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[8]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[9]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[10]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[11]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[12]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[13]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[14]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[15]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[16]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[17]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[18]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[19]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[20]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[21]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[22]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[23]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[24]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[25]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[26]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[27]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[59]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[61]' (FDE) to 'inst/grp_forward_fu_589i_12_2/tmp_8_reg_1260_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_fpext_3hbi_U28/dout_r_reg[59]' (FD) to 'inst/grp_forward_fu_589i_12_2/forw_back_fpext_3hbi_U28/dout_r_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/forw_back_fpext_3hbi_U28/dout_r_reg[60]' (FD) to 'inst/grp_forward_fu_589i_12_2/forw_back_fpext_3hbi_U28/dout_r_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[0]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[1]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[2]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[3]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[4]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[5]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[6]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[7]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[8]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[9]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[10]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[11]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[12]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[13]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[14]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[15]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[16]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[17]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[18]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[19]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[20]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[21]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[22]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[23]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[24]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[25]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[26]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[27]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_589i_12_2/reg_591_reg[59]' (FDE) to 'inst/grp_forward_fu_589i_12_2/reg_591_reg[61]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[47]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[46]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[45]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[44]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[43]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[42]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[41]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[40]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[39]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[38]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[37]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[36]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[35]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[34]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[33]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[32]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[31]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[30]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[29]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[28]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[27]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[26]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[25]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[24]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[23]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[22]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[21]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[20]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[19]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[18]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[17]) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[47]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[46]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[45]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[44]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[43]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[42]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[41]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[40]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[39]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[38]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[37]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[36]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[35]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[34]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[33]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[32]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[31]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[30]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[29]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[28]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[27]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[26]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[25]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[24]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[23]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[22]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[21]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[20]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[19]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[18]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_792_reg[17]__0) is unused and will be removed from module Conv2d_4.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module forw_back_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module forw_back_ctrl_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[47]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[46]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[45]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[44]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[43]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[42]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[41]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[40]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[39]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[38]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[37]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[36]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[35]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[34]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[33]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[32]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[31]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[30]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[29]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[28]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[27]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[26]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[25]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[24]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[23]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[22]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[21]) is unused and will be removed from module Conv2d_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln30_reg_758_reg[20]) is unused and will be removed from module Conv2d_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 1945.727 ; gain = 644.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589i_12_1/i_12_0/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589i_12_1/i_12_0/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589i_12_3/i_12_0/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589i_12_3/i_12_0/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589i_12_3/i_12_1/conv_out_1_U/forward_conv_out_1_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_1/fc_hidden_layer1_U/forw_back_fc_hiddxdS_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_2/mnist_data_U/forw_back_mnist_dzec_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_3/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_3/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_4/max_poo_locate_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_4/max_poo_locate_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_5/max_poo_locate_2_U/forw_back_max_pooCeG_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_5/max_poo_locate_2_U/forw_back_max_pooCeG_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_7/fc_in_1_0_U/forw_back_fc_in_1_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/forw_back_data_m_axi_U/i_12_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/forw_back_data_m_axi_U/i_12_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_625/i_12_3/grad_0_U/backward_grad_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_625/i_12_3/grad_0_U/backward_grad_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_625/i_12_4/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_625/i_12_4/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_625/i_12_6/conv_grad_2_padding_U/backward_conv_grapcA_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_625/i_12_7/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_625/i_12_7/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_625/i_12_9/conv_grad_1_U/backward_conv_grasc4_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |forw_back_ddiv_64kbM |           1|     13116|
|2     |forward__GB1         |           1|      4120|
|3     |forward__GB2         |           1|     11614|
|4     |forward__GB3         |           1|     13034|
|5     |forw_back__GC0       |           1|     25831|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:09 ; elapsed = 00:04:18 . Memory (MB): peak = 2236.141 ; gain = 934.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:49 ; elapsed = 00:04:59 . Memory (MB): peak = 2393.082 ; gain = 1091.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |forw_back_ddiv_64kbM |           1|     13116|
|2     |forward__GB1         |           1|      4169|
|3     |forw_back_GT0        |           1|     10381|
|4     |forw_back_GT1        |           1|     40374|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589/conv_out_1_U/forward_conv_out_1_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_589/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/fc_hidden_layer1_U/forw_back_fc_hiddxdS_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mnist_data_U/forw_back_mnist_dzec_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_poo_locate_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_poo_locate_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_poo_locate_2_U/forw_back_max_pooCeG_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_poo_locate_2_U/forw_back_max_pooCeG_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/fc_in_1_0_U/forw_back_fc_in_1_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/forw_back_data_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/forw_back_data_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_backward_fu_625/grad_0_U/backward_grad_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_backward_fu_625/grad_0_U/backward_grad_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_backward_fu_625/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_backward_fu_625/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_backward_fu_625/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_backward_fu_625/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:12 ; elapsed = 00:05:23 . Memory (MB): peak = 2419.352 ; gain = 1117.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:19 ; elapsed = 00:05:29 . Memory (MB): peak = 2421.430 ; gain = 1119.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:19 ; elapsed = 00:05:30 . Memory (MB): peak = 2421.430 ; gain = 1119.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:26 ; elapsed = 00:05:37 . Memory (MB): peak = 2421.430 ; gain = 1119.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:26 ; elapsed = 00:05:37 . Memory (MB): peak = 2421.430 ; gain = 1119.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:27 ; elapsed = 00:05:38 . Memory (MB): peak = 2421.430 ; gain = 1119.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:28 ; elapsed = 00:05:38 . Memory (MB): peak = 2421.430 ; gain = 1119.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |   300|
|2     |DSP48E1           |    56|
|3     |DSP_ALU           |    24|
|4     |DSP_ALU_1         |     2|
|5     |DSP_ALU_2         |    13|
|6     |DSP_ALU_3         |     2|
|7     |DSP_A_B_DATA      |    17|
|8     |DSP_A_B_DATA_1    |     4|
|9     |DSP_A_B_DATA_2    |     8|
|10    |DSP_A_B_DATA_3    |     7|
|11    |DSP_A_B_DATA_4    |     1|
|12    |DSP_A_B_DATA_5    |     1|
|13    |DSP_A_B_DATA_6    |     1|
|14    |DSP_A_B_DATA_7    |     1|
|15    |DSP_A_B_DATA_8    |     1|
|16    |DSP_C_DATA        |    26|
|17    |DSP_C_DATA_1      |    15|
|18    |DSP_MULTIPLIER    |    39|
|19    |DSP_MULTIPLIER_1  |     2|
|20    |DSP_M_DATA        |    39|
|21    |DSP_M_DATA_1      |     2|
|22    |DSP_OUTPUT        |     4|
|23    |DSP_OUTPUT_1      |     2|
|24    |DSP_OUTPUT_2      |    10|
|25    |DSP_OUTPUT_3      |     2|
|26    |DSP_OUTPUT_4      |     8|
|27    |DSP_OUTPUT_5      |    13|
|28    |DSP_OUTPUT_6      |     2|
|29    |DSP_PREADD        |    41|
|30    |DSP_PREADD_DATA   |    12|
|31    |DSP_PREADD_DATA_1 |     2|
|32    |DSP_PREADD_DATA_2 |    27|
|33    |LUT1              |   409|
|34    |LUT2              |  3260|
|35    |LUT3              |  4529|
|36    |LUT4              |  2213|
|37    |LUT5              |  2397|
|38    |LUT6              |  4395|
|39    |MUXCY             |  4364|
|40    |MUXF7             |   472|
|41    |MUXF8             |     8|
|42    |RAM16X1S          |   512|
|43    |RAM64M8           |    20|
|44    |RAMB18E2          |     6|
|45    |RAMB18E2_1        |     2|
|46    |RAMB18E2_2        |     1|
|47    |RAMB36E2          |     2|
|48    |RAMB36E2_1        |     3|
|49    |RAMB36E2_2        |     1|
|50    |RAMB36E2_3        |     2|
|51    |RAMB36E2_4        |     1|
|52    |SRL16E            |   193|
|53    |SRLC32E           |    17|
|54    |XORCY             |  3514|
|55    |FDE               |    95|
|56    |FDRE              | 14382|
|57    |FDSE              |   111|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:28 ; elapsed = 00:05:38 . Memory (MB): peak = 2421.430 ; gain = 1119.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:07 ; elapsed = 00:05:09 . Memory (MB): peak = 2421.430 ; gain = 755.648
Synthesis Optimization Complete : Time (s): cpu = 00:05:28 ; elapsed = 00:05:38 . Memory (MB): peak = 2421.430 ; gain = 1119.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_backward_fu_625/grad_0_U/backward_grad_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_backward_fu_625/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_backward_fu_625/wgrad_2_U/backward_wgrad_2_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_forward_fu_589/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/max_poo_locate_1_U/forw_back_max_pooAem_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/max_poo_locate_2_U/forw_back_max_pooCeG_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2483.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1352 instances were transformed.
  (CARRY4) => CARRY8: 628 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 56 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 41 instances
  FDE => FDRE: 95 instances
  RAM16X1S => RAM32X1S (RAMS32): 512 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
761 Infos, 287 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:05 ; elapsed = 00:06:18 . Memory (MB): peak = 2483.547 ; gain = 2084.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2483.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/forw_back_forw_back_0_15_synth_1/forw_back_forw_back_0_15.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.547 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.547 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP forw_back_forw_back_0_15, cache-ID = f03e7f2a98511db1
INFO: [Coretcl 2-1174] Renamed 1541 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2483.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/forw_back/forw_back.runs/forw_back_forw_back_0_15_synth_1/forw_back_forw_back_0_15.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.547 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file forw_back_forw_back_0_15_utilization_synth.rpt -pb forw_back_forw_back_0_15_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 16:28:48 2022...
