# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 3.2e-05 4096 450 2190 522240 228.347 131.374 5654.32 3903.62 9917.95 9918.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 690 0.000512 2048 260 2530 19456 5.05242 3.46317 107.028 104.764 220.408 220.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1730 0.000512 512 50 220 38400 0.8336 3.84739 26.3316 31.0572 31.1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 6.4e-05 4096 260 4430 262144 90.2534 55.5988 5546.04 1677 7369.04 7369.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 3.2e-05 512 420 250 552960 28.1316 13.3292 87.6897 432.027 561.393 561.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 0.000512 512 225 590 28160 1.53853 0.831456 9.88742 42.4941 54.8804 54.9861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 0.000256 2048 180 810 74624 7.1049 110.795 209.633 327.577 327.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 0.000256 2048 150 390 75136 7.04979 53.4355 209.63 270.16 270.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.000256 1024 430 540 58880 5.93312 3.40982 38.8361 104.694 153.001 153.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 420 0.000512 2048 125 8620 14592 5.23056 3.46944 275.864 104.763 389.433 389.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 3.2e-05 4096 450 2190 521856 229.056 131.553 6422.23 3899.8 10682.9 10683.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 690 0.000512 2048 260 2530 19584 5.04403 3.46285 125.751 104.609 238.969 239.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1730 0.000512 512 50 220 38376 0.83584 4.46464 26.2944 31.6389 31.6977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 6.4e-05 4096 260 4430 262080 90.3399 55.7059 6406.53 1674.91 8227.62 8227.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 3.2e-05 512 420 250 552960 28.1362 13.3509 99.9434 417.292 558.937 559.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 0.000512 512 225 590 27648 1.53936 0.821248 11.406 42.285 56.1804 56.2883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 0.000256 2048 180 810 74664 7.05603 127.314 209.593 344.006 344.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 0.000256 2048 150 390 75168 7.06355 61.3101 209.57 277.986 278.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.000256 1024 430 540 58752 5.94931 3.40944 44.6182 104.52 158.627 158.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 420 0.000512 2048 125 8620 14400 5.24656 3.46531 332.931 104.608 446.352 446.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 3.2e-05 4096 450 2190 522240 228.3 131.493 6716.49 3904.68 10981.2 10981.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 690 0.000512 2048 260 2530 19200 5.01987 3.44339 129.064 104.283 241.911 242.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1730 0.000512 512 50 220 38320 0.831936 4.65715 26.2866 31.8193 31.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 6.4e-05 4096 260 4430 261760 90.1971 55.6825 6652.63 1681.95 8480.6 8480.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 3.2e-05 512 420 250 552960 28.354 13.3673 104.753 419.323 566.015 566.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 0.000512 512 225 590 27520 1.53187 0.816896 11.8644 43.4477 57.7898 57.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 0.000256 2048 180 810 74640 7.04662 133.883 209.703 350.674 350.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 0.000256 2048 150 390 75120 7.05635 64.2022 212.553 283.856 283.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.000256 1024 430 540 58240 5.92474 3.39261 46.285 104.181 159.91 160.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 420 0.000512 2048 125 8620 14400 5.20077 3.44349 347.936 104.276 460.958 461.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 3.2e-05 4096 450 2190 521472 228.044 131.5 6254.79 3902.27 10516.9 10517.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 690 0.000512 2048 260 2530 19200 5.02669 3.45702 120.041 104.416 233.041 233.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1730 0.000512 512 50 220 38304 0.831488 4.34554 26.2684 31.4869 31.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 6.4e-05 4096 260 4430 261120 90.0666 55.5868 6185.91 1672.99 8004.7 8004.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 3.2e-05 512 420 250 546816 28.2415 13.277 96.1944 416.276 554.206 554.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 0.000512 512 225 590 27648 1.52707 0.817152 11.0979 42.0702 55.6411 55.7493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 0.000256 2048 180 810 74592 7.06355 124.159 209.464 340.729 340.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 0.000256 2048 150 390 75072 7.05552 59.9078 209.375 276.382 276.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.000256 1024 430 540 58368 5.92541 3.4048 43.2429 104.298 156.997 157.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 420 0.000512 2048 125 8620 14208 5.21923 3.4553 319.777 104.416 432.972 433.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 3.2e-05 4096 450 2190 522400 229.295 131.793 6334.19 3903.45 10599 10599.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 690 0.000512 2048 260 2530 19200 5.06736 3.46346 121.679 104.464 234.777 234.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1730 0.000512 512 50 220 38300 0.830944 4.3792 26.2652 31.5201 31.5789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 6.4e-05 4096 260 4430 261600 90.6286 55.7489 6279.01 1677.91 8103.44 8103.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 3.2e-05 512 420 250 550400 28.1192 13.3218 98.3005 416.446 556.405 556.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 0.000512 512 225 590 27200 1.5553 0.826752 11.0516 43.2131 56.7828 56.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 0.000256 2048 180 810 74600 7.14138 126.003 209.49 342.676 342.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 0.000256 2048 150 390 75100 7.0537 60.6597 209.455 277.213 277.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.000256 1024 430 540 58400 5.9679 3.41402 43.7999 104.342 157.652 157.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 420 0.000512 2048 125 8620 14400 5.24714 3.46717 326.255 104.47 439.543 439.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 3.2e-05 4096 450 2190 521472 228.524 131.656 6457.65 3906.2 10724.3 10724.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 690 0.000512 2048 260 2530 19264 4.98653 3.42221 124.824 104.028 237.359 237.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1730 0.000512 512 50 220 38304 0.833536 4.53427 26.292 31.7035 31.7584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 6.4e-05 4096 260 4430 261632 90.1013 55.6725 6397.58 1674.09 8217.59 8217.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 3.2e-05 512 420 250 551936 28.3219 13.3628 101.3 418.611 561.808 561.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 0.000512 512 225 590 27776 1.53229 0.821248 11.6721 42.4383 56.5902 56.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 0.000256 2048 180 810 74592 7.04922 129.135 216.099 352.332 352.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 0.000256 2048 150 390 75040 7.08682 62.4748 209.459 279.065 279.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.000256 1024 430 540 59136 5.94829 3.41606 45.7403 104.902 160.134 160.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 420 0.000512 2048 125 8620 13888 5.19981 3.42016 322.22 103.837 434.782 434.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 3.2e-05 4096 450 2190 521280 228.945 131.539 6511.18 3902.37 10774.3 10774.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 690 0.000512 2048 260 2530 19200 5.07683 3.47386 125.216 104.723 238.596 238.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1730 0.000512 512 50 220 38280 0.831488 4.5609 26.2714 31.7074 31.7652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 6.4e-05 4096 260 4430 261120 90.5071 55.7142 6441.83 1676.47 8264.67 8264.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 3.2e-05 512 420 250 552960 28.1337 13.352 102.071 417.261 561.036 561.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 0.000512 512 225 590 27840 1.53021 0.8192 11.7478 43.2314 57.4513 57.5608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 0.000256 2048 180 810 74520 7.04512 129.532 209.305 345.929 345.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 0.000256 2048 150 390 75120 7.08608 62.6944 209.538 279.365 279.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.000256 1024 430 540 58560 5.9727 3.416 45.392 104.572 159.483 159.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 420 0.000512 2048 125 8620 14400 5.25744 3.47338 335.746 104.727 449.312 449.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 3.2e-05 4096 450 2190 522240 228.166 131.375 6305.77 3920.89 10586.5 10586.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 690 0.000512 2048 260 2530 19456 5.05888 3.48387 122.728 104.943 236.316 236.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1730 0.000512 512 50 220 38272 0.82944 4.40205 26.2864 31.5608 31.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 6.4e-05 4096 260 4430 262144 90.1901 55.5734 6260.07 1691.63 8097.61 8097.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 3.2e-05 512 420 250 548864 28.4376 13.3274 97.9188 418.071 557.97 558.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 0.000512 512 225 590 27648 1.55763 0.831648 11.3123 43.6513 57.4818 57.5906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 0.000256 2048 180 810 74496 7.05539 125.574 209.487 342.163 342.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 0.000256 2048 150 390 75008 7.05331 60.7095 209.485 277.291 277.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.000256 1024 430 540 58368 5.95693 3.41014 43.9061 104.786 158.191 158.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 420 0.000512 2048 125 8620 14336 5.24765 3.47952 322.221 104.943 435.995 436.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 3.2e-05 4096 450 2190 520704 228.31 131.391 6347.58 3919.33 10626.9 10627.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 690 0.000512 2048 260 2530 18432 5.01094 3.42221 117.18 103.741 229.455 229.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1730 0.000512 512 50 220 38208 0.831808 4.46202 26.2875 31.622 31.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 6.4e-05 4096 260 4430 261120 90.1337 55.6016 6288.13 1689.8 8123.8 8123.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 3.2e-05 512 420 250 540672 28.1259 13.1278 97.1909 412.611 551.265 551.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 0.000512 512 225 590 27648 1.53542 0.82064 11.4308 42.8266 56.743 56.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 0.000256 2048 180 810 74496 7.09165 126.034 209.654 342.823 342.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 0.000256 2048 150 390 74880 7.11123 60.8768 209.312 277.344 277.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.000256 1024 430 540 56832 5.9129 3.36694 42.9132 103.493 155.815 155.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 420 0.000512 2048 125 8620 13824 5.19011 3.4145 316.803 103.738 429.252 429.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 3.2e-05 4096 450 2190 521600 228.778 131.635 6758.46 3901.35 11020.5 11020.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 690 0.000512 2048 260 2530 18400 5.03171 3.42035 125.486 103.749 237.792 237.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1730 0.000512 512 50 220 38200 0.829888 4.80256 26.2824 31.9594 32.0182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 6.4e-05 4096 260 4430 260800 90.4304 55.7011 6693.29 1675.87 8515.44 8515.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 3.2e-05 512 420 250 537600 28.42 13.1585 103.431 412.536 557.764 557.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 0.000512 512 225 590 27200 1.5513 0.820928 12.1646 41.7287 56.3881 56.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 0.000256 2048 180 810 74400 7.05517 134.82 209.383 351.303 351.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 0.000256 2048 150 390 75000 7.08608 65.3271 209.619 282.077 282.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.000256 1024 430 540 57600 5.90403 3.37715 46.7833 103.484 159.679 159.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 420 0.000512 2048 125 8620 13600 5.2137 3.41462 336.068 103.742 448.54 448.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 3.2e-05 4096 450 2190 522240 227.737 131.416 7925.54 3923.4 12208.4 12208.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 690 0.000512 2048 260 2530 18432 4.95354 3.36518 146.044 102.533 256.997 257.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1730 0.000512 512 50 220 38144 0.833824 5.59923 26.2883 32.7631 32.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 6.4e-05 4096 260 4430 260096 90.074 55.5415 7777.9 1672.65 9596.32 9596.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 3.2e-05 512 420 250 540672 29.0103 13.3238 121.909 418.141 582.592 582.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 0.000512 512 225 590 24576 1.5256 0.780288 12.7163 42.186 57.3342 57.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 0.000256 2048 180 810 74240 7.04019 157.252 209.145 373.481 373.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 0.000256 2048 150 390 74752 7.03264 76.2675 209.138 292.481 292.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.000256 1024 430 540 57344 6.03104 3.40992 54.5553 104.954 169.077 169.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 420 0.000512 2048 125 8620 13312 5.13936 3.36432 373.121 102.535 484.264 484.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1550 3.2e-05 4096 450 2190 522752 228.683 131.312 10557.5 3907.39 14825.2 14825.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 690 0.000512 2048 260 2535 19584 5.04774 3.46445 107.163 104.697 220.492 220.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1730 0.000512 512 50 225 38432 0.833696 3.84 26.3382 31.0569 31.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 6.4e-05 4096 260 4425 262144 90.1007 55.5916 5497.74 1695.2 7338.77 7338.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1850 3.2e-05 512 420 255 555008 28.323 13.3543 169.232 419.375 630.503 630.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 860 0.000512 512 225 600 28416 1.53014 0.833152 9.92704 43.9018 56.3203 56.4293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 0.000256 2048 180 810 74688 7.04893 108.798 209.738 325.629 325.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1880 0.000256 2048 150 390 75200 7.09427 99.885 209.738 316.762 316.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 0.000256 1024 430 540 59392 5.96522 3.41594 69.4588 104.997 183.964 184.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 420 0.000512 2048 125 8625 14592 5.22448 3.46157 286.478 109.818 405.086 405.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1550 3.2e-05 4096 450 2190 522880 229.34 131.62 6169.78 3924.9 10455.9 10456.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 690 0.000512 2048 260 2535 19520 5.04614 3.46493 108.391 104.597 221.6 221.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1730 0.000512 512 50 225 38400 0.833056 3.87277 26.319 31.0655 31.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 6.4e-05 4096 260 4425 262080 90.5213 55.7112 5522.28 1676.64 7345.29 7345.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 3.2e-05 512 420 255 555520 28.2423 13.3775 98.9876 419.344 560.166 560.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 0.000512 512 225 600 28160 1.53194 0.825344 9.97542 44.0811 56.5403 56.6538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 0.000256 2048 180 810 74680 7.06112 110.303 209.695 327.101 327.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 0.000256 2048 150 390 75200 7.05779 52.8497 209.722 269.672 269.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.000256 1024 430 540 59200 5.96547 3.42618 38.4464 104.985 152.95 153.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 420 0.000512 2048 125 8625 14560 5.2424 3.46016 289.457 104.602 402.862 402.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 3.2e-05 4096 450 2190 522624 228.405 131.454 5984.46 3903.36 10248 10248.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 690 0.000512 2048 260 2535 19584 5.05472 3.46931 108.252 104.902 221.783 221.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1730 0.000512 512 50 225 38400 0.831872 3.85411 26.3301 31.0574 31.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 6.4e-05 4096 260 4425 261888 90.2296 55.6634 5514.78 1676.37 7337.19 7337.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 3.2e-05 512 420 255 552960 28.2753 13.3628 97.6905 418.703 558.265 558.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 0.000512 512 225 600 28416 1.52934 0.825472 10.0447 44.2374 56.7632 56.8759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 0.000256 2048 180 810 74688 7.09587 109.65 209.792 326.582 326.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 0.000256 2048 150 390 75168 7.08611 52.4893 209.708 269.329 269.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.000256 1024 430 540 59136 5.93853 3.4144 38.4303 104.844 152.758 152.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 420 0.000512 2048 125 8625 14592 5.24298 3.46906 288.02 104.904 401.74 401.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 3.2e-05 4096 450 2190 522368 229.157 131.547 5685.3 3901.97 9948.27 9948.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 690 0.000512 2048 260 2535 19488 5.07965 3.47651 110.044 104.921 223.624 223.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1730 0.000512 512 50 225 38360 0.830784 3.96723 26.3083 31.1486 31.2034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 6.4e-05 4096 260 4425 262080 90.4246 55.6974 5613.43 1676.75 7436.44 7436.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 3.2e-05 512 420 255 555520 28.1656 13.3758 90.8141 418.709 551.284 551.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 0.000512 512 225 600 28224 1.54314 0.835584 10.2788 43.7834 56.5673 56.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 0.000256 2048 180 810 74648 7.04896 112.468 209.697 329.259 329.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 0.000256 2048 150 390 75152 7.04752 53.9894 209.681 270.764 270.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.000256 1024 430 540 59136 5.95408 3.41942 39.2997 104.859 153.662 153.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 420 0.000512 2048 125 8625 14560 5.26336 3.47645 294.646 104.923 408.409 408.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 3.2e-05 4096 450 2190 522240 228.332 131.351 5812.86 3904.09 10076.9 10077.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 690 0.000512 2048 260 2535 19456 5.05459 3.46742 111.595 104.769 224.989 225.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1730 0.000512 512 50 225 38400 0.836736 4.06902 26.3405 31.2878 31.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 6.4e-05 4096 260 4425 262144 90.1621 55.6096 5691.44 1677.1 7514.46 7514.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 3.2e-05 512 420 255 552960 28.1141 13.3253 92.0294 418.025 551.711 551.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 0.000512 512 225 600 28160 1.54029 0.831488 10.4104 43.6204 56.5282 56.6358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 0.000256 2048 180 810 74624 7.05165 114.973 209.656 331.725 331.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 0.000256 2048 150 390 75136 7.07994 55.4284 209.978 272.53 272.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.000256 1024 430 540 58880 5.93859 3.40717 40.234 104.701 154.407 154.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 420 0.000512 2048 125 8625 14592 5.23222 3.46522 286.436 104.774 400.011 400.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 3.2e-05 4096 450 2190 522432 228.631 131.543 6536.04 3915.14 10811.6 10811.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 690 0.000512 2048 260 2535 19296 5.06106 3.46336 126.698 104.58 239.908 240.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1730 0.000512 512 50 225 38376 0.831584 4.68787 26.2969 31.86 31.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 6.4e-05 4096 260 4425 261504 90.4212 55.7015 6453.25 1674.49 8274.01 8274.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 3.2e-05 512 420 255 552960 28.1214 13.3468 104.166 417.187 563.033 563.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 0.000512 512 225 600 28224 1.52621 0.821504 12.0929 43.283 57.8484 57.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 0.000256 2048 180 810 74664 7.1415 129.997 209.535 346.719 346.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 0.000256 2048 150 390 75168 7.0673 62.9198 209.516 279.548 279.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.000256 1024 430 540 58752 5.9464 3.41085 45.9178 104.494 159.899 160.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 420 0.000512 2048 125 8625 14400 5.23974 3.47088 338.246 104.587 451.65 451.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 3.2e-05 4096 450 2190 522240 228.277 131.477 6369.37 3903.85 10633.3 10633.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 690 0.000512 2048 260 2535 19200 5.00938 3.44512 122.971 104.286 235.813 235.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1730 0.000512 512 50 225 38320 0.833024 4.56365 26.2942 31.7335 31.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 6.4e-05 4096 260 4425 261760 90.1731 55.6605 6297.13 1677.14 8120.25 8120.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 3.2e-05 512 420 255 552960 28.3384 13.3831 101.543 419.367 562.848 563.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 0.000512 512 225 600 27520 1.53398 0.818176 11.5233 42.3672 56.3681 56.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 0.000256 2048 180 810 74640 7.05037 127.451 209.723 344.268 344.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 0.000256 2048 150 390 75120 7.05235 61.7106 209.634 278.439 278.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.000256 1024 430 540 58240 5.92397 3.39168 44.5254 104.192 158.161 158.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 420 0.000512 2048 125 8625 14400 5.20502 3.44883 331.225 104.288 444.27 444.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 3.2e-05 4096 450 2190 522240 227.213 131.307 6786.26 3901.27 11046.4 11046.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 690 0.000512 2048 260 2535 19200 5.02234 3.4519 131.391 104.506 244.475 244.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1730 0.000512 512 50 225 38304 0.831488 4.9009 26.2956 32.0702 32.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 6.4e-05 4096 260 4425 261120 89.9907 55.5852 6681.03 1674.44 8501.18 8501.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 3.2e-05 512 420 255 546816 28.2186 13.2732 107.624 416.627 565.955 566.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 0.000512 512 225 600 27648 1.52925 0.81904 12.3535 42.0017 56.8294 56.9392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 0.000256 2048 180 810 74592 7.05552 136.097 209.637 352.835 352.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 0.000256 2048 150 390 75072 7.05126 65.6237 209.55 282.269 282.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.000256 1024 430 540 58368 5.92304 3.40109 47.6931 104.381 161.526 161.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 420 0.000512 2048 125 8625 14208 5.20621 3.45536 348.16 104.502 461.428 461.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 3.2e-05 4096 450 2190 522400 229.089 131.845 6736.36 3906.31 11003.9 11004.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 690 0.000512 2048 260 2535 19200 5.05654 3.46522 129.77 104.552 242.941 243.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1730 0.000512 512 50 225 38300 0.832928 4.82762 26.2923 31.997 32.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 6.4e-05 4096 260 4425 261600 90.5219 55.7486 6656.04 1679.19 8481.65 8481.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 3.2e-05 512 420 255 550400 28.0979 13.3263 107.575 416.757 565.969 566.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 0.000512 512 225 600 28000 1.52966 0.81936 12.4376 43.16 58.0734 58.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 0.000256 2048 180 810 74600 7.11475 134.564 209.645 351.365 351.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 0.000256 2048 150 390 75100 7.06317 65.1241 209.614 281.843 281.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.000256 1024 430 540 58400 5.96106 3.41606 47.3084 104.422 161.232 161.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 420 0.000512 2048 125 8625 14400 5.24285 3.46563 348.617 110.719 468.143 468.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 3.2e-05 4096 450 2190 522368 228.074 131.492 6799.12 3898.02 11057 11057.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 690 0.000512 2048 260 2535 18816 5.00422 3.42147 129.051 103.746 241.33 241.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1730 0.000512 512 50 225 38304 0.8352 4.89245 26.2788 32.0485 32.1057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 6.4e-05 4096 260 4425 261632 90.0439 55.6652 6711.5 1672.69 8530.04 8530.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 3.2e-05 512 420 255 551936 28.2954 13.3612 108.082 418.251 568.208 568.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 0.000512 512 225 600 27776 1.52998 0.821152 12.4051 43.2025 58.086 58.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 0.000256 2048 180 810 74592 7.05206 135.251 209.45 351.799 351.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 0.000256 2048 150 390 75040 7.0536 65.6129 209.286 281.996 282.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.000256 1024 430 540 59136 5.93546 3.41478 48.2355 104.81 162.527 162.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 420 0.000512 2048 125 8625 13888 5.19712 3.42038 338.312 103.747 450.779 450.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 3.2e-05 4096 450 2190 521280 228.81 131.557 6691.75 3899.99 10952.4 10952.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 690 0.000512 2048 260 2535 19200 5.07149 3.47482 128.702 104.759 242.111 242.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1730 0.000512 512 50 225 38280 0.831936 4.79437 26.2762 31.9447 32.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 6.4e-05 4096 260 4425 261120 90.4404 55.7037 6614.83 1674.48 8435.6 8435.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 3.2e-05 512 420 255 552960 28.0938 13.349 106.244 417.786 565.682 565.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 0.000512 512 225 600 27840 1.5303 0.821248 12.2036 43.015 57.6977 57.8087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 0.000256 2048 180 810 74520 7.04102 133.327 209.36 349.773 349.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 0.000256 2048 150 390 75120 7.08006 64.4035 209.598 281.125 281.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.000256 1024 430 540 58560 5.96605 3.41427 46.9315 104.598 161.042 161.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 420 0.000512 2048 125 8625 14400 5.25011 3.47091 345.523 104.753 459.1 459.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 3.2e-05 4096 450 2190 522240 228.05 131.404 6428.68 3904.39 10692.8 10693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 690 0.000512 2048 260 2535 19456 5.0575 3.47622 124.821 104.934 238.392 238.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1730 0.000512 512 50 225 38272 0.835296 4.57728 26.2902 31.7455 31.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 6.4e-05 4096 260 4425 262144 90.0892 55.5888 6367.16 1677.4 8190.38 8190.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 3.2e-05 512 420 255 548864 28.4063 13.3304 100.976 418.02 560.941 561.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 0.000512 512 225 600 27648 1.55882 0.831712 11.6775 43.459 57.6554 57.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 0.000256 2048 180 810 74496 7.08128 127.813 209.543 344.479 344.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 0.000256 2048 150 390 75008 7.04922 61.6509 209.463 278.205 278.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.000256 1024 430 540 58368 5.95158 3.41014 44.7575 104.768 159.014 159.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 420 0.000512 2048 125 8625 14336 5.23904 3.47702 329.442 104.933 443.193 443.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 3.2e-05 4096 450 2190 520704 228.152 131.406 7418.19 3904.44 11682.5 11682.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 690 0.000512 2048 260 2535 18432 5.0151 3.41805 137.94 103.751 250.221 250.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1730 0.000512 512 50 225 38208 0.83184 5.36323 26.2955 32.5331 32.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 6.4e-05 4096 260 4425 261120 90.0704 55.636 7310.01 1679.1 9134.96 9135.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 3.2e-05 512 420 255 540672 28.0931 13.1237 116.795 412.61 570.83 570.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 0.000512 512 225 600 27648 1.53306 0.817888 13.7039 41.6455 57.8309 57.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 0.000256 2048 180 810 74496 7.05325 148.37 215.797 371.263 371.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 0.000256 2048 150 390 74880 7.04822 71.8229 209.317 288.23 288.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.000256 1024 430 540 56832 5.91674 3.37174 51.0932 103.494 164.004 164.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 420 0.000512 2048 125 8625 13824 5.18784 3.42259 368.363 103.737 480.814 480.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 3.2e-05 4096 450 2190 521600 228.716 131.662 7472.87 3898.55 11732.1 11732.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 690 0.000512 2048 260 2535 18400 5.03142 3.41696 139.113 103.664 251.327 251.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1730 0.000512 512 50 225 38200 0.831968 5.46355 26.2694 32.6053 32.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 6.4e-05 4096 260 4425 260800 90.4196 55.7124 7376.1 1678.02 9200.39 9200.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 3.2e-05 512 420 255 537600 28.386 13.1523 116.679 412.217 570.645 570.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 0.000512 512 225 600 27200 1.54582 0.822272 13.6321 41.6224 57.7498 57.8601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 0.000256 2048 180 810 74400 7.07584 148.152 209.222 364.492 364.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 0.000256 2048 150 390 75000 7.05536 71.8856 209.451 288.435 288.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.000256 1024 430 540 57600 5.90944 3.38112 51.9421 103.405 164.762 164.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 420 0.000512 2048 125 8625 13600 5.21341 3.41414 368.23 103.664 480.624 480.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 3.2e-05 4096 450 2190 522240 227.798 131.416 6854.74 3901.87 11116.1 11116.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 690 0.000512 2048 260 2535 18432 4.94851 3.36294 126.339 102.424 237.18 237.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1730 0.000512 512 50 225 38144 0.832096 4.90496 26.2705 32.0515 32.1126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 6.4e-05 4096 260 4425 260096 90.0944 55.5598 6714.93 1670.73 8531.46 8531.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 3.2e-05 512 420 255 540672 29.0014 13.3243 106.837 417.668 567.049 567.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 0.000512 512 225 600 24576 1.52733 0.780288 11.2093 41.1018 54.7468 54.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 0.000256 2048 180 810 74240 7.05709 135.545 208.906 351.551 351.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 0.000256 2048 150 390 74752 7.04512 65.6712 208.905 281.665 281.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.000256 1024 430 540 57344 6.02061 3.40877 47.1629 104.829 161.549 161.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 420 0.000512 2048 125 8625 13312 5.14048 3.35872 319.017 102.419 430.039 430.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1550 3.2e-05 4096 450 2200 521728 228.742 131.564 9620.04 3904.84 13885.5 13885.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 690 0.000512 2048 260 2540 19456 5.04042 3.46317 101.421 104.565 214.589 214.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1730 0.000512 512 50 220 38432 0.835584 3.57302 26.3012 30.7526 30.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 6.4e-05 4096 260 4440 262144 90.0824 55.5827 5175.75 1675.19 6996.74 6996.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1850 3.2e-05 512 420 260 546816 28.9102 13.355 166.004 418.883 627.369 627.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 0.000512 512 225 600 28160 1.53328 0.8312 9.4705 43.5861 55.5495 55.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 0.000256 2048 180 820 74656 7.05946 104.373 209.527 321 321.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1880 0.000256 2048 150 400 75136 7.07302 100.755 209.525 317.396 317.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.000256 1024 430 540 58624 5.98093 3.41158 59.9558 104.879 174.358 174.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 420 0.000512 2048 125 8620 14592 5.22352 3.46832 271.744 104.57 385.11 385.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1550 3.2e-05 4096 450 2200 521600 229.627 131.922 6467.41 3924.88 10754.1 10754.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 690 0.000512 2048 260 2540 19520 5.04909 3.46522 114.562 104.502 227.682 227.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1730 0.000512 512 50 220 38400 0.832864 4.03456 26.2911 31.2008 31.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 6.4e-05 4096 260 4440 262080 90.4844 55.7203 5819.45 1678.96 7644.75 7644.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 3.2e-05 512 420 260 545280 28.9945 13.3861 104.65 418.896 566.148 566.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 0.000512 512 225 600 27840 1.54221 0.83296 10.6078 42.7604 55.8703 55.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 0.000256 2048 180 820 74640 7.14294 117.641 209.5 334.331 334.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 0.000256 2048 150 400 75120 7.05536 57.4609 209.503 274.064 274.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.000256 1024 430 540 58560 5.99821 3.42534 40.988 104.887 155.423 155.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 420 0.000512 2048 125 8620 14560 5.23264 3.46976 306.031 104.5 419.339 419.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 3.2e-05 4096 450 2200 521472 228.984 131.749 5452.05 3910.57 9723.66 9723.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 690 0.000512 2048 260 2540 19584 5.05254 3.4743 106.909 104.889 220.427 220.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1730 0.000512 512 50 220 38400 0.831552 3.75238 26.3172 30.945 31.0026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 6.4e-05 4096 260 4440 261888 90.2184 55.672 5401.34 1679.66 7227.04 7227.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 3.2e-05 512 420 260 543744 28.9825 13.3625 86.9047 418.645 548.106 548.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 0.000512 512 225 600 28032 1.53904 0.82944 9.98506 43.5954 56.0797 56.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 0.000256 2048 180 820 74640 7.06077 109.447 209.746 326.299 326.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 0.000256 2048 150 400 75120 7.07702 53.2752 209.746 270.143 270.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.000256 1024 430 540 58368 5.97558 3.41245 37.8374 104.835 152.193 152.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 420 0.000512 2048 125 8620 14592 5.24214 3.47002 284.588 104.889 398.296 398.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 3.2e-05 4096 450 2200 521024 229.674 131.847 5562.14 3923.93 9847.87 9848.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 690 0.000512 2048 260 2540 19488 5.08032 3.47546 108.302 104.798 221.753 221.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1730 0.000512 512 50 220 38416 0.833536 3.84128 26.3049 31.022 31.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 6.4e-05 4096 260 4440 262080 90.4041 55.7036 5483.28 1674.73 7304.25 7304.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 3.2e-05 512 420 260 544768 28.982 13.3759 89.9624 418.203 550.738 550.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 0.000512 512 225 600 28224 1.54573 0.834848 10.2714 43.6236 56.4045 56.5122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 0.000256 2048 180 820 74648 7.08058 111.002 209.56 327.686 327.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 0.000256 2048 150 400 75096 7.07795 54.5341 209.474 271.13 271.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.000256 1024 430 540 58688 5.9745 3.41811 38.9443 104.734 153.2 153.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 420 0.000512 2048 125 8620 14560 5.25894 3.4816 287.963 104.801 401.604 401.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 3.2e-05 4096 450 2200 521216 228.717 131.622 5641.54 3908.84 9911.01 9911.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 690 0.000512 2048 260 2540 19456 5.05206 3.47034 108.101 104.755 221.481 221.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1730 0.000512 512 50 220 38400 0.833696 3.87142 26.3324 31.081 31.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 6.4e-05 4096 260 4440 262144 90.1135 55.5971 5510.01 1676.81 7332.67 7332.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 3.2e-05 512 420 260 544768 28.736 13.3311 89.9666 417.926 550.18 550.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 0.000512 512 225 600 28160 1.54029 0.827776 10.1704 42.6145 55.2845 55.3943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 0.000256 2048 180 820 74624 7.08013 112.703 209.723 329.55 329.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 0.000256 2048 150 400 75072 7.16403 55.3382 209.636 272.183 272.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.000256 1024 430 540 58368 5.95968 3.40662 39.1674 104.67 153.332 153.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 420 0.000512 2048 125 8620 14592 5.22717 3.46602 274.973 104.751 388.52 388.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 3.2e-05 4096 450 2200 521280 228.705 131.638 6840.36 3902.91 11103.9 11104.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 690 0.000512 2048 260 2540 19296 5.06317 3.46784 133.066 104.61 246.31 246.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1730 0.000512 512 50 220 38376 0.83696 4.82301 26.2949 31.9985 32.0572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 6.4e-05 4096 260 4440 261504 90.3911 55.7067 6764.7 1674.89 8585.84 8585.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 3.2e-05 512 420 260 543744 28.7645 13.3464 110.317 417.279 569.92 570.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 0.000512 512 225 600 27648 1.54061 0.82336 12.5724 43.1076 58.1725 58.2808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 0.000256 2048 180 820 74592 7.10048 137.945 209.511 354.6 354.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 0.000256 2048 150 400 75096 7.05229 67.7811 209.567 284.445 284.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.000256 1024 430 540 58176 5.97014 3.41002 48.127 104.521 162.157 162.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 420 0.000512 2048 125 8620 14400 5.23334 3.46726 354.185 104.612 467.607 467.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 3.2e-05 4096 450 2200 520704 228.656 131.788 4740.4 3907.62 9008.74 9008.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 690 0.000512 2048 260 2540 19008 5.0136 3.44166 91.6873 104.014 204.257 204.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1730 0.000512 512 50 220 38304 0.83616 3.42016 26.2883 30.5876 30.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 6.4e-05 4096 260 4440 261504 90.1044 55.6429 4681.39 1679.3 6506.57 6506.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 3.2e-05 512 420 260 534528 28.8592 13.2008 76.0131 414.159 532.447 532.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 0.000512 512 225 600 26496 1.5432 0.809376 8.57875 41.4845 52.5452 52.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 0.000256 2048 180 820 74448 7.05536 96.1541 209.264 312.515 312.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 0.000256 2048 150 400 75024 7.06368 47.3123 209.523 263.942 263.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.000256 1024 430 540 57600 5.92122 3.38944 33.5899 103.82 146.847 146.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 420 0.000512 2048 125 8620 13824 5.21504 3.44851 236.371 104.008 349.141 349.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 3.2e-05 4096 450 2200 520960 228.796 131.779 6620.09 3908.89 10889.8 10890.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 690 0.000512 2048 260 2540 19200 5.00736 3.44579 127.556 104.196 240.306 240.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1730 0.000512 512 50 220 38320 0.830528 4.62285 26.2629 31.7579 31.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 6.4e-05 4096 260 4440 261760 90.1115 55.6766 6567.57 1679.85 8393.35 8393.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 3.2e-05 512 420 260 542720 29.0948 13.3699 106.671 419.004 568.349 568.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 0.000512 512 225 600 27520 1.53133 0.817824 12.0901 42.1925 56.7592 56.8702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 0.000256 2048 180 820 74560 7.05277 133.841 209.433 350.371 350.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 0.000256 2048 150 400 75040 7.05805 65.5135 209.438 282.052 282.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.000256 1024 430 540 57600 5.94966 3.39085 45.8179 104.108 159.394 159.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 420 0.000512 2048 125 8620 14400 5.20586 3.4488 344.856 104.202 457.814 457.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 3.2e-05 4096 450 2200 520960 228.245 131.643 4612.39 3911.89 8884.44 8884.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 690 0.000512 2048 260 2540 18560 4.99834 3.41325 86.5914 103.632 198.737 198.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1730 0.000512 512 50 220 38240 0.831328 3.27686 26.2784 30.4314 30.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 6.4e-05 4096 260 4440 261120 90.0667 55.5786 4543.48 1681.62 6370.88 6371.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 3.2e-05 512 420 260 542720 29.0333 13.3528 74.7869 419.372 536.756 536.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 0.000512 512 225 600 26880 1.55034 0.819744 8.46506 43.2561 54.22 54.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 0.000256 2048 180 820 74400 7.04634 93.2143 209.377 309.678 309.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 0.000256 2048 150 400 74880 7.04717 45.7216 209.383 262.195 262.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.000256 1024 430 540 56320 5.93082 3.36896 31.6793 103.429 144.538 144.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 420 0.000512 2048 125 8620 14080 5.1647 3.41402 234.047 103.633 346.36 346.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 3.2e-05 4096 450 2200 520704 228.183 131.621 6213.49 3909.64 10483.2 10483.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 690 0.000512 2048 260 2540 19200 5.02544 3.45843 119.85 104.494 232.932 233.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1730 0.000512 512 50 220 38304 0.830528 4.36 27.8523 33.0834 33.1425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 6.4e-05 4096 260 4440 261120 89.9902 55.5915 6139.73 1674.32 7959.77 7959.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 3.2e-05 512 420 260 540672 28.7124 13.2731 99.257 416.588 558.038 558.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 0.000512 512 225 600 27648 1.5313 0.81904 11.4297 42.0246 55.9309 56.0375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 0.000256 2048 180 820 74592 7.09709 125.139 209.731 342.013 342.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 0.000256 2048 150 400 75072 7.05946 61.2156 209.725 278.043 278.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.000256 1024 430 540 57600 5.9543 3.40378 43.0934 104.37 156.95 157.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 420 0.000512 2048 125 8620 14208 5.21216 3.45536 318.839 104.491 432.1 432.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 3.2e-05 4096 450 2200 519168 228.895 131.696 4398.37 3907.37 8666.62 8666.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 690 0.000512 2048 260 2540 18432 5.01411 3.41798 82.7522 103.642 194.929 195.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1730 0.000512 512 50 220 38208 0.830816 3.17114 26.2638 30.3083 30.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 6.4e-05 4096 260 4440 261120 90.0687 55.6134 4350.99 1673.68 6170.49 6170.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 3.2e-05 512 420 260 528384 29.0489 13.1235 69.6775 412.225 524.284 524.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 0.000512 512 225 600 27648 1.53542 0.81808 8.27878 41.6216 52.3824 52.4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 0.000256 2048 180 820 74496 7.09018 89.347 209.571 306.052 306.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 0.000256 2048 150 400 74880 7.05741 43.8728 209.314 260.29 260.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.000256 1024 430 540 56832 5.92323 3.36877 30.7006 103.394 143.517 143.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 420 0.000512 2048 125 8620 13824 5.18659 3.42333 220.954 103.645 333.309 333.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 3.2e-05 4096 450 2200 521600 229.467 131.954 6465.48 3909.68 10736.9 10737.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 690 0.000512 2048 260 2540 19200 5.05418 3.46947 125.091 104.563 238.277 238.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1730 0.000512 512 50 220 38300 0.829952 4.51779 26.2882 31.6773 31.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 6.4e-05 4096 260 4440 261600 90.5279 55.742 6394.05 1675.61 8216.07 8216.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 3.2e-05 512 420 260 537600 29.0464 13.3247 102.66 416.838 562.082 562.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 0.000512 512 225 600 27200 1.5481 0.8192 11.7064 41.9327 56.1323 56.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 0.000256 2048 180 820 74600 7.1105 130.109 209.801 347.074 347.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 0.000256 2048 150 400 75000 7.04912 63.8956 209.586 280.573 280.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.000256 1024 430 540 57600 5.9929 3.4088 45.0822 104.442 159.051 159.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 420 0.000512 2048 125 8620 14400 5.24614 3.46531 334.185 104.564 447.561 447.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 3.2e-05 4096 450 2200 520000 229.453 131.894 4530.44 3910.78 8802.85 8803.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 690 0.000512 2048 260 2540 18400 5.03472 3.41402 84.6307 103.76 196.937 197.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1730 0.000512 512 50 220 38200 0.833376 3.20717 26.2943 30.3778 30.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 6.4e-05 4096 260 4440 260800 90.41 55.6997 4465.39 1676.14 6287.78 6287.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 3.2e-05 512 420 260 524800 29.4136 13.1523 71.3397 412.623 526.741 526.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 0.000512 512 225 600 27200 1.55558 0.8192 8.36112 42.7073 53.5706 53.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 0.000256 2048 180 820 74400 7.04902 91.683 209.536 308.31 308.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 0.000256 2048 150 400 74800 7.08179 45.0721 209.315 261.512 261.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.000256 1024 430 540 56000 5.9817 3.37725 31.2799 103.503 144.271 144.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 420 0.000512 2048 125 8620 13600 5.21558 3.41606 222.053 103.762 334.549 334.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 3.2e-05 4096 450 2200 520576 229.032 131.879 8199.93 3911.79 12472.9 12473.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 690 0.000512 2048 260 2540 18816 5.00128 3.41539 155.859 103.86 268.234 268.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1730 0.000512 512 50 220 38304 0.82784 5.82483 26.2963 32.9903 33.0483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 6.4e-05 4096 260 4440 261632 90.0234 67.933 8092.46 1683.56 9934.13 9934.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 3.2e-05 512 420 260 544768 28.834 13.3575 133.08 418.704 594.189 594.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 0.000512 512 225 600 27776 1.53376 0.821248 15.341 43.229 61.0519 61.1615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 0.000256 2048 180 820 74592 7.07594 165.648 209.793 382.562 382.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 0.000256 2048 150 400 75040 7.06048 81.4087 209.706 298.217 298.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.000256 1024 430 540 58240 5.97424 3.4151 57.9705 104.921 172.407 172.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 420 0.000512 2048 125 8620 13888 5.19958 3.41606 407.95 103.86 520.527 520.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 3.2e-05 4096 450 2200 519680 228.317 131.599 5403.31 3904.84 9668.35 9668.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 690 0.000512 2048 260 2540 18816 5.02374 3.44678 102.721 104.075 215.367 215.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1730 0.000512 512 50 220 38080 0.82976 3.85744 26.1941 30.9252 30.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 6.4e-05 4096 260 4440 261632 89.9099 55.5746 5354.8 1678.07 7178.51 7178.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 3.2e-05 512 420 260 530432 29.0626 13.1765 86.0717 413.612 542.134 542.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 0.000512 512 225 600 26880 1.51165 0.800928 9.9351 41.2443 53.6189 53.7313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 0.000256 2048 180 820 74368 7.10563 108.801 209.307 325.255 325.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 0.000256 2048 150 400 74816 7.04051 53.2296 209.222 269.535 269.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.000256 1024 430 540 57344 5.91971 3.38006 37.7679 103.776 150.974 151.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 420 0.000512 2048 125 8620 13440 5.22979 3.44403 257.429 104.072 370.274 370.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 3.2e-05 4096 450 2200 520320 229.27 131.811 7877.75 3905.03 12144.1 12144.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 690 0.000512 2048 260 2540 19200 5.06867 3.47648 152.405 104.753 265.799 265.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1730 0.000512 512 50 220 38280 0.832512 5.57638 26.2668 32.717 32.7707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 6.4e-05 4096 260 4440 261120 90.3672 55.7036 7781.5 1674.48 9602.2 9602.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 3.2e-05 512 420 260 537600 29.2621 13.3503 126.425 417.382 586.636 586.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 0.000512 512 225 600 26880 1.5527 0.817024 14.2701 41.9622 58.7318 58.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 0.000256 2048 180 820 74520 7.0497 158.747 209.474 375.312 375.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 0.000256 2048 150 400 75000 7.05888 78.006 209.473 294.581 294.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.000256 1024 430 540 57600 6.0184 3.41456 54.9694 104.598 169.129 169.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 420 0.000512 2048 125 8620 14400 5.24525 3.46726 404.69 104.753 518.254 518.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 3.2e-05 4096 450 2200 520320 228.556 131.709 5342.07 3905.71 9608.32 9608.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 690 0.000512 2048 260 2540 18240 5.032 3.41379 98.3331 103.769 210.645 210.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1730 0.000512 512 50 220 38160 0.832864 3.79536 26.2636 30.9344 30.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 6.4e-05 4096 260 4440 259200 90.1753 55.5991 5228.76 1674.6 7049.27 7049.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 3.2e-05 512 420 260 522240 29.5199 13.1426 83.0735 412.254 538.203 538.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 0.000512 512 225 600 26880 1.55408 0.821088 9.7841 42.7029 54.994 55.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 0.000256 2048 180 820 74400 7.04954 107.896 209.439 324.428 324.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 0.000256 2048 150 400 74880 7.05424 52.99 209.441 269.529 269.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.000256 1024 430 540 55680 5.98416 3.37421 36.4577 103.456 149.394 149.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 420 0.000512 2048 125 8620 13440 5.21296 3.41811 256.311 103.77 368.816 368.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 3.2e-05 4096 450 2200 521216 228.521 131.637 7691.76 3906 11958.2 11958.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 690 0.000512 2048 260 2540 19456 5.06115 3.48266 150.185 104.827 263.659 263.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1730 0.000512 512 50 220 38272 0.829152 5.43949 26.256 32.5703 32.6267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 6.4e-05 4096 260 4440 262144 90.0742 55.592 7617.99 1675.96 9439.78 9440.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 3.2e-05 512 420 260 540672 28.993 13.3243 123.481 417.591 583.605 583.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 0.000512 512 225 600 27648 1.55779 0.833248 14.3033 42.3771 59.2028 59.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 0.000256 2048 180 820 74496 7.05485 154.069 209.356 370.526 370.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 0.000256 2048 150 400 75008 7.10861 75.765 209.449 292.364 292.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.000256 1024 430 540 58368 5.9553 3.40954 54.1599 104.661 168.317 168.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 420 0.000512 2048 125 8620 14336 5.2464 3.48128 391.892 104.826 505.553 505.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 3.2e-05 4096 450 2200 520192 229.179 131.807 5159.03 3918.14 9438.44 9438.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 690 0.000512 2048 260 2540 18432 4.95011 3.36214 96.257 102.537 207.205 207.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1730 0.000512 512 50 220 38144 0.82976 3.69485 26.2861 30.8548 30.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 6.4e-05 4096 260 4440 260096 90.0333 55.5419 5071.97 1677.8 6895.49 6895.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 3.2e-05 512 420 260 540672 29.0184 13.3263 83.059 418.141 543.761 543.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 0.000512 512 225 600 24576 1.52672 0.77808 8.62176 41.1278 52.1815 52.2862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 0.000256 2048 180 820 74240 7.03914 103.628 209.254 319.964 320.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 0.000256 2048 150 400 74752 7.07206 51.1283 209.339 267.582 267.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.000256 1024 430 540 57344 6.02211 3.41197 36.2128 105.15 150.923 151.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 420 0.000512 2048 125 8620 13312 5.14925 3.35667 244.186 102.538 355.329 355.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 3.2e-05 4096 450 2200 519168 228.903 131.675 6721.96 3911.88 10994.7 10995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 690 0.000512 2048 260 2540 18432 5.01158 3.41811 124.156 103.739 236.424 236.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1730 0.000512 512 50 220 38208 0.83008 4.76365 26.2831 31.9207 31.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 6.4e-05 4096 260 4440 261120 90.0647 55.6046 6639.57 1679.68 8465.06 8465.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 3.2e-05 512 420 260 528384 29.0498 13.1236 104.561 412.56 559.507 559.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 0.000512 512 225 600 27648 1.52874 0.8192 12.4896 41.6431 56.611 56.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 0.000256 2048 180 820 74496 7.06973 134.826 209.744 351.686 351.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 0.000256 2048 150 400 74880 7.05389 66.1476 209.487 282.734 282.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.000256 1024 430 540 56832 5.92896 3.37101 46.1041 103.484 159.022 159.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 420 0.000512 2048 125 8620 13824 5.18765 3.41472 332.192 105.431 446.328 446.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 3.2e-05 4096 450 2200 519168 229.293 131.699 4675.5 3912.83 8949.59 8949.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 690 0.000512 2048 260 2540 18432 5.04448 3.44096 87.3689 104.252 200.203 200.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1730 0.000512 512 50 220 38016 0.832512 3.41674 26.2821 30.5736 30.6288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 6.4e-05 4096 260 4440 258048 90.188 55.4146 4565.25 1667.67 6378.66 6378.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 3.2e-05 512 420 260 516096 29.9896 13.1278 72.5132 412.696 528.535 528.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 0.000512 512 225 600 24576 1.53491 0.784384 8.08278 41.8012 52.3289 52.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 0.000256 2048 180 820 74112 7.10205 94.4545 209.23 310.828 310.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 0.000256 2048 150 400 74496 7.07293 46.6334 208.976 262.724 262.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.000256 1024 430 540 55296 6.01517 3.37453 31.9469 103.74 145.202 145.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 420 0.000512 2048 125 8620 13824 5.22077 3.44486 232.625 104.245 345.64 345.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 3.2e-05 4096 450 2200 520000 229.427 131.899 6892.62 3907.72 11161.9 11162.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 690 0.000512 2048 260 2540 18400 5.03232 3.41318 129.224 103.682 241.45 241.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1730 0.000512 512 50 220 38200 0.828928 4.89101 26.962 32.7251 32.7786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 6.4e-05 4096 260 4440 260800 90.4299 55.6874 6786.74 1674.9 8607.9 8608.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 3.2e-05 512 420 260 524800 29.4161 13.1625 108.335 412.29 563.419 563.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 0.000512 512 225 600 27200 1.5497 0.81888 12.6539 41.6297 56.7824 56.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 0.000256 2048 180 820 74400 7.04922 139.144 209.363 355.598 355.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 0.000256 2048 150 400 74800 7.05946 68.3792 209.156 284.637 284.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.000256 1024 430 540 56000 5.98262 3.37715 47.4212 103.419 160.328 160.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 420 0.000512 2048 125 8620 13600 5.21565 3.42013 342.564 103.681 454.982 455.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 3.2e-05 4096 450 2200 518400 230.571 132.157 4905.95 3921.1 9190.07 9190.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 690 0.000512 2048 260 2540 17600 5.0639 3.44883 89.5358 104.29 202.437 202.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1730 0.000512 512 50 220 38000 0.831488 3.61446 26.2838 30.7716 30.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 6.4e-05 4096 260 4440 259200 90.0786 55.5127 4865.85 1668.46 6680.05 6680.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 3.2e-05 512 420 260 512000 30.3373 13.1471 75.3469 412.699 531.739 531.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 0.000512 512 225 600 25600 1.58819 0.825344 8.93642 41.7815 53.256 53.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 0.000256 2048 180 820 74000 7.0249 98.687 208.97 314.727 314.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 0.000256 2048 150 400 74400 7.05594 48.2301 208.758 264.091 264.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.000256 1024 430 540 54400 6.0775 3.37965 32.9926 103.761 146.338 146.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 420 0.000512 2048 125 8620 12800 5.26592 3.44877 234.627 105.285 348.722 348.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1550 3.2e-05 4096 450 2208 520704 229.042 131.745 5767.35 3910.08 10038.5 10038.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 690 0.000512 2048 260 2544 19456 5.04246 3.46883 99.8437 104.565 213.02 213.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1730 0.000512 512 50 216 38432 0.836768 3.45107 26.2984 30.6292 30.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 6.4e-05 4096 260 4440 262144 90.0801 55.5868 5118.32 1674.95 6939.08 6939.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1850 3.2e-05 512 420 264 552960 28.4961 13.3623 165.161 418.887 626.117 626.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 0.000512 512 225 600 27904 1.54477 0.83008 9.28483 44.4936 56.2853 56.3937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 0.000256 2048 180 816 74688 7.0697 102.523 211.919 321.556 321.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1880 0.000256 2048 150 408 75072 7.0521 98.5347 209.506 315.138 315.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.000256 1024 430 552 58624 5.99462 3.4208 60.5812 104.874 174.999 175.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 420 0.000512 2048 125 8640 14592 5.21408 3.46608 268.027 104.569 381.381 381.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 3.2e-05 4096 450 2208 520960 230.222 132.001 5859.33 3913.47 10135.3 10135.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 690 0.000512 2048 260 2544 19520 5.04186 3.46813 106.196 104.538 219.348 219.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1730 0.000512 512 50 216 38440 0.832288 3.68499 26.3116 30.8735 30.9289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 6.4e-05 4096 260 4440 262080 90.489 55.7036 5386.67 1678.68 7211.68 7211.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 3.2e-05 512 420 264 552960 28.4334 13.3877 99.8355 419.042 560.91 561.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 0.000512 512 225 600 27520 1.55139 0.825344 9.77155 42.9587 55.2322 55.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 0.000256 2048 180 816 74680 7.0785 108.678 209.643 325.443 325.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 0.000256 2048 150 408 75080 7.06128 54.1757 209.632 270.913 270.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.000256 1024 430 552 58560 5.99405 3.42608 38.4732 104.929 152.949 153.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 420 0.000512 2048 125 8640 14560 5.2375 3.46387 283.601 104.536 396.94 397.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 3.2e-05 4096 450 2208 520704 229.255 131.879 5389.67 3915.25 9666.34 9666.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 690 0.000512 2048 260 2544 19584 5.05178 3.47139 105.25 104.905 218.781 218.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1730 0.000512 512 50 216 38400 0.833536 3.6615 26.322 30.8596 30.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 6.4e-05 4096 260 4440 261888 90.156 55.6647 5297.35 1680.89 7124.22 7124.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 3.2e-05 512 420 264 549888 28.504 13.3576 88.7227 418.713 549.515 549.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 0.000512 512 225 600 27648 1.54611 0.825504 9.81702 41.4712 53.7864 53.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 0.000256 2048 180 816 74640 7.05811 107.588 209.73 324.421 324.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 0.000256 2048 150 408 75072 7.06256 53.8976 209.801 270.806 270.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.000256 1024 430 552 58368 5.97114 3.41302 38.1096 104.85 152.468 152.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 420 0.000512 2048 125 8640 14592 5.23328 3.47341 280.204 104.903 393.917 394.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1550 3.2e-05 4096 450 2208 519936 228.931 131.745 4232.03 3914.02 8507 8507.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 690 0.000512 2048 260 2544 19200 5.02403 3.45923 66.6164 104.512 179.714 179.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1730 0.000512 512 50 216 38304 0.829536 2.40512 26.2832 29.5615 29.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 6.4e-05 4096 260 4440 261120 90.0026 55.5904 3415.7 1674.52 5235.97 5236.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 3.2e-05 512 420 264 546816 28.2376 13.273 71.8081 416.668 530.2 530.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 0.000512 512 225 600 26880 1.54781 0.8192 6.33562 43.5817 52.4127 52.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 0.000256 2048 180 816 74592 7.06355 69.1753 209.73 286.011 286.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 0.000256 2048 150 408 74976 7.072 34.6397 209.666 251.421 251.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.000256 1024 430 552 57600 5.95418 3.40438 24.423 104.395 138.302 138.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 420 0.000512 2048 125 8640 14208 5.21235 3.46118 175.886 104.513 289.172 289.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 3.2e-05 4096 450 2208 520128 229.925 132.037 6254.98 3913.98 10531.2 10531.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 690 0.000512 2048 260 2544 19488 5.07136 3.47981 121.188 104.918 234.762 234.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1730 0.000512 512 50 216 38416 0.833248 4.26816 26.327 31.4727 31.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 6.4e-05 4096 260 4440 262080 90.3349 55.7005 6149.6 1676.84 7972.62 7972.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 3.2e-05 512 420 264 551936 28.3642 13.3735 103.58 418.701 564.231 564.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 0.000512 512 225 600 27776 1.55715 0.833344 11.4226 43.687 57.6308 57.7389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 0.000256 2048 180 816 74648 7.0545 124.602 209.764 341.465 341.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 0.000256 2048 150 408 75040 7.05427 62.4906 216.168 285.759 285.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.000256 1024 430 552 58240 5.98602 3.4208 44.0211 104.852 158.407 158.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 420 0.000512 2048 125 8640 14560 5.252 3.48189 321.634 104.919 435.392 435.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 3.2e-05 4096 450 2208 519680 229.834 132 4663.52 3913.21 8938.85 8939.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 690 0.000512 2048 260 2544 18816 5.00016 3.41504 74.3484 103.783 186.648 186.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1730 0.000512 512 50 216 38304 0.831488 2.74842 26.2638 29.8854 29.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 6.4e-05 4096 260 4440 261632 90.0719 55.6618 3866.31 1673.03 5685.21 5685.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 3.2e-05 512 420 264 551936 28.2817 13.3572 68.7352 418.348 528.94 529.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 0.000512 512 225 600 26880 1.55648 0.823296 7.11325 43.2075 52.8284 52.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 0.000256 2048 180 816 74592 7.05341 78.377 209.568 295.043 295.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 0.000256 2048 150 408 74928 7.04986 39.9027 209.388 256.385 256.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.000256 1024 430 552 58240 5.97462 3.41786 28.4187 104.836 142.776 142.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 420 0.000512 2048 125 8640 13888 5.19632 3.41491 194.417 103.768 306.898 306.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 3.2e-05 4096 450 2208 520192 229.16 131.791 6066.85 3930.47 10358.6 10358.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 690 0.000512 2048 260 2544 19456 5.04355 3.46534 115.457 104.676 228.742 228.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1730 0.000512 512 50 216 38400 0.836672 4.1359 26.298 31.3108 31.3704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 6.4e-05 4096 260 4440 262144 90.2043 55.6161 5898.09 1675.56 7719.61 7719.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 3.2e-05 512 420 264 548864 28.4142 13.3325 99.8941 417.628 559.479 559.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 0.000512 512 225 600 27648 1.55789 0.82944 10.8564 43.5106 56.8787 56.9897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 0.000256 2048 180 816 74624 7.10669 120.879 209.53 337.559 337.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 0.000256 2048 150 408 75008 7.08467 60.9503 209.476 277.557 277.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.000256 1024 430 552 58368 5.95661 3.40429 42.6006 104.595 156.684 156.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 420 0.000512 2048 125 8640 14592 5.22291 3.46774 296.23 104.68 409.706 409.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 3.2e-05 4096 450 2208 520192 229.282 131.796 4023.13 3911.51 8295.99 8296.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 690 0.000512 2048 260 2544 19456 5.05898 3.48496 76.3365 104.826 189.808 189.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1730 0.000512 512 50 216 38272 0.829504 2.75251 26.2513 29.8778 29.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 6.4e-05 4096 260 4440 262144 90.0722 55.6114 3863.53 1675.62 5684.98 5685.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 3.2e-05 512 420 264 548864 28.4216 13.3293 66.9935 417.604 526.56 526.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 0.000512 512 225 600 27648 1.56317 0.833536 7.29965 42.385 52.205 52.3139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 0.000256 2048 180 816 74496 7.09024 79.6766 209.329 296.141 296.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 0.000256 2048 150 408 74880 7.07379 40.7444 209.271 257.13 257.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.000256 1024 430 552 58368 5.95226 3.41165 29.05 104.669 143.208 143.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 420 0.000512 2048 125 8640 14336 5.24045 3.48298 185.981 104.829 299.635 299.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 3.2e-05 4096 450 2208 520128 229.645 131.93 6602.96 3909.88 10874.7 10874.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 690 0.000512 2048 260 2544 19296 5.06141 3.46163 127.362 104.626 240.614 240.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1730 0.000512 512 50 216 38376 0.83488 4.5327 26.2904 31.7006 31.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 6.4e-05 4096 260 4440 262080 90.2567 55.7272 6510.99 1675.18 8332.3 8332.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 3.2e-05 512 420 264 548352 28.4021 13.3488 108.082 417.35 567.396 567.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 0.000512 512 225 600 27648 1.54093 0.822592 12.089 43.1131 57.6917 57.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 0.000256 2048 180 816 74592 7.05126 131.469 215.935 354.5 354.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 0.000256 2048 150 408 75024 7.04717 66.083 209.568 282.741 282.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.000256 1024 430 552 58176 5.96842 3.41315 46.765 104.535 160.811 160.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 420 0.000512 2048 125 8640 14400 5.23718 3.47136 339.983 104.625 453.418 453.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 3.2e-05 4096 450 2208 519552 229.646 132.053 4609.5 3912.12 8883.6 8883.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 690 0.000512 2048 260 2544 19008 5.01661 3.44685 88.4706 104.006 201.04 201.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1730 0.000512 512 50 216 38304 0.832736 3.24493 26.2823 30.4023 30.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 6.4e-05 4096 260 4440 261504 90.116 55.636 4537.05 1674.93 6357.88 6357.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 3.2e-05 512 420 264 543744 28.1737 13.2055 75.5689 414.157 531.32 531.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 0.000512 512 225 600 26496 1.54077 0.80896 8.36419 41.4836 52.3233 52.4347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 0.000256 2048 180 816 74448 7.04922 92.0616 209.222 308.373 308.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 0.000256 2048 150 408 74880 7.09645 46.5791 209.295 263.013 263.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.000256 1024 430 552 57600 5.92 3.38534 32.7926 103.825 146.048 146.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 420 0.000512 2048 125 8640 13824 5.2113 3.44269 228.882 104.009 341.648 341.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 3.2e-05 4096 450 2208 520320 229.142 131.862 6286.13 3948.43 10595.8 10596.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 690 0.000512 2048 260 2544 19200 5.01322 3.44451 120.288 105.199 234.047 234.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1730 0.000512 512 50 216 38400 0.833536 4.29722 26.5676 31.742 31.7993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 6.4e-05 4096 260 4440 261760 90.16 55.6865 6186.19 1691.83 8024 8024.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 3.2e-05 512 420 264 552960 28.3234 13.3714 103.506 423.031 568.444 568.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 0.000512 512 225 600 26880 1.5448 0.817664 11.1546 42.4793 56.1261 56.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 0.000256 2048 180 816 74640 7.08611 124.793 211.619 343.544 343.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 0.000256 2048 150 408 75040 7.06141 62.6693 211.61 281.389 281.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.000256 1024 430 552 57600 5.95475 3.39062 43.9775 105.103 158.551 158.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 420 0.000512 2048 125 8640 14400 5.19782 3.44883 324.259 105.204 438.21 438.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 3.2e-05 4096 450 2208 519680 229.546 132.017 4470.28 3915.03 8747.16 8747.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 690 0.000512 2048 260 2544 18560 4.99792 3.41197 84.0582 103.554 196.125 196.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1730 0.000512 512 50 216 38240 0.82944 3.11392 26.2548 30.2404 30.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 6.4e-05 4096 260 4440 261120 90.0867 55.5868 4387.81 1676.03 6209.67 6209.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 3.2e-05 512 420 264 552960 28.2363 13.3569 74.6603 419.051 535.523 535.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 0.000512 512 225 600 26880 1.55325 0.819008 8.15504 42.176 52.8307 52.9432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 0.000256 2048 180 816 74560 7.06829 89.7771 209.617 306.509 306.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 0.000256 2048 150 408 74880 7.07584 45.2429 211.735 264.097 264.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.000256 1024 430 552 56320 5.9344 3.37427 31.3009 103.348 144.082 144.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 420 0.000512 2048 125 8640 14080 5.1593 3.41437 226.761 103.557 338.997 339.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 3.2e-05 4096 450 2208 519936 228.689 131.778 7983.12 3910.44 12254.3 12254.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 690 0.000512 2048 260 2544 19200 5.01677 3.45427 153.858 104.414 266.846 266.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1730 0.000512 512 50 216 38304 0.828544 5.51504 26.2555 32.6395 32.6993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 6.4e-05 4096 260 4440 261120 89.9648 55.5868 7820.2 1673.06 9638.95 9639.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 3.2e-05 512 420 264 546816 28.1916 13.2724 131.312 416.268 589.258 589.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 0.000512 512 225 600 26880 1.54736 0.817152 14.4223 42.9602 59.8712 59.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 0.000256 2048 180 816 74592 7.16979 159.821 209.533 376.566 376.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 0.000256 2048 150 408 74976 7.12294 80.4992 209.47 297.136 297.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.000256 1024 430 552 57600 5.95213 3.40179 56.556 104.299 170.34 170.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 420 0.000512 2048 125 8640 14208 5.20899 3.45613 405.574 104.412 518.749 518.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 3.2e-05 4096 450 2208 519168 228.826 131.64 5162.47 3910.62 9433.85 9434.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 690 0.000512 2048 260 2544 18432 5.00941 3.41686 95.346 103.727 207.603 207.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1730 0.000512 512 50 216 38208 0.830528 3.66691 26.2799 30.8192 30.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 6.4e-05 4096 260 4440 261120 90.0964 55.6079 5081.19 1674.99 6902.03 6902.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 3.2e-05 512 420 264 540672 28.0912 13.1266 85.2956 412.568 539.294 539.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 0.000512 512 225 600 26112 1.57443 0.817152 9.23744 42.7004 54.4546 54.5655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 0.000256 2048 180 816 74496 7.05126 102.966 209.709 319.769 319.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 0.000256 2048 150 408 74880 7.06298 51.5833 209.649 268.339 268.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.000256 1024 430 552 56832 5.92448 3.3728 36.0502 103.482 148.957 149.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 420 0.000512 2048 125 8640 13824 5.18666 3.41763 255.095 103.73 367.529 367.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 3.2e-05 4096 450 2208 520800 229.753 132.094 7896.8 3929.49 12188.4 12188.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 690 0.000512 2048 260 2544 19200 5.06054 3.46966 151.474 104.468 264.577 264.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1730 0.000512 512 50 216 38300 0.840096 5.45184 26.2574 32.5942 32.6517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 6.4e-05 4096 260 4440 261600 90.4531 55.7367 7744.31 1674.19 9564.85 9565.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 3.2e-05 512 420 264 544000 28.5969 13.328 129.267 416.448 587.861 588.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 0.000512 512 225 600 27200 1.54778 0.821024 14.3465 41.9089 58.7536 58.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 0.000256 2048 180 816 74600 7.09222 157.232 209.555 373.924 373.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 0.000256 2048 150 408 75000 7.05126 79.1492 209.545 295.789 295.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.000256 1024 430 552 57600 5.99242 3.41235 55.7044 104.341 169.581 169.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 420 0.000512 2048 125 8640 14400 5.23674 3.46922 404.757 104.465 518.032 518.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 3.2e-05 4096 450 2208 520000 229.489 131.911 5347.73 3925.38 9634.79 9635.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 690 0.000512 2048 260 2544 18400 5.02384 3.41744 99.3198 103.654 211.515 211.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1730 0.000512 512 50 216 38200 0.831488 3.73024 26.2554 30.8619 30.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 6.4e-05 4096 260 4440 260800 90.4265 55.6936 5237.33 1674.41 7058 7058.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 3.2e-05 512 420 264 537600 28.3959 13.1564 86.4151 412.18 540.363 540.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 0.000512 512 225 600 27200 1.55392 0.821632 9.83187 41.6259 53.9612 54.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 0.000256 2048 180 816 74400 7.0911 106.864 209.277 323.277 323.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 0.000256 2048 150 408 74800 7.08976 53.6701 209.27 270.073 270.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.000256 1024 430 552 56000 5.98096 3.37699 37.0942 103.396 149.981 150.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 420 0.000512 2048 125 8640 13600 5.21738 3.41811 259.39 103.658 371.785 371.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 3.2e-05 4096 450 2208 519680 229.754 131.996 7741.05 3913.3 12016.4 12016.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 690 0.000512 2048 260 2544 18816 5.00637 3.42093 146.244 103.768 258.54 258.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1730 0.000512 512 50 216 38304 0.833536 5.38899 26.269 32.5335 32.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 6.4e-05 4096 260 4440 261632 90.0303 55.6805 7610.67 1673.1 9429.62 9429.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 3.2e-05 512 420 264 551936 28.3081 13.3612 128.35 418.339 588.578 588.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 0.000512 512 225 600 26880 1.55427 0.821248 13.8948 43.2094 59.6069 59.7197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 0.000256 2048 180 816 74592 7.07555 154.81 209.562 371.494 371.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 0.000256 2048 150 408 74928 7.05606 77.5414 209.379 294.021 294.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.000256 1024 430 552 58240 5.97805 3.42016 55.211 104.829 169.568 169.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 420 0.000512 2048 125 8640 13888 5.19171 3.42106 384.182 103.773 496.676 496.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 3.2e-05 4096 450 2208 517888 229.927 131.939 5079.34 3953.59 9395.07 9395.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 690 0.000512 2048 260 2544 18816 5.0191 3.44038 96.7271 105.088 210.375 210.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1730 0.000512 512 50 216 38080 0.826688 3.55194 26.4435 30.8634 30.9214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 6.4e-05 4096 260 4440 261632 89.8997 55.5941 5010.15 1695.01 6850.79 6850.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 3.2e-05 512 420 264 544768 27.9485 13.1675 83.9218 417.668 542.917 543.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 0.000512 512 225 600 25088 1.55443 0.800224 8.77302 41.4918 52.7436 52.8539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 0.000256 2048 180 816 74368 7.04922 102.047 211.32 320.457 320.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 0.000256 2048 150 408 74816 7.0575 51.4614 211.43 269.992 270.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.000256 1024 430 552 57344 5.928 3.3815 36.242 104.794 150.472 150.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 420 0.000512 2048 125 8640 13440 5.22896 3.44442 244.103 105.092 357.967 358.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 3.2e-05 4096 450 2208 519360 229.918 131.979 7463.15 3909.65 11735 11735.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 690 0.000512 2048 260 2544 19200 5.07491 3.47136 144.523 104.738 257.907 258.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1730 0.000512 512 50 216 38280 0.831712 5.21514 26.256 32.3475 32.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 6.4e-05 4096 260 4440 261120 90.4056 55.724 7325.13 1692.62 9164.02 9164.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 3.2e-05 512 420 264 545280 28.652 13.3448 122.425 423.728 588.363 588.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 0.000512 512 225 600 26880 1.55053 0.822016 13.4573 43.0158 58.9749 59.0851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 0.000256 2048 180 816 74520 7.1168 149.306 209.395 365.862 365.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 0.000256 2048 150 408 75000 7.06848 75.3466 209.595 292.054 292.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.000256 1024 430 552 57600 6.0105 3.41347 52.8013 104.589 166.942 167.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 420 0.000512 2048 125 8640 14400 5.24198 3.47558 384.577 104.738 498.134 498.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 3.2e-05 4096 450 2208 518400 230.282 132.11 4802.86 3919.31 9084.83 9085.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 690 0.000512 2048 260 2544 18240 5.0319 3.42541 89.1464 103.858 201.563 201.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1730 0.000512 512 50 216 38160 0.832576 3.46131 26.2785 30.6141 30.6749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 6.4e-05 4096 260 4440 259200 90.1997 55.6077 4686.49 1671.01 6503.44 6503.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 3.2e-05 512 420 264 537600 28.341 13.1447 79.2101 412.6 533.508 533.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 0.000512 512 225 600 26880 1.55664 0.821408 8.9424 41.6725 53.1238 53.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 0.000256 2048 180 816 74400 7.0615 96.5332 209.57 313.207 313.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 0.000256 2048 150 408 74880 7.06067 48.4619 209.779 265.341 265.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.000256 1024 430 552 55680 5.9873 3.37795 33.645 103.545 146.685 146.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 420 0.000512 2048 125 8640 13440 5.22387 3.41901 231.579 103.861 344.18 344.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 3.2e-05 4096 450 2208 520192 229.272 131.79 7148.6 3911.77 11421.7 11422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 690 0.000512 2048 260 2544 19456 5.06269 3.48915 139.846 104.835 253.333 253.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1730 0.000512 512 50 216 38272 0.828896 4.95085 26.2531 32.0755 32.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 6.4e-05 4096 260 4440 262144 90.0868 55.599 7030.55 1675.75 8852.13 8852.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 3.2e-05 512 420 264 548864 28.4011 13.3284 117.771 417.628 577.338 577.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 0.000512 512 225 600 27648 1.56054 0.83392 13.3196 42.3806 58.2252 58.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 0.000256 2048 180 816 74496 7.05331 142.793 209.334 359.224 359.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 0.000256 2048 150 408 74880 7.0505 71.9402 209.281 288.314 288.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.000256 1024 430 552 58368 5.95574 3.40986 51.4718 104.669 165.633 165.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 420 0.000512 2048 125 8640 14336 5.24506 3.48365 365.916 104.835 479.581 479.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 3.2e-05 4096 450 2208 520192 229.127 131.809 4857.81 3915.56 9134.58 9134.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 690 0.000512 2048 260 2544 18432 4.94832 3.36301 90.2203 102.455 201.09 201.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1730 0.000512 512 50 216 38144 0.82944 3.36499 26.2614 30.497 30.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 6.4e-05 4096 260 4440 260096 90.0443 55.5463 4753.75 1676.08 6575.57 6575.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 3.2e-05 512 420 264 540672 29.0171 13.3329 79.548 417.823 539.934 540.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 0.000512 512 225 600 24576 1.5305 0.779392 8.33562 42.1634 52.9357 53.0473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 0.000256 2048 180 816 74240 7.05382 96.2949 209.042 312.434 312.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 0.000256 2048 150 408 74752 7.05424 48.6844 209.338 265.122 265.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.000256 1024 430 552 57344 6.03664 3.412 34.4709 104.868 148.911 149.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 420 0.000512 2048 125 8640 13312 5.1481 3.3599 228.323 102.456 339.388 339.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1550 3.2e-05 4096 450 2200 521472 228.31 131.586 6447.07 3912.56 10719.8 10720
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 690 0.000512 2048 260 2550 19200 5.04845 3.46362 112.079 104.689 225.383 225.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1730 0.000512 512 50 225 38432 0.830208 4.1001 26.3394 31.3128 31.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 6.4e-05 4096 260 4425 261888 90.0442 55.5869 5762.9 1680.61 7589.29 7589.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1850 3.2e-05 512 420 250 550912 28.586 13.3587 175.519 419.378 637.057 637.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 0.000512 512 225 600 27904 1.54435 0.830176 10.6152 44.2929 57.4137 57.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 0.000256 2048 180 825 74656 7.08864 117.528 209.824 334.485 334.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1880 0.000256 2048 150 400 75136 7.08762 110.078 209.772 326.981 327.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.000256 1024 430 550 57856 6.01709 3.42336 67.4871 104.999 182.054 182.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 420 0.000512 2048 125 8625 14720 5.21181 3.46397 306.085 104.686 419.549 419.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 3.2e-05 4096 450 2200 521600 229.9 131.895 5607.19 3907.44 9876.71 9876.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 690 0.000512 2048 260 2550 19200 5.06509 3.47229 100.94 104.512 214.092 214.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1730 0.000512 512 50 225 38400 0.830368 3.68611 26.3001 30.8589 30.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 6.4e-05 4096 260 4425 262080 90.4477 55.7015 5170.59 1680.73 6997.61 6997.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 3.2e-05 512 420 250 550400 28.6255 13.3836 90.902 418.939 552.072 552.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 0.000512 512 225 600 27520 1.55453 0.825344 9.40742 43.8348 55.7461 55.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 0.000256 2048 180 825 74640 7.07197 105.657 209.582 322.356 322.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 0.000256 2048 150 400 75120 7.08125 51.3556 209.528 268.011 268.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.000256 1024 430 550 57920 6.02474 3.4263 36.8276 104.898 151.305 151.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 420 0.000512 2048 125 8625 14560 5.23526 3.46317 272.503 104.516 385.826 385.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1550 3.2e-05 4096 450 2200 520960 229.186 131.796 4043.47 3906.75 8311.5 8311.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 690 0.000512 2048 260 2550 18880 5.03891 3.44883 64.489 104.184 177.26 177.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1730 0.000512 512 50 225 38320 0.832832 2.43875 26.2699 29.5831 29.6427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 6.4e-05 4096 260 4425 261760 90.1672 55.6769 3331.43 1675.31 5152.72 5152.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1850 3.2e-05 512 420 250 547840 28.9092 13.3717 151.706 418.941 613.148 613.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 0.000512 512 225 600 26880 1.54957 0.817376 6.12627 44.0344 52.6617 52.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 0.000256 2048 180 825 74560 7.05536 68.2057 209.458 284.764 284.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1880 0.000256 2048 150 400 75040 7.05395 94.6801 209.399 311.176 311.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.000256 1024 430 550 56960 6.02218 3.39203 54.8474 104.135 168.53 168.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 420 0.000512 2048 125 8625 14400 5.20944 3.45235 174 104.187 286.949 287.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 3.2e-05 4096 450 2200 521472 228.809 131.739 5576.16 3906.33 9843.31 9843.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 690 0.000512 2048 260 2550 19200 5.06118 3.47114 107.796 104.818 221.248 221.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1730 0.000512 512 50 225 38400 0.832352 3.9439 26.3086 31.1274 31.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 6.4e-05 4096 260 4425 261888 90.1359 55.6569 5517.37 1675.02 7338.32 7338.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 3.2e-05 512 420 250 549888 28.5004 13.3612 88.1038 418.358 548.537 548.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 0.000512 512 225 600 27648 1.54611 0.827392 10.1717 43.5466 56.2184 56.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 0.000256 2048 180 825 74640 7.05629 112.8 209.656 329.554 329.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 0.000256 2048 150 400 75120 7.08685 54.4993 209.601 271.231 271.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.000256 1024 430 550 57600 6.00944 3.41347 38.9591 104.768 153.282 153.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 420 0.000512 2048 125 8625 14784 5.23552 3.47136 293.87 104.822 407.507 407.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1550 3.2e-05 4096 450 2200 520704 228.425 131.619 4329.44 3909.52 8599.3 8599.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 690 0.000512 2048 260 2550 18816 5.04128 3.46141 68.5667 104.499 181.672 181.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1730 0.000512 512 50 225 38304 0.832896 2.59011 26.2933 29.7589 29.8174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 6.4e-05 4096 260 4425 261120 90.0126 55.5819 3554.89 1674.36 5374.99 5375.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 3.2e-05 512 420 250 546816 28.2404 13.2692 69.4282 416.62 527.775 527.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 0.000512 512 225 600 26880 1.54822 0.8192 6.57357 43.5425 52.6118 52.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 0.000256 2048 180 825 74592 7.08813 72.86 209.806 289.798 289.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 0.000256 2048 150 400 75072 7.05357 35.3295 209.748 252.172 252.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.000256 1024 430 550 56832 5.99066 3.40698 25.1664 104.383 139.077 139.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 420 0.000512 2048 125 8625 14592 5.19574 3.45702 188.064 104.5 301.317 301.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 3.2e-05 4096 450 2200 521024 229.365 131.839 5986.16 3906.06 10253.7 10253.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 690 0.000512 2048 260 2550 19264 5.07859 3.47955 115.327 104.808 228.796 228.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1730 0.000512 512 50 225 38360 0.832576 4.28115 26.2786 31.4352 31.4896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 6.4e-05 4096 260 4425 261632 90.3801 55.7001 5886.46 1679.92 7712.59 7712.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 3.2e-05 512 420 250 548352 28.6559 13.3726 94.4213 418.253 554.914 555.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 0.000512 512 225 600 27776 1.56003 0.835584 11.0404 42.5373 56.0964 56.2055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 0.000256 2048 180 825 74592 7.04797 119.851 209.492 336.434 336.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 0.000256 2048 150 400 75096 7.07526 58.9497 209.492 275.558 275.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.000256 1024 430 550 57792 6.0135 3.41674 42.2963 104.74 156.597 156.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 420 0.000512 2048 125 8625 14784 5.24083 3.47427 314.231 104.807 427.857 427.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 3.2e-05 4096 450 2200 520576 229.076 131.861 3804.09 3908.45 8073.76 8073.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 690 0.000512 2048 260 2550 18816 5.0048 3.41872 71.7638 103.768 184.054 184.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1730 0.000512 512 50 225 38304 0.832064 2.74432 26.2795 29.8992 29.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 6.4e-05 4096 260 4425 260736 90.1236 55.6468 3697.68 1677.33 5520.92 5521.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 3.2e-05 512 420 250 544768 28.8474 13.3634 60.4767 418.349 521.252 521.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 0.000512 512 225 600 26880 1.55322 0.821664 6.8289 42.1517 51.4837 51.5948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 0.000256 2048 180 825 74480 7.10016 76.1337 209.359 292.637 292.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 0.000256 2048 150 400 75040 7.04922 37.7738 209.526 254.392 254.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.000256 1024 430 550 57344 6.03056 3.41222 27.1052 104.829 141.505 141.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 420 0.000512 2048 125 8625 14336 5.17789 3.41814 192.429 103.769 304.892 304.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 3.2e-05 4096 450 2200 521216 228.553 131.612 6204.02 3909.69 10474.2 10474.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 690 0.000512 2048 260 2550 19200 5.05686 3.46957 118.863 104.771 232.261 232.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1730 0.000512 512 50 225 38400 0.831808 4.43347 26.3396 31.6516 31.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 6.4e-05 4096 260 4425 261632 90.1649 55.5969 6072.98 1677.2 7896.11 7896.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 3.2e-05 512 420 250 548864 28.4052 13.3331 98.1638 418.03 558.154 558.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 0.000512 512 225 600 27648 1.55581 0.828352 11.2919 43.4768 57.2782 57.3875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 0.000256 2048 180 825 74624 7.05946 125.706 209.829 342.638 342.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 0.000256 2048 150 400 75072 7.05341 61.5612 209.681 278.342 278.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.000256 1024 430 550 57344 6.01325 3.40589 44.04 104.698 158.285 158.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 420 0.000512 2048 125 8625 14592 5.2327 3.46736 310.63 104.772 424.208 424.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 3.2e-05 4096 450 2200 521216 228.544 131.655 4127.42 3907.2 8395.11 8395.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 690 0.000512 2048 260 2550 18944 5.07072 3.48323 77.3439 104.857 190.852 190.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1730 0.000512 512 50 225 38272 0.831456 2.97162 26.2746 30.1212 30.1767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 6.4e-05 4096 260 4425 261120 90.2022 55.602 3976.87 1676.13 5798.95 5799.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 3.2e-05 512 420 250 548864 28.3928 13.3304 66.0136 417.731 525.679 525.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 0.000512 512 225 600 27648 1.5583 0.833536 7.6401 42.3852 52.5417 52.6523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 0.000256 2048 180 825 74496 7.05757 83.2819 209.485 299.866 299.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 0.000256 2048 150 400 75008 7.08403 41.1428 209.51 257.782 257.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.000256 1024 430 550 57344 6.01142 3.41018 29.6253 104.698 143.873 143.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 420 0.000512 2048 125 8625 14336 5.24288 3.48595 193.262 104.865 306.962 307.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 3.2e-05 4096 450 2200 520704 229.373 131.838 6565.86 3908.63 10836 10836.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 690 0.000512 2048 260 2550 19008 5.07376 3.46586 126.013 104.681 239.337 239.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1730 0.000512 512 50 225 38376 0.833056 4.7063 26.321 31.9033 31.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 6.4e-05 4096 260 4425 261504 90.3634 55.6951 6499.26 1676.04 8321.51 8321.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 3.2e-05 512 420 250 548352 28.399 13.3457 103.14 417.907 563.008 563.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 0.000512 512 225 600 27072 1.55395 0.822816 11.8887 43.1268 57.5212 57.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 0.000256 2048 180 825 74592 7.04595 132.942 209.705 349.738 349.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 0.000256 2048 150 400 75096 7.08035 64.6881 209.717 281.531 281.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.000256 1024 430 550 57600 5.99274 3.4104 46.6396 104.589 160.76 160.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 420 0.000512 2048 125 8625 14688 5.23322 3.46339 346.887 104.68 460.365 460.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 3.2e-05 4096 450 2200 520704 228.724 131.778 4687.76 3906.8 8955.35 8955.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 690 0.000512 2048 260 2550 18432 5.0375 3.44685 88.1892 104.036 200.813 200.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1730 0.000512 512 50 225 38304 0.831488 3.45517 26.3039 30.6318 30.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 6.4e-05 4096 260 4425 261504 90.1061 55.6507 4629.73 1675.26 6450.89 6451.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 3.2e-05 512 420 250 543744 28.1674 13.2071 73.8648 414.243 529.699 529.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 0.000512 512 225 600 26496 1.54374 0.810784 8.54029 42.544 53.5647 53.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 0.000256 2048 180 825 74448 7.05136 95.1849 209.36 311.641 311.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 0.000256 2048 150 400 75024 7.11955 46.5856 209.569 263.318 263.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.000256 1024 430 550 56448 5.97357 3.38064 33.0452 103.847 146.375 146.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 420 0.000512 2048 125 8625 14400 5.18445 3.44435 243.498 105.162 357.39 357.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 3.2e-05 4096 450 2200 520960 228.757 131.777 6375.97 3927.45 10664.2 10664.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 690 0.000512 2048 260 2550 18880 5.02333 3.44429 122.07 104.214 234.849 234.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1730 0.000512 512 50 225 38320 0.830464 4.59162 26.2815 31.7467 31.8054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 6.4e-05 4096 260 4425 261760 90.1339 55.6749 6297.57 1675.96 8119.48 8119.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 3.2e-05 512 420 250 547840 28.6708 13.3764 100.216 419.07 561.549 561.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 0.000512 512 225 600 26880 1.54544 0.818112 11.4574 43.182 57.1332 57.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 0.000256 2048 180 825 74560 7.05962 128.997 209.526 345.625 345.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 0.000256 2048 150 400 75040 7.0544 62.9884 209.461 279.546 279.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.000256 1024 430 550 56960 5.97533 3.38944 44.9223 104.117 158.531 158.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 420 0.000512 2048 125 8625 14400 5.20589 3.4495 330.558 104.216 443.538 443.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 3.2e-05 4096 450 2200 520960 228.233 131.634 4473.8 3908.83 8742.77 8743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 690 0.000512 2048 260 2550 18560 4.98586 3.40918 84.7624 103.569 196.829 196.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1730 0.000512 512 50 225 38240 0.831552 3.25782 26.2752 30.407 30.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 6.4e-05 4096 260 4425 261120 90.0789 55.5763 4396.28 1676.29 6218.37 6218.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 3.2e-05 512 420 250 542720 29.0304 13.3508 70.2562 419.121 531.977 532.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 0.000512 512 225 600 26880 1.55203 0.818976 8.22032 43.237 53.9534 54.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 0.000256 2048 180 825 74400 7.06832 90.8869 209.32 307.319 307.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 0.000256 2048 150 400 74880 7.0521 44.5605 209.253 260.909 260.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.000256 1024 430 550 56320 5.936 3.36688 31.5938 103.362 144.384 144.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 420 0.000512 2048 125 8625 14080 5.16467 3.40739 227.233 103.575 339.48 339.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 3.2e-05 4096 450 2200 520704 228.166 131.605 7742.55 3909.49 12012.1 12012.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 690 0.000512 2048 260 2550 18816 5.03811 3.45293 147.555 104.509 260.658 260.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1730 0.000512 512 50 225 38304 0.829664 5.62397 26.2938 32.7889 32.8442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 6.4e-05 4096 260 4425 261120 89.978 55.5818 7620.2 1674.52 9440.43 9440.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 3.2e-05 512 420 250 546816 28.1985 13.2815 122.793 416.617 581.107 581.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 0.000512 512 225 600 26880 1.54496 0.818272 14.1592 42.9812 59.63 59.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 0.000256 2048 180 825 74592 7.05331 157.303 209.8 374.2 374.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 0.000256 2048 150 400 75072 7.06282 76.7058 209.75 293.562 293.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.000256 1024 430 550 56832 5.99459 3.40179 54.6659 104.38 168.569 168.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 420 0.000512 2048 125 8625 14592 5.19642 3.45946 405.623 104.504 518.881 518.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 3.2e-05 4096 450 2200 519168 228.946 131.711 5202.06 3912.18 9475.18 9475.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 690 0.000512 2048 260 2550 18432 5.0113 3.41421 97.518 103.741 209.782 209.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1730 0.000512 512 50 225 38208 0.830016 3.81293 26.299 30.9848 31.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 6.4e-05 4096 260 4425 261120 90.0585 55.6006 5139.83 1675.08 6960.7 6960.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 3.2e-05 512 420 250 540672 28.1039 13.1288 81.8022 412.618 535.865 536.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 0.000512 512 225 600 26112 1.57331 0.81808 9.34963 42.6981 54.5691 54.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 0.000256 2048 180 825 74496 7.05562 106.015 209.822 322.937 322.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 0.000256 2048 150 400 74880 7.08256 51.6591 209.512 268.298 268.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.000256 1024 430 550 55296 5.99277 3.3689 36.145 103.494 149.129 149.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 420 0.000512 2048 125 8625 13824 5.18048 3.41466 258.594 103.741 371.031 371.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 3.2e-05 4096 450 2200 520800 229.703 132.061 7791.89 3912.96 12066.9 12067.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 690 0.000512 2048 260 2550 18800 5.07699 3.46906 147.81 104.482 260.942 261.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1730 0.000512 512 50 225 38300 0.82944 5.64464 26.2758 32.793 32.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 6.4e-05 4096 260 4425 261600 90.465 55.7488 7690.2 1681.86 9518.42 9518.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 3.2e-05 512 420 250 544000 28.5946 13.326 122.547 422.677 587.356 587.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 0.000512 512 225 600 27200 1.54499 0.817856 14.27 41.9096 58.674 58.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 0.000256 2048 180 825 74500 7.04925 157.419 209.423 373.936 373.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 0.000256 2048 150 400 75000 7.04512 76.8655 209.417 293.371 293.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.000256 1024 430 550 56800 6.03846 3.41306 54.746 104.359 168.683 168.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 420 0.000512 2048 125 8625 14400 5.24579 3.47136 400.031 104.485 513.337 513.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 3.2e-05 4096 450 2200 520000 229.439 131.897 5222.8 3907.71 9492.14 9492.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 690 0.000512 2048 260 2550 18400 5.03053 3.41978 97.1769 103.676 209.405 209.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1730 0.000512 512 50 225 38200 0.829536 3.8128 26.2772 30.9616 31.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 6.4e-05 4096 260 4425 260800 90.4082 55.6964 5137.91 1674.92 6959.09 6959.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 3.2e-05 512 420 250 537600 28.3978 13.1625 81.1809 412.285 535.237 535.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 0.000512 512 225 600 27200 1.54902 0.8192 9.79078 44.0701 56.3581 56.4667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 0.000256 2048 180 825 74400 7.04922 105.257 209.424 321.772 321.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 0.000256 2048 150 400 74800 7.04717 51.8335 209.149 268.073 268.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.000256 1024 430 550 56000 5.9825 3.37558 36.7396 103.419 149.647 149.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 420 0.000512 2048 125 8625 13600 5.21616 3.41606 253.043 103.682 365.46 365.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 3.2e-05 4096 450 2200 520576 228.981 131.865 7503.78 3910.56 11775.5 11775.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 690 0.000512 2048 260 2550 18816 5.00451 3.4183 143.544 103.77 255.836 255.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1730 0.000512 512 50 225 38304 0.833536 5.48406 26.2904 32.648 32.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 6.4e-05 4096 260 4425 260736 90.1397 55.6568 7379.29 1676.56 9201.79 9201.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 3.2e-05 512 420 250 544768 28.8546 13.3655 119.122 418.335 579.887 580.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 0.000512 512 225 600 26880 1.55386 0.821248 13.6093 43.205 59.318 59.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 0.000256 2048 180 825 74480 7.04467 152.407 209.37 368.865 368.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 0.000256 2048 150 400 75040 7.04922 74.4417 216.276 297.811 297.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.000256 1024 430 550 57344 6.03421 3.41606 53.3989 104.934 167.913 168.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 420 0.000512 2048 125 8625 14336 5.17648 3.42042 385.608 103.774 498.079 498.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 3.2e-05 4096 450 2200 519680 228.41 131.559 4908.68 3904.82 9173.75 9174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 690 0.000512 2048 260 2550 18816 5.02029 3.44013 94.2657 104.071 206.9 206.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1730 0.000512 512 50 225 38080 0.82992 3.57968 26.2095 30.6603 30.7179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 6.4e-05 4096 260 4425 259840 90.2471 55.6093 4809.67 1673.65 6629.32 6629.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 3.2e-05 512 420 250 530432 29.0522 13.1633 75.9699 413.617 532.01 532.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 0.000512 512 225 600 25088 1.55126 0.80128 8.55869 41.2452 52.2826 52.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 0.000256 2048 180 825 74368 7.0505 100.039 209.361 316.492 316.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 0.000256 2048 150 400 74816 7.04531 48.8367 209.222 265.148 265.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.000256 1024 430 550 55552 6.01165 3.38131 34.5388 104.976 149.036 149.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 420 0.000512 2048 125 8625 14336 5.18554 3.44474 252.551 104.073 365.358 365.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 3.2e-05 4096 450 2200 520320 229.27 131.784 7261.34 3905.02 11527.7 11527.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 690 0.000512 2048 260 2550 19200 5.07344 3.4775 142.009 104.75 255.41 255.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1730 0.000512 512 50 225 38280 0.83344 5.30227 26.2733 32.4516 32.5096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 6.4e-05 4096 260 4425 261120 90.3505 55.7225 7146.86 1674.5 8967.59 8967.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 3.2e-05 512 420 250 545280 28.6639 13.3489 115.23 417.373 574.835 575.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 0.000512 512 225 600 26880 1.55594 0.819104 13.2983 43.0124 58.8136 58.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 0.000256 2048 180 825 74520 7.05168 147.656 209.524 364.275 364.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 0.000256 2048 150 400 75000 7.05971 72.4029 209.475 288.98 289.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.000256 1024 430 550 57600 6.02032 3.41366 52.2116 104.599 166.373 166.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 420 0.000512 2048 125 8625 14400 5.25078 3.46742 374.791 104.755 488.368 488.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 3.2e-05 4096 450 2200 520320 228.527 131.701 4843.29 3928.29 9132.08 9132.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 690 0.000512 2048 260 2550 18240 5.02954 3.41622 90.0466 103.857 202.451 202.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1730 0.000512 512 50 225 38160 0.832736 3.60666 26.2922 30.7737 30.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 6.4e-05 4096 260 4425 259200 90.1961 55.591 4742.41 1671.06 6559.39 6559.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 3.2e-05 512 420 250 537600 28.3411 13.1425 76.3839 412.602 530.685 530.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 0.000512 512 225 600 26880 1.55437 0.821312 9.05648 42.7286 54.285 54.3941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 0.000256 2048 180 825 74400 7.06666 98.3027 209.672 315.083 315.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 0.000256 2048 150 400 74880 7.05952 48.0298 209.611 264.745 264.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.000256 1024 430 550 55680 5.98694 3.3792 34.1284 103.545 147.166 147.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 420 0.000512 2048 125 8625 13440 5.21264 3.41974 230.973 103.854 343.558 343.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 3.2e-05 4096 450 2200 521216 228.5 131.618 6969.93 3906.59 11236.9 11237.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 690 0.000512 2048 260 2550 18944 5.07472 3.48547 133.603 104.84 247.104 247.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1730 0.000512 512 50 225 38272 0.832032 5.06573 26.2684 32.21 32.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 6.4e-05 4096 260 4425 261120 90.1517 55.6012 6851.93 1676.03 8673.85 8673.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 3.2e-05 512 420 250 548864 28.3969 13.3321 110.731 417.738 570.411 570.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 0.000512 512 225 600 27648 1.55821 0.833088 13.1328 43.4364 59.0863 59.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 0.000256 2048 180 825 74496 7.15648 140.734 209.451 357.385 357.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 0.000256 2048 150 400 75008 7.05002 68.7534 209.479 285.325 285.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.000256 1024 430 550 57344 6.01059 3.40787 49.8302 104.681 164.051 164.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 420 0.000512 2048 125 8625 14336 5.24653 3.4857 356.078 104.845 469.756 469.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 3.2e-05 4096 450 2200 520192 229.157 131.832 4970.3 3917.36 9248.93 9249.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 690 0.000512 2048 260 2550 17408 4.99872 3.35715 86.9766 102.506 197.939 198.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1730 0.000512 512 50 225 38144 0.831072 3.56989 26.2861 30.7301 30.7857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 6.4e-05 4096 260 4425 260096 90.0595 55.5524 4892.73 1676.99 6715.47 6715.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 3.2e-05 512 420 250 540672 29.0337 13.3272 77.6748 418.028 538.279 538.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 0.000512 512 225 600 24576 1.5312 0.778528 8.37162 41.1199 51.9316 52.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 0.000256 2048 180 825 74240 7.06736 99.7695 209.25 316.131 316.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 0.000256 2048 150 400 74752 7.06829 48.6493 209.277 265.037 265.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.000256 1024 430 550 57344 6.02365 3.40787 35.5129 104.923 149.993 150.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 420 0.000512 2048 125 8625 13312 5.14656 3.3591 233.738 102.509 344.856 344.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1550 3.2e-05 4096 450 2208 520704 228.995 131.711 5617.33 3911.13 9889.46 9889.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 690 0.000512 2048 260 2528 19584 5.03552 3.46317 99.4576 104.586 212.647 212.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1730 0.000512 512 50 224 38432 0.833536 3.57459 26.3137 30.7657 30.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 6.4e-05 4096 260 4448 261632 90.1088 55.5764 5044.12 1675.37 6865.31 6865.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 3.2e-05 512 420 256 546816 28.9816 13.3507 149.524 418.976 611.057 611.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 0.000512 512 225 608 27392 1.55629 0.831392 9.2777 44.7656 56.5612 56.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 0.000256 2048 180 832 74624 7.0615 103.98 209.62 320.704 320.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1880 0.000256 2048 150 416 75040 7.07021 95.2327 209.623 311.972 312.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.000256 1024 430 544 57600 6.05654 3.41712 56.114 104.899 170.619 170.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 420 0.000512 2048 125 8640 14592 5.21283 3.46755 266.399 104.59 379.776 379.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1550 3.2e-05 4096 450 2208 520192 230.257 131.805 9483.89 3933.86 13780.1 13780.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 690 0.000512 2048 260 2528 19456 5.04586 3.46912 64.1987 104.76 177.576 177.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1730 0.000512 512 50 224 38400 0.835584 2.35306 26.3373 29.569 29.6265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 6.4e-05 4096 260 4448 261632 90.1447 55.6032 3252.57 1676.91 5075.36 5075.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1850 3.2e-05 512 420 256 544768 28.9582 13.3253 148.656 418.03 609.194 609.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 860 0.000512 512 225 608 27136 1.57443 0.83392 6.08896 42.6076 51.2369 51.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 0.000256 2048 180 832 74560 7.05347 66.9011 209.705 283.704 283.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1880 0.000256 2048 150 416 75008 7.05856 94.9898 209.803 311.893 311.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 0.000256 1024 430 544 57344 6.04275 3.40982 57.602 104.688 171.876 171.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 420 0.000512 2048 125 8640 14592 5.22218 3.46726 171.869 104.767 285.427 285.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 3.2e-05 4096 450 2208 520640 230.168 132.01 5600.48 3911.98 9874.92 9875.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 690 0.000512 2048 260 2528 19520 5.05043 3.46752 101.621 104.518 214.758 214.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1730 0.000512 512 50 224 38400 0.835296 3.69242 26.3044 30.8729 30.9312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 6.4e-05 4096 260 4448 261760 90.4354 55.71 5178.64 1678.25 7003.18 7003.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 3.2e-05 512 420 256 545280 29.009 13.3837 93.7947 418.955 555.365 555.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 0.000512 512 225 608 27200 1.56262 0.825344 9.50384 43.9201 55.9371 56.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 0.000256 2048 180 832 74600 7.05741 106.303 209.56 322.966 323.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 0.000256 2048 150 416 75000 7.05325 53.2006 209.525 269.821 269.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.000256 1024 430 544 57600 6.04342 3.42819 36.5985 104.898 151.099 151.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 420 0.000512 2048 125 8640 14560 5.22749 3.46317 271.556 104.52 384.869 384.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1550 3.2e-05 4096 450 2208 520320 229.366 131.854 4051.17 3912.5 8325.17 8325.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 690 0.000512 2048 260 2528 19200 5.01597 3.44883 64.1477 104.216 176.929 177.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1730 0.000512 512 50 224 38320 0.832224 2.43088 26.2718 29.5772 29.6345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 6.4e-05 4096 260 4448 261760 90.153 55.6807 3333.12 1679.93 5159.02 5159.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 3.2e-05 512 420 256 542720 29.3008 13.3744 154.037 419.116 616.043 616.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 0.000512 512 225 608 26880 1.55168 0.817184 6.26931 44.0233 52.7905 52.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 0.000256 2048 180 832 74560 7.05773 68.2836 209.604 284.988 285.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 0.000256 2048 150 416 74960 7.05085 34.4312 212.639 254.164 254.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.000256 1024 430 544 56960 5.98102 3.38874 23.6117 104.12 137.231 137.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 420 0.000512 2048 125 8640 14400 5.2048 3.44131 173.644 104.218 286.613 286.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 3.2e-05 4096 450 2208 520704 229.096 131.887 5653.77 3913.19 9928.21 9928.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 690 0.000512 2048 260 2528 19584 5.04563 3.46701 110.284 104.889 223.788 223.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1730 0.000512 512 50 224 38400 0.833536 4.01664 26.325 31.2188 31.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 6.4e-05 4096 260 4448 261504 90.1161 55.6579 5590.73 1676.16 7412.8 7412.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 3.2e-05 512 420 256 543744 28.9191 13.3605 90.408 418.652 551.551 551.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 0.000512 512 225 608 27264 1.55731 0.825696 10.3935 43.5711 56.4741 56.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 0.000256 2048 180 832 74592 7.10608 115.268 209.755 332.172 332.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 0.000256 2048 150 416 75024 7.17174 57.7084 212.143 277.065 277.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.000256 1024 430 544 57216 6.0304 3.41606 39.611 104.835 154.02 154.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 420 0.000512 2048 125 8640 14592 5.2337 3.46931 294.3 104.888 407.993 408.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 3.2e-05 4096 450 2208 519936 228.779 131.792 4228.63 3913.69 8503.17 8503.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 690 0.000512 2048 260 2528 19200 5.01526 3.4552 69.6152 104.499 182.686 182.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1730 0.000512 512 50 224 38304 0.833824 2.66854 26.2925 29.837 29.8942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 6.4e-05 4096 260 4448 261120 89.96 55.5962 3551.31 1674.36 5371.36 5371.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 3.2e-05 512 420 256 540672 28.7017 13.2751 74.4235 416.615 533.234 533.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 0.000512 512 225 608 26880 1.54995 0.81744 6.82406 42.3436 51.6611 51.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 0.000256 2048 180 832 74496 7.07789 73.7403 209.617 290.478 290.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 0.000256 2048 150 416 74976 7.0656 37.2552 209.804 254.168 254.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.000256 1024 430 544 56832 5.99363 3.40406 25.6222 104.382 139.532 139.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 420 0.000512 2048 125 8640 14208 5.21763 3.45635 183.434 104.501 296.71 296.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 3.2e-05 4096 450 2208 520128 229.98 132.036 5548.02 3913.1 9823.41 9823.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 690 0.000512 2048 260 2528 19488 5.07123 3.47846 108.134 104.833 221.619 221.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1730 0.000512 512 50 224 38360 0.837152 3.95469 26.2842 31.1189 31.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 6.4e-05 4096 260 4448 261632 90.373 55.6933 5466.7 1679.33 7292.24 7292.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 3.2e-05 512 420 256 544768 28.9276 13.3664 89.57 418.366 550.437 550.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 0.000512 512 225 608 27328 1.56518 0.832992 10.2719 42.5463 55.3454 55.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 0.000256 2048 180 832 74592 7.06355 113.139 209.631 329.877 329.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 0.000256 2048 150 416 74984 7.0488 56.9979 209.576 273.666 273.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.000256 1024 430 544 57344 6.04765 3.41757 39.1617 104.775 153.53 153.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 420 0.000512 2048 125 8640 14560 5.25283 3.47389 288.481 104.841 402.149 402.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 3.2e-05 4096 450 2208 519680 229.822 132.05 3583.47 3913.95 7859.57 7859.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 690 0.000512 2048 260 2528 18816 4.99958 3.41997 67.1517 103.786 179.46 179.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1730 0.000512 512 50 224 38304 0.831168 2.58429 26.2901 29.7473 29.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 6.4e-05 4096 260 4448 260736 90.1915 55.6489 3501.28 1673.3 5320.57 5320.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 3.2e-05 512 420 256 544768 28.8409 13.3612 58.3794 418.401 519.196 519.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 0.000512 512 225 608 26880 1.55699 0.821888 6.62627 42.1553 51.2893 51.3947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 0.000256 2048 180 832 74480 7.05267 72.6917 209.484 289.273 289.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 0.000256 2048 150 416 74928 7.08438 36.9192 209.573 253.619 253.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.000256 1024 430 544 57344 6.02608 3.41402 25.5691 104.85 139.986 140.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 420 0.000512 2048 125 8640 13888 5.19427 3.42176 177.077 103.783 289.574 289.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 3.2e-05 4096 450 2208 518784 230.109 131.921 3521.22 3909.71 7793.24 7793.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 690 0.000512 2048 260 2528 18816 4.99664 3.41149 55.6418 103.339 167.487 167.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1730 0.000512 512 50 224 38136 0.829856 2.16474 26.2107 29.2478 29.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 6.4e-05 4096 260 4448 260736 90.4375 55.7347 2883.83 1677.92 4708.06 4708.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 3.2e-05 512 420 256 537600 29.5218 13.3691 63.1676 419.934 526.21 526.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 0.000512 512 225 608 25536 1.54717 0.7992 5.33581 42.0143 49.8224 49.9365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 0.000256 2048 180 832 74424 7.05338 59.57 209.479 276.145 276.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 0.000256 2048 150 416 74760 7.04 30.8699 209.268 247.222 247.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.000256 1024 430 544 56448 6.10342 3.4263 21.2094 104.929 135.794 135.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 420 0.000512 2048 125 8640 13440 5.20362 3.40678 140.504 103.335 252.551 252.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 3.2e-05 4096 450 2208 520192 229.186 131.807 5664.34 3911.41 9937.03 9937.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 690 0.000512 2048 260 2528 19456 5.044 3.46522 108.213 104.674 221.495 221.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1730 0.000512 512 50 224 38400 0.833536 4.00966 26.3117 31.1962 31.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 6.4e-05 4096 260 4448 261632 90.1433 55.6012 5525.58 1675.56 7347.02 7347.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 3.2e-05 512 420 256 544768 28.7051 13.3263 91.5348 417.63 551.407 551.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 0.000512 512 225 608 27136 1.56381 0.831488 10.2373 43.5143 56.2796 56.3832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 0.000256 2048 180 832 74560 7.05645 114.839 209.527 331.465 331.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 0.000256 2048 150 416 75008 7.0552 58.327 209.626 275.052 275.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.000256 1024 430 544 57344 6.00624 3.40941 39.9119 104.598 154.054 154.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 420 0.000512 2048 125 8640 14592 5.21693 3.46858 280.338 104.677 393.798 393.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 3.2e-05 4096 450 2208 520192 229.24 131.819 3844.55 3912.79 8118.67 8118.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 690 0.000512 2048 260 2528 19456 5.05773 3.48774 72.2937 107.315 188.256 188.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1730 0.000512 512 50 224 38272 0.831232 2.72506 26.2733 29.8708 29.9274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 6.4e-05 4096 260 4448 261120 90.2015 55.5889 3701.36 1676.12 5523.41 5523.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 3.2e-05 512 420 256 540672 28.9956 13.3263 62.0171 417.739 522.289 522.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 0.000512 512 225 608 26624 1.58502 0.832928 6.82458 43.4402 52.8063 52.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 0.000256 2048 180 832 74496 7.08608 77.6192 209.568 294.317 294.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1880 0.000256 2048 150 416 74880 7.04781 39.6105 209.49 256.193 256.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.000256 1024 430 544 57344 6.0137 3.40797 27.3323 104.699 141.583 141.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 420 0.000512 2048 125 8640 14336 5.24387 3.48403 176.473 104.86 290.164 290.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 3.2e-05 4096 450 2208 519168 228.889 131.664 3166.77 3907.78 7435.38 7435.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 690 0.000512 2048 260 2528 18432 5.012 3.40979 57.4592 103.656 169.638 169.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1730 0.000512 512 50 224 38208 0.831552 2.30618 26.2718 29.4519 29.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 6.4e-05 4096 260 4448 261120 90.1003 55.6258 3043.81 1673.71 4863.39 4863.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 3.2e-05 512 420 256 528384 29.0381 13.1321 50.5064 412.271 505.153 505.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 0.000512 512 225 608 26112 1.57677 0.8192 5.68982 42.6766 50.891 50.9972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 0.000256 2048 180 832 74304 7.04352 64.3338 209.212 280.634 280.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 0.000256 2048 150 416 74880 7.05834 33.0029 209.654 249.757 249.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.000256 1024 430 544 55296 5.99706 3.36899 22.0453 103.407 134.946 135.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 420 0.000512 2048 125 8640 13824 5.18893 3.41619 142.053 103.66 254.42 254.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 3.2e-05 4096 450 2208 520128 229.613 131.957 7963.78 3912.97 12238.6 12238.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 690 0.000512 2048 260 2528 19296 5.05376 3.47546 154.291 104.705 267.632 267.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1730 0.000512 512 50 224 38376 0.835232 5.72227 26.3319 32.9334 32.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 6.4e-05 4096 260 4448 261504 90.3457 55.6959 7857.92 1676.65 9680.77 9680.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 3.2e-05 512 420 256 543744 28.7402 15.2212 128.255 417.686 590.118 590.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 0.000512 512 225 608 27072 1.55811 0.823296 14.7226 42.0773 59.3067 59.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 0.000256 2048 180 832 74520 7.05005 162.945 209.646 379.686 379.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 0.000256 2048 150 416 74952 7.04717 82.2531 209.694 299.043 299.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.000256 1024 430 544 57024 6.03898 3.4143 56.1934 104.622 170.399 170.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 420 0.000512 2048 125 8640 14400 5.23942 3.46816 411.651 104.714 525.177 525.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 3.2e-05 4096 450 2208 519552 229.618 132.044 5097 3912.43 9371.37 9371.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 690 0.000512 2048 260 2528 19008 5.00979 3.44045 97.5784 104.016 210.144 210.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1730 0.000512 512 50 224 38304 0.833536 3.7888 26.2964 30.9609 31.0159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 6.4e-05 4096 260 4448 261504 90.1168 55.6388 5085.44 1679.84 6911.18 6911.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 3.2e-05 512 420 256 534528 28.8588 13.1975 82.6818 414.19 539.136 539.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 0.000512 512 225 608 26496 1.53878 0.80864 9.56314 42.5364 54.576 54.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 0.000256 2048 180 832 74448 7.05491 103.502 209.418 320.018 320.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 0.000256 2048 150 416 74880 7.05946 51.9311 209.469 268.503 268.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.000256 1024 430 544 56448 5.96896 3.38403 35.7765 103.832 149.09 149.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 420 0.000512 2048 125 8640 13824 5.21347 3.44589 253.612 104.016 366.386 366.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 3.2e-05 4096 450 2208 518400 230.809 132.233 4159.11 3917.29 8439.72 8439.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 690 0.000512 2048 260 2528 18144 4.99741 3.37629 77.2726 102.752 188.497 188.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1730 0.000512 512 50 224 38232 0.833536 3.19626 26.3222 30.3931 30.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 6.4e-05 4096 260 4448 259200 90.4524 55.6555 4133.24 1670.71 5950.2 5950.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 3.2e-05 512 420 256 539136 29.1464 13.3517 69.1313 417.687 529.53 529.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 0.000512 512 225 608 25920 1.57216 0.811008 7.84227 41.7856 52.1341 52.2424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 0.000256 2048 180 832 74304 7.08083 85.8276 209.404 302.357 302.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 0.000256 2048 150 416 74736 7.0513 43.2354 209.458 259.789 259.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.000256 1024 430 544 57024 6.05459 3.41466 29.9844 104.789 144.374 144.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 420 0.000512 2048 125 8640 12960 5.19709 3.37802 196.496 102.753 307.926 308.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 3.2e-05 4096 450 2208 520320 229.033 131.863 7495.31 3913.73 11770.2 11770.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 690 0.000512 2048 260 2528 19200 5.0143 3.44634 143.546 104.276 256.386 256.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1730 0.000512 512 50 224 38320 0.833536 5.40944 26.2881 32.5732 32.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 6.4e-05 4096 260 4448 261760 90.0935 55.6728 7408.18 1676.92 9231.01 9231.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 3.2e-05 512 420 256 542720 29.0945 13.3796 121.018 419.315 583.021 583.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 0.000512 512 225 608 26880 1.54688 0.81696 13.9357 42.1378 58.5644 58.6753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 0.000256 2048 180 832 74560 7.0792 152.414 209.729 369.267 369.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1880 0.000256 2048 150 416 74960 7.05126 76.7017 209.687 293.483 293.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.000256 1024 430 544 56960 5.98016 3.39507 52.5939 104.176 166.276 166.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 420 0.000512 2048 125 8640 14400 5.19696 3.45053 386.445 104.277 499.476 499.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 3.2e-05 4096 450 2208 519680 229.516 131.984 5039.22 3918.49 9319.48 9319.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 690 0.000512 2048 260 2528 18560 4.98992 3.40787 93.4636 103.644 205.604 205.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1730 0.000512 512 50 224 38240 0.833376 3.64339 26.2884 30.8079 30.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 6.4e-05 4096 260 4448 261120 90.0729 55.5908 4972.86 1680.92 6799.58 6799.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 3.2e-05 512 420 256 542720 29.0283 13.3434 80.6796 419.413 542.681 542.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 0.000512 512 225 608 26880 1.5511 0.818816 9.384 42.2002 54.0817 54.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 0.000256 2048 180 832 74400 7.08813 101.972 209.54 318.642 318.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1880 0.000256 2048 150 416 74880 7.04848 51.4253 209.721 268.238 268.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.000256 1024 430 544 56320 5.93546 3.36896 35.2325 103.44 148.105 148.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 420 0.000512 2048 125 8640 14080 5.16573 3.40992 252.634 103.642 364.957 365.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 3.2e-05 4096 450 2208 518400 230.209 132.082 4225.71 3916.03 8504.31 8504.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 690 0.000512 2048 260 2528 18240 5.03107 3.42074 77.2166 103.772 189.542 189.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1730 0.000512 512 50 224 38160 0.831424 3.11696 26.269 30.2606 30.3172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 6.4e-05 4096 260 4448 259200 90.2431 55.6016 4161.78 1669.72 5977.5 5977.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 3.2e-05 512 420 256 522240 29.5427 13.1441 65.5207 412.322 520.741 520.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 0.000512 512 225 608 26880 1.55693 0.820768 7.97504 41.6524 52.1346 52.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 0.000256 2048 180 832 74400 7.0745 86.0437 209.577 302.74 302.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 0.000256 2048 150 416 74640 7.03693 43.0948 209.111 259.285 259.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.000256 1024 430 544 55680 5.99053 3.37814 29.2813 105.57 144.347 144.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 420 0.000512 2048 125 8640 13440 5.21392 3.41978 202.359 103.769 314.872 314.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 3.2e-05 4096 450 2208 519936 228.653 131.738 7059.92 3913.21 11333.8 11334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 690 0.000512 2048 260 2528 19200 5.02499 3.45702 135.815 104.488 248.886 248.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1730 0.000512 512 50 224 38304 0.831808 5.15085 26.287 32.314 32.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 6.4e-05 4096 260 4448 261120 89.9796 55.5877 6957.57 1674.23 8777.51 8777.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 3.2e-05 512 420 256 540672 28.6891 13.2772 113.654 416.568 572.397 572.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 0.000512 512 225 608 26880 1.54842 0.81904 13.1057 41.9228 57.5235 57.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 0.000256 2048 180 832 74496 7.0735 144.439 209.593 361.148 361.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 0.000256 2048 150 416 74976 7.0577 72.8019 209.777 289.68 289.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.000256 1024 430 544 56832 5.99299 3.40192 49.9029 104.367 163.792 163.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 420 0.000512 2048 125 8640 14208 5.20982 3.45382 360.56 104.485 473.813 473.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 3.2e-05 4096 450 2208 519168 228.959 131.697 4599.97 3907.38 8868.29 8868.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 690 0.000512 2048 260 2528 18432 5.00877 3.41606 86.0591 103.65 198.236 198.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1730 0.000512 512 50 224 38208 0.8296 3.40173 26.267 30.5406 30.5974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 6.4e-05 4096 260 4448 261120 90.0718 55.5991 4533.57 1690.23 6369.61 6369.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 3.2e-05 512 420 256 528384 29.0399 13.1236 73.5554 412.224 528.162 528.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 0.000512 512 225 608 26112 1.57478 0.81904 8.55725 41.6188 52.7032 52.8138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 0.000256 2048 180 832 74304 7.04922 94.2839 209.191 310.568 310.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 0.000256 2048 150 416 74880 7.06611 47.3852 209.631 264.128 264.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.000256 1024 430 544 55296 5.99626 3.36992 32.0683 103.395 144.957 145.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 420 0.000512 2048 125 8640 13824 5.18589 3.41402 231.279 103.646 343.628 343.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 3.2e-05 4096 450 2208 518400 230.421 132.066 3969.57 3921.2 8253.53 8253.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 690 0.000512 2048 260 2528 18432 4.97715 3.38566 74.7309 102.884 186.078 186.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1730 0.000512 512 50 224 38016 0.82944 2.90272 26.2043 29.9813 30.0382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 6.4e-05 4096 260 4448 260352 89.878 55.5215 3910.68 1670.14 5726.36 5726.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 3.2e-05 512 420 256 516096 29.2789 13.0308 61.584 408.235 512.346 512.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 0.000512 512 225 608 25344 1.51261 0.780288 7.07427 40.3175 49.8126 49.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 0.000256 2048 180 832 74304 7.05536 81.5152 209.488 298.101 298.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 0.000256 2048 150 416 74592 7.04128 41.1557 209.149 257.388 257.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.000256 1024 430 544 55296 5.9305 3.33824 27.6954 102.514 139.605 139.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 420 0.000512 2048 125 8640 12672 5.19773 3.38134 181.871 102.889 293.441 293.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 3.2e-05 4096 450 2208 520000 230.76 132.318 6965.84 3914.67 11243.9 11244.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 690 0.000512 2048 260 2528 19200 5.05619 3.46112 134.099 104.468 247.187 247.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1730 0.000512 512 50 224 38300 0.829408 5.05674 26.2749 32.2033 32.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 6.4e-05 4096 260 4448 260800 90.4747 55.7466 6859.1 1674.12 8679.59 8679.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 3.2e-05 512 420 256 537600 29.0433 13.3242 111.612 416.446 570.645 570.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 0.000512 512 225 608 26400 1.56403 0.82112 12.6742 42.9573 58.1439 58.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 0.000256 2048 180 832 74500 7.09837 142.035 209.468 358.643 358.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 0.000256 2048 150 416 74900 7.04922 71.5053 209.43 288.028 288.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.000256 1024 430 544 56800 6.03878 3.40992 49.0966 104.343 163.016 163.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 420 0.000512 2048 125 8640 14400 5.24288 3.47136 359.15 104.464 472.433 472.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 3.2e-05 4096 450 2208 518400 231.109 132.21 4888.54 3918.42 9170.56 9170.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 690 0.000512 2048 260 2528 18400 5.0327 3.41792 90.2724 103.735 202.559 202.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1730 0.000512 512 50 224 38200 0.831424 3.52221 26.2861 30.6829 30.7398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 6.4e-05 4096 260 4448 260800 90.4213 55.701 4849.39 1675.73 6671.39 6671.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 3.2e-05 512 420 256 524800 29.4066 13.1628 76.868 412.508 532.161 532.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 0.000512 512 225 608 25600 1.59469 0.821248 8.77584 42.6988 54.0161 54.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 0.000256 2048 180 832 74400 7.08467 99.3098 211.954 318.393 318.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 0.000256 2048 150 416 74800 7.05331 49.9039 209.58 266.579 266.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.000256 1024 430 544 56000 5.98762 3.37677 34.3376 103.477 147.311 147.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 420 0.000512 2048 125 8640 13600 5.2169 3.4201 237.044 103.736 349.519 349.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 3.2e-05 4096 450 2208 518400 231.313 132.447 4027.43 3920.04 8311.51 8311.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 690 0.000512 2048 260 2528 18000 5.07382 3.43392 73.0047 104.019 185.629 185.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1730 0.000512 512 50 224 38100 0.830464 3.05546 26.29 30.2173 30.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 6.4e-05 4096 260 4448 259200 91.1622 55.7518 3969.39 1676.49 5792.93 5793.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 3.2e-05 512 420 256 518400 29.9783 13.1707 63.1875 412.637 519.182 519.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 0.000512 512 225 608 26400 1.58272 0.82352 7.51008 42.7628 52.8074 52.9182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 0.000256 2048 180 832 74100 7.04301 82.209 209.107 298.402 298.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 0.000256 2048 150 416 74700 7.04912 41.5805 209.606 258.279 258.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.000256 1024 430 544 55200 6.0417 3.3833 28.638 103.624 141.815 141.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 420 0.000512 2048 125 8640 13200 5.26109 3.43258 191.892 104.021 304.709 304.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 3.2e-05 4096 450 2208 519680 229.75 132.016 6810.79 3913.37 11086.2 11086.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 690 0.000512 2048 260 2528 18816 5.00579 3.4177 128.479 103.768 240.771 240.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1730 0.000512 512 50 224 38304 0.831488 4.94624 26.278 32.0981 32.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 6.4e-05 4096 260 4448 260736 90.1504 55.6667 6709.48 1673.05 8528.5 8528.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 3.2e-05 512 420 256 544768 28.8361 13.3677 110.339 418.336 571.089 571.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 0.000512 512 225 608 26880 1.55325 0.820352 12.6031 43.2048 58.3121 58.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 0.000256 2048 180 832 74480 7.05024 138.924 209.433 355.451 355.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 0.000256 2048 150 416 74928 7.07053 70.0185 209.542 286.676 286.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.000256 1024 430 544 57344 6.03024 3.41811 48.1615 104.831 162.566 162.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 420 0.000512 2048 125 8640 13888 5.1911 3.41427 339.02 103.767 451.493 451.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 3.2e-05 4096 450 2208 517888 229.947 131.937 4735.26 3917.78 9015.2 9015.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 690 0.000512 2048 260 2528 18816 5.0183 3.44467 89.6889 104.167 202.422 202.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1730 0.000512 512 50 224 38080 0.829568 3.46038 26.2292 30.5599 30.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 6.4e-05 4096 260 4448 259840 90.2526 55.5979 4682.8 1675.06 6503.86 6503.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 3.2e-05 512 420 256 530432 29.0453 13.1719 75.6318 413.973 532.033 532.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 0.000512 512 225 608 25088 1.55322 0.80096 8.38358 42.317 53.1852 53.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 0.000256 2048 180 832 74368 7.05741 97.3332 209.615 314.049 314.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 0.000256 2048 150 416 74816 7.05331 48.8141 209.718 265.629 265.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.000256 1024 430 544 55552 6.01101 3.3792 33.0496 106.208 148.773 148.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 420 0.000512 2048 125 8640 13440 5.22906 3.44605 226.724 104.163 339.662 339.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 3.2e-05 4096 450 2208 518784 230.103 132.002 3883.73 3910.73 8156.84 8157.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 690 0.000512 2048 260 2528 17472 4.96106 3.33651 69.4161 101.968 179.783 179.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1730 0.000512 512 50 224 37968 0.83088 2.87981 26.2075 29.9606 30.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 6.4e-05 4096 260 4448 260736 90.1512 55.6477 3846.31 1677.59 5669.84 5669.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 3.2e-05 512 420 256 537600 29.467 13.3634 63.4019 418.49 524.936 525.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 0.000512 512 225 608 24192 1.58314 0.802816 6.91613 41.7121 51.1454 51.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 0.000256 2048 180 832 74256 7.05536 79.657 209.447 296.201 296.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 0.000256 2048 150 416 74592 7.04102 40.3033 209.235 256.623 256.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.000256 1024 430 544 53760 5.92858 3.30982 26.9235 101.533 137.82 137.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 420 0.000512 2048 125 8640 12096 5.17155 3.33571 171.039 101.974 281.625 281.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 3.2e-05 4096 450 2208 519360 229.933 131.974 6709.34 3911.77 10983.3 10983.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 690 0.000512 2048 260 2528 19200 5.07101 3.47315 128.223 104.759 241.629 241.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1730 0.000512 512 50 224 38280 0.8296 4.81613 26.2702 31.9593 32.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 6.4e-05 4096 260 4448 261120 90.3451 55.6975 6631.19 1678.32 8455.69 8455.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 3.2e-05 512 420 256 537600 29.2874 13.3496 105.991 417.368 566.21 566.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 0.000512 512 225 608 26880 1.55011 0.817696 12.4969 41.9628 56.9526 57.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 0.000256 2048 180 832 74520 7.07584 135.346 209.607 352.075 352.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 0.000256 2048 150 416 74880 7.05126 68.066 209.459 284.621 284.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.000256 1024 430 544 56640 6.06419 3.4129 46.4816 104.601 160.691 160.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 420 0.000512 2048 125 8640 14400 5.25066 3.47072 343.066 104.75 456.638 456.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 3.2e-05 4096 450 2208 518400 230.323 132.096 4735.88 3919.38 9017.96 9018.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 690 0.000512 2048 260 2528 18240 5.0305 3.42426 87.9655 103.865 200.394 200.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1730 0.000512 512 50 224 38160 0.831488 3.50419 26.2932 30.6731 30.7315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 6.4e-05 4096 260 4448 259200 90.2303 55.6003 4645.7 1674.67 6466.35 6466.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 3.2e-05 512 420 256 522240 29.5558 13.1476 73.7091 412.608 529.243 529.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 0.000512 512 225 608 26880 1.56019 0.821248 9.01763 42.7257 54.2548 54.3666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 0.000256 2048 180 832 74400 7.06691 97.3574 209.752 314.222 314.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 0.000256 2048 150 416 74640 7.03949 49.0887 209.288 265.461 265.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.000256 1024 430 544 55680 5.9888 3.37354 32.8519 103.547 145.893 146.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 420 0.000512 2048 125 8640 13440 5.2137 3.42051 229.036 103.858 341.635 341.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 3.2e-05 4096 450 2208 515520 231.469 132.194 3928.63 3912.59 8205.17 8205.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 690 0.000512 2048 260 2528 17280 4.95821 3.31834 69.4188 101.527 179.327 179.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1730 0.000512 512 50 224 37800 0.82944 2.85683 26.1079 29.838 29.8967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 6.4e-05 4096 260 4448 259200 90.4904 55.6674 3911.58 1670.45 5728.33 5728.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 3.2e-05 512 420 256 529920 29.8689 13.3615 63.3627 417.533 524.342 524.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 0.000512 512 225 608 25920 1.54214 0.800768 7.48941 41.4789 51.4368 51.5514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 0.000256 2048 180 832 74160 7.04842 80.5259 209.279 296.896 296.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 0.000256 2048 150 416 74520 7.03405 40.6162 209.134 256.831 256.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.000256 1024 430 544 54720 6.18032 3.43171 27.678 104.919 142.339 142.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 420 0.000512 2048 125 8640 12960 5.12205 3.32819 184.987 101.535 295.076 295.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 3.2e-05 4096 450 2208 520192 229.225 131.817 6682.25 3934.37 10977.9 10978.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 690 0.000512 2048 260 2528 19456 5.05395 3.47904 130.87 104.93 244.433 244.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1730 0.000512 512 50 224 38272 0.830464 4.77677 26.288 31.938 31.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 6.4e-05 4096 260 4448 261120 90.169 55.59 6580.34 1677.21 8403.43 8403.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 3.2e-05 512 420 256 540672 29.0054 13.3304 107.252 417.974 567.775 567.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 0.000512 512 225 608 26624 1.58246 0.831936 12.1539 43.4521 58.1493 58.2598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 0.000256 2048 180 832 74496 7.10246 136.71 209.684 353.538 353.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1880 0.000256 2048 150 416 74880 7.12726 68.6582 209.605 285.434 285.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.000256 1024 430 544 57344 6.02045 3.40826 47.5604 104.763 161.877 161.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 420 0.000512 2048 125 8640 14336 5.24125 3.4857 343.394 104.919 457.14 457.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 3.2e-05 4096 450 2208 520192 229.176 131.813 4528.22 3950.94 8840.43 8840.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 690 0.000512 2048 260 2528 18432 4.94883 3.35901 84.4467 103.425 196.277 196.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1730 0.000512 512 50 224 38144 0.831488 3.34029 26.5256 30.7392 30.7985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 6.4e-05 4096 260 4448 260096 90.0593 55.5459 4450.12 1687.17 6283.03 6283.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 3.2e-05 512 420 256 540672 29.0086 13.3283 73.472 421.771 537.797 537.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 0.000512 512 225 608 24576 1.53357 0.779168 7.7456 42.3857 52.5712 52.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 0.000256 2048 180 832 74240 7.08816 92.6 211.203 310.935 310.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 0.000256 2048 150 416 74752 7.04566 46.5842 211.465 265.137 265.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.000256 1024 430 544 57344 6.02838 3.41197 32.7213 105.859 148.148 148.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 420 0.000512 2048 125 8640 13312 5.14723 3.35805 215.283 103.42 327.31 327.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 3.2e-05 4096 450 2208 519168 229.243 131.726 4140.11 3909.36 8410.69 8410.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 690 0.000512 2048 260 2528 18432 5.04205 3.44554 76.8733 104.161 189.62 189.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1730 0.000512 512 50 224 38016 0.832096 3.13139 28.1776 32.184 32.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 6.4e-05 4096 260 4448 258048 90.168 55.4136 4057 1666.3 5869.01 5869.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 3.2e-05 512 420 256 516096 29.9907 13.1312 63.6659 412.354 519.353 519.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 0.000512 512 225 608 24576 1.54256 0.784384 7.44579 41.7792 51.6809 51.7885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 0.000256 2048 180 832 74112 7.04797 84.3884 209.189 300.669 300.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1880 0.000256 2048 150 416 74496 7.05946 42.5185 209.111 258.731 258.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.000256 1024 430 544 55296 6.01898 3.37395 28.968 103.652 142.141 142.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 420 0.000512 2048 125 8640 13824 5.22 3.44893 203.478 104.163 316.411 316.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1550 3.2e-05 4096 450 2200 521728 228.193 131.56 5721.66 3906.73 9988.43 9988.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 690 0.000512 2048 260 2560 19456 5.03594 3.46931 101.574 104.592 214.774 214.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1730 0.000512 512 50 240 38368 0.835392 3.91958 26.3018 31.0997 31.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 6.4e-05 4096 260 4440 261888 90.0588 55.5916 5140.34 1680.51 6966.65 6966.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 3.2e-05 512 420 280 528384 30.3412 13.3578 163.22 418.976 626.112 626.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 0.000512 512 225 600 27392 1.55882 0.833696 9.51309 44.3501 56.3899 56.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 0.000256 2048 180 840 74592 7.07789 106.318 209.622 323.06 323.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 0.000256 2048 150 400 75136 7.05974 51.6649 209.568 268.337 268.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.000256 1024 430 560 57856 6.02 3.41402 58.6938 104.898 173.156 173.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 420 0.000512 2048 125 8640 14592 5.22275 3.46349 270.601 104.59 383.983 384.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1550 3.2e-05 4096 450 2200 521216 229.554 131.592 9750.91 3905.82 14018.2 14018.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 690 0.000512 2048 260 2560 19456 5.04794 3.46726 65.7961 104.675 179.082 179.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1730 0.000512 512 50 240 38336 0.832512 2.56387 26.3021 29.7396 29.7964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 6.4e-05 4096 260 4440 261632 90.1467 55.6114 3310.46 1675.59 5131.95 5132.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1850 3.2e-05 512 420 280 524288 30.4848 13.3257 162.153 417.61 623.787 623.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 0.000512 512 225 600 27136 1.5688 0.829536 6.22058 44.5425 53.288 53.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 0.000256 2048 180 840 74560 7.06147 68.5404 209.613 285.256 285.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1880 0.000256 2048 150 400 75072 7.05626 93.8725 209.474 310.447 310.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.000256 1024 430 560 57344 6.04438 3.40774 54.9567 110.215 174.755 174.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 420 0.000512 2048 125 8640 14592 5.22035 3.46851 174.955 104.677 288.422 288.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 3.2e-05 4096 450 2200 521600 229.26 131.949 6358.61 3906.45 10626.5 10626.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 690 0.000512 2048 260 2560 19360 5.05485 3.46675 115.968 104.505 229.095 229.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1730 0.000512 512 50 240 38360 0.833536 4.50451 26.2964 31.677 31.7318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 6.4e-05 4096 260 4440 261760 90.3669 55.7384 5879.19 1675.13 7700.57 7700.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 3.2e-05 512 420 280 527360 30.3087 13.3829 111.819 418.913 574.642 574.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 0.000512 512 225 600 27200 1.55786 0.826304 10.8274 43.8551 57.1935 57.3073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 0.000256 2048 180 840 74560 7.05741 122.347 209.517 338.967 339.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 0.000256 2048 150 400 75120 7.05142 58.8316 209.517 275.443 275.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.000256 1024 430 560 57920 6.01459 3.42835 42.8181 104.889 157.275 157.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 420 0.000512 2048 125 8640 14560 5.22538 3.46522 308.994 104.509 422.294 422.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1550 3.2e-05 4096 450 2200 520960 228.951 131.77 4527.21 3910.4 8798.61 8798.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 690 0.000512 2048 260 2560 19200 5.02195 3.45021 73.2436 104.28 186.101 186.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1730 0.000512 512 50 240 38320 0.833344 2.93552 26.3149 30.1263 30.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 6.4e-05 4096 260 4440 261760 90.12 55.6667 3706.55 1676.85 5529.33 5529.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 3.2e-05 512 420 280 527360 30.2535 13.3752 81.0733 419.314 544.228 544.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 0.000512 512 225 600 26880 1.55206 0.818336 7.02528 43.5981 53.1213 53.2357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 0.000256 2048 180 840 74480 7.0535 77.1691 209.603 293.87 293.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 0.000256 2048 150 400 75040 7.10426 37.3308 209.592 254.071 254.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.000256 1024 430 560 56960 5.97558 3.38675 27.4362 104.178 141.101 141.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 420 0.000512 2048 125 8640 14400 5.2048 3.45088 193.222 104.279 306.26 306.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1550 3.2e-05 4096 450 2200 520320 229.373 131.807 3897.44 3905.21 8164.11 8164.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 690 0.000512 2048 260 2560 19200 5.07651 3.46934 60.1828 104.736 173.565 173.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1730 0.000512 512 50 240 38280 0.831904 2.46176 26.2961 29.6328 29.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 6.4e-05 4096 260 4440 261120 90.3639 55.6893 3011.77 1677.55 4835.51 4835.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 3.2e-05 512 420 280 522240 30.5423 13.35 181.935 417.325 643.369 643.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 0.000512 512 225 600 26880 1.55568 0.817056 5.83229 43.4851 51.8224 51.9311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 0.000256 2048 180 840 74400 7.05165 63.2208 209.349 279.665 279.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1880 0.000256 2048 150 400 75000 7.04922 105.704 209.441 322.237 322.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.000256 1024 430 560 57600 6.03293 3.41357 62.5249 104.592 176.693 176.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 420 0.000512 2048 125 8640 14400 5.24909 3.46922 158.33 104.739 271.887 271.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 3.2e-05 4096 450 2200 521472 228.697 131.732 5422 3909.76 9692.46 9692.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 690 0.000512 2048 260 2560 19392 5.06006 3.46998 106.37 104.897 219.898 219.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1730 0.000512 512 50 240 38352 0.832128 4.11648 26.3267 31.3171 31.3733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 6.4e-05 4096 260 4440 261888 90.1532 55.6602 5380.02 1676.36 7202.33 7202.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 3.2e-05 512 420 280 525312 30.3275 13.3638 93.7115 418.697 556.312 556.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 0.000512 512 225 600 27264 1.55859 0.82784 10.0077 43.5055 56.0236 56.1315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 0.000256 2048 180 840 74544 7.05094 111.321 209.733 328.149 328.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 0.000256 2048 150 400 75120 7.06582 53.4328 209.771 270.314 270.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.000256 1024 430 560 57600 6.01306 3.41178 39.2504 107.181 155.984 156.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 420 0.000512 2048 125 8640 14592 5.23469 3.46966 283.35 104.903 397.058 397.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 3.2e-05 4096 450 2200 520704 228.184 131.611 3533.04 3906.13 7799.24 7799.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 690 0.000512 2048 260 2560 19200 5.01974 3.45466 69.5598 104.41 182.545 182.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1730 0.000512 512 50 240 38304 0.834048 2.77069 26.2944 29.9426 29.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 6.4e-05 4096 260 4440 261120 89.9835 55.5746 3489.69 1676.04 5311.43 5311.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 3.2e-05 512 420 280 522240 30.1044 13.2809 60.9646 416.261 520.82 520.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 0.000512 512 225 600 26880 1.54739 0.81776 6.65459 41.9007 51.046 51.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 0.000256 2048 180 840 74496 7.05382 73.0911 209.542 289.73 289.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 0.000256 2048 150 400 75072 7.07811 35.0837 209.562 251.768 251.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.000256 1024 430 560 56832 5.99024 3.40323 25.8415 104.292 139.652 139.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 420 0.000512 2048 125 8640 14208 5.20746 3.45962 180.7 104.609 294.078 294.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 3.2e-05 4096 450 2200 520704 228.877 131.779 3440.01 3909.74 7710.69 7710.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 690 0.000512 2048 260 2560 19008 5.00666 3.43923 56.9585 104.102 169.608 169.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1730 0.000512 512 50 240 38160 0.82992 2.3081 26.2513 29.4331 29.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 6.4e-05 4096 260 4440 261504 90.0911 55.6335 2876.38 1676.53 4698.77 4698.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 3.2e-05 512 420 280 516096 30.3178 13.2036 64.5401 414.566 522.851 523.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 0.000512 512 225 600 26496 1.5456 0.807008 5.52051 43.2905 51.2921 51.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 0.000256 2048 180 840 74448 7.0615 60.389 209.691 277.183 277.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 0.000256 2048 150 400 75024 7.05472 29.0707 209.72 245.886 245.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.000256 1024 430 560 56448 5.96979 3.38739 21.5066 103.923 134.916 135.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 420 0.000512 2048 125 8640 13824 5.21338 3.44045 145.089 104.104 257.948 258.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 3.2e-05 4096 450 2200 521024 229.347 131.866 7737.26 3910.2 12009 12009.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 690 0.000512 2048 260 2560 19488 5.06496 3.47901 152.808 104.904 266.356 266.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1730 0.000512 512 50 240 38360 0.83504 5.9065 26.3273 33.1098 33.1663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 6.4e-05 4096 260 4440 261632 90.3574 55.7013 7601.8 1680.38 9428.38 9428.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 3.2e-05 512 420 280 526848 30.2815 13.3781 133.631 418.617 596.119 596.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 0.000512 512 225 600 27328 1.57203 0.833632 14.2212 45.6726 62.424 62.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 0.000256 2048 180 840 74536 7.08701 160.073 209.695 376.898 376.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 0.000256 2048 150 400 75096 7.05139 77.3479 209.683 294.126 294.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.000256 1024 430 560 57792 6.01392 3.41872 57.5747 104.833 171.972 172.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 420 0.000512 2048 125 8640 14560 5.2385 3.47955 403.205 104.901 516.924 517.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 3.2e-05 4096 450 2200 520576 228.921 131.839 4857.41 3912.13 9130.58 9130.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 690 0.000512 2048 260 2560 18816 5.00058 3.4177 93.9107 103.867 206.297 206.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1730 0.000512 512 50 240 38304 0.833312 3.85181 26.3313 31.0606 31.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 6.4e-05 4096 260 4440 260736 90.1388 55.6708 4783.08 1674.63 6603.67 6603.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 3.2e-05 512 420 280 523264 30.4584 13.3629 85.2787 418.751 548.064 548.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 0.000512 512 225 600 26880 1.55238 0.821248 9.05968 43.2357 54.799 54.9069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 0.000256 2048 180 840 74480 7.07584 100.792 209.737 317.649 317.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 0.000256 2048 150 400 75040 7.07741 48.6336 209.723 265.477 265.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.000256 1024 430 560 57344 6.0303 3.41421 35.9838 104.933 150.488 150.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 420 0.000512 2048 125 8640 13888 5.19843 3.42227 242.538 103.869 355.135 355.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 3.2e-05 4096 450 2200 520128 228.993 131.742 3956.89 3939.35 8257.25 8257.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 690 0.000512 2048 260 2560 18816 4.9879 3.40624 76.2907 104.313 189.096 189.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1730 0.000512 512 50 240 38136 0.831008 3.17696 26.4814 30.5339 30.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 6.4e-05 4096 260 4440 260736 90.4306 55.7325 3898.91 1689.41 5734.62 5734.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 3.2e-05 512 420 280 526848 30.2591 13.3763 70.8797 422.404 537.131 537.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 0.000512 512 225 600 25536 1.5463 0.800768 7.15568 42.8836 52.5126 52.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 0.000256 2048 180 840 74424 7.04922 82.4029 211.554 301.048 301.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 0.000256 2048 150 400 74928 7.07728 39.7844 211.388 258.294 258.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.000256 1024 430 560 57792 6.0352 3.42835 29.6516 105.911 145.156 145.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 420 0.000512 2048 125 8640 13440 5.20554 3.40784 190.904 104.314 303.932 304.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 3.2e-05 4096 450 2200 521216 228.435 131.639 7185.13 3909.17 11454.6 11454.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 690 0.000512 2048 260 2560 19456 5.0343 3.46877 141.81 104.761 255.177 255.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1730 0.000512 512 50 240 38336 0.833536 5.56419 26.3207 32.7596 32.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 6.4e-05 4096 260 4440 261632 90.0807 55.5966 7070.1 1677.27 8893.2 8893.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 3.2e-05 512 420 280 524288 30.2514 13.3325 124.378 417.975 586.145 586.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 0.000512 512 225 600 27136 1.56666 0.831232 13.2765 43.421 59.2198 59.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 0.000256 2048 180 840 74560 7.08381 148.386 209.801 365.314 365.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 0.000256 2048 150 400 75072 7.05363 71.7189 209.66 288.476 288.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.000256 1024 430 560 57344 6.00714 3.41427 53.0574 104.69 167.3 167.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 420 0.000512 2048 125 8640 14592 5.2185 3.47136 372.136 104.763 485.69 485.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 3.2e-05 4096 450 2200 521216 228.456 131.616 4619.55 3906.58 8886.47 8886.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 690 0.000512 2048 260 2560 19456 5.0575 3.4816 89.6109 104.846 203.099 203.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1730 0.000512 512 50 240 38272 0.833216 3.6393 26.2963 30.8131 30.8692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 6.4e-05 4096 260 4440 261120 90.1827 55.5761 4478.1 1675.9 6299.91 6300.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 3.2e-05 512 420 280 524288 30.26 13.3284 81.07 417.665 542.53 542.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 0.000512 512 225 600 26624 1.58592 0.833536 8.56595 43.4388 54.5489 54.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 0.000256 2048 180 840 74496 7.06374 95.0374 209.623 311.769 311.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 0.000256 2048 150 400 75008 7.05987 45.93 209.483 262.514 262.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.000256 1024 430 560 57344 6.01728 3.408 33.9772 104.684 148.216 148.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 420 0.000512 2048 125 8640 14336 5.23677 3.48173 223.453 104.845 337.118 337.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 3.2e-05 4096 450 2200 519168 228.761 131.697 3717.96 3910.96 7989.66 7989.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 690 0.000512 2048 260 2560 18432 5.00515 3.41459 69.955 103.743 182.218 182.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1730 0.000512 512 50 240 38208 0.8336 2.9447 26.3211 30.1414 30.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 6.4e-05 4096 260 4440 261120 90.0822 55.5901 3642.81 1675.06 5463.68 5463.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 3.2e-05 512 420 280 516096 30.0094 13.1317 65.1251 412.616 521.094 521.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 0.000512 512 225 600 26112 1.57565 0.818656 6.7248 42.6987 51.9441 52.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 0.000256 2048 180 840 74304 7.04928 77.0389 209.472 293.602 293.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 0.000256 2048 150 400 74880 7.05331 37.3501 209.514 253.961 254.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.000256 1024 430 560 55296 5.99875 3.37203 26.8601 103.491 139.847 139.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 420 0.000512 2048 125 8640 13824 5.19139 3.41814 178.285 103.737 290.733 290.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 3.2e-05 4096 450 2200 521280 228.716 131.689 7356.6 3905.86 11623.1 11623.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 690 0.000512 2048 260 2560 19296 5.06534 3.46685 144.54 104.682 257.856 257.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1730 0.000512 512 50 240 38304 0.833536 5.68576 26.3016 32.8636 32.9206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 6.4e-05 4096 260 4440 261504 90.3324 55.6983 7273.1 1676.31 9095.58 9095.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 3.2e-05 512 420 280 525312 30.1932 13.3451 129.207 423.728 596.681 596.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 0.000512 512 225 600 27072 1.55424 0.825344 13.6622 43.1254 59.295 59.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 0.000256 2048 180 840 74520 7.08819 152.184 209.695 369.012 369.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 0.000256 2048 150 400 75096 7.1384 73.2632 209.722 290.166 290.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.000256 1024 430 560 57600 6.00038 3.41475 54.2236 104.599 168.364 168.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 420 0.000512 2048 125 8640 14400 5.2407 3.47021 381.294 104.687 494.795 494.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 3.2e-05 4096 450 2200 520704 228.743 131.83 4772.3 3906.65 9039.81 9040.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 690 0.000512 2048 260 2560 19008 5.00394 3.44525 93.2773 104.038 205.868 205.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1730 0.000512 512 50 240 38160 0.833408 3.73088 26.2308 30.838 30.8955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 6.4e-05 4096 260 4440 261504 90.1038 55.6467 4714.03 1675.23 6535.15 6535.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 3.2e-05 512 420 280 516096 30.3223 13.2087 82.0266 414.244 540.012 540.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 0.000512 512 225 600 26496 1.54013 0.807776 8.86573 42.5409 53.8855 53.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 0.000256 2048 180 840 74448 7.05901 98.9095 209.526 315.541 315.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 0.000256 2048 150 400 75024 7.05699 47.6017 209.568 264.269 264.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.000256 1024 430 560 56448 5.97539 3.3872 34.9507 103.844 148.287 148.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 420 0.000512 2048 125 8640 13824 5.21053 3.44864 238.118 104.022 350.906 351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 3.2e-05 4096 450 2200 520128 229.253 131.836 4212.77 3907.71 8481.84 8482.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 690 0.000512 2048 260 2560 18144 4.99648 3.37638 79.3018 102.766 190.538 190.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1730 0.000512 512 50 240 38016 0.8304 3.31158 26.2047 30.3904 30.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 6.4e-05 4096 260 4440 259200 90.4326 55.6743 4137.49 1674.1 5957.82 5957.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 3.2e-05 512 420 280 525312 30.2331 13.354 73.8181 417.736 535.354 535.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 0.000512 512 225 600 25920 1.56627 0.809696 7.77392 41.7864 52.0653 52.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 0.000256 2048 180 840 74304 7.05354 87.7292 209.52 304.347 304.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 0.000256 2048 150 400 74952 7.07478 42.4866 209.744 259.348 259.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.000256 1024 430 560 57024 6.0569 3.41552 31.2489 104.813 145.661 145.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 420 0.000512 2048 125 8640 12960 5.19251 3.37293 197.581 102.76 309.006 309.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 3.2e-05 4096 450 2200 520704 228.365 131.692 3757.98 3913.28 8031.59 8031.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 690 0.000512 2048 260 2560 18432 4.96765 3.37693 72.0603 102.947 183.455 183.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1730 0.000512 512 50 240 38016 0.82944 2.98598 26.254 30.1116 30.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 6.4e-05 4096 260 4440 260352 89.8788 55.5233 3718.99 1671.1 5535.63 5535.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 3.2e-05 512 420 280 497664 30.7049 13.0335 63.1897 408.477 515.615 515.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 0.000512 512 225 600 25344 1.51565 0.782208 6.94752 41.3819 50.7579 50.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 0.000256 2048 180 840 74304 7.05286 77.9347 209.685 294.719 294.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 0.000256 2048 150 400 74880 7.0664 37.9393 209.718 254.768 254.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.000256 1024 430 560 55296 5.92349 3.33638 27.3931 104.913 141.695 141.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 420 0.000512 2048 125 8640 12672 5.20442 3.37741 173.301 102.944 284.925 285.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 3.2e-05 4096 450 2200 520960 228.755 131.798 6907.29 3907.96 11176.1 11176.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 690 0.000512 2048 260 2560 19200 5.0105 3.44746 135.012 104.212 247.784 247.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1730 0.000512 512 50 240 38320 0.835136 5.38704 26.3026 32.5671 32.6256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 6.4e-05 4096 260 4440 261760 90.1202 55.679 6833.03 1675.94 8654.91 8655.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 3.2e-05 512 420 280 527360 30.2404 13.3713 120.837 419.055 583.718 583.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 0.000512 512 225 600 26880 1.54989 0.816832 12.7843 43.1834 58.4621 58.5728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 0.000256 2048 180 840 74480 7.05258 142.67 209.474 359.24 359.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 0.000256 2048 150 400 75040 7.08422 68.5732 209.465 285.167 285.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.000256 1024 430 560 56960 5.97882 3.38944 50.183 104.117 163.8 163.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 420 0.000512 2048 125 8640 14400 5.19578 3.44269 357.814 104.213 470.765 470.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 3.2e-05 4096 450 2200 520960 228.298 131.682 4729.14 3908.26 8997.66 8997.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 690 0.000512 2048 260 2560 18560 5.00109 3.40835 89.1848 103.562 201.261 201.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1730 0.000512 512 50 240 38240 0.83328 3.77722 26.2968 30.9492 31.0106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 6.4e-05 4096 260 4440 261120 90.0739 55.59 4683.08 1676.03 6504.91 6505.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 3.2e-05 512 420 280 522240 30.5737 13.3514 82.5863 419.062 545.783 545.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 0.000512 512 225 600 26880 1.55562 0.82 9.09043 42.1798 53.7713 53.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 0.000256 2048 180 840 74400 7.05734 97.3865 209.448 313.935 313.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 0.000256 2048 150 400 74880 7.04493 46.6174 209.221 262.926 262.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.000256 1024 430 560 56320 5.93856 3.36912 34.2979 103.351 147.084 147.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 420 0.000512 2048 125 8640 14080 5.16486 3.41034 240.11 103.556 352.342 352.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 3.2e-05 4096 450 2200 520320 228.497 131.741 3943.78 3908.15 8212.44 8212.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 690 0.000512 2048 260 2560 18240 5.0289 3.41622 74.17 103.829 186.547 186.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1730 0.000512 512 50 240 38160 0.831648 3.2008 26.3128 30.3868 30.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 6.4e-05 4096 260 4440 259200 90.1834 55.6251 3884.33 1670.85 5701.14 5701.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 3.2e-05 512 420 280 506880 30.6666 13.1522 67.1851 412.702 523.921 524.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 0.000512 512 225 600 26880 1.56064 0.823616 7.39373 42.723 52.6294 52.7398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 0.000256 2048 180 840 74160 7.0415 81.746 209.155 297.984 298.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 0.000256 2048 150 400 74880 7.05741 39.2475 209.57 255.918 255.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.000256 1024 430 560 55680 5.99046 3.37654 28.5891 103.523 141.605 141.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 420 0.000512 2048 125 8640 13440 5.21174 3.42221 193.066 103.833 305.634 305.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 3.2e-05 4096 450 2200 519680 229.944 131.99 3955.89 3919.51 8237.61 8237.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 690 0.000512 2048 260 2560 17920 5.04051 3.43475 72.6848 104.058 185.316 185.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1730 0.000512 512 50 240 38080 0.831616 3.10349 26.3155 30.2939 30.3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 6.4e-05 4096 260 4440 258560 89.6954 55.296 3905.22 1664.33 5714.67 5714.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 3.2e-05 512 420 280 512000 30.3093 13.1226 66.3792 412.595 522.616 522.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 0.000512 512 225 600 25600 1.58986 0.825792 7.30845 42.7761 52.6278 52.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 0.000256 2048 180 840 74240 7.05536 82.1874 209.596 298.881 298.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 0.000256 2048 150 400 74560 7.0607 39.0465 208.94 255.09 255.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.000256 1024 430 560 56320 5.96125 3.37062 28.4095 103.639 141.507 141.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 420 0.000512 2048 125 8640 14080 5.19923 3.44678 198.335 104.06 311.14 311.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 3.2e-05 4096 450 2200 520704 228.096 131.604 6574.86 3906.93 10841.8 10842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 690 0.000512 2048 260 2560 19200 5.01936 3.45517 127.064 104.437 240.072 240.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1730 0.000512 512 50 240 38304 0.835584 5.14646 26.3036 32.3267 32.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 6.4e-05 4096 260 4440 261120 89.9634 55.5824 6495.44 1673.28 8314.41 8314.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 3.2e-05 512 420 280 522240 30.079 13.2773 112.399 416.338 572.308 572.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 0.000512 512 225 600 26880 1.54758 0.817632 12.2707 42.9617 57.7265 57.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 0.000256 2048 180 840 74496 7.05523 134.611 209.573 351.283 351.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 0.000256 2048 150 400 75072 7.09901 64.56 209.607 281.31 281.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.000256 1024 430 560 56832 5.99635 3.4007 47.3536 104.316 161.193 161.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 420 0.000512 2048 125 8640 14208 5.2103 3.45504 334.395 104.432 447.595 447.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 3.2e-05 4096 450 2200 519168 228.861 131.682 4639.44 3910.02 8910.28 8910.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 690 0.000512 2048 260 2560 18432 5.0088 3.41811 87.8252 103.71 200.059 200.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1730 0.000512 512 50 240 38208 0.831808 3.65363 26.3146 30.8404 30.8982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 6.4e-05 4096 260 4440 261120 90.0843 55.5934 4594.83 1674.63 6415.27 6415.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 3.2e-05 512 420 280 516096 29.9928 13.1318 79.7081 412.503 535.547 535.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 0.000512 512 225 600 26112 1.5775 0.818016 8.36109 42.6939 53.5766 53.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 0.000256 2048 180 840 74304 7.06595 96.0205 209.424 312.552 312.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 0.000256 2048 150 400 74880 7.13283 46.2831 209.453 262.91 262.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.000256 1024 430 560 55296 5.99882 3.36883 33.2924 103.468 146.258 146.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 420 0.000512 2048 125 8640 13824 5.18982 3.41341 232.761 103.713 345.179 345.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 3.2e-05 4096 450 2200 520704 228.406 131.686 3825.58 3912.04 8097.99 8098.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 690 0.000512 2048 260 2560 18432 4.9705 3.37626 73.2556 102.97 184.675 184.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1730 0.000512 512 50 240 38016 0.831488 3.01056 26.2579 30.1413 30.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 6.4e-05 4096 260 4440 260352 89.9112 55.5172 3768.54 1671.44 5585.55 5585.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 3.2e-05 512 420 280 497664 30.7157 13.0354 64.1189 408.56 516.645 516.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 0.000512 512 225 600 25344 1.51181 0.780608 6.98886 40.3419 49.7467 49.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 0.000256 2048 180 840 74304 7.05395 79.403 209.738 296.238 296.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 0.000256 2048 150 400 74880 7.05859 38.4282 209.771 255.301 255.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.000256 1024 430 560 55296 5.92557 3.33846 27.6993 102.592 139.684 139.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 420 0.000512 2048 125 8640 12672 5.19888 3.37699 177.058 102.969 288.702 288.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 3.2e-05 4096 450 2200 519168 229.298 131.729 3573.47 3928.55 7863.33 7863.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 690 0.000512 2048 260 2560 18432 5.04688 3.45149 69.0847 104.162 181.845 181.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1730 0.000512 512 50 240 38016 0.83472 2.80928 26.2996 29.9844 30.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 6.4e-05 4096 260 4440 258048 90.1605 55.4 3490.11 1666.34 5302.14 5302.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 3.2e-05 512 420 280 516096 29.9883 13.1294 61.8784 412.345 517.559 517.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 0.000512 512 225 600 24576 1.54112 0.783168 6.50592 41.7828 50.7404 50.8499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 0.000256 2048 180 840 74112 7.0697 74.3332 209.285 290.732 290.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 0.000256 2048 150 400 74496 7.02579 35.8687 208.797 251.735 251.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.000256 1024 430 560 55296 6.01814 3.3751 26.0512 103.852 139.423 139.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 420 0.000512 2048 125 8640 13824 5.22298 3.44998 180.727 104.155 293.657 293.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 3.2e-05 4096 450 2200 521600 229.323 132 6777.18 3905.09 11043.9 11044.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 690 0.000512 2048 260 2560 19200 5.05811 3.46522 132.185 104.453 245.262 245.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1730 0.000512 512 50 240 38300 0.831232 5.22496 26.2923 32.3925 32.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 6.4e-05 4096 260 4440 261600 90.495 55.7675 6691.46 1677.55 8515.42 8515.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 3.2e-05 512 420 280 524800 30.0949 13.32 118.212 416.344 578.181 578.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 0.000512 512 225 600 26400 1.56893 0.8192 12.2845 41.9023 56.7006 56.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 0.000256 2048 180 840 74500 7.05334 140.15 209.505 356.753 356.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 0.000256 2048 150 400 75000 7.06592 67.3793 209.332 283.821 283.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.000256 1024 430 560 56800 6.0391 3.41402 49.3037 104.316 163.199 163.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 420 0.000512 2048 125 8640 14400 5.24467 3.46659 350.124 104.442 463.378 463.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 3.2e-05 4096 450 2200 520000 229.433 131.912 4589.89 3906.03 8857.55 8857.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 690 0.000512 2048 260 2560 18400 5.03626 3.41936 86.7347 103.637 198.931 199.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1730 0.000512 512 50 240 38200 0.832064 3.5609 26.2901 30.7266 30.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 6.4e-05 4096 260 4440 260800 90.415 55.7013 4534.45 1674.14 6354.85 6354.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 3.2e-05 512 420 280 512000 30.4012 13.1583 78.9522 412.118 534.842 535.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 0.000512 512 225 600 25600 1.58723 0.819456 8.34186 41.6176 52.4931 52.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 0.000256 2048 180 840 74400 7.07584 95.015 209.51 311.646 311.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 0.000256 2048 150 400 74800 7.05478 45.471 209.062 261.633 261.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.000256 1024 430 560 56000 5.97968 3.37901 33.5937 103.378 146.464 146.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 420 0.000512 2048 125 8640 13600 5.21686 3.42614 226.021 103.641 338.412 338.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 3.2e-05 4096 450 2200 520800 229.265 131.974 4099.85 3906.6 8367.97 8368.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 690 0.000512 2048 260 2560 18000 5.07203 3.44259 74.2612 104.01 186.884 186.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1730 0.000512 512 50 240 38100 0.835264 3.2768 26.3144 30.4696 30.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 6.4e-05 4096 260 4440 261600 90.4226 55.7507 4088.21 1676.32 5910.84 5910.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 3.2e-05 512 420 280 518400 29.9879 13.1672 69.9131 412.604 525.885 526.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 0.000512 512 225 600 26400 1.57488 0.823296 7.66947 41.7076 51.9014 52.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 0.000256 2048 180 840 74100 7.0471 82.6742 209.178 298.942 298.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 0.000256 2048 150 400 74700 7.04486 39.7087 209.274 256.071 256.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.000256 1024 430 560 55200 6.0439 3.38115 28.9651 103.614 142.13 142.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 420 0.000512 2048 125 8640 13200 5.26304 3.43994 191.923 104.016 304.741 304.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 3.2e-05 4096 450 2200 518400 230.576 132.209 3642.48 3925.2 7930.74 7930.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 690 0.000512 2048 260 2560 17600 5.07082 3.44442 68.7247 104.203 181.543 181.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1730 0.000512 512 50 240 38000 0.83216 3.01261 26.2952 30.1823 30.2397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 6.4e-05 4096 260 4440 259200 90.0956 55.504 3594.36 1667.03 5407.13 5407.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 3.2e-05 512 420 280 512000 30.3301 13.1478 63.5459 412.363 519.602 519.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 0.000512 512 225 600 25600 1.59514 0.825344 6.9793 41.7565 51.2861 51.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 0.000256 2048 180 840 74000 7.04102 76.6076 209.026 292.716 292.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 0.000256 2048 150 400 74400 7.04387 36.9746 208.581 252.644 252.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.000256 1024 430 560 54400 6.07866 3.38122 26.1108 103.671 139.372 139.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 420 0.000512 2048 125 8640 12800 5.27002 3.44627 171.864 104.204 284.886 284.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1550 3.2e-05 4096 450 2208 518144 231.186 132.243 6302.52 3929.84 10596.1 10596.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 690 0.000512 2048 260 2544 19456 5.03738 3.46851 109.439 104.681 222.732 222.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1730 0.000512 512 50 240 38368 0.835328 4.30285 26.3224 31.5041 31.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 6.4e-05 4096 260 4464 261376 90.0316 55.5868 5561.04 1680.75 7387.55 7387.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 3.2e-05 512 420 288 550912 28.548 13.3512 185.797 419.327 647.241 647.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 0.000512 512 225 624 27648 1.55152 0.832224 10.7849 44.128 57.4329 57.5447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 0.000256 2048 180 816 74688 7.06355 112.151 209.791 329.049 329.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 0.000256 2048 150 432 74912 7.0593 60.5764 209.778 277.46 277.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.000256 1024 430 576 56320 6.1024 3.41606 64.1379 104.991 178.774 178.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 420 0.000512 2048 125 8640 14464 5.2273 3.46931 290.086 104.679 403.573 403.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1550 3.2e-05 4096 450 2208 517632 231.95 132.372 10256 3925.85 14546.5 14546.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 690 0.000512 2048 260 2544 19456 5.04125 3.46525 70.5757 104.686 183.873 183.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1730 0.000512 512 50 240 38336 0.833152 2.80576 26.3015 29.9838 30.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 6.4e-05 4096 260 4464 261120 90.1445 55.6203 3545.99 1675.93 5367.82 5367.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1850 3.2e-05 512 420 288 548864 28.5447 13.3263 182.734 417.694 642.524 642.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 0.000512 512 225 624 27648 1.55798 0.831616 7.0632 42.9713 52.5535 52.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 0.000256 2048 180 816 74624 7.16464 72.276 209.568 289.053 289.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1880 0.000256 2048 150 432 74880 7.0865 108.243 209.638 325.013 325.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.000256 1024 430 576 55808 6.11539 3.40512 59.4597 104.622 173.732 173.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 420 0.000512 2048 125 8640 14336 5.23254 3.47005 184.917 104.699 298.422 298.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1550 3.2e-05 4096 450 2208 517632 231.365 132.202 11339.8 3929.51 15633.1 15633.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 690 0.000512 2048 260 2544 19200 5.02243 3.45507 57.8384 104.505 170.925 171.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1730 0.000512 512 50 240 38304 0.833056 2.3369 26.3191 29.5318 29.5884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 6.4e-05 4096 260 4464 260352 90.0968 55.5841 2927.3 1687.04 4760.16 4760.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1850 3.2e-05 512 420 288 546816 28.3751 13.276 183.777 416.622 642.269 642.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 860 0.000512 512 225 624 26880 1.55142 0.820576 5.8288 43.6084 51.9383 52.0505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 0.000256 2048 180 816 74592 7.19082 59.945 209.701 276.88 276.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1880 0.000256 2048 150 432 74784 7.05542 108.428 214.031 329.56 329.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1280 0.000256 1024 430 576 55296 6.09981 3.40394 71.6291 104.384 185.652 185.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 420 0.000512 2048 125 8640 14208 5.20739 3.45117 151.925 104.502 265.19 265.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 3.2e-05 4096 450 2208 518080 232.554 132.631 5791.95 3930.47 10087.9 10088.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 690 0.000512 2048 260 2544 19520 5.04422 3.47146 105.986 104.598 219.202 219.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1730 0.000512 512 50 240 38360 0.831936 4.10979 26.3217 31.3065 31.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 6.4e-05 4096 260 4464 261440 90.4875 55.7056 5383.73 1681.34 7211.41 7211.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 3.2e-05 512 420 288 550400 28.5724 13.3837 106.784 419.3 568.266 568.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 0.000512 512 225 624 27520 1.55779 0.825728 10.3286 41.9644 54.8052 54.9229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 0.000256 2048 180 816 74680 7.10042 108.146 209.762 325.053 325.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 0.000256 2048 150 432 74880 7.05043 57.4869 209.688 274.269 274.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.000256 1024 430 576 56320 6.11674 3.42547 39.4571 104.989 154.116 154.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 420 0.000512 2048 125 8640 14400 5.23955 3.46429 279.329 104.601 392.735 392.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1550 3.2e-05 4096 450 2208 517760 231.841 132.402 4217.71 3928.43 8510.66 8510.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 690 0.000512 2048 260 2544 19200 5.00976 3.44518 68.8697 104.267 181.691 181.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1730 0.000512 512 50 240 38320 0.8336 2.7616 26.3127 29.9517 30.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 6.4e-05 4096 260 4464 261120 90.1919 55.6688 3502.05 1676.79 5324.85 5324.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 3.2e-05 512 420 288 547840 28.6793 13.3746 77.3315 419.298 538.894 539.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 0.000512 512 225 624 26880 1.54816 0.816992 6.7904 44.0472 53.3293 53.4435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 0.000256 2048 180 816 74640 7.06154 71.1873 209.754 288.049 288.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 0.000256 2048 150 432 74800 7.07792 37.8163 209.566 254.502 254.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.000256 1024 430 576 55680 6.04509 3.38973 25.853 104.171 139.588 139.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 420 0.000512 2048 125 8640 14080 5.2168 3.44688 178.686 106.368 293.819 293.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1550 3.2e-05 4096 450 2208 516480 232.632 132.533 3630.37 3929.12 7924.93 7925.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 690 0.000512 2048 260 2544 19200 5.07475 3.46918 56.7389 104.827 170.212 170.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1730 0.000512 512 50 240 38280 0.832992 2.30534 26.3217 29.504 29.5608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 6.4e-05 4096 260 4464 261120 90.3675 55.7183 2863.02 1679.05 4688.28 4688.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 3.2e-05 512 420 288 545280 28.8732 13.3514 167.92 417.669 628.032 628.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 0.000512 512 225 624 26880 1.55824 0.817152 5.72243 42.8625 51.0898 51.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 0.000256 2048 180 816 74520 7.0505 58.3948 209.573 275.061 275.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 0.000256 2048 150 432 74760 7.05517 31.402 210.383 248.883 248.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.000256 1024 430 576 55680 6.14598 3.41402 55.3337 104.671 169.693 169.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 420 0.000512 2048 125 8640 14400 5.25046 3.46819 150.163 104.831 263.822 263.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 3.2e-05 4096 450 2208 518016 231.396 132.411 7516.12 3946.3 11826.5 11826.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 690 0.000512 2048 260 2544 19584 5.04627 3.47152 147.699 104.877 261.194 261.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1730 0.000512 512 50 240 38352 0.832384 5.69184 26.3148 32.8814 32.9364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 6.4e-05 4096 260 4464 261120 90.1148 55.6626 7411.51 1676.13 9233.56 9233.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 3.2e-05 512 420 288 549888 28.4192 13.359 133.078 418.604 593.669 593.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 0.000512 512 225 624 27648 1.55229 0.826336 14.3904 43.3458 60.2389 60.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 0.000256 2048 180 816 74640 7.07018 151.058 209.679 367.852 367.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 0.000256 2048 150 432 74880 7.11626 80.3634 209.711 297.236 297.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.000256 1024 430 576 56064 6.08582 3.41194 55.6355 104.817 170.076 170.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 420 0.000512 2048 125 8640 14592 5.22947 3.47389 393.445 104.877 507.124 507.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 3.2e-05 4096 450 2208 517632 230.856 132.233 4725.39 3927.19 9015.95 9016.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 690 0.000512 2048 260 2544 19200 5.02221 3.45293 91.858 104.506 204.938 205.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1730 0.000512 512 50 240 38304 0.8336 3.7208 26.3189 30.9171 30.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 6.4e-05 4096 260 4464 260352 90.0468 55.5865 4662.82 1678.86 6487.46 6487.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 3.2e-05 512 420 288 546816 28.1954 13.2796 85.5608 416.591 543.839 544.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 0.000512 512 225 624 26880 1.55405 0.817152 9.2007 41.9098 53.6088 53.7209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 0.000256 2048 180 816 74592 7.05494 95.3643 209.683 312.144 312.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 0.000256 2048 150 432 74784 7.05869 50.8271 209.58 267.51 267.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.000256 1024 430 576 55296 6.07894 3.40381 34.6418 104.374 148.624 148.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 420 0.000512 2048 125 8640 14208 5.21411 3.45926 241.279 104.489 354.541 354.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 3.2e-05 4096 450 2208 517248 231.871 132.554 4664.67 3928.28 8957.65 8957.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 690 0.000512 2048 260 2544 19008 5.0129 3.4416 73.9252 104.161 186.638 186.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1730 0.000512 512 50 240 38160 0.832032 3.03062 26.2518 30.1568 30.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 6.4e-05 4096 260 4464 260352 90.3829 55.6401 3778.21 1676.51 5600.88 5600.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 3.2e-05 512 420 288 543744 28.1585 13.1998 94.4538 414.549 550.581 550.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 0.000512 512 225 624 26496 1.54266 0.8104 7.55926 41.4989 51.5396 51.6529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 0.000256 2048 180 816 74448 7.05379 77.1625 209.418 293.676 293.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 0.000256 2048 150 432 74736 7.07133 40.9559 209.582 257.652 257.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.000256 1024 430 576 55296 6.03894 3.38534 28.39 103.923 141.865 141.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 420 0.000512 2048 125 8640 13824 5.21242 3.43942 189.871 104.104 302.728 302.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1550 3.2e-05 4096 450 2208 516096 231.793 132.475 4435.73 3926.69 8726.98 8727.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 690 0.000512 2048 260 2544 18432 5.01568 3.41606 61.1211 103.747 173.4 173.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1730 0.000512 512 50 240 38208 0.833536 2.5904 26.3166 29.7821 29.8397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 6.4e-05 4096 260 4464 259584 90.4091 55.5955 3174.61 1678.87 4999.63 4999.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 3.2e-05 512 420 288 540672 28.102 13.1351 84.2451 415.881 541.569 541.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 0.000512 512 225 624 26112 1.57875 0.821152 6.0655 41.7478 50.3391 50.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 0.000256 2048 180 816 74496 7.05331 65.2874 209.683 282.066 282.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 0.000256 2048 150 432 74688 7.05942 34.7132 209.587 251.403 251.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.000256 1024 430 576 53760 6.08822 3.37056 23.5876 103.476 136.65 136.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 420 0.000512 2048 125 8640 13824 5.19347 3.41814 161.065 103.72 273.497 273.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 3.2e-05 4096 450 2208 517888 232.154 132.458 6952.86 3925.69 11243.4 11243.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 690 0.000512 2048 260 2544 19488 5.06538 3.47424 136.535 104.913 250.088 250.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1730 0.000512 512 50 240 38360 0.833536 5.38214 26.3311 32.5887 32.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 6.4e-05 4096 260 4464 261184 90.3847 55.7075 6835.61 1676.69 8658.52 8658.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 3.2e-05 512 420 288 548352 28.632 13.3734 123.927 418.659 584.805 584.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 0.000512 512 225 624 27776 1.56195 0.83568 13.4783 42.4263 58.4312 58.5381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 0.000256 2048 180 816 74648 7.05606 139.595 209.748 356.441 356.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 0.000256 2048 150 432 74872 7.0631 74.2236 209.734 291.067 291.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.000256 1024 430 576 56000 6.11174 3.42 51.629 104.848 166.14 166.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 420 0.000512 2048 125 8640 14560 5.24758 3.47872 362.555 104.909 476.293 476.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 3.2e-05 4096 450 2208 517888 231.416 132.318 4421.99 3922.43 8708.44 8708.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 690 0.000512 2048 260 2544 18816 5.00611 3.42339 84.0259 103.758 196.317 196.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1730 0.000512 512 50 240 38304 0.833312 3.55766 26.3047 30.7395 30.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 6.4e-05 4096 260 4464 260736 90.1632 55.6547 4337.58 1672.94 6156.48 6156.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 3.2e-05 512 420 288 544768 28.8553 13.3606 81.7316 418.29 542.453 542.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 0.000512 512 225 624 26880 1.55923 0.823296 8.68275 43.1926 54.3887 54.5035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 0.000256 2048 180 816 74592 7.05466 88.4245 211.895 307.419 307.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 0.000256 2048 150 432 74816 7.05984 47.4808 209.531 264.118 264.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.000256 1024 430 576 55552 6.12448 3.41648 32.594 104.818 147.082 147.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 420 0.000512 2048 125 8640 13888 5.20586 3.41802 219.651 103.76 332.137 332.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 3.2e-05 4096 450 2208 516096 232.53 132.558 3620.22 3927.06 7912.66 7912.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 690 0.000512 2048 260 2544 18816 4.9959 3.40582 69.0871 103.417 181.009 181.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1730 0.000512 512 50 240 38136 0.832768 2.85005 26.2563 29.9838 30.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 6.4e-05 4096 260 4464 260736 90.4238 55.7445 3570.33 1678.24 5394.89 5395.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 3.2e-05 512 420 288 548352 28.6496 13.3796 66.7272 418.771 527.738 527.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 0.000512 512 225 624 25536 1.55434 0.801824 6.87168 41.6138 50.9665 51.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 0.000256 2048 180 816 74424 7.05213 72.7532 209.46 289.307 289.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 0.000256 2048 150 432 74760 7.08371 38.967 209.754 255.848 255.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.000256 1024 430 576 55104 6.1841 3.42666 26.8701 105.005 141.613 141.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 420 0.000512 2048 125 8640 13440 5.21027 3.40739 174.328 103.415 286.464 286.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 3.2e-05 4096 450 2208 516096 231.275 132.267 4056.91 3924.08 8344.81 8345.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 690 0.000512 2048 260 2544 18816 5.01709 3.44637 63.0915 104.063 175.72 175.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1730 0.000512 512 50 240 38080 0.83152 2.63373 26.2328 29.743 29.7987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 6.4e-05 4096 260 4464 259840 90.2464 55.5886 3223.6 1673.64 5043.22 5043.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 3.2e-05 512 420 288 530432 29.0427 13.1686 79.5451 413.61 535.584 535.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 0.000512 512 225 624 25088 1.55792 0.80096 6.23338 41.235 49.9547 50.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 0.000256 2048 180 816 74368 7.06355 65.5955 209.263 281.964 282.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 0.000256 2048 150 432 74592 7.0968 35.8912 209.254 252.287 252.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.000256 1024 430 576 53760 6.10522 3.38083 24.0302 103.779 137.424 137.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 420 0.000512 2048 125 8640 13440 5.24054 3.44304 156.997 104.068 269.848 269.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 3.2e-05 4096 450 2208 517632 231.646 132.366 6753.01 3924.53 11041.8 11042.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 690 0.000512 2048 260 2544 19456 5.04819 3.46762 130.836 104.654 244.113 244.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1730 0.000512 512 50 240 38336 0.833536 5.28842 26.2924 32.4594 32.5168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 6.4e-05 4096 260 4464 261120 90.1508 55.6012 6618.75 1675.41 8440.07 8440.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 3.2e-05 512 420 288 548864 28.3939 13.3304 123.243 417.55 582.734 582.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 0.000512 512 225 624 27648 1.55763 0.829152 13.1325 42.3297 57.9788 58.0905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 0.000256 2048 180 816 74624 7.05741 135.637 209.487 352.226 352.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 0.000256 2048 150 432 74880 7.05898 71.9606 209.564 288.627 288.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.000256 1024 430 576 55808 6.07658 3.40899 49.5536 104.581 163.749 163.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 420 0.000512 2048 125 8640 14336 5.22864 3.46931 334.654 104.656 448.116 448.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 3.2e-05 4096 450 2208 517120 232.126 132.553 4381.93 3931.36 8678.25 8678.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 690 0.000512 2048 260 2544 19456 5.05408 3.48502 85.418 104.921 198.98 199.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1730 0.000512 512 50 240 38272 0.832352 3.35366 26.3157 30.5455 30.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 6.4e-05 4096 260 4464 261120 90.2084 55.5863 4277.78 1677.05 6100.77 6100.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 3.2e-05 512 420 288 548864 28.4106 13.3196 79.3343 417.961 539.235 539.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 0.000512 512 225 624 27648 1.56272 0.831776 8.61558 43.4482 54.5861 54.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 0.000256 2048 180 816 74496 7.0489 87.9744 209.502 304.57 304.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1880 0.000256 2048 150 432 74752 7.09018 47.2114 209.571 263.915 263.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.000256 1024 430 576 55296 6.12026 3.40694 32.0143 107.108 148.777 148.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 420 0.000512 2048 125 8640 14336 5.24496 3.48733 212.021 104.918 325.773 325.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 3.2e-05 4096 450 2208 516096 231.851 132.435 3668.26 3924.5 7957.33 7957.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 690 0.000512 2048 260 2544 18432 5.01469 3.41459 67.5253 103.651 179.704 179.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1730 0.000512 512 50 240 38208 0.835104 2.9063 26.3004 30.0844 30.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 6.4e-05 4096 260 4464 259584 90.4152 55.5867 3552.47 1676.8 5375.4 5375.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 3.2e-05 512 420 288 540672 28.0911 13.1318 66.1408 412.223 519.798 519.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 0.000512 512 225 624 26112 1.58013 0.821056 6.69427 43.7463 52.9674 53.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 0.000256 2048 180 816 74496 7.05331 73.9604 209.527 290.583 290.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 0.000256 2048 150 432 74688 7.05539 39.6902 209.43 256.218 256.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.000256 1024 430 576 53760 6.08173 3.37014 26.7323 103.4 139.71 139.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 420 0.000512 2048 125 8640 13824 5.19478 3.41606 168.151 103.643 280.505 280.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 3.2e-05 4096 450 2208 516096 232.689 132.851 3239.77 3935.86 7541.44 7541.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 690 0.000512 2048 260 2544 18432 4.95261 3.36285 59.9291 102.442 170.783 170.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1730 0.000512 512 50 240 38144 0.833696 2.46768 26.2955 29.639 29.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 6.4e-05 4096 260 4464 260096 90.0421 55.5484 3135.19 1674.3 4955.21 4955.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 3.2e-05 512 420 288 540672 29.0348 13.3304 58.3385 417.745 518.661 518.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 0.000512 512 225 624 24576 1.53584 0.778528 5.97174 42.1481 50.5638 50.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 0.000256 2048 180 816 74240 7.07613 64.8064 209.01 280.934 280.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 0.000256 2048 150 432 74496 7.05827 34.8631 211.325 253.289 253.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.000256 1024 430 576 55296 6.14067 3.41152 24.0523 104.862 138.594 138.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 420 0.000512 2048 125 8640 13312 5.15629 3.36282 143.43 102.435 254.488 254.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 3.2e-05 4096 450 2208 517248 232.218 132.463 6672.51 3927.57 10965 10965.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 690 0.000512 2048 260 2544 19296 5.06454 3.46726 128.854 104.701 242.187 242.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1730 0.000512 512 50 240 38304 0.832512 5.22301 26.3028 32.4025 32.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 6.4e-05 4096 260 4464 260928 90.4125 55.6964 6595.41 1676.14 8417.79 8417.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 3.2e-05 512 420 288 548352 28.402 13.3504 119.304 417.604 578.866 579.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 0.000512 512 225 624 27072 1.56022 0.82176 12.8666 43.1195 58.4978 58.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 0.000256 2048 180 816 74592 7.0985 132.788 209.617 349.547 349.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 0.000256 2048 150 432 74880 7.10656 70.5284 209.777 287.456 287.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.000256 1024 430 576 55872 6.09344 3.41411 48.6047 104.601 162.844 162.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 420 0.000512 2048 125 8640 14400 5.23754 3.46646 344.088 104.688 457.582 457.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 3.2e-05 4096 450 2208 517248 231.991 132.556 4599.14 3928.99 8892.96 8893.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 690 0.000512 2048 260 2544 19008 5.01357 3.44269 88.3531 104.13 201.041 201.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1730 0.000512 512 50 240 38160 0.831488 3.62339 26.2573 30.7547 30.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 6.4e-05 4096 260 4464 260352 90.4116 55.6526 4537.69 1676.87 6360.76 6360.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 3.2e-05 512 420 288 543744 28.1745 13.1964 82.1699 414.637 538.39 538.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 0.000512 512 225 624 26496 1.54422 0.809792 8.96765 41.505 52.9534 53.0641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 0.000256 2048 180 816 74448 7.09222 92.1656 209.465 308.766 308.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 0.000256 2048 150 432 74736 7.05312 48.939 209.626 265.664 265.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.000256 1024 430 576 55296 6.03843 3.38534 33.8114 103.945 147.308 147.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 420 0.000512 2048 125 8640 13824 5.21901 3.44269 229.264 104.131 342.159 342.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 3.2e-05 4096 450 2208 516672 232.385 132.644 3885.67 3921.94 8172.92 8173.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 690 0.000512 2048 260 2544 18144 4.99894 3.3721 72.6449 102.652 183.77 183.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1730 0.000512 512 50 240 38016 0.82816 3.00605 26.1754 30.0515 30.1095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 6.4e-05 4096 260 4464 259200 90.4575 55.6466 3832.02 1672.53 5650.8 5650.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 3.2e-05 512 420 288 539136 29.1482 13.349 69.6808 417.277 529.67 529.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 0.000512 512 225 624 25920 1.56768 0.81168 7.3984 42.8119 52.7197 52.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 0.000256 2048 180 816 74304 7.04531 78.5019 209.021 294.612 294.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 0.000256 2048 150 432 74736 7.07562 41.6474 209.566 258.333 258.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.000256 1024 430 576 55296 6.15133 3.41811 29.0539 104.688 143.439 143.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 420 0.000512 2048 125 8640 12960 5.19478 3.37254 183.287 102.648 294.61 294.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 3.2e-05 4096 450 2208 516096 232.556 132.819 3889.31 3935.7 8190.66 8190.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 690 0.000512 2048 260 2544 18432 4.9705 3.37786 73.7955 104.686 186.933 187.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1730 0.000512 512 50 240 38016 0.83328 3.05472 26.2527 30.1826 30.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 6.4e-05 4096 260 4464 258048 90.4339 55.5336 3827.89 1671.08 5645.07 5645.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 3.2e-05 512 420 288 534528 27.9391 13.0335 68.6716 408.457 518.322 518.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 0.000512 512 225 624 25344 1.51424 0.780448 7.2616 40.3286 50.0132 50.1222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 0.000256 2048 180 816 74304 7.14957 78.8628 209.421 295.476 295.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 0.000256 2048 150 432 74592 7.1055 42.4366 209.574 259.159 259.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.000256 1024 430 576 52992 6.03862 3.34029 28.217 102.569 140.293 140.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 420 0.000512 2048 125 8640 12672 5.20675 3.37882 179.489 102.944 291.121 291.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 3.2e-05 4096 450 2208 517760 231.508 132.416 6618.38 3923.71 10906.3 10906.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 690 0.000512 2048 260 2544 19200 5.01146 3.45014 126.789 104.182 239.533 239.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1730 0.000512 512 50 240 38320 0.83408 5.15789 26.2896 32.3226 32.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 6.4e-05 4096 260 4464 261120 90.2006 55.6708 6542.25 1675.19 8363.45 8363.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 3.2e-05 512 420 288 547840 28.6747 13.3793 116.763 422.198 581.227 581.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 0.000512 512 225 624 26880 1.54778 0.816416 12.5279 43.1671 58.1869 58.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 0.000256 2048 180 816 74640 7.06333 131.373 209.56 348.038 348.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 0.000256 2048 150 432 74800 7.06259 69.6915 209.377 286.173 286.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.000256 1024 430 576 55680 6.0473 3.39334 47.5332 104.079 161.182 161.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 420 0.000512 2048 125 8640 14080 5.2167 3.44461 331.99 104.176 444.928 445.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 3.2e-05 4096 450 2208 517120 231.932 132.561 4701.19 3929.01 8994.97 8995.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 690 0.000512 2048 260 2544 18560 4.99395 3.41606 88.689 103.568 200.767 200.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1730 0.000512 512 50 240 38240 0.832832 3.67002 26.2984 30.8429 30.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 6.4e-05 4096 260 4464 261120 90.0767 55.5831 4648.9 1676.08 6470.79 6470.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 3.2e-05 512 420 288 542720 29.0433 13.357 83.6555 419.07 545.338 545.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 0.000512 512 225 624 26880 1.55027 0.820992 9.10224 43.2243 54.8273 54.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 0.000256 2048 180 816 74560 7.05981 94.3718 209.612 311.087 311.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1880 0.000256 2048 150 432 74720 7.0713 50.2007 209.424 266.739 266.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.000256 1024 430 576 55040 5.99981 3.36896 34.0774 103.354 146.932 147.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 420 0.000512 2048 125 8640 13440 5.192 3.41293 227.5 105.772 341.981 342.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 3.2e-05 4096 450 2208 516480 231.822 132.468 3858.44 3926.89 8149.9 8150.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 690 0.000512 2048 260 2544 18240 5.02784 3.416 72.7737 103.762 185.079 185.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1730 0.000512 512 50 240 38160 0.833408 3.03584 26.2943 30.2053 30.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 6.4e-05 4096 260 4464 259200 90.186 55.6085 3808.75 1672.94 5627.62 5627.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 3.2e-05 512 420 288 537600 28.3343 13.1428 69.1333 414.171 524.994 525.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 0.000512 512 225 624 26880 1.55933 0.819296 7.8495 41.6403 51.9964 52.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 0.000256 2048 180 816 74400 7.06582 77.8464 209.385 294.341 294.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 0.000256 2048 150 432 74640 7.05456 41.788 209.412 258.299 258.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.000256 1024 430 576 53760 6.09814 3.37715 27.9654 103.451 141.017 141.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 420 0.000512 2048 125 8640 13440 5.21216 3.41606 189.426 103.763 301.924 302.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1550 3.2e-05 4096 450 2208 517120 232.161 132.608 3599.79 3931.11 7895.94 7896.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 690 0.000512 2048 260 2544 17920 5.05245 3.44064 66.7098 104.005 179.307 179.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1730 0.000512 512 50 240 38080 0.834656 2.82269 26.299 29.9975 30.0544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 6.4e-05 4096 260 4464 258560 89.7164 55.2954 3520.45 1665.59 5331.2 5331.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 3.2e-05 512 420 288 532480 28.7213 13.1336 63.7322 412.371 518.168 518.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 0.000512 512 225 624 25600 1.59427 0.822624 6.82582 42.753 52.1196 52.2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 0.000256 2048 180 816 74240 7.09302 72.26 209.212 288.61 288.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 0.000256 2048 150 432 74560 7.08813 38.4869 209.456 255.077 255.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.000256 1024 430 576 53760 6.09578 3.37274 26.1371 103.58 139.317 139.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 420 0.000512 2048 125 8640 12800 5.26115 3.43734 166.856 104 279.655 279.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1550 3.2e-05 4096 450 2200 520448 228.804 131.752 6440.69 3917.88 10719.4 10719.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 690 0.000512 2048 260 2550 18944 5.05856 3.46906 112.966 104.689 226.283 226.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1730 0.000512 512 50 250 38336 0.834496 4.66739 26.3249 31.8681 31.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 6.4e-05 4096 260 4450 260864 90.1459 55.5845 5813.38 1680.87 7640.13 7640.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 3.2e-05 512 420 250 550912 28.5854 13.355 162.522 419.371 624.05 624.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 0.000512 512 225 600 27392 1.55866 0.83008 10.9331 43.1413 56.5948 56.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 0.000256 2048 180 850 74528 7.09104 122.872 209.76 339.769 339.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 0.000256 2048 150 400 75136 7.08016 58.973 209.767 275.864 275.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.000256 1024 430 550 55808 6.14486 3.42227 62.6808 104.997 177.377 177.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 420 0.000512 2048 125 8650 14464 5.2185 3.46714 304.935 104.691 418.415 418.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1550 3.2e-05 4096 450 2200 520192 229.59 131.786 10044.4 3911.94 14318 14318.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 690 0.000512 2048 260 2550 18944 5.06157 3.46659 72.0465 104.685 185.358 185.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1730 0.000512 512 50 250 38272 0.833632 2.99571 26.2758 30.1478 30.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 6.4e-05 4096 260 4450 260608 90.3617 55.5924 3693.45 1675.94 5515.48 5515.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1850 3.2e-05 512 420 250 548864 28.5664 13.3243 162.353 417.68 622.143 622.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 0.000512 512 225 600 27136 1.56624 0.831424 7.11805 44.2207 53.8661 53.9835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 0.000256 2048 180 850 74496 7.04922 77.9981 209.59 294.679 294.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1880 0.000256 2048 150 400 75072 7.05725 105.611 209.508 322.219 322.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.000256 1024 430 550 55296 6.1457 3.40787 57.8287 104.614 172.129 172.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 420 0.000512 2048 125 8650 14336 5.2375 3.46541 192.872 104.691 306.367 306.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1550 3.2e-05 4096 450 2200 519936 229.197 131.732 11032.2 3910.43 15303.9 15304.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 690 0.000512 2048 260 2550 18816 5.04253 3.45197 58.8624 104.415 171.871 171.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1730 0.000512 512 50 250 38208 0.833952 2.53005 26.2496 29.6592 29.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 6.4e-05 4096 260 4450 260352 90.0407 55.5827 3012.48 1673.08 4831.32 4831.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1850 3.2e-05 512 420 250 546816 28.3948 13.2829 161.742 416.274 619.907 620.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 860 0.000512 512 225 600 26880 1.55206 0.817152 5.97267 42.6786 51.1489 51.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 0.000256 2048 180 850 74400 7.04342 63.6969 209.386 280.173 280.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1880 0.000256 2048 150 400 75072 7.07174 105.278 209.573 321.966 322.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 0.000256 1024 430 550 55296 6.1065 3.4015 65.0968 104.301 179.037 179.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 420 0.000512 2048 125 8650 14208 5.20979 3.45501 156.055 104.418 269.242 269.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 3.2e-05 4096 450 2200 520640 230.005 132.04 5802.2 3911.29 10075.8 10076.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 690 0.000512 2048 260 2550 18880 5.07389 3.46435 104.32 104.499 217.459 217.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1730 0.000512 512 50 250 38320 0.835392 4.32189 26.2847 31.4848 31.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 6.4e-05 4096 260 4450 260800 90.6048 55.7324 5392.75 1675.01 7214.25 7214.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 3.2e-05 512 420 250 550400 28.7016 13.396 93.8013 418.872 554.993 555.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 0.000512 512 225 600 27200 1.55936 0.82688 10.0442 41.5991 54.1599 54.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 0.000256 2048 180 850 74520 7.06499 113.558 209.511 330.178 330.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 0.000256 2048 150 400 75120 7.07533 53.6883 209.501 270.309 270.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.000256 1024 430 550 55680 6.14963 3.43008 38.5208 104.887 153.114 153.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 420 0.000512 2048 125 8650 14400 5.23779 3.46486 281.81 104.502 395.118 395.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1550 3.2e-05 4096 450 2200 520320 229.334 131.868 4166.59 3931.04 8459.13 8459.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 690 0.000512 2048 260 2550 18560 5.03984 3.45258 66.4387 104.217 179.252 179.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1730 0.000512 512 50 250 38240 0.829824 2.85635 26.2648 29.9914 30.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 6.4e-05 4096 260 4450 260480 90.4118 55.681 3457.3 1675.89 5279.42 5279.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 3.2e-05 512 420 250 547840 28.6874 13.3755 66.7049 419.083 528.07 528.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 0.000512 512 225 600 26880 1.5489 0.815104 6.61914 42.6203 51.7333 51.8533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 0.000256 2048 180 850 74480 7.07178 72.9068 209.598 289.621 289.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 0.000256 2048 150 400 75040 7.05126 34.883 209.477 251.452 251.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.000256 1024 430 550 55040 6.08186 3.38739 24.9089 104.116 138.624 138.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 420 0.000512 2048 125 8650 14080 5.21229 3.44502 176.718 104.217 289.693 289.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1550 3.2e-05 4096 450 2200 519360 230.104 131.975 3627.77 3929.54 7919.67 7919.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 690 0.000512 2048 260 2550 18720 5.0911 3.46726 56.2955 104.756 169.71 169.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1730 0.000512 512 50 250 38160 0.832832 2.3999 26.2425 29.5158 29.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 6.4e-05 4096 260 4450 260160 90.58 55.7138 2870.46 1674.36 4691.26 4691.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 3.2e-05 512 420 250 545280 28.7072 13.3489 72.1671 417.381 531.819 532.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 0.000512 512 225 600 26880 1.56416 0.820352 5.65885 42.1679 50.3436 50.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 0.000256 2048 180 850 74400 7.05946 61.33 209.484 277.916 277.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 0.000256 2048 150 400 75000 7.05318 29.3142 209.486 245.895 245.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.000256 1024 430 550 54720 6.16621 3.42016 20.9659 104.608 135.291 135.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 420 0.000512 2048 125 8650 14400 5.25104 3.47034 151.336 104.755 264.912 265.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1550 3.2e-05 4096 450 2200 519680 229.695 131.952 3285.91 3915.78 7563.61 7563.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 690 0.000512 2048 260 2550 17920 5.01923 3.40566 46.5495 103.679 158.752 158.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1730 0.000512 512 50 250 38080 0.828192 2.09715 26.2124 29.1813 29.2391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 6.4e-05 4096 260 4450 259840 90.5264 55.5723 2481.59 1676.35 4304.17 4304.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1850 3.2e-05 512 420 250 542720 29.2648 13.3468 144.767 419.146 606.736 606.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 0.000512 512 225 600 26880 1.5544 0.82144 4.95642 44.1272 51.5882 51.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 0.000256 2048 180 850 74400 7.05293 52.5988 209.598 269.292 269.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1880 0.000256 2048 150 400 74880 7.05126 92.7846 209.267 309.143 309.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.000256 1024 430 550 53760 6.10214 3.36851 48.4581 103.374 161.435 161.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 420 0.000512 2048 125 8650 13440 5.1943 3.40998 122.116 103.582 234.4 234.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 3.2e-05 4096 450 2200 520320 229.133 131.949 7382.18 3911.46 11655 11655.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 690 0.000512 2048 260 2550 19008 5.06813 3.47312 142.737 104.789 256.17 256.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1730 0.000512 512 50 250 38304 0.833536 5.8272 26.2817 32.9843 33.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 6.4e-05 4096 260 4450 260736 90.1881 55.6611 7291.71 1674.72 9112.41 9112.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 3.2e-05 512 420 250 549888 28.4311 13.3691 115.596 418.246 575.859 576.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 0.000512 512 225 600 27264 1.55459 0.826976 13.6913 42.2804 58.4827 58.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 0.000256 2048 180 850 74496 7.05046 154.523 209.491 371.109 371.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 0.000256 2048 150 400 75120 7.11341 73.6809 209.543 290.382 290.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.000256 1024 430 550 55680 6.10938 3.41197 53.1073 104.733 167.494 167.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 420 0.000512 2048 125 8650 14592 5.23069 3.46851 387.735 104.786 501.324 501.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 3.2e-05 4096 450 2200 519936 228.644 131.75 4584.85 3924.16 8869.68 8869.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 690 0.000512 2048 260 2550 18816 5.0425 3.45715 88.2051 104.429 201.239 201.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1730 0.000512 512 50 250 38208 0.829696 3.77446 26.2554 30.9014 30.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 6.4e-05 4096 260 4450 260352 90.0295 55.5938 4526.92 1673.29 6345.97 6346.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 3.2e-05 512 420 250 546816 28.1921 13.2772 73.4353 416.335 531.449 531.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 0.000512 512 225 600 26880 1.55187 0.8192 8.83018 41.9113 53.2345 53.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 0.000256 2048 180 850 74400 7.05069 96.1108 209.415 312.622 312.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 0.000256 2048 150 400 75072 7.07949 45.5701 209.605 262.298 262.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.000256 1024 430 550 55296 6.07251 3.40365 33.1284 104.312 147.046 147.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 420 0.000512 2048 125 8650 14208 5.21091 3.45805 235.264 104.433 348.472 348.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 3.2e-05 4096 450 2200 519552 229.628 132.07 4580.72 3916.39 8859.1 8859.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 690 0.000512 2048 260 2550 18432 5.0424 3.43936 70.724 104.116 183.428 183.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1730 0.000512 512 50 250 38160 0.830976 3.09699 26.2738 30.2458 30.3043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 6.4e-05 4096 260 4450 260352 90.38 55.6586 3715.3 1676.7 5538.18 5538.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 3.2e-05 512 420 250 543744 28.179 13.2027 79.138 414.598 535.34 535.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 0.000512 512 225 600 26496 1.5401 0.80896 7.24982 42.5628 52.2947 52.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 0.000256 2048 180 850 74304 7.07293 78.4471 209.432 294.996 295.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 0.000256 2048 150 400 75024 7.08205 37.8244 209.802 254.751 254.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.000256 1024 430 550 54144 6.10378 3.38534 26.5954 103.943 140.156 140.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 420 0.000512 2048 125 8650 13824 5.21206 3.44909 187.514 104.117 300.393 300.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1550 3.2e-05 4096 450 2200 519168 228.937 131.685 4334.44 3907.98 8603.34 8603.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 690 0.000512 2048 260 2550 18432 5.01709 3.41811 60.8134 103.66 173.015 173.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1730 0.000512 512 50 250 38016 0.827392 2.65568 26.1884 29.7158 29.7739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 6.4e-05 4096 260 4450 259584 90.4149 55.6281 3148.99 1673.73 4968.9 4969.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 3.2e-05 512 420 250 540672 28.0937 13.128 70.6728 412.291 524.4 524.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 0.000512 512 225 600 26112 1.57712 0.819392 5.86381 42.6762 51.066 51.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 0.000256 2048 180 850 74304 7.04531 67.043 209.424 283.556 283.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 0.000256 2048 150 400 74880 7.12886 31.7551 209.347 248.275 248.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.000256 1024 430 550 53760 6.08016 3.37306 22.8819 103.413 135.875 135.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 420 0.000512 2048 125 8650 13824 5.18659 3.42038 159.547 103.657 271.915 272.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 3.2e-05 4096 450 2200 520128 229.816 132.032 6793.66 3911.26 11067.1 11067.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 690 0.000512 2048 260 2550 19040 5.09114 3.4816 130.795 104.792 244.263 244.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1730 0.000512 512 50 250 38304 0.833536 5.45382 26.2819 32.6129 32.6693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 6.4e-05 4096 260 4450 260736 90.5175 55.7158 6686.04 1674.72 8507.13 8507.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 3.2e-05 512 420 250 548352 28.6233 13.3741 106.941 418.202 567.358 567.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 0.000512 512 225 600 27328 1.56746 0.831776 12.8795 43.4634 58.8705 58.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 0.000256 2048 180 850 74480 7.04963 141.692 209.437 358.225 358.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 0.000256 2048 150 400 75096 7.09456 67.5676 215.898 290.608 290.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.000256 1024 430 550 55552 6.14397 3.42208 48.9742 104.728 163.397 163.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 420 0.000512 2048 125 8650 14560 5.24726 3.47904 354.407 104.888 468.124 468.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 3.2e-05 4096 450 2200 519680 229.763 132.064 4320.04 3913.32 8595.48 8595.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 690 0.000512 2048 260 2550 18368 5.02272 3.41747 81.1776 103.767 193.486 193.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1730 0.000512 512 50 250 38192 0.82944 3.64138 26.2514 30.7645 30.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 6.4e-05 4096 260 4450 259840 90.3573 55.6531 4247.86 1673.03 6067.04 6067.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 3.2e-05 512 420 250 544768 28.8544 13.3652 71.218 418.341 531.989 532.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 0.000512 512 225 600 26880 1.56243 0.819968 8.42262 42.154 53.0882 53.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 0.000256 2048 180 850 74368 7.04752 90.5237 209.343 306.958 307.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 0.000256 2048 150 400 75040 7.0552 43.1289 209.541 259.77 259.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.000256 1024 430 550 55552 6.12726 3.41606 31.4406 104.843 145.955 146.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 420 0.000512 2048 125 8650 13888 5.19462 3.41901 216.22 103.767 328.705 328.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 3.2e-05 4096 450 2200 518784 229.929 131.963 3542.27 3918.37 7822.79 7823.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 690 0.000512 2048 260 2550 18144 5.02192 3.40992 66.0849 103.422 178.038 178.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1730 0.000512 512 50 250 38136 0.829536 2.90358 26.2785 30.0547 30.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 6.4e-05 4096 260 4450 259392 90.7494 55.7489 3479.95 1674.97 5301.56 5301.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 3.2e-05 512 420 250 548352 28.643 13.3714 57.7903 418.782 518.795 518.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 0.000512 512 225 600 25536 1.55034 0.801376 6.50883 41.617 50.603 50.7167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 0.000256 2048 180 850 74256 7.04128 74.0367 209.406 290.528 290.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 0.000256 2048 150 400 74928 7.13805 35.6731 209.574 252.429 252.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.000256 1024 430 550 55104 6.18096 3.4217 26.0024 105.01 140.746 140.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 420 0.000512 2048 125 8650 13440 5.19574 3.40787 171.76 103.419 283.886 283.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 3.2e-05 4096 450 2200 517888 229.862 131.917 3935.19 3937.48 8234.73 8234.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 690 0.000512 2048 260 2550 17920 5.05222 3.44678 58.6324 104.172 171.404 171.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1730 0.000512 512 50 250 38080 0.832608 2.65677 26.2779 29.8097 29.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 6.4e-05 4096 260 4450 259840 90.2451 55.5889 3148.61 1675.34 4969.92 4970.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 3.2e-05 512 420 250 530432 29.0688 13.1705 52.8735 414.013 509.34 509.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 0.000512 512 225 600 25088 1.55885 0.799136 5.91744 41.2706 49.6767 49.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 0.000256 2048 180 850 74144 7.04102 66.6624 209.251 283.002 283.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 0.000256 2048 150 400 74816 7.04515 32.3511 209.422 248.863 248.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.000256 1024 430 550 53760 6.10544 3.3823 22.7576 103.88 136.251 136.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 420 0.000512 2048 125 8650 13440 5.23878 3.44707 154.012 104.174 266.973 267.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 3.2e-05 4096 450 2200 520192 229.066 131.833 6728.82 3914.74 11004.7 11005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 690 0.000512 2048 260 2550 18944 5.06493 3.46717 128.808 104.766 242.209 242.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1730 0.000512 512 50 250 38272 0.832704 5.38131 26.2949 32.5514 32.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 6.4e-05 4096 260 4450 260608 90.3108 55.6194 6600.37 1677.12 8423.56 8423.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 3.2e-05 512 420 250 548864 28.394 13.3295 108.146 417.977 568.062 568.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 0.000512 512 225 600 27136 1.56755 0.832096 12.6549 43.4164 58.597 58.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 0.000256 2048 180 850 74496 7.07174 140.591 209.734 357.443 357.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 0.000256 2048 150 400 75072 7.0615 66.5334 209.658 283.295 283.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.000256 1024 430 550 55296 6.11344 3.40992 47.6465 104.684 161.979 162.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 420 0.000512 2048 125 8650 14336 5.23046 3.46774 336 104.762 449.562 449.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 3.2e-05 4096 450 2200 520192 229.241 131.85 4373.81 3915.37 8650.56 8650.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 690 0.000512 2048 260 2550 18944 5.07565 3.48208 84.2385 104.93 197.828 197.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1730 0.000512 512 50 250 38144 0.833536 3.51642 26.2568 30.6513 30.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 6.4e-05 4096 260 4450 260096 90.5356 55.595 4268.48 1677.29 6092.04 6092.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 3.2e-05 512 420 250 548864 28.412 13.3369 70.1968 418.022 530.184 530.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 0.000512 512 225 600 26624 1.58214 0.831488 8.26006 43.458 54.2602 54.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 0.000256 2048 180 850 74368 7.04922 91.5229 209.566 308.183 308.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 0.000256 2048 150 400 75008 7.07843 43.4732 209.667 260.263 260.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.000256 1024 430 550 55296 6.12614 3.40544 31.3053 104.769 145.731 145.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 420 0.000512 2048 125 8650 14336 5.24246 3.47872 219.257 104.932 333.014 333.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 3.2e-05 4096 450 2200 519168 228.868 131.656 3699.42 3906.49 7966.71 7966.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 690 0.000512 2048 260 2550 18432 5.01309 3.41606 69.206 103.619 181.357 181.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1730 0.000512 512 50 250 38016 0.82944 3.04118 26.1802 30.0935 30.1502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 6.4e-05 4096 260 4450 259584 90.4107 55.6027 3611.66 1673.06 5430.88 5430.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 3.2e-05 512 420 250 540672 28.098 13.1332 58.9189 412.119 512.481 512.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 0.000512 512 225 600 26112 1.57674 0.821568 6.68736 42.6661 51.882 51.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 0.000256 2048 180 850 74304 7.05101 77.5209 209.336 293.952 294.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 0.000256 2048 150 400 74880 7.09427 37.0781 209.259 253.475 253.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.000256 1024 430 550 53760 6.08064 3.3672 26.5844 103.369 139.537 139.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 420 0.000512 2048 125 8650 13824 5.19165 3.41731 173.216 103.618 285.543 285.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 3.2e-05 4096 450 2200 520192 229.1 131.845 3305.87 3917.05 7584.16 7584.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 690 0.000512 2048 260 2550 17408 5.01178 3.35872 57.421 102.535 168.427 168.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1730 0.000512 512 50 250 37888 0.827392 2.62768 26.1652 29.6631 29.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 6.4e-05 4096 260 4450 258048 90.6497 55.5486 3186.09 1672.62 5005.05 5005.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 3.2e-05 512 420 250 540672 29.0241 13.3222 52.5821 418.142 513.281 513.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 0.000512 512 225 600 24576 1.53798 0.781728 5.8912 41.1276 49.465 49.5745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 0.000256 2048 180 850 74240 7.04416 68.9259 209.584 285.596 285.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 0.000256 2048 150 400 74752 7.04573 33.1899 209.337 249.619 249.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.000256 1024 430 550 55296 6.1407 3.41197 23.8712 104.956 138.511 138.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 420 0.000512 2048 125 8650 13312 5.15101 3.364 143.537 102.536 254.694 254.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 3.2e-05 4096 450 2200 519552 230.023 132.012 6910.69 3917.55 11190.6 11190.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 690 0.000512 2048 260 2550 19008 5.07418 3.46774 132.832 104.701 246.178 246.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1730 0.000512 512 50 250 38304 0.835584 5.63741 26.3213 32.8365 32.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 6.4e-05 4096 260 4450 260352 90.5635 55.6976 6839.99 1680.07 8666.46 8666.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 3.2e-05 512 420 250 548352 28.396 13.3543 108.889 417.633 568.482 568.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 0.000512 512 225 600 27072 1.55712 0.821888 13.0883 42.0803 57.6765 57.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 0.000256 2048 180 850 74448 7.05011 143.546 209.633 360.273 360.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 0.000256 2048 150 400 75096 7.06179 68.086 209.745 284.935 284.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.000256 1024 430 550 55296 6.11837 3.41606 48.9728 110.803 169.441 169.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 420 0.000512 2048 125 8650 14400 5.23859 3.47382 357.026 104.697 470.539 470.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 3.2e-05 4096 450 2200 519552 229.657 132.018 4905.04 3915.94 9182.94 9183.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 690 0.000512 2048 260 2550 18432 5.04198 3.44451 92.0666 104.104 204.758 204.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1730 0.000512 512 50 250 38160 0.830048 4.02432 26.2698 31.1665 31.2234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 6.4e-05 4096 260 4450 260352 90.3902 55.6361 4860.72 1690.53 6697.42 6697.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 3.2e-05 512 420 250 543744 28.1675 13.2028 77.4762 414.552 533.607 533.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 0.000512 512 225 600 26496 1.53834 0.811904 9.34736 41.5094 53.3361 53.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 0.000256 2048 180 850 74304 7.05126 102.322 209.415 318.831 318.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 0.000256 2048 150 400 75024 7.06541 48.7775 209.721 265.606 265.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.000256 1024 430 550 54144 6.10874 3.38106 34.4532 103.922 147.991 148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 420 0.000512 2048 125 8650 13824 5.21459 3.44269 244.428 104.106 357.287 357.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 3.2e-05 4096 450 2200 518400 230.848 132.185 4029.54 3916.62 8309.48 8309.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 690 0.000512 2048 260 2550 18144 4.99494 3.37744 76.2451 102.757 187.475 187.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1730 0.000512 512 50 250 38016 0.827776 3.23597 26.2217 30.3274 30.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 6.4e-05 4096 260 4450 259200 90.4651 55.6445 3997.52 1675.17 5818.94 5819.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 3.2e-05 512 420 250 539136 29.1429 13.353 64.0129 417.699 524.424 524.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 0.000512 512 225 600 25920 1.56477 0.813152 7.70445 42.8404 53.0489 53.1579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 0.000256 2048 180 850 74304 7.05894 84.9061 209.611 301.622 301.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 0.000256 2048 150 400 74952 7.0656 40.0835 209.725 256.916 256.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.000256 1024 430 550 55296 6.15187 3.41574 29.4513 104.795 143.939 144.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 420 0.000512 2048 125 8650 12960 5.1945 3.36899 189.793 102.756 301.217 301.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 3.2e-05 4096 450 2200 518400 230.277 132.066 3810.29 3923.86 8096.76 8096.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 690 0.000512 2048 260 2550 17280 5.03738 3.37958 67.7251 104.587 180.829 180.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1730 0.000512 512 50 250 38016 0.83328 3.12528 26.273 30.2745 30.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 6.4e-05 4096 260 4450 258048 90.42 55.5339 3735.68 1671.28 5553.07 5553.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 3.2e-05 512 420 250 534528 27.9369 13.0375 59.8388 408.514 509.539 509.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 0.000512 512 225 600 25344 1.51299 0.77824 7.04282 41.3896 50.8491 50.9583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 0.000256 2048 180 850 74016 7.02259 80.2413 209.057 296.364 296.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 0.000256 2048 150 400 74880 7.0568 38.2959 209.752 255.149 255.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.000256 1024 430 550 52992 6.03894 3.3416 27.0108 102.58 139.098 139.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 420 0.000512 2048 125 8650 12672 5.19747 3.38349 175.326 102.958 286.96 287.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 3.2e-05 4096 450 2200 515520 231.412 132.19 3466.84 3915.86 7746.59 7746.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 690 0.000512 2048 260 2550 17280 4.9687 3.316 64.351 101.616 174.356 174.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1730 0.000512 512 50 250 37800 0.827968 2.88768 26.1781 29.9367 29.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 6.4e-05 4096 260 4450 259200 90.4826 55.6723 3444.66 1671.88 5262.84 5262.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 3.2e-05 512 420 250 529920 29.8773 13.3577 54.9968 417.88 516.323 516.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 0.000512 512 225 600 25920 1.5423 0.801664 6.79264 41.4992 50.7625 50.8723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 0.000256 2048 180 850 74160 7.04752 73.7701 209.663 290.524 290.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 0.000256 2048 150 400 74520 7.02547 35.4509 208.996 251.515 251.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.000256 1024 430 550 54720 6.18672 3.42179 25.7007 105.006 140.446 140.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 420 0.000512 2048 125 8650 12960 5.12698 3.32186 166.906 101.615 277.069 277.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 3.2e-05 4096 450 2200 520320 229.013 131.881 6688.48 3914.28 10963.9 10964.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 690 0.000512 2048 260 2550 18560 5.04186 3.44131 126.767 104.297 239.647 239.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1730 0.000512 512 50 250 38240 0.831584 5.45725 26.282 32.6146 32.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 6.4e-05 4096 260 4450 260480 90.3971 55.6799 6607.1 1696.38 8449.69 8449.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 3.2e-05 512 420 250 547840 28.6564 13.3755 106.458 419.361 568.066 568.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 0.000512 512 225 600 26880 1.54675 0.815808 12.6148 42.1462 57.2567 57.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 0.000256 2048 180 850 74480 7.11475 139.967 212.405 359.532 359.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 0.000256 2048 150 400 75040 7.05331 66.365 209.619 283.079 283.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.000256 1024 430 550 55040 6.08387 3.39075 47.4483 104.191 161.243 161.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 420 0.000512 2048 125 8650 14080 5.20701 3.44749 340.046 104.29 453.097 453.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 3.2e-05 4096 450 2200 519680 229.567 131.954 4581.19 3914.94 8857.93 8858.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 690 0.000512 2048 260 2550 17920 5.02349 3.41213 84.1172 103.556 196.211 196.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1730 0.000512 512 50 250 38080 0.82784 3.72442 26.2311 30.824 30.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 6.4e-05 4096 260 4450 259840 90.5438 55.5884 4516.71 1675.96 6338.93 6339.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 3.2e-05 512 420 250 542720 29.0388 13.8015 72.3399 419.037 534.43 534.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 0.000512 512 225 600 26880 1.55299 0.820864 8.67696 42.1765 53.3527 53.4612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 0.000256 2048 180 850 74400 7.08403 96.2123 209.547 312.887 312.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 0.000256 2048 150 400 74880 7.06326 45.9549 209.211 262.269 262.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.000256 1024 430 550 53760 6.07965 3.36896 32.1114 103.346 145.03 145.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 420 0.000512 2048 125 8650 13440 5.19165 3.41219 223.121 103.553 335.38 335.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 3.2e-05 4096 450 2200 518400 230.195 132.135 3933.67 3916.8 8213.07 8213.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 690 0.000512 2048 260 2550 18240 5.02445 3.41811 74.0663 103.773 186.382 186.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1730 0.000512 512 50 250 37920 0.82944 3.20611 26.1523 30.2309 30.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 6.4e-05 4096 260 4450 259200 90.1912 55.5954 3897.11 1673 5716.03 5716.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 3.2e-05 512 420 250 537600 28.3391 13.1521 61.8385 412.25 515.794 515.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 0.000512 512 225 600 26880 1.55888 0.822624 7.6673 42.7114 52.8874 52.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 0.000256 2048 180 850 74160 7.03744 81.8754 213.099 302.057 302.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 0.000256 2048 150 400 74880 7.20634 38.8287 209.441 255.517 255.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.000256 1024 430 550 53760 6.09226 3.37818 27.7708 103.461 140.828 140.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 420 0.000512 2048 125 8650 13440 5.21322 3.41958 191.57 103.77 304.075 304.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1550 3.2e-05 4096 450 2200 519680 229.969 132.013 3595.98 3916.83 7875.07 7875.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 690 0.000512 2048 260 2550 17920 5.04531 3.436 67.924 103.987 180.492 180.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1730 0.000512 512 50 250 37760 0.827616 2.95843 26.1001 29.9296 29.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 6.4e-05 4096 260 4450 256000 90.2754 55.2969 3503.7 1663.17 5312.58 5312.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 3.2e-05 512 420 250 532480 28.7156 13.1306 56.7923 412.304 511.153 511.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 0.000512 512 225 600 25600 1.59539 0.823296 6.80218 42.7586 52.1111 52.2176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 0.000256 2048 180 850 74240 7.0559 75.8583 209.572 292.531 292.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 0.000256 2048 150 400 74560 7.03171 36.225 208.793 252.092 252.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.000256 1024 430 550 53760 6.09926 3.37264 25.9929 103.564 139.159 139.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 420 0.000512 2048 125 8650 12800 5.26096 3.43517 169.841 103.988 282.627 282.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 3.2e-05 4096 450 2200 518400 230.457 132.174 3458.56 3920.55 7742.02 7742.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 690 0.000512 2048 260 2550 17600 5.072 3.44592 62.701 105.523 176.836 176.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1730 0.000512 512 50 250 37600 0.825408 2.7689 26.0648 29.7013 29.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 6.4e-05 4096 260 4450 256000 91.0197 55.4967 3389.02 1668.23 5203.9 5204.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 3.2e-05 512 420 250 537600 28.3534 13.1482 54.7108 412.656 509.082 509.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 0.000512 512 225 600 25600 1.59728 0.827328 6.99782 42.8298 52.3777 52.4846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 0.000256 2048 180 850 74000 7.09222 73.0399 209.282 289.457 289.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 0.000256 2048 150 400 74400 7.07379 34.4392 208.735 250.29 250.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.000256 1024 430 550 54400 6.08102 3.37763 24.545 103.745 137.88 137.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 420 0.000512 2048 125 8650 12800 5.26717 3.45094 163.652 104.274 276.747 276.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1550 3.2e-05 4096 450 2220 519424 230.02 132.035 5973.26 3919.39 10255 10255.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 690 0.000512 2048 260 2580 18944 5.05744 3.46598 104.354 104.586 217.569 217.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1730 0.000512 512 50 240 38368 0.83168 4.08198 26.3025 31.2593 31.3187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 6.4e-05 4096 260 4440 261888 89.9923 55.5884 5342.85 1680.05 7168.63 7168.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 3.2e-05 512 420 300 536576 29.7375 13.358 172.393 418.975 634.68 634.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 0.000512 512 225 600 26368 1.58704 0.831392 9.69338 43.3381 55.5824 55.6919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 0.000256 2048 180 840 74592 7.0761 110.788 209.623 327.533 327.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 0.000256 2048 150 420 75008 7.07315 56.6288 209.622 273.367 273.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.000256 1024 430 540 57344 6.05245 3.41811 56.0065 104.898 170.508 170.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 420 0.000512 2048 125 8640 14464 5.21958 3.47085 279.44 104.587 392.826 392.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1550 3.2e-05 4096 450 2220 519168 230.516 131.999 4267.17 3919.61 8549.57 8549.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 690 0.000512 2048 260 2580 18944 5.06477 3.47114 68.8419 104.744 182.225 182.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1730 0.000512 512 50 240 38336 0.834432 2.75046 26.3172 29.945 30.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 6.4e-05 4096 260 4440 261632 90.1213 55.6067 3472.87 1676.7 5295.44 5295.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1850 3.2e-05 512 420 300 532480 29.8916 13.3282 170.526 417.923 631.876 632.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 0.000512 512 225 600 26112 1.59539 0.831744 6.39424 44.2489 53.2 53.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 0.000256 2048 180 840 74560 7.06813 72.6902 209.775 289.577 289.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1880 0.000256 2048 150 420 74944 7.05757 98.5907 209.684 315.376 315.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.000256 1024 430 540 56832 6.06627 3.40787 51.5541 104.675 165.831 165.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 420 0.000512 2048 125 8640 14336 5.23008 3.46701 180.987 104.753 294.539 294.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1550 3.2e-05 4096 450 2220 518400 231.211 132.044 9750.31 3925.45 14039.3 14039.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 690 0.000512 2048 260 2580 18816 5.04362 3.46096 55.7591 104.505 168.866 168.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1730 0.000512 512 50 240 38304 0.834624 2.28966 26.6823 29.8527 29.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 6.4e-05 4096 260 4440 261120 89.9913 55.5834 2817.4 1674.48 4637.59 4637.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1850 3.2e-05 512 420 300 528384 29.8924 13.2782 170.202 416.63 630.221 630.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 0.000512 512 225 600 25344 1.58733 0.817152 5.21168 44.0876 51.8289 51.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 0.000256 2048 180 840 74496 7.05581 59.2157 209.713 276.028 276.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1880 0.000256 2048 150 420 74880 7.05094 98.3135 209.713 315.123 315.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 0.000256 1024 430 540 56832 6.03347 3.40096 51.4002 104.391 165.357 165.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 420 0.000512 2048 125 8640 14208 5.21638 3.45907 146.274 104.506 259.556 259.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1550 3.2e-05 4096 450 2220 519168 231.466 132.074 9752.84 3920.94 14037.6 14037.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 690 0.000512 2048 260 2580 18944 5.07741 3.4816 48.8225 104.933 162.416 162.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1730 0.000512 512 50 240 38272 0.834656 1.98387 26.317 29.1774 29.2351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 6.4e-05 4096 260 4440 261120 90.2004 55.5959 2453.67 1677.44 4277.04 4277.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1850 3.2e-05 512 420 300 532480 29.9372 13.3237 171.022 418.022 632.518 632.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 860 0.000512 512 225 600 25600 1.60842 0.833824 4.67277 44.455 51.7027 51.8135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 0.000256 2048 180 840 74496 7.09222 51.1857 209.798 268.119 268.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1880 0.000256 2048 150 420 74880 7.04765 98.263 209.71 315.065 315.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1280 0.000256 1024 430 540 56320 6.10118 3.40784 62.1871 104.774 176.602 176.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 420 0.000512 2048 125 8640 14336 5.24442 3.48365 127.772 104.934 241.551 241.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 3.2e-05 4096 450 2220 519360 231.124 132.32 8026.39 3937.13 12327.3 12327.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 690 0.000512 2048 260 2580 18880 5.0712 3.46333 143.784 104.538 256.958 257.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1730 0.000512 512 50 240 38360 0.834592 5.58266 26.3054 32.7674 32.8245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 6.4e-05 4096 260 4440 261760 90.3366 55.7136 7281.36 1695.01 9122.58 9122.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 3.2e-05 512 420 300 535040 29.7213 13.384 148.599 419.05 610.973 611.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 0.000512 512 225 600 26240 1.58106 0.829312 13.1551 43.6015 59.2933 59.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 0.000256 2048 180 840 74560 7.06102 153.319 209.592 370.018 370.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 0.000256 2048 150 420 75000 7.1232 77.4392 209.654 294.26 294.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.000256 1024 430 540 57280 6.05942 3.4304 53.6455 104.926 168.187 168.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 420 0.000512 2048 125 8640 14400 5.23312 3.47232 382.484 104.538 495.829 495.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 3.2e-05 4096 450 2220 519040 230.377 132.177 5416.88 3922.95 9702.67 9702.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 690 0.000512 2048 260 2580 18560 5.0384 3.44576 88.2791 104.299 201.163 201.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1730 0.000512 512 50 240 38320 0.832896 3.64643 26.3208 30.8421 30.8981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 6.4e-05 4096 260 4440 261760 90.0869 55.679 4529.83 1681.95 6357.68 6357.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 3.2e-05 512 420 300 532480 29.8646 13.3734 106.109 421.542 571.106 571.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 0.000512 512 225 600 25600 1.58365 0.817536 8.33446 42.1492 53.0102 53.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 0.000256 2048 180 840 74480 7.05946 95.1413 209.654 311.897 311.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 0.000256 2048 150 420 74960 7.07181 48.0425 209.819 264.977 265.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.000256 1024 430 540 56320 6.01101 3.38698 32.6445 104.2 146.371 146.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 420 0.000512 2048 125 8640 14080 5.20573 3.45088 233.063 104.496 346.321 346.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1550 3.2e-05 4096 450 2220 518400 230.951 132.183 4891.47 3920.81 9175.7 9175.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 690 0.000512 2048 260 2580 18720 5.08957 3.46931 73.1135 104.907 186.679 186.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1730 0.000512 512 50 240 38280 0.833536 2.93962 26.3198 30.1365 30.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 6.4e-05 4096 260 4440 261120 90.3994 55.7339 3700.4 1677.54 5524.22 5524.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 3.2e-05 512 420 300 529920 29.8693 13.353 90.2324 422.537 556.207 556.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 0.000512 512 225 600 25920 1.58115 0.818112 6.97146 42.0901 51.5871 51.7027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 0.000256 2048 180 840 74400 7.09309 77.8695 209.55 294.556 294.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 0.000256 2048 150 420 74880 7.05536 39.6206 209.722 256.442 256.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.000256 1024 430 540 56640 6.06986 3.41645 26.9747 104.689 141.28 141.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 420 0.000512 2048 125 8640 14400 5.24723 3.47341 195.412 104.837 309.075 309.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1550 3.2e-05 4096 450 2220 518400 230.628 132.184 4363.48 3921.12 8647.71 8647.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 690 0.000512 2048 260 2580 17920 5.02006 3.41402 59.7973 106.852 175.182 175.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1730 0.000512 512 50 240 38240 0.833536 2.62963 26.293 29.7983 29.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 6.4e-05 4096 260 4440 261120 90.0736 55.5831 3133.79 1675.81 4955.4 4955.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 3.2e-05 512 420 300 532480 29.8777 13.3532 229.503 418.963 691.911 692.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 0.000512 512 225 600 25600 1.58419 0.8192 5.88042 42.4291 50.8466 50.9583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 0.000256 2048 180 840 74400 7.04922 65.9886 209.398 282.479 282.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 0.000256 2048 150 420 74880 7.0673 33.6877 209.57 250.367 250.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.000256 1024 430 540 55040 6.00598 3.36691 64.5368 103.323 177.362 177.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 420 0.000512 2048 125 8640 13440 5.19238 3.41402 154.064 103.529 266.3 266.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 3.2e-05 4096 450 2220 519168 230.491 132.217 6866.34 3919.7 11149 11149.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 690 0.000512 2048 260 2580 19008 5.07014 3.47379 132.684 104.8 246.13 246.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1730 0.000512 512 50 240 38352 0.831136 5.12765 26.2984 32.2982 32.3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 6.4e-05 4096 260 4440 261888 90.0693 55.6444 6699.3 1679.02 8524.18 8524.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 3.2e-05 512 420 300 534528 29.6212 13.3656 123.181 418.295 584.674 584.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 0.000512 512 225 600 26112 1.58035 0.825344 11.9407 42.2802 56.7497 56.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 0.000256 2048 180 840 74544 7.07789 140.245 209.539 356.906 356.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 0.000256 2048 150 420 74976 7.05757 70.5879 209.581 287.271 287.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.000256 1024 430 540 57216 6.02944 3.4144 49.0812 104.743 163.398 163.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 420 0.000512 2048 125 8640 14400 5.23866 3.47136 351.337 105.617 465.766 465.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 3.2e-05 4096 450 2220 518400 230.165 132.086 4296.59 3922.42 8581.56 8581.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 690 0.000512 2048 260 2580 18816 5.03898 3.45498 82.7224 104.516 195.836 195.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1730 0.000512 512 50 240 38304 0.831872 3.44698 26.3209 30.6438 30.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 6.4e-05 4096 260 4440 261120 89.9849 55.585 4189.28 1674.56 6009.55 6009.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 3.2e-05 512 420 300 528384 29.6656 13.2771 81.404 416.672 541.234 541.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 0.000512 512 225 600 25344 1.5816 0.8192 7.78298 41.9315 52.2429 52.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 0.000256 2048 180 840 74496 7.05536 88.1895 209.737 305.028 305.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 0.000256 2048 150 420 74880 7.05136 44.6108 209.655 261.36 261.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.000256 1024 430 540 56832 5.9968 3.39763 30.9681 104.393 144.879 144.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 420 0.000512 2048 125 8640 14208 5.21453 3.45738 218.153 104.512 331.438 331.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 3.2e-05 4096 450 2220 518400 230.709 132.215 4236.21 3922.82 8522.24 8522.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 690 0.000512 2048 260 2580 18432 5.03974 3.43837 67.2976 104.13 180.004 180.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1730 0.000512 512 50 240 38160 0.832576 2.79142 26.2541 29.9212 29.9786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 6.4e-05 4096 260 4440 261504 90.0972 55.6503 3458.08 1676.86 5280.83 5280.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 3.2e-05 512 420 300 525312 29.6127 13.2035 68.1864 414.654 525.872 526.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 0.000512 512 225 600 25344 1.56973 0.808096 6.44909 41.515 50.468 50.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 0.000256 2048 180 840 74448 7.06397 72.8247 209.74 289.673 289.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 0.000256 2048 150 420 74880 7.14685 36.6631 209.779 253.631 253.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.000256 1024 430 540 56448 5.97786 3.3847 25.3506 103.947 138.791 138.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 420 0.000512 2048 125 8640 13824 5.2105 3.44118 174.858 104.131 287.745 287.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 3.2e-05 4096 450 2220 517632 230.278 131.937 3910.97 3916.25 8189.7 8189.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 690 0.000512 2048 260 2580 18432 5.01165 3.41779 60.5145 103.645 172.687 172.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1730 0.000512 512 50 240 38208 0.832288 2.48832 26.2994 29.6647 29.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 6.4e-05 4096 260 4440 261120 90.0756 55.6121 3112.74 1676.97 4935.53 4935.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 3.2e-05 512 420 300 516096 29.9906 13.1257 76.1134 412.218 531.67 531.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 0.000512 512 225 600 24576 1.60694 0.821248 5.61674 41.8938 50.0635 50.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 0.000256 2048 180 840 74304 7.07302 65.4547 209.29 281.861 281.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 0.000256 2048 150 420 74688 7.10214 33.5354 209.187 249.866 249.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.000256 1024 430 540 55296 5.99904 3.36896 22.9734 103.396 135.865 135.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 420 0.000512 2048 125 8640 13824 5.19405 3.41808 157.722 103.642 270.075 270.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1550 3.2e-05 4096 450 2220 518400 230.238 132.112 3765.45 3916.3 8044.38 8044.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 690 0.000512 2048 260 2580 18240 5.0344 3.41789 52.7846 103.754 165.092 165.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1730 0.000512 512 50 240 38160 0.833536 2.25674 26.2939 29.4271 29.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 6.4e-05 4096 260 4440 259200 90.2434 55.5969 2682.07 1672.71 4500.75 4500.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 3.2e-05 512 420 300 522240 29.5374 13.1431 69.3008 412.193 524.391 524.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 0.000512 512 225 600 24960 1.60547 0.82112 5.19891 43.007 50.7607 50.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 0.000256 2048 180 840 74160 7.04925 56.6774 208.992 272.762 272.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 0.000256 2048 150 420 74640 7.04253 29.1103 209.16 245.354 245.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.000256 1024 430 540 55680 5.98714 3.37478 19.5767 103.453 132.519 132.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 420 0.000512 2048 125 8640 13440 5.21773 3.41952 131.145 103.755 243.638 243.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 3.2e-05 4096 450 2220 518784 231.282 132.375 6565.41 3921.3 10850.6 10850.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 690 0.000512 2048 260 2580 18816 5.09552 3.47645 125.979 104.925 239.572 239.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1730 0.000512 512 50 240 38360 0.832704 5.06915 26.3347 32.2795 32.3365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 6.4e-05 4096 260 4440 261632 90.3531 55.7056 6392.71 1678.68 8217.6 8217.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 3.2e-05 512 420 300 534016 29.7431 13.3755 121.412 418.708 583.446 583.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 0.000512 512 225 600 26432 1.58963 0.833536 11.8848 42.439 56.8752 56.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 0.000256 2048 180 840 74536 7.10016 134.257 209.734 351.134 351.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 0.000256 2048 150 420 74984 7.06554 67.6106 209.818 284.538 284.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.000256 1024 430 540 57344 6.04493 3.41642 46.7745 104.856 161.222 161.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 420 0.000512 2048 125 8640 14560 5.24563 3.47955 339.318 104.926 453.069 453.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 3.2e-05 4096 450 2220 518784 230.645 132.208 4176.33 3937.58 8477.04 8477.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 690 0.000512 2048 260 2580 18368 5.02781 3.41987 78.7834 103.774 191.109 191.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1730 0.000512 512 50 240 38304 0.833664 3.32333 26.3093 30.5094 30.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 6.4e-05 4096 260 4440 260736 90.1343 55.6589 4037.34 1673.11 5856.38 5856.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 3.2e-05 512 420 300 530432 29.975 17.8523 77.7449 418.36 544.141 544.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 0.000512 512 225 600 25984 1.57901 0.821248 7.78278 43.21 53.5205 53.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 0.000256 2048 180 840 74480 7.07302 84.9789 209.543 301.639 301.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 0.000256 2048 150 420 74928 7.06355 43.1171 209.628 259.852 259.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.000256 1024 430 540 57344 6.02995 3.41174 30.1196 104.837 144.524 144.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 420 0.000512 2048 125 8640 13888 5.1935 3.42221 205.817 103.777 318.314 318.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 3.2e-05 4096 450 2220 517440 231.291 132.262 3504.39 3916.74 7784.95 7785.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 690 0.000512 2048 260 2580 18144 5.02374 3.39866 64.875 103.337 176.739 176.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1730 0.000512 512 50 240 38136 0.829504 2.80758 26.237 29.9179 29.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 6.4e-05 4096 260 4440 260736 90.4228 55.7239 3406.67 1673.66 5226.61 5226.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 3.2e-05 512 420 300 526848 30.2469 13.3804 65.8974 418.448 528.182 528.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 0.000512 512 225 600 24192 1.5807 0.800128 6.21926 42.6523 51.3791 51.4888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 0.000256 2048 180 840 74424 7.05392 71.9341 209.575 288.606 288.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 0.000256 2048 150 420 74760 7.04717 36.5007 209.55 253.14 253.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.000256 1024 430 540 56448 6.09942 3.4263 25.4932 104.92 140.07 140.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 420 0.000512 2048 125 8640 13440 5.20112 3.40582 167.853 103.336 279.894 279.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 3.2e-05 4096 450 2220 517888 229.862 131.937 3087.85 3918.18 7368.1 7368.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 690 0.000512 2048 260 2580 17920 5.05421 3.4408 56.461 104.172 169.231 169.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1730 0.000512 512 50 240 38080 0.830336 2.33738 26.2611 29.4727 29.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 6.4e-05 4096 260 4440 259840 90.2452 55.6022 2982.52 1675.23 4803.73 4803.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 3.2e-05 512 420 300 516096 30.1719 13.1789 56.5468 414.002 514.114 514.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 0.000512 512 225 600 25088 1.55718 0.800736 5.80563 42.3272 50.6191 50.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 0.000256 2048 180 840 74368 7.05094 63.157 209.736 279.987 280.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 0.000256 2048 150 420 74816 7.05741 32.3825 209.818 249.299 249.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.000256 1024 430 540 55552 6.01462 3.38051 21.7788 103.881 135.186 135.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 420 0.000512 2048 125 8640 13440 5.23619 3.44246 144.842 104.169 257.79 257.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 3.2e-05 4096 450 2220 515200 232.751 132.589 3416.08 3922.36 7704.05 7704.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 690 0.000512 2048 260 2580 17920 5.03363 3.38534 50.823 103.034 162.375 162.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1730 0.000512 512 50 240 38080 0.82944 2.06029 26.2801 29.2124 29.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 6.4e-05 4096 260 4440 259840 90.4696 55.6916 2635.57 1671.79 4453.66 4453.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 3.2e-05 512 420 300 519680 29.2578 13.0774 68.5105 409.102 520.164 520.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 0.000512 512 225 600 24640 1.60342 0.816128 4.92947 42.4533 49.9292 50.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 0.000256 2048 180 840 74200 7.07658 55.5657 209.263 271.949 272.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 0.000256 2048 150 420 74760 7.0697 28.9198 209.648 245.68 245.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.000256 1024 430 540 53760 6.04506 3.34867 19.0912 102.67 131.284 131.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 420 0.000512 2048 125 8640 13440 5.19859 3.39328 129.477 103.034 241.204 241.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 3.2e-05 4096 450 2220 519168 230.221 132.06 6251.39 3920.15 10534.1 10534.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 690 0.000512 2048 260 2580 18944 5.06531 3.4681 119.195 108.094 235.924 236.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1730 0.000512 512 50 240 38336 0.831488 4.87603 26.3203 32.0704 32.1248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 6.4e-05 4096 260 4440 261632 90.0899 55.6023 6014.95 1676.91 7837.69 7837.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 3.2e-05 512 420 300 532480 29.6873 13.3312 116.903 417.969 578.108 578.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 0.000512 512 225 600 26112 1.58611 0.830336 11.2081 43.4138 57.1652 57.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 0.000256 2048 180 840 74560 7.07901 127.792 209.795 344.71 344.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 0.000256 2048 150 420 74944 7.08464 64.4154 209.708 281.254 281.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.000256 1024 430 540 56832 6.03654 3.40624 44.4169 104.683 158.671 158.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 420 0.000512 2048 125 8640 14336 5.22637 3.4673 303.064 104.76 416.619 416.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 3.2e-05 4096 450 2220 519168 230.311 132.085 4279.53 3921.62 8563.83 8564.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 690 0.000512 2048 260 2580 18944 5.07325 3.48486 81.1234 104.944 194.729 194.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1730 0.000512 512 50 240 38272 0.831712 3.31571 26.3284 30.5194 30.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 6.4e-05 4096 260 4440 261120 90.173 55.5929 4100.51 1677.57 5924 5924.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 3.2e-05 512 420 300 532480 29.7031 13.3346 79.1881 418.062 540.501 540.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 0.000512 512 225 600 25600 1.60506 0.833536 7.64682 42.4097 52.6207 52.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 0.000256 2048 180 840 74496 7.07837 87.1813 209.824 304.128 304.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 0.000256 2048 150 420 74880 7.05536 44.3625 209.74 261.203 261.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.000256 1024 430 540 56320 6.06765 3.41203 30.2986 104.787 144.698 144.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 420 0.000512 2048 125 8640 14336 5.23674 3.47885 202.767 104.942 316.526 316.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 3.2e-05 4096 450 2220 517632 230.257 131.936 3532.46 3919.17 7814.1 7814.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 690 0.000512 2048 260 2580 18432 5.01347 3.41779 65.6422 103.743 177.916 178.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1730 0.000512 512 50 240 38208 0.831872 2.75168 26.3206 29.948 30.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 6.4e-05 4096 260 4440 261120 90.0692 55.595 3401.11 1675.06 5221.98 5222.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 3.2e-05 512 420 300 516096 29.9987 13.128 63.8331 412.604 519.776 519.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 0.000512 512 225 600 24576 1.60704 0.821248 6.10736 42.7001 51.3621 51.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 0.000256 2048 180 840 74304 7.04717 72.3299 209.484 288.903 288.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 0.000256 2048 150 420 74688 7.05322 37.1423 209.389 253.628 253.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.000256 1024 430 540 55296 6.00054 3.36774 25.4457 103.488 138.428 138.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 420 0.000512 2048 125 8640 13824 5.19408 3.42378 161.842 103.741 274.3 274.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 3.2e-05 4096 450 2220 518144 231.051 132.208 3279.46 3927.66 7570.65 7570.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 690 0.000512 2048 260 2580 17408 5.00483 3.36298 57.2092 102.528 168.205 168.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1730 0.000512 512 50 240 38144 0.832512 2.51901 26.3199 29.7159 29.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 6.4e-05 4096 260 4440 260096 90.0437 55.5448 3108.44 1672.49 4926.65 4926.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 3.2e-05 512 420 300 524288 30.2847 13.3304 60.2039 418.11 522.143 522.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 0.000512 512 225 600 22528 1.58445 0.780512 5.22429 41.1274 48.8455 48.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 0.000256 2048 180 840 74240 7.04922 66.7771 209.455 283.323 283.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 0.000256 2048 150 420 74752 7.05299 34.7218 209.715 251.532 251.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.000256 1024 430 540 55296 6.14589 3.41168 23.015 104.953 137.653 137.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 420 0.000512 2048 125 8640 13312 5.15597 3.36362 138.21 102.529 249.359 249.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 3.2e-05 4096 450 2220 517120 232.103 132.68 2985.34 3930.47 7280.87 7281.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 690 0.000512 2048 260 2580 17920 5.05779 3.43654 54.7233 103.986 167.313 167.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1730 0.000512 512 50 240 38080 0.833696 2.2528 26.2951 29.427 29.4846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 6.4e-05 4096 260 4440 258560 89.702 55.3144 2822.33 1665.46 4632.95 4633.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 3.2e-05 512 420 300 512000 30.3235 13.1302 53.8685 415.521 513.049 513.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 0.000512 512 225 600 25600 1.59434 0.825472 5.6457 41.7015 49.8984 50.0101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 0.000256 2048 180 840 74240 7.05453 61.1844 209.452 277.733 277.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 0.000256 2048 150 420 74560 7.04704 30.9058 209.19 247.185 247.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.000256 1024 430 540 53760 6.10074 3.37677 21.0982 103.564 134.272 134.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 420 0.000512 2048 125 8640 12800 5.26048 3.43578 120.414 103.987 233.194 233.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1550 3.2e-05 4096 450 2240 516608 232.557 132.699 5888.02 3936.72 10190.3 10190.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 690 0.000512 2048 260 2560 18688 5.06723 3.46733 101.01 104.688 214.335 214.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1730 0.000512 512 50 256 38336 0.83216 4.31584 26.3289 31.5207 31.5793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 6.4e-05 4096 260 4480 261120 90.1245 55.573 5276.3 1676.96 7099.1 7099.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 3.2e-05 512 420 256 530432 30.2706 13.357 149.937 419.379 613.163 613.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 0.000512 512 225 640 25600 1.59824 0.832608 9.87491 43.448 55.885 56.0005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 0.000256 2048 180 832 74624 7.06653 108.255 212.157 327.526 327.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 0.000256 2048 150 448 74784 7.18451 59.2545 209.77 276.252 276.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.000256 1024 430 576 56064 6.12291 3.42211 56.9659 105.005 171.645 171.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 420 0.000512 2048 125 8640 14592 5.21312 3.46186 277.788 104.687 391.258 391.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1550 3.2e-05 4096 450 2240 516096 233.245 132.835 4171.34 3937.1 8474.81 8475.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 690 0.000512 2048 260 2560 18688 5.07421 3.46502 65.4182 104.768 178.824 178.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1730 0.000512 512 50 256 38272 0.83088 2.84032 26.3113 30.026 30.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 6.4e-05 4096 260 4480 261120 90.1701 55.6029 3382.35 1679.2 5207.46 5207.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1850 3.2e-05 512 420 256 528384 30.2433 13.3274 149.527 418.028 611.344 611.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 0.000512 512 225 640 25600 1.60346 0.829888 6.53917 43.2676 52.3724 52.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 0.000256 2048 180 832 74560 7.08461 69.7027 209.724 286.554 286.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1880 0.000256 2048 150 448 74752 7.07101 100.727 209.764 317.603 317.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.000256 1024 430 576 55808 6.11597 3.40749 53.2257 104.697 167.574 167.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 420 0.000512 2048 125 8640 14592 5.22038 3.46397 178.254 104.771 291.813 291.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1550 3.2e-05 4096 450 2240 516096 233.229 132.684 9586.89 3934.38 13887.5 13887.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 690 0.000512 2048 260 2560 18432 5.04883 3.45702 53.6646 104.488 166.757 166.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1730 0.000512 512 50 256 38208 0.83216 2.39158 26.278 29.5435 29.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 6.4e-05 4096 260 4480 260352 90.0253 55.5889 2794.23 1674.3 4614.29 4614.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1850 3.2e-05 512 420 256 522240 30.328 13.2754 148.489 416.59 608.9 609.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 0.000512 512 225 640 24576 1.60429 0.819008 5.33482 43.0731 50.9636 51.0689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 0.000256 2048 180 832 74496 7.06355 57.9195 209.601 274.627 274.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1880 0.000256 2048 150 448 74688 7.05133 100.77 209.636 317.502 317.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.000256 1024 430 576 55296 6.11594 3.40182 51.6975 104.376 165.721 165.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 420 0.000512 2048 125 8640 14208 5.21878 3.46 144.559 104.495 257.835 257.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1550 3.2e-05 4096 450 2240 516096 233.978 132.862 9581.41 3938.71 13887.3 13887.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 690 0.000512 2048 260 2560 18432 5.08941 3.4816 46.3226 104.932 159.928 160.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1730 0.000512 512 50 256 38144 0.831488 2.07258 26.2685 29.214 29.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 6.4e-05 4096 260 4480 261120 90.2303 55.5971 2427.55 1680.48 4253.99 4254.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1850 3.2e-05 512 420 256 524288 30.498 13.3277 148.502 418.083 610.63 610.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 860 0.000512 512 225 640 25600 1.60915 0.83344 4.89146 43.3003 50.7625 50.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 0.000256 2048 180 832 74496 7.06144 50.1821 209.71 266.997 267.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1880 0.000256 2048 150 448 74624 7.05741 101.024 209.576 317.701 317.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1280 0.000256 1024 430 576 55296 6.15875 3.40669 62.8078 104.777 177.277 177.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 420 0.000512 2048 125 8640 14336 5.25034 3.48237 126.01 111.479 246.324 246.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 3.2e-05 4096 450 2240 516800 233.449 132.975 7720.77 3955.68 12043.2 12043.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 690 0.000512 2048 260 2560 18720 5.07104 3.46874 136.558 104.626 249.822 249.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1730 0.000512 512 50 256 38320 0.833632 5.72019 26.3244 32.9219 32.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 6.4e-05 4096 260 4480 261120 90.4329 55.7076 7056.99 1677.09 8880.36 8880.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 3.2e-05 512 420 256 529920 30.1462 13.3824 130.982 419.369 594.096 594.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 0.000512 512 225 640 25280 1.6016 0.82944 12.9753 42.5621 58.096 58.2083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 0.000256 2048 180 832 74600 7.12467 146.16 209.774 363.102 363.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 0.000256 2048 150 448 74760 7.13728 79.0323 209.727 295.939 295.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.000256 1024 430 576 56000 6.1295 3.42733 53.4682 105.007 168.158 168.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 420 0.000512 2048 125 8640 14560 5.22826 3.46938 372.361 104.622 485.782 485.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 3.2e-05 4096 450 2240 516480 232.77 132.777 5083.85 3934.42 9384.08 9384.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 690 0.000512 2048 260 2560 18560 5.03949 3.44576 82.8406 104.277 195.701 195.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1730 0.000512 512 50 256 38240 0.830496 3.7216 26.2897 30.8844 30.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 6.4e-05 4096 260 4480 261120 90.2203 55.6662 4283.46 1676.86 6106.37 6106.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 3.2e-05 512 420 256 527360 30.2577 13.3717 94.9948 419.315 558.158 558.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 0.000512 512 225 640 24960 1.59341 0.817152 8.26182 42.1352 52.9337 53.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 0.000256 2048 180 832 74560 7.0801 89.262 209.727 306.111 306.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1880 0.000256 2048 150 448 74720 7.05488 48.3718 209.68 265.15 265.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.000256 1024 430 576 55040 6.08048 3.38717 32.5314 104.179 146.306 146.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 420 0.000512 2048 125 8640 14400 5.19834 3.44883 225.535 104.274 338.557 338.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1550 3.2e-05 4096 450 2240 515520 233.491 132.883 4674.45 3930.26 8971.36 8971.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 690 0.000512 2048 260 2560 18720 5.09178 3.47549 69.378 104.866 182.912 183.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1730 0.000512 512 50 256 38160 0.830976 2.98598 26.2455 30.1047 30.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 6.4e-05 4096 260 4480 260160 90.5603 55.7029 3545.16 1674.09 5365.65 5365.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 3.2e-05 512 420 256 522240 30.4373 13.3489 79.9414 417.403 541.341 541.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 0.000512 512 225 640 24960 1.60106 0.81952 6.92166 42.0014 51.4718 51.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 0.000256 2048 180 832 74520 7.07994 73.6426 209.568 290.334 290.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 0.000256 2048 150 448 74640 7.06163 40.2084 209.412 256.727 256.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.000256 1024 430 576 55680 6.11629 3.41757 27.0499 104.582 141.295 141.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 420 0.000512 2048 125 8640 14400 5.24739 3.47133 186.229 104.737 299.789 299.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1550 3.2e-05 4096 450 2240 515840 232.801 133.002 4174.89 3958.81 8499.78 8500.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 690 0.000512 2048 260 2560 17920 5.01594 3.41331 57.4782 103.657 169.664 169.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1730 0.000512 512 50 256 38080 0.831744 2.57331 26.2444 29.693 29.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 6.4e-05 4096 260 4480 261120 90.0696 55.5965 3052.7 1677.67 4876.17 4876.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 3.2e-05 512 420 256 522240 30.6218 13.3508 195.483 419.469 659.136 659.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 0.000512 512 225 640 24320 1.612 0.8192 5.90381 42.4673 50.931 51.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 0.000256 2048 180 832 74400 7.06765 63.1624 209.562 279.835 279.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 0.000256 2048 150 448 74560 7.06355 34.3518 209.511 250.969 251.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.000256 1024 430 576 53760 6.08384 3.36982 64.821 103.455 177.855 177.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 420 0.000512 2048 125 8640 14080 5.16563 3.40957 156.564 103.653 268.899 268.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1550 3.2e-05 4096 450 2240 515200 234.032 133.255 3930.93 3937.13 8235.64 8235.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 690 0.000512 2048 260 2560 17600 5.05213 3.41811 51.8508 103.733 164.155 164.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1730 0.000512 512 50 256 38000 0.82912 2.46278 26.2094 29.5417 29.5958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 6.4e-05 4096 260 4480 260800 90.4032 55.7568 2796.52 1675.63 4618.45 4618.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1850 3.2e-05 512 420 256 512000 30.4262 13.1589 207.021 412.501 663.324 663.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 0.000512 512 225 640 24000 1.62323 0.820288 5.37837 42.857 50.8108 50.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 0.000256 2048 180 832 74400 7.05536 58.4219 209.613 275.133 275.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1880 0.000256 2048 150 448 74600 7.05331 140.628 209.667 357.394 357.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.000256 1024 430 576 54400 6.07811 3.37581 70.7862 103.473 183.842 183.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 420 0.000512 2048 125 8640 13600 5.22266 3.41827 138.435 103.732 250.91 251.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 3.2e-05 4096 450 2240 516480 232.816 132.877 6640.72 3933.14 10939.8 10940.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 690 0.000512 2048 260 2560 18816 5.07283 3.46902 126.527 104.821 239.99 240.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1730 0.000512 512 50 256 38304 0.82944 5.28256 26.3001 32.455 32.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 6.4e-05 4096 260 4480 261120 90.1056 55.6627 6492.78 1688.59 8327.28 8327.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 3.2e-05 512 420 256 528384 30.0791 13.3594 107.634 418.353 569.64 569.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 0.000512 512 225 640 25344 1.59699 0.825664 12.0052 42.2726 56.831 56.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 0.000256 2048 180 832 74592 7.11261 134.727 209.602 351.486 351.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 0.000256 2048 150 448 74784 7.05795 72.7594 209.644 289.508 289.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.000256 1024 430 576 56064 6.09101 3.40963 49.606 104.762 164 164.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 420 0.000512 2048 125 8640 14592 5.23171 3.47174 343.954 104.823 457.582 457.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 3.2e-05 4096 450 2240 516096 232.247 132.678 4147.26 3934.64 8447.1 8447.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 690 0.000512 2048 260 2560 18432 5.04794 3.45565 77.482 104.513 190.599 190.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1730 0.000512 512 50 256 38208 0.831936 3.53894 26.2866 30.7013 30.7589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 6.4e-05 4096 260 4480 260352 90.0502 55.6017 4059.29 1680.82 5885.91 5886.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 3.2e-05 512 420 256 522240 30.1056 13.2746 70.7155 416.662 530.968 531.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 0.000512 512 225 640 24576 1.60285 0.818944 7.83786 42.9697 53.3555 53.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 0.000256 2048 180 832 74496 7.05331 84.3366 209.643 301.077 301.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 0.000256 2048 150 448 74688 7.05331 45.8795 210 262.976 263.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.000256 1024 430 576 55296 6.12368 3.40173 31.0288 104.394 145.078 145.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 420 0.000512 2048 125 8640 14208 5.21318 3.45987 209.922 104.511 323.207 323.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 3.2e-05 4096 450 2240 516096 232.819 132.856 3412.37 3931.97 7710.28 7710.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 690 0.000512 2048 260 2560 18432 5.04022 3.44333 65.0514 104.047 177.684 177.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1730 0.000512 512 50 256 38160 0.82944 2.88358 26.2658 30.0203 30.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 6.4e-05 4096 260 4480 260352 90.3951 55.6544 3344.57 1678.89 5169.65 5169.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 3.2e-05 512 420 256 516096 30.3117 13.2055 56.7419 416.456 516.928 517.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 0.000512 512 225 640 24192 1.5976 0.808832 6.27046 42.5296 51.3351 51.4432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 0.000256 2048 180 832 74448 7.06422 69.3473 209.477 285.932 285.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 0.000256 2048 150 448 74592 7.05056 37.7055 209.391 254.189 254.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.000256 1024 430 576 55296 6.052 3.38502 25.6933 103.86 139.122 139.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 420 0.000512 2048 125 8640 13824 5.21142 3.44445 167.915 104.049 280.723 280.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 3.2e-05 4096 450 2240 514560 233.154 132.885 3699.26 3935.79 8001.38 8001.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 690 0.000512 2048 260 2560 17664 5.03494 3.41318 55.2969 103.807 167.65 167.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1730 0.000512 512 50 256 38016 0.82944 2.51738 26.2182 29.607 29.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 6.4e-05 4096 260 4480 259584 90.4399 55.5889 2947.88 1675.06 4769.1 4769.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 3.2e-05 512 420 256 516096 29.9996 14.2142 68.7402 412.606 525.771 525.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 0.000512 512 225 640 24576 1.60797 0.819296 5.67744 42.9571 51.1849 51.3017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 0.000256 2048 180 832 74304 7.04918 61.057 209.386 277.537 277.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 0.000256 2048 150 448 74496 7.06298 33.0083 209.433 249.548 249.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.000256 1024 430 576 53760 6.07926 3.36691 22.7914 103.494 135.858 135.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 420 0.000512 2048 125 8640 13824 5.19024 3.41018 149.333 103.736 261.77 261.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1550 3.2e-05 4096 450 2240 514560 233.304 133.009 3619.98 3936.66 7923.22 7923.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 690 0.000512 2048 260 2560 18240 5.03984 3.41574 49.7679 103.769 162.093 162.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1730 0.000512 512 50 256 37920 0.82736 2.31219 26.1613 29.3428 29.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 6.4e-05 4096 260 4480 259200 90.1633 55.5993 2601.65 1669.6 4417.14 4417.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 3.2e-05 512 420 256 506880 30.6721 13.1395 62.128 412.251 518.403 518.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 0.000512 512 225 640 24960 1.60378 0.82288 5.34682 41.8958 49.7965 49.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 0.000256 2048 180 832 74400 7.08976 54.4113 209.572 271.117 271.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 0.000256 2048 150 448 74400 7.04307 29.0433 209.095 245.223 245.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.000256 1024 430 576 53760 6.09155 3.37709 19.6196 103.457 132.676 132.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 420 0.000512 2048 125 8640 13440 5.21485 3.42291 125.856 103.778 238.372 238.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 3.2e-05 4096 450 2240 516096 233.652 133.009 6234.28 3934.72 10535.9 10536.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 690 0.000512 2048 260 2560 18816 5.08883 3.47677 118.945 104.894 232.501 232.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1730 0.000512 512 50 256 38304 0.831616 5.13571 26.3188 32.3275 32.3864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 6.4e-05 4096 260 4480 261184 90.3831 55.7167 6104.09 1676.49 7926.81 7926.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 3.2e-05 512 420 256 530432 30.0455 13.3783 104.828 418.595 567.057 567.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 0.000512 512 225 640 25536 1.6089 0.831488 11.777 42.4185 56.7627 56.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 0.000256 2048 180 832 74592 7.06093 126.318 209.744 343.166 343.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 0.000256 2048 150 448 74760 7.05926 68.3839 209.718 285.204 285.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.000256 1024 430 576 56000 6.10672 3.41744 46.381 104.831 160.864 160.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 420 0.000512 2048 125 8640 14560 5.24381 3.47546 323.116 104.899 436.832 436.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 3.2e-05 4096 450 2240 516096 233.071 132.902 3994.17 3935.86 8296.3 8296.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 690 0.000512 2048 260 2560 18368 5.02995 3.41696 74.3343 103.855 186.741 186.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1730 0.000512 512 50 256 38192 0.830464 3.40006 26.2838 30.5573 30.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 6.4e-05 4096 260 4480 260736 90.1465 55.6646 3886.8 1674.45 5707.21 5707.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 3.2e-05 512 420 256 530432 29.9781 13.3592 68.4506 418.694 530.697 530.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 0.000512 512 225 640 25088 1.59574 0.821088 7.62224 43.2183 53.3841 53.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 0.000256 2048 180 832 74480 7.0513 80.3785 209.627 297.102 297.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 0.000256 2048 150 448 74704 7.0615 43.9228 209.748 260.775 260.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.000256 1024 430 576 55552 6.12342 3.41827 29.7225 104.923 144.317 144.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 420 0.000512 2048 125 8640 13888 5.19773 3.42426 196.014 103.859 308.601 308.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 3.2e-05 4096 450 2240 514752 233.537 132.941 3362.27 3935.99 7665.01 7665.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 690 0.000512 2048 260 2560 18144 5.03136 3.4039 62.4304 103.409 174.372 174.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1730 0.000512 512 50 256 38136 0.83088 2.84726 26.2822 30.0028 30.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 6.4e-05 4096 260 4480 260736 90.4367 55.7277 3292.77 1674.78 5113.86 5113.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 3.2e-05 512 420 256 526848 30.2706 13.3795 57.2226 418.737 519.823 519.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 0.000512 512 225 640 24192 1.5799 0.79936 6.33469 41.6033 50.4443 50.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 0.000256 2048 180 832 74424 7.05299 68.1914 209.623 284.909 284.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 0.000256 2048 150 448 74592 7.0511 37.1828 209.6 253.877 253.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.000256 1024 430 576 55104 6.1767 3.4231 25.5523 104.998 140.279 140.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 420 0.000512 2048 125 8640 13440 5.21418 3.40022 160.77 103.411 272.901 272.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 3.2e-05 4096 450 2240 514304 232.63 132.831 2957.35 3936.86 7259.94 7260.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 690 0.000512 2048 260 2560 17920 5.05242 3.44819 54.5906 104.154 167.344 167.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1730 0.000512 512 50 256 38080 0.828416 2.38275 26.2841 29.5388 29.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 6.4e-05 4096 260 4480 259840 90.2615 55.5901 2874.8 1678.71 4699.51 4699.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 3.2e-05 512 420 256 516096 30.2042 13.1686 49.6799 413.957 507.22 507.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 0.000512 512 225 640 23296 1.59587 0.800768 5.46515 41.2561 49.2426 49.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 0.000256 2048 180 832 74368 7.05754 59.6954 209.62 276.415 276.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 0.000256 2048 150 448 74592 7.05898 33.1145 211.438 251.655 251.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.000256 1024 430 576 53760 6.10755 3.37939 21.7793 103.866 135.259 135.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 420 0.000512 2048 125 8640 13440 5.23085 3.44064 139.538 104.159 252.466 252.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 3.2e-05 4096 450 2240 512960 234.646 133.209 3282.34 3954.94 7605.43 7605.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 690 0.000512 2048 260 2560 17920 5.03398 3.38675 47.9185 103.114 159.552 159.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1730 0.000512 512 50 256 38080 0.833728 2.1215 26.3231 29.3217 29.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 6.4e-05 4096 260 4480 259840 90.4536 55.704 2556.58 1673.12 4375.99 4376.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 3.2e-05 512 420 256 501760 30.5694 13.0744 45.9489 409.233 499.045 499.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 0.000512 512 225 640 24640 1.60394 0.81488 5.0201 41.1665 48.7383 48.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 0.000256 2048 180 832 74200 7.04966 52.8715 209.339 269.307 269.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 0.000256 2048 150 448 74480 7.05741 29.6997 209.623 246.422 246.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.000256 1024 430 576 53760 6.0433 3.34848 19.6077 102.754 131.883 132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 420 0.000512 2048 125 8640 13440 5.19594 3.38736 122.747 103.118 234.546 234.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 3.2e-05 4096 450 2240 516096 232.983 132.868 6199.37 3933.41 10498.9 10499.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 690 0.000512 2048 260 2560 18688 5.06746 3.46931 116.053 104.673 229.366 229.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1730 0.000512 512 50 256 38272 0.82944 5.15466 26.3405 32.3663 32.4239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 6.4e-05 4096 260 4480 261120 90.1485 55.5933 5999.92 1675.64 7821.45 7821.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 3.2e-05 512 420 256 528384 30.0158 13.324 104.959 417.627 566.14 566.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 0.000512 512 225 640 25600 1.60102 0.830976 11.6944 43.3806 57.6343 57.7454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 0.000256 2048 180 832 74560 7.10854 125.173 209.534 341.86 341.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 0.000256 2048 150 448 74752 7.11155 68.0748 209.568 284.796 284.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.000256 1024 430 576 55808 6.08342 3.40947 46.1406 104.602 160.361 160.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 420 0.000512 2048 125 8640 14592 5.22326 3.46522 308.154 104.675 421.619 421.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 3.2e-05 4096 450 2240 516096 233.037 132.895 4181.81 3956.64 8504.67 8504.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 690 0.000512 2048 260 2560 18432 5.08451 3.47955 76.3843 104.93 189.979 190.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1730 0.000512 512 50 256 38144 0.832704 3.45805 26.2626 30.5951 30.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 6.4e-05 4096 260 4480 261120 90.1673 55.614 4027.4 1677.39 5850.71 5850.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 3.2e-05 512 420 256 524288 30.2598 13.3276 69.7521 418.012 531.569 531.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 0.000512 512 225 640 25600 1.60653 0.833536 7.93389 42.3906 52.8924 53.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 0.000256 2048 180 832 74496 7.05958 84.5705 209.709 301.381 301.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 0.000256 2048 150 448 74624 7.10026 46.3503 209.571 263.065 263.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.000256 1024 430 576 55296 6.13178 3.4103 30.8829 104.769 145.326 145.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 420 0.000512 2048 125 8640 14336 5.2431 3.4848 196.698 104.928 310.458 310.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 3.2e-05 4096 450 2240 514560 233.105 132.873 3465.17 3932.1 7763.53 7763.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 690 0.000512 2048 260 2560 17664 5.03446 3.41402 61.5939 103.638 173.782 173.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1730 0.000512 512 50 256 38016 0.827392 2.84957 26.1957 29.9162 29.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 6.4e-05 4096 260 4480 259584 90.4427 55.5944 3321.24 1673.48 5140.88 5141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 3.2e-05 512 420 256 516096 29.9853 13.1236 56.9967 412.214 512.529 512.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 0.000512 512 225 640 24576 1.60701 0.8192 6.34806 42.6614 51.561 51.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 0.000256 2048 180 832 74304 7.07648 69.7859 209.185 286.092 286.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 0.000256 2048 150 448 74496 7.04755 37.9769 209.223 254.293 254.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.000256 1024 430 576 53760 6.08173 3.37101 25.9198 103.394 138.894 139.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 420 0.000512 2048 125 8640 13824 5.19709 3.41258 156.127 103.643 268.481 268.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 3.2e-05 4096 450 2240 516096 232.591 132.836 3195.93 3938.35 7499.98 7500.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 690 0.000512 2048 260 2560 17408 5.01021 3.36419 55.0047 102.517 165.997 166.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1730 0.000512 512 50 256 37888 0.827392 2.61229 26.1732 29.6535 29.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 6.4e-05 4096 260 4480 260096 90.0444 55.5486 3051.99 1672.31 4870.03 4870.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 3.2e-05 512 420 256 524288 30.281 13.325 53.4975 418.06 515.371 515.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 0.000512 512 225 640 22528 1.58314 0.782144 5.39347 41.1158 48.9994 49.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 0.000256 2048 180 832 74240 7.04717 64.6508 209.345 281.086 281.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 0.000256 2048 150 448 74496 7.0616 35.0187 209.553 251.675 251.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.000256 1024 430 576 55296 6.13478 3.40992 23.7666 104.927 138.366 138.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 420 0.000512 2048 125 8640 13312 5.15446 3.3633 132.469 102.524 243.61 243.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1550 3.2e-05 4096 450 2240 514560 233.759 133.424 2943.44 3944.97 7255.86 7256.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 690 0.000512 2048 260 2560 17920 5.05037 3.43315 52.3919 103.983 164.958 165.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1730 0.000512 512 50 256 37760 0.83056 2.34291 26.1068 29.323 29.3797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 6.4e-05 4096 260 4480 258560 89.7181 55.2817 2784.79 1663.17 4593.1 4593.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 3.2e-05 512 420 256 512000 30.3407 13.1297 48.322 412.308 504.31 504.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 0.000512 512 225 640 23040 1.65392 0.824288 5.53088 42.7391 50.8751 50.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 0.000256 2048 180 832 74240 7.05494 59.988 209.363 276.449 276.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 0.000256 2048 150 448 74240 7.02566 32.2621 208.881 248.211 248.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.000256 1024 430 576 53760 6.09552 3.37094 22.0207 103.563 135.179 135.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 420 0.000512 2048 125 8640 14080 5.1967 3.43814 130.763 103.986 243.487 243.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 3.2e-05 4096 450 2240 513024 233.97 133.376 2779.38 3945.89 7092.91 7093.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 690 0.000512 2048 260 2560 16896 5.10237 3.44797 45.9108 104.257 158.817 158.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1730 0.000512 512 50 256 37632 0.823776 2.27491 26.0914 29.2335 29.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 6.4e-05 4096 260 4480 258048 90.1686 55.4194 2623.74 1667.84 4437.32 4437.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 3.2e-05 512 420 256 516096 30.0184 13.1259 46.6074 412.749 502.72 502.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 0.000512 512 225 640 21504 1.61498 0.783808 5.10355 41.7937 49.4242 49.5366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 0.000256 2048 180 832 74112 7.04819 56.0644 209.386 272.545 272.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 0.000256 2048 150 448 74112 7.04797 30.6258 208.908 246.626 246.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.000256 1024 430 576 52224 6.16854 3.37261 19.8084 103.75 133.229 133.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 420 0.000512 2048 125 8640 13824 5.22877 3.44909 117.82 104.257 230.863 230.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1550 3.2e-05 4096 450 2304 512896 235.546 133.928 10547.2 3956.52 14873.5 14873.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 690 0.000512 2048 260 2560 17856 5.1184 3.4857 104.732 104.998 218.437 218.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1730 0.000512 512 50 256 38352 0.82992 4.30461 26.3332 31.5108 31.5766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1190 6.4e-05 4096 260 4480 260608 90.4454 55.6647 5258.58 1677.7 7082.53 7082.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1850 3.2e-05 512 420 256 505856 32.1507 13.3734 149.54 419.359 614.642 614.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 860 0.000512 512 225 640 23040 1.66979 0.831488 9.24227 44.9354 56.8066 56.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1890 0.000256 2048 180 896 74368 7.10995 195.963 209.805 412.923 412.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1880 0.000256 2048 150 512 74352 7.06355 112.635 209.834 329.578 329.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1280 0.000256 1024 430 640 54144 6.23213 3.41197 68.6812 104.983 183.44 183.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 420 0.000512 2048 125 8704 14592 5.23907 3.50131 278.702 104.987 392.534 392.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1550 3.2e-05 4096 450 2304 512768 234.369 133.929 6665.85 3955.99 10990.4 10990.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 690 0.000512 2048 260 2560 17664 5.09613 3.46298 108.004 104.61 221.278 221.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1730 0.000512 512 50 256 38336 0.832448 4.81882 26.3089 32.0039 32.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 6.4e-05 4096 260 4480 260352 90.2684 55.5909 5834.14 1680.13 7660.28 7660.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 3.2e-05 512 420 256 505856 31.8697 13.3534 110.95 419.046 575.439 575.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 0.000512 512 225 640 22784 1.66803 0.833184 10.0712 44.1624 56.8681 56.9817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 0.000256 2048 180 896 74336 7.06986 130.05 209.591 346.758 346.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 0.000256 2048 150 512 74336 7.06365 75.0898 209.661 291.858 291.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.000256 1024 430 640 54016 6.1879 3.41811 47.7133 104.912 162.36 162.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 420 0.000512 2048 125 8704 14464 5.22387 3.4647 309.494 104.603 422.887 422.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1550 3.2e-05 4096 450 2304 512512 234.83 133.925 4696.15 3974.64 9039.82 9040.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 690 0.000512 2048 260 2560 17664 5.10928 3.46896 70.9122 104.75 184.341 184.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1730 0.000512 512 50 256 38272 0.831488 3.23648 26.3026 30.4127 30.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 6.4e-05 4096 260 4480 260096 90.4765 55.6101 3778.69 1676.75 5601.66 5601.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 3.2e-05 512 420 256 503808 32.0349 13.3263 146.174 417.926 609.671 609.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 0.000512 512 225 640 22528 1.6785 0.830304 6.87526 44.1302 53.6438 53.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 0.000256 2048 180 896 74304 7.08198 84.5692 209.771 301.464 301.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 0.000256 2048 150 512 74304 7.0649 49.1334 209.783 266.025 266.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.000256 1024 430 640 53760 6.2033 3.40653 59.547 104.671 173.957 174.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 420 0.000512 2048 125 8704 14336 5.23094 3.46778 199.147 104.749 312.699 312.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1550 3.2e-05 4096 450 2304 512256 234.297 133.88 4070.59 3952.53 8391.58 8391.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 690 0.000512 2048 260 2560 17280 5.09331 3.45907 55.8023 104.413 168.867 168.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1730 0.000512 512 50 256 38208 0.831456 2.65331 26.2587 29.7851 29.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 6.4e-05 4096 260 4480 259584 90.2795 55.5914 3080.98 1672.95 4899.94 4900.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 3.2e-05 512 420 256 497664 32.1843 13.2769 144.612 416.28 606.569 606.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 0.000512 512 225 640 22272 1.66109 0.817664 5.73616 43.7068 52.0562 52.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 0.000256 2048 180 896 74208 7.04512 68.7248 209.392 285.205 285.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1880 0.000256 2048 150 512 74208 7.05392 117.428 209.455 333.982 334.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.000256 1024 430 640 52992 6.21472 3.40227 58.0041 104.304 172.054 172.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 420 0.000512 2048 125 8704 14208 5.21184 3.45322 161.565 104.413 274.746 274.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1550 3.2e-05 4096 450 2304 512000 234.835 134.167 3757.5 3959.61 8086.39 8086.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 690 0.000512 2048 260 2560 17408 5.13302 3.48403 50.1908 104.924 163.833 163.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1730 0.000512 512 50 256 38144 0.829984 2.35165 26.2587 29.4835 29.5441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 6.4e-05 4096 260 4480 260096 90.5079 55.5964 2762.6 1681.26 4590.09 4590.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1850 3.2e-05 512 420 256 499712 32.3472 13.3206 145.519 417.978 609.383 609.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 0.000512 512 225 640 22528 1.68918 0.835424 4.99238 42.9642 50.6052 50.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 0.000256 2048 180 896 74240 7.05741 61.3519 209.713 278.164 278.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1880 0.000256 2048 150 512 74240 7.12547 117.569 209.788 334.525 334.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.000256 1024 430 640 53248 6.24134 3.40682 57.0839 104.76 171.622 171.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 420 0.000512 2048 125 8704 14336 5.2488 3.48096 144.671 104.924 258.43 258.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1550 3.2e-05 4096 450 2304 512000 234.996 134.31 9286.01 3960.05 13615.6 13615.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 690 0.000512 2048 260 2560 16640 5.07027 3.41114 45.6993 105.554 159.834 159.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1730 0.000512 512 50 256 38080 0.829056 2.11965 26.2349 29.2265 29.2845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 6.4e-05 4096 260 4480 259840 90.4992 55.5824 2529.21 1677.14 4352.57 4352.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1850 3.2e-05 512 420 256 501760 32.3163 13.3591 147.519 419.336 612.745 612.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 0.000512 512 225 640 21760 1.67946 0.8192 4.56358 43.8682 51.059 51.1754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 0.000256 2048 180 896 74080 7.04269 56.3356 209.351 272.771 272.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1880 0.000256 2048 150 512 74080 7.05946 118.129 209.422 334.657 334.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.000256 1024 430 640 52480 6.15542 3.36746 55.6664 103.419 168.74 168.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 420 0.000512 2048 125 8704 13440 5.19622 3.41267 125.385 103.627 237.726 237.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1550 3.2e-05 4096 450 2304 511488 235.196 133.855 10343.2 3947.42 14660 14660.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 690 0.000512 2048 260 2560 16896 5.07382 3.41526 41.3923 103.769 153.748 153.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1730 0.000512 512 50 256 38016 0.827392 1.99827 26.1876 29.0539 29.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1190 6.4e-05 4096 260 4480 259584 90.4399 55.5982 2339.63 1673.22 4159.02 4159.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1850 3.2e-05 512 420 256 491520 32.0454 13.1242 143.634 412.102 601.122 601.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 0.000512 512 225 640 21504 1.67955 0.820224 4.64227 41.2929 48.5677 48.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 0.000256 2048 180 896 74112 7.04403 51.994 209.328 268.409 268.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1880 0.000256 2048 150 512 74112 7.05754 117.422 209.392 333.916 333.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.000256 1024 430 640 52224 6.1865 3.36566 54.7212 103.369 167.776 167.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 420 0.000512 2048 125 8704 13824 5.19165 3.42221 118.996 103.617 231.329 231.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1550 3.2e-05 4096 450 2304 510720 235.077 133.923 10331.9 3952.97 14654.1 14654.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 690 0.000512 2048 260 2560 17024 5.08858 3.44682 39.7248 104.072 152.43 152.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1730 0.000512 512 50 256 38080 0.831456 1.84115 26.2599 28.9757 29.0344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1190 6.4e-05 4096 260 4480 259840 90.2574 55.5936 2194.01 1676.96 4016.95 4017.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1850 3.2e-05 512 420 256 487424 32.51 13.1666 142.687 413.813 602.39 602.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 860 0.000512 512 225 640 21504 1.6457 0.800768 4.73021 41.912 49.2228 49.3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 0.000256 2048 180 896 74144 7.05946 49.6813 209.559 266.342 266.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1880 0.000256 2048 150 512 74144 7.06419 117.677 209.631 334.416 334.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 0.000256 1024 430 640 51968 6.21722 3.3792 62.6109 103.781 176.119 176.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 420 0.000512 2048 125 8704 13440 5.23965 3.44534 108.923 104.073 221.785 221.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1550 3.2e-05 4096 450 2304 512000 235.434 134.225 10322.4 3979.65 14672 14672.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 690 0.000512 2048 260 2560 16384 5.04499 3.35872 36.8234 102.514 147.842 147.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1730 0.000512 512 50 256 37888 0.827392 1.98538 26.1727 29.0286 29.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1190 6.4e-05 4096 260 4480 258048 90.6677 55.5438 2073.35 1672.51 3892.2 3892.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1850 3.2e-05 512 420 256 491520 32.986 13.3266 143.705 418.071 608.303 608.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 860 0.000512 512 225 640 20480 1.62893 0.781696 3.97843 42.8076 49.3278 49.4397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 0.000256 2048 180 896 73984 7.06342 46.4343 209.378 262.92 262.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1880 0.000256 2048 150 512 73984 7.06483 117.912 209.439 334.458 334.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1280 0.000256 1024 430 640 53248 6.24861 3.412 69.9954 104.931 184.72 184.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 420 0.000512 2048 125 8704 13312 5.15542 3.35872 101.138 102.519 212.287 212.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1550 3.2e-05 4096 450 2220 517888 230.93 131.94 9742.41 3918.35 14023.9 14024.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 690 0.000512 2048 260 2580 17920 5.0569 3.43859 56.1869 104.171 168.955 169.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1730 0.000512 512 50 240 38080 0.830048 1.63674 26.2595 28.77 28.8383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1190 6.4e-05 4096 260 4440 259840 90.241 55.5766 2017.85 1678.3 3842.09 3842.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1850 3.2e-05 512 420 300 516096 30.4167 13.1685 166.75 414.009 624.56 624.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 860 0.000512 512 225 600 25088 1.56083 0.801344 4.06352 42.3485 48.901 49.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 0.000256 2048 180 840 74368 7.13494 42.8722 209.735 259.786 259.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1880 0.000256 2048 150 420 74816 7.0649 98.4671 209.93 315.504 315.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1280 0.000256 1024 430 540 55552 6.03344 3.38006 61.1518 103.885 174.58 174.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 420 0.000512 2048 125 8640 13440 5.23251 3.44064 100.413 104.178 213.379 213.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1550 3.2e-05 4096 450 2240 514304 233.823 132.851 9567.92 3934.32 13869.2 13869.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 690 0.000512 2048 260 2560 17920 5.04925 3.43894 38.5263 104.085 151.199 151.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1730 0.000512 512 50 256 38080 0.830304 1.68374 26.269 28.8262 28.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 6.4e-05 4096 260 4480 259840 90.2485 55.5832 1992.68 1674.21 3812.86 3812.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1850 3.2e-05 512 420 256 516096 30.4417 13.1704 146.568 413.736 604.129 604.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 860 0.000512 512 225 640 23296 1.60096 0.800896 3.93318 43.2814 49.7534 49.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 0.000256 2048 180 832 74368 7.05536 41.5334 209.472 258.104 258.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1880 0.000256 2048 150 448 74592 7.05536 100.513 209.6 317.209 317.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1280 0.000256 1024 430 576 53760 6.1361 3.38144 61.6762 103.796 175.119 175.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 420 0.000512 2048 125 8640 13440 5.23379 3.4401 98.6258 104.09 211.504 211.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1550 3.2e-05 4096 450 2200 517440 231.857 132.013 9673.67 3911.61 13949.4 13949.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 690 0.000512 2048 260 2550 17920 5.03344 3.39354 38.6891 103.119 150.336 150.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1730 0.000512 512 50 250 38080 0.833536 1.69574 26.3249 28.8965 28.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1190 6.4e-05 4096 260 4450 259840 90.4765 55.6971 2049.46 1673.21 3868.98 3869.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1850 3.2e-05 512 420 250 519680 29.4805 13.0773 142.003 409.233 594.009 594.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 860 0.000512 512 225 600 24640 1.60269 0.8136 3.96112 43.3107 49.8179 49.9312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 0.000256 2048 180 850 74200 7.09053 43.8033 209.546 260.483 260.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1880 0.000256 2048 150 400 74760 7.05885 92.3443 209.418 308.864 308.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1280 0.000256 1024 430 550 53760 6.07408 3.35104 62.5296 102.758 174.845 174.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 420 0.000512 2048 125 8650 13440 5.19923 3.39158 101.128 103.12 212.954 213.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1550 3.2e-05 4096 450 2208 515200 233.814 132.57 9646.01 3919.75 13932.4 13932.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 690 0.000512 2048 260 2544 17920 5.03027 3.38739 54.3769 103.01 165.905 165.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1730 0.000512 512 50 240 38080 0.832128 1.64864 26.272 28.7951 28.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1190 6.4e-05 4096 260 4464 259840 90.4602 55.7015 2035.13 1671.52 3852.94 3853.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1850 3.2e-05 512 420 288 519680 29.4774 13.0788 162.001 408.873 613.646 613.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 860 0.000512 512 225 624 26880 1.55002 0.815104 4.39686 42.1974 49.085 49.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 0.000256 2048 180 816 74200 7.04922 41.7198 208.953 257.764 257.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1880 0.000256 2048 150 432 74480 7.0464 100.714 209.091 316.891 316.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1280 0.000256 1024 430 576 53760 6.0631 3.34915 64.5341 102.651 176.731 176.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 420 0.000512 2048 125 8640 13440 5.19846 3.39168 99.9799 103.015 211.705 211.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1550 3.2e-05 4096 450 2208 520192 230.567 131.838 9484.87 3911.88 13759.4 13759.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 690 0.000512 2048 260 2528 19456 5.064 3.48189 63.7359 104.835 177.217 177.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1730 0.000512 512 50 224 38272 0.832448 1.76333 26.2695 28.9096 28.9792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1190 6.4e-05 4096 260 4448 261120 90.2531 55.5945 2352.3 1679.5 4177.79 4177.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1850 3.2e-05 512 420 256 540672 29.268 13.3263 148.232 417.69 608.732 608.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 860 0.000512 512 225 608 26624 1.5887 0.83408 4.44269 43.6308 50.6274 50.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1890 0.000256 2048 180 832 74496 7.07789 187.546 209.512 404.179 404.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1880 0.000256 2048 150 416 74880 7.05037 94.743 209.433 311.271 311.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1280 0.000256 1024 430 544 57344 6.04838 3.40992 62.2582 104.679 176.524 176.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 420 0.000512 2048 125 8640 14336 5.25139 3.50374 122.57 104.842 236.27 236.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1550 3.2e-05 4096 450 2208 514560 231.597 132.24 13303.1 3919.23 17586.5 17586.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 690 0.000512 2048 260 2528 17280 5.09674 3.45654 64.0736 104.428 177.157 177.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1730 0.000512 512 50 224 37920 0.831968 2.79494 26.2719 29.9408 29.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 6.4e-05 4096 260 4448 257280 90.8748 55.5567 3469.6 1671.35 5287.52 5287.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1850 3.2e-05 512 420 256 522240 29.5912 13.133 194.571 412.475 649.98 650.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 860 0.000512 512 225 608 26880 1.57677 0.828864 6.83043 41.9731 51.3362 51.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 0.000256 2048 180 832 73920 7.03562 72.7507 208.963 288.792 288.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1880 0.000256 2048 150 416 74400 7.05306 133.904 209.142 350.145 350.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1280 0.000256 1024 430 544 53760 6.10605 3.3792 82.1899 105.221 197.026 197.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 420 0.000512 2048 125 8640 13440 5.25069 3.45322 173.623 104.428 286.872 286.955
