

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Oct 13 10:07:11 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F45K40
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.35
    14                           ; Generated 05/05/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F45K40 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATC	set	3973
    49   000000                     _LATD	set	3974
    50   000000                     _TRISC	set	3978
    51   000000                     _TRISD	set	3979
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007FAA                     __pcinit:
    57                           	callstack 0
    58   007FAA                     start_initialization:
    59                           	callstack 0
    60   007FAA                     __initialization:
    61                           	callstack 0
    62   007FAA                     end_of_initialization:
    63                           	callstack 0
    64   007FAA                     __end_of__initialization:
    65                           	callstack 0
    66   007FAA  0100               	movlb	0
    67   007FAC  EFD8  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75   000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 73 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   007FB0                     __ptext0:
   110                           	callstack 0
   111   007FB0                     _main:
   112                           	callstack 31
   113   007FB0                     
   114                           ;main.c: 74:     TRISD = 0;
   115   007FB0  0E00               	movlw	0
   116   007FB2  6E8B               	movwf	139,c	;volatile
   117                           
   118                           ;main.c: 75:     TRISC = 0;
   119   007FB4  0E00               	movlw	0
   120   007FB6  6E8A               	movwf	138,c	;volatile
   121   007FB8                     l15:
   122                           
   123                           ;main.c: 77:         LATD = 0x55;
   124   007FB8  0E55               	movlw	85
   125   007FBA  6E86               	movwf	134,c	;volatile
   126                           
   127                           ;main.c: 78:         LATC = 0xAA;
   128   007FBC  0EAA               	movlw	170
   129   007FBE  6E85               	movwf	133,c	;volatile
   130   007FC0                     
   131                           ;main.c: 80:         _delay((unsigned long)((50)*(64000000/4000.0)));
   132   007FC0  0E05               	movlw	5
   133   007FC2  6E02               	movwf	(??_main+1)^0,c
   134   007FC4  0E0F               	movlw	15
   135   007FC6  6E01               	movwf	??_main^0,c
   136   007FC8  0EF1               	movlw	241
   137   007FCA                     u17:
   138   007FCA  2EE8               	decfsz	wreg,f,c
   139   007FCC  D7FE               	bra	u17
   140   007FCE  2E01               	decfsz	??_main^0,f,c
   141   007FD0  D7FC               	bra	u17
   142   007FD2  2E02               	decfsz	(??_main+1)^0,f,c
   143   007FD4  D7FA               	bra	u17
   144   007FD6  F000               	nop	
   145   007FD8                     
   146                           ;main.c: 82:         LATD = 0xAA;
   147   007FD8  0EAA               	movlw	170
   148   007FDA  6E86               	movwf	134,c	;volatile
   149   007FDC                     
   150                           ;main.c: 83:         LATC = 0x55;
   151   007FDC  0E55               	movlw	85
   152   007FDE  6E85               	movwf	133,c	;volatile
   153   007FE0                     
   154                           ;main.c: 85:         _delay((unsigned long)((50)*(64000000/4000.0)));
   155   007FE0  0E05               	movlw	5
   156   007FE2  6E02               	movwf	(??_main+1)^0,c
   157   007FE4  0E0F               	movlw	15
   158   007FE6  6E01               	movwf	??_main^0,c
   159   007FE8  0EF1               	movlw	241
   160   007FEA                     u27:
   161   007FEA  2EE8               	decfsz	wreg,f,c
   162   007FEC  D7FE               	bra	u27
   163   007FEE  2E01               	decfsz	??_main^0,f,c
   164   007FF0  D7FC               	bra	u27
   165   007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   166   007FF4  D7FA               	bra	u27
   167   007FF6  F000               	nop	
   168   007FF8  EFDC  F03F         	goto	l15
   169   007FFC  EF00  F000         	goto	start
   170   008000                     __end_of_main:
   171                           	callstack 0
   172   000000                     
   173                           	psect	rparam
   174   000000                     
   175                           	psect	idloc
   176                           
   177                           ;Config register IDLOC0 @ 0x200000
   178                           ;	unspecified, using default values
   179   200000                     	org	2097152
   180   200000  0FFF               	dw	4095
   181                           
   182                           ;Config register IDLOC1 @ 0x200002
   183                           ;	unspecified, using default values
   184   200002                     	org	2097154
   185   200002  0FFF               	dw	4095
   186                           
   187                           ;Config register IDLOC2 @ 0x200004
   188                           ;	unspecified, using default values
   189   200004                     	org	2097156
   190   200004  0FFF               	dw	4095
   191                           
   192                           ;Config register IDLOC3 @ 0x200006
   193                           ;	unspecified, using default values
   194   200006                     	org	2097158
   195   200006  0FFF               	dw	4095
   196                           
   197                           ;Config register IDLOC4 @ 0x200008
   198                           ;	unspecified, using default values
   199   200008                     	org	2097160
   200   200008  0FFF               	dw	4095
   201                           
   202                           ;Config register IDLOC5 @ 0x20000A
   203                           ;	unspecified, using default values
   204   20000A                     	org	2097162
   205   20000A  0FFF               	dw	4095
   206                           
   207                           ;Config register IDLOC6 @ 0x20000C
   208                           ;	unspecified, using default values
   209   20000C                     	org	2097164
   210   20000C  0FFF               	dw	4095
   211                           
   212                           ;Config register IDLOC7 @ 0x20000E
   213                           ;	unspecified, using default values
   214   20000E                     	org	2097166
   215   20000E  0FFF               	dw	4095
   216                           
   217                           	psect	config
   218                           
   219                           ;Config register CONFIG1L @ 0x300000
   220                           ;	External Oscillator mode Selection bits
   221                           ;	FEXTOSC = ECH, EC (external clock) above 8 MHz; PFM set to high power
   222                           ;	Power-up default value for COSC bits
   223                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   224   300000                     	org	3145728
   225   300000  8F                 	db	143
   226                           
   227                           ;Config register CONFIG1H @ 0x300001
   228                           ;	Clock Out Enable bit
   229                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   230                           ;	Clock Switch Enable bit
   231                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   232                           ;	Fail-Safe Clock Monitor Enable bit
   233                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   234   300001                     	org	3145729
   235   300001  FF                 	db	255
   236                           
   237                           ;Config register CONFIG2L @ 0x300002
   238                           ;	Master Clear Enable bit
   239                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   240                           ;	Power-up Timer Enable bit
   241                           ;	PWRTE = OFF, Power up timer disabled
   242                           ;	Low-power BOR enable bit
   243                           ;	LPBOREN = OFF, ULPBOR disabled
   244                           ;	Brown-out Reset Enable bits
   245                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   246   300002                     	org	3145730
   247   300002  FF                 	db	255
   248                           
   249                           ;Config register CONFIG2H @ 0x300003
   250                           ;	Brown Out Reset Voltage selection bits
   251                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   252                           ;	ZCD Disable bit
   253                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   254                           ;	PPSLOCK bit One-Way Set Enable bit
   255                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   256                           ;	Stack Full/Underflow Reset Enable bit
   257                           ;	STVREN = ON, Stack full/underflow will cause Reset
   258                           ;	Debugger Enable bit
   259                           ;	DEBUG = OFF, Background debugger disabled
   260                           ;	Extended Instruction Set Enable bit
   261                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   262   300003                     	org	3145731
   263   300003  FF                 	db	255
   264                           
   265                           ;Config register CONFIG3L @ 0x300004
   266                           ;	WDT Period Select bits
   267                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   268                           ;	WDT operating mode
   269                           ;	WDTE = OFF, WDT Disabled
   270   300004                     	org	3145732
   271   300004  9F                 	db	159
   272                           
   273                           ;Config register CONFIG3H @ 0x300005
   274                           ;	WDT Window Select bits
   275                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   276                           ;	WDT input clock selector
   277                           ;	WDTCCS = SC, Software Control
   278   300005                     	org	3145733
   279   300005  FF                 	db	255
   280                           
   281                           ;Config register CONFIG4L @ 0x300006
   282                           ;	Write Protection Block 0
   283                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   284                           ;	Write Protection Block 1
   285                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   286                           ;	Write Protection Block 2
   287                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   288                           ;	Write Protection Block 3
   289                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   290   300006                     	org	3145734
   291   300006  FF                 	db	255
   292                           
   293                           ;Config register CONFIG4H @ 0x300007
   294                           ;	Configuration Register Write Protection bit
   295                           ;	WRTC = OFF, Configuration registers (300000-30000Bh) not write-protected
   296                           ;	Boot Block Write Protection bit
   297                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   298                           ;	Data EEPROM Write Protection bit
   299                           ;	WRTD = OFF, Data EEPROM not write-protected
   300                           ;	Scanner Enable bit
   301                           ;	SCANE = ON, Scanner module is available for use, SCANMD bit can control the module
   302                           ;	Low Voltage Programming Enable bit
   303                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   304   300007                     	org	3145735
   305   300007  FF                 	db	255
   306                           
   307                           ;Config register CONFIG5L @ 0x300008
   308                           ;	UserNVM Program Memory Code Protection bit
   309                           ;	CP = OFF, UserNVM code protection disabled
   310                           ;	DataNVM Memory Code Protection bit
   311                           ;	CPD = OFF, DataNVM code protection disabled
   312   300008                     	org	3145736
   313   300008  FF                 	db	255
   314                           
   315                           ;Config register CONFIG5H @ 0x300009
   316                           ;	unspecified, using default values
   317   300009                     	org	3145737
   318   300009  FF                 	db	255
   319                           
   320                           ;Config register CONFIG6L @ 0x30000A
   321                           ;	Table Read Protection Block 0
   322                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   323                           ;	Table Read Protection Block 1
   324                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   325                           ;	Table Read Protection Block 2
   326                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   327                           ;	Table Read Protection Block 3
   328                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   329   30000A                     	org	3145738
   330   30000A  FF                 	db	255
   331                           
   332                           ;Config register CONFIG6H @ 0x30000B
   333                           ;	Boot Block Table Read Protection bit
   334                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   335   30000B                     	org	3145739
   336   30000B  FF                 	db	255
   337                           tosu	equ	0xFFF
   338                           tosh	equ	0xFFE
   339                           tosl	equ	0xFFD
   340                           stkptr	equ	0xFFC
   341                           pclatu	equ	0xFFB
   342                           pclath	equ	0xFFA
   343                           pcl	equ	0xFF9
   344                           tblptru	equ	0xFF8
   345                           tblptrh	equ	0xFF7
   346                           tblptrl	equ	0xFF6
   347                           tablat	equ	0xFF5
   348                           prodh	equ	0xFF4
   349                           prodl	equ	0xFF3
   350                           indf0	equ	0xFEF
   351                           postinc0	equ	0xFEE
   352                           postdec0	equ	0xFED
   353                           preinc0	equ	0xFEC
   354                           plusw0	equ	0xFEB
   355                           fsr0h	equ	0xFEA
   356                           fsr0l	equ	0xFE9
   357                           wreg	equ	0xFE8
   358                           indf1	equ	0xFE7
   359                           postinc1	equ	0xFE6
   360                           postdec1	equ	0xFE5
   361                           preinc1	equ	0xFE4
   362                           plusw1	equ	0xFE3
   363                           fsr1h	equ	0xFE2
   364                           fsr1l	equ	0xFE1
   365                           bsr	equ	0xFE0
   366                           indf2	equ	0xFDF
   367                           postinc2	equ	0xFDE
   368                           postdec2	equ	0xFDD
   369                           preinc2	equ	0xFDC
   370                           plusw2	equ	0xFDB
   371                           fsr2h	equ	0xFDA
   372                           fsr2l	equ	0xFD9
   373                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          74      0       0      21        0.0%
BITBIGSFRlh          3      0       0      22        0.0%
BITBIGSFRll         F8      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Oct 13 10:07:11 2022

                     l15 7FB8                       u17 7FCA                       u27 7FEA  
                    l700 7FDC                      l702 7FE0                      l694 7FB0  
                    l696 7FC0                      l698 7FD8                      wreg 000FE8  
                   _LATC 000F85                     _LATD 000F86                     _main 7FB0  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISC 000F8A                    _TRISD 000F8B          __initialization 7FAA  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FAA  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FAA                  __ramtop 0800  
                __ptext0 7FB0     end_of_initialization 7FAA      start_initialization 7FAA  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
