#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62b8bf6e1d90 .scope module, "cpu_tb" "cpu_tb" 2 2;
 .timescale -9 -12;
P_0x62b8bf6a5b80 .param/l "INSTR_COUNT" 1 2 6, +C4<00000000000000000000000000001000>;
v0x62b8bf717e70_0 .var "clk", 0 0;
v0x62b8bf717f10_0 .var/real "cpi", 0 0;
v0x62b8bf717fd0_0 .var "reset", 0 0;
S_0x62b8bf6de540 .scope module, "UUT" "cpu_top" 2 10, 3 2 0, S_0x62b8bf6e1d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
o0x7562bfa8af38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x62b8bf6eaab0 .functor BUFZ 1, o0x7562bfa8af38, C4<0>, C4<0>, C4<0>;
L_0x62b8bf6c9420 .functor BUFZ 5, v0x62b8bf712fa0_0, C4<00000>, C4<00000>, C4<00000>;
v0x62b8bf714cd0_0 .net "ALUOp", 1 0, v0x62b8bf6eac70_0;  1 drivers
v0x62b8bf714de0_0 .net "ALUSrc", 0 0, v0x62b8bf70cec0_0;  1 drivers
v0x62b8bf714e80_0 .net "ALUSrc_indec", 0 0, v0x62b8bf70f900_0;  1 drivers
v0x62b8bf714f50_0 .net "MemRead", 0 0, v0x62b8bf70cf80_0;  1 drivers
v0x62b8bf715040_0 .net "MemRead_exmem", 0 0, v0x62b8bf70e5c0_0;  1 drivers
v0x62b8bf715180_0 .net "MemRead_indec", 0 0, v0x62b8bf70faa0_0;  1 drivers
v0x62b8bf715270_0 .net "MemToReg", 0 0, v0x62b8bf70d020_0;  1 drivers
v0x62b8bf715360_0 .net "MemToReg_exmem", 0 0, v0x62b8bf70e720_0;  1 drivers
v0x62b8bf715450_0 .net "MemToReg_indec", 0 0, v0x62b8bf70fc70_0;  1 drivers
o0x7562bfa8af08 .functor BUFZ 1, C4<z>; HiZ drive
v0x62b8bf715580_0 .net "MemToReg_memwb", 0 0, o0x7562bfa8af08;  0 drivers
o0x7562bfa89d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x62b8bf715620_0 .net "MemWrite", 0 0, o0x7562bfa89d08;  0 drivers
v0x62b8bf7156c0_0 .net "MemWrite_exmem", 0 0, v0x62b8bf70e880_0;  1 drivers
v0x62b8bf7157b0_0 .net "MemWrite_indec", 0 0, v0x62b8bf70fe30_0;  1 drivers
v0x62b8bf7158a0_0 .net "RegWrite", 0 0, v0x62b8bf70d1f0_0;  1 drivers
v0x62b8bf715990_0 .net "RegWrite_exmem", 0 0, v0x62b8bf70ea10_0;  1 drivers
v0x62b8bf715a80_0 .net "RegWrite_indec", 0 0, v0x62b8bf70ffa0_0;  1 drivers
v0x62b8bf715b70_0 .net "RegWrite_memwb", 0 0, o0x7562bfa8af38;  0 drivers
v0x62b8bf715c10_0 .net "RegWrite_wb", 0 0, L_0x62b8bf6eaab0;  1 drivers
L_0x7562bfa40018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x62b8bf715cb0_0 .net/2u *"_ivl_0", 31 0, L_0x7562bfa40018;  1 drivers
v0x62b8bf715d50_0 .net *"_ivl_12", 31 0, L_0x62b8bf728ce0;  1 drivers
L_0x7562bfa40138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b8bf715e10_0 .net *"_ivl_15", 26 0, L_0x7562bfa40138;  1 drivers
v0x62b8bf715ef0_0 .net "alu_b", 31 0, L_0x62b8bf728eb0;  1 drivers
L_0x7562bfa40180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x62b8bf715fb0_0 .net "alu_ctrl", 2 0, L_0x7562bfa40180;  1 drivers
v0x62b8bf716070_0 .net "alu_exmem", 31 0, v0x62b8bf70eb90_0;  1 drivers
v0x62b8bf716130_0 .net "alu_memwb", 31 0, v0x62b8bf712ce0_0;  1 drivers
v0x62b8bf7161f0_0 .net "alu_res", 31 0, v0x62b8bf6e1430_0;  1 drivers
v0x62b8bf7162e0_0 .net "alu_zero", 0 0, L_0x62b8bf729090;  1 drivers
v0x62b8bf716380_0 .net "clk", 0 0, v0x62b8bf717e70_0;  1 drivers
v0x62b8bf716420_0 .var "cycles", 31 0;
v0x62b8bf7164e0_0 .net "imm", 31 0, v0x62b8bf7124a0_0;  1 drivers
v0x62b8bf7165f0_0 .net "imm_indec", 31 0, v0x62b8bf7101e0_0;  1 drivers
v0x62b8bf7166b0_0 .net "instr", 31 0, L_0x62b8bf6de890;  1 drivers
v0x62b8bf7167a0_0 .net "instr_ifid", 31 0, v0x62b8bf7114f0_0;  1 drivers
v0x62b8bf716ac0_0 .net "mem_read_data", 31 0, L_0x62b8bf729570;  1 drivers
v0x62b8bf716bd0_0 .net "next_pc", 31 0, L_0x62b8bf728080;  1 drivers
v0x62b8bf716c90_0 .net "opcode", 6 0, L_0x62b8bf728490;  1 drivers
v0x62b8bf716d30_0 .net "pc", 31 0, v0x62b8bf7138b0_0;  1 drivers
v0x62b8bf716dd0_0 .net "pc_ifid", 31 0, v0x62b8bf7116c0_0;  1 drivers
v0x62b8bf716ee0_0 .net "pc_indec", 31 0, v0x62b8bf710320_0;  1 drivers
v0x62b8bf716fa0_0 .net "rd", 4 0, L_0x62b8bf7286c0;  1 drivers
v0x62b8bf717040_0 .net "rd_exmem", 4 0, v0x62b8bf70ee20_0;  1 drivers
v0x62b8bf717130_0 .net "rd_indec", 4 0, v0x62b8bf710460_0;  1 drivers
v0x62b8bf717240_0 .net "rd_memwb", 4 0, v0x62b8bf712fa0_0;  1 drivers
v0x62b8bf717300_0 .net "rd_wb", 4 0, L_0x62b8bf6c9420;  1 drivers
v0x62b8bf7173a0_0 .net "read_mem_memwb", 31 0, v0x62b8bf7131d0_0;  1 drivers
v0x62b8bf717440_0 .net "reset", 0 0, v0x62b8bf717fd0_0;  1 drivers
v0x62b8bf7174e0_0 .net "rs1", 4 0, L_0x62b8bf728580;  1 drivers
v0x62b8bf7175d0_0 .net "rs1_data", 31 0, L_0x62b8bf6f29e0;  1 drivers
v0x62b8bf7176e0_0 .net "rs1_data_indec", 31 0, v0x62b8bf710750_0;  1 drivers
v0x62b8bf7177f0_0 .net "rs1_indec", 4 0, v0x62b8bf710690_0;  1 drivers
v0x62b8bf7178b0_0 .net "rs2", 4 0, L_0x62b8bf728620;  1 drivers
v0x62b8bf7179a0_0 .net "rs2_data", 31 0, L_0x62b8bf6e1270;  1 drivers
v0x62b8bf717ab0_0 .net "rs2_data_indec", 31 0, v0x62b8bf710ac0_0;  1 drivers
v0x62b8bf717bc0_0 .net "rs2_exmem", 31 0, v0x62b8bf70f060_0;  1 drivers
v0x62b8bf717cd0_0 .net "rs2_indec", 4 0, v0x62b8bf7109e0_0;  1 drivers
v0x62b8bf717d90_0 .net "wb_data", 31 0, L_0x62b8bf729660;  1 drivers
L_0x62b8bf728080 .arith/sum 32, v0x62b8bf7138b0_0, L_0x7562bfa40018;
L_0x62b8bf728490 .part v0x62b8bf7114f0_0, 0, 7;
L_0x62b8bf728580 .part v0x62b8bf7114f0_0, 15, 5;
L_0x62b8bf728620 .part v0x62b8bf7114f0_0, 20, 5;
L_0x62b8bf7286c0 .part v0x62b8bf7114f0_0, 7, 5;
L_0x62b8bf728ce0 .concat [ 5 27 0 0], v0x62b8bf7109e0_0, L_0x7562bfa40138;
L_0x62b8bf728eb0 .functor MUXZ 32, L_0x62b8bf728ce0, v0x62b8bf7101e0_0, v0x62b8bf70f900_0, C4<>;
L_0x62b8bf729660 .functor MUXZ 32, v0x62b8bf712ce0_0, v0x62b8bf7131d0_0, o0x7562bfa8af08, C4<>;
S_0x62b8bf6ebd30 .scope module, "ALU" "alu" 3 63, 4 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7562bfa401c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b8bf6df060_0 .net/2u *"_ivl_0", 31 0, L_0x7562bfa401c8;  1 drivers
v0x62b8bf6f2b00_0 .net "a", 31 0, v0x62b8bf710750_0;  alias, 1 drivers
L_0x7562bfa40210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x62b8bf6f2ba0_0 .net "alu_ctrl", 2 0, L_0x7562bfa40210;  1 drivers
v0x62b8bf6e1390_0 .net "b", 31 0, L_0x62b8bf728eb0;  alias, 1 drivers
v0x62b8bf6e1430_0 .var "result", 31 0;
v0x62b8bf6eabd0_0 .net "zero", 0 0, L_0x62b8bf729090;  alias, 1 drivers
E_0x62b8bf6bb360 .event anyedge, v0x62b8bf6f2ba0_0, v0x62b8bf6f2b00_0, v0x62b8bf6e1390_0;
L_0x62b8bf729090 .cmp/eq 32, v0x62b8bf6e1430_0, L_0x7562bfa401c8;
S_0x62b8bf70cb90 .scope module, "CTRL" "control" 3 41, 5 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 2 "ALUOp";
v0x62b8bf6eac70_0 .var "ALUOp", 1 0;
v0x62b8bf70cec0_0 .var "ALUSrc", 0 0;
v0x62b8bf70cf80_0 .var "MemRead", 0 0;
v0x62b8bf70d020_0 .var "MemToReg", 0 0;
v0x62b8bf70d0e0_0 .var "MemWrite", 0 0;
v0x62b8bf70d1f0_0 .var "RegWrite", 0 0;
v0x62b8bf70d2b0_0 .net "opcode", 6 0, L_0x62b8bf728490;  alias, 1 drivers
E_0x62b8bf686590 .event anyedge, v0x62b8bf70d2b0_0;
S_0x62b8bf70d470 .scope module, "DM" "dmem" 3 84, 6 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
v0x62b8bf70d710_0 .net "MemRead", 0 0, v0x62b8bf70e5c0_0;  alias, 1 drivers
v0x62b8bf70d7f0_0 .net "MemWrite", 0 0, v0x62b8bf70e880_0;  alias, 1 drivers
v0x62b8bf70d8b0_0 .net *"_ivl_0", 31 0, L_0x62b8bf7291d0;  1 drivers
v0x62b8bf70d970_0 .net *"_ivl_3", 7 0, L_0x62b8bf729270;  1 drivers
v0x62b8bf70da50_0 .net *"_ivl_4", 9 0, L_0x62b8bf7293a0;  1 drivers
L_0x7562bfa40258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b8bf70db80_0 .net *"_ivl_7", 1 0, L_0x7562bfa40258;  1 drivers
L_0x7562bfa402a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b8bf70dc60_0 .net/2u *"_ivl_8", 31 0, L_0x7562bfa402a0;  1 drivers
v0x62b8bf70dd40_0 .net "addr", 31 0, v0x62b8bf70eb90_0;  alias, 1 drivers
v0x62b8bf70de20_0 .net "clk", 0 0, v0x62b8bf717e70_0;  alias, 1 drivers
v0x62b8bf70dee0 .array "mem", 255 0, 31 0;
v0x62b8bf70dfa0_0 .net "rdata", 31 0, L_0x62b8bf729570;  alias, 1 drivers
v0x62b8bf70e080_0 .net "wdata", 31 0, v0x62b8bf70f060_0;  alias, 1 drivers
E_0x62b8bf6f5f60 .event posedge, v0x62b8bf70de20_0;
L_0x62b8bf7291d0 .array/port v0x62b8bf70dee0, L_0x62b8bf7293a0;
L_0x62b8bf729270 .part v0x62b8bf70eb90_0, 2, 8;
L_0x62b8bf7293a0 .concat [ 8 2 0 0], L_0x62b8bf729270, L_0x7562bfa40258;
L_0x62b8bf729570 .functor MUXZ 32, L_0x7562bfa402a0, L_0x62b8bf7291d0, v0x62b8bf70e5c0_0, C4<>;
S_0x62b8bf70e260 .scope module, "EXMEM" "ex_mem" 3 70, 7 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemRead_in";
    .port_info 4 /INPUT 1 "MemWrite_in";
    .port_info 5 /INPUT 1 "MemToReg_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 32 "rs2_data_in";
    .port_info 8 /INPUT 5 "rd_in";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemRead";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "MemToReg";
    .port_info 13 /OUTPUT 32 "alu_result";
    .port_info 14 /OUTPUT 32 "rs2_data";
    .port_info 15 /OUTPUT 5 "rd";
v0x62b8bf70e5c0_0 .var "MemRead", 0 0;
v0x62b8bf70e680_0 .net "MemRead_in", 0 0, v0x62b8bf70faa0_0;  alias, 1 drivers
v0x62b8bf70e720_0 .var "MemToReg", 0 0;
v0x62b8bf70e7c0_0 .net "MemToReg_in", 0 0, v0x62b8bf70fc70_0;  alias, 1 drivers
v0x62b8bf70e880_0 .var "MemWrite", 0 0;
v0x62b8bf70e970_0 .net "MemWrite_in", 0 0, v0x62b8bf70fe30_0;  alias, 1 drivers
v0x62b8bf70ea10_0 .var "RegWrite", 0 0;
v0x62b8bf70ead0_0 .net "RegWrite_in", 0 0, v0x62b8bf70ffa0_0;  alias, 1 drivers
v0x62b8bf70eb90_0 .var "alu_result", 31 0;
v0x62b8bf70ec80_0 .net "alu_result_in", 31 0, v0x62b8bf6e1430_0;  alias, 1 drivers
v0x62b8bf70ed50_0 .net "clk", 0 0, v0x62b8bf717e70_0;  alias, 1 drivers
v0x62b8bf70ee20_0 .var "rd", 4 0;
v0x62b8bf70eec0_0 .net "rd_in", 4 0, v0x62b8bf710460_0;  alias, 1 drivers
v0x62b8bf70efa0_0 .net "reset", 0 0, v0x62b8bf717fd0_0;  alias, 1 drivers
v0x62b8bf70f060_0 .var "rs2_data", 31 0;
v0x62b8bf70f150_0 .net "rs2_data_in", 31 0, v0x62b8bf710ac0_0;  alias, 1 drivers
E_0x62b8bf6bb610 .event posedge, v0x62b8bf70efa0_0, v0x62b8bf70de20_0;
S_0x62b8bf70f4a0 .scope module, "IDEX" "id_ex" 3 50, 8 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemRead_in";
    .port_info 4 /INPUT 1 "MemWrite_in";
    .port_info 5 /INPUT 1 "MemToReg_in";
    .port_info 6 /INPUT 1 "ALUSrc_in";
    .port_info 7 /INPUT 32 "pc_in";
    .port_info 8 /INPUT 32 "rs1_data_in";
    .port_info 9 /INPUT 32 "rs2_data_in";
    .port_info 10 /INPUT 5 "rs1_in";
    .port_info 11 /INPUT 5 "rs2_in";
    .port_info 12 /INPUT 5 "rd_in";
    .port_info 13 /INPUT 32 "imm_in";
    .port_info 14 /OUTPUT 1 "RegWrite";
    .port_info 15 /OUTPUT 1 "MemRead";
    .port_info 16 /OUTPUT 1 "MemWrite";
    .port_info 17 /OUTPUT 1 "MemToReg";
    .port_info 18 /OUTPUT 1 "ALUSrc";
    .port_info 19 /OUTPUT 32 "pc";
    .port_info 20 /OUTPUT 32 "rs1_data";
    .port_info 21 /OUTPUT 32 "rs2_data";
    .port_info 22 /OUTPUT 5 "rs1";
    .port_info 23 /OUTPUT 5 "rs2";
    .port_info 24 /OUTPUT 5 "rd";
    .port_info 25 /OUTPUT 32 "imm";
v0x62b8bf70f900_0 .var "ALUSrc", 0 0;
v0x62b8bf70f9e0_0 .net "ALUSrc_in", 0 0, v0x62b8bf70cec0_0;  alias, 1 drivers
v0x62b8bf70faa0_0 .var "MemRead", 0 0;
v0x62b8bf70fba0_0 .net "MemRead_in", 0 0, v0x62b8bf70cf80_0;  alias, 1 drivers
v0x62b8bf70fc70_0 .var "MemToReg", 0 0;
v0x62b8bf70fd60_0 .net "MemToReg_in", 0 0, v0x62b8bf70d020_0;  alias, 1 drivers
v0x62b8bf70fe30_0 .var "MemWrite", 0 0;
v0x62b8bf70ff00_0 .net "MemWrite_in", 0 0, o0x7562bfa89d08;  alias, 0 drivers
v0x62b8bf70ffa0_0 .var "RegWrite", 0 0;
v0x62b8bf710070_0 .net "RegWrite_in", 0 0, v0x62b8bf70d1f0_0;  alias, 1 drivers
v0x62b8bf710140_0 .net "clk", 0 0, v0x62b8bf717e70_0;  alias, 1 drivers
v0x62b8bf7101e0_0 .var "imm", 31 0;
v0x62b8bf710280_0 .net "imm_in", 31 0, v0x62b8bf7124a0_0;  alias, 1 drivers
v0x62b8bf710320_0 .var "pc", 31 0;
v0x62b8bf7103c0_0 .net "pc_in", 31 0, v0x62b8bf7116c0_0;  alias, 1 drivers
v0x62b8bf710460_0 .var "rd", 4 0;
v0x62b8bf710500_0 .net "rd_in", 4 0, L_0x62b8bf7286c0;  alias, 1 drivers
v0x62b8bf7105c0_0 .net "reset", 0 0, v0x62b8bf717fd0_0;  alias, 1 drivers
v0x62b8bf710690_0 .var "rs1", 4 0;
v0x62b8bf710750_0 .var "rs1_data", 31 0;
v0x62b8bf710840_0 .net "rs1_data_in", 31 0, L_0x62b8bf6f29e0;  alias, 1 drivers
v0x62b8bf710900_0 .net "rs1_in", 4 0, L_0x62b8bf728580;  alias, 1 drivers
v0x62b8bf7109e0_0 .var "rs2", 4 0;
v0x62b8bf710ac0_0 .var "rs2_data", 31 0;
v0x62b8bf710bb0_0 .net "rs2_data_in", 31 0, L_0x62b8bf6e1270;  alias, 1 drivers
v0x62b8bf710c70_0 .net "rs2_in", 4 0, L_0x62b8bf728620;  alias, 1 drivers
S_0x62b8bf711090 .scope module, "IFID" "if_id" 3 20, 9 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instr_out";
v0x62b8bf711350_0 .net "clk", 0 0, v0x62b8bf717e70_0;  alias, 1 drivers
v0x62b8bf711410_0 .net "instr_in", 31 0, L_0x62b8bf6de890;  alias, 1 drivers
v0x62b8bf7114f0_0 .var "instr_out", 31 0;
v0x62b8bf7115e0_0 .net "pc_in", 31 0, v0x62b8bf7138b0_0;  alias, 1 drivers
v0x62b8bf7116c0_0 .var "pc_out", 31 0;
v0x62b8bf7117d0_0 .net "reset", 0 0, v0x62b8bf717fd0_0;  alias, 1 drivers
S_0x62b8bf7119a0 .scope module, "IMEM" "imem" 3 16, 10 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x62b8bf6de890 .functor BUFZ 32, L_0x62b8bf728170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b8bf711ba0_0 .net *"_ivl_0", 31 0, L_0x62b8bf728170;  1 drivers
v0x62b8bf711ca0_0 .net *"_ivl_3", 7 0, L_0x62b8bf728210;  1 drivers
v0x62b8bf711d80_0 .net *"_ivl_4", 9 0, L_0x62b8bf7282b0;  1 drivers
L_0x7562bfa40060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b8bf711e40_0 .net *"_ivl_7", 1 0, L_0x7562bfa40060;  1 drivers
v0x62b8bf711f20_0 .net "addr", 31 0, v0x62b8bf7138b0_0;  alias, 1 drivers
v0x62b8bf712030_0 .net "instr", 31 0, L_0x62b8bf6de890;  alias, 1 drivers
v0x62b8bf712100 .array "mem", 255 0, 31 0;
L_0x62b8bf728170 .array/port v0x62b8bf712100, L_0x62b8bf7282b0;
L_0x62b8bf728210 .part v0x62b8bf7138b0_0, 2, 8;
L_0x62b8bf7282b0 .concat [ 8 2 0 0], L_0x62b8bf728210, L_0x7562bfa40060;
S_0x62b8bf712200 .scope module, "IMM" "imm_gen" 3 43, 11 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x62b8bf7124a0_0 .var "imm", 31 0;
v0x62b8bf7125b0_0 .net "instr", 31 0, v0x62b8bf7114f0_0;  alias, 1 drivers
v0x62b8bf712680_0 .net "opcode", 6 0, L_0x62b8bf728c40;  1 drivers
E_0x62b8bf712420 .event anyedge, v0x62b8bf712680_0, v0x62b8bf7114f0_0;
L_0x62b8bf728c40 .part v0x62b8bf7114f0_0, 0, 7;
S_0x62b8bf7127b0 .scope module, "MEMWB" "mem_wb" 3 90, 12 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemToReg_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "rd_in";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemToReg";
    .port_info 9 /OUTPUT 32 "read_data";
    .port_info 10 /OUTPUT 32 "alu_result";
    .port_info 11 /OUTPUT 5 "rd";
v0x62b8bf712990_0 .var "MemToReg", 0 0;
v0x62b8bf712a50_0 .net "MemToReg_in", 0 0, v0x62b8bf70e720_0;  alias, 1 drivers
v0x62b8bf712b40_0 .var "RegWrite", 0 0;
v0x62b8bf712c10_0 .net "RegWrite_in", 0 0, v0x62b8bf70ea10_0;  alias, 1 drivers
v0x62b8bf712ce0_0 .var "alu_result", 31 0;
v0x62b8bf712d80_0 .net "alu_result_in", 31 0, v0x62b8bf70eb90_0;  alias, 1 drivers
v0x62b8bf712e70_0 .net "clk", 0 0, v0x62b8bf717e70_0;  alias, 1 drivers
v0x62b8bf712fa0_0 .var "rd", 4 0;
v0x62b8bf713080_0 .net "rd_in", 4 0, v0x62b8bf70ee20_0;  alias, 1 drivers
v0x62b8bf7131d0_0 .var "read_data", 31 0;
v0x62b8bf713290_0 .net "read_data_in", 31 0, L_0x62b8bf729570;  alias, 1 drivers
v0x62b8bf713350_0 .net "reset", 0 0, v0x62b8bf717fd0_0;  alias, 1 drivers
S_0x62b8bf713550 .scope module, "PC" "pc" 3 15, 13 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v0x62b8bf713710_0 .net "clk", 0 0, v0x62b8bf717e70_0;  alias, 1 drivers
v0x62b8bf7137d0_0 .net "next_pc", 31 0, L_0x62b8bf728080;  alias, 1 drivers
v0x62b8bf7138b0_0 .var "pc", 31 0;
v0x62b8bf713980_0 .net "reset", 0 0, v0x62b8bf717fd0_0;  alias, 1 drivers
S_0x62b8bf713b30 .scope module, "RF" "regfile" 3 36, 14 1 0, S_0x62b8bf6de540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0x62b8bf6f29e0 .functor BUFZ 32, L_0x62b8bf728760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62b8bf6e1270 .functor BUFZ 32, L_0x62b8bf7289d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b8bf713de0_0 .net *"_ivl_0", 31 0, L_0x62b8bf728760;  1 drivers
v0x62b8bf713ee0_0 .net *"_ivl_10", 6 0, L_0x62b8bf728a70;  1 drivers
L_0x7562bfa400f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b8bf713fc0_0 .net *"_ivl_13", 1 0, L_0x7562bfa400f0;  1 drivers
v0x62b8bf714080_0 .net *"_ivl_2", 6 0, L_0x62b8bf728800;  1 drivers
L_0x7562bfa400a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b8bf714160_0 .net *"_ivl_5", 1 0, L_0x7562bfa400a8;  1 drivers
v0x62b8bf714290_0 .net *"_ivl_8", 31 0, L_0x62b8bf7289d0;  1 drivers
v0x62b8bf714370_0 .net "clk", 0 0, v0x62b8bf717e70_0;  alias, 1 drivers
v0x62b8bf714410_0 .var/i "i", 31 0;
v0x62b8bf7144f0_0 .net "rd", 4 0, L_0x62b8bf6c9420;  alias, 1 drivers
v0x62b8bf714660_0 .net "rd1", 31 0, L_0x62b8bf6f29e0;  alias, 1 drivers
v0x62b8bf714720_0 .net "rd2", 31 0, L_0x62b8bf6e1270;  alias, 1 drivers
v0x62b8bf7147f0 .array "regs", 31 0, 31 0;
v0x62b8bf714890_0 .net "rs1", 4 0, L_0x62b8bf728580;  alias, 1 drivers
v0x62b8bf714980_0 .net "rs2", 4 0, L_0x62b8bf728620;  alias, 1 drivers
v0x62b8bf714a50_0 .net "wd", 31 0, L_0x62b8bf729660;  alias, 1 drivers
v0x62b8bf714b10_0 .net "we", 0 0, L_0x62b8bf6eaab0;  alias, 1 drivers
L_0x62b8bf728760 .array/port v0x62b8bf7147f0, L_0x62b8bf728800;
L_0x62b8bf728800 .concat [ 5 2 0 0], L_0x62b8bf728580, L_0x7562bfa400a8;
L_0x62b8bf7289d0 .array/port v0x62b8bf7147f0, L_0x62b8bf728a70;
L_0x62b8bf728a70 .concat [ 5 2 0 0], L_0x62b8bf728620, L_0x7562bfa400f0;
    .scope S_0x62b8bf713550;
T_0 ;
    %wait E_0x62b8bf6bb610;
    %load/vec4 v0x62b8bf713980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf7138b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x62b8bf7137d0_0;
    %assign/vec4 v0x62b8bf7138b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62b8bf7119a0;
T_1 ;
    %pushi/vec4 10847667, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b8bf712100, 4, 0;
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b8bf712100, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x62b8bf711090;
T_2 ;
    %wait E_0x62b8bf6bb610;
    %load/vec4 v0x62b8bf7117d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf7116c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf7114f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62b8bf7115e0_0;
    %assign/vec4 v0x62b8bf7116c0_0, 0;
    %load/vec4 v0x62b8bf711410_0;
    %assign/vec4 v0x62b8bf7114f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62b8bf713b30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8bf714410_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x62b8bf714410_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x62b8bf714410_0;
    %store/vec4a v0x62b8bf7147f0, 4, 0;
    %load/vec4 v0x62b8bf714410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62b8bf714410_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x62b8bf713b30;
T_4 ;
    %wait E_0x62b8bf6f5f60;
    %load/vec4 v0x62b8bf714b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x62b8bf7144f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x62b8bf714a50_0;
    %load/vec4 v0x62b8bf7144f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b8bf7147f0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x62b8bf70cb90;
T_5 ;
    %wait E_0x62b8bf686590;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8bf70d1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8bf70cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8bf70d0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8bf70d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8bf70cec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b8bf6eac70_0, 0, 2;
    %load/vec4 v0x62b8bf70d2b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70d1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8bf70cec0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b8bf6eac70_0, 0, 2;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70d1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70cec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b8bf6eac70_0, 0, 2;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70d1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70d020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70cec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b8bf6eac70_0, 0, 2;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70d0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf70cec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b8bf6eac70_0, 0, 2;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x62b8bf712200;
T_6 ;
    %wait E_0x62b8bf712420;
    %load/vec4 v0x62b8bf712680_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8bf7124a0_0, 0, 32;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x62b8bf7125b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x62b8bf7125b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b8bf7124a0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x62b8bf7125b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x62b8bf7125b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b8bf7124a0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x62b8bf7125b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x62b8bf7125b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b8bf7125b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b8bf7124a0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x62b8bf70f4a0;
T_7 ;
    %wait E_0x62b8bf6bb610;
    %load/vec4 v0x62b8bf7105c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70ffa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70fc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70f900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf710320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf710750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf710ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62b8bf710690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62b8bf7109e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62b8bf710460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf7101e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x62b8bf710070_0;
    %assign/vec4 v0x62b8bf70ffa0_0, 0;
    %load/vec4 v0x62b8bf70fba0_0;
    %assign/vec4 v0x62b8bf70faa0_0, 0;
    %load/vec4 v0x62b8bf70ff00_0;
    %assign/vec4 v0x62b8bf70fe30_0, 0;
    %load/vec4 v0x62b8bf70fd60_0;
    %assign/vec4 v0x62b8bf70fc70_0, 0;
    %load/vec4 v0x62b8bf70f9e0_0;
    %assign/vec4 v0x62b8bf70f900_0, 0;
    %load/vec4 v0x62b8bf7103c0_0;
    %assign/vec4 v0x62b8bf710320_0, 0;
    %load/vec4 v0x62b8bf710840_0;
    %assign/vec4 v0x62b8bf710750_0, 0;
    %load/vec4 v0x62b8bf710bb0_0;
    %assign/vec4 v0x62b8bf710ac0_0, 0;
    %load/vec4 v0x62b8bf710900_0;
    %assign/vec4 v0x62b8bf710690_0, 0;
    %load/vec4 v0x62b8bf710c70_0;
    %assign/vec4 v0x62b8bf7109e0_0, 0;
    %load/vec4 v0x62b8bf710500_0;
    %assign/vec4 v0x62b8bf710460_0, 0;
    %load/vec4 v0x62b8bf710280_0;
    %assign/vec4 v0x62b8bf7101e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x62b8bf6ebd30;
T_8 ;
    %wait E_0x62b8bf6bb360;
    %load/vec4 v0x62b8bf6f2ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8bf6e1430_0, 0, 32;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x62b8bf6f2b00_0;
    %load/vec4 v0x62b8bf6e1390_0;
    %add;
    %store/vec4 v0x62b8bf6e1430_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x62b8bf6f2b00_0;
    %load/vec4 v0x62b8bf6e1390_0;
    %sub;
    %store/vec4 v0x62b8bf6e1430_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x62b8bf6f2b00_0;
    %load/vec4 v0x62b8bf6e1390_0;
    %and;
    %store/vec4 v0x62b8bf6e1430_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x62b8bf6f2b00_0;
    %load/vec4 v0x62b8bf6e1390_0;
    %or;
    %store/vec4 v0x62b8bf6e1430_0, 0, 32;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x62b8bf70e260;
T_9 ;
    %wait E_0x62b8bf6bb610;
    %load/vec4 v0x62b8bf70efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70e5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70e880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf70e720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf70eb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf70f060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62b8bf70ee20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x62b8bf70ead0_0;
    %assign/vec4 v0x62b8bf70ea10_0, 0;
    %load/vec4 v0x62b8bf70e680_0;
    %assign/vec4 v0x62b8bf70e5c0_0, 0;
    %load/vec4 v0x62b8bf70e970_0;
    %assign/vec4 v0x62b8bf70e880_0, 0;
    %load/vec4 v0x62b8bf70e7c0_0;
    %assign/vec4 v0x62b8bf70e720_0, 0;
    %load/vec4 v0x62b8bf70ec80_0;
    %assign/vec4 v0x62b8bf70eb90_0, 0;
    %load/vec4 v0x62b8bf70f150_0;
    %assign/vec4 v0x62b8bf70f060_0, 0;
    %load/vec4 v0x62b8bf70eec0_0;
    %assign/vec4 v0x62b8bf70ee20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x62b8bf70d470;
T_10 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b8bf70dee0, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b8bf70dee0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x62b8bf70d470;
T_11 ;
    %wait E_0x62b8bf6f5f60;
    %load/vec4 v0x62b8bf70d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x62b8bf70e080_0;
    %load/vec4 v0x62b8bf70dd40_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b8bf70dee0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x62b8bf7127b0;
T_12 ;
    %wait E_0x62b8bf6bb610;
    %load/vec4 v0x62b8bf713350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf712b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8bf712990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf7131d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8bf712ce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62b8bf712fa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x62b8bf712c10_0;
    %assign/vec4 v0x62b8bf712b40_0, 0;
    %load/vec4 v0x62b8bf712a50_0;
    %assign/vec4 v0x62b8bf712990_0, 0;
    %load/vec4 v0x62b8bf713290_0;
    %assign/vec4 v0x62b8bf7131d0_0, 0;
    %load/vec4 v0x62b8bf712d80_0;
    %assign/vec4 v0x62b8bf712ce0_0, 0;
    %load/vec4 v0x62b8bf713080_0;
    %assign/vec4 v0x62b8bf712fa0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x62b8bf6de540;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8bf716420_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x62b8bf6de540;
T_14 ;
    %wait E_0x62b8bf6f5f60;
    %load/vec4 v0x62b8bf716420_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x62b8bf716420_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x62b8bf6e1d90;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8bf717e70_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x62b8bf6e1d90;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v0x62b8bf717e70_0;
    %inv;
    %store/vec4 v0x62b8bf717e70_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x62b8bf6e1d90;
T_17 ;
    %vpi_call 2 20 "$dumpfile", "wave/cpu_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62b8bf6e1d90 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x62b8bf6e1d90;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8bf717fd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8bf717fd0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 31 "$display", "=== Simulation Summary ===" {0 0 0};
    %vpi_call 2 32 "$display", "Total Cycles = %0d", v0x62b8bf716420_0 {0 0 0};
    %load/vec4 v0x62b8bf716420_0;
    %cvt/rv;
    %pushi/real 1073741824, 4069; load=8.00000
    %div/wr;
    %store/real v0x62b8bf717f10_0;
    %vpi_call 2 35 "$display", "CPI = %0f", v0x62b8bf717f10_0 {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "src/cpu_top.v";
    "src/alu.v";
    "src/control.v";
    "src/dmem.v";
    "src/ex_mem.v";
    "src/id_ex.v";
    "src/if_id.v";
    "src/imem.v";
    "src/imm_gen.v";
    "src/mem_wb.v";
    "src/pc.v";
    "src/regfile.v";
