$date
	Thu Dec  8 15:26:36 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module sr0 $end
$var wire 32 ! add [31:0] $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 32 $ sr_in [31:0] $end
$var reg 16 % lsfr [15:0] $end
$var reg 16 & sr_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1001111111000111 %
bx $
0#
0"
bx !
$end
#5
1"
#10
1#
0"
#15
bx &
b1010011111100011 %
b100000000000 $
b111111100011 !
1"
#20
0"
#25
b1001111110001 !
b0 &
b1011101111110001 %
1"
#30
0"
#35
b110111111000 !
b1 &
b1011010111111000 %
1"
#40
0"
#45
b1001011111100 !
b0 &
b101101011111100 %
1"
#50
0"
#55
b1010101111110 !
b1 &
b10110101111110 %
1"
#60
0"
#65
b111010111111 !
b1011010111111 %
1"
#70
0"
#75
b101101011111 !
b0 &
b1110001101011111 %
1"
#80
0"
#85
b1000110101111 !
b1001100110101111 %
1"
#90
0"
#95
b110011010111 !
b1 &
b1010010011010111 %
1"
#100
0"
#105
b1001001101011 !
b0 &
b1011101001101011 %
1"
#110
0"
#115
b1 &
b1011010100110101 %
b11111111111111111111100000000000 $
b11111111111111111111110100110101 !
1"
#120
0"
#125
b11111111111111111111101010011010 !
b1111111111111111 &
b1011001010011010 %
1"
#130
0"
#135
b101001101 !
b101100101001101 %
1"
#140
0"
#145
b11111111111111111111110010100110 !
b0 &
b1100010010100110 %
1"
#150
0"
#155
b11111111111111111111101001010011 !
b1111111111111111 &
b110001001010011 %
1"
#160
0"
#165
b100101001 !
b1101100100101001 %
1"
#170
0"
#175
b11111111111111111111110010010100 !
b0 &
b1000010010010100 %
1"
#180
0"
#185
b11111111111111111111101001001010 !
b1111111111111111 &
b100001001001010 %
1"
#190
0"
#195
b11111111111111111111100100100101 !
b10000100100101 %
1"
#200
0"
#205
b10010010 !
b1111100010010010 %
1"
#210
0"
#215
b10001001001 !
b0 &
b111110001001001 %
1"
