project -load "C:/Users/curlywei/Documents/roc-fpga/src_old/synthesis/ROC_top_syn.prj"
project -run -clean
project -save
