<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml BH_com.twx BH_com.ncd -o BH_com.twr BH_com.pcf -ucf
BPC3003-Papilio_One-general.ucf

</twCmdLine><twDesign>BH_com.ncd</twDesign><twDesignPath>BH_com.ncd</twDesignPath><twPCF>BH_com.pcf</twPCF><twPcfPath>BH_com.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="PERIOD=31.25ns;" ScopeName="">NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;</twConstName><twItemCnt>77993</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3833</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.434</twMinPer></twConstHead><twPathRptBanner iPaths="60" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_cpu_greg253.WE (SLICE_X2Y84.SR), 60 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.816</twSlack><twSrc BELType="FF">cpu_waddr_4</twSrc><twDest BELType="RAM">Mram_cpu_greg253.WE</twDest><twTotPathDel>15.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu_waddr_4</twSrc><twDest BELType='RAM'>Mram_cpu_greg253.WE</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cpu_waddr&lt;5&gt;</twComp><twBEL>cpu_waddr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.820</twDelInfo><twComp>cpu_waddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vram_1_addrb&lt;6&gt;</twComp><twBEL>and0001_cmp_eq0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>N2091</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>N110</twComp><twBEL>and0001_cmp_eq00001_wg_lut&lt;5&gt;</twBEL><twBEL>and0001_cmp_eq00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>write_ctrl</twComp><twBEL>_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vram_1_addrb&lt;5&gt;</twComp><twBEL>write_ctrl4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.806</twDelInfo><twComp>write_ctrl4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N603</twComp><twBEL>Mram_cpu_greg253.WE</twBEL></twPathDel><twLogDel>4.267</twLogDel><twRouteDel>11.167</twRouteDel><twTotDel>15.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.152</twSlack><twSrc BELType="FF">cpu_waddr_5</twSrc><twDest BELType="RAM">Mram_cpu_greg253.WE</twDest><twTotPathDel>15.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu_waddr_5</twSrc><twDest BELType='RAM'>Mram_cpu_greg253.WE</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y39.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu_waddr&lt;5&gt;</twComp><twBEL>cpu_waddr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>cpu_waddr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vram_1_addrb&lt;6&gt;</twComp><twBEL>and0001_cmp_eq0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>N2091</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>N110</twComp><twBEL>and0001_cmp_eq00001_wg_lut&lt;5&gt;</twBEL><twBEL>and0001_cmp_eq00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>write_ctrl</twComp><twBEL>_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vram_1_addrb&lt;5&gt;</twComp><twBEL>write_ctrl4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.806</twDelInfo><twComp>write_ctrl4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N603</twComp><twBEL>Mram_cpu_greg253.WE</twBEL></twPathDel><twLogDel>4.207</twLogDel><twRouteDel>10.891</twRouteDel><twTotDel>15.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.440</twSlack><twSrc BELType="FF">cpu_waddr_6</twSrc><twDest BELType="RAM">Mram_cpu_greg253.WE</twDest><twTotPathDel>14.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu_waddr_6</twSrc><twDest BELType='RAM'>Mram_cpu_greg253.WE</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>cpu_waddr&lt;7&gt;</twComp><twBEL>cpu_waddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.F4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>cpu_waddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vram_1_addrb&lt;6&gt;</twComp><twBEL>and0001_cmp_eq0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>N2091</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>N110</twComp><twBEL>and0001_cmp_eq00001_wg_lut&lt;5&gt;</twBEL><twBEL>and0001_cmp_eq00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>write_ctrl</twComp><twBEL>_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_and0000_0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>vram_1_addrb&lt;5&gt;</twComp><twBEL>write_ctrl4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.806</twDelInfo><twComp>write_ctrl4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N603</twComp><twBEL>Mram_cpu_greg253.WE</twBEL></twPathDel><twLogDel>4.267</twLogDel><twRouteDel>10.543</twRouteDel><twTotDel>14.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6323" iCriticalPaths="0" sType="EndPoint">Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X0Y5.ADDRA5), 6323 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.039</twSlack><twSrc BELType="FF">ppu_clkcnt_2</twSrc><twDest BELType="RAM">vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twTotPathDel>15.211</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ppu_clkcnt_2</twSrc><twDest BELType='RAM'>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X13Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp><twBEL>ppu_clkcnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>vram_1_addra_add0001&lt;2&gt;</twComp><twBEL>ppu_clkcnt&lt;2&gt;_rt</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;2&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>vram_1_addra_add0001&lt;4&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;4&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>vram_1_addra_add0001&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;6&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>vram_1_addra_add0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y3.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>vram_1_addra_add0002&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_not0001&lt;7&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;8&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;8&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;10&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;10&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;12&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;12&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;14&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;14&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;16&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;16&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;18&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;18&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;20&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;20&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;22&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;22&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y12.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>vram_1_addra_add0002&lt;24&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;24&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>vram_1_addra_add0002&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp><twBEL>vram_1_addra_not0004&lt;23&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;24&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;26&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;28&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vram_1_addra_mux0002&lt;1&gt;</twComp><twBEL>vram_1_addra_mux0002&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.211</twDelInfo><twComp>vram_1_addra_mux0002&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram</twComp><twBEL>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twLogDel>8.692</twLogDel><twRouteDel>6.519</twRouteDel><twTotDel>15.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.063</twSlack><twSrc BELType="FF">ppu_clkcnt_2</twSrc><twDest BELType="RAM">vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twTotPathDel>15.187</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ppu_clkcnt_2</twSrc><twDest BELType='RAM'>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X13Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp><twBEL>ppu_clkcnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>vram_1_addra_add0001&lt;2&gt;</twComp><twBEL>ppu_clkcnt&lt;2&gt;_rt</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;2&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>vram_1_addra_add0001&lt;4&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;4&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>vram_1_addra_add0001&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;6&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>vram_1_addra_add0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y3.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>vram_1_addra_add0002&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_not0001&lt;7&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;8&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;8&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;10&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;10&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;12&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;12&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;14&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;14&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;16&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;16&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;18&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;18&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y10.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>vram_1_addra_add0002&lt;20&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;20&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>vram_1_addra_add0002&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twComp><twBEL>vram_1_addra_not0004&lt;19&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;20&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;22&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;24&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;26&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;28&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vram_1_addra_mux0002&lt;1&gt;</twComp><twBEL>vram_1_addra_mux0002&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.211</twDelInfo><twComp>vram_1_addra_mux0002&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram</twComp><twBEL>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twLogDel>8.668</twLogDel><twRouteDel>6.519</twRouteDel><twTotDel>15.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.087</twSlack><twSrc BELType="FF">ppu_clkcnt_2</twSrc><twDest BELType="RAM">vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twTotPathDel>15.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ppu_clkcnt_2</twSrc><twDest BELType='RAM'>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X13Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp><twBEL>ppu_clkcnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>vram_1_addra_add0001&lt;2&gt;</twComp><twBEL>ppu_clkcnt&lt;2&gt;_rt</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;2&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>vram_1_addra_add0001&lt;4&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;4&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>vram_1_addra_add0001&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;6&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>vram_1_addra_add0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y3.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>vram_1_addra_add0002&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_not0001&lt;7&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;8&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;8&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;10&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;10&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;12&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;12&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;14&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;14&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y8.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>vram_1_addra_add0002&lt;16&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;16&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>vram_1_addra_add0002&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;15&gt;</twComp><twBEL>vram_1_addra_not0004&lt;15&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;17&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;16&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;18&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;20&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;22&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;24&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;26&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;28&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>vram_1_addra_mux0002&lt;1&gt;</twComp><twBEL>vram_1_addra_mux0002&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.211</twDelInfo><twComp>vram_1_addra_mux0002&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram</twComp><twBEL>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twLogDel>8.644</twLogDel><twRouteDel>6.519</twRouteDel><twTotDel>15.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6700" iCriticalPaths="0" sType="EndPoint">Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X0Y5.ADDRA8), 6700 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.084</twSlack><twSrc BELType="FF">ppu_clkcnt_2</twSrc><twDest BELType="RAM">vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twTotPathDel>15.166</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ppu_clkcnt_2</twSrc><twDest BELType='RAM'>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X13Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp><twBEL>ppu_clkcnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>vram_1_addra_add0001&lt;2&gt;</twComp><twBEL>ppu_clkcnt&lt;2&gt;_rt</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;2&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>vram_1_addra_add0001&lt;4&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;4&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>vram_1_addra_add0001&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;6&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>vram_1_addra_add0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y3.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>vram_1_addra_add0002&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_not0001&lt;7&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;8&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;8&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;10&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;10&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;12&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;12&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;14&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;14&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;16&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;16&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;18&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;18&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;20&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;20&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;22&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;22&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y12.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>vram_1_addra_add0002&lt;24&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;24&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>vram_1_addra_add0002&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp><twBEL>vram_1_addra_not0004&lt;23&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;24&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;26&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;28&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y7.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y7.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vram_1_addra_mux0002&lt;4&gt;</twComp><twBEL>vram_1_addra_mux0002&lt;4&gt;112011</twBEL><twBEL>vram_1_addra_mux0002&lt;4&gt;11201_f5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>vram_1_addra_mux0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram</twComp><twBEL>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twLogDel>9.140</twLogDel><twRouteDel>6.026</twRouteDel><twTotDel>15.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.108</twSlack><twSrc BELType="FF">ppu_clkcnt_2</twSrc><twDest BELType="RAM">vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twTotPathDel>15.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ppu_clkcnt_2</twSrc><twDest BELType='RAM'>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X13Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp><twBEL>ppu_clkcnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>vram_1_addra_add0001&lt;2&gt;</twComp><twBEL>ppu_clkcnt&lt;2&gt;_rt</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;2&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>vram_1_addra_add0001&lt;4&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;4&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>vram_1_addra_add0001&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;6&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>vram_1_addra_add0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y3.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>vram_1_addra_add0002&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_not0001&lt;7&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;8&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;8&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;10&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;10&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;12&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;12&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;14&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;14&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;16&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;16&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;18&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;18&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y10.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>vram_1_addra_add0002&lt;20&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;20&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>vram_1_addra_add0002&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twComp><twBEL>vram_1_addra_not0004&lt;19&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;20&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;22&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;24&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;26&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;28&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y7.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y7.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vram_1_addra_mux0002&lt;4&gt;</twComp><twBEL>vram_1_addra_mux0002&lt;4&gt;112011</twBEL><twBEL>vram_1_addra_mux0002&lt;4&gt;11201_f5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>vram_1_addra_mux0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram</twComp><twBEL>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twLogDel>9.116</twLogDel><twRouteDel>6.026</twRouteDel><twTotDel>15.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.132</twSlack><twSrc BELType="FF">ppu_clkcnt_2</twSrc><twDest BELType="RAM">vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twTotPathDel>15.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>31.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ppu_clkcnt_2</twSrc><twDest BELType='RAM'>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X13Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp><twBEL>ppu_clkcnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>ppu_clkcnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>vram_1_addra_add0001&lt;2&gt;</twComp><twBEL>ppu_clkcnt&lt;2&gt;_rt</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;2&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>vram_1_addra_add0001&lt;4&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;4&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>vram_1_addra_add0001&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_add0001_cy&lt;6&gt;</twBEL><twBEL>Madd_vram_1_addra_add0001_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>vram_1_addra_add0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y3.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>vram_1_addra_add0002&lt;6&gt;</twComp><twBEL>Madd_vram_1_addra_not0001&lt;7&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;8&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;8&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;10&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;10&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;12&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;12&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>vram_1_addra_add0002&lt;14&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;14&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_add0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y8.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>vram_1_addra_add0002&lt;16&gt;</twComp><twBEL>Madd_vram_1_addra_add0002_cy&lt;16&gt;</twBEL><twBEL>Madd_vram_1_addra_add0002_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>vram_1_addra_add0002&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;15&gt;</twComp><twBEL>vram_1_addra_not0004&lt;15&gt;1_INV_0</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;17&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;16&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;18&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;20&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;22&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;24&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;26&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;28&gt;</twBEL><twBEL>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Madd_vram_1_addra_addsub0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp><twBEL>Madd_vram_1_addra_addsub0001_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y7.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>vram_1_addra_addsub0001&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y7.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>vram_1_addra_mux0002&lt;4&gt;</twComp><twBEL>vram_1_addra_mux0002&lt;4&gt;112011</twBEL><twBEL>vram_1_addra_mux0002&lt;4&gt;11201_f5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>vram_1_addra_mux0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram</twComp><twBEL>vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A</twBEL></twPathDel><twLogDel>9.092</twLogDel><twRouteDel>6.026</twRouteDel><twTotDel>15.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_cpu_greg1.SLICEM_G (SLICE_X30Y45.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.906</twSlack><twSrc BELType="FF">cpu_wdata_0</twSrc><twDest BELType="RAM">Mram_cpu_greg1.SLICEM_G</twDest><twTotPathDel>0.907</twTotPathDel><twClkSkew dest = "0.019" src = "0.018">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cpu_wdata_0</twSrc><twDest BELType='RAM'>Mram_cpu_greg1.SLICEM_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>cpu_wdata&lt;0&gt;</twComp><twBEL>cpu_wdata_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.BY</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.512</twDelInfo><twComp>cpu_wdata&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y45.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>N99</twComp><twBEL>Mram_cpu_greg1.SLICEM_G</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.512</twRouteDel><twTotDel>0.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_cpu_greg5.SLICEM_G (SLICE_X30Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.910</twSlack><twSrc BELType="FF">cpu_wdata_0</twSrc><twDest BELType="RAM">Mram_cpu_greg5.SLICEM_G</twDest><twTotPathDel>0.908</twTotPathDel><twClkSkew dest = "0.016" src = "0.018">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cpu_wdata_0</twSrc><twDest BELType='RAM'>Mram_cpu_greg5.SLICEM_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>cpu_wdata&lt;0&gt;</twComp><twBEL>cpu_wdata_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>cpu_wdata&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y41.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>N107</twComp><twBEL>Mram_cpu_greg5.SLICEM_G</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_cpu_greg1.SLICEM_F (SLICE_X30Y45.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.921</twSlack><twSrc BELType="FF">cpu_wdata_0</twSrc><twDest BELType="RAM">Mram_cpu_greg1.SLICEM_F</twDest><twTotPathDel>0.922</twTotPathDel><twClkSkew dest = "0.019" src = "0.018">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>cpu_wdata_0</twSrc><twDest BELType='RAM'>Mram_cpu_greg1.SLICEM_F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>cpu_wdata&lt;0&gt;</twComp><twBEL>cpu_wdata_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.BY</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.512</twDelInfo><twComp>cpu_wdata&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y45.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.112</twDelInfo><twComp>N99</twComp><twBEL>Mram_cpu_greg1.SLICEM_F</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>0.512</twRouteDel><twTotDel>0.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">clk_BUFGP</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tmsper_B" slack="27.083" period="31.250" constraintValue="31.250" deviceLimit="4.167" freqLimit="239.981" physResource="Mmult_cpu_wdata_mult0000_submult_0/CLK" logResource="Mmult_cpu_wdata_mult0000_submult_0/CLK" locationPin="MULT18X18_X0Y5.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tmsper_B" slack="27.083" period="31.250" constraintValue="31.250" deviceLimit="4.167" freqLimit="239.981" physResource="Mmult_cpu_wdata_mult0000_submult_1/CLK" logResource="Mmult_cpu_wdata_mult0000_submult_1/CLK" locationPin="MULT18X18_X0Y4.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tmsper_A" slack="27.083" period="31.250" constraintValue="31.250" deviceLimit="4.167" freqLimit="239.981" physResource="Mmult_cpu_wdata_mult0000_submult_01/CLK" logResource="Mmult_cpu_wdata_mult0000_submult_01/CLK" locationPin="MULT18X18_X0Y6.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="36">0</twUnmetConstCnt><twDataSheet anchorID="37" twNameLen="15"><twClk2SUList anchorID="38" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>15.434</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="39"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>77993</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4835</twConnCnt></twConstCov><twStats anchorID="40"><twMinPer>15.434</twMinPer><twFootnote number="1" /><twMaxFreq>64.792</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>SAT 31 MAR 4:1:24 2018 </twTimestamp></twFoot><twClientInfo anchorID="41"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 144 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
