#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ac17c6cc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001ac17d03720_0 .net "PC", 31 0, L_000001ac17d937f0;  1 drivers
v000001ac17d037c0_0 .net "cycles_consumed", 31 0, v000001ac17d03040_0;  1 drivers
v000001ac17d03900_0 .var "input_clk", 0 0;
v000001ac17d039a0_0 .var "rst", 0 0;
S_000001ac17a99f60 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001ac17c6cc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001ac17c416e0 .functor NOR 1, v000001ac17d03900_0, v000001ac17ceef30_0, C4<0>, C4<0>;
L_000001ac17c41130 .functor AND 1, v000001ac17cd4830_0, v000001ac17cd4650_0, C4<1>, C4<1>;
L_000001ac17c42160 .functor AND 1, L_000001ac17c41130, L_000001ac17d03a40, C4<1>, C4<1>;
L_000001ac17c41a60 .functor AND 1, v000001ac17cc5c70_0, v000001ac17cc4d70_0, C4<1>, C4<1>;
L_000001ac17c40aa0 .functor AND 1, L_000001ac17c41a60, L_000001ac17d03b80, C4<1>, C4<1>;
L_000001ac17c42400 .functor AND 1, v000001ac17cee670_0, v000001ac17cee530_0, C4<1>, C4<1>;
L_000001ac17c424e0 .functor AND 1, L_000001ac17c42400, L_000001ac17d025a0, C4<1>, C4<1>;
L_000001ac17c40a30 .functor AND 1, v000001ac17cd4830_0, v000001ac17cd4650_0, C4<1>, C4<1>;
L_000001ac17c40f00 .functor AND 1, L_000001ac17c40a30, L_000001ac17d01ec0, C4<1>, C4<1>;
L_000001ac17c40b10 .functor AND 1, v000001ac17cc5c70_0, v000001ac17cc4d70_0, C4<1>, C4<1>;
L_000001ac17c41ad0 .functor AND 1, L_000001ac17c40b10, L_000001ac17d02640, C4<1>, C4<1>;
L_000001ac17c411a0 .functor AND 1, v000001ac17cee670_0, v000001ac17cee530_0, C4<1>, C4<1>;
L_000001ac17c40f70 .functor AND 1, L_000001ac17c411a0, L_000001ac17d026e0, C4<1>, C4<1>;
L_000001ac17d0a7c0 .functor NOT 1, L_000001ac17c416e0, C4<0>, C4<0>, C4<0>;
L_000001ac17d096b0 .functor NOT 1, L_000001ac17c416e0, C4<0>, C4<0>, C4<0>;
L_000001ac17d13c40 .functor NOT 1, L_000001ac17c416e0, C4<0>, C4<0>, C4<0>;
L_000001ac17d14e30 .functor NOT 1, L_000001ac17c416e0, C4<0>, C4<0>, C4<0>;
L_000001ac17d14c00 .functor NOT 1, L_000001ac17c416e0, C4<0>, C4<0>, C4<0>;
L_000001ac17d937f0 .functor BUFZ 32, v000001ac17ceb830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ac17ced950_0 .net "EX1_ALU_OPER1", 31 0, L_000001ac17d0b240;  1 drivers
v000001ac17ced9f0_0 .net "EX1_ALU_OPER2", 31 0, L_000001ac17d138c0;  1 drivers
v000001ac17ceda90_0 .net "EX1_PC", 31 0, v000001ac17cd1e50_0;  1 drivers
v000001ac17cedc70_0 .net "EX1_PFC", 31 0, v000001ac17cd40b0_0;  1 drivers
v000001ac17cedd10_0 .net "EX1_PFC_to_IF", 31 0, L_000001ac17d06f60;  1 drivers
v000001ac17ceddb0_0 .net "EX1_forward_to_B", 31 0, v000001ac17cd3430_0;  1 drivers
v000001ac17cede50_0 .net "EX1_is_beq", 0 0, v000001ac17cd2850_0;  1 drivers
v000001ac17cedef0_0 .net "EX1_is_bne", 0 0, v000001ac17cd3a70_0;  1 drivers
v000001ac17cf1190_0 .net "EX1_is_jal", 0 0, v000001ac17cd2df0_0;  1 drivers
v000001ac17cf19b0_0 .net "EX1_is_jr", 0 0, v000001ac17cd1ef0_0;  1 drivers
v000001ac17cf0fb0_0 .net "EX1_is_oper2_immed", 0 0, v000001ac17cd3bb0_0;  1 drivers
v000001ac17cf24f0_0 .net "EX1_memread", 0 0, v000001ac17cd28f0_0;  1 drivers
v000001ac17cf1870_0 .net "EX1_memwrite", 0 0, v000001ac17cd2e90_0;  1 drivers
v000001ac17cf0bf0_0 .net "EX1_opcode", 11 0, v000001ac17cd2990_0;  1 drivers
v000001ac17cf1e10_0 .net "EX1_predicted", 0 0, v000001ac17cd3c50_0;  1 drivers
v000001ac17cf1b90_0 .net "EX1_rd_ind", 4 0, v000001ac17cd3930_0;  1 drivers
v000001ac17cf23b0_0 .net "EX1_rd_indzero", 0 0, v000001ac17cd39d0_0;  1 drivers
v000001ac17cf0830_0 .net "EX1_regwrite", 0 0, v000001ac17cd2fd0_0;  1 drivers
v000001ac17cf14b0_0 .net "EX1_rs1", 31 0, v000001ac17cd3b10_0;  1 drivers
v000001ac17cf0010_0 .net "EX1_rs1_ind", 4 0, v000001ac17cd3610_0;  1 drivers
v000001ac17cf1eb0_0 .net "EX1_rs2", 31 0, v000001ac17cd22b0_0;  1 drivers
v000001ac17cf1c30_0 .net "EX1_rs2_ind", 4 0, v000001ac17cd3cf0_0;  1 drivers
v000001ac17cf03d0_0 .net "EX1_rs2_out", 31 0, L_000001ac17d14650;  1 drivers
v000001ac17cefd90_0 .net "EX2_ALU_OPER1", 31 0, v000001ac17cd4d30_0;  1 drivers
v000001ac17cf08d0_0 .net "EX2_ALU_OPER2", 31 0, v000001ac17cd5a50_0;  1 drivers
v000001ac17cefe30_0 .net "EX2_ALU_OUT", 31 0, L_000001ac17d07500;  1 drivers
v000001ac17cf2270_0 .net "EX2_PC", 31 0, v000001ac17cd48d0_0;  1 drivers
v000001ac17cf1f50_0 .net "EX2_PFC_to_IF", 31 0, v000001ac17cd4790_0;  1 drivers
v000001ac17cf0e70_0 .net "EX2_forward_to_B", 31 0, v000001ac17cd5190_0;  1 drivers
v000001ac17cf01f0_0 .net "EX2_is_beq", 0 0, v000001ac17cd4c90_0;  1 drivers
v000001ac17cf2130_0 .net "EX2_is_bne", 0 0, v000001ac17cd50f0_0;  1 drivers
v000001ac17cf0970_0 .net "EX2_is_jal", 0 0, v000001ac17cd5910_0;  1 drivers
v000001ac17cf15f0_0 .net "EX2_is_jr", 0 0, v000001ac17cd4f10_0;  1 drivers
v000001ac17cefed0_0 .net "EX2_is_oper2_immed", 0 0, v000001ac17cd4fb0_0;  1 drivers
v000001ac17cf0b50_0 .net "EX2_memread", 0 0, v000001ac17cd5230_0;  1 drivers
v000001ac17cf1a50_0 .net "EX2_memwrite", 0 0, v000001ac17cd59b0_0;  1 drivers
v000001ac17cf0f10_0 .net "EX2_opcode", 11 0, v000001ac17cd4470_0;  1 drivers
v000001ac17cf1230_0 .net "EX2_predicted", 0 0, v000001ac17cd4510_0;  1 drivers
v000001ac17cf1730_0 .net "EX2_rd_ind", 4 0, v000001ac17cd45b0_0;  1 drivers
v000001ac17cf0c90_0 .net "EX2_rd_indzero", 0 0, v000001ac17cd4650_0;  1 drivers
v000001ac17cf1050_0 .net "EX2_regwrite", 0 0, v000001ac17cd4830_0;  1 drivers
v000001ac17cf12d0_0 .net "EX2_rs1", 31 0, v000001ac17cd52d0_0;  1 drivers
v000001ac17cf1d70_0 .net "EX2_rs1_ind", 4 0, v000001ac17cd5370_0;  1 drivers
v000001ac17cf21d0_0 .net "EX2_rs2_ind", 4 0, v000001ac17cd5410_0;  1 drivers
v000001ac17cf2450_0 .net "EX2_rs2_out", 31 0, v000001ac17cd54b0_0;  1 drivers
v000001ac17cf0330_0 .net "ID_INST", 31 0, v000001ac17cde340_0;  1 drivers
v000001ac17cf2310_0 .net "ID_PC", 31 0, v000001ac17cde520_0;  1 drivers
v000001ac17cf1690_0 .net "ID_PFC_to_EX", 31 0, L_000001ac17d05660;  1 drivers
v000001ac17ceff70_0 .net "ID_PFC_to_IF", 31 0, L_000001ac17d04440;  1 drivers
v000001ac17cf0d30_0 .net "ID_forward_to_B", 31 0, L_000001ac17d04ee0;  1 drivers
v000001ac17cf17d0_0 .net "ID_is_beq", 0 0, L_000001ac17d046c0;  1 drivers
v000001ac17cf10f0_0 .net "ID_is_bne", 0 0, L_000001ac17d04c60;  1 drivers
v000001ac17cf1370_0 .net "ID_is_j", 0 0, L_000001ac17d08040;  1 drivers
v000001ac17cf0dd0_0 .net "ID_is_jal", 0 0, L_000001ac17d07aa0;  1 drivers
v000001ac17cf1410_0 .net "ID_is_jr", 0 0, L_000001ac17d04d00;  1 drivers
v000001ac17cf0650_0 .net "ID_is_oper2_immed", 0 0, L_000001ac17d0b080;  1 drivers
v000001ac17cf1550_0 .net "ID_memread", 0 0, L_000001ac17d07f00;  1 drivers
v000001ac17cf1910_0 .net "ID_memwrite", 0 0, L_000001ac17d08360;  1 drivers
v000001ac17cf1af0_0 .net "ID_opcode", 11 0, v000001ac17cf2810_0;  1 drivers
v000001ac17cf1cd0_0 .net "ID_predicted", 0 0, v000001ac17cd81c0_0;  1 drivers
v000001ac17cf1ff0_0 .net "ID_rd_ind", 4 0, v000001ac17cf28b0_0;  1 drivers
v000001ac17cf0290_0 .net "ID_regwrite", 0 0, L_000001ac17d07460;  1 drivers
v000001ac17cf0470_0 .net "ID_rs1", 31 0, v000001ac17cdb8c0_0;  1 drivers
v000001ac17cf2090_0 .net "ID_rs1_ind", 4 0, v000001ac17cf2630_0;  1 drivers
v000001ac17cf00b0_0 .net "ID_rs2", 31 0, v000001ac17cdce00_0;  1 drivers
v000001ac17cf0150_0 .net "ID_rs2_ind", 4 0, v000001ac17cf26d0_0;  1 drivers
v000001ac17cf0510_0 .net "IF_INST", 31 0, L_000001ac17d09950;  1 drivers
v000001ac17cf05b0_0 .net "IF_pc", 31 0, v000001ac17ceb830_0;  1 drivers
v000001ac17cf06f0_0 .net "MEM_ALU_OUT", 31 0, v000001ac17cc47d0_0;  1 drivers
v000001ac17cf0790_0 .net "MEM_Data_mem_out", 31 0, v000001ac17cee490_0;  1 drivers
v000001ac17cf0a10_0 .net "MEM_memread", 0 0, v000001ac17cc4c30_0;  1 drivers
v000001ac17cf0ab0_0 .net "MEM_memwrite", 0 0, v000001ac17cc4b90_0;  1 drivers
v000001ac17d01a60_0 .net "MEM_opcode", 11 0, v000001ac17cc5bd0_0;  1 drivers
v000001ac17d02a00_0 .net "MEM_rd_ind", 4 0, v000001ac17cc4cd0_0;  1 drivers
v000001ac17d02960_0 .net "MEM_rd_indzero", 0 0, v000001ac17cc4d70_0;  1 drivers
v000001ac17d02c80_0 .net "MEM_regwrite", 0 0, v000001ac17cc5c70_0;  1 drivers
v000001ac17d01560_0 .net "MEM_rs2", 31 0, v000001ac17cc5590_0;  1 drivers
v000001ac17d02aa0_0 .net "PC", 31 0, L_000001ac17d937f0;  alias, 1 drivers
v000001ac17d028c0_0 .net "STALL_ID1_FLUSH", 0 0, v000001ac17cd74a0_0;  1 drivers
v000001ac17d023c0_0 .net "STALL_ID2_FLUSH", 0 0, v000001ac17cd7540_0;  1 drivers
v000001ac17d03360_0 .net "STALL_IF_FLUSH", 0 0, v000001ac17cd90c0_0;  1 drivers
v000001ac17d021e0_0 .net "WB_ALU_OUT", 31 0, v000001ac17cef1b0_0;  1 drivers
v000001ac17d02b40_0 .net "WB_Data_mem_out", 31 0, v000001ac17cee350_0;  1 drivers
v000001ac17d01600_0 .net "WB_memread", 0 0, v000001ac17cef4d0_0;  1 drivers
v000001ac17d01920_0 .net "WB_rd_ind", 4 0, v000001ac17cef890_0;  1 drivers
v000001ac17d01740_0 .net "WB_rd_indzero", 0 0, v000001ac17cee530_0;  1 drivers
v000001ac17d01ce0_0 .net "WB_regwrite", 0 0, v000001ac17cee670_0;  1 drivers
v000001ac17d02820_0 .net "Wrong_prediction", 0 0, L_000001ac17d14d50;  1 drivers
v000001ac17d02d20_0 .net *"_ivl_1", 0 0, L_000001ac17c41130;  1 drivers
v000001ac17d03ae0_0 .net *"_ivl_13", 0 0, L_000001ac17c42400;  1 drivers
v000001ac17d01b00_0 .net *"_ivl_14", 0 0, L_000001ac17d025a0;  1 drivers
v000001ac17d02be0_0 .net *"_ivl_19", 0 0, L_000001ac17c40a30;  1 drivers
v000001ac17d02dc0_0 .net *"_ivl_2", 0 0, L_000001ac17d03a40;  1 drivers
v000001ac17d035e0_0 .net *"_ivl_20", 0 0, L_000001ac17d01ec0;  1 drivers
v000001ac17d02280_0 .net *"_ivl_25", 0 0, L_000001ac17c40b10;  1 drivers
v000001ac17d02780_0 .net *"_ivl_26", 0 0, L_000001ac17d02640;  1 drivers
v000001ac17d01f60_0 .net *"_ivl_31", 0 0, L_000001ac17c411a0;  1 drivers
v000001ac17d02e60_0 .net *"_ivl_32", 0 0, L_000001ac17d026e0;  1 drivers
v000001ac17d01880_0 .net *"_ivl_40", 31 0, L_000001ac17d07c80;  1 drivers
L_000001ac17d20c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17d019c0_0 .net *"_ivl_43", 26 0, L_000001ac17d20c58;  1 drivers
L_000001ac17d20ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17d03180_0 .net/2u *"_ivl_44", 31 0, L_000001ac17d20ca0;  1 drivers
v000001ac17d02000_0 .net *"_ivl_52", 31 0, L_000001ac17d807b0;  1 drivers
L_000001ac17d20d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17d03680_0 .net *"_ivl_55", 26 0, L_000001ac17d20d30;  1 drivers
L_000001ac17d20d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17d03860_0 .net/2u *"_ivl_56", 31 0, L_000001ac17d20d78;  1 drivers
v000001ac17d02460_0 .net *"_ivl_7", 0 0, L_000001ac17c41a60;  1 drivers
v000001ac17d020a0_0 .net *"_ivl_8", 0 0, L_000001ac17d03b80;  1 drivers
v000001ac17d02320_0 .net "alu_selA", 1 0, L_000001ac17d01e20;  1 drivers
v000001ac17d02f00_0 .net "alu_selB", 1 0, L_000001ac17d05340;  1 drivers
v000001ac17d02fa0_0 .net "clk", 0 0, L_000001ac17c416e0;  1 drivers
v000001ac17d03040_0 .var "cycles_consumed", 31 0;
v000001ac17d03c20_0 .net "exhaz", 0 0, L_000001ac17c40aa0;  1 drivers
v000001ac17d030e0_0 .net "exhaz2", 0 0, L_000001ac17c41ad0;  1 drivers
v000001ac17d01ba0_0 .net "hlt", 0 0, v000001ac17ceef30_0;  1 drivers
v000001ac17d03cc0_0 .net "idhaz", 0 0, L_000001ac17c42160;  1 drivers
v000001ac17d02140_0 .net "idhaz2", 0 0, L_000001ac17c40f00;  1 drivers
v000001ac17d03220_0 .net "if_id_write", 0 0, v000001ac17cd92a0_0;  1 drivers
v000001ac17d016a0_0 .net "input_clk", 0 0, v000001ac17d03900_0;  1 drivers
v000001ac17d032c0_0 .net "is_branch_and_taken", 0 0, L_000001ac17d0a050;  1 drivers
v000001ac17d03400_0 .net "memhaz", 0 0, L_000001ac17c424e0;  1 drivers
v000001ac17d01c40_0 .net "memhaz2", 0 0, L_000001ac17c40f70;  1 drivers
v000001ac17d01d80_0 .net "pc_src", 2 0, L_000001ac17d062e0;  1 drivers
v000001ac17d02500_0 .net "pc_write", 0 0, v000001ac17cd9660_0;  1 drivers
v000001ac17d017e0_0 .net "rst", 0 0, v000001ac17d039a0_0;  1 drivers
v000001ac17d034a0_0 .net "store_rs2_forward", 1 0, L_000001ac17d04080;  1 drivers
v000001ac17d03540_0 .net "wdata_to_reg_file", 31 0, L_000001ac17d14ce0;  1 drivers
E_000001ac17c4ac80/0 .event negedge, v000001ac17cd8120_0;
E_000001ac17c4ac80/1 .event posedge, v000001ac17cc5090_0;
E_000001ac17c4ac80 .event/or E_000001ac17c4ac80/0, E_000001ac17c4ac80/1;
L_000001ac17d03a40 .cmp/eq 5, v000001ac17cd45b0_0, v000001ac17cd3610_0;
L_000001ac17d03b80 .cmp/eq 5, v000001ac17cc4cd0_0, v000001ac17cd3610_0;
L_000001ac17d025a0 .cmp/eq 5, v000001ac17cef890_0, v000001ac17cd3610_0;
L_000001ac17d01ec0 .cmp/eq 5, v000001ac17cd45b0_0, v000001ac17cd3cf0_0;
L_000001ac17d02640 .cmp/eq 5, v000001ac17cc4cd0_0, v000001ac17cd3cf0_0;
L_000001ac17d026e0 .cmp/eq 5, v000001ac17cef890_0, v000001ac17cd3cf0_0;
L_000001ac17d07c80 .concat [ 5 27 0 0], v000001ac17cf28b0_0, L_000001ac17d20c58;
L_000001ac17d07e60 .cmp/ne 32, L_000001ac17d07c80, L_000001ac17d20ca0;
L_000001ac17d807b0 .concat [ 5 27 0 0], v000001ac17cd45b0_0, L_000001ac17d20d30;
L_000001ac17d81750 .cmp/ne 32, L_000001ac17d807b0, L_000001ac17d20d78;
S_000001ac17a1d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001ac17c41980 .functor NOT 1, L_000001ac17c40aa0, C4<0>, C4<0>, C4<0>;
L_000001ac17c41590 .functor AND 1, L_000001ac17c424e0, L_000001ac17c41980, C4<1>, C4<1>;
L_000001ac17c413d0 .functor OR 1, L_000001ac17c42160, L_000001ac17c41590, C4<0>, C4<0>;
L_000001ac17c409c0 .functor OR 1, L_000001ac17c42160, L_000001ac17c40aa0, C4<0>, C4<0>;
v000001ac17c6acd0_0 .net *"_ivl_12", 0 0, L_000001ac17c409c0;  1 drivers
v000001ac17c6c3f0_0 .net *"_ivl_2", 0 0, L_000001ac17c41980;  1 drivers
v000001ac17c6bdb0_0 .net *"_ivl_5", 0 0, L_000001ac17c41590;  1 drivers
v000001ac17c6b450_0 .net *"_ivl_7", 0 0, L_000001ac17c413d0;  1 drivers
v000001ac17c6bbd0_0 .net "alu_selA", 1 0, L_000001ac17d01e20;  alias, 1 drivers
v000001ac17c6b4f0_0 .net "exhaz", 0 0, L_000001ac17c40aa0;  alias, 1 drivers
v000001ac17c6b950_0 .net "idhaz", 0 0, L_000001ac17c42160;  alias, 1 drivers
v000001ac17c6b590_0 .net "memhaz", 0 0, L_000001ac17c424e0;  alias, 1 drivers
L_000001ac17d01e20 .concat8 [ 1 1 0 0], L_000001ac17c413d0, L_000001ac17c409c0;
S_000001ac17a1d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001ac17c40cd0 .functor NOT 1, L_000001ac17c41ad0, C4<0>, C4<0>, C4<0>;
L_000001ac17c419f0 .functor AND 1, L_000001ac17c40f70, L_000001ac17c40cd0, C4<1>, C4<1>;
L_000001ac17c41520 .functor OR 1, L_000001ac17c40f00, L_000001ac17c419f0, C4<0>, C4<0>;
L_000001ac17c40d40 .functor NOT 1, v000001ac17cd3bb0_0, C4<0>, C4<0>, C4<0>;
L_000001ac17c41750 .functor AND 1, L_000001ac17c41520, L_000001ac17c40d40, C4<1>, C4<1>;
L_000001ac17c414b0 .functor OR 1, L_000001ac17c40f00, L_000001ac17c41ad0, C4<0>, C4<0>;
L_000001ac17c41b40 .functor NOT 1, v000001ac17cd3bb0_0, C4<0>, C4<0>, C4<0>;
L_000001ac17c41bb0 .functor AND 1, L_000001ac17c414b0, L_000001ac17c41b40, C4<1>, C4<1>;
v000001ac17c6c210_0 .net "EX1_is_oper2_immed", 0 0, v000001ac17cd3bb0_0;  alias, 1 drivers
v000001ac17c6be50_0 .net *"_ivl_11", 0 0, L_000001ac17c41750;  1 drivers
v000001ac17c6c030_0 .net *"_ivl_16", 0 0, L_000001ac17c414b0;  1 drivers
v000001ac17c6c0d0_0 .net *"_ivl_17", 0 0, L_000001ac17c41b40;  1 drivers
v000001ac17c6c170_0 .net *"_ivl_2", 0 0, L_000001ac17c40cd0;  1 drivers
v000001ac17c6ac30_0 .net *"_ivl_20", 0 0, L_000001ac17c41bb0;  1 drivers
v000001ac17c6ad70_0 .net *"_ivl_5", 0 0, L_000001ac17c419f0;  1 drivers
v000001ac17c6c2b0_0 .net *"_ivl_7", 0 0, L_000001ac17c41520;  1 drivers
v000001ac17c6c350_0 .net *"_ivl_8", 0 0, L_000001ac17c40d40;  1 drivers
v000001ac17c6b1d0_0 .net "alu_selB", 1 0, L_000001ac17d05340;  alias, 1 drivers
v000001ac17c6ab90_0 .net "exhaz", 0 0, L_000001ac17c41ad0;  alias, 1 drivers
v000001ac17c6ae10_0 .net "idhaz", 0 0, L_000001ac17c40f00;  alias, 1 drivers
v000001ac17c6aff0_0 .net "memhaz", 0 0, L_000001ac17c40f70;  alias, 1 drivers
L_000001ac17d05340 .concat8 [ 1 1 0 0], L_000001ac17c41750, L_000001ac17c41bb0;
S_000001ac17a169a0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001ac17c42710 .functor NOT 1, L_000001ac17c41ad0, C4<0>, C4<0>, C4<0>;
L_000001ac17c42630 .functor AND 1, L_000001ac17c40f70, L_000001ac17c42710, C4<1>, C4<1>;
L_000001ac17c426a0 .functor OR 1, L_000001ac17c40f00, L_000001ac17c42630, C4<0>, C4<0>;
L_000001ac17c42780 .functor OR 1, L_000001ac17c40f00, L_000001ac17c41ad0, C4<0>, C4<0>;
v000001ac17c6b270_0 .net *"_ivl_12", 0 0, L_000001ac17c42780;  1 drivers
v000001ac17c6b310_0 .net *"_ivl_2", 0 0, L_000001ac17c42710;  1 drivers
v000001ac17c6c490_0 .net *"_ivl_5", 0 0, L_000001ac17c42630;  1 drivers
v000001ac17c6c530_0 .net *"_ivl_7", 0 0, L_000001ac17c426a0;  1 drivers
v000001ac17c6c5d0_0 .net "exhaz", 0 0, L_000001ac17c41ad0;  alias, 1 drivers
v000001ac17c6b6d0_0 .net "idhaz", 0 0, L_000001ac17c40f00;  alias, 1 drivers
v000001ac17be6f00_0 .net "memhaz", 0 0, L_000001ac17c40f70;  alias, 1 drivers
v000001ac17be6640_0 .net "store_rs2_forward", 1 0, L_000001ac17d04080;  alias, 1 drivers
L_000001ac17d04080 .concat8 [ 1 1 0 0], L_000001ac17c426a0, L_000001ac17c42780;
S_000001ac17a16b30 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001ac17be7220_0 .net "EX_ALU_OUT", 31 0, L_000001ac17d07500;  alias, 1 drivers
v000001ac17be75e0_0 .net "EX_memread", 0 0, v000001ac17cd5230_0;  alias, 1 drivers
v000001ac17bd0120_0 .net "EX_memwrite", 0 0, v000001ac17cd59b0_0;  alias, 1 drivers
v000001ac17bd0300_0 .net "EX_opcode", 11 0, v000001ac17cd4470_0;  alias, 1 drivers
v000001ac17cc5310_0 .net "EX_rd_ind", 4 0, v000001ac17cd45b0_0;  alias, 1 drivers
v000001ac17cc58b0_0 .net "EX_rd_indzero", 0 0, L_000001ac17d81750;  1 drivers
v000001ac17cc5770_0 .net "EX_regwrite", 0 0, v000001ac17cd4830_0;  alias, 1 drivers
v000001ac17cc5950_0 .net "EX_rs2_out", 31 0, v000001ac17cd54b0_0;  alias, 1 drivers
v000001ac17cc47d0_0 .var "MEM_ALU_OUT", 31 0;
v000001ac17cc4c30_0 .var "MEM_memread", 0 0;
v000001ac17cc4b90_0 .var "MEM_memwrite", 0 0;
v000001ac17cc5bd0_0 .var "MEM_opcode", 11 0;
v000001ac17cc4cd0_0 .var "MEM_rd_ind", 4 0;
v000001ac17cc4d70_0 .var "MEM_rd_indzero", 0 0;
v000001ac17cc5c70_0 .var "MEM_regwrite", 0 0;
v000001ac17cc5590_0 .var "MEM_rs2", 31 0;
v000001ac17cc5b30_0 .net "clk", 0 0, L_000001ac17d14e30;  1 drivers
v000001ac17cc5090_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
E_000001ac17c4aa80 .event posedge, v000001ac17cc5090_0, v000001ac17cc5b30_0;
S_000001ac17a89ab0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001ac17a71470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17a714a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17a714e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17a71518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17a71550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17a71588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17a715c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17a715f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17a71630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17a71668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17a716a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17a716d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17a71710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17a71748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17a71780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17a717b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17a717f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17a71828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17a71860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17a71898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17a718d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17a71908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17a71940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17a71978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17a719b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ac17d13460 .functor XOR 1, L_000001ac17d13850, v000001ac17cd4510_0, C4<0>, C4<0>;
L_000001ac17d134d0 .functor NOT 1, L_000001ac17d13460, C4<0>, C4<0>, C4<0>;
L_000001ac17d14dc0 .functor OR 1, v000001ac17d039a0_0, L_000001ac17d134d0, C4<0>, C4<0>;
L_000001ac17d14d50 .functor NOT 1, L_000001ac17d14dc0, C4<0>, C4<0>, C4<0>;
v000001ac17cc6260_0 .net "ALU_OP", 3 0, v000001ac17cc6120_0;  1 drivers
v000001ac17cc8880_0 .net "BranchDecision", 0 0, L_000001ac17d13850;  1 drivers
v000001ac17cc8a60_0 .net "CF", 0 0, v000001ac17cc8060_0;  1 drivers
v000001ac17cc90a0_0 .net "EX_opcode", 11 0, v000001ac17cd4470_0;  alias, 1 drivers
v000001ac17cc9320_0 .net "Wrong_prediction", 0 0, L_000001ac17d14d50;  alias, 1 drivers
v000001ac17cc8f60_0 .net "ZF", 0 0, L_000001ac17d13770;  1 drivers
L_000001ac17d20ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ac17cc9780_0 .net/2u *"_ivl_0", 31 0, L_000001ac17d20ce8;  1 drivers
v000001ac17cc8e20_0 .net *"_ivl_11", 0 0, L_000001ac17d14dc0;  1 drivers
v000001ac17cc8ce0_0 .net *"_ivl_2", 31 0, L_000001ac17d07140;  1 drivers
v000001ac17cc9640_0 .net *"_ivl_6", 0 0, L_000001ac17d13460;  1 drivers
v000001ac17cc96e0_0 .net *"_ivl_8", 0 0, L_000001ac17d134d0;  1 drivers
v000001ac17cc8740_0 .net "alu_out", 31 0, L_000001ac17d07500;  alias, 1 drivers
v000001ac17cc9140_0 .net "alu_outw", 31 0, v000001ac17cc5fe0_0;  1 drivers
v000001ac17cc9b40_0 .net "is_beq", 0 0, v000001ac17cd4c90_0;  alias, 1 drivers
v000001ac17cc8920_0 .net "is_bne", 0 0, v000001ac17cd50f0_0;  alias, 1 drivers
v000001ac17cc91e0_0 .net "is_jal", 0 0, v000001ac17cd5910_0;  alias, 1 drivers
v000001ac17cc9280_0 .net "oper1", 31 0, v000001ac17cd4d30_0;  alias, 1 drivers
v000001ac17cc87e0_0 .net "oper2", 31 0, v000001ac17cd5a50_0;  alias, 1 drivers
v000001ac17cc8ba0_0 .net "pc", 31 0, v000001ac17cd48d0_0;  alias, 1 drivers
v000001ac17cc8c40_0 .net "predicted", 0 0, v000001ac17cd4510_0;  alias, 1 drivers
v000001ac17cc9000_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
L_000001ac17d07140 .arith/sum 32, v000001ac17cd48d0_0, L_000001ac17d20ce8;
L_000001ac17d07500 .functor MUXZ 32, v000001ac17cc5fe0_0, L_000001ac17d07140, v000001ac17cd5910_0, C4<>;
S_000001ac17a89c40 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001ac17a89ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001ac17d131c0 .functor AND 1, v000001ac17cd4c90_0, L_000001ac17d13690, C4<1>, C4<1>;
L_000001ac17d13230 .functor NOT 1, L_000001ac17d13690, C4<0>, C4<0>, C4<0>;
L_000001ac17d13310 .functor AND 1, v000001ac17cd50f0_0, L_000001ac17d13230, C4<1>, C4<1>;
L_000001ac17d13850 .functor OR 1, L_000001ac17d131c0, L_000001ac17d13310, C4<0>, C4<0>;
v000001ac17cc7340_0 .net "BranchDecision", 0 0, L_000001ac17d13850;  alias, 1 drivers
v000001ac17cc7480_0 .net *"_ivl_2", 0 0, L_000001ac17d13230;  1 drivers
v000001ac17cc78e0_0 .net "is_beq", 0 0, v000001ac17cd4c90_0;  alias, 1 drivers
v000001ac17cc75c0_0 .net "is_beq_taken", 0 0, L_000001ac17d131c0;  1 drivers
v000001ac17cc7660_0 .net "is_bne", 0 0, v000001ac17cd50f0_0;  alias, 1 drivers
v000001ac17cc7980_0 .net "is_bne_taken", 0 0, L_000001ac17d13310;  1 drivers
v000001ac17cc7a20_0 .net "is_eq", 0 0, L_000001ac17d13690;  1 drivers
v000001ac17cc7ac0_0 .net "oper1", 31 0, v000001ac17cd4d30_0;  alias, 1 drivers
v000001ac17cc7b60_0 .net "oper2", 31 0, v000001ac17cd5a50_0;  alias, 1 drivers
S_000001ac17ad0150 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001ac17a89c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001ac17d14030 .functor XOR 1, L_000001ac17d08d60, L_000001ac17d08fe0, C4<0>, C4<0>;
L_000001ac17d133f0 .functor XOR 1, L_000001ac17d093a0, L_000001ac17d09440, C4<0>, C4<0>;
L_000001ac17d146c0 .functor XOR 1, L_000001ac17d08ea0, L_000001ac17d09300, C4<0>, C4<0>;
L_000001ac17d14110 .functor XOR 1, L_000001ac17d09260, L_000001ac17d091c0, C4<0>, C4<0>;
L_000001ac17d13fc0 .functor XOR 1, L_000001ac17d08e00, L_000001ac17d08f40, C4<0>, C4<0>;
L_000001ac17d14b20 .functor XOR 1, L_000001ac17d09080, L_000001ac17d09120, C4<0>, C4<0>;
L_000001ac17d14420 .functor XOR 1, L_000001ac17d7d650, L_000001ac17d7d970, C4<0>, C4<0>;
L_000001ac17d14880 .functor XOR 1, L_000001ac17d7e4b0, L_000001ac17d7d010, C4<0>, C4<0>;
L_000001ac17d14730 .functor XOR 1, L_000001ac17d7e050, L_000001ac17d7dd30, C4<0>, C4<0>;
L_000001ac17d14490 .functor XOR 1, L_000001ac17d7f310, L_000001ac17d7ef50, C4<0>, C4<0>;
L_000001ac17d13a10 .functor XOR 1, L_000001ac17d7d3d0, L_000001ac17d7de70, C4<0>, C4<0>;
L_000001ac17d145e0 .functor XOR 1, L_000001ac17d7df10, L_000001ac17d7cf70, C4<0>, C4<0>;
L_000001ac17d14500 .functor XOR 1, L_000001ac17d7d6f0, L_000001ac17d7d1f0, C4<0>, C4<0>;
L_000001ac17d13a80 .functor XOR 1, L_000001ac17d7ed70, L_000001ac17d7ce30, C4<0>, C4<0>;
L_000001ac17d13150 .functor XOR 1, L_000001ac17d7dfb0, L_000001ac17d7e230, C4<0>, C4<0>;
L_000001ac17d132a0 .functor XOR 1, L_000001ac17d7ddd0, L_000001ac17d7ec30, C4<0>, C4<0>;
L_000001ac17d13af0 .functor XOR 1, L_000001ac17d7d290, L_000001ac17d7d470, C4<0>, C4<0>;
L_000001ac17d147a0 .functor XOR 1, L_000001ac17d7ee10, L_000001ac17d7dab0, C4<0>, C4<0>;
L_000001ac17d13d90 .functor XOR 1, L_000001ac17d7d0b0, L_000001ac17d7eeb0, C4<0>, C4<0>;
L_000001ac17d137e0 .functor XOR 1, L_000001ac17d7f130, L_000001ac17d7e0f0, C4<0>, C4<0>;
L_000001ac17d13b60 .functor XOR 1, L_000001ac17d7d790, L_000001ac17d7db50, C4<0>, C4<0>;
L_000001ac17d14260 .functor XOR 1, L_000001ac17d7f270, L_000001ac17d7eff0, C4<0>, C4<0>;
L_000001ac17d14810 .functor XOR 1, L_000001ac17d7da10, L_000001ac17d7e2d0, C4<0>, C4<0>;
L_000001ac17d148f0 .functor XOR 1, L_000001ac17d7d330, L_000001ac17d7d510, C4<0>, C4<0>;
L_000001ac17d14960 .functor XOR 1, L_000001ac17d7f090, L_000001ac17d7d830, C4<0>, C4<0>;
L_000001ac17d14180 .functor XOR 1, L_000001ac17d7d150, L_000001ac17d7d8d0, C4<0>, C4<0>;
L_000001ac17d142d0 .functor XOR 1, L_000001ac17d7d5b0, L_000001ac17d7dbf0, C4<0>, C4<0>;
L_000001ac17d149d0 .functor XOR 1, L_000001ac17d7f1d0, L_000001ac17d7dc90, C4<0>, C4<0>;
L_000001ac17d14ab0 .functor XOR 1, L_000001ac17d7e5f0, L_000001ac17d7f450, C4<0>, C4<0>;
L_000001ac17d14b90 .functor XOR 1, L_000001ac17d7e190, L_000001ac17d7e370, C4<0>, C4<0>;
L_000001ac17d13000 .functor XOR 1, L_000001ac17d7e870, L_000001ac17d7ea50, C4<0>, C4<0>;
L_000001ac17d13070 .functor XOR 1, L_000001ac17d7e550, L_000001ac17d7e7d0, C4<0>, C4<0>;
L_000001ac17d13690/0/0 .functor OR 1, L_000001ac17d7e690, L_000001ac17d7ced0, L_000001ac17d7e730, L_000001ac17d7e910;
L_000001ac17d13690/0/4 .functor OR 1, L_000001ac17d7e9b0, L_000001ac17d7eaf0, L_000001ac17d7eb90, L_000001ac17d7f3b0;
L_000001ac17d13690/0/8 .functor OR 1, L_000001ac17d7ecd0, L_000001ac17d7f4f0, L_000001ac17d7cd90, L_000001ac17d7fdb0;
L_000001ac17d13690/0/12 .functor OR 1, L_000001ac17d81bb0, L_000001ac17d7f9f0, L_000001ac17d7fc70, L_000001ac17d81390;
L_000001ac17d13690/0/16 .functor OR 1, L_000001ac17d81890, L_000001ac17d80990, L_000001ac17d80850, L_000001ac17d7f810;
L_000001ac17d13690/0/20 .functor OR 1, L_000001ac17d80030, L_000001ac17d80670, L_000001ac17d811b0, L_000001ac17d81cf0;
L_000001ac17d13690/0/24 .functor OR 1, L_000001ac17d81070, L_000001ac17d81250, L_000001ac17d80a30, L_000001ac17d80170;
L_000001ac17d13690/0/28 .functor OR 1, L_000001ac17d80fd0, L_000001ac17d81c50, L_000001ac17d80ad0, L_000001ac17d80710;
L_000001ac17d13690/1/0 .functor OR 1, L_000001ac17d13690/0/0, L_000001ac17d13690/0/4, L_000001ac17d13690/0/8, L_000001ac17d13690/0/12;
L_000001ac17d13690/1/4 .functor OR 1, L_000001ac17d13690/0/16, L_000001ac17d13690/0/20, L_000001ac17d13690/0/24, L_000001ac17d13690/0/28;
L_000001ac17d13690 .functor NOR 1, L_000001ac17d13690/1/0, L_000001ac17d13690/1/4, C4<0>, C4<0>;
v000001ac17cc4870_0 .net *"_ivl_0", 0 0, L_000001ac17d14030;  1 drivers
v000001ac17cc4eb0_0 .net *"_ivl_101", 0 0, L_000001ac17d7d470;  1 drivers
v000001ac17cc4a50_0 .net *"_ivl_102", 0 0, L_000001ac17d147a0;  1 drivers
v000001ac17cc59f0_0 .net *"_ivl_105", 0 0, L_000001ac17d7ee10;  1 drivers
v000001ac17cc5a90_0 .net *"_ivl_107", 0 0, L_000001ac17d7dab0;  1 drivers
v000001ac17cc4f50_0 .net *"_ivl_108", 0 0, L_000001ac17d13d90;  1 drivers
v000001ac17cc4ff0_0 .net *"_ivl_11", 0 0, L_000001ac17d09440;  1 drivers
v000001ac17cc51d0_0 .net *"_ivl_111", 0 0, L_000001ac17d7d0b0;  1 drivers
v000001ac17cc49b0_0 .net *"_ivl_113", 0 0, L_000001ac17d7eeb0;  1 drivers
v000001ac17cc4910_0 .net *"_ivl_114", 0 0, L_000001ac17d137e0;  1 drivers
v000001ac17cc53b0_0 .net *"_ivl_117", 0 0, L_000001ac17d7f130;  1 drivers
v000001ac17cc4af0_0 .net *"_ivl_119", 0 0, L_000001ac17d7e0f0;  1 drivers
v000001ac17cc5130_0 .net *"_ivl_12", 0 0, L_000001ac17d146c0;  1 drivers
v000001ac17cc5450_0 .net *"_ivl_120", 0 0, L_000001ac17d13b60;  1 drivers
v000001ac17cc5270_0 .net *"_ivl_123", 0 0, L_000001ac17d7d790;  1 drivers
v000001ac17cc54f0_0 .net *"_ivl_125", 0 0, L_000001ac17d7db50;  1 drivers
v000001ac17cc5630_0 .net *"_ivl_126", 0 0, L_000001ac17d14260;  1 drivers
v000001ac17cc4690_0 .net *"_ivl_129", 0 0, L_000001ac17d7f270;  1 drivers
v000001ac17cc4730_0 .net *"_ivl_131", 0 0, L_000001ac17d7eff0;  1 drivers
v000001ac17cc45f0_0 .net *"_ivl_132", 0 0, L_000001ac17d14810;  1 drivers
v000001ac17cc56d0_0 .net *"_ivl_135", 0 0, L_000001ac17d7da10;  1 drivers
v000001ac17cc5810_0 .net *"_ivl_137", 0 0, L_000001ac17d7e2d0;  1 drivers
v000001ac17cc3f10_0 .net *"_ivl_138", 0 0, L_000001ac17d148f0;  1 drivers
v000001ac17cc1df0_0 .net *"_ivl_141", 0 0, L_000001ac17d7d330;  1 drivers
v000001ac17cc3c90_0 .net *"_ivl_143", 0 0, L_000001ac17d7d510;  1 drivers
v000001ac17cc2c50_0 .net *"_ivl_144", 0 0, L_000001ac17d14960;  1 drivers
v000001ac17cc3830_0 .net *"_ivl_147", 0 0, L_000001ac17d7f090;  1 drivers
v000001ac17cc3ab0_0 .net *"_ivl_149", 0 0, L_000001ac17d7d830;  1 drivers
v000001ac17cc3bf0_0 .net *"_ivl_15", 0 0, L_000001ac17d08ea0;  1 drivers
v000001ac17cc1fd0_0 .net *"_ivl_150", 0 0, L_000001ac17d14180;  1 drivers
v000001ac17cc30b0_0 .net *"_ivl_153", 0 0, L_000001ac17d7d150;  1 drivers
v000001ac17cc4370_0 .net *"_ivl_155", 0 0, L_000001ac17d7d8d0;  1 drivers
v000001ac17cc4230_0 .net *"_ivl_156", 0 0, L_000001ac17d142d0;  1 drivers
v000001ac17cc33d0_0 .net *"_ivl_159", 0 0, L_000001ac17d7d5b0;  1 drivers
v000001ac17cc2070_0 .net *"_ivl_161", 0 0, L_000001ac17d7dbf0;  1 drivers
v000001ac17cc3010_0 .net *"_ivl_162", 0 0, L_000001ac17d149d0;  1 drivers
v000001ac17cc1e90_0 .net *"_ivl_165", 0 0, L_000001ac17d7f1d0;  1 drivers
v000001ac17cc2110_0 .net *"_ivl_167", 0 0, L_000001ac17d7dc90;  1 drivers
v000001ac17cc21b0_0 .net *"_ivl_168", 0 0, L_000001ac17d14ab0;  1 drivers
v000001ac17cc3a10_0 .net *"_ivl_17", 0 0, L_000001ac17d09300;  1 drivers
v000001ac17cc2890_0 .net *"_ivl_171", 0 0, L_000001ac17d7e5f0;  1 drivers
v000001ac17cc4190_0 .net *"_ivl_173", 0 0, L_000001ac17d7f450;  1 drivers
v000001ac17cc40f0_0 .net *"_ivl_174", 0 0, L_000001ac17d14b90;  1 drivers
v000001ac17cc2cf0_0 .net *"_ivl_177", 0 0, L_000001ac17d7e190;  1 drivers
v000001ac17cc3d30_0 .net *"_ivl_179", 0 0, L_000001ac17d7e370;  1 drivers
v000001ac17cc3790_0 .net *"_ivl_18", 0 0, L_000001ac17d14110;  1 drivers
v000001ac17cc42d0_0 .net *"_ivl_180", 0 0, L_000001ac17d13000;  1 drivers
v000001ac17cc2d90_0 .net *"_ivl_183", 0 0, L_000001ac17d7e870;  1 drivers
v000001ac17cc2ed0_0 .net *"_ivl_185", 0 0, L_000001ac17d7ea50;  1 drivers
v000001ac17cc44b0_0 .net *"_ivl_186", 0 0, L_000001ac17d13070;  1 drivers
v000001ac17cc1f30_0 .net *"_ivl_190", 0 0, L_000001ac17d7e550;  1 drivers
v000001ac17cc3b50_0 .net *"_ivl_192", 0 0, L_000001ac17d7e7d0;  1 drivers
v000001ac17cc31f0_0 .net *"_ivl_194", 0 0, L_000001ac17d7e690;  1 drivers
v000001ac17cc2930_0 .net *"_ivl_196", 0 0, L_000001ac17d7ced0;  1 drivers
v000001ac17cc3470_0 .net *"_ivl_198", 0 0, L_000001ac17d7e730;  1 drivers
v000001ac17cc4410_0 .net *"_ivl_200", 0 0, L_000001ac17d7e910;  1 drivers
v000001ac17cc4550_0 .net *"_ivl_202", 0 0, L_000001ac17d7e9b0;  1 drivers
v000001ac17cc38d0_0 .net *"_ivl_204", 0 0, L_000001ac17d7eaf0;  1 drivers
v000001ac17cc3dd0_0 .net *"_ivl_206", 0 0, L_000001ac17d7eb90;  1 drivers
v000001ac17cc2390_0 .net *"_ivl_208", 0 0, L_000001ac17d7f3b0;  1 drivers
v000001ac17cc3970_0 .net *"_ivl_21", 0 0, L_000001ac17d09260;  1 drivers
v000001ac17cc3290_0 .net *"_ivl_210", 0 0, L_000001ac17d7ecd0;  1 drivers
v000001ac17cc2610_0 .net *"_ivl_212", 0 0, L_000001ac17d7f4f0;  1 drivers
v000001ac17cc2a70_0 .net *"_ivl_214", 0 0, L_000001ac17d7cd90;  1 drivers
v000001ac17cc2430_0 .net *"_ivl_216", 0 0, L_000001ac17d7fdb0;  1 drivers
v000001ac17cc24d0_0 .net *"_ivl_218", 0 0, L_000001ac17d81bb0;  1 drivers
v000001ac17cc4050_0 .net *"_ivl_220", 0 0, L_000001ac17d7f9f0;  1 drivers
v000001ac17cc3e70_0 .net *"_ivl_222", 0 0, L_000001ac17d7fc70;  1 drivers
v000001ac17cc3fb0_0 .net *"_ivl_224", 0 0, L_000001ac17d81390;  1 drivers
v000001ac17cc27f0_0 .net *"_ivl_226", 0 0, L_000001ac17d81890;  1 drivers
v000001ac17cc2250_0 .net *"_ivl_228", 0 0, L_000001ac17d80990;  1 drivers
v000001ac17cc22f0_0 .net *"_ivl_23", 0 0, L_000001ac17d091c0;  1 drivers
v000001ac17cc29d0_0 .net *"_ivl_230", 0 0, L_000001ac17d80850;  1 drivers
v000001ac17cc2e30_0 .net *"_ivl_232", 0 0, L_000001ac17d7f810;  1 drivers
v000001ac17cc2570_0 .net *"_ivl_234", 0 0, L_000001ac17d80030;  1 drivers
v000001ac17cc3510_0 .net *"_ivl_236", 0 0, L_000001ac17d80670;  1 drivers
v000001ac17cc3150_0 .net *"_ivl_238", 0 0, L_000001ac17d811b0;  1 drivers
v000001ac17cc26b0_0 .net *"_ivl_24", 0 0, L_000001ac17d13fc0;  1 drivers
v000001ac17cc2750_0 .net *"_ivl_240", 0 0, L_000001ac17d81cf0;  1 drivers
v000001ac17cc35b0_0 .net *"_ivl_242", 0 0, L_000001ac17d81070;  1 drivers
v000001ac17cc2b10_0 .net *"_ivl_244", 0 0, L_000001ac17d81250;  1 drivers
v000001ac17cc3650_0 .net *"_ivl_246", 0 0, L_000001ac17d80a30;  1 drivers
v000001ac17cc2bb0_0 .net *"_ivl_248", 0 0, L_000001ac17d80170;  1 drivers
v000001ac17cc2f70_0 .net *"_ivl_250", 0 0, L_000001ac17d80fd0;  1 drivers
v000001ac17cc3330_0 .net *"_ivl_252", 0 0, L_000001ac17d81c50;  1 drivers
v000001ac17cc36f0_0 .net *"_ivl_254", 0 0, L_000001ac17d80ad0;  1 drivers
v000001ac17be7e00_0 .net *"_ivl_256", 0 0, L_000001ac17d80710;  1 drivers
v000001ac17cc7d40_0 .net *"_ivl_27", 0 0, L_000001ac17d08e00;  1 drivers
v000001ac17cc63a0_0 .net *"_ivl_29", 0 0, L_000001ac17d08f40;  1 drivers
v000001ac17cc69e0_0 .net *"_ivl_3", 0 0, L_000001ac17d08d60;  1 drivers
v000001ac17cc64e0_0 .net *"_ivl_30", 0 0, L_000001ac17d14b20;  1 drivers
v000001ac17cc7700_0 .net *"_ivl_33", 0 0, L_000001ac17d09080;  1 drivers
v000001ac17cc6a80_0 .net *"_ivl_35", 0 0, L_000001ac17d09120;  1 drivers
v000001ac17cc66c0_0 .net *"_ivl_36", 0 0, L_000001ac17d14420;  1 drivers
v000001ac17cc84c0_0 .net *"_ivl_39", 0 0, L_000001ac17d7d650;  1 drivers
v000001ac17cc77a0_0 .net *"_ivl_41", 0 0, L_000001ac17d7d970;  1 drivers
v000001ac17cc6e40_0 .net *"_ivl_42", 0 0, L_000001ac17d14880;  1 drivers
v000001ac17cc7200_0 .net *"_ivl_45", 0 0, L_000001ac17d7e4b0;  1 drivers
v000001ac17cc82e0_0 .net *"_ivl_47", 0 0, L_000001ac17d7d010;  1 drivers
v000001ac17cc72a0_0 .net *"_ivl_48", 0 0, L_000001ac17d14730;  1 drivers
v000001ac17cc7160_0 .net *"_ivl_5", 0 0, L_000001ac17d08fe0;  1 drivers
v000001ac17cc6b20_0 .net *"_ivl_51", 0 0, L_000001ac17d7e050;  1 drivers
v000001ac17cc73e0_0 .net *"_ivl_53", 0 0, L_000001ac17d7dd30;  1 drivers
v000001ac17cc5e00_0 .net *"_ivl_54", 0 0, L_000001ac17d14490;  1 drivers
v000001ac17cc8100_0 .net *"_ivl_57", 0 0, L_000001ac17d7f310;  1 drivers
v000001ac17cc6580_0 .net *"_ivl_59", 0 0, L_000001ac17d7ef50;  1 drivers
v000001ac17cc6080_0 .net *"_ivl_6", 0 0, L_000001ac17d133f0;  1 drivers
v000001ac17cc6300_0 .net *"_ivl_60", 0 0, L_000001ac17d13a10;  1 drivers
v000001ac17cc7840_0 .net *"_ivl_63", 0 0, L_000001ac17d7d3d0;  1 drivers
v000001ac17cc7e80_0 .net *"_ivl_65", 0 0, L_000001ac17d7de70;  1 drivers
v000001ac17cc6800_0 .net *"_ivl_66", 0 0, L_000001ac17d145e0;  1 drivers
v000001ac17cc68a0_0 .net *"_ivl_69", 0 0, L_000001ac17d7df10;  1 drivers
v000001ac17cc6760_0 .net *"_ivl_71", 0 0, L_000001ac17d7cf70;  1 drivers
v000001ac17cc7de0_0 .net *"_ivl_72", 0 0, L_000001ac17d14500;  1 drivers
v000001ac17cc7c00_0 .net *"_ivl_75", 0 0, L_000001ac17d7d6f0;  1 drivers
v000001ac17cc6620_0 .net *"_ivl_77", 0 0, L_000001ac17d7d1f0;  1 drivers
v000001ac17cc6940_0 .net *"_ivl_78", 0 0, L_000001ac17d13a80;  1 drivers
v000001ac17cc6440_0 .net *"_ivl_81", 0 0, L_000001ac17d7ed70;  1 drivers
v000001ac17cc6bc0_0 .net *"_ivl_83", 0 0, L_000001ac17d7ce30;  1 drivers
v000001ac17cc6c60_0 .net *"_ivl_84", 0 0, L_000001ac17d13150;  1 drivers
v000001ac17cc6da0_0 .net *"_ivl_87", 0 0, L_000001ac17d7dfb0;  1 drivers
v000001ac17cc8380_0 .net *"_ivl_89", 0 0, L_000001ac17d7e230;  1 drivers
v000001ac17cc6d00_0 .net *"_ivl_9", 0 0, L_000001ac17d093a0;  1 drivers
v000001ac17cc6ee0_0 .net *"_ivl_90", 0 0, L_000001ac17d132a0;  1 drivers
v000001ac17cc7520_0 .net *"_ivl_93", 0 0, L_000001ac17d7ddd0;  1 drivers
v000001ac17cc6f80_0 .net *"_ivl_95", 0 0, L_000001ac17d7ec30;  1 drivers
v000001ac17cc5ea0_0 .net *"_ivl_96", 0 0, L_000001ac17d13af0;  1 drivers
v000001ac17cc7020_0 .net *"_ivl_99", 0 0, L_000001ac17d7d290;  1 drivers
v000001ac17cc70c0_0 .net "a", 31 0, v000001ac17cd4d30_0;  alias, 1 drivers
v000001ac17cc81a0_0 .net "b", 31 0, v000001ac17cd5a50_0;  alias, 1 drivers
v000001ac17cc8240_0 .net "out", 0 0, L_000001ac17d13690;  alias, 1 drivers
v000001ac17cc8420_0 .net "temp", 31 0, L_000001ac17d7e410;  1 drivers
L_000001ac17d08d60 .part v000001ac17cd4d30_0, 0, 1;
L_000001ac17d08fe0 .part v000001ac17cd5a50_0, 0, 1;
L_000001ac17d093a0 .part v000001ac17cd4d30_0, 1, 1;
L_000001ac17d09440 .part v000001ac17cd5a50_0, 1, 1;
L_000001ac17d08ea0 .part v000001ac17cd4d30_0, 2, 1;
L_000001ac17d09300 .part v000001ac17cd5a50_0, 2, 1;
L_000001ac17d09260 .part v000001ac17cd4d30_0, 3, 1;
L_000001ac17d091c0 .part v000001ac17cd5a50_0, 3, 1;
L_000001ac17d08e00 .part v000001ac17cd4d30_0, 4, 1;
L_000001ac17d08f40 .part v000001ac17cd5a50_0, 4, 1;
L_000001ac17d09080 .part v000001ac17cd4d30_0, 5, 1;
L_000001ac17d09120 .part v000001ac17cd5a50_0, 5, 1;
L_000001ac17d7d650 .part v000001ac17cd4d30_0, 6, 1;
L_000001ac17d7d970 .part v000001ac17cd5a50_0, 6, 1;
L_000001ac17d7e4b0 .part v000001ac17cd4d30_0, 7, 1;
L_000001ac17d7d010 .part v000001ac17cd5a50_0, 7, 1;
L_000001ac17d7e050 .part v000001ac17cd4d30_0, 8, 1;
L_000001ac17d7dd30 .part v000001ac17cd5a50_0, 8, 1;
L_000001ac17d7f310 .part v000001ac17cd4d30_0, 9, 1;
L_000001ac17d7ef50 .part v000001ac17cd5a50_0, 9, 1;
L_000001ac17d7d3d0 .part v000001ac17cd4d30_0, 10, 1;
L_000001ac17d7de70 .part v000001ac17cd5a50_0, 10, 1;
L_000001ac17d7df10 .part v000001ac17cd4d30_0, 11, 1;
L_000001ac17d7cf70 .part v000001ac17cd5a50_0, 11, 1;
L_000001ac17d7d6f0 .part v000001ac17cd4d30_0, 12, 1;
L_000001ac17d7d1f0 .part v000001ac17cd5a50_0, 12, 1;
L_000001ac17d7ed70 .part v000001ac17cd4d30_0, 13, 1;
L_000001ac17d7ce30 .part v000001ac17cd5a50_0, 13, 1;
L_000001ac17d7dfb0 .part v000001ac17cd4d30_0, 14, 1;
L_000001ac17d7e230 .part v000001ac17cd5a50_0, 14, 1;
L_000001ac17d7ddd0 .part v000001ac17cd4d30_0, 15, 1;
L_000001ac17d7ec30 .part v000001ac17cd5a50_0, 15, 1;
L_000001ac17d7d290 .part v000001ac17cd4d30_0, 16, 1;
L_000001ac17d7d470 .part v000001ac17cd5a50_0, 16, 1;
L_000001ac17d7ee10 .part v000001ac17cd4d30_0, 17, 1;
L_000001ac17d7dab0 .part v000001ac17cd5a50_0, 17, 1;
L_000001ac17d7d0b0 .part v000001ac17cd4d30_0, 18, 1;
L_000001ac17d7eeb0 .part v000001ac17cd5a50_0, 18, 1;
L_000001ac17d7f130 .part v000001ac17cd4d30_0, 19, 1;
L_000001ac17d7e0f0 .part v000001ac17cd5a50_0, 19, 1;
L_000001ac17d7d790 .part v000001ac17cd4d30_0, 20, 1;
L_000001ac17d7db50 .part v000001ac17cd5a50_0, 20, 1;
L_000001ac17d7f270 .part v000001ac17cd4d30_0, 21, 1;
L_000001ac17d7eff0 .part v000001ac17cd5a50_0, 21, 1;
L_000001ac17d7da10 .part v000001ac17cd4d30_0, 22, 1;
L_000001ac17d7e2d0 .part v000001ac17cd5a50_0, 22, 1;
L_000001ac17d7d330 .part v000001ac17cd4d30_0, 23, 1;
L_000001ac17d7d510 .part v000001ac17cd5a50_0, 23, 1;
L_000001ac17d7f090 .part v000001ac17cd4d30_0, 24, 1;
L_000001ac17d7d830 .part v000001ac17cd5a50_0, 24, 1;
L_000001ac17d7d150 .part v000001ac17cd4d30_0, 25, 1;
L_000001ac17d7d8d0 .part v000001ac17cd5a50_0, 25, 1;
L_000001ac17d7d5b0 .part v000001ac17cd4d30_0, 26, 1;
L_000001ac17d7dbf0 .part v000001ac17cd5a50_0, 26, 1;
L_000001ac17d7f1d0 .part v000001ac17cd4d30_0, 27, 1;
L_000001ac17d7dc90 .part v000001ac17cd5a50_0, 27, 1;
L_000001ac17d7e5f0 .part v000001ac17cd4d30_0, 28, 1;
L_000001ac17d7f450 .part v000001ac17cd5a50_0, 28, 1;
L_000001ac17d7e190 .part v000001ac17cd4d30_0, 29, 1;
L_000001ac17d7e370 .part v000001ac17cd5a50_0, 29, 1;
L_000001ac17d7e870 .part v000001ac17cd4d30_0, 30, 1;
L_000001ac17d7ea50 .part v000001ac17cd5a50_0, 30, 1;
LS_000001ac17d7e410_0_0 .concat8 [ 1 1 1 1], L_000001ac17d14030, L_000001ac17d133f0, L_000001ac17d146c0, L_000001ac17d14110;
LS_000001ac17d7e410_0_4 .concat8 [ 1 1 1 1], L_000001ac17d13fc0, L_000001ac17d14b20, L_000001ac17d14420, L_000001ac17d14880;
LS_000001ac17d7e410_0_8 .concat8 [ 1 1 1 1], L_000001ac17d14730, L_000001ac17d14490, L_000001ac17d13a10, L_000001ac17d145e0;
LS_000001ac17d7e410_0_12 .concat8 [ 1 1 1 1], L_000001ac17d14500, L_000001ac17d13a80, L_000001ac17d13150, L_000001ac17d132a0;
LS_000001ac17d7e410_0_16 .concat8 [ 1 1 1 1], L_000001ac17d13af0, L_000001ac17d147a0, L_000001ac17d13d90, L_000001ac17d137e0;
LS_000001ac17d7e410_0_20 .concat8 [ 1 1 1 1], L_000001ac17d13b60, L_000001ac17d14260, L_000001ac17d14810, L_000001ac17d148f0;
LS_000001ac17d7e410_0_24 .concat8 [ 1 1 1 1], L_000001ac17d14960, L_000001ac17d14180, L_000001ac17d142d0, L_000001ac17d149d0;
LS_000001ac17d7e410_0_28 .concat8 [ 1 1 1 1], L_000001ac17d14ab0, L_000001ac17d14b90, L_000001ac17d13000, L_000001ac17d13070;
LS_000001ac17d7e410_1_0 .concat8 [ 4 4 4 4], LS_000001ac17d7e410_0_0, LS_000001ac17d7e410_0_4, LS_000001ac17d7e410_0_8, LS_000001ac17d7e410_0_12;
LS_000001ac17d7e410_1_4 .concat8 [ 4 4 4 4], LS_000001ac17d7e410_0_16, LS_000001ac17d7e410_0_20, LS_000001ac17d7e410_0_24, LS_000001ac17d7e410_0_28;
L_000001ac17d7e410 .concat8 [ 16 16 0 0], LS_000001ac17d7e410_1_0, LS_000001ac17d7e410_1_4;
L_000001ac17d7e550 .part v000001ac17cd4d30_0, 31, 1;
L_000001ac17d7e7d0 .part v000001ac17cd5a50_0, 31, 1;
L_000001ac17d7e690 .part L_000001ac17d7e410, 0, 1;
L_000001ac17d7ced0 .part L_000001ac17d7e410, 1, 1;
L_000001ac17d7e730 .part L_000001ac17d7e410, 2, 1;
L_000001ac17d7e910 .part L_000001ac17d7e410, 3, 1;
L_000001ac17d7e9b0 .part L_000001ac17d7e410, 4, 1;
L_000001ac17d7eaf0 .part L_000001ac17d7e410, 5, 1;
L_000001ac17d7eb90 .part L_000001ac17d7e410, 6, 1;
L_000001ac17d7f3b0 .part L_000001ac17d7e410, 7, 1;
L_000001ac17d7ecd0 .part L_000001ac17d7e410, 8, 1;
L_000001ac17d7f4f0 .part L_000001ac17d7e410, 9, 1;
L_000001ac17d7cd90 .part L_000001ac17d7e410, 10, 1;
L_000001ac17d7fdb0 .part L_000001ac17d7e410, 11, 1;
L_000001ac17d81bb0 .part L_000001ac17d7e410, 12, 1;
L_000001ac17d7f9f0 .part L_000001ac17d7e410, 13, 1;
L_000001ac17d7fc70 .part L_000001ac17d7e410, 14, 1;
L_000001ac17d81390 .part L_000001ac17d7e410, 15, 1;
L_000001ac17d81890 .part L_000001ac17d7e410, 16, 1;
L_000001ac17d80990 .part L_000001ac17d7e410, 17, 1;
L_000001ac17d80850 .part L_000001ac17d7e410, 18, 1;
L_000001ac17d7f810 .part L_000001ac17d7e410, 19, 1;
L_000001ac17d80030 .part L_000001ac17d7e410, 20, 1;
L_000001ac17d80670 .part L_000001ac17d7e410, 21, 1;
L_000001ac17d811b0 .part L_000001ac17d7e410, 22, 1;
L_000001ac17d81cf0 .part L_000001ac17d7e410, 23, 1;
L_000001ac17d81070 .part L_000001ac17d7e410, 24, 1;
L_000001ac17d81250 .part L_000001ac17d7e410, 25, 1;
L_000001ac17d80a30 .part L_000001ac17d7e410, 26, 1;
L_000001ac17d80170 .part L_000001ac17d7e410, 27, 1;
L_000001ac17d80fd0 .part L_000001ac17d7e410, 28, 1;
L_000001ac17d81c50 .part L_000001ac17d7e410, 29, 1;
L_000001ac17d80ad0 .part L_000001ac17d7e410, 30, 1;
L_000001ac17d80710 .part L_000001ac17d7e410, 31, 1;
S_000001ac17ad02e0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001ac17a89ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001ac17c4ae80 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001ac17d13770 .functor NOT 1, L_000001ac17d070a0, C4<0>, C4<0>, C4<0>;
v000001ac17cc7ca0_0 .net "A", 31 0, v000001ac17cd4d30_0;  alias, 1 drivers
v000001ac17cc7f20_0 .net "ALUOP", 3 0, v000001ac17cc6120_0;  alias, 1 drivers
v000001ac17cc7fc0_0 .net "B", 31 0, v000001ac17cd5a50_0;  alias, 1 drivers
v000001ac17cc8060_0 .var "CF", 0 0;
v000001ac17cc8560_0 .net "ZF", 0 0, L_000001ac17d13770;  alias, 1 drivers
v000001ac17cc5f40_0 .net *"_ivl_1", 0 0, L_000001ac17d070a0;  1 drivers
v000001ac17cc5fe0_0 .var "res", 31 0;
E_000001ac17c4ab00 .event anyedge, v000001ac17cc7f20_0, v000001ac17cc70c0_0, v000001ac17cc81a0_0, v000001ac17cc8060_0;
L_000001ac17d070a0 .reduce/or v000001ac17cc5fe0_0;
S_000001ac17acd8b0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001ac17a89ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001ac17cca5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cca5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cca630 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cca668 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cca6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cca6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cca710 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cca748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cca780 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cca7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cca7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17cca828 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17cca860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17cca898 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17cca8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17cca908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cca940 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cca978 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cca9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cca9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17ccaa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17ccaa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17ccaa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17ccaac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17ccab00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ac17cc6120_0 .var "ALU_OP", 3 0;
v000001ac17cc61c0_0 .net "opcode", 11 0, v000001ac17cd4470_0;  alias, 1 drivers
E_000001ac17c4b700 .event anyedge, v000001ac17bd0300_0;
S_000001ac17acda40 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001ac17cd23f0_0 .net "EX1_forward_to_B", 31 0, v000001ac17cd3430_0;  alias, 1 drivers
v000001ac17cd2cb0_0 .net "EX_PFC", 31 0, v000001ac17cd40b0_0;  alias, 1 drivers
v000001ac17cd3f70_0 .net "EX_PFC_to_IF", 31 0, L_000001ac17d06f60;  alias, 1 drivers
v000001ac17cd1c70_0 .net "alu_selA", 1 0, L_000001ac17d01e20;  alias, 1 drivers
v000001ac17cd27b0_0 .net "alu_selB", 1 0, L_000001ac17d05340;  alias, 1 drivers
v000001ac17cd2670_0 .net "ex_haz", 31 0, v000001ac17cc47d0_0;  alias, 1 drivers
v000001ac17cd31b0_0 .net "id_haz", 31 0, L_000001ac17d07500;  alias, 1 drivers
v000001ac17cd3ed0_0 .net "is_jr", 0 0, v000001ac17cd1ef0_0;  alias, 1 drivers
v000001ac17cd4010_0 .net "mem_haz", 31 0, L_000001ac17d14ce0;  alias, 1 drivers
v000001ac17cd2d50_0 .net "oper1", 31 0, L_000001ac17d0b240;  alias, 1 drivers
v000001ac17cd3570_0 .net "oper2", 31 0, L_000001ac17d138c0;  alias, 1 drivers
v000001ac17cd2f30_0 .net "pc", 31 0, v000001ac17cd1e50_0;  alias, 1 drivers
v000001ac17cd25d0_0 .net "rs1", 31 0, v000001ac17cd3b10_0;  alias, 1 drivers
v000001ac17cd3890_0 .net "rs2_in", 31 0, v000001ac17cd22b0_0;  alias, 1 drivers
v000001ac17cd3390_0 .net "rs2_out", 31 0, L_000001ac17d14650;  alias, 1 drivers
v000001ac17cd2b70_0 .net "store_rs2_forward", 1 0, L_000001ac17d04080;  alias, 1 drivers
L_000001ac17d06f60 .functor MUXZ 32, v000001ac17cd40b0_0, L_000001ac17d0b240, v000001ac17cd1ef0_0, C4<>;
S_000001ac17a88210 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001ac17acda40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ac17c4af80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ac17d0a210 .functor NOT 1, L_000001ac17d07780, C4<0>, C4<0>, C4<0>;
L_000001ac17d0a280 .functor NOT 1, L_000001ac17d08400, C4<0>, C4<0>, C4<0>;
L_000001ac17d0b0f0 .functor NOT 1, L_000001ac17d069c0, C4<0>, C4<0>, C4<0>;
L_000001ac17d0a750 .functor NOT 1, L_000001ac17d085e0, C4<0>, C4<0>, C4<0>;
L_000001ac17d0a360 .functor AND 32, L_000001ac17d09fe0, v000001ac17cd3b10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d09560 .functor AND 32, L_000001ac17d0b010, L_000001ac17d14ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d099c0 .functor OR 32, L_000001ac17d0a360, L_000001ac17d09560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d09aa0 .functor AND 32, L_000001ac17d0a830, v000001ac17cc47d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d09b10 .functor OR 32, L_000001ac17d099c0, L_000001ac17d09aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d0b320 .functor AND 32, L_000001ac17d09640, L_000001ac17d07500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d0b240 .functor OR 32, L_000001ac17d09b10, L_000001ac17d0b320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ac17cc9960_0 .net *"_ivl_1", 0 0, L_000001ac17d07780;  1 drivers
v000001ac17cc9be0_0 .net *"_ivl_13", 0 0, L_000001ac17d069c0;  1 drivers
v000001ac17cc9c80_0 .net *"_ivl_14", 0 0, L_000001ac17d0b0f0;  1 drivers
v000001ac17cc8600_0 .net *"_ivl_19", 0 0, L_000001ac17d06ba0;  1 drivers
v000001ac17cc86a0_0 .net *"_ivl_2", 0 0, L_000001ac17d0a210;  1 drivers
v000001ac17ccbc50_0 .net *"_ivl_23", 0 0, L_000001ac17d06b00;  1 drivers
v000001ac17ccd0f0_0 .net *"_ivl_27", 0 0, L_000001ac17d085e0;  1 drivers
v000001ac17ccd730_0 .net *"_ivl_28", 0 0, L_000001ac17d0a750;  1 drivers
v000001ac17cce1d0_0 .net *"_ivl_33", 0 0, L_000001ac17d08c20;  1 drivers
v000001ac17ccdd70_0 .net *"_ivl_37", 0 0, L_000001ac17d07640;  1 drivers
v000001ac17ccdeb0_0 .net *"_ivl_40", 31 0, L_000001ac17d0a360;  1 drivers
v000001ac17ccd7d0_0 .net *"_ivl_42", 31 0, L_000001ac17d09560;  1 drivers
v000001ac17ccbed0_0 .net *"_ivl_44", 31 0, L_000001ac17d099c0;  1 drivers
v000001ac17ccbcf0_0 .net *"_ivl_46", 31 0, L_000001ac17d09aa0;  1 drivers
v000001ac17ccd190_0 .net *"_ivl_48", 31 0, L_000001ac17d09b10;  1 drivers
v000001ac17ccc010_0 .net *"_ivl_50", 31 0, L_000001ac17d0b320;  1 drivers
v000001ac17ccd4b0_0 .net *"_ivl_7", 0 0, L_000001ac17d08400;  1 drivers
v000001ac17cce090_0 .net *"_ivl_8", 0 0, L_000001ac17d0a280;  1 drivers
v000001ac17ccdc30_0 .net "ina", 31 0, v000001ac17cd3b10_0;  alias, 1 drivers
v000001ac17cce130_0 .net "inb", 31 0, L_000001ac17d14ce0;  alias, 1 drivers
v000001ac17ccc330_0 .net "inc", 31 0, v000001ac17cc47d0_0;  alias, 1 drivers
v000001ac17cce270_0 .net "ind", 31 0, L_000001ac17d07500;  alias, 1 drivers
v000001ac17ccd870_0 .net "out", 31 0, L_000001ac17d0b240;  alias, 1 drivers
v000001ac17ccdf50_0 .net "s0", 31 0, L_000001ac17d09fe0;  1 drivers
v000001ac17ccc3d0_0 .net "s1", 31 0, L_000001ac17d0b010;  1 drivers
v000001ac17cccc90_0 .net "s2", 31 0, L_000001ac17d0a830;  1 drivers
v000001ac17cccdd0_0 .net "s3", 31 0, L_000001ac17d09640;  1 drivers
v000001ac17ccd690_0 .net "sel", 1 0, L_000001ac17d01e20;  alias, 1 drivers
L_000001ac17d07780 .part L_000001ac17d01e20, 1, 1;
LS_000001ac17d08180_0_0 .concat [ 1 1 1 1], L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210;
LS_000001ac17d08180_0_4 .concat [ 1 1 1 1], L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210;
LS_000001ac17d08180_0_8 .concat [ 1 1 1 1], L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210;
LS_000001ac17d08180_0_12 .concat [ 1 1 1 1], L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210;
LS_000001ac17d08180_0_16 .concat [ 1 1 1 1], L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210;
LS_000001ac17d08180_0_20 .concat [ 1 1 1 1], L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210;
LS_000001ac17d08180_0_24 .concat [ 1 1 1 1], L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210;
LS_000001ac17d08180_0_28 .concat [ 1 1 1 1], L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210, L_000001ac17d0a210;
LS_000001ac17d08180_1_0 .concat [ 4 4 4 4], LS_000001ac17d08180_0_0, LS_000001ac17d08180_0_4, LS_000001ac17d08180_0_8, LS_000001ac17d08180_0_12;
LS_000001ac17d08180_1_4 .concat [ 4 4 4 4], LS_000001ac17d08180_0_16, LS_000001ac17d08180_0_20, LS_000001ac17d08180_0_24, LS_000001ac17d08180_0_28;
L_000001ac17d08180 .concat [ 16 16 0 0], LS_000001ac17d08180_1_0, LS_000001ac17d08180_1_4;
L_000001ac17d08400 .part L_000001ac17d01e20, 0, 1;
LS_000001ac17d084a0_0_0 .concat [ 1 1 1 1], L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280;
LS_000001ac17d084a0_0_4 .concat [ 1 1 1 1], L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280;
LS_000001ac17d084a0_0_8 .concat [ 1 1 1 1], L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280;
LS_000001ac17d084a0_0_12 .concat [ 1 1 1 1], L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280;
LS_000001ac17d084a0_0_16 .concat [ 1 1 1 1], L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280;
LS_000001ac17d084a0_0_20 .concat [ 1 1 1 1], L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280;
LS_000001ac17d084a0_0_24 .concat [ 1 1 1 1], L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280;
LS_000001ac17d084a0_0_28 .concat [ 1 1 1 1], L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280, L_000001ac17d0a280;
LS_000001ac17d084a0_1_0 .concat [ 4 4 4 4], LS_000001ac17d084a0_0_0, LS_000001ac17d084a0_0_4, LS_000001ac17d084a0_0_8, LS_000001ac17d084a0_0_12;
LS_000001ac17d084a0_1_4 .concat [ 4 4 4 4], LS_000001ac17d084a0_0_16, LS_000001ac17d084a0_0_20, LS_000001ac17d084a0_0_24, LS_000001ac17d084a0_0_28;
L_000001ac17d084a0 .concat [ 16 16 0 0], LS_000001ac17d084a0_1_0, LS_000001ac17d084a0_1_4;
L_000001ac17d069c0 .part L_000001ac17d01e20, 1, 1;
LS_000001ac17d08220_0_0 .concat [ 1 1 1 1], L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0;
LS_000001ac17d08220_0_4 .concat [ 1 1 1 1], L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0;
LS_000001ac17d08220_0_8 .concat [ 1 1 1 1], L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0;
LS_000001ac17d08220_0_12 .concat [ 1 1 1 1], L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0;
LS_000001ac17d08220_0_16 .concat [ 1 1 1 1], L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0;
LS_000001ac17d08220_0_20 .concat [ 1 1 1 1], L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0;
LS_000001ac17d08220_0_24 .concat [ 1 1 1 1], L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0;
LS_000001ac17d08220_0_28 .concat [ 1 1 1 1], L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0, L_000001ac17d0b0f0;
LS_000001ac17d08220_1_0 .concat [ 4 4 4 4], LS_000001ac17d08220_0_0, LS_000001ac17d08220_0_4, LS_000001ac17d08220_0_8, LS_000001ac17d08220_0_12;
LS_000001ac17d08220_1_4 .concat [ 4 4 4 4], LS_000001ac17d08220_0_16, LS_000001ac17d08220_0_20, LS_000001ac17d08220_0_24, LS_000001ac17d08220_0_28;
L_000001ac17d08220 .concat [ 16 16 0 0], LS_000001ac17d08220_1_0, LS_000001ac17d08220_1_4;
L_000001ac17d06ba0 .part L_000001ac17d01e20, 0, 1;
LS_000001ac17d08540_0_0 .concat [ 1 1 1 1], L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0;
LS_000001ac17d08540_0_4 .concat [ 1 1 1 1], L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0;
LS_000001ac17d08540_0_8 .concat [ 1 1 1 1], L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0;
LS_000001ac17d08540_0_12 .concat [ 1 1 1 1], L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0;
LS_000001ac17d08540_0_16 .concat [ 1 1 1 1], L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0;
LS_000001ac17d08540_0_20 .concat [ 1 1 1 1], L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0;
LS_000001ac17d08540_0_24 .concat [ 1 1 1 1], L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0;
LS_000001ac17d08540_0_28 .concat [ 1 1 1 1], L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0, L_000001ac17d06ba0;
LS_000001ac17d08540_1_0 .concat [ 4 4 4 4], LS_000001ac17d08540_0_0, LS_000001ac17d08540_0_4, LS_000001ac17d08540_0_8, LS_000001ac17d08540_0_12;
LS_000001ac17d08540_1_4 .concat [ 4 4 4 4], LS_000001ac17d08540_0_16, LS_000001ac17d08540_0_20, LS_000001ac17d08540_0_24, LS_000001ac17d08540_0_28;
L_000001ac17d08540 .concat [ 16 16 0 0], LS_000001ac17d08540_1_0, LS_000001ac17d08540_1_4;
L_000001ac17d06b00 .part L_000001ac17d01e20, 1, 1;
LS_000001ac17d082c0_0_0 .concat [ 1 1 1 1], L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00;
LS_000001ac17d082c0_0_4 .concat [ 1 1 1 1], L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00;
LS_000001ac17d082c0_0_8 .concat [ 1 1 1 1], L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00;
LS_000001ac17d082c0_0_12 .concat [ 1 1 1 1], L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00;
LS_000001ac17d082c0_0_16 .concat [ 1 1 1 1], L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00;
LS_000001ac17d082c0_0_20 .concat [ 1 1 1 1], L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00;
LS_000001ac17d082c0_0_24 .concat [ 1 1 1 1], L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00;
LS_000001ac17d082c0_0_28 .concat [ 1 1 1 1], L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00, L_000001ac17d06b00;
LS_000001ac17d082c0_1_0 .concat [ 4 4 4 4], LS_000001ac17d082c0_0_0, LS_000001ac17d082c0_0_4, LS_000001ac17d082c0_0_8, LS_000001ac17d082c0_0_12;
LS_000001ac17d082c0_1_4 .concat [ 4 4 4 4], LS_000001ac17d082c0_0_16, LS_000001ac17d082c0_0_20, LS_000001ac17d082c0_0_24, LS_000001ac17d082c0_0_28;
L_000001ac17d082c0 .concat [ 16 16 0 0], LS_000001ac17d082c0_1_0, LS_000001ac17d082c0_1_4;
L_000001ac17d085e0 .part L_000001ac17d01e20, 0, 1;
LS_000001ac17d076e0_0_0 .concat [ 1 1 1 1], L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750;
LS_000001ac17d076e0_0_4 .concat [ 1 1 1 1], L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750;
LS_000001ac17d076e0_0_8 .concat [ 1 1 1 1], L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750;
LS_000001ac17d076e0_0_12 .concat [ 1 1 1 1], L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750;
LS_000001ac17d076e0_0_16 .concat [ 1 1 1 1], L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750;
LS_000001ac17d076e0_0_20 .concat [ 1 1 1 1], L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750;
LS_000001ac17d076e0_0_24 .concat [ 1 1 1 1], L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750;
LS_000001ac17d076e0_0_28 .concat [ 1 1 1 1], L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750, L_000001ac17d0a750;
LS_000001ac17d076e0_1_0 .concat [ 4 4 4 4], LS_000001ac17d076e0_0_0, LS_000001ac17d076e0_0_4, LS_000001ac17d076e0_0_8, LS_000001ac17d076e0_0_12;
LS_000001ac17d076e0_1_4 .concat [ 4 4 4 4], LS_000001ac17d076e0_0_16, LS_000001ac17d076e0_0_20, LS_000001ac17d076e0_0_24, LS_000001ac17d076e0_0_28;
L_000001ac17d076e0 .concat [ 16 16 0 0], LS_000001ac17d076e0_1_0, LS_000001ac17d076e0_1_4;
L_000001ac17d08c20 .part L_000001ac17d01e20, 1, 1;
LS_000001ac17d08680_0_0 .concat [ 1 1 1 1], L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20;
LS_000001ac17d08680_0_4 .concat [ 1 1 1 1], L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20;
LS_000001ac17d08680_0_8 .concat [ 1 1 1 1], L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20;
LS_000001ac17d08680_0_12 .concat [ 1 1 1 1], L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20;
LS_000001ac17d08680_0_16 .concat [ 1 1 1 1], L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20;
LS_000001ac17d08680_0_20 .concat [ 1 1 1 1], L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20;
LS_000001ac17d08680_0_24 .concat [ 1 1 1 1], L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20;
LS_000001ac17d08680_0_28 .concat [ 1 1 1 1], L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20, L_000001ac17d08c20;
LS_000001ac17d08680_1_0 .concat [ 4 4 4 4], LS_000001ac17d08680_0_0, LS_000001ac17d08680_0_4, LS_000001ac17d08680_0_8, LS_000001ac17d08680_0_12;
LS_000001ac17d08680_1_4 .concat [ 4 4 4 4], LS_000001ac17d08680_0_16, LS_000001ac17d08680_0_20, LS_000001ac17d08680_0_24, LS_000001ac17d08680_0_28;
L_000001ac17d08680 .concat [ 16 16 0 0], LS_000001ac17d08680_1_0, LS_000001ac17d08680_1_4;
L_000001ac17d07640 .part L_000001ac17d01e20, 0, 1;
LS_000001ac17d07820_0_0 .concat [ 1 1 1 1], L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640;
LS_000001ac17d07820_0_4 .concat [ 1 1 1 1], L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640;
LS_000001ac17d07820_0_8 .concat [ 1 1 1 1], L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640;
LS_000001ac17d07820_0_12 .concat [ 1 1 1 1], L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640;
LS_000001ac17d07820_0_16 .concat [ 1 1 1 1], L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640;
LS_000001ac17d07820_0_20 .concat [ 1 1 1 1], L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640;
LS_000001ac17d07820_0_24 .concat [ 1 1 1 1], L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640;
LS_000001ac17d07820_0_28 .concat [ 1 1 1 1], L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640, L_000001ac17d07640;
LS_000001ac17d07820_1_0 .concat [ 4 4 4 4], LS_000001ac17d07820_0_0, LS_000001ac17d07820_0_4, LS_000001ac17d07820_0_8, LS_000001ac17d07820_0_12;
LS_000001ac17d07820_1_4 .concat [ 4 4 4 4], LS_000001ac17d07820_0_16, LS_000001ac17d07820_0_20, LS_000001ac17d07820_0_24, LS_000001ac17d07820_0_28;
L_000001ac17d07820 .concat [ 16 16 0 0], LS_000001ac17d07820_1_0, LS_000001ac17d07820_1_4;
S_000001ac17a883a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ac17a88210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d09fe0 .functor AND 32, L_000001ac17d08180, L_000001ac17d084a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17cc9a00_0 .net "in1", 31 0, L_000001ac17d08180;  1 drivers
v000001ac17cc9820_0 .net "in2", 31 0, L_000001ac17d084a0;  1 drivers
v000001ac17cc93c0_0 .net "out", 31 0, L_000001ac17d09fe0;  alias, 1 drivers
S_000001ac17ac0950 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ac17a88210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d0b010 .functor AND 32, L_000001ac17d08220, L_000001ac17d08540, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17cc89c0_0 .net "in1", 31 0, L_000001ac17d08220;  1 drivers
v000001ac17cc9460_0 .net "in2", 31 0, L_000001ac17d08540;  1 drivers
v000001ac17cc9aa0_0 .net "out", 31 0, L_000001ac17d0b010;  alias, 1 drivers
S_000001ac17ac0ae0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ac17a88210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d0a830 .functor AND 32, L_000001ac17d082c0, L_000001ac17d076e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17cc8d80_0 .net "in1", 31 0, L_000001ac17d082c0;  1 drivers
v000001ac17cc9500_0 .net "in2", 31 0, L_000001ac17d076e0;  1 drivers
v000001ac17cc8b00_0 .net "out", 31 0, L_000001ac17d0a830;  alias, 1 drivers
S_000001ac17ccb1d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ac17a88210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d09640 .functor AND 32, L_000001ac17d08680, L_000001ac17d07820, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17cc8ec0_0 .net "in1", 31 0, L_000001ac17d08680;  1 drivers
v000001ac17cc95a0_0 .net "in2", 31 0, L_000001ac17d07820;  1 drivers
v000001ac17cc98c0_0 .net "out", 31 0, L_000001ac17d09640;  alias, 1 drivers
S_000001ac17ccb9a0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001ac17acda40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ac17c4af40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ac17d0b160 .functor NOT 1, L_000001ac17d07fa0, C4<0>, C4<0>, C4<0>;
L_000001ac17d0b390 .functor NOT 1, L_000001ac17d075a0, C4<0>, C4<0>, C4<0>;
L_000001ac17d0b1d0 .functor NOT 1, L_000001ac17d087c0, C4<0>, C4<0>, C4<0>;
L_000001ac17c40c60 .functor NOT 1, L_000001ac17d06c40, C4<0>, C4<0>, C4<0>;
L_000001ac17d139a0 .functor AND 32, L_000001ac17d0b2b0, v000001ac17cd3430_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d13700 .functor AND 32, L_000001ac17d0b400, L_000001ac17d14ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d14340 .functor OR 32, L_000001ac17d139a0, L_000001ac17d13700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d13e00 .functor AND 32, L_000001ac17d0b470, v000001ac17cc47d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d13cb0 .functor OR 32, L_000001ac17d14340, L_000001ac17d13e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d13e70 .functor AND 32, L_000001ac17d130e0, L_000001ac17d07500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d138c0 .functor OR 32, L_000001ac17d13cb0, L_000001ac17d13e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ac17cccd30_0 .net *"_ivl_1", 0 0, L_000001ac17d07fa0;  1 drivers
v000001ac17cccf10_0 .net *"_ivl_13", 0 0, L_000001ac17d087c0;  1 drivers
v000001ac17ccd910_0 .net *"_ivl_14", 0 0, L_000001ac17d0b1d0;  1 drivers
v000001ac17ccc290_0 .net *"_ivl_19", 0 0, L_000001ac17d073c0;  1 drivers
v000001ac17ccbf70_0 .net *"_ivl_2", 0 0, L_000001ac17d0b160;  1 drivers
v000001ac17ccc470_0 .net *"_ivl_23", 0 0, L_000001ac17d08cc0;  1 drivers
v000001ac17ccbe30_0 .net *"_ivl_27", 0 0, L_000001ac17d06c40;  1 drivers
v000001ac17ccc510_0 .net *"_ivl_28", 0 0, L_000001ac17c40c60;  1 drivers
v000001ac17ccd9b0_0 .net *"_ivl_33", 0 0, L_000001ac17d08860;  1 drivers
v000001ac17ccc5b0_0 .net *"_ivl_37", 0 0, L_000001ac17d071e0;  1 drivers
v000001ac17ccce70_0 .net *"_ivl_40", 31 0, L_000001ac17d139a0;  1 drivers
v000001ac17ccc650_0 .net *"_ivl_42", 31 0, L_000001ac17d13700;  1 drivers
v000001ac17ccc6f0_0 .net *"_ivl_44", 31 0, L_000001ac17d14340;  1 drivers
v000001ac17ccc830_0 .net *"_ivl_46", 31 0, L_000001ac17d13e00;  1 drivers
v000001ac17ccda50_0 .net *"_ivl_48", 31 0, L_000001ac17d13cb0;  1 drivers
v000001ac17ccc8d0_0 .net *"_ivl_50", 31 0, L_000001ac17d13e70;  1 drivers
v000001ac17ccdff0_0 .net *"_ivl_7", 0 0, L_000001ac17d075a0;  1 drivers
v000001ac17cccfb0_0 .net *"_ivl_8", 0 0, L_000001ac17d0b390;  1 drivers
v000001ac17ccd230_0 .net "ina", 31 0, v000001ac17cd3430_0;  alias, 1 drivers
v000001ac17ccc970_0 .net "inb", 31 0, L_000001ac17d14ce0;  alias, 1 drivers
v000001ac17ccd2d0_0 .net "inc", 31 0, v000001ac17cc47d0_0;  alias, 1 drivers
v000001ac17ccca10_0 .net "ind", 31 0, L_000001ac17d07500;  alias, 1 drivers
v000001ac17cccab0_0 .net "out", 31 0, L_000001ac17d138c0;  alias, 1 drivers
v000001ac17ccd370_0 .net "s0", 31 0, L_000001ac17d0b2b0;  1 drivers
v000001ac17cccb50_0 .net "s1", 31 0, L_000001ac17d0b400;  1 drivers
v000001ac17ccd410_0 .net "s2", 31 0, L_000001ac17d0b470;  1 drivers
v000001ac17ccdaf0_0 .net "s3", 31 0, L_000001ac17d130e0;  1 drivers
v000001ac17ccdb90_0 .net "sel", 1 0, L_000001ac17d05340;  alias, 1 drivers
L_000001ac17d07fa0 .part L_000001ac17d05340, 1, 1;
LS_000001ac17d08720_0_0 .concat [ 1 1 1 1], L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160;
LS_000001ac17d08720_0_4 .concat [ 1 1 1 1], L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160;
LS_000001ac17d08720_0_8 .concat [ 1 1 1 1], L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160;
LS_000001ac17d08720_0_12 .concat [ 1 1 1 1], L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160;
LS_000001ac17d08720_0_16 .concat [ 1 1 1 1], L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160;
LS_000001ac17d08720_0_20 .concat [ 1 1 1 1], L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160;
LS_000001ac17d08720_0_24 .concat [ 1 1 1 1], L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160;
LS_000001ac17d08720_0_28 .concat [ 1 1 1 1], L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160, L_000001ac17d0b160;
LS_000001ac17d08720_1_0 .concat [ 4 4 4 4], LS_000001ac17d08720_0_0, LS_000001ac17d08720_0_4, LS_000001ac17d08720_0_8, LS_000001ac17d08720_0_12;
LS_000001ac17d08720_1_4 .concat [ 4 4 4 4], LS_000001ac17d08720_0_16, LS_000001ac17d08720_0_20, LS_000001ac17d08720_0_24, LS_000001ac17d08720_0_28;
L_000001ac17d08720 .concat [ 16 16 0 0], LS_000001ac17d08720_1_0, LS_000001ac17d08720_1_4;
L_000001ac17d075a0 .part L_000001ac17d05340, 0, 1;
LS_000001ac17d06a60_0_0 .concat [ 1 1 1 1], L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390;
LS_000001ac17d06a60_0_4 .concat [ 1 1 1 1], L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390;
LS_000001ac17d06a60_0_8 .concat [ 1 1 1 1], L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390;
LS_000001ac17d06a60_0_12 .concat [ 1 1 1 1], L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390;
LS_000001ac17d06a60_0_16 .concat [ 1 1 1 1], L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390;
LS_000001ac17d06a60_0_20 .concat [ 1 1 1 1], L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390;
LS_000001ac17d06a60_0_24 .concat [ 1 1 1 1], L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390;
LS_000001ac17d06a60_0_28 .concat [ 1 1 1 1], L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390, L_000001ac17d0b390;
LS_000001ac17d06a60_1_0 .concat [ 4 4 4 4], LS_000001ac17d06a60_0_0, LS_000001ac17d06a60_0_4, LS_000001ac17d06a60_0_8, LS_000001ac17d06a60_0_12;
LS_000001ac17d06a60_1_4 .concat [ 4 4 4 4], LS_000001ac17d06a60_0_16, LS_000001ac17d06a60_0_20, LS_000001ac17d06a60_0_24, LS_000001ac17d06a60_0_28;
L_000001ac17d06a60 .concat [ 16 16 0 0], LS_000001ac17d06a60_1_0, LS_000001ac17d06a60_1_4;
L_000001ac17d087c0 .part L_000001ac17d05340, 1, 1;
LS_000001ac17d07000_0_0 .concat [ 1 1 1 1], L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0;
LS_000001ac17d07000_0_4 .concat [ 1 1 1 1], L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0;
LS_000001ac17d07000_0_8 .concat [ 1 1 1 1], L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0;
LS_000001ac17d07000_0_12 .concat [ 1 1 1 1], L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0;
LS_000001ac17d07000_0_16 .concat [ 1 1 1 1], L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0;
LS_000001ac17d07000_0_20 .concat [ 1 1 1 1], L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0;
LS_000001ac17d07000_0_24 .concat [ 1 1 1 1], L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0;
LS_000001ac17d07000_0_28 .concat [ 1 1 1 1], L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0, L_000001ac17d0b1d0;
LS_000001ac17d07000_1_0 .concat [ 4 4 4 4], LS_000001ac17d07000_0_0, LS_000001ac17d07000_0_4, LS_000001ac17d07000_0_8, LS_000001ac17d07000_0_12;
LS_000001ac17d07000_1_4 .concat [ 4 4 4 4], LS_000001ac17d07000_0_16, LS_000001ac17d07000_0_20, LS_000001ac17d07000_0_24, LS_000001ac17d07000_0_28;
L_000001ac17d07000 .concat [ 16 16 0 0], LS_000001ac17d07000_1_0, LS_000001ac17d07000_1_4;
L_000001ac17d073c0 .part L_000001ac17d05340, 0, 1;
LS_000001ac17d07280_0_0 .concat [ 1 1 1 1], L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0;
LS_000001ac17d07280_0_4 .concat [ 1 1 1 1], L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0;
LS_000001ac17d07280_0_8 .concat [ 1 1 1 1], L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0;
LS_000001ac17d07280_0_12 .concat [ 1 1 1 1], L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0;
LS_000001ac17d07280_0_16 .concat [ 1 1 1 1], L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0;
LS_000001ac17d07280_0_20 .concat [ 1 1 1 1], L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0;
LS_000001ac17d07280_0_24 .concat [ 1 1 1 1], L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0;
LS_000001ac17d07280_0_28 .concat [ 1 1 1 1], L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0, L_000001ac17d073c0;
LS_000001ac17d07280_1_0 .concat [ 4 4 4 4], LS_000001ac17d07280_0_0, LS_000001ac17d07280_0_4, LS_000001ac17d07280_0_8, LS_000001ac17d07280_0_12;
LS_000001ac17d07280_1_4 .concat [ 4 4 4 4], LS_000001ac17d07280_0_16, LS_000001ac17d07280_0_20, LS_000001ac17d07280_0_24, LS_000001ac17d07280_0_28;
L_000001ac17d07280 .concat [ 16 16 0 0], LS_000001ac17d07280_1_0, LS_000001ac17d07280_1_4;
L_000001ac17d08cc0 .part L_000001ac17d05340, 1, 1;
LS_000001ac17d066a0_0_0 .concat [ 1 1 1 1], L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0;
LS_000001ac17d066a0_0_4 .concat [ 1 1 1 1], L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0;
LS_000001ac17d066a0_0_8 .concat [ 1 1 1 1], L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0;
LS_000001ac17d066a0_0_12 .concat [ 1 1 1 1], L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0;
LS_000001ac17d066a0_0_16 .concat [ 1 1 1 1], L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0;
LS_000001ac17d066a0_0_20 .concat [ 1 1 1 1], L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0;
LS_000001ac17d066a0_0_24 .concat [ 1 1 1 1], L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0;
LS_000001ac17d066a0_0_28 .concat [ 1 1 1 1], L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0, L_000001ac17d08cc0;
LS_000001ac17d066a0_1_0 .concat [ 4 4 4 4], LS_000001ac17d066a0_0_0, LS_000001ac17d066a0_0_4, LS_000001ac17d066a0_0_8, LS_000001ac17d066a0_0_12;
LS_000001ac17d066a0_1_4 .concat [ 4 4 4 4], LS_000001ac17d066a0_0_16, LS_000001ac17d066a0_0_20, LS_000001ac17d066a0_0_24, LS_000001ac17d066a0_0_28;
L_000001ac17d066a0 .concat [ 16 16 0 0], LS_000001ac17d066a0_1_0, LS_000001ac17d066a0_1_4;
L_000001ac17d06c40 .part L_000001ac17d05340, 0, 1;
LS_000001ac17d07b40_0_0 .concat [ 1 1 1 1], L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60;
LS_000001ac17d07b40_0_4 .concat [ 1 1 1 1], L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60;
LS_000001ac17d07b40_0_8 .concat [ 1 1 1 1], L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60;
LS_000001ac17d07b40_0_12 .concat [ 1 1 1 1], L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60;
LS_000001ac17d07b40_0_16 .concat [ 1 1 1 1], L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60;
LS_000001ac17d07b40_0_20 .concat [ 1 1 1 1], L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60;
LS_000001ac17d07b40_0_24 .concat [ 1 1 1 1], L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60;
LS_000001ac17d07b40_0_28 .concat [ 1 1 1 1], L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60, L_000001ac17c40c60;
LS_000001ac17d07b40_1_0 .concat [ 4 4 4 4], LS_000001ac17d07b40_0_0, LS_000001ac17d07b40_0_4, LS_000001ac17d07b40_0_8, LS_000001ac17d07b40_0_12;
LS_000001ac17d07b40_1_4 .concat [ 4 4 4 4], LS_000001ac17d07b40_0_16, LS_000001ac17d07b40_0_20, LS_000001ac17d07b40_0_24, LS_000001ac17d07b40_0_28;
L_000001ac17d07b40 .concat [ 16 16 0 0], LS_000001ac17d07b40_1_0, LS_000001ac17d07b40_1_4;
L_000001ac17d08860 .part L_000001ac17d05340, 1, 1;
LS_000001ac17d07d20_0_0 .concat [ 1 1 1 1], L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860;
LS_000001ac17d07d20_0_4 .concat [ 1 1 1 1], L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860;
LS_000001ac17d07d20_0_8 .concat [ 1 1 1 1], L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860;
LS_000001ac17d07d20_0_12 .concat [ 1 1 1 1], L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860;
LS_000001ac17d07d20_0_16 .concat [ 1 1 1 1], L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860;
LS_000001ac17d07d20_0_20 .concat [ 1 1 1 1], L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860;
LS_000001ac17d07d20_0_24 .concat [ 1 1 1 1], L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860;
LS_000001ac17d07d20_0_28 .concat [ 1 1 1 1], L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860, L_000001ac17d08860;
LS_000001ac17d07d20_1_0 .concat [ 4 4 4 4], LS_000001ac17d07d20_0_0, LS_000001ac17d07d20_0_4, LS_000001ac17d07d20_0_8, LS_000001ac17d07d20_0_12;
LS_000001ac17d07d20_1_4 .concat [ 4 4 4 4], LS_000001ac17d07d20_0_16, LS_000001ac17d07d20_0_20, LS_000001ac17d07d20_0_24, LS_000001ac17d07d20_0_28;
L_000001ac17d07d20 .concat [ 16 16 0 0], LS_000001ac17d07d20_1_0, LS_000001ac17d07d20_1_4;
L_000001ac17d071e0 .part L_000001ac17d05340, 0, 1;
LS_000001ac17d07960_0_0 .concat [ 1 1 1 1], L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0;
LS_000001ac17d07960_0_4 .concat [ 1 1 1 1], L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0;
LS_000001ac17d07960_0_8 .concat [ 1 1 1 1], L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0;
LS_000001ac17d07960_0_12 .concat [ 1 1 1 1], L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0;
LS_000001ac17d07960_0_16 .concat [ 1 1 1 1], L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0;
LS_000001ac17d07960_0_20 .concat [ 1 1 1 1], L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0;
LS_000001ac17d07960_0_24 .concat [ 1 1 1 1], L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0;
LS_000001ac17d07960_0_28 .concat [ 1 1 1 1], L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0, L_000001ac17d071e0;
LS_000001ac17d07960_1_0 .concat [ 4 4 4 4], LS_000001ac17d07960_0_0, LS_000001ac17d07960_0_4, LS_000001ac17d07960_0_8, LS_000001ac17d07960_0_12;
LS_000001ac17d07960_1_4 .concat [ 4 4 4 4], LS_000001ac17d07960_0_16, LS_000001ac17d07960_0_20, LS_000001ac17d07960_0_24, LS_000001ac17d07960_0_28;
L_000001ac17d07960 .concat [ 16 16 0 0], LS_000001ac17d07960_1_0, LS_000001ac17d07960_1_4;
S_000001ac17ccb360 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ac17ccb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d0b2b0 .functor AND 32, L_000001ac17d08720, L_000001ac17d06a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17ccde10_0 .net "in1", 31 0, L_000001ac17d08720;  1 drivers
v000001ac17cce310_0 .net "in2", 31 0, L_000001ac17d06a60;  1 drivers
v000001ac17ccd050_0 .net "out", 31 0, L_000001ac17d0b2b0;  alias, 1 drivers
S_000001ac17ccb680 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ac17ccb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d0b400 .functor AND 32, L_000001ac17d07000, L_000001ac17d07280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17ccd550_0 .net "in1", 31 0, L_000001ac17d07000;  1 drivers
v000001ac17ccbbb0_0 .net "in2", 31 0, L_000001ac17d07280;  1 drivers
v000001ac17ccc790_0 .net "out", 31 0, L_000001ac17d0b400;  alias, 1 drivers
S_000001ac17ccab90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ac17ccb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d0b470 .functor AND 32, L_000001ac17d066a0, L_000001ac17d07b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17ccc0b0_0 .net "in1", 31 0, L_000001ac17d066a0;  1 drivers
v000001ac17ccd5f0_0 .net "in2", 31 0, L_000001ac17d07b40;  1 drivers
v000001ac17ccc150_0 .net "out", 31 0, L_000001ac17d0b470;  alias, 1 drivers
S_000001ac17ccb810 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ac17ccb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d130e0 .functor AND 32, L_000001ac17d07d20, L_000001ac17d07960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17ccbd90_0 .net "in1", 31 0, L_000001ac17d07d20;  1 drivers
v000001ac17ccc1f0_0 .net "in2", 31 0, L_000001ac17d07960;  1 drivers
v000001ac17cccbf0_0 .net "out", 31 0, L_000001ac17d130e0;  alias, 1 drivers
S_000001ac17ccad20 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001ac17acda40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ac17c4b0c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ac17d14570 .functor NOT 1, L_000001ac17d07a00, C4<0>, C4<0>, C4<0>;
L_000001ac17d140a0 .functor NOT 1, L_000001ac17d08900, C4<0>, C4<0>, C4<0>;
L_000001ac17d13380 .functor NOT 1, L_000001ac17d07be0, C4<0>, C4<0>, C4<0>;
L_000001ac17d135b0 .functor NOT 1, L_000001ac17d06600, C4<0>, C4<0>, C4<0>;
L_000001ac17d143b0 .functor AND 32, L_000001ac17d13ee0, v000001ac17cd22b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d13620 .functor AND 32, L_000001ac17d13bd0, L_000001ac17d14ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d14a40 .functor OR 32, L_000001ac17d143b0, L_000001ac17d13620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d13f50 .functor AND 32, L_000001ac17d141f0, v000001ac17cc47d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d13930 .functor OR 32, L_000001ac17d14a40, L_000001ac17d13f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d13d20 .functor AND 32, L_000001ac17d13540, L_000001ac17d07500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d14650 .functor OR 32, L_000001ac17d13930, L_000001ac17d13d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ac17ccedb0_0 .net *"_ivl_1", 0 0, L_000001ac17d07a00;  1 drivers
v000001ac17cce770_0 .net *"_ivl_13", 0 0, L_000001ac17d07be0;  1 drivers
v000001ac17cce590_0 .net *"_ivl_14", 0 0, L_000001ac17d13380;  1 drivers
v000001ac17ccf3f0_0 .net *"_ivl_19", 0 0, L_000001ac17d07320;  1 drivers
v000001ac17cce810_0 .net *"_ivl_2", 0 0, L_000001ac17d14570;  1 drivers
v000001ac17ccee50_0 .net *"_ivl_23", 0 0, L_000001ac17d08a40;  1 drivers
v000001ac17cceef0_0 .net *"_ivl_27", 0 0, L_000001ac17d06600;  1 drivers
v000001ac17ccf8f0_0 .net *"_ivl_28", 0 0, L_000001ac17d135b0;  1 drivers
v000001ac17ccef90_0 .net *"_ivl_33", 0 0, L_000001ac17d06d80;  1 drivers
v000001ac17ccebd0_0 .net *"_ivl_37", 0 0, L_000001ac17d06880;  1 drivers
v000001ac17ccf2b0_0 .net *"_ivl_40", 31 0, L_000001ac17d143b0;  1 drivers
v000001ac17ccf490_0 .net *"_ivl_42", 31 0, L_000001ac17d13620;  1 drivers
v000001ac17ccf530_0 .net *"_ivl_44", 31 0, L_000001ac17d14a40;  1 drivers
v000001ac17cce8b0_0 .net *"_ivl_46", 31 0, L_000001ac17d13f50;  1 drivers
v000001ac17ccf030_0 .net *"_ivl_48", 31 0, L_000001ac17d13930;  1 drivers
v000001ac17ccfa30_0 .net *"_ivl_50", 31 0, L_000001ac17d13d20;  1 drivers
v000001ac17ccf850_0 .net *"_ivl_7", 0 0, L_000001ac17d08900;  1 drivers
v000001ac17ccf710_0 .net *"_ivl_8", 0 0, L_000001ac17d140a0;  1 drivers
v000001ac17cceb30_0 .net "ina", 31 0, v000001ac17cd22b0_0;  alias, 1 drivers
v000001ac17ccf7b0_0 .net "inb", 31 0, L_000001ac17d14ce0;  alias, 1 drivers
v000001ac17ccf0d0_0 .net "inc", 31 0, v000001ac17cc47d0_0;  alias, 1 drivers
v000001ac17cce950_0 .net "ind", 31 0, L_000001ac17d07500;  alias, 1 drivers
v000001ac17cce9f0_0 .net "out", 31 0, L_000001ac17d14650;  alias, 1 drivers
v000001ac17cce3b0_0 .net "s0", 31 0, L_000001ac17d13ee0;  1 drivers
v000001ac17ccea90_0 .net "s1", 31 0, L_000001ac17d13bd0;  1 drivers
v000001ac17ccec70_0 .net "s2", 31 0, L_000001ac17d141f0;  1 drivers
v000001ac17cd2710_0 .net "s3", 31 0, L_000001ac17d13540;  1 drivers
v000001ac17cd2c10_0 .net "sel", 1 0, L_000001ac17d04080;  alias, 1 drivers
L_000001ac17d07a00 .part L_000001ac17d04080, 1, 1;
LS_000001ac17d07dc0_0_0 .concat [ 1 1 1 1], L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570;
LS_000001ac17d07dc0_0_4 .concat [ 1 1 1 1], L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570;
LS_000001ac17d07dc0_0_8 .concat [ 1 1 1 1], L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570;
LS_000001ac17d07dc0_0_12 .concat [ 1 1 1 1], L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570;
LS_000001ac17d07dc0_0_16 .concat [ 1 1 1 1], L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570;
LS_000001ac17d07dc0_0_20 .concat [ 1 1 1 1], L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570;
LS_000001ac17d07dc0_0_24 .concat [ 1 1 1 1], L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570;
LS_000001ac17d07dc0_0_28 .concat [ 1 1 1 1], L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570, L_000001ac17d14570;
LS_000001ac17d07dc0_1_0 .concat [ 4 4 4 4], LS_000001ac17d07dc0_0_0, LS_000001ac17d07dc0_0_4, LS_000001ac17d07dc0_0_8, LS_000001ac17d07dc0_0_12;
LS_000001ac17d07dc0_1_4 .concat [ 4 4 4 4], LS_000001ac17d07dc0_0_16, LS_000001ac17d07dc0_0_20, LS_000001ac17d07dc0_0_24, LS_000001ac17d07dc0_0_28;
L_000001ac17d07dc0 .concat [ 16 16 0 0], LS_000001ac17d07dc0_1_0, LS_000001ac17d07dc0_1_4;
L_000001ac17d08900 .part L_000001ac17d04080, 0, 1;
LS_000001ac17d089a0_0_0 .concat [ 1 1 1 1], L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0;
LS_000001ac17d089a0_0_4 .concat [ 1 1 1 1], L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0;
LS_000001ac17d089a0_0_8 .concat [ 1 1 1 1], L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0;
LS_000001ac17d089a0_0_12 .concat [ 1 1 1 1], L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0;
LS_000001ac17d089a0_0_16 .concat [ 1 1 1 1], L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0;
LS_000001ac17d089a0_0_20 .concat [ 1 1 1 1], L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0;
LS_000001ac17d089a0_0_24 .concat [ 1 1 1 1], L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0;
LS_000001ac17d089a0_0_28 .concat [ 1 1 1 1], L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0, L_000001ac17d140a0;
LS_000001ac17d089a0_1_0 .concat [ 4 4 4 4], LS_000001ac17d089a0_0_0, LS_000001ac17d089a0_0_4, LS_000001ac17d089a0_0_8, LS_000001ac17d089a0_0_12;
LS_000001ac17d089a0_1_4 .concat [ 4 4 4 4], LS_000001ac17d089a0_0_16, LS_000001ac17d089a0_0_20, LS_000001ac17d089a0_0_24, LS_000001ac17d089a0_0_28;
L_000001ac17d089a0 .concat [ 16 16 0 0], LS_000001ac17d089a0_1_0, LS_000001ac17d089a0_1_4;
L_000001ac17d07be0 .part L_000001ac17d04080, 1, 1;
LS_000001ac17d06ce0_0_0 .concat [ 1 1 1 1], L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380;
LS_000001ac17d06ce0_0_4 .concat [ 1 1 1 1], L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380;
LS_000001ac17d06ce0_0_8 .concat [ 1 1 1 1], L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380;
LS_000001ac17d06ce0_0_12 .concat [ 1 1 1 1], L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380;
LS_000001ac17d06ce0_0_16 .concat [ 1 1 1 1], L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380;
LS_000001ac17d06ce0_0_20 .concat [ 1 1 1 1], L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380;
LS_000001ac17d06ce0_0_24 .concat [ 1 1 1 1], L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380;
LS_000001ac17d06ce0_0_28 .concat [ 1 1 1 1], L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380, L_000001ac17d13380;
LS_000001ac17d06ce0_1_0 .concat [ 4 4 4 4], LS_000001ac17d06ce0_0_0, LS_000001ac17d06ce0_0_4, LS_000001ac17d06ce0_0_8, LS_000001ac17d06ce0_0_12;
LS_000001ac17d06ce0_1_4 .concat [ 4 4 4 4], LS_000001ac17d06ce0_0_16, LS_000001ac17d06ce0_0_20, LS_000001ac17d06ce0_0_24, LS_000001ac17d06ce0_0_28;
L_000001ac17d06ce0 .concat [ 16 16 0 0], LS_000001ac17d06ce0_1_0, LS_000001ac17d06ce0_1_4;
L_000001ac17d07320 .part L_000001ac17d04080, 0, 1;
LS_000001ac17d06560_0_0 .concat [ 1 1 1 1], L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320;
LS_000001ac17d06560_0_4 .concat [ 1 1 1 1], L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320;
LS_000001ac17d06560_0_8 .concat [ 1 1 1 1], L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320;
LS_000001ac17d06560_0_12 .concat [ 1 1 1 1], L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320;
LS_000001ac17d06560_0_16 .concat [ 1 1 1 1], L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320;
LS_000001ac17d06560_0_20 .concat [ 1 1 1 1], L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320;
LS_000001ac17d06560_0_24 .concat [ 1 1 1 1], L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320;
LS_000001ac17d06560_0_28 .concat [ 1 1 1 1], L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320, L_000001ac17d07320;
LS_000001ac17d06560_1_0 .concat [ 4 4 4 4], LS_000001ac17d06560_0_0, LS_000001ac17d06560_0_4, LS_000001ac17d06560_0_8, LS_000001ac17d06560_0_12;
LS_000001ac17d06560_1_4 .concat [ 4 4 4 4], LS_000001ac17d06560_0_16, LS_000001ac17d06560_0_20, LS_000001ac17d06560_0_24, LS_000001ac17d06560_0_28;
L_000001ac17d06560 .concat [ 16 16 0 0], LS_000001ac17d06560_1_0, LS_000001ac17d06560_1_4;
L_000001ac17d08a40 .part L_000001ac17d04080, 1, 1;
LS_000001ac17d08b80_0_0 .concat [ 1 1 1 1], L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40;
LS_000001ac17d08b80_0_4 .concat [ 1 1 1 1], L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40;
LS_000001ac17d08b80_0_8 .concat [ 1 1 1 1], L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40;
LS_000001ac17d08b80_0_12 .concat [ 1 1 1 1], L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40;
LS_000001ac17d08b80_0_16 .concat [ 1 1 1 1], L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40;
LS_000001ac17d08b80_0_20 .concat [ 1 1 1 1], L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40;
LS_000001ac17d08b80_0_24 .concat [ 1 1 1 1], L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40;
LS_000001ac17d08b80_0_28 .concat [ 1 1 1 1], L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40, L_000001ac17d08a40;
LS_000001ac17d08b80_1_0 .concat [ 4 4 4 4], LS_000001ac17d08b80_0_0, LS_000001ac17d08b80_0_4, LS_000001ac17d08b80_0_8, LS_000001ac17d08b80_0_12;
LS_000001ac17d08b80_1_4 .concat [ 4 4 4 4], LS_000001ac17d08b80_0_16, LS_000001ac17d08b80_0_20, LS_000001ac17d08b80_0_24, LS_000001ac17d08b80_0_28;
L_000001ac17d08b80 .concat [ 16 16 0 0], LS_000001ac17d08b80_1_0, LS_000001ac17d08b80_1_4;
L_000001ac17d06600 .part L_000001ac17d04080, 0, 1;
LS_000001ac17d06740_0_0 .concat [ 1 1 1 1], L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0;
LS_000001ac17d06740_0_4 .concat [ 1 1 1 1], L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0;
LS_000001ac17d06740_0_8 .concat [ 1 1 1 1], L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0;
LS_000001ac17d06740_0_12 .concat [ 1 1 1 1], L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0;
LS_000001ac17d06740_0_16 .concat [ 1 1 1 1], L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0;
LS_000001ac17d06740_0_20 .concat [ 1 1 1 1], L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0;
LS_000001ac17d06740_0_24 .concat [ 1 1 1 1], L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0;
LS_000001ac17d06740_0_28 .concat [ 1 1 1 1], L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0, L_000001ac17d135b0;
LS_000001ac17d06740_1_0 .concat [ 4 4 4 4], LS_000001ac17d06740_0_0, LS_000001ac17d06740_0_4, LS_000001ac17d06740_0_8, LS_000001ac17d06740_0_12;
LS_000001ac17d06740_1_4 .concat [ 4 4 4 4], LS_000001ac17d06740_0_16, LS_000001ac17d06740_0_20, LS_000001ac17d06740_0_24, LS_000001ac17d06740_0_28;
L_000001ac17d06740 .concat [ 16 16 0 0], LS_000001ac17d06740_1_0, LS_000001ac17d06740_1_4;
L_000001ac17d06d80 .part L_000001ac17d04080, 1, 1;
LS_000001ac17d067e0_0_0 .concat [ 1 1 1 1], L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80;
LS_000001ac17d067e0_0_4 .concat [ 1 1 1 1], L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80;
LS_000001ac17d067e0_0_8 .concat [ 1 1 1 1], L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80;
LS_000001ac17d067e0_0_12 .concat [ 1 1 1 1], L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80;
LS_000001ac17d067e0_0_16 .concat [ 1 1 1 1], L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80;
LS_000001ac17d067e0_0_20 .concat [ 1 1 1 1], L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80;
LS_000001ac17d067e0_0_24 .concat [ 1 1 1 1], L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80;
LS_000001ac17d067e0_0_28 .concat [ 1 1 1 1], L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80, L_000001ac17d06d80;
LS_000001ac17d067e0_1_0 .concat [ 4 4 4 4], LS_000001ac17d067e0_0_0, LS_000001ac17d067e0_0_4, LS_000001ac17d067e0_0_8, LS_000001ac17d067e0_0_12;
LS_000001ac17d067e0_1_4 .concat [ 4 4 4 4], LS_000001ac17d067e0_0_16, LS_000001ac17d067e0_0_20, LS_000001ac17d067e0_0_24, LS_000001ac17d067e0_0_28;
L_000001ac17d067e0 .concat [ 16 16 0 0], LS_000001ac17d067e0_1_0, LS_000001ac17d067e0_1_4;
L_000001ac17d06880 .part L_000001ac17d04080, 0, 1;
LS_000001ac17d06ec0_0_0 .concat [ 1 1 1 1], L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880;
LS_000001ac17d06ec0_0_4 .concat [ 1 1 1 1], L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880;
LS_000001ac17d06ec0_0_8 .concat [ 1 1 1 1], L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880;
LS_000001ac17d06ec0_0_12 .concat [ 1 1 1 1], L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880;
LS_000001ac17d06ec0_0_16 .concat [ 1 1 1 1], L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880;
LS_000001ac17d06ec0_0_20 .concat [ 1 1 1 1], L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880;
LS_000001ac17d06ec0_0_24 .concat [ 1 1 1 1], L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880;
LS_000001ac17d06ec0_0_28 .concat [ 1 1 1 1], L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880, L_000001ac17d06880;
LS_000001ac17d06ec0_1_0 .concat [ 4 4 4 4], LS_000001ac17d06ec0_0_0, LS_000001ac17d06ec0_0_4, LS_000001ac17d06ec0_0_8, LS_000001ac17d06ec0_0_12;
LS_000001ac17d06ec0_1_4 .concat [ 4 4 4 4], LS_000001ac17d06ec0_0_16, LS_000001ac17d06ec0_0_20, LS_000001ac17d06ec0_0_24, LS_000001ac17d06ec0_0_28;
L_000001ac17d06ec0 .concat [ 16 16 0 0], LS_000001ac17d06ec0_1_0, LS_000001ac17d06ec0_1_4;
S_000001ac17ccb4f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ac17ccad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d13ee0 .functor AND 32, L_000001ac17d07dc0, L_000001ac17d089a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17ccdcd0_0 .net "in1", 31 0, L_000001ac17d07dc0;  1 drivers
v000001ac17ccf170_0 .net "in2", 31 0, L_000001ac17d089a0;  1 drivers
v000001ac17cced10_0 .net "out", 31 0, L_000001ac17d13ee0;  alias, 1 drivers
S_000001ac17ccaeb0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ac17ccad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d13bd0 .functor AND 32, L_000001ac17d06ce0, L_000001ac17d06560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17ccf350_0 .net "in1", 31 0, L_000001ac17d06ce0;  1 drivers
v000001ac17ccf670_0 .net "in2", 31 0, L_000001ac17d06560;  1 drivers
v000001ac17cce450_0 .net "out", 31 0, L_000001ac17d13bd0;  alias, 1 drivers
S_000001ac17ccb040 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ac17ccad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d141f0 .functor AND 32, L_000001ac17d08b80, L_000001ac17d06740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17ccf5d0_0 .net "in1", 31 0, L_000001ac17d08b80;  1 drivers
v000001ac17cce630_0 .net "in2", 31 0, L_000001ac17d06740;  1 drivers
v000001ac17ccf210_0 .net "out", 31 0, L_000001ac17d141f0;  alias, 1 drivers
S_000001ac17cd0830 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ac17ccad20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ac17d13540 .functor AND 32, L_000001ac17d067e0, L_000001ac17d06ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ac17ccf990_0 .net "in1", 31 0, L_000001ac17d067e0;  1 drivers
v000001ac17cce4f0_0 .net "in2", 31 0, L_000001ac17d06ec0;  1 drivers
v000001ac17cce6d0_0 .net "out", 31 0, L_000001ac17d13540;  alias, 1 drivers
S_000001ac17cd0380 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001ac17cd5b80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cd5bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cd5bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cd5c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cd5c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cd5c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cd5cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cd5d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cd5d40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cd5d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cd5db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17cd5de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17cd5e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17cd5e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17cd5e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17cd5ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cd5f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cd5f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cd5f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cd5fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17cd5fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17cd6018 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17cd6050 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17cd6088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17cd60c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ac17cd1e50_0 .var "EX1_PC", 31 0;
v000001ac17cd40b0_0 .var "EX1_PFC", 31 0;
v000001ac17cd3430_0 .var "EX1_forward_to_B", 31 0;
v000001ac17cd2850_0 .var "EX1_is_beq", 0 0;
v000001ac17cd3a70_0 .var "EX1_is_bne", 0 0;
v000001ac17cd2df0_0 .var "EX1_is_jal", 0 0;
v000001ac17cd1ef0_0 .var "EX1_is_jr", 0 0;
v000001ac17cd3bb0_0 .var "EX1_is_oper2_immed", 0 0;
v000001ac17cd28f0_0 .var "EX1_memread", 0 0;
v000001ac17cd2e90_0 .var "EX1_memwrite", 0 0;
v000001ac17cd2990_0 .var "EX1_opcode", 11 0;
v000001ac17cd3c50_0 .var "EX1_predicted", 0 0;
v000001ac17cd3930_0 .var "EX1_rd_ind", 4 0;
v000001ac17cd39d0_0 .var "EX1_rd_indzero", 0 0;
v000001ac17cd2fd0_0 .var "EX1_regwrite", 0 0;
v000001ac17cd3b10_0 .var "EX1_rs1", 31 0;
v000001ac17cd3610_0 .var "EX1_rs1_ind", 4 0;
v000001ac17cd22b0_0 .var "EX1_rs2", 31 0;
v000001ac17cd3cf0_0 .var "EX1_rs2_ind", 4 0;
v000001ac17cd1f90_0 .net "FLUSH", 0 0, v000001ac17cd74a0_0;  alias, 1 drivers
v000001ac17cd4290_0 .net "ID_PC", 31 0, v000001ac17cde520_0;  alias, 1 drivers
v000001ac17cd1d10_0 .net "ID_PFC_to_EX", 31 0, L_000001ac17d05660;  alias, 1 drivers
v000001ac17cd3d90_0 .net "ID_forward_to_B", 31 0, L_000001ac17d04ee0;  alias, 1 drivers
v000001ac17cd3070_0 .net "ID_is_beq", 0 0, L_000001ac17d046c0;  alias, 1 drivers
v000001ac17cd20d0_0 .net "ID_is_bne", 0 0, L_000001ac17d04c60;  alias, 1 drivers
v000001ac17cd2210_0 .net "ID_is_jal", 0 0, L_000001ac17d07aa0;  alias, 1 drivers
v000001ac17cd3250_0 .net "ID_is_jr", 0 0, L_000001ac17d04d00;  alias, 1 drivers
v000001ac17cd4150_0 .net "ID_is_oper2_immed", 0 0, L_000001ac17d0b080;  alias, 1 drivers
v000001ac17cd41f0_0 .net "ID_memread", 0 0, L_000001ac17d07f00;  alias, 1 drivers
v000001ac17cd4330_0 .net "ID_memwrite", 0 0, L_000001ac17d08360;  alias, 1 drivers
v000001ac17cd3e30_0 .net "ID_opcode", 11 0, v000001ac17cf2810_0;  alias, 1 drivers
v000001ac17cd3110_0 .net "ID_predicted", 0 0, v000001ac17cd81c0_0;  alias, 1 drivers
v000001ac17cd32f0_0 .net "ID_rd_ind", 4 0, v000001ac17cf28b0_0;  alias, 1 drivers
v000001ac17cd2a30_0 .net "ID_rd_indzero", 0 0, L_000001ac17d07e60;  1 drivers
v000001ac17cd36b0_0 .net "ID_regwrite", 0 0, L_000001ac17d07460;  alias, 1 drivers
v000001ac17cd3750_0 .net "ID_rs1", 31 0, v000001ac17cdb8c0_0;  alias, 1 drivers
v000001ac17cd34d0_0 .net "ID_rs1_ind", 4 0, v000001ac17cf2630_0;  alias, 1 drivers
v000001ac17cd37f0_0 .net "ID_rs2", 31 0, v000001ac17cdce00_0;  alias, 1 drivers
v000001ac17cd1bd0_0 .net "ID_rs2_ind", 4 0, v000001ac17cf26d0_0;  alias, 1 drivers
v000001ac17cd1db0_0 .net "clk", 0 0, L_000001ac17d096b0;  1 drivers
v000001ac17cd2030_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
E_000001ac17c4b1c0 .event posedge, v000001ac17cc5090_0, v000001ac17cd1db0_0;
S_000001ac17cd0ce0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001ac17cd6100 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cd6138 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cd6170 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cd61a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cd61e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cd6218 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cd6250 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cd6288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cd62c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cd62f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cd6330 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17cd6368 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17cd63a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17cd63d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17cd6410 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17cd6448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cd6480 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cd64b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cd64f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cd6528 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17cd6560 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17cd6598 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17cd65d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17cd6608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17cd6640 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ac17cd2ad0_0 .net "EX1_ALU_OPER1", 31 0, L_000001ac17d0b240;  alias, 1 drivers
v000001ac17cd2170_0 .net "EX1_ALU_OPER2", 31 0, L_000001ac17d138c0;  alias, 1 drivers
v000001ac17cd2350_0 .net "EX1_PC", 31 0, v000001ac17cd1e50_0;  alias, 1 drivers
v000001ac17cd2490_0 .net "EX1_PFC_to_IF", 31 0, L_000001ac17d06f60;  alias, 1 drivers
v000001ac17cd2530_0 .net "EX1_forward_to_B", 31 0, v000001ac17cd3430_0;  alias, 1 drivers
v000001ac17cd46f0_0 .net "EX1_is_beq", 0 0, v000001ac17cd2850_0;  alias, 1 drivers
v000001ac17cd4e70_0 .net "EX1_is_bne", 0 0, v000001ac17cd3a70_0;  alias, 1 drivers
v000001ac17cd5050_0 .net "EX1_is_jal", 0 0, v000001ac17cd2df0_0;  alias, 1 drivers
v000001ac17cd5690_0 .net "EX1_is_jr", 0 0, v000001ac17cd1ef0_0;  alias, 1 drivers
v000001ac17cd4970_0 .net "EX1_is_oper2_immed", 0 0, v000001ac17cd3bb0_0;  alias, 1 drivers
v000001ac17cd5550_0 .net "EX1_memread", 0 0, v000001ac17cd28f0_0;  alias, 1 drivers
v000001ac17cd43d0_0 .net "EX1_memwrite", 0 0, v000001ac17cd2e90_0;  alias, 1 drivers
v000001ac17cd4a10_0 .net "EX1_opcode", 11 0, v000001ac17cd2990_0;  alias, 1 drivers
v000001ac17cd5730_0 .net "EX1_predicted", 0 0, v000001ac17cd3c50_0;  alias, 1 drivers
v000001ac17cd4ab0_0 .net "EX1_rd_ind", 4 0, v000001ac17cd3930_0;  alias, 1 drivers
v000001ac17cd4dd0_0 .net "EX1_rd_indzero", 0 0, v000001ac17cd39d0_0;  alias, 1 drivers
v000001ac17cd4b50_0 .net "EX1_regwrite", 0 0, v000001ac17cd2fd0_0;  alias, 1 drivers
v000001ac17cd57d0_0 .net "EX1_rs1", 31 0, v000001ac17cd3b10_0;  alias, 1 drivers
v000001ac17cd55f0_0 .net "EX1_rs1_ind", 4 0, v000001ac17cd3610_0;  alias, 1 drivers
v000001ac17cd5870_0 .net "EX1_rs2_ind", 4 0, v000001ac17cd3cf0_0;  alias, 1 drivers
v000001ac17cd4bf0_0 .net "EX1_rs2_out", 31 0, L_000001ac17d14650;  alias, 1 drivers
v000001ac17cd4d30_0 .var "EX2_ALU_OPER1", 31 0;
v000001ac17cd5a50_0 .var "EX2_ALU_OPER2", 31 0;
v000001ac17cd48d0_0 .var "EX2_PC", 31 0;
v000001ac17cd4790_0 .var "EX2_PFC_to_IF", 31 0;
v000001ac17cd5190_0 .var "EX2_forward_to_B", 31 0;
v000001ac17cd4c90_0 .var "EX2_is_beq", 0 0;
v000001ac17cd50f0_0 .var "EX2_is_bne", 0 0;
v000001ac17cd5910_0 .var "EX2_is_jal", 0 0;
v000001ac17cd4f10_0 .var "EX2_is_jr", 0 0;
v000001ac17cd4fb0_0 .var "EX2_is_oper2_immed", 0 0;
v000001ac17cd5230_0 .var "EX2_memread", 0 0;
v000001ac17cd59b0_0 .var "EX2_memwrite", 0 0;
v000001ac17cd4470_0 .var "EX2_opcode", 11 0;
v000001ac17cd4510_0 .var "EX2_predicted", 0 0;
v000001ac17cd45b0_0 .var "EX2_rd_ind", 4 0;
v000001ac17cd4650_0 .var "EX2_rd_indzero", 0 0;
v000001ac17cd4830_0 .var "EX2_regwrite", 0 0;
v000001ac17cd52d0_0 .var "EX2_rs1", 31 0;
v000001ac17cd5370_0 .var "EX2_rs1_ind", 4 0;
v000001ac17cd5410_0 .var "EX2_rs2_ind", 4 0;
v000001ac17cd54b0_0 .var "EX2_rs2_out", 31 0;
v000001ac17cd7a40_0 .net "FLUSH", 0 0, v000001ac17cd7540_0;  alias, 1 drivers
v000001ac17cd7b80_0 .net "clk", 0 0, L_000001ac17d13c40;  1 drivers
v000001ac17cd8260_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
E_000001ac17c4b400 .event posedge, v000001ac17cc5090_0, v000001ac17cd7b80_0;
S_000001ac17cd0510 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001ac17cde690 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cde6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cde700 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cde738 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cde770 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cde7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cde7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cde818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cde850 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cde888 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cde8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17cde8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17cde930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17cde968 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17cde9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17cde9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cdea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cdea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cdea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cdeab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17cdeaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17cdeb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17cdeb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17cdeb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17cdebd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ac17d09e20 .functor OR 1, L_000001ac17d046c0, L_000001ac17d04c60, C4<0>, C4<0>;
L_000001ac17d0a050 .functor AND 1, L_000001ac17d09e20, L_000001ac17d0ad70, C4<1>, C4<1>;
L_000001ac17d09f00 .functor OR 1, L_000001ac17d046c0, L_000001ac17d04c60, C4<0>, C4<0>;
L_000001ac17d09c60 .functor AND 1, L_000001ac17d09f00, L_000001ac17d0ad70, C4<1>, C4<1>;
L_000001ac17d09d40 .functor OR 1, L_000001ac17d046c0, L_000001ac17d04c60, C4<0>, C4<0>;
L_000001ac17d09db0 .functor AND 1, L_000001ac17d09d40, v000001ac17cd81c0_0, C4<1>, C4<1>;
v000001ac17cdc720_0 .net "EX1_memread", 0 0, v000001ac17cd28f0_0;  alias, 1 drivers
v000001ac17cdd620_0 .net "EX1_opcode", 11 0, v000001ac17cd2990_0;  alias, 1 drivers
v000001ac17cdd080_0 .net "EX1_rd_ind", 4 0, v000001ac17cd3930_0;  alias, 1 drivers
v000001ac17cdda80_0 .net "EX1_rd_indzero", 0 0, v000001ac17cd39d0_0;  alias, 1 drivers
v000001ac17cdbdc0_0 .net "EX2_memread", 0 0, v000001ac17cd5230_0;  alias, 1 drivers
v000001ac17cdc540_0 .net "EX2_opcode", 11 0, v000001ac17cd4470_0;  alias, 1 drivers
v000001ac17cdbc80_0 .net "EX2_rd_ind", 4 0, v000001ac17cd45b0_0;  alias, 1 drivers
v000001ac17cdbaa0_0 .net "EX2_rd_indzero", 0 0, v000001ac17cd4650_0;  alias, 1 drivers
v000001ac17cddda0_0 .net "ID_EX1_flush", 0 0, v000001ac17cd74a0_0;  alias, 1 drivers
v000001ac17cdb820_0 .net "ID_EX2_flush", 0 0, v000001ac17cd7540_0;  alias, 1 drivers
v000001ac17cdbb40_0 .net "ID_is_beq", 0 0, L_000001ac17d046c0;  alias, 1 drivers
v000001ac17cdd120_0 .net "ID_is_bne", 0 0, L_000001ac17d04c60;  alias, 1 drivers
v000001ac17cdcae0_0 .net "ID_is_j", 0 0, L_000001ac17d08040;  alias, 1 drivers
v000001ac17cdbd20_0 .net "ID_is_jal", 0 0, L_000001ac17d07aa0;  alias, 1 drivers
v000001ac17cdbf00_0 .net "ID_is_jr", 0 0, L_000001ac17d04d00;  alias, 1 drivers
v000001ac17cdcd60_0 .net "ID_opcode", 11 0, v000001ac17cf2810_0;  alias, 1 drivers
v000001ac17cdd9e0_0 .net "ID_rs1_ind", 4 0, v000001ac17cf2630_0;  alias, 1 drivers
v000001ac17cdd760_0 .net "ID_rs2_ind", 4 0, v000001ac17cf26d0_0;  alias, 1 drivers
v000001ac17cdc7c0_0 .net "IF_ID_flush", 0 0, v000001ac17cd90c0_0;  alias, 1 drivers
v000001ac17cdd1c0_0 .net "IF_ID_write", 0 0, v000001ac17cd92a0_0;  alias, 1 drivers
v000001ac17cdc860_0 .net "PC_src", 2 0, L_000001ac17d062e0;  alias, 1 drivers
v000001ac17cdcea0_0 .net "PFC_to_EX", 31 0, L_000001ac17d05660;  alias, 1 drivers
v000001ac17cdd260_0 .net "PFC_to_IF", 31 0, L_000001ac17d04440;  alias, 1 drivers
v000001ac17cdd3a0_0 .net "WB_rd_ind", 4 0, v000001ac17cef890_0;  alias, 1 drivers
v000001ac17cdc220_0 .net "Wrong_prediction", 0 0, L_000001ac17d14d50;  alias, 1 drivers
v000001ac17cdca40_0 .net *"_ivl_11", 0 0, L_000001ac17d09c60;  1 drivers
v000001ac17cdcb80_0 .net *"_ivl_13", 9 0, L_000001ac17d06240;  1 drivers
v000001ac17cdc0e0_0 .net *"_ivl_15", 9 0, L_000001ac17d052a0;  1 drivers
v000001ac17cdc900_0 .net *"_ivl_16", 9 0, L_000001ac17d050c0;  1 drivers
v000001ac17cdc680_0 .net *"_ivl_19", 9 0, L_000001ac17d05520;  1 drivers
v000001ac17cdd440_0 .net *"_ivl_20", 9 0, L_000001ac17d05e80;  1 drivers
v000001ac17cdd4e0_0 .net *"_ivl_25", 0 0, L_000001ac17d09d40;  1 drivers
v000001ac17cdcf40_0 .net *"_ivl_27", 0 0, L_000001ac17d09db0;  1 drivers
v000001ac17cdde40_0 .net *"_ivl_29", 9 0, L_000001ac17d05840;  1 drivers
v000001ac17cdd800_0 .net *"_ivl_3", 0 0, L_000001ac17d09e20;  1 drivers
L_000001ac17d201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001ac17cddbc0_0 .net/2u *"_ivl_30", 9 0, L_000001ac17d201f0;  1 drivers
v000001ac17cdc2c0_0 .net *"_ivl_32", 9 0, L_000001ac17d04bc0;  1 drivers
v000001ac17cdc5e0_0 .net *"_ivl_35", 9 0, L_000001ac17d05d40;  1 drivers
v000001ac17cdbfa0_0 .net *"_ivl_37", 9 0, L_000001ac17d06100;  1 drivers
v000001ac17cdcfe0_0 .net *"_ivl_38", 9 0, L_000001ac17d06380;  1 drivers
v000001ac17cdcc20_0 .net *"_ivl_40", 9 0, L_000001ac17d04940;  1 drivers
L_000001ac17d20238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cdd8a0_0 .net/2s *"_ivl_45", 21 0, L_000001ac17d20238;  1 drivers
L_000001ac17d20280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cddd00_0 .net/2s *"_ivl_50", 21 0, L_000001ac17d20280;  1 drivers
v000001ac17cdc180_0 .net *"_ivl_9", 0 0, L_000001ac17d09f00;  1 drivers
v000001ac17cdd940_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17cdc9a0_0 .net "forward_to_B", 31 0, L_000001ac17d04ee0;  alias, 1 drivers
v000001ac17cddb20_0 .net "imm", 31 0, v000001ac17cd9c00_0;  1 drivers
v000001ac17cddc60_0 .net "inst", 31 0, v000001ac17cde340_0;  alias, 1 drivers
v000001ac17cdc040_0 .net "is_branch_and_taken", 0 0, L_000001ac17d0a050;  alias, 1 drivers
v000001ac17cdc360_0 .net "is_oper2_immed", 0 0, L_000001ac17d0b080;  alias, 1 drivers
v000001ac17cdc400_0 .net "mem_read", 0 0, L_000001ac17d07f00;  alias, 1 drivers
v000001ac17cdc4a0_0 .net "mem_write", 0 0, L_000001ac17d08360;  alias, 1 drivers
v000001ac17cde0c0_0 .net "pc", 31 0, v000001ac17cde520_0;  alias, 1 drivers
v000001ac17cde480_0 .net "pc_write", 0 0, v000001ac17cd9660_0;  alias, 1 drivers
v000001ac17cde5c0_0 .net "predicted", 0 0, L_000001ac17d0ad70;  1 drivers
v000001ac17cddee0_0 .net "predicted_to_EX", 0 0, v000001ac17cd81c0_0;  alias, 1 drivers
v000001ac17cde020_0 .net "reg_write", 0 0, L_000001ac17d07460;  alias, 1 drivers
v000001ac17cddf80_0 .net "reg_write_from_wb", 0 0, v000001ac17cee670_0;  alias, 1 drivers
v000001ac17cde160_0 .net "rs1", 31 0, v000001ac17cdb8c0_0;  alias, 1 drivers
v000001ac17cde200_0 .net "rs2", 31 0, v000001ac17cdce00_0;  alias, 1 drivers
v000001ac17cde3e0_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
v000001ac17cde2a0_0 .net "wr_reg_data", 31 0, L_000001ac17d14ce0;  alias, 1 drivers
L_000001ac17d04ee0 .functor MUXZ 32, v000001ac17cdce00_0, v000001ac17cd9c00_0, L_000001ac17d0b080, C4<>;
L_000001ac17d06240 .part v000001ac17cde520_0, 0, 10;
L_000001ac17d052a0 .part v000001ac17cde340_0, 0, 10;
L_000001ac17d050c0 .arith/sum 10, L_000001ac17d06240, L_000001ac17d052a0;
L_000001ac17d05520 .part v000001ac17cde340_0, 0, 10;
L_000001ac17d05e80 .functor MUXZ 10, L_000001ac17d05520, L_000001ac17d050c0, L_000001ac17d09c60, C4<>;
L_000001ac17d05840 .part v000001ac17cde520_0, 0, 10;
L_000001ac17d04bc0 .arith/sum 10, L_000001ac17d05840, L_000001ac17d201f0;
L_000001ac17d05d40 .part v000001ac17cde520_0, 0, 10;
L_000001ac17d06100 .part v000001ac17cde340_0, 0, 10;
L_000001ac17d06380 .arith/sum 10, L_000001ac17d05d40, L_000001ac17d06100;
L_000001ac17d04940 .functor MUXZ 10, L_000001ac17d06380, L_000001ac17d04bc0, L_000001ac17d09db0, C4<>;
L_000001ac17d04440 .concat8 [ 10 22 0 0], L_000001ac17d05e80, L_000001ac17d20238;
L_000001ac17d05660 .concat8 [ 10 22 0 0], L_000001ac17d04940, L_000001ac17d20280;
S_000001ac17cd0e70 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001ac17cd0510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001ac17cdec10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cdec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cdec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cdecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cdecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cded28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cded60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cded98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cdedd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cdee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cdee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17cdee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17cdeeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17cdeee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17cdef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17cdef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cdef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cdefc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cdf000 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cdf038 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17cdf070 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17cdf0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17cdf0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17cdf118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17cdf150 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ac17d095d0 .functor OR 1, L_000001ac17d0ad70, L_000001ac17d049e0, C4<0>, C4<0>;
L_000001ac17d0a0c0 .functor OR 1, L_000001ac17d095d0, L_000001ac17d05ca0, C4<0>, C4<0>;
v000001ac17cd6820_0 .net "EX1_opcode", 11 0, v000001ac17cd2990_0;  alias, 1 drivers
v000001ac17cd6be0_0 .net "EX2_opcode", 11 0, v000001ac17cd4470_0;  alias, 1 drivers
v000001ac17cd6f00_0 .net "ID_opcode", 11 0, v000001ac17cf2810_0;  alias, 1 drivers
v000001ac17cd7ae0_0 .net "PC_src", 2 0, L_000001ac17d062e0;  alias, 1 drivers
v000001ac17cd8c60_0 .net "Wrong_prediction", 0 0, L_000001ac17d14d50;  alias, 1 drivers
L_000001ac17d203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001ac17cd7d60_0 .net/2u *"_ivl_0", 2 0, L_000001ac17d203e8;  1 drivers
v000001ac17cd7e00_0 .net *"_ivl_10", 0 0, L_000001ac17d05f20;  1 drivers
L_000001ac17d20508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ac17cd84e0_0 .net/2u *"_ivl_12", 2 0, L_000001ac17d20508;  1 drivers
L_000001ac17d20550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd8300_0 .net/2u *"_ivl_14", 11 0, L_000001ac17d20550;  1 drivers
v000001ac17cd66e0_0 .net *"_ivl_16", 0 0, L_000001ac17d049e0;  1 drivers
v000001ac17cd6aa0_0 .net *"_ivl_19", 0 0, L_000001ac17d095d0;  1 drivers
L_000001ac17d20430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd6960_0 .net/2u *"_ivl_2", 11 0, L_000001ac17d20430;  1 drivers
L_000001ac17d20598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd6dc0_0 .net/2u *"_ivl_20", 11 0, L_000001ac17d20598;  1 drivers
v000001ac17cd83a0_0 .net *"_ivl_22", 0 0, L_000001ac17d05ca0;  1 drivers
v000001ac17cd8440_0 .net *"_ivl_25", 0 0, L_000001ac17d0a0c0;  1 drivers
L_000001ac17d205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ac17cd7ea0_0 .net/2u *"_ivl_26", 2 0, L_000001ac17d205e0;  1 drivers
L_000001ac17d20628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd7fe0_0 .net/2u *"_ivl_28", 2 0, L_000001ac17d20628;  1 drivers
v000001ac17cd86c0_0 .net *"_ivl_30", 2 0, L_000001ac17d05de0;  1 drivers
v000001ac17cd7860_0 .net *"_ivl_32", 2 0, L_000001ac17d05fc0;  1 drivers
v000001ac17cd8b20_0 .net *"_ivl_34", 2 0, L_000001ac17d03f40;  1 drivers
v000001ac17cd8760_0 .net *"_ivl_4", 0 0, L_000001ac17d03ea0;  1 drivers
L_000001ac17d20478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ac17cd8d00_0 .net/2u *"_ivl_6", 2 0, L_000001ac17d20478;  1 drivers
L_000001ac17d204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd8800_0 .net/2u *"_ivl_8", 11 0, L_000001ac17d204c0;  1 drivers
v000001ac17cd8e40_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17cd88a0_0 .net "predicted", 0 0, L_000001ac17d0ad70;  alias, 1 drivers
v000001ac17cd6780_0 .net "predicted_to_EX", 0 0, v000001ac17cd81c0_0;  alias, 1 drivers
v000001ac17cd6fa0_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
v000001ac17cd70e0_0 .net "state", 1 0, v000001ac17cd6b40_0;  1 drivers
L_000001ac17d03ea0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20430;
L_000001ac17d05f20 .cmp/eq 12, v000001ac17cd2990_0, L_000001ac17d204c0;
L_000001ac17d049e0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20550;
L_000001ac17d05ca0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20598;
L_000001ac17d05de0 .functor MUXZ 3, L_000001ac17d20628, L_000001ac17d205e0, L_000001ac17d0a0c0, C4<>;
L_000001ac17d05fc0 .functor MUXZ 3, L_000001ac17d05de0, L_000001ac17d20508, L_000001ac17d05f20, C4<>;
L_000001ac17d03f40 .functor MUXZ 3, L_000001ac17d05fc0, L_000001ac17d20478, L_000001ac17d03ea0, C4<>;
L_000001ac17d062e0 .functor MUXZ 3, L_000001ac17d03f40, L_000001ac17d203e8, L_000001ac17d14d50, C4<>;
S_000001ac17cd0060 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001ac17cd0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001ac17cdf190 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cdf1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cdf200 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cdf238 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cdf270 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cdf2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cdf2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cdf318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cdf350 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cdf388 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cdf3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17cdf3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17cdf430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17cdf468 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17cdf4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17cdf4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cdf510 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cdf548 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cdf580 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cdf5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17cdf5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17cdf628 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17cdf660 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17cdf698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17cdf6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ac17d0a980 .functor OR 1, L_000001ac17d058e0, L_000001ac17d05980, C4<0>, C4<0>;
L_000001ac17d0a3d0 .functor OR 1, L_000001ac17d05a20, L_000001ac17d05ac0, C4<0>, C4<0>;
L_000001ac17d0ae50 .functor AND 1, L_000001ac17d0a980, L_000001ac17d0a3d0, C4<1>, C4<1>;
L_000001ac17d0a590 .functor NOT 1, L_000001ac17d0ae50, C4<0>, C4<0>, C4<0>;
L_000001ac17d0a520 .functor OR 1, v000001ac17d039a0_0, L_000001ac17d0a590, C4<0>, C4<0>;
L_000001ac17d0ad70 .functor NOT 1, L_000001ac17d0a520, C4<0>, C4<0>, C4<0>;
v000001ac17cd7c20_0 .net "EX_opcode", 11 0, v000001ac17cd4470_0;  alias, 1 drivers
v000001ac17cd7040_0 .net "ID_opcode", 11 0, v000001ac17cf2810_0;  alias, 1 drivers
v000001ac17cd8da0_0 .net "Wrong_prediction", 0 0, L_000001ac17d14d50;  alias, 1 drivers
L_000001ac17d202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd7400_0 .net/2u *"_ivl_0", 11 0, L_000001ac17d202c8;  1 drivers
L_000001ac17d20358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ac17cd8a80_0 .net/2u *"_ivl_10", 1 0, L_000001ac17d20358;  1 drivers
v000001ac17cd77c0_0 .net *"_ivl_12", 0 0, L_000001ac17d05a20;  1 drivers
L_000001ac17d203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001ac17cd6c80_0 .net/2u *"_ivl_14", 1 0, L_000001ac17d203a0;  1 drivers
v000001ac17cd72c0_0 .net *"_ivl_16", 0 0, L_000001ac17d05ac0;  1 drivers
v000001ac17cd7f40_0 .net *"_ivl_19", 0 0, L_000001ac17d0a3d0;  1 drivers
v000001ac17cd7cc0_0 .net *"_ivl_2", 0 0, L_000001ac17d058e0;  1 drivers
v000001ac17cd6d20_0 .net *"_ivl_21", 0 0, L_000001ac17d0ae50;  1 drivers
v000001ac17cd8080_0 .net *"_ivl_22", 0 0, L_000001ac17d0a590;  1 drivers
v000001ac17cd8580_0 .net *"_ivl_25", 0 0, L_000001ac17d0a520;  1 drivers
L_000001ac17d20310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd6e60_0 .net/2u *"_ivl_4", 11 0, L_000001ac17d20310;  1 drivers
v000001ac17cd8bc0_0 .net *"_ivl_6", 0 0, L_000001ac17d05980;  1 drivers
v000001ac17cd68c0_0 .net *"_ivl_9", 0 0, L_000001ac17d0a980;  1 drivers
v000001ac17cd8120_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17cd6a00_0 .net "predicted", 0 0, L_000001ac17d0ad70;  alias, 1 drivers
v000001ac17cd81c0_0 .var "predicted_to_EX", 0 0;
v000001ac17cd8620_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
v000001ac17cd6b40_0 .var "state", 1 0;
E_000001ac17c4b600 .event posedge, v000001ac17cd8120_0, v000001ac17cc5090_0;
L_000001ac17d058e0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d202c8;
L_000001ac17d05980 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20310;
L_000001ac17d05a20 .cmp/eq 2, v000001ac17cd6b40_0, L_000001ac17d20358;
L_000001ac17d05ac0 .cmp/eq 2, v000001ac17cd6b40_0, L_000001ac17d203a0;
S_000001ac17cd09c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001ac17cd0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001ac17ce9730 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17ce9768 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17ce97a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17ce97d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17ce9810 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17ce9848 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17ce9880 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17ce98b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17ce98f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17ce9928 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17ce9960 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17ce9998 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17ce99d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17ce9a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17ce9a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17ce9a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17ce9ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17ce9ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17ce9b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17ce9b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17ce9b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17ce9bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17ce9c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17ce9c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17ce9c70 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ac17cd7220_0 .net "EX1_memread", 0 0, v000001ac17cd28f0_0;  alias, 1 drivers
v000001ac17cd8940_0 .net "EX1_rd_ind", 4 0, v000001ac17cd3930_0;  alias, 1 drivers
v000001ac17cd7360_0 .net "EX1_rd_indzero", 0 0, v000001ac17cd39d0_0;  alias, 1 drivers
v000001ac17cd7900_0 .net "EX2_memread", 0 0, v000001ac17cd5230_0;  alias, 1 drivers
v000001ac17cd89e0_0 .net "EX2_rd_ind", 4 0, v000001ac17cd45b0_0;  alias, 1 drivers
v000001ac17cd7720_0 .net "EX2_rd_indzero", 0 0, v000001ac17cd4650_0;  alias, 1 drivers
v000001ac17cd74a0_0 .var "ID_EX1_flush", 0 0;
v000001ac17cd7540_0 .var "ID_EX2_flush", 0 0;
v000001ac17cd75e0_0 .net "ID_opcode", 11 0, v000001ac17cf2810_0;  alias, 1 drivers
v000001ac17cd7680_0 .net "ID_rs1_ind", 4 0, v000001ac17cf2630_0;  alias, 1 drivers
v000001ac17cd79a0_0 .net "ID_rs2_ind", 4 0, v000001ac17cf26d0_0;  alias, 1 drivers
v000001ac17cd92a0_0 .var "IF_ID_Write", 0 0;
v000001ac17cd90c0_0 .var "IF_ID_flush", 0 0;
v000001ac17cd9660_0 .var "PC_Write", 0 0;
v000001ac17cda600_0 .net "Wrong_prediction", 0 0, L_000001ac17d14d50;  alias, 1 drivers
E_000001ac17c4abc0/0 .event anyedge, v000001ac17cc9320_0, v000001ac17cd28f0_0, v000001ac17cd39d0_0, v000001ac17cd34d0_0;
E_000001ac17c4abc0/1 .event anyedge, v000001ac17cd3930_0, v000001ac17cd1bd0_0, v000001ac17be75e0_0, v000001ac17cd4650_0;
E_000001ac17c4abc0/2 .event anyedge, v000001ac17cc5310_0, v000001ac17cd3e30_0;
E_000001ac17c4abc0 .event/or E_000001ac17c4abc0/0, E_000001ac17c4abc0/1, E_000001ac17c4abc0/2;
S_000001ac17ccfbb0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001ac17cd0510;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001ac17ce9cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17ce9ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17ce9d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17ce9d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17ce9d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17ce9dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17ce9e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17ce9e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17ce9e70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17ce9ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17ce9ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17ce9f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17ce9f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17ce9f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17ce9fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17ce9ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cea030 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cea068 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cea0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cea0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17cea110 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17cea148 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17cea180 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17cea1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17cea1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ac17d0a130 .functor OR 1, L_000001ac17d04b20, L_000001ac17d06420, C4<0>, C4<0>;
L_000001ac17d0aa60 .functor OR 1, L_000001ac17d0a130, L_000001ac17d04580, C4<0>, C4<0>;
L_000001ac17d09720 .functor OR 1, L_000001ac17d0aa60, L_000001ac17d064c0, C4<0>, C4<0>;
L_000001ac17d09e90 .functor OR 1, L_000001ac17d09720, L_000001ac17d04120, C4<0>, C4<0>;
L_000001ac17d09870 .functor OR 1, L_000001ac17d09e90, L_000001ac17d04620, C4<0>, C4<0>;
L_000001ac17d0ab40 .functor OR 1, L_000001ac17d09870, L_000001ac17d041c0, C4<0>, C4<0>;
L_000001ac17d0a600 .functor OR 1, L_000001ac17d0ab40, L_000001ac17d04260, C4<0>, C4<0>;
L_000001ac17d0b080 .functor OR 1, L_000001ac17d0a600, L_000001ac17d04300, C4<0>, C4<0>;
L_000001ac17d0a670 .functor OR 1, L_000001ac17d078c0, L_000001ac17d080e0, C4<0>, C4<0>;
L_000001ac17d0a1a0 .functor OR 1, L_000001ac17d0a670, L_000001ac17d06e20, C4<0>, C4<0>;
L_000001ac17d0a6e0 .functor OR 1, L_000001ac17d0a1a0, L_000001ac17d08ae0, C4<0>, C4<0>;
L_000001ac17d0afa0 .functor OR 1, L_000001ac17d0a6e0, L_000001ac17d06920, C4<0>, C4<0>;
v000001ac17cd9700_0 .net "ID_opcode", 11 0, v000001ac17cf2810_0;  alias, 1 drivers
L_000001ac17d20670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cda6a0_0 .net/2u *"_ivl_0", 11 0, L_000001ac17d20670;  1 drivers
L_000001ac17d20700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd93e0_0 .net/2u *"_ivl_10", 11 0, L_000001ac17d20700;  1 drivers
L_000001ac17d20bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cda880_0 .net/2u *"_ivl_102", 11 0, L_000001ac17d20bc8;  1 drivers
L_000001ac17d20c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cda2e0_0 .net/2u *"_ivl_106", 11 0, L_000001ac17d20c10;  1 drivers
v000001ac17cda380_0 .net *"_ivl_12", 0 0, L_000001ac17d04580;  1 drivers
v000001ac17cd9520_0 .net *"_ivl_15", 0 0, L_000001ac17d0aa60;  1 drivers
L_000001ac17d20748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cda920_0 .net/2u *"_ivl_16", 11 0, L_000001ac17d20748;  1 drivers
v000001ac17cd8f80_0 .net *"_ivl_18", 0 0, L_000001ac17d064c0;  1 drivers
v000001ac17cdaa60_0 .net *"_ivl_2", 0 0, L_000001ac17d04b20;  1 drivers
v000001ac17cdaf60_0 .net *"_ivl_21", 0 0, L_000001ac17d09720;  1 drivers
L_000001ac17d20790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cda7e0_0 .net/2u *"_ivl_22", 11 0, L_000001ac17d20790;  1 drivers
v000001ac17cd9f20_0 .net *"_ivl_24", 0 0, L_000001ac17d04120;  1 drivers
v000001ac17cda100_0 .net *"_ivl_27", 0 0, L_000001ac17d09e90;  1 drivers
L_000001ac17d207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cdb000_0 .net/2u *"_ivl_28", 11 0, L_000001ac17d207d8;  1 drivers
v000001ac17cd8ee0_0 .net *"_ivl_30", 0 0, L_000001ac17d04620;  1 drivers
v000001ac17cda420_0 .net *"_ivl_33", 0 0, L_000001ac17d09870;  1 drivers
L_000001ac17d20820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cda240_0 .net/2u *"_ivl_34", 11 0, L_000001ac17d20820;  1 drivers
v000001ac17cd9b60_0 .net *"_ivl_36", 0 0, L_000001ac17d041c0;  1 drivers
v000001ac17cdab00_0 .net *"_ivl_39", 0 0, L_000001ac17d0ab40;  1 drivers
L_000001ac17d206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cdaba0_0 .net/2u *"_ivl_4", 11 0, L_000001ac17d206b8;  1 drivers
L_000001ac17d20868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001ac17cdace0_0 .net/2u *"_ivl_40", 11 0, L_000001ac17d20868;  1 drivers
v000001ac17cd9160_0 .net *"_ivl_42", 0 0, L_000001ac17d04260;  1 drivers
v000001ac17cd97a0_0 .net *"_ivl_45", 0 0, L_000001ac17d0a600;  1 drivers
L_000001ac17d208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cda740_0 .net/2u *"_ivl_46", 11 0, L_000001ac17d208b0;  1 drivers
v000001ac17cd9980_0 .net *"_ivl_48", 0 0, L_000001ac17d04300;  1 drivers
L_000001ac17d208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cdb320_0 .net/2u *"_ivl_52", 11 0, L_000001ac17d208f8;  1 drivers
L_000001ac17d20940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cda4c0_0 .net/2u *"_ivl_56", 11 0, L_000001ac17d20940;  1 drivers
v000001ac17cd9200_0 .net *"_ivl_6", 0 0, L_000001ac17d06420;  1 drivers
L_000001ac17d20988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd98e0_0 .net/2u *"_ivl_60", 11 0, L_000001ac17d20988;  1 drivers
L_000001ac17d209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd9a20_0 .net/2u *"_ivl_64", 11 0, L_000001ac17d209d0;  1 drivers
L_000001ac17d20a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd9840_0 .net/2u *"_ivl_68", 11 0, L_000001ac17d20a18;  1 drivers
L_000001ac17d20a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ac17cdaec0_0 .net/2u *"_ivl_72", 11 0, L_000001ac17d20a60;  1 drivers
v000001ac17cdad80_0 .net *"_ivl_74", 0 0, L_000001ac17d078c0;  1 drivers
L_000001ac17d20aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd9fc0_0 .net/2u *"_ivl_76", 11 0, L_000001ac17d20aa8;  1 drivers
v000001ac17cdb460_0 .net *"_ivl_78", 0 0, L_000001ac17d080e0;  1 drivers
v000001ac17cdb0a0_0 .net *"_ivl_81", 0 0, L_000001ac17d0a670;  1 drivers
L_000001ac17d20af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cdac40_0 .net/2u *"_ivl_82", 11 0, L_000001ac17d20af0;  1 drivers
v000001ac17cdae20_0 .net *"_ivl_84", 0 0, L_000001ac17d06e20;  1 drivers
v000001ac17cda060_0 .net *"_ivl_87", 0 0, L_000001ac17d0a1a0;  1 drivers
L_000001ac17d20b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cdb140_0 .net/2u *"_ivl_88", 11 0, L_000001ac17d20b38;  1 drivers
v000001ac17cda9c0_0 .net *"_ivl_9", 0 0, L_000001ac17d0a130;  1 drivers
v000001ac17cdb500_0 .net *"_ivl_90", 0 0, L_000001ac17d08ae0;  1 drivers
v000001ac17cd95c0_0 .net *"_ivl_93", 0 0, L_000001ac17d0a6e0;  1 drivers
L_000001ac17d20b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cd9d40_0 .net/2u *"_ivl_94", 11 0, L_000001ac17d20b80;  1 drivers
v000001ac17cda1a0_0 .net *"_ivl_96", 0 0, L_000001ac17d06920;  1 drivers
v000001ac17cdb1e0_0 .net *"_ivl_99", 0 0, L_000001ac17d0afa0;  1 drivers
v000001ac17cdb280_0 .net "is_beq", 0 0, L_000001ac17d046c0;  alias, 1 drivers
v000001ac17cd9020_0 .net "is_bne", 0 0, L_000001ac17d04c60;  alias, 1 drivers
v000001ac17cd9340_0 .net "is_j", 0 0, L_000001ac17d08040;  alias, 1 drivers
v000001ac17cdb3c0_0 .net "is_jal", 0 0, L_000001ac17d07aa0;  alias, 1 drivers
v000001ac17cda560_0 .net "is_jr", 0 0, L_000001ac17d04d00;  alias, 1 drivers
v000001ac17cd9480_0 .net "is_oper2_immed", 0 0, L_000001ac17d0b080;  alias, 1 drivers
v000001ac17cd9ac0_0 .net "memread", 0 0, L_000001ac17d07f00;  alias, 1 drivers
v000001ac17cdb5a0_0 .net "memwrite", 0 0, L_000001ac17d08360;  alias, 1 drivers
v000001ac17cdb640_0 .net "regwrite", 0 0, L_000001ac17d07460;  alias, 1 drivers
L_000001ac17d04b20 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20670;
L_000001ac17d06420 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d206b8;
L_000001ac17d04580 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20700;
L_000001ac17d064c0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20748;
L_000001ac17d04120 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20790;
L_000001ac17d04620 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d207d8;
L_000001ac17d041c0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20820;
L_000001ac17d04260 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20868;
L_000001ac17d04300 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d208b0;
L_000001ac17d046c0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d208f8;
L_000001ac17d04c60 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20940;
L_000001ac17d04d00 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20988;
L_000001ac17d07aa0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d209d0;
L_000001ac17d08040 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20a18;
L_000001ac17d078c0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20a60;
L_000001ac17d080e0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20aa8;
L_000001ac17d06e20 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20af0;
L_000001ac17d08ae0 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20b38;
L_000001ac17d06920 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20b80;
L_000001ac17d07460 .reduce/nor L_000001ac17d0afa0;
L_000001ac17d07f00 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20bc8;
L_000001ac17d08360 .cmp/eq 12, v000001ac17cf2810_0, L_000001ac17d20c10;
S_000001ac17cd01f0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001ac17cd0510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001ac17cea230 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cea268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cea2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cea2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cea310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cea348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cea380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cea3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cea3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cea428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cea460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17cea498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17cea4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17cea508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17cea540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17cea578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cea5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cea5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cea620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cea658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17cea690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17cea6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17cea700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17cea738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17cea770 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ac17cd9c00_0 .var "Immed", 31 0;
v000001ac17cd9ca0_0 .net "Inst", 31 0, v000001ac17cde340_0;  alias, 1 drivers
v000001ac17cd9de0_0 .net "opcode", 11 0, v000001ac17cf2810_0;  alias, 1 drivers
E_000001ac17c4b7c0 .event anyedge, v000001ac17cd3e30_0, v000001ac17cd9ca0_0;
S_000001ac17cd14b0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001ac17cd0510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001ac17cdb8c0_0 .var "Read_data1", 31 0;
v000001ac17cdce00_0 .var "Read_data2", 31 0;
v000001ac17cdbbe0_0 .net "Read_reg1", 4 0, v000001ac17cf2630_0;  alias, 1 drivers
v000001ac17cdccc0_0 .net "Read_reg2", 4 0, v000001ac17cf26d0_0;  alias, 1 drivers
v000001ac17cdb960_0 .net "Write_data", 31 0, L_000001ac17d14ce0;  alias, 1 drivers
v000001ac17cdd580_0 .net "Write_en", 0 0, v000001ac17cee670_0;  alias, 1 drivers
v000001ac17cdb780_0 .net "Write_reg", 4 0, v000001ac17cef890_0;  alias, 1 drivers
v000001ac17cdba00_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17cdd6c0_0 .var/i "i", 31 0;
v000001ac17cdd300 .array "reg_file", 0 31, 31 0;
v000001ac17cdbe60_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
E_000001ac17c4ac00 .event posedge, v000001ac17cd8120_0;
S_000001ac17cd1000 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001ac17cd14b0;
 .timescale 0 0;
v000001ac17cdb6e0_0 .var/i "i", 31 0;
S_000001ac17cd06a0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001ac17cea7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cea7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cea820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cea858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cea890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cea8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cea900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cea938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cea970 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cea9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cea9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17ceaa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17ceaa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17ceaa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17ceaac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17ceaaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17ceab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17ceab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17ceaba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17ceabd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17ceac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17ceac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17ceac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17ceacb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17ceacf0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ac17cde340_0 .var "ID_INST", 31 0;
v000001ac17cde520_0 .var "ID_PC", 31 0;
v000001ac17cf2810_0 .var "ID_opcode", 11 0;
v000001ac17cf28b0_0 .var "ID_rd_ind", 4 0;
v000001ac17cf2630_0 .var "ID_rs1_ind", 4 0;
v000001ac17cf26d0_0 .var "ID_rs2_ind", 4 0;
v000001ac17cf29f0_0 .net "IF_FLUSH", 0 0, v000001ac17cd90c0_0;  alias, 1 drivers
v000001ac17cf2b30_0 .net "IF_INST", 31 0, L_000001ac17d09950;  alias, 1 drivers
v000001ac17cf2950_0 .net "IF_PC", 31 0, v000001ac17ceb830_0;  alias, 1 drivers
v000001ac17cf2770_0 .net "clk", 0 0, L_000001ac17d0a7c0;  1 drivers
v000001ac17cf2a90_0 .net "if_id_Write", 0 0, v000001ac17cd92a0_0;  alias, 1 drivers
v000001ac17cf2590_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
E_000001ac17c4c400 .event posedge, v000001ac17cc5090_0, v000001ac17cf2770_0;
S_000001ac17cd1640 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001ac17cef2f0_0 .net "EX1_PFC", 31 0, L_000001ac17d06f60;  alias, 1 drivers
v000001ac17cee5d0_0 .net "EX2_PFC", 31 0, v000001ac17cd4790_0;  alias, 1 drivers
v000001ac17cedb30_0 .net "ID_PFC", 31 0, L_000001ac17d04440;  alias, 1 drivers
v000001ac17cef390_0 .net "PC_src", 2 0, L_000001ac17d062e0;  alias, 1 drivers
v000001ac17ceea30_0 .net "PC_write", 0 0, v000001ac17cd9660_0;  alias, 1 drivers
L_000001ac17d20088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ac17cee0d0_0 .net/2u *"_ivl_0", 31 0, L_000001ac17d20088;  1 drivers
v000001ac17cee8f0_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17ceead0_0 .net "inst", 31 0, L_000001ac17d09950;  alias, 1 drivers
v000001ac17cedf90_0 .net "inst_mem_in", 31 0, v000001ac17ceb830_0;  alias, 1 drivers
v000001ac17ceeb70_0 .net "pc_reg_in", 31 0, L_000001ac17d0a9f0;  1 drivers
v000001ac17cee170_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
L_000001ac17d05200 .arith/sum 32, v000001ac17ceb830_0, L_000001ac17d20088;
S_000001ac17cd0b50 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001ac17cd1640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001ac17d09950 .functor BUFZ 32, L_000001ac17d05020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ac17cf2c70_0 .net "Data_Out", 31 0, L_000001ac17d09950;  alias, 1 drivers
v000001ac17cec9b0 .array "InstMem", 0 1023, 31 0;
v000001ac17ceb470_0 .net *"_ivl_0", 31 0, L_000001ac17d05020;  1 drivers
v000001ac17ced090_0 .net *"_ivl_3", 9 0, L_000001ac17d03e00;  1 drivers
v000001ac17ceb510_0 .net *"_ivl_4", 11 0, L_000001ac17d04e40;  1 drivers
L_000001ac17d201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ac17ced310_0 .net *"_ivl_7", 1 0, L_000001ac17d201a8;  1 drivers
v000001ac17ced1d0_0 .net "addr", 31 0, v000001ac17ceb830_0;  alias, 1 drivers
v000001ac17cec370_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17cece10_0 .var/i "i", 31 0;
L_000001ac17d05020 .array/port v000001ac17cec9b0, L_000001ac17d04e40;
L_000001ac17d03e00 .part v000001ac17ceb830_0, 0, 10;
L_000001ac17d04e40 .concat [ 10 2 0 0], L_000001ac17d03e00, L_000001ac17d201a8;
S_000001ac17cd1190 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001ac17cd1640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001ac17c4be00 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001ac17cebdd0_0 .net "DataIn", 31 0, L_000001ac17d0a9f0;  alias, 1 drivers
v000001ac17ceb830_0 .var "DataOut", 31 0;
v000001ac17ced130_0 .net "PC_Write", 0 0, v000001ac17cd9660_0;  alias, 1 drivers
v000001ac17cebbf0_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17cebe70_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
S_000001ac17cd17d0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001ac17cd1640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ac17c4bfc0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001ac17c427f0 .functor NOT 1, L_000001ac17d05b60, C4<0>, C4<0>, C4<0>;
L_000001ac17c42860 .functor NOT 1, L_000001ac17d05c00, C4<0>, C4<0>, C4<0>;
L_000001ac17c425c0 .functor AND 1, L_000001ac17c427f0, L_000001ac17c42860, C4<1>, C4<1>;
L_000001ac17c42550 .functor NOT 1, L_000001ac17d05480, C4<0>, C4<0>, C4<0>;
L_000001ac17bdf110 .functor AND 1, L_000001ac17c425c0, L_000001ac17c42550, C4<1>, C4<1>;
L_000001ac17bde310 .functor AND 32, L_000001ac17d043a0, L_000001ac17d05200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17bdeb60 .functor NOT 1, L_000001ac17d04da0, C4<0>, C4<0>, C4<0>;
L_000001ac17bdec40 .functor NOT 1, L_000001ac17d057a0, C4<0>, C4<0>, C4<0>;
L_000001ac17d09b80 .functor AND 1, L_000001ac17bdeb60, L_000001ac17bdec40, C4<1>, C4<1>;
L_000001ac17d0a8a0 .functor AND 1, L_000001ac17d09b80, L_000001ac17d061a0, C4<1>, C4<1>;
L_000001ac17d0af30 .functor AND 32, L_000001ac17d055c0, L_000001ac17d04440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d09f70 .functor OR 32, L_000001ac17bde310, L_000001ac17d0af30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d0a2f0 .functor NOT 1, L_000001ac17d053e0, C4<0>, C4<0>, C4<0>;
L_000001ac17d0a440 .functor AND 1, L_000001ac17d0a2f0, L_000001ac17d06060, C4<1>, C4<1>;
L_000001ac17d0ac20 .functor NOT 1, L_000001ac17d03fe0, C4<0>, C4<0>, C4<0>;
L_000001ac17d0ad00 .functor AND 1, L_000001ac17d0a440, L_000001ac17d0ac20, C4<1>, C4<1>;
L_000001ac17d0abb0 .functor AND 32, L_000001ac17d04f80, v000001ac17ceb830_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d0a910 .functor OR 32, L_000001ac17d09f70, L_000001ac17d0abb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d09800 .functor NOT 1, L_000001ac17d04a80, C4<0>, C4<0>, C4<0>;
L_000001ac17d0aad0 .functor AND 1, L_000001ac17d09800, L_000001ac17d03d60, C4<1>, C4<1>;
L_000001ac17d09a30 .functor AND 1, L_000001ac17d0aad0, L_000001ac17d05700, C4<1>, C4<1>;
L_000001ac17d098e0 .functor AND 32, L_000001ac17d05160, L_000001ac17d06f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d0a4b0 .functor OR 32, L_000001ac17d0a910, L_000001ac17d098e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ac17d09bf0 .functor NOT 1, L_000001ac17d04800, C4<0>, C4<0>, C4<0>;
L_000001ac17d09790 .functor AND 1, L_000001ac17d04760, L_000001ac17d09bf0, C4<1>, C4<1>;
L_000001ac17d09cd0 .functor NOT 1, L_000001ac17d044e0, C4<0>, C4<0>, C4<0>;
L_000001ac17d0ade0 .functor AND 1, L_000001ac17d09790, L_000001ac17d09cd0, C4<1>, C4<1>;
L_000001ac17d0ac90 .functor AND 32, L_000001ac17d048a0, v000001ac17cd4790_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d0a9f0 .functor OR 32, L_000001ac17d0a4b0, L_000001ac17d0ac90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ac17ced450_0 .net *"_ivl_1", 0 0, L_000001ac17d05b60;  1 drivers
v000001ac17cec230_0 .net *"_ivl_11", 0 0, L_000001ac17d05480;  1 drivers
v000001ac17ceb8d0_0 .net *"_ivl_12", 0 0, L_000001ac17c42550;  1 drivers
v000001ac17ceb970_0 .net *"_ivl_14", 0 0, L_000001ac17bdf110;  1 drivers
v000001ac17cec410_0 .net *"_ivl_16", 31 0, L_000001ac17d043a0;  1 drivers
v000001ac17ceceb0_0 .net *"_ivl_18", 31 0, L_000001ac17bde310;  1 drivers
v000001ac17ceca50_0 .net *"_ivl_2", 0 0, L_000001ac17c427f0;  1 drivers
v000001ac17cebf10_0 .net *"_ivl_21", 0 0, L_000001ac17d04da0;  1 drivers
v000001ac17cec4b0_0 .net *"_ivl_22", 0 0, L_000001ac17bdeb60;  1 drivers
v000001ac17cec870_0 .net *"_ivl_25", 0 0, L_000001ac17d057a0;  1 drivers
v000001ac17cec190_0 .net *"_ivl_26", 0 0, L_000001ac17bdec40;  1 drivers
v000001ac17cecd70_0 .net *"_ivl_28", 0 0, L_000001ac17d09b80;  1 drivers
v000001ac17cec2d0_0 .net *"_ivl_31", 0 0, L_000001ac17d061a0;  1 drivers
v000001ac17ceb790_0 .net *"_ivl_32", 0 0, L_000001ac17d0a8a0;  1 drivers
v000001ac17cebfb0_0 .net *"_ivl_34", 31 0, L_000001ac17d055c0;  1 drivers
v000001ac17cec050_0 .net *"_ivl_36", 31 0, L_000001ac17d0af30;  1 drivers
v000001ac17ceb290_0 .net *"_ivl_38", 31 0, L_000001ac17d09f70;  1 drivers
v000001ac17ceb150_0 .net *"_ivl_41", 0 0, L_000001ac17d053e0;  1 drivers
v000001ac17ceb1f0_0 .net *"_ivl_42", 0 0, L_000001ac17d0a2f0;  1 drivers
v000001ac17ceb330_0 .net *"_ivl_45", 0 0, L_000001ac17d06060;  1 drivers
v000001ac17cec550_0 .net *"_ivl_46", 0 0, L_000001ac17d0a440;  1 drivers
v000001ac17cead90_0 .net *"_ivl_49", 0 0, L_000001ac17d03fe0;  1 drivers
v000001ac17ceaf70_0 .net *"_ivl_5", 0 0, L_000001ac17d05c00;  1 drivers
v000001ac17ceaed0_0 .net *"_ivl_50", 0 0, L_000001ac17d0ac20;  1 drivers
v000001ac17cecf50_0 .net *"_ivl_52", 0 0, L_000001ac17d0ad00;  1 drivers
v000001ac17cecff0_0 .net *"_ivl_54", 31 0, L_000001ac17d04f80;  1 drivers
v000001ac17ceb6f0_0 .net *"_ivl_56", 31 0, L_000001ac17d0abb0;  1 drivers
v000001ac17ced270_0 .net *"_ivl_58", 31 0, L_000001ac17d0a910;  1 drivers
v000001ac17ceae30_0 .net *"_ivl_6", 0 0, L_000001ac17c42860;  1 drivers
v000001ac17cecc30_0 .net *"_ivl_61", 0 0, L_000001ac17d04a80;  1 drivers
v000001ac17cebc90_0 .net *"_ivl_62", 0 0, L_000001ac17d09800;  1 drivers
v000001ac17cec7d0_0 .net *"_ivl_65", 0 0, L_000001ac17d03d60;  1 drivers
v000001ac17cecaf0_0 .net *"_ivl_66", 0 0, L_000001ac17d0aad0;  1 drivers
v000001ac17cecb90_0 .net *"_ivl_69", 0 0, L_000001ac17d05700;  1 drivers
v000001ac17ceb010_0 .net *"_ivl_70", 0 0, L_000001ac17d09a30;  1 drivers
v000001ac17cec0f0_0 .net *"_ivl_72", 31 0, L_000001ac17d05160;  1 drivers
v000001ac17ced3b0_0 .net *"_ivl_74", 31 0, L_000001ac17d098e0;  1 drivers
v000001ac17ced4f0_0 .net *"_ivl_76", 31 0, L_000001ac17d0a4b0;  1 drivers
v000001ac17cec5f0_0 .net *"_ivl_79", 0 0, L_000001ac17d04760;  1 drivers
v000001ac17ceb0b0_0 .net *"_ivl_8", 0 0, L_000001ac17c425c0;  1 drivers
v000001ac17cec690_0 .net *"_ivl_81", 0 0, L_000001ac17d04800;  1 drivers
v000001ac17ceb3d0_0 .net *"_ivl_82", 0 0, L_000001ac17d09bf0;  1 drivers
v000001ac17ceb5b0_0 .net *"_ivl_84", 0 0, L_000001ac17d09790;  1 drivers
v000001ac17ceb650_0 .net *"_ivl_87", 0 0, L_000001ac17d044e0;  1 drivers
v000001ac17ceccd0_0 .net *"_ivl_88", 0 0, L_000001ac17d09cd0;  1 drivers
v000001ac17ceba10_0 .net *"_ivl_90", 0 0, L_000001ac17d0ade0;  1 drivers
v000001ac17cebab0_0 .net *"_ivl_92", 31 0, L_000001ac17d048a0;  1 drivers
v000001ac17cebb50_0 .net *"_ivl_94", 31 0, L_000001ac17d0ac90;  1 drivers
v000001ac17cebd30_0 .net "ina", 31 0, L_000001ac17d05200;  1 drivers
v000001ac17cec730_0 .net "inb", 31 0, L_000001ac17d04440;  alias, 1 drivers
v000001ac17cec910_0 .net "inc", 31 0, v000001ac17ceb830_0;  alias, 1 drivers
v000001ac17cefb10_0 .net "ind", 31 0, L_000001ac17d06f60;  alias, 1 drivers
v000001ac17cefc50_0 .net "ine", 31 0, v000001ac17cd4790_0;  alias, 1 drivers
L_000001ac17d200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cefa70_0 .net "inf", 31 0, L_000001ac17d200d0;  1 drivers
L_000001ac17d20118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17cefcf0_0 .net "ing", 31 0, L_000001ac17d20118;  1 drivers
L_000001ac17d20160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac17ced6d0_0 .net "inh", 31 0, L_000001ac17d20160;  1 drivers
v000001ac17cef250_0 .net "out", 31 0, L_000001ac17d0a9f0;  alias, 1 drivers
v000001ac17cee990_0 .net "sel", 2 0, L_000001ac17d062e0;  alias, 1 drivers
L_000001ac17d05b60 .part L_000001ac17d062e0, 2, 1;
L_000001ac17d05c00 .part L_000001ac17d062e0, 1, 1;
L_000001ac17d05480 .part L_000001ac17d062e0, 0, 1;
LS_000001ac17d043a0_0_0 .concat [ 1 1 1 1], L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110;
LS_000001ac17d043a0_0_4 .concat [ 1 1 1 1], L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110;
LS_000001ac17d043a0_0_8 .concat [ 1 1 1 1], L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110;
LS_000001ac17d043a0_0_12 .concat [ 1 1 1 1], L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110;
LS_000001ac17d043a0_0_16 .concat [ 1 1 1 1], L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110;
LS_000001ac17d043a0_0_20 .concat [ 1 1 1 1], L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110;
LS_000001ac17d043a0_0_24 .concat [ 1 1 1 1], L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110;
LS_000001ac17d043a0_0_28 .concat [ 1 1 1 1], L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110, L_000001ac17bdf110;
LS_000001ac17d043a0_1_0 .concat [ 4 4 4 4], LS_000001ac17d043a0_0_0, LS_000001ac17d043a0_0_4, LS_000001ac17d043a0_0_8, LS_000001ac17d043a0_0_12;
LS_000001ac17d043a0_1_4 .concat [ 4 4 4 4], LS_000001ac17d043a0_0_16, LS_000001ac17d043a0_0_20, LS_000001ac17d043a0_0_24, LS_000001ac17d043a0_0_28;
L_000001ac17d043a0 .concat [ 16 16 0 0], LS_000001ac17d043a0_1_0, LS_000001ac17d043a0_1_4;
L_000001ac17d04da0 .part L_000001ac17d062e0, 2, 1;
L_000001ac17d057a0 .part L_000001ac17d062e0, 1, 1;
L_000001ac17d061a0 .part L_000001ac17d062e0, 0, 1;
LS_000001ac17d055c0_0_0 .concat [ 1 1 1 1], L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0;
LS_000001ac17d055c0_0_4 .concat [ 1 1 1 1], L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0;
LS_000001ac17d055c0_0_8 .concat [ 1 1 1 1], L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0;
LS_000001ac17d055c0_0_12 .concat [ 1 1 1 1], L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0;
LS_000001ac17d055c0_0_16 .concat [ 1 1 1 1], L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0;
LS_000001ac17d055c0_0_20 .concat [ 1 1 1 1], L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0;
LS_000001ac17d055c0_0_24 .concat [ 1 1 1 1], L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0;
LS_000001ac17d055c0_0_28 .concat [ 1 1 1 1], L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0, L_000001ac17d0a8a0;
LS_000001ac17d055c0_1_0 .concat [ 4 4 4 4], LS_000001ac17d055c0_0_0, LS_000001ac17d055c0_0_4, LS_000001ac17d055c0_0_8, LS_000001ac17d055c0_0_12;
LS_000001ac17d055c0_1_4 .concat [ 4 4 4 4], LS_000001ac17d055c0_0_16, LS_000001ac17d055c0_0_20, LS_000001ac17d055c0_0_24, LS_000001ac17d055c0_0_28;
L_000001ac17d055c0 .concat [ 16 16 0 0], LS_000001ac17d055c0_1_0, LS_000001ac17d055c0_1_4;
L_000001ac17d053e0 .part L_000001ac17d062e0, 2, 1;
L_000001ac17d06060 .part L_000001ac17d062e0, 1, 1;
L_000001ac17d03fe0 .part L_000001ac17d062e0, 0, 1;
LS_000001ac17d04f80_0_0 .concat [ 1 1 1 1], L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00;
LS_000001ac17d04f80_0_4 .concat [ 1 1 1 1], L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00;
LS_000001ac17d04f80_0_8 .concat [ 1 1 1 1], L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00;
LS_000001ac17d04f80_0_12 .concat [ 1 1 1 1], L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00;
LS_000001ac17d04f80_0_16 .concat [ 1 1 1 1], L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00;
LS_000001ac17d04f80_0_20 .concat [ 1 1 1 1], L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00;
LS_000001ac17d04f80_0_24 .concat [ 1 1 1 1], L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00;
LS_000001ac17d04f80_0_28 .concat [ 1 1 1 1], L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00, L_000001ac17d0ad00;
LS_000001ac17d04f80_1_0 .concat [ 4 4 4 4], LS_000001ac17d04f80_0_0, LS_000001ac17d04f80_0_4, LS_000001ac17d04f80_0_8, LS_000001ac17d04f80_0_12;
LS_000001ac17d04f80_1_4 .concat [ 4 4 4 4], LS_000001ac17d04f80_0_16, LS_000001ac17d04f80_0_20, LS_000001ac17d04f80_0_24, LS_000001ac17d04f80_0_28;
L_000001ac17d04f80 .concat [ 16 16 0 0], LS_000001ac17d04f80_1_0, LS_000001ac17d04f80_1_4;
L_000001ac17d04a80 .part L_000001ac17d062e0, 2, 1;
L_000001ac17d03d60 .part L_000001ac17d062e0, 1, 1;
L_000001ac17d05700 .part L_000001ac17d062e0, 0, 1;
LS_000001ac17d05160_0_0 .concat [ 1 1 1 1], L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30;
LS_000001ac17d05160_0_4 .concat [ 1 1 1 1], L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30;
LS_000001ac17d05160_0_8 .concat [ 1 1 1 1], L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30;
LS_000001ac17d05160_0_12 .concat [ 1 1 1 1], L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30;
LS_000001ac17d05160_0_16 .concat [ 1 1 1 1], L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30;
LS_000001ac17d05160_0_20 .concat [ 1 1 1 1], L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30;
LS_000001ac17d05160_0_24 .concat [ 1 1 1 1], L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30;
LS_000001ac17d05160_0_28 .concat [ 1 1 1 1], L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30, L_000001ac17d09a30;
LS_000001ac17d05160_1_0 .concat [ 4 4 4 4], LS_000001ac17d05160_0_0, LS_000001ac17d05160_0_4, LS_000001ac17d05160_0_8, LS_000001ac17d05160_0_12;
LS_000001ac17d05160_1_4 .concat [ 4 4 4 4], LS_000001ac17d05160_0_16, LS_000001ac17d05160_0_20, LS_000001ac17d05160_0_24, LS_000001ac17d05160_0_28;
L_000001ac17d05160 .concat [ 16 16 0 0], LS_000001ac17d05160_1_0, LS_000001ac17d05160_1_4;
L_000001ac17d04760 .part L_000001ac17d062e0, 2, 1;
L_000001ac17d04800 .part L_000001ac17d062e0, 1, 1;
L_000001ac17d044e0 .part L_000001ac17d062e0, 0, 1;
LS_000001ac17d048a0_0_0 .concat [ 1 1 1 1], L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0;
LS_000001ac17d048a0_0_4 .concat [ 1 1 1 1], L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0;
LS_000001ac17d048a0_0_8 .concat [ 1 1 1 1], L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0;
LS_000001ac17d048a0_0_12 .concat [ 1 1 1 1], L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0;
LS_000001ac17d048a0_0_16 .concat [ 1 1 1 1], L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0;
LS_000001ac17d048a0_0_20 .concat [ 1 1 1 1], L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0;
LS_000001ac17d048a0_0_24 .concat [ 1 1 1 1], L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0;
LS_000001ac17d048a0_0_28 .concat [ 1 1 1 1], L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0, L_000001ac17d0ade0;
LS_000001ac17d048a0_1_0 .concat [ 4 4 4 4], LS_000001ac17d048a0_0_0, LS_000001ac17d048a0_0_4, LS_000001ac17d048a0_0_8, LS_000001ac17d048a0_0_12;
LS_000001ac17d048a0_1_4 .concat [ 4 4 4 4], LS_000001ac17d048a0_0_16, LS_000001ac17d048a0_0_20, LS_000001ac17d048a0_0_24, LS_000001ac17d048a0_0_28;
L_000001ac17d048a0 .concat [ 16 16 0 0], LS_000001ac17d048a0_1_0, LS_000001ac17d048a0_1_4;
S_000001ac17cd1320 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001ac17cef610_0 .net "Write_Data", 31 0, v000001ac17cc5590_0;  alias, 1 drivers
v000001ac17ced770_0 .net "addr", 31 0, v000001ac17cc47d0_0;  alias, 1 drivers
v000001ac17ced810_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17ced8b0_0 .net "mem_out", 31 0, v000001ac17cee490_0;  alias, 1 drivers
v000001ac17cef930_0 .net "mem_read", 0 0, v000001ac17cc4c30_0;  alias, 1 drivers
v000001ac17cefbb0_0 .net "mem_write", 0 0, v000001ac17cc4b90_0;  alias, 1 drivers
S_000001ac17ccfed0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001ac17cd1320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001ac17cee3f0 .array "DataMem", 1023 0, 31 0;
v000001ac17ced590_0 .net "Data_In", 31 0, v000001ac17cc5590_0;  alias, 1 drivers
v000001ac17cee490_0 .var "Data_Out", 31 0;
v000001ac17cef6b0_0 .net "Write_en", 0 0, v000001ac17cc4b90_0;  alias, 1 drivers
v000001ac17cee210_0 .net "addr", 31 0, v000001ac17cc47d0_0;  alias, 1 drivers
v000001ac17ced630_0 .net "clk", 0 0, L_000001ac17c416e0;  alias, 1 drivers
v000001ac17ceec10_0 .var/i "i", 31 0;
S_000001ac17cd1960 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001ac17cfcf70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ac17cfcfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ac17cfcfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ac17cfd018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ac17cfd050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ac17cfd088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ac17cfd0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ac17cfd0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ac17cfd130 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ac17cfd168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ac17cfd1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ac17cfd1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ac17cfd210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ac17cfd248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ac17cfd280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ac17cfd2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ac17cfd2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ac17cfd328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ac17cfd360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ac17cfd398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ac17cfd3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ac17cfd408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ac17cfd440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ac17cfd478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ac17cfd4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ac17cef9d0_0 .net "MEM_ALU_OUT", 31 0, v000001ac17cc47d0_0;  alias, 1 drivers
v000001ac17ceecb0_0 .net "MEM_Data_mem_out", 31 0, v000001ac17cee490_0;  alias, 1 drivers
v000001ac17cee2b0_0 .net "MEM_memread", 0 0, v000001ac17cc4c30_0;  alias, 1 drivers
v000001ac17cef430_0 .net "MEM_opcode", 11 0, v000001ac17cc5bd0_0;  alias, 1 drivers
v000001ac17cee7b0_0 .net "MEM_rd_ind", 4 0, v000001ac17cc4cd0_0;  alias, 1 drivers
v000001ac17cef570_0 .net "MEM_rd_indzero", 0 0, v000001ac17cc4d70_0;  alias, 1 drivers
v000001ac17cee030_0 .net "MEM_regwrite", 0 0, v000001ac17cc5c70_0;  alias, 1 drivers
v000001ac17cef1b0_0 .var "WB_ALU_OUT", 31 0;
v000001ac17cee350_0 .var "WB_Data_mem_out", 31 0;
v000001ac17cef4d0_0 .var "WB_memread", 0 0;
v000001ac17cef890_0 .var "WB_rd_ind", 4 0;
v000001ac17cee530_0 .var "WB_rd_indzero", 0 0;
v000001ac17cee670_0 .var "WB_regwrite", 0 0;
v000001ac17cee710_0 .net "clk", 0 0, L_000001ac17d14c00;  1 drivers
v000001ac17ceef30_0 .var "hlt", 0 0;
v000001ac17ceed50_0 .net "rst", 0 0, v000001ac17d039a0_0;  alias, 1 drivers
E_000001ac17c4c900 .event posedge, v000001ac17cc5090_0, v000001ac17cee710_0;
S_000001ac17ccfd40 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001ac17a99f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001ac17d14f10 .functor AND 32, v000001ac17cee350_0, L_000001ac17d812f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d14ea0 .functor NOT 1, v000001ac17cef4d0_0, C4<0>, C4<0>, C4<0>;
L_000001ac17d14c70 .functor AND 32, v000001ac17cef1b0_0, L_000001ac17d80c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ac17d14ce0 .functor OR 32, L_000001ac17d14f10, L_000001ac17d14c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ac17cee850_0 .net "Write_Data_RegFile", 31 0, L_000001ac17d14ce0;  alias, 1 drivers
v000001ac17cef110_0 .net *"_ivl_0", 31 0, L_000001ac17d812f0;  1 drivers
v000001ac17ceedf0_0 .net *"_ivl_2", 31 0, L_000001ac17d14f10;  1 drivers
v000001ac17cef750_0 .net *"_ivl_4", 0 0, L_000001ac17d14ea0;  1 drivers
v000001ac17ceee90_0 .net *"_ivl_6", 31 0, L_000001ac17d80c10;  1 drivers
v000001ac17cedbd0_0 .net *"_ivl_8", 31 0, L_000001ac17d14c70;  1 drivers
v000001ac17cef070_0 .net "alu_out", 31 0, v000001ac17cef1b0_0;  alias, 1 drivers
v000001ac17ceefd0_0 .net "mem_out", 31 0, v000001ac17cee350_0;  alias, 1 drivers
v000001ac17cef7f0_0 .net "mem_read", 0 0, v000001ac17cef4d0_0;  alias, 1 drivers
LS_000001ac17d812f0_0_0 .concat [ 1 1 1 1], v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0;
LS_000001ac17d812f0_0_4 .concat [ 1 1 1 1], v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0;
LS_000001ac17d812f0_0_8 .concat [ 1 1 1 1], v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0;
LS_000001ac17d812f0_0_12 .concat [ 1 1 1 1], v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0;
LS_000001ac17d812f0_0_16 .concat [ 1 1 1 1], v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0;
LS_000001ac17d812f0_0_20 .concat [ 1 1 1 1], v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0;
LS_000001ac17d812f0_0_24 .concat [ 1 1 1 1], v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0;
LS_000001ac17d812f0_0_28 .concat [ 1 1 1 1], v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0, v000001ac17cef4d0_0;
LS_000001ac17d812f0_1_0 .concat [ 4 4 4 4], LS_000001ac17d812f0_0_0, LS_000001ac17d812f0_0_4, LS_000001ac17d812f0_0_8, LS_000001ac17d812f0_0_12;
LS_000001ac17d812f0_1_4 .concat [ 4 4 4 4], LS_000001ac17d812f0_0_16, LS_000001ac17d812f0_0_20, LS_000001ac17d812f0_0_24, LS_000001ac17d812f0_0_28;
L_000001ac17d812f0 .concat [ 16 16 0 0], LS_000001ac17d812f0_1_0, LS_000001ac17d812f0_1_4;
LS_000001ac17d80c10_0_0 .concat [ 1 1 1 1], L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0;
LS_000001ac17d80c10_0_4 .concat [ 1 1 1 1], L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0;
LS_000001ac17d80c10_0_8 .concat [ 1 1 1 1], L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0;
LS_000001ac17d80c10_0_12 .concat [ 1 1 1 1], L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0;
LS_000001ac17d80c10_0_16 .concat [ 1 1 1 1], L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0;
LS_000001ac17d80c10_0_20 .concat [ 1 1 1 1], L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0;
LS_000001ac17d80c10_0_24 .concat [ 1 1 1 1], L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0;
LS_000001ac17d80c10_0_28 .concat [ 1 1 1 1], L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0, L_000001ac17d14ea0;
LS_000001ac17d80c10_1_0 .concat [ 4 4 4 4], LS_000001ac17d80c10_0_0, LS_000001ac17d80c10_0_4, LS_000001ac17d80c10_0_8, LS_000001ac17d80c10_0_12;
LS_000001ac17d80c10_1_4 .concat [ 4 4 4 4], LS_000001ac17d80c10_0_16, LS_000001ac17d80c10_0_20, LS_000001ac17d80c10_0_24, LS_000001ac17d80c10_0_28;
L_000001ac17d80c10 .concat [ 16 16 0 0], LS_000001ac17d80c10_1_0, LS_000001ac17d80c10_1_4;
    .scope S_000001ac17cd1190;
T_0 ;
    %wait E_000001ac17c4b600;
    %load/vec4 v000001ac17cebe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ac17ceb830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ac17ced130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ac17cebdd0_0;
    %assign/vec4 v000001ac17ceb830_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ac17cd0b50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac17cece10_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ac17cece10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ac17cece10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %load/vec4 v000001ac17cece10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac17cece10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cec9b0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001ac17cd06a0;
T_2 ;
    %wait E_000001ac17c4c400;
    %load/vec4 v000001ac17cf2590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ac17cde520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cde340_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cf28b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cf26d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cf2630_0, 0;
    %assign/vec4 v000001ac17cf2810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ac17cf2a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001ac17cf29f0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ac17cde520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cde340_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cf28b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cf26d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cf2630_0, 0;
    %assign/vec4 v000001ac17cf2810_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001ac17cf2a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001ac17cf2b30_0;
    %assign/vec4 v000001ac17cde340_0, 0;
    %load/vec4 v000001ac17cf2950_0;
    %assign/vec4 v000001ac17cde520_0, 0;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ac17cf26d0_0, 0;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ac17cf2810_0, 4, 5;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ac17cf2810_0, 4, 5;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001ac17cf2630_0, 0;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001ac17cf28b0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001ac17cf28b0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001ac17cf2b30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ac17cf28b0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ac17cd14b0;
T_3 ;
    %wait E_000001ac17c4b600;
    %load/vec4 v000001ac17cdbe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac17cdd6c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001ac17cdd6c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ac17cdd6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cdd300, 0, 4;
    %load/vec4 v000001ac17cdd6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac17cdd6c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ac17cdb780_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001ac17cdd580_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ac17cdb960_0;
    %load/vec4 v000001ac17cdb780_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cdd300, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cdd300, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ac17cd14b0;
T_4 ;
    %wait E_000001ac17c4ac00;
    %load/vec4 v000001ac17cdb780_0;
    %load/vec4 v000001ac17cdbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001ac17cdb780_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ac17cdd580_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ac17cdb960_0;
    %assign/vec4 v000001ac17cdb8c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ac17cdbbe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ac17cdd300, 4;
    %assign/vec4 v000001ac17cdb8c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ac17cd14b0;
T_5 ;
    %wait E_000001ac17c4ac00;
    %load/vec4 v000001ac17cdb780_0;
    %load/vec4 v000001ac17cdccc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001ac17cdb780_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001ac17cdd580_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ac17cdb960_0;
    %assign/vec4 v000001ac17cdce00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ac17cdccc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ac17cdd300, 4;
    %assign/vec4 v000001ac17cdce00_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ac17cd14b0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001ac17cd1000;
    %jmp t_0;
    .scope S_000001ac17cd1000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac17cdb6e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ac17cdb6e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001ac17cdb6e0_0;
    %ix/getv/s 4, v000001ac17cdb6e0_0;
    %load/vec4a v000001ac17cdd300, 4;
    %ix/getv/s 4, v000001ac17cdb6e0_0;
    %load/vec4a v000001ac17cdd300, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ac17cdb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac17cdb6e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001ac17cd14b0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001ac17cd01f0;
T_7 ;
    %wait E_000001ac17c4b7c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac17cd9c00_0, 0, 32;
    %load/vec4 v000001ac17cd9de0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ac17cd9de0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ac17cd9ca0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ac17cd9c00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ac17cd9de0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ac17cd9de0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ac17cd9de0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ac17cd9ca0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ac17cd9c00_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001ac17cd9ca0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001ac17cd9ca0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ac17cd9c00_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ac17cd0060;
T_8 ;
    %wait E_000001ac17c4b600;
    %load/vec4 v000001ac17cd8620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac17cd6b40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ac17cd7c20_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ac17cd7c20_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001ac17cd6b40_0;
    %load/vec4 v000001ac17cd8da0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ac17cd6b40_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac17cd6b40_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ac17cd6b40_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ac17cd6b40_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ac17cd6b40_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ac17cd6b40_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ac17cd0060;
T_9 ;
    %wait E_000001ac17c4b600;
    %load/vec4 v000001ac17cd8620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd81c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ac17cd6a00_0;
    %assign/vec4 v000001ac17cd81c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ac17cd09c0;
T_10 ;
    %wait E_000001ac17c4abc0;
    %load/vec4 v000001ac17cda600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd9660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd92a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd90c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd74a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd7540_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ac17cd7220_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001ac17cd7360_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001ac17cd7680_0;
    %load/vec4 v000001ac17cd8940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001ac17cd79a0_0;
    %load/vec4 v000001ac17cd8940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001ac17cd7900_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001ac17cd7720_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001ac17cd7680_0;
    %load/vec4 v000001ac17cd89e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001ac17cd79a0_0;
    %load/vec4 v000001ac17cd89e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd9660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd92a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd90c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd74a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd7540_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ac17cd75e0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd9660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd92a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd74a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd7540_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd9660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac17cd92a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd74a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cd7540_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ac17cd0380;
T_11 ;
    %wait E_000001ac17c4b1c0;
    %load/vec4 v000001ac17cd2030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd39d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd3430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd2df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd1ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd3a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd2850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd3bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd3c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd40b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd2e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd28f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd2fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd22b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd3b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd1e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd3930_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd3cf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd3610_0, 0;
    %assign/vec4 v000001ac17cd2990_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ac17cd1f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ac17cd3e30_0;
    %assign/vec4 v000001ac17cd2990_0, 0;
    %load/vec4 v000001ac17cd34d0_0;
    %assign/vec4 v000001ac17cd3610_0, 0;
    %load/vec4 v000001ac17cd1bd0_0;
    %assign/vec4 v000001ac17cd3cf0_0, 0;
    %load/vec4 v000001ac17cd32f0_0;
    %assign/vec4 v000001ac17cd3930_0, 0;
    %load/vec4 v000001ac17cd4290_0;
    %assign/vec4 v000001ac17cd1e50_0, 0;
    %load/vec4 v000001ac17cd3750_0;
    %assign/vec4 v000001ac17cd3b10_0, 0;
    %load/vec4 v000001ac17cd37f0_0;
    %assign/vec4 v000001ac17cd22b0_0, 0;
    %load/vec4 v000001ac17cd36b0_0;
    %assign/vec4 v000001ac17cd2fd0_0, 0;
    %load/vec4 v000001ac17cd41f0_0;
    %assign/vec4 v000001ac17cd28f0_0, 0;
    %load/vec4 v000001ac17cd4330_0;
    %assign/vec4 v000001ac17cd2e90_0, 0;
    %load/vec4 v000001ac17cd1d10_0;
    %assign/vec4 v000001ac17cd40b0_0, 0;
    %load/vec4 v000001ac17cd3110_0;
    %assign/vec4 v000001ac17cd3c50_0, 0;
    %load/vec4 v000001ac17cd4150_0;
    %assign/vec4 v000001ac17cd3bb0_0, 0;
    %load/vec4 v000001ac17cd3070_0;
    %assign/vec4 v000001ac17cd2850_0, 0;
    %load/vec4 v000001ac17cd20d0_0;
    %assign/vec4 v000001ac17cd3a70_0, 0;
    %load/vec4 v000001ac17cd3250_0;
    %assign/vec4 v000001ac17cd1ef0_0, 0;
    %load/vec4 v000001ac17cd2210_0;
    %assign/vec4 v000001ac17cd2df0_0, 0;
    %load/vec4 v000001ac17cd3d90_0;
    %assign/vec4 v000001ac17cd3430_0, 0;
    %load/vec4 v000001ac17cd2a30_0;
    %assign/vec4 v000001ac17cd39d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd39d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd3430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd2df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd1ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd3a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd2850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd3bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd3c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd40b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd2e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd28f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd2fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd22b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd3b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd1e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd3930_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd3cf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd3610_0, 0;
    %assign/vec4 v000001ac17cd2990_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ac17cd0ce0;
T_12 ;
    %wait E_000001ac17c4b400;
    %load/vec4 v000001ac17cd8260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4650_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd4790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd5190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd5910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd50f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd59b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd5230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4830_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd54b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd52d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd48d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd45b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd5410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd5370_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ac17cd4470_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd5a50_0, 0;
    %assign/vec4 v000001ac17cd4d30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ac17cd7a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ac17cd2ad0_0;
    %assign/vec4 v000001ac17cd4d30_0, 0;
    %load/vec4 v000001ac17cd2170_0;
    %assign/vec4 v000001ac17cd5a50_0, 0;
    %load/vec4 v000001ac17cd4a10_0;
    %assign/vec4 v000001ac17cd4470_0, 0;
    %load/vec4 v000001ac17cd55f0_0;
    %assign/vec4 v000001ac17cd5370_0, 0;
    %load/vec4 v000001ac17cd5870_0;
    %assign/vec4 v000001ac17cd5410_0, 0;
    %load/vec4 v000001ac17cd4ab0_0;
    %assign/vec4 v000001ac17cd45b0_0, 0;
    %load/vec4 v000001ac17cd2350_0;
    %assign/vec4 v000001ac17cd48d0_0, 0;
    %load/vec4 v000001ac17cd57d0_0;
    %assign/vec4 v000001ac17cd52d0_0, 0;
    %load/vec4 v000001ac17cd4bf0_0;
    %assign/vec4 v000001ac17cd54b0_0, 0;
    %load/vec4 v000001ac17cd4b50_0;
    %assign/vec4 v000001ac17cd4830_0, 0;
    %load/vec4 v000001ac17cd5550_0;
    %assign/vec4 v000001ac17cd5230_0, 0;
    %load/vec4 v000001ac17cd43d0_0;
    %assign/vec4 v000001ac17cd59b0_0, 0;
    %load/vec4 v000001ac17cd5730_0;
    %assign/vec4 v000001ac17cd4510_0, 0;
    %load/vec4 v000001ac17cd4970_0;
    %assign/vec4 v000001ac17cd4fb0_0, 0;
    %load/vec4 v000001ac17cd46f0_0;
    %assign/vec4 v000001ac17cd4c90_0, 0;
    %load/vec4 v000001ac17cd4e70_0;
    %assign/vec4 v000001ac17cd50f0_0, 0;
    %load/vec4 v000001ac17cd5690_0;
    %assign/vec4 v000001ac17cd4f10_0, 0;
    %load/vec4 v000001ac17cd5050_0;
    %assign/vec4 v000001ac17cd5910_0, 0;
    %load/vec4 v000001ac17cd2530_0;
    %assign/vec4 v000001ac17cd5190_0, 0;
    %load/vec4 v000001ac17cd2490_0;
    %assign/vec4 v000001ac17cd4790_0, 0;
    %load/vec4 v000001ac17cd4dd0_0;
    %assign/vec4 v000001ac17cd4650_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4650_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd4790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd5190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd5910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd50f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd59b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd5230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cd4830_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd54b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd52d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd48d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd45b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd5410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cd5370_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ac17cd4470_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cd5a50_0, 0;
    %assign/vec4 v000001ac17cd4d30_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ac17acd8b0;
T_13 ;
    %wait E_000001ac17c4b700;
    %load/vec4 v000001ac17cc61c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ac17cc6120_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ac17ad02e0;
T_14 ;
    %wait E_000001ac17c4ab00;
    %load/vec4 v000001ac17cc7f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001ac17cc7ca0_0;
    %pad/u 33;
    %load/vec4 v000001ac17cc7fc0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001ac17cc7ca0_0;
    %pad/u 33;
    %load/vec4 v000001ac17cc7fc0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001ac17cc7ca0_0;
    %pad/u 33;
    %load/vec4 v000001ac17cc7fc0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001ac17cc7ca0_0;
    %pad/u 33;
    %load/vec4 v000001ac17cc7fc0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001ac17cc7ca0_0;
    %pad/u 33;
    %load/vec4 v000001ac17cc7fc0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001ac17cc7ca0_0;
    %pad/u 33;
    %load/vec4 v000001ac17cc7fc0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001ac17cc7fc0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001ac17cc8060_0;
    %load/vec4 v000001ac17cc7fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ac17cc7ca0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ac17cc7fc0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001ac17cc7fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %load/vec4 v000001ac17cc7ca0_0;
    %ix/getv 4, v000001ac17cc7fc0_0;
    %shiftl 4;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001ac17cc7fc0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001ac17cc8060_0;
    %load/vec4 v000001ac17cc7fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ac17cc7ca0_0;
    %load/vec4 v000001ac17cc7fc0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001ac17cc7fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %load/vec4 v000001ac17cc7ca0_0;
    %ix/getv 4, v000001ac17cc7fc0_0;
    %shiftr 4;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %load/vec4 v000001ac17cc7ca0_0;
    %load/vec4 v000001ac17cc7fc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac17cc8060_0, 0;
    %load/vec4 v000001ac17cc7fc0_0;
    %load/vec4 v000001ac17cc7ca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001ac17cc5fe0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ac17a16b30;
T_15 ;
    %wait E_000001ac17c4aa80;
    %load/vec4 v000001ac17cc5090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001ac17cc4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cc5c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cc4b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cc4c30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ac17cc5bd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cc4cd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cc5590_0, 0;
    %assign/vec4 v000001ac17cc47d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ac17be7220_0;
    %assign/vec4 v000001ac17cc47d0_0, 0;
    %load/vec4 v000001ac17cc5950_0;
    %assign/vec4 v000001ac17cc5590_0, 0;
    %load/vec4 v000001ac17cc5310_0;
    %assign/vec4 v000001ac17cc4cd0_0, 0;
    %load/vec4 v000001ac17bd0300_0;
    %assign/vec4 v000001ac17cc5bd0_0, 0;
    %load/vec4 v000001ac17be75e0_0;
    %assign/vec4 v000001ac17cc4c30_0, 0;
    %load/vec4 v000001ac17bd0120_0;
    %assign/vec4 v000001ac17cc4b90_0, 0;
    %load/vec4 v000001ac17cc5770_0;
    %assign/vec4 v000001ac17cc5c70_0, 0;
    %load/vec4 v000001ac17cc58b0_0;
    %assign/vec4 v000001ac17cc4d70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ac17ccfed0;
T_16 ;
    %wait E_000001ac17c4ac00;
    %load/vec4 v000001ac17cef6b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001ac17ced590_0;
    %load/vec4 v000001ac17cee210_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ac17ccfed0;
T_17 ;
    %wait E_000001ac17c4ac00;
    %load/vec4 v000001ac17cee210_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ac17cee3f0, 4;
    %assign/vec4 v000001ac17cee490_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ac17ccfed0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac17ceec10_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001ac17ceec10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ac17ceec10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %load/vec4 v000001ac17ceec10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac17ceec10_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac17cee3f0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001ac17ccfed0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac17ceec10_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ac17ceec10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001ac17ceec10_0;
    %load/vec4a v000001ac17cee3f0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001ac17ceec10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ac17ceec10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac17ceec10_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001ac17cd1960;
T_20 ;
    %wait E_000001ac17c4c900;
    %load/vec4 v000001ac17ceed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001ac17cee530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17ceef30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cee670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ac17cef4d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ac17cef890_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ac17cee350_0, 0;
    %assign/vec4 v000001ac17cef1b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ac17cef9d0_0;
    %assign/vec4 v000001ac17cef1b0_0, 0;
    %load/vec4 v000001ac17ceecb0_0;
    %assign/vec4 v000001ac17cee350_0, 0;
    %load/vec4 v000001ac17cee2b0_0;
    %assign/vec4 v000001ac17cef4d0_0, 0;
    %load/vec4 v000001ac17cee7b0_0;
    %assign/vec4 v000001ac17cef890_0, 0;
    %load/vec4 v000001ac17cee030_0;
    %assign/vec4 v000001ac17cee670_0, 0;
    %load/vec4 v000001ac17cef570_0;
    %assign/vec4 v000001ac17cee530_0, 0;
    %load/vec4 v000001ac17cef430_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001ac17ceef30_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ac17a99f60;
T_21 ;
    %wait E_000001ac17c4ac80;
    %load/vec4 v000001ac17d017e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac17d03040_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ac17d03040_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ac17d03040_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ac17c6cc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac17d03900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac17d039a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001ac17c6cc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001ac17d03900_0;
    %inv;
    %assign/vec4 v000001ac17d03900_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ac17c6cc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ac17d039a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac17d039a0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001ac17d037c0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
