// Seed: 2547041315
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output tri   id_2,
    input  tri   id_3
);
  assign id_2 = -1;
  wire id_5;
  assign id_2 = id_1;
  wire  id_6;
  logic id_7 = id_3 ? id_5 : id_6;
  wire  id_8;
  ;
endmodule
module module_1 (
    inout supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11,
    input wor id_12,
    input wor id_13,
    input wire id_14,
    output wor id_15
);
  specify
    (id_17 => id_18) = (id_18);
  endspecify
  module_0 modCall_1 (
      id_4,
      id_11,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
