DATA_BUFFER_THLD_CTRL,VAR_0
DATA_BUFFER_THLD_CTRL_RX_BUF,VAR_1
DEVICE_ADDR,VAR_2
DEVICE_CTRL,VAR_3
DEV_ADDR_DYNAMIC,FUNC_0
DEV_ADDR_DYNAMIC_ADDR_VALID,VAR_4
DEV_CTRL_HOT_JOIN_NACK,VAR_5
EINVAL,VAR_6
IBI_MR_REQ_REJECT,VAR_7
IBI_REQ_REJECT_ALL,VAR_8
IBI_SIR_REQ_REJECT,VAR_9
INTR_ALL,VAR_10
INTR_MASTER_MASK,VAR_11
INTR_SIGNAL_EN,VAR_12
INTR_STATUS,VAR_13
INTR_STATUS_EN,VAR_14
QUEUE_THLD_CTRL,VAR_15
QUEUE_THLD_CTRL_RESP_BUF_MASK,VAR_16
dw_i2c_clk_cfg,FUNC_1
dw_i3c_clk_cfg,FUNC_2
dw_i3c_master_enable,FUNC_3
i3c_master_get_bus,FUNC_4
i3c_master_get_free_addr,FUNC_5
i3c_master_set_info,FUNC_6
memset,FUNC_7
readl,FUNC_8
to_dw_i3c_master,FUNC_9
writel,FUNC_10
dw_i3c_master_bus_init,FUNC_11
m,VAR_17
master,VAR_18
bus,VAR_19
info,VAR_20
thld_ctrl,VAR_21
ret,VAR_22
