Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  6 10:21:09 2018
| Host         : MACCHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mse_mandelbrot_timing_summary_routed.rpt -rpx mse_mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.104        0.000                      0                 5394        0.147        0.000                      0                 5394        1.747        0.000                       0                   514  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            2.872        0.000                      0                 2408        0.263        0.000                      0                 2408        9.256        0.000                       0                   235  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                 1.104        0.000                      0                 2932        0.147        0.000                      0                 2932        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.691        0.000                      0                   54        0.767        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747      BUFGCTRL_X0Y1    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y140    HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y139    HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y136    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y135    HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y134    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y133    HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y148    HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y147    HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.902       2.653      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        2.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.883ns  (logic 0.419ns (2.638%)  route 15.464ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.202 - 19.512 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.681     1.681    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X115Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y136       FDCE (Prop_fdce_C_Q)         0.419     2.100 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        15.464    17.564    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y28         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.690    21.202    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.003    21.205    
                         clock uncertainty           -0.082    21.123    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.436    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.950ns  (logic 5.385ns (33.763%)  route 10.565ns (66.237%))
  Logic Levels:           10  (LUT4=4 LUT5=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.904     8.131    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_54[0]
    SLICE_X88Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.255    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X88Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     8.464 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.632     9.096    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X90Y145        LUT6 (Prop_lut6_I5_O)        0.297     9.393 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=13, routed)          3.061    12.454    HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X163Y137       LUT4 (Prop_lut4_I0_O)        0.150    12.604 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.850    13.454    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X161Y138       LUT5 (Prop_lut5_I4_O)        0.355    13.809 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.668    14.477    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I1_O)        0.353    14.830 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.801    15.631    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I1_O)        0.326    15.957 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.502    16.459    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X162Y136       LUT4 (Prop_lut4_I2_O)        0.124    16.583 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6__1/O
                         net (fo=13, routed)          0.610    17.194    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_2
    SLICE_X161Y136       LUT4 (Prop_lut4_I1_O)        0.150    17.344 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1__1/O
                         net (fo=1, routed)           0.470    17.813    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/VidOnxS_reg_8
    SLICE_X162Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X162Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism              0.003    21.224    
                         clock uncertainty           -0.082    21.142    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)       -0.253    20.889    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.889    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.868ns  (logic 5.353ns (33.735%)  route 10.515ns (66.265%))
  Logic Levels:           10  (LUT4=4 LUT5=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.904     8.131    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_54[0]
    SLICE_X88Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.255    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X88Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     8.464 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.632     9.096    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X90Y145        LUT6 (Prop_lut6_I5_O)        0.297     9.393 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=13, routed)          3.061    12.454    HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X163Y137       LUT4 (Prop_lut4_I0_O)        0.150    12.604 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.850    13.454    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X161Y138       LUT5 (Prop_lut5_I4_O)        0.355    13.809 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.668    14.477    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I1_O)        0.353    14.830 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.523    15.353    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.326    15.679 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.878    16.557    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X161Y138       LUT4 (Prop_lut4_I0_O)        0.124    16.681 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.448    17.129    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_1
    SLICE_X161Y136       LUT4 (Prop_lut4_I1_O)        0.118    17.247 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1/O
                         net (fo=1, routed)           0.484    17.732    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg_9
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism              0.003    21.224    
                         clock uncertainty           -0.082    21.142    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)       -0.249    20.893    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.541ns  (logic 0.419ns (2.696%)  route 15.122ns (97.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 21.203 - 19.512 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.681     1.681    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X115Y136       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y136       FDCE (Prop_fdce_C_Q)         0.419     2.100 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        15.122    17.222    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y29         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.691    21.203    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    21.206    
                         clock uncertainty           -0.082    21.124    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.437    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.437    
                         arrival time                         -17.222    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.920ns  (logic 5.587ns (35.093%)  route 10.333ns (64.907%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.904     8.131    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_54[0]
    SLICE_X88Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.255    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X88Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     8.464 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.632     9.096    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X90Y145        LUT6 (Prop_lut6_I5_O)        0.297     9.393 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=13, routed)          3.061    12.454    HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X163Y137       LUT4 (Prop_lut4_I0_O)        0.150    12.604 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.850    13.454    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X161Y138       LUT5 (Prop_lut5_I4_O)        0.355    13.809 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.668    14.477    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I1_O)        0.353    14.830 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.523    15.353    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.326    15.679 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.878    16.557    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X161Y138       LUT4 (Prop_lut4_I0_O)        0.150    16.707 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.751    17.458    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]_1
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.326    17.784 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[9]_i_1/O
                         net (fo=1, routed)           0.000    17.784    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO[9]_i_1_n_0
    SLICE_X157Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X157Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
                         clock pessimism              0.003    21.223    
                         clock uncertainty           -0.082    21.141    
    SLICE_X157Y137       FDRE (Setup_fdre_C_D)        0.029    21.170    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                         -17.784    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.872ns  (logic 5.587ns (35.200%)  route 10.285ns (64.800%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.904     8.131    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_54[0]
    SLICE_X88Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.255    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X88Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     8.464 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.632     9.096    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X90Y145        LUT6 (Prop_lut6_I5_O)        0.297     9.393 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=13, routed)          3.061    12.454    HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X163Y137       LUT4 (Prop_lut4_I0_O)        0.150    12.604 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.850    13.454    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X161Y138       LUT5 (Prop_lut5_I4_O)        0.355    13.809 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.668    14.477    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I1_O)        0.353    14.830 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.523    15.353    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.326    15.679 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.878    16.557    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X161Y138       LUT4 (Prop_lut4_I0_O)        0.150    16.707 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.703    17.410    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.326    17.736 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_1__0/O
                         net (fo=1, routed)           0.000    17.736    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[1]
    SLICE_X159Y138       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X159Y138       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
                         clock pessimism              0.003    21.224    
                         clock uncertainty           -0.082    21.142    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.029    21.171    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                         -17.736    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 4.905ns (30.994%)  route 10.921ns (69.006%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.878     1.878    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y45         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y45         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y46         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.850     8.090    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_14[0]
    SLICE_X42Y155        LUT6 (Prop_lut6_I1_O)        0.124     8.214 f  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.214    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X42Y155        MUXF7 (Prop_muxf7_I0_O)      0.209     8.423 f  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.869    10.292    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X89Y141        LUT6 (Prop_lut6_I5_O)        0.297    10.589 f  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=5, routed)           2.379    12.968    HdmixI/VgaxI/VgaControlerxI/doutb[5]
    SLICE_X157Y137       LUT4 (Prop_lut4_I0_O)        0.124    13.092 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4/O
                         net (fo=1, routed)           0.644    13.737    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_4_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I5_O)        0.124    13.861 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.756    14.617    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I2_O)        0.124    14.741 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_10/O
                         net (fo=13, routed)          0.825    15.566    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]
    SLICE_X160Y138       LUT4 (Prop_lut4_I3_O)        0.150    15.716 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_13/O
                         net (fo=3, routed)           0.876    16.593    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/VidOnxS_reg_3
    SLICE_X160Y135       LUT6 (Prop_lut6_I1_O)        0.332    16.925 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_7__0/O
                         net (fo=1, routed)           0.655    17.580    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[2]_2
    SLICE_X161Y135       LUT6 (Prop_lut6_I5_O)        0.124    17.704 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_1__1/O
                         net (fo=1, routed)           0.000    17.704    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]_0[3]
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.005    21.216    
                         clock uncertainty           -0.082    21.134    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)        0.031    21.165    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.726ns  (logic 5.587ns (35.527%)  route 10.139ns (64.473%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.904     8.131    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_54[0]
    SLICE_X88Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.255    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X88Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     8.464 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.632     9.096    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X90Y145        LUT6 (Prop_lut6_I5_O)        0.297     9.393 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=13, routed)          3.061    12.454    HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X163Y137       LUT4 (Prop_lut4_I0_O)        0.150    12.604 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.850    13.454    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X161Y138       LUT5 (Prop_lut5_I4_O)        0.355    13.809 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.668    14.477    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I1_O)        0.353    14.830 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.523    15.353    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.326    15.679 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.878    16.557    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X161Y138       LUT4 (Prop_lut4_I0_O)        0.150    16.707 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.556    17.264    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X157Y137       LUT6 (Prop_lut6_I3_O)        0.326    17.590 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.590    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/VidOnxS_reg_7[2]
    SLICE_X157Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X157Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
                         clock pessimism              0.003    21.223    
                         clock uncertainty           -0.082    21.141    
    SLICE_X157Y137       FDRE (Setup_fdre_C_D)        0.031    21.172    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]
  -------------------------------------------------------------------
                         required time                         21.172    
                         arrival time                         -17.590    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.743ns  (logic 5.587ns (35.489%)  route 10.156ns (64.511%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 21.223 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.904     8.131    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_54[0]
    SLICE_X88Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.255    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X88Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     8.464 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.632     9.096    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X90Y145        LUT6 (Prop_lut6_I5_O)        0.297     9.393 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=13, routed)          3.061    12.454    HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X163Y137       LUT4 (Prop_lut4_I0_O)        0.150    12.604 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.850    13.454    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X161Y138       LUT5 (Prop_lut5_I4_O)        0.355    13.809 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.668    14.477    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I1_O)        0.353    14.830 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.523    15.353    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.326    15.679 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.878    16.557    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X161Y138       LUT4 (Prop_lut4_I0_O)        0.150    16.707 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_7__1/O
                         net (fo=14, routed)          0.573    17.281    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_3
    SLICE_X162Y138       LUT6 (Prop_lut6_I3_O)        0.326    17.607 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1__0/O
                         net (fo=1, routed)           0.000    17.607    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[0]
    SLICE_X162Y138       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.710    21.223    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X162Y138       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
                         clock pessimism              0.003    21.226    
                         clock uncertainty           -0.082    21.144    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.077    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         21.221    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.729ns  (logic 5.359ns (34.072%)  route 10.370ns (65.928%))
  Logic Levels:           10  (LUT4=4 LUT5=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.904     8.131    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_54[0]
    SLICE_X88Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.255 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.255    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X88Y150        MUXF7 (Prop_muxf7_I0_O)      0.209     8.464 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.632     9.096    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X90Y145        LUT6 (Prop_lut6_I5_O)        0.297     9.393 r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=13, routed)          3.061    12.454    HdmixI/VgaxI/VgaControlerxI/doutb[0]
    SLICE_X163Y137       LUT4 (Prop_lut4_I0_O)        0.150    12.604 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.850    13.454    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X161Y138       LUT5 (Prop_lut5_I4_O)        0.355    13.809 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.668    14.477    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I1_O)        0.353    14.830 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.523    15.353    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.326    15.679 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.878    16.557    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X161Y138       LUT4 (Prop_lut4_I0_O)        0.124    16.681 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.787    17.469    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_1
    SLICE_X162Y134       LUT4 (Prop_lut4_I1_O)        0.124    17.593 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_1/O
                         net (fo=1, routed)           0.000    17.593    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]_4
    SLICE_X162Y134       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X162Y134       FDSE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]/C
                         clock pessimism              0.003    21.223    
                         clock uncertainty           -0.082    21.141    
    SLICE_X162Y134       FDSE (Setup_fdse_C_D)        0.077    21.218    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[6]
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  3.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.589     0.589    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X115Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y137       FDCE (Prop_fdce_C_Q)         0.141     0.730 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.168     0.898    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X115Y137       LUT6 (Prop_lut6_I5_O)        0.045     0.943 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.943    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X115Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.859     0.859    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X115Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.270     0.589    
    SLICE_X115Y137       FDCE (Hold_fdce_C_D)         0.091     0.680    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D3
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]/Q
                         net (fo=1, routed)           0.180     0.964    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/D3
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxC
    OLOGIC_X1Y136        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.591     0.591    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X118Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDCE (Prop_fdce_C_Q)         0.141     0.732 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=11, routed)          0.185     0.916    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]
    SLICE_X118Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.961 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.961    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1_n_0
    SLICE_X118Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.862     0.862    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X118Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X118Y138       FDCE (Hold_fdce_C_D)         0.091     0.682    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.309%)  route 0.198ns (48.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.645     0.645    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X162Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164     0.809 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/Q
                         net (fo=8, routed)           0.198     1.007    HdmixI/VgaxI/VgaControlerxI/Q[0]
    SLICE_X162Y137       LUT5 (Prop_lut5_I3_O)        0.045     1.052 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1/O
                         net (fo=1, routed)           0.000     1.052    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]_0[0]
    SLICE_X162Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.917     0.917    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X162Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.120     0.765    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.183ns (45.397%)  route 0.220ns (54.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.590     0.590    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X118Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y137       FDCE (Prop_fdce_C_Q)         0.141     0.731 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=44, routed)          0.220     0.951    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]
    SLICE_X118Y137       LUT3 (Prop_lut3_I2_O)        0.042     0.993 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1/O
                         net (fo=1, routed)           0.000     0.993    HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1_n_0
    SLICE_X118Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.860     0.860    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X118Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                         clock pessimism             -0.270     0.590    
    SLICE_X118Y137       FDCE (Hold_fdce_C_D)         0.105     0.695    HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/Q
                         net (fo=11, routed)          0.204     0.988    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[3]_3[1]
    SLICE_X161Y135       LUT6 (Prop_lut6_I5_O)        0.045     1.033 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.033    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]_0[1]
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.916     0.916    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X161Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.091     0.735    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/D2
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.711%)  route 0.223ns (61.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X163Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/Q
                         net (fo=1, routed)           0.223     1.008    HdmixI/VgaToHdmixI/SerializerChannel2xI/TmdsDataxDI[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/D2
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel2xI/ClkVgaxC
    OLOGIC_X1Y134        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/D4
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.711%)  route 0.223ns (61.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X163Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[3]/Q
                         net (fo=1, routed)           0.223     1.008    HdmixI/VgaToHdmixI/SerializerChannel2xI/TmdsDataxDI[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/D4
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel2xI/ClkVgaxC
    OLOGIC_X1Y134        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/D4
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[9]/Q
                         net (fo=1, routed)           0.227     1.012    HdmixI/VgaToHdmixI/SerializerChannel1xI/TmdsDataxDI[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/D4
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel1xI/ClkVgaxC
    OLOGIC_X1Y135        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/D4
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X163Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[9]/Q
                         net (fo=1, routed)           0.227     1.012    HdmixI/VgaToHdmixI/SerializerChannel2xI/TmdsDataxDI[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/D4
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel2xI/ClkVgaxC
    OLOGIC_X1Y133        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X6Y36     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X1Y21     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X4Y29     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X5Y33     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X6Y28     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X0Y31     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X1Y32     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X3Y23     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X6Y37     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         19.512      16.620     RAMB36_X1Y22     ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X88Y154    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X84Y144    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X62Y141    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_343_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X90Y174    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X90Y174    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X88Y154    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X89Y141    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X82Y142    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X88Y141    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X92Y158    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_358_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X96Y141    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_253_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X90Y135    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_373_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 0.518ns (6.171%)  route 7.876ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 15.247 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.649     5.334    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X48Y168        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y168        FDRE (Prop_fdre_C_Q)         0.518     5.852 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/Q
                         net (fo=129, routed)         7.876    13.727    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y18         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.747    15.247    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.432    
                         clock uncertainty           -0.035    15.397    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.831    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 0.518ns (6.430%)  route 7.538ns (93.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.649     5.334    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X48Y168        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y168        FDRE (Prop_fdre_C_Q)         0.518     5.852 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/Q
                         net (fo=129, routed)         7.538    13.389    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y19         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.748    15.248    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.433    
                         clock uncertainty           -0.035    15.398    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.832    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 0.518ns (6.567%)  route 7.370ns (93.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.656     5.341    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.518     5.859 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/Q
                         net (fo=133, routed)         7.370    13.229    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y25         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.664    15.163    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y25         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.348    
                         clock uncertainty           -0.035    15.313    
    RAMB36_X7Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.747    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.518ns (6.712%)  route 7.200ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 15.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.649     5.334    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X48Y168        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y168        FDRE (Prop_fdre_C_Q)         0.518     5.852 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/Q
                         net (fo=129, routed)         7.200    13.051    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y20         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.583    15.082    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.267    
                         clock uncertainty           -0.035    15.232    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.666    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 0.456ns (5.904%)  route 7.268ns (94.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.648     5.333    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y168        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.456     5.789 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[3]/Q
                         net (fo=132, routed)         7.268    13.056    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X6Y21         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.598    15.097    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y21         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.282    
                         clock uncertainty           -0.035    15.247    
    RAMB36_X6Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.681    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 0.518ns (6.591%)  route 7.341ns (93.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.649     5.334    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X48Y168        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y168        FDRE (Prop_fdre_C_Q)         0.518     5.852 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/Q
                         net (fo=129, routed)         7.341    13.192    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X4Y18         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.739    15.239    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.424    
                         clock uncertainty           -0.035    15.389    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.823    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.518ns (6.656%)  route 7.264ns (93.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 15.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.649     5.334    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X48Y168        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y168        FDRE (Prop_fdre_C_Q)         0.518     5.852 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[4]/Q
                         net (fo=129, routed)         7.264    13.116    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X7Y29         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.677    15.176    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y29         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.361    
                         clock uncertainty           -0.035    15.326    
    RAMB36_X7Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.760    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.116    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 0.456ns (5.961%)  route 7.193ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.648     5.333    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y168        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.456     5.789 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[3]/Q
                         net (fo=132, routed)         7.193    12.982    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X6Y24         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.584    15.083    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y24         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.268    
                         clock uncertainty           -0.035    15.233    
    RAMB36_X6Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.667    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 0.456ns (5.977%)  route 7.173ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.648     5.333    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y168        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y168        FDRE (Prop_fdre_C_Q)         0.456     5.789 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/y_screen_o_reg[2]/Q
                         net (fo=133, routed)         7.173    12.961    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X6Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.596    15.095    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.280    
                         clock uncertainty           -0.035    15.245    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.679    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 0.518ns (6.737%)  route 7.171ns (93.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.656     5.341    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.518     5.859 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/Q
                         net (fo=133, routed)         7.171    13.030    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X7Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.673    15.172    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y27         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.357    
                         clock uncertainty           -0.035    15.322    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.756    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                  1.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.212%)  route 0.244ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.581     1.526    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[3]/Q
                         net (fo=133, routed)         0.244     1.934    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y32         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.892     2.085    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y32         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.603    
    RAMB36_X2Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.786    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.186%)  route 0.244ns (59.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.581     1.526    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[1]/Q
                         net (fo=133, routed)         0.244     1.934    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y32         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.892     2.085    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y32         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.603    
    RAMB36_X2Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.786    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.577     1.522    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X59Y163        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y163        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[3]/Q
                         net (fo=1, routed)           0.062     1.712    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s[3]
    SLICE_X58Y163        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.846     2.040    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X58Y163        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X58Y163        FDCE (Hold_fdce_C_D)         0.019     1.554    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.154%)  route 0.255ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.581     1.526    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[2]/Q
                         net (fo=133, routed)         0.255     1.945    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y32         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.892     2.085    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y32         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.603    
    RAMB36_X2Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.786    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.969%)  route 0.268ns (62.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.581     1.526    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y162        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[0]/Q
                         net (fo=133, routed)         0.268     1.958    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y32         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.892     2.085    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y32         RAMB36E1                                     r  ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.603    
    RAMB36_X2Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.786    ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.577     1.522    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X58Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y164        FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/Q
                         net (fo=1, routed)           0.118     1.781    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s[4]
    SLICE_X59Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.846     2.040    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X59Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X59Y164        FDCE (Hold_fdce_C_D)         0.070     1.605    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.577     1.522    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X58Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y164        FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[5]/Q
                         net (fo=1, routed)           0.119     1.782    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s[5]
    SLICE_X59Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.846     2.040    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X59Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X59Y164        FDCE (Hold_fdce_C_D)         0.071     1.606    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ComplexValueGeneratorxB.ComplexValueGeneratorxI/posx_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.821%)  route 0.126ns (47.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.581     1.526    ComplexValueGeneratorxB.ComplexValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X43Y162        FDCE                                         r  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posx_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y162        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posx_i_reg[5]/Q
                         net (fo=3, routed)           0.126     1.793    mandelbrot_calculatorxB.mandelbrot_calculatorxI/D[5]
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.850     2.044    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[5]/C
                         clock pessimism             -0.482     1.562    
    SLICE_X44Y162        FDRE (Hold_fdre_C_D)         0.053     1.615    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.577     1.522    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X59Y163        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y163        FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[2]/Q
                         net (fo=1, routed)           0.110     1.773    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s[2]
    SLICE_X59Y163        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.846     2.040    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X59Y163        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X59Y163        FDCE (Hold_fdce_C_D)         0.072     1.594    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ComplexValueGeneratorxB.ComplexValueGeneratorxI/posx_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.390%)  route 0.150ns (51.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.581     1.526    ComplexValueGeneratorxB.ComplexValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X43Y162        FDCE                                         r  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posx_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y162        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posx_i_reg[1]/Q
                         net (fo=7, routed)           0.150     1.817    mandelbrot_calculatorxB.mandelbrot_calculatorxI/D[1]
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.850     2.044    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X44Y162        FDRE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[1]/C
                         clock pessimism             -0.482     1.562    
    SLICE_X44Y162        FDRE (Hold_fdre_C_D)         0.076     1.638    mandelbrot_calculatorxB.mandelbrot_calculatorxI/x_screen_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y36   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y29   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y33   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y28   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y31   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y32   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y23   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y37   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22   ram_dual_portxB.ram_dual_portxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y167  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posy_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y167  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posy_i_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y167  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posy_i_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y167  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posy_i_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y165  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y161  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posx_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y161  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posx_i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y167  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posy_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y167  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posy_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y167  ComplexValueGeneratorxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y162  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y164  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y164  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X48Y165  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X48Y165  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X48Y165  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[14]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X48Y165  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y162  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y162  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y162  ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.580ns (19.897%)  route 2.335ns (80.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.484     8.252    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X60Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X60Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[5]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X60Y164        FDCE (Recov_fdce_C_CLR)     -0.319    14.942    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.580ns (20.889%)  route 2.197ns (79.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.346     8.113    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X60Y163        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X60Y163        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[0]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X60Y163        FDCE (Recov_fdce_C_CLR)     -0.319    14.942    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.580ns (20.889%)  route 2.197ns (79.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.346     8.113    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X60Y163        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X60Y163        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[1]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X60Y163        FDCE (Recov_fdce_C_CLR)     -0.319    14.942    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.580ns (22.050%)  route 2.050ns (77.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.200     7.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X58Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X58Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[6]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X58Y164        FDCE (Recov_fdce_C_CLR)     -0.405    14.856    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[6]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.580ns (22.050%)  route 2.050ns (77.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.200     7.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X58Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X58Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X58Y164        FDCE (Recov_fdce_C_CLR)     -0.405    14.856    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[4]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.580ns (22.050%)  route 2.050ns (77.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.200     7.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X58Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X58Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[5]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X58Y164        FDCE (Recov_fdce_C_CLR)     -0.405    14.856    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.580ns (22.050%)  route 2.050ns (77.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.200     7.967    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X58Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X58Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[6]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X58Y164        FDCE (Recov_fdce_C_CLR)     -0.405    14.856    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations3_s_reg[6]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.580ns (22.087%)  route 2.046ns (77.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.196     7.963    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X59Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X59Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X59Y164        FDCE (Recov_fdce_C_CLR)     -0.405    14.856    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.580ns (22.087%)  route 2.046ns (77.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.196     7.963    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X59Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X59Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X59Y164        FDCE (Recov_fdce_C_CLR)     -0.405    14.856    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.580ns (22.087%)  route 2.046ns (77.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.652     5.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.456     5.793 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.850     6.643    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.124     6.767 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          1.196     7.963    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X59Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X59Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[4]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X59Y164        FDCE (Recov_fdce_C_CLR)     -0.405    14.856    mandelbrot_calculatorxB.mandelbrot_calculatorxI/new_iterations2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  6.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.351%)  route 0.548ns (74.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.220     2.258    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X46Y165        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.847     2.041    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X46Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[11]/C
                         clock pessimism             -0.482     1.559    
    SLICE_X46Y165        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.351%)  route 0.548ns (74.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.220     2.258    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X46Y165        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.847     2.041    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X46Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[12]/C
                         clock pessimism             -0.482     1.559    
    SLICE_X46Y165        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.351%)  route 0.548ns (74.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.220     2.258    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X46Y165        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.847     2.041    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X46Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[13]/C
                         clock pessimism             -0.482     1.559    
    SLICE_X46Y165        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.351%)  route 0.548ns (74.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.220     2.258    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X46Y165        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.847     2.041    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X46Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[14]/C
                         clock pessimism             -0.482     1.559    
    SLICE_X46Y165        FDCE (Remov_fdce_C_CLR)     -0.067     1.492    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.907%)  route 0.532ns (74.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.204     2.243    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X45Y165        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.848     2.042    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X45Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[11]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.468    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.907%)  route 0.532ns (74.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.204     2.243    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X45Y165        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.848     2.042    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X45Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[12]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.468    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.907%)  route 0.532ns (74.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.204     2.243    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X45Y165        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.848     2.042    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X45Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[13]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.468    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.907%)  route 0.532ns (74.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.204     2.243    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X45Y165        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.848     2.042    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X45Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[14]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.468    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.480%)  route 0.574ns (75.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.246     2.285    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X46Y166        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.846     2.040    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X46Y166        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[15]/C
                         clock pessimism             -0.482     1.558    
    SLICE_X46Y166        FDCE (Remov_fdce_C_CLR)     -0.067     1.491    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.776%)  route 0.596ns (76.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.580     1.525    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X50Y165        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent_reg/Q
                         net (fo=5, routed)           0.327     1.993    mandelbrot_calculatorxB.mandelbrot_calculatorxI/EtatPresent
    SLICE_X50Y165        LUT2 (Prop_lut2_I1_O)        0.045     2.038 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_imaginary_s[15]_i_1/O
                         net (fo=54, routed)          0.269     2.307    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0
    SLICE_X45Y164        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.849     2.043    mandelbrot_calculatorxB.mandelbrot_calculatorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X45Y164        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[10]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X45Y164        FDCE (Remov_fdce_C_CLR)     -0.092     1.469    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.838    





