TimeQuest Timing Analyzer report for Processador
Tue Apr 10 17:19:54 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk27'
 12. Slow Model Setup: 'CLK_Div:clk_pm|ax'
 13. Slow Model Hold: 'clk27'
 14. Slow Model Hold: 'CLK_Div:clk_pm|ax'
 15. Slow Model Minimum Pulse Width: 'clk27'
 16. Slow Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk27'
 27. Fast Model Setup: 'CLK_Div:clk_pm|ax'
 28. Fast Model Hold: 'clk27'
 29. Fast Model Hold: 'CLK_Div:clk_pm|ax'
 30. Fast Model Minimum Pulse Width: 'clk27'
 31. Fast Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; Clock Name        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; clk27             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk27 }             ;
; CLK_Div:clk_pm|ax ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_Div:clk_pm|ax } ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+


+--------------------------------------------------------+
; Slow Model Fmax Summary                                ;
+-----------+-----------------+-------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name        ; Note ;
+-----------+-----------------+-------------------+------+
; 60.03 MHz ; 60.03 MHz       ; CLK_Div:clk_pm|ax ;      ;
; 63.74 MHz ; 63.74 MHz       ; clk27             ;      ;
+-----------+-----------------+-------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------+
; Slow Model Setup Summary                    ;
+-------------------+---------+---------------+
; Clock             ; Slack   ; End Point TNS ;
+-------------------+---------+---------------+
; clk27             ; -16.231 ; -293.686      ;
; CLK_Div:clk_pm|ax ; -15.657 ; -758.813      ;
+-------------------+---------+---------------+


+--------------------------------------------+
; Slow Model Hold Summary                    ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -3.852 ; -3.852        ;
; CLK_Div:clk_pm|ax ; 0.391  ; 0.000         ;
+-------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------+
; Slow Model Minimum Pulse Width Summary     ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -2.000 ; -219.380      ;
; CLK_Div:clk_pm|ax ; -0.500 ; -77.000       ;
+-------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk27'                                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                   ; To Node                                                                                                   ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; -16.231 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.821     ;
; -16.227 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.817     ;
; -16.221 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.811     ;
; -16.220 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.810     ;
; -16.216 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.806     ;
; -16.210 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.800     ;
; -16.209 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.799     ;
; -16.198 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.788     ;
; -16.194 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.784     ;
; -16.188 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.778     ;
; -16.183 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.773     ;
; -16.177 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.767     ;
; -16.176 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.766     ;
; -16.165 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.755     ;
; -16.085 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.675     ;
; -16.081 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.671     ;
; -16.075 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.665     ;
; -16.063 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.653     ;
; -16.048 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.638     ;
; -16.042 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.632     ;
; -16.030 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.620     ;
; -15.955 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.545     ;
; -15.951 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.541     ;
; -15.945 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.535     ;
; -15.933 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.523     ;
; -15.920 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.510     ;
; -15.918 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.508     ;
; -15.912 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.502     ;
; -15.912 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.502     ;
; -15.909 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.499     ;
; -15.908 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.498     ;
; -15.902 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.492     ;
; -15.900 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.490     ;
; -15.890 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.480     ;
; -15.875 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.465     ;
; -15.869 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.459     ;
; -15.857 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.447     ;
; -15.774 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.364     ;
; -15.644 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.234     ;
; -15.601 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.191     ;
; -15.542 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.132     ;
; -15.538 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.128     ;
; -15.532 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.122     ;
; -15.520 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.110     ;
; -15.505 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.095     ;
; -15.499 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.089     ;
; -15.487 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 16.077     ;
; -15.481 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 16.070     ;
; -15.477 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 16.066     ;
; -15.471 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 16.060     ;
; -15.459 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 16.048     ;
; -15.444 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 16.033     ;
; -15.438 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 16.027     ;
; -15.426 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 16.015     ;
; -15.399 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.988     ;
; -15.395 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.984     ;
; -15.389 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.978     ;
; -15.377 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.966     ;
; -15.362 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.951     ;
; -15.356 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.945     ;
; -15.344 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.933     ;
; -15.231 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.811     ;
; -15.231 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.375     ; 15.821     ;
; -15.227 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.807     ;
; -15.221 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.801     ;
; -15.209 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.789     ;
; -15.194 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.774     ;
; -15.188 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.768     ;
; -15.176 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.756     ;
; -15.170 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.759     ;
; -15.088 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.376     ; 15.677     ;
; -14.973 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD7|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.383     ; 15.555     ;
; -14.969 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD7|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.383     ; 15.551     ;
; -14.963 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD7|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.383     ; 15.545     ;
; -14.951 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD7|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.383     ; 15.533     ;
; -14.936 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD7|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.383     ; 15.518     ;
; -14.930 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD7|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.383     ; 15.512     ;
; -14.920 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.500     ;
; -14.918 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD7|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.383     ; 15.500     ;
; -14.820 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.400     ;
; -14.816 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.396     ;
; -14.810 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.390     ;
; -14.798 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.378     ;
; -14.796 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.388     ;
; -14.792 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.384     ;
; -14.786 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.378     ;
; -14.783 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.363     ;
; -14.777 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.357     ;
; -14.774 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.366     ;
; -14.765 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.385     ; 15.345     ;
; -14.759 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.351     ;
; -14.753 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.345     ;
; -14.741 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.333     ;
; -14.734 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.326     ;
; -14.730 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.322     ;
; -14.724 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.316     ;
; -14.712 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.304     ;
; -14.697 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.289     ;
; -14.697 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.289     ;
; -14.693 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.373     ; 15.285     ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                 ;
+---------+-----------------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                   ; To Node                                                      ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -15.657 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.677     ;
; -15.657 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.677     ;
; -15.657 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.677     ;
; -15.646 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.666     ;
; -15.646 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.666     ;
; -15.646 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.666     ;
; -15.511 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.531     ;
; -15.511 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.531     ;
; -15.511 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.531     ;
; -15.462 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.481     ;
; -15.462 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.481     ;
; -15.462 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.481     ;
; -15.462 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.481     ;
; -15.462 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.481     ;
; -15.451 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.470     ;
; -15.451 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.470     ;
; -15.451 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.470     ;
; -15.451 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.470     ;
; -15.451 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.470     ;
; -15.381 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.401     ;
; -15.381 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.401     ;
; -15.381 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.401     ;
; -15.338 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.358     ;
; -15.338 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.358     ;
; -15.338 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 16.358     ;
; -15.316 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.335     ;
; -15.316 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.335     ;
; -15.316 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.335     ;
; -15.316 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.335     ;
; -15.316 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.335     ;
; -15.186 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.205     ;
; -15.186 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.205     ;
; -15.186 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.205     ;
; -15.186 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.205     ;
; -15.186 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.205     ;
; -15.143 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.162     ;
; -15.143 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.162     ;
; -15.143 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.162     ;
; -15.143 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.162     ;
; -15.143 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 16.162     ;
; -14.968 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.988     ;
; -14.968 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.988     ;
; -14.968 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.988     ;
; -14.907 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.926     ;
; -14.907 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.926     ;
; -14.907 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.926     ;
; -14.904 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.924     ;
; -14.904 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.924     ;
; -14.904 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.924     ;
; -14.904 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.924     ;
; -14.904 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.924     ;
; -14.904 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.924     ;
; -14.904 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.924     ;
; -14.904 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.924     ;
; -14.893 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.913     ;
; -14.893 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.913     ;
; -14.893 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.913     ;
; -14.893 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.913     ;
; -14.893 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.913     ;
; -14.893 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.913     ;
; -14.893 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.913     ;
; -14.893 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.913     ;
; -14.825 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.844     ;
; -14.825 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.844     ;
; -14.825 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.844     ;
; -14.773 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.792     ;
; -14.773 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.792     ;
; -14.773 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.792     ;
; -14.773 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.792     ;
; -14.773 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.017     ; 15.792     ;
; -14.758 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.778     ;
; -14.758 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.778     ;
; -14.758 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.778     ;
; -14.758 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.778     ;
; -14.758 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.778     ;
; -14.758 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.778     ;
; -14.758 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.778     ;
; -14.758 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.778     ;
; -14.712 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.730     ;
; -14.712 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.730     ;
; -14.712 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.730     ;
; -14.712 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.730     ;
; -14.712 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.730     ;
; -14.657 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 15.667     ;
; -14.657 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 15.667     ;
; -14.657 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 15.667     ;
; -14.630 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.648     ;
; -14.630 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.648     ;
; -14.630 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.648     ;
; -14.630 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.648     ;
; -14.630 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD6|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.018     ; 15.648     ;
; -14.628 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.648     ;
; -14.628 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.648     ;
; -14.628 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.648     ;
; -14.628 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.648     ;
; -14.628 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.648     ;
; -14.628 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.648     ;
; -14.628 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.648     ;
; -14.628 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.648     ;
; -14.585 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.016     ; 15.605     ;
+---------+-----------------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk27'                                                                                                            ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+
; -3.852 ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax ; clk27       ; 0.000        ; 3.993      ; 0.657      ;
; -3.352 ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax ; clk27       ; -0.500       ; 3.993      ; 0.657      ;
; 0.391  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[20] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.692  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.958      ;
; 0.694  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.960      ;
; 0.795  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.061      ;
; 0.801  ; CLK_Div:clk_pm|cnt[19] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.067      ;
; 0.806  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[1]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.076      ;
; 0.837  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.105      ;
; 0.870  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.136      ;
; 0.871  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[18] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.137      ;
; 1.164  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 1.433      ;
; 1.164  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 1.433      ;
; 1.165  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 1.434      ;
; 1.187  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.453      ;
; 1.191  ; CLK_Div:clk_pm|cnt[18] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.457      ;
; 1.191  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[1]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.457      ;
; 1.192  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.458      ;
; 1.192  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.458      ;
; 1.223  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.491      ;
; 1.231  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.497      ;
; 1.258  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.524      ;
; 1.260  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.526      ;
; 1.263  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.529      ;
; 1.263  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.529      ;
; 1.285  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.551      ;
; 1.288  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.551      ;
; 1.297  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.005      ; 1.568      ;
; 1.298  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.564      ;
; 1.304  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 1.573      ;
; 1.305  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 1.574      ;
; 1.320  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.586      ;
; 1.331  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.597      ;
; 1.334  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.600      ;
; 1.334  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.600      ;
; 1.339  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.605      ;
; 1.341  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.607      ;
; 1.342  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.608      ;
; 1.347  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.613      ;
; 1.350  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.616      ;
; 1.352  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.618      ;
; 1.356  ; CLK_Div:clk_pm|cnt[18] ; CLK_Div:clk_pm|cnt[18] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.622      ;
; 1.356  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.622      ;
; 1.366  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.632      ;
; 1.380  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.643      ;
; 1.391  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.657      ;
; 1.405  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.671      ;
; 1.405  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.671      ;
; 1.409  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.672      ;
; 1.421  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.687      ;
; 1.437  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.703      ;
; 1.440  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.706      ;
; 1.455  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.721      ;
; 1.476  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.742      ;
; 1.476  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.742      ;
; 1.481  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.747      ;
; 1.483  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.746      ;
; 1.488  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.754      ;
; 1.501  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.764      ;
; 1.507  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.773      ;
; 1.511  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.777      ;
; 1.518  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.784      ;
; 1.520  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.786      ;
; 1.524  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.790      ;
; 1.533  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.799      ;
; 1.547  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.813      ;
; 1.547  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.813      ;
; 1.561  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.827      ;
; 1.568  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.834      ;
; 1.569  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[20] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.835      ;
; 1.569  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.835      ;
; 1.569  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.835      ;
; 1.570  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[18] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.836      ;
; 1.572  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.835      ;
; 1.574  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 1.843      ;
; 1.589  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.852      ;
; 1.593  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.856      ;
; 1.604  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.870      ;
; 1.622  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.885      ;
; 1.630  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.893      ;
; 1.640  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.906      ;
; 1.649  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.915      ;
; 1.664  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.927      ;
; 1.667  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.933      ;
; 1.671  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.005      ; 1.942      ;
; 1.693  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.959      ;
; 1.693  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.956      ;
; 1.696  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.959      ;
; 1.696  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 1.959      ;
; 1.696  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.002      ; 1.964      ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.391 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.795      ;
; 0.678 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.944      ;
; 0.793 ; controller:controller_pm|mde:mde_pm|y_present.e7                            ; controller:controller_pm|mde:mde_pm|y_present.e8                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.059      ;
; 0.833 ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; controller:controller_pm|mde:mde_pm|y_present.e6                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.099      ;
; 0.836 ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.102      ;
; 0.973 ; controller:controller_pm|mde:mde_pm|y_present.e8                            ; controller:controller_pm|mde:mde_pm|y_present.e1                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.238      ;
; 1.072 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.338      ;
; 1.186 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.452      ;
; 1.201 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|mde:mde_pm|y_present.e1                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 1.459      ;
; 1.214 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.480      ;
; 1.220 ; controller:controller_pm|mde:mde_pm|y_present.e6                            ; controller:controller_pm|mde:mde_pm|y_present.e7                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.007     ; 1.479      ;
; 1.236 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.502      ;
; 1.265 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.531      ;
; 1.280 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 1.547      ;
; 1.348 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.614      ;
; 1.378 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.006      ; 1.650      ;
; 1.381 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.647      ;
; 1.390 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 1.657      ;
; 1.492 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.758      ;
; 1.496 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.762      ;
; 1.521 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 1.788      ;
; 1.533 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.799      ;
; 1.543 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.809      ;
; 1.543 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 1.810      ;
; 1.559 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.833      ;
; 1.559 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.833      ;
; 1.559 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.833      ;
; 1.559 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.833      ;
; 1.559 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.833      ;
; 1.559 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.833      ;
; 1.559 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.833      ;
; 1.559 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.833      ;
; 1.567 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.833      ;
; 1.569 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.835      ;
; 1.575 ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.014     ; 1.827      ;
; 1.644 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 1.902      ;
; 1.654 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.010      ; 1.930      ;
; 1.681 ; controller:controller_pm|mde:mde_pm|y_present.e2                            ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.006      ; 1.953      ;
; 1.697 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e6                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 1.955      ;
; 1.729 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 1.975      ;
; 1.730 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 1.976      ;
; 1.730 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 1.976      ;
; 1.731 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 1.977      ;
; 1.736 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.006      ; 2.008      ;
; 1.757 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.010      ; 2.033      ;
; 1.775 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 2.033      ;
; 1.799 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.065      ;
; 1.804 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.010      ; 2.080      ;
; 1.819 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 2.077      ;
; 1.822 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.096      ;
; 1.822 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.096      ;
; 1.822 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.096      ;
; 1.822 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.096      ;
; 1.822 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.096      ;
; 1.822 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.096      ;
; 1.822 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.096      ;
; 1.822 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.096      ;
; 1.828 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                   ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.022     ; 2.072      ;
; 1.834 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.108      ;
; 1.834 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.108      ;
; 1.834 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.108      ;
; 1.834 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.108      ;
; 1.834 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.108      ;
; 1.834 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.108      ;
; 1.834 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.108      ;
; 1.834 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 2.108      ;
; 1.902 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 2.148      ;
; 1.903 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 2.149      ;
; 1.903 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 2.149      ;
; 1.904 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 2.150      ;
; 1.914 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.180      ;
; 1.925 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.191      ;
; 1.939 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                   ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.022     ; 2.183      ;
; 1.939 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.006      ; 2.211      ;
; 1.963 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.006      ; 2.235      ;
; 1.989 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e8                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.015     ; 2.240      ;
; 1.989 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e7                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.015     ; 2.240      ;
; 1.990 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 2.248      ;
; 1.991 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 2.249      ;
; 1.998 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.264      ;
; 2.000 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.006      ; 2.272      ;
; 2.001 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.010      ; 2.277      ;
; 2.001 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.267      ;
; 2.010 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.005     ; 2.271      ;
; 2.029 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.295      ;
; 2.032 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.005     ; 2.293      ;
; 2.033 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                   ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.021     ; 2.278      ;
; 2.039 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.010      ; 2.315      ;
; 2.039 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.305      ;
; 2.043 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.010      ; 2.319      ;
; 2.062 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.006      ; 2.334      ;
; 2.085 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 2.343      ;
; 2.097 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e8                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.015     ; 2.348      ;
; 2.097 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 2.355      ;
; 2.102 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.368      ;
; 2.104 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                   ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.022     ; 2.348      ;
; 2.120 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e6                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 2.378      ;
; 2.129 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 2.387      ;
; 2.155 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 2.420      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk27'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|ax                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e0                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e0                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e1                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e1                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e2                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e2                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e3                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e3                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e4                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e4                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e5                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e5                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e6                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e6                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e7                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e7                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e8                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e8                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD4|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD4|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD5|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD5|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; sw_ram[*]  ; clk27      ; 0.638  ; 0.638  ; Rise       ; clk27           ;
;  sw_ram[0] ; clk27      ; 0.414  ; 0.414  ; Rise       ; clk27           ;
;  sw_ram[1] ; clk27      ; 0.339  ; 0.339  ; Rise       ; clk27           ;
;  sw_ram[2] ; clk27      ; 0.638  ; 0.638  ; Rise       ; clk27           ;
;  sw_ram[3] ; clk27      ; 0.375  ; 0.375  ; Rise       ; clk27           ;
;  sw_ram[4] ; clk27      ; 0.598  ; 0.598  ; Rise       ; clk27           ;
;  sw_ram[5] ; clk27      ; 0.554  ; 0.554  ; Rise       ; clk27           ;
;  sw_ram[6] ; clk27      ; 0.341  ; 0.341  ; Rise       ; clk27           ;
;  sw_ram[7] ; clk27      ; -0.221 ; -0.221 ; Rise       ; clk27           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; sw_ram[*]  ; clk27      ; 0.490  ; 0.490  ; Rise       ; clk27           ;
;  sw_ram[0] ; clk27      ; -0.145 ; -0.145 ; Rise       ; clk27           ;
;  sw_ram[1] ; clk27      ; -0.070 ; -0.070 ; Rise       ; clk27           ;
;  sw_ram[2] ; clk27      ; -0.369 ; -0.369 ; Rise       ; clk27           ;
;  sw_ram[3] ; clk27      ; -0.106 ; -0.106 ; Rise       ; clk27           ;
;  sw_ram[4] ; clk27      ; -0.329 ; -0.329 ; Rise       ; clk27           ;
;  sw_ram[5] ; clk27      ; -0.285 ; -0.285 ; Rise       ; clk27           ;
;  sw_ram[6] ; clk27      ; -0.072 ; -0.072 ; Rise       ; clk27           ;
;  sw_ram[7] ; clk27      ; 0.490  ; 0.490  ; Rise       ; clk27           ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D1[*]     ; clk27      ; 16.542 ; 16.542 ; Rise       ; clk27           ;
;  D1[0]    ; clk27      ; 15.956 ; 15.956 ; Rise       ; clk27           ;
;  D1[1]    ; clk27      ; 15.544 ; 15.544 ; Rise       ; clk27           ;
;  D1[2]    ; clk27      ; 15.918 ; 15.918 ; Rise       ; clk27           ;
;  D1[3]    ; clk27      ; 16.459 ; 16.459 ; Rise       ; clk27           ;
;  D1[4]    ; clk27      ; 14.827 ; 14.827 ; Rise       ; clk27           ;
;  D1[5]    ; clk27      ; 16.542 ; 16.542 ; Rise       ; clk27           ;
;  D1[6]    ; clk27      ; 15.352 ; 15.352 ; Rise       ; clk27           ;
; D2[*]     ; clk27      ; 18.385 ; 18.385 ; Rise       ; clk27           ;
;  D2[0]    ; clk27      ; 17.750 ; 17.750 ; Rise       ; clk27           ;
;  D2[1]    ; clk27      ; 15.378 ; 15.378 ; Rise       ; clk27           ;
;  D2[2]    ; clk27      ; 16.648 ; 16.648 ; Rise       ; clk27           ;
;  D2[3]    ; clk27      ; 18.385 ; 18.385 ; Rise       ; clk27           ;
;  D2[4]    ; clk27      ; 16.231 ; 16.231 ; Rise       ; clk27           ;
;  D2[5]    ; clk27      ; 18.061 ; 18.061 ; Rise       ; clk27           ;
;  D2[6]    ; clk27      ; 16.276 ; 16.276 ; Rise       ; clk27           ;
; D3[*]     ; clk27      ; 15.143 ; 15.143 ; Rise       ; clk27           ;
;  D3[0]    ; clk27      ; 14.379 ; 14.379 ; Rise       ; clk27           ;
;  D3[2]    ; clk27      ; 14.885 ; 14.885 ; Rise       ; clk27           ;
;  D3[3]    ; clk27      ; 14.651 ; 14.651 ; Rise       ; clk27           ;
;  D3[4]    ; clk27      ; 14.645 ; 14.645 ; Rise       ; clk27           ;
;  D3[5]    ; clk27      ; 13.694 ; 13.694 ; Rise       ; clk27           ;
;  D3[6]    ; clk27      ; 15.143 ; 15.143 ; Rise       ; clk27           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D1[*]     ; clk27      ; 12.188 ; 12.188 ; Rise       ; clk27           ;
;  D1[0]    ; clk27      ; 12.985 ; 12.985 ; Rise       ; clk27           ;
;  D1[1]    ; clk27      ; 12.475 ; 12.475 ; Rise       ; clk27           ;
;  D1[2]    ; clk27      ; 12.970 ; 12.970 ; Rise       ; clk27           ;
;  D1[3]    ; clk27      ; 12.739 ; 12.739 ; Rise       ; clk27           ;
;  D1[4]    ; clk27      ; 12.374 ; 12.374 ; Rise       ; clk27           ;
;  D1[5]    ; clk27      ; 12.188 ; 12.188 ; Rise       ; clk27           ;
;  D1[6]    ; clk27      ; 12.884 ; 12.884 ; Rise       ; clk27           ;
; D2[*]     ; clk27      ; 13.026 ; 13.026 ; Rise       ; clk27           ;
;  D2[0]    ; clk27      ; 15.001 ; 15.001 ; Rise       ; clk27           ;
;  D2[1]    ; clk27      ; 13.026 ; 13.026 ; Rise       ; clk27           ;
;  D2[2]    ; clk27      ; 13.940 ; 13.940 ; Rise       ; clk27           ;
;  D2[3]    ; clk27      ; 14.515 ; 14.515 ; Rise       ; clk27           ;
;  D2[4]    ; clk27      ; 13.797 ; 13.797 ; Rise       ; clk27           ;
;  D2[5]    ; clk27      ; 14.855 ; 14.855 ; Rise       ; clk27           ;
;  D2[6]    ; clk27      ; 13.178 ; 13.178 ; Rise       ; clk27           ;
; D3[*]     ; clk27      ; 12.881 ; 12.881 ; Rise       ; clk27           ;
;  D3[0]    ; clk27      ; 13.202 ; 13.202 ; Rise       ; clk27           ;
;  D3[2]    ; clk27      ; 13.435 ; 13.435 ; Rise       ; clk27           ;
;  D3[3]    ; clk27      ; 13.474 ; 13.474 ; Rise       ; clk27           ;
;  D3[4]    ; clk27      ; 13.468 ; 13.468 ; Rise       ; clk27           ;
;  D3[5]    ; clk27      ; 12.881 ; 12.881 ; Rise       ; clk27           ;
;  D3[6]    ; clk27      ; 13.693 ; 13.693 ; Rise       ; clk27           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------+
; Fast Model Setup Summary                   ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -6.494 ; -123.459      ;
; CLK_Div:clk_pm|ax ; -6.415 ; -327.156      ;
+-------------------+--------+---------------+


+--------------------------------------------+
; Fast Model Hold Summary                    ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -2.164 ; -2.164        ;
; CLK_Div:clk_pm|ax ; 0.215  ; 0.000         ;
+-------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------+
; Fast Model Minimum Pulse Width Summary     ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -2.000 ; -219.380      ;
; CLK_Div:clk_pm|ax ; -0.500 ; -77.000       ;
+-------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk27'                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.494 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.493      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.491 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.490      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.487 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.486      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.486 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.485      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.483 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.482      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.478 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.477      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.475 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.474      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.355 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk27             ; clk27       ; 1.000        ; 0.000      ; 7.354      ;
; -6.174 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.096      ;
; -6.174 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.096      ;
; -6.171 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.093      ;
; -6.171 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.093      ;
; -6.167 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.089      ;
; -6.167 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.089      ;
; -6.166 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.088      ;
; -6.166 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.088      ;
; -6.163 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.085      ;
; -6.163 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.085      ;
; -6.158 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.080      ;
; -6.158 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.080      ;
; -6.155 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.077      ;
; -6.155 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.077      ;
; -6.116 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.038      ;
; -6.113 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.035      ;
; -6.109 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.031      ;
; -6.108 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.030      ;
; -6.105 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.027      ;
; -6.100 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.022      ;
; -6.097 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 7.019      ;
; -6.043 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 6.965      ;
; -6.040 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 6.962      ;
; -6.036 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 6.958      ;
; -6.035 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 6.957      ;
; -6.035 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 6.957      ;
; -6.035 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 6.957      ;
; -6.032 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; -0.077     ; 6.954      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                      ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.415 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.510      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.331 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS    ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 7.424      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
; -6.107 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS ; clk27        ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 7.202      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk27'                                                                                                            ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+
; -2.164 ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax ; clk27       ; 0.000        ; 2.238      ; 0.367      ;
; -1.664 ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax ; clk27       ; -0.500       ; 2.238      ; 0.367      ;
; 0.215  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[20] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.310  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.462      ;
; 0.311  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.463      ;
; 0.355  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; CLK_Div:clk_pm|cnt[19] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[1]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.515      ;
; 0.370  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.524      ;
; 0.391  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.543      ;
; 0.392  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[18] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.544      ;
; 0.498  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; CLK_Div:clk_pm|cnt[18] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[1]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.656      ;
; 0.510  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.664      ;
; 0.517  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.669      ;
; 0.522  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 0.677      ;
; 0.522  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 0.677      ;
; 0.523  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 0.678      ;
; 0.533  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.685      ;
; 0.535  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.688      ;
; 0.551  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.700      ;
; 0.551  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.703      ;
; 0.556  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.708      ;
; 0.563  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.715      ;
; 0.568  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.720      ;
; 0.571  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.723      ;
; 0.574  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.004      ; 0.730      ;
; 0.574  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.727      ;
; 0.581  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.733      ;
; 0.589  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.741      ;
; 0.591  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 0.746      ;
; 0.591  ; CLK_Div:clk_pm|cnt[20] ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 0.746      ;
; 0.591  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.743      ;
; 0.597  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.749      ;
; 0.598  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.750      ;
; 0.605  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.757      ;
; 0.606  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.758      ;
; 0.607  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.756      ;
; 0.609  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.761      ;
; 0.611  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.763      ;
; 0.616  ; CLK_Div:clk_pm|cnt[18] ; CLK_Div:clk_pm|cnt[18] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.768      ;
; 0.621  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.773      ;
; 0.625  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.774      ;
; 0.632  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.784      ;
; 0.641  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.793      ;
; 0.645  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.797      ;
; 0.650  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.802      ;
; 0.656  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.805      ;
; 0.662  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.814      ;
; 0.663  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.815      ;
; 0.664  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.813      ;
; 0.668  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.820      ;
; 0.669  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.821      ;
; 0.669  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.821      ;
; 0.670  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.822      ;
; 0.675  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.827      ;
; 0.676  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.828      ;
; 0.691  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.840      ;
; 0.697  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.849      ;
; 0.702  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[18] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.854      ;
; 0.703  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.855      ;
; 0.703  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.855      ;
; 0.703  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.855      ;
; 0.704  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[20] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.856      ;
; 0.705  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.857      ;
; 0.705  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.003      ; 0.860      ;
; 0.711  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.860      ;
; 0.712  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.861      ;
; 0.720  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.872      ;
; 0.722  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.004      ; 0.878      ;
; 0.730  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.879      ;
; 0.731  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.883      ;
; 0.735  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.884      ;
; 0.743  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.895      ;
; 0.744  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.896      ;
; 0.744  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.896      ;
; 0.745  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[19] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.897      ;
; 0.747  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.003     ; 0.896      ;
; 0.756  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.001      ; 0.909      ;
; 0.759  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.911      ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.215 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.265 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.417      ;
; 0.330 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.482      ;
; 0.363 ; controller:controller_pm|mde:mde_pm|y_present.e7                            ; controller:controller_pm|mde:mde_pm|y_present.e8                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.515      ;
; 0.380 ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.532      ;
; 0.385 ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; controller:controller_pm|mde:mde_pm|y_present.e6                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.537      ;
; 0.436 ; controller:controller_pm|mde:mde_pm|y_present.e8                            ; controller:controller_pm|mde:mde_pm|y_present.e1                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.587      ;
; 0.465 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.617      ;
; 0.504 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.656      ;
; 0.537 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.689      ;
; 0.542 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.694      ;
; 0.554 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|mde:mde_pm|y_present.e1                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.009     ; 0.697      ;
; 0.558 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.710      ;
; 0.566 ; controller:controller_pm|mde:mde_pm|y_present.e6                            ; controller:controller_pm|mde:mde_pm|y_present.e7                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 0.710      ;
; 0.583 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.735      ;
; 0.595 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.747      ;
; 0.603 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.756      ;
; 0.617 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 0.774      ;
; 0.660 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.812      ;
; 0.661 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.813      ;
; 0.673 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.825      ;
; 0.674 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.827      ;
; 0.676 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.828      ;
; 0.681 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.833      ;
; 0.696 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.848      ;
; 0.725 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.878      ;
; 0.727 ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.013     ; 0.866      ;
; 0.736 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.889      ;
; 0.769 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 0.926      ;
; 0.772 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e6                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 0.916      ;
; 0.777 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 0.921      ;
; 0.783 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.009      ; 0.944      ;
; 0.784 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.944      ;
; 0.784 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.944      ;
; 0.784 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.944      ;
; 0.784 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.944      ;
; 0.784 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.944      ;
; 0.784 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.944      ;
; 0.784 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.944      ;
; 0.784 ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.944      ;
; 0.790 ; controller:controller_pm|mde:mde_pm|y_present.e2                            ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 0.947      ;
; 0.797 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.949      ;
; 0.813 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.009      ; 0.974      ;
; 0.821 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.019     ; 0.954      ;
; 0.822 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.019     ; 0.955      ;
; 0.822 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.019     ; 0.955      ;
; 0.822 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.019     ; 0.955      ;
; 0.830 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 0.974      ;
; 0.839 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.991      ;
; 0.843 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 0.987      ;
; 0.844 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.009      ; 1.005      ;
; 0.845 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.997      ;
; 0.870 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.022      ;
; 0.875 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                   ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.022     ; 1.005      ;
; 0.877 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.029      ;
; 0.878 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 1.035      ;
; 0.884 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.036      ;
; 0.889 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 1.046      ;
; 0.889 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.041      ;
; 0.893 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.053      ;
; 0.893 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.053      ;
; 0.893 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.053      ;
; 0.893 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.053      ;
; 0.893 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.053      ;
; 0.893 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.053      ;
; 0.893 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.053      ;
; 0.893 ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.053      ;
; 0.895 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 1.052      ;
; 0.900 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.019     ; 1.033      ;
; 0.901 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.019     ; 1.034      ;
; 0.901 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.019     ; 1.034      ;
; 0.903 ; controller:controller_pm|mde:mde_pm|y_present.e3                            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.019     ; 1.036      ;
; 0.907 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.067      ;
; 0.907 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.067      ;
; 0.907 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.067      ;
; 0.907 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.067      ;
; 0.907 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.067      ;
; 0.907 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.067      ;
; 0.907 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.067      ;
; 0.907 ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.067      ;
; 0.910 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 1.067      ;
; 0.921 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                   ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.022     ; 1.051      ;
; 0.930 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.082      ;
; 0.931 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.009      ; 1.092      ;
; 0.938 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.009      ; 1.099      ;
; 0.942 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.009     ; 1.085      ;
; 0.942 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.009     ; 1.085      ;
; 0.946 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 1.090      ;
; 0.948 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.006     ; 1.094      ;
; 0.948 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.009      ; 1.109      ;
; 0.949 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e0                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 1.093      ;
; 0.954 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e8                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.016     ; 1.090      ;
; 0.954 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e7                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.016     ; 1.090      ;
; 0.961 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e5                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 1.105      ;
; 0.965 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.006     ; 1.111      ;
; 0.986 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e8                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.016     ; 1.122      ;
; 0.988 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                   ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.020     ; 1.120      ;
; 0.997 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                   ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.022     ; 1.127      ;
; 0.999 ; controller:controller_pm|mde:mde_pm|y_present.e1                            ; controller:controller_pm|mde:mde_pm|y_present.e2                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.017      ; 1.168      ;
; 1.006 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ; controller:controller_pm|mde:mde_pm|y_present.e4                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 1.163      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk27'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|ax                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e0                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e0                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e1                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e1                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e2                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e2                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e3                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e3                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e4                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e4                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e5                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e5                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e6                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e6                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e7                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e7                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e8                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.e8                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.inicio                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; controller:controller_pm|mde:mde_pm|y_present.inicio2                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD4|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD4|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD5|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD5|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; sw_ram[*]  ; clk27      ; 0.120  ; 0.120  ; Rise       ; clk27           ;
;  sw_ram[0] ; clk27      ; -0.057 ; -0.057 ; Rise       ; clk27           ;
;  sw_ram[1] ; clk27      ; -0.113 ; -0.113 ; Rise       ; clk27           ;
;  sw_ram[2] ; clk27      ; 0.037  ; 0.037  ; Rise       ; clk27           ;
;  sw_ram[3] ; clk27      ; -0.052 ; -0.052 ; Rise       ; clk27           ;
;  sw_ram[4] ; clk27      ; 0.120  ; 0.120  ; Rise       ; clk27           ;
;  sw_ram[5] ; clk27      ; -0.005 ; -0.005 ; Rise       ; clk27           ;
;  sw_ram[6] ; clk27      ; -0.083 ; -0.083 ; Rise       ; clk27           ;
;  sw_ram[7] ; clk27      ; -0.428 ; -0.428 ; Rise       ; clk27           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; sw_ram[*]  ; clk27      ; 0.567 ; 0.567 ; Rise       ; clk27           ;
;  sw_ram[0] ; clk27      ; 0.196 ; 0.196 ; Rise       ; clk27           ;
;  sw_ram[1] ; clk27      ; 0.252 ; 0.252 ; Rise       ; clk27           ;
;  sw_ram[2] ; clk27      ; 0.102 ; 0.102 ; Rise       ; clk27           ;
;  sw_ram[3] ; clk27      ; 0.191 ; 0.191 ; Rise       ; clk27           ;
;  sw_ram[4] ; clk27      ; 0.019 ; 0.019 ; Rise       ; clk27           ;
;  sw_ram[5] ; clk27      ; 0.144 ; 0.144 ; Rise       ; clk27           ;
;  sw_ram[6] ; clk27      ; 0.222 ; 0.222 ; Rise       ; clk27           ;
;  sw_ram[7] ; clk27      ; 0.567 ; 0.567 ; Rise       ; clk27           ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D1[*]     ; clk27      ; 8.807 ; 8.807 ; Rise       ; clk27           ;
;  D1[0]    ; clk27      ; 8.574 ; 8.574 ; Rise       ; clk27           ;
;  D1[1]    ; clk27      ; 8.376 ; 8.376 ; Rise       ; clk27           ;
;  D1[2]    ; clk27      ; 8.549 ; 8.549 ; Rise       ; clk27           ;
;  D1[3]    ; clk27      ; 8.776 ; 8.776 ; Rise       ; clk27           ;
;  D1[4]    ; clk27      ; 8.033 ; 8.033 ; Rise       ; clk27           ;
;  D1[5]    ; clk27      ; 8.807 ; 8.807 ; Rise       ; clk27           ;
;  D1[6]    ; clk27      ; 8.264 ; 8.264 ; Rise       ; clk27           ;
; D2[*]     ; clk27      ; 9.586 ; 9.586 ; Rise       ; clk27           ;
;  D2[0]    ; clk27      ; 9.339 ; 9.339 ; Rise       ; clk27           ;
;  D2[1]    ; clk27      ; 8.316 ; 8.316 ; Rise       ; clk27           ;
;  D2[2]    ; clk27      ; 8.852 ; 8.852 ; Rise       ; clk27           ;
;  D2[3]    ; clk27      ; 9.586 ; 9.586 ; Rise       ; clk27           ;
;  D2[4]    ; clk27      ; 8.646 ; 8.646 ; Rise       ; clk27           ;
;  D2[5]    ; clk27      ; 9.465 ; 9.465 ; Rise       ; clk27           ;
;  D2[6]    ; clk27      ; 8.687 ; 8.687 ; Rise       ; clk27           ;
; D3[*]     ; clk27      ; 8.224 ; 8.224 ; Rise       ; clk27           ;
;  D3[0]    ; clk27      ; 7.880 ; 7.880 ; Rise       ; clk27           ;
;  D3[2]    ; clk27      ; 8.121 ; 8.121 ; Rise       ; clk27           ;
;  D3[3]    ; clk27      ; 8.003 ; 8.003 ; Rise       ; clk27           ;
;  D3[4]    ; clk27      ; 7.995 ; 7.995 ; Rise       ; clk27           ;
;  D3[5]    ; clk27      ; 7.538 ; 7.538 ; Rise       ; clk27           ;
;  D3[6]    ; clk27      ; 8.224 ; 8.224 ; Rise       ; clk27           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D1[*]     ; clk27      ; 6.899 ; 6.899 ; Rise       ; clk27           ;
;  D1[0]    ; clk27      ; 7.270 ; 7.270 ; Rise       ; clk27           ;
;  D1[1]    ; clk27      ; 7.040 ; 7.040 ; Rise       ; clk27           ;
;  D1[2]    ; clk27      ; 7.249 ; 7.249 ; Rise       ; clk27           ;
;  D1[3]    ; clk27      ; 7.151 ; 7.151 ; Rise       ; clk27           ;
;  D1[4]    ; clk27      ; 6.969 ; 6.969 ; Rise       ; clk27           ;
;  D1[5]    ; clk27      ; 6.899 ; 6.899 ; Rise       ; clk27           ;
;  D1[6]    ; clk27      ; 7.202 ; 7.202 ; Rise       ; clk27           ;
; D2[*]     ; clk27      ; 7.325 ; 7.325 ; Rise       ; clk27           ;
;  D2[0]    ; clk27      ; 8.128 ; 8.128 ; Rise       ; clk27           ;
;  D2[1]    ; clk27      ; 7.350 ; 7.350 ; Rise       ; clk27           ;
;  D2[2]    ; clk27      ; 7.665 ; 7.665 ; Rise       ; clk27           ;
;  D2[3]    ; clk27      ; 7.905 ; 7.905 ; Rise       ; clk27           ;
;  D2[4]    ; clk27      ; 7.585 ; 7.585 ; Rise       ; clk27           ;
;  D2[5]    ; clk27      ; 8.060 ; 8.060 ; Rise       ; clk27           ;
;  D2[6]    ; clk27      ; 7.325 ; 7.325 ; Rise       ; clk27           ;
; D3[*]     ; clk27      ; 7.183 ; 7.183 ; Rise       ; clk27           ;
;  D3[0]    ; clk27      ; 7.335 ; 7.335 ; Rise       ; clk27           ;
;  D3[2]    ; clk27      ; 7.467 ; 7.467 ; Rise       ; clk27           ;
;  D3[3]    ; clk27      ; 7.458 ; 7.458 ; Rise       ; clk27           ;
;  D3[4]    ; clk27      ; 7.450 ; 7.450 ; Rise       ; clk27           ;
;  D3[5]    ; clk27      ; 7.183 ; 7.183 ; Rise       ; clk27           ;
;  D3[6]    ; clk27      ; 7.570 ; 7.570 ; Rise       ; clk27           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+--------------------+-----------+--------+----------+---------+---------------------+
; Clock              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack   ; -16.231   ; -3.852 ; N/A      ; N/A     ; -2.000              ;
;  CLK_Div:clk_pm|ax ; -15.657   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk27             ; -16.231   ; -3.852 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS    ; -1052.499 ; -3.852 ; 0.0      ; 0.0     ; -296.38             ;
;  CLK_Div:clk_pm|ax ; -758.813  ; 0.000  ; N/A      ; N/A     ; -77.000             ;
;  clk27             ; -293.686  ; -3.852 ; N/A      ; N/A     ; -219.380            ;
+--------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; sw_ram[*]  ; clk27      ; 0.638  ; 0.638  ; Rise       ; clk27           ;
;  sw_ram[0] ; clk27      ; 0.414  ; 0.414  ; Rise       ; clk27           ;
;  sw_ram[1] ; clk27      ; 0.339  ; 0.339  ; Rise       ; clk27           ;
;  sw_ram[2] ; clk27      ; 0.638  ; 0.638  ; Rise       ; clk27           ;
;  sw_ram[3] ; clk27      ; 0.375  ; 0.375  ; Rise       ; clk27           ;
;  sw_ram[4] ; clk27      ; 0.598  ; 0.598  ; Rise       ; clk27           ;
;  sw_ram[5] ; clk27      ; 0.554  ; 0.554  ; Rise       ; clk27           ;
;  sw_ram[6] ; clk27      ; 0.341  ; 0.341  ; Rise       ; clk27           ;
;  sw_ram[7] ; clk27      ; -0.221 ; -0.221 ; Rise       ; clk27           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; sw_ram[*]  ; clk27      ; 0.567 ; 0.567 ; Rise       ; clk27           ;
;  sw_ram[0] ; clk27      ; 0.196 ; 0.196 ; Rise       ; clk27           ;
;  sw_ram[1] ; clk27      ; 0.252 ; 0.252 ; Rise       ; clk27           ;
;  sw_ram[2] ; clk27      ; 0.102 ; 0.102 ; Rise       ; clk27           ;
;  sw_ram[3] ; clk27      ; 0.191 ; 0.191 ; Rise       ; clk27           ;
;  sw_ram[4] ; clk27      ; 0.019 ; 0.019 ; Rise       ; clk27           ;
;  sw_ram[5] ; clk27      ; 0.144 ; 0.144 ; Rise       ; clk27           ;
;  sw_ram[6] ; clk27      ; 0.222 ; 0.222 ; Rise       ; clk27           ;
;  sw_ram[7] ; clk27      ; 0.567 ; 0.567 ; Rise       ; clk27           ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; D1[*]     ; clk27      ; 16.542 ; 16.542 ; Rise       ; clk27           ;
;  D1[0]    ; clk27      ; 15.956 ; 15.956 ; Rise       ; clk27           ;
;  D1[1]    ; clk27      ; 15.544 ; 15.544 ; Rise       ; clk27           ;
;  D1[2]    ; clk27      ; 15.918 ; 15.918 ; Rise       ; clk27           ;
;  D1[3]    ; clk27      ; 16.459 ; 16.459 ; Rise       ; clk27           ;
;  D1[4]    ; clk27      ; 14.827 ; 14.827 ; Rise       ; clk27           ;
;  D1[5]    ; clk27      ; 16.542 ; 16.542 ; Rise       ; clk27           ;
;  D1[6]    ; clk27      ; 15.352 ; 15.352 ; Rise       ; clk27           ;
; D2[*]     ; clk27      ; 18.385 ; 18.385 ; Rise       ; clk27           ;
;  D2[0]    ; clk27      ; 17.750 ; 17.750 ; Rise       ; clk27           ;
;  D2[1]    ; clk27      ; 15.378 ; 15.378 ; Rise       ; clk27           ;
;  D2[2]    ; clk27      ; 16.648 ; 16.648 ; Rise       ; clk27           ;
;  D2[3]    ; clk27      ; 18.385 ; 18.385 ; Rise       ; clk27           ;
;  D2[4]    ; clk27      ; 16.231 ; 16.231 ; Rise       ; clk27           ;
;  D2[5]    ; clk27      ; 18.061 ; 18.061 ; Rise       ; clk27           ;
;  D2[6]    ; clk27      ; 16.276 ; 16.276 ; Rise       ; clk27           ;
; D3[*]     ; clk27      ; 15.143 ; 15.143 ; Rise       ; clk27           ;
;  D3[0]    ; clk27      ; 14.379 ; 14.379 ; Rise       ; clk27           ;
;  D3[2]    ; clk27      ; 14.885 ; 14.885 ; Rise       ; clk27           ;
;  D3[3]    ; clk27      ; 14.651 ; 14.651 ; Rise       ; clk27           ;
;  D3[4]    ; clk27      ; 14.645 ; 14.645 ; Rise       ; clk27           ;
;  D3[5]    ; clk27      ; 13.694 ; 13.694 ; Rise       ; clk27           ;
;  D3[6]    ; clk27      ; 15.143 ; 15.143 ; Rise       ; clk27           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; D1[*]     ; clk27      ; 6.899 ; 6.899 ; Rise       ; clk27           ;
;  D1[0]    ; clk27      ; 7.270 ; 7.270 ; Rise       ; clk27           ;
;  D1[1]    ; clk27      ; 7.040 ; 7.040 ; Rise       ; clk27           ;
;  D1[2]    ; clk27      ; 7.249 ; 7.249 ; Rise       ; clk27           ;
;  D1[3]    ; clk27      ; 7.151 ; 7.151 ; Rise       ; clk27           ;
;  D1[4]    ; clk27      ; 6.969 ; 6.969 ; Rise       ; clk27           ;
;  D1[5]    ; clk27      ; 6.899 ; 6.899 ; Rise       ; clk27           ;
;  D1[6]    ; clk27      ; 7.202 ; 7.202 ; Rise       ; clk27           ;
; D2[*]     ; clk27      ; 7.325 ; 7.325 ; Rise       ; clk27           ;
;  D2[0]    ; clk27      ; 8.128 ; 8.128 ; Rise       ; clk27           ;
;  D2[1]    ; clk27      ; 7.350 ; 7.350 ; Rise       ; clk27           ;
;  D2[2]    ; clk27      ; 7.665 ; 7.665 ; Rise       ; clk27           ;
;  D2[3]    ; clk27      ; 7.905 ; 7.905 ; Rise       ; clk27           ;
;  D2[4]    ; clk27      ; 7.585 ; 7.585 ; Rise       ; clk27           ;
;  D2[5]    ; clk27      ; 8.060 ; 8.060 ; Rise       ; clk27           ;
;  D2[6]    ; clk27      ; 7.325 ; 7.325 ; Rise       ; clk27           ;
; D3[*]     ; clk27      ; 7.183 ; 7.183 ; Rise       ; clk27           ;
;  D3[0]    ; clk27      ; 7.335 ; 7.335 ; Rise       ; clk27           ;
;  D3[2]    ; clk27      ; 7.467 ; 7.467 ; Rise       ; clk27           ;
;  D3[3]    ; clk27      ; 7.458 ; 7.458 ; Rise       ; clk27           ;
;  D3[4]    ; clk27      ; 7.450 ; 7.450 ; Rise       ; clk27           ;
;  D3[5]    ; clk27      ; 7.183 ; 7.183 ; Rise       ; clk27           ;
;  D3[6]    ; clk27      ; 7.570 ; 7.570 ; Rise       ; clk27           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; clk27             ; clk27             ; 60202    ; 0        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; clk27             ; 13891158 ; 1        ; 0        ; 0        ;
; clk27             ; CLK_Div:clk_pm|ax ; 118026   ; 0        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 22752778 ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; clk27             ; clk27             ; 60202    ; 0        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; clk27             ; 13891158 ; 1        ; 0        ; 0        ;
; clk27             ; CLK_Div:clk_pm|ax ; 118026   ; 0        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 22752778 ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 160   ; 160  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 10 17:19:52 2018
Info: Command: quartus_sta Processador -c Processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk27 clk27
    Info (332105): create_clock -period 1.000 -name CLK_Div:clk_pm|ax CLK_Div:clk_pm|ax
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.231
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.231      -293.686 clk27 
    Info (332119):   -15.657      -758.813 CLK_Div:clk_pm|ax 
Info (332146): Worst-case hold slack is -3.852
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.852        -3.852 clk27 
    Info (332119):     0.391         0.000 CLK_Div:clk_pm|ax 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -219.380 clk27 
    Info (332119):    -0.500       -77.000 CLK_Div:clk_pm|ax 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.494      -123.459 clk27 
    Info (332119):    -6.415      -327.156 CLK_Div:clk_pm|ax 
Info (332146): Worst-case hold slack is -2.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.164        -2.164 clk27 
    Info (332119):     0.215         0.000 CLK_Div:clk_pm|ax 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -219.380 clk27 
    Info (332119):    -0.500       -77.000 CLK_Div:clk_pm|ax 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 471 megabytes
    Info: Processing ended: Tue Apr 10 17:19:54 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


