[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920094 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920094 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920094 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12952626 heartbeat IPC: 0.9968 cumulative IPC: 0.9968 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21758663 heartbeat IPC: 1.136 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29451216 heartbeat IPC: 1.3 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 52 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35355980 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35355980 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 40000002 cycles: 35355980
CPU 0 Branch Prediction Accuracy: 94.62% MPKI: 11.96 Average ROB Occupancy at Mispredict: 41.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.166
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331471 HIT:     329924 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331471 HIT:     329924 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 355.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875387 HIT:     832196 MISS:      43191 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711566 HIT:     679414 MISS:      32152 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43660 HIT:      35747 MISS:       7913 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116945 HIT:     116849 MISS:         96 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        186 MISS:       3030 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 62.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4664733 HIT:    4249893 MISS:     414840 MSHR_MERGE:     108266
cpu0->cpu0_L1I LOAD         ACCESS:    4664733 HIT:    4249893 MISS:     414840 MSHR_MERGE:     108266
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.856 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14219493 HIT:   13605888 MISS:     613605 MSHR_MERGE:     161733
cpu0->cpu0_L1D LOAD         ACCESS:    7883693 HIT:    7389505 MISS:     494188 MSHR_MERGE:      89194
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332334 HIT:    6216141 MISS:     116193 MSHR_MERGE:      72531
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        242 MISS:       3224 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4090024 HIT:    3989773 MISS:     100251 MSHR_MERGE:      63175
cpu0->cpu0_ITLB LOAD         ACCESS:    4090024 HIT:    3989773 MISS:     100251 MSHR_MERGE:      63175
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.881 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13478316 HIT:   13100024 MISS:     378292 MSHR_MERGE:      83897
cpu0->cpu0_DTLB LOAD         ACCESS:   13478316 HIT:   13100024 MISS:     378292 MSHR_MERGE:      83897
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.763 cycles
cpu0->LLC TOTAL        ACCESS:      56980 HIT:      44906 MISS:      12074 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32152 HIT:      24600 MISS:       7552 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7913 HIT:       5072 MISS:       2841 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13885 HIT:      13845 MISS:         40 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3030 HIT:       1389 MISS:       1641 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 169.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        657
  ROW_BUFFER_MISS:      11377
  AVG DBUS CONGESTED CYCLE: 18.88
Channel 0 WQ ROW_BUFFER_HIT:        265
  ROW_BUFFER_MISS:        930
  FULL:          0
Channel 0 REFRESHES ISSUED:       2946
