[{"commit":{"message":"8305512: RISC-V: Enable RVC extension by default on"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"6f50d54b45edebd946c235f8fc2566eb1347a82f"},{"commit":{"message":"8295396: RISC-V: Cleanup useless CompressibleRegions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"9c345b6aca234cac40f5cee88fe74f9c5a426968"},{"commit":{"message":"8305112: RISC-V: Typo fix for RVC description"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"5279c6d56b15cefc31d1d0efc166751cd9b97863"},{"commit":{"message":"8295110: RISC-V: Mark out relocations as incompressible"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_CodeStubs_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_Runtime1_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/jniFastGetField_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"e64ea5656fe247216a5d1b6299f9afac1687ca9d"}]