// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32neOg.h"
#include "cnn_fmul_32ns_32nfYi.h"
#include "cnn_fcmp_32ns_32ng8j.h"
#include "cnn_mac_muladd_5nhbi.h"
#include "conv_1_conv_1_bias.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<10> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<12> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_bias* conv_1_bias_U;
    conv_1_conv_1_weibkb* conv_1_weights_0_U;
    conv_1_conv_1_weicud* conv_1_weights_1_U;
    conv_1_conv_1_weidEe* conv_1_weights_2_U;
    cnn_fadd_32ns_32neOg<1,4,32,32,32>* cnn_fadd_32ns_32neOg_U1;
    cnn_fmul_32ns_32nfYi<1,2,32,32,32>* cnn_fmul_32ns_32nfYi_U2;
    cnn_fcmp_32ns_32ng8j<1,2,32,32,1>* cnn_fcmp_32ns_32ng8j_U3;
    cnn_mac_muladd_5nhbi<1,1,5,6,5,10>* cnn_mac_muladd_5nhbi_U4;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<5> > conv_1_weights_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_address0;
    sc_signal< sc_logic > conv_1_weights_1_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_address0;
    sc_signal< sc_logic > conv_1_weights_2_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_q0;
    sc_signal< sc_lv<14> > indvar_flatten47_reg_201;
    sc_signal< sc_lv<5> > r_0_reg_212;
    sc_signal< sc_lv<10> > indvar_flatten14_reg_223;
    sc_signal< sc_lv<5> > c_0_reg_235;
    sc_signal< sc_lv<5> > indvar_flatten_reg_246;
    sc_signal< sc_lv<3> > f_0_reg_258;
    sc_signal< sc_lv<32> > w_sum_0_reg_269;
    sc_signal< sc_lv<2> > wr_0_reg_281;
    sc_signal< sc_lv<32> > reg_308;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_804;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > grp_fu_292_p2;
    sc_signal< sc_lv<32> > reg_313;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<1> > icmp_ln8_fu_330_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_804_pp0_iter1_reg;
    sc_signal< sc_lv<14> > add_ln8_fu_336_p2;
    sc_signal< sc_lv<14> > add_ln8_reg_808;
    sc_signal< sc_lv<1> > icmp_ln11_fu_348_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_813;
    sc_signal< sc_lv<5> > select_ln30_1_fu_362_p3;
    sc_signal< sc_lv<5> > select_ln30_1_reg_818;
    sc_signal< sc_lv<1> > or_ln30_fu_422_p2;
    sc_signal< sc_lv<1> > or_ln30_reg_824;
    sc_signal< sc_lv<5> > select_ln30_5_fu_436_p3;
    sc_signal< sc_lv<5> > select_ln30_5_reg_829;
    sc_signal< sc_lv<1> > or_ln23_1_fu_514_p2;
    sc_signal< sc_lv<1> > or_ln23_1_reg_835;
    sc_signal< sc_lv<2> > select_ln23_1_fu_520_p3;
    sc_signal< sc_lv<2> > select_ln23_1_reg_840;
    sc_signal< sc_lv<3> > select_ln23_2_fu_528_p3;
    sc_signal< sc_lv<3> > select_ln23_2_reg_845;
    sc_signal< sc_lv<11> > add_ln23_9_fu_645_p2;
    sc_signal< sc_lv<11> > add_ln23_9_reg_877;
    sc_signal< sc_lv<32> > conv_1_weights_1_loa_reg_892;
    sc_signal< sc_lv<32> > input_load_1_reg_897;
    sc_signal< sc_lv<32> > conv_1_weights_2_loa_reg_902;
    sc_signal< sc_lv<32> > grp_fu_296_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_907;
    sc_signal< sc_lv<5> > add_ln14_fu_655_p2;
    sc_signal< sc_lv<5> > add_ln14_reg_912;
    sc_signal< sc_lv<32> > select_ln23_fu_661_p3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > tmp_1_reg_922;
    sc_signal< sc_lv<10> > add_ln11_fu_669_p2;
    sc_signal< sc_lv<10> > add_ln11_reg_927;
    sc_signal< sc_lv<32> > tmp_2_reg_932;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<2> > wr_fu_675_p2;
    sc_signal< sc_lv<2> > wr_reg_937;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<5> > select_ln14_fu_680_p3;
    sc_signal< sc_lv<5> > select_ln14_reg_943;
    sc_signal< sc_lv<10> > select_ln11_fu_686_p3;
    sc_signal< sc_lv<10> > select_ln11_reg_948;
    sc_signal< sc_lv<12> > conv_out_addr_reg_953;
    sc_signal< sc_lv<1> > icmp_ln18_1_fu_740_p2;
    sc_signal< sc_lv<1> > icmp_ln18_1_reg_958;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_967;
    sc_signal< sc_lv<32> > w_sum_4_2_reg_972;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > w_sum_reg_978;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten47_phi_fu_205_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_216_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten14_phi_fu_227_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_239_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_indvar_flatten_phi_fu_250_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_262_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_0_phi_fu_273_p4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_285_p4;
    sc_signal< sc_lv<64> > sext_ln23_fu_580_p1;
    sc_signal< sc_lv<64> > sext_ln23_1_fu_629_p1;
    sc_signal< sc_lv<64> > sext_ln23_2_fu_640_p1;
    sc_signal< sc_lv<64> > zext_ln23_7_fu_651_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln30_6_fu_735_p1;
    sc_signal< sc_lv<64> > zext_ln23_2_fu_725_p1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<32> > grp_fu_292_p0;
    sc_signal< sc_lv<32> > grp_fu_292_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<32> > grp_fu_296_p0;
    sc_signal< sc_lv<32> > grp_fu_296_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<5> > r_fu_342_p2;
    sc_signal< sc_lv<5> > c_fu_318_p2;
    sc_signal< sc_lv<5> > add_ln23_2_fu_324_p2;
    sc_signal< sc_lv<1> > icmp_ln18_fu_392_p2;
    sc_signal< sc_lv<1> > xor_ln30_fu_386_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_404_p2;
    sc_signal< sc_lv<5> > select_ln30_fu_354_p3;
    sc_signal< sc_lv<1> > and_ln30_1_fu_410_p2;
    sc_signal< sc_lv<5> > add_ln23_3_fu_416_p2;
    sc_signal< sc_lv<5> > add_ln23_4_fu_448_p2;
    sc_signal< sc_lv<5> > select_ln30_2_fu_370_p3;
    sc_signal< sc_lv<5> > select_ln30_6_fu_454_p3;
    sc_signal< sc_lv<5> > add_ln23_5_fu_466_p2;
    sc_signal< sc_lv<5> > select_ln30_3_fu_378_p3;
    sc_signal< sc_lv<5> > select_ln30_7_fu_472_p3;
    sc_signal< sc_lv<1> > xor_ln30_1_fu_484_p2;
    sc_signal< sc_lv<1> > and_ln30_fu_398_p2;
    sc_signal< sc_lv<1> > or_ln30_1_fu_490_p2;
    sc_signal< sc_lv<3> > select_ln30_4_fu_428_p3;
    sc_signal< sc_lv<1> > and_ln30_2_fu_496_p2;
    sc_signal< sc_lv<1> > or_ln23_fu_508_p2;
    sc_signal< sc_lv<3> > f_fu_502_p2;
    sc_signal< sc_lv<5> > tmp_10_fu_544_p3;
    sc_signal< sc_lv<3> > tmp_12_fu_556_p3;
    sc_signal< sc_lv<6> > zext_ln23_3_fu_552_p1;
    sc_signal< sc_lv<6> > zext_ln23_4_fu_564_p1;
    sc_signal< sc_lv<6> > zext_ln23_fu_536_p1;
    sc_signal< sc_lv<6> > sub_ln23_fu_568_p2;
    sc_signal< sc_lv<6> > add_ln23_6_fu_574_p2;
    sc_signal< sc_lv<5> > zext_ln18_fu_540_p1;
    sc_signal< sc_lv<5> > add_ln23_fu_587_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_593_p3;
    sc_signal< sc_lv<7> > tmp_14_fu_605_p3;
    sc_signal< sc_lv<11> > zext_ln23_5_fu_601_p1;
    sc_signal< sc_lv<11> > zext_ln23_6_fu_613_p1;
    sc_signal< sc_lv<11> > zext_ln30_1_fu_444_p1;
    sc_signal< sc_lv<11> > sub_ln23_1_fu_617_p2;
    sc_signal< sc_lv<11> > add_ln23_7_fu_623_p2;
    sc_signal< sc_lv<11> > zext_ln30_4_fu_462_p1;
    sc_signal< sc_lv<11> > add_ln23_8_fu_634_p2;
    sc_signal< sc_lv<11> > zext_ln30_5_fu_480_p1;
    sc_signal< sc_lv<10> > grp_fu_794_p3;
    sc_signal< sc_lv<11> > tmp_11_fu_705_p3;
    sc_signal< sc_lv<13> > p_shl5_cast_fu_698_p3;
    sc_signal< sc_lv<13> > zext_ln30_3_fu_712_p1;
    sc_signal< sc_lv<13> > zext_ln23_1_fu_722_p1;
    sc_signal< sc_lv<13> > sub_ln30_fu_716_p2;
    sc_signal< sc_lv<13> > add_ln30_1_fu_729_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_745_p1;
    sc_signal< sc_lv<8> > tmp_fu_748_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_758_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_768_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_762_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_774_p2;
    sc_signal< sc_lv<1> > grp_fu_302_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_780_p2;
    sc_signal< sc_lv<5> > grp_fu_794_p0;
    sc_signal< sc_lv<6> > grp_fu_794_p1;
    sc_signal< sc_lv<5> > grp_fu_794_p2;
    sc_signal< bool > ap_block_pp0_stage7_00001;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_794_p00;
    sc_signal< sc_lv<10> > grp_fu_794_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_pp0_stage1;
    static const sc_lv<14> ap_ST_fsm_pp0_stage2;
    static const sc_lv<14> ap_ST_fsm_pp0_stage3;
    static const sc_lv<14> ap_ST_fsm_pp0_stage4;
    static const sc_lv<14> ap_ST_fsm_pp0_stage5;
    static const sc_lv<14> ap_ST_fsm_pp0_stage6;
    static const sc_lv<14> ap_ST_fsm_pp0_stage7;
    static const sc_lv<14> ap_ST_fsm_pp0_stage8;
    static const sc_lv<14> ap_ST_fsm_pp0_stage9;
    static const sc_lv<14> ap_ST_fsm_pp0_stage10;
    static const sc_lv<14> ap_ST_fsm_pp0_stage11;
    static const sc_lv<14> ap_ST_fsm_state23;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<14> ap_const_lv14_2F88;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<10> ap_const_lv10_1D4;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_669_p2();
    void thread_add_ln14_fu_655_p2();
    void thread_add_ln23_2_fu_324_p2();
    void thread_add_ln23_3_fu_416_p2();
    void thread_add_ln23_4_fu_448_p2();
    void thread_add_ln23_5_fu_466_p2();
    void thread_add_ln23_6_fu_574_p2();
    void thread_add_ln23_7_fu_623_p2();
    void thread_add_ln23_8_fu_634_p2();
    void thread_add_ln23_9_fu_645_p2();
    void thread_add_ln23_fu_587_p2();
    void thread_add_ln30_1_fu_729_p2();
    void thread_add_ln8_fu_336_p2();
    void thread_and_ln29_fu_780_p2();
    void thread_and_ln30_1_fu_410_p2();
    void thread_and_ln30_2_fu_496_p2();
    void thread_and_ln30_fu_398_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state23();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_00001();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state15_pp0_stage1_iter1();
    void thread_ap_block_state16_pp0_stage2_iter1();
    void thread_ap_block_state17_pp0_stage3_iter1();
    void thread_ap_block_state18_pp0_stage4_iter1();
    void thread_ap_block_state19_pp0_stage5_iter1();
    void thread_ap_block_state20_pp0_stage6_iter1();
    void thread_ap_block_state21_pp0_stage7_iter1();
    void thread_ap_block_state22_pp0_stage8_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_239_p4();
    void thread_ap_phi_mux_f_0_phi_fu_262_p4();
    void thread_ap_phi_mux_indvar_flatten14_phi_fu_227_p4();
    void thread_ap_phi_mux_indvar_flatten47_phi_fu_205_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_250_p4();
    void thread_ap_phi_mux_r_0_phi_fu_216_p4();
    void thread_ap_phi_mux_w_sum_0_phi_fu_273_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_285_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_fu_745_p1();
    void thread_c_fu_318_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_0_address0();
    void thread_conv_1_weights_0_ce0();
    void thread_conv_1_weights_1_address0();
    void thread_conv_1_weights_1_ce0();
    void thread_conv_1_weights_2_address0();
    void thread_conv_1_weights_2_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_502_p2();
    void thread_grp_fu_292_p0();
    void thread_grp_fu_292_p1();
    void thread_grp_fu_296_p0();
    void thread_grp_fu_296_p1();
    void thread_grp_fu_794_p0();
    void thread_grp_fu_794_p00();
    void thread_grp_fu_794_p1();
    void thread_grp_fu_794_p2();
    void thread_grp_fu_794_p20();
    void thread_icmp_ln11_fu_348_p2();
    void thread_icmp_ln14_fu_404_p2();
    void thread_icmp_ln18_1_fu_740_p2();
    void thread_icmp_ln18_fu_392_p2();
    void thread_icmp_ln29_7_fu_768_p2();
    void thread_icmp_ln29_fu_762_p2();
    void thread_icmp_ln8_fu_330_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln23_1_fu_514_p2();
    void thread_or_ln23_fu_508_p2();
    void thread_or_ln29_fu_774_p2();
    void thread_or_ln30_1_fu_490_p2();
    void thread_or_ln30_fu_422_p2();
    void thread_p_shl5_cast_fu_698_p3();
    void thread_r_fu_342_p2();
    void thread_select_ln11_fu_686_p3();
    void thread_select_ln14_fu_680_p3();
    void thread_select_ln23_1_fu_520_p3();
    void thread_select_ln23_2_fu_528_p3();
    void thread_select_ln23_fu_661_p3();
    void thread_select_ln30_1_fu_362_p3();
    void thread_select_ln30_2_fu_370_p3();
    void thread_select_ln30_3_fu_378_p3();
    void thread_select_ln30_4_fu_428_p3();
    void thread_select_ln30_5_fu_436_p3();
    void thread_select_ln30_6_fu_454_p3();
    void thread_select_ln30_7_fu_472_p3();
    void thread_select_ln30_fu_354_p3();
    void thread_sext_ln23_1_fu_629_p1();
    void thread_sext_ln23_2_fu_640_p1();
    void thread_sext_ln23_fu_580_p1();
    void thread_sub_ln23_1_fu_617_p2();
    void thread_sub_ln23_fu_568_p2();
    void thread_sub_ln30_fu_716_p2();
    void thread_tmp_10_fu_544_p3();
    void thread_tmp_11_fu_705_p3();
    void thread_tmp_12_fu_556_p3();
    void thread_tmp_13_fu_593_p3();
    void thread_tmp_14_fu_605_p3();
    void thread_tmp_fu_748_p4();
    void thread_trunc_ln29_fu_758_p1();
    void thread_wr_fu_675_p2();
    void thread_xor_ln30_1_fu_484_p2();
    void thread_xor_ln30_fu_386_p2();
    void thread_zext_ln18_fu_540_p1();
    void thread_zext_ln23_1_fu_722_p1();
    void thread_zext_ln23_2_fu_725_p1();
    void thread_zext_ln23_3_fu_552_p1();
    void thread_zext_ln23_4_fu_564_p1();
    void thread_zext_ln23_5_fu_601_p1();
    void thread_zext_ln23_6_fu_613_p1();
    void thread_zext_ln23_7_fu_651_p1();
    void thread_zext_ln23_fu_536_p1();
    void thread_zext_ln30_1_fu_444_p1();
    void thread_zext_ln30_3_fu_712_p1();
    void thread_zext_ln30_4_fu_462_p1();
    void thread_zext_ln30_5_fu_480_p1();
    void thread_zext_ln30_6_fu_735_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
