/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.1.56
Hash     : 405a8db
Date     : Sep  3 2024
Type     : Production
Log Time   : Mon Sep  9 16:29:45 2024 GMT
#Timing report of worst 70 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: div_clk.Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : out:div_clk.outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
div_clk.C[0] (dffre at (49,42))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
div_clk.Q[0] (dffre at (49,42)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.342     1.390
| (intra 'io' routing)                                                0.733     2.123
out:div_clk.outpad[0] (.output at (49,44))                            0.000     2.123
data arrival time                                                               2.123

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.123
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.123


#Path 2
Startpoint: done_sig.Q[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:done_sig.outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing)                                                 0.000     0.894
| (intra 'clb' routing)                                                 0.000     0.894
done_sig.C[0] (dffre at (50,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                           0.154     1.048
done_sig.Q[0] (dffre at (50,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                 0.000     1.048
| (inter-block routing)                                                 0.342     1.390
| (intra 'io' routing)                                                  0.733     2.123
out:done_sig.outpad[0] (.output at (49,44))                       0.000     2.123
data arrival time                                                                 2.123

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.123
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.123


#Path 3
Startpoint: led[0].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
led[0].C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
led[0].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.284     1.332
| (intra 'io' routing)                                                0.733     2.065
out:led[0].outpad[0] (.output at (49,44))                      -0.000     2.065
data arrival time                                                               2.065

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.065
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.065


#Path 4
Startpoint: led[1].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
led[1].C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
led[1].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.284     1.332
| (intra 'io' routing)                                                0.733     2.065
out:led[1].outpad[0] (.output at (49,44))                      -0.000     2.065
data arrival time                                                               2.065

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.065
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.065


#Path 5
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
led[2].C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
led[2].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.284     1.332
| (intra 'io' routing)                                                0.733     2.065
out:led[2].outpad[0] (.output at (49,44))                      -0.000     2.065
data arrival time                                                               2.065

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.065
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.065


#Path 6
Startpoint: led[3].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
led[3].C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
led[3].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.284     1.332
| (intra 'io' routing)                                                0.733     2.065
out:led[3].outpad[0] (.output at (49,44))                      -0.000     2.065
data arrival time                                                               2.065

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.065
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.065


#Path 7
Startpoint: clk_count[7].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : div_clk.D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[7].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n68__.in[5] (.names at (50,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.173     1.526
$abc$3810$new_new_n68__.out[0] (.names at (50,31))                       0.000     1.526
| (intra 'clb' routing)                                                  0.000     1.526
| (inter-block routing)                                                  0.220     1.745
| (intra 'clb' routing)                                                  0.085     1.830
$abc$3810$new_new_n69__.in[0] (.names at (48,31))                        0.000     1.830
| (primitive '.names' combinational delay)                               0.054     1.884
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     1.884
| (intra 'clb' routing)                                                  0.000     1.884
| (inter-block routing)                                                  0.698     2.582
| (intra 'clb' routing)                                                  0.085     2.668
$abc$1903$li0_li0.in[1] (.names at (49,42))                              0.000     2.668
| (primitive '.names' combinational delay)                               0.136     2.803
$abc$1903$li0_li0.out[0] (.names at (49,42))                             0.000     2.803
| (intra 'clb' routing)                                                  0.000     2.803
div_clk.D[0] (dffre at (49,42))                                          0.000     2.803
data arrival time                                                                  2.803

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
div_clk.C[0] (dffre at (49,42))                                          0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.803
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.940


#Path 8
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[22].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$3810$new_new_n65__.in[3] (.names at (48,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.218     1.513
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.513
| (intra 'clb' routing)                                                  0.000     1.513
| (inter-block routing)                                                  0.220     1.733
| (intra 'clb' routing)                                                  0.085     1.818
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.818
| (primitive '.names' combinational delay)                               0.148     1.966
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     1.966
| (intra 'clb' routing)                                                  0.000     1.966
| (inter-block routing)                                                  0.220     2.185
| (intra 'clb' routing)                                                  0.085     2.270
$abc$1735$li22_li22.in[2] (.names at (48,31))                            0.000     2.270
| (primitive '.names' combinational delay)                               0.197     2.467
$abc$1735$li22_li22.out[0] (.names at (48,31))                           0.000     2.467
| (intra 'clb' routing)                                                  0.000     2.467
clk_count[22].D[0] (dffre at (48,31))                                    0.000     2.467
data arrival time                                                                  2.467

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[22].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.467
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.605


#Path 9
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[23].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$3810$new_new_n65__.in[3] (.names at (48,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.218     1.513
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.513
| (intra 'clb' routing)                                                  0.000     1.513
| (inter-block routing)                                                  0.220     1.733
| (intra 'clb' routing)                                                  0.085     1.818
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.818
| (primitive '.names' combinational delay)                               0.148     1.966
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     1.966
| (intra 'clb' routing)                                                  0.000     1.966
| (inter-block routing)                                                  0.220     2.185
| (intra 'clb' routing)                                                  0.085     2.270
$abc$1735$li23_li23.in[2] (.names at (48,31))                            0.000     2.270
| (primitive '.names' combinational delay)                               0.152     2.422
$abc$1735$li23_li23.out[0] (.names at (48,31))                           0.000     2.422
| (intra 'clb' routing)                                                  0.000     2.422
clk_count[23].D[0] (dffre at (48,31))                                    0.000     2.422
data arrival time                                                                  2.422

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[23].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.422
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.559


#Path 10
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[17].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$3810$new_new_n65__.in[3] (.names at (48,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.218     1.513
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.513
| (intra 'clb' routing)                                                  0.000     1.513
| (inter-block routing)                                                  0.220     1.733
| (intra 'clb' routing)                                                  0.085     1.818
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.818
| (primitive '.names' combinational delay)                               0.148     1.966
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     1.966
| (intra 'clb' routing)                                                  0.000     1.966
| (inter-block routing)                                                  0.220     2.185
| (intra 'clb' routing)                                                  0.085     2.270
$abc$1735$li17_li17.in[2] (.names at (50,31))                            0.000     2.270
| (primitive '.names' combinational delay)                               0.148     2.418
$abc$1735$li17_li17.out[0] (.names at (50,31))                           0.000     2.418
| (intra 'clb' routing)                                                  0.000     2.418
clk_count[17].D[0] (dffre at (50,31))                                    0.000     2.418
data arrival time                                                                  2.418

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[17].C[0] (dffre at (50,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.418
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.556


#Path 11
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[18].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$3810$new_new_n65__.in[3] (.names at (48,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.218     1.513
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.513
| (intra 'clb' routing)                                                  0.000     1.513
| (inter-block routing)                                                  0.220     1.733
| (intra 'clb' routing)                                                  0.085     1.818
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.818
| (primitive '.names' combinational delay)                               0.148     1.966
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     1.966
| (intra 'clb' routing)                                                  0.000     1.966
| (inter-block routing)                                                  0.220     2.185
| (intra 'clb' routing)                                                  0.085     2.270
$abc$1735$li18_li18.in[2] (.names at (50,31))                            0.000     2.270
| (primitive '.names' combinational delay)                               0.148     2.418
$abc$1735$li18_li18.out[0] (.names at (50,31))                           0.000     2.418
| (intra 'clb' routing)                                                  0.000     2.418
clk_count[18].D[0] (dffre at (50,31))                                    0.000     2.418
data arrival time                                                                  2.418

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[18].C[0] (dffre at (50,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.418
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.556


#Path 12
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[19].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$3810$new_new_n65__.in[3] (.names at (48,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.218     1.513
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.513
| (intra 'clb' routing)                                                  0.000     1.513
| (inter-block routing)                                                  0.220     1.733
| (intra 'clb' routing)                                                  0.085     1.818
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.818
| (primitive '.names' combinational delay)                               0.148     1.966
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     1.966
| (intra 'clb' routing)                                                  0.000     1.966
| (inter-block routing)                                                  0.220     2.185
| (intra 'clb' routing)                                                  0.085     2.270
$abc$1735$li19_li19.in[1] (.names at (50,31))                            0.000     2.270
| (primitive '.names' combinational delay)                               0.136     2.406
$abc$1735$li19_li19.out[0] (.names at (50,31))                           0.000     2.406
| (intra 'clb' routing)                                                  0.000     2.406
clk_count[19].D[0] (dffre at (50,31))                                    0.000     2.406
data arrival time                                                                  2.406

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[19].C[0] (dffre at (50,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.406
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.543


#Path 13
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[21].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$3810$new_new_n65__.in[3] (.names at (48,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.218     1.513
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.513
| (intra 'clb' routing)                                                  0.000     1.513
| (inter-block routing)                                                  0.220     1.733
| (intra 'clb' routing)                                                  0.085     1.818
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.818
| (primitive '.names' combinational delay)                               0.148     1.966
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     1.966
| (intra 'clb' routing)                                                  0.000     1.966
| (inter-block routing)                                                  0.220     2.185
| (intra 'clb' routing)                                                  0.085     2.270
$abc$1735$li21_li21.in[2] (.names at (48,31))                            0.000     2.270
| (primitive '.names' combinational delay)                               0.136     2.406
$abc$1735$li21_li21.out[0] (.names at (48,31))                           0.000     2.406
| (intra 'clb' routing)                                                  0.000     2.406
clk_count[21].D[0] (dffre at (48,31))                                    0.000     2.406
data arrival time                                                                  2.406

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[21].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.406
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.543


#Path 14
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[20].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$3810$new_new_n65__.in[3] (.names at (48,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.218     1.513
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.513
| (intra 'clb' routing)                                                  0.000     1.513
| (inter-block routing)                                                  0.220     1.733
| (intra 'clb' routing)                                                  0.085     1.818
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.818
| (primitive '.names' combinational delay)                               0.148     1.966
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     1.966
| (intra 'clb' routing)                                                  0.000     1.966
| (inter-block routing)                                                  0.220     2.185
| (intra 'clb' routing)                                                  0.085     2.270
$abc$1735$li20_li20.in[3] (.names at (48,31))                            0.000     2.270
| (primitive '.names' combinational delay)                               0.136     2.406
$abc$1735$li20_li20.out[0] (.names at (48,31))                           0.000     2.406
| (intra 'clb' routing)                                                  0.000     2.406
clk_count[20].D[0] (dffre at (48,31))                                    0.000     2.406
data arrival time                                                                  2.406

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[20].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.406
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.543


#Path 15
Startpoint: clk_count[7].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[9].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[7].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n68__.in[5] (.names at (50,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.173     1.526
$abc$3810$new_new_n68__.out[0] (.names at (50,31))                       0.000     1.526
| (intra 'clb' routing)                                                  0.000     1.526
| (inter-block routing)                                                  0.220     1.745
| (intra 'clb' routing)                                                  0.085     1.830
$abc$3810$new_new_n69__.in[0] (.names at (48,31))                        0.000     1.830
| (primitive '.names' combinational delay)                               0.054     1.884
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     1.884
| (intra 'clb' routing)                                                  0.000     1.884
| (inter-block routing)                                                  0.220     2.104
| (intra 'clb' routing)                                                  0.085     2.189
$abc$1735$li09_li09.in[1] (.names at (49,31))                            0.000     2.189
| (primitive '.names' combinational delay)                               0.197     2.386
$abc$1735$li09_li09.out[0] (.names at (49,31))                           0.000     2.386
| (intra 'clb' routing)                                                  0.000     2.386
clk_count[9].D[0] (dffre at (49,31))                                     0.000     2.386
data arrival time                                                                  2.386

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[9].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.386
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.523


#Path 16
Startpoint: clk_count[7].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[8].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[7].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n68__.in[5] (.names at (50,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.173     1.526
$abc$3810$new_new_n68__.out[0] (.names at (50,31))                       0.000     1.526
| (intra 'clb' routing)                                                  0.000     1.526
| (inter-block routing)                                                  0.220     1.745
| (intra 'clb' routing)                                                  0.085     1.830
$abc$3810$new_new_n69__.in[0] (.names at (48,31))                        0.000     1.830
| (primitive '.names' combinational delay)                               0.054     1.884
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     1.884
| (intra 'clb' routing)                                                  0.000     1.884
| (inter-block routing)                                                  0.220     2.104
| (intra 'clb' routing)                                                  0.085     2.189
$abc$1735$li08_li08.in[2] (.names at (49,31))                            0.000     2.189
| (primitive '.names' combinational delay)                               0.197     2.386
$abc$1735$li08_li08.out[0] (.names at (49,31))                           0.000     2.386
| (intra 'clb' routing)                                                  0.000     2.386
clk_count[8].D[0] (dffre at (49,31))                                     0.000     2.386
data arrival time                                                                  2.386

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[8].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.386
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.523


#Path 17
Startpoint: clk_count[7].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[6].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[7].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n68__.in[5] (.names at (50,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.173     1.526
$abc$3810$new_new_n68__.out[0] (.names at (50,31))                       0.000     1.526
| (intra 'clb' routing)                                                  0.000     1.526
| (inter-block routing)                                                  0.220     1.745
| (intra 'clb' routing)                                                  0.085     1.830
$abc$3810$new_new_n69__.in[0] (.names at (48,31))                        0.000     1.830
| (primitive '.names' combinational delay)                               0.054     1.884
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     1.884
| (intra 'clb' routing)                                                  0.000     1.884
| (inter-block routing)                                                  0.220     2.104
| (intra 'clb' routing)                                                  0.085     2.189
$abc$1735$li06_li06.in[1] (.names at (49,31))                            0.000     2.189
| (primitive '.names' combinational delay)                               0.197     2.386
$abc$1735$li06_li06.out[0] (.names at (49,31))                           0.000     2.386
| (intra 'clb' routing)                                                  0.000     2.386
clk_count[6].D[0] (dffre at (49,31))                                     0.000     2.386
data arrival time                                                                  2.386

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[6].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.386
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.523


#Path 18
Startpoint: clk_count[7].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[5].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[7].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n68__.in[5] (.names at (50,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.173     1.526
$abc$3810$new_new_n68__.out[0] (.names at (50,31))                       0.000     1.526
| (intra 'clb' routing)                                                  0.000     1.526
| (inter-block routing)                                                  0.220     1.745
| (intra 'clb' routing)                                                  0.085     1.830
$abc$3810$new_new_n69__.in[0] (.names at (48,31))                        0.000     1.830
| (primitive '.names' combinational delay)                               0.054     1.884
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     1.884
| (intra 'clb' routing)                                                  0.000     1.884
| (inter-block routing)                                                  0.220     2.104
| (intra 'clb' routing)                                                  0.085     2.189
$abc$1735$li05_li05.in[2] (.names at (49,31))                            0.000     2.189
| (primitive '.names' combinational delay)                               0.197     2.386
$abc$1735$li05_li05.out[0] (.names at (49,31))                           0.000     2.386
| (intra 'clb' routing)                                                  0.000     2.386
clk_count[5].D[0] (dffre at (49,31))                                     0.000     2.386
data arrival time                                                                  2.386

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.386
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.523


#Path 19
Startpoint: clk_count[7].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[0].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[7].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n68__.in[5] (.names at (50,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.173     1.526
$abc$3810$new_new_n68__.out[0] (.names at (50,31))                       0.000     1.526
| (intra 'clb' routing)                                                  0.000     1.526
| (inter-block routing)                                                  0.220     1.745
| (intra 'clb' routing)                                                  0.085     1.830
$abc$3810$new_new_n69__.in[0] (.names at (48,31))                        0.000     1.830
| (primitive '.names' combinational delay)                               0.054     1.884
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     1.884
| (intra 'clb' routing)                                                  0.000     1.884
| (inter-block routing)                                                  0.220     2.104
| (intra 'clb' routing)                                                  0.085     2.189
$abc$1735$li00_li00.in[0] (.names at (50,31))                            0.000     2.189
| (primitive '.names' combinational delay)                               0.148     2.337
$abc$1735$li00_li00.out[0] (.names at (50,31))                           0.000     2.337
| (intra 'clb' routing)                                                  0.000     2.337
clk_count[0].D[0] (dffre at (50,31))                                     0.000     2.337
data arrival time                                                                  2.337

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[0].C[0] (dffre at (50,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.337
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.474


#Path 20
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[13].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.218     1.571
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.571
| (intra 'clb' routing)                                                  0.085     1.656
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.656
| (primitive '.names' combinational delay)                               0.135     1.792
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     1.792
| (intra 'clb' routing)                                                  0.000     1.792
| (inter-block routing)                                                  0.220     2.011
| (intra 'clb' routing)                                                  0.085     2.097
$abc$1735$li13_li13.in[2] (.names at (48,31))                            0.000     2.097
| (primitive '.names' combinational delay)                               0.136     2.232
$abc$1735$li13_li13.out[0] (.names at (48,31))                           0.000     2.232
| (intra 'clb' routing)                                                  0.000     2.232
clk_count[13].D[0] (dffre at (48,31))                                    0.000     2.232
data arrival time                                                                  2.232

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[13].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.232
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.369


#Path 21
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[14].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.218     1.571
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.571
| (intra 'clb' routing)                                                  0.085     1.656
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.656
| (primitive '.names' combinational delay)                               0.135     1.792
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     1.792
| (intra 'clb' routing)                                                  0.000     1.792
| (inter-block routing)                                                  0.220     2.011
| (intra 'clb' routing)                                                  0.085     2.097
$abc$1735$li14_li14.in[2] (.names at (48,31))                            0.000     2.097
| (primitive '.names' combinational delay)                               0.136     2.232
$abc$1735$li14_li14.out[0] (.names at (48,31))                           0.000     2.232
| (intra 'clb' routing)                                                  0.000     2.232
clk_count[14].D[0] (dffre at (48,31))                                    0.000     2.232
data arrival time                                                                  2.232

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.232
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.369


#Path 22
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[15].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.218     1.571
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.571
| (intra 'clb' routing)                                                  0.085     1.656
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.656
| (primitive '.names' combinational delay)                               0.135     1.792
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     1.792
| (intra 'clb' routing)                                                  0.000     1.792
| (inter-block routing)                                                  0.220     2.011
| (intra 'clb' routing)                                                  0.085     2.097
$abc$1735$li15_li15.in[2] (.names at (48,31))                            0.000     2.097
| (primitive '.names' combinational delay)                               0.103     2.199
$abc$1735$li15_li15.out[0] (.names at (48,31))                           0.000     2.199
| (intra 'clb' routing)                                                  0.000     2.199
clk_count[15].D[0] (dffre at (48,31))                                    0.000     2.199
data arrival time                                                                  2.199

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[15].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.199
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.336


#Path 23
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[12].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.218     1.571
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.571
| (intra 'clb' routing)                                                  0.085     1.656
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.656
| (primitive '.names' combinational delay)                               0.135     1.792
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     1.792
| (intra 'clb' routing)                                                  0.000     1.792
| (inter-block routing)                                                  0.162     1.953
| (intra 'clb' routing)                                                  0.085     2.039
$abc$1735$li12_li12.in[1] (.names at (49,31))                            0.000     2.039
| (primitive '.names' combinational delay)                               0.152     2.190
$abc$1735$li12_li12.out[0] (.names at (49,31))                           0.000     2.190
| (intra 'clb' routing)                                                  0.000     2.190
clk_count[12].D[0] (dffre at (49,31))                                    0.000     2.190
data arrival time                                                                  2.190

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[12].C[0] (dffre at (49,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.190
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.328


#Path 24
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[11].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.218     1.571
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.571
| (intra 'clb' routing)                                                  0.085     1.656
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.656
| (primitive '.names' combinational delay)                               0.135     1.792
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     1.792
| (intra 'clb' routing)                                                  0.085     1.877
$abc$1735$li11_li11.in[1] (.names at (49,31))                            0.000     1.877
| (primitive '.names' combinational delay)                               0.148     2.025
$abc$1735$li11_li11.out[0] (.names at (49,31))                           0.000     2.025
| (intra 'clb' routing)                                                  0.000     2.025
clk_count[11].D[0] (dffre at (49,31))                                    0.000     2.025
data arrival time                                                                  2.025

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[11].C[0] (dffre at (49,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.025
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.162


#Path 25
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[10].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.218     1.571
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.571
| (intra 'clb' routing)                                                  0.085     1.656
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.656
| (primitive '.names' combinational delay)                               0.135     1.792
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     1.792
| (intra 'clb' routing)                                                  0.085     1.877
$abc$1735$li10_li10.in[1] (.names at (49,31))                            0.000     1.877
| (primitive '.names' combinational delay)                               0.148     2.025
$abc$1735$li10_li10.out[0] (.names at (49,31))                           0.000     2.025
| (intra 'clb' routing)                                                  0.000     2.025
clk_count[10].D[0] (dffre at (49,31))                                    0.000     2.025
data arrival time                                                                  2.025

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.025
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.162


#Path 26
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[16].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$3810$new_new_n65__.in[3] (.names at (48,31))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.218     1.513
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.513
| (intra 'clb' routing)                                                  0.000     1.513
| (inter-block routing)                                                  0.220     1.733
| (intra 'clb' routing)                                                  0.085     1.818
$abc$1735$li16_li16.in[3] (.names at (49,31))                            0.000     1.818
| (primitive '.names' combinational delay)                               0.148     1.966
$abc$1735$li16_li16.out[0] (.names at (49,31))                           0.000     1.966
| (intra 'clb' routing)                                                  0.000     1.966
clk_count[16].D[0] (dffre at (49,31))                                    0.000     1.966
data arrival time                                                                  1.966

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[16].C[0] (dffre at (49,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.966
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.103


#Path 27
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[19].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[19].R[0] (dffre at (50,31))                                 0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[19].C[0] (dffre at (50,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 28
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[12].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[12].R[0] (dffre at (49,31))                                 0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[12].C[0] (dffre at (49,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 29
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[11].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[11].R[0] (dffre at (49,31))                                 0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[11].C[0] (dffre at (49,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 30
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[10].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[10].R[0] (dffre at (49,31))                                 0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 31
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[9].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[9].R[0] (dffre at (49,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[9].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 32
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[8].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[8].R[0] (dffre at (49,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 33
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[7].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[7].R[0] (dffre at (49,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 34
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[6].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[6].R[0] (dffre at (49,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[6].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 35
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[5].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[5].R[0] (dffre at (49,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 36
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[16].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[16].R[0] (dffre at (49,31))                                 0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[16].C[0] (dffre at (49,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 37
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[17].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[17].R[0] (dffre at (50,31))                                 0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[17].C[0] (dffre at (50,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 38
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[18].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[18].R[0] (dffre at (50,31))                                 0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[18].C[0] (dffre at (50,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 39
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[4].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[4].R[0] (dffre at (50,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[4].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 40
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[3].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[3].R[0] (dffre at (50,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[3].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 41
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[2].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[2].R[0] (dffre at (49,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 42
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[1].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[1].R[0] (dffre at (50,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 43
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[0].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.817     1.711
| (intra 'clb' routing)                                               0.085     1.797
clk_count[0].R[0] (dffre at (50,31))                                  0.000     1.797
data arrival time                                                               1.797

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[0].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.797
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.934


#Path 44
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[7].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.220     1.268
| (intra 'clb' routing)                                                  0.085     1.353
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.353
| (primitive '.names' combinational delay)                               0.218     1.571
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.571
| (intra 'clb' routing)                                                  0.085     1.656
$abc$1735$li07_li07.in[1] (.names at (49,31))                            0.000     1.656
| (primitive '.names' combinational delay)                               0.135     1.792
$abc$1735$li07_li07.out[0] (.names at (49,31))                           0.000     1.792
| (intra 'clb' routing)                                                  0.000     1.792
clk_count[7].D[0] (dffre at (49,31))                                     0.000     1.792
data arrival time                                                                  1.792

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.792
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.929


#Path 45
Startpoint: state.Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : done_sig.E[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
state.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.162     1.210
| (intra 'clb' routing)                                              0.085     1.295
$abc$1879$new_n30_.in[1] (.names at (49,43))                        -0.000     1.295
| (primitive '.names' combinational delay)                           0.152     1.447
$abc$1879$new_n30_.out[0] (.names at (49,43))                        0.000     1.447
| (intra 'clb' routing)                                              0.000     1.447
| (inter-block routing)                                              0.220     1.666
| (intra 'clb' routing)                                              0.085     1.752
done_sig.E[0] (dffre at (50,43))                               0.000     1.752
data arrival time                                                              1.752

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
done_sig.C[0] (dffre at (50,43))                               0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.752
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.889


#Path 46
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[20].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.756     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[20].R[0] (dffre at (48,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[20].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 47
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[21].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.756     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[21].R[0] (dffre at (48,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[21].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 48
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[22].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.756     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[22].R[0] (dffre at (48,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[22].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 49
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[23].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.756     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[23].R[0] (dffre at (48,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[23].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 50
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[15].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.756     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[15].R[0] (dffre at (48,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[15].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 51
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[14].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.756     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[14].R[0] (dffre at (48,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 52
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[13].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.756     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[13].R[0] (dffre at (48,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[13].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 53
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : done_sig.E[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.342     1.236
| (intra 'clb' routing)                                              0.085     1.321
$abc$1879$new_n30_.in[0] (.names at (49,43))                         0.000     1.321
| (primitive '.names' combinational delay)                           0.090     1.411
$abc$1879$new_n30_.out[0] (.names at (49,43))                        0.000     1.411
| (intra 'clb' routing)                                              0.000     1.411
| (inter-block routing)                                              0.220     1.631
| (intra 'clb' routing)                                              0.085     1.716
done_sig.E[0] (dffre at (50,43))                               0.000     1.716
data arrival time                                                              1.716

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
done_sig.C[0] (dffre at (50,43))                               0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.716
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.853


#Path 54
Startpoint: clk_count[2].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[4].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
clk_count[2].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.220     1.268
| (intra 'clb' routing)                                               0.085     1.353
$abc$1735$li04_li04.in[1] (.names at (50,31))                         0.000     1.353
| (primitive '.names' combinational delay)                            0.218     1.571
$abc$1735$li04_li04.out[0] (.names at (50,31))                        0.000     1.571
| (intra 'clb' routing)                                               0.000     1.571
clk_count[4].D[0] (dffre at (50,31))                                  0.000     1.571
data arrival time                                                               1.571

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[4].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.571
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.708


#Path 55
Startpoint: clk_count[2].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[3].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
clk_count[2].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.220     1.268
| (intra 'clb' routing)                                               0.085     1.353
$abc$1735$li03_li03.in[1] (.names at (50,31))                         0.000     1.353
| (primitive '.names' combinational delay)                            0.218     1.571
$abc$1735$li03_li03.out[0] (.names at (50,31))                        0.000     1.571
| (intra 'clb' routing)                                               0.000     1.571
clk_count[3].D[0] (dffre at (50,31))                                  0.000     1.571
data arrival time                                                               1.571

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[3].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.571
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.708


#Path 56
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[2].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (inter-block routing)                                               0.220     1.268
| (intra 'clb' routing)                                               0.085     1.353
$abc$1735$li02_li02.in[1] (.names at (49,31))                         0.000     1.353
| (primitive '.names' combinational delay)                            0.218     1.571
$abc$1735$li02_li02.out[0] (.names at (49,31))                        0.000     1.571
| (intra 'clb' routing)                                               0.000     1.571
clk_count[2].D[0] (dffre at (49,31))                                  0.000     1.571
data arrival time                                                               1.571

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.571
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.708


#Path 57
Startpoint: led[1].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[1].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[1].C[0] (dffre at (49,43))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
led[1].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.162     1.210
| (intra 'clb' routing)                                              0.085     1.295
$abc$1879$li1_li1.in[0] (.names at (49,43))                         -0.000     1.295
| (primitive '.names' combinational delay)                           0.218     1.513
$abc$1879$li1_li1.out[0] (.names at (49,43))                         0.000     1.513
| (intra 'clb' routing)                                              0.000     1.513
led[1].D[0] (dffre at (49,43))                                 0.000     1.513
data arrival time                                                              1.513

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[1].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.513
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.650


#Path 58
Startpoint: state.Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[0].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
state.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.162     1.210
| (intra 'clb' routing)                                              0.085     1.295
$abc$1879$li0_li0.in[0] (.names at (49,43))                         -0.000     1.295
| (primitive '.names' combinational delay)                           0.197     1.492
$abc$1879$li0_li0.out[0] (.names at (49,43))                         0.000     1.492
| (intra 'clb' routing)                                              0.000     1.492
led[0].D[0] (dffre at (49,43))                                 0.000     1.492
data arrival time                                                              1.492

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[0].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.492
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.629


#Path 59
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[2].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
led[2].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.162     1.210
| (intra 'clb' routing)                                              0.085     1.295
$abc$1879$li2_li2.in[0] (.names at (49,43))                         -0.000     1.295
| (primitive '.names' combinational delay)                           0.197     1.492
$abc$1879$li2_li2.out[0] (.names at (49,43))                         0.000     1.492
| (intra 'clb' routing)                                              0.000     1.492
led[2].D[0] (dffre at (49,43))                                 0.000     1.492
data arrival time                                                              1.492

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.492
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.629


#Path 60
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[3].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
led[2].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.162     1.210
| (intra 'clb' routing)                                              0.085     1.295
$abc$1879$li3_li3.in[3] (.names at (49,43))                         -0.000     1.295
| (primitive '.names' combinational delay)                           0.197     1.492
$abc$1879$li3_li3.out[0] (.names at (49,43))                         0.000     1.492
| (intra 'clb' routing)                                              0.000     1.492
led[3].D[0] (dffre at (49,43))                                 0.000     1.492
data arrival time                                                              1.492

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[3].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.492
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.629


#Path 61
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : div_clk.D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.399     1.294
| (intra 'clb' routing)                                               0.085     1.379
$abc$1903$li0_li0.in[2] (.names at (49,42))                           0.000     1.379
| (primitive '.names' combinational delay)                            0.099     1.478
$abc$1903$li0_li0.out[0] (.names at (49,42))                          0.000     1.478
| (intra 'clb' routing)                                               0.000     1.478
div_clk.D[0] (dffre at (49,42))                                       0.000     1.478
data arrival time                                                               1.478

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
div_clk.C[0] (dffre at (49,42))                                       0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.478
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.615


#Path 62
Startpoint: state.Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : done_sig.D[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
state.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.220     1.268
| (intra 'clb' routing)                                              0.184     1.452
done_sig.D[0] (dffre at (50,43))                               0.000     1.452
data arrival time                                                              1.452

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
done_sig.C[0] (dffre at (50,43))                               0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.452
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.589


#Path 63
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : state.D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
led[2].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (inter-block routing)                                              0.162     1.210
| (intra 'clb' routing)                                              0.085     1.295
$abc$1879$li4_li4.in[4] (.names at (49,43))                         -0.000     1.295
| (primitive '.names' combinational delay)                           0.152     1.447
$abc$1879$li4_li4.out[0] (.names at (49,43))                         0.000     1.447
| (intra 'clb' routing)                                              0.000     1.447
state.D[0] (dffre at (49,43))                                        0.000     1.447
data arrival time                                                              1.447

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.447
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.584


#Path 64
Startpoint: go_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : state.D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
go_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.342     1.236
| (intra 'clb' routing)                                              0.085     1.321
$abc$1879$li4_li4.in[1] (.names at (49,43))                          0.000     1.321
| (primitive '.names' combinational delay)                           0.090     1.411
$abc$1879$li4_li4.out[0] (.names at (49,43))                         0.000     1.411
| (intra 'clb' routing)                                              0.000     1.411
state.D[0] (dffre at (49,43))                                        0.000     1.411
data arrival time                                                              1.411

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.411
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.548


#Path 65
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : state.R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.342     1.236
| (intra 'clb' routing)                                              0.085     1.321
state.R[0] (dffre at (49,43))                                        0.000     1.321
data arrival time                                                              1.321

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.321
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.458


#Path 66
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[3].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.342     1.236
| (intra 'clb' routing)                                              0.085     1.321
led[3].R[0] (dffre at (49,43))                                 0.000     1.321
data arrival time                                                              1.321

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[3].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.321
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.458


#Path 67
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[2].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.342     1.236
| (intra 'clb' routing)                                              0.085     1.321
led[2].R[0] (dffre at (49,43))                                 0.000     1.321
data arrival time                                                              1.321

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.321
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.458


#Path 68
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[1].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.342     1.236
| (intra 'clb' routing)                                              0.085     1.321
led[1].R[0] (dffre at (49,43))                                 0.000     1.321
data arrival time                                                              1.321

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[1].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.321
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.458


#Path 69
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[0].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.342     1.236
| (intra 'clb' routing)                                              0.085     1.321
led[0].R[0] (dffre at (49,43))                                 0.000     1.321
data arrival time                                                              1.321

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[0].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.321
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.458


#Path 70
Startpoint: clk_count[0].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[1].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[0].C[0] (dffre at (50,31))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
clk_count[0].Q[0] (dffre at (50,31)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.085     1.133
$abc$1735$li01_li01.in[1] (.names at (50,31))                         0.000     1.133
| (primitive '.names' combinational delay)                            0.135     1.269
$abc$1735$li01_li01.out[0] (.names at (50,31))                        0.000     1.269
| (intra 'clb' routing)                                               0.000     1.269
clk_count[1].D[0] (dffre at (50,31))                                  0.000     1.269
data arrival time                                                               1.269

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing)                                               0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.269
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.406


#End of timing report
