Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Sep 28 22:11:40 2022
| Host             : DESKTOP-KLPNQ97 running 64-bit major release  (build 9200)
| Command          : report_power -file arm_wrapper_power_routed.rpt -pb arm_wrapper_power_summary_routed.pb -rpx arm_wrapper_power_routed.rpx
| Design           : arm_wrapper
| Device           : xc7z100ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.871        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.630        |
| Device Static (W)        | 0.242        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 81.7         |
| Junction Temperature (C) | 28.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.042 |        4 |       --- |             --- |
| Slice Logic              |     0.021 |    20212 |       --- |             --- |
|   LUT as Distributed RAM |     0.010 |     1934 |    108200 |            1.79 |
|   LUT as Logic           |     0.009 |     5718 |    277400 |            2.06 |
|   F7/F8 Muxes            |    <0.001 |      859 |    277400 |            0.31 |
|   Register               |    <0.001 |     8452 |    554800 |            1.52 |
|   CARRY4                 |    <0.001 |      190 |     69350 |            0.27 |
|   LUT as Shift Register  |    <0.001 |      496 |    108200 |            0.46 |
|   Others                 |     0.000 |     1051 |       --- |             --- |
| Signals                  |     0.019 |    13479 |       --- |             --- |
| Block RAM                |     0.009 |       16 |       755 |            2.12 |
| I/O                      |    <0.001 |        4 |       362 |            1.10 |
| PS7                      |     1.537 |        1 |       --- |             --- |
| Static Power             |     0.242 |          |           |                 |
| Total                    |     1.871 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.165 |       0.091 |      0.075 |
| Vccaux    |       1.800 |     0.042 |       0.000 |      0.042 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.738 |       0.721 |      0.018 |
| Vccpaux   |       1.800 |     0.062 |       0.052 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]               |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| arm_wrapper                                                                                       |     1.630 |
|   arm_i                                                                                           |     1.608 |
|     axi_dma_0                                                                                     |     0.010 |
|       U0                                                                                          |     0.010 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_MSTR_PCC                                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_XD_FIFO                                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                 |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_read_item_and_tid_0                                                                       |     0.030 |
|       inst                                                                                        |     0.030 |
|         axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst                                         |     0.030 |
|           twu_reg_0_127_0_0                                                                       |    <0.001 |
|           twu_reg_0_127_10_10                                                                     |    <0.001 |
|           twu_reg_0_127_11_11                                                                     |    <0.001 |
|           twu_reg_0_127_12_12                                                                     |    <0.001 |
|           twu_reg_0_127_13_13                                                                     |    <0.001 |
|           twu_reg_0_127_14_14                                                                     |    <0.001 |
|           twu_reg_0_127_15_15                                                                     |    <0.001 |
|           twu_reg_0_127_16_16                                                                     |    <0.001 |
|           twu_reg_0_127_17_17                                                                     |    <0.001 |
|           twu_reg_0_127_18_18                                                                     |    <0.001 |
|           twu_reg_0_127_19_19                                                                     |    <0.001 |
|           twu_reg_0_127_1_1                                                                       |    <0.001 |
|           twu_reg_0_127_20_20                                                                     |    <0.001 |
|           twu_reg_0_127_21_21                                                                     |    <0.001 |
|           twu_reg_0_127_22_22                                                                     |    <0.001 |
|           twu_reg_0_127_23_23                                                                     |    <0.001 |
|           twu_reg_0_127_24_24                                                                     |    <0.001 |
|           twu_reg_0_127_25_25                                                                     |    <0.001 |
|           twu_reg_0_127_26_26                                                                     |    <0.001 |
|           twu_reg_0_127_27_27                                                                     |    <0.001 |
|           twu_reg_0_127_28_28                                                                     |    <0.001 |
|           twu_reg_0_127_29_29                                                                     |    <0.001 |
|           twu_reg_0_127_2_2                                                                       |    <0.001 |
|           twu_reg_0_127_30_30                                                                     |    <0.001 |
|           twu_reg_0_127_31_31                                                                     |    <0.001 |
|           twu_reg_0_127_3_3                                                                       |    <0.001 |
|           twu_reg_0_127_4_4                                                                       |    <0.001 |
|           twu_reg_0_127_5_5                                                                       |    <0.001 |
|           twu_reg_0_127_6_6                                                                       |    <0.001 |
|           twu_reg_0_127_7_7                                                                       |    <0.001 |
|           twu_reg_0_127_8_8                                                                       |    <0.001 |
|           twu_reg_0_127_9_9                                                                       |    <0.001 |
|           twu_reg_0_15_0_0                                                                        |    <0.001 |
|           twu_reg_0_15_0_0__0                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__1                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__10                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__11                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__12                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__13                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__14                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__15                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__16                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__17                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__18                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__19                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__2                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__20                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__21                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__22                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__23                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__24                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__25                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__26                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__27                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__28                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__29                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__3                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__30                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__31                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__32                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__33                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__34                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__35                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__36                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__37                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__38                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__39                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__4                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__40                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__41                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__42                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__43                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__44                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__45                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__46                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__47                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__48                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__49                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__5                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__50                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__51                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__52                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__53                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__54                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__55                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__56                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__57                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__58                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__59                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__6                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__60                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__61                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__62                                                                    |    <0.001 |
|           twu_reg_0_15_0_0__7                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__8                                                                     |    <0.001 |
|           twu_reg_0_15_0_0__9                                                                     |    <0.001 |
|           twu_reg_1024_1151_0_0                                                                   |    <0.001 |
|           twu_reg_1024_1151_10_10                                                                 |    <0.001 |
|           twu_reg_1024_1151_11_11                                                                 |    <0.001 |
|           twu_reg_1024_1151_12_12                                                                 |    <0.001 |
|           twu_reg_1024_1151_13_13                                                                 |    <0.001 |
|           twu_reg_1024_1151_14_14                                                                 |    <0.001 |
|           twu_reg_1024_1151_15_15                                                                 |    <0.001 |
|           twu_reg_1024_1151_16_16                                                                 |    <0.001 |
|           twu_reg_1024_1151_17_17                                                                 |    <0.001 |
|           twu_reg_1024_1151_18_18                                                                 |    <0.001 |
|           twu_reg_1024_1151_19_19                                                                 |    <0.001 |
|           twu_reg_1024_1151_1_1                                                                   |    <0.001 |
|           twu_reg_1024_1151_20_20                                                                 |    <0.001 |
|           twu_reg_1024_1151_21_21                                                                 |    <0.001 |
|           twu_reg_1024_1151_22_22                                                                 |    <0.001 |
|           twu_reg_1024_1151_23_23                                                                 |    <0.001 |
|           twu_reg_1024_1151_24_24                                                                 |    <0.001 |
|           twu_reg_1024_1151_25_25                                                                 |    <0.001 |
|           twu_reg_1024_1151_26_26                                                                 |    <0.001 |
|           twu_reg_1024_1151_27_27                                                                 |    <0.001 |
|           twu_reg_1024_1151_28_28                                                                 |    <0.001 |
|           twu_reg_1024_1151_29_29                                                                 |    <0.001 |
|           twu_reg_1024_1151_2_2                                                                   |    <0.001 |
|           twu_reg_1024_1151_30_30                                                                 |    <0.001 |
|           twu_reg_1024_1151_31_31                                                                 |    <0.001 |
|           twu_reg_1024_1151_3_3                                                                   |    <0.001 |
|           twu_reg_1024_1151_4_4                                                                   |    <0.001 |
|           twu_reg_1024_1151_5_5                                                                   |    <0.001 |
|           twu_reg_1024_1151_6_6                                                                   |    <0.001 |
|           twu_reg_1024_1151_7_7                                                                   |    <0.001 |
|           twu_reg_1024_1151_8_8                                                                   |    <0.001 |
|           twu_reg_1024_1151_9_9                                                                   |    <0.001 |
|           twu_reg_1152_1279_0_0                                                                   |    <0.001 |
|           twu_reg_1152_1279_10_10                                                                 |    <0.001 |
|           twu_reg_1152_1279_11_11                                                                 |    <0.001 |
|           twu_reg_1152_1279_12_12                                                                 |    <0.001 |
|           twu_reg_1152_1279_13_13                                                                 |    <0.001 |
|           twu_reg_1152_1279_14_14                                                                 |    <0.001 |
|           twu_reg_1152_1279_15_15                                                                 |    <0.001 |
|           twu_reg_1152_1279_16_16                                                                 |    <0.001 |
|           twu_reg_1152_1279_17_17                                                                 |    <0.001 |
|           twu_reg_1152_1279_18_18                                                                 |    <0.001 |
|           twu_reg_1152_1279_19_19                                                                 |    <0.001 |
|           twu_reg_1152_1279_1_1                                                                   |    <0.001 |
|           twu_reg_1152_1279_20_20                                                                 |    <0.001 |
|           twu_reg_1152_1279_21_21                                                                 |    <0.001 |
|           twu_reg_1152_1279_22_22                                                                 |    <0.001 |
|           twu_reg_1152_1279_23_23                                                                 |    <0.001 |
|           twu_reg_1152_1279_24_24                                                                 |    <0.001 |
|           twu_reg_1152_1279_25_25                                                                 |    <0.001 |
|           twu_reg_1152_1279_26_26                                                                 |    <0.001 |
|           twu_reg_1152_1279_27_27                                                                 |    <0.001 |
|           twu_reg_1152_1279_28_28                                                                 |    <0.001 |
|           twu_reg_1152_1279_29_29                                                                 |    <0.001 |
|           twu_reg_1152_1279_2_2                                                                   |    <0.001 |
|           twu_reg_1152_1279_30_30                                                                 |    <0.001 |
|           twu_reg_1152_1279_31_31                                                                 |    <0.001 |
|           twu_reg_1152_1279_3_3                                                                   |    <0.001 |
|           twu_reg_1152_1279_4_4                                                                   |    <0.001 |
|           twu_reg_1152_1279_5_5                                                                   |    <0.001 |
|           twu_reg_1152_1279_6_6                                                                   |    <0.001 |
|           twu_reg_1152_1279_7_7                                                                   |    <0.001 |
|           twu_reg_1152_1279_8_8                                                                   |    <0.001 |
|           twu_reg_1152_1279_9_9                                                                   |    <0.001 |
|           twu_reg_1280_1407_0_0                                                                   |    <0.001 |
|           twu_reg_1280_1407_10_10                                                                 |    <0.001 |
|           twu_reg_1280_1407_11_11                                                                 |    <0.001 |
|           twu_reg_1280_1407_12_12                                                                 |    <0.001 |
|           twu_reg_1280_1407_13_13                                                                 |    <0.001 |
|           twu_reg_1280_1407_14_14                                                                 |    <0.001 |
|           twu_reg_1280_1407_15_15                                                                 |    <0.001 |
|           twu_reg_1280_1407_16_16                                                                 |    <0.001 |
|           twu_reg_1280_1407_17_17                                                                 |    <0.001 |
|           twu_reg_1280_1407_18_18                                                                 |    <0.001 |
|           twu_reg_1280_1407_19_19                                                                 |    <0.001 |
|           twu_reg_1280_1407_1_1                                                                   |    <0.001 |
|           twu_reg_1280_1407_20_20                                                                 |    <0.001 |
|           twu_reg_1280_1407_21_21                                                                 |    <0.001 |
|           twu_reg_1280_1407_22_22                                                                 |    <0.001 |
|           twu_reg_1280_1407_23_23                                                                 |    <0.001 |
|           twu_reg_1280_1407_24_24                                                                 |    <0.001 |
|           twu_reg_1280_1407_25_25                                                                 |    <0.001 |
|           twu_reg_1280_1407_26_26                                                                 |    <0.001 |
|           twu_reg_1280_1407_27_27                                                                 |    <0.001 |
|           twu_reg_1280_1407_28_28                                                                 |    <0.001 |
|           twu_reg_1280_1407_29_29                                                                 |    <0.001 |
|           twu_reg_1280_1407_2_2                                                                   |    <0.001 |
|           twu_reg_1280_1407_30_30                                                                 |    <0.001 |
|           twu_reg_1280_1407_31_31                                                                 |    <0.001 |
|           twu_reg_1280_1407_3_3                                                                   |    <0.001 |
|           twu_reg_1280_1407_4_4                                                                   |    <0.001 |
|           twu_reg_1280_1407_5_5                                                                   |    <0.001 |
|           twu_reg_1280_1407_6_6                                                                   |    <0.001 |
|           twu_reg_1280_1407_7_7                                                                   |    <0.001 |
|           twu_reg_1280_1407_8_8                                                                   |    <0.001 |
|           twu_reg_1280_1407_9_9                                                                   |    <0.001 |
|           twu_reg_128_255_0_0                                                                     |    <0.001 |
|           twu_reg_128_255_10_10                                                                   |    <0.001 |
|           twu_reg_128_255_11_11                                                                   |    <0.001 |
|           twu_reg_128_255_12_12                                                                   |    <0.001 |
|           twu_reg_128_255_13_13                                                                   |    <0.001 |
|           twu_reg_128_255_14_14                                                                   |    <0.001 |
|           twu_reg_128_255_15_15                                                                   |    <0.001 |
|           twu_reg_128_255_16_16                                                                   |    <0.001 |
|           twu_reg_128_255_17_17                                                                   |    <0.001 |
|           twu_reg_128_255_18_18                                                                   |    <0.001 |
|           twu_reg_128_255_19_19                                                                   |    <0.001 |
|           twu_reg_128_255_1_1                                                                     |    <0.001 |
|           twu_reg_128_255_20_20                                                                   |    <0.001 |
|           twu_reg_128_255_21_21                                                                   |    <0.001 |
|           twu_reg_128_255_22_22                                                                   |    <0.001 |
|           twu_reg_128_255_23_23                                                                   |    <0.001 |
|           twu_reg_128_255_24_24                                                                   |    <0.001 |
|           twu_reg_128_255_25_25                                                                   |    <0.001 |
|           twu_reg_128_255_26_26                                                                   |    <0.001 |
|           twu_reg_128_255_27_27                                                                   |    <0.001 |
|           twu_reg_128_255_28_28                                                                   |    <0.001 |
|           twu_reg_128_255_29_29                                                                   |    <0.001 |
|           twu_reg_128_255_2_2                                                                     |    <0.001 |
|           twu_reg_128_255_30_30                                                                   |    <0.001 |
|           twu_reg_128_255_31_31                                                                   |    <0.001 |
|           twu_reg_128_255_3_3                                                                     |    <0.001 |
|           twu_reg_128_255_4_4                                                                     |    <0.001 |
|           twu_reg_128_255_5_5                                                                     |    <0.001 |
|           twu_reg_128_255_6_6                                                                     |    <0.001 |
|           twu_reg_128_255_7_7                                                                     |    <0.001 |
|           twu_reg_128_255_8_8                                                                     |    <0.001 |
|           twu_reg_128_255_9_9                                                                     |    <0.001 |
|           twu_reg_1408_1535_0_0                                                                   |    <0.001 |
|           twu_reg_1408_1535_10_10                                                                 |    <0.001 |
|           twu_reg_1408_1535_11_11                                                                 |    <0.001 |
|           twu_reg_1408_1535_12_12                                                                 |    <0.001 |
|           twu_reg_1408_1535_13_13                                                                 |    <0.001 |
|           twu_reg_1408_1535_14_14                                                                 |    <0.001 |
|           twu_reg_1408_1535_15_15                                                                 |    <0.001 |
|           twu_reg_1408_1535_16_16                                                                 |    <0.001 |
|           twu_reg_1408_1535_17_17                                                                 |    <0.001 |
|           twu_reg_1408_1535_18_18                                                                 |    <0.001 |
|           twu_reg_1408_1535_19_19                                                                 |    <0.001 |
|           twu_reg_1408_1535_1_1                                                                   |    <0.001 |
|           twu_reg_1408_1535_20_20                                                                 |    <0.001 |
|           twu_reg_1408_1535_21_21                                                                 |    <0.001 |
|           twu_reg_1408_1535_22_22                                                                 |    <0.001 |
|           twu_reg_1408_1535_23_23                                                                 |    <0.001 |
|           twu_reg_1408_1535_24_24                                                                 |    <0.001 |
|           twu_reg_1408_1535_25_25                                                                 |    <0.001 |
|           twu_reg_1408_1535_26_26                                                                 |    <0.001 |
|           twu_reg_1408_1535_27_27                                                                 |    <0.001 |
|           twu_reg_1408_1535_28_28                                                                 |    <0.001 |
|           twu_reg_1408_1535_29_29                                                                 |    <0.001 |
|           twu_reg_1408_1535_2_2                                                                   |    <0.001 |
|           twu_reg_1408_1535_30_30                                                                 |    <0.001 |
|           twu_reg_1408_1535_31_31                                                                 |    <0.001 |
|           twu_reg_1408_1535_3_3                                                                   |    <0.001 |
|           twu_reg_1408_1535_4_4                                                                   |    <0.001 |
|           twu_reg_1408_1535_5_5                                                                   |    <0.001 |
|           twu_reg_1408_1535_6_6                                                                   |    <0.001 |
|           twu_reg_1408_1535_7_7                                                                   |    <0.001 |
|           twu_reg_1408_1535_8_8                                                                   |    <0.001 |
|           twu_reg_1408_1535_9_9                                                                   |    <0.001 |
|           twu_reg_256_383_0_0                                                                     |    <0.001 |
|           twu_reg_256_383_10_10                                                                   |    <0.001 |
|           twu_reg_256_383_11_11                                                                   |    <0.001 |
|           twu_reg_256_383_12_12                                                                   |    <0.001 |
|           twu_reg_256_383_13_13                                                                   |    <0.001 |
|           twu_reg_256_383_14_14                                                                   |    <0.001 |
|           twu_reg_256_383_15_15                                                                   |    <0.001 |
|           twu_reg_256_383_16_16                                                                   |    <0.001 |
|           twu_reg_256_383_17_17                                                                   |    <0.001 |
|           twu_reg_256_383_18_18                                                                   |    <0.001 |
|           twu_reg_256_383_19_19                                                                   |    <0.001 |
|           twu_reg_256_383_1_1                                                                     |    <0.001 |
|           twu_reg_256_383_20_20                                                                   |    <0.001 |
|           twu_reg_256_383_21_21                                                                   |    <0.001 |
|           twu_reg_256_383_22_22                                                                   |    <0.001 |
|           twu_reg_256_383_23_23                                                                   |    <0.001 |
|           twu_reg_256_383_24_24                                                                   |    <0.001 |
|           twu_reg_256_383_25_25                                                                   |    <0.001 |
|           twu_reg_256_383_26_26                                                                   |    <0.001 |
|           twu_reg_256_383_27_27                                                                   |    <0.001 |
|           twu_reg_256_383_28_28                                                                   |    <0.001 |
|           twu_reg_256_383_29_29                                                                   |    <0.001 |
|           twu_reg_256_383_2_2                                                                     |    <0.001 |
|           twu_reg_256_383_30_30                                                                   |    <0.001 |
|           twu_reg_256_383_31_31                                                                   |    <0.001 |
|           twu_reg_256_383_3_3                                                                     |    <0.001 |
|           twu_reg_256_383_4_4                                                                     |    <0.001 |
|           twu_reg_256_383_5_5                                                                     |    <0.001 |
|           twu_reg_256_383_6_6                                                                     |    <0.001 |
|           twu_reg_256_383_7_7                                                                     |    <0.001 |
|           twu_reg_256_383_8_8                                                                     |    <0.001 |
|           twu_reg_256_383_9_9                                                                     |    <0.001 |
|           twu_reg_384_511_0_0                                                                     |    <0.001 |
|           twu_reg_384_511_10_10                                                                   |    <0.001 |
|           twu_reg_384_511_11_11                                                                   |    <0.001 |
|           twu_reg_384_511_12_12                                                                   |    <0.001 |
|           twu_reg_384_511_13_13                                                                   |    <0.001 |
|           twu_reg_384_511_14_14                                                                   |    <0.001 |
|           twu_reg_384_511_15_15                                                                   |    <0.001 |
|           twu_reg_384_511_16_16                                                                   |    <0.001 |
|           twu_reg_384_511_17_17                                                                   |    <0.001 |
|           twu_reg_384_511_18_18                                                                   |    <0.001 |
|           twu_reg_384_511_19_19                                                                   |    <0.001 |
|           twu_reg_384_511_1_1                                                                     |    <0.001 |
|           twu_reg_384_511_20_20                                                                   |    <0.001 |
|           twu_reg_384_511_21_21                                                                   |    <0.001 |
|           twu_reg_384_511_22_22                                                                   |    <0.001 |
|           twu_reg_384_511_23_23                                                                   |    <0.001 |
|           twu_reg_384_511_24_24                                                                   |    <0.001 |
|           twu_reg_384_511_25_25                                                                   |    <0.001 |
|           twu_reg_384_511_26_26                                                                   |    <0.001 |
|           twu_reg_384_511_27_27                                                                   |    <0.001 |
|           twu_reg_384_511_28_28                                                                   |    <0.001 |
|           twu_reg_384_511_29_29                                                                   |    <0.001 |
|           twu_reg_384_511_2_2                                                                     |    <0.001 |
|           twu_reg_384_511_30_30                                                                   |    <0.001 |
|           twu_reg_384_511_31_31                                                                   |    <0.001 |
|           twu_reg_384_511_3_3                                                                     |    <0.001 |
|           twu_reg_384_511_4_4                                                                     |    <0.001 |
|           twu_reg_384_511_5_5                                                                     |    <0.001 |
|           twu_reg_384_511_6_6                                                                     |    <0.001 |
|           twu_reg_384_511_7_7                                                                     |    <0.001 |
|           twu_reg_384_511_8_8                                                                     |    <0.001 |
|           twu_reg_384_511_9_9                                                                     |    <0.001 |
|           twu_reg_512_639_0_0                                                                     |    <0.001 |
|           twu_reg_512_639_10_10                                                                   |    <0.001 |
|           twu_reg_512_639_11_11                                                                   |    <0.001 |
|           twu_reg_512_639_12_12                                                                   |    <0.001 |
|           twu_reg_512_639_13_13                                                                   |    <0.001 |
|           twu_reg_512_639_14_14                                                                   |    <0.001 |
|           twu_reg_512_639_15_15                                                                   |    <0.001 |
|           twu_reg_512_639_16_16                                                                   |    <0.001 |
|           twu_reg_512_639_17_17                                                                   |    <0.001 |
|           twu_reg_512_639_18_18                                                                   |    <0.001 |
|           twu_reg_512_639_19_19                                                                   |    <0.001 |
|           twu_reg_512_639_1_1                                                                     |    <0.001 |
|           twu_reg_512_639_20_20                                                                   |    <0.001 |
|           twu_reg_512_639_21_21                                                                   |    <0.001 |
|           twu_reg_512_639_22_22                                                                   |    <0.001 |
|           twu_reg_512_639_23_23                                                                   |    <0.001 |
|           twu_reg_512_639_24_24                                                                   |    <0.001 |
|           twu_reg_512_639_25_25                                                                   |    <0.001 |
|           twu_reg_512_639_26_26                                                                   |    <0.001 |
|           twu_reg_512_639_27_27                                                                   |    <0.001 |
|           twu_reg_512_639_28_28                                                                   |    <0.001 |
|           twu_reg_512_639_29_29                                                                   |    <0.001 |
|           twu_reg_512_639_2_2                                                                     |    <0.001 |
|           twu_reg_512_639_30_30                                                                   |    <0.001 |
|           twu_reg_512_639_31_31                                                                   |    <0.001 |
|           twu_reg_512_639_3_3                                                                     |    <0.001 |
|           twu_reg_512_639_4_4                                                                     |    <0.001 |
|           twu_reg_512_639_5_5                                                                     |    <0.001 |
|           twu_reg_512_639_6_6                                                                     |    <0.001 |
|           twu_reg_512_639_7_7                                                                     |    <0.001 |
|           twu_reg_512_639_8_8                                                                     |    <0.001 |
|           twu_reg_512_639_9_9                                                                     |    <0.001 |
|           twu_reg_640_767_0_0                                                                     |    <0.001 |
|           twu_reg_640_767_10_10                                                                   |    <0.001 |
|           twu_reg_640_767_11_11                                                                   |    <0.001 |
|           twu_reg_640_767_12_12                                                                   |    <0.001 |
|           twu_reg_640_767_13_13                                                                   |    <0.001 |
|           twu_reg_640_767_14_14                                                                   |    <0.001 |
|           twu_reg_640_767_15_15                                                                   |    <0.001 |
|           twu_reg_640_767_16_16                                                                   |    <0.001 |
|           twu_reg_640_767_17_17                                                                   |    <0.001 |
|           twu_reg_640_767_18_18                                                                   |    <0.001 |
|           twu_reg_640_767_19_19                                                                   |    <0.001 |
|           twu_reg_640_767_1_1                                                                     |    <0.001 |
|           twu_reg_640_767_20_20                                                                   |    <0.001 |
|           twu_reg_640_767_21_21                                                                   |    <0.001 |
|           twu_reg_640_767_22_22                                                                   |    <0.001 |
|           twu_reg_640_767_23_23                                                                   |    <0.001 |
|           twu_reg_640_767_24_24                                                                   |    <0.001 |
|           twu_reg_640_767_25_25                                                                   |    <0.001 |
|           twu_reg_640_767_26_26                                                                   |    <0.001 |
|           twu_reg_640_767_27_27                                                                   |    <0.001 |
|           twu_reg_640_767_28_28                                                                   |    <0.001 |
|           twu_reg_640_767_29_29                                                                   |    <0.001 |
|           twu_reg_640_767_2_2                                                                     |    <0.001 |
|           twu_reg_640_767_30_30                                                                   |    <0.001 |
|           twu_reg_640_767_31_31                                                                   |    <0.001 |
|           twu_reg_640_767_3_3                                                                     |    <0.001 |
|           twu_reg_640_767_4_4                                                                     |    <0.001 |
|           twu_reg_640_767_5_5                                                                     |    <0.001 |
|           twu_reg_640_767_6_6                                                                     |    <0.001 |
|           twu_reg_640_767_7_7                                                                     |    <0.001 |
|           twu_reg_640_767_8_8                                                                     |    <0.001 |
|           twu_reg_640_767_9_9                                                                     |    <0.001 |
|           twu_reg_768_895_0_0                                                                     |    <0.001 |
|           twu_reg_768_895_10_10                                                                   |    <0.001 |
|           twu_reg_768_895_11_11                                                                   |    <0.001 |
|           twu_reg_768_895_12_12                                                                   |    <0.001 |
|           twu_reg_768_895_13_13                                                                   |    <0.001 |
|           twu_reg_768_895_14_14                                                                   |    <0.001 |
|           twu_reg_768_895_15_15                                                                   |    <0.001 |
|           twu_reg_768_895_16_16                                                                   |    <0.001 |
|           twu_reg_768_895_17_17                                                                   |    <0.001 |
|           twu_reg_768_895_18_18                                                                   |    <0.001 |
|           twu_reg_768_895_19_19                                                                   |    <0.001 |
|           twu_reg_768_895_1_1                                                                     |    <0.001 |
|           twu_reg_768_895_20_20                                                                   |    <0.001 |
|           twu_reg_768_895_21_21                                                                   |    <0.001 |
|           twu_reg_768_895_22_22                                                                   |    <0.001 |
|           twu_reg_768_895_23_23                                                                   |    <0.001 |
|           twu_reg_768_895_24_24                                                                   |    <0.001 |
|           twu_reg_768_895_25_25                                                                   |    <0.001 |
|           twu_reg_768_895_26_26                                                                   |    <0.001 |
|           twu_reg_768_895_27_27                                                                   |    <0.001 |
|           twu_reg_768_895_28_28                                                                   |    <0.001 |
|           twu_reg_768_895_29_29                                                                   |    <0.001 |
|           twu_reg_768_895_2_2                                                                     |    <0.001 |
|           twu_reg_768_895_30_30                                                                   |    <0.001 |
|           twu_reg_768_895_31_31                                                                   |    <0.001 |
|           twu_reg_768_895_3_3                                                                     |    <0.001 |
|           twu_reg_768_895_4_4                                                                     |    <0.001 |
|           twu_reg_768_895_5_5                                                                     |    <0.001 |
|           twu_reg_768_895_6_6                                                                     |    <0.001 |
|           twu_reg_768_895_7_7                                                                     |    <0.001 |
|           twu_reg_768_895_8_8                                                                     |    <0.001 |
|           twu_reg_768_895_9_9                                                                     |    <0.001 |
|           twu_reg_896_1023_0_0                                                                    |    <0.001 |
|           twu_reg_896_1023_10_10                                                                  |    <0.001 |
|           twu_reg_896_1023_11_11                                                                  |    <0.001 |
|           twu_reg_896_1023_12_12                                                                  |    <0.001 |
|           twu_reg_896_1023_13_13                                                                  |    <0.001 |
|           twu_reg_896_1023_14_14                                                                  |    <0.001 |
|           twu_reg_896_1023_15_15                                                                  |    <0.001 |
|           twu_reg_896_1023_16_16                                                                  |    <0.001 |
|           twu_reg_896_1023_17_17                                                                  |    <0.001 |
|           twu_reg_896_1023_18_18                                                                  |    <0.001 |
|           twu_reg_896_1023_19_19                                                                  |    <0.001 |
|           twu_reg_896_1023_1_1                                                                    |    <0.001 |
|           twu_reg_896_1023_20_20                                                                  |    <0.001 |
|           twu_reg_896_1023_21_21                                                                  |    <0.001 |
|           twu_reg_896_1023_22_22                                                                  |    <0.001 |
|           twu_reg_896_1023_23_23                                                                  |    <0.001 |
|           twu_reg_896_1023_24_24                                                                  |    <0.001 |
|           twu_reg_896_1023_25_25                                                                  |    <0.001 |
|           twu_reg_896_1023_26_26                                                                  |    <0.001 |
|           twu_reg_896_1023_27_27                                                                  |    <0.001 |
|           twu_reg_896_1023_28_28                                                                  |    <0.001 |
|           twu_reg_896_1023_29_29                                                                  |    <0.001 |
|           twu_reg_896_1023_2_2                                                                    |    <0.001 |
|           twu_reg_896_1023_30_30                                                                  |    <0.001 |
|           twu_reg_896_1023_31_31                                                                  |    <0.001 |
|           twu_reg_896_1023_3_3                                                                    |    <0.001 |
|           twu_reg_896_1023_4_4                                                                    |    <0.001 |
|           twu_reg_896_1023_5_5                                                                    |    <0.001 |
|           twu_reg_896_1023_6_6                                                                    |    <0.001 |
|           twu_reg_896_1023_7_7                                                                    |    <0.001 |
|           twu_reg_896_1023_8_8                                                                    |    <0.001 |
|           twu_reg_896_1023_9_9                                                                    |    <0.001 |
|     processing_system7_0                                                                          |     1.538 |
|       inst                                                                                        |     1.538 |
|     ps7_0_axi_periph                                                                              |     0.005 |
|       s00_couplers                                                                                |     0.005 |
|         auto_pc                                                                                   |     0.005 |
|           inst                                                                                    |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.005 |
|               RD.ar_channel_0                                                                     |     0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |     0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     smartconnect_0                                                                                |     0.018 |
|       inst                                                                                        |     0.018 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.004 |
|           m00_exit                                                                                |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.005 |
|           m00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_51                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.002 |
|           s00_mmu                                                                                 |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         s00_nodes                                                                                 |     0.002 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.002 |
|           s01_mmu                                                                                 |     0.001 |
|             inst                                                                                  |     0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|         s01_nodes                                                                                 |     0.002 |
|           s01_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_51                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |    <0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     system_ila_0                                                                                  |     0.008 |
|       inst                                                                                        |     0.008 |
|         g_inst                                                                                    |     0.000 |
|         ila_lib                                                                                   |     0.008 |
|           inst                                                                                    |     0.008 |
|             ila_core_inst                                                                         |     0.008 |
|               ila_trace_memory_inst                                                               |     0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                          |     0.001 |
|                   inst_blk_mem_gen                                                                |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                          |     0.001 |
|                       valid.cstr                                                                  |     0.001 |
|                         ramloop[0].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[1].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|               u_ila_cap_ctrl                                                                      |    <0.001 |
|                 U_CDONE                                                                           |    <0.001 |
|                 U_NS0                                                                             |    <0.001 |
|                 U_NS1                                                                             |    <0.001 |
|                 u_cap_addrgen                                                                     |    <0.001 |
|                   U_CMPRESET                                                                      |    <0.001 |
|                   u_cap_sample_counter                                                            |    <0.001 |
|                     U_SCE                                                                         |    <0.001 |
|                     U_SCMPCE                                                                      |    <0.001 |
|                     U_SCRST                                                                       |    <0.001 |
|                     u_scnt_cmp                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                   u_cap_window_counter                                                            |    <0.001 |
|                     U_WCE                                                                         |    <0.001 |
|                     U_WHCMPCE                                                                     |    <0.001 |
|                     U_WLCMPCE                                                                     |    <0.001 |
|                     u_wcnt_hcmp                                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                     u_wcnt_lcmp                                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|               u_ila_regs                                                                          |     0.004 |
|                 MU_SRL[0].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                              |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                              |    <0.001 |
|                 U_XSDB_SLAVE                                                                      |     0.001 |
|                 reg_15                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_16                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_17                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_18                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_19                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_1a                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_6                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_7                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_8                                                                             |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_80                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_81                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_82                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_83                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_84                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_85                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_887                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_88d                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_890                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_9                                                                             |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_srl_fff                                                                       |    <0.001 |
|                 reg_stream_ffd                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_stream_ffe                                                                    |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|               u_ila_reset_ctrl                                                                    |    <0.001 |
|                 arm_detection_inst                                                                |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                        |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                       |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                       |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                      |    <0.001 |
|                 halt_detection_inst                                                               |    <0.001 |
|               u_trig                                                                              |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 U_TM                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|               xsdb_memory_read_inst                                                               |    <0.001 |
|     xlconcat_0                                                                                    |     0.000 |
|   dbg_hub                                                                                         |     0.003 |
|     inst                                                                                          |     0.003 |
|       BSCANID.u_xsdbm_id                                                                          |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                      |     0.003 |
|           U_ICON_INTERFACE                                                                        |     0.002 |
|             U_CMD1                                                                                |    <0.001 |
|             U_CMD2                                                                                |    <0.001 |
|             U_CMD3                                                                                |    <0.001 |
|             U_CMD4                                                                                |    <0.001 |
|             U_CMD5                                                                                |    <0.001 |
|             U_CMD6_RD                                                                             |    <0.001 |
|               U_RD_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                                       |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_12_15                                                    |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD6_WR                                                                             |    <0.001 |
|               U_WR_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_12_15                                                    |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD7_CTL                                                                            |    <0.001 |
|             U_CMD7_STAT                                                                           |    <0.001 |
|             U_STATIC_STATUS                                                                       |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                               |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                          |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                   |    <0.001 |
|             U_RD_ABORT_FLAG                                                                       |    <0.001 |
|             U_RD_REQ_FLAG                                                                         |    <0.001 |
|             U_TIMER                                                                               |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                           |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                      |    <0.001 |
|         CORE_XSDB.U_ICON                                                                          |    <0.001 |
|           U_CMD                                                                                   |    <0.001 |
|           U_STAT                                                                                  |    <0.001 |
|           U_SYNC                                                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                             |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                           |    <0.001 |
|   u_ila_0                                                                                         |     0.018 |
|     inst                                                                                          |     0.018 |
|       ila_core_inst                                                                               |     0.018 |
|         ila_trace_memory_inst                                                                     |     0.008 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                |     0.008 |
|             inst_blk_mem_gen                                                                      |     0.008 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                |     0.008 |
|                 valid.cstr                                                                        |     0.008 |
|                   ramloop[0].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[10].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[11].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[12].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[1].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[2].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[3].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[4].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[5].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[6].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[7].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[8].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[9].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|         u_ila_cap_ctrl                                                                            |     0.001 |
|           U_CDONE                                                                                 |    <0.001 |
|           U_NS0                                                                                   |    <0.001 |
|           U_NS1                                                                                   |    <0.001 |
|           u_cap_addrgen                                                                           |    <0.001 |
|             U_CMPRESET                                                                            |    <0.001 |
|             u_cap_sample_counter                                                                  |    <0.001 |
|               U_SCE                                                                               |    <0.001 |
|               U_SCMPCE                                                                            |    <0.001 |
|               U_SCRST                                                                             |    <0.001 |
|               u_scnt_cmp                                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|             u_cap_window_counter                                                                  |    <0.001 |
|               U_WCE                                                                               |    <0.001 |
|               U_WHCMPCE                                                                           |    <0.001 |
|               U_WLCMPCE                                                                           |    <0.001 |
|               u_wcnt_hcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               u_wcnt_lcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|         u_ila_regs                                                                                |     0.005 |
|           MU_SRL[0].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                   |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                    |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                    |    <0.001 |
|           U_XSDB_SLAVE                                                                            |     0.001 |
|           reg_15                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_16                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_17                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_18                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_19                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_1a                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_6                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_7                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_8                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_80                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_81                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_82                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_83                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_84                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_85                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_887                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_88d                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_890                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_9                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_srl_fff                                                                             |    <0.001 |
|           reg_stream_ffd                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_stream_ffe                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|         u_ila_reset_ctrl                                                                          |    <0.001 |
|           arm_detection_inst                                                                      |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                            |    <0.001 |
|           halt_detection_inst                                                                     |    <0.001 |
|         u_trig                                                                                    |     0.002 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|               DUT                                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|           U_TM                                                                                    |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|         xsdb_memory_read_inst                                                                     |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


