<stg><name>feed_network</name>


<trans_list>

<trans id="186" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="rd_pkt_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="8" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="rd_pkt_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %n_mem_tuples_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_mem_tuples

]]></Node>
<StgValue><ssdm name="n_mem_tuples_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16">
<![CDATA[
:1 %empty = trunc i16 %n_mem_tuples_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mem_req_buff, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_7, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_6, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_5, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_4, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_3, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_2, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_1, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_0, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_7, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_6, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_5, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_4, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_3, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_2, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_1, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_0, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_3_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_2_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_1_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_0_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rd_req_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rd_port_V_last_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rd_port_V_strb_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rd_port_V_keep_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rd_port_V_data_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:28 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29 %icmp_ln167 = icmp_eq  i4 %empty, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30 %trunc_ln167_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %n_mem_tuples_read, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln167_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="12">
<![CDATA[
:31 %zext_ln167 = zext i12 %trunc_ln167_1

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:32 %add_ln167 = add i13 %zext_ln167, i13 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:33 %n_iter = select i1 %icmp_ln167, i13 %zext_ln167, i13 %add_ln167

]]></Node>
<StgValue><ssdm name="n_iter"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:34 %sub = add i13 %n_iter, i13 8191

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="13">
<![CDATA[
:35 %sext_ln171 = sext i13 %sub

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:36 %icmp_ln171 = icmp_eq  i13 %n_iter, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:37 %br_ln171 = br i1 %icmp_ln171, void %.lr.ph9.preheader, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="4">
<![CDATA[
.lr.ph9.preheader:0 %zext_ln174 = zext i4 %empty

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.lr.ph9.preheader:1 %select_ln174 = select i1 %icmp_ln167, i5 16, i5 %zext_ln174

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph9.preheader:2 %br_ln171 = br void %.lr.ph9

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.lr.ph9:0 %i = phi i13 %i_1, void, i13 0, void %.lr.ph9.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph9:1 %srcDist_V = phi i8 %srcDist_V_19, void, i8 0, void %.lr.ph9.preheader

]]></Node>
<StgValue><ssdm name="srcDist_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph9:2 %i_1 = add i13 %i, i13 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph9:3 %icmp_ln171_1 = icmp_eq  i13 %i, i13 %n_iter

]]></Node>
<StgValue><ssdm name="icmp_ln171_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph9:4 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4096, i64 0

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph9:5 %br_ln171 = br i1 %icmp_ln171_1, void %.split36, void %._crit_edge10.loopexit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="13">
<![CDATA[
.split36:0 %zext_ln171 = zext i13 %i

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:1 %specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split36:2 %icmp_ln174 = icmp_eq  i14 %zext_ln171, i14 %sext_ln171

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split36:3 %tail = select i1 %icmp_ln174, i5 %select_ln174, i5 16

]]></Node>
<StgValue><ssdm name="tail"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="13">
<![CDATA[
.split36:4 %empty_56 = trunc i13 %i

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split36:5 %mul = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_56, i4 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.split36:6 %br_ln176 = br void

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln171_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.loopexit:0 %br_ln0 = br void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0">
<![CDATA[
._crit_edge10:0 %ret_ln228 = ret

]]></Node>
<StgValue><ssdm name="ret_ln228"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %j = phi i5 0, void %.split36, i5 %j_2, void %.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %j_2 = add i5 %j, i5 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="5">
<![CDATA[
:2 %zext_ln176 = zext i5 %j

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln176 = icmp_eq  i5 %j, i5 %tail

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 0

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln176 = br i1 %icmp_ln176, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:1 %add_ln177 = add i11 %mul, i11 %zext_ln176

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
.split:2 %zext_ln177 = zext i11 %add_ln177

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %mem_req_buff_addr = getelementptr i32 %mem_req_buff, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="mem_req_buff_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
.split:4 %mem_req_buff_load = load i11 %mem_req_buff_addr

]]></Node>
<StgValue><ssdm name="mem_req_buff_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:0 %write_ln179 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %rd_start, i1 1

]]></Node>
<StgValue><ssdm name="write_ln179"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln182 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln176"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
.split:4 %mem_req_buff_load = load i11 %mem_req_buff_addr

]]></Node>
<StgValue><ssdm name="mem_req_buff_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %rd_req_V, i32 %mem_req_buff_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1">
<![CDATA[
_ifconv:3 %empty_58 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="161">
<![CDATA[
_ifconv:4 %rd_pkt_data_V = extractvalue i161 %empty_58

]]></Node>
<StgValue><ssdm name="rd_pkt_data_V"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="161">
<![CDATA[
_ifconv:5 %rd_pkt_last_V = extractvalue i161 %empty_58

]]></Node>
<StgValue><ssdm name="rd_pkt_last_V"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6 %p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rd_pkt_data_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7 %invld_flag = icmp_eq  i8 %p_Result_s, i8 0

]]></Node>
<StgValue><ssdm name="invld_flag"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="128">
<![CDATA[
_ifconv:8 %srcIdx_V = trunc i128 %rd_pkt_data_V

]]></Node>
<StgValue><ssdm name="srcIdx_V"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="128">
<![CDATA[
_ifconv:9 %ret = trunc i128 %rd_pkt_data_V

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10 %ret_4 = partselect i12 @_ssdm_op_PartSelect.i12.i128.i32.i32, i128 %rd_pkt_data_V, i32 6, i32 17

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:11 %zext_ln534 = zext i12 %ret_4

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12 %tmp_dist_0_addr = getelementptr i64 %tmp_dist_0, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:13 %tmp_dist_0_load = load i12 %tmp_dist_0_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_0_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %tmp_dist_7_addr = getelementptr i64 %tmp_dist_7, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_7_addr"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:15 %tmp_dist_7_load = load i12 %tmp_dist_7_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_7_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %tmp_dist_1_addr = getelementptr i64 %tmp_dist_1, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:17 %tmp_dist_1_load = load i12 %tmp_dist_1_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_1_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18 %tmp_dist_2_addr = getelementptr i64 %tmp_dist_2, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_2_addr"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:19 %tmp_dist_2_load = load i12 %tmp_dist_2_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_2_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:20 %tmp_dist_3_addr = getelementptr i64 %tmp_dist_3, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_3_addr"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:21 %tmp_dist_3_load = load i12 %tmp_dist_3_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_3_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22 %tmp_dist_4_addr = getelementptr i64 %tmp_dist_4, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_4_addr"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:23 %tmp_dist_4_load = load i12 %tmp_dist_4_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_4_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24 %tmp_dist_5_addr = getelementptr i64 %tmp_dist_5, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_5_addr"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:25 %tmp_dist_5_load = load i12 %tmp_dist_5_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_5_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26 %tmp_dist_6_addr = getelementptr i64 %tmp_dist_6, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_6_addr"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:27 %tmp_dist_6_load = load i12 %tmp_dist_6_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_6_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:42 %ret_2 = partselect i3 @_ssdm_op_PartSelect.i3.i128.i32.i32, i128 %rd_pkt_data_V, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge11:0 %br_ln223 = br i1 %rd_pkt_last_V, void %_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:13 %tmp_dist_0_load = load i12 %tmp_dist_0_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_0_load"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:15 %tmp_dist_7_load = load i12 %tmp_dist_7_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_7_load"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:17 %tmp_dist_1_load = load i12 %tmp_dist_1_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_1_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:19 %tmp_dist_2_load = load i12 %tmp_dist_2_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_2_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:21 %tmp_dist_3_load = load i12 %tmp_dist_3_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_3_load"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:23 %tmp_dist_4_load = load i12 %tmp_dist_4_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_4_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:25 %tmp_dist_5_load = load i12 %tmp_dist_5_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_5_load"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:27 %tmp_dist_6_load = load i12 %tmp_dist_6_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_6_load"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:28 %icmp_ln195 = icmp_eq  i3 %ret, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29 %select_ln195 = select i1 %icmp_ln195, i64 %tmp_dist_1_load, i64 %tmp_dist_0_load

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:30 %icmp_ln195_1 = icmp_eq  i3 %ret, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln195_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %select_ln195_1 = select i1 %icmp_ln195_1, i64 %tmp_dist_2_load, i64 %select_ln195

]]></Node>
<StgValue><ssdm name="select_ln195_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:32 %icmp_ln195_2 = icmp_eq  i3 %ret, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln195_2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:33 %select_ln195_2 = select i1 %icmp_ln195_2, i64 %tmp_dist_3_load, i64 %select_ln195_1

]]></Node>
<StgValue><ssdm name="select_ln195_2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:34 %icmp_ln195_3 = icmp_eq  i3 %ret, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln195_3"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:35 %select_ln195_3 = select i1 %icmp_ln195_3, i64 %tmp_dist_4_load, i64 %select_ln195_2

]]></Node>
<StgValue><ssdm name="select_ln195_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:36 %icmp_ln195_4 = icmp_eq  i3 %ret, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln195_4"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:37 %select_ln195_4 = select i1 %icmp_ln195_4, i64 %tmp_dist_5_load, i64 %select_ln195_3

]]></Node>
<StgValue><ssdm name="select_ln195_4"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:38 %icmp_ln195_5 = icmp_eq  i3 %ret, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln195_5"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:39 %select_ln195_5 = select i1 %icmp_ln195_5, i64 %tmp_dist_6_load, i64 %select_ln195_4

]]></Node>
<StgValue><ssdm name="select_ln195_5"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:40 %icmp_ln195_6 = icmp_eq  i3 %ret, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln195_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ifconv:0 %srcDist_V_1 = phi i8 %srcDist_V, void %._crit_edge.loopexit, i8 %srcDist_V_19, void %.critedge11

]]></Node>
<StgValue><ssdm name="srcDist_V_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1 %specpipeline_ln165 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln165"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:2 %specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:41 %srcVal_V = select i1 %icmp_ln195_6, i64 %tmp_dist_7_load, i64 %select_ln195_5

]]></Node>
<StgValue><ssdm name="srcVal_V"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:43 %srcDist_V_2 = trunc i64 %srcVal_V

]]></Node>
<StgValue><ssdm name="srcDist_V_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %srcDist_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="srcDist_V_3"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45 %srcDist_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="srcDist_V_4"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:46 %srcDist_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="srcDist_V_5"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47 %srcDist_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="srcDist_V_6"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48 %srcDist_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="srcDist_V_7"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:49 %srcDist_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="srcDist_V_8"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:50 %srcDist_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="srcDist_V_9"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:51 %icmp_ln196 = icmp_eq  i3 %ret_2, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52 %and_ln196 = and i1 %invld_flag, i1 %icmp_ln196

]]></Node>
<StgValue><ssdm name="and_ln196"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:53 %srcDist_V_10 = select i1 %and_ln196, i8 %srcDist_V_9, i8 %srcDist_V_1

]]></Node>
<StgValue><ssdm name="srcDist_V_10"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:54 %icmp_ln196_1 = icmp_eq  i3 %ret_2, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln196_1"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55 %and_ln196_1 = and i1 %invld_flag, i1 %icmp_ln196_1

]]></Node>
<StgValue><ssdm name="and_ln196_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:56 %srcDist_V_11 = select i1 %and_ln196_1, i8 %srcDist_V_8, i8 %srcDist_V_10

]]></Node>
<StgValue><ssdm name="srcDist_V_11"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:57 %icmp_ln196_2 = icmp_eq  i3 %ret_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln196_2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58 %and_ln196_2 = and i1 %invld_flag, i1 %icmp_ln196_2

]]></Node>
<StgValue><ssdm name="and_ln196_2"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:59 %srcDist_V_12 = select i1 %and_ln196_2, i8 %srcDist_V_7, i8 %srcDist_V_11

]]></Node>
<StgValue><ssdm name="srcDist_V_12"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:60 %icmp_ln196_3 = icmp_eq  i3 %ret_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln196_3"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61 %and_ln196_3 = and i1 %invld_flag, i1 %icmp_ln196_3

]]></Node>
<StgValue><ssdm name="and_ln196_3"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:62 %srcDist_V_13 = select i1 %and_ln196_3, i8 %srcDist_V_6, i8 %srcDist_V_12

]]></Node>
<StgValue><ssdm name="srcDist_V_13"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:63 %icmp_ln196_4 = icmp_eq  i3 %ret_2, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln196_4"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64 %and_ln196_4 = and i1 %invld_flag, i1 %icmp_ln196_4

]]></Node>
<StgValue><ssdm name="and_ln196_4"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:65 %srcDist_V_14 = select i1 %and_ln196_4, i8 %srcDist_V_5, i8 %srcDist_V_13

]]></Node>
<StgValue><ssdm name="srcDist_V_14"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:66 %icmp_ln196_5 = icmp_eq  i3 %ret_2, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln196_5"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67 %and_ln196_5 = and i1 %invld_flag, i1 %icmp_ln196_5

]]></Node>
<StgValue><ssdm name="and_ln196_5"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:68 %srcDist_V_15 = select i1 %and_ln196_5, i8 %srcDist_V_4, i8 %srcDist_V_14

]]></Node>
<StgValue><ssdm name="srcDist_V_15"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:69 %icmp_ln196_6 = icmp_eq  i3 %ret_2, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln196_6"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70 %and_ln196_6 = and i1 %invld_flag, i1 %icmp_ln196_6

]]></Node>
<StgValue><ssdm name="and_ln196_6"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:71 %srcDist_V_16 = select i1 %and_ln196_6, i8 %srcDist_V_3, i8 %srcDist_V_15

]]></Node>
<StgValue><ssdm name="srcDist_V_16"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:72 %icmp_ln196_7 = icmp_eq  i3 %ret_2, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln196_7"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73 %and_ln196_7 = and i1 %invld_flag, i1 %icmp_ln196_7

]]></Node>
<StgValue><ssdm name="and_ln196_7"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invld_flag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:74 %srcDist_V_17 = select i1 %and_ln196_7, i8 %srcDist_V_2, i8 %srcDist_V_16

]]></Node>
<StgValue><ssdm name="srcDist_V_17"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:75 %srcDist_V_19 = select i1 %invld_flag, i8 %srcDist_V_17, i8 %srcDist_V_1

]]></Node>
<StgValue><ssdm name="srcDist_V_19"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:76 %icmp_ln874 = icmp_eq  i8 %srcDist_V_19, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77 %or_ln217 = or i1 %icmp_ln874, i1 %invld_flag

]]></Node>
<StgValue><ssdm name="or_ln217"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:78 %br_ln217 = br i1 %or_ln217, void %_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:0 %br_ln218 = br i1 %icmp_ln874, void %_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111, void %.critedge11

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:0 %p_Result_2 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %rd_pkt_data_V, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:3 %p_Result_3 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %rd_pkt_data_V, i32 64, i32 87

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:6 %p_Result_4 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %rd_pkt_data_V, i32 96, i32 119

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166:0 %tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %srcDist_V_19, i24 %srcIdx_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sw_data_0_V, i32 %tmp

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166:2 %br_ln217 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:1 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %srcDist_V_19, i24 %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sw_data_1_V, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:4 %tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %srcDist_V_19, i24 %p_Result_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sw_data_2_V, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:7 %tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %srcDist_V_19, i24 %p_Result_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:8 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sw_data_3_V, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:9 %br_ln220 = br void %.critedge11

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %write_ln225 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %rd_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln225"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
