version 3
C:/Users/1/Documents/Materias/mips-pipeline-svn/writeback.vhd
writeback
VHDL
VHDL
C:/Users/1/Documents/Materias/mips-pipeline-svn/test_writeback.xwv
Clocked
-
-
3000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
AluResult
clk
Dato_leido
clk
EscDato
clk
EscDato_out
clk
EscrReg
clk
Mux_out
clk
WB
clk
reset
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
EscDato_out_DIFF
EscrReg_DIFF
Mux_out_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
reset
AluResult
Dato_leido
EscDato
WB
EscrReg
EscDato_out
Mux_out
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
