{"vcs1":{"timestamp_begin":1694386078.510791792, "rt":0.80, "ut":0.24, "st":0.38}}
{"vcselab":{"timestamp_begin":1694386079.425481551, "rt":0.74, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1694386080.255433489, "rt":0.54, "ut":0.23, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694386077.879278914}
{"VCS_COMP_START_TIME": 1694386077.879278914}
{"VCS_COMP_END_TIME": 1694386080.906252372}
{"VCS_USER_OPTIONS": "-sverilog hw1.sv -debug"}
{"vcs1": {"peak_mem": 336164}}
{"stitch_vcselab": {"peak_mem": 222564}}
