@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Removing sequential instance amber_0.u_decode.o_status_bits_irq_mask_wen because it is equivalent to instance amber_0.u_decode.o_status_bits_mode_wen. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Removing sequential instance amber_0.u_decode.o_copro_crm[3:0] because it is equivalent to instance amber_0.u_decode.o_rm_sel[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/hdl/modmult.vhd":134:2:134:3|Removing sequential instance basicrsa_0.modsqr.modreg2[32:1] because it is equivalent to instance basicrsa_0.modsqr.modreg1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN137 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone_buf.v":135:18:135:89|Found combinational loop during mapping at net amber_0.u_wishbone.u_a25_wishbone_buf_p2.o_ack
@W: MT529 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v":71:0:71:5|Found inferred clock top|clk which controls 5333 sequential elements including amber_0.u_fetch.u_cache.rams\[0\]\.u_tag.o_read_data[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
