#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001540e73b880 .scope module, "PipelinedProcessor_tb" "PipelinedProcessor_tb" 2 706;
 .timescale 0 0;
v000001540e76cfb0_0 .var "clk", 0 0;
v000001540e76d5f0_0 .var "reset", 0 0;
S_000001540e6bb610 .scope module, "processor" "PipelinedProcessor" 2 711, 2 476 0, S_000001540e73b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001540e767480_0 .net "ALUInputA", 31 0, L_000001540e76c830;  1 drivers
v000001540e7669e0_0 .net "ALUInputB", 31 0, L_000001540e76da50;  1 drivers
v000001540e766260_0 .net "ALUOp", 1 0, v000001540e732510_0;  1 drivers
v000001540e766800_0 .net "ALUSrc", 0 0, v000001540e731b10_0;  1 drivers
v000001540e766300_0 .net "EX_ALUOp", 1 0, v000001540e7645a0_0;  1 drivers
v000001540e7677a0_0 .net "EX_ALUResult", 31 0, v000001540e7325b0_0;  1 drivers
v000001540e766080_0 .net "EX_ALUSrc", 0 0, v000001540e764aa0_0;  1 drivers
v000001540e766120_0 .net "EX_EnRW", 0 0, v000001540e764640_0;  1 drivers
v000001540e7663a0_0 .net "EX_Immediate", 15 0, v000001540e7646e0_0;  1 drivers
v000001540e766440_0 .net "EX_MR", 0 0, v000001540e763240_0;  1 drivers
v000001540e7664e0_0 .net "EX_MReg", 0 0, v000001540e764460_0;  1 drivers
v000001540e766580_0 .net "EX_MW", 0 0, v000001540e764780_0;  1 drivers
v000001540e7668a0_0 .net "EX_PC", 31 0, v000001540e7637e0_0;  1 drivers
v000001540e766620_0 .net "EX_ReadData1", 31 0, v000001540e7636a0_0;  1 drivers
v000001540e7666c0_0 .net "EX_ReadData2", 31 0, v000001540e763c40_0;  1 drivers
v000001540e766940_0 .net "EX_RegisterRd", 3 0, v000001540e764820_0;  1 drivers
v000001540e766a80_0 .net "EX_RegisterRs", 3 0, v000001540e763880_0;  1 drivers
v000001540e76aa00_0 .net "EX_RegisterRt", 3 0, v000001540e763ba0_0;  1 drivers
v000001540e76bc20_0 .net "EnRW", 0 0, v000001540e732150_0;  1 drivers
v000001540e76a320_0 .net "Extended_Immediate", 31 0, L_000001540e76d910;  1 drivers
v000001540e76ba40_0 .net "ForwardA", 1 0, v000001540e71e590_0;  1 drivers
v000001540e76b540_0 .net "ForwardB", 1 0, v000001540e71d7d0_0;  1 drivers
v000001540e76ac80_0 .net "ForwardB_Result", 0 0, L_000001540e76d7d0;  1 drivers
v000001540e76ae60_0 .net "ID_Immediate", 15 0, L_000001540e76c650;  1 drivers
v000001540e76b900_0 .net "ID_Instruction", 31 0, v000001540e764500_0;  1 drivers
v000001540e76bae0_0 .net "ID_Opcode", 3 0, L_000001540e76d550;  1 drivers
v000001540e76b220_0 .net "ID_PC", 31 0, v000001540e763b00_0;  1 drivers
v000001540e76a960_0 .net "ID_ReadData1", 31 0, L_000001540e70e540;  1 drivers
v000001540e76bea0_0 .net "ID_ReadData2", 31 0, L_000001540e70e9a0;  1 drivers
v000001540e76b0e0_0 .net "ID_RegisterRd", 3 0, L_000001540e76c790;  1 drivers
v000001540e76b2c0_0 .net "ID_RegisterRs", 3 0, L_000001540e76de10;  1 drivers
v000001540e76a3c0_0 .net "ID_RegisterRt", 3 0, L_000001540e76d870;  1 drivers
v000001540e76ab40_0 .net "IFIDWrite", 0 0, v000001540e7634c0_0;  1 drivers
v000001540e76a140_0 .net "IF_Instruction", 31 0, v000001540e764a00_0;  1 drivers
v000001540e76b720_0 .net "MEM_ALUResult", 31 0, v000001540e732e70_0;  1 drivers
v000001540e76aaa0_0 .net "MEM_EnRW", 0 0, v000001540e731cf0_0;  1 drivers
v000001540e76b400_0 .net "MEM_MR", 0 0, v000001540e732f10_0;  1 drivers
v000001540e76bd60_0 .net "MEM_MReg", 0 0, v000001540e733050_0;  1 drivers
v000001540e76a5a0_0 .net "MEM_MW", 0 0, v000001540e731c50_0;  1 drivers
v000001540e76be00_0 .net "MEM_ReadData", 31 0, v000001540e731a70_0;  1 drivers
v000001540e76a280_0 .net "MEM_RegisterRd", 3 0, v000001540e731430_0;  1 drivers
v000001540e76b360_0 .net "MEM_WriteData", 31 0, v000001540e731f70_0;  1 drivers
v000001540e76afa0_0 .net "MR", 0 0, v000001540e731930_0;  1 drivers
v000001540e76b040_0 .net "MReg", 0 0, v000001540e7326f0_0;  1 drivers
v000001540e76bf40_0 .net "MW", 0 0, v000001540e731750_0;  1 drivers
v000001540e76af00_0 .net "PCWrite", 0 0, v000001540e763100_0;  1 drivers
v000001540e76ad20_0 .net "PC_Next", 31 0, L_000001540e76c290;  1 drivers
v000001540e76b5e0_0 .net "PC_Out", 31 0, v000001540e7670c0_0;  1 drivers
v000001540e76adc0_0 .net "ST", 0 0, v000001540e763600_0;  1 drivers
v000001540e76a1e0_0 .net "WB_ALUResult", 31 0, v000001540e7678e0_0;  1 drivers
v000001540e76b680_0 .net "WB_EnRW", 0 0, v000001540e767a20_0;  1 drivers
v000001540e76b7c0_0 .net "WB_MReg", 0 0, v000001540e767840_0;  1 drivers
v000001540e76b4a0_0 .net "WB_ReadData", 31 0, v000001540e766760_0;  1 drivers
v000001540e76abe0_0 .net "WB_RegisterRd", 3 0, v000001540e767f20_0;  1 drivers
v000001540e76a640_0 .net "WB_WriteData", 31 0, L_000001540e76c5b0;  1 drivers
L_000001540e7a10a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001540e76b180_0 .net/2u *"_ivl_0", 31 0, L_000001540e7a10a8;  1 drivers
L_000001540e7a11c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001540e76b860_0 .net/2u *"_ivl_16", 1 0, L_000001540e7a11c8;  1 drivers
v000001540e76a460_0 .net *"_ivl_18", 0 0, L_000001540e76daf0;  1 drivers
L_000001540e7a1210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001540e76b9a0_0 .net/2u *"_ivl_20", 1 0, L_000001540e7a1210;  1 drivers
v000001540e76a6e0_0 .net *"_ivl_22", 0 0, L_000001540e76df50;  1 drivers
L_000001540e7a1258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001540e76a0a0_0 .net/2u *"_ivl_24", 1 0, L_000001540e7a1258;  1 drivers
v000001540e76bb80_0 .net *"_ivl_26", 0 0, L_000001540e76d410;  1 drivers
v000001540e76a500_0 .net *"_ivl_28", 31 0, L_000001540e76c0b0;  1 drivers
v000001540e76bcc0_0 .net *"_ivl_30", 31 0, L_000001540e76cc90;  1 drivers
L_000001540e7a12a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001540e76a780_0 .net/2u *"_ivl_34", 1 0, L_000001540e7a12a0;  1 drivers
v000001540e76a820_0 .net *"_ivl_36", 0 0, L_000001540e76c3d0;  1 drivers
L_000001540e7a12e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001540e76a8c0_0 .net/2u *"_ivl_38", 1 0, L_000001540e7a12e8;  1 drivers
v000001540e76d190_0 .net *"_ivl_40", 0 0, L_000001540e76d690;  1 drivers
L_000001540e7a1330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001540e76c6f0_0 .net/2u *"_ivl_42", 1 0, L_000001540e7a1330;  1 drivers
v000001540e76d2d0_0 .net *"_ivl_44", 0 0, L_000001540e76cd30;  1 drivers
v000001540e76c510_0 .net *"_ivl_46", 31 0, L_000001540e76d9b0;  1 drivers
v000001540e76dc30_0 .net *"_ivl_48", 31 0, L_000001540e76d4b0;  1 drivers
v000001540e76ca10_0 .net *"_ivl_50", 31 0, L_000001540e76c150;  1 drivers
v000001540e76dcd0_0 .net *"_ivl_55", 0 0, L_000001540e76d050;  1 drivers
v000001540e76dd70_0 .net *"_ivl_56", 15 0, L_000001540e76d730;  1 drivers
v000001540e76c330_0 .net *"_ivl_60", 31 0, L_000001540e76cdd0;  1 drivers
L_000001540e7a1378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001540e76c1f0_0 .net *"_ivl_63", 30 0, L_000001540e7a1378;  1 drivers
L_000001540e7a13c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001540e76deb0_0 .net *"_ivl_69", 30 0, L_000001540e7a13c0;  1 drivers
v000001540e76cb50_0 .net "clk", 0 0, v000001540e76cfb0_0;  1 drivers
v000001540e76d370_0 .net "reset", 0 0, v000001540e76d5f0_0;  1 drivers
L_000001540e76c290 .arith/sum 32, v000001540e7670c0_0, L_000001540e7a10a8;
L_000001540e76d550 .part v000001540e764500_0, 28, 4;
L_000001540e76c790 .part v000001540e764500_0, 24, 4;
L_000001540e76de10 .part v000001540e764500_0, 20, 4;
L_000001540e76d870 .part v000001540e764500_0, 16, 4;
L_000001540e76c650 .part v000001540e764500_0, 0, 16;
L_000001540e76daf0 .cmp/eq 2, v000001540e71e590_0, L_000001540e7a11c8;
L_000001540e76df50 .cmp/eq 2, v000001540e71e590_0, L_000001540e7a1210;
L_000001540e76d410 .cmp/eq 2, v000001540e71e590_0, L_000001540e7a1258;
L_000001540e76c0b0 .functor MUXZ 32, v000001540e7636a0_0, v000001540e732e70_0, L_000001540e76d410, C4<>;
L_000001540e76cc90 .functor MUXZ 32, L_000001540e76c0b0, L_000001540e76c5b0, L_000001540e76df50, C4<>;
L_000001540e76c830 .functor MUXZ 32, L_000001540e76cc90, v000001540e7636a0_0, L_000001540e76daf0, C4<>;
L_000001540e76c3d0 .cmp/eq 2, v000001540e71d7d0_0, L_000001540e7a12a0;
L_000001540e76d690 .cmp/eq 2, v000001540e71d7d0_0, L_000001540e7a12e8;
L_000001540e76cd30 .cmp/eq 2, v000001540e71d7d0_0, L_000001540e7a1330;
L_000001540e76d9b0 .functor MUXZ 32, v000001540e763c40_0, v000001540e732e70_0, L_000001540e76cd30, C4<>;
L_000001540e76d4b0 .functor MUXZ 32, L_000001540e76d9b0, L_000001540e76c5b0, L_000001540e76d690, C4<>;
L_000001540e76c150 .functor MUXZ 32, L_000001540e76d4b0, v000001540e763c40_0, L_000001540e76c3d0, C4<>;
L_000001540e76d7d0 .part L_000001540e76c150, 0, 1;
L_000001540e76d050 .part v000001540e7646e0_0, 15, 1;
LS_000001540e76d730_0_0 .concat [ 1 1 1 1], L_000001540e76d050, L_000001540e76d050, L_000001540e76d050, L_000001540e76d050;
LS_000001540e76d730_0_4 .concat [ 1 1 1 1], L_000001540e76d050, L_000001540e76d050, L_000001540e76d050, L_000001540e76d050;
LS_000001540e76d730_0_8 .concat [ 1 1 1 1], L_000001540e76d050, L_000001540e76d050, L_000001540e76d050, L_000001540e76d050;
LS_000001540e76d730_0_12 .concat [ 1 1 1 1], L_000001540e76d050, L_000001540e76d050, L_000001540e76d050, L_000001540e76d050;
L_000001540e76d730 .concat [ 4 4 4 4], LS_000001540e76d730_0_0, LS_000001540e76d730_0_4, LS_000001540e76d730_0_8, LS_000001540e76d730_0_12;
L_000001540e76d910 .concat [ 16 16 0 0], v000001540e7646e0_0, L_000001540e76d730;
L_000001540e76cdd0 .concat [ 1 31 0 0], L_000001540e76d7d0, L_000001540e7a1378;
L_000001540e76da50 .functor MUXZ 32, L_000001540e76cdd0, L_000001540e76d910, v000001540e764aa0_0, C4<>;
L_000001540e76db90 .concat [ 1 31 0 0], L_000001540e76d7d0, L_000001540e7a13c0;
L_000001540e76c5b0 .functor MUXZ 32, v000001540e7678e0_0, v000001540e766760_0, v000001540e767840_0, C4<>;
S_000001540e6bb7a0 .scope module, "alu_unit" "ALU" 2 647, 2 116 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 32 "Result";
P_000001540e6e7b50 .param/l "ADD" 0 2 123, C4<00>;
P_000001540e6e7b88 .param/l "AND" 0 2 124, C4<01>;
P_000001540e6e7bc0 .param/l "NOR" 0 2 126, C4<11>;
P_000001540e6e7bf8 .param/l "OR" 0 2 125, C4<10>;
v000001540e732470_0 .net "A", 31 0, L_000001540e76c830;  alias, 1 drivers
v000001540e732650_0 .net "ALUOp", 1 0, v000001540e7645a0_0;  alias, 1 drivers
v000001540e732dd0_0 .net "B", 31 0, L_000001540e76da50;  alias, 1 drivers
v000001540e7325b0_0 .var "Result", 31 0;
E_000001540e729020 .event anyedge, v000001540e732650_0, v000001540e732470_0, v000001540e732dd0_0;
S_000001540e6bb930 .scope module, "control" "ControlUnit" 2 551, 2 161 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Opcode";
    .port_info 1 /INPUT 1 "ST";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "MR";
    .port_info 5 /OUTPUT 1 "MW";
    .port_info 6 /OUTPUT 1 "MReg";
    .port_info 7 /OUTPUT 1 "EnRW";
P_000001540e736330 .param/l "ADDI" 0 2 174, C4<0011>;
P_000001540e736368 .param/l "AND" 0 2 175, C4<0111>;
P_000001540e7363a0 .param/l "NOR" 0 2 173, C4<0001>;
P_000001540e7363d8 .param/l "OR" 0 2 176, C4<1111>;
P_000001540e736410 .param/l "SW" 0 2 172, C4<0000>;
v000001540e732510_0 .var "ALUOp", 1 0;
v000001540e731b10_0 .var "ALUSrc", 0 0;
v000001540e732150_0 .var "EnRW", 0 0;
v000001540e731930_0 .var "MR", 0 0;
v000001540e7326f0_0 .var "MReg", 0 0;
v000001540e731750_0 .var "MW", 0 0;
v000001540e731570_0 .net "Opcode", 3 0, L_000001540e76d550;  alias, 1 drivers
v000001540e731390_0 .net "ST", 0 0, v000001540e763600_0;  alias, 1 drivers
E_000001540e7291e0 .event anyedge, v000001540e731390_0, v000001540e731570_0;
S_000001540e6f9720 .scope module, "dmem" "DataMemory" 2 675, 2 138 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MR";
    .port_info 2 /INPUT 1 "MW";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData";
v000001540e732790_0 .net "Address", 31 0, v000001540e732e70_0;  alias, 1 drivers
v000001540e732a10_0 .net "MR", 0 0, v000001540e732f10_0;  alias, 1 drivers
v000001540e7330f0_0 .net "MW", 0 0, v000001540e731c50_0;  alias, 1 drivers
v000001540e731a70_0 .var "ReadData", 31 0;
v000001540e7316b0_0 .net "WriteData", 31 0, v000001540e731f70_0;  alias, 1 drivers
v000001540e7321f0_0 .net "clk", 0 0, v000001540e76cfb0_0;  alias, 1 drivers
v000001540e731e30 .array "memory", 255 0, 31 0;
E_000001540e728d60 .event negedge, v000001540e7321f0_0;
E_000001540e728da0 .event posedge, v000001540e7321f0_0;
S_000001540e6f98b0 .scope module, "exmem" "EX_MEM_Register" 2 655, 2 394 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "EX_MR";
    .port_info 3 /INPUT 1 "EX_MW";
    .port_info 4 /INPUT 1 "EX_MReg";
    .port_info 5 /INPUT 1 "EX_EnRW";
    .port_info 6 /INPUT 32 "EX_ALUResult";
    .port_info 7 /INPUT 32 "EX_WriteData";
    .port_info 8 /INPUT 4 "EX_RegisterRd";
    .port_info 9 /OUTPUT 1 "MEM_MR";
    .port_info 10 /OUTPUT 1 "MEM_MW";
    .port_info 11 /OUTPUT 1 "MEM_MReg";
    .port_info 12 /OUTPUT 1 "MEM_EnRW";
    .port_info 13 /OUTPUT 32 "MEM_ALUResult";
    .port_info 14 /OUTPUT 32 "MEM_WriteData";
    .port_info 15 /OUTPUT 4 "MEM_RegisterRd";
v000001540e7328d0_0 .net "EX_ALUResult", 31 0, v000001540e7325b0_0;  alias, 1 drivers
v000001540e7319d0_0 .net "EX_EnRW", 0 0, v000001540e764640_0;  alias, 1 drivers
v000001540e731bb0_0 .net "EX_MR", 0 0, v000001540e763240_0;  alias, 1 drivers
v000001540e732b50_0 .net "EX_MReg", 0 0, v000001540e764460_0;  alias, 1 drivers
v000001540e732ab0_0 .net "EX_MW", 0 0, v000001540e764780_0;  alias, 1 drivers
v000001540e732bf0_0 .net "EX_RegisterRd", 3 0, v000001540e764820_0;  alias, 1 drivers
v000001540e732fb0_0 .net "EX_WriteData", 31 0, L_000001540e76db90;  1 drivers
v000001540e732e70_0 .var "MEM_ALUResult", 31 0;
v000001540e731cf0_0 .var "MEM_EnRW", 0 0;
v000001540e732f10_0 .var "MEM_MR", 0 0;
v000001540e733050_0 .var "MEM_MReg", 0 0;
v000001540e731c50_0 .var "MEM_MW", 0 0;
v000001540e731430_0 .var "MEM_RegisterRd", 3 0;
v000001540e731f70_0 .var "MEM_WriteData", 31 0;
v000001540e731250_0 .net "clk", 0 0, v000001540e76cfb0_0;  alias, 1 drivers
v000001540e71d910_0 .net "reset", 0 0, v000001540e76d5f0_0;  alias, 1 drivers
E_000001540e7289a0 .event posedge, v000001540e71d910_0, v000001540e7321f0_0;
S_000001540e6f9a40 .scope module, "forwarding" "ForwardingUnit" 2 618, 2 269 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "EX_MEM_RegisterRd";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 2 /INPUT 4 "MEM_WB_RegisterRd";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 4 /INPUT 4 "ID_EX_RegisterRs";
    .port_info 5 /INPUT 4 "ID_EX_RegisterRt";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001540e71e4f0_0 .net "EX_MEM_RegWrite", 0 0, v000001540e731cf0_0;  alias, 1 drivers
v000001540e71dc30_0 .net "EX_MEM_RegisterRd", 3 0, v000001540e731430_0;  alias, 1 drivers
v000001540e71e590_0 .var "ForwardA", 1 0;
v000001540e71d7d0_0 .var "ForwardB", 1 0;
v000001540e764960_0 .net "ID_EX_RegisterRs", 3 0, v000001540e763880_0;  alias, 1 drivers
v000001540e763560_0 .net "ID_EX_RegisterRt", 3 0, v000001540e763ba0_0;  alias, 1 drivers
v000001540e764be0_0 .net "MEM_WB_RegWrite", 0 0, v000001540e767a20_0;  alias, 1 drivers
v000001540e763740_0 .net "MEM_WB_RegisterRd", 3 0, v000001540e767f20_0;  alias, 1 drivers
E_000001540e72a320/0 .event anyedge, v000001540e731cf0_0, v000001540e731430_0, v000001540e764960_0, v000001540e764be0_0;
E_000001540e72a320/1 .event anyedge, v000001540e763740_0, v000001540e763560_0;
E_000001540e72a320 .event/or E_000001540e72a320/0, E_000001540e72a320/1;
S_000001540e6f4190 .scope module, "hazard_detection" "HazardDetectionUnit" 2 575, 2 243 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ID_EX_RegisterRd";
    .port_info 1 /INPUT 1 "ID_EX_MemRead";
    .port_info 2 /INPUT 4 "IF_ID_RegisterRs";
    .port_info 3 /INPUT 4 "IF_ID_RegisterRt";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "IFIDWrite";
    .port_info 6 /OUTPUT 1 "ST";
v000001540e763920_0 .net "ID_EX_MemRead", 0 0, v000001540e763240_0;  alias, 1 drivers
v000001540e764d20_0 .net "ID_EX_RegisterRd", 3 0, v000001540e764820_0;  alias, 1 drivers
v000001540e7634c0_0 .var "IFIDWrite", 0 0;
v000001540e7648c0_0 .net "IF_ID_RegisterRs", 3 0, L_000001540e76de10;  alias, 1 drivers
v000001540e763ec0_0 .net "IF_ID_RegisterRt", 3 0, L_000001540e76d870;  alias, 1 drivers
v000001540e763100_0 .var "PCWrite", 0 0;
v000001540e763600_0 .var "ST", 0 0;
E_000001540e729d60 .event anyedge, v000001540e731bb0_0, v000001540e732bf0_0, v000001540e7648c0_0, v000001540e763ec0_0;
S_000001540e6f4320 .scope module, "idex" "ID_EX_Register" 2 586, 2 325 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ID_ALUSrc";
    .port_info 3 /INPUT 2 "ID_ALUOp";
    .port_info 4 /INPUT 1 "ID_MR";
    .port_info 5 /INPUT 1 "ID_MW";
    .port_info 6 /INPUT 1 "ID_MReg";
    .port_info 7 /INPUT 1 "ID_EnRW";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_ReadData1";
    .port_info 10 /INPUT 32 "ID_ReadData2";
    .port_info 11 /INPUT 16 "ID_Immediate";
    .port_info 12 /INPUT 4 "ID_RegisterRs";
    .port_info 13 /INPUT 4 "ID_RegisterRt";
    .port_info 14 /INPUT 4 "ID_RegisterRd";
    .port_info 15 /OUTPUT 1 "EX_ALUSrc";
    .port_info 16 /OUTPUT 2 "EX_ALUOp";
    .port_info 17 /OUTPUT 1 "EX_MR";
    .port_info 18 /OUTPUT 1 "EX_MW";
    .port_info 19 /OUTPUT 1 "EX_MReg";
    .port_info 20 /OUTPUT 1 "EX_EnRW";
    .port_info 21 /OUTPUT 32 "EX_PC";
    .port_info 22 /OUTPUT 32 "EX_ReadData1";
    .port_info 23 /OUTPUT 32 "EX_ReadData2";
    .port_info 24 /OUTPUT 16 "EX_Immediate";
    .port_info 25 /OUTPUT 4 "EX_RegisterRs";
    .port_info 26 /OUTPUT 4 "EX_RegisterRt";
    .port_info 27 /OUTPUT 4 "EX_RegisterRd";
v000001540e7645a0_0 .var "EX_ALUOp", 1 0;
v000001540e764aa0_0 .var "EX_ALUSrc", 0 0;
v000001540e764640_0 .var "EX_EnRW", 0 0;
v000001540e7646e0_0 .var "EX_Immediate", 15 0;
v000001540e763240_0 .var "EX_MR", 0 0;
v000001540e764460_0 .var "EX_MReg", 0 0;
v000001540e764780_0 .var "EX_MW", 0 0;
v000001540e7637e0_0 .var "EX_PC", 31 0;
v000001540e7636a0_0 .var "EX_ReadData1", 31 0;
v000001540e763c40_0 .var "EX_ReadData2", 31 0;
v000001540e764820_0 .var "EX_RegisterRd", 3 0;
v000001540e763880_0 .var "EX_RegisterRs", 3 0;
v000001540e763ba0_0 .var "EX_RegisterRt", 3 0;
v000001540e7639c0_0 .net "ID_ALUOp", 1 0, v000001540e732510_0;  alias, 1 drivers
v000001540e764c80_0 .net "ID_ALUSrc", 0 0, v000001540e731b10_0;  alias, 1 drivers
v000001540e763ce0_0 .net "ID_EnRW", 0 0, v000001540e732150_0;  alias, 1 drivers
v000001540e764140_0 .net "ID_Immediate", 15 0, L_000001540e76c650;  alias, 1 drivers
v000001540e764b40_0 .net "ID_MR", 0 0, v000001540e731930_0;  alias, 1 drivers
v000001540e763a60_0 .net "ID_MReg", 0 0, v000001540e7326f0_0;  alias, 1 drivers
v000001540e764dc0_0 .net "ID_MW", 0 0, v000001540e731750_0;  alias, 1 drivers
v000001540e763f60_0 .net "ID_PC", 31 0, v000001540e763b00_0;  alias, 1 drivers
v000001540e764280_0 .net "ID_ReadData1", 31 0, L_000001540e70e540;  alias, 1 drivers
v000001540e764e60_0 .net "ID_ReadData2", 31 0, L_000001540e70e9a0;  alias, 1 drivers
v000001540e764f00_0 .net "ID_RegisterRd", 3 0, L_000001540e76c790;  alias, 1 drivers
v000001540e763060_0 .net "ID_RegisterRs", 3 0, L_000001540e76de10;  alias, 1 drivers
v000001540e7631a0_0 .net "ID_RegisterRt", 3 0, L_000001540e76d870;  alias, 1 drivers
v000001540e7632e0_0 .net "clk", 0 0, v000001540e76cfb0_0;  alias, 1 drivers
v000001540e763380_0 .net "reset", 0 0, v000001540e76d5f0_0;  alias, 1 drivers
S_000001540e6b60e0 .scope module, "ifid" "IF_ID_Register" 2 533, 2 304 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IFIDWrite";
    .port_info 3 /INPUT 32 "IF_PC";
    .port_info 4 /INPUT 32 "IF_Instruction";
    .port_info 5 /OUTPUT 32 "ID_PC";
    .port_info 6 /OUTPUT 32 "ID_Instruction";
v000001540e764500_0 .var "ID_Instruction", 31 0;
v000001540e763b00_0 .var "ID_PC", 31 0;
v000001540e764000_0 .net "IFIDWrite", 0 0, v000001540e7634c0_0;  alias, 1 drivers
v000001540e763420_0 .net "IF_Instruction", 31 0, v000001540e764a00_0;  alias, 1 drivers
v000001540e7641e0_0 .net "IF_PC", 31 0, v000001540e7670c0_0;  alias, 1 drivers
v000001540e764320_0 .net "clk", 0 0, v000001540e76cfb0_0;  alias, 1 drivers
v000001540e7643c0_0 .net "reset", 0 0, v000001540e76d5f0_0;  alias, 1 drivers
S_000001540e6dcb90 .scope module, "imem" "InstructionMemory" 2 525, 2 18 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCAddress";
    .port_info 1 /INPUT 1 "EnIM";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "Instruction";
L_000001540e7a10f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001540e7640a0_0 .net "EnIM", 0 0, L_000001540e7a10f0;  1 drivers
v000001540e764a00_0 .var "Instruction", 31 0;
v000001540e763d80_0 .net "PCAddress", 31 0, v000001540e7670c0_0;  alias, 1 drivers
v000001540e763e20_0 .net "clk", 0 0, v000001540e76cfb0_0;  alias, 1 drivers
v000001540e766f80 .array "memory", 31 0, 7 0;
S_000001540e6dcd20 .scope module, "memwb" "MEM_WB_Register" 2 685, 2 439 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MEM_MReg";
    .port_info 3 /INPUT 1 "MEM_EnRW";
    .port_info 4 /INPUT 32 "MEM_ReadData";
    .port_info 5 /INPUT 32 "MEM_ALUResult";
    .port_info 6 /INPUT 4 "MEM_RegisterRd";
    .port_info 7 /OUTPUT 1 "WB_MReg";
    .port_info 8 /OUTPUT 1 "WB_EnRW";
    .port_info 9 /OUTPUT 32 "WB_ReadData";
    .port_info 10 /OUTPUT 32 "WB_ALUResult";
    .port_info 11 /OUTPUT 4 "WB_RegisterRd";
v000001540e767de0_0 .net "MEM_ALUResult", 31 0, v000001540e732e70_0;  alias, 1 drivers
v000001540e767520_0 .net "MEM_EnRW", 0 0, v000001540e731cf0_0;  alias, 1 drivers
v000001540e767020_0 .net "MEM_MReg", 0 0, v000001540e733050_0;  alias, 1 drivers
v000001540e767e80_0 .net "MEM_ReadData", 31 0, v000001540e731a70_0;  alias, 1 drivers
v000001540e766e40_0 .net "MEM_RegisterRd", 3 0, v000001540e731430_0;  alias, 1 drivers
v000001540e7678e0_0 .var "WB_ALUResult", 31 0;
v000001540e767a20_0 .var "WB_EnRW", 0 0;
v000001540e767840_0 .var "WB_MReg", 0 0;
v000001540e766760_0 .var "WB_ReadData", 31 0;
v000001540e767f20_0 .var "WB_RegisterRd", 3 0;
v000001540e767160_0 .net "clk", 0 0, v000001540e76cfb0_0;  alias, 1 drivers
v000001540e767660_0 .net "reset", 0 0, v000001540e76d5f0_0;  alias, 1 drivers
S_000001540e6dceb0 .scope module, "pc_module" "PC" 2 516, 2 1 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 32 "PCNext";
    .port_info 4 /OUTPUT 32 "PCOut";
v000001540e767ac0_0 .net "PCNext", 31 0, L_000001540e76c290;  alias, 1 drivers
v000001540e7670c0_0 .var "PCOut", 31 0;
v000001540e7675c0_0 .net "PCWrite", 0 0, v000001540e763100_0;  alias, 1 drivers
v000001540e767b60_0 .net "clk", 0 0, v000001540e76cfb0_0;  alias, 1 drivers
v000001540e766b20_0 .net "reset", 0 0, v000001540e76d5f0_0;  alias, 1 drivers
S_000001540e6e0910 .scope module, "regfile" "RegisterFile" 2 563, 2 73 0, S_000001540e6bb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "EnRW";
    .port_info 2 /INPUT 4 "RN1";
    .port_info 3 /INPUT 4 "RN2";
    .port_info 4 /INPUT 4 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
L_000001540e70e540 .functor BUFZ 32, L_000001540e76cbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001540e70e9a0 .functor BUFZ 32, L_000001540e76cab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001540e767980_0 .net "EnRW", 0 0, v000001540e767a20_0;  alias, 1 drivers
v000001540e7672a0_0 .net "RD1", 31 0, L_000001540e70e540;  alias, 1 drivers
v000001540e766ee0_0 .net "RD2", 31 0, L_000001540e70e9a0;  alias, 1 drivers
v000001540e767c00_0 .net "RN1", 3 0, L_000001540e76de10;  alias, 1 drivers
v000001540e766c60_0 .net "RN2", 3 0, L_000001540e76d870;  alias, 1 drivers
v000001540e766da0_0 .net "WD", 31 0, L_000001540e76c5b0;  alias, 1 drivers
v000001540e767340_0 .net "WN", 3 0, v000001540e767f20_0;  alias, 1 drivers
v000001540e7661c0_0 .net *"_ivl_0", 31 0, L_000001540e76cbf0;  1 drivers
v000001540e767200_0 .net *"_ivl_10", 5 0, L_000001540e76cf10;  1 drivers
L_000001540e7a1180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001540e766bc0_0 .net *"_ivl_13", 1 0, L_000001540e7a1180;  1 drivers
v000001540e767ca0_0 .net *"_ivl_2", 5 0, L_000001540e76c470;  1 drivers
L_000001540e7a1138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001540e766d00_0 .net *"_ivl_5", 1 0, L_000001540e7a1138;  1 drivers
v000001540e767700_0 .net *"_ivl_8", 31 0, L_000001540e76cab0;  1 drivers
v000001540e7673e0_0 .net "clk", 0 0, v000001540e76cfb0_0;  alias, 1 drivers
v000001540e767d40 .array "registers", 15 0, 31 0;
L_000001540e76cbf0 .array/port v000001540e767d40, L_000001540e76c470;
L_000001540e76c470 .concat [ 4 2 0 0], L_000001540e76de10, L_000001540e7a1138;
L_000001540e76cab0 .array/port v000001540e767d40, L_000001540e76cf10;
L_000001540e76cf10 .concat [ 4 2 0 0], L_000001540e76d870, L_000001540e7a1180;
    .scope S_000001540e6dceb0;
T_0 ;
    %wait E_000001540e7289a0;
    %load/vec4 v000001540e766b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e7670c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001540e7675c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001540e767ac0_0;
    %assign/vec4 v000001540e7670c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001540e6dcb90;
T_1 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 69, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 120, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 118, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e766f80, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001540e6dcb90;
T_2 ;
    %wait E_000001540e728da0;
    %load/vec4 v000001540e7640a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001540e763d80_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001540e766f80, 4;
    %load/vec4 v000001540e763d80_0;
    %parti/s 5, 0, 2;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001540e766f80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001540e763d80_0;
    %parti/s 5, 0, 2;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001540e766f80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001540e763d80_0;
    %parti/s 5, 0, 2;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001540e766f80, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001540e764a00_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001540e6b60e0;
T_3 ;
    %wait E_000001540e7289a0;
    %load/vec4 v000001540e7643c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e763b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e764500_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001540e764000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001540e7641e0_0;
    %assign/vec4 v000001540e763b00_0, 0;
    %load/vec4 v000001540e763420_0;
    %assign/vec4 v000001540e764500_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001540e6bb930;
T_4 ;
    %wait E_000001540e7291e0;
    %load/vec4 v000001540e731390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001540e732510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e7326f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e732150_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001540e731570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001540e732510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e7326f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e732150_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e731b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001540e732510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e731750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e7326f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e732150_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731b10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001540e732510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e7326f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e732150_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e731b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001540e732510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e7326f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e732150_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731b10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001540e732510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e7326f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e732150_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731b10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001540e732510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e731750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e7326f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e732150_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001540e6e0910;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 90918, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 1041201, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 283698, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 143889, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001540e767d40, 4, 0;
    %end;
    .thread T_5;
    .scope S_000001540e6e0910;
T_6 ;
    %wait E_000001540e728d60;
    %load/vec4 v000001540e767980_0;
    %load/vec4 v000001540e767340_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001540e766da0_0;
    %load/vec4 v000001540e767340_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001540e767d40, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001540e6f4190;
T_7 ;
    %wait E_000001540e729d60;
    %load/vec4 v000001540e763920_0;
    %load/vec4 v000001540e764d20_0;
    %load/vec4 v000001540e7648c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001540e764d20_0;
    %load/vec4 v000001540e763ec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e763100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e7634c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e763600_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e763100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e7634c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e763600_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001540e6f4320;
T_8 ;
    %wait E_000001540e7289a0;
    %load/vec4 v000001540e763380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e764aa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001540e7645a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e763240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e764780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e764460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e764640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e7637e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e7636a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e763c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001540e7646e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001540e763880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001540e763ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001540e764820_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001540e764c80_0;
    %assign/vec4 v000001540e764aa0_0, 0;
    %load/vec4 v000001540e7639c0_0;
    %assign/vec4 v000001540e7645a0_0, 0;
    %load/vec4 v000001540e764b40_0;
    %assign/vec4 v000001540e763240_0, 0;
    %load/vec4 v000001540e764dc0_0;
    %assign/vec4 v000001540e764780_0, 0;
    %load/vec4 v000001540e763a60_0;
    %assign/vec4 v000001540e764460_0, 0;
    %load/vec4 v000001540e763ce0_0;
    %assign/vec4 v000001540e764640_0, 0;
    %load/vec4 v000001540e763f60_0;
    %assign/vec4 v000001540e7637e0_0, 0;
    %load/vec4 v000001540e764280_0;
    %assign/vec4 v000001540e7636a0_0, 0;
    %load/vec4 v000001540e764e60_0;
    %assign/vec4 v000001540e763c40_0, 0;
    %load/vec4 v000001540e764140_0;
    %assign/vec4 v000001540e7646e0_0, 0;
    %load/vec4 v000001540e763060_0;
    %assign/vec4 v000001540e763880_0, 0;
    %load/vec4 v000001540e7631a0_0;
    %assign/vec4 v000001540e763ba0_0, 0;
    %load/vec4 v000001540e764f00_0;
    %assign/vec4 v000001540e764820_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001540e6f9a40;
T_9 ;
    %wait E_000001540e72a320;
    %load/vec4 v000001540e71e4f0_0;
    %load/vec4 v000001540e71dc30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001540e71dc30_0;
    %load/vec4 v000001540e764960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001540e71e590_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001540e764be0_0;
    %load/vec4 v000001540e763740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001540e763740_0;
    %load/vec4 v000001540e764960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001540e71e590_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001540e71e590_0, 0, 2;
T_9.3 ;
T_9.1 ;
    %load/vec4 v000001540e71e4f0_0;
    %load/vec4 v000001540e71dc30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001540e71dc30_0;
    %load/vec4 v000001540e763560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001540e71d7d0_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001540e764be0_0;
    %load/vec4 v000001540e763740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001540e763740_0;
    %load/vec4 v000001540e763560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001540e71d7d0_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001540e71d7d0_0, 0, 2;
T_9.7 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001540e6bb7a0;
T_10 ;
    %wait E_000001540e729020;
    %load/vec4 v000001540e732650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001540e732470_0;
    %load/vec4 v000001540e732dd0_0;
    %add;
    %store/vec4 v000001540e7325b0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001540e732470_0;
    %load/vec4 v000001540e732dd0_0;
    %and;
    %store/vec4 v000001540e7325b0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001540e732470_0;
    %load/vec4 v000001540e732dd0_0;
    %or;
    %store/vec4 v000001540e7325b0_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v000001540e732470_0;
    %load/vec4 v000001540e732dd0_0;
    %or;
    %inv;
    %store/vec4 v000001540e7325b0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001540e6f98b0;
T_11 ;
    %wait E_000001540e7289a0;
    %load/vec4 v000001540e71d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e732f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e731c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e733050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e731cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e732e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e731f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001540e731430_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001540e731bb0_0;
    %assign/vec4 v000001540e732f10_0, 0;
    %load/vec4 v000001540e732ab0_0;
    %assign/vec4 v000001540e731c50_0, 0;
    %load/vec4 v000001540e732b50_0;
    %assign/vec4 v000001540e733050_0, 0;
    %load/vec4 v000001540e7319d0_0;
    %assign/vec4 v000001540e731cf0_0, 0;
    %load/vec4 v000001540e7328d0_0;
    %assign/vec4 v000001540e732e70_0, 0;
    %load/vec4 v000001540e732fb0_0;
    %assign/vec4 v000001540e731f70_0, 0;
    %load/vec4 v000001540e732bf0_0;
    %assign/vec4 v000001540e731430_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001540e6f9720;
T_12 ;
    %wait E_000001540e728da0;
    %load/vec4 v000001540e732a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %ix/getv 4, v000001540e732790_0;
    %load/vec4a v000001540e731e30, 4;
    %assign/vec4 v000001540e731a70_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001540e6f9720;
T_13 ;
    %wait E_000001540e728d60;
    %load/vec4 v000001540e7330f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001540e7316b0_0;
    %ix/getv 3, v000001540e732790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001540e731e30, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001540e6dcd20;
T_14 ;
    %wait E_000001540e7289a0;
    %load/vec4 v000001540e767660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e767840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001540e767a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e766760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001540e7678e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001540e767f20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001540e767020_0;
    %assign/vec4 v000001540e767840_0, 0;
    %load/vec4 v000001540e767520_0;
    %assign/vec4 v000001540e767a20_0, 0;
    %load/vec4 v000001540e767e80_0;
    %assign/vec4 v000001540e766760_0, 0;
    %load/vec4 v000001540e767de0_0;
    %assign/vec4 v000001540e7678e0_0, 0;
    %load/vec4 v000001540e766e40_0;
    %assign/vec4 v000001540e767f20_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001540e73b880;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e76cfb0_0, 0, 1;
T_15.0 ;
    %delay 5, 0;
    %load/vec4 v000001540e76cfb0_0;
    %inv;
    %store/vec4 v000001540e76cfb0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_000001540e73b880;
T_16 ;
    %vpi_call 2 725 "$dumpfile", "processor_waveform.vcd" {0 0 0};
    %vpi_call 2 726 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001540e73b880 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001540e76d5f0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001540e76d5f0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 737 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_000001540e73b880;
T_17 ;
    %vpi_call 2 742 "$monitor", "Time=%0t, PC=%h, Inst=%h, reg1=%h, reg2=%h, reg3=%h, reg4=%h, reg5=%h, reg6=%h, reg7=%h, reg8=%h, reg9=%h", $time, v000001540e7670c0_0, v000001540e764500_0, &A<v000001540e767d40, 1>, &A<v000001540e767d40, 2>, &A<v000001540e767d40, 3>, &A<v000001540e767d40, 4>, &A<v000001540e767d40, 5>, &A<v000001540e767d40, 6>, &A<v000001540e767d40, 7>, &A<v000001540e767d40, 8>, &A<v000001540e767d40, 9> {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pipeline.v";
