<stg><name>GenerateProof_Pipeline_TRANSFER_STREAM</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %path_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %proof_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln42 = store i9 0, i9 %i_8

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln42 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc17:0 %i = load i9 %i_8

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc17:1 %icmp_ln42 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc17:2 %i_18 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17:3 %br_ln42 = br i1 %icmp_ln42, void %for.inc17.split, void %for.end19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc17.split:5 %store_ln42 = store i9 %i_18, i9 %i_8

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
for.end19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc17.split:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17.split:1 %speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln42"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.split:2 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_68

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc17.split:3 %path_strm_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %path_strm

]]></Node>
<StgValue><ssdm name="path_strm_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc17.split:4 %write_ln43 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %path_strm_read

]]></Node>
<StgValue><ssdm name="write_ln43"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
for.inc17.split:6 %br_ln42 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="path_strm" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="path_strm"/></StgValue>
</port>
<port id="32" name="proof_strm" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="proof_strm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="StgValue_33" to="i_8" fromId="33" toId="5">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="37" from="path_strm" to="specinterface_ln0" fromId="31" toId="6">
</dataflow>
<dataflow id="39" from="empty_46" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="44" from="empty_34" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="47" from="empty_34" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="48" from="empty_34" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="49" from="empty_34" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="54" from="empty_34" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="55" from="empty_34" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="35" toId="7">
</dataflow>
<dataflow id="61" from="proof_strm" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="63" from="empty_26" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="67" from="empty_36" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="70" from="empty_34" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="71" from="empty_34" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="72" from="empty_34" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="77" from="empty_34" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="78" from="empty_34" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln42" fromId="82" toId="8">
</dataflow>
<dataflow id="84" from="i_8" to="store_ln42" fromId="5" toId="8">
</dataflow>
<dataflow id="85" from="i_8" to="i" fromId="5" toId="10">
</dataflow>
<dataflow id="86" from="i" to="icmp_ln42" fromId="10" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln42" fromId="87" toId="11">
</dataflow>
<dataflow id="89" from="i" to="i_18" fromId="10" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_90" to="i_18" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="icmp_ln42" to="br_ln42" fromId="11" toId="13">
</dataflow>
<dataflow id="93" from="i_18" to="store_ln42" fromId="12" toId="14">
</dataflow>
<dataflow id="94" from="i_8" to="store_ln42" fromId="5" toId="14">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln42" fromId="95" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_56" to="specpipeline_ln42" fromId="56" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_40" to="specpipeline_ln42" fromId="40" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_40" to="specpipeline_ln42" fromId="40" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_40" to="specpipeline_ln42" fromId="40" toId="15">
</dataflow>
<dataflow id="101" from="empty_34" to="specpipeline_ln42" fromId="43" toId="15">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln42" fromId="102" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="speclooptripcount_ln42" fromId="104" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_104" to="speclooptripcount_ln42" fromId="104" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_104" to="speclooptripcount_ln42" fromId="104" toId="16">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopName" to="specloopname_ln42" fromId="108" toId="17">
</dataflow>
<dataflow id="111" from="empty_68" to="specloopname_ln42" fromId="110" toId="17">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="path_strm_read" fromId="112" toId="18">
</dataflow>
<dataflow id="114" from="path_strm" to="path_strm_read" fromId="31" toId="18">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.axis.volatile.i128P128A" to="write_ln43" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="proof_strm" to="write_ln43" fromId="32" toId="19">
</dataflow>
<dataflow id="118" from="path_strm_read" to="write_ln43" fromId="18" toId="19">
</dataflow>
<dataflow id="119" from="icmp_ln42" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
