<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/instance/dac.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_11e95a94d3f9556f110b58f7563aecc7.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">dac.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for DAC.  
<a href="#details">More...</a></p>

<p><a href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5699fa7b80f1ae2c4e9611548c1fe3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a5699fa7b80f1ae2c4e9611548c1fe3c1">REG_DAC_CTRLA</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003000U)</td></tr>
<tr class="memdesc:a5699fa7b80f1ae2c4e9611548c1fe3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Control A  <a href="#a5699fa7b80f1ae2c4e9611548c1fe3c1">More...</a><br /></td></tr>
<tr class="separator:a5699fa7b80f1ae2c4e9611548c1fe3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322393d1d023012f89e4235d7acec17a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a322393d1d023012f89e4235d7acec17a">REG_DAC_CTRLB</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003001U)</td></tr>
<tr class="memdesc:a322393d1d023012f89e4235d7acec17a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Control B  <a href="#a322393d1d023012f89e4235d7acec17a">More...</a><br /></td></tr>
<tr class="separator:a322393d1d023012f89e4235d7acec17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1adf492342d95b0e27046e6ebeab9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a3b1adf492342d95b0e27046e6ebeab9b">REG_DAC_EVCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003002U)</td></tr>
<tr class="memdesc:a3b1adf492342d95b0e27046e6ebeab9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Event Control  <a href="#a3b1adf492342d95b0e27046e6ebeab9b">More...</a><br /></td></tr>
<tr class="separator:a3b1adf492342d95b0e27046e6ebeab9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaf07eac55924ef717595282722bced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a7aaf07eac55924ef717595282722bced">REG_DAC_INTENCLR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003004U)</td></tr>
<tr class="memdesc:a7aaf07eac55924ef717595282722bced"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Interrupt Enable Clear  <a href="#a7aaf07eac55924ef717595282722bced">More...</a><br /></td></tr>
<tr class="separator:a7aaf07eac55924ef717595282722bced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3964a77af25d3f3f6e6e491b44181af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#ad3964a77af25d3f3f6e6e491b44181af">REG_DAC_INTENSET</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003005U)</td></tr>
<tr class="memdesc:ad3964a77af25d3f3f6e6e491b44181af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Interrupt Enable Set  <a href="#ad3964a77af25d3f3f6e6e491b44181af">More...</a><br /></td></tr>
<tr class="separator:ad3964a77af25d3f3f6e6e491b44181af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86a1fc63a3458b14273128fcc98207c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#ab86a1fc63a3458b14273128fcc98207c">REG_DAC_INTFLAG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003006U)</td></tr>
<tr class="memdesc:ab86a1fc63a3458b14273128fcc98207c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Interrupt Flag Status and Clear  <a href="#ab86a1fc63a3458b14273128fcc98207c">More...</a><br /></td></tr>
<tr class="separator:ab86a1fc63a3458b14273128fcc98207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18777fc13e36281ca757e4686463406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#ab18777fc13e36281ca757e4686463406">REG_DAC_STATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x42003007U)</td></tr>
<tr class="memdesc:ab18777fc13e36281ca757e4686463406"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Status  <a href="#ab18777fc13e36281ca757e4686463406">More...</a><br /></td></tr>
<tr class="separator:ab18777fc13e36281ca757e4686463406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4f6383a3ee511167567dc6ddceb059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a2e4f6383a3ee511167567dc6ddceb059">REG_DAC_SYNCBUSY</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x42003008U)</td></tr>
<tr class="memdesc:a2e4f6383a3ee511167567dc6ddceb059"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Synchronization Busy  <a href="#a2e4f6383a3ee511167567dc6ddceb059">More...</a><br /></td></tr>
<tr class="separator:a2e4f6383a3ee511167567dc6ddceb059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae12ac3d0074eb9f29237c6438df468e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#aae12ac3d0074eb9f29237c6438df468e">REG_DAC_DACCTRL0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x4200300CU)</td></tr>
<tr class="memdesc:aae12ac3d0074eb9f29237c6438df468e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) DACx Control 0  <a href="#aae12ac3d0074eb9f29237c6438df468e">More...</a><br /></td></tr>
<tr class="separator:aae12ac3d0074eb9f29237c6438df468e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadb258625d188e1e1043d24908e6168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#adadb258625d188e1e1043d24908e6168">REG_DAC_DACCTRL1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x4200300EU)</td></tr>
<tr class="memdesc:adadb258625d188e1e1043d24908e6168"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) DACx Control 1  <a href="#adadb258625d188e1e1043d24908e6168">More...</a><br /></td></tr>
<tr class="separator:adadb258625d188e1e1043d24908e6168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5b397c05785c0440c90ee679b96b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a7b5b397c05785c0440c90ee679b96b0f">REG_DAC_DATA0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>*)0x42003010U)</td></tr>
<tr class="memdesc:a7b5b397c05785c0440c90ee679b96b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Data DAC0 0  <a href="#a7b5b397c05785c0440c90ee679b96b0f">More...</a><br /></td></tr>
<tr class="separator:a7b5b397c05785c0440c90ee679b96b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483b3f4929f0c65e0d0d28ed97047075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a483b3f4929f0c65e0d0d28ed97047075">REG_DAC_DATA1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>*)0x42003012U)</td></tr>
<tr class="memdesc:a483b3f4929f0c65e0d0d28ed97047075"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Data DAC0 1  <a href="#a483b3f4929f0c65e0d0d28ed97047075">More...</a><br /></td></tr>
<tr class="separator:a483b3f4929f0c65e0d0d28ed97047075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64c12f023a2ad2995c2d773a75c5e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#af64c12f023a2ad2995c2d773a75c5e78">REG_DAC_DATABUF0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>*)0x42003014U)</td></tr>
<tr class="memdesc:af64c12f023a2ad2995c2d773a75c5e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Data Buffer DAC0 0  <a href="#af64c12f023a2ad2995c2d773a75c5e78">More...</a><br /></td></tr>
<tr class="separator:af64c12f023a2ad2995c2d773a75c5e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9713d6a4cf390a50cec15a0f3f0f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a2f9713d6a4cf390a50cec15a0f3f0f81">REG_DAC_DATABUF1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>*)0x42003016U)</td></tr>
<tr class="memdesc:a2f9713d6a4cf390a50cec15a0f3f0f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Data Buffer DAC0 1  <a href="#a2f9713d6a4cf390a50cec15a0f3f0f81">More...</a><br /></td></tr>
<tr class="separator:a2f9713d6a4cf390a50cec15a0f3f0f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a15d737324974ff86c7fea415406f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a05a15d737324974ff86c7fea415406f9">REG_DAC_DBGCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003018U)</td></tr>
<tr class="memdesc:a05a15d737324974ff86c7fea415406f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DAC) Debug Control  <a href="#a05a15d737324974ff86c7fea415406f9">More...</a><br /></td></tr>
<tr class="separator:a05a15d737324974ff86c7fea415406f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43d8eafac2044f563151f8010e73d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#aa43d8eafac2044f563151f8010e73d7b">DAC_DAC_NUM</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aa43d8eafac2044f563151f8010e73d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a11b8671ab727cbf0b0a7456fc2ece3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a4a11b8671ab727cbf0b0a7456fc2ece3">DAC_DATA_SIZE</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a4a11b8671ab727cbf0b0a7456fc2ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad4aa85b5cc0da7d9358de367fe84fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#afad4aa85b5cc0da7d9358de367fe84fa">DAC_DMAC_ID_EMPTY_0</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:afad4aa85b5cc0da7d9358de367fe84fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7680905d399babb0cd7983859ed95926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a7680905d399babb0cd7983859ed95926">DAC_DMAC_ID_EMPTY_1</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:a7680905d399babb0cd7983859ed95926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea5fe87ba798fe393856eb4129dde35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a6ea5fe87ba798fe393856eb4129dde35">DAC_DMAC_ID_EMPTY_LSB</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:a6ea5fe87ba798fe393856eb4129dde35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c2341f8bd27945ea0f00359ada61f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a57c2341f8bd27945ea0f00359ada61f7">DAC_DMAC_ID_EMPTY_MSB</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:a57c2341f8bd27945ea0f00359ada61f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596d8313d7dfb422fe79d899d11486a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a596d8313d7dfb422fe79d899d11486a3">DAC_DMAC_ID_EMPTY_SIZE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a596d8313d7dfb422fe79d899d11486a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc25e7412d4d744d52ae9a79035b825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h.html#a5dc25e7412d4d744d52ae9a79035b825">DAC_GCLK_ID</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a5dc25e7412d4d744d52ae9a79035b825"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instance description for DAC. </p>
<p>Copyright (c) 2015 Atmel Corporation. All rights reserved.</p>

<p class="definition">Definition in file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa43d8eafac2044f563151f8010e73d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43d8eafac2044f563151f8010e73d7b">&#9670;&nbsp;</a></span>DAC_DAC_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DAC_NUM&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00083">83</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a4a11b8671ab727cbf0b0a7456fc2ece3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a11b8671ab727cbf0b0a7456fc2ece3">&#9670;&nbsp;</a></span>DAC_DATA_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DATA_SIZE&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00084">84</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="afad4aa85b5cc0da7d9358de367fe84fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad4aa85b5cc0da7d9358de367fe84fa">&#9670;&nbsp;</a></span>DAC_DMAC_ID_EMPTY_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DMAC_ID_EMPTY_0&#160;&#160;&#160;38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00085">85</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a7680905d399babb0cd7983859ed95926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7680905d399babb0cd7983859ed95926">&#9670;&nbsp;</a></span>DAC_DMAC_ID_EMPTY_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DMAC_ID_EMPTY_1&#160;&#160;&#160;39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00086">86</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a6ea5fe87ba798fe393856eb4129dde35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea5fe87ba798fe393856eb4129dde35">&#9670;&nbsp;</a></span>DAC_DMAC_ID_EMPTY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DMAC_ID_EMPTY_LSB&#160;&#160;&#160;38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00087">87</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a57c2341f8bd27945ea0f00359ada61f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c2341f8bd27945ea0f00359ada61f7">&#9670;&nbsp;</a></span>DAC_DMAC_ID_EMPTY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DMAC_ID_EMPTY_MSB&#160;&#160;&#160;39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00088">88</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a596d8313d7dfb422fe79d899d11486a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596d8313d7dfb422fe79d899d11486a3">&#9670;&nbsp;</a></span>DAC_DMAC_ID_EMPTY_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DMAC_ID_EMPTY_SIZE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00089">89</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a5dc25e7412d4d744d52ae9a79035b825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc25e7412d4d744d52ae9a79035b825">&#9670;&nbsp;</a></span>DAC_GCLK_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_GCLK_ID&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00090">90</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a5699fa7b80f1ae2c4e9611548c1fe3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5699fa7b80f1ae2c4e9611548c1fe3c1">&#9670;&nbsp;</a></span>REG_DAC_CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_CTRLA&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Control A </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00065">65</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a322393d1d023012f89e4235d7acec17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a322393d1d023012f89e4235d7acec17a">&#9670;&nbsp;</a></span>REG_DAC_CTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_CTRLB&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003001U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Control B </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00066">66</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="aae12ac3d0074eb9f29237c6438df468e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae12ac3d0074eb9f29237c6438df468e">&#9670;&nbsp;</a></span>REG_DAC_DACCTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_DACCTRL0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x4200300CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) DACx Control 0 </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00073">73</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="adadb258625d188e1e1043d24908e6168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadb258625d188e1e1043d24908e6168">&#9670;&nbsp;</a></span>REG_DAC_DACCTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_DACCTRL1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x4200300EU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) DACx Control 1 </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00074">74</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a7b5b397c05785c0440c90ee679b96b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5b397c05785c0440c90ee679b96b0f">&#9670;&nbsp;</a></span>REG_DAC_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_DATA0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>*)0x42003010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Data DAC0 0 </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00075">75</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a483b3f4929f0c65e0d0d28ed97047075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483b3f4929f0c65e0d0d28ed97047075">&#9670;&nbsp;</a></span>REG_DAC_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_DATA1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>*)0x42003012U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Data DAC0 1 </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00076">76</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="af64c12f023a2ad2995c2d773a75c5e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64c12f023a2ad2995c2d773a75c5e78">&#9670;&nbsp;</a></span>REG_DAC_DATABUF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_DATABUF0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>*)0x42003014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Data Buffer DAC0 0 </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00077">77</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a2f9713d6a4cf390a50cec15a0f3f0f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9713d6a4cf390a50cec15a0f3f0f81">&#9670;&nbsp;</a></span>REG_DAC_DATABUF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_DATABUF1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0ab0e5f6c8301aa1c2068e511d854094">WoReg16</a>*)0x42003016U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Data Buffer DAC0 1 </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00078">78</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a05a15d737324974ff86c7fea415406f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a15d737324974ff86c7fea415406f9">&#9670;&nbsp;</a></span>REG_DAC_DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_DBGCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Debug Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00079">79</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a3b1adf492342d95b0e27046e6ebeab9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1adf492342d95b0e27046e6ebeab9b">&#9670;&nbsp;</a></span>REG_DAC_EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_EVCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003002U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Event Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00067">67</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a7aaf07eac55924ef717595282722bced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aaf07eac55924ef717595282722bced">&#9670;&nbsp;</a></span>REG_DAC_INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_INTENCLR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Interrupt Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00068">68</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="ad3964a77af25d3f3f6e6e491b44181af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3964a77af25d3f3f6e6e491b44181af">&#9670;&nbsp;</a></span>REG_DAC_INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_INTENSET&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003005U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Interrupt Enable Set </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00069">69</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="ab86a1fc63a3458b14273128fcc98207c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86a1fc63a3458b14273128fcc98207c">&#9670;&nbsp;</a></span>REG_DAC_INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_INTFLAG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x42003006U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Interrupt Flag Status and Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00070">70</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="ab18777fc13e36281ca757e4686463406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18777fc13e36281ca757e4686463406">&#9670;&nbsp;</a></span>REG_DAC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_STATUS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x42003007U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Status </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00071">71</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
<a id="a2e4f6383a3ee511167567dc6ddceb059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4f6383a3ee511167567dc6ddceb059">&#9670;&nbsp;</a></span>REG_DAC_SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DAC_SYNCBUSY&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x42003008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DAC) Synchronization Busy </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html#l00072">72</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include_2instance_2dac_8h_source.html">dac.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:16 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
