
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Parsing `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v
Parsing Verilog input from `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_IP'.
Successfully finished Verilog frontend.

-- Parsing `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v
Parsing Verilog input from `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135.1-174.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:184.1-193.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

-- Parsing `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v
Parsing Verilog input from `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_Registers'.
/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:123: Warning: Identifier `\WBs_ACK_o_nxt' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v
Parsing Verilog input from `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v' to AST representation.
Generating RTLIL representation for module `\top'.
/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:111: Warning: Identifier `\UART0_Intr' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v
Parsing Verilog input from `/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167)
Generating RTLIL representation for module `\GPIO_controller'.
Successfully finished Verilog frontend.

-- Running command `tcl /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/quicklogic/synth.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

6. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\CLOCK_CELL'.
Generating RTLIL representation for module `\BIDIR_CELL'.
Generating RTLIL representation for module `\SDIOMUX_CELL'.
Generating RTLIL representation for module `\T_FRAG'.
Generating RTLIL representation for module `\B_FRAG'.
Generating RTLIL representation for module `\Q_FRAG'.
Generating RTLIL representation for module `\F_FRAG'.
Generating RTLIL representation for module `\C_FRAG'.
Generating RTLIL representation for module `\ASSP'.
Generating RTLIL representation for module `\MULT'.
Generating RTLIL representation for module `\GMUX_IP'.
Generating RTLIL representation for module `\GMUX_IC'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v' to AST representation.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB2_VPR'.
Successfully finished Verilog frontend.

8. Executing SYNTH_QUICKLOGIC pass.

8.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/cells_sim.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

8.2. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\AND2I0'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux2x1'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\ahb_gen_bfm'.
Generating RTLIL representation for module `\oscillator_s1'.
Generating RTLIL representation for module `\sdma_bfm'.
Generating RTLIL representation for module `\ahb2fb_asynbrig_if'.
Generating RTLIL representation for module `\fb2ahb_asynbrig_if'.
Generating RTLIL representation for module `\ahb2fb_asynbrig'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro_bfm'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\fifo_controller_model'.
Generating RTLIL representation for module `\ram'.
Warning: Replacing memory \ram with list of registers. See /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3671, /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3585, /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3560
Generating RTLIL representation for module `\x2_model'.
Generating RTLIL representation for module `\ram_block_8K'.
Generating RTLIL representation for module `\sw_mux'.
Generating RTLIL representation for module `\ram8k_2x1_cell'.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Generating RTLIL representation for module `\gpio_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\signed_mult'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Generating RTLIL representation for module `\RAM_8K_BLK'.
Generating RTLIL representation for module `\RAM_16K_BLK'.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
Successfully finished Verilog frontend.

8.3. Executing HIERARCHY pass (managing design hierarchy).

8.3.1. Finding top of design hierarchy..
root of   0 design levels: GPIO_controller     
root of   2 design levels: top                 
root of   0 design levels: AL4S3B_FPGA_Registers
root of   0 design levels: AL4S3B_FPGA_QL_Reserved
root of   1 design levels: AL4S3B_FPGA_IP      
Automatically selected top as design top module.

8.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \AL4S3B_FPGA_IP
Used module:         \AL4S3B_FPGA_QL_Reserved
Used module:         \GPIO_controller
Used module:         \AL4S3B_FPGA_Registers
Parameter \ADDRWIDTH = 10
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 10'0111111000
Parameter \QL_RESERVED_REVISIONS_ADR = 10'0111111100
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7

8.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_QL_Reserved'.
Parameter \ADDRWIDTH = 10
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 10'0111111000
Parameter \QL_RESERVED_REVISIONS_ADR = 10'0111111100
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Generating RTLIL representation for module `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135.1-174.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:184.1-193.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \MODULE_OFFSET = 17'00100000000000000

8.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\GPIO_controller'.
Parameter \MODULE_OFFSET = 17'00100000000000000
Generating RTLIL representation for module `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000'.
Parameter \ADDRWIDTH = 10
Parameter \DATAWIDTH = 32
Parameter \FPGA_REG_ID_VALUE_ADR = 10'0000000000
Parameter \FPGA_REV_NUM_ADR = 10'0000000100
Parameter \AL4S3B_DEVICE_ID = 16'0000000000000000
Parameter \AL4S3B_REV_LEVEL = 0
Parameter \AL4S3B_SCRATCH_REG = 305419896
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100

8.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_Registers'.
Parameter \ADDRWIDTH = 10
Parameter \DATAWIDTH = 32
Parameter \FPGA_REG_ID_VALUE_ADR = 10'0000000000
Parameter \FPGA_REV_NUM_ADR = 10'0000000100
Parameter \AL4S3B_DEVICE_ID = 16'0000000000000000
Parameter \AL4S3B_REV_LEVEL = 0
Parameter \AL4S3B_SCRATCH_REG = 305419896
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Generating RTLIL representation for module `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers'.
/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:123: Warning: Identifier `\WBs_ACK_o_nxt' is implicitly declared.

8.3.6. Analyzing design hierarchy..
Top module:  \top
Used module:     \AL4S3B_FPGA_IP
Used module:         $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved
Used module:         $paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000
Used module:         $paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers

8.3.7. Analyzing design hierarchy..
Top module:  \top
Used module:     \AL4S3B_FPGA_IP
Used module:         $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved
Used module:         $paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000
Used module:         $paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers
Removing unused module `\GPIO_controller'.
Removing unused module `\AL4S3B_FPGA_Registers'.
Removing unused module `\AL4S3B_FPGA_QL_Reserved'.
Removed 3 unused modules.

8.4. Executing PROC pass (convert processes to netlists).

8.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$142 in module MULT.
Marked 2 switch rules as full_case in process $proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$124 in module Q_FRAG.
Marked 1 switch rules as full_case in process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:145$1063 in module $paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.
Marked 1 switch rules as full_case in process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:128$1062 in module $paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.
Marked 1 switch rules as full_case in process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:150$1026 in module $paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.
Marked 1 switch rules as full_case in process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108$1025 in module $paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.
Marked 1 switch rules as full_case in process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:184$973 in module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Removed 1 dead cases from process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135$967 in module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Marked 4 switch rules as full_case in process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135$967 in module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Marked 1 switch rules as full_case in process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112$965 in module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Marked 1 switch rules as full_case in process $proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:155$7 in module AL4S3B_FPGA_IP.
Removed a total of 1 dead cases.

8.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 1 assignment to connection.

8.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$125'.
  Set init value: \QZ = 1'0

8.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \QST in `\Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$124'.
Found async reset \QRT in `\Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$124'.
Found async reset \WBs_RST_i in `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:128$1062'.
Found async reset \WBs_RST_i in `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108$1025'.
Found async reset \WBs_RST_i in `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112$965'.

8.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MULT.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$142'.
     1/2: $0\Cmult[63:0] [63:32]
     2/2: $0\Cmult[63:0] [31:0]
Creating decoders for process `\Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$125'.
Creating decoders for process `\Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$124'.
     1/1: $0\QZ[0:0]
Creating decoders for process `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:145$1063'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:128$1062'.
     1/1: $0\WBs_ACK_o[0:0]
Creating decoders for process `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:150$1026'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108$1025'.
     1/9: $0\GPIO_OE[31:0] [31:24]
     2/9: $0\GPIO_OE[31:0] [23:16]
     3/9: $0\GPIO_OE[31:0] [15:8]
     4/9: $0\GPIO_OE[31:0] [7:0]
     5/9: $0\GPIO_out[31:0] [23:16]
     6/9: $0\GPIO_out[31:0] [15:8]
     7/9: $0\GPIO_out[31:0] [7:0]
     8/9: $0\GPIO_out[31:0] [31:24]
     9/9: $0\WBs_ACK_o[0:0]
Creating decoders for process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:184$973'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135$967'.
     1/3: $0\Default_State_nxt[0:0]
     2/3: $0\WBs_ACK_Default_nxt[0:0]
     3/3: $0\Default_Cntr_nxt[2:0]
Creating decoders for process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112$965'.
     1/3: $0\WBs_ACK_o[0:0]
     2/3: $0\Default_Cntr[2:0]
     3/3: $0\Default_State[0:0]
Creating decoders for process `\AL4S3B_FPGA_IP.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:155$7'.
     1/1: $0\WBs_RD_DAT[31:0]

8.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.\WBs_DAT_o' from process `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:145$1063'.
No latch inferred for signal `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.\WBs_DAT_o' from process `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:150$1026'.
No latch inferred for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\WBs_DAT_o' from process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:184$973'.
No latch inferred for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\Default_State_nxt' from process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135$967'.
No latch inferred for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\Default_Cntr_nxt' from process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135$967'.
No latch inferred for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\WBs_ACK_Default_nxt' from process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135$967'.
No latch inferred for signal `\AL4S3B_FPGA_IP.\WBs_RD_DAT' from process `\AL4S3B_FPGA_IP.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:155$7'.

8.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MULT.\Cmult' using process `\MULT.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\Q_FRAG.\QZ' using process `\Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$124'.
Warning: Complex async reset for dff `\QZ'.
  created $dffsr cell `$procdff$1160' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.\WBs_ACK_o' using process `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:128$1062'.
  created $adff cell `$procdff$1161' with positive edge clock and positive level reset.
Creating register for signal `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.\WBs_ACK_o' using process `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108$1025'.
  created $adff cell `$procdff$1162' with positive edge clock and positive level reset.
Creating register for signal `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.\GPIO_out' using process `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108$1025'.
  created $adff cell `$procdff$1163' with positive edge clock and positive level reset.
Creating register for signal `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.\GPIO_OE' using process `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108$1025'.
  created $adff cell `$procdff$1164' with positive edge clock and positive level reset.
Creating register for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\WBs_ACK_o' using process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112$965'.
  created $adff cell `$procdff$1165' with positive edge clock and positive level reset.
Creating register for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\Default_State' using process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112$965'.
  created $adff cell `$procdff$1166' with positive edge clock and positive level reset.
Creating register for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\Default_Cntr' using process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112$965'.
  created $adff cell `$procdff$1167' with positive edge clock and positive level reset.

8.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\MULT.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$142'.
Removing empty process `MULT.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$142'.
Removing empty process `Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$125'.
Found and cleaned up 1 empty switch in `\Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$124'.
Removing empty process `Q_FRAG.$proc$/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$124'.
Found and cleaned up 1 empty switch in `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:145$1063'.
Removing empty process `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:145$1063'.
Removing empty process `$paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:128$1062'.
Found and cleaned up 1 empty switch in `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:150$1026'.
Removing empty process `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:150$1026'.
Found and cleaned up 10 empty switches in `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108$1025'.
Removing empty process `$paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108$1025'.
Found and cleaned up 1 empty switch in `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:184$973'.
Removing empty process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:184$973'.
Found and cleaned up 4 empty switches in `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135$967'.
Removing empty process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:135$967'.
Removing empty process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112$965'.
Found and cleaned up 1 empty switch in `\AL4S3B_FPGA_IP.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:155$7'.
Removing empty process `AL4S3B_FPGA_IP.$proc$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:155$7'.
Cleaned up 23 empty switches.

8.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$4e100f647dc256c360327ebbc3017471593da233\AL4S3B_FPGA_Registers.
Deleting now unused module $paramod\GPIO_controller\MODULE_OFFSET=17'00100000000000000.
Deleting now unused module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Deleting now unused module AL4S3B_FPGA_IP.

8.6. Executing TRIBUF pass.

8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 99 unused wires.

8.9. Executing DEMINOUT pass (demote inout ports to input or output).

8.10. Executing OPT pass (performing simple optimizations).

8.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 8 cells.

8.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.

8.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.10.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

8.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.10.16. Finished OPT passes. (There is nothing left to do.)

8.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.13. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.\UART0_Intr is used but has no driver.
found and reported 1 problems.

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.14.9. Finished OPT passes. (There is nothing left to do.)

8.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:162$969 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$1123_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$1124_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100$1007 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:101$1014 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$1082_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.$procmux$1146_CMP0 ($eq).
Removed top 2 bits (of 9) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:98$1006 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_AL4S3B_FPGA_IP.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:145$3 ($eq).

8.16. Executing PEEPOPT pass (run peephole optimizers).

8.17. Executing PMUXTREE pass.

8.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 18 unused wires.

8.19. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:155$968 ($sub).
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:155$968.
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:155$968: $auto$alumacc.cc:485:replace_alu$1216
  created 1 $alu and 0 $macc cells.

8.20. Executing OPT pass (performing simple optimizations).

8.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.20.9. Finished OPT passes. (There is nothing left to do.)

8.21. Executing FSM pass (extract and optimize FSM).

8.21.1. Executing FSM_DETECT pass (finding FSMs in design).

8.21.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.21.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.21.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.21.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.21.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.21.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.22. Executing OPT pass (performing simple optimizations).

8.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.22.5. Finished fast OPT passes.

8.23. Executing MEMORY pass.

8.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.23.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.23.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.23.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.23.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.23.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.25. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

8.26. Executing PP3_BRAMINIT pass.
cell type $auto$alumacc.cc:485:replace_alu$1216
cell type $auto$pmuxtree.cc:35:or_generator$1176
cell type $auto$pmuxtree.cc:35:or_generator$1188
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1172
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1174
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1178
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1184
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1186
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1190
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1196
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1198
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1200
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1202
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1204
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1206
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1212
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1214
cell type $flatten\u_AL4S3B_FPGA_IP.$and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:142$2
cell type $flatten\u_AL4S3B_FPGA_IP.$and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:145$4
cell type $flatten\u_AL4S3B_FPGA_IP.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:142$1
cell type $flatten\u_AL4S3B_FPGA_IP.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:145$3
cell type $flatten\u_AL4S3B_FPGA_IP.$or$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:150$5
cell type $flatten\u_AL4S3B_FPGA_IP.$or$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:150$6
cell type $flatten\u_AL4S3B_FPGA_IP.$procmux$1146_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100$1007
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:101$1014
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:98$1006
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100$1008
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100$1009
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100$1010
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100$1011
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100$1013
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:101$1015
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:101$1016
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:101$1017
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:101$1018
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:101$1020
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:104$1021
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:104$1022
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$logic_and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:104$1024
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$not$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100$1012
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procdff$1162
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procdff$1163
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procdff$1164
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1088_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1089
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1091
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1093
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1095
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1097
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1099
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1101
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1103
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1105
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1107
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1109
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1111
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1113
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1115
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1117
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$procmux$1119
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1027
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1028
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1029
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1030
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1031
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1032
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1033
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1034
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1035
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1036
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1037
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1038
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1039
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1040
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1041
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1042
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1043
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1044
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1045
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1046
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1047
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1048
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1049
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1050
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1051
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1052
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1053
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1054
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1055
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1056
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1057
cell type $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$ternary$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:167$1058
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:179$970
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:179$972
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$eq$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:162$969
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$not$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:179$971
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$or$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:124$966
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$1165
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$1166
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$1167
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$1123_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$1124_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$1131
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$1132_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$1135
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:123$1059
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:123$1061
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$not$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:123$1060
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procdff$1161
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$1082_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$1083_CMP0
cell type $or$/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:54$22
cell type u_gclkbuff_clock
cell type u_gclkbuff_reset
cell type u_qlal4s3b_cell_macro

8.27. Executing TECHMAP pass (map to technology primitives).

8.27.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB16K'.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:21: Warning: Identifier `\VCC' is implicitly declared.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:22: Warning: Identifier `\GND' is implicitly declared.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB8K'.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:239: Warning: Identifier `\GND' is implicitly declared.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:240: Warning: Identifier `\VCC' is implicitly declared.
Generating RTLIL representation for module `\RAM_8K_BLK'.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:539: Warning: Range [17:0] select out of bounds on signal `\out_reg0': Setting 2 MSB bits to undef.
Generating RTLIL representation for module `\RAM_16K_BLK'.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:825: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:999: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 20 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:1251: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Successfully finished Verilog frontend.

8.27.2. Continuing TECHMAP pass.
No more expansions possible.

8.28. Executing OPT pass (performing simple optimizations).

8.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.28.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

8.28.5. Finished fast OPT passes.

8.29. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8.30. Executing OPT pass (performing simple optimizations).

8.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$1196:
      Old ports: A=32'11011110111111111010101110101100, B=256, Y=$auto$rtlil.cc:2037:Mux$1197
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2037:Mux$1197 [2]
      New connections: { $auto$rtlil.cc:2037:Mux$1197 [31:3] $auto$rtlil.cc:2037:Mux$1197 [1:0] } = { $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] 1'0 $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] 1'0 $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] $auto$rtlil.cc:2037:Mux$1197 [2] 1'0 $auto$rtlil.cc:2037:Mux$1197 [2] 1'0 $auto$rtlil.cc:2037:Mux$1197 [2] 1'0 $auto$rtlil.cc:2037:Mux$1197 [2] 1'1 $auto$rtlil.cc:2037:Mux$1197 [2] 1'0 $auto$rtlil.cc:2037:Mux$1197 [2] 1'0 $auto$rtlil.cc:2037:Mux$1197 [2] 2'00 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$1212:
      Old ports: A=32'11111010101111011110111110101100, B=32'10101011110011010000000000010001, Y=$auto$rtlil.cc:2037:Mux$1213
      New ports: A=2'10, B=2'01, Y={ $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [0] }
      New connections: { $auto$rtlil.cc:2037:Mux$1213 [31:3] $auto$rtlil.cc:2037:Mux$1213 [1] } = { 1'1 $auto$rtlil.cc:2037:Mux$1213 [2] 1'1 $auto$rtlil.cc:2037:Mux$1213 [2] 3'101 $auto$rtlil.cc:2037:Mux$1213 [0] 1'1 $auto$rtlil.cc:2037:Mux$1213 [0] $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [2] 4'1101 $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [2] 1'0 $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [2] 1'0 $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [0] $auto$rtlil.cc:2037:Mux$1213 [2] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$1198:
      Old ports: A=$auto$rtlil.cc:2037:Mux$1197, B=65536, Y=\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved
      New ports: A={ $auto$rtlil.cc:2037:Mux$1197 [2] 1'1 $auto$rtlil.cc:2037:Mux$1197 [2] }, B=3'100, Y={ \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [8] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] }
      New connections: { \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [31:17] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [15:9] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [7:3] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [1:0] } = { \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 2'00 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$1214:
      Old ports: A=$auto$rtlil.cc:2037:Mux$1213, B=256, Y=\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg
      New ports: A={ 1'1 $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [2] $auto$rtlil.cc:2037:Mux$1213 [0] }, B=4'0100, Y={ \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [8] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [0] }
      New connections: { \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [31:17] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [15:9] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [7:3] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [1] } = { \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [0] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [0] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [0] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$1174:
      Old ports: A=32'10111010110111111010101110101100, B=\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg, Y=$auto$rtlil.cc:2037:Mux$1175
      New ports: A=7'1110110, B={ \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [0] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [8] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [0] }, Y={ $auto$rtlil.cc:2037:Mux$1175 [22] $auto$rtlil.cc:2037:Mux$1175 [17:16] $auto$rtlil.cc:2037:Mux$1175 [10] $auto$rtlil.cc:2037:Mux$1175 [8] $auto$rtlil.cc:2037:Mux$1175 [2] $auto$rtlil.cc:2037:Mux$1175 [0] }
      New connections: { $auto$rtlil.cc:2037:Mux$1175 [31:23] $auto$rtlil.cc:2037:Mux$1175 [21:18] $auto$rtlil.cc:2037:Mux$1175 [15:11] $auto$rtlil.cc:2037:Mux$1175 [9] $auto$rtlil.cc:2037:Mux$1175 [7:3] $auto$rtlil.cc:2037:Mux$1175 [1] } = { $auto$rtlil.cc:2037:Mux$1175 [16] $auto$rtlil.cc:2037:Mux$1175 [10] $auto$rtlil.cc:2037:Mux$1175 [16] $auto$rtlil.cc:2037:Mux$1175 [2] $auto$rtlil.cc:2037:Mux$1175 [16] 1'0 $auto$rtlil.cc:2037:Mux$1175 [16] $auto$rtlil.cc:2037:Mux$1175 [0] $auto$rtlil.cc:2037:Mux$1175 [16] $auto$rtlil.cc:2037:Mux$1175 [10] $auto$rtlil.cc:2037:Mux$1175 [2] $auto$rtlil.cc:2037:Mux$1175 [16] $auto$rtlil.cc:2037:Mux$1175 [16] $auto$rtlil.cc:2037:Mux$1175 [2] $auto$rtlil.cc:2037:Mux$1175 [10] $auto$rtlil.cc:2037:Mux$1175 [2] 1'0 $auto$rtlil.cc:2037:Mux$1175 [2] $auto$rtlil.cc:2037:Mux$1175 [2] $auto$rtlil.cc:2037:Mux$1175 [2] 1'0 $auto$rtlil.cc:2037:Mux$1175 [2] $auto$rtlil.cc:2037:Mux$1175 [0] $auto$rtlil.cc:2037:Mux$1175 [2] 1'0 }
  Optimizing cells in module \top.
Performed a total of 5 changes.

8.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.30.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.30.9. Rerunning OPT passes. (Maybe there is more to do..)

8.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.30.13. Executing OPT_RMDFF pass (remove dff with constant values).

8.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.30.16. Finished OPT passes. (There is nothing left to do.)

8.31. Executing TECHMAP pass (map to technology primitives).

8.31.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.

8.32. Executing OPT pass (performing simple optimizations).

8.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 38 cells.

8.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 75 unused wires.

8.32.5. Finished fast OPT passes.

8.33. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module top..
  Treeifying 304 MUXes:
    Found tree with 5 MUXes at root \WBs_RD_DAT [0].
    Found tree with 5 MUXes at root \WBs_RD_DAT [1].
    Found tree with 5 MUXes at root \WBs_RD_DAT [2].
    Found tree with 5 MUXes at root \WBs_RD_DAT [3].
    Found tree with 5 MUXes at root \WBs_RD_DAT [4].
    Found tree with 5 MUXes at root \WBs_RD_DAT [5].
    Found tree with 5 MUXes at root \WBs_RD_DAT [6].
    Found tree with 5 MUXes at root \WBs_RD_DAT [7].
    Found tree with 7 MUXes at root \WBs_RD_DAT [8].
    Found tree with 5 MUXes at root \WBs_RD_DAT [9].
    Found tree with 5 MUXes at root \WBs_RD_DAT [10].
    Found tree with 5 MUXes at root \WBs_RD_DAT [11].
    Found tree with 5 MUXes at root \WBs_RD_DAT [12].
    Found tree with 5 MUXes at root \WBs_RD_DAT [13].
    Found tree with 5 MUXes at root \WBs_RD_DAT [14].
    Found tree with 5 MUXes at root \WBs_RD_DAT [15].
    Found tree with 6 MUXes at root \WBs_RD_DAT [16].
    Found tree with 5 MUXes at root \WBs_RD_DAT [17].
    Found tree with 5 MUXes at root \WBs_RD_DAT [18].
    Found tree with 5 MUXes at root \WBs_RD_DAT [19].
    Found tree with 5 MUXes at root \WBs_RD_DAT [20].
    Found tree with 5 MUXes at root \WBs_RD_DAT [21].
    Found tree with 6 MUXes at root \WBs_RD_DAT [22].
    Found tree with 5 MUXes at root \WBs_RD_DAT [23].
    Found tree with 5 MUXes at root \WBs_RD_DAT [24].
    Found tree with 5 MUXes at root \WBs_RD_DAT [25].
    Found tree with 5 MUXes at root \WBs_RD_DAT [26].
    Found tree with 5 MUXes at root \WBs_RD_DAT [27].
    Found tree with 5 MUXes at root \WBs_RD_DAT [28].
    Found tree with 5 MUXes at root \WBs_RD_DAT [29].
    Found tree with 5 MUXes at root \WBs_RD_DAT [30].
    Found tree with 5 MUXes at root \WBs_RD_DAT [31].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt.
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [0].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [1].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [2].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_Default_nxt.
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$1175 [24].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$1175 [28].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$1175 [30].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$1175 [31].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [11].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [12].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [13].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [14].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [15].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [16].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [17].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [18].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [19].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [20].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [21].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [22].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [23].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [24].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [25].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [26].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [27].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [28].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [29].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [30].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [31].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [11].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [12].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [13].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [14].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [15].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [16].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [17].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [18].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [19].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [20].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [21].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [22].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [23].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [24].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [25].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [26].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [27].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [28].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [29].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [30].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [31].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [0].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2].
    Finished treeification: Found 108 trees.
  Covering trees:
    Replaced tree at \WBs_RD_DAT [0]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [1]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [2]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [3]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [4]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [5]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [6]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [7]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [8]: 1 MUX2, 2 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [9]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [10]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [11]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [12]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [13]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [14]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [15]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [16]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [17]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [18]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [19]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [20]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [21]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [22]: 0 MUX2, 2 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [23]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [24]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [25]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [26]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [27]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [28]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [29]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [30]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [31]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_Default_nxt: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$1175 [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$1175 [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$1175 [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$1175 [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_out[31:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\GPIO_controller_0.$0\GPIO_OE[31:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 2 decoder MUXes.

8.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.35. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Transforming FF to FF+Enable cells in module top:

8.36. Executing TECHMAP pass (map to technology primitives).

8.36.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

8.36.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.

8.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.39. Executing TECHMAP pass (map to technology primitives).

8.39.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_latches_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

8.39.2. Continuing TECHMAP pass.
No more expansions possible.

8.40. Executing ABC pass (technology mapping using ABC).

8.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 301 gates and 460 wires to a netlist network with 157 inputs and 111 outputs.

8.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + read_lut <yosys-exe-dir>/../share/yosys/quicklogic/pp3_lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + sweep 
ABC: + eliminate 
ABC: + if 
ABC: The network was strashed and balanced before FPGA mapping.
ABC: + mfs 
ABC: + lutpack 
ABC: + dress 
ABC: Total number of equiv classes                =     121.
ABC: Participating nodes from both networks       =     253.
ABC: Participating nodes from the first network   =     121. (  71.18 % of nodes)
ABC: Participating nodes from the second network  =     132. (  77.65 % of nodes)
ABC: Node pairs (any polarity)                    =     121. (  71.18 % of names can be moved)
ABC: Node pairs (same polarity)                   =     117. (  68.82 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

8.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      169
ABC RESULTS:        internal signals:      192
ABC RESULTS:           input signals:      157
ABC RESULTS:          output signals:      111
Removing temp directory.

8.41. Executing TECHMAP pass (map to technology primitives).

8.41.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

8.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 0 unused cells and 597 unused wires.

8.42. Executing TECHMAP pass (map to technology primitives).

8.42.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:44: Warning: Identifier `\Valid_mult_w' is implicitly declared.
Successfully finished Verilog frontend.

8.42.2. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.42.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template \$_MUX4_ for cells of type $_MUX4_.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 610 unused wires.

8.43. Executing Quicklogic_EQN pass (calculate equations for luts).

8.44. Updated 169 of LUT* elements with equation.

8.45. Executing AUTONAME pass.
Renamed 1259 objects in module top (16 iterations).

8.46. Executing HIERARCHY pass (managing design hierarchy).

8.46.1. Analyzing design hierarchy..
Top module:  \top

8.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

8.47. Printing statistics.

=== top ===

   Number of wires:                210
   Number of wire bits:           1005
   Number of public wires:         210
   Number of public wire bits:    1005
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                309
     $_TBUF_                        32
     LUT1                            1
     LUT2                           47
     LUT3                          102
     LUT4                           19
     dffc                           68
     dffp                            3
     gclkbuff                        2
     mux4x0                         34
     qlal4s3b_cell_macro             1

8.48. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

8.49. Executing CLKBUFMAP pass (inserting global clock buffers).
Inserting $_BUF_ on top.u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i[0].
Inserting $_BUF_ on top.u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i[0].

8.50. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port top.GPIO_io[0] using bipad.
Mapping port top.GPIO_io[1] using bipad.
Mapping port top.GPIO_io[2] using bipad.
Mapping port top.GPIO_io[3] using bipad.
Mapping port top.GPIO_io[4] using bipad.
Mapping port top.GPIO_io[5] using bipad.
Mapping port top.GPIO_io[6] using bipad.
Mapping port top.GPIO_io[7] using bipad.
Mapping port top.GPIO_io[8] using bipad.
Mapping port top.GPIO_io[9] using bipad.
Mapping port top.GPIO_io[10] using bipad.
Mapping port top.GPIO_io[11] using bipad.
Mapping port top.GPIO_io[12] using bipad.
Mapping port top.GPIO_io[13] using bipad.
Mapping port top.GPIO_io[14] using bipad.
Mapping port top.GPIO_io[15] using bipad.
Mapping port top.GPIO_io[16] using bipad.
Mapping port top.GPIO_io[17] using bipad.
Mapping port top.GPIO_io[18] using bipad.
Mapping port top.GPIO_io[19] using bipad.
Mapping port top.GPIO_io[20] using bipad.
Mapping port top.GPIO_io[21] using bipad.
Mapping port top.GPIO_io[22] using bipad.
Mapping port top.GPIO_io[23] using bipad.
Mapping port top.GPIO_io[24] using bipad.
Mapping port top.GPIO_io[25] using bipad.
Mapping port top.GPIO_io[26] using bipad.
Mapping port top.GPIO_io[27] using bipad.
Mapping port top.GPIO_io[28] using bipad.
Mapping port top.GPIO_io[29] using bipad.
Mapping port top.GPIO_io[30] using bipad.
Mapping port top.GPIO_io[31] using bipad.

8.51. Executing SPLITNETS pass (splitting up multi-bit signals).

8.52. Executing SETUNDEF pass (replace undef values with defined constants).

8.53. Executing HILOMAP pass (mapping to constant drivers).

8.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 637 unused wires.

8.55. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

9. Printing statistics.

=== top ===

   Number of wires:                404
   Number of wire bits:            404
   Number of public wires:         404
   Number of public wire bits:     404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                311
     LUT1                            1
     LUT2                           47
     LUT3                          102
     LUT4                           19
     bipad                          32
     dffc                           68
     dffp                            3
     gclkbuff                        2
     logic_0                         1
     logic_1                         1
     mux4x0                         34
     qlal4s3b_cell_macro             1

Loading PCF from '/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/quickfeather.pcf'...
Loading pinmap CSV from '/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/pinmap_PU64.csv'...
Processing cells...
  type       | net        | pad        | loc      | type     | instance
 ------------+------------+------------+----------+----------+-----------
  bipad      | GPIO_io(0) | IO_0       | X4Y3     | BIDIR    | $iopadmap$top.GPIO_io[0]
  bipad      | GPIO_io(10) | IO_10      | X24Y3    | BIDIR    | $iopadmap$top.GPIO_io[10]
  bipad      | GPIO_io(11) | IO_11      | X26Y3    | BIDIR    | $iopadmap$top.GPIO_io[11]
  bipad      | GPIO_io(12) | IO_12      | X28Y3    | BIDIR    | $iopadmap$top.GPIO_io[12]
  bipad      | GPIO_io(13) | IO_13      | X30Y3    | BIDIR    | $iopadmap$top.GPIO_io[13]
  bipad      | GPIO_io(14) | IO_14      | X32Y3    | BIDIR    | $iopadmap$top.GPIO_io[14]
  bipad      | GPIO_io(15) | IO_15      | X34Y3    | BIDIR    | $iopadmap$top.GPIO_io[15]
  bipad      | GPIO_io(16) | IO_16      | X34Y32   | BIDIR    | $iopadmap$top.GPIO_io[16]
  bipad      | GPIO_io(17) | IO_17      | X32Y32   | BIDIR    | $iopadmap$top.GPIO_io[17]
  bipad      | GPIO_io(18) | IO_18      | X30Y32   | BIDIR    | $iopadmap$top.GPIO_io[18]
  bipad      | GPIO_io(19) | IO_19      | X28Y32   | BIDIR    | $iopadmap$top.GPIO_io[19]
  bipad      | GPIO_io(1) | IO_1       | X6Y3     | BIDIR    | $iopadmap$top.GPIO_io[1]
  bipad      | GPIO_io(20) | IO_20      | X26Y32   | BIDIR    | $iopadmap$top.GPIO_io[20]
  bipad      | GPIO_io(21) | IO_21      | X24Y32   | BIDIR    | $iopadmap$top.GPIO_io[21]
  bipad      | GPIO_io(22) | IO_22      | X22Y32   | BIDIR    | $iopadmap$top.GPIO_io[22]
  bipad      | GPIO_io(23) | IO_23      | X20Y32   | BIDIR    | $iopadmap$top.GPIO_io[23]
  bipad      | GPIO_io(24) | IO_24      | X18Y32   | BIDIR    | $iopadmap$top.GPIO_io[24]
  bipad      | GPIO_io(25) | IO_25      | X16Y32   | BIDIR    | $iopadmap$top.GPIO_io[25]
  bipad      | GPIO_io(26) | IO_26      | X14Y32   | BIDIR    | $iopadmap$top.GPIO_io[26]
  bipad      | GPIO_io(27) | IO_27      | X12Y32   | BIDIR    | $iopadmap$top.GPIO_io[27]
  bipad      | GPIO_io(28) | IO_28      | X10Y32   | BIDIR    | $iopadmap$top.GPIO_io[28]
  bipad      | GPIO_io(29) | IO_29      | X8Y32    | BIDIR    | $iopadmap$top.GPIO_io[29]
  bipad      | GPIO_io(2) | IO_2       | X8Y3     | BIDIR    | $iopadmap$top.GPIO_io[2]
  bipad      | GPIO_io(30) | IO_30      | X6Y32    | BIDIR    | $iopadmap$top.GPIO_io[30]
  bipad      | GPIO_io(31) | IO_31      | X4Y32    | BIDIR    | $iopadmap$top.GPIO_io[31]
  bipad      | GPIO_io(3) | IO_3       | X10Y3    | BIDIR    | $iopadmap$top.GPIO_io[3]
  bipad      | GPIO_io(4) | IO_4       | X12Y3    | BIDIR    | $iopadmap$top.GPIO_io[4]
  bipad      | GPIO_io(5) | IO_5       | X14Y3    | BIDIR    | $iopadmap$top.GPIO_io[5]
  bipad      | GPIO_io(6) | IO_6       | X16Y3    | BIDIR    | $iopadmap$top.GPIO_io[6]
  bipad      | GPIO_io(7) | IO_7       | X18Y3    | BIDIR    | $iopadmap$top.GPIO_io[7]
  bipad      | GPIO_io(8) | IO_8       | X20Y3    | BIDIR    | $iopadmap$top.GPIO_io[8]
  bipad      | GPIO_io(9) | IO_9       | X22Y3    | BIDIR    | $iopadmap$top.GPIO_io[9]

10. Executing Verilog backend.
Dumping module `\top'.

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template logic_1 for cells of type logic_1.
Using template logic_0 for cells of type logic_0.
No more expansions possible.

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
Using template gclkbuff for cells of type gclkbuff.
Using template $paramod$86fc6f3441a6779c63af6935d48b3ebd1c0460a9\LUT3 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'000000001\EQN=8'00110000 for cells of type LUT3.
Using template $paramod$bf21fee4b6975de7353dd955d4b3a8eef751c7c5\LUT2 for cells of type LUT2.
Using template $paramod$5439f95b730483be4c800922bcebe9a105e90f4d\LUT4 for cells of type LUT4.
Using template $paramod$ef89328d7363dd7125c1eba8428f7d9cbe4f3212\LUT2 for cells of type LUT2.
Using template $paramod$08b61d33fc5053edb3ff48cc7932a6bed21127f8\LUT3 for cells of type LUT3.
Using template $paramod$5312816914ac0257eca33ac3be87fd42e64349ca\LUT3 for cells of type LUT3.
Using template $paramod$0dee8c45763e54f30353b4988d9129c450b64183\LUT3 for cells of type LUT3.
Using template $paramod$2f9c59955bd68af8c158394348f8af07a2f0a88c\LUT3 for cells of type LUT3.
Using template $paramod$730adfb485ed6cef87eb6b434905db0ddfa9b600\LUT2 for cells of type LUT2.
Using template dffc for cells of type dffc.
Using template $paramod$5e72dc4e5623af7d91f16d2f3df3af922e71a50e\LUT4 for cells of type LUT4.
Using template $paramod$0bac8de66bcfb448c202f31a4c603d45054ce4da\LUT4 for cells of type LUT4.
Using template $paramod$a05482f0aefd17419d352e885b744935e93eea82\LUT3 for cells of type LUT3.
Using template $paramod$42a184b5d61a0fe12035fa1eada31f9f833d3da4\bipad for cells of type bipad.
Using template $paramod$03eed137224500a5a8c1bb8d02f1b39dd96a7b82\LUT2 for cells of type LUT2.
Using template mux4x0 for cells of type mux4x0.
Using template $paramod$a3585111a807d9eb68f35b3cdf72c072f00fd2ee\LUT2 for cells of type LUT2.
Using template $paramod$fe12650b80e312c5bb4db546ed03c40b6321bc03\LUT3 for cells of type LUT3.
Using template $paramod\LUT1\INIT=1'1\EQN=675885097 for cells of type LUT1.
Using template $paramod$c9d62a55223db6249799f45ea2ccedc87d9853af\bipad for cells of type bipad.
Using template $paramod$88388c6c6a4eecfc7de7604fe66ccab36e5a053a\LUT2 for cells of type LUT2.
Using template $paramod$130ef3dbcb7360f28f825262ad5cf8acef69c582\bipad for cells of type bipad.
Using template $paramod$0c9eca1ab7cda7f04b49b5ce2863feb1a1c2c3f3\LUT4 for cells of type LUT4.
Using template $paramod$89b164d75504394b86990b5c38bf4da4288ea7d3\bipad for cells of type bipad.
Using template $paramod$1cb3763369a5f94e5c2e568eb02b5fd2d55e85fd\bipad for cells of type bipad.
Using template $paramod$d10aed779b26566d19276cb83bbbd4771a455dcf\bipad for cells of type bipad.
Using template $paramod$f1d26737a8da46241b59325ba5d7145a4d33eb2b\bipad for cells of type bipad.
Using template $paramod$d6994d0c267e294db2ae8ab4933a797e47cb57af\LUT3 for cells of type LUT3.
Using template $paramod$a1a634431913e00a131240edd8a5522f064d642d\bipad for cells of type bipad.
Using template $paramod$bfe65e8dd1ea995a0f94dc0dc5c0c4ce136e0946\bipad for cells of type bipad.
Using template $paramod$971fe926d6b52abeaad12f645bd2dc899994aa27\bipad for cells of type bipad.
Using template $paramod$795807909f9017a1341d76ce861dfda8075bdb0f\bipad for cells of type bipad.
Using template $paramod$48bb18f4ab239be6d17645849eb4dab5a0cf80ea\LUT4 for cells of type LUT4.
Using template $paramod$354233a6699f146773767da7d469db846ee08662\bipad for cells of type bipad.
Using template $paramod$532ae56165a337cc1ed68b3ff75be268e0300925\bipad for cells of type bipad.
Using template $paramod$341955f6dff9db9fb0f942f59fbfb4c3e053220b\bipad for cells of type bipad.
Using template $paramod$644012b8faa3c46a78796fbcc29d917df5f36b7f\bipad for cells of type bipad.
Using template $paramod$7f232316e63bf95445e564a5b8ab30447eb7e6bf\bipad for cells of type bipad.
Using template $paramod$e7c2c62d8bb6603416df2a4a4c5779bb51303305\bipad for cells of type bipad.
Using template $paramod$fb6a659c84cf65db32a62735a716257db75fe4f9\bipad for cells of type bipad.
Using template $paramod$a1742ff331f60ed92df1af3054281549cd6a0ebf\bipad for cells of type bipad.
Using template $paramod$784481e7ef4dafd4e2326d90b652259289afd682\bipad for cells of type bipad.
Using template $paramod$3e900b263407cdbaf3222bf592033d5e3c3cc6c7\bipad for cells of type bipad.
Using template $paramod$73c950e14f7c9362aad06c862490794350cedc6f\bipad for cells of type bipad.
Using template $paramod$2645b19f13dd28cbe5f63cb86f7ce85ef48a4a20\bipad for cells of type bipad.
Using template $paramod$02b2029bcf339732c3f79e66918ce8088e4ad13b\bipad for cells of type bipad.
Using template $paramod$981f92c77e46ca4ed0f52e76cb34ecb348d39054\bipad for cells of type bipad.
Using template $paramod$711aa619f917a11870beba6a7b86bee2d595579f\bipad for cells of type bipad.
Using template $paramod$02609dfc799657edb28c464e8a3a2adf1f16071b\bipad for cells of type bipad.
Using template $paramod$06057de7e2ccbc89366d6e0cf5b8630b532a1e7e\bipad for cells of type bipad.
Using template $paramod$30866418984246d41400468ceb48e8173846a9b0\bipad for cells of type bipad.
Using template $paramod$4de633dbbd14c8e931ad4f04b42b551d4a3e5142\bipad for cells of type bipad.
Using template $paramod$2972f1260f11d07acb080224a7384ae906867a77\bipad for cells of type bipad.
Using template $paramod$9e35db09801d44e7d3829ca6d3166367119eac5f\LUT3 for cells of type LUT3.
Using template dffp for cells of type dffp.
Using template $paramod$8daedccb3d21aa07897a5e78282e1f15fb3db8e6\LUT3 for cells of type LUT3.
Using template $paramod$4562282fea35fa9a008b45c1a7a2013c28284a1a\LUT4 for cells of type LUT4.
Using template $paramod$f92f184f41c5e8d11503b096dbae3e405eaaa465\bipad for cells of type bipad.
Using template qlal4s3b_cell_macro for cells of type qlal4s3b_cell_macro.
No more expansions possible.

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v
Parsing Verilog input from `/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v' to AST representation.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.

14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 472 unused wires.

16. Executing SETUNDEF pass (replace undef values with defined constants).

17. Printing statistics.

=== top ===

   Number of wires:               2441
   Number of wire bits:           2508
   Number of public wires:        2429
   Number of public wire bits:    2429
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                309
     ASSP                            1
     BIDIR_CELL                     32
     C_FRAG                         19
     F_FRAG                          1
     GMUX_IC                         2
     Q_FRAG                         71
     T_FRAG                        183

18. Executing JSON backend.

19. Executing Verilog backend.
Dumping module `\top'.

Warnings: 12 unique messages, 16 total
End of script. Logfile hash: d1721aa221, CPU: user 4.14s system 0.12s, MEM: 263.43 MB peak
Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 50% 22x read_verilog (2 sec), 18% 4x write_verilog (0 sec), ...
