<stg><name>radix_Pipeline_VITIS_LOOP_68_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %arr_counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="arr_counter"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %str_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %str

]]></Node>
<StgValue><ssdm name="str_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %icmp_ln71_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln71_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %arr_counter

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %counter

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.cond:0 %counter_1 = load i4 %counter

]]></Node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.cond:2 %icmp_ln68 = icmp_eq  i4 %counter_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.cond:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.cond:4 %add_ln72 = add i4 %counter_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:5 %br_ln68 = br i1 %icmp_ln68, void %while.body, void %while.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:0 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:1 %br_ln71 = br i1 %icmp_ln71_read, void %if.else, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln71_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else:0 %arr_counter_load = load i8 %arr_counter

]]></Node>
<StgValue><ssdm name="arr_counter_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln71_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
if.else:1 %zext_ln75 = zext i8 %arr_counter_load

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln71_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %vla13_addr = getelementptr i8 %vla13, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="vla13_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln71_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
if.else:3 %store_ln75 = store i8 %str_read, i3 %vla13_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln71_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:4 %arr_counter_1 = add i8 %arr_counter_load, i8 1

]]></Node>
<StgValue><ssdm name="arr_counter_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln71_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:5 %store_ln77 = store i8 %arr_counter_1, i8 %arr_counter

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln71_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
if.else:6 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:0 %store_ln68 = store i4 %add_ln72, i4 %counter

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
if.end:1 %br_ln68 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="icmp_ln71" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="icmp_ln71"/></StgValue>
</port>
<port id="36" name="vla13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vla13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="str" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="str"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="counter" fromId="38" toId="4">
</dataflow>
<dataflow id="40" from="StgValue_38" to="arr_counter" fromId="38" toId="5">
</dataflow>
<dataflow id="42" from="_ssdm_op_Read.ap_auto.i8" to="str_read" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="str" to="str_read" fromId="37" toId="6">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i1" to="icmp_ln71_read" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="icmp_ln71" to="icmp_ln71_read" fromId="35" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="49" from="arr_counter" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="51" from="StgValue_50" to="store_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="counter" to="store_ln0" fromId="4" toId="9">
</dataflow>
<dataflow id="53" from="counter" to="counter_1" fromId="4" toId="11">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="54" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="63" from="p_str" to="specpipeline_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="counter_1" to="icmp_ln68" fromId="11" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="icmp_ln68" fromId="65" toId="13">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="67" toId="14">
</dataflow>
<dataflow id="70" from="StgValue_69" to="empty" fromId="69" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_69" to="empty" fromId="69" toId="14">
</dataflow>
<dataflow id="72" from="StgValue_69" to="empty" fromId="69" toId="14">
</dataflow>
<dataflow id="73" from="counter_1" to="add_ln72" fromId="11" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_74" to="add_ln72" fromId="74" toId="15">
</dataflow>
<dataflow id="76" from="icmp_ln68" to="br_ln68" fromId="13" toId="16">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopName" to="specloopname_ln69" fromId="77" toId="17">
</dataflow>
<dataflow id="80" from="empty_14" to="specloopname_ln69" fromId="79" toId="17">
</dataflow>
<dataflow id="81" from="icmp_ln71_read" to="br_ln71" fromId="7" toId="18">
</dataflow>
<dataflow id="82" from="arr_counter" to="arr_counter_load" fromId="5" toId="19">
</dataflow>
<dataflow id="83" from="arr_counter_load" to="zext_ln75" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="vla13" to="vla13_addr" fromId="36" toId="21">
</dataflow>
<dataflow id="86" from="StgValue_85" to="vla13_addr" fromId="85" toId="21">
</dataflow>
<dataflow id="87" from="zext_ln75" to="vla13_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="88" from="str_read" to="store_ln75" fromId="6" toId="22">
</dataflow>
<dataflow id="89" from="vla13_addr" to="store_ln75" fromId="21" toId="22">
</dataflow>
<dataflow id="90" from="arr_counter_load" to="arr_counter_1" fromId="19" toId="23">
</dataflow>
<dataflow id="92" from="StgValue_91" to="arr_counter_1" fromId="91" toId="23">
</dataflow>
<dataflow id="93" from="arr_counter_1" to="store_ln77" fromId="23" toId="24">
</dataflow>
<dataflow id="94" from="arr_counter" to="store_ln77" fromId="5" toId="24">
</dataflow>
<dataflow id="95" from="add_ln72" to="store_ln68" fromId="15" toId="26">
</dataflow>
<dataflow id="96" from="counter" to="store_ln68" fromId="4" toId="26">
</dataflow>
<dataflow id="97" from="icmp_ln68" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="98" from="icmp_ln71_read" to="StgValue_2" fromId="7" toId="2">
</dataflow>
</dataflows>


</stg>
