
*** Running vivado
    with args -log design_1_coproc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_coproc_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_coproc_0_0.tcl -notrace
Command: synth_design -top design_1_coproc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 361.695 ; gain = 104.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_coproc_0_0' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_coproc_0_0/synth/design_1_coproc_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'coproc_v1_0' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'coproc_v1_0_S00_AXI' [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:373]
WARNING: [Synth 8-3848] Net int_buf in module/entity coproc_v1_0_S00_AXI does not have driver. [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:406]
INFO: [Synth 8-256] done synthesizing module 'coproc_v1_0_S00_AXI' (1#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'coproc_v1_0' (2#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_coproc_0_0' (3#1) [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_coproc_0_0/synth/design_1_coproc_0_0.v:57]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port int_axi
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 413.387 ; gain = 156.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 413.387 ; gain = 156.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 760.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 760.578 ; gain = 503.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 760.578 ; gain = 503.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 760.578 ; gain = 503.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "start_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element t_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:428]
WARNING: [Synth 8-6014] Unused sequential element r_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:418]
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:442]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 760.578 ; gain = 503.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module coproc_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/coproc_v1_0_S00_AXI_inst/start_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element inst/coproc_v1_0_S00_AXI_inst/w_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:442]
WARNING: [Synth 8-6014] Unused sequential element inst/coproc_v1_0_S00_AXI_inst/t_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:428]
WARNING: [Synth 8-6014] Unused sequential element inst/coproc_v1_0_S00_AXI_inst/r_counter_reg was removed.  [d:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ipshared/864f/hdl/coproc_v1_0_S00_AXI.v:418]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port int_axi
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproc_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coproc_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/coproc_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_coproc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproc_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_coproc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproc_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_coproc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproc_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_coproc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproc_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_coproc_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coproc_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_coproc_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 760.578 ; gain = 503.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name         | RTL Object                                     | Inference | Size (Depth x Width) | Primitives                  | 
+--------------------+------------------------------------------------+-----------+----------------------+-----------------------------+
|design_1_coproc_0_0 | inst/coproc_v1_0_S00_AXI_inst/slv_reg0_buf_reg | Implied   | 128 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+--------------------+------------------------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 761.969 ; gain = 505.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 762.340 ; gain = 505.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------+------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name         | RTL Object                                     | Inference | Size (Depth x Width) | Primitives                  | 
+--------------------+------------------------------------------------+-----------+----------------------+-----------------------------+
|design_1_coproc_0_0 | inst/coproc_v1_0_S00_AXI_inst/slv_reg0_buf_reg | Implied   | 128 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+--------------------+------------------------------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg_rep[0]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg_rep[1]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg_rep[2]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg_rep[3]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg_rep[4]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg_rep[5]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg_rep[6]' (FDRE) to 'inst/coproc_v1_0_S00_AXI_inst/r_counter_reg[6]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 784.812 ; gain = 527.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 784.812 ; gain = 527.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 784.812 ; gain = 527.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 784.812 ; gain = 527.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 784.812 ; gain = 527.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 784.812 ; gain = 527.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 784.812 ; gain = 527.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    14|
|2     |LUT1     |     4|
|3     |LUT2     |     5|
|4     |LUT3     |     6|
|5     |LUT4     |    49|
|6     |LUT5     |    12|
|7     |LUT6     |    86|
|8     |RAM64M   |    40|
|9     |RAM64X1D |     8|
|10    |FDRE     |   216|
|11    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   441|
|2     |  inst                       |coproc_v1_0         |   441|
|3     |    coproc_v1_0_S00_AXI_inst |coproc_v1_0_S00_AXI |   441|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 784.812 ; gain = 527.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 784.812 ; gain = 180.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 784.812 ; gain = 527.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 784.812 ; gain = 534.965
INFO: [Common 17-1381] The checkpoint 'D:/verilog/qos2/qos.runs/design_1_coproc_0_0_synth_1/design_1_coproc_0_0.dcp' has been generated.
