{:input (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\$0_48 , \\$1_52 , \\$2_56 , \\$3_60 , \\$4_64 , \\$5_68 , \\$6_72 , \\$7_76 , \\$8_80 , \\$9_84 , \\$10_88 , \\$11_92 , \\$12_96 , \\$13_100 , \\$65_69_101_85_77_89_61_93_97_57_14_53_81_73_49 , \\$15_47 , \\$16_51 , \\$17_55 , \\$18_59 , \\$19_63 , \\$20_67 \n, \\$21_71 , \\$22_75 , \\$23_79 , \\$24_83 , \\$25_87 , \\$26_91 , \\$27_95 , \\$28_99 );\n  wire _000_;\n  wire _001_;\n  wire _002_;\n  wire _003_;\n  wire _004_;\n  wire _005_;\n  wire _006_;\n  wire _007_;\n  wire _008_;\n  wire _009_;\n  wire _010_;\n  wire _011_;\n  wire _012_;\n  wire _013_;\n  wire _014_;\n  wire _015_;\n  wire _016_;\n  wire _017_;\n  wire _018_;\n  wire _019_;\n  wire _020_;\n  wire _021_;\n  wire _022_;\n  wire _023_;\n  wire _024_;\n  wire _025_;\n  wire _026_;\n  wire _027_;\n  wire _028_;\n  wire _029_;\n  wire _030_;\n  wire _031_;\n  wire _032_;\n  wire _033_;\n  wire _034_;\n  wire _035_;\n  wire _036_;\n  wire _037_;\n  wire _038_;\n  wire _039_;\n  wire _040_;\n  wire _041_;\n  wire _042_;\n  wire _043_;\n  wire _044_;\n  wire _045_;\n  wire _046_;\n  wire _047_;\n  wire _048_;\n  wire _049_;\n  wire _050_;\n  wire _051_;\n  wire _052_;\n  wire _053_;\n  wire _054_;\n  wire _055_;\n  wire _056_;\n  wire _057_;\n  wire _058_;\n  wire _059_;\n  wire _060_;\n  wire _061_;\n  wire _062_;\n  wire _063_;\n  wire _064_;\n  wire _065_;\n  wire _066_;\n  wire _067_;\n  wire _068_;\n  wire _069_;\n  wire _070_;\n  wire _071_;\n  wire _072_;\n  wire _073_;\n  wire _074_;\n  wire _075_;\n  wire _076_;\n  wire _077_;\n  wire _078_;\n  wire _079_;\n  wire _080_;\n  wire _081_;\n  wire _082_;\n  wire _083_;\n  wire _084_;\n  wire _085_;\n  wire _086_;\n  wire _087_;\n  input \\$0_48 ;\n  wire \\$0_48 ;\n  input \\$10_88 ;\n  wire \\$10_88 ;\n  input \\$11_92 ;\n  wire \\$11_92 ;\n  input \\$12_96 ;\n  wire \\$12_96 ;\n  input \\$13_100 ;\n  wire \\$13_100 ;\n  output \\$15_47 ;\n  wire \\$15_47 ;\n  output \\$16_51 ;\n  wire \\$16_51 ;\n  output \\$17_55 ;\n  wire \\$17_55 ;\n  output \\$18_59 ;\n  wire \\$18_59 ;\n  output \\$19_63 ;\n  wire \\$19_63 ;\n  input \\$1_52 ;\n  wire \\$1_52 ;\n  output \\$20_67 ;\n  wire \\$20_67 ;\n  output \\$21_71 ;\n  wire \\$21_71 ;\n  output \\$22_75 ;\n  wire \\$22_75 ;\n  output \\$23_79 ;\n  wire \\$23_79 ;\n  output \\$24_83 ;\n  wire \\$24_83 ;\n  output \\$25_87 ;\n  wire \\$25_87 ;\n  output \\$26_91 ;\n  wire \\$26_91 ;\n  output \\$27_95 ;\n  wire \\$27_95 ;\n  output \\$28_99 ;\n  wire \\$28_99 ;\n  input \\$2_56 ;\n  wire \\$2_56 ;\n  input \\$3_60 ;\n  wire \\$3_60 ;\n  input \\$4_64 ;\n  wire \\$4_64 ;\n  input \\$5_68 ;\n  wire \\$5_68 ;\n  input \\$65_69_101_85_77_89_61_93_97_57_14_53_81_73_49 ;\n  wire \\$65_69_101_85_77_89_61_93_97_57_14_53_81_73_49 ;\n  input \\$6_72 ;\n  wire \\$6_72 ;\n  input \\$7_76 ;\n  wire \\$7_76 ;\n  input \\$8_80 ;\n  wire \\$8_80 ;\n  input \\$9_84 ;\n  wire \\$9_84 ;\n  wire \\:missing_edge ;\n  assign _024_ = 4'h8 >> { _026_, _025_ };\n  assign _052_ = 4'h8 >> { _054_, _053_ };\n  assign _055_ = 4'h8 >> { _057_, _056_ };\n  assign _058_ = 4'h8 >> { _060_, _059_ };\n  assign _061_ = 4'h8 >> { _063_, _062_ };\n  assign _064_ = 4'h8 >> { _066_, _065_ };\n  assign _027_ = 4'h8 >> { _029_, _028_ };\n  assign _030_ = 4'h8 >> { _032_, _031_ };\n  assign _033_ = 4'h8 >> { _035_, _034_ };\n  assign _036_ = 4'h8 >> { _038_, _037_ };\n  assign _041_ = 4'h8 >> { _040_, _039_ };\n  assign _042_ = 4'h8 >> { _044_, _043_ };\n  assign _045_ = 4'h8 >> { _047_, _046_ };\n  assign _049_ = 4'h8 >> { _051_, _050_ };\n  assign _020_ = 1'h0;\n  assign _022_ = 1'h1;\n  assign _023_ = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign _040_ = _074_;\n  assign _039_ = _004_;\n  assign _019_ = _086_;\n  assign _086_ = _041_;\n  assign _038_ = _074_;\n  assign _037_ = _003_;\n  assign _018_ = _085_;\n  assign _085_ = _036_;\n  assign _035_ = _074_;\n  assign _034_ = _002_;\n  assign _017_ = _084_;\n  assign _084_ = _033_;\n  assign _032_ = _074_;\n  assign _031_ = _001_;\n  assign _016_ = _082_;\n  assign _082_ = _030_;\n  assign _066_ = _074_;\n  assign _065_ = _087_;\n  assign _015_ = _081_;\n  assign _081_ = _064_;\n  assign _063_ = _074_;\n  assign _062_ = _083_;\n  assign _014_ = _079_;\n  assign _079_ = _061_;\n  assign _060_ = _074_;\n  assign _059_ = _080_;\n  assign _013_ = _078_;\n  assign _078_ = _058_;\n  assign _057_ = _074_;\n  assign _056_ = _076_;\n  assign _012_ = _077_;\n  assign _077_ = _055_;\n  assign _054_ = _074_;\n  assign _053_ = _072_;\n  assign _011_ = _075_;\n  assign _075_ = _052_;\n  assign _051_ = _074_;\n  assign _050_ = _068_;\n  assign _009_ = _073_;\n  assign _073_ = _049_;\n  assign _047_ = _074_;\n  assign _046_ = _048_;\n  assign _008_ = _071_;\n  assign _071_ = _045_;\n  assign _044_ = _074_;\n  assign _043_ = _021_;\n  assign _007_ = _070_;\n  assign _070_ = _042_;\n  assign _029_ = _074_;\n  assign _028_ = _010_;\n  assign _006_ = _069_;\n  assign _069_ = _027_;\n  assign _026_ = _074_;\n  assign _025_ = _000_;\n  assign _005_ = _067_;\n  assign _067_ = _024_;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:3.1-226.10\" *)\nmodule postsynth(\\$0_48 , \\$1_52 , \\$2_56 , \\$3_60 , \\$4_64 , \\$5_68 , \\$6_72 , \\$7_76 , \\$8_80 , \\$9_84 , \\$10_88 , \\$11_92 , \\$12_96 , \\$13_100 , \\$65_69_101_85_77_89_61_93_97_57_14_53_81_73_49 , \\$15_47 , \\$16_51 , \\$17_55 , \\$18_59 , \\$19_63 , \\$20_67 \n, \\$21_71 , \\$22_75 , \\$23_79 , \\$24_83 , \\$25_87 , \\$26_91 , \\$27_95 , \\$28_99 );\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:93.9-93.15\" *)\n  input \\$0_48 ;\n  wire \\$0_48 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:95.9-95.16\" *)\n  input \\$10_88 ;\n  wire \\$10_88 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:97.9-97.16\" *)\n  input \\$11_92 ;\n  wire \\$11_92 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:99.9-99.16\" *)\n  input \\$12_96 ;\n  wire \\$12_96 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:101.9-101.17\" *)\n  input \\$13_100 ;\n  wire \\$13_100 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:103.10-103.17\" *)\n  output \\$15_47 ;\n  wire \\$15_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:105.10-105.17\" *)\n  output \\$16_51 ;\n  wire \\$16_51 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:107.10-107.17\" *)\n  output \\$17_55 ;\n  wire \\$17_55 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:109.10-109.17\" *)\n  output \\$18_59 ;\n  wire \\$18_59 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:111.10-111.17\" *)\n  output \\$19_63 ;\n  wire \\$19_63 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:113.9-113.15\" *)\n  input \\$1_52 ;\n  wire \\$1_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:115.10-115.17\" *)\n  output \\$20_67 ;\n  wire \\$20_67 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:117.10-117.17\" *)\n  output \\$21_71 ;\n  wire \\$21_71 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:119.10-119.17\" *)\n  output \\$22_75 ;\n  wire \\$22_75 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:121.10-121.17\" *)\n  output \\$23_79 ;\n  wire \\$23_79 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:123.10-123.17\" *)\n  output \\$24_83 ;\n  wire \\$24_83 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:125.10-125.17\" *)\n  output \\$25_87 ;\n  wire \\$25_87 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:127.10-127.17\" *)\n  output \\$26_91 ;\n  wire \\$26_91 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:129.10-129.17\" *)\n  output \\$27_95 ;\n  wire \\$27_95 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:131.10-131.17\" *)\n  output \\$28_99 ;\n  wire \\$28_99 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:133.9-133.15\" *)\n  input \\$2_56 ;\n  wire \\$2_56 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:135.9-135.15\" *)\n  input \\$3_60 ;\n  wire \\$3_60 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:137.9-137.15\" *)\n  input \\$4_64 ;\n  wire \\$4_64 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:139.9-139.15\" *)\n  input \\$5_68 ;\n  wire \\$5_68 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:141.9-141.56\" *)\n  input \\$65_69_101_85_77_89_61_93_97_57_14_53_81_73_49 ;\n  wire \\$65_69_101_85_77_89_61_93_97_57_14_53_81_73_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:143.9-143.15\" *)\n  input \\$6_72 ;\n  wire \\$6_72 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:145.9-145.15\" *)\n  input \\$7_76 ;\n  wire \\$7_76 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:147.9-147.15\" *)\n  input \\$8_80 ;\n  wire \\$8_80 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:149.9-149.15\" *)\n  input \\$9_84 ;\n  wire \\$9_84 ;\n  (* src = \"/tmp/fuzzmount745B5940/8931FC8F.v:151.8-151.22\" *)\n  wire \\:missing_edge ;\n  assign \\$15_47  = 1'hx;\n  assign \\$16_51  = 1'hx;\n  assign \\$17_55  = 1'hx;\n  assign \\$18_59  = 1'hx;\n  assign \\$19_63  = 1'hx;\n  assign \\$20_67  = 1'hx;\n  assign \\$21_71  = 1'hx;\n  assign \\$22_75  = 1'hx;\n  assign \\$23_79  = 1'hx;\n  assign \\$24_83  = 1'hx;\n  assign \\$25_87  = 1'hx;\n  assign \\$26_91  = 1'hx;\n  assign \\$27_95  = 1'hx;\n  assign \\$28_99  = 1'hx;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 16, :out "SBY 23:09:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq/src/top.v'.\nSBY 23:09:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] Copy '/tmp/fuzzmount745B5940/8931FC8F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq/src/8931FC8F.v'.\nSBY 23:09:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] Copy '/tmp/fuzzmount745B5940/8931FC8F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq/src/8931FC8F.post.v'.\nSBY 23:09:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] engine_0: abc pdr\nSBY 23:09:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] base: >      ^\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] base: finished (returncode=1)\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] base: task failed. ERROR.\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq'.\nSBY 23:09:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmput5r_mzq] DONE (ERROR, rc=16)\n", :err ""}}}