INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/RAM_B/RAM_B_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module RAM_B_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RAM_B_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RAM_B_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module RAM_B_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RAM_B_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module RAM_B_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/ROM_D_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module ROM_D_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module ROM_D_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module ROM_D_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/MIO_BUS.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.sim/sim_1/behav/xsim/glbl.v:6]
