#!/bin/bash

# cleanup first
rm spi.out
rm spi.vcd

# compile the verilog sources (testbench and RTL)
iverilog -o spi.out spi_tb.v spi.v s25fl129p00.v

# run the simulation
vvp spi.out

# open the waveform and detach it
gtkwave spi.vcd gtkwave.sav &
