use crate::mem::Memory;
use crate::ops::{fetch_operation, Operation};
use crate::utils::add_bytes;
use crate::utils::add_word_with_signed;
use crate::utils::add_words;
use crate::utils::parse_hex;
use crate::utils::reset_bit;
use crate::utils::set_bit;
use crate::utils::sub_bytes;
use crate::utils::swap_nibbles;

// Flags bit poisition in the F register
const ZERO_FLAG: u8 = 7;
const OPERATION_FLAG: u8 = 6;
const HALF_CARRY_FLAG: u8 = 5;
const CARRY_FLAG: u8 = 4;

// Registers are saved inside an array so that i can use consecutive indexes to access
// those registers that can be accessed together like B and C
// eg: read B with REG_B index, and BC with REG_B and REG_B + 1 indexes
const REG_A: u16 = 0;
const REG_F: u16 = 1;
const REG_B: u16 = 2;
const REG_C: u16 = 3;
const REG_D: u16 = 4;
const REG_E: u16 = 5;
const REG_H: u16 = 6;
const REG_L: u16 = 7;
const REG_SP: u16 = 8;
const REG_S: u16 = 8;
const REG_PSP: u16 = 9;
const REG_PC: u16 = 10;
const REG_CPC: u16 = 11;
const REG_M: u16 = 12;
const REG_T: u16 = 13;

pub struct Clocks {
    // todo: remove pub
    m: u32,
    pub t: u32, // TODO: remove pub
}

impl Clocks {
    fn new() -> Self {
        Clocks { m: 0, t: 0 }
    }
}

struct Regs {
    regs: [u8; 14],
}

impl Regs {
    fn new() -> Regs {
        Regs { regs: [0; 14] }
    }

    pub fn get_flags(&mut self) -> (bool, bool, bool, bool) {
        let f = u16::from(self.read_byte(REG_F));
        (
            is_bit_set(ZERO_FLAG, f),
            is_bit_set(OPERATION_FLAG, f),
            is_bit_set(HALF_CARRY_FLAG, f),
            is_bit_set(CARRY_FLAG, f),
        )
    }

    pub fn set_flags(&mut self, z: bool, n: bool, h: bool, c: bool) {
        let value = ((z as u8) << ZERO_FLAG)
            | ((n as u8) << OPERATION_FLAG)
            | ((h as u8) << HALF_CARRY_FLAG)
            | ((c as u8) << CARRY_FLAG);
        self.write_byte(REG_F, value)
    }
}

pub fn is_bit_set(pos: u8, value: u16) -> bool {
    value & (1u16 << pos) != 0
}

pub trait ByteStream {
    fn read_byte(&mut self) -> u8;
    fn read_word(&mut self) -> u16;
}

impl Memory for Regs {
    fn read_byte(&mut self, addr: u16) -> u8 {
        self.regs[addr as usize]
    }
    fn read_word(&mut self, addr: u16) -> u16 {
        (self.read_byte(addr + 1) as u16) | ((self.read_byte(addr) as u16) << 8)
    }
    fn write_byte(&mut self, addr: u16, byte: u8) {
        // The F register lower nibble is always 0, you cant overwrite it.
        self.regs[addr as usize] = if addr != REG_F { byte } else { byte & 0xF0 };
    }
    fn write_word(&mut self, addr: u16, word: u16) -> () {
        self.write_byte(addr + 1, (word & 0x00FF) as u8);
        self.write_byte(addr, ((word & 0xFF00) >> 8) as u8);
    }
}

pub struct CPU<M: Memory> {
    pub clks: Clocks,
    regs: Regs,
    pub mmu: M,
    interrupt_master_enable: bool,
    stopped: bool,
}

impl<M: Memory> ByteStream for CPU<M> {
    fn read_byte(&mut self) -> u8 {
        self.fetch_next_byte()
    }
    fn read_word(&mut self) -> u16 {
        self.fetch_next_word()
    }
}

impl<M: Memory> CPU<M> {
    pub fn new(mmu: M) -> CPU<M> {
        let mut cpu = CPU {
            clks: Clocks::new(),
            regs: Regs::new(),
            mmu,
            interrupt_master_enable: false,
            stopped: false,
        };
        cpu.reset();
        cpu
    }

    // initalize
    fn reset(&mut self) {
        self.set_registry_value("SP", 0xFFFE);
        self.set_registry_value("PC", 0x100);
        self.interrupt_master_enable = true;
        //TODO: set all registry to zero. RAM as well
    }

    // fetches the next byte from the ram
    fn fetch_next_byte(&mut self) -> u8 {
        let byte = self.mmu.read_byte(self.regs.read_word(REG_PC));
        let pc_value = self.regs.read_word(REG_PC);
        self.regs.write_word(REG_PC, pc_value.wrapping_add(1));
        byte
    }

    // fetches the next word from the ram
    fn fetch_next_word(&mut self) -> u16 {
        let word = self.mmu.read_word(self.regs.read_word(REG_PC));
        let pc_value = self.regs.read_word(REG_PC);
        self.regs.write_word(REG_PC, pc_value.wrapping_add(2));
        word
    }

    // fetch the operation, decodes it, fetch parameters if required and executes it.
    // returns the address of the executed instruction
    pub fn step(&mut self) -> (u16, u8) {
        let line_number = self.get_registry_value("PC");

        let mut prefixed = false;
        let mut byte = self.read_byte();

        if byte == 0xcb {
            byte = self.read_byte();
            prefixed = true;
        }

        let op: &Operation = fetch_operation(byte, prefixed);

        info!(
            "0x{:x}\t0x{:x}\t{}\t{:?}\t{:?}",
            line_number,
            op.code_as_u8(),
            op.mnemonic,
            op.operand1,
            op.operand2
        );
        self.execute(op);

        // add to the clocks
        self.clks.t += u32::from(self.regs.read_byte(REG_T));
        self.clks.m += u32::from(self.regs.read_byte(REG_M));

        (line_number, self.regs.read_byte(REG_T))
    }

    fn registry_name_to_index(&mut self, registry: &str) -> u16 {
        match registry {
            "A" | "AF" => 0,
            "F" => 1,
            "B" | "BC" => 2,
            "C" => 3,
            "D" | "DE" => 4,
            "E" => 5,
            "H" => 6,
            "HL" => 6,
            "L" => 7,
            "SP" => 8,
            "S" => 8,
            "PSP" => 9,
            "PC" => 10,
            "CPC" => 11,
            "M" => 12,
            "T" => 13,
            _ => panic!("What kind of register is {}??", registry),
        }
    }

    pub fn get_registry_value(&mut self, registry: &str) -> u16 {
        let index: u16 = self.registry_name_to_index(registry);
        match registry.len() {
            1 => self.regs.read_byte(index) as u16,
            _ => self.regs.read_word(index),
        }
    }

    pub fn set_registry_value(&mut self, registry: &str, value: u16) {
        let index: u16 = self.registry_name_to_index(registry);
        match registry.len() {
            1 => self.regs.write_byte(index, value as u8),
            _ => self.regs.write_word(index, value),
        }
    }

    pub fn store_result(&mut self, into: &str, value: u16, is_byte: bool) {
        info!("Storing into {} value 0x{:x}", into, value);
        let addr: u16 = match into.as_ref() {
            "BC" | "DE" | "HL" | "PC" | "SP" | "AF" | "A" | "B" | "C" | "D" | "E" | "H" | "L" => {
                return self.set_registry_value(into, value);
            }
            "(BC)" | "(DE)" | "(HL)" | "(PC)" | "(SP)" => {
                let reg = into[1..into.len() - 1].as_ref();
                self.get_registry_value(reg)
            }
            "(C)" => {
                let reg = into[1..into.len() - 1].as_ref();
                self.get_registry_value(reg) + 0xFF00
            }
            "(a8)" => u16::from(self.fetch_next_byte()) + 0xFF00,
            "(a16)" => self.fetch_next_word(),
            _ => panic!("cant write to {} yet!!!", into),
        };
        if is_byte {
            self.mmu.write_byte(addr, value as u8)
        } else {
            self.mmu.write_word(addr, value)
        }
    }

    pub fn get_operand_value(&mut self, operand: &str) -> u16 {
        match operand.as_ref() {
            "(BC)" | "(DE)" | "(HL)" | "(PC)" | "(SP)" => {
                let reg = operand[1..operand.len() - 1].as_ref();
                let addr = self.get_registry_value(reg);
                self.mmu.read_byte(addr) as u16
            }
            "BC" | "DE" | "HL" | "PC" | "SP" | "AF" | "A" | "B" | "C" | "D" | "E" | "H" | "L" => {
                self.get_registry_value(operand)
            }
            "(a8)" => {
                let addr = 0xFF00 + u16::from(self.fetch_next_byte());
                let res = u16::from(self.mmu.read_byte(addr));
                //                info!("Reading input from 0x{:x} --> 0b{:b}", addr, res);
                res
            }
            "(C)" => {
                let addr = 0xFF00 + u16::from(self.get_registry_value("C"));
                u16::from(self.mmu.read_byte(addr))
            }
            "(a16)" => {
                let addr = u16::from(self.fetch_next_word());
                self.mmu.read_byte(addr) as u16
            }
            "d16" | "a16" => self.fetch_next_word(),
            "d8" | "r8" => self.fetch_next_byte() as u16,
            "NZ" => !self.regs.get_flags().0 as u16,
            "Z" => self.regs.get_flags().0 as u16,
            "NC" => !self.regs.get_flags().3 as u16,
            "CA" => self.regs.get_flags().3 as u16,
            _ => parse_hex(operand),
        }
    }

    pub fn push(&mut self, value: u16) {
        let sp = self.get_registry_value("SP");
        self.set_registry_value("SP", sp - 2);
        self.store_result("(SP)", value, false);
    }

    pub fn pop(&mut self) -> u16 {
        let sp = self.get_registry_value("SP");
        let value = self.mmu.read_word(sp);
        self.set_registry_value("SP", sp + 2);
        value
    }

    pub fn execute(&mut self, op: &Operation) {
        let mut op2_is_signed: bool = false;

        // care, some of this might send PC forward
        let op1 = match op.operand1 {
            Some(ref x) => self.get_operand_value(x),
            None => 0,
        };
        let op2 = match op.operand2 {
            Some(ref x) => {
                op2_is_signed = x == "r8";
                self.get_operand_value(x)
            }
            None => 0,
        };
        let condition = match op.condition {
            Some(ref x) => self.get_operand_value(x),
            None => 1,
        };

        // early stop
        if condition == 0 {
            info!(
                "operation 0x{:x} {} skipped cause condition {}",
                op.code_as_u8(),
                op.mnemonic,
                condition
            );
            let cycles = op
                .cycles_no
                .expect("Operation skipped but cycles_no not set.");
            self.regs.write_byte(REG_T, cycles);
            return; // todo: go down to the handle the interrupts
        }

        let result_is_byte: bool = match op.result_is_byte {
            Some(_x) => true,
            None => false,
        };

        let mut result: u16 = 1;
        let (prev_z, prev_n, prev_h, prev_c) = self.regs.get_flags();
        let mut new_carry = prev_c;
        let mut new_halfcarry = prev_h;

        info!(
            "istruzione\t0x{:x}\t{}\top1={:x}\top2={:x}\tinto={}",
            op.code_as_u8(),
            op.mnemonic,
            op1,
            op2,
            op.into
        );

        match op.mnemonic.as_ref() {
            "NOP" => {}
            "DI" => self.interrupt_master_enable = false,
            "EI" => self.interrupt_master_enable = true,
            "STOP" => self.stopped = true,
            "LD" | "LDD" | "LDH" | "LDI" | "JP" => {
                result = op1;
                if op2_is_signed {
                    let (x, y, z) = add_word_with_signed(op1, op2, 0);
                    result = x;
                    new_carry = y;
                    new_halfcarry = z;
                }
            }
            "AND" => result = op1 & op2,
            "OR" => result = op1 | op2,
            "XOR" => {
                result = op1 ^ op2;
            }
            "CPL" => {
                result = !op1;
            }
            "BIT" => {
                result = is_bit_set(op1 as u8, op2) as u16;
            }
            "PUSH" => self.push(op1),
            "POP" | "RET" => result = self.pop(),
            "RETI" => {
                result = self.pop();
                self.interrupt_master_enable = true;
            }
            "JR" => {
                result = (op1 as i16).wrapping_add(op2 as i8 as i16).wrapping_add(1) as u16;
            }
            "CALL" | "RST" => {
                let value = self.get_registry_value("PC");
                self.push(value);
                result = op1;
            }
            "DEC" | "SUB" | "SBC" | "CP" => {
                let third_param: u16 = if op.mnemonic == "SBC" {
                    u16::from(prev_c)
                } else {
                    0
                };
                let (x, y, z) = sub_bytes(op1, op2, third_param);
                result = x;
                new_carry = y;
                new_halfcarry = z;
            }
            "INC" | "ADD" | "ADC" => {
                let sum_func = if op2_is_signed {
                    add_word_with_signed
                } else {
                    if result_is_byte {
                        add_bytes
                    } else {
                        add_words
                    }
                };
                let third_param: u16 = if op.mnemonic == "ADC" {
                    u16::from(prev_c)
                } else {
                    0
                };
                let (x, y, z) = sum_func(op1, op2, third_param);
                result = x;
                new_carry = y;
                new_halfcarry = z;
            }
            "RL" | "RLA" => {
                result = ((op1 as u8) << 1 | u8::from(prev_c)) as u16;
                new_carry = (op1 & 0x80) != 0;
            }
            "RLC" => {
                result = (op1 << 1) | (op1 >> 7);
                new_carry = (op1 & 0x80) != 0
            }
            "RRC" => {
                result = (op1 >> 1) | (op1 << 7);
                new_carry = (op1 & 1) != 0
            }
            "SLA" => {
                result = ((op1 as u8) << 1) as u16;
                new_carry = (op1 & 0x80) != 0;
            }
            "SRA" => {
                result = (op1 >> 1) | (op1 & 0x80);
                new_carry = (op1 & 1) != 0;
            }
            "SCF" => {
                new_carry = true;
            }
            "CCF" => {
                new_carry = !prev_c;
            }
            "RLCA" => {
                new_carry = (op1 & 0x80) != 0;
                result = ((op1 as u8) << 1 | u8::from(new_carry)) as u16;
            }
            "RRCA" => {
                new_carry = (op1 & 1) != 0;
                result = ((op1 as u8) >> 1 | (u8::from(new_carry) << 7)) as u16;
            }
            "SRL" => {
                result = op1 >> 1;
                new_carry = (op1 & 1) != 0;
            }
            "RR" | "RRA" => {
                result = ((op1 as u8) >> 1 | (u8::from(prev_c) << 7)) as u16;
                new_carry = (op1 & 1) != 0;
            }
            "DAA" => {
                let mut adjust = 0;

                if prev_h {
                    adjust |= 0x06;
                }

                if prev_c {
                    adjust |= 0x60;
                    new_carry = true;
                }

                result = if prev_n {
                    op1.wrapping_sub(adjust)
                } else {
                    if op1 & 0x0F > 0x09 {
                        adjust |= 0x06;
                    }

                    if op1 > 0x99 {
                        adjust |= 0x60;
                        new_carry = true;
                    }

                    op1.wrapping_add(adjust)
                };
            }
            "SWAP" => result = swap_nibbles(op1 as u8),
            "RES" => {
                result = reset_bit(op1 as u8, op2 as u8);
            }
            "SET" => {
                result = set_bit(op1 as u8, op2 as u8);
            }
            _ => {
                panic!(
                    "0x{:x}\t{} not implemented yet!",
                    op.code_as_u8(),
                    op.mnemonic
                );
            }
        }

        if result_is_byte {
            result = (result as u8) as u16;
        }

        // set the flags
        self.regs.set_flags(
            match op.flag_z.unwrap_or(' ') {
                '0' => false,
                '1' => true,
                'Z' => result == 0,
                _ => prev_z,
            },
            match op.flag_n.unwrap_or(' ') {
                '0' => false,
                '1' => true,
                _ => prev_n,
            },
            match op.flag_h.unwrap_or(' ') {
                '0' => false,
                '1' => true,
                'H' => new_halfcarry,
                _ => prev_h,
            },
            match op.flag_c.unwrap_or(' ') {
                '0' => false,
                '1' => true,
                'C' => new_carry,
                _ => prev_c,
            },
        );

        // store the operation result
        if op.into != "" {
            self.store_result(op.into.as_ref(), result, result_is_byte);
        }

        // perform postactions if necessary
        match op.mnemonic.as_ref() {
            // care: maybe this should be a PREaction
            "LDD" => {
                let reg: &str = "HL";
                let value = self.get_registry_value(reg);
                self.store_result(reg, value.wrapping_sub(1), false);
            }
            "LDI" => {
                let reg: &str = "HL";
                let value = self.get_registry_value(reg);
                self.store_result(reg, value.wrapping_add(1), false);
            }
            _ => {}
        }

        // handle interrupts
        let mut interrupt_cycles_t: u8 = 0;
        let interrupt_enable = self.mmu.read_byte(0xFFFF);
        let interrupt_flags = self.mmu.read_byte(0xFF0F);

        if self.interrupt_master_enable && (interrupt_enable != 0) && (interrupt_flags != 0) {
            let fired = interrupt_enable & interrupt_flags;

            // vblank
            if (fired & 0x1) != 0 {
                // turn interrupt flag off cause we are handling it now
                self.mmu
                    .write_byte(0xFF0F, reset_bit(0, interrupt_flags) as u8);

                // only one interrupt handling at a time
                self.interrupt_master_enable = false;

                let value = self.get_registry_value("PC");
                self.push(value);

                self.set_registry_value("PC", 0x40);

                interrupt_cycles_t = 12;
            }

            // on button press
            // resume stop
        }

        self.regs
            .write_byte(REG_T, op.cycles_ok + interrupt_cycles_t);
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    struct DummyMMU {
        values: [u8; 65536],
    }

    impl DummyMMU {
        fn new() -> DummyMMU {
            DummyMMU { values: [0; 65536] }
        }
        fn with(values: [u8; 65536]) -> DummyMMU {
            DummyMMU { values }
        }
    }

    impl Memory for DummyMMU {
        fn read_byte(&mut self, addr: u16) -> u8 {
            self.values[addr as usize]
        }
        fn write_byte(&mut self, addr: u16, byte: u8) {
            self.values[addr as usize] = byte;
        }
    }

    #[test]
    fn cpu_inizialization() {
        let CPU { clks, mut regs, .. } = CPU::new(DummyMMU::new());

        assert_eq!(clks.m, 0);
        assert_eq!(clks.t, 0);

        assert_eq!(regs.read_byte(REG_A), 0);
        assert_eq!(regs.read_byte(REG_B), 0);
        assert_eq!(regs.read_byte(REG_C), 0);
        assert_eq!(regs.read_byte(REG_D), 0);
        assert_eq!(regs.read_byte(REG_E), 0);
        assert_eq!(regs.read_byte(REG_H), 0);
        assert_eq!(regs.read_byte(REG_L), 0);
        assert_eq!(regs.read_byte(REG_F), 0);
        assert_eq!(regs.read_word(REG_PC), 0x100);
        assert_eq!(regs.read_word(REG_SP), 0xFFFE);
        assert_eq!(regs.read_byte(REG_M), 0);
        assert_eq!(regs.read_byte(REG_T), 0);
    }

    #[test]
    fn get_flags() {
        let mut cpu = CPU::new(DummyMMU::new());

        cpu.regs.set_flags(true, false, true, false);
        let (z, n, h, c) = cpu.regs.get_flags();

        assert_eq!(z, true);
        assert_eq!(n, false);
        assert_eq!(h, true);
        assert_eq!(c, false);
    }

    #[test]
    fn test_jr_positive() {
        let mut cpu = CPU::new(DummyMMU::new());

        cpu.set_registry_value("PC", 500);
        cpu.mmu.values[500] = 0x18;
        cpu.mmu.values[501] = 0b0000_0010; // jump by 2

        cpu.step();

        assert_eq!(cpu.get_registry_value("PC"), 504);
    }

    #[test]
    fn test_jr_negative() {
        let mut cpu = CPU::new(DummyMMU::new());

        cpu.set_registry_value("PC", 500);
        cpu.mmu.values[500] = 0x18;
        cpu.mmu.values[501] = 0b1111_1110; // jump by -2

        cpu.step();

        assert_eq!(cpu.get_registry_value("PC"), 500);
    }

    #[test]
    fn test_push() {
        let mut cpu = CPU::new(DummyMMU::new());

        cpu.push(0xF000);
        cpu.push(0x0F01);
        cpu.push(0x1110);

        assert_eq!(cpu.pop(), 0x1110);
        assert_eq!(cpu.pop(), 0x0F01);
        assert_eq!(cpu.pop(), 0xF000);
    }

    #[test]
    fn test_pop_af() {
        let mut cpu = CPU::new(DummyMMU::new());

        // push to SP
        cpu.push(0xEEFF);

        // set next instrucion to POP AF
        cpu.set_registry_value("PC", 500);
        cpu.mmu.values[500] = 0xF1;

        // execute it
        cpu.step();

        // lower nibble of F must be untouched
        assert_eq!(cpu.get_registry_value("F"), 0xF0)
    }
}
