/***************************************************************************************
* Copyright (c) 2014-2024 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

#define R(i) gpr(i)
<<<<<<< HEAD
=======
#define CSR(i) *get_csr(i)
>>>>>>> 2ef2916 (restore git repo)
#define Mr vaddr_read
#define Mw vaddr_write

IFDEF(CONFIG_FTRACE, void ftrace(int rd, int rs, vaddr_t pc, vaddr_t dnpc));

<<<<<<< HEAD
=======
static word_t* get_csr(int csr) {
  switch (csr) {
    case 0x305: return &cpu.csrs.mtvec;
    case 0x300: return &cpu.csrs.mstatus;
    case 0x341: return &cpu.csrs.mepc;
    case 0x342: return &cpu.csrs.mcause;
    default: panic("undefined csr = %x", csr);
  }
}

>>>>>>> 2ef2916 (restore git repo)
enum {
  TYPE_I, TYPE_U, TYPE_S, TYPE_J, TYPE_Reg, TYPE_B,
  TYPE_N, // none
};

#define src1R() do { *src1 = R(*rs1); } while (0)
#define src2R() do { *src2 = R(*rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immJ() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 20) | (BITS(i, 30, 21) << 1) | (BITS(i, 20, 20) << 11) | (BITS(i, 19, 12) << 12); } while(0)
#define immB() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 12) | (BITS(i, 30, 25) << 5) | (BITS(i, 11, 8) << 1) | (BITS(i, 7, 7) << 11);} while(0)

static void decode_operand(Decode *s, int *rd, word_t *src1, word_t *src2, word_t *imm, int type, int *rs1, int *rs2) {
  uint32_t i = s->isa.inst;
  *rs1 = BITS(i, 19, 15);
  *rs2 = BITS(i, 24, 20);
  *rd  = BITS(i, 11, 7);
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_J:                   immJ(); break;
    case TYPE_Reg: src1R();src2R();        break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_N: break;
    default: panic("unsupported type = %d", type);
  }
}

static int decode_exec(Decode *s) {
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  int rd = 0, rs1 = 0, rs2 = 0; \
  word_t src1 = 0, src2 = 0, imm = 0; \
  decode_operand(s, &rd, &src1, &src2, &imm, concat(TYPE_, type), &rs1, &rs2); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(rd) = s->pc + imm);
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , I, R(rd) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 1, src2));
  INSTPAT("???????????? ????? 000 ????? 00100 11", addi     , I, R(rd) = src1 + imm);
  INSTPAT("???????????????????? ????? 11011 11", jal        , J, R(rd) = s->pc + 4; s->dnpc = s->pc + imm; IFDEF(CONFIG_FTRACE, ftrace(rd, -1, s->pc, s->dnpc)));
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr   , I, R(rd) = s->pc + 4; s->dnpc = (src1 + imm) & ~1; IFDEF(CONFIG_FTRACE, ftrace(rd, rs1, s->pc, s->dnpc)));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S,  Mw(src1 + imm, 4, src2));
  INSTPAT("???????????? ????? 010 ????? 00000  11", lw        , I, R(rd) = SEXT(Mr(src1 + imm, 4), 32));
  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add     , Reg, R(rd) = src1 + src2 );
  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq     , B, if(src1 == src2) s->dnpc = s->pc + imm);
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu    , Reg , R(rd) = (src1 < src2) ? 1 : 0);
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor     , Reg, R(rd) = src1 ^ src2 );
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or      , Reg, R(rd) = src1 | src2 );
  INSTPAT("???????????? ????? 011 ????? 00100 11", sltiu    , I, R(rd) = src1 < imm);
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne     , B, if(src1 != src2) s->dnpc = s->pc + imm);// branch not equal
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub     , Reg, R(rd) = src1 - src2);
  INSTPAT("010000 ?????? ????? 101 ????? 00100 11", srai    , I, Assert((imm&0x20)==0, "srai: imm[5] must be 0"); R(rd) = (sword_t)src1 >> (imm & 0x1f)); // shift right arithmetic immediate
  INSTPAT("???????????? ????? 111 ????? 00100 11", andi     , I, R(rd) = src1 & imm);
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll     , Reg, R(rd) = src1 << src2);// shift logic left
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and     , Reg, R(rd) = src1 & src2);
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh      , S, Mw(src1 + imm, 2, BITS(src2, 15, 0)));// save half word
  INSTPAT("???????????? ????? 100 ????? 00100 11", xori     , I, R(rd) = src1 ^ imm);
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge     , B, if((sword_t)src1 >= (sword_t)src2) s->dnpc = s->pc + imm);// Branch if Greater or Equal
  INSTPAT("???????????????????? ????? 01101 11", lui        , U, R(rd) = imm); // Load Upper Immediate
  INSTPAT("000000 ?????? ????? 101 ????? 00100 11", srli    , I, Assert((imm&0x20)==0, "srli: imm[5] must be 0"); R(rd) = src1 >> imm); // shift right logical immediate
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu    , B, if(src1 >= src2) s->dnpc = s->pc + imm);// Branch if Greater or Equal Unsigned
  INSTPAT("000000 ?????? ????? 001 ????? 00100 11", slli    , I, R(rd) = src1 << imm);//Shift Logic Left Immediate
  INSTPAT("00000001 ????? ????? 000 ????? 01100 11", mul    , Reg, R(rd) = src1 * src2);
  INSTPAT("00000001 ????? ????? 100 ????? 01100 11", _div   , Reg, R(rd) = (sword_t)src1 / (sword_t)src2);
  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem     , Reg, R(rd) = (sword_t)src1 % (sword_t)src2);
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt     , B, if((sword_t)src1 < (sword_t)src2) s->dnpc = s->pc + imm);//Branch if Less Than
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt     , Reg, R(rd) = (sword_t)src1 < (sword_t) src2);//Set if Less Than
  INSTPAT("???????????? ????? 001 ????? 00000 11", lh       , I, R(rd) = SEXT(Mr(src1 + imm, 2), 16));//Load Half word
  INSTPAT("??????????? ????? 101 ????? 00000 11", lhu       , I, R(rd) = Mr(src1 + imm, 2));// Load Half word Unsigned
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh    , Reg, R(rd) = (SSEXT(src1, 32) * SSEXT(src2, 32)) >> 32);
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu    , Reg, R(rd) = src1 % src2);
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu    , Reg, R(rd) = src1 / src2);
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra    , Reg, R(rd) = (sword_t)src1 >> src2); // shift right arithmetic
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl     , Reg, R(rd) = src1 >> src2);// shift right logical
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu   , B, if(src1 < src2) s->dnpc = s->pc + imm);//Branch if Less Than Unsigned
  INSTPAT("???????????? ????? 010 ????? 00100 11", slti    , I, R(rd) = (sword_t)src1 < (sword_t)imm);//Set if Less Than Immediate
  INSTPAT("???????????? ????? 000 ????? 00000 11", lb      , I, R(rd) = SEXT(Mr(src1 + imm, 1), 8));//Load Byte
  INSTPAT("???????????? ????? 110 ????? 00100 11", ori     , I, R(rd) = src1 | imm);
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu  , Reg, R(rd) = ((uint64_t)src1 * (uint64_t)src2) >> 32);

<<<<<<< HEAD
=======
  INSTPAT("???????????? ????? 001 ????? 1110011", csrrw   , I, R(rd) = CSR(imm); CSR(imm) = src1);  // csr read write
  INSTPAT("???????????? ????? 010 ????? 1110011", csrrs   , I, R(rd) = CSR(imm); CSR(imm) = CSR(imm) | src1);  // csr read set

  INSTPAT("000000000000 00000 000 00000 11100 11", ecall  , N, s->dnpc = isa_raise_intr(R(17), s->pc));
  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret  , N, s->dnpc = CSR(0x341));
>>>>>>> 2ef2916 (restore git repo)
  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));
  INSTPAT_END();

  R(0) = 0; // reset $zero to 0

  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst = inst_fetch(&s->snpc, 4);
  return decode_exec(s);
}
