#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027a09e0a3a0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0000027a09e61230_0 .var "CLK", 0 0;
o0000027a09e0afa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a09e612d0_0 .net "INSTRUCTION", 31 0, o0000027a09e0afa8;  0 drivers
v0000027a09e62f90_0 .net "PC", 31 0, v0000027a09e60e70_0;  1 drivers
v0000027a09e64430_0 .var "RESET", 0 0;
v0000027a09e63e90_0 .var "instr_mem", 8191 0;
S_0000027a09de7a20 .scope module, "mycpu" "cpu" 2 39, 3 204 0, S_0000027a09e0a3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000027a09e5f890_0 .net "ALUOP", 2 0, v0000027a09e5e570_0;  1 drivers
v0000027a09e61370_0 .net "ALURESULT", 7 0, v0000027a09e5eed0_0;  1 drivers
v0000027a09e60c90_0 .net "CLK", 0 0, v0000027a09e61230_0;  1 drivers
v0000027a09e5f9d0_0 .net "IMMIDIATE", 7 0, v0000027a09e61730_0;  1 drivers
v0000027a09e61410_0 .net "IMMIDIATE_SELECT", 0 0, v0000027a09e5e430_0;  1 drivers
v0000027a09e5fd90_0 .net "IMMIDIATE_SELECTED", 7 0, v0000027a09e5e110_0;  1 drivers
v0000027a09e5fc50_0 .net "INSTRUCTION", 31 0, o0000027a09e0afa8;  alias, 0 drivers
v0000027a09e5fb10_0 .net "OPCODE", 7 0, v0000027a09e610f0_0;  1 drivers
v0000027a09e60f10_0 .net "PCOUT", 31 0, v0000027a09e60e70_0;  alias, 1 drivers
v0000027a09e600b0_0 .net "READREG1", 2 0, v0000027a09e60d30_0;  1 drivers
v0000027a09e614b0_0 .net "READREG2", 2 0, v0000027a09e5fed0_0;  1 drivers
v0000027a09e60dd0_0 .net "REGOUT1", 7 0, v0000027a09e60010_0;  1 drivers
v0000027a09e5fbb0_0 .net "REGOUT2", 7 0, L_0000027a09e08280;  1 drivers
v0000027a09e601f0_0 .net "RESET", 0 0, v0000027a09e64430_0;  1 drivers
v0000027a09e5ff70_0 .net "TWOS_COMP", 7 0, v0000027a09e60790_0;  1 drivers
v0000027a09e60290_0 .net "TWOS_COMP_SELECT", 0 0, v0000027a09e5fe30_0;  1 drivers
v0000027a09e615f0_0 .net "TWOS_COMP_SELECTED", 7 0, v0000027a09e60470_0;  1 drivers
v0000027a09e61050_0 .net "WRITEENABLE", 0 0, v0000027a09e5eb10_0;  1 drivers
v0000027a09e61190_0 .net "WRITEREG", 2 0, v0000027a09e60ab0_0;  1 drivers
S_0000027a09de7bb0 .scope module, "alu" "alu" 3 247, 4 47 0, S_0000027a09de7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v0000027a09e5e7f0_0 .net "ADD_RESULT", 7 0, v0000027a09de7de0_0;  1 drivers
v0000027a09e5ebb0_0 .net "AND_RESULT", 7 0, L_0000027a09e08670;  1 drivers
v0000027a09e5ee30_0 .net "DATA1", 7 0, v0000027a09e60010_0;  alias, 1 drivers
v0000027a09e5ea70_0 .net "DATA2", 7 0, v0000027a09e5e110_0;  alias, 1 drivers
v0000027a09e5ed90_0 .net "MOV_RESULT", 7 0, L_0000027a09e08ec0;  1 drivers
v0000027a09e5e750_0 .net "OR_RESULT", 7 0, L_0000027a09e08c90;  1 drivers
v0000027a09e5eed0_0 .var "RESULT", 7 0;
v0000027a09e5ef70_0 .net "SELECT", 2 0, v0000027a09e5e570_0;  alias, 1 drivers
E_0000027a09e031a0/0 .event anyedge, v0000027a09e5ef70_0, v0000027a09e5e1b0_0, v0000027a09de7de0_0, v0000027a09de4220_0;
E_0000027a09e031a0/1 .event anyedge, v0000027a09e5ec50_0;
E_0000027a09e031a0 .event/or E_0000027a09e031a0/0, E_0000027a09e031a0/1;
S_0000027a09de9200 .scope module, "add1" "add_module" 4 61, 4 13 0, S_0000027a09de7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000027a09e04f90_0 .net "DATA1", 7 0, v0000027a09e60010_0;  alias, 1 drivers
v0000027a09de7d40_0 .net "DATA2", 7 0, v0000027a09e5e110_0;  alias, 1 drivers
v0000027a09de7de0_0 .var "RESULT", 7 0;
E_0000027a09e031e0 .event anyedge, v0000027a09de7d40_0, v0000027a09e04f90_0;
S_0000027a09de9390 .scope module, "and1" "and_module" 4 62, 4 28 0, S_0000027a09de7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000027a09e08670 .functor AND 8, v0000027a09e60010_0, v0000027a09e5e110_0, C4<11111111>, C4<11111111>;
v0000027a09de9520_0 .net "DATA1", 7 0, v0000027a09e60010_0;  alias, 1 drivers
v0000027a09de95c0_0 .net "DATA2", 7 0, v0000027a09e5e110_0;  alias, 1 drivers
v0000027a09de4220_0 .net "RESULT", 7 0, L_0000027a09e08670;  alias, 1 drivers
S_0000027a09de42c0 .scope module, "mov1" "mov_module" 4 60, 4 5 0, S_0000027a09de7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000027a09e08ec0 .functor BUFZ 8, v0000027a09e5e110_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027a09e5ecf0_0 .net "DATA2", 7 0, v0000027a09e5e110_0;  alias, 1 drivers
v0000027a09e5e1b0_0 .net "RESULT", 7 0, L_0000027a09e08ec0;  alias, 1 drivers
S_0000027a09de4450 .scope module, "or1" "or_module" 4 63, 4 37 0, S_0000027a09de7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000027a09e08c90 .functor OR 8, v0000027a09e60010_0, v0000027a09e5e110_0, C4<00000000>, C4<00000000>;
v0000027a09e5e250_0 .net "DATA1", 7 0, v0000027a09e60010_0;  alias, 1 drivers
v0000027a09e5e2f0_0 .net "DATA2", 7 0, v0000027a09e5e110_0;  alias, 1 drivers
v0000027a09e5ec50_0 .net "RESULT", 7 0, L_0000027a09e08c90;  alias, 1 drivers
S_0000027a09dea240 .scope module, "alu_immidiate_mux" "mux_module" 3 246, 3 24 0, S_0000027a09de7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000027a09e5e070_0 .net "DATA1", 7 0, v0000027a09e60470_0;  alias, 1 drivers
v0000027a09e5e890_0 .net "DATA2", 7 0, v0000027a09e61730_0;  alias, 1 drivers
v0000027a09e5e110_0 .var "RESULT", 7 0;
v0000027a09e5e390_0 .net "SELECT", 0 0, v0000027a09e5e430_0;  alias, 1 drivers
E_0000027a09e03ae0 .event anyedge, v0000027a09e5e390_0, v0000027a09e5e890_0, v0000027a09e5e070_0;
S_0000027a09dea3d0 .scope module, "control_unit" "control_unit" 3 240, 3 96 0, S_0000027a09de7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v0000027a09e5e570_0 .var "ALU_OP", 2 0;
v0000027a09e5e430_0 .var "ALU_SRC", 0 0;
v0000027a09e5e4d0_0 .var "MEM_READ", 0 0;
v0000027a09e5e610_0 .var "MEM_TO_REG", 0 0;
v0000027a09e5e6b0_0 .var "MEM_WRITE", 0 0;
v0000027a09e5e930_0 .net "OPCODE", 7 0, v0000027a09e610f0_0;  alias, 1 drivers
v0000027a09e5e9d0_0 .var "REG_DEST", 0 0;
v0000027a09e5eb10_0 .var "REG_WRITE", 0 0;
v0000027a09e5fe30_0 .var "TWOS_COMP", 0 0;
E_0000027a09e034a0 .event anyedge, v0000027a09e5e930_0;
S_0000027a09e00650 .scope module, "instruction_decoder" "instruction_decoder" 3 239, 3 71 0, S_0000027a09de7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
v0000027a09e61730_0 .var "IMMIDIATE", 7 0;
v0000027a09e60830_0 .net "INSTRUCTION", 31 0, o0000027a09e0afa8;  alias, 0 drivers
v0000027a09e610f0_0 .var "OPCODE", 7 0;
v0000027a09e60d30_0 .var "REGISTER_1", 2 0;
v0000027a09e5fed0_0 .var "REGISTER_2", 2 0;
v0000027a09e60ab0_0 .var "REGISTER_DEST", 2 0;
E_0000027a09e03360 .event anyedge, v0000027a09e60830_0;
S_0000027a09e007e0 .scope module, "pc" "programme_counter" 3 238, 3 47 0, S_0000027a09de7a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v0000027a09e60510_0 .net "CLK", 0 0, v0000027a09e61230_0;  alias, 1 drivers
v0000027a09e60fb0_0 .net "RESET", 0 0, v0000027a09e64430_0;  alias, 1 drivers
v0000027a09e60e70_0 .var "RESULT", 31 0;
E_0000027a09e03b20 .event posedge, v0000027a09e60510_0;
S_0000027a09df8090 .scope module, "reg_file" "reg_file" 3 243, 5 4 0, S_0000027a09de7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000027a09e08280 .functor BUFZ 8, v0000027a09e606f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027a09e60650_0 .net "CLK", 0 0, v0000027a09e61230_0;  alias, 1 drivers
v0000027a09e60150_0 .net "IN", 7 0, v0000027a09e5eed0_0;  alias, 1 drivers
v0000027a09e5fa70_0 .net "INADDRESS", 2 0, v0000027a09e60ab0_0;  alias, 1 drivers
v0000027a09e608d0_0 .net "OUT1", 7 0, v0000027a09e60010_0;  alias, 1 drivers
v0000027a09e603d0_0 .net "OUT1ADDRESS", 2 0, v0000027a09e60d30_0;  alias, 1 drivers
v0000027a09e60b50_0 .net "OUT2", 7 0, L_0000027a09e08280;  alias, 1 drivers
v0000027a09e61550_0 .net "OUT2ADDRESS", 2 0, v0000027a09e5fed0_0;  alias, 1 drivers
v0000027a09e5f930_0 .net "RESET", 0 0, v0000027a09e64430_0;  alias, 1 drivers
v0000027a09e605b0_0 .net "WRITE", 0 0, v0000027a09e5eb10_0;  alias, 1 drivers
v0000027a09e60010_0 .var "out1_reg", 7 0;
v0000027a09e606f0_0 .var "out2_reg", 7 0;
v0000027a09e5fcf0 .array "registers", 0 7, 7 0;
S_0000027a09df8220 .scope module, "twos_complement_mux" "mux_module" 3 245, 3 24 0, S_0000027a09de7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000027a09e60970_0 .net "DATA1", 7 0, L_0000027a09e08280;  alias, 1 drivers
v0000027a09e60bf0_0 .net "DATA2", 7 0, v0000027a09e60790_0;  alias, 1 drivers
v0000027a09e60470_0 .var "RESULT", 7 0;
v0000027a09e60a10_0 .net "SELECT", 0 0, v0000027a09e5fe30_0;  alias, 1 drivers
E_0000027a09e03e60 .event anyedge, v0000027a09e5fe30_0, v0000027a09e60bf0_0, v0000027a09e60b50_0;
S_0000027a09dee2b0 .scope module, "twoscomp" "twos_complement" 3 244, 3 36 0, S_0000027a09de7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v0000027a09e61690_0 .net "DATA", 7 0, L_0000027a09e08280;  alias, 1 drivers
v0000027a09e60790_0 .var "RESULT", 7 0;
E_0000027a09e034e0 .event anyedge, v0000027a09e60b50_0;
    .scope S_0000027a09e007e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a09e60e70_0, 0;
    %end;
    .thread T_0;
    .scope S_0000027a09e007e0;
T_1 ;
    %wait E_0000027a09e03b20;
    %delay 1, 0;
    %load/vec4 v0000027a09e60fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a09e60e70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027a09e60e70_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000027a09e60e70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027a09e00650;
T_2 ;
    %wait E_0000027a09e03360;
    %delay 1, 0;
    %load/vec4 v0000027a09e60830_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v0000027a09e610f0_0, 0, 8;
    %load/vec4 v0000027a09e60830_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v0000027a09e60d30_0, 0, 3;
    %load/vec4 v0000027a09e60830_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v0000027a09e5fed0_0, 0, 3;
    %load/vec4 v0000027a09e60830_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v0000027a09e60ab0_0, 0, 3;
    %load/vec4 v0000027a09e60830_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v0000027a09e61730_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027a09dea3d0;
T_3 ;
    %wait E_0000027a09e034a0;
    %load/vec4 v0000027a09e5e930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027a09e5e570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5fe30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a09e5e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5eb10_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027a09e5e570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5fe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a09e5eb10_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027a09e5e570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5fe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a09e5eb10_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027a09e5e570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a09e5fe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a09e5eb10_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027a09e5e570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5fe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a09e5eb10_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027a09e5e570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5fe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e5eb10_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027a09df8090;
T_4 ;
    %wait E_0000027a09e03b20;
    %load/vec4 v0000027a09e5f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027a09e605b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027a09e60150_0;
    %load/vec4 v0000027a09e5fa70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000027a09e5fcf0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000027a09e603d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a09e5fcf0, 4;
    %assign/vec4 v0000027a09e60010_0, 2;
    %load/vec4 v0000027a09e61550_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a09e5fcf0, 4;
    %assign/vec4 v0000027a09e606f0_0, 2;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027a09dee2b0;
T_5 ;
    %wait E_0000027a09e034e0;
    %delay 1, 0;
    %load/vec4 v0000027a09e61690_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000027a09e60790_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027a09df8220;
T_6 ;
    %wait E_0000027a09e03e60;
    %load/vec4 v0000027a09e60a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0000027a09e60bf0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000027a09e60970_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000027a09e60470_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027a09dea240;
T_7 ;
    %wait E_0000027a09e03ae0;
    %load/vec4 v0000027a09e5e390_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0000027a09e5e890_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0000027a09e5e070_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0000027a09e5e110_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027a09de9200;
T_8 ;
    %wait E_0000027a09e031e0;
    %load/vec4 v0000027a09de7d40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v0000027a09e04f90_0;
    %load/vec4 v0000027a09de7d40_0;
    %sub;
    %store/vec4 v0000027a09de7de0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027a09e04f90_0;
    %load/vec4 v0000027a09de7d40_0;
    %add;
    %store/vec4 v0000027a09de7de0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027a09de7bb0;
T_9 ;
    %wait E_0000027a09e031a0;
    %load/vec4 v0000027a09e5ef70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v0000027a09e5ed90_0;
    %store/vec4 v0000027a09e5eed0_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %delay 2, 0;
    %load/vec4 v0000027a09e5e7f0_0;
    %store/vec4 v0000027a09e5eed0_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %delay 1, 0;
    %load/vec4 v0000027a09e5ebb0_0;
    %store/vec4 v0000027a09e5eed0_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %delay 1, 0;
    %load/vec4 v0000027a09e5e750_0;
    %store/vec4 v0000027a09e5eed0_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027a09e0a3a0;
T_10 ;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027a09e63e90_0, 4, 1;
    %end;
    .thread T_10;
    .scope S_0000027a09e0a3a0;
T_11 ;
    %vpi_call 2 45 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027a09e0a3a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e61230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a09e64430_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000027a09e0a3a0;
T_12 ;
    %delay 4, 0;
    %load/vec4 v0000027a09e61230_0;
    %inv;
    %store/vec4 v0000027a09e61230_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
