/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az91-995
+ date
Mon Sep  6 00:41:47 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1630888907
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 06 2021 (00:34:17)
Run date:          Sep 06 2021 (00:41:48+0000)
Run host:          fv-az91-995.1u4dveb1r3ruphbftqvtwhitpc.gx.internal.cloudapp.net (pid=100026)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az91-995
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120796KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=4de0360b-1685-464e-ba23-d30138819795, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1040-azure, OSVersion="#43~20.04.1-Ubuntu SMP Mon Aug 2 22:06:11 UTC 2021", HostName=fv-az91-995, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120796KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00158814 sec
      iterations=10000000... time=0.015215 sec
      iterations=100000000... time=0.152119 sec
      iterations=700000000... time=1.06986 sec
      iterations=700000000... time=1.06365 sec
      result: 225.521 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0034048 sec
      iterations=10000000... time=0.0335499 sec
      iterations=100000000... time=0.338664 sec
      iterations=300000000... time=1.02515 sec
      result: 9.36453 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00212679 sec
      iterations=10000000... time=0.0215274 sec
      iterations=100000000... time=0.216688 sec
      iterations=500000000... time=1.04936 sec
      result: 7.62367 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149513 sec
      iterations=10000... time=0.00148553 sec
      iterations=100000... time=0.0148018 sec
      iterations=1000000... time=0.152518 sec
      iterations=7000000... time=1.06777 sec
      result: 1.52539 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000770868 sec
      iterations=10000... time=0.00771558 sec
      iterations=100000... time=0.0757941 sec
      iterations=1000000... time=0.765492 sec
      iterations=2000000... time=1.53749 sec
      result: 7.68746 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=3.4203e-05 sec
      iterations=1000... time=0.00033893 sec
      iterations=10000... time=0.00348071 sec
      iterations=100000... time=0.0347575 sec
      iterations=1000000... time=0.344228 sec
      iterations=3000000... time=1.03662 sec
      result: 71.1232 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.2702e-05 sec
      iterations=10... time=0.000205518 sec
      iterations=100... time=0.00201488 sec
      iterations=1000... time=0.0192621 sec
      iterations=10000... time=0.198253 sec
      iterations=60000... time=1.16872 sec
      result: 40.3741 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.201e-06 sec
      iterations=10000... time=3.0003e-05 sec
      iterations=100000... time=0.000297426 sec
      iterations=1000000... time=0.00293226 sec
      iterations=10000000... time=0.0302924 sec
      iterations=100000000... time=0.305832 sec
      iterations=400000000... time=1.23428 sec
      result: 0.385713 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.1203e-05 sec
      iterations=10000... time=0.000200318 sec
      iterations=100000... time=0.00189087 sec
      iterations=1000000... time=0.0190558 sec
      iterations=10000000... time=0.187789 sec
      iterations=60000000... time=1.14252 sec
      result: 2.38026 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.4e-06 sec
      iterations=100... time=3.5703e-05 sec
      iterations=1000... time=0.000185316 sec
      iterations=10000... time=0.00181996 sec
      iterations=100000... time=0.0179593 sec
      iterations=1000000... time=0.174855 sec
      iterations=6000000... time=1.05369 sec
      result: 139.943 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.6402e-05 sec
      iterations=10... time=0.000266523 sec
      iterations=100... time=0.00267364 sec
      iterations=1000... time=0.0269396 sec
      iterations=10000... time=0.25875 sec
      iterations=40000... time=0.914852 sec
      iterations=80000... time=1.56116 sec
      result: 40.3 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.3403e-05 sec
      iterations=10... time=0.000245322 sec
      iterations=100... time=0.00240761 sec
      iterations=1000... time=0.0245788 sec
      iterations=10000... time=0.246247 sec
      iterations=40000... time=0.985924 sec
      iterations=80000... time=1.97649 sec
      result: 0.069942 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000213819 sec
      iterations=10... time=0.00200738 sec
      iterations=100... time=0.0197788 sec
      iterations=1000... time=0.198553 sec
      iterations=6000... time=1.19244 sec
      result: 0.254871 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00426507 sec
      iterations=10... time=0.0449737 sec
      iterations=100... time=0.456954 sec
      iterations=200... time=0.911548 sec
      iterations=400... time=1.80091 sec
      result: 0.393481 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0017408 sec
      iterations=10000000... time=0.0174358 sec
      iterations=100000000... time=0.155447 sec
      iterations=700000000... time=1.11116 sec
      iterations=700000000... time=1.10682 sec
      result: 322.47 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00503264 sec
      iterations=10000000... time=0.0371685 sec
      iterations=100000000... time=0.363302 sec
      iterations=300000000... time=1.04905 sec
      result: 9.15109 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00212244 sec
      iterations=10000000... time=0.0208556 sec
      iterations=100000000... time=0.214859 sec
      iterations=500000000... time=1.07244 sec
      result: 7.4596 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149263 sec
      iterations=10000... time=0.00148573 sec
      iterations=100000... time=0.0154169 sec
      iterations=1000000... time=0.153875 sec
      iterations=7000000... time=1.08228 sec
      result: 1.54611 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000703562 sec
      iterations=10000... time=0.00652493 sec
      iterations=100000... time=0.0665019 sec
      iterations=1000000... time=0.676738 sec
      iterations=2000000... time=1.34817 sec
      result: 6.74084 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.1505e-06 sec
      iterations=10... time=5.5505e-06 sec
      iterations=100... time=5.14045e-05 sec
      iterations=1000... time=0.000509895 sec
      iterations=10000... time=0.00515895 sec
      iterations=100000... time=0.0365439 sec
      iterations=1000000... time=0.355697 sec
      iterations=3000000... time=1.05041 sec
      result: 70.19 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.2802e-05 sec
      iterations=10... time=0.000194167 sec
      iterations=100... time=0.00182206 sec
      iterations=1000... time=0.0184569 sec
      iterations=10000... time=0.184129 sec
      iterations=60000... time=1.11821 sec
      result: 42.1978 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=5.4505e-06 sec
      iterations=10000... time=4.5304e-05 sec
      iterations=100000... time=0.00046144 sec
      iterations=1000000... time=0.0039666 sec
      iterations=10000000... time=0.0303737 sec
      iterations=100000000... time=0.307272 sec
      iterations=400000000... time=1.23171 sec
      result: 0.384908 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.2603e-05 sec
      iterations=10000... time=0.000175615 sec
      iterations=100000... time=0.00171475 sec
      iterations=1000000... time=0.0176043 sec
      iterations=10000000... time=0.177252 sec
      iterations=60000000... time=1.06722 sec
      result: 2.22337 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.05e-06 sec
      iterations=10... time=3.4005e-06 sec
      iterations=100... time=2.6552e-05 sec
      iterations=1000... time=0.000258822 sec
      iterations=10000... time=0.00257518 sec
      iterations=100000... time=0.0185237 sec
      iterations=1000000... time=0.177941 sec
      iterations=6000000... time=1.07233 sec
      result: 137.51 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.0203e-05 sec
      iterations=10... time=0.000299977 sec
      iterations=100... time=0.00300466 sec
      iterations=1000... time=0.0292248 sec
      iterations=10000... time=0.243417 sec
      iterations=50000... time=1.04216 sec
      result: 37.7307 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=4.6505e-06 sec
      iterations=10... time=4.01035e-05 sec
      iterations=100... time=0.000393135 sec
      iterations=1000... time=0.0034552 sec
      iterations=10000... time=0.0306232 sec
      iterations=100000... time=0.309193 sec
      iterations=400000... time=1.23099 sec
      result: 0.236883 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.2053e-05 sec
      iterations=10... time=0.000303127 sec
      iterations=100... time=0.00306832 sec
      iterations=1000... time=0.0304305 sec
      iterations=10000... time=0.3047 sec
      iterations=40000... time=1.22764 sec
      result: 0.794663 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00108915 sec
      iterations=10... time=0.0107563 sec
      iterations=100... time=0.109558 sec
      iterations=1000... time=1.09465 sec
      result: 1.61839 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Sep  6 00:42:40 UTC 2021
+ echo Done.
Done.
  Elapsed time: 53.2 s
