module sisotb;

reg clk,clear,si;
wire so;

siso dut(.clk(clk), .clear(clear),.si(si),.so(so));

initial begin

clk = 0;

clear = 0;

si = 0;

#5 clear=1’b1;

#5 clear=1’b0;

#10 si=1’b1;

#10 si=1’b0;

#10 si=1’b0;

#10 si=1’b1;

#10 si=1’b0;

#10 si=1’bx;

end

always #5 clk = ~clk;
initial begin
$dumpfile("siso.vcd");
$dumpvars;
initial #150 $stop;

endmodule
