// Seed: 2513245937
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    output wire id_4,
    output wire id_5
);
  assign module_1.type_2 = 0;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    wait (1);
  end
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    input wor id_8
);
  id_10(
      .id_0(1 - 1), .id_1(id_1), .id_2(1)
  );
  tri0 id_11 = (1);
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_4,
      id_0,
      id_6
  );
endmodule
