#Program: Synplify Pro 8.1
#OS: Windows_NT

$ Start of Compile
#Wed Nov 15 21:50:03 2006

Synplicity VHDL Compiler, version 3.1.0, Build 049R, built May  3 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@N: Setting default value for generic genom_lngt to 8;
@N: Setting default value for generic score_sz to 8;
@N: Setting default value for generic scaling_factor_res to 4;
@N: Setting default value for generic pop_sz to 8;
@N: Setting default value for generic elite to 2;
@N: Setting default value for generic mr to 150;
@N: Setting default value for generic mut_res to 8;
@N: Setting default value for generic fit_limit to 510;
@N: Setting default value for generic max_gen to 100;
VHDL syntax check successful!
File D:\Designs\GA_eval\syn\GA\rev_1\syntmp\hdlparams.dat changed - recompiling
@N:"D:\Designs\GA_eval\vhd\top.vhd":37:7:37:8|Synthesizing work.ga.str 
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"D:\Designs\GA_eval\vhd\control_v5.vhd":38:7:38:16|Synthesizing work.control_v5.rtl 
@N: CD231 :"D:\Designs\GA_eval\vhd\control_v5.vhd":88:17:88:18|Using onehot encoding for type type_sreg (clear_ram_s="100000000")
Post processing for work.control_v5.rtl
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(4) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(5) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(6) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(7) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(8) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(9) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(10) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(11) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(12) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(13) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(14) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(15) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(16) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(17) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(18) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(19) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(20) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(21) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(22) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(23) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(24) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(25) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(26) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(27) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(28) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(29) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(30) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to cnt_parents(31) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 4 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 5 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 6 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 7 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 8 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 9 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 10 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 11 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 12 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 13 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 14 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 15 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 16 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 17 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 18 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 19 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 20 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 21 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 22 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 23 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 24 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 25 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 26 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 27 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 28 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 29 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 30 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\control_v5.vhd":991:4:991:5|All reachable assignments to bit 31 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@N: CL201 :"D:\Designs\GA_eval\vhd\control_v5.vhd":158:4:158:5|Trying to extract state machine for register notify_cnt_p
Extracted state machine for register notify_cnt_p
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0101
   0110
   0111
   1000
@N: CL201 :"D:\Designs\GA_eval\vhd\control_v5.vhd":149:4:149:5|Trying to extract state machine for register sreg
Extracted state machine for register sreg
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N:"D:\Designs\GA_eval\vhd\spram1.vhd":37:7:37:12|Synthesizing work.spram1.rtl 
Post processing for work.spram1.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\spram1.vhd":86:4:86:5|Pruning bit <4> of add_r(4 downto 0) - not in use ... 
@N: CL134 :"D:\Designs\GA_eval\vhd\spram1.vhd":57:9:57:12|Found RAM data, depth=16, width=8
@W:"D:\Designs\GA_eval\vhd\spram1.vhd":44:4:44:6|Input port bit <4> of add(4 downto 0) is unused 
@N:"D:\Designs\GA_eval\vhd\spram1.vhd":37:7:37:12|Synthesizing work.spram1.rtl 
Post processing for work.spram1.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\spram1.vhd":86:4:86:5|Pruning bit <3> of add_r(3 downto 0) - not in use ... 
@N: CL134 :"D:\Designs\GA_eval\vhd\spram1.vhd":57:9:57:12|Found RAM data, depth=8, width=16
@W:"D:\Designs\GA_eval\vhd\spram1.vhd":44:4:44:6|Input port bit <3> of add(3 downto 0) is unused 
@N:"D:\Designs\GA_eval\vhd\obs.vhd":38:7:38:9|Synthesizing work.obs.rtl 
Post processing for work.obs.rtl
@N:"D:\Designs\GA_eval\vhd\mutation_v2.vhd":37:7:37:17|Synthesizing work.mutation_v2.rtl 
Post processing for work.mutation_v2.rtl
@N:"D:\Designs\GA_eval\vhd\crossover_v2.vhd":36:7:36:18|Synthesizing work.crossover_v2.rtl 
Post processing for work.crossover_v2.rtl
@N:"D:\Designs\GA_eval\vhd\selection.vhd":37:7:37:15|Synthesizing work.selection.rtl 
Post processing for work.selection.rtl
@N:"D:\Designs\GA_eval\vhd\top_fit_eval.vhd":37:7:37:17|Synthesizing work.fit_eval_ga.str 
@N:"D:\Designs\GA_eval\vhd\fix_elite.vhd":39:7:39:15|Synthesizing work.fix_elite.rtl 
Post processing for work.fix_elite.rtl
@W: CL169 :"D:\Designs\GA_eval\vhd\fix_elite.vhd":94:4:94:5|Pruning Register temp_indexs_1_0(31 downto 0)  
@W: CL169 :"D:\Designs\GA_eval\vhd\fix_elite.vhd":94:4:94:5|Pruning Register temp1_0(7 downto 0)  
@N: CL201 :"D:\Designs\GA_eval\vhd\fix_elite.vhd":94:4:94:5|Trying to extract state machine for register count_cycle
Extracted state machine for register count_cycle
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:"D:\Designs\GA_eval\vhd\fit_calc.vhd":37:7:37:14|Synthesizing work.fit_calc.rtl 
Post processing for work.fit_calc.rtl
@W: CL190 :"D:\Designs\GA_eval\vhd\fit_calc.vhd":72:4:72:5|Optimizing register bit temp(0) to a constant 0
@W: CL171 :"D:\Designs\GA_eval\vhd\fit_calc.vhd":72:4:72:5|Pruning Register bit <14> of temp(15 downto 1)  
@W: CL171 :"D:\Designs\GA_eval\vhd\fit_calc.vhd":72:4:72:5|Pruning Register bit <13> of temp(15 downto 1)  
@W: CL171 :"D:\Designs\GA_eval\vhd\fit_calc.vhd":72:4:72:5|Pruning Register bit <12> of temp(15 downto 1)  
@W: CL171 :"D:\Designs\GA_eval\vhd\fit_calc.vhd":72:4:72:5|Pruning Register bit <11> of temp(15 downto 1)  
@W: CL171 :"D:\Designs\GA_eval\vhd\fit_calc.vhd":72:4:72:5|Pruning Register bit <10> of temp(15 downto 1)  
@W: CL171 :"D:\Designs\GA_eval\vhd\fit_calc.vhd":72:4:72:5|Pruning Register bit <9> of temp(15 downto 1)  
@W: CL171 :"D:\Designs\GA_eval\vhd\fit_calc.vhd":72:4:72:5|Pruning Register bit <8> of temp(15 downto 1)  
Post processing for work.fit_eval_ga.str
@N:"D:\Designs\GA_eval\vhd\rng.vhd":40:7:40:9|Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <31> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <30> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <29> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <28> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <27> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <26> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <25> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <24> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <23> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <22> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <21> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <20> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <19> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <18> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <17> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <16> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <15> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <14> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <13> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <12> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <11> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <10> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <9> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <8> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <7> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <6> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <5> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <4> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <3> of LFSR.taps_array_4_1(31 downto 0) - not in use ... 
@W: CL113 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Feedback mux created for signal lfsr_reg[3:0].
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_4(1) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_4(2) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 1 of taps_array_4(2 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 2 of taps_array_4(2 downto 0) assign 0, register removed by optimization
@W:"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Register taps_array_4(0) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"D:\Designs\GA_eval\vhd\rng.vhd":40:7:40:9|Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <31> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <30> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <29> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <28> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <27> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <26> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <25> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <24> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <23> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <22> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <21> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <20> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <19> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <18> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <17> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <16> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <15> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <14> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <13> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <12> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <11> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <10> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <9> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <8> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <7> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <6> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <5> of LFSR.taps_array_6_1(31 downto 0) - not in use ... 
@W: CL113 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Feedback mux created for signal lfsr_reg[5:0].
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_6(1) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_6(2) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_6(3) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_6(4) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 1 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 2 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 3 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 4 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W:"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Register taps_array_6(0) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"D:\Designs\GA_eval\vhd\rng.vhd":40:7:40:9|Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <31> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <30> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <29> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <28> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <27> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <26> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <25> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <24> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <23> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <22> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <21> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <20> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <19> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <18> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <17> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <16> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <15> of LFSR.taps_array_16_1(31 downto 0) - not in use ... 
@W: CL113 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Feedback mux created for signal lfsr_reg[15:0].
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(0) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(3) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(5) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(6) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(7) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(8) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(9) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(10) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(11) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(12) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(13) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_16(14) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 0 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 3 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 5 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 6 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 7 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 8 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 9 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 10 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 11 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 12 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 13 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 14 of taps_array_16(14 downto 0) assign 0, register removed by optimization
@W:"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Register taps_array_16(4) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@W:"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Register taps_array_16(2 downto 1) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"D:\Designs\GA_eval\vhd\rng.vhd":40:7:40:9|Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <31> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <30> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <29> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <28> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <27> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <26> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <25> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <24> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <23> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <22> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <21> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <20> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <19> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <18> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <17> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <16> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <15> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <14> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <13> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <12> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <11> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <10> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <9> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <8> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL170 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Pruning bit <7> of LFSR.taps_array_8_1(31 downto 0) - not in use ... 
@W: CL113 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Feedback mux created for signal lfsr_reg[7:0].
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_8(0) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_8(4) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_8(5) assign '0', register removed by optimization
@W: CL111 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to taps_array_8(6) assign '0', register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 0 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 4 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 5 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|All reachable assignments to bit 6 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W:"D:\Designs\GA_eval\vhd\rng.vhd":74:28:74:29|Register taps_array_8(3 downto 1) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
Post processing for work.ga.str
@END
Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Wed Nov 15 21:50:11 2006

###########################################################[
Version 8.1
Synplicity Xilinx Technology Mapper, Version 8.1.0, Build 540R, Built May  9 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved
Reading constraint file: D:\Designs\GA_eval\syn\GA\ga.sdc
Adding property syn_reference_clock1, value "clk,r=0.0,f=4.16666666666,u=0.0,p=8.33333333333,clockgroup=default_clkgroup_0,rd=0.0,fd=0.0,v=0" to view:work.ga(str)
Adding property syn_useioff, value 1 to view:work.ga(str)
Adding property syn_multstyle, value "block_mult" to view:work.ga(str)
Adding property syn_netlist_hierarchy, value 1 to view:work.ga(str)
Reading constraint file: D:\Designs\GA_eval\syn\GA\rev_1\top_fsm.sdc
@N|Using encoding styles selected by FSM Explorer.
Data created on Sat Oct 28 18:37:04 2006
Reading Xilinx I/O pad type table from file <C:\EDA\Synplicity_81\fpga_81\lib/xilinx/x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file <C:\EDA\Synplicity_81\fpga_81\lib/xilinx/gttype.txt> 
Adding property syn_clock, value "rise_offset=0.0,fall_offset=0.0,rs=0.0,fs=0.0,improve=0.0,route=0.0,rref=clk:r,fref=clk:f", to port clk
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[7]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[6]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[5]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[4]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[3]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[2]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[1]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[0]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[5]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[4]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[3]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[2]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[1]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[0]


Automatic dissolve at startup in view:work.fit_eval_ga(str) of U0(fit_calc)
Automatic dissolve at startup in view:work.ga(str) of U22(delay_regsZ0)
Automatic dissolve at startup in view:work.ga(str) of U21(delay_regsZ0)
Automatic dissolve at startup in view:work.ga(str) of U20(delay_regsZ0)
Automatic dissolve at startup in view:work.ga(str) of U19(delay_regsZ1)
Automatic dissolve at startup in view:work.ga(str) of U18(delay_regsZ1)
Automatic dissolve at startup in view:work.ga(str) of U17(delay_regsZ2)
Automatic dissolve at startup in view:work.ga(str) of U16(delay_regsZ3)
Automatic dissolve at startup in view:work.ga(str) of U15(delay_regsZ4)
Automatic dissolve at startup in view:work.ga(str) of U14(delay_regsZ5)
Automatic dissolve at startup in view:work.ga(str) of U13(delay_regsZ5)
Automatic dissolve at startup in view:work.ga(str) of U12(delay_regsZ5)
Automatic dissolve at startup in view:work.ga(str) of U10(spram1Z0)
Automatic dissolve at startup in view:work.ga(str) of U9(spram1Z1)
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[7]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[6]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[5]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[4]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[3]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[2]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[1]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[0]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[5]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[4]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[3]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[2]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[1]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[0]
@W: BN132 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp_indexs_1_1[31:0],  because it is equivalent to instance U4.U1.temp_indexs_2_0[31:0]
@W: BN132 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp1_1[7:0],  because it is equivalent to instance U4.U1.temp2_0[7:0]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_14[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_13[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_12[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_11[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_10[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_9[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_8[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_7[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_6[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_5[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_4[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_3[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_2[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_1[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl[15],  because it is equivalent to instance U9.data_out_cl_15[15]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U10.data_out_cl_6[7],  because it is equivalent to instance U10.data_out_cl_7[7]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U10.data_out_cl_5[7],  because it is equivalent to instance U10.data_out_cl_7[7]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U10.data_out_cl_4[7],  because it is equivalent to instance U10.data_out_cl_7[7]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U10.data_out_cl_3[7],  because it is equivalent to instance U10.data_out_cl_7[7]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U10.data_out_cl_2[7],  because it is equivalent to instance U10.data_out_cl_7[7]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U10.data_out_cl_1[7],  because it is equivalent to instance U10.data_out_cl_7[7]
@W: BN132 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U10.data_out_cl[7],  because it is equivalent to instance U10.data_out_cl_7[7]
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance cumSum_p1[10:0] of view:PrimLib.dffre(prim) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance done_t of view:PrimLib.dffre(prim) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance temp_rd of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":75:4:75:5|Removing sequential instance selParent_p[7:0] of view:PrimLib.dffre(prim) because there are no references to its outputs 
NRtlRetiming done on selParent_p[7:0]
RTL optimization done.
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[7]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[6]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[5]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[4]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[3]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[2]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[1]
Adding property syn_encoding in cell control_v5, value "sequential", to NInstance U11.sreg[0]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[5]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[4]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[3]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[2]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[1]
Adding property syn_encoding in cell control_v5, value "onehot", to NInstance U11.notify_cnt_p[0]
Encoding state machine work.fix_elite(rtl)-count_cycle[0:3]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: FO125 :"d:\designs\ga_eval\vhd\selection.vhd":89:6:89:7|Found addmux in view:work.selection(rtl) inst cumSum_p1_4[10:0]  
@N: MF179 :|Found 15 bit by 15 bit '==' comparator, 'selection.un17_data_valid'
Encoding state machine work.control_v5(rtl)-notify_cnt_p[0:7]
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0101 -> 00010000
   0110 -> 00100000
   0111 -> 01000000
   1000 -> 10000000
Encoding state machine work.control_v5(rtl)-sreg[0:8]
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N:"d:\designs\ga_eval\vhd\control_v5.vhd":158:4:158:5|Found counter in view:work.control_v5(rtl) inst count_gen_p1[6:0]
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'loop1.un20_dummy_cnt_adapt'
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'loop0.un7_dummy_cnt_adapt'
Automatic dissolve during optimization of view:work.crossover_v2(rtl) of un3(PM_RSH__8_8_3)
Automatic dissolve during optimization of view:work.mutation_v2(rtl) of mutation_v2.un18_mutout(PM_LSH__8_8_4)
Automatic dissolve during optimization of view:work.mutation_v2(rtl) of mutation_v2.un3_mutout(PM_LSH__8_8_3_mutation_v2_un3_mutout)
Automatic dissolve during optimization of view:work.ga(str) of U4(fit_eval_ga)
Auto Dissolve of U5 (inst of view:work.selection(rtl))
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U9.data_out_cl_15[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":69:4:69:5|Removing sequential instance U10.data_out_cl_7[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 

Clock Buffers:
  Inserting Clock buffer for port clk,	TNM=clk

@W: BN132 :"d:\designs\ga_eval\vhd\selection.vhd":157:4:157:5|Removing instance U5.scalFitSum_p[12],  because it is equivalent to instance U5.scalFitSum_p[11]
@W: BN132 :"d:\designs\ga_eval\vhd\selection.vhd":157:4:157:5|Removing instance U5.scalFitSum_p[13],  because it is equivalent to instance U5.scalFitSum_p[11]
@W: BN132 :"d:\designs\ga_eval\vhd\selection.vhd":157:4:157:5|Removing instance U5.scalFitSum_p[14],  because it is equivalent to instance U5.scalFitSum_p[11]
@W: BN116 :"d:\designs\ga_eval\vhd\selection.vhd":157:4:157:5|Removing sequential instance U5.scalFitSum_p[11] of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:15s		    -4.92ns		1023 /       625
@W: BN116 :"d:\designs\ga_eval\vhd\crossover_v2.vhd":73:4:73:5|Removing sequential instance U6.crossout1_t[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\crossover_v2.vhd":73:4:73:5|Removing sequential instance U6.crossout1_t[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\crossover_v2.vhd":73:4:73:5|Removing sequential instance U6.crossout1_t[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\crossover_v2.vhd":73:4:73:5|Removing sequential instance U6.crossout1_t[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   2		0h:0m:15s		    -3.56ns		1023 /       633
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\crossover_v2.vhd":73:4:73:5|Removing sequential instance U6.crossout1_t[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\crossover_v2.vhd":73:4:73:5|Removing sequential instance U6.crossout1_t[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\crossover_v2.vhd":73:4:73:5|Removing sequential instance U6.crossout1_t[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   3		0h:0m:15s		    -3.02ns		1023 /       663
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_14 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\crossover_v2.vhd":73:4:73:5|Removing sequential instance U6.crossout1_t[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   4		0h:0m:15s		    -2.23ns		1026 /       676
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":158:4:158:5|Removing sequential instance U11.count_gen_p1_ret[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":158:4:158:5|Removing sequential instance U11.count_gen_p1_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":158:4:158:5|Removing sequential instance U11.count_gen_p1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":158:4:158:5|Removing sequential instance U11.count_gen_p1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":158:4:158:5|Removing sequential instance U11.count_gen_p1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":158:4:158:5|Removing sequential instance U11.count_gen_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_14 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_20 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_19 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":199:4:199:5|Removing sequential instance U11.incr[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":199:4:199:5|Removing sequential instance U11.incr[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":199:4:199:5|Removing sequential instance U11.incr[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   5		0h:0m:15s		    -2.21ns		1026 /       715
   6		0h:0m:15s		    -2.21ns		1026 /       715
   7		0h:0m:15s		    -2.21ns		1030 /       715
------------------------------------------------------------

@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_0[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_0[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_0[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_0[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_0[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_0[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_0[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_0[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_0[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_0[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_0[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_0[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_0[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_0[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_0[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_ret[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_ret[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp_ret[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0_ret[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_0[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fit_calc.vhd":72:4:72:5|Removing sequential instance U4.U0.temp[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_0[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_0[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_0[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_0[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_0[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_0[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_0[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_0[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_6_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_5_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_4_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_3_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_2_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_ret[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_ret[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1_ret[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.temp2_1[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U1.temp2_0_ret_6_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_6_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_5_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U1.temp2_0_ret_5_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_4_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U1.temp2_0_ret_4_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_3_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U1.temp2_0_ret_3_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_2_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U1.temp2_0_ret_2_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U1.temp2_0_ret_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U0.temp2_0_ret_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U4.U1.temp2_0_ret_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_23 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_20 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_24 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_21 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.incr_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.incr_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.incr_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_45 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.fin_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.fin_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.fin_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\top.vhd":325:2:325:4|Removing sequential instance U11.notify_cnt_p_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.fin of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_44 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":86:4:86:5|Removing sequential instance U9.add_r[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":425:6:425:31|Removing sequential instance U11.sreg[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_v2.vhd":76:4:76:5|Removing sequential instance U7.mutout_p1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_39 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_41 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_28 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_18 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_24 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_22 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_36 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_32 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_28 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_26 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_26 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_19 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_34 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_30 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":199:4:199:5|Removing sequential instance U11.cnt_adapted of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\control_v5.vhd":199:4:199:5|Removing sequential instance U11.incr[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":86:4:86:5|Removing sequential instance U9.add_r[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\spram1.vhd":86:4:86:5|Removing sequential instance U9.add_r[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_v2.vhd":76:4:76:5|Removing sequential instance U7.mutout_p1[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_v2.vhd":76:4:76:5|Removing sequential instance U7.mutout_p1[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\mutation_v2.vhd":76:4:76:5|Removing sequential instance U7.mutout_p1[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_4_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutation_v2.mutout_p1_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutation_v2.mutout_p1_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.add_r_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.add_r_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.loop1.cnt_adapted_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.loop0.cnt_adapted_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_2_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_34 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_34 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_1_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_1_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_26_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_26 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_26 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_2_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_28_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_28 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_32 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_1_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_2_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_36 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_1_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_2_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_24 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_24 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_18 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_18_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_1_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_18 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_1_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_28_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_1_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_28 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_41 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_1_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_39 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_1_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutation_v2.mutout_p1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U7.mutout_p1_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.add_r_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.add_r_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_45 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_1_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.loop0.incr_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_16_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_21_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_21 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_20_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance crossout1_t_ret_20 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.incr_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.incr_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un5.crossout1_t_ret_27 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_56 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U18.case1.iwidth.iwidth.1.ilatency.ilatency.0.idin.crossout1_t_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_54 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U18.case1.iwidth.iwidth.1.ilatency.ilatency.0.idin.crossout1_t_ret_20 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_20 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_52 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U18.case1.iwidth.iwidth.1.ilatency.ilatency.0.idin.crossout1_t_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_50 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U18.case1.iwidth.iwidth.1.ilatency.ilatency.0.idin.crossout1_t_ret_19 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.un3.crossout1_t_ret_19 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_48 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_47 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_46 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_42 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_14 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U6.crossout1_t_ret_37 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Removing sequential instance U11.crossout1_t_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
Timing driven replication report
@N: FX235 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Instance "U4.U0.temp2_0_ret_6" with 9 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Instance "U4.U0.temp2_0_ret_5" with 8 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Instance "U4.U0.temp2_0_ret_4" with 8 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Instance "U4.U0.temp2_0_ret_3" with 8 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Instance "U4.U0.temp2_0_ret_2" with 8 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\rng.vhd":74:28:74:29|Instance "U4.U0.temp2_0_ret_1" with 8 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Instance "U4.U1.N_1066_i" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Instance "U4.U1.N_1064_i" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Instance "U4.U1.N_1062_i" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":114:6:114:7|Instance "U4.U1.fit_sum_6_1_0[7]" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":114:6:114:7|Instance "U4.U1.fit_sum_6_1_0[6]" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":114:6:114:7|Instance "U4.U1.fit_sum_6_1_0[5]" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":114:6:114:7|Instance "U4.U1.fit_sum_6_1_0[4]" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":114:6:114:7|Instance "U4.U1.fit_sum_6_1_0[3]" with 2 loads has been replicated 1 time(s) to improve timing 
Added 6 Registers via timing driven replication
Added 8 LUTs via timing driven replication

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

@W: BN116 :"d:\designs\ga_eval\vhd\fix_elite.vhd":94:4:94:5|Removing sequential instance U4.U1.sum_p[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
Timing driven replication report
No replication required.

Timing driven replication report
@N: FX235 :"d:\designs\ga_eval\vhd\fix_elite.vhd":114:6:114:7|Instance "U4.U1.fit_sum_6_1_0[2]" with 2 loads has been replicated 1 time(s) to improve timing 
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:18s		    -1.81ns		1058 /       729
   2		0h:0m:18s		    -1.81ns		1058 /       729
   3		0h:0m:18s		    -1.81ns		1058 /       729
Timing driven replication report
No replication required.

   4		0h:0m:18s		    -1.81ns		1058 /       729
   5		0h:0m:18s		    -1.81ns		1058 /       729
   6		0h:0m:18s		    -1.81ns		1058 /       729
------------------------------------------------------------

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:18s		    -1.81ns		1058 /       729
   2		0h:0m:18s		    -1.81ns		1058 /       729
   3		0h:0m:18s		    -1.81ns		1058 /       729
Timing driven replication report
No replication required.

   4		0h:0m:18s		    -1.81ns		1058 /       729
   5		0h:0m:18s		    -1.81ns		1058 /       729
   6		0h:0m:18s		    -1.81ns		1058 /       729
------------------------------------------------------------

Net buffering Report for view:work.ga(str):
No nets needed buffering.

@N: MF197 |Retiming summary : 99 registers retimed to 385 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 99 registers retimed to 385

Original and Pipelined registers replaced by retiming :
		U4.U0.temp[1]
		U4.U0.temp[2]
		U4.U0.temp[3]
		U4.U0.temp[4]
		U4.U0.temp[5]
		U4.U0.temp[6]
		U4.U0.temp[7]
		U4.U0.temp_ret[1]
		U4.U0.temp_ret[2]
		U4.U0.temp_ret[3]
		U4.U0.temp_ret[4]
		U4.U0.temp_ret[5]
		U4.U0.temp_ret[6]
		U4.U0.temp_ret[7]
		U4.U1.fin
		U4.U1.fin_ret
		U4.U1.sum_p[10]
		U4.U1.temp2_0[0]
		U4.U1.temp2_0[1]
		U4.U1.temp2_0[2]
		U4.U1.temp2_0[3]
		U4.U1.temp2_0[4]
		U4.U1.temp2_0[5]
		U4.U1.temp2_0[6]
		U4.U1.temp2_0[7]
		U4.U1.temp2_0_ret[0]
		U4.U1.temp2_0_ret[1]
		U4.U1.temp2_0_ret[2]
		U4.U1.temp2_0_ret[3]
		U4.U1.temp2_0_ret[4]
		U4.U1.temp2_0_ret[5]
		U4.U1.temp2_0_ret[6]
		U4.U1.temp2_0_ret[7]
		U4.U1.temp2_1[0]
		U4.U1.temp2_1[1]
		U4.U1.temp2_1[2]
		U4.U1.temp2_1[3]
		U4.U1.temp2_1[4]
		U4.U1.temp2_1[5]
		U4.U1.temp2_1[6]
		U4.U1.temp2_1[7]
		U4.U1.temp2_1_ret[0]
		U4.U1.temp2_1_ret[1]
		U4.U1.temp2_1_ret[2]
		U4.U1.temp2_1_ret[3]
		U4.U1.temp2_1_ret[4]
		U4.U1.temp2_1_ret[5]
		U4.U1.temp2_1_ret[6]
		U4.U1.temp2_1_ret[7]
		U5.cumSum_p1[0]
		U5.cumSum_p1[1]
		U5.cumSum_p1[2]
		U5.cumSum_p1[3]
		U5.cumSum_p1[4]
		U5.cumSum_p1[5]
		U5.cumSum_p1[6]
		U5.cumSum_p1[7]
		U5.cumSum_p1[8]
		U5.cumSum_p1[9]
		U5.cumSum_p1[10]
		U5.done_t
		U5.scalFitSum_p[11]
		U5.selParent_p[0]
		U5.selParent_p[1]
		U5.selParent_p[2]
		U5.selParent_p[3]
		U5.selParent_p[4]
		U5.selParent_p[5]
		U5.selParent_p[6]
		U5.selParent_p[7]
		U5.temp_rd
		U6.crossout1_t[0]
		U6.crossout1_t[1]
		U6.crossout1_t[2]
		U6.crossout1_t[3]
		U6.crossout1_t[4]
		U6.crossout1_t[5]
		U6.crossout1_t[6]
		U6.crossout1_t[7]
		U7.mutout_p1[3]
		U7.mutout_p1[5]
		U7.mutout_p1[6]
		U7.mutout_p1[7]
		U9.add_r[0]
		U9.add_r[1]
		U9.add_r[2]
		U11.cnt_adapted
		U11.count_gen_p1_ret[0]
		U11.count_gen_p1_ret[2]
		U11.count_gen_p1_ret[3]
		U11.count_gen_p1_ret[4]
		U11.count_gen_p1_ret[5]
		U11.count_gen_p1_ret[6]
		U11.incr[0]
		U11.incr[1]
		U11.incr[2]
		U11.incr[3]
		U11.notify_cnt_p_ret[0]
		U11.sreg[1]

New registers created by retiming :
		U1.crossout1_t_ret_16
		U1.crossout1_t_ret_17
		U1.crossout1_t_ret_19
		U1.crossout1_t_ret_20
		U4.U0.temp2_0_ret
		U4.U0.temp2_0_ret_1
		U4.U0.temp2_0_ret_1_fast
		U4.U0.temp2_0_ret_1_ret
		U4.U0.temp2_0_ret_1_ret_0
		U4.U0.temp2_0_ret_2
		U4.U0.temp2_0_ret_2_fast
		U4.U0.temp2_0_ret_2_ret
		U4.U0.temp2_0_ret_2_ret_0
		U4.U0.temp2_0_ret_3
		U4.U0.temp2_0_ret_3_fast
		U4.U0.temp2_0_ret_3_ret
		U4.U0.temp2_0_ret_3_ret_0
		U4.U0.temp2_0_ret_4
		U4.U0.temp2_0_ret_4_fast
		U4.U0.temp2_0_ret_4_ret
		U4.U0.temp2_0_ret_4_ret_0
		U4.U0.temp2_0_ret_5
		U4.U0.temp2_0_ret_5_fast
		U4.U0.temp2_0_ret_5_ret
		U4.U0.temp2_0_ret_5_ret_0
		U4.U0.temp2_0_ret_6
		U4.U0.temp2_0_ret_6_fast
		U4.U0.temp2_0_ret_6_ret
		U4.U0.temp2_0_ret_6_ret_0
		U4.U0.temp2_0_ret_ret
		U4.U0.temp2_0_ret_ret_0
		U4.U0.temp_0
		U4.U0.temp_1
		U4.U1.fin_0
		U4.U1.fin_1
		U4.U1.loop1.temp2_0_ret
		U4.U1.loop1.temp2_0_ret_6
		U4.U1.loop1.temp2_1_ret
		U4.U1.notify_cnt_p_ret
		U4.U1.sum_p_ret
		U4.U1.sum_p_ret_1
		U4.U1.sum_p_ret_2
		U4.U1.sum_p_ret_3
		U4.U1.temp2_0_0
		U4.U1.temp2_0_1
		U4.U1.temp2_0_ret
		U4.U1.temp2_0_ret_1
		U4.U1.temp2_0_ret_1_ret
		U4.U1.temp2_0_ret_2
		U4.U1.temp2_0_ret_2_ret
		U4.U1.temp2_0_ret_3
		U4.U1.temp2_0_ret_3_ret
		U4.U1.temp2_0_ret_4
		U4.U1.temp2_0_ret_4_ret
		U4.U1.temp2_0_ret_5
		U4.U1.temp2_0_ret_5_ret
		U4.U1.temp2_0_ret_6
		U4.U1.temp2_0_ret_6_ret
		U4.U1.temp2_0_ret_7
		U4.U1.temp2_0_ret_ret
		U4.U1.temp2_1_0
		U4.U1.temp2_1_1
		U4.U1.temp2_1_ret
		U4.U1.temp2_1_ret_1
		U4.U1.temp2_1_ret_2
		U4.U1.temp2_1_ret_3
		U4.U1.temp2_1_ret_4
		U4.U1.temp2_1_ret_5
		U4.U1.temp2_1_ret_6
		U4.U1.temp2_1_ret_7
		U5.cumSum_p1_ret_0
		U5.cumSum_p1_ret_11
		U5.cumSum_p1_ret_12
		U5.done_t_ret
		U5.done_t_ret_1
		U5.done_t_ret_2
		U5.selParent_p_ret
		U5.selParent_p_ret_1
		U5.selParent_p_ret_2
		U5.selParent_p_ret_3
		U5.selParent_p_ret_4
		U5.temp_rd_ret
		U5.temp_rd_ret_1
		U5.temp_rd_ret_2
		U5.temp_rd_ret_3
		U6.crossout1_t_ret
		U6.crossout1_t_ret_1
		U6.crossout1_t_ret_1_0
		U6.crossout1_t_ret_1_1
		U6.crossout1_t_ret_1_2
		U6.crossout1_t_ret_1_3
		U6.crossout1_t_ret_1_4
		U6.crossout1_t_ret_1_5
		U6.crossout1_t_ret_1_6
		U6.crossout1_t_ret_1_7
		U6.crossout1_t_ret_1_8
		U6.crossout1_t_ret_1_9
		U6.crossout1_t_ret_1_10
		U6.crossout1_t_ret_1_11
		U6.crossout1_t_ret_2
		U6.crossout1_t_ret_2_0
		U6.crossout1_t_ret_2_1
		U6.crossout1_t_ret_3
		U6.crossout1_t_ret_3_0
		U6.crossout1_t_ret_4
		U6.crossout1_t_ret_5
		U6.crossout1_t_ret_6
		U6.crossout1_t_ret_7
		U6.crossout1_t_ret_8
		U6.crossout1_t_ret_9
		U6.crossout1_t_ret_9_0
		U6.crossout1_t_ret_10
		U6.crossout1_t_ret_11
		U6.crossout1_t_ret_12
		U6.crossout1_t_ret_13
		U6.crossout1_t_ret_14
		U6.crossout1_t_ret_15
		U6.crossout1_t_ret_16
		U6.crossout1_t_ret_16_0
		U6.crossout1_t_ret_17
		U6.crossout1_t_ret_18
		U6.crossout1_t_ret_18_0
		U6.crossout1_t_ret_19
		U6.crossout1_t_ret_19_0
		U6.crossout1_t_ret_20
		U6.crossout1_t_ret_20_0
		U6.crossout1_t_ret_21
		U6.crossout1_t_ret_21_0
		U6.crossout1_t_ret_22
		U6.crossout1_t_ret_23
		U6.crossout1_t_ret_24
		U6.crossout1_t_ret_25
		U6.crossout1_t_ret_26
		U6.crossout1_t_ret_26_0
		U6.crossout1_t_ret_27
		U6.crossout1_t_ret_28
		U6.crossout1_t_ret_28_0
		U6.crossout1_t_ret_29
		U6.crossout1_t_ret_30
		U6.crossout1_t_ret_31
		U6.crossout1_t_ret_32
		U6.crossout1_t_ret_33
		U6.crossout1_t_ret_34
		U6.crossout1_t_ret_35
		U6.crossout1_t_ret_36
		U6.crossout1_t_ret_37
		U6.crossout1_t_ret_38
		U6.crossout1_t_ret_39
		U6.crossout1_t_ret_40
		U6.crossout1_t_ret_41
		U6.crossout1_t_ret_42
		U6.crossout1_t_ret_43
		U6.crossout1_t_ret_44
		U6.crossout1_t_ret_45
		U6.crossout1_t_ret_46
		U6.crossout1_t_ret_47
		U6.crossout1_t_ret_48
		U6.crossout1_t_ret_49
		U6.crossout1_t_ret_50
		U6.crossout1_t_ret_51
		U6.crossout1_t_ret_52
		U6.crossout1_t_ret_53
		U6.crossout1_t_ret_54
		U6.crossout1_t_ret_55
		U6.crossout1_t_ret_56
		U6.un3.crossout1_t_ret
		U6.un3.crossout1_t_ret_16
		U6.un3.crossout1_t_ret_17
		U6.un3.crossout1_t_ret_18
		U6.un3.crossout1_t_ret_19
		U6.un3.crossout1_t_ret_20
		U6.un3.crossout1_t_ret_22
		U6.un3.crossout1_t_ret_24
		U6.un3.crossout1_t_ret_26
		U6.un3.crossout1_t_ret_28
		U6.un3.crossout1_t_ret_30
		U6.un3.crossout1_t_ret_34
		U6.un5.crossout1_t_ret
		U6.un5.crossout1_t_ret_1
		U6.un5.crossout1_t_ret_1_0
		U6.un5.crossout1_t_ret_2
		U6.un5.crossout1_t_ret_3
		U6.un5.crossout1_t_ret_4
		U6.un5.crossout1_t_ret_5
		U6.un5.crossout1_t_ret_6
		U6.un5.crossout1_t_ret_7
		U6.un5.crossout1_t_ret_8
		U6.un5.crossout1_t_ret_9
		U6.un5.crossout1_t_ret_10
		U6.un5.crossout1_t_ret_11
		U6.un5.crossout1_t_ret_12
		U6.un5.crossout1_t_ret_13
		U6.un5.crossout1_t_ret_14
		U6.un5.crossout1_t_ret_15
		U6.un5.crossout1_t_ret_16
		U6.un5.crossout1_t_ret_17
		U6.un5.crossout1_t_ret_18
		U6.un5.crossout1_t_ret_19
		U6.un5.crossout1_t_ret_20
		U6.un5.crossout1_t_ret_21
		U6.un5.crossout1_t_ret_22
		U6.un5.crossout1_t_ret_23
		U6.un5.crossout1_t_ret_24
		U6.un5.crossout1_t_ret_25
		U6.un5.crossout1_t_ret_26
		U6.un5.crossout1_t_ret_27
		U6.un5.crossout1_t_ret_28
		U6.un5.crossout1_t_ret_44
		U6.un5.crossout1_t_ret_45
		U7.mutation_v2.mutout_p1_ret
		U7.mutation_v2.mutout_p1_ret_0
		U7.mutation_v2.mutout_p1_ret_1
		U7.mutation_v2.mutout_p1_ret_1_0
		U7.mutation_v2.mutout_p1_ret_1_1
		U7.mutation_v2.mutout_p1_ret_2
		U7.mutation_v2.mutout_p1_ret_3
		U7.mutout_p1_ret
		U7.mutout_p1_ret_0
		U7.mutout_p1_ret_1
		U7.mutout_p1_ret_1_0
		U7.mutout_p1_ret_1_1
		U7.mutout_p1_ret_1_2
		U7.mutout_p1_ret_2
		U7.mutout_p1_ret_2_0
		U7.mutout_p1_ret_2_1
		U7.mutout_p1_ret_2_2
		U7.mutout_p1_ret_3
		U7.mutout_p1_ret_3_0
		U7.mutout_p1_ret_3_1
		U7.mutout_p1_ret_3_2
		U7.mutout_p1_ret_4
		U7.mutout_p1_ret_4_0
		U7.mutout_p1_ret_5
		U11.add_r_ret
		U11.add_r_ret_0
		U11.add_r_ret_1
		U11.add_r_ret_1_0
		U11.add_r_ret_1_1
		U11.add_r_ret_2
		U11.add_r_ret_2_0
		U11.add_r_ret_2_1
		U11.add_r_ret_3
		U11.add_r_ret_3_0
		U11.add_r_ret_3_1
		U11.add_r_ret_4
		U11.cnt_adapted_ret
		U11.count_gen_p1_ret
		U11.count_gen_p1_ret_1
		U11.crossout1_t_ret_1
		U11.crossout1_t_ret_2
		U11.crossout1_t_ret_4
		U11.crossout1_t_ret_5
		U11.crossout1_t_ret_7
		U11.crossout1_t_ret_8
		U11.crossout1_t_ret_10
		U11.crossout1_t_ret_11
		U11.crossout1_t_ret_13
		U11.crossout1_t_ret_14
		U11.crossout1_t_ret_16
		U11.crossout1_t_ret_17
		U11.crossout1_t_ret_19
		U11.crossout1_t_ret_20
		U11.incr_ret
		U11.incr_ret_0
		U11.incr_ret_1
		U11.incr_ret_3
		U11.incr_ret_4
		U11.incr_ret_5
		U11.incr_ret_7
		U11.incr_ret_8
		U11.incr_ret_9
		U11.incr_ret_10
		U11.incr_ret_11
		U11.loop0.cnt_adapted_ret
		U11.loop0.incr_ret
		U11.loop0.incr_ret_4
		U11.loop1.cnt_adapted_ret
		U11.loop1.incr_ret
		U11.loop1.incr_ret_4
		U11.notify_cnt_p_ret
		U11.sreg_ret
		U11.sreg_ret_1
		U11.sreg_ret_2
		U11.sreg_ret_3
		U18.case1.iwidth.iwidth.1.ilatency.ilatency.0.idin.crossout1_t_ret_16
		U18.case1.iwidth.iwidth.1.ilatency.ilatency.0.idin.crossout1_t_ret_17
		U18.case1.iwidth.iwidth.1.ilatency.ilatency.0.idin.crossout1_t_ret_19
		U18.case1.iwidth.iwidth.1.ilatency.ilatency.0.idin.crossout1_t_ret_20
		crossout1_t_ret
		crossout1_t_ret_1
		crossout1_t_ret_1_0
		crossout1_t_ret_1_1
		crossout1_t_ret_1_2
		crossout1_t_ret_1_3
		crossout1_t_ret_1_4
		crossout1_t_ret_1_5
		crossout1_t_ret_1_6
		crossout1_t_ret_1_7
		crossout1_t_ret_1_8
		crossout1_t_ret_1_9
		crossout1_t_ret_1_10
		crossout1_t_ret_1_11
		crossout1_t_ret_1_12
		crossout1_t_ret_1_13
		crossout1_t_ret_1_14
		crossout1_t_ret_1_15
		crossout1_t_ret_2
		crossout1_t_ret_2_0
		crossout1_t_ret_2_1
		crossout1_t_ret_2_2
		crossout1_t_ret_2_3
		crossout1_t_ret_2_4
		crossout1_t_ret_2_5
		crossout1_t_ret_2_6
		crossout1_t_ret_2_7
		crossout1_t_ret_2_8
		crossout1_t_ret_3
		crossout1_t_ret_9
		crossout1_t_ret_16
		crossout1_t_ret_18
		crossout1_t_ret_19
		crossout1_t_ret_20
		crossout1_t_ret_21
		crossout1_t_ret_22
		crossout1_t_ret_24
		crossout1_t_ret_26
		crossout1_t_ret_26_0
		crossout1_t_ret_28
		crossout1_t_ret_28_0
		crossout1_t_ret_30
		crossout1_t_ret_32
		crossout1_t_ret_34
		crossout1_t_ret_36
		crossout1_t_ret_39
		crossout1_t_ret_41
		crossout1_t_ret_44
		crossout1_t_ret_45
		mutout_p1_ret
		mutout_p1_ret_0
		mutout_p1_ret_1
		mutout_p1_ret_2


		#####   END RETIMING REPORT  #####

Writing Analyst data base D:\Designs\GA_eval\syn\GA\rev_1\top.srm
@N|Writing default property annotation file D:\Designs\GA_eval\syn\GA\rev_1\top.map.
Writing EDIF Netlist and constraint files
Found clock clk with period 8.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 15 21:50:33 2006
#


Top view:               ga
Requested Frequency:    120.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Designs\GA_eval\syn\GA\ga.sdc
                       D:\Designs\GA_eval\syn\GA\rev_1\top_fsm.sdc
                       
@N: MT195 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT197 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: -1.568

                   Requested     Estimated     Requested     Estimated                Clock        Clock             
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group             
---------------------------------------------------------------------------------------------------------------------
clk                120.0 MHz     101.0 MHz     8.333         9.901         -1.568     declared     default_clkgroup_0
=====================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk       clk     |  8.333       -1.568  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                            Arrival           
Instance             Reference     Type     Pin     Net                  Time        Slack 
                     Clock                                                                 
-------------------------------------------------------------------------------------------
U4.U1.fit_sum[0]     clk           FDCE     Q       fit_sum_dummy[0]     0.720       -1.568
U4.U1.fit_sum[1]     clk           FDCE     Q       fit_sum_dummy[1]     0.720       -1.568
U4.U1.fit_sum[2]     clk           FDCE     Q       fit_sum_dummy[2]     0.720       -1.568
U4.U1.fit_sum[3]     clk           FDCE     Q       fit_sum_dummy[3]     0.720       -1.568
U4.U1.fit_sum[4]     clk           FDCE     Q       fit_sum_dummy[4]     0.720       -1.568
U4.U1.fit_sum[5]     clk           FDCE     Q       fit_sum_dummy[5]     0.720       -1.568
U4.U1.fit_sum[6]     clk           FDCE     Q       fit_sum_dummy[6]     0.720       -1.568
U4.U1.fit_sum[7]     clk           FDCE     Q       fit_sum_dummy[7]     0.720       -1.568
U4.U1.fit_sum[8]     clk           FDCE     Q       fit_sum_dummy[8]     0.720       -1.568
U4.U1.fit_sum[9]     clk           FDCE     Q       fit_sum_dummy[9]     0.720       -1.568
===========================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                           Required           
Instance                 Reference     Type     Pin     Net                 Time         Slack 
                         Clock                                                                 
-----------------------------------------------------------------------------------------------
U5.done_t_ret_2          clk           FDCE     D       un20_data_valid     8.130        -1.568
U5.selParent_p_ret_4     clk           FDCE     D       un20_data_valid     8.130        -1.568
U5.temp_rd_ret_3         clk           FDC      D       un20_data_valid     8.130        -1.568
U5.done_t_ret_1          clk           FDCE     D       un17_data_valid     8.130        -1.563
U5.selParent_p_ret_3     clk           FDCE     D       un17_data_valid     8.130        -1.563
U5.temp_rd_ret_2         clk           FDC      D       un17_data_valid     8.130        -1.563
U4.U1.fit_sum[10]        clk           FDCE     D       N_1066_i_rep1       8.222        -1.273
U4.U1.fit_sum[9]         clk           FDCE     D       N_1064_i_rep1       8.222        -1.213
U4.U1.sum_p[9]           clk           FDCE     D       N_1064_i            8.222        -1.213
U4.U1.fit_sum[8]         clk           FDCE     D       N_1062_i_rep1       8.222        -1.153
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        8.333
    - Setup time:                            0.203
    = Required time:                         8.130

    - Propagation time:                      9.698
    = Slack (critical) :                     -1.568

    Number of logic level(s):                3
    Starting point:                          U4.U1.fit_sum[0] / Q
    Ending point:                            U5.done_t_ret_2 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                    Type          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U4.U1.fit_sum[0]                        FDCE          Q         Out     0.720     0.720       -         
fit_sum_dummy[0]                        Net           -         -       0.842     -           1         
U5.selection.scalfitsum_0[14:0]         MULT18X18     A[0]      In      -         1.562       -         
U5.selection.scalfitsum_0[14:0]         MULT18X18     P[14]     Out     4.123     5.684       -         
scalfitsum[14]                          Net           -         -       0.879     -           4         
U5.scalFitSum_0[10]                     LUT3          I2        In      -         6.564       -         
U5.scalFitSum_0[10]                     LUT3          O         Out     0.579     7.143       -         
scalFitSum[10]                          Net           -         -       0.710     -           1         
U5.selection.un20_data_valid_cry_10     MUXCY_L       DI        In      -         7.853       -         
U5.selection.un20_data_valid_cry_10     MUXCY_L       LO        Out     1.004     8.857       -         
un20_data_valid                         Net           -         -       0.842     -           3         
U5.done_t_ret_2                         FDCE          D         In      -         9.698       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.901 is 6.629(67.0%) logic and 3.272(33.0%) route.


Path information for path number 2: 
    Requested Period:                        8.333
    - Setup time:                            0.203
    = Required time:                         8.130

    - Propagation time:                      9.698
    = Slack (critical) :                     -1.568

    Number of logic level(s):                3
    Starting point:                          U4.U1.fit_sum[1] / Q
    Ending point:                            U5.done_t_ret_2 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                    Type          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U4.U1.fit_sum[1]                        FDCE          Q         Out     0.720     0.720       -         
fit_sum_dummy[1]                        Net           -         -       0.842     -           1         
U5.selection.scalfitsum_0[14:0]         MULT18X18     A[1]      In      -         1.562       -         
U5.selection.scalfitsum_0[14:0]         MULT18X18     P[14]     Out     4.123     5.684       -         
scalfitsum[14]                          Net           -         -       0.879     -           4         
U5.scalFitSum_0[10]                     LUT3          I2        In      -         6.564       -         
U5.scalFitSum_0[10]                     LUT3          O         Out     0.579     7.143       -         
scalFitSum[10]                          Net           -         -       0.710     -           1         
U5.selection.un20_data_valid_cry_10     MUXCY_L       DI        In      -         7.853       -         
U5.selection.un20_data_valid_cry_10     MUXCY_L       LO        Out     1.004     8.857       -         
un20_data_valid                         Net           -         -       0.842     -           3         
U5.done_t_ret_2                         FDCE          D         In      -         9.698       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.901 is 6.629(67.0%) logic and 3.272(33.0%) route.


Path information for path number 3: 
    Requested Period:                        8.333
    - Setup time:                            0.203
    = Required time:                         8.130

    - Propagation time:                      9.698
    = Slack (critical) :                     -1.568

    Number of logic level(s):                3
    Starting point:                          U4.U1.fit_sum[2] / Q
    Ending point:                            U5.done_t_ret_2 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                    Type          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U4.U1.fit_sum[2]                        FDCE          Q         Out     0.720     0.720       -         
fit_sum_dummy[2]                        Net           -         -       0.842     -           1         
U5.selection.scalfitsum_0[14:0]         MULT18X18     A[2]      In      -         1.562       -         
U5.selection.scalfitsum_0[14:0]         MULT18X18     P[14]     Out     4.123     5.684       -         
scalfitsum[14]                          Net           -         -       0.879     -           4         
U5.scalFitSum_0[10]                     LUT3          I2        In      -         6.564       -         
U5.scalFitSum_0[10]                     LUT3          O         Out     0.579     7.143       -         
scalFitSum[10]                          Net           -         -       0.710     -           1         
U5.selection.un20_data_valid_cry_10     MUXCY_L       DI        In      -         7.853       -         
U5.selection.un20_data_valid_cry_10     MUXCY_L       LO        Out     1.004     8.857       -         
un20_data_valid                         Net           -         -       0.842     -           3         
U5.done_t_ret_2                         FDCE          D         In      -         9.698       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.901 is 6.629(67.0%) logic and 3.272(33.0%) route.


Path information for path number 4: 
    Requested Period:                        8.333
    - Setup time:                            0.203
    = Required time:                         8.130

    - Propagation time:                      9.698
    = Slack (critical) :                     -1.568

    Number of logic level(s):                3
    Starting point:                          U4.U1.fit_sum[3] / Q
    Ending point:                            U5.done_t_ret_2 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                    Type          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U4.U1.fit_sum[3]                        FDCE          Q         Out     0.720     0.720       -         
fit_sum_dummy[3]                        Net           -         -       0.842     -           1         
U5.selection.scalfitsum_0[14:0]         MULT18X18     A[3]      In      -         1.562       -         
U5.selection.scalfitsum_0[14:0]         MULT18X18     P[14]     Out     4.123     5.684       -         
scalfitsum[14]                          Net           -         -       0.879     -           4         
U5.scalFitSum_0[10]                     LUT3          I2        In      -         6.564       -         
U5.scalFitSum_0[10]                     LUT3          O         Out     0.579     7.143       -         
scalFitSum[10]                          Net           -         -       0.710     -           1         
U5.selection.un20_data_valid_cry_10     MUXCY_L       DI        In      -         7.853       -         
U5.selection.un20_data_valid_cry_10     MUXCY_L       LO        Out     1.004     8.857       -         
un20_data_valid                         Net           -         -       0.842     -           3         
U5.done_t_ret_2                         FDCE          D         In      -         9.698       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.901 is 6.629(67.0%) logic and 3.272(33.0%) route.


Path information for path number 5: 
    Requested Period:                        8.333
    - Setup time:                            0.203
    = Required time:                         8.130

    - Propagation time:                      9.698
    = Slack (critical) :                     -1.568

    Number of logic level(s):                3
    Starting point:                          U4.U1.fit_sum[4] / Q
    Ending point:                            U5.done_t_ret_2 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                        Pin       Pin               Arrival     No. of    
Name                                    Type          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U4.U1.fit_sum[4]                        FDCE          Q         Out     0.720     0.720       -         
fit_sum_dummy[4]                        Net           -         -       0.842     -           1         
U5.selection.scalfitsum_0[14:0]         MULT18X18     A[4]      In      -         1.562       -         
U5.selection.scalfitsum_0[14:0]         MULT18X18     P[14]     Out     4.123     5.684       -         
scalfitsum[14]                          Net           -         -       0.879     -           4         
U5.scalFitSum_0[10]                     LUT3          I2        In      -         6.564       -         
U5.scalFitSum_0[10]                     LUT3          O         Out     0.579     7.143       -         
scalFitSum[10]                          Net           -         -       0.710     -           1         
U5.selection.un20_data_valid_cry_10     MUXCY_L       DI        In      -         7.853       -         
U5.selection.un20_data_valid_cry_10     MUXCY_L       LO        Out     1.004     8.857       -         
un20_data_valid                         Net           -         -       0.842     -           3         
U5.done_t_ret_2                         FDCE          D         In      -         9.698       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.901 is 6.629(67.0%) logic and 3.272(33.0%) route.



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for ga 

Mapping to part: xc3s1500fg676-4
Cell usage:
FDC             201 uses
FDCE            443 uses
FDCP            34 uses
FDCPE           34 uses
FDP             4 uses
FDPE            2 uses
FDRE            11 uses
GND             5 uses
MULT18X18       1 use
MULT_AND        10 uses
MUXCY           7 uses
MUXCY_L         110 uses
MUXF5           20 uses
RAM16X4S        6 uses
VCC             5 uses
XORCY           39 uses
LUT1            3 uses
LUT2            318 uses
LUT3            327 uses
LUT4            394 uses

I/O primitives: 58
IBUF           40 uses
OBUF           18 uses

BUFGP          1 use

I/O Register bits:                  57
Register bits not including I/Os:   672 (2%)

RAM/ROM usage summary
Single Port Rams (RAM16X4S): 6


Block Multipliers: 1 of 32 (3%)

Global Clock Buffers: 1 of 8 (12%)


Mapping Summary:
Total  LUTs: 1066 (4%)

Mapper successful!
Process took 0h:0m:21s realtime, 0h:0m:21s cputime
###########################################################]
