{"Source Block": ["zipcpu/rtl/zipbones.v@132:143@HdlStmProcess", "\t\t\tcmd_clear_pf_cache <= i_dbg_data[11];\n\t\telse\n\t\t\tcmd_clear_pf_cache <= 1'b0;\n\t//\n\tinitial\tcmd_step  = 1'b0;\n\talways @(posedge i_clk)\n\t\tcmd_step <= (dbg_cmd_write)&&(i_dbg_data[8]);\n\t//\n\tinitial\tcmd_addr = 5'h0;\n\talways @(posedge i_clk)\n\t\tif (dbg_cmd_write)\n\t\t\tcmd_addr <= i_dbg_data[4:0];\n"], "Clone Blocks": [["zipcpu/rtl/zipbones.v@135:145", "\t//\n\tinitial\tcmd_step  = 1'b0;\n\talways @(posedge i_clk)\n\t\tcmd_step <= (dbg_cmd_write)&&(i_dbg_data[8]);\n\t//\n\tinitial\tcmd_addr = 5'h0;\n\talways @(posedge i_clk)\n\t\tif (dbg_cmd_write)\n\t\t\tcmd_addr <= i_dbg_data[4:0];\n\n\twire\tcpu_reset;\n"], ["zipcpu/rtl/zipsystem.v@329:340", "\talways @(posedge i_clk)\n\t\tcmd_clear_pf_cache = (~i_rst)&&(dbg_cmd_write)\n\t\t\t\t\t&&((dbg_idata[11])||(dbg_idata[6]));\n\t//\n\tinitial\tcmd_step  = 1'b0;\n\talways @(posedge i_clk)\n\t\tcmd_step <= (dbg_cmd_write)&&(dbg_idata[8]);\n\t//\n\talways @(posedge i_clk)\n\t\tif (dbg_cmd_write)\n\t\t\tcmd_addr <= dbg_idata[5:0];\n\n"], ["zipcpu/rtl/zipsystem.v@328:338", "\tinitial\tcmd_clear_pf_cache = 1'b1;\n\talways @(posedge i_clk)\n\t\tcmd_clear_pf_cache = (~i_rst)&&(dbg_cmd_write)\n\t\t\t\t\t&&((dbg_idata[11])||(dbg_idata[6]));\n\t//\n\tinitial\tcmd_step  = 1'b0;\n\talways @(posedge i_clk)\n\t\tcmd_step <= (dbg_cmd_write)&&(dbg_idata[8]);\n\t//\n\talways @(posedge i_clk)\n\t\tif (dbg_cmd_write)\n"], ["zipcpu/rtl/zipbones.v@131:141", "\t\telse if (dbg_cmd_write)\n\t\t\tcmd_clear_pf_cache <= i_dbg_data[11];\n\t\telse\n\t\t\tcmd_clear_pf_cache <= 1'b0;\n\t//\n\tinitial\tcmd_step  = 1'b0;\n\talways @(posedge i_clk)\n\t\tcmd_step <= (dbg_cmd_write)&&(i_dbg_data[8]);\n\t//\n\tinitial\tcmd_addr = 5'h0;\n\talways @(posedge i_clk)\n"], ["zipcpu/rtl/zipsystem.v@324:336", "\t\t\tcmd_halt <= ((dbg_idata[10])||(dbg_idata[8]));\n\t\telse if ((cmd_step)||(cpu_break))\n\t\t\tcmd_halt  <= 1'b1;\n\n\tinitial\tcmd_clear_pf_cache = 1'b1;\n\talways @(posedge i_clk)\n\t\tcmd_clear_pf_cache = (~i_rst)&&(dbg_cmd_write)\n\t\t\t\t\t&&((dbg_idata[11])||(dbg_idata[6]));\n\t//\n\tinitial\tcmd_step  = 1'b0;\n\talways @(posedge i_clk)\n\t\tcmd_step <= (dbg_cmd_write)&&(dbg_idata[8]);\n\t//\n"], ["zipcpu/rtl/zipbones.v@136:148", "\tinitial\tcmd_step  = 1'b0;\n\talways @(posedge i_clk)\n\t\tcmd_step <= (dbg_cmd_write)&&(i_dbg_data[8]);\n\t//\n\tinitial\tcmd_addr = 5'h0;\n\talways @(posedge i_clk)\n\t\tif (dbg_cmd_write)\n\t\t\tcmd_addr <= i_dbg_data[4:0];\n\n\twire\tcpu_reset;\n\tassign\tcpu_reset = (cmd_reset)||(i_rst);\n\n\twire\tcpu_halt, cpu_dbg_stall;\n"], ["zipcpu/rtl/zipsystem.v@323:333", "\t\telse if (dbg_cmd_write)\n\t\t\tcmd_halt <= ((dbg_idata[10])||(dbg_idata[8]));\n\t\telse if ((cmd_step)||(cpu_break))\n\t\t\tcmd_halt  <= 1'b1;\n\n\tinitial\tcmd_clear_pf_cache = 1'b1;\n\talways @(posedge i_clk)\n\t\tcmd_clear_pf_cache = (~i_rst)&&(dbg_cmd_write)\n\t\t\t\t\t&&((dbg_idata[11])||(dbg_idata[6]));\n\t//\n\tinitial\tcmd_step  = 1'b0;\n"], ["zipcpu/rtl/zipbones.v@122:132", "\t\telse if (dbg_cmd_write)\n\t\t\tcmd_halt <= ((i_dbg_data[10])||(i_dbg_data[8]));\n\t\telse if ((cmd_step)||(cpu_break))\n\t\t\tcmd_halt  <= 1'b1;\n\n\tinitial\tcmd_clear_pf_cache = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n\t\t\tcmd_clear_pf_cache <= 1'b0;\n\t\telse if (dbg_cmd_write)\n\t\t\tcmd_clear_pf_cache <= i_dbg_data[11];\n"]], "Diff Content": {"Delete": [[138, "\t\tcmd_step <= (dbg_cmd_write)&&(i_dbg_data[8]);\n"]], "Add": [[138, "\t\tcmd_step <= (dbg_cmd_write)&&(i_dbg_data[`STEP_BIT]);\n"]]}}