<paper id="1569151289"><title>Securing the AES Finalists Against Power Analysis Attacks</title><year>2000</year><authors><author org="Motorola Labs, Motorola" id="1499423872">Thomas S. Messerges</author></authors><n_citation>269</n_citation><doc_type>Conference</doc_type><references><reference>1506530330</reference><reference>1510418153</reference><reference>1529655723</reference><reference>1548656471</reference><reference>1565369953</reference><reference>1613874182</reference><reference>1842522798</reference><reference>1890449996</reference><reference>1897761346</reference><reference>1995841147</reference><reference>2033755846</reference><reference>2148862943</reference><reference>2170489924</reference><reference>2679225251</reference></references><venue id="2758283624" type="C">Fast Software Encryption</venue><doi>10.1007/3-540-44706-7_11</doi><keywords><keyword weight="0.49508">Power analysis</keyword><keyword weight="0.49415">Block cipher</keyword><keyword weight="0.42779">Computer security</keyword><keyword weight="0.45376">Cryptography</keyword><keyword weight="0.41795">Computer science</keyword><keyword weight="0.44959">Smart card</keyword><keyword weight="0.45524">Encryption</keyword><keyword weight="0.40295">Implementation</keyword><keyword weight="0.63042">AES implementations</keyword><keyword weight="0.0">Software implementation</keyword><keyword weight="0.42951">Embedded system</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Techniques to protect software implementations of the AES candidate algorithms from power analysis attacks are investigated. New countermeasures that employ random masks are developed and the performance characteristics of these countermeasures are analyzed. Implementations in a 32-bit, ARM-based smartcard are considered.</abstract></paper>