--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\chipscope\klm_scrod_daq\smartxplorer_results\run8\klm_scrod.ncd
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\chipscope\klm_scrod_daq\smartxplorer_results\run8\klm_scrod.pcf
-xml
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\chipscope\klm_scrod_daq\smartxplorer_results\run8\klm_scrod.twx
-v 3 -s 3 -n 3 -fastpaths -o
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\chipscope\klm_scrod_daq\smartxplorer_results\run8\klm_scrod.twr

Design file:              klm_scrod.ncd
Physical constraint file: klm_scrod.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X89Y148.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.298ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.263ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y148.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y149.A2     net (fanout=1)        0.746   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y149.A      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X88Y149.B5     net (fanout=2)        0.464   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y149.B      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X88Y150.C2     net (fanout=1)        0.670   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X88Y150.C      Tilo                  0.205   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X89Y148.A2     net (fanout=1)        0.627   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X89Y148.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X89Y148.B6     net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X89Y148.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.638ns logic, 2.625ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X88Y148.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.950ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y148.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y149.A2     net (fanout=1)        0.746   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y149.A      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X88Y148.AX     net (fanout=2)        0.386   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y148.CLK    Tdick                 0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.783ns logic, 1.132ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X88Y149.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.564ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y148.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y149.A2     net (fanout=1)        0.746   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y149.CLK    Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.783ns logic, 0.746ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X88Y149.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.831ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y148.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y149.A2     net (fanout=1)        0.441   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y149.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.425ns logic, 0.441ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X88Y148.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.023ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.058ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y148.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y149.A2     net (fanout=1)        0.441   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y149.A      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X88Y148.AX     net (fanout=2)        0.192   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y148.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.425ns logic, 0.633ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X89Y148.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.470ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.505ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y148.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X88Y149.A2     net (fanout=1)        0.441   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X88Y149.A      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X88Y149.B5     net (fanout=2)        0.265   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X88Y149.B      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X88Y150.C2     net (fanout=1)        0.388   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X88Y150.C      Tilo                  0.142   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X89Y148.A2     net (fanout=1)        0.369   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X89Y148.A      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X89Y148.B6     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X89Y148.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (1.032ns logic, 1.473ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X91Y148.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.010ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y151.DQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X88Y150.D2     net (fanout=1)        0.817   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X88Y150.DMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X90Y148.B5     net (fanout=11)       0.644   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X90Y148.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X91Y148.CLK    net (fanout=4)        0.687   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.862ns logic, 2.148ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.970ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y150.AQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X88Y150.B2     net (fanout=2)        0.455   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X88Y150.B      Tilo                  0.205   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X90Y148.B2     net (fanout=9)        1.012   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X90Y148.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X91Y148.CLK    net (fanout=4)        0.687   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.816ns logic, 2.154ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.797ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.797ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.AMUX   Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X91Y150.C1     net (fanout=4)        0.714   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X91Y150.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X90Y148.B4     net (fanout=11)       0.473   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X90Y148.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X91Y148.CLK    net (fanout=4)        0.687   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.923ns logic, 1.874ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X91Y148.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.892ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.251ns (Levels of Logic = 0)
  Clock Path Skew:      -1.395ns (2.099 - 3.494)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.246ns

  Clock Uncertainty:          0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.157ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y147.DQ     Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X91Y148.SR     net (fanout=11)       0.563   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X91Y148.CLK    Trck                  0.280   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.688ns logic, 0.563ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X91Y148.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.284ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (1.784 - 1.611)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.246ns

  Clock Uncertainty:          0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.157ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y147.DQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X91Y148.SR     net (fanout=11)       0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X91Y148.CLK    Tremck      (-Th)    -0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.355ns logic, 0.348ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3611 paths analyzed, 569 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.881ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X95Y153.B3), 181 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.846ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y135.AQ     Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X43Y128.A2     net (fanout=25)       4.555   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X43Y128.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X86Y134.A3     net (fanout=1)        2.693   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X86Y134.A      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X86Y134.D3     net (fanout=1)        0.277   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X86Y134.CMUX   Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X95Y148.A2     net (fanout=1)        1.821   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X95Y148.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X95Y153.B3     net (fanout=1)        0.709   icon_control0<3>
    SLICE_X95Y153.CLK    Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.846ns (1.791ns logic, 10.055ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.727ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y66.DOA14   Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X99Y148.A2     net (fanout=1)        4.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<33>
    SLICE_X99Y148.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136
    SLICE_X99Y148.B6     net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136
    SLICE_X99Y148.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X86Y134.D4     net (fanout=1)        1.706   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X86Y134.CMUX   Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X95Y148.A2     net (fanout=1)        1.821   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X95Y148.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X95Y153.B3     net (fanout=1)        0.709   icon_control0<3>
    SLICE_X95Y153.CLK    Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.727ns (3.287ns logic, 8.440ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.464ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y135.BQ     Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X43Y128.A6     net (fanout=25)       4.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X43Y128.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X86Y134.A3     net (fanout=1)        2.693   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X86Y134.A      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X86Y134.D3     net (fanout=1)        0.277   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X86Y134.CMUX   Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<4>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X95Y148.A2     net (fanout=1)        1.821   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X95Y148.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X95Y153.B3     net (fanout=1)        0.709   icon_control0<3>
    SLICE_X95Y153.CLK    Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.464ns (1.791ns logic, 9.673ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (SLICE_X2Y133.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_TDI_reg (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_TDI_reg to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y189.AQ    Tcko                  0.408   icon_control0<1>
                                                       U_icon_pro/U0/U_ICON/U_TDI_reg
    SLICE_X2Y133.DI      net (fanout=13)       9.835   icon_control0<1>
    SLICE_X2Y133.CLK     Tds                   0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                     10.271ns (0.436ns logic, 9.835ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (SLICE_X18Y144.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_TDI_reg (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_TDI_reg to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y189.AQ    Tcko                  0.408   icon_control0<1>
                                                       U_icon_pro/U0/U_ICON/U_TDI_reg
    SLICE_X18Y144.DI     net (fanout=13)       8.492   icon_control0<1>
    SLICE_X18Y144.CLK    Tds                   0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      8.928ns (0.436ns logic, 8.492ns route)
                                                       (4.9% logic, 95.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X81Y146.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y146.DQ     Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X81Y146.SR     net (fanout=2)        0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X81Y146.CLK    Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.103ns logic, 0.163ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X92Y150.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y150.CQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X92Y150.DX     net (fanout=2)        0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X92Y150.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X88Y149.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y149.AQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    SLICE_X88Y149.A6     net (fanout=1)        0.017   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
    SLICE_X88Y149.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X4Y74.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y64.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X4Y67.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.443ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X91Y150.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y173.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X91Y150.A4     net (fanout=3)        3.059   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X91Y150.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X91Y150.CE     net (fanout=2)        1.336   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X91Y150.CLK    Tceck                 0.363   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.013ns logic, 4.395ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X91Y150.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y173.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X91Y150.A4     net (fanout=3)        3.059   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X91Y150.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X91Y150.CE     net (fanout=2)        1.336   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X91Y150.CLK    Tceck                 0.362   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (1.012ns logic, 4.395ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X91Y150.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y173.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X91Y150.A4     net (fanout=3)        3.059   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X91Y150.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X91Y150.CE     net (fanout=2)        1.336   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X91Y150.CLK    Tceck                 0.361   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (1.011ns logic, 4.395ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X92Y151.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.424ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y173.AQ    Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X93Y152.A3     net (fanout=3)        1.654   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X93Y152.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X92Y151.SR     net (fanout=2)        0.415   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X92Y151.CLK    Tcksr       (-Th)    -0.001   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.355ns logic, 2.069ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X92Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.486ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y173.AQ    Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X93Y152.A3     net (fanout=3)        1.654   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X93Y152.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X92Y152.SR     net (fanout=2)        0.477   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X92Y152.CLK    Tcksr       (-Th)    -0.001   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (0.355ns logic, 2.131ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X92Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.499ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y173.AQ    Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X93Y152.A3     net (fanout=3)        1.654   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X93Y152.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X92Y152.SR     net (fanout=2)        0.477   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X92Y152.CLK    Tcksr       (-Th)    -0.014   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.499ns (0.368ns logic, 2.131ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.877ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X113Y173.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y173.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X113Y173.A6    net (fanout=3)        0.129   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X113Y173.CLK   Tas                   0.322   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.713ns logic, 0.129ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X113Y173.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y173.AQ    Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X113Y173.A6    net (fanout=3)        0.027   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X113Y173.CLK   Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2319 paths analyzed, 275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X3Y132.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.259ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.224ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.AMUX   Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X91Y150.C1     net (fanout=4)        0.714   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X91Y150.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A1     net (fanout=11)       0.649   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (1.319ns logic, 6.905ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.244ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.209ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X91Y150.B4     net (fanout=9)        0.826   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X91Y150.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A2     net (fanout=2)        0.592   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.209ns (1.249ns logic, 6.960ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.001ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.966ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.CMUX   Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X91Y150.C2     net (fanout=4)        0.456   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X91Y150.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A1     net (fanout=11)       0.649   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.966ns (1.319ns logic, 6.647ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X3Y132.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.235ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.200ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.AMUX   Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X91Y150.C1     net (fanout=4)        0.714   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X91Y150.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A1     net (fanout=11)       0.649   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.200ns (1.295ns logic, 6.905ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.220ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.185ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X91Y150.B4     net (fanout=9)        0.826   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X91Y150.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A2     net (fanout=2)        0.592   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.185ns (1.225ns logic, 6.960ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.977ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.942ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.CMUX   Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X91Y150.C2     net (fanout=4)        0.456   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X91Y150.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A1     net (fanout=11)       0.649   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.942ns (1.295ns logic, 6.647ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X3Y132.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.215ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.180ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.AMUX   Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X91Y150.C1     net (fanout=4)        0.714   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X91Y150.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A1     net (fanout=11)       0.649   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (1.275ns logic, 6.905ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.200ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.165ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X91Y150.B4     net (fanout=9)        0.826   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X91Y150.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A2     net (fanout=2)        0.592   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (1.205ns logic, 6.960ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.957ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.CMUX   Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X91Y150.C2     net (fanout=4)        0.456   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X91Y150.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X88Y150.A1     net (fanout=11)       0.649   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X88Y150.AMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X3Y132.SR      net (fanout=6)        5.542   icon_control0<20>
    SLICE_X3Y132.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.922ns (1.275ns logic, 6.647ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X80Y145.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.432ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y145.DQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X80Y145.AX     net (fanout=1)        0.226   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X80Y145.CLK    Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.241ns logic, 0.226ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X90Y146.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.456ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y147.DQ     Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X90Y146.AX     net (fanout=1)        0.216   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X90Y146.CLK    Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.275ns logic, 0.216ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X93Y150.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.640ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y150.BQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X93Y150.B3     net (fanout=2)        0.260   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X93Y150.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.415ns logic, 0.260ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 501 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X124Y114.A2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.428ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.428ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y136.DQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X115Y123.C1    net (fanout=18)       2.440   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
    SLICE_X115Y123.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X115Y123.D5    net (fanout=1)        0.209   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X115Y123.D     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X124Y114.A2    net (fanout=1)        1.870   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.428ns (0.909ns logic, 4.519ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.297ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.297ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y136.BQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X115Y123.A5    net (fanout=18)       2.202   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X115Y123.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X115Y123.D3    net (fanout=1)        0.316   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X115Y123.D     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X124Y114.A2    net (fanout=1)        1.870   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (0.909ns logic, 4.388ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.910ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.910ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y136.CQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X115Y123.C6    net (fanout=18)       1.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X115Y123.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X115Y123.D5    net (fanout=1)        0.209   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X115Y123.D     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X124Y114.A2    net (fanout=1)        1.870   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (0.909ns logic, 4.001ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X124Y112.A2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.424ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.424ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y136.BQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X117Y119.B4    net (fanout=18)       2.541   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X117Y119.B     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X117Y119.C4    net (fanout=1)        0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X117Y119.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X124Y112.A2    net (fanout=1)        1.679   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.424ns (0.909ns logic, 4.515ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.223ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.223ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y136.DQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X117Y119.B6    net (fanout=18)       2.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
    SLICE_X117Y119.B     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X117Y119.C4    net (fanout=1)        0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X117Y119.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X124Y112.A2    net (fanout=1)        1.679   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (0.909ns logic, 4.314ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.020ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.020ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y136.CQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X117Y119.D6    net (fanout=18)       2.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X117Y119.D     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X117Y119.C6    net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X117Y119.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X124Y112.A2    net (fanout=1)        1.679   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (0.909ns logic, 4.111ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X120Y113.A2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.047ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.047ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y136.DQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X117Y118.C1    net (fanout=18)       2.660   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
    SLICE_X117Y118.C     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X117Y118.D5    net (fanout=1)        0.209   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X117Y118.D     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X120Y113.A2    net (fanout=1)        1.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.909ns logic, 4.138ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.979ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.979ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y135.CQ    Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X116Y118.C2    net (fanout=18)       2.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<6>
    SLICE_X116Y118.C     Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X117Y118.D1    net (fanout=1)        0.462   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X117Y118.D     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X120Y113.A2    net (fanout=1)        1.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (0.910ns logic, 4.069ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.958ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.958ns (Levels of Logic = 2)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y136.CQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X116Y118.C5    net (fanout=18)       2.373   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X116Y118.C     Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X117Y118.D1    net (fanout=1)        0.462   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X117Y118.D     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13
    SLICE_X120Y113.A2    net (fanout=1)        1.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (0.854ns logic, 4.104ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TTD_CLK = PERIOD TIMEGRP "TTD_CLK" 7.861 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TTD_CLK = PERIOD TIMEGRP "TTD_CLK" 7.861 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.527ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.861ns
  Low pulse: 3.930ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------
Slack: 4.527ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.861ns
  High pulse: 3.930ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------
Slack: 6.009ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.861 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.861 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 4.736ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_GCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00
  Location pin: GTPA1_DUAL_X0Y1.GCLK00
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK2X = PERIOD TIMEGRP "SYS_CLK2X" TS_SYS_CLK / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.916ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK2X = PERIOD TIMEGRP "SYS_CLK2X" TS_SYS_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.014ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.916ns (255.363MHz) (Tdspper_BREG_MREG)
  Physical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Logical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Location pin: DSP48_X1Y29.CLK
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TTB = PERIOD TIMEGRP "TNM_TTB" 100000 ns HIGH 12 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is 1791.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TTB = PERIOD TIMEGRP "TNM_TTB" 100000 ns HIGH 12 ns;
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst/SR
  Location pin: SLICE_X4Y129.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Location pin: SLICE_X4Y159.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst/SR
  Location pin: SLICE_X4Y161.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TDC_2X = MAXDELAY FROM TIMEGRP "TDC_2X_GRP" TO TIMEGRP 
"TDC_2X_GRP"         TS_TTD_CLK * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32514 paths analyzed, 77 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.172ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4 (SLICE_X60Y80.AX), 404 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.079ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.BMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1
    SLICE_X42Y80.B1      net (fanout=2)        1.232   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><1>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X60Y81.A1      net (fanout=16)       1.603   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X60Y81.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin51
    SLICE_X60Y80.AX      net (fanout=1)        0.415   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<4>
    SLICE_X60Y80.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4
    -------------------------------------------------  ---------------------------
    Total                                      9.079ns (2.132ns logic, 6.947ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.937ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.CMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    SLICE_X42Y80.B2      net (fanout=2)        1.090   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><2>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X60Y81.A1      net (fanout=16)       1.603   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X60Y81.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin51
    SLICE_X60Y80.AX      net (fanout=1)        0.415   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<4>
    SLICE_X60Y80.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (2.132ns logic, 6.805ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.849ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.AMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0
    SLICE_X42Y80.B4      net (fanout=2)        1.002   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><0>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X60Y81.A1      net (fanout=16)       1.603   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X60Y81.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin51
    SLICE_X60Y80.AX      net (fanout=1)        0.415   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<4>
    SLICE_X60Y80.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4
    -------------------------------------------------  ---------------------------
    Total                                      8.849ns (2.132ns logic, 6.717ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3 (SLICE_X49Y89.DX), 404 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.040ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.BMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1
    SLICE_X42Y80.B1      net (fanout=2)        1.232   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><1>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X49Y83.C2      net (fanout=16)       0.842   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X49Y83.C       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_dmin41
    SLICE_X49Y89.DX      net (fanout=1)        1.104   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<3>
    SLICE_X49Y89.CLK     Tdick                 0.063   conc_intfc_ins/tmodr_ins/dmin<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3
    -------------------------------------------------  ---------------------------
    Total                                      9.040ns (2.165ns logic, 6.875ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.898ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.CMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    SLICE_X42Y80.B2      net (fanout=2)        1.090   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><2>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X49Y83.C2      net (fanout=16)       0.842   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X49Y83.C       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_dmin41
    SLICE_X49Y89.DX      net (fanout=1)        1.104   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<3>
    SLICE_X49Y89.CLK     Tdick                 0.063   conc_intfc_ins/tmodr_ins/dmin<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3
    -------------------------------------------------  ---------------------------
    Total                                      8.898ns (2.165ns logic, 6.733ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.810ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.AMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0
    SLICE_X42Y80.B4      net (fanout=2)        1.002   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><0>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X49Y83.C2      net (fanout=16)       0.842   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X49Y83.C       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_dmin41
    SLICE_X49Y89.DX      net (fanout=1)        1.104   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<3>
    SLICE_X49Y89.CLK     Tdick                 0.063   conc_intfc_ins/tmodr_ins/dmin<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3
    -------------------------------------------------  ---------------------------
    Total                                      8.810ns (2.165ns logic, 6.645ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6 (SLICE_X60Y80.CX), 402 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.940ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.BMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1
    SLICE_X42Y80.B1      net (fanout=2)        1.232   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><1>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X61Y80.A4      net (fanout=16)       1.197   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X61Y80.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin71
    SLICE_X60Y80.CX      net (fanout=1)        0.626   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<6>
    SLICE_X60Y80.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6
    -------------------------------------------------  ---------------------------
    Total                                      8.940ns (2.188ns logic, 6.752ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.798ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.CMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2
    SLICE_X42Y80.B2      net (fanout=2)        1.090   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><2>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X61Y80.A4      net (fanout=16)       1.197   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X61Y80.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin71
    SLICE_X60Y80.CX      net (fanout=1)        0.626   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<6>
    SLICE_X60Y80.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6
    -------------------------------------------------  ---------------------------
    Total                                      8.798ns (2.188ns logic, 6.610ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.710ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.AMUX    Tshcko                0.455   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0
    SLICE_X42Y80.B4      net (fanout=2)        1.002   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<2><0>
    SLICE_X42Y80.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22
    SLICE_X45Y80.B5      net (fanout=1)        0.558   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21
    SLICE_X45Y80.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25
    SLICE_X43Y81.A3      net (fanout=8)        0.987   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d
    SLICE_X43Y81.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21
    SLICE_X49Y82.B1      net (fanout=2)        0.927   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1<1>
    SLICE_X49Y82.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
    SLICE_X48Y83.A2      net (fanout=1)        0.590   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21
    SLICE_X48Y83.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0
    SLICE_X48Y82.A1      net (fanout=1)        0.635   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31
    SLICE_X48Y82.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25
    SLICE_X61Y80.A4      net (fanout=16)       1.197   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d
    SLICE_X61Y80.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin71
    SLICE_X60Y80.CX      net (fanout=1)        0.626   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<6>
    SLICE_X60Y80.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6
    -------------------------------------------------  ---------------------------
    Total                                      8.710ns (2.188ns logic, 6.522ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TDC_2X = MAXDELAY FROM TIMEGRP "TDC_2X_GRP" TO TIMEGRP "TDC_2X_GRP"         TS_TTD_CLK * 2;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (SLICE_X45Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rdfail_ctr_0 to conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y97.AQ      Tcko                  0.198   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    SLICE_X45Y97.A6      net (fanout=3)        0.028   conc_intfc_ins/tmodr_ins/rdfail_ctr<0>
    SLICE_X45Y97.CLK     Tah         (-Th)    -0.215   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<0>11_INV_0
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (SLICE_X45Y97.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rdfail_ctr_1 to conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y97.BQ      Tcko                  0.198   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    SLICE_X45Y97.B5      net (fanout=2)        0.076   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
    SLICE_X45Y97.CLK     Tah         (-Th)    -0.215   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<1>11
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.413ns logic, 0.076ns route)
                                                       (84.5% logic, 15.5% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5 (SLICE_X60Y80.BX), 404 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.062ns (0.661 - 0.599)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.BQ      Tcko                  0.198   conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t<3><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5
    SLICE_X61Y80.B6      net (fanout=1)        0.130   conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t<3><5>
    SLICE_X61Y80.B       Tilo                  0.156   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin61
    SLICE_X60Y80.BX      net (fanout=1)        0.115   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
    SLICE_X60Y80.CLK     Tckdi       (-Th)    -0.041   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.395ns logic, 0.245ns route)
                                                       (61.7% logic, 38.3% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5 (SLICE_X60Y80.BX), 404 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.006ns (0.080 - 0.074)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.AMUX    Tshcko                0.244   conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t<2><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin
    SLICE_X47Y80.A4      net (fanout=10)       0.273   conc_intfc_ins/tmodr_ins/rpc_tom_ins/emin1_t<2>
    SLICE_X47Y80.A       Tilo                  0.156   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin1
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_emin11
    SLICE_X61Y80.B5      net (fanout=18)       0.493   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin1
    SLICE_X61Y80.B       Tilo                  0.156   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin61
    SLICE_X60Y80.BX      net (fanout=1)        0.115   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
    SLICE_X60Y80.CLK     Tckdi       (-Th)    -0.041   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.597ns logic, 0.881ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5 (SLICE_X60Y80.BX), 404 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.010ns (0.080 - 0.070)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.AQ      Tcko                  0.200   conc_intfc_ins/tmodr_ins/rpc_tom_ins/emin1_t<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin
    SLICE_X61Y80.B2      net (fanout=18)       0.977   conc_intfc_ins/tmodr_ins/rpc_tom_ins/emin1_t<3>
    SLICE_X61Y80.B       Tilo                  0.156   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin61
    SLICE_X60Y80.BX      net (fanout=1)        0.115   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2<5>
    SLICE_X60Y80.CLK     Tckdi       (-Th)    -0.041   conc_intfc_ins/tmodr_ins/cmin<7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.397ns logic, 1.092ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP "SYS_CLK_GRP" TO 
TIMEGRP         "SYS_CLK2X_GRP" TS_SYS_CLK2X DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 31 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.178ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X37Y131.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y118.AQ     Tcko                  0.391   b2tt_ins/map_decode/sig_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset_1
    SLICE_X48Y121.A6     net (fanout=8)        0.518   b2tt_ins/map_decode/sig_runreset
    SLICE_X48Y121.A      Tilo                  0.203   b2tt_runreset
                                                       b2tt_ins/map_decode/map_pa_runreset_1
    SLICE_X37Y131.SR     net (fanout=135)      1.742   b2tt_runreset
    SLICE_X37Y131.CLK    Trck                  0.324   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (0.918ns logic, 2.260ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X37Y131.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y118.AQ     Tcko                  0.391   b2tt_ins/map_decode/sig_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset_1
    SLICE_X48Y121.A6     net (fanout=8)        0.518   b2tt_ins/map_decode/sig_runreset
    SLICE_X48Y121.A      Tilo                  0.203   b2tt_runreset
                                                       b2tt_ins/map_decode/map_pa_runreset_1
    SLICE_X37Y131.SR     net (fanout=135)      1.742   b2tt_runreset
    SLICE_X37Y131.CLK    Trck                  0.304   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.898ns logic, 2.260ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X37Y131.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y118.AQ     Tcko                  0.391   b2tt_ins/map_decode/sig_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset_1
    SLICE_X48Y121.A6     net (fanout=8)        0.518   b2tt_ins/map_decode/sig_runreset
    SLICE_X48Y121.A      Tilo                  0.203   b2tt_runreset
                                                       b2tt_ins/map_decode/map_pa_runreset_1
    SLICE_X37Y131.SR     net (fanout=135)      1.742   b2tt_runreset
    SLICE_X37Y131.CLK    Trck                  0.302   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (0.896ns logic, 2.260ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP "SYS_CLK_GRP" TO TIMEGRP         "SYS_CLK2X_GRP" TS_SYS_CLK2X DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X34Y140.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y145.BQ     Tcko                  0.200   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X34Y140.CX     net (fanout=1)        0.316   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X34Y140.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.248ns logic, 0.316ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X34Y138.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y144.BMUX   Tshcko                0.244   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X34Y138.DX     net (fanout=1)        0.324   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X34Y138.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.292ns logic, 0.324ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X34Y138.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y144.BQ     Tcko                  0.198   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X34Y138.CX     net (fanout=1)        0.412   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X34Y138.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.246ns logic, 0.412ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP "SYS_CLK2X_GRP" TO 
TIMEGRP         "SYS_CLK_GRP" TS_SYS_CLK2X DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.438ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X32Y141.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y141.DMUX   Tshcko                0.455   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X32Y141.CX     net (fanout=1)        0.847   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
    SLICE_X32Y141.CLK    Tdick                 0.136   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.591ns logic, 0.847ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X32Y142.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y141.AMUX   Tshcko                0.455   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X32Y142.BX     net (fanout=1)        0.812   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X32Y142.CLK    Tdick                 0.136   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.591ns logic, 0.812ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X32Y142.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y141.BQ     Tcko                  0.408   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X32Y142.CX     net (fanout=1)        0.781   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X32Y142.CLK    Tdick                 0.136   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.544ns logic, 0.781ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP "SYS_CLK2X_GRP" TO TIMEGRP         "SYS_CLK_GRP" TS_SYS_CLK2X DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X32Y141.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y141.CMUX   Tshcko                0.238   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X32Y141.AX     net (fanout=1)        0.263   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>
    SLICE_X32Y141.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.286ns logic, 0.263ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X32Y141.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y141.DQ     Tcko                  0.200   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X32Y141.BX     net (fanout=1)        0.345   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
    SLICE_X32Y141.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.248ns logic, 0.345ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X32Y142.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y141.CQ     Tcko                  0.200   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X32Y142.DX     net (fanout=1)        0.364   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X32Y142.CLK    Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.248ns logic, 0.364ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD 
TIMEGRP         "b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" TS_TTD_CLK PHASE 
3.9305         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" TS_TTD_CLK PHASE 3.9305
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.131ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_invg/I0
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_invg/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: b2tt_ins/gen_useextclk0.map_clk/sig_xcm127b
--------------------------------------------------------------------------------
Slack: 6.458ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: b2tt_ins/map_encode/map_od/sig_oq/CLK1
  Logical resource: b2tt_ins/map_encode/map_od/map_od/CK1
  Location pin: OLOGIC_X18Y3.CLK1
  Clock network: b2tt_ins/clk_inv
--------------------------------------------------------------------------------
Slack: 7.047ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: b2tt_ins/map_decode/map_is/sig_raw2<1>/CLK1
  Logical resource: b2tt_ins/map_decode/map_is/map_id/CLK1
  Location pin: ILOGIC_X19Y3.CLK1
  Clock network: b2tt_ins/clk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD 
TIMEGRP         "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4796 paths analyzed, 3515 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.916ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1 (SLICE_X100Y69.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/src_re_q0_9 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.710ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.236 - 0.256)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/src_re_q0_9 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.AQ      Tcko                  0.391   conc_intfc_ins/tdc_rden<9>
                                                       conc_intfc_ins/tmodr_ins/src_re_q0_9
    SLICE_X101Y69.D4     net (fanout=2)        1.967   conc_intfc_ins/tdc_rden<9>
    SLICE_X101Y69.DMUX   Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X100Y69.CE     net (fanout=5)        0.708   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X100Y69.CLK    Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<9><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (1.035ns logic, 2.675ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid to conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y69.AMUX    Tshcko                0.461   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/_n0069
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X101Y69.D2     net (fanout=3)        1.246   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X101Y69.DMUX   Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X100Y69.CE     net (fanout=5)        0.708   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X100Y69.CLK    Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<9><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.105ns logic, 1.954ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.148 - 0.154)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y70.DMUX   Tshcko                0.461   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1
    SLICE_X101Y69.D1     net (fanout=4)        0.821   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr<1>
    SLICE_X101Y69.DMUX   Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X100Y69.CE     net (fanout=5)        0.708   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X100Y69.CLK    Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<9><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (1.105ns logic, 1.529ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3 (SLICE_X100Y69.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/src_re_q0_9 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.236 - 0.256)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/src_re_q0_9 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.AQ      Tcko                  0.391   conc_intfc_ins/tdc_rden<9>
                                                       conc_intfc_ins/tmodr_ins/src_re_q0_9
    SLICE_X101Y69.D4     net (fanout=2)        1.967   conc_intfc_ins/tdc_rden<9>
    SLICE_X101Y69.DMUX   Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X100Y69.CE     net (fanout=5)        0.708   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X100Y69.CLK    Tceck                 0.296   conc_intfc_ins/tdc_ins/tdc_dout_q0<9><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.000ns logic, 2.675ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.024ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.236 - 0.251)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid to conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y69.AMUX    Tshcko                0.461   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/_n0069
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X101Y69.D2     net (fanout=3)        1.246   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X101Y69.DMUX   Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X100Y69.CE     net (fanout=5)        0.708   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X100Y69.CLK    Tceck                 0.296   conc_intfc_ins/tdc_ins/tdc_dout_q0<9><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (1.070ns logic, 1.954ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.599ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.148 - 0.154)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y70.DMUX   Tshcko                0.461   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr<0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1
    SLICE_X101Y69.D1     net (fanout=4)        0.821   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr<1>
    SLICE_X101Y69.DMUX   Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X100Y69.CE     net (fanout=5)        0.708   conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X100Y69.CLK    Tceck                 0.296   conc_intfc_ins/tdc_ins/tdc_dout_q0<9><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (1.070ns logic, 1.529ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (SLICE_X41Y118.AX), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.057ns (0.860 - 0.803)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y134.AQ     Tcko                  0.391   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2
    SLICE_X34Y132.B5     net (fanout=2)        0.816   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<2>
    SLICE_X34Y132.COUT   Topcyb                0.375   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>1
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms
    SLICE_X34Y133.CIN    net (fanout=1)        0.003   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>
    SLICE_X34Y133.AMUX   Tcina                 0.194   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms
    SLICE_X34Y133.D5     net (fanout=1)        0.232   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X34Y133.D      Tilo                  0.205   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11
    SLICE_X41Y118.AX     net (fanout=2)        1.472   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o
    SLICE_X41Y118.CLK    Tdick                 0.063   conc_intfc_ins/trg_fifo_full
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (1.228ns logic, 2.523ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.735ns (Levels of Logic = 3)
  Clock Path Skew:      0.057ns (0.860 - 0.803)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y134.BQ     Tcko                  0.447   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<2>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2
    SLICE_X34Y134.B2     net (fanout=2)        0.640   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<2>
    SLICE_X34Y134.COUT   Topcyb                0.375   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>1
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X34Y135.CIN    net (fanout=1)        0.003   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<3>
    SLICE_X34Y135.AMUX   Tcina                 0.194   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X34Y133.D6     net (fanout=1)        0.336   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X34Y133.D      Tilo                  0.205   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11
    SLICE_X41Y118.AX     net (fanout=2)        1.472   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o
    SLICE_X41Y118.CLK    Tdick                 0.063   conc_intfc_ins/trg_fifo_full
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.284ns logic, 2.451ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.649ns (Levels of Logic = 3)
  Clock Path Skew:      0.057ns (0.860 - 0.803)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y134.BQ     Tcko                  0.391   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3
    SLICE_X34Y132.B3     net (fanout=2)        0.714   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<3>
    SLICE_X34Y132.COUT   Topcyb                0.375   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>1
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms
    SLICE_X34Y133.CIN    net (fanout=1)        0.003   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>
    SLICE_X34Y133.AMUX   Tcina                 0.194   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms
    SLICE_X34Y133.D5     net (fanout=1)        0.232   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X34Y133.D      Tilo                  0.205   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11
    SLICE_X41Y118.AX     net (fanout=2)        1.472   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o
    SLICE_X41Y118.CLK    Tdick                 0.063   conc_intfc_ins/trg_fifo_full
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.228ns logic, 2.421ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0 (SLICE_X93Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y83.DQ      Tcko                  0.200   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0
    SLICE_X93Y83.SR      net (fanout=4)        0.169   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0
    SLICE_X93Y83.CLK     Tcksr       (-Th)     0.128   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr<1>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.072ns logic, 0.169ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1 (SLICE_X93Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y83.DQ      Tcko                  0.200   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0
    SLICE_X93Y83.SR      net (fanout=4)        0.169   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0
    SLICE_X93Y83.CLK     Tcksr       (-Th)     0.121   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr<1>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.079ns logic, 0.169ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 (SLICE_X45Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.DQ      Tcko                  0.234   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0
    SLICE_X45Y64.SR      net (fanout=3)        0.174   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0
    SLICE_X45Y64.CLK     Tcksr       (-Th)     0.131   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr<1>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.103ns logic, 0.174ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.014ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.916ns (255.363MHz) (Tdspper_BREG_MREG)
  Physical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Logical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Location pin: DSP48_X1Y29.CLK
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" 
TS_TTD_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 96792 paths analyzed, 13940 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.622ns.
--------------------------------------------------------------------------------

Paths for end point b2tt_ins/map_decode/map_tr/cnt_trig_28 (SLICE_X54Y104.CE), 101 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_is/bit2_1 (FF)
  Destination:          b2tt_ins/map_decode/map_tr/cnt_trig_28 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.552ns (Levels of Logic = 5)
  Clock Path Skew:      0.019ns (1.001 - 0.982)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_is/bit2_1 to b2tt_ins/map_decode/map_tr/cnt_trig_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y73.DQ      Tcko                  0.391   b2tt_ins/map_decode/bit2<1>
                                                       b2tt_ins/map_decode/map_is/bit2_1
    SLICE_X65Y75.D5      net (fanout=6)        0.539   b2tt_ins/map_decode/bit2<1>
    SLICE_X65Y75.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/map_de/Mmux_isk13
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_isk14
    SLICE_X66Y77.CX      net (fanout=1)        0.584   b2tt_ins/map_decode/map_10/map_de/Mmux_isk13
    SLICE_X66Y77.CMUX    Tcxc                  0.163   b2tt_ins/map_decode/map_10/sig_isk
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_isk15
    SLICE_X66Y83.A6      net (fanout=1)        0.700   b2tt_ins/map_decode/map_10/sig_isk
    SLICE_X66Y83.A       Tilo                  0.205   b2tt_ins/map_decode/map_10/buf_isk
                                                       b2tt_ins/map_decode/map_10/isk1
    SLICE_X59Y93.C6      net (fanout=18)       1.621   b2tt_ins/map_decode/isk
    SLICE_X59Y93.C       Tilo                  0.259   b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2
                                                       b2tt_ins/map_decode/map_tr/sig_trgoctet1
    SLICE_X57Y99.A6      net (fanout=5)        1.084   b2tt_ins/map_decode/map_tr/sig_trgoctet
    SLICE_X57Y99.A       Tilo                  0.259   b2tt_trgout
                                                       b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3
    SLICE_X54Y104.CE     net (fanout=8)        1.153   b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o
    SLICE_X54Y104.CLK    Tceck                 0.335   b2tt_ins/trgtag<31>
                                                       b2tt_ins/map_decode/map_tr/cnt_trig_28
    -------------------------------------------------  ---------------------------
    Total                                      7.552ns (1.871ns logic, 5.681ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_0 (FF)
  Destination:          b2tt_ins/map_decode/map_tr/cnt_trig_28 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.539ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (1.001 - 0.991)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_0 to b2tt_ins/map_decode/map_tr/cnt_trig_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y77.AQ      Tcko                  0.391   b2tt_ins/map_decode/bit10<3>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_0
    SLICE_X65Y75.D3      net (fanout=7)        0.526   b2tt_ins/map_decode/bit10<0>
    SLICE_X65Y75.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/map_de/Mmux_isk13
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_isk14
    SLICE_X66Y77.CX      net (fanout=1)        0.584   b2tt_ins/map_decode/map_10/map_de/Mmux_isk13
    SLICE_X66Y77.CMUX    Tcxc                  0.163   b2tt_ins/map_decode/map_10/sig_isk
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_isk15
    SLICE_X66Y83.A6      net (fanout=1)        0.700   b2tt_ins/map_decode/map_10/sig_isk
    SLICE_X66Y83.A       Tilo                  0.205   b2tt_ins/map_decode/map_10/buf_isk
                                                       b2tt_ins/map_decode/map_10/isk1
    SLICE_X59Y93.C6      net (fanout=18)       1.621   b2tt_ins/map_decode/isk
    SLICE_X59Y93.C       Tilo                  0.259   b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2
                                                       b2tt_ins/map_decode/map_tr/sig_trgoctet1
    SLICE_X57Y99.A6      net (fanout=5)        1.084   b2tt_ins/map_decode/map_tr/sig_trgoctet
    SLICE_X57Y99.A       Tilo                  0.259   b2tt_trgout
                                                       b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3
    SLICE_X54Y104.CE     net (fanout=8)        1.153   b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o
    SLICE_X54Y104.CLK    Tceck                 0.335   b2tt_ins/trgtag<31>
                                                       b2tt_ins/map_decode/map_tr/cnt_trig_28
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (1.871ns logic, 5.668ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_6 (FF)
  Destination:          b2tt_ins/map_decode/map_tr/cnt_trig_28 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.538ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (1.001 - 0.991)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_6 to b2tt_ins/map_decode/map_tr/cnt_trig_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y77.CQ      Tcko                  0.447   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_6
    SLICE_X63Y78.A4      net (fanout=10)       1.117   b2tt_ins/map_decode/bit10<6>
    SLICE_X63Y78.A       Tilo                  0.259   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X63Y78.C2      net (fanout=3)        0.433   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X63Y78.C       Tilo                  0.259   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X60Y84.D6      net (fanout=1)        0.713   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X60Y84.D       Tilo                  0.203   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X59Y93.C5      net (fanout=23)       1.017   b2tt_ins/map_decode/octet<7>
    SLICE_X59Y93.C       Tilo                  0.259   b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2
                                                       b2tt_ins/map_decode/map_tr/sig_trgoctet1
    SLICE_X57Y99.A6      net (fanout=5)        1.084   b2tt_ins/map_decode/map_tr/sig_trgoctet
    SLICE_X57Y99.A       Tilo                  0.259   b2tt_trgout
                                                       b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3
    SLICE_X54Y104.CE     net (fanout=8)        1.153   b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o
    SLICE_X54Y104.CLK    Tceck                 0.335   b2tt_ins/trgtag<31>
                                                       b2tt_ins/map_decode/map_tr/cnt_trig_28
    -------------------------------------------------  ---------------------------
    Total                                      7.538ns (2.021ns logic, 5.517ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124 (SLICE_X34Y45.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2 (FF)
  Destination:          b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (0.793 - 0.894)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2 to b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y67.AQ      Tcko                  0.391   b2tt_ins/map_decode/staiddr<1>
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2
    SLICE_X77Y64.D3      net (fanout=242)      1.812   b2tt_ins/map_decode/staiddr<0>
    SLICE_X77Y64.D       Tilo                  0.259   b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr<9>
                                                       b2tt_ins/map_decode/map_is/map_iscan/_n0430_inv1
    SLICE_X34Y45.CE      net (fanout=59)       4.619   b2tt_ins/map_decode/map_is/map_iscan/_n0430_inv
    SLICE_X34Y45.CLK     Tceck                 0.335   b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8<127>
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (0.985ns logic, 6.431ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1 (FF)
  Destination:          b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.404ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (0.793 - 0.894)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1 to b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y67.BQ      Tcko                  0.391   b2tt_ins/map_decode/staiddr<1>
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1
    SLICE_X77Y64.D2      net (fanout=241)      1.800   b2tt_ins/map_decode/staiddr<1>
    SLICE_X77Y64.D       Tilo                  0.259   b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr<9>
                                                       b2tt_ins/map_decode/map_is/map_iscan/_n0430_inv1
    SLICE_X34Y45.CE      net (fanout=59)       4.619   b2tt_ins/map_decode/map_is/map_iscan/_n0430_inv
    SLICE_X34Y45.CLK     Tceck                 0.335   b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8<127>
                                                       b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124
    -------------------------------------------------  ---------------------------
    Total                                      7.404ns (0.985ns logic, 6.419ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point b2tt_ins/map_decode/map_tr/cnt_trig_31 (SLICE_X54Y104.CE), 101 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_is/bit2_1 (FF)
  Destination:          b2tt_ins/map_decode/map_tr/cnt_trig_31 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.532ns (Levels of Logic = 5)
  Clock Path Skew:      0.019ns (1.001 - 0.982)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_is/bit2_1 to b2tt_ins/map_decode/map_tr/cnt_trig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y73.DQ      Tcko                  0.391   b2tt_ins/map_decode/bit2<1>
                                                       b2tt_ins/map_decode/map_is/bit2_1
    SLICE_X65Y75.D5      net (fanout=6)        0.539   b2tt_ins/map_decode/bit2<1>
    SLICE_X65Y75.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/map_de/Mmux_isk13
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_isk14
    SLICE_X66Y77.CX      net (fanout=1)        0.584   b2tt_ins/map_decode/map_10/map_de/Mmux_isk13
    SLICE_X66Y77.CMUX    Tcxc                  0.163   b2tt_ins/map_decode/map_10/sig_isk
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_isk15
    SLICE_X66Y83.A6      net (fanout=1)        0.700   b2tt_ins/map_decode/map_10/sig_isk
    SLICE_X66Y83.A       Tilo                  0.205   b2tt_ins/map_decode/map_10/buf_isk
                                                       b2tt_ins/map_decode/map_10/isk1
    SLICE_X59Y93.C6      net (fanout=18)       1.621   b2tt_ins/map_decode/isk
    SLICE_X59Y93.C       Tilo                  0.259   b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2
                                                       b2tt_ins/map_decode/map_tr/sig_trgoctet1
    SLICE_X57Y99.A6      net (fanout=5)        1.084   b2tt_ins/map_decode/map_tr/sig_trgoctet
    SLICE_X57Y99.A       Tilo                  0.259   b2tt_trgout
                                                       b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3
    SLICE_X54Y104.CE     net (fanout=8)        1.153   b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o
    SLICE_X54Y104.CLK    Tceck                 0.315   b2tt_ins/trgtag<31>
                                                       b2tt_ins/map_decode/map_tr/cnt_trig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.532ns (1.851ns logic, 5.681ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_0 (FF)
  Destination:          b2tt_ins/map_decode/map_tr/cnt_trig_31 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.519ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (1.001 - 0.991)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_0 to b2tt_ins/map_decode/map_tr/cnt_trig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y77.AQ      Tcko                  0.391   b2tt_ins/map_decode/bit10<3>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_0
    SLICE_X65Y75.D3      net (fanout=7)        0.526   b2tt_ins/map_decode/bit10<0>
    SLICE_X65Y75.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/map_de/Mmux_isk13
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_isk14
    SLICE_X66Y77.CX      net (fanout=1)        0.584   b2tt_ins/map_decode/map_10/map_de/Mmux_isk13
    SLICE_X66Y77.CMUX    Tcxc                  0.163   b2tt_ins/map_decode/map_10/sig_isk
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_isk15
    SLICE_X66Y83.A6      net (fanout=1)        0.700   b2tt_ins/map_decode/map_10/sig_isk
    SLICE_X66Y83.A       Tilo                  0.205   b2tt_ins/map_decode/map_10/buf_isk
                                                       b2tt_ins/map_decode/map_10/isk1
    SLICE_X59Y93.C6      net (fanout=18)       1.621   b2tt_ins/map_decode/isk
    SLICE_X59Y93.C       Tilo                  0.259   b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2
                                                       b2tt_ins/map_decode/map_tr/sig_trgoctet1
    SLICE_X57Y99.A6      net (fanout=5)        1.084   b2tt_ins/map_decode/map_tr/sig_trgoctet
    SLICE_X57Y99.A       Tilo                  0.259   b2tt_trgout
                                                       b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3
    SLICE_X54Y104.CE     net (fanout=8)        1.153   b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o
    SLICE_X54Y104.CLK    Tceck                 0.315   b2tt_ins/trgtag<31>
                                                       b2tt_ins/map_decode/map_tr/cnt_trig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (1.851ns logic, 5.668ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_6 (FF)
  Destination:          b2tt_ins/map_decode/map_tr/cnt_trig_31 (FF)
  Requirement:          7.861ns
  Data Path Delay:      7.518ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (1.001 - 0.991)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_6 to b2tt_ins/map_decode/map_tr/cnt_trig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y77.CQ      Tcko                  0.447   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_6
    SLICE_X63Y78.A4      net (fanout=10)       1.117   b2tt_ins/map_decode/bit10<6>
    SLICE_X63Y78.A       Tilo                  0.259   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X63Y78.C2      net (fanout=3)        0.433   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X63Y78.C       Tilo                  0.259   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X60Y84.D6      net (fanout=1)        0.713   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X60Y84.D       Tilo                  0.203   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X59Y93.C5      net (fanout=23)       1.017   b2tt_ins/map_decode/octet<7>
    SLICE_X59Y93.C       Tilo                  0.259   b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2
                                                       b2tt_ins/map_decode/map_tr/sig_trgoctet1
    SLICE_X57Y99.A6      net (fanout=5)        1.084   b2tt_ins/map_decode/map_tr/sig_trgoctet
    SLICE_X57Y99.A       Tilo                  0.259   b2tt_trgout
                                                       b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3
    SLICE_X54Y104.CE     net (fanout=8)        1.153   b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o
    SLICE_X54Y104.CLK    Tceck                 0.315   b2tt_ins/trgtag<31>
                                                       b2tt_ins/map_decode/map_tr/cnt_trig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (2.001ns logic, 5.517ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" TS_TTD_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (SLICE_X95Y148.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y148.BQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST
    SLICE_X95Y148.SR     net (fanout=2)        0.134   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<5>
    SLICE_X95Y148.CLK    Tcksr       (-Th)     0.138   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (0.060ns logic, 0.134ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i (GTPA1_DUAL_X0Y1.TXDATA05), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13 (FF)
  Destination:          aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.299 - 0.244)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13 to aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X32Y177.CQ           Tcko                  0.384   aurora_ins/klm_aurora_ins/tx_data_i<5>
                                                             aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13
    GTPA1_DUAL_X0Y1.TXDATA05   net (fanout=2)        0.914   aurora_ins/klm_aurora_ins/tx_data_i<5>
    GTPA1_DUAL_X0Y1.TXUSRCLK20 Tgtpckc_TXDATA(-Th)     1.000   aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i
                                                             aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i
    -------------------------------------------------------  ---------------------------
    Total                                            0.298ns (-0.616ns logic, 0.914ns route)
                                                             (-206.7% logic, 306.7% route)

--------------------------------------------------------------------------------

Paths for end point run_ctrl_ins/Mshreg_data_q2_0 (SLICE_X56Y190.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/rcl_data_0 (FF)
  Destination:          run_ctrl_ins/Mshreg_data_q2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/rcl_data_0 to run_ctrl_ins/Mshreg_data_q2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y190.AQ     Tcko                  0.198   rcl_data<3>
                                                       conc_intfc_ins/rcl_data_0
    SLICE_X56Y190.AI     net (fanout=1)        0.017   rcl_data<0>
    SLICE_X56Y190.CLK    Tdh         (-Th)    -0.030   ctrl_regs<0><3>
                                                       run_ctrl_ins/Mshreg_data_q2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.228ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" TS_TTD_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 4.736ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_GCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00
  Location pin: GTPA1_DUAL_X0Y1.GCLK00
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_TTD_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TTD_CLK                     |      7.861ns|      3.334ns|      7.832ns|            0|            0|            0|       134102|
| TS_TDC_2X                     |     15.722ns|      9.172ns|          N/A|            0|            0|        32514|            0|
| TS_b2tt_ins_gen_useextclk0_map|      7.861ns|      1.730ns|          N/A|            0|            0|            0|            0|
| _clk_sig_xcm127b              |             |             |             |             |             |             |             |
| TS_b2tt_ins_gen_useextclk0_map|      3.930ns|      3.916ns|          N/A|            0|            0|         4796|            0|
| _clk_sig_xcm254               |             |             |             |             |             |             |             |
| TS_b2tt_ins_rawclk            |      7.861ns|      7.622ns|          N/A|            0|            0|        96792|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.861ns|      6.250ns|      7.832ns|            0|            0|            0|           41|
| TS_SYS_CLK2X                  |      3.930ns|      3.916ns|      3.178ns|            0|            0|            0|           41|
|  TS_CCD_TDC2SYS               |      3.930ns|      3.178ns|          N/A|            0|            0|           31|            0|
|  TS_CCD_SYS2TDC               |      3.930ns|      1.438ns|          N/A|            0|            0|           10|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ttdclkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ttdclkn        |    9.172|         |         |         |
ttdclkp        |    9.172|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ttdclkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ttdclkn        |    9.172|         |         |         |
ttdclkp        |    9.172|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 140608 paths, 0 nets, and 19958 connections

Design statistics:
   Minimum period: 1791.666ns{1}   (Maximum frequency:   0.558MHz)
   Maximum path delay from/to any node:   9.172ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 23 18:43:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 491 MB



