# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_micro.ip_user_files/bd/memory_ip/ip/memory_ip_blk_mem_gen_0_1/sim/memory_ip_blk_mem_gen_0_1.v" \
"../../../../project_micro.ip_user_files/bd/memory_ip/ip/memory_ip_MemBlock0_0/sim/memory_ip_MemBlock0_0.v" \
"../../../../project_micro.ip_user_files/bd/memory_ip/ip/memory_ip_MemBlock0_1/sim/memory_ip_MemBlock0_1.v" \
"../../../../project_micro.ip_user_files/bd/memory_ip/ip/memory_ip_MemBlock0_2/sim/memory_ip_MemBlock0_2.v" \
"../../../../project_micro.ip_user_files/bd/memory_ip/sim/memory_ip.v" \
"../../../../project_micro.ip_user_files/bd/RegFileIP/ip/RegFileIP_blk_mem_gen_0_0/sim/RegFileIP_blk_mem_gen_0_0.v" \
"../../../../project_micro.ip_user_files/bd/RegFileIP/ip/RegFileIP_blk_mem_gen_0_1/sim/RegFileIP_blk_mem_gen_0_1.v" \
"../../../../project_micro.ip_user_files/bd/RegFileIP/sim/RegFileIP.v" \
"../../../../project_micro.srcs/sources_1/new/RegFileHandler.v" \
"../../../../project_micro.srcs/sources_1/new/alu.v" \
"../../../../project_micro.srcs/sources_1/new/bus.v" \
"../../../../project_micro.srcs/sources_1/new/checkCond.v" \
"../../../../project_micro.srcs/sources_1/new/controlunit.v" \
"../../../../project_micro.srcs/sources_1/new/cpu.v" \
"../../../../project_micro.srcs/sources_1/new/datapathBh.v" \
"../../../../project_micro.srcs/sources_1/new/dmaController.v" \
"../../../../project_micro.srcs/sources_1/new/interruptController.v" \
"../../../../project_micro.srcs/sources_1/new/memoryWrapper.v" \
"../../../../project_micro.srcs/sources_1/new/top.v" \
"../../../../project_micro.srcs/sim_1/new/topTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
