// Seed: 324597400
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  assign id_2 = id_2;
  logic id_3;
  logic id_5;
  if (id_5)
    type_1 id_6 (
        .id_0(1),
        .id_1(1)
    );
  else logic id_7;
endmodule
`define pp_3 0
module module_1 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  assign id_1 = id_0;
  assign id_1 = 1;
  type_5(
      .id_0(id_2), .id_1(1), .id_2(id_2)
  );
  logic id_3;
  type_7(
      1, 1, id_4
  );
  assign #1 id_4 = 1 & id_0;
endmodule
