// Seed: 2307950705
module module_0;
  id_2(
      .id_0(id_3), .id_1(id_3), .id_2(id_1), .id_3(1)
  );
  wire id_4;
  assign id_1 = id_2;
  logic [7:0] id_5 = id_5[1];
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input uwire id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wire id_7
);
  assign id_0 = 1'd0;
  module_0();
endmodule
