# Multicycle-Datapath
Verilog: 16-Bit Byte Addressable Multi-Cycle Datapath
