
ubuntu-preinstalled/ssh:     file format elf32-littlearm


Disassembly of section .init:

00005720 <.init>:
    5720:	push	{r3, lr}
    5724:	bl	9c88 <__read_chk@plt+0x3224>
    5728:	pop	{r3, pc}

Disassembly of section .plt:

0000572c <gss_create_empty_oid_set@plt-0x14>:
    572c:	push	{lr}		; (str lr, [sp, #-4]!)
    5730:	ldr	lr, [pc, #4]	; 573c <gss_create_empty_oid_set@plt-0x4>
    5734:	add	lr, pc, lr
    5738:	ldr	pc, [lr, #8]!
    573c:	andeq	r0, r9, r8, asr #2

00005740 <gss_create_empty_oid_set@plt>:
    5740:	add	ip, pc, #0, 12
    5744:	add	ip, ip, #144, 20	; 0x90000
    5748:	ldr	pc, [ip, #328]!	; 0x148

0000574c <deflateInit_@plt>:
    574c:	add	ip, pc, #0, 12
    5750:	add	ip, ip, #144, 20	; 0x90000
    5754:	ldr	pc, [ip, #320]!	; 0x140

00005758 <DSA_set0_key@plt>:
    5758:	add	ip, pc, #0, 12
    575c:	add	ip, ip, #144, 20	; 0x90000
    5760:	ldr	pc, [ip, #312]!	; 0x138

00005764 <EC_KEY_set_private_key@plt>:
    5764:	add	ip, pc, #0, 12
    5768:	add	ip, ip, #144, 20	; 0x90000
    576c:	ldr	pc, [ip, #304]!	; 0x130

00005770 <strndup@plt>:
    5770:	add	ip, pc, #0, 12
    5774:	add	ip, ip, #144, 20	; 0x90000
    5778:	ldr	pc, [ip, #296]!	; 0x128

0000577c <OPENSSL_init_crypto@plt>:
    577c:			; <UNDEFINED> instruction: 0xe7fd4778
    5780:	add	ip, pc, #0, 12
    5784:	add	ip, ip, #144, 20	; 0x90000
    5788:	ldr	pc, [ip, #284]!	; 0x11c

0000578c <getpwnam@plt>:
    578c:	add	ip, pc, #0, 12
    5790:	add	ip, ip, #144, 20	; 0x90000
    5794:	ldr	pc, [ip, #276]!	; 0x114

00005798 <localtime_r@plt>:
    5798:	add	ip, pc, #0, 12
    579c:	add	ip, ip, #144, 20	; 0x90000
    57a0:	ldr	pc, [ip, #268]!	; 0x10c

000057a4 <BN_bin2bn@plt>:
    57a4:	add	ip, pc, #0, 12
    57a8:	add	ip, ip, #144, 20	; 0x90000
    57ac:	ldr	pc, [ip, #260]!	; 0x104

000057b0 <popen@plt>:
    57b0:	add	ip, pc, #0, 12
    57b4:	add	ip, ip, #144, 20	; 0x90000
    57b8:	ldr	pc, [ip, #252]!	; 0xfc

000057bc <BIO_free@plt>:
    57bc:	add	ip, pc, #0, 12
    57c0:	add	ip, ip, #144, 20	; 0x90000
    57c4:	ldr	pc, [ip, #244]!	; 0xf4

000057c8 <RSA_public_decrypt@plt>:
    57c8:	add	ip, pc, #0, 12
    57cc:	add	ip, ip, #144, 20	; 0x90000
    57d0:	ldr	pc, [ip, #236]!	; 0xec

000057d4 <gss_compare_name@plt>:
    57d4:	add	ip, pc, #0, 12
    57d8:	add	ip, ip, #144, 20	; 0x90000
    57dc:	ldr	pc, [ip, #228]!	; 0xe4

000057e0 <strsignal@plt>:
    57e0:	add	ip, pc, #0, 12
    57e4:	add	ip, ip, #144, 20	; 0x90000
    57e8:	ldr	pc, [ip, #220]!	; 0xdc

000057ec <getpid@plt>:
    57ec:	add	ip, pc, #0, 12
    57f0:	add	ip, ip, #144, 20	; 0x90000
    57f4:	ldr	pc, [ip, #212]!	; 0xd4

000057f8 <__memcpy_chk@plt>:
    57f8:	add	ip, pc, #0, 12
    57fc:	add	ip, ip, #144, 20	; 0x90000
    5800:	ldr	pc, [ip, #204]!	; 0xcc

00005804 <dirfd@plt>:
    5804:	add	ip, pc, #0, 12
    5808:	add	ip, ip, #144, 20	; 0x90000
    580c:	ldr	pc, [ip, #196]!	; 0xc4

00005810 <dlerror@plt>:
    5810:	add	ip, pc, #0, 12
    5814:	add	ip, ip, #144, 20	; 0x90000
    5818:	ldr	pc, [ip, #188]!	; 0xbc

0000581c <gettimeofday@plt>:
    581c:	add	ip, pc, #0, 12
    5820:	add	ip, ip, #144, 20	; 0x90000
    5824:	ldr	pc, [ip, #180]!	; 0xb4

00005828 <DH_get0_key@plt>:
    5828:	add	ip, pc, #0, 12
    582c:	add	ip, ip, #144, 20	; 0x90000
    5830:	ldr	pc, [ip, #172]!	; 0xac

00005834 <BN_value_one@plt>:
    5834:	add	ip, pc, #0, 12
    5838:	add	ip, ip, #144, 20	; 0x90000
    583c:	ldr	pc, [ip, #164]!	; 0xa4

00005840 <EC_KEY_dup@plt>:
    5840:	add	ip, pc, #0, 12
    5844:	add	ip, ip, #144, 20	; 0x90000
    5848:	ldr	pc, [ip, #156]!	; 0x9c

0000584c <cfsetospeed@plt>:
    584c:	add	ip, pc, #0, 12
    5850:	add	ip, ip, #144, 20	; 0x90000
    5854:	ldr	pc, [ip, #148]!	; 0x94

00005858 <matchpathcon@plt>:
    5858:	add	ip, pc, #0, 12
    585c:	add	ip, ip, #144, 20	; 0x90000
    5860:	ldr	pc, [ip, #140]!	; 0x8c

00005864 <socketpair@plt>:
    5864:	add	ip, pc, #0, 12
    5868:	add	ip, ip, #144, 20	; 0x90000
    586c:	ldr	pc, [ip, #132]!	; 0x84

00005870 <getsockopt@plt>:
    5870:	add	ip, pc, #0, 12
    5874:	add	ip, ip, #144, 20	; 0x90000
    5878:	ldr	pc, [ip, #124]!	; 0x7c

0000587c <DSA_get0_key@plt>:
    587c:	add	ip, pc, #0, 12
    5880:	add	ip, ip, #144, 20	; 0x90000
    5884:	ldr	pc, [ip, #116]!	; 0x74

00005888 <strcasecmp@plt>:
    5888:	add	ip, pc, #0, 12
    588c:	add	ip, ip, #144, 20	; 0x90000
    5890:	ldr	pc, [ip, #108]!	; 0x6c

00005894 <strnlen@plt>:
    5894:	add	ip, pc, #0, 12
    5898:	add	ip, ip, #144, 20	; 0x90000
    589c:	ldr	pc, [ip, #100]!	; 0x64

000058a0 <EVP_PKEY_get1_DSA@plt>:
    58a0:	add	ip, pc, #0, 12
    58a4:	add	ip, ip, #144, 20	; 0x90000
    58a8:	ldr	pc, [ip, #92]!	; 0x5c

000058ac <fdopen@plt>:
    58ac:	add	ip, pc, #0, 12
    58b0:	add	ip, ip, #144, 20	; 0x90000
    58b4:	ldr	pc, [ip, #84]!	; 0x54

000058b8 <BN_dup@plt>:
    58b8:	add	ip, pc, #0, 12
    58bc:	add	ip, ip, #144, 20	; 0x90000
    58c0:	ldr	pc, [ip, #76]!	; 0x4c

000058c4 <BIO_new@plt>:
    58c4:	add	ip, pc, #0, 12
    58c8:	add	ip, ip, #144, 20	; 0x90000
    58cc:	ldr	pc, [ip, #68]!	; 0x44

000058d0 <getsid@plt>:
    58d0:	add	ip, pc, #0, 12
    58d4:	add	ip, ip, #144, 20	; 0x90000
    58d8:	ldr	pc, [ip, #60]!	; 0x3c

000058dc <freeaddrinfo@plt>:
    58dc:	add	ip, pc, #0, 12
    58e0:	add	ip, ip, #144, 20	; 0x90000
    58e4:	ldr	pc, [ip, #52]!	; 0x34

000058e8 <EC_POINT_clear_free@plt>:
    58e8:	add	ip, pc, #0, 12
    58ec:	add	ip, ip, #144, 20	; 0x90000
    58f0:	ldr	pc, [ip, #44]!	; 0x2c

000058f4 <strtol@plt>:
    58f4:	add	ip, pc, #0, 12
    58f8:	add	ip, ip, #144, 20	; 0x90000
    58fc:	ldr	pc, [ip, #36]!	; 0x24

00005900 <free@plt>:
    5900:			; <UNDEFINED> instruction: 0xe7fd4778
    5904:	add	ip, pc, #0, 12
    5908:	add	ip, ip, #144, 20	; 0x90000
    590c:	ldr	pc, [ip, #24]!

00005910 <__getdelim@plt>:
    5910:	add	ip, pc, #0, 12
    5914:	add	ip, ip, #144, 20	; 0x90000
    5918:	ldr	pc, [ip, #16]!

0000591c <o2i_ECPublicKey@plt>:
    591c:	add	ip, pc, #0, 12
    5920:	add	ip, ip, #144, 20	; 0x90000
    5924:	ldr	pc, [ip, #8]!

00005928 <DSA_SIG_set0@plt>:
    5928:	add	ip, pc, #0, 12
    592c:	add	ip, ip, #144, 20	; 0x90000
    5930:	ldr	pc, [ip, #0]!

00005934 <getaddrinfo@plt>:
    5934:	add	ip, pc, #0, 12
    5938:	add	ip, ip, #585728	; 0x8f000
    593c:	ldr	pc, [ip, #4088]!	; 0xff8

00005940 <EC_POINT_free@plt>:
    5940:	add	ip, pc, #0, 12
    5944:	add	ip, ip, #585728	; 0x8f000
    5948:	ldr	pc, [ip, #4080]!	; 0xff0

0000594c <RAND_status@plt>:
    594c:	add	ip, pc, #0, 12
    5950:	add	ip, ip, #585728	; 0x8f000
    5954:	ldr	pc, [ip, #4072]!	; 0xfe8

00005958 <BN_sub@plt>:
    5958:	add	ip, pc, #0, 12
    595c:	add	ip, ip, #585728	; 0x8f000
    5960:	ldr	pc, [ip, #4064]!	; 0xfe0

00005964 <__res_state@plt>:
    5964:	add	ip, pc, #0, 12
    5968:	add	ip, ip, #585728	; 0x8f000
    596c:	ldr	pc, [ip, #4056]!	; 0xfd8

00005970 <__xstat64@plt>:
    5970:	add	ip, pc, #0, 12
    5974:	add	ip, ip, #585728	; 0x8f000
    5978:	ldr	pc, [ip, #4048]!	; 0xfd0

0000597c <qsort@plt>:
    597c:	add	ip, pc, #0, 12
    5980:	add	ip, ip, #585728	; 0x8f000
    5984:	ldr	pc, [ip, #4040]!	; 0xfc8

00005988 <RSA_set_ex_data@plt>:
    5988:	add	ip, pc, #0, 12
    598c:	add	ip, ip, #585728	; 0x8f000
    5990:	ldr	pc, [ip, #4032]!	; 0xfc0

00005994 <EVP_PKEY_set1_EC_KEY@plt>:
    5994:	add	ip, pc, #0, 12
    5998:	add	ip, ip, #585728	; 0x8f000
    599c:	ldr	pc, [ip, #4024]!	; 0xfb8

000059a0 <AES_encrypt@plt>:
    59a0:	add	ip, pc, #0, 12
    59a4:	add	ip, ip, #585728	; 0x8f000
    59a8:	ldr	pc, [ip, #4016]!	; 0xfb0

000059ac <X509_free@plt>:
    59ac:	add	ip, pc, #0, 12
    59b0:	add	ip, ip, #585728	; 0x8f000
    59b4:	ldr	pc, [ip, #4008]!	; 0xfa8

000059b8 <getcon@plt>:
    59b8:	add	ip, pc, #0, 12
    59bc:	add	ip, ip, #585728	; 0x8f000
    59c0:	ldr	pc, [ip, #4000]!	; 0xfa0

000059c4 <strncmp@plt>:
    59c4:	add	ip, pc, #0, 12
    59c8:	add	ip, ip, #585728	; 0x8f000
    59cc:	ldr	pc, [ip, #3992]!	; 0xf98

000059d0 <EVP_Digest@plt>:
    59d0:	add	ip, pc, #0, 12
    59d4:	add	ip, ip, #585728	; 0x8f000
    59d8:	ldr	pc, [ip, #3984]!	; 0xf90

000059dc <mbtowc@plt>:
    59dc:	add	ip, pc, #0, 12
    59e0:	add	ip, ip, #585728	; 0x8f000
    59e4:	ldr	pc, [ip, #3976]!	; 0xf88

000059e8 <__explicit_bzero_chk@plt>:
    59e8:			; <UNDEFINED> instruction: 0xe7fd4778
    59ec:	add	ip, pc, #0, 12
    59f0:	add	ip, ip, #585728	; 0x8f000
    59f4:	ldr	pc, [ip, #3964]!	; 0xf7c

000059f8 <DSA_get0_pqg@plt>:
    59f8:	add	ip, pc, #0, 12
    59fc:	add	ip, ip, #585728	; 0x8f000
    5a00:	ldr	pc, [ip, #3956]!	; 0xf74

00005a04 <RSA_get0_key@plt>:
    5a04:	add	ip, pc, #0, 12
    5a08:	add	ip, ip, #585728	; 0x8f000
    5a0c:	ldr	pc, [ip, #3948]!	; 0xf6c

00005a10 <getppid@plt>:
    5a10:	add	ip, pc, #0, 12
    5a14:	add	ip, ip, #585728	; 0x8f000
    5a18:	ldr	pc, [ip, #3940]!	; 0xf64

00005a1c <getseuserbyname@plt>:
    5a1c:	add	ip, pc, #0, 12
    5a20:	add	ip, ip, #585728	; 0x8f000
    5a24:	ldr	pc, [ip, #3932]!	; 0xf5c

00005a28 <EC_KEY_generate_key@plt>:
    5a28:	add	ip, pc, #0, 12
    5a2c:	add	ip, ip, #585728	; 0x8f000
    5a30:	ldr	pc, [ip, #3924]!	; 0xf54

00005a34 <strcspn@plt>:
    5a34:	add	ip, pc, #0, 12
    5a38:	add	ip, ip, #585728	; 0x8f000
    5a3c:	ldr	pc, [ip, #3916]!	; 0xf4c

00005a40 <_getlong@plt>:
    5a40:	add	ip, pc, #0, 12
    5a44:	add	ip, ip, #585728	; 0x8f000
    5a48:	ldr	pc, [ip, #3908]!	; 0xf44

00005a4c <ECDSA_SIG_set0@plt>:
    5a4c:	add	ip, pc, #0, 12
    5a50:	add	ip, ip, #585728	; 0x8f000
    5a54:	ldr	pc, [ip, #3900]!	; 0xf3c

00005a58 <RAND_bytes@plt>:
    5a58:	add	ip, pc, #0, 12
    5a5c:	add	ip, ip, #585728	; 0x8f000
    5a60:	ldr	pc, [ip, #3892]!	; 0xf34

00005a64 <EVP_CIPHER_CTX_iv_length@plt>:
    5a64:			; <UNDEFINED> instruction: 0xe7fd4778
    5a68:	add	ip, pc, #0, 12
    5a6c:	add	ip, ip, #585728	; 0x8f000
    5a70:	ldr	pc, [ip, #3880]!	; 0xf28

00005a74 <deflate@plt>:
    5a74:	add	ip, pc, #0, 12
    5a78:	add	ip, ip, #585728	; 0x8f000
    5a7c:	ldr	pc, [ip, #3872]!	; 0xf20

00005a80 <EC_GROUP_get_order@plt>:
    5a80:	add	ip, pc, #0, 12
    5a84:	add	ip, ip, #585728	; 0x8f000
    5a88:	ldr	pc, [ip, #3864]!	; 0xf18

00005a8c <CRYPTO_get_ex_new_index@plt>:
    5a8c:	add	ip, pc, #0, 12
    5a90:	add	ip, ip, #585728	; 0x8f000
    5a94:	ldr	pc, [ip, #3856]!	; 0xf10

00005a98 <closedir@plt>:
    5a98:	add	ip, pc, #0, 12
    5a9c:	add	ip, ip, #585728	; 0x8f000
    5aa0:	ldr	pc, [ip, #3848]!	; 0xf08

00005aa4 <inet_ntop@plt>:
    5aa4:	add	ip, pc, #0, 12
    5aa8:	add	ip, ip, #585728	; 0x8f000
    5aac:	ldr	pc, [ip, #3840]!	; 0xf00

00005ab0 <EC_GROUP_new_by_curve_name@plt>:
    5ab0:	add	ip, pc, #0, 12
    5ab4:	add	ip, ip, #585728	; 0x8f000
    5ab8:	ldr	pc, [ip, #3832]!	; 0xef8

00005abc <exit@plt>:
    5abc:	add	ip, pc, #0, 12
    5ac0:	add	ip, ip, #585728	; 0x8f000
    5ac4:	ldr	pc, [ip, #3824]!	; 0xef0

00005ac8 <EC_POINT_oct2point@plt>:
    5ac8:	add	ip, pc, #0, 12
    5acc:	add	ip, ip, #585728	; 0x8f000
    5ad0:	ldr	pc, [ip, #3816]!	; 0xee8

00005ad4 <strerror@plt>:
    5ad4:			; <UNDEFINED> instruction: 0xe7fd4778
    5ad8:	add	ip, pc, #0, 12
    5adc:	add	ip, ip, #585728	; 0x8f000
    5ae0:	ldr	pc, [ip, #3804]!	; 0xedc

00005ae4 <EVP_aes_128_cbc@plt>:
    5ae4:	add	ip, pc, #0, 12
    5ae8:	add	ip, ip, #585728	; 0x8f000
    5aec:	ldr	pc, [ip, #3796]!	; 0xed4

00005af0 <EVP_DigestInit_ex@plt>:
    5af0:	add	ip, pc, #0, 12
    5af4:	add	ip, ip, #585728	; 0x8f000
    5af8:	ldr	pc, [ip, #3788]!	; 0xecc

00005afc <RSA_set0_crt_params@plt>:
    5afc:	add	ip, pc, #0, 12
    5b00:	add	ip, ip, #585728	; 0x8f000
    5b04:	ldr	pc, [ip, #3780]!	; 0xec4

00005b08 <dirname@plt>:
    5b08:	add	ip, pc, #0, 12
    5b0c:	add	ip, ip, #585728	; 0x8f000
    5b10:	ldr	pc, [ip, #3772]!	; 0xebc

00005b14 <PEM_write_bio_DSAPrivateKey@plt>:
    5b14:	add	ip, pc, #0, 12
    5b18:	add	ip, ip, #585728	; 0x8f000
    5b1c:	ldr	pc, [ip, #3764]!	; 0xeb4

00005b20 <EVP_PKEY_set1_RSA@plt>:
    5b20:	add	ip, pc, #0, 12
    5b24:	add	ip, ip, #585728	; 0x8f000
    5b28:	ldr	pc, [ip, #3756]!	; 0xeac

00005b2c <cfgetispeed@plt>:
    5b2c:	add	ip, pc, #0, 12
    5b30:	add	ip, ip, #585728	; 0x8f000
    5b34:	ldr	pc, [ip, #3748]!	; 0xea4

00005b38 <gss_release_buffer@plt>:
    5b38:	add	ip, pc, #0, 12
    5b3c:	add	ip, ip, #585728	; 0x8f000
    5b40:	ldr	pc, [ip, #3740]!	; 0xe9c

00005b44 <__vsnprintf_chk@plt>:
    5b44:	add	ip, pc, #0, 12
    5b48:	add	ip, ip, #585728	; 0x8f000
    5b4c:	ldr	pc, [ip, #3732]!	; 0xe94

00005b50 <dlclose@plt>:
    5b50:			; <UNDEFINED> instruction: 0xe7fd4778
    5b54:	add	ip, pc, #0, 12
    5b58:	add	ip, ip, #585728	; 0x8f000
    5b5c:	ldr	pc, [ip, #3720]!	; 0xe88

00005b60 <EVP_MD_block_size@plt>:
    5b60:			; <UNDEFINED> instruction: 0xe7fd4778
    5b64:	add	ip, pc, #0, 12
    5b68:	add	ip, ip, #585728	; 0x8f000
    5b6c:	ldr	pc, [ip, #3708]!	; 0xe7c

00005b70 <RSA_size@plt>:
    5b70:	add	ip, pc, #0, 12
    5b74:	add	ip, ip, #585728	; 0x8f000
    5b78:	ldr	pc, [ip, #3700]!	; 0xe74

00005b7c <d2i_ASN1_OCTET_STRING@plt>:
    5b7c:	add	ip, pc, #0, 12
    5b80:	add	ip, ip, #585728	; 0x8f000
    5b84:	ldr	pc, [ip, #3692]!	; 0xe6c

00005b88 <getpeername@plt>:
    5b88:	add	ip, pc, #0, 12
    5b8c:	add	ip, ip, #585728	; 0x8f000
    5b90:	ldr	pc, [ip, #3684]!	; 0xe64

00005b94 <feof@plt>:
    5b94:	add	ip, pc, #0, 12
    5b98:	add	ip, ip, #585728	; 0x8f000
    5b9c:	ldr	pc, [ip, #3676]!	; 0xe5c

00005ba0 <puts@plt>:
    5ba0:	add	ip, pc, #0, 12
    5ba4:	add	ip, ip, #585728	; 0x8f000
    5ba8:	ldr	pc, [ip, #3668]!	; 0xe54

00005bac <perror@plt>:
    5bac:			; <UNDEFINED> instruction: 0xe7fd4778
    5bb0:	add	ip, pc, #0, 12
    5bb4:	add	ip, ip, #585728	; 0x8f000
    5bb8:	ldr	pc, [ip, #3656]!	; 0xe48

00005bbc <RSA_get_ex_data@plt>:
    5bbc:	add	ip, pc, #0, 12
    5bc0:	add	ip, ip, #585728	; 0x8f000
    5bc4:	ldr	pc, [ip, #3648]!	; 0xe40

00005bc8 <string_to_security_class@plt>:
    5bc8:	add	ip, pc, #0, 12
    5bcc:	add	ip, ip, #585728	; 0x8f000
    5bd0:	ldr	pc, [ip, #3640]!	; 0xe38

00005bd4 <getgrgid@plt>:
    5bd4:	add	ip, pc, #0, 12
    5bd8:	add	ip, ip, #585728	; 0x8f000
    5bdc:	ldr	pc, [ip, #3632]!	; 0xe30

00005be0 <EC_GROUP_set_asn1_flag@plt>:
    5be0:	add	ip, pc, #0, 12
    5be4:	add	ip, ip, #585728	; 0x8f000
    5be8:	ldr	pc, [ip, #3624]!	; 0xe28

00005bec <BN_set_flags@plt>:
    5bec:	add	ip, pc, #0, 12
    5bf0:	add	ip, ip, #585728	; 0x8f000
    5bf4:	ldr	pc, [ip, #3616]!	; 0xe20

00005bf8 <strtoll@plt>:
    5bf8:	add	ip, pc, #0, 12
    5bfc:	add	ip, ip, #585728	; 0x8f000
    5c00:	ldr	pc, [ip, #3608]!	; 0xe18

00005c04 <nl_langinfo@plt>:
    5c04:	add	ip, pc, #0, 12
    5c08:	add	ip, ip, #585728	; 0x8f000
    5c0c:	ldr	pc, [ip, #3600]!	; 0xe10

00005c10 <security_compute_relabel@plt>:
    5c10:	add	ip, pc, #0, 12
    5c14:	add	ip, ip, #585728	; 0x8f000
    5c18:	ldr	pc, [ip, #3592]!	; 0xe08

00005c1c <EC_METHOD_get_field_type@plt>:
    5c1c:	add	ip, pc, #0, 12
    5c20:	add	ip, ip, #585728	; 0x8f000
    5c24:	ldr	pc, [ip, #3584]!	; 0xe00

00005c28 <getpwuid@plt>:
    5c28:	add	ip, pc, #0, 12
    5c2c:	add	ip, ip, #585728	; 0x8f000
    5c30:	ldr	pc, [ip, #3576]!	; 0xdf8

00005c34 <DSA_SIG_free@plt>:
    5c34:	add	ip, pc, #0, 12
    5c38:	add	ip, ip, #585728	; 0x8f000
    5c3c:	ldr	pc, [ip, #3568]!	; 0xdf0

00005c40 <X509_get_pubkey@plt>:
    5c40:	add	ip, pc, #0, 12
    5c44:	add	ip, ip, #585728	; 0x8f000
    5c48:	ldr	pc, [ip, #3560]!	; 0xde8

00005c4c <ERR_get_error@plt>:
    5c4c:	add	ip, pc, #0, 12
    5c50:	add	ip, ip, #585728	; 0x8f000
    5c54:	ldr	pc, [ip, #3552]!	; 0xde0

00005c58 <gss_display_status@plt>:
    5c58:	add	ip, pc, #0, 12
    5c5c:	add	ip, ip, #585728	; 0x8f000
    5c60:	ldr	pc, [ip, #3544]!	; 0xdd8

00005c64 <setfscreatecon@plt>:
    5c64:	add	ip, pc, #0, 12
    5c68:	add	ip, ip, #585728	; 0x8f000
    5c6c:	ldr	pc, [ip, #3536]!	; 0xdd0

00005c70 <deflateEnd@plt>:
    5c70:	add	ip, pc, #0, 12
    5c74:	add	ip, ip, #585728	; 0x8f000
    5c78:	ldr	pc, [ip, #3528]!	; 0xdc8

00005c7c <gss_init_sec_context@plt>:
    5c7c:	add	ip, pc, #0, 12
    5c80:	add	ip, ip, #585728	; 0x8f000
    5c84:	ldr	pc, [ip, #3520]!	; 0xdc0

00005c88 <DH_new@plt>:
    5c88:	add	ip, pc, #0, 12
    5c8c:	add	ip, ip, #585728	; 0x8f000
    5c90:	ldr	pc, [ip, #3512]!	; 0xdb8

00005c94 <readdir64@plt>:
    5c94:	add	ip, pc, #0, 12
    5c98:	add	ip, ip, #585728	; 0x8f000
    5c9c:	ldr	pc, [ip, #3504]!	; 0xdb0

00005ca0 <sigfillset@plt>:
    5ca0:	add	ip, pc, #0, 12
    5ca4:	add	ip, ip, #585728	; 0x8f000
    5ca8:	ldr	pc, [ip, #3496]!	; 0xda8

00005cac <EC_POINT_new@plt>:
    5cac:	add	ip, pc, #0, 12
    5cb0:	add	ip, ip, #585728	; 0x8f000
    5cb4:	ldr	pc, [ip, #3488]!	; 0xda0

00005cb8 <EC_KEY_METHOD_set_sign@plt>:
    5cb8:	add	ip, pc, #0, 12
    5cbc:	add	ip, ip, #585728	; 0x8f000
    5cc0:	ldr	pc, [ip, #3480]!	; 0xd98

00005cc4 <EC_GROUP_method_of@plt>:
    5cc4:	add	ip, pc, #0, 12
    5cc8:	add	ip, ip, #585728	; 0x8f000
    5ccc:	ldr	pc, [ip, #3472]!	; 0xd90

00005cd0 <EC_POINT_get_affine_coordinates_GFp@plt>:
    5cd0:	add	ip, pc, #0, 12
    5cd4:	add	ip, ip, #585728	; 0x8f000
    5cd8:	ldr	pc, [ip, #3464]!	; 0xd88

00005cdc <setfilecon@plt>:
    5cdc:	add	ip, pc, #0, 12
    5ce0:	add	ip, ip, #585728	; 0x8f000
    5ce4:	ldr	pc, [ip, #3456]!	; 0xd80

00005ce8 <gss_verify_mic@plt>:
    5ce8:	add	ip, pc, #0, 12
    5cec:	add	ip, ip, #585728	; 0x8f000
    5cf0:	ldr	pc, [ip, #3448]!	; 0xd78

00005cf4 <gss_acquire_cred@plt>:
    5cf4:	add	ip, pc, #0, 12
    5cf8:	add	ip, ip, #585728	; 0x8f000
    5cfc:	ldr	pc, [ip, #3440]!	; 0xd70

00005d00 <__fprintf_chk@plt>:
    5d00:	add	ip, pc, #0, 12
    5d04:	add	ip, ip, #585728	; 0x8f000
    5d08:	ldr	pc, [ip, #3432]!	; 0xd68

00005d0c <DSA_generate_key@plt>:
    5d0c:	add	ip, pc, #0, 12
    5d10:	add	ip, ip, #585728	; 0x8f000
    5d14:	ldr	pc, [ip, #3424]!	; 0xd60

00005d18 <ECDSA_do_sign@plt>:
    5d18:	add	ip, pc, #0, 12
    5d1c:	add	ip, ip, #585728	; 0x8f000
    5d20:	ldr	pc, [ip, #3416]!	; 0xd58

00005d24 <execl@plt>:
    5d24:	add	ip, pc, #0, 12
    5d28:	add	ip, ip, #585728	; 0x8f000
    5d2c:	ldr	pc, [ip, #3408]!	; 0xd50

00005d30 <OpenSSL_version_num@plt>:
    5d30:	add	ip, pc, #0, 12
    5d34:	add	ip, ip, #585728	; 0x8f000
    5d38:	ldr	pc, [ip, #3400]!	; 0xd48

00005d3c <BN_hex2bn@plt>:
    5d3c:	add	ip, pc, #0, 12
    5d40:	add	ip, ip, #585728	; 0x8f000
    5d44:	ldr	pc, [ip, #3392]!	; 0xd40

00005d48 <ERR_peek_last_error@plt>:
    5d48:	add	ip, pc, #0, 12
    5d4c:	add	ip, ip, #585728	; 0x8f000
    5d50:	ldr	pc, [ip, #3384]!	; 0xd38

00005d54 <link@plt>:
    5d54:	add	ip, pc, #0, 12
    5d58:	add	ip, ip, #585728	; 0x8f000
    5d5c:	ldr	pc, [ip, #3376]!	; 0xd30

00005d60 <strtoul@plt>:
    5d60:	add	ip, pc, #0, 12
    5d64:	add	ip, ip, #585728	; 0x8f000
    5d68:	ldr	pc, [ip, #3368]!	; 0xd28

00005d6c <nanosleep@plt>:
    5d6c:	add	ip, pc, #0, 12
    5d70:	add	ip, ip, #585728	; 0x8f000
    5d74:	ldr	pc, [ip, #3360]!	; 0xd20

00005d78 <strftime@plt>:
    5d78:	add	ip, pc, #0, 12
    5d7c:	add	ip, ip, #585728	; 0x8f000
    5d80:	ldr	pc, [ip, #3352]!	; 0xd18

00005d84 <putchar@plt>:
    5d84:			; <UNDEFINED> instruction: 0xe7fd4778
    5d88:	add	ip, pc, #0, 12
    5d8c:	add	ip, ip, #585728	; 0x8f000
    5d90:	ldr	pc, [ip, #3340]!	; 0xd0c

00005d94 <memset@plt>:
    5d94:	add	ip, pc, #0, 12
    5d98:	add	ip, ip, #585728	; 0x8f000
    5d9c:	ldr	pc, [ip, #3332]!	; 0xd04

00005da0 <__res_init@plt>:
    5da0:	add	ip, pc, #0, 12
    5da4:	add	ip, ip, #585728	; 0x8f000
    5da8:	ldr	pc, [ip, #3324]!	; 0xcfc

00005dac <__fxstat64@plt>:
    5dac:	add	ip, pc, #0, 12
    5db0:	add	ip, ip, #585728	; 0x8f000
    5db4:	ldr	pc, [ip, #3316]!	; 0xcf4

00005db8 <closelog@plt>:
    5db8:			; <UNDEFINED> instruction: 0xe7fd4778
    5dbc:	add	ip, pc, #0, 12
    5dc0:	add	ip, ip, #585728	; 0x8f000
    5dc4:	ldr	pc, [ip, #3304]!	; 0xce8

00005dc8 <strspn@plt>:
    5dc8:	add	ip, pc, #0, 12
    5dcc:	add	ip, ip, #585728	; 0x8f000
    5dd0:	ldr	pc, [ip, #3296]!	; 0xce0

00005dd4 <opendir@plt>:
    5dd4:	add	ip, pc, #0, 12
    5dd8:	add	ip, ip, #585728	; 0x8f000
    5ddc:	ldr	pc, [ip, #3288]!	; 0xcd8

00005de0 <ECDH_compute_key@plt>:
    5de0:	add	ip, pc, #0, 12
    5de4:	add	ip, ip, #585728	; 0x8f000
    5de8:	ldr	pc, [ip, #3280]!	; 0xcd0

00005dec <BN_set_word@plt>:
    5dec:	add	ip, pc, #0, 12
    5df0:	add	ip, ip, #585728	; 0x8f000
    5df4:	ldr	pc, [ip, #3272]!	; 0xcc8

00005df8 <cfsetispeed@plt>:
    5df8:	add	ip, pc, #0, 12
    5dfc:	add	ip, ip, #585728	; 0x8f000
    5e00:	ldr	pc, [ip, #3264]!	; 0xcc0

00005e04 <listen@plt>:
    5e04:	add	ip, pc, #0, 12
    5e08:	add	ip, ip, #585728	; 0x8f000
    5e0c:	ldr	pc, [ip, #3256]!	; 0xcb8

00005e10 <snprintf@plt>:
    5e10:	add	ip, pc, #0, 12
    5e14:	add	ip, ip, #585728	; 0x8f000
    5e18:	ldr	pc, [ip, #3248]!	; 0xcb0

00005e1c <getservbyname@plt>:
    5e1c:	add	ip, pc, #0, 12
    5e20:	add	ip, ip, #585728	; 0x8f000
    5e24:	ldr	pc, [ip, #3240]!	; 0xca8

00005e28 <EC_KEY_set_public_key@plt>:
    5e28:	add	ip, pc, #0, 12
    5e2c:	add	ip, ip, #585728	; 0x8f000
    5e30:	ldr	pc, [ip, #3232]!	; 0xca0

00005e34 <close@plt>:
    5e34:			; <UNDEFINED> instruction: 0xe7fd4778
    5e38:	add	ip, pc, #0, 12
    5e3c:	add	ip, ip, #585728	; 0x8f000
    5e40:	ldr	pc, [ip, #3220]!	; 0xc94

00005e44 <EVP_PKEY_new@plt>:
    5e44:	add	ip, pc, #0, 12
    5e48:	add	ip, ip, #585728	; 0x8f000
    5e4c:	ldr	pc, [ip, #3212]!	; 0xc8c

00005e50 <DSA_set0_pqg@plt>:
    5e50:	add	ip, pc, #0, 12
    5e54:	add	ip, ip, #585728	; 0x8f000
    5e58:	ldr	pc, [ip, #3204]!	; 0xc84

00005e5c <RSA_blinding_on@plt>:
    5e5c:	add	ip, pc, #0, 12
    5e60:	add	ip, ip, #585728	; 0x8f000
    5e64:	ldr	pc, [ip, #3196]!	; 0xc7c

00005e68 <is_selinux_enabled@plt>:
    5e68:	add	ip, pc, #0, 12
    5e6c:	add	ip, ip, #585728	; 0x8f000
    5e70:	ldr	pc, [ip, #3188]!	; 0xc74

00005e74 <inflate@plt>:
    5e74:	add	ip, pc, #0, 12
    5e78:	add	ip, ip, #585728	; 0x8f000
    5e7c:	ldr	pc, [ip, #3180]!	; 0xc6c

00005e80 <read@plt>:
    5e80:	add	ip, pc, #0, 12
    5e84:	add	ip, ip, #585728	; 0x8f000
    5e88:	ldr	pc, [ip, #3172]!	; 0xc64

00005e8c <abort@plt>:
    5e8c:	add	ip, pc, #0, 12
    5e90:	add	ip, ip, #585728	; 0x8f000
    5e94:	ldr	pc, [ip, #3164]!	; 0xc5c

00005e98 <DSA_generate_parameters_ex@plt>:
    5e98:	add	ip, pc, #0, 12
    5e9c:	add	ip, ip, #585728	; 0x8f000
    5ea0:	ldr	pc, [ip, #3156]!	; 0xc54

00005ea4 <poll@plt>:
    5ea4:	add	ip, pc, #0, 12
    5ea8:	add	ip, ip, #585728	; 0x8f000
    5eac:	ldr	pc, [ip, #3148]!	; 0xc4c

00005eb0 <EVP_MD_CTX_md@plt>:
    5eb0:	add	ip, pc, #0, 12
    5eb4:	add	ip, ip, #585728	; 0x8f000
    5eb8:	ldr	pc, [ip, #3140]!	; 0xc44

00005ebc <EC_KEY_free@plt>:
    5ebc:	add	ip, pc, #0, 12
    5ec0:	add	ip, ip, #585728	; 0x8f000
    5ec4:	ldr	pc, [ip, #3132]!	; 0xc3c

00005ec8 <_getshort@plt>:
    5ec8:	add	ip, pc, #0, 12
    5ecc:	add	ip, ip, #585728	; 0x8f000
    5ed0:	ldr	pc, [ip, #3124]!	; 0xc34

00005ed4 <RSA_meth_dup@plt>:
    5ed4:	add	ip, pc, #0, 12
    5ed8:	add	ip, ip, #585728	; 0x8f000
    5edc:	ldr	pc, [ip, #3116]!	; 0xc2c

00005ee0 <BIO_ctrl@plt>:
    5ee0:	add	ip, pc, #0, 12
    5ee4:	add	ip, ip, #585728	; 0x8f000
    5ee8:	ldr	pc, [ip, #3108]!	; 0xc24

00005eec <__ctype_toupper_loc@plt>:
    5eec:	add	ip, pc, #0, 12
    5ef0:	add	ip, ip, #585728	; 0x8f000
    5ef4:	ldr	pc, [ip, #3100]!	; 0xc1c

00005ef8 <recvmsg@plt>:
    5ef8:	add	ip, pc, #0, 12
    5efc:	add	ip, ip, #585728	; 0x8f000
    5f00:	ldr	pc, [ip, #3092]!	; 0xc14

00005f04 <memmove@plt>:
    5f04:	add	ip, pc, #0, 12
    5f08:	add	ip, ip, #585728	; 0x8f000
    5f0c:	ldr	pc, [ip, #3084]!	; 0xc0c

00005f10 <wcwidth@plt>:
    5f10:	add	ip, pc, #0, 12
    5f14:	add	ip, ip, #585728	; 0x8f000
    5f18:	ldr	pc, [ip, #3076]!	; 0xc04

00005f1c <DH_get0_pqg@plt>:
    5f1c:	add	ip, pc, #0, 12
    5f20:	add	ip, ip, #585728	; 0x8f000
    5f24:	ldr	pc, [ip, #3068]!	; 0xbfc

00005f28 <PEM_write_bio_PrivateKey@plt>:
    5f28:	add	ip, pc, #0, 12
    5f2c:	add	ip, ip, #585728	; 0x8f000
    5f30:	ldr	pc, [ip, #3060]!	; 0xbf4

00005f34 <strpbrk@plt>:
    5f34:	add	ip, pc, #0, 12
    5f38:	add	ip, ip, #585728	; 0x8f000
    5f3c:	ldr	pc, [ip, #3052]!	; 0xbec

00005f40 <EC_POINT_is_at_infinity@plt>:
    5f40:	add	ip, pc, #0, 12
    5f44:	add	ip, ip, #585728	; 0x8f000
    5f48:	ldr	pc, [ip, #3044]!	; 0xbe4

00005f4c <rmdir@plt>:
    5f4c:	add	ip, pc, #0, 12
    5f50:	add	ip, ip, #585728	; 0x8f000
    5f54:	ldr	pc, [ip, #3036]!	; 0xbdc

00005f58 <unlink@plt>:
    5f58:	add	ip, pc, #0, 12
    5f5c:	add	ip, ip, #585728	; 0x8f000
    5f60:	ldr	pc, [ip, #3028]!	; 0xbd4

00005f64 <get_default_context_with_level@plt>:
    5f64:	add	ip, pc, #0, 12
    5f68:	add	ip, ip, #585728	; 0x8f000
    5f6c:	ldr	pc, [ip, #3020]!	; 0xbcc

00005f70 <d2i_X509_NAME@plt>:
    5f70:	add	ip, pc, #0, 12
    5f74:	add	ip, ip, #585728	; 0x8f000
    5f78:	ldr	pc, [ip, #3012]!	; 0xbc4

00005f7c <gss_inquire_cred@plt>:
    5f7c:	add	ip, pc, #0, 12
    5f80:	add	ip, ip, #585728	; 0x8f000
    5f84:	ldr	pc, [ip, #3004]!	; 0xbbc

00005f88 <inflateInit_@plt>:
    5f88:	add	ip, pc, #0, 12
    5f8c:	add	ip, ip, #585728	; 0x8f000
    5f90:	ldr	pc, [ip, #2996]!	; 0xbb4

00005f94 <gss_release_cred@plt>:
    5f94:	add	ip, pc, #0, 12
    5f98:	add	ip, ip, #585728	; 0x8f000
    5f9c:	ldr	pc, [ip, #2988]!	; 0xbac

00005fa0 <dlopen@plt>:
    5fa0:	add	ip, pc, #0, 12
    5fa4:	add	ip, ip, #585728	; 0x8f000
    5fa8:	ldr	pc, [ip, #2980]!	; 0xba4

00005fac <kill@plt>:
    5fac:			; <UNDEFINED> instruction: 0xe7fd4778
    5fb0:	add	ip, pc, #0, 12
    5fb4:	add	ip, ip, #585728	; 0x8f000
    5fb8:	ldr	pc, [ip, #2968]!	; 0xb98

00005fbc <ioctl@plt>:
    5fbc:	add	ip, pc, #0, 12
    5fc0:	add	ip, ip, #585728	; 0x8f000
    5fc4:	ldr	pc, [ip, #2960]!	; 0xb90

00005fc8 <unsetenv@plt>:
    5fc8:	add	ip, pc, #0, 12
    5fcc:	add	ip, ip, #585728	; 0x8f000
    5fd0:	ldr	pc, [ip, #2952]!	; 0xb88

00005fd4 <dup2@plt>:
    5fd4:	add	ip, pc, #0, 12
    5fd8:	add	ip, ip, #585728	; 0x8f000
    5fdc:	ldr	pc, [ip, #2944]!	; 0xb80

00005fe0 <localtime@plt>:
    5fe0:	add	ip, pc, #0, 12
    5fe4:	add	ip, ip, #585728	; 0x8f000
    5fe8:	ldr	pc, [ip, #2936]!	; 0xb78

00005fec <clock_gettime@plt>:
    5fec:	add	ip, pc, #0, 12
    5ff0:	add	ip, ip, #585728	; 0x8f000
    5ff4:	ldr	pc, [ip, #2928]!	; 0xb70

00005ff8 <system@plt>:
    5ff8:	add	ip, pc, #0, 12
    5ffc:	add	ip, ip, #585728	; 0x8f000
    6000:	ldr	pc, [ip, #2920]!	; 0xb68

00006004 <setcon@plt>:
    6004:	add	ip, pc, #0, 12
    6008:	add	ip, ip, #585728	; 0x8f000
    600c:	ldr	pc, [ip, #2912]!	; 0xb60

00006010 <inet_ntoa@plt>:
    6010:	add	ip, pc, #0, 12
    6014:	add	ip, ip, #585728	; 0x8f000
    6018:	ldr	pc, [ip, #2904]!	; 0xb58

0000601c <realloc@plt>:
    601c:	add	ip, pc, #0, 12
    6020:	add	ip, ip, #585728	; 0x8f000
    6024:	ldr	pc, [ip, #2896]!	; 0xb50

00006028 <EC_KEY_get_ex_data@plt>:
    6028:	add	ip, pc, #0, 12
    602c:	add	ip, ip, #585728	; 0x8f000
    6030:	ldr	pc, [ip, #2888]!	; 0xb48

00006034 <open64@plt>:
    6034:	add	ip, pc, #0, 12
    6038:	add	ip, ip, #585728	; 0x8f000
    603c:	ldr	pc, [ip, #2880]!	; 0xb40

00006040 <DH_compute_key@plt>:
    6040:	add	ip, pc, #0, 12
    6044:	add	ip, ip, #585728	; 0x8f000
    6048:	ldr	pc, [ip, #2872]!	; 0xb38

0000604c <ECDSA_SIG_new@plt>:
    604c:	add	ip, pc, #0, 12
    6050:	add	ip, ip, #585728	; 0x8f000
    6054:	ldr	pc, [ip, #2864]!	; 0xb30

00006058 <BN_is_negative@plt>:
    6058:	add	ip, pc, #0, 12
    605c:	add	ip, ip, #585728	; 0x8f000
    6060:	ldr	pc, [ip, #2856]!	; 0xb28

00006064 <__isoc99_sscanf@plt>:
    6064:	add	ip, pc, #0, 12
    6068:	add	ip, ip, #585728	; 0x8f000
    606c:	ldr	pc, [ip, #2848]!	; 0xb20

00006070 <EVP_PKEY_base_id@plt>:
    6070:	add	ip, pc, #0, 12
    6074:	add	ip, ip, #585728	; 0x8f000
    6078:	ldr	pc, [ip, #2840]!	; 0xb18

0000607c <BN_print_fp@plt>:
    607c:	add	ip, pc, #0, 12
    6080:	add	ip, ip, #585728	; 0x8f000
    6084:	ldr	pc, [ip, #2832]!	; 0xb10

00006088 <EVP_CIPHER_CTX_iv_noconst@plt>:
    6088:	add	ip, pc, #0, 12
    608c:	add	ip, ip, #585728	; 0x8f000
    6090:	ldr	pc, [ip, #2824]!	; 0xb08

00006094 <EC_GROUP_get_curve_name@plt>:
    6094:	add	ip, pc, #0, 12
    6098:	add	ip, ip, #585728	; 0x8f000
    609c:	ldr	pc, [ip, #2816]!	; 0xb00

000060a0 <EVP_DigestFinal_ex@plt>:
    60a0:	add	ip, pc, #0, 12
    60a4:	add	ip, ip, #585728	; 0x8f000
    60a8:	ldr	pc, [ip, #2808]!	; 0xaf8

000060ac <ENGINE_register_all_complete@plt>:
    60ac:	add	ip, pc, #0, 12
    60b0:	add	ip, ip, #585728	; 0x8f000
    60b4:	ldr	pc, [ip, #2800]!	; 0xaf0

000060b8 <EC_KEY_set_method@plt>:
    60b8:	add	ip, pc, #0, 12
    60bc:	add	ip, ip, #585728	; 0x8f000
    60c0:	ldr	pc, [ip, #2792]!	; 0xae8

000060c4 <PEM_read_bio_PrivateKey@plt>:
    60c4:	add	ip, pc, #0, 12
    60c8:	add	ip, ip, #585728	; 0x8f000
    60cc:	ldr	pc, [ip, #2784]!	; 0xae0

000060d0 <d2i_X509@plt>:
    60d0:	add	ip, pc, #0, 12
    60d4:	add	ip, ip, #585728	; 0x8f000
    60d8:	ldr	pc, [ip, #2776]!	; 0xad8

000060dc <EC_GROUP_get_degree@plt>:
    60dc:	add	ip, pc, #0, 12
    60e0:	add	ip, ip, #585728	; 0x8f000
    60e4:	ldr	pc, [ip, #2768]!	; 0xad0

000060e8 <freeifaddrs@plt>:
    60e8:	add	ip, pc, #0, 12
    60ec:	add	ip, ip, #585728	; 0x8f000
    60f0:	ldr	pc, [ip, #2760]!	; 0xac8

000060f4 <bind@plt>:
    60f4:	add	ip, pc, #0, 12
    60f8:	add	ip, ip, #585728	; 0x8f000
    60fc:	ldr	pc, [ip, #2752]!	; 0xac0

00006100 <strsep@plt>:
    6100:	add	ip, pc, #0, 12
    6104:	add	ip, ip, #585728	; 0x8f000
    6108:	ldr	pc, [ip, #2744]!	; 0xab8

0000610c <waitpid@plt>:
    610c:	add	ip, pc, #0, 12
    6110:	add	ip, ip, #585728	; 0x8f000
    6114:	ldr	pc, [ip, #2736]!	; 0xab0

00006118 <RSAPublicKey_dup@plt>:
    6118:	add	ip, pc, #0, 12
    611c:	add	ip, ip, #585728	; 0x8f000
    6120:	ldr	pc, [ip, #2728]!	; 0xaa8

00006124 <DH_set0_pqg@plt>:
    6124:	add	ip, pc, #0, 12
    6128:	add	ip, ip, #585728	; 0x8f000
    612c:	ldr	pc, [ip, #2720]!	; 0xaa0

00006130 <inflateEnd@plt>:
    6130:	add	ip, pc, #0, 12
    6134:	add	ip, ip, #585728	; 0x8f000
    6138:	ldr	pc, [ip, #2712]!	; 0xa98

0000613c <EVP_MD_CTX_copy_ex@plt>:
    613c:	add	ip, pc, #0, 12
    6140:	add	ip, ip, #585728	; 0x8f000
    6144:	ldr	pc, [ip, #2704]!	; 0xa90

00006148 <rewind@plt>:
    6148:	add	ip, pc, #0, 12
    614c:	add	ip, ip, #585728	; 0x8f000
    6150:	ldr	pc, [ip, #2696]!	; 0xa88

00006154 <EVP_CIPHER_CTX_key_length@plt>:
    6154:	add	ip, pc, #0, 12
    6158:	add	ip, ip, #585728	; 0x8f000
    615c:	ldr	pc, [ip, #2688]!	; 0xa80

00006160 <index@plt>:
    6160:	add	ip, pc, #0, 12
    6164:	add	ip, ip, #585728	; 0x8f000
    6168:	ldr	pc, [ip, #2680]!	; 0xa78

0000616c <tcsetattr@plt>:
    616c:	add	ip, pc, #0, 12
    6170:	add	ip, ip, #585728	; 0x8f000
    6174:	ldr	pc, [ip, #2672]!	; 0xa70

00006178 <gss_add_oid_set_member@plt>:
    6178:	add	ip, pc, #0, 12
    617c:	add	ip, ip, #585728	; 0x8f000
    6180:	ldr	pc, [ip, #2664]!	; 0xa68

00006184 <strcasestr@plt>:
    6184:	add	ip, pc, #0, 12
    6188:	add	ip, ip, #585728	; 0x8f000
    618c:	ldr	pc, [ip, #2656]!	; 0xa60

00006190 <getpagesize@plt>:
    6190:	add	ip, pc, #0, 12
    6194:	add	ip, ip, #585728	; 0x8f000
    6198:	ldr	pc, [ip, #2648]!	; 0xa58

0000619c <gss_import_name@plt>:
    619c:	add	ip, pc, #0, 12
    61a0:	add	ip, ip, #585728	; 0x8f000
    61a4:	ldr	pc, [ip, #2640]!	; 0xa50

000061a8 <DH_set_length@plt>:
    61a8:	add	ip, pc, #0, 12
    61ac:	add	ip, ip, #585728	; 0x8f000
    61b0:	ldr	pc, [ip, #2632]!	; 0xa48

000061b4 <BN_clear_free@plt>:
    61b4:			; <UNDEFINED> instruction: 0xe7fd4778
    61b8:	add	ip, pc, #0, 12
    61bc:	add	ip, ip, #585728	; 0x8f000
    61c0:	ldr	pc, [ip, #2620]!	; 0xa3c

000061c4 <ERR_peek_error@plt>:
    61c4:	add	ip, pc, #0, 12
    61c8:	add	ip, ip, #585728	; 0x8f000
    61cc:	ldr	pc, [ip, #2612]!	; 0xa34

000061d0 <fileno@plt>:
    61d0:	add	ip, pc, #0, 12
    61d4:	add	ip, ip, #585728	; 0x8f000
    61d8:	ldr	pc, [ip, #2604]!	; 0xa2c

000061dc <EVP_PKEY_free@plt>:
    61dc:	add	ip, pc, #0, 12
    61e0:	add	ip, ip, #585728	; 0x8f000
    61e4:	ldr	pc, [ip, #2596]!	; 0xa24

000061e8 <__syslog_chk@plt>:
    61e8:	add	ip, pc, #0, 12
    61ec:	add	ip, ip, #585728	; 0x8f000
    61f0:	ldr	pc, [ip, #2588]!	; 0xa1c

000061f4 <EC_KEY_new@plt>:
    61f4:	add	ip, pc, #0, 12
    61f8:	add	ip, ip, #585728	; 0x8f000
    61fc:	ldr	pc, [ip, #2580]!	; 0xa14

00006200 <RSA_set0_factors@plt>:
    6200:	add	ip, pc, #0, 12
    6204:	add	ip, ip, #585728	; 0x8f000
    6208:	ldr	pc, [ip, #2572]!	; 0xa0c

0000620c <__stack_chk_fail@plt>:
    620c:	add	ip, pc, #0, 12
    6210:	add	ip, ip, #585728	; 0x8f000
    6214:	ldr	pc, [ip, #2564]!	; 0xa04

00006218 <fork@plt>:
    6218:	add	ip, pc, #0, 12
    621c:	add	ip, ip, #585728	; 0x8f000
    6220:	ldr	pc, [ip, #2556]!	; 0x9fc

00006224 <RSA_meth_set_priv_enc@plt>:
    6224:	add	ip, pc, #0, 12
    6228:	add	ip, ip, #585728	; 0x8f000
    622c:	ldr	pc, [ip, #2548]!	; 0x9f4

00006230 <socket@plt>:
    6230:	add	ip, pc, #0, 12
    6234:	add	ip, ip, #585728	; 0x8f000
    6238:	ldr	pc, [ip, #2540]!	; 0x9ec

0000623c <ECDSA_SIG_free@plt>:
    623c:	add	ip, pc, #0, 12
    6240:	add	ip, ip, #585728	; 0x8f000
    6244:	ldr	pc, [ip, #2532]!	; 0x9e4

00006248 <EC_POINT_cmp@plt>:
    6248:	add	ip, pc, #0, 12
    624c:	add	ip, ip, #585728	; 0x8f000
    6250:	ldr	pc, [ip, #2524]!	; 0x9dc

00006254 <access@plt>:
    6254:	add	ip, pc, #0, 12
    6258:	add	ip, ip, #585728	; 0x8f000
    625c:	ldr	pc, [ip, #2516]!	; 0x9d4

00006260 <setenv@plt>:
    6260:	add	ip, pc, #0, 12
    6264:	add	ip, ip, #585728	; 0x8f000
    6268:	ldr	pc, [ip, #2508]!	; 0x9cc

0000626c <isatty@plt>:
    626c:	add	ip, pc, #0, 12
    6270:	add	ip, ip, #585728	; 0x8f000
    6274:	ldr	pc, [ip, #2500]!	; 0x9c4

00006278 <EC_KEY_METHOD_get_sign@plt>:
    6278:	add	ip, pc, #0, 12
    627c:	add	ip, ip, #585728	; 0x8f000
    6280:	ldr	pc, [ip, #2492]!	; 0x9bc

00006284 <RSA_sign@plt>:
    6284:	add	ip, pc, #0, 12
    6288:	add	ip, ip, #585728	; 0x8f000
    628c:	ldr	pc, [ip, #2484]!	; 0x9b4

00006290 <getifaddrs@plt>:
    6290:	add	ip, pc, #0, 12
    6294:	add	ip, ip, #585728	; 0x8f000
    6298:	ldr	pc, [ip, #2476]!	; 0x9ac

0000629c <__h_errno_location@plt>:
    629c:	add	ip, pc, #0, 12
    62a0:	add	ip, ip, #585728	; 0x8f000
    62a4:	ldr	pc, [ip, #2468]!	; 0x9a4

000062a8 <strptime@plt>:
    62a8:	add	ip, pc, #0, 12
    62ac:	add	ip, ip, #585728	; 0x8f000
    62b0:	ldr	pc, [ip, #2460]!	; 0x99c

000062b4 <EC_KEY_set_group@plt>:
    62b4:	add	ip, pc, #0, 12
    62b8:	add	ip, ip, #585728	; 0x8f000
    62bc:	ldr	pc, [ip, #2452]!	; 0x994

000062c0 <mkdir@plt>:
    62c0:	add	ip, pc, #0, 12
    62c4:	add	ip, ip, #585728	; 0x8f000
    62c8:	ldr	pc, [ip, #2444]!	; 0x98c

000062cc <EVP_Cipher@plt>:
    62cc:	add	ip, pc, #0, 12
    62d0:	add	ip, ip, #585728	; 0x8f000
    62d4:	ldr	pc, [ip, #2436]!	; 0x984

000062d8 <ENGINE_load_builtin_engines@plt>:
    62d8:	add	ip, pc, #0, 12
    62dc:	add	ip, ip, #585728	; 0x8f000
    62e0:	ldr	pc, [ip, #2428]!	; 0x97c

000062e4 <EVP_PKEY_get0_RSA@plt>:
    62e4:	add	ip, pc, #0, 12
    62e8:	add	ip, ip, #585728	; 0x8f000
    62ec:	ldr	pc, [ip, #2420]!	; 0x974

000062f0 <endpwent@plt>:
    62f0:	add	ip, pc, #0, 12
    62f4:	add	ip, ip, #585728	; 0x8f000
    62f8:	ldr	pc, [ip, #2412]!	; 0x96c

000062fc <setexeccon@plt>:
    62fc:	add	ip, pc, #0, 12
    6300:	add	ip, ip, #585728	; 0x8f000
    6304:	ldr	pc, [ip, #2404]!	; 0x964

00006308 <EC_POINT_mul@plt>:
    6308:	add	ip, pc, #0, 12
    630c:	add	ip, ip, #585728	; 0x8f000
    6310:	ldr	pc, [ip, #2396]!	; 0x95c

00006314 <getnameinfo@plt>:
    6314:	add	ip, pc, #0, 12
    6318:	add	ip, ip, #585728	; 0x8f000
    631c:	ldr	pc, [ip, #2388]!	; 0x954

00006320 <strncasecmp@plt>:
    6320:	add	ip, pc, #0, 12
    6324:	add	ip, ip, #585728	; 0x8f000
    6328:	ldr	pc, [ip, #2380]!	; 0x94c

0000632c <BN_cmp@plt>:
    632c:	add	ip, pc, #0, 12
    6330:	add	ip, ip, #585728	; 0x8f000
    6334:	ldr	pc, [ip, #2372]!	; 0x944

00006338 <__asprintf_chk@plt>:
    6338:	add	ip, pc, #0, 12
    633c:	add	ip, ip, #585728	; 0x8f000
    6340:	ldr	pc, [ip, #2364]!	; 0x93c

00006344 <pclose@plt>:
    6344:	add	ip, pc, #0, 12
    6348:	add	ip, ip, #585728	; 0x8f000
    634c:	ldr	pc, [ip, #2356]!	; 0x934

00006350 <EVP_MD_CTX_new@plt>:
    6350:	add	ip, pc, #0, 12
    6354:	add	ip, ip, #585728	; 0x8f000
    6358:	ldr	pc, [ip, #2348]!	; 0x92c

0000635c <BN_CTX_free@plt>:
    635c:	add	ip, pc, #0, 12
    6360:	add	ip, ip, #585728	; 0x8f000
    6364:	ldr	pc, [ip, #2340]!	; 0x924

00006368 <setsockopt@plt>:
    6368:	add	ip, pc, #0, 12
    636c:	add	ip, ip, #585728	; 0x8f000
    6370:	ldr	pc, [ip, #2332]!	; 0x91c

00006374 <select@plt>:
    6374:	add	ip, pc, #0, 12
    6378:	add	ip, ip, #585728	; 0x8f000
    637c:	ldr	pc, [ip, #2324]!	; 0x914

00006380 <gethostname@plt>:
    6380:	add	ip, pc, #0, 12
    6384:	add	ip, ip, #585728	; 0x8f000
    6388:	ldr	pc, [ip, #2316]!	; 0x90c

0000638c <shutdown@plt>:
    638c:	add	ip, pc, #0, 12
    6390:	add	ip, ip, #585728	; 0x8f000
    6394:	ldr	pc, [ip, #2308]!	; 0x904

00006398 <sleep@plt>:
    6398:	add	ip, pc, #0, 12
    639c:	add	ip, ip, #585728	; 0x8f000
    63a0:	ldr	pc, [ip, #2300]!	; 0x8fc

000063a4 <raise@plt>:
    63a4:			; <UNDEFINED> instruction: 0xe7fd4778
    63a8:	add	ip, pc, #0, 12
    63ac:	add	ip, ip, #585728	; 0x8f000
    63b0:	ldr	pc, [ip, #2288]!	; 0x8f0

000063b4 <__ctype_b_loc@plt>:
    63b4:	add	ip, pc, #0, 12
    63b8:	add	ip, ip, #585728	; 0x8f000
    63bc:	ldr	pc, [ip, #2280]!	; 0x8e8

000063c0 <BN_free@plt>:
    63c0:	add	ip, pc, #0, 12
    63c4:	add	ip, ip, #585728	; 0x8f000
    63c8:	ldr	pc, [ip, #2272]!	; 0x8e0

000063cc <EVP_CIPHER_CTX_iv@plt>:
    63cc:	add	ip, pc, #0, 12
    63d0:	add	ip, ip, #585728	; 0x8f000
    63d4:	ldr	pc, [ip, #2264]!	; 0x8d8

000063d8 <EC_POINT_point2oct@plt>:
    63d8:	add	ip, pc, #0, 12
    63dc:	add	ip, ip, #585728	; 0x8f000
    63e0:	ldr	pc, [ip, #2256]!	; 0x8d0

000063e4 <getuid@plt>:
    63e4:	add	ip, pc, #0, 12
    63e8:	add	ip, ip, #585728	; 0x8f000
    63ec:	ldr	pc, [ip, #2248]!	; 0x8c8

000063f0 <DSA_do_verify@plt>:
    63f0:	add	ip, pc, #0, 12
    63f4:	add	ip, ip, #585728	; 0x8f000
    63f8:	ldr	pc, [ip, #2240]!	; 0x8c0

000063fc <reallocarray@plt>:
    63fc:	add	ip, pc, #0, 12
    6400:	add	ip, ip, #585728	; 0x8f000
    6404:	ldr	pc, [ip, #2232]!	; 0x8b8

00006408 <connect@plt>:
    6408:	add	ip, pc, #0, 12
    640c:	add	ip, ip, #585728	; 0x8f000
    6410:	ldr	pc, [ip, #2224]!	; 0x8b0

00006414 <execlp@plt>:
    6414:	add	ip, pc, #0, 12
    6418:	add	ip, ip, #585728	; 0x8f000
    641c:	ldr	pc, [ip, #2216]!	; 0x8a8

00006420 <sigaction@plt>:
    6420:	add	ip, pc, #0, 12
    6424:	add	ip, ip, #585728	; 0x8f000
    6428:	ldr	pc, [ip, #2208]!	; 0x8a0

0000642c <sysconf@plt>:
    642c:	add	ip, pc, #0, 12
    6430:	add	ip, ip, #585728	; 0x8f000
    6434:	ldr	pc, [ip, #2200]!	; 0x898

00006438 <X509_NAME_oneline@plt>:
    6438:	add	ip, pc, #0, 12
    643c:	add	ip, ip, #585728	; 0x8f000
    6440:	ldr	pc, [ip, #2192]!	; 0x890

00006444 <EC_KEY_set_ex_data@plt>:
    6444:	add	ip, pc, #0, 12
    6448:	add	ip, ip, #585728	; 0x8f000
    644c:	ldr	pc, [ip, #2184]!	; 0x888

00006450 <BN_bn2bin@plt>:
    6450:	add	ip, pc, #0, 12
    6454:	add	ip, ip, #585728	; 0x8f000
    6458:	ldr	pc, [ip, #2176]!	; 0x880

0000645c <calloc@plt>:
    645c:			; <UNDEFINED> instruction: 0xe7fd4778
    6460:	add	ip, pc, #0, 12
    6464:	add	ip, ip, #585728	; 0x8f000
    6468:	ldr	pc, [ip, #2164]!	; 0x874

0000646c <gss_delete_sec_context@plt>:
    646c:	add	ip, pc, #0, 12
    6470:	add	ip, ip, #585728	; 0x8f000
    6474:	ldr	pc, [ip, #2156]!	; 0x86c

00006478 <setlocale@plt>:
    6478:			; <UNDEFINED> instruction: 0xe7fd4778
    647c:	add	ip, pc, #0, 12
    6480:	add	ip, ip, #585728	; 0x8f000
    6484:	ldr	pc, [ip, #2144]!	; 0x860

00006488 <ferror@plt>:
    6488:	add	ip, pc, #0, 12
    648c:	add	ip, ip, #585728	; 0x8f000
    6490:	ldr	pc, [ip, #2136]!	; 0x858

00006494 <EVP_PKEY_get1_RSA@plt>:
    6494:	add	ip, pc, #0, 12
    6498:	add	ip, ip, #585728	; 0x8f000
    649c:	ldr	pc, [ip, #2128]!	; 0x850

000064a0 <daemon@plt>:
    64a0:	add	ip, pc, #0, 12
    64a4:	add	ip, ip, #585728	; 0x8f000
    64a8:	ldr	pc, [ip, #2120]!	; 0x848

000064ac <security_getenforce@plt>:
    64ac:	add	ip, pc, #0, 12
    64b0:	add	ip, ip, #585728	; 0x8f000
    64b4:	ldr	pc, [ip, #2112]!	; 0x840

000064b8 <fgets@plt>:
    64b8:	add	ip, pc, #0, 12
    64bc:	add	ip, ip, #585728	; 0x8f000
    64c0:	ldr	pc, [ip, #2104]!	; 0x838

000064c4 <getpwent@plt>:
    64c4:	add	ip, pc, #0, 12
    64c8:	add	ip, ip, #585728	; 0x8f000
    64cc:	ldr	pc, [ip, #2096]!	; 0x830

000064d0 <fputc@plt>:
    64d0:			; <UNDEFINED> instruction: 0xe7fd4778
    64d4:	add	ip, pc, #0, 12
    64d8:	add	ip, ip, #585728	; 0x8f000
    64dc:	ldr	pc, [ip, #2084]!	; 0x824

000064e0 <fwrite@plt>:
    64e0:			; <UNDEFINED> instruction: 0xe7fd4778
    64e4:	add	ip, pc, #0, 12
    64e8:	add	ip, ip, #585728	; 0x8f000
    64ec:	ldr	pc, [ip, #2072]!	; 0x818

000064f0 <DSA_SIG_new@plt>:
    64f0:	add	ip, pc, #0, 12
    64f4:	add	ip, ip, #585728	; 0x8f000
    64f8:	ldr	pc, [ip, #2064]!	; 0x810

000064fc <get_default_context_with_rolelevel@plt>:
    64fc:	add	ip, pc, #0, 12
    6500:	add	ip, ip, #585728	; 0x8f000
    6504:	ldr	pc, [ip, #2056]!	; 0x808

00006508 <ASN1_OCTET_STRING_free@plt>:
    6508:	add	ip, pc, #0, 12
    650c:	add	ip, ip, #585728	; 0x8f000
    6510:	ldr	pc, [ip, #2048]!	; 0x800

00006514 <BIO_write@plt>:
    6514:	add	ip, pc, #0, 12
    6518:	add	ip, ip, #585728	; 0x8f000
    651c:	ldr	pc, [ip, #2040]!	; 0x7f8

00006520 <memcpy@plt>:
    6520:			; <UNDEFINED> instruction: 0xe7fd4778
    6524:	add	ip, pc, #0, 12
    6528:	add	ip, ip, #585728	; 0x8f000
    652c:	ldr	pc, [ip, #2028]!	; 0x7ec

00006530 <umask@plt>:
    6530:	add	ip, pc, #0, 12
    6534:	add	ip, ip, #585728	; 0x8f000
    6538:	ldr	pc, [ip, #2020]!	; 0x7e4

0000653c <EVP_sha512@plt>:
    653c:	add	ip, pc, #0, 12
    6540:	add	ip, ip, #585728	; 0x8f000
    6544:	ldr	pc, [ip, #2012]!	; 0x7dc

00006548 <EVP_PKEY_get1_EC_KEY@plt>:
    6548:	add	ip, pc, #0, 12
    654c:	add	ip, ip, #585728	; 0x8f000
    6550:	ldr	pc, [ip, #2004]!	; 0x7d4

00006554 <geteuid@plt>:
    6554:	add	ip, pc, #0, 12
    6558:	add	ip, ip, #585728	; 0x8f000
    655c:	ldr	pc, [ip, #1996]!	; 0x7cc

00006560 <EVP_CipherInit@plt>:
    6560:	add	ip, pc, #0, 12
    6564:	add	ip, ip, #585728	; 0x8f000
    6568:	ldr	pc, [ip, #1988]!	; 0x7c4

0000656c <malloc@plt>:
    656c:	add	ip, pc, #0, 12
    6570:	add	ip, ip, #585728	; 0x8f000
    6574:	ldr	pc, [ip, #1980]!	; 0x7bc

00006578 <strlen@plt>:
    6578:	add	ip, pc, #0, 12
    657c:	add	ip, ip, #585728	; 0x8f000
    6580:	ldr	pc, [ip, #1972]!	; 0x7b4

00006584 <freecon@plt>:
    6584:	add	ip, pc, #0, 12
    6588:	add	ip, ip, #585728	; 0x8f000
    658c:	ldr	pc, [ip, #1964]!	; 0x7ac

00006590 <EC_KEY_OpenSSL@plt>:
    6590:	add	ip, pc, #0, 12
    6594:	add	ip, ip, #585728	; 0x8f000
    6598:	ldr	pc, [ip, #1956]!	; 0x7a4

0000659c <gss_release_oid_set@plt>:
    659c:	add	ip, pc, #0, 12
    65a0:	add	ip, ip, #585728	; 0x8f000
    65a4:	ldr	pc, [ip, #1948]!	; 0x79c

000065a8 <__snprintf_chk@plt>:
    65a8:	add	ip, pc, #0, 12
    65ac:	add	ip, ip, #585728	; 0x8f000
    65b0:	ldr	pc, [ip, #1940]!	; 0x794

000065b4 <X509_NAME_free@plt>:
    65b4:	add	ip, pc, #0, 12
    65b8:	add	ip, ip, #585728	; 0x8f000
    65bc:	ldr	pc, [ip, #1932]!	; 0x78c

000065c0 <getfilecon@plt>:
    65c0:	add	ip, pc, #0, 12
    65c4:	add	ip, ip, #585728	; 0x8f000
    65c8:	ldr	pc, [ip, #1924]!	; 0x784

000065cc <OpenSSL_version@plt>:
    65cc:	add	ip, pc, #0, 12
    65d0:	add	ip, ip, #585728	; 0x8f000
    65d4:	ldr	pc, [ip, #1916]!	; 0x77c

000065d8 <accept@plt>:
    65d8:	add	ip, pc, #0, 12
    65dc:	add	ip, ip, #585728	; 0x8f000
    65e0:	ldr	pc, [ip, #1908]!	; 0x774

000065e4 <RSA_get0_factors@plt>:
    65e4:	add	ip, pc, #0, 12
    65e8:	add	ip, ip, #585728	; 0x8f000
    65ec:	ldr	pc, [ip, #1900]!	; 0x76c

000065f0 <DSA_free@plt>:
    65f0:	add	ip, pc, #0, 12
    65f4:	add	ip, ip, #585728	; 0x8f000
    65f8:	ldr	pc, [ip, #1892]!	; 0x764

000065fc <fclose@plt>:
    65fc:			; <UNDEFINED> instruction: 0xe7fd4778
    6600:	add	ip, pc, #0, 12
    6604:	add	ip, ip, #585728	; 0x8f000
    6608:	ldr	pc, [ip, #1880]!	; 0x758

0000660c <write@plt>:
    660c:	add	ip, pc, #0, 12
    6610:	add	ip, ip, #585728	; 0x8f000
    6614:	ldr	pc, [ip, #1872]!	; 0x750

00006618 <EVP_CIPHER_CTX_free@plt>:
    6618:	add	ip, pc, #0, 12
    661c:	add	ip, ip, #585728	; 0x8f000
    6620:	ldr	pc, [ip, #1864]!	; 0x748

00006624 <PEM_write_bio_ECPrivateKey@plt>:
    6624:	add	ip, pc, #0, 12
    6628:	add	ip, ip, #585728	; 0x8f000
    662c:	ldr	pc, [ip, #1856]!	; 0x740

00006630 <EC_KEY_get0_private_key@plt>:
    6630:	add	ip, pc, #0, 12
    6634:	add	ip, ip, #585728	; 0x8f000
    6638:	ldr	pc, [ip, #1848]!	; 0x738

0000663c <EVP_PKEY_set1_DSA@plt>:
    663c:	add	ip, pc, #0, 12
    6640:	add	ip, ip, #585728	; 0x8f000
    6644:	ldr	pc, [ip, #1840]!	; 0x730

00006648 <RSA_meth_set1_name@plt>:
    6648:	add	ip, pc, #0, 12
    664c:	add	ip, ip, #585728	; 0x8f000
    6650:	ldr	pc, [ip, #1832]!	; 0x728

00006654 <DSA_SIG_get0@plt>:
    6654:	add	ip, pc, #0, 12
    6658:	add	ip, ip, #585728	; 0x8f000
    665c:	ldr	pc, [ip, #1824]!	; 0x720

00006660 <fcntl64@plt>:
    6660:	add	ip, pc, #0, 12
    6664:	add	ip, ip, #585728	; 0x8f000
    6668:	ldr	pc, [ip, #1816]!	; 0x718

0000666c <__realpath_chk@plt>:
    666c:	add	ip, pc, #0, 12
    6670:	add	ip, ip, #585728	; 0x8f000
    6674:	ldr	pc, [ip, #1808]!	; 0x710

00006678 <EC_GROUP_free@plt>:
    6678:	add	ip, pc, #0, 12
    667c:	add	ip, ip, #585728	; 0x8f000
    6680:	ldr	pc, [ip, #1800]!	; 0x708

00006684 <execv@plt>:
    6684:	add	ip, pc, #0, 12
    6688:	add	ip, ip, #585728	; 0x8f000
    668c:	ldr	pc, [ip, #1792]!	; 0x700

00006690 <BN_num_bits@plt>:
    6690:	add	ip, pc, #0, 12
    6694:	add	ip, ip, #585728	; 0x8f000
    6698:	ldr	pc, [ip, #1784]!	; 0x6f8

0000669c <EC_GROUP_cmp@plt>:
    669c:	add	ip, pc, #0, 12
    66a0:	add	ip, ip, #585728	; 0x8f000
    66a4:	ldr	pc, [ip, #1776]!	; 0x6f0

000066a8 <__ctype_get_mb_cur_max@plt>:
    66a8:	add	ip, pc, #0, 12
    66ac:	add	ip, ip, #585728	; 0x8f000
    66b0:	ldr	pc, [ip, #1768]!	; 0x6e8

000066b4 <_exit@plt>:
    66b4:	add	ip, pc, #0, 12
    66b8:	add	ip, ip, #585728	; 0x8f000
    66bc:	ldr	pc, [ip, #1760]!	; 0x6e0

000066c0 <ECDSA_do_verify@plt>:
    66c0:	add	ip, pc, #0, 12
    66c4:	add	ip, ip, #585728	; 0x8f000
    66c8:	ldr	pc, [ip, #1752]!	; 0x6d8

000066cc <ECDSA_SIG_get0@plt>:
    66cc:	add	ip, pc, #0, 12
    66d0:	add	ip, ip, #585728	; 0x8f000
    66d4:	ldr	pc, [ip, #1744]!	; 0x6d0

000066d8 <DSA_new@plt>:
    66d8:	add	ip, pc, #0, 12
    66dc:	add	ip, ip, #585728	; 0x8f000
    66e0:	ldr	pc, [ip, #1736]!	; 0x6c8

000066e4 <RSA_get_default_method@plt>:
    66e4:	add	ip, pc, #0, 12
    66e8:	add	ip, ip, #585728	; 0x8f000
    66ec:	ldr	pc, [ip, #1728]!	; 0x6c0

000066f0 <strcmp@plt>:
    66f0:			; <UNDEFINED> instruction: 0xe7fd4778
    66f4:	add	ip, pc, #0, 12
    66f8:	add	ip, ip, #585728	; 0x8f000
    66fc:	ldr	pc, [ip, #1716]!	; 0x6b4

00006700 <DH_free@plt>:
    6700:	add	ip, pc, #0, 12
    6704:	add	ip, ip, #585728	; 0x8f000
    6708:	ldr	pc, [ip, #1708]!	; 0x6ac

0000670c <EVP_CIPHER_CTX_new@plt>:
    670c:	add	ip, pc, #0, 12
    6710:	add	ip, ip, #585728	; 0x8f000
    6714:	ldr	pc, [ip, #1700]!	; 0x6a4

00006718 <EC_KEY_set_asn1_flag@plt>:
    6718:	add	ip, pc, #0, 12
    671c:	add	ip, ip, #585728	; 0x8f000
    6720:	ldr	pc, [ip, #1692]!	; 0x69c

00006724 <EC_KEY_METHOD_new@plt>:
    6724:	add	ip, pc, #0, 12
    6728:	add	ip, ip, #585728	; 0x8f000
    672c:	ldr	pc, [ip, #1684]!	; 0x694

00006730 <time@plt>:
    6730:	add	ip, pc, #0, 12
    6734:	add	ip, ip, #585728	; 0x8f000
    6738:	ldr	pc, [ip, #1676]!	; 0x68c

0000673c <RSA_set0_key@plt>:
    673c:	add	ip, pc, #0, 12
    6740:	add	ip, ip, #585728	; 0x8f000
    6744:	ldr	pc, [ip, #1668]!	; 0x684

00006748 <EVP_PKEY_get0_EC_KEY@plt>:
    6748:	add	ip, pc, #0, 12
    674c:	add	ip, ip, #585728	; 0x8f000
    6750:	ldr	pc, [ip, #1660]!	; 0x67c

00006754 <EVP_MD_CTX_free@plt>:
    6754:	add	ip, pc, #0, 12
    6758:	add	ip, ip, #585728	; 0x8f000
    675c:	ldr	pc, [ip, #1652]!	; 0x674

00006760 <tcgetattr@plt>:
    6760:	add	ip, pc, #0, 12
    6764:	add	ip, ip, #585728	; 0x8f000
    6768:	ldr	pc, [ip, #1644]!	; 0x66c

0000676c <__errno_location@plt>:
    676c:	add	ip, pc, #0, 12
    6770:	add	ip, ip, #585728	; 0x8f000
    6774:	ldr	pc, [ip, #1636]!	; 0x664

00006778 <memchr@plt>:
    6778:	add	ip, pc, #0, 12
    677c:	add	ip, ip, #585728	; 0x8f000
    6780:	ldr	pc, [ip, #1628]!	; 0x65c

00006784 <__lxstat64@plt>:
    6784:	add	ip, pc, #0, 12
    6788:	add	ip, ip, #585728	; 0x8f000
    678c:	ldr	pc, [ip, #1620]!	; 0x654

00006790 <strncpy@plt>:
    6790:	add	ip, pc, #0, 12
    6794:	add	ip, ip, #585728	; 0x8f000
    6798:	ldr	pc, [ip, #1612]!	; 0x64c

0000679c <EVP_CIPHER_CTX_set_key_length@plt>:
    679c:	add	ip, pc, #0, 12
    67a0:	add	ip, ip, #585728	; 0x8f000
    67a4:	ldr	pc, [ip, #1604]!	; 0x644

000067a8 <fflush@plt>:
    67a8:	add	ip, pc, #0, 12
    67ac:	add	ip, ip, #585728	; 0x8f000
    67b0:	ldr	pc, [ip, #1596]!	; 0x63c

000067b4 <RSA_set_method@plt>:
    67b4:	add	ip, pc, #0, 12
    67b8:	add	ip, ip, #585728	; 0x8f000
    67bc:	ldr	pc, [ip, #1588]!	; 0x634

000067c0 <__dn_expand@plt>:
    67c0:	add	ip, pc, #0, 12
    67c4:	add	ip, ip, #585728	; 0x8f000
    67c8:	ldr	pc, [ip, #1580]!	; 0x62c

000067cc <fopen64@plt>:
    67cc:	add	ip, pc, #0, 12
    67d0:	add	ip, ip, #585728	; 0x8f000
    67d4:	ldr	pc, [ip, #1572]!	; 0x624

000067d8 <memcmp@plt>:
    67d8:			; <UNDEFINED> instruction: 0xe7fd4778
    67dc:	add	ip, pc, #0, 12
    67e0:	add	ip, ip, #585728	; 0x8f000
    67e4:	ldr	pc, [ip, #1560]!	; 0x618

000067e8 <gss_release_name@plt>:
    67e8:	add	ip, pc, #0, 12
    67ec:	add	ip, ip, #585728	; 0x8f000
    67f0:	ldr	pc, [ip, #1552]!	; 0x610

000067f4 <gai_strerror@plt>:
    67f4:			; <UNDEFINED> instruction: 0xe7fd4778
    67f8:	add	ip, pc, #0, 12
    67fc:	add	ip, ip, #585728	; 0x8f000
    6800:	ldr	pc, [ip, #1540]!	; 0x604

00006804 <DSA_do_sign@plt>:
    6804:	add	ip, pc, #0, 12
    6808:	add	ip, ip, #585728	; 0x8f000
    680c:	ldr	pc, [ip, #1532]!	; 0x5fc

00006810 <sendmsg@plt>:
    6810:	add	ip, pc, #0, 12
    6814:	add	ip, ip, #585728	; 0x8f000
    6818:	ldr	pc, [ip, #1524]!	; 0x5f4

0000681c <memmem@plt>:
    681c:	add	ip, pc, #0, 12
    6820:	add	ip, ip, #585728	; 0x8f000
    6824:	ldr	pc, [ip, #1516]!	; 0x5ec

00006828 <RSA_new@plt>:
    6828:	add	ip, pc, #0, 12
    682c:	add	ip, ip, #585728	; 0x8f000
    6830:	ldr	pc, [ip, #1508]!	; 0x5e4

00006834 <RSA_meth_set_priv_dec@plt>:
    6834:	add	ip, pc, #0, 12
    6838:	add	ip, ip, #585728	; 0x8f000
    683c:	ldr	pc, [ip, #1500]!	; 0x5dc

00006840 <cfgetospeed@plt>:
    6840:	add	ip, pc, #0, 12
    6844:	add	ip, ip, #585728	; 0x8f000
    6848:	ldr	pc, [ip, #1492]!	; 0x5d4

0000684c <sigemptyset@plt>:
    684c:	add	ip, pc, #0, 12
    6850:	add	ip, ip, #585728	; 0x8f000
    6854:	ldr	pc, [ip, #1484]!	; 0x5cc

00006858 <BN_CTX_new@plt>:
    6858:	add	ip, pc, #0, 12
    685c:	add	ip, ip, #585728	; 0x8f000
    6860:	ldr	pc, [ip, #1476]!	; 0x5c4

00006864 <strrchr@plt>:
    6864:	add	ip, pc, #0, 12
    6868:	add	ip, ip, #585728	; 0x8f000
    686c:	ldr	pc, [ip, #1468]!	; 0x5bc

00006870 <BN_new@plt>:
    6870:	add	ip, pc, #0, 12
    6874:	add	ip, ip, #585728	; 0x8f000
    6878:	ldr	pc, [ip, #1460]!	; 0x5b4

0000687c <PEM_write_bio_RSAPrivateKey@plt>:
    687c:	add	ip, pc, #0, 12
    6880:	add	ip, ip, #585728	; 0x8f000
    6884:	ldr	pc, [ip, #1452]!	; 0x5ac

00006888 <__vasprintf_chk@plt>:
    6888:	add	ip, pc, #0, 12
    688c:	add	ip, ip, #585728	; 0x8f000
    6890:	ldr	pc, [ip, #1444]!	; 0x5a4

00006894 <EC_KEY_get0_public_key@plt>:
    6894:	add	ip, pc, #0, 12
    6898:	add	ip, ip, #585728	; 0x8f000
    689c:	ldr	pc, [ip, #1436]!	; 0x59c

000068a0 <__isoc99_fscanf@plt>:
    68a0:	add	ip, pc, #0, 12
    68a4:	add	ip, ip, #585728	; 0x8f000
    68a8:	ldr	pc, [ip, #1428]!	; 0x594

000068ac <__res_query@plt>:
    68ac:	add	ip, pc, #0, 12
    68b0:	add	ip, ip, #585728	; 0x8f000
    68b4:	ldr	pc, [ip, #1420]!	; 0x58c

000068b8 <__ctype_tolower_loc@plt>:
    68b8:	add	ip, pc, #0, 12
    68bc:	add	ip, ip, #585728	; 0x8f000
    68c0:	ldr	pc, [ip, #1412]!	; 0x584

000068c4 <EC_KEY_get0_group@plt>:
    68c4:	add	ip, pc, #0, 12
    68c8:	add	ip, ip, #585728	; 0x8f000
    68cc:	ldr	pc, [ip, #1404]!	; 0x57c

000068d0 <getsockname@plt>:
    68d0:	add	ip, pc, #0, 12
    68d4:	add	ip, ip, #585728	; 0x8f000
    68d8:	ldr	pc, [ip, #1396]!	; 0x574

000068dc <AES_set_encrypt_key@plt>:
    68dc:	add	ip, pc, #0, 12
    68e0:	add	ip, ip, #585728	; 0x8f000
    68e4:	ldr	pc, [ip, #1388]!	; 0x56c

000068e8 <EC_KEY_new_by_curve_name@plt>:
    68e8:	add	ip, pc, #0, 12
    68ec:	add	ip, ip, #585728	; 0x8f000
    68f0:	ldr	pc, [ip, #1380]!	; 0x564

000068f4 <mktime@plt>:
    68f4:	add	ip, pc, #0, 12
    68f8:	add	ip, ip, #585728	; 0x8f000
    68fc:	ldr	pc, [ip, #1372]!	; 0x55c

00006900 <openlog@plt>:
    6900:	add	ip, pc, #0, 12
    6904:	add	ip, ip, #585728	; 0x8f000
    6908:	ldr	pc, [ip, #1364]!	; 0x554

0000690c <ERR_error_string@plt>:
    690c:	add	ip, pc, #0, 12
    6910:	add	ip, ip, #585728	; 0x8f000
    6914:	ldr	pc, [ip, #1356]!	; 0x54c

00006918 <gss_get_mic@plt>:
    6918:	add	ip, pc, #0, 12
    691c:	add	ip, ip, #585728	; 0x8f000
    6920:	ldr	pc, [ip, #1348]!	; 0x544

00006924 <RSA_free@plt>:
    6924:	add	ip, pc, #0, 12
    6928:	add	ip, ip, #585728	; 0x8f000
    692c:	ldr	pc, [ip, #1340]!	; 0x53c

00006930 <fputs@plt>:
    6930:	add	ip, pc, #0, 12
    6934:	add	ip, ip, #585728	; 0x8f000
    6938:	ldr	pc, [ip, #1332]!	; 0x534

0000693c <getenv@plt>:
    693c:	add	ip, pc, #0, 12
    6940:	add	ip, ip, #585728	; 0x8f000
    6944:	ldr	pc, [ip, #1324]!	; 0x52c

00006948 <__libc_start_main@plt>:
    6948:	add	ip, pc, #0, 12
    694c:	add	ip, ip, #585728	; 0x8f000
    6950:	ldr	pc, [ip, #1316]!	; 0x524

00006954 <dlsym@plt>:
    6954:	add	ip, pc, #0, 12
    6958:	add	ip, ip, #585728	; 0x8f000
    695c:	ldr	pc, [ip, #1308]!	; 0x51c

00006960 <EVP_CIPHER_CTX_ctrl@plt>:
    6960:	add	ip, pc, #0, 12
    6964:	add	ip, ip, #585728	; 0x8f000
    6968:	ldr	pc, [ip, #1300]!	; 0x514

0000696c <RSA_generate_key_ex@plt>:
    696c:	add	ip, pc, #0, 12
    6970:	add	ip, ip, #585728	; 0x8f000
    6974:	ldr	pc, [ip, #1292]!	; 0x50c

00006978 <dup@plt>:
    6978:	add	ip, pc, #0, 12
    697c:	add	ip, ip, #585728	; 0x8f000
    6980:	ldr	pc, [ip, #1284]!	; 0x504

00006984 <RSA_get0_crt_params@plt>:
    6984:	add	ip, pc, #0, 12
    6988:	add	ip, ip, #585728	; 0x8f000
    698c:	ldr	pc, [ip, #1276]!	; 0x4fc

00006990 <execvp@plt>:
    6990:	add	ip, pc, #0, 12
    6994:	add	ip, ip, #585728	; 0x8f000
    6998:	ldr	pc, [ip, #1268]!	; 0x4f4

0000699c <d2i_ECPKParameters@plt>:
    699c:	add	ip, pc, #0, 12
    69a0:	add	ip, ip, #585728	; 0x8f000
    69a4:	ldr	pc, [ip, #1260]!	; 0x4ec

000069a8 <__gmon_start__@plt>:
    69a8:	add	ip, pc, #0, 12
    69ac:	add	ip, ip, #585728	; 0x8f000
    69b0:	ldr	pc, [ip, #1252]!	; 0x4e4

000069b4 <rename@plt>:
    69b4:	add	ip, pc, #0, 12
    69b8:	add	ip, ip, #585728	; 0x8f000
    69bc:	ldr	pc, [ip, #1244]!	; 0x4dc

000069c0 <BN_div@plt>:
    69c0:	add	ip, pc, #0, 12
    69c4:	add	ip, ip, #585728	; 0x8f000
    69c8:	ldr	pc, [ip, #1236]!	; 0x4d4

000069cc <strchr@plt>:
    69cc:	add	ip, pc, #0, 12
    69d0:	add	ip, ip, #585728	; 0x8f000
    69d4:	ldr	pc, [ip, #1228]!	; 0x4cc

000069d8 <__cxa_finalize@plt>:
    69d8:	add	ip, pc, #0, 12
    69dc:	add	ip, ip, #585728	; 0x8f000
    69e0:	ldr	pc, [ip, #1220]!	; 0x4c4

000069e4 <gss_indicate_mechs@plt>:
    69e4:	add	ip, pc, #0, 12
    69e8:	add	ip, ip, #585728	; 0x8f000
    69ec:	ldr	pc, [ip, #1212]!	; 0x4bc

000069f0 <DH_generate_key@plt>:
    69f0:	add	ip, pc, #0, 12
    69f4:	add	ip, ip, #585728	; 0x8f000
    69f8:	ldr	pc, [ip, #1204]!	; 0x4b4

000069fc <BN_is_bit_set@plt>:
    69fc:	add	ip, pc, #0, 12
    6a00:	add	ip, ip, #585728	; 0x8f000
    6a04:	ldr	pc, [ip, #1196]!	; 0x4ac

00006a08 <BIO_s_mem@plt>:
    6a08:	add	ip, pc, #0, 12
    6a0c:	add	ip, ip, #585728	; 0x8f000
    6a10:	ldr	pc, [ip, #1188]!	; 0x4a4

00006a14 <strdup@plt>:
    6a14:			; <UNDEFINED> instruction: 0xe7fd4778
    6a18:	add	ip, pc, #0, 12
    6a1c:	add	ip, ip, #585728	; 0x8f000
    6a20:	ldr	pc, [ip, #1176]!	; 0x498

00006a24 <pipe@plt>:
    6a24:	add	ip, pc, #0, 12
    6a28:	add	ip, ip, #585728	; 0x8f000
    6a2c:	ldr	pc, [ip, #1168]!	; 0x490

00006a30 <__printf_chk@plt>:
    6a30:			; <UNDEFINED> instruction: 0xe7fd4778
    6a34:	add	ip, pc, #0, 12
    6a38:	add	ip, ip, #585728	; 0x8f000
    6a3c:	ldr	pc, [ip, #1156]!	; 0x484

00006a40 <DH_size@plt>:
    6a40:	add	ip, pc, #0, 12
    6a44:	add	ip, ip, #585728	; 0x8f000
    6a48:	ldr	pc, [ip, #1148]!	; 0x47c

00006a4c <ECDSA_size@plt>:
    6a4c:	add	ip, pc, #0, 12
    6a50:	add	ip, ip, #585728	; 0x8f000
    6a54:	ldr	pc, [ip, #1140]!	; 0x474

00006a58 <EVP_DigestUpdate@plt>:
    6a58:	add	ip, pc, #0, 12
    6a5c:	add	ip, ip, #585728	; 0x8f000
    6a60:	ldr	pc, [ip, #1132]!	; 0x46c

00006a64 <__read_chk@plt>:
    6a64:	add	ip, pc, #0, 12
    6a68:	add	ip, ip, #585728	; 0x8f000
    6a6c:	ldr	pc, [ip, #1124]!	; 0x464

Disassembly of section .text:

00006a70 <error@@Base-0x28a94>:
    6a70:	svcmi	0x00f0e92d
    6a74:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    6a78:	strmi	r8, [r8], r4, lsl #22
    6a7c:	stcleq	8, cr15, [r4], {223}	; 0xdf
    6a80:			; <UNDEFINED> instruction: 0xf8df2400
    6a84:	ldrbtmi	r1, [r8], #-3268	; 0xfffff33c
    6a88:	stcllt	8, cr15, [r0], {223}	; 0xdf
    6a8c:	cfldr64pl	mvdx15, [r8, #692]!	; 0x2b4
    6a90:	ldrbtmi	fp, [fp], #131	; 0x83
    6a94:			; <UNDEFINED> instruction: 0xf50dab2a
    6a98:	tstls	r9, #248, 4	; 0x8000000f
    6a9c:	stmdapl	r1, {r2, r9, ip, sp}^
    6aa0:	andsvs	r6, r1, r9, lsl #16
    6aa4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6aa8:			; <UNDEFINED> instruction: 0xf030942a
    6aac:			; <UNDEFINED> instruction: 0xf8d8ffab
    6ab0:			; <UNDEFINED> instruction: 0xf0470000
    6ab4:			; <UNDEFINED> instruction: 0xf8dffe63
    6ab8:			; <UNDEFINED> instruction: 0x21013c98
    6abc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6ac0:			; <UNDEFINED> instruction: 0x4602931c
    6ac4:	andsvs	r4, sl, r8, lsr #12
    6ac8:	stc2	0, cr15, [r4], #-308	; 0xfffffecc
    6acc:			; <UNDEFINED> instruction: 0xf02e2104
    6ad0:			; <UNDEFINED> instruction: 0xf8dfff9f
    6ad4:	adcmi	r3, r5, #128, 24	; 0x8000
    6ad8:	andsvs	r4, r8, #2063597568	; 0x7b000000
    6adc:	adceq	sp, lr, r2, lsl sp
    6ae0:	ldclvc	8, cr15, [r4], #-892	; 0xfffffc84
    6ae4:	beq	14318c <mkdtemp@@Base+0xf11b0>
    6ae8:	ldrbtmi	r4, [pc], #-1713	; 6af0 <__read_chk@plt+0x8c>
    6aec:	and	r4, r0, r6, lsl #12
    6af0:			; <UNDEFINED> instruction: 0xf85a6a3e
    6af4:			; <UNDEFINED> instruction: 0xf02e0f04
    6af8:	teqpl	r0, sp, asr #31	; <UNPREDICTABLE>
    6afc:	strbmi	r3, [ip, #-1028]	; 0xfffffbfc
    6b00:			; <UNDEFINED> instruction: 0x462cd1f6
    6b04:	mrrcvs	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    6b08:	strtmi	r4, [r8], -r1, asr #12
    6b0c:	ldrbtmi	r2, [lr], #-1792	; 0xfffff900
    6b10:			; <UNDEFINED> instruction: 0xf8436a33
    6b14:			; <UNDEFINED> instruction: 0xf04b7024
    6b18:	bvs	dc603c <mkdtemp@@Base+0xd74060>
    6b1c:			; <UNDEFINED> instruction: 0xff6ef034
    6b20:			; <UNDEFINED> instruction: 0xf0472003
    6b24:			; <UNDEFINED> instruction: 0xf7fffd75
    6b28:			; <UNDEFINED> instruction: 0xf7ffec5e
    6b2c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    6b30:	ldrbthi	pc, [sp], r2	; <UNPREDICTABLE>
    6b34:			; <UNDEFINED> instruction: 0xf9bcf030
    6b38:	andscs	r4, r2, r3, lsl #12
    6b3c:			; <UNDEFINED> instruction: 0xf7ff9318
    6b40:			; <UNDEFINED> instruction: 0xf033ecf8
    6b44:			; <UNDEFINED> instruction: 0xf8dff85b
    6b48:			; <UNDEFINED> instruction: 0xf85b3c18
    6b4c:	strtmi	r4, [r0], -r3
    6b50:	blx	e42b68 <mkdtemp@@Base+0xdf0b8c>
    6b54:			; <UNDEFINED> instruction: 0xf884f02a
    6b58:	beq	fe442380 <mkdtemp@@Base+0xfe3f03a4>
    6b5c:			; <UNDEFINED> instruction: 0xf0022800
    6b60:			; <UNDEFINED> instruction: 0xf0218789
    6b64:			; <UNDEFINED> instruction: 0xf8dffdb9
    6b68:	bge	c95b60 <mkdtemp@@Base+0xc43b84>
    6b6c:	andsls	r9, sl, #7077888	; 0x6c0000
    6b70:	ldrls	sl, [r5, -sp, lsr #20]
    6b74:			; <UNDEFINED> instruction: 0xf85b46b9
    6b78:	cdp	0, 0, cr3, cr8, cr3, {0}
    6b7c:			; <UNDEFINED> instruction: 0xf8df2a10
    6b80:	tstls	r4, #232, 22	; 0x3a000
    6b84:			; <UNDEFINED> instruction: 0x601f44f8
    6b88:	mcr	8, 0, r6, cr9, cr3, {1}
    6b8c:			; <UNDEFINED> instruction: 0x46423a10
    6b90:			; <UNDEFINED> instruction: 0x46284631
    6b94:	stc2l	0, cr15, [ip], {73}	; 0x49
    6b98:	svccc	0x00fff1b0
    6b9c:			; <UNDEFINED> instruction: 0xf0004682
    6ba0:			; <UNDEFINED> instruction: 0xf1aa80a3
    6ba4:			; <UNDEFINED> instruction: 0xf1ba0a31
    6ba8:	vmax.f32	q0, q1, q4
    6bac:	movwge	r8, #9163	; 0x23cb
    6bb0:	eorcs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    6bb4:			; <UNDEFINED> instruction: 0x47184413
    6bb8:	muleq	r0, r1, r7
    6bbc:			; <UNDEFINED> instruction: 0xffffffd7
    6bc0:	andeq	r2, r0, sp, lsl #15
    6bc4:	andeq	r0, r0, r5, ror #9
    6bc8:	andeq	r2, r0, sp, lsl #15
    6bcc:	ldrdeq	r0, [r0], -sp
    6bd0:	andeq	r2, r0, sp, lsl #15
    6bd4:	andeq	r2, r0, sp, lsl #15
    6bd8:	andeq	r2, r0, sp, lsl #15
    6bdc:	andeq	r2, r0, sp, lsl #15
    6be0:	andeq	r2, r0, sp, lsl #15
    6be4:	andeq	r2, r0, sp, lsl #15
    6be8:	andeq	r2, r0, sp, lsl #15
    6bec:	andeq	r2, r0, sp, lsl #15
    6bf0:	andeq	r2, r0, sp, lsl #15
    6bf4:	andeq	r2, r0, sp, lsl #15
    6bf8:	ldrdeq	r0, [r0], -r7
    6bfc:	andeq	r0, r0, r7, asr #9
    6c00:	andeq	r0, r0, r1, asr #9
    6c04:	muleq	r0, r7, r4
    6c08:	andeq	r0, r0, r9, lsl #9
    6c0c:	andeq	r0, r0, r5, ror r4
    6c10:	andeq	r0, r0, fp, lsr #2
    6c14:	andeq	r2, r0, sp, lsl #15
    6c18:	andeq	r0, r0, r9, asr r4
    6c1c:	andeq	r0, r0, sp, asr r7
    6c20:	andeq	r0, r0, r5, asr r7
    6c24:	andeq	r0, r0, r3, lsr #14
    6c28:	andeq	r0, r0, r1, lsl r7
    6c2c:	andeq	r0, r0, r1, lsl #14
    6c30:	andeq	r0, r0, r3, asr #13
    6c34:			; <UNDEFINED> instruction: 0xffffffd7
    6c38:	andeq	r0, r0, r9, lsr #10
    6c3c:	andeq	r0, r0, sp, ror #9
    6c40:	andeq	r0, r0, r1, lsr r8
    6c44:	andeq	r0, r0, r7, lsr #16
    6c48:	andeq	r2, r0, sp, lsl #15
    6c4c:	strdeq	r0, [r0], -sp
    6c50:	muleq	r0, r9, r7
    6c54:	andeq	r0, r0, r7, asr r8
    6c58:	andeq	r0, r0, sp, asr #16
    6c5c:	andeq	r2, r0, sp, lsl #15
    6c60:	andeq	r2, r0, sp, lsl #15
    6c64:	andeq	r2, r0, sp, lsl #15
    6c68:	andeq	r2, r0, sp, lsl #15
    6c6c:	andeq	r2, r0, sp, lsl #15
    6c70:	andeq	r2, r0, sp, lsl #15
    6c74:	andeq	r2, r0, sp, lsl #15
    6c78:	andeq	r0, r0, pc, asr r8
    6c7c:	andeq	r0, r0, r9, asr #8
    6c80:	andeq	r0, r0, r3, lsl r4
    6c84:	andeq	r2, r0, sp, lsl #15
    6c88:	ldrdeq	r0, [r0], -r5
    6c8c:	andeq	r0, r0, r7, asr #7
    6c90:	andeq	r0, r0, r1, asr #7
    6c94:	andeq	r2, r0, sp, lsl #15
    6c98:	andeq	r0, r0, fp, lsl #7
    6c9c:	andeq	r2, r0, sp, lsl #15
    6ca0:	andeq	r0, r0, r5, lsl #7
    6ca4:	andeq	r0, r0, fp, ror #6
    6ca8:	andeq	r0, r0, r3, asr #6
    6cac:	andeq	r0, r0, r7, lsr r3
    6cb0:	strdeq	r0, [r0], -r1
    6cb4:			; <UNDEFINED> instruction: 0x000002bd
    6cb8:			; <UNDEFINED> instruction: 0x000002b5
    6cbc:	andeq	r2, r0, sp, lsl #15
    6cc0:	andeq	r0, r0, r9, lsr #5
    6cc4:	muleq	r0, r7, r2
    6cc8:	andeq	r2, r0, sp, lsl #15
    6ccc:	andeq	r0, r0, sp, ror r2
    6cd0:	andeq	r0, r0, r9, lsr r2
    6cd4:	andeq	r0, r0, r3, lsr r2
    6cd8:	andeq	r0, r0, r5, lsr #2
    6cdc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ce0:	movwcs	lr, #5973	; 0x1755
    6ce4:	smmla	r2, r5, r3, r9
    6ce8:	bcc	fe04506c <mkdtemp@@Base+0xfdff3090>
    6cec:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6cf0:	tstls	r6, #1638400	; 0x190000
    6cf4:	svclt	0x00d82901
    6cf8:	stcle	7, cr2, [lr, #-0]
    6cfc:	orrmi	pc, r0, #1073741824	; 0x40000000
    6d00:			; <UNDEFINED> instruction: 0xf8563b01
    6d04:	ldmdavc	pc, {r0, r1, r5, ip, sp}	; <UNPREDICTABLE>
    6d08:	tstle	r3, sp, lsr #30
    6d0c:	svccc	0x002d785f
    6d10:	ldmvc	pc, {r3, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    6d14:			; <UNDEFINED> instruction: 0xf787fab7
    6d18:			; <UNDEFINED> instruction: 0x4628097f
    6d1c:	streq	lr, [r1], r6, lsl #22
    6d20:	blx	ac2e5e <mkdtemp@@Base+0xa70e82>
    6d24:	ldmdavs	fp, {r2, r4, r8, r9, fp, ip, pc}
    6d28:	vcge.f32	d17, d0, d5
    6d2c:	blcs	27b48 <__read_chk@plt+0x210e4>
    6d30:	ldrbhi	pc, [r6], r1, asr #32	; <UNPREDICTABLE>
    6d34:			; <UNDEFINED> instruction: 0xee18a936
    6d38:	bls	515580 <mkdtemp@@Base+0x4c35a4>
    6d3c:	tstls	r7, r0, lsr r8
    6d40:	blx	fe6c2d64 <mkdtemp@@Base+0xfe670d88>
    6d44:			; <UNDEFINED> instruction: 0xf0021c41
    6d48:	bllt	a27944 <mkdtemp@@Base+0x9d5968>
    6d4c:			; <UNDEFINED> instruction: 0xf8d49917
    6d50:	stmdavs	r8, {r3, r4, r5, r7, ip, sp}
    6d54:	eorsle	r2, ip, r0, lsl #22
    6d58:	ldcl	7, cr15, [r4, #1016]	; 0x3f8
    6d5c:	ldrdcc	pc, [r4], r4
    6d60:	tstle	r6, r1, lsl #6
    6d64:	bcc	4425cc <mkdtemp@@Base+0x3f05f0>
    6d68:	mrrcne	8, 1, r6, sl, cr11
    6d6c:			; <UNDEFINED> instruction: 0xf8c4bf18
    6d70:			; <UNDEFINED> instruction: 0xf0873084
    6d74:	stccs	7, cr0, [r1, #-4]
    6d78:			; <UNDEFINED> instruction: 0x2700bfd4
    6d7c:	streq	pc, [r1, -r7]
    6d80:			; <UNDEFINED> instruction: 0xf0002f00
    6d84:			; <UNDEFINED> instruction: 0xf8df8352
    6d88:	andcs	r3, r1, #232, 18	; 0x3a0000
    6d8c:			; <UNDEFINED> instruction: 0xf85b9916
    6d90:	andvs	r3, sl, r3
    6d94:	usat	r6, #26, sl
    6d98:			; <UNDEFINED> instruction: 0xf02e6830
    6d9c:	hvccs	4075	; 0xfeb
    6da0:			; <UNDEFINED> instruction: 0xf7ff9017
    6da4:	blls	60232c <mkdtemp@@Base+0x5b0350>
    6da8:	addmi	fp, r3, #192, 2	; 0x30
    6dac:	sbchi	pc, sl, #2
    6db0:	ldrsbtcs	pc, [r8], r4	; <UNPREDICTABLE>
    6db4:	andcs	fp, r0, #-2147483606	; 0x8000002a
    6db8:	blcs	84dc0 <mkdtemp@@Base+0x32de4>
    6dbc:			; <UNDEFINED> instruction: 0xf02e9317
    6dc0:	blls	60676c <mkdtemp@@Base+0x5b4790>
    6dc4:	ldrmi	r4, [r8], -r2, lsl #12
    6dc8:	andsvs	r9, sl, r4, lsl fp
    6dcc:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    6dd0:			; <UNDEFINED> instruction: 0xf8c4e7cf
    6dd4:			; <UNDEFINED> instruction: 0x461800b8
    6dd8:	ldr	r6, [sp, fp]!
    6ddc:	andsvs	r9, r3, r4, lsl sl
    6de0:			; <UNDEFINED> instruction: 0xf8c4e7c7
    6de4:			; <UNDEFINED> instruction: 0x461330b8
    6de8:	movwcs	lr, #2021	; 0x7e5
    6dec:	strb	r6, [lr], r3, lsr #1
    6df0:	blcc	fec45148 <mkdtemp@@Base+0xfebf316c>
    6df4:			; <UNDEFINED> instruction: 0x31b8f604
    6df8:	svclt	0x00043301
    6dfc:			; <UNDEFINED> instruction: 0xf8c42301
    6e00:			; <UNDEFINED> instruction: 0xf8df3bb0
    6e04:			; <UNDEFINED> instruction: 0xf85b3970
    6e08:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    6e0c:			; <UNDEFINED> instruction: 0xf8aaf030
    6e10:	mvnsvc	pc, #82837504	; 0x4f00000
    6e14:	mvnsvc	pc, #208666624	; 0xc700000
    6e18:			; <UNDEFINED> instruction: 0xf8c44298
    6e1c:			; <UNDEFINED> instruction: 0xf47f0bb4
    6e20:			; <UNDEFINED> instruction: 0xf8dfaeb6
    6e24:	tstcs	r1, r4, asr r9
    6e28:	ldmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6e2c:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    6e30:	stclt	0, cr15, [sp, #8]
    6e34:	stmdbvc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6e38:	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6e3c:			; <UNDEFINED> instruction: 0xf0412800
    6e40:	movwcs	r8, #4372	; 0x1114
    6e44:	movwcs	r6, #20859	; 0x517b
    6e48:	addcc	pc, r0, r4, asr #17
    6e4c:			; <UNDEFINED> instruction: 0xf8d4e69f
    6e50:	blcs	95d88 <mkdtemp@@Base+0x43dac>
    6e54:	movwcs	fp, #16140	; 0x3f0c
    6e58:			; <UNDEFINED> instruction: 0xf8c42302
    6e5c:	ldr	r3, [r6], ip, asr #23
    6e60:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6e64:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6e68:			; <UNDEFINED> instruction: 0xe690609a
    6e6c:			; <UNDEFINED> instruction: 0xf8c42300
    6e70:	str	r3, [ip], r0, lsl #1
    6e74:	ldrdcc	pc, [r4], r4
    6e78:			; <UNDEFINED> instruction: 0xf47f3301
    6e7c:			; <UNDEFINED> instruction: 0xf8dfae88
    6e80:			; <UNDEFINED> instruction: 0xf85b38f4
    6e84:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    6e88:			; <UNDEFINED> instruction: 0xf834f030
    6e8c:			; <UNDEFINED> instruction: 0xf8c42800
    6e90:			; <UNDEFINED> instruction: 0xf73f0084
    6e94:			; <UNDEFINED> instruction: 0xf8dfae7c
    6e98:	strdcs	r2, [r1, -r0]
    6e9c:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6ea0:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    6ea4:	ldcllt	0, cr15, [r3, #-8]
    6ea8:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6eac:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6eb0:			; <UNDEFINED> instruction: 0xf02e6818
    6eb4:	blls	546678 <mkdtemp@@Base+0x4f469c>
    6eb8:			; <UNDEFINED> instruction: 0x4607681b
    6ebc:			; <UNDEFINED> instruction: 0xf0012b00
    6ec0:			; <UNDEFINED> instruction: 0xf8df86f6
    6ec4:	andcs	r2, r0, r8, asr #17
    6ec8:	andls	r2, r3, r2, lsl #2
    6ecc:	tstls	r4, sl, ror r4
    6ed0:	ldrmi	r9, [sl], -r1, lsl #4
    6ed4:	strtmi	r9, [r0], -r2
    6ed8:	smladls	r0, r8, r9, r9
    6edc:			; <UNDEFINED> instruction: 0xf8d4f007
    6ee0:			; <UNDEFINED> instruction: 0xf0412800
    6ee4:	ldrtmi	r8, [r8], -sl, lsr #13
    6ee8:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    6eec:			; <UNDEFINED> instruction: 0xf8dfe64f
    6ef0:	andcs	r3, r1, #160, 16	; 0xa00000
    6ef4:	tstvs	sl, fp, ror r4
    6ef8:			; <UNDEFINED> instruction: 0xf8dfe649
    6efc:			; <UNDEFINED> instruction: 0xf85b3878
    6f00:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    6f04:	ldc2	0, cr15, [sl, #-188]!	; 0xffffff44
    6f08:			; <UNDEFINED> instruction: 0xf0022800
    6f0c:			; <UNDEFINED> instruction: 0xf8d4855d
    6f10:			; <UNDEFINED> instruction: 0xf7fe009c
    6f14:	ldmdavs	r8!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    6f18:	ldc2	0, cr15, [ip, #184]!	; 0xb8
    6f1c:	addseq	pc, ip, r4, asr #17
    6f20:			; <UNDEFINED> instruction: 0xf8d4e635
    6f24:	blcs	1320c <__read_chk@plt+0xc7a8>
    6f28:	mrcge	4, 1, APSR_nzcv, cr1, cr15, {3}
    6f2c:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6f30:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6f34:			; <UNDEFINED> instruction: 0xf8c4681b
    6f38:			; <UNDEFINED> instruction: 0xe62830b8
    6f3c:	mvnvs	r2, #0, 6
    6f40:			; <UNDEFINED> instruction: 0xf8dfe625
    6f44:			; <UNDEFINED> instruction: 0xf85b3830
    6f48:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    6f4c:	b	12c4f50 <mkdtemp@@Base+0x1272f74>
    6f50:	ldrtmi	r4, [r8], -r1, lsl #12
    6f54:	blx	1dc301e <mkdtemp@@Base+0x1d71042>
    6f58:			; <UNDEFINED> instruction: 0x4601aa3e
    6f5c:	andcs	r4, r3, r7, lsl #12
    6f60:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    6f64:			; <UNDEFINED> instruction: 0xf0013001
    6f68:	movwcs	r8, #5757	; 0x167d
    6f6c:	tstcs	r0, sl, lsr r6
    6f70:			; <UNDEFINED> instruction: 0xf0034620
    6f74:			; <UNDEFINED> instruction: 0xe7b6ff7b
    6f78:	mvnvs	r2, r1, lsl #6
    6f7c:			; <UNDEFINED> instruction: 0xf8dfe607
    6f80:	andcs	r3, r1, #20, 16	; 0x140000
    6f84:	orrsvs	r4, sl, fp, ror r4
    6f88:			; <UNDEFINED> instruction: 0xe600611a
    6f8c:	ubfxcc	pc, pc, #17, #5
    6f90:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6f94:	ldrdge	pc, [r0], -r3
    6f98:	mulvc	r0, sl, r8
    6f9c:			; <UNDEFINED> instruction: 0xf0012f5e
    6fa0:	ldrbmi	r8, [r0], -pc, asr #12
    6fa4:	b	ffa44fa8 <mkdtemp@@Base+0xff9f2fcc>
    6fa8:			; <UNDEFINED> instruction: 0xf0012801
    6fac:			; <UNDEFINED> instruction: 0xf8df8672
    6fb0:	ldrbmi	r1, [r0], -r8, ror #15
    6fb4:			; <UNDEFINED> instruction: 0xf7ff4479
    6fb8:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    6fbc:	ldrhi	pc, [r5, #66]	; 0x42
    6fc0:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    6fc4:	adcscc	pc, ip, r4, asr #17
    6fc8:			; <UNDEFINED> instruction: 0xf8dfe5e1
    6fcc:			; <UNDEFINED> instruction: 0xf85b37a8
    6fd0:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    6fd4:	blcs	ae4fe8 <mkdtemp@@Base+0xa9300c>
    6fd8:	rsbshi	pc, r0, r1
    6fdc:			; <UNDEFINED> instruction: 0xf0012b5e
    6fe0:			; <UNDEFINED> instruction: 0xf026806d
    6fe4:	stmdacs	r0, {r0, r8, r9, fp, ip, sp, lr, pc}
    6fe8:	ldrbhi	pc, [lr], #2	; <UNPREDICTABLE>
    6fec:			; <UNDEFINED> instruction: 0x0098f8d4
    6ff0:	stc	7, cr15, [r8], {254}	; 0xfe
    6ff4:			; <UNDEFINED> instruction: 0xf02e6838
    6ff8:			; <UNDEFINED> instruction: 0xf8c4fd4d
    6ffc:	strb	r0, [r6, #152]	; 0x98
    7000:			; <UNDEFINED> instruction: 0x3770f8df
    7004:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7008:			; <UNDEFINED> instruction: 0xf8c4681b
    700c:	ldr	r3, [lr, #460]!	; 0x1cc
    7010:	ldrsbeq	pc, [r4, #132]	; 0x84	; <UNPREDICTABLE>
    7014:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    7018:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    701c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7020:			; <UNDEFINED> instruction: 0xf02e6818
    7024:			; <UNDEFINED> instruction: 0xf8c4fd37
    7028:	ldr	r0, [r0, #468]!	; 0x1d4
    702c:			; <UNDEFINED> instruction: 0x3744f8df
    7030:			; <UNDEFINED> instruction: 0x2768f8df
    7034:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7038:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    703c:	str	r6, [r6, #19]!
    7040:			; <UNDEFINED> instruction: 0x3730f8df
    7044:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7048:	tstls	fp, #1769472	; 0x1b0000
    704c:			; <UNDEFINED> instruction: 0xf8dfe59f
    7050:	andcs	r1, r1, #36, 14	; 0x900000
    7054:			; <UNDEFINED> instruction: 0xf85b9b1a
    7058:			; <UNDEFINED> instruction: 0xf1a37001
    705c:	movwcs	r0, #2576	; 0xa10
    7060:	ldmdavs	r9!, {r4, r6, r9, sl, lr}
    7064:	stc2l	0, cr15, [r4], {4}
    7068:			; <UNDEFINED> instruction: 0xf0022800
    706c:	ldrbmi	r8, [r1], -r3, lsr #9
    7070:			; <UNDEFINED> instruction: 0xf0034620
    7074:	str	pc, [sl, #3625]	; 0xe29
    7078:	strbtvs	r2, [r3], r1, lsl #6
    707c:			; <UNDEFINED> instruction: 0xf8dfe587
    7080:			; <UNDEFINED> instruction: 0xf85b36f4
    7084:	ldmdavs	fp, {r0, r1, ip, sp}
    7088:	bicscc	pc, r0, r4, asr #17
    708c:	movwcs	lr, #5503	; 0x157f
    7090:	ldrb	r6, [ip, #-35]!	; 0xffffffdd
    7094:			; <UNDEFINED> instruction: 0xf8c4230a
    7098:	ldrb	r3, [r8, #-136]!	; 0xffffff78
    709c:			; <UNDEFINED> instruction: 0xf8c42302
    70a0:	ldrb	r3, [r4, #-136]!	; 0xffffff78
    70a4:			; <UNDEFINED> instruction: 0x16ccf8df
    70a8:	blls	68f8b0 <mkdtemp@@Base+0x63d8d4>
    70ac:	andge	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    70b0:	ldreq	pc, [r0, -r3, lsr #3]
    70b4:	ldrtmi	r2, [r8], -r1, lsl #6
    70b8:	ldrdne	pc, [r0], -sl
    70bc:	ldc2	0, cr15, [r8], {4}
    70c0:	movwcs	fp, #6472	; 0x1948
    70c4:	ldrdne	pc, [r0], -sl
    70c8:			; <UNDEFINED> instruction: 0x4638461a
    70cc:	ldc2	0, cr15, [r0], {4}
    70d0:			; <UNDEFINED> instruction: 0xf0022800
    70d4:			; <UNDEFINED> instruction: 0x46398436
    70d8:			; <UNDEFINED> instruction: 0xf0034620
    70dc:	ldrb	pc, [r6, #-3639]	; 0xfffff1c9	; <UNPREDICTABLE>
    70e0:			; <UNDEFINED> instruction: 0x3690f8df
    70e4:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    70e8:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    70ec:	ldmdavs	ip!, {r0, r3, r4, r5, r6, sl, lr}
    70f0:			; <UNDEFINED> instruction: 0xf7ff4620
    70f4:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
    70f8:	orrshi	pc, r1, r0
    70fc:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    7100:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7104:	bl	ff045104 <mkdtemp@@Base+0xfeff3128>
    7108:			; <UNDEFINED> instruction: 0xf0002800
    710c:			; <UNDEFINED> instruction: 0xf8df8188
    7110:			; <UNDEFINED> instruction: 0x46201698
    7114:			; <UNDEFINED> instruction: 0xf7ff4479
    7118:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    711c:	addhi	pc, ip, #2
    7120:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    7124:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7128:	b	ff94512c <mkdtemp@@Base+0xff8f3150>
    712c:			; <UNDEFINED> instruction: 0xf0012800
    7130:			; <UNDEFINED> instruction: 0xf8df806f
    7134:			; <UNDEFINED> instruction: 0x4620167c
    7138:			; <UNDEFINED> instruction: 0xf7fe4479
    713c:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    7140:	rsbhi	pc, r6, r1
    7144:			; <UNDEFINED> instruction: 0x166cf8df
    7148:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    714c:	b	ff4c5150 <mkdtemp@@Base+0xff473174>
    7150:			; <UNDEFINED> instruction: 0xf0022800
    7154:			; <UNDEFINED> instruction: 0xf8df82e3
    7158:	strtmi	r1, [r0], -r0, ror #12
    715c:			; <UNDEFINED> instruction: 0xf7fe4479
    7160:	stmdacs	r0, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    7164:	sbcshi	pc, sl, #2
    7168:			; <UNDEFINED> instruction: 0x1650f8df
    716c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7170:	b	ff045174 <mkdtemp@@Base+0xfeff3198>
    7174:			; <UNDEFINED> instruction: 0xf0022800
    7178:			; <UNDEFINED> instruction: 0xf8df83a2
    717c:	strtmi	r1, [r0], -r4, asr #12
    7180:			; <UNDEFINED> instruction: 0xf7ff4479
    7184:			; <UNDEFINED> instruction: 0x4602eab8
    7188:			; <UNDEFINED> instruction: 0xf0022800
    718c:			; <UNDEFINED> instruction: 0xf8df8382
    7190:			; <UNDEFINED> instruction: 0x46201634
    7194:			; <UNDEFINED> instruction: 0xf7ff4479
    7198:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    719c:	msrhi	SPSR_fsxc, #2
    71a0:			; <UNDEFINED> instruction: 0x1624f8df
    71a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    71a8:	b	fe9451ac <mkdtemp@@Base+0xfe8f31d0>
    71ac:	stmdacs	r0, {r1, r9, sl, lr}
    71b0:	strbhi	pc, [r8], #-2	; <UNPREDICTABLE>
    71b4:			; <UNDEFINED> instruction: 0x1614f8df
    71b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    71bc:	b	fe6c51c0 <mkdtemp@@Base+0xfe6731e4>
    71c0:			; <UNDEFINED> instruction: 0xf0022800
    71c4:			; <UNDEFINED> instruction: 0xf8df8373
    71c8:	strtmi	r1, [r0], -r8, lsl #12
    71cc:			; <UNDEFINED> instruction: 0xf7fe4479
    71d0:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    71d4:	msrhi	SPSR_fx, #2
    71d8:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    71dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    71e0:	bl	14c51e0 <mkdtemp@@Base+0x1473204>
    71e4:			; <UNDEFINED> instruction: 0xf0022800
    71e8:			; <UNDEFINED> instruction: 0xf8df8361
    71ec:	strtmi	r1, [r0], -ip, ror #11
    71f0:			; <UNDEFINED> instruction: 0xf7fe4479
    71f4:	stmdacs	r0, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    71f8:	cmphi	r8, #2	; <UNPREDICTABLE>
    71fc:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    7200:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7204:	bl	1045204 <mkdtemp@@Base+0xff3228>
    7208:			; <UNDEFINED> instruction: 0xf0022800
    720c:			; <UNDEFINED> instruction: 0xf8df834f
    7210:			; <UNDEFINED> instruction: 0x462015d0
    7214:			; <UNDEFINED> instruction: 0xf7ff4479
    7218:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    721c:	teqhi	r8, #2	; <UNPREDICTABLE>
    7220:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    7224:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7228:	b	194522c <mkdtemp@@Base+0x18f3250>
    722c:			; <UNDEFINED> instruction: 0xf0022800
    7230:			; <UNDEFINED> instruction: 0xf8df8410
    7234:			; <UNDEFINED> instruction: 0x462015b4
    7238:			; <UNDEFINED> instruction: 0xf7ff4479
    723c:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    7240:	mvnhi	pc, #2
    7244:	strne	pc, [r4, #2271]!	; 0x8df
    7248:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    724c:	b	14c5250 <mkdtemp@@Base+0x1473274>
    7250:			; <UNDEFINED> instruction: 0xf0422800
    7254:			; <UNDEFINED> instruction: 0xf8df8417
    7258:	ldrbtmi	r0, [r8], #-1432	; 0xfffffa68
    725c:	ldc2	0, cr15, [sl], {46}	; 0x2e
    7260:	stccs	6, cr4, [r0], {4}
    7264:	strhi	pc, [lr], #-2
    7268:			; <UNDEFINED> instruction: 0xf7fe4620
    726c:			; <UNDEFINED> instruction: 0x4620ec9a
    7270:	bl	1245270 <mkdtemp@@Base+0x11f3294>
    7274:			; <UNDEFINED> instruction: 0xf7fe2000
    7278:			; <UNDEFINED> instruction: 0xf8d4ec22
    727c:	blcs	16014 <__read_chk@plt+0xf5b0>
    7280:	ldrhi	pc, [sp], #-66	; 0xffffffbe
    7284:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    7288:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    728c:	blcs	21380 <__read_chk@plt+0x1a91c>
    7290:	ldrhi	pc, [r9], #-66	; 0xffffffbe
    7294:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7298:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    729c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    72a0:			; <UNDEFINED> instruction: 0xf8d34479
    72a4:	ldrbmi	sl, [r0], -r0
    72a8:	b	9452ac <mkdtemp@@Base+0x8f32d0>
    72ac:			; <UNDEFINED> instruction: 0xf0402800
    72b0:	movwcs	r8, #9967	; 0x26ef
    72b4:	strbt	r6, [sl], #-59	; 0xffffffc5
    72b8:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    72bc:			; <UNDEFINED> instruction: 0xf8c42201
    72c0:	ldrbtmi	r2, [fp], #-3020	; 0xfffff434
    72c4:	strbt	r6, [r2], #-602	; 0xfffffda6
    72c8:	blcc	fe845620 <mkdtemp@@Base+0xfe7f3644>
    72cc:	svclt	0x000c2b01
    72d0:	movwcs	r2, #4867	; 0x1303
    72d4:	blcc	fe8455ec <mkdtemp@@Base+0xfe7f3610>
    72d8:			; <UNDEFINED> instruction: 0xf8dfe459
    72dc:	blls	68c544 <mkdtemp@@Base+0x63a568>
    72e0:	andvc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    72e4:	beq	443978 <mkdtemp@@Base+0x3f199c>
    72e8:	ldrbmi	r2, [r0], -r0, lsl #6
    72ec:	ldmdavs	r9!, {r1, r3, r4, r9, sl, lr}
    72f0:	blx	1fc330a <mkdtemp@@Base+0x1f7132e>
    72f4:			; <UNDEFINED> instruction: 0xf47f2800
    72f8:			; <UNDEFINED> instruction: 0xf8dfaeba
    72fc:	tstcs	r1, r4, lsl #10
    7300:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7304:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    7308:	bllt	883318 <mkdtemp@@Base+0x83133c>
    730c:	cmnvs	r3, #67108864	; 0x4000000
    7310:	ldrt	r6, [ip], #-995	; 0xfffffc1d
    7314:	stccc	8, cr15, [r0, #848]	; 0x350
    7318:			; <UNDEFINED> instruction: 0xf0422b00
    731c:			; <UNDEFINED> instruction: 0xf8d483d8
    7320:	blcs	135f8 <__read_chk@plt+0xcb94>
    7324:	mvnhi	pc, #66	; 0x42
    7328:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    732c:	strtmi	r2, [r1], -r1, lsl #4
    7330:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7334:			; <UNDEFINED> instruction: 0xf0046818
    7338:	andcc	pc, r1, r1, lsr sp	; <UNPREDICTABLE>
    733c:	mvnhi	pc, #2
    7340:	strbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7344:			; <UNDEFINED> instruction: 0xf02e4478
    7348:			; <UNDEFINED> instruction: 0xf8c4fba5
    734c:	ldr	r0, [lr], #-180	; 0xffffff4c
    7350:	blcc	19456a8 <mkdtemp@@Base+0x18f36cc>
    7354:			; <UNDEFINED> instruction: 0xf0422b00
    7358:			; <UNDEFINED> instruction: 0xf8df83da
    735c:			; <UNDEFINED> instruction: 0xf85b3498
    7360:	ldmdavs	fp, {r0, r1, ip, sp}
    7364:			; <UNDEFINED> instruction: 0xf0422b00
    7368:			; <UNDEFINED> instruction: 0xf8df82d6
    736c:	bls	68c394 <mkdtemp@@Base+0x63a3b8>
    7370:	andvc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    7374:	beq	443a04 <mkdtemp@@Base+0x3f1a28>
    7378:	ldrbmi	r2, [r0], -r1, lsl #4
    737c:			; <UNDEFINED> instruction: 0xf0046839
    7380:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    7384:	orrhi	pc, r3, #2
    7388:			; <UNDEFINED> instruction: 0xf8da9a1a
    738c:			; <UNDEFINED> instruction: 0xf852000c
    7390:			; <UNDEFINED> instruction: 0xf8da3c10
    7394:			; <UNDEFINED> instruction: 0xf8c42004
    7398:			; <UNDEFINED> instruction: 0xf8c43b64
    739c:			; <UNDEFINED> instruction: 0xf7fe2b68
    73a0:			; <UNDEFINED> instruction: 0xf8dfeab2
    73a4:	andcs	r3, r1, #100, 8	; 0x64000000
    73a8:	blcs	ff3456c0 <mkdtemp@@Base+0xff2f36e4>
    73ac:	subsvs	r4, sl, #2063597568	; 0x7b000000
    73b0:	bllt	ffb853b4 <mkdtemp@@Base+0xffb333d8>
    73b4:	strdcs	r4, [r0], -r1
    73b8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    73bc:			; <UNDEFINED> instruction: 0xf7ff681c
    73c0:			; <UNDEFINED> instruction: 0xf8dfe906
    73c4:	tstcs	r1, r8, asr #8
    73c8:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    73cc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    73d0:	strtmi	r9, [r0], -r0
    73d4:	ldc	7, cr15, [r4], {254}	; 0xfe
    73d8:			; <UNDEFINED> instruction: 0xf7fe2000
    73dc:	movwcs	lr, #7024	; 0x1b70
    73e0:	blcc	ff3456f8 <mkdtemp@@Base+0xff2f371c>
    73e4:	bllt	ff5053e8 <mkdtemp@@Base+0xff4b340c>
    73e8:	bleq	fe745740 <mkdtemp@@Base+0xfe6f3764>
    73ec:	b	fe2c53ec <mkdtemp@@Base+0xfe273410>
    73f0:			; <UNDEFINED> instruction: 0xf85b4be0
    73f4:	ldmdavs	r8, {r0, r1, ip, sp}
    73f8:	blx	13434ba <mkdtemp@@Base+0x12f14de>
    73fc:	bleq	fe745714 <mkdtemp@@Base+0xfe6f3738>
    7400:	bllt	ff185404 <mkdtemp@@Base+0xff133428>
    7404:	adcvs	r2, r3, r1, lsl #6
    7408:			; <UNDEFINED> instruction: 0xf7ff6123
    740c:	movwcs	fp, #7104	; 0x1bc0
    7410:			; <UNDEFINED> instruction: 0xf7ff60a3
    7414:	movwcs	fp, #3004	; 0xbbc
    7418:			; <UNDEFINED> instruction: 0xf7ff6023
    741c:			; <UNDEFINED> instruction: 0x2100bbb8
    7420:			; <UNDEFINED> instruction: 0xf026200a
    7424:			; <UNDEFINED> instruction: 0x4604f85b
    7428:			; <UNDEFINED> instruction: 0x4628e71b
    742c:	mvnscc	pc, pc, asr #32
    7430:			; <UNDEFINED> instruction: 0xff70f04c
    7434:	strmi	r3, [r5], -r4, lsl #12
    7438:	ldmdavs	r8, {r2, r4, r8, r9, fp, ip, pc}
    743c:			; <UNDEFINED> instruction: 0xf0012800
    7440:			; <UNDEFINED> instruction: 0xf02e8781
    7444:	svcmi	0x00f3fb27
    7448:	adcsvs	r4, r8, #2130706432	; 0x7f000000
    744c:	blx	ff3434ae <mkdtemp@@Base+0xff2f14d2>
    7450:			; <UNDEFINED> instruction: 0xf85b4bf1
    7454:	tstls	r6, #3
    7458:	stmdacs	r0, {r3, r4, sp, lr}
    745c:	adcshi	pc, r0, #2
    7460:			; <UNDEFINED> instruction: 0xf0412d00
    7464:	ldmvs	fp!, {r4, r6, r9, sl, pc}
    7468:			; <UNDEFINED> instruction: 0xf0412b00
    746c:	blls	6e91f8 <mkdtemp@@Base+0x69721c>
    7470:			; <UNDEFINED> instruction: 0xf1b9b13b
    7474:			; <UNDEFINED> instruction: 0xf0420f00
    7478:	ldmdals	fp, {r0, r2, r3, r5, r7, r9, pc}
    747c:			; <UNDEFINED> instruction: 0xf027b108
    7480:			; <UNDEFINED> instruction: 0xf8d4feff
    7484:			; <UNDEFINED> instruction: 0xf0891080
    7488:	svcvs	0x00e20901
    748c:	strbmi	r1, [fp], -sp, asr #24
    7490:	beq	442cfc <mkdtemp@@Base+0x3f0d20>
    7494:	tstcs	r3, r8, lsl #30
    7498:	svclt	0x00081c56
    749c:			; <UNDEFINED> instruction: 0xf0272201
    74a0:	blmi	ff7c6d04 <mkdtemp@@Base+0xff774d28>
    74a4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    74a8:			; <UNDEFINED> instruction: 0xf0412b00
    74ac:	ldmmi	ip, {r0, r1, r5, r6, r8, r9, pc}^
    74b0:	lfmls	f2, 4, [r9, #-0]
    74b4:	ldmdbls	r8, {r3, r4, r5, r6, sl, lr}
    74b8:	bvs	fe018d6c <mkdtemp@@Base+0xfdfc6d90>
    74bc:	ldc2	0, cr15, [sl], #8
    74c0:	blcs	21574 <__read_chk@plt+0x1ab10>
    74c4:	movthi	pc, #61505	; 0xf041	; <UNPREDICTABLE>
    74c8:			; <UNDEFINED> instruction: 0xf0034620
    74cc:			; <UNDEFINED> instruction: 0xf8d4fe31
    74d0:	lsrlt	r0, ip, #1
    74d4:	movwcs	r9, #3604	; 0xe14
    74d8:	ldmdavs	r2!, {r1, r4, r6, r7, r8, fp, lr}
    74dc:			; <UNDEFINED> instruction: 0xf0304479
    74e0:			; <UNDEFINED> instruction: 0x4605f95d
    74e4:			; <UNDEFINED> instruction: 0xf7fe6830
    74e8:			; <UNDEFINED> instruction: 0xf8d4ea0e
    74ec:	eorsvs	r0, r5, ip, lsr #1
    74f0:	b	2454f0 <mkdtemp@@Base+0x1f3514>
    74f4:			; <UNDEFINED> instruction: 0xf02e6830
    74f8:			; <UNDEFINED> instruction: 0xf8c4facd
    74fc:	blls	5077b4 <mkdtemp@@Base+0x4b57d8>
    7500:			; <UNDEFINED> instruction: 0x4638681f
    7504:	cdp2	0, 11, cr15, cr8, cr2, {0}
    7508:	stmdacs	r0, {r0, r2, r9, sl, lr}
    750c:	addhi	pc, sl, r0
    7510:	tstls	sl, #51200	; 0xc800
    7514:			; <UNDEFINED> instruction: 0x9324ab2d
    7518:			; <UNDEFINED> instruction: 0x9321ab3a
    751c:			; <UNDEFINED> instruction: 0x9323ab36
    7520:	ldrdcc	pc, [r4], r4
    7524:	blcs	2dd7c <__read_chk@plt+0x27318>
    7528:	ldc	3, cr9, [r2, #108]	; 0x6c
    752c:	vpmax.u8	d24, d1, d0
    7530:			; <UNDEFINED> instruction: 0x46188717
    7534:	strvs	pc, [ip, #-1293]!	; 0xfffffaf3
    7538:			; <UNDEFINED> instruction: 0x23204abb
    753c:	ldrmi	r9, [r9], -r1
    7540:			; <UNDEFINED> instruction: 0x4628447a
    7544:	andcs	r9, r1, #0, 4
    7548:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    754c:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7550:	ldrd	pc, [r4], sp
    7554:	ldrdvs	pc, [r8], r4
    7558:	ldmib	sp, {r0, r3, r5, r9, sl, lr}^
    755c:			; <UNDEFINED> instruction: 0xf04f2323
    7560:	ldclne	12, cr0, [r0], #-0
    7564:			; <UNDEFINED> instruction: 0xf84e4675
    7568:	cdp	12, 1, cr12, cr8, cr4, {0}
    756c:	svclt	0x00080a10
    7570:			; <UNDEFINED> instruction: 0xf8454666
    7574:	stmib	r5, {r2, r8, fp, lr, pc}^
    7578:			; <UNDEFINED> instruction: 0xf8c5cc02
    757c:	subsvs	ip, r6, r0, lsl r0
    7580:	strmi	pc, [r4], -r0, asr #4
    7584:	andhi	pc, r8, r2, asr #17
    7588:	ldcvs	8, cr15, [r0], {78}	; 0x4e
    758c:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7590:			; <UNDEFINED> instruction: 0xf0422800
    7594:	blls	6a78ec <mkdtemp@@Base+0x655910>
    7598:	ldceq	8, cr15, [r4], {83}	; 0x53
    759c:			; <UNDEFINED> instruction: 0xf0022800
    75a0:	stmibvs	r2, {r1, r2, r3, r4, r6, r8, pc}^
    75a4:			; <UNDEFINED> instruction: 0xf0412a00
    75a8:			; <UNDEFINED> instruction: 0xf60d8447
    75ac:	stmib	sp, {r2, r9, sl, ip, sp, lr}^
    75b0:	andls	r2, r0, #65536	; 0x10000
    75b4:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    75b8:	ldrdne	lr, [r4], -r0
    75bc:			; <UNDEFINED> instruction: 0xf7fe4632
    75c0:	strmi	lr, [r7], -sl, lsr #29
    75c4:			; <UNDEFINED> instruction: 0xf0422800
    75c8:			; <UNDEFINED> instruction: 0xf50d80e2
    75cc:	vtst.8	d22, d0, d16
    75d0:	ldrtmi	r4, [r1], -r1, lsl #4
    75d4:	strcc	pc, [r8, #-1549]	; 0xfffff9f3
    75d8:			; <UNDEFINED> instruction: 0xf04b4640
    75dc:			; <UNDEFINED> instruction: 0xf5b0f91b
    75e0:	vmax.f32	d6, d18, d0
    75e4:	blls	927a98 <mkdtemp@@Base+0x8d5abc>
    75e8:	tstls	r7, #1769472	; 0x1b0000
    75ec:			; <UNDEFINED> instruction: 0xf0012b00
    75f0:	cfstrsmi	mvf8, [lr, #204]	; 0xcc
    75f4:	ldrbtmi	r9, [sp], #-3604	; 0xfffff1ec
    75f8:	strcc	r4, [r0, #2189]!	; 0x88d
    75fc:	ldrbtmi	r6, [r8], #-2098	; 0xfffff7ce
    7600:			; <UNDEFINED> instruction: 0xf0284629
    7604:	ldmdavs	r6!, {r0, r1, r6, fp, ip, sp, lr, pc}
    7608:	ldrtmi	r4, [r0], -r1, asr #12
    760c:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7610:			; <UNDEFINED> instruction: 0xf0412800
    7614:			; <UNDEFINED> instruction: 0xf8d486b5
    7618:			; <UNDEFINED> instruction: 0xf00300b4
    761c:	stmdacs	r0, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    7620:	subs	sp, r2, r9, asr r0
    7624:	stc2	0, cr15, [r2], #12
    7628:	strvc	pc, [r4], -sp, lsl #12
    762c:			; <UNDEFINED> instruction: 0x23204a81
    7630:			; <UNDEFINED> instruction: 0x9121a93a
    7634:	ldmdbge	r2!, {r1, r3, r4, r5, r6, sl, lr}
    7638:			; <UNDEFINED> instruction: 0x4619911a
    763c:	andcs	lr, r0, sp, asr #19
    7640:	andcs	r4, r1, #48, 12	; 0x3000000
    7644:	svc	0x00b0f7fe
    7648:	bls	86e2b8 <mkdtemp@@Base+0x81c2dc>
    764c:	tsteq	r4, r3, lsr #3	; <UNPREDICTABLE>
    7650:			; <UNDEFINED> instruction: 0xf1a29124
    7654:	eorls	r0, r3, r0, lsl r0
    7658:	stcpl	8, cr15, [r4], {66}	; 0x42
    765c:	ldrtmi	r4, [r8], -fp, lsl #12
    7660:			; <UNDEFINED> instruction: 0x46174631
    7664:	bls	8d8ec4 <mkdtemp@@Base+0x886ee8>
    7668:	ldrdgt	pc, [r8], r4
    766c:	stmdbpl	r4, {r1, r2, r6, fp, ip, sp, lr, pc}
    7670:	strpl	lr, [r2, #-2502]	; 0xfffff63a
    7674:			; <UNDEFINED> instruction: 0xf1bc6135
    7678:	svclt	0x00183fff
    767c:	vmax.s8	q10, q0, <illegal reg q10.5>
    7680:	subsvs	r4, r5, r4, lsl #12
    7684:	ldcvs	8, cr15, [r0], {71}	; 0x47
    7688:	addsvs	r2, r5, r1, lsl #10
    768c:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7690:	blls	6b5bb8 <mkdtemp@@Base+0x663bdc>
    7694:	ldceq	8, cr15, [r4], {83}	; 0x53
    7698:	stmibvs	r3, {r3, r4, r8, ip, sp, pc}^
    769c:			; <UNDEFINED> instruction: 0xf0012b00
    76a0:			; <UNDEFINED> instruction: 0xf7fe8693
    76a4:	blls	541b1c <mkdtemp@@Base+0x4efb40>
    76a8:			; <UNDEFINED> instruction: 0xf0306818
    76ac:			; <UNDEFINED> instruction: 0xf8d4fedb
    76b0:	blcs	16818 <__read_chk@plt+0xfdb4>
    76b4:	svcge	0x0034f47f
    76b8:	ldrsbteq	pc, [r4], r4	; <UNPREDICTABLE>
    76bc:	ldc2l	0, cr15, [r4], #-12
    76c0:			; <UNDEFINED> instruction: 0xf0012800
    76c4:	movwcs	r8, #624	; 0x270
    76c8:	bls	5ec32c <mkdtemp@@Base+0x59a350>
    76cc:	stccc	8, cr15, [r0, #848]	; 0x350
    76d0:			; <UNDEFINED> instruction: 0xf0022a00
    76d4:	blls	667c20 <mkdtemp@@Base+0x615c44>
    76d8:	mrrccs	8, 13, pc, r8, cr4	; <UNPREDICTABLE>
    76dc:	bcs	21750 <__read_chk@plt+0x1acec>
    76e0:	adchi	pc, lr, r0
    76e4:			; <UNDEFINED> instruction: 0xf0002b00
    76e8:	ldmdami	r3, {r0, r5, r6, r8, sl, pc}^
    76ec:	ldrbtmi	r4, [r8], #-3411	; 0xfffff2ad
    76f0:			; <UNDEFINED> instruction: 0xffa2f027
    76f4:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
    76f8:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76fc:	ldrbtmi	r9, [sp], #-2836	; 0xfffff4ec
    7700:			; <UNDEFINED> instruction: 0xf02e6818
    7704:	movwcs	pc, #2503	; 0x9c7	; <UNPREDICTABLE>
    7708:	andcs	r9, r1, #24, 18	; 0x60000
    770c:	adceq	pc, ip, r4, asr #17
    7710:			; <UNDEFINED> instruction: 0xf0026aa8
    7714:	blls	606558 <mkdtemp@@Base+0x5b457c>
    7718:			; <UNDEFINED> instruction: 0xf0002b00
    771c:			; <UNDEFINED> instruction: 0xf8d48094
    7720:	stmdbcs	r0, {r2, r7, ip}
    7724:	addhi	pc, pc, r0, asr #6
    7728:	blt	126e38c <mkdtemp@@Base+0x121c3b0>
    772c:	bcs	a189c <mkdtemp@@Base+0x4f8c0>
    7730:	bcs	2bb73c <mkdtemp@@Base+0x269760>
    7734:	ldmdbvs	sl, {r0, r8, ip, lr, pc}^
    7738:	ldmibvs	fp, {r0, r4, r6, pc}^
    773c:	mvnsle	r2, r0, lsl #22
    7740:	svclt	0x0000e081
    7744:	strdeq	lr, [r8], -sl
    7748:	andeq	r0, r0, ip, asr r6
    774c:	andeq	lr, r8, lr, ror #27
    7750:	andeq	r0, r0, r8, ror #12
    7754:	andeq	pc, r8, r8, lsl #14
    7758:	strdeq	pc, [r8], -r6
    775c:	ldrdeq	pc, [r8], -r2
    7760:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7764:	andeq	r0, r0, r4, ror r7
    7768:	strdeq	lr, [r4], -r0
    776c:	andeq	r0, r0, r4, ror #12
    7770:	andeq	r0, r0, r4, asr r6
    7774:	andeq	r0, r0, r0, ror #14
    7778:	andeq	lr, r4, r6, asr #5
    777c:	ldrdeq	r0, [r0], -r4
    7780:	andeq	pc, r8, r8, lsr #7
    7784:	andeq	pc, r8, sl, ror r3	; <UNPREDICTABLE>
    7788:	andeq	lr, r4, lr, lsr #6
    778c:	muleq	r4, r8, r3
    7790:	andeq	pc, r8, ip, ror #5
    7794:	andeq	pc, r8, ip, asr r2	; <UNPREDICTABLE>
    7798:	andeq	sp, r4, r0, lsl #18
    779c:	andeq	pc, r8, r8, lsr #3
    77a0:	andeq	r6, r5, r0, ror #26
    77a4:	andeq	sp, r4, sl, asr #27
    77a8:	andeq	sp, r4, r0, asr #27
    77ac:			; <UNDEFINED> instruction: 0x0004ddba
    77b0:	andeq	sp, r4, ip, lsr #27
    77b4:	andeq	sp, r4, r2, lsr #27
    77b8:	muleq	r4, r4, sp
    77bc:	muleq	r4, r2, sp
    77c0:	andeq	lr, r5, r4, ror #28
    77c4:	andeq	sp, r4, r4, ror sp
    77c8:	andeq	sp, r4, lr, ror #26
    77cc:	andeq	sp, r4, r6, ror #26
    77d0:	andeq	r4, r5, ip, lsl #14
    77d4:	andeq	sp, r4, sl, asr #26
    77d8:	andeq	sp, r4, ip, asr #26
    77dc:	andeq	sp, r4, lr, asr #26
    77e0:	andeq	sp, r4, r0, lsl sp
    77e4:	andeq	sp, r4, r6, asr #26
    77e8:	andeq	sp, r4, r8, asr #26
    77ec:	andeq	sp, r4, r2, asr #26
    77f0:	andeq	sp, r4, r2, asr sp
    77f4:	andeq	r0, r0, r8, ror #13
    77f8:	strdeq	sp, [r4], -r0
    77fc:	andeq	lr, r8, lr, lsl pc
    7800:	ldrdeq	sp, [r4], -sl
    7804:	andeq	sp, r4, r0, ror r5
    7808:	andeq	lr, r8, r4, lsr lr
    780c:	andeq	sp, r4, r0, lsl #26
    7810:	andeq	sp, r4, lr, lsl sp
    7814:	muleq	r8, r8, sp
    7818:			; <UNDEFINED> instruction: 0x000006b0
    781c:	andeq	lr, r8, ip, lsr sp
    7820:	andeq	lr, r8, ip, lsr #26
    7824:	andeq	pc, r4, r4, lsr #18
    7828:	andeq	fp, r5, r4, lsl #4
    782c:	andeq	lr, r4, r6, lsr #16
    7830:	andeq	sp, r4, sl, asr #28
    7834:	andeq	fp, r5, r0, lsl r1
    7838:	andeq	lr, r4, r2, lsl r7
    783c:	andeq	lr, r8, r2, ror #21
    7840:			; <UNDEFINED> instruction: 0xf47f2b00
    7844:	qsaxmi	sl, r0, r2
    7848:	stc2	0, cr15, [r8], {3}
    784c:	stccc	8, cr15, [r0, #848]	; 0x350
    7850:	rsbsle	r2, r6, r0, lsl #22
    7854:	beq	4430c0 <mkdtemp@@Base+0x3f10e4>
    7858:			; <UNDEFINED> instruction: 0xf7ff212f
    785c:	teqlt	r8, r8	; <illegal shifter operand>
    7860:	beq	4430cc <mkdtemp@@Base+0x3f10f0>
    7864:			; <UNDEFINED> instruction: 0xf7fe2101
    7868:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    786c:	ldrhi	pc, [r5], #64	; 0x40
    7870:	bvc	4430dc <mkdtemp@@Base+0x3f1100>
    7874:	ldrsbtpl	pc, [r4], r4	; <UNPREDICTABLE>
    7878:			; <UNDEFINED> instruction: 0xf0422d00
    787c:			; <UNDEFINED> instruction: 0xf8d4813c
    7880:			; <UNDEFINED> instruction: 0xf60d1d84
    7884:			; <UNDEFINED> instruction: 0xf8df7604
    7888:	movwcs	r2, #35860	; 0x8c14
    788c:	blpl	ff445ba4 <mkdtemp@@Base+0xff3f3bc8>
    7890:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    7894:	andls	r9, r0, #1073741824	; 0x40000000
    7898:	andcs	r4, r1, #26214400	; 0x1900000
    789c:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    78a0:	ldclpl	8, cr15, [ip, #-848]!	; 0xfffffcb0
    78a4:			; <UNDEFINED> instruction: 0xf0012d00
    78a8:			; <UNDEFINED> instruction: 0xf8df82bb
    78ac:	ldrbtmi	r3, [fp], #-3060	; 0xfffff40c
    78b0:	stccs	8, cr15, [r4, #848]	; 0x350
    78b4:	vpmax.u8	d18, d1, d0
    78b8:			; <UNDEFINED> instruction: 0xf8df817f
    78bc:	ldrls	r8, [ip], -r8, ror #23
    78c0:			; <UNDEFINED> instruction: 0xf8d444f8
    78c4:	cdpcs	13, 0, cr6, cr0, cr8, {4}
    78c8:	adcshi	pc, r0, #1
    78cc:	blne	ff645c50 <mkdtemp@@Base+0xff5f3c74>
    78d0:			; <UNDEFINED> instruction: 0xf8df4479
    78d4:	ldrbtmi	r2, [sl], #-3032	; 0xfffff428
    78d8:	ldrdgt	pc, [r0], -r2
    78dc:	svceq	0x0000f1bc
    78e0:	addshi	pc, r8, #1
    78e4:	bl	ff245c68 <mkdtemp@@Base+0xff1f3c8c>
    78e8:			; <UNDEFINED> instruction: 0xf8df44fe
    78ec:	ldrbtmi	r2, [sl], #-3016	; 0xfffff438
    78f0:	stmdacs	r0, {r4, r6, r8, fp, sp, lr}
    78f4:	mvnhi	pc, #64	; 0x40
    78f8:	blcs	fef45c7c <mkdtemp@@Base+0xfeef3ca0>
    78fc:	andsls	r4, fp, #2046820352	; 0x7a000000
    7900:	ldrtmi	r9, [sl], -r8
    7904:	stmib	sp, {r0, r1, r3, r4, fp, ip, pc}^
    7908:	ldmdbls	ip, {r0, r1, r9, sl, ip}
    790c:			; <UNDEFINED> instruction: 0xf1049007
    7910:	stmib	sp, {r2, r4, r5, r7}^
    7914:	stmib	sp, {r0, r2, sl, fp, sp, lr, pc}^
    7918:	strls	r8, [r0, #-257]	; 0xfffffeff
    791c:	stcne	8, cr15, [r0, #848]	; 0x350
    7920:			; <UNDEFINED> instruction: 0xf8df910a
    7924:	ldrbtmi	r1, [r9], #-2968	; 0xfffff468
    7928:			; <UNDEFINED> instruction: 0xf8df9109
    792c:	ldrbtmi	r1, [r9], #-2964	; 0xfffff46c
    7930:			; <UNDEFINED> instruction: 0xf8d4f02e
    7934:	bleq	fe345cb8 <mkdtemp@@Base+0xfe2f3cdc>
    7938:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    793c:			; <UNDEFINED> instruction: 0xf0274478
    7940:			; <UNDEFINED> instruction: 0xf8d4fe7b
    7944:	blcs	13b5c <__read_chk@plt+0xd0f8>
    7948:	tsthi	r7, r1	; <UNPREDICTABLE>
    794c:	beq	fe4431b4 <mkdtemp@@Base+0xfe3f11d8>
    7950:	ldrdne	pc, [r8], r4
    7954:	blx	ffd439ec <mkdtemp@@Base+0xffcf1a10>
    7958:	ldrsbteq	pc, [r0], r4	; <UNPREDICTABLE>
    795c:			; <UNDEFINED> instruction: 0xf030b108
    7960:			; <UNDEFINED> instruction: 0xf8d4fd81
    7964:	ldrhlt	r0, [r8, -r4]!
    7968:	blne	1745cec <mkdtemp@@Base+0x16f3d10>
    796c:			; <UNDEFINED> instruction: 0xf7fe4479
    7970:	stmdacs	r0, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    7974:			; <UNDEFINED> instruction: 0x83a5f000
    7978:	ldclcc	8, cr15, [r0, #-848]!	; 0xfffffcb0
    797c:			; <UNDEFINED> instruction: 0xf0012b02
    7980:			; <UNDEFINED> instruction: 0xf8d4809b
    7984:	blcs	13bbc <__read_chk@plt+0xd158>
    7988:	eorhi	pc, r8, r2, asr #6
    798c:	ldmdavs	r8, {r1, r2, r4, r8, r9, fp, ip, pc}
    7990:	blx	cc39f2 <mkdtemp@@Base+0xc71a16>
    7994:			; <UNDEFINED> instruction: 0xf8d4b120
    7998:	blcs	168b0 <__read_chk@plt+0xfe4c>
    799c:	rsbhi	pc, lr, r2, asr #32
    79a0:	blpl	a45d24 <mkdtemp@@Base+0x9f3d48>
    79a4:	stmibvs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    79a8:	blls	5b3ebc <mkdtemp@@Base+0x561ee0>
    79ac:			; <UNDEFINED> instruction: 0xf0166818
    79b0:			; <UNDEFINED> instruction: 0xf8d4fb23
    79b4:	blcs	168cc <__read_chk@plt+0xfe68>
    79b8:	strbhi	pc, [sl], #1	; <UNPREDICTABLE>
    79bc:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx11
    79c0:	ldmib	r4, {r4, r9, fp}^
    79c4:			; <UNDEFINED> instruction: 0xf027211f
    79c8:			; <UNDEFINED> instruction: 0xf8d4fb83
    79cc:	blcc	96904 <mkdtemp@@Base+0x44928>
    79d0:	stmdale	r4, {r0, r8, r9, fp, sp}
    79d4:	bcc	ffe45d58 <mkdtemp@@Base+0xffdf3d7c>
    79d8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    79dc:	blls	59fb4c <mkdtemp@@Base+0x54db70>
    79e0:			; <UNDEFINED> instruction: 0xf0166818
    79e4:	stmdblt	r0!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
    79e8:	blcc	ff145d40 <mkdtemp@@Base+0xff0f3d64>
    79ec:			; <UNDEFINED> instruction: 0xf0002b00
    79f0:			; <UNDEFINED> instruction: 0xf8d48405
    79f4:	blcs	5692c <mkdtemp@@Base+0x4950>
    79f8:	tsthi	ip, #0	; <UNPREDICTABLE>
    79fc:	bcc	ff545d80 <mkdtemp@@Base+0xff4f3da4>
    7a00:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7a04:			; <UNDEFINED> instruction: 0xf033681b
    7a08:			; <UNDEFINED> instruction: 0xf0400308
    7a0c:			; <UNDEFINED> instruction: 0xf8df8313
    7a10:			; <UNDEFINED> instruction: 0xf85b3ac8
    7a14:	ldmdavs	r8, {r0, r1, ip, sp}
    7a18:	bl	ff6c5a18 <mkdtemp@@Base+0xff673a3c>
    7a1c:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    7a20:			; <UNDEFINED> instruction: 0xf0002800
    7a24:			; <UNDEFINED> instruction: 0xf8df830d
    7a28:	ldrbtmi	r3, [fp], #-2740	; 0xfffff54c
    7a2c:	blcs	21ea0 <__read_chk@plt+0x1b43c>
    7a30:	movwhi	pc, #24640	; 0x6040	; <UNPREDICTABLE>
    7a34:	ldrsbtcc	pc, [r8], r4	; <UNPREDICTABLE>
    7a38:			; <UNDEFINED> instruction: 0xf0012b00
    7a3c:			; <UNDEFINED> instruction: 0xf8df8318
    7a40:	vpmax.s8	d22, d16, d16
    7a44:	ldrbtmi	r4, [lr], #-257	; 0xfffffeff
    7a48:	streq	pc, [ip, -r6, lsl #2]!
    7a4c:			; <UNDEFINED> instruction: 0xf7fe4638
    7a50:	mulcc	r1, r8, ip
    7a54:	eorshi	pc, pc, r2
    7a58:	orrvs	pc, r6, #25165824	; 0x1800000
    7a5c:	andmi	pc, r1, #64, 4
    7a60:	tstls	ip, #59768832	; 0x3900000
    7a64:			; <UNDEFINED> instruction: 0xf6064618
    7a68:			; <UNDEFINED> instruction: 0xf04a0554
    7a6c:			; <UNDEFINED> instruction: 0xf8dffed3
    7a70:			; <UNDEFINED> instruction: 0x46381a74
    7a74:	ldrbtmi	r9, [r9], #-1309	; 0xfffffae3
    7a78:	ldmdaeq	r4!, {r1, r2, r9, sl, ip, sp, lr, pc}
    7a7c:	svc	0x00daf7fd
    7a80:	ldrdne	pc, [r4], r4
    7a84:	bcs	1845e08 <mkdtemp@@Base+0x17f3e2c>
    7a88:			; <UNDEFINED> instruction: 0xf04f2320
    7a8c:	ldrbtmi	r0, [sl], #-3072	; 0xfffff400
    7a90:			; <UNDEFINED> instruction: 0xf8804430
    7a94:			; <UNDEFINED> instruction: 0x4640c430
    7a98:	ldrmi	r9, [r9], -r1, lsl #2
    7a9c:	andcs	r9, r1, #0, 4
    7aa0:	stc	7, cr15, [r2, #1016]	; 0x3f8
    7aa4:			; <UNDEFINED> instruction: 0xf8df9b18
    7aa8:	andcs	r2, r0, r4, asr #20
    7aac:			; <UNDEFINED> instruction: 0x23206899
    7ab0:	andls	r4, r3, sl, ror r4
    7ab4:	strtmi	r9, [r8], -r0, lsl #4
    7ab8:	tstls	r2, r1, lsl #4
    7abc:			; <UNDEFINED> instruction: 0xf7fe4619
    7ac0:	andcs	lr, r1, r4, ror sp
    7ac4:	mrc2	0, 1, pc, cr14, cr8, {1}
    7ac8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7acc:	strbhi	pc, [r5, r1]!	; <UNPREDICTABLE>
    7ad0:			; <UNDEFINED> instruction: 0xf7fe4638
    7ad4:			; <UNDEFINED> instruction: 0x4639ed52
    7ad8:	strtmi	r4, [r8], -r2, lsl #12
    7adc:	mrc2	0, 3, pc, cr12, cr8, {1}
    7ae0:	vmlal.s8	q9, d1, d0
    7ae4:	blls	529a54 <mkdtemp@@Base+0x4d7a78>
    7ae8:			; <UNDEFINED> instruction: 0x46086819
    7aec:			; <UNDEFINED> instruction: 0xf7fe911b
    7af0:	ldmdbls	fp, {r2, r6, r8, sl, fp, sp, lr, pc}
    7af4:	strtmi	r4, [r8], -r2, lsl #12
    7af8:	mcr2	0, 3, pc, cr14, cr8, {1}	; <UNPREDICTABLE>
    7afc:	vmlal.s8	q9, d1, d0
    7b00:	strbmi	r8, [r0], -ip, asr #15
    7b04:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    7b08:	strmi	r4, [r2], -r1, asr #12
    7b0c:			; <UNDEFINED> instruction: 0xf0384628
    7b10:	stmdacs	r0, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7b14:	strbhi	pc, [r1, r1, asr #5]	; <UNPREDICTABLE>
    7b18:	ldrsbtne	pc, [r8], r4	; <UNPREDICTABLE>
    7b1c:	tstls	fp, r8, lsl #12
    7b20:	stc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    7b24:			; <UNDEFINED> instruction: 0x4602991b
    7b28:			; <UNDEFINED> instruction: 0xf0384628
    7b2c:	stmdacs	r0, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    7b30:	ldrhi	pc, [r3, r1, asr #5]!
    7b34:	stmdbvs	ip!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    7b38:	strtmi	r2, [r8], -r0, asr #4
    7b3c:			; <UNDEFINED> instruction: 0xf0384649
    7b40:	stmdacs	r0, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7b44:	strhi	pc, [r9, r1, asr #5]!
    7b48:			; <UNDEFINED> instruction: 0xf0384628
    7b4c:	andcs	pc, r1, r7, lsr #29
    7b50:	ldc2l	0, cr15, [lr, #224]	; 0xe0
    7b54:	strbmi	r4, [r8], -r1, lsl #12
    7b58:			; <UNDEFINED> instruction: 0xffb4f02f
    7b5c:	blne	ff145eb4 <mkdtemp@@Base+0xff0f3ed8>
    7b60:	ldmdaeq	r4!, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    7b64:	rsble	r2, r5, r0, lsl #18
    7b68:	stmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b6c:	stmibpl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b70:			; <UNDEFINED> instruction: 0xf0274478
    7b74:	andcs	pc, r0, #11584	; 0x2d40
    7b78:	ldrbtmi	r9, [sp], #-529	; 0xfffffdef
    7b7c:			; <UNDEFINED> instruction: 0xf8df9a18
    7b80:			; <UNDEFINED> instruction: 0xf8dfc978
    7b84:	ldmdavs	r3, {r3, r4, r5, r6, r8, fp}
    7b88:			; <UNDEFINED> instruction: 0x970844fc
    7b8c:	svcls	0x001d4478
    7b90:	eorsgt	pc, ip, sp, asr #17
    7b94:	smladls	r6, r0, r3, r9
    7b98:			; <UNDEFINED> instruction: 0xf8cd9f14
    7b9c:			; <UNDEFINED> instruction: 0xf8df8030
    7ba0:	ldmdavs	pc!, {r5, r6, r8, fp, sp}	; <UNPREDICTABLE>
    7ba4:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7ba8:			; <UNDEFINED> instruction: 0xf8df447a
    7bac:			; <UNDEFINED> instruction: 0x971b195c
    7bb0:			; <UNDEFINED> instruction: 0xf8d4447b
    7bb4:	ldrbtmi	r7, [r9], #-184	; 0xffffff48
    7bb8:	andls	r9, fp, sp, lsl #10
    7bbc:	bvs	fec2d7fc <mkdtemp@@Base+0xfebdb820>
    7bc0:	movwls	r9, #20999	; 0x5207
    7bc4:	blls	6ee42c <mkdtemp@@Base+0x69c450>
    7bc8:	stmdbvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7bcc:	andne	lr, r9, sp, asr #19
    7bd0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    7bd4:	ldmdbvs	r1, {r0, r1, r8, r9, ip, sp, lr}^
    7bd8:	blpl	ff145f30 <mkdtemp@@Base+0xff0f3f54>
    7bdc:	ldmdacs	r4!, {r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    7be0:	ldmdbls	ip, {r1, r8, ip, pc}
    7be4:			; <UNDEFINED> instruction: 0xf8df4628
    7be8:	ldrbtmi	r3, [fp], #-2344	; 0xfffff6d8
    7bec:	movwne	lr, #2509	; 0x9cd
    7bf0:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7bf4:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7bf8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7bfc:	stc2l	0, cr15, [lr, #188]	; 0xbc
    7c00:			; <UNDEFINED> instruction: 0xf8df4601
    7c04:			; <UNDEFINED> instruction: 0xf8c40918
    7c08:	ldrbtmi	r1, [r8], #-3012	; 0xfffff43c
    7c0c:	stc2l	0, cr15, [r8, #-156]!	; 0xffffff64
    7c10:			; <UNDEFINED> instruction: 0xf7fd4628
    7c14:			; <UNDEFINED> instruction: 0xf8d4ee78
    7c18:	strmi	r1, [r8], -r4, asr #23
    7c1c:			; <UNDEFINED> instruction: 0xf7fe911b
    7c20:	blls	5c2ed8 <mkdtemp@@Base+0x570efc>
    7c24:			; <UNDEFINED> instruction: 0x4602991b
    7c28:			; <UNDEFINED> instruction: 0xf01c6818
    7c2c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    7c30:	ldrhi	pc, [sl, -r1, asr #32]!
    7c34:	blpl	fe745f8c <mkdtemp@@Base+0xfe6f3fb0>
    7c38:	subsle	r2, r5, r0, lsl #26
    7c3c:	bl	ff4c5c3c <mkdtemp@@Base+0xff473c60>
    7c40:	ldmvc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7c44:			; <UNDEFINED> instruction: 0x4601447f
    7c48:			; <UNDEFINED> instruction: 0xf02f4628
    7c4c:			; <UNDEFINED> instruction: 0x4605fcfb
    7c50:	bleq	fe745fa8 <mkdtemp@@Base+0xfe6f3fcc>
    7c54:	mrc	7, 2, APSR_nzcv, cr6, cr13, {7}
    7c58:	stmiacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7c5c:			; <UNDEFINED> instruction: 0xf8df2100
    7c60:	ldrbtmi	r3, [sl], #-2248	; 0xfffff738
    7c64:	ldrbeq	pc, [r4], -r2, lsl #12	; <UNPREDICTABLE>
    7c68:	tstvs	r0, sp, asr #19
    7c6c:	ldrbtmi	r9, [fp], #-2328	; 0xfffff6e8
    7c70:	bvs	fe42c8b4 <mkdtemp@@Base+0xfe3da8d8>
    7c74:	movwls	r6, #14345	; 0x3809
    7c78:			; <UNDEFINED> instruction: 0x96049b14
    7c7c:	stmiavs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7c80:	smladls	r7, fp, r8, r6
    7c84:			; <UNDEFINED> instruction: 0xf8df447e
    7c88:	andls	r7, r8, r8, lsr #17
    7c8c:	strls	r4, [r5], -r8, lsr #12
    7c90:	movwls	r4, #9343	; 0x247f
    7c94:	strteq	pc, [ip], -r2, lsl #2
    7c98:			; <UNDEFINED> instruction: 0xf5029701
    7c9c:	strls	r6, [r6], -r6, lsl #7
    7ca0:	ldrteq	pc, [r4], -r2, lsl #12	; <UNPREDICTABLE>
    7ca4:			; <UNDEFINED> instruction: 0xf8d49300
    7ca8:			; <UNDEFINED> instruction: 0xf8d230b8
    7cac:			; <UNDEFINED> instruction: 0xf8df2874
    7cb0:	smlabbls	lr, r4, r8, r7
    7cb4:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7cb8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    7cbc:	ldrbtmi	r3, [r9], #-1804	; 0xfffff8f4
    7cc0:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7cc4:			; <UNDEFINED> instruction: 0xf8df910b
    7cc8:	ldrbtmi	r1, [fp], #-2168	; 0xfffff788
    7ccc:			; <UNDEFINED> instruction: 0xf8df960a
    7cd0:	ldrbtmi	r6, [r9], #-2164	; 0xfffff78c
    7cd4:			; <UNDEFINED> instruction: 0x9609447e
    7cd8:	stc2l	0, cr15, [r0, #-188]!	; 0xffffff44
    7cdc:	strtmi	r4, [r8], -r3, lsl #12
    7ce0:	blcc	fe745ff8 <mkdtemp@@Base+0xfe6f401c>
    7ce4:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    7ce8:	blcs	2e944 <__read_chk@plt+0x27ee0>
    7cec:	ldrbhi	pc, [r3, -r0, asr #32]	; <UNPREDICTABLE>
    7cf0:	ldrsbpl	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
    7cf4:	stmdavc	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}
    7cf8:			; <UNDEFINED> instruction: 0xf0002b24
    7cfc:			; <UNDEFINED> instruction: 0xf8df8261
    7d00:			; <UNDEFINED> instruction: 0xf8d437d4
    7d04:			; <UNDEFINED> instruction: 0xf85b0b9c
    7d08:	ldmdavs	fp, {r0, r1, ip, sp}
    7d0c:			; <UNDEFINED> instruction: 0xf0402b00
    7d10:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, pc}
    7d14:	mvnhi	pc, r0, asr #32
    7d18:	blcs	2e97c <__read_chk@plt+0x27f18>
    7d1c:	ldrbhi	pc, [fp, -r0]	; <UNPREDICTABLE>
    7d20:			; <UNDEFINED> instruction: 0x0090f8d4
    7d24:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    7d28:	blx	1643e62 <mkdtemp@@Base+0x15f1e86>
    7d2c:			; <UNDEFINED> instruction: 0xf8d46f26
    7d30:	bls	663f68 <mkdtemp@@Base+0x611f8c>
    7d34:			; <UNDEFINED> instruction: 0x5084f8b4
    7d38:	blls	5cf984 <mkdtemp@@Base+0x57d9a8>
    7d3c:	stceq	8, cr15, [r4], {66}	; 0x42
    7d40:	strls	r9, [r3, -r5, lsl #12]
    7d44:	ldrdvs	pc, [r8], r4
    7d48:	ubfxcs	pc, pc, #17, #29
    7d4c:	stmib	sp, {r2, r8, ip, pc}^
    7d50:			; <UNDEFINED> instruction: 0xf8df5601
    7d54:			; <UNDEFINED> instruction: 0xf85b57f8
    7d58:	bls	51fd68 <mkdtemp@@Base+0x4cdd8c>
    7d5c:	mrc	4, 0, r4, cr8, cr13, {3}
    7d60:			; <UNDEFINED> instruction: 0x96250a90
    7d64:	bvs	feaa1db0 <mkdtemp@@Base+0xfea4fdd4>
    7d68:			; <UNDEFINED> instruction: 0xf00b9600
    7d6c:	stmdacs	r0, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    7d70:	strbhi	pc, [r3, -r0, asr #32]!	; <UNPREDICTABLE>
    7d74:			; <UNDEFINED> instruction: 0xf7fd9817
    7d78:			; <UNDEFINED> instruction: 0xf8d4edb2
    7d7c:	vnmls.f64	d1, d24, d4
    7d80:			; <UNDEFINED> instruction: 0xf8d40a90
    7d84:			; <UNDEFINED> instruction: 0xf0282b88
    7d88:	blls	687d3c <mkdtemp@@Base+0x635d60>
    7d8c:	stcne	8, cr15, [r4], {83}	; 0x53
    7d90:	vstrle.16	s4, [r4, #-0]	; <UNPREDICTABLE>
    7d94:	sbfxeq	pc, pc, #17, #25
    7d98:			; <UNDEFINED> instruction: 0xf0274478
    7d9c:			; <UNDEFINED> instruction: 0xf8dffca1
    7da0:			; <UNDEFINED> instruction: 0x260037b4
    7da4:			; <UNDEFINED> instruction: 0xf85b6ae2
    7da8:			; <UNDEFINED> instruction: 0x93223003
    7dac:	andsvs	r6, lr, lr, asr r0
    7db0:			; <UNDEFINED> instruction: 0xf0412a00
    7db4:			; <UNDEFINED> instruction: 0xf8df80a2
    7db8:	ldrbtmi	r3, [fp], #-1952	; 0xfffff860
    7dbc:	blcs	21e30 <__read_chk@plt+0x1b3cc>
    7dc0:	cmphi	sp, r1	; <UNPREDICTABLE>
    7dc4:	tstls	lr, #88, 22	; 0x16000
    7dc8:	ldfges	f2, [ip]
    7dcc:	blls	699634 <mkdtemp@@Base+0x647658>
    7dd0:	ldrvs	pc, [r0], sp, lsl #10
    7dd4:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    7dd8:	strbvs	pc, [r2, sp, lsl #10]	; <UNPREDICTABLE>
    7ddc:			; <UNDEFINED> instruction: 0xf843951f
    7de0:	blls	84ee38 <mkdtemp@@Base+0x7fce5c>
    7de4:	ldrls	r9, [fp, -r0, lsr #12]
    7de8:	ldcne	8, cr15, [r0], {67}	; 0x43
    7dec:	svc	0x00d2f7fd
    7df0:	strtmi	r2, [r8], -r0, lsl #2
    7df4:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    7df8:	ldrbvs	pc, [r4, #1293]!	; 0x50d	; <UNPREDICTABLE>
    7dfc:	svc	0x00caf7fd
    7e00:	ldrtmi	r2, [r0], -r0, lsl #2
    7e04:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    7e08:	ldrvs	pc, [r3], -sp, lsl #10
    7e0c:			; <UNDEFINED> instruction: 0x961d951c
    7e10:	svc	0x00c0f7fd
    7e14:	vst4.8	{d18,d20,d22,d24}, [pc], r0
    7e18:	ldrtmi	r7, [r8], -r8, asr #5
    7e1c:	svc	0x00baf7fd
    7e20:	vst4.8	{d18,d20,d22,d24}, [pc], r0
    7e24:	strtmi	r7, [r8], -r8, asr #5
    7e28:	svc	0x00b4f7fd
    7e2c:	ldrtmi	r2, [r0], -r0, lsl #2
    7e30:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    7e34:	svc	0x00aef7fd
    7e38:	ldrsbcc	pc, [r4, #132]	; 0x84	; <UNPREDICTABLE>
    7e3c:			; <UNDEFINED> instruction: 0xf8d4b123
    7e40:	blcs	18d45c8 <mkdtemp@@Base+0x18825ec>
    7e44:	msrhi	(UNDEF: 119), r1
    7e48:			; <UNDEFINED> instruction: 0x93232300
    7e4c:	ldrdcc	pc, [r0, #132]!	; 0x84
    7e50:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    7e54:			; <UNDEFINED> instruction: 0xf8df82f6
    7e58:	strcs	r2, [r0, #-1796]	; 0xfffff8fc
    7e5c:			; <UNDEFINED> instruction: 0x1700f8df
    7e60:			; <UNDEFINED> instruction: 0xf8df447a
    7e64:	eorcc	r3, ip, #0, 14
    7e68:			; <UNDEFINED> instruction: 0xf8df9221
    7e6c:	ldrbtmi	r2, [r9], #-1788	; 0xfffff904
    7e70:			; <UNDEFINED> instruction: 0xf8cd447b
    7e74:	ldrbtmi	fp, [sl], #-152	; 0xffffff68
    7e78:	svcls	0x002333b8
    7e7c:	bne	4436a4 <mkdtemp@@Base+0x3f16c8>
    7e80:	ldrdlt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    7e84:	bcs	4436b0 <mkdtemp@@Base+0x3f16d4>
    7e88:			; <UNDEFINED> instruction: 0xf8cd9327
    7e8c:	umlals	sl, r7, r0, r0
    7e90:	b	fea45e90 <mkdtemp@@Base+0xfe9f3eb4>
    7e94:	beq	43fd8 <error@@Base+0x14ad4>
    7e98:	ldmdbeq	r8, {r0, r1, r3, r5, r7, r8, ip, sp, lr, pc}
    7e9c:	strbmi	r4, [r0], -r1, lsl #12
    7ea0:	blx	ff443f66 <mkdtemp@@Base+0xff3f1f8a>
    7ea4:			; <UNDEFINED> instruction: 0x9e189a14
    7ea8:	ldmdavs	r2, {r0, r5, r8, r9, fp, ip, pc}
    7eac:	ldrsbtne	pc, [r8], r4	; <UNPREDICTABLE>
    7eb0:	ssat	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    7eb4:	ldmdbvs	r2!, {r0, r1, r2, r4, r9, ip, pc}^
    7eb8:			; <UNDEFINED> instruction: 0xf8df44fe
    7ebc:	ldrbtmi	ip, [ip], #1716	; 0x6b4
    7ec0:	ldceq	8, cr15, [ip], {75}	; 0x4b
    7ec4:	blls	5ecad4 <mkdtemp@@Base+0x59aaf8>
    7ec8:			; <UNDEFINED> instruction: 0xf8df9106
    7ecc:			; <UNDEFINED> instruction: 0xf8cd16a8
    7ed0:			; <UNDEFINED> instruction: 0xf8cde014
    7ed4:	ldrbtmi	ip, [r9], #-12
    7ed8:	tstls	r1, r4, lsl #6
    7edc:	andsge	pc, ip, sp, asr #17
    7ee0:	mrc	8, 0, r6, cr9, cr1, {1}
    7ee4:			; <UNDEFINED> instruction: 0x460e3a10
    7ee8:	tsteq	ip, fp, lsr #3	; <UNPREDICTABLE>
    7eec:			; <UNDEFINED> instruction: 0xf8df911a
    7ef0:	strls	r1, [r0], -r8, lsl #13
    7ef4:			; <UNDEFINED> instruction: 0xf02f4479
    7ef8:	pkhtbmi	pc, r0, r1, asr #24	; <UNPREDICTABLE>
    7efc:	ldceq	8, cr15, [ip], {91}	; 0x5b
    7f00:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    7f04:			; <UNDEFINED> instruction: 0x46494652
    7f08:			; <UNDEFINED> instruction: 0xf01e4640
    7f0c:			; <UNDEFINED> instruction: 0xf8dff92d
    7f10:	strbmi	r2, [r1], -ip, ror #12
    7f14:			; <UNDEFINED> instruction: 0xf002447a
    7f18:			; <UNDEFINED> instruction: 0xf85bf985
    7f1c:			; <UNDEFINED> instruction: 0xf04f3c18
    7f20:	strdlt	r3, [r3, -pc]
    7f24:			; <UNDEFINED> instruction: 0xf8df681a
    7f28:			; <UNDEFINED> instruction: 0x46410658
    7f2c:	beq	ff744348 <mkdtemp@@Base+0xff6f236c>
    7f30:			; <UNDEFINED> instruction: 0xf0274478
    7f34:	blls	5c6d40 <mkdtemp@@Base+0x574d64>
    7f38:	streq	lr, [r3], r4, lsl #22
    7f3c:	tstls	r7, #31488	; 0x7b00
    7f40:			; <UNDEFINED> instruction: 0xf7fd6870
    7f44:	ldmdbls	lr, {r5, r6, r7, sl, fp, sp, lr, pc}
    7f48:	ldrdcs	pc, [r0], -r9
    7f4c:	orreq	lr, sl, #4, 22	; 0x1000
    7f50:			; <UNDEFINED> instruction: 0xf8412f63
    7f54:	ldmdbls	pc, {r0, r1, r2, r5, pc}	; <UNPREDICTABLE>
    7f58:			; <UNDEFINED> instruction: 0xf841685b
    7f5c:	bls	810000 <mkdtemp@@Base+0x7be024>
    7f60:	eorcc	pc, r7, r2, asr #16
    7f64:	ldrhi	pc, [r4]
    7f68:			; <UNDEFINED> instruction: 0x6694f8d4
    7f6c:			; <UNDEFINED> instruction: 0xf0402e00
    7f70:			; <UNDEFINED> instruction: 0xf8df8157
    7f74:			; <UNDEFINED> instruction: 0x46421610
    7f78:	ldrbtmi	r9, [r9], #-2074	; 0xfffff7e6
    7f7c:	stc2	0, cr15, [lr, #180]!	; 0xb4
    7f80:	mrcls	6, 0, r4, cr10, cr2, {1}
    7f84:	ldmdavs	r0!, {r0, r3, r6, r9, sl, lr}
    7f88:			; <UNDEFINED> instruction: 0xf8eef01e
    7f8c:	ldrbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7f90:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
    7f94:			; <UNDEFINED> instruction: 0xf946f002
    7f98:	ldrdcc	pc, [r0], -r9
    7f9c:	blcs	22068 <__read_chk@plt+0x1b604>
    7fa0:	ldrbthi	pc, [fp], -r0	; <UNPREDICTABLE>
    7fa4:			; <UNDEFINED> instruction: 0xf8df681a
    7fa8:	ldrbtmi	r0, [r8], #-1508	; 0xfffffa1c
    7fac:	blx	1144052 <mkdtemp@@Base+0x10f2076>
    7fb0:	ldrdeq	pc, [r0], -r9
    7fb4:			; <UNDEFINED> instruction: 0xf0012800
    7fb8:			; <UNDEFINED> instruction: 0xf01680eb
    7fbc:	stmdacs	r0, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7fc0:	strhi	pc, [r2, r0]
    7fc4:	bl	1198cc <mkdtemp@@Base+0xc78f0>
    7fc8:			; <UNDEFINED> instruction: 0xf02d0a8a
    7fcc:	ldmdbls	r7, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    7fd0:	smladcc	r2, lr, fp, r9
    7fd4:	ldrdcs	pc, [r0], -r9
    7fd8:	eoreq	pc, r1, r3, asr #16
    7fdc:			; <UNDEFINED> instruction: 0xf8da981f
    7fe0:			; <UNDEFINED> instruction: 0xf8403004
    7fe4:	bls	810070 <mkdtemp@@Base+0x7be094>
    7fe8:	eorcc	pc, r1, r2, asr #16
    7fec:	tstcs	r1, r8, lsr #12
    7ff0:			; <UNDEFINED> instruction: 0xf990f04c
    7ff4:	ldrdcc	pc, [r0, #132]!	; 0x84
    7ff8:			; <UNDEFINED> instruction: 0x46054298
    7ffc:	andshi	pc, ip, #128, 4
    8000:	cmneq	r8, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    8004:	tstls	r6, #396	; 0x18c
    8008:	orreq	lr, r3, #4, 22	; 0x1000
    800c:	ldrdhi	pc, [r4], -r3
    8010:	cdp	8, 1, cr13, cr8, cr7, {0}
    8014:			; <UNDEFINED> instruction: 0x46401a10
    8018:	ldc	7, cr15, [r6], #-1012	; 0xfffffc0c
    801c:			; <UNDEFINED> instruction: 0xf47f2800
    8020:			; <UNDEFINED> instruction: 0x4640af37
    8024:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    8028:	bl	12ec88 <mkdtemp@@Base+0xdccac>
    802c:	movwcs	r0, #1667	; 0x683
    8030:			; <UNDEFINED> instruction: 0xe7db6073
    8034:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    8038:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    803c:	strbt	r6, [r6], #90	; 0x5a
    8040:	blcc	ff346398 <mkdtemp@@Base+0xff2f43bc>
    8044:			; <UNDEFINED> instruction: 0xf43f2b03
    8048:			; <UNDEFINED> instruction: 0xf8dfacf5
    804c:	ldrbtmi	r3, [fp], #-1352	; 0xfffffab8
    8050:			; <UNDEFINED> instruction: 0xb123685b
    8054:	ldrdcc	pc, [r0], r4
    8058:			; <UNDEFINED> instruction: 0xf0412b00
    805c:			; <UNDEFINED> instruction: 0xf8df8187
    8060:	andcs	r3, r0, #56, 10	; 0xe000000
    8064:	subsvs	r4, sl, fp, ror r4
    8068:			; <UNDEFINED> instruction: 0xf8d4e4e4
    806c:			; <UNDEFINED> instruction: 0xf1baa080
    8070:			; <UNDEFINED> instruction: 0xf73e0f06
    8074:	smlabbcs	r1, ip, sp, sl
    8078:			; <UNDEFINED> instruction: 0xf94cf04c
    807c:	strmi	r2, [r3], -r1, lsl #2
    8080:	cmnvs	fp, r0, asr r6
    8084:			; <UNDEFINED> instruction: 0xf946f04c
    8088:	addeq	pc, r0, r4, asr #17
    808c:	ldcllt	7, cr15, [pc, #-1016]!	; 7c9c <__read_chk@plt+0x1238>
    8090:	strne	pc, [r8, #-2271]	; 0xfffff721
    8094:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    8098:	bl	b46098 <mkdtemp@@Base+0xaf40bc>
    809c:			; <UNDEFINED> instruction: 0xf0002800
    80a0:			; <UNDEFINED> instruction: 0xf8df8081
    80a4:			; <UNDEFINED> instruction: 0x465014fc
    80a8:			; <UNDEFINED> instruction: 0xf7fe4479
    80ac:	stmdacs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
    80b0:	msrhi	CPSR_sc, r1, asr #32
    80b4:	eorsvs	r2, fp, r3, lsl #6
    80b8:	stcllt	7, cr15, [r9, #-1016]!	; 0xfffffc08
    80bc:			; <UNDEFINED> instruction: 0xf7fe3001
    80c0:			; <UNDEFINED> instruction: 0xf8d4bf90
    80c4:	blcs	1700c <__read_chk@plt+0x105a8>
    80c8:	cfldrdge	mvd15, [r6], {63}	; 0x3f
    80cc:	ldrbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    80d0:			; <UNDEFINED> instruction: 0xf0254478
    80d4:			; <UNDEFINED> instruction: 0xf8dffe49
    80d8:	ldrbtmi	r2, [sl], #-1232	; 0xfffffb30
    80dc:	str	r9, [pc], #-539	; 80e4 <__read_chk@plt+0x1680>
    80e0:			; <UNDEFINED> instruction: 0xf0012800
    80e4:			; <UNDEFINED> instruction: 0xf01384ab
    80e8:	vmlsne.f32	s30, s4, s10
    80ec:	mrcge	6, 0, APSR_nzcv, cr4, cr15, {7}
    80f0:	beq	fe443958 <mkdtemp@@Base+0xfe3f197c>
    80f4:			; <UNDEFINED> instruction: 0xf0284611
    80f8:	cdp	15, 1, cr15, cr8, cr11, {5}
    80fc:			; <UNDEFINED> instruction: 0xf0280a90
    8100:			; <UNDEFINED> instruction: 0xf8d4fe55
    8104:	blcs	16f9c <__read_chk@plt+0x10538>
    8108:	strbhi	pc, [fp]	; <UNPREDICTABLE>
    810c:	blcc	1446464 <mkdtemp@@Base+0x13f4488>
    8110:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    8114:			; <UNDEFINED> instruction: 0xf8df809c
    8118:			; <UNDEFINED> instruction: 0x26009494
    811c:	ldrcc	pc, [r0], #2271	; 0x8df
    8120:			; <UNDEFINED> instruction: 0xf8df4635
    8124:	ldrbtmi	r8, [r9], #1168	; 0x490
    8128:			; <UNDEFINED> instruction: 0xf8cd447b
    812c:	ldrbtmi	r9, [r8], #92	; 0x5c
    8130:	bls	fe443998 <mkdtemp@@Base+0xfe3f19bc>
    8134:	ands	r9, lr, r6, lsl r3
    8138:	stmdavs	r2, {r0, r1, r6, r8, fp, sp, lr}^
    813c:	rsble	r2, sp, r0, lsl #22
    8140:	andls	r6, r0, r0, lsl #18
    8144:			; <UNDEFINED> instruction: 0xf0274640
    8148:			; <UNDEFINED> instruction: 0xf8d4fa77
    814c:			; <UNDEFINED> instruction: 0xf1041b54
    8150:			; <UNDEFINED> instruction: 0x4648021c
    8154:			; <UNDEFINED> instruction: 0xf0244439
    8158:			; <UNDEFINED> instruction: 0x4601f819
    815c:			; <UNDEFINED> instruction: 0xf04c4630
    8160:	ldrdcs	pc, [r1, -r9]
    8164:	strtmi	r4, [r8], -r6, lsl #12
    8168:			; <UNDEFINED> instruction: 0xf8d4f04c
    816c:	blcc	14464c4 <mkdtemp@@Base+0x13f44e8>
    8170:			; <UNDEFINED> instruction: 0x46054298
    8174:			; <UNDEFINED> instruction: 0xf8d4da56
    8178:	cmneq	pc, r4, asr fp	; <UNPREDICTABLE>
    817c:	stmvs	r1, {r3, r4, r6, r7, r8, fp, ip}
    8180:	bicsle	r2, r9, r0, lsl #18
    8184:	stmdbcs	r0, {r0, r3, r4, r6, r7, r8, fp, ip, lr}
    8188:	stmibvs	r3!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    818c:	ldmib	sp, {r8, r9, fp, sp}^
    8190:	svclt	0x00142316
    8194:			; <UNDEFINED> instruction: 0x46114619
    8198:			; <UNDEFINED> instruction: 0xf8dfe7ce
    819c:	ldrbtmi	r7, [pc], #-1052	; 81a4 <__read_chk@plt+0x1740>
    81a0:	bllt	1a461a4 <mkdtemp@@Base+0x19f41c8>
    81a4:	eorsvs	r2, fp, r5, lsl #6
    81a8:	ldcllt	7, cr15, [r1], #1016	; 0x3f8
    81ac:	streq	pc, [ip], #-2271	; 0xfffff721
    81b0:			; <UNDEFINED> instruction: 0xf0274478
    81b4:	bls	686ac0 <mkdtemp@@Base+0x634ae4>
    81b8:	andsvs	r2, r3, r1, lsl #6
    81bc:	blt	fe5861c0 <mkdtemp@@Base+0xfe5341e4>
    81c0:			; <UNDEFINED> instruction: 0xf7fe4628
    81c4:	stmdacs	r1, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    81c8:	ldcge	6, cr15, [r9, #508]	; 0x1fc
    81cc:			; <UNDEFINED> instruction: 0xf7fe1c68
    81d0:			; <UNDEFINED> instruction: 0x4605ebb6
    81d4:			; <UNDEFINED> instruction: 0xf0012800
    81d8:	strmi	r8, [r2], -r8, ror #5
    81dc:			; <UNDEFINED> instruction: 0xf8d448f8
    81e0:	ldrbtmi	r1, [r8], #-472	; 0xfffffe28
    81e4:	blx	14c4288 <mkdtemp@@Base+0x14722ac>
    81e8:	ldrsbeq	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
    81ec:	bl	fe2c61e8 <mkdtemp@@Base+0xfe27420c>
    81f0:			; <UNDEFINED> instruction: 0xf02d4628
    81f4:			; <UNDEFINED> instruction: 0xf8c4fc4f
    81f8:	str	r0, [r0, #472]	; 0x1d8
    81fc:			; <UNDEFINED> instruction: 0xf8d44af1
    8200:	ldrbtmi	r3, [sl], #-3020	; 0xfffff434
    8204:	svclt	0x00183b01
    8208:	subsvs	r2, r3, r1, lsl #6
    820c:	bllt	ffc86210 <mkdtemp@@Base+0xffc34234>
    8210:			; <UNDEFINED> instruction: 0xf02e200a
    8214:	strmi	pc, [r4], -r7, lsr #20
    8218:	stmdalt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    821c:	str	r6, [pc, r3, asr #17]
    8220:	usat	r9, #3, r7, lsl #30
    8224:	svclt	0x00d42800
    8228:	movwcs	r2, #4864	; 0x1300
    822c:	svclt	0x000c4286
    8230:			; <UNDEFINED> instruction: 0xf0032500
    8234:			; <UNDEFINED> instruction: 0xb1250501
    8238:	blcs	227cc <__read_chk@plt+0x1bd68>
    823c:	mvnshi	pc, #65	; 0x41
    8240:	stmdblt	r6!, {r0, r1, r3, r5, r9, sl, lr}
    8244:	stmiami	r0!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    8248:			; <UNDEFINED> instruction: 0xf0274478
    824c:			; <UNDEFINED> instruction: 0xf8d4f95b
    8250:	blcs	16fb8 <__read_chk@plt+0x10554>
    8254:			; <UNDEFINED> instruction: 0xf8dfdd4d
    8258:	mrcmi	3, 6, r8, cr13, cr4, {3}
    825c:	ldrbtmi	r4, [r8], #4061	; 0xfdd
    8260:	ldrbtmi	r9, [lr], #-3349	; 0xfffff2eb
    8264:	subsge	pc, r4, sp, asr #17
    8268:	mrc	4, 0, r4, cr8, cr15, {3}
    826c:			; <UNDEFINED> instruction: 0xf8cdaa90
    8270:	ands	fp, r0, r8, asr r0
    8274:	blcs	22808 <__read_chk@plt+0x1bda4>
    8278:	teqhi	lr, #65	; 0x41	; <UNPREDICTABLE>
    827c:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
    8280:			; <UNDEFINED> instruction: 0xf986f027
    8284:	tstcs	r1, r8, lsr #12
    8288:			; <UNDEFINED> instruction: 0xf844f04c
    828c:	blcc	16465e4 <mkdtemp@@Base+0x15f4608>
    8290:			; <UNDEFINED> instruction: 0x46054298
    8294:			; <UNDEFINED> instruction: 0xf8d4da2b
    8298:	b	13d7010 <mkdtemp@@Base+0x1385034>
    829c:	bl	ce7b8 <mkdtemp@@Base+0x7c7dc>
    82a0:	stmvs	r1, {r0, r3}
    82a4:	stmdbvs	r3, {r0, r3, r5, r6, r7, r8, ip, sp, pc}^
    82a8:	biclt	r6, r3, r2, asr #16
    82ac:	andls	r6, r0, r0, lsl #18
    82b0:			; <UNDEFINED> instruction: 0xf0274630
    82b4:			; <UNDEFINED> instruction: 0xf8d4f9c1
    82b8:			; <UNDEFINED> instruction: 0x46501b5c
    82bc:	bleq	282ec8 <mkdtemp@@Base+0x230eec>
    82c0:			; <UNDEFINED> instruction: 0xf0244659
    82c4:			; <UNDEFINED> instruction: 0xf8cbf829
    82c8:			; <UNDEFINED> instruction: 0xf8d4001c
    82cc:	strbmi	r1, [r9], #-2908	; 0xfffff4a4
    82d0:	blcs	22a04 <__read_chk@plt+0x1bfa0>
    82d4:	ldrtmi	sp, [r8], -lr, asr #23
    82d8:	stc2l	0, cr15, [r6, #-32]	; 0xffffffe0
    82dc:	stmiavs	r3, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    82e0:			; <UNDEFINED> instruction: 0xf853e7e4
    82e4:	stmdbcs	r0, {r0, r3, ip}
    82e8:	strbmi	fp, [r1], -r8, lsl #30
    82ec:	ldmib	sp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    82f0:			; <UNDEFINED> instruction: 0xf8d4ab15
    82f4:	stmdbcs	r0, {r4, r5, r7, r8, r9, fp, ip}
    82f8:	ldrbthi	pc, [sp], #64	; 0x40	; <UNPREDICTABLE>
    82fc:	blne	fef46654 <mkdtemp@@Base+0xfeef4678>
    8300:			; <UNDEFINED> instruction: 0xf0402900
    8304:	cdp	7, 1, cr8, cr8, cr9, {4}
    8308:			; <UNDEFINED> instruction: 0xf0280a90
    830c:	stmdacs	r0, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    8310:	ldrbhi	pc, [r2], #0	; <UNPREDICTABLE>
    8314:	blcc	fe94666c <mkdtemp@@Base+0xfe8f4690>
    8318:			; <UNDEFINED> instruction: 0xf0002b00
    831c:	blmi	febe9044 <mkdtemp@@Base+0xfeb97068>
    8320:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8324:	movwcc	r6, #6171	; 0x181b
    8328:	teqhi	sp, #0	; <UNPREDICTABLE>
    832c:	smlatbcs	r1, ip, fp, r4
    8330:	strcs	r4, [r0], -ip, lsr #21
    8334:	cfstrsmi	mvf4, [ip, #492]!	; 0x1ec
    8338:			; <UNDEFINED> instruction: 0xf85b4fac
    833c:	ldmdbvs	r8, {r1, sp}
    8340:	bvs	1620388 <mkdtemp@@Base+0x15ce3ac>
    8344:	andcs	pc, r5, fp, asr r8	; <UNPREDICTABLE>
    8348:	blpl	ff3466a0 <mkdtemp@@Base+0xff2f46c4>
    834c:			; <UNDEFINED> instruction: 0xf85b6010
    8350:	bmi	fe9c8374 <mkdtemp@@Base+0xfe976398>
    8354:	ldmdavs	sp, {r0, r2, sp, lr}^
    8358:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    835c:			; <UNDEFINED> instruction: 0x605e6998
    8360:	tstvs	r9, r5, lsl r0
    8364:	stmdblt	r0, {r0, r3, r4, r6, r9, sp, lr}
    8368:	blmi	fe8a06d4 <mkdtemp@@Base+0xfe84e6f8>
    836c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    8370:			; <UNDEFINED> instruction: 0xf8d4619a
    8374:	vnmls.f64	d1, d24, d16
    8378:	blx	fec4adc0 <mkdtemp@@Base+0xfebf8de4>
    837c:	svcvs	0x00a3f181
    8380:	stmdbeq	r9, {r1, r5, r6, r8, r9, sl, fp, sp, lr}^
    8384:	stc2l	0, cr15, [r6, #164]	; 0xa4
    8388:	blcc	fe8466e0 <mkdtemp@@Base+0xfe7f4704>
    838c:	blmi	fe6b6860 <mkdtemp@@Base+0xfe664884>
    8390:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8394:	cmpeq	sl, fp, lsl r8
    8398:	ldrhi	pc, [r5, -r0, lsl #2]
    839c:	bleq	fef466f4 <mkdtemp@@Base+0xfeef4718>
    83a0:			; <UNDEFINED> instruction: 0xf8d4b120
    83a4:	blcs	172ac <__read_chk@plt+0x10848>
    83a8:	ldrthi	pc, [r1], r0, asr #32	; <UNPREDICTABLE>
    83ac:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    83b0:	blcs	22724 <__read_chk@plt+0x1bcc0>
    83b4:	strhi	pc, [r6], #0
    83b8:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
    83bc:			; <UNDEFINED> instruction: 0xb143699b
    83c0:			; <UNDEFINED> instruction: 0xb1236963
    83c4:	blcc	164671c <mkdtemp@@Base+0x15f4740>
    83c8:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    83cc:			; <UNDEFINED> instruction: 0xf00187ab
    83d0:	blmi	fe34833c <mkdtemp@@Base+0xfe2f6360>
    83d4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    83d8:			; <UNDEFINED> instruction: 0xf0002900
    83dc:			; <UNDEFINED> instruction: 0xf8d483d9
    83e0:			; <UNDEFINED> instruction: 0x465320bc
    83e4:	beq	fe443c4c <mkdtemp@@Base+0xfe3f1c70>
    83e8:	blx	fe1c4416 <mkdtemp@@Base+0xfe17243a>
    83ec:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx5
    83f0:			; <UNDEFINED> instruction: 0xf0280a90
    83f4:			; <UNDEFINED> instruction: 0xf8d4ff25
    83f8:	teqlt	r8, ip	; <illegal shifter operand>
    83fc:			; <UNDEFINED> instruction: 0xf85b4b77
    8400:	ldmdavs	fp, {r0, r1, ip, sp}
    8404:	andle	r3, r1, r1, lsl #6
    8408:	stc	7, cr15, [r6, #1012]!	; 0x3f4
    840c:	cdp2	0, 8, cr15, cr4, cr10, {0}
    8410:	bmi	1f9aa0c <mkdtemp@@Base+0x1f48a30>
    8414:	mvnspl	pc, #54525952	; 0x3400000
    8418:	movwcc	r4, #17529	; 0x4479
    841c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8420:	subsmi	r6, r1, sl, lsl r8
    8424:	movwhi	pc, #32833	; 0x8041	; <UNPREDICTABLE>
    8428:			; <UNDEFINED> instruction: 0xf50d4628
    842c:	strdlt	r5, [r3], -r8
    8430:	blhi	14372c <mkdtemp@@Base+0xf1750>
    8434:	svchi	0x00f0e8bd
    8438:			; <UNDEFINED> instruction: 0xa090f8dd
    843c:			; <UNDEFINED> instruction: 0xb098f8dd
    8440:			; <UNDEFINED> instruction: 0xf8d49723
    8444:	blcs	1915e9c <mkdtemp@@Base+0x18c3ec0>
    8448:	sbcshi	pc, r6, #67108864	; 0x4000000
    844c:	svclt	0x00d82b00
    8450:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8454:	cmnhi	r8, r0, asr #6	; <UNPREDICTABLE>
    8458:	strcs	r4, [r0], -sp, ror #20
    845c:			; <UNDEFINED> instruction: 0xf5044b6d
    8460:	ldrbtmi	r6, [sl], #-2003	; 0xfffff82d
    8464:	andsls	r4, r7, #108, 18	; 0x1b0000
    8468:	andsls	r3, sl, #44, 4	; 0xc0000002
    846c:	bmi	1ad9660 <mkdtemp@@Base+0x1a87684>
    8470:	ldrbtmi	r3, [r9], #-952	; 0xfffffc48
    8474:	addge	pc, r4, sp, asr #17
    8478:	mcr	4, 0, r4, cr9, cr10, {3}
    847c:			; <UNDEFINED> instruction: 0xf8cd3a90
    8480:	blge	af46c8 <mkdtemp@@Base+0xaa26ec>
    8484:	ldrdge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    8488:	bne	443cb0 <mkdtemp@@Base+0x3f1cd4>
    848c:	bcs	443cb8 <mkdtemp@@Base+0x3f1cdc>
    8490:	ldmeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    8494:			; <UNDEFINED> instruction: 0x46a346b1
    8498:	sbcs	r9, sp, r6, lsl r3
    849c:	andeq	fp, r5, lr, lsr r1
    84a0:	strdeq	sp, [r4], -r2
    84a4:	andeq	sp, r4, r8, ror #9
    84a8:	andeq	sp, r4, r0, ror #9
    84ac:	andeq	lr, r8, sl, lsl #18
    84b0:	ldrdeq	sp, [r4], -r0
    84b4:	strdeq	lr, [r8], -r2
    84b8:	andeq	fp, r5, r0, lsr #21
    84bc:	andeq	sp, r4, r2, lsl sp
    84c0:	ldrdeq	sp, [r4], -lr
    84c4:	andeq	sp, r4, r0, lsl #26
    84c8:	andeq	sp, r5, r0, ror #24
    84cc:	andeq	lr, r8, ip, lsr r8
    84d0:	andeq	lr, r8, r6, lsl #16
    84d4:	andeq	r0, r0, r8, ror #13
    84d8:	andeq	r0, r0, r0, asr r6
    84dc:			; <UNDEFINED> instruction: 0x0008e7b6
    84e0:	muleq	r8, sl, r7
    84e4:	andeq	pc, r4, sl, asr #15
    84e8:	andeq	sl, r5, r2, asr #30
    84ec:	andeq	sp, r4, r0, ror #26
    84f0:	andeq	sp, r4, r0, asr #25
    84f4:	andeq	r6, r5, sl, asr #7
    84f8:	andeq	r5, r5, r4, ror #12
    84fc:	andeq	ip, r5, r8, asr #23
    8500:	andeq	pc, r4, r8, asr #32
    8504:	andeq	sp, r4, r0, lsr #25
    8508:	andeq	r8, r5, lr, lsr #32
    850c:	andeq	pc, r4, r0, lsr r2	; <UNPREDICTABLE>
    8510:	andeq	sp, r5, r6, ror #17
    8514:	andeq	sl, r5, r8, asr #5
    8518:	andeq	sp, r4, r2, asr ip
    851c:	andeq	sp, r4, sl, asr #24
    8520:	andeq	r7, r5, r0, lsr #31
    8524:	andeq	lr, r8, lr, ror r5
    8528:	andeq	sp, r4, r2, ror #23
    852c:	andeq	lr, r4, ip, ror #30
    8530:	andeq	pc, r4, r0, ror r1	; <UNPREDICTABLE>
    8534:	andeq	r5, r5, r4, lsr r5
    8538:	andeq	r6, r5, r6, lsl #5
    853c:	strdeq	sl, [r5], -r6
    8540:	andeq	sp, r4, sl, ror fp
    8544:	andeq	ip, r5, r0, lsl #21
    8548:	andeq	r0, r0, r8, ror r6
    854c:	andeq	lr, r8, r4, lsl #9
    8550:	andeq	sp, r4, ip, ror fp
    8554:	andeq	r0, r0, r0, ror #12
    8558:	andeq	lr, r8, r6, lsr #8
    855c:	andeq	lr, r8, r0, lsl #7
    8560:	andeq	ip, r4, r6, asr #20
    8564:	andeq	sp, r4, ip, lsr #31
    8568:	andeq	r5, r5, r6, ror r3
    856c:	andeq	r6, r5, ip, lsl #1
    8570:	andeq	lr, r4, r2, asr #30
    8574:	andeq	lr, r4, sl, lsl sp
    8578:	ldrdeq	sp, [r5], -ip
    857c:	ldrdeq	sp, [r4], -r4
    8580:	andeq	sp, r4, r4, lsl fp
    8584:	andeq	sp, r4, r6, ror #21
    8588:	andeq	sp, r4, r6, asr sl
    858c:	muleq	r4, sl, sl
    8590:	andeq	lr, r8, r6, lsr #3
    8594:	muleq	r8, r2, r1
    8598:	andeq	lr, r8, ip, ror r1
    859c:	andeq	r0, r5, sl, lsl #6
    85a0:	strdeq	ip, [r4], -r0
    85a4:	andeq	sp, r4, r0, lsr #11
    85a8:	andeq	ip, r4, r6, ror #25
    85ac:	muleq	r5, r6, r4
    85b0:	muleq	r4, ip, ip
    85b4:	andeq	sp, r4, sl, ror #20
    85b8:	andeq	r1, r5, lr, lsl #6
    85bc:	andeq	sp, r4, ip, ror #7
    85c0:	andeq	sp, r4, r6, asr #13
    85c4:	ldrdeq	sp, [r8], -lr
    85c8:	muleq	r4, r8, r9
    85cc:	andeq	ip, r4, r6, ror #22
    85d0:	andeq	sp, r4, r2, lsr #19
    85d4:	andeq	r2, r0, sp, asr #5
    85d8:	strdeq	sp, [r4], -r6
    85dc:	andeq	r0, r0, r0, lsr r7
    85e0:	andeq	sp, r8, ip, lsr #29
    85e4:	andeq	r0, r0, ip, lsr #13
    85e8:	andeq	r0, r0, r8, asr #14
    85ec:	muleq	r0, ip, r6
    85f0:	andeq	r0, r0, r8, ror #14
    85f4:	andeq	sp, r8, r2, ror lr
    85f8:	andeq	r0, r0, r0, asr #13
    85fc:	andeq	sp, r8, r2, lsr lr
    8600:	andeq	sp, r8, r6, lsr #28
    8604:	andeq	sp, r8, ip, lsl #28
    8608:	andeq	sp, r8, r8, ror #8
    860c:	andeq	r0, r0, ip, asr r6
    8610:	andeq	sp, r8, lr, ror sp
    8614:			; <UNDEFINED> instruction: 0x0004d9b0
    8618:	andeq	lr, r4, lr, lsl #19
    861c:	andeq	sp, r5, r8, asr r0
    8620:	blx	dc4682 <mkdtemp@@Base+0xd726a6>
    8624:	rsbsle	r2, r8, r0, lsl #16
    8628:			; <UNDEFINED> instruction: 0xf8d8991b
    862c:			; <UNDEFINED> instruction: 0xf8d72000
    8630:			; <UNDEFINED> instruction: 0xf841318c
    8634:	ldmdbls	ip, {r0, r3, r5, ip, lr}
    8638:	eorcs	pc, r9, r1, asr #16
    863c:			; <UNDEFINED> instruction: 0xf8429a1d
    8640:			; <UNDEFINED> instruction: 0xf1093029
    8644:	ldrtmi	r0, [r0], -r1, lsl #18
    8648:			; <UNDEFINED> instruction: 0xf04b2101
    864c:			; <UNDEFINED> instruction: 0xf8dbfe63
    8650:	addsmi	r3, r8, #148, 12	; 0x9400000
    8654:	ble	1c99e74 <mkdtemp@@Base+0x1c47e98>
    8658:	blpl	1467bc <mkdtemp@@Base+0xf47e0>
    865c:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    8660:	strtmi	r4, [r8], -r1, lsl #12
    8664:			; <UNDEFINED> instruction: 0xffeef02e
    8668:			; <UNDEFINED> instruction: 0xf8da9b17
    866c:	tstcs	r0, r4, lsl r0
    8670:	ldrbeq	pc, [r4, #-1539]	; 0xfffff9fd	; <UNPREDICTABLE>
    8674:			; <UNDEFINED> instruction: 0x9c1a9b16
    8678:	ldclgt	8, cr15, [r4, #-892]	; 0xfffffc84
    867c:	ldcl	8, cr15, [r4, #-892]	; 0xfffffc84
    8680:	ldrbtmi	r4, [lr], #1276	; 0x4fc
    8684:	tstls	r9, r8, lsl r0
    8688:	ldrdne	pc, [r0], -sl
    868c:	cfldrsls	mvf9, [r4], {4}
    8690:			; <UNDEFINED> instruction: 0xf8db9108
    8694:			; <UNDEFINED> instruction: 0xf8cd10b8
    8698:			; <UNDEFINED> instruction: 0xf8dfc01c
    869c:			; <UNDEFINED> instruction: 0xf8cdcd3c
    86a0:	ldrbtmi	lr, [ip], #12
    86a4:			; <UNDEFINED> instruction: 0xf8cd9106
    86a8:	stmdavs	r4!, {r2, r4, lr, pc}
    86ac:	stcne	8, cr15, [ip, #-892]!	; 0xfffffc84
    86b0:	bcc	443f18 <mkdtemp@@Base+0x3f1f3c>
    86b4:	strls	r4, [r0], #-1145	; 0xfffffb87
    86b8:	strne	lr, [r1, #-2509]	; 0xfffff633
    86bc:	bne	443f28 <mkdtemp@@Base+0x3f1f4c>
    86c0:			; <UNDEFINED> instruction: 0xf86cf02f
    86c4:			; <UNDEFINED> instruction: 0x46059b16
    86c8:			; <UNDEFINED> instruction: 0xf7fd6818
    86cc:	andcs	lr, r0, #28, 18	; 0x70000
    86d0:	strtmi	r4, [r8], -r1, asr #12
    86d4:	stc2l	0, cr15, [r8, #-116]	; 0xffffff8c
    86d8:	stccs	8, cr15, [r4, #-892]	; 0xfffffc84
    86dc:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    86e0:	stc2	0, cr15, [r0, #4]!
    86e4:	ldrdcc	pc, [r0], -r8
    86e8:	rscscc	pc, pc, #79	; 0x4f
    86ec:	ldmdavs	sl, {r0, r1, r8, ip, sp, pc}
    86f0:	ldcleq	8, cr15, [r0], #892	; 0x37c
    86f4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    86f8:			; <UNDEFINED> instruction: 0xff9ef026
    86fc:	stceq	8, cr15, [r4], {87}	; 0x57
    8700:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8704:	ldrdeq	pc, [r0], -r8
    8708:			; <UNDEFINED> instruction: 0xf8472300
    870c:	stmdacs	r0, {r2, sl, fp, ip, sp}
    8710:	strtmi	sp, [r8], -r6, lsl #3
    8714:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8718:			; <UNDEFINED> instruction: 0xf8d8e795
    871c:			; <UNDEFINED> instruction: 0xf0160000
    8720:	cdp	8, 1, cr15, cr9, cr1, {7}
    8724:			; <UNDEFINED> instruction: 0x462a1a90
    8728:			; <UNDEFINED> instruction: 0xf8df4603
    872c:	ldrbtmi	r0, [r8], #-3260	; 0xfffff344
    8730:			; <UNDEFINED> instruction: 0xff82f026
    8734:	ldrdeq	pc, [r0], -r8
    8738:	blx	1bc479a <mkdtemp@@Base+0x1b727be>
    873c:	ldrbmi	lr, [ip], -r9, ror #15
    8740:	ldrdge	pc, [r4], sp
    8744:			; <UNDEFINED> instruction: 0xb090f8dd
    8748:			; <UNDEFINED> instruction: 0xf44f9b23
    874c:	ldmdbls	lr, {r3, r6, r7, r9, ip, sp, lr}
    8750:	rscsvc	pc, r2, r4, lsl #10
    8754:	mvncc	pc, r4, asr #17
    8758:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    875c:	vst2.8	{d25,d27}, [pc :64]
    8760:	vhsub.s8	<illegal reg q3.5>, q10, q4
    8764:			; <UNDEFINED> instruction: 0xf7fd5004
    8768:	stmdbls	r0!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    876c:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    8770:	subsvc	pc, sp, r4, lsl #10
    8774:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    8778:	vst2.8	{d25,d27}, [pc :64], fp
    877c:			; <UNDEFINED> instruction: 0xf50472c8
    8780:			; <UNDEFINED> instruction: 0xf8c460d3
    8784:			; <UNDEFINED> instruction: 0xf7fd9694
    8788:	ldmdbls	ip, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    878c:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    8790:	adcsne	pc, r8, r4, lsl #12
    8794:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    8798:			; <UNDEFINED> instruction: 0xf604991d
    879c:	vst4.8	{d16-d19}, [pc :128], r8
    87a0:			; <UNDEFINED> instruction: 0xf7fd72c8
    87a4:			; <UNDEFINED> instruction: 0xf8d4eec0
    87a8:	orrslt	r6, lr, ip, asr #22
    87ac:	ldcpl	8, cr15, [ip], #-892	; 0xfffffc84
    87b0:	ldrbtmi	r4, [sp], #-1584	; 0xfffff9d0
    87b4:			; <UNDEFINED> instruction: 0xf7fd4629
    87b8:			; <UNDEFINED> instruction: 0xb158ef9e
    87bc:	ldcne	8, cr15, [r0], #-892	; 0xfffffc84
    87c0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    87c4:	svc	0x0096f7fd
    87c8:			; <UNDEFINED> instruction: 0xf0402800
    87cc:			; <UNDEFINED> instruction: 0x4628853b
    87d0:	bl	ffec67cc <mkdtemp@@Base+0xffe747f0>
    87d4:	blcs	22868 <__read_chk@plt+0x1be04>
    87d8:	stmdavs	r5!, {r1, r6, ip, lr, pc}^
    87dc:	eorsle	r2, pc, r0, lsl #26
    87e0:	mcr	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    87e4:	stcvc	8, cr15, [ip], {223}	; 0xdf
    87e8:			; <UNDEFINED> instruction: 0x4601447f
    87ec:			; <UNDEFINED> instruction: 0xf02e4628
    87f0:	movwcs	pc, #3881	; 0xf29	; <UNPREDICTABLE>
    87f4:	blls	62d420 <mkdtemp@@Base+0x5db444>
    87f8:	ldrsbtcs	pc, [r8], r4	; <UNPREDICTABLE>
    87fc:	blpl	ffe46b80 <mkdtemp@@Base+0xffdf4ba4>
    8800:	andls	r6, r6, #1638400	; 0x190000
    8804:	bls	519a00 <mkdtemp@@Base+0x4c7a24>
    8808:	blgt	ffc46b8c <mkdtemp@@Base+0xffbf4bb0>
    880c:			; <UNDEFINED> instruction: 0xf1059108
    8810:	ldrbtmi	r0, [ip], #300	; 0x12c
    8814:			; <UNDEFINED> instruction: 0xf8cd9104
    8818:			; <UNDEFINED> instruction: 0xf605c01c
    881c:	ldmdavs	r2, {r2, r4, r6, r8}
    8820:	blgt	ff746ba4 <mkdtemp@@Base+0xff6f4bc8>
    8824:	blcc	ff746ba8 <mkdtemp@@Base+0xff6f4bcc>
    8828:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    882c:	bls	613834 <mkdtemp@@Base+0x5c1858>
    8830:	tstls	r2, fp, ror r4
    8834:			; <UNDEFINED> instruction: 0xf8df9303
    8838:			; <UNDEFINED> instruction: 0xf8df1bd0
    883c:			; <UNDEFINED> instruction: 0x97053bd0
    8840:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    8844:			; <UNDEFINED> instruction: 0x46066952
    8848:			; <UNDEFINED> instruction: 0xffa8f02e
    884c:	ldrtmi	r4, [r0], -r7, lsl #12
    8850:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8854:	blcs	926948 <mkdtemp@@Base+0x8d496c>
    8858:	strbhi	pc, [ip, -r0]	; <UNPREDICTABLE>
    885c:	ldmdavc	r8!, {r0, r2, r6, r7, fp, ip, sp, lr, pc}^
    8860:	ldrdne	pc, [r0], #132	; 0x84
    8864:	sbceq	pc, r4, r4, lsl #2
    8868:	blx	1f44874 <mkdtemp@@Base+0x1ef2898>
    886c:	ldrdne	pc, [r4, #-132]	; 0xffffff7c
    8870:	adcvc	pc, r4, r4, lsl #10
    8874:	blx	1dc4880 <mkdtemp@@Base+0x1d728a4>
    8878:	andcs	r2, sp, r1, lsl #2
    887c:	mrc2	0, 5, pc, cr14, cr0, {1}
    8880:	blne	fe346c04 <mkdtemp@@Base+0xfe2f4c28>
    8884:	ldrbtmi	r2, [r9], #-17	; 0xffffffef
    8888:	mrc2	0, 5, pc, cr8, cr0, {1}
    888c:			; <UNDEFINED> instruction: 0xf8b49b19
    8890:	ldmdbls	r8, {r2, r7, sp}
    8894:	stceq	8, cr15, [r4], {83}	; 0x53
    8898:	tstls	r1, r4, lsl sp
    889c:	andls	r9, r0, #2
    88a0:	beq	fe444108 <mkdtemp@@Base+0xfe3f212c>
    88a4:	stmdbls	r2!, {r0, r2, r5, r8, r9, fp, ip, pc}
    88a8:			; <UNDEFINED> instruction: 0xf00c682a
    88ac:	cdp	8, 1, cr15, cr8, cr1, {1}
    88b0:			; <UNDEFINED> instruction: 0xf0280a90
    88b4:	stmdacs	r0, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
    88b8:	orrhi	pc, r5, r0
    88bc:	cdp	8, 1, cr6, cr8, cr9, {1}
    88c0:			; <UNDEFINED> instruction: 0x91170a90
    88c4:	blx	fe44496e <mkdtemp@@Base+0xfe3f2992>
    88c8:	mrc	0, 0, r9, cr8, cr6, {0}
    88cc:			; <UNDEFINED> instruction: 0xf0280a90
    88d0:	ldmib	sp, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}^
    88d4:			; <UNDEFINED> instruction: 0x46032116
    88d8:	bleq	e46c5c <mkdtemp@@Base+0xdf4c80>
    88dc:			; <UNDEFINED> instruction: 0xf0264478
    88e0:	blls	8c82ec <mkdtemp@@Base+0x876310>
    88e4:	blcs	22a58 <__read_chk@plt+0x1bff4>
    88e8:	stcle	0, cr13, [r2, #-156]!	; 0xffffff64
    88ec:	blvs	a46c70 <mkdtemp@@Base+0x9f4c94>
    88f0:			; <UNDEFINED> instruction: 0xf8dd2700
    88f4:	ldrtmi	r8, [sp], -r8, lsl #1
    88f8:			; <UNDEFINED> instruction: 0xf8d8447e
    88fc:			; <UNDEFINED> instruction: 0xf8533000
    8900:	cmnlt	fp, r7, lsr #32
    8904:			; <UNDEFINED> instruction: 0x46304639
    8908:	cdp2	0, 14, cr15, cr10, cr6, {1}
    890c:	ldrdcc	pc, [r0], -r8
    8910:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    8914:	blx	fe044974 <mkdtemp@@Base+0xfdff2998>
    8918:	ldrdcc	pc, [r0], -r8
    891c:	eorpl	pc, r7, r3, asr #16
    8920:	tstcs	r1, r8, lsr r6
    8924:	ldc2l	0, cr15, [r6], #300	; 0x12c
    8928:	ldrdcc	pc, [r4], -r8
    892c:	strmi	r4, [r7], -r3, lsl #5
    8930:	blls	8bfcc4 <mkdtemp@@Base+0x86dce8>
    8934:			; <UNDEFINED> instruction: 0xf7fc6818
    8938:			; <UNDEFINED> instruction: 0xf8d4efe6
    893c:	blcs	150c4 <__read_chk@plt+0xe660>
    8940:	smladcs	r0, r8, sp, sp
    8944:	ldrbvc	pc, [r2, #1284]!	; 0x504	; <UNPREDICTABLE>
    8948:	stmdavs	r8!, {r1, r2, r3, r4, r5, r9, sl, lr}
    894c:	svc	0x00daf7fc
    8950:	blvs	146a6c <mkdtemp@@Base+0xf4a90>
    8954:	tsteq	ip, #13959168	; 0xd50000	; <UNPREDICTABLE>
    8958:			; <UNDEFINED> instruction: 0xf016b118
    895c:			; <UNDEFINED> instruction: 0xf8c5fa5d
    8960:			; <UNDEFINED> instruction: 0x4638631c
    8964:			; <UNDEFINED> instruction: 0xf04b2101
    8968:			; <UNDEFINED> instruction: 0xf8d4fcd5
    896c:	addmi	r3, r3, #224, 2	; 0x38
    8970:	stclle	6, cr4, [sl], #28
    8974:			; <UNDEFINED> instruction: 0x3694f8d4
    8978:			; <UNDEFINED> instruction: 0xf77f2b00
    897c:	strcs	sl, [r0, -r2, asr #23]
    8980:	ldrbvs	pc, [r3, #1284]	; 0x504	; <UNPREDICTABLE>
    8984:	stmdavs	r8!, {r1, r2, r3, r4, r5, r9, sl, lr}
    8988:	svc	0x00bcf7fc
    898c:	tstcs	r1, r8, lsr r6
    8990:	blvs	146aac <mkdtemp@@Base+0xf4ad0>
    8994:	ldc2	0, cr15, [lr], #300	; 0x12c
    8998:			; <UNDEFINED> instruction: 0x3694f8d4
    899c:	strmi	r4, [r7], -r3, lsl #5
    89a0:			; <UNDEFINED> instruction: 0xf7ffdcf1
    89a4:	vnmls.f64	d11, d24, d30
    89a8:			; <UNDEFINED> instruction: 0xf0010a90
    89ac:			; <UNDEFINED> instruction: 0xf8dffaf5
    89b0:	ldrbtmi	r3, [fp], #-2668	; 0xfffff594
    89b4:	stmdbcs	r0, {r0, r3, r4, r6, r9, fp, sp, lr}
    89b8:	cfldrdge	mvd15, [fp], {127}	; 0x7f
    89bc:	stmdacs	r0, {r3, r4, r8, fp, sp, lr}
    89c0:	orrshi	pc, sp, #0
    89c4:	beq	1646d48 <mkdtemp@@Base+0x15f4d6c>
    89c8:			; <UNDEFINED> instruction: 0xf7fd4478
    89cc:			; <UNDEFINED> instruction: 0x4680eb34
    89d0:			; <UNDEFINED> instruction: 0xf7fd2001
    89d4:			; <UNDEFINED> instruction: 0x4605efd2
    89d8:			; <UNDEFINED> instruction: 0xf7fd2002
    89dc:			; <UNDEFINED> instruction: 0xf1b5efce
    89e0:	svclt	0x00183fff
    89e4:	svccc	0x00fff1b8
    89e8:			; <UNDEFINED> instruction: 0xf0014606
    89ec:	mcrrne	0, 0, r8, r1, cr1
    89f0:	ldrbhi	pc, [lr, r0]!	; <UNPREDICTABLE>
    89f4:			; <UNDEFINED> instruction: 0xf7fd4640
    89f8:	stmdacs	r0, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    89fc:	bicshi	pc, r7, #0
    8a00:			; <UNDEFINED> instruction: 0xf7fd4628
    8a04:	stmdacs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
    8a08:	bicshi	pc, r9, #0
    8a0c:			; <UNDEFINED> instruction: 0xf7fd4630
    8a10:	stmdacs	r0, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    8a14:	bichi	pc, pc, #0
    8a18:	bvc	246d9c <mkdtemp@@Base+0x1f4dc0>
    8a1c:	strls	r2, [r1], -r0, lsl #2
    8a20:	ldrbtmi	r4, [pc], #-1603	; 8a28 <__read_chk@plt+0x1fc4>
    8a24:	bcs	46da8 <error@@Base+0x178a4>
    8a28:	ldmdavs	lr!, {r1, sp}^
    8a2c:	tstls	r6, sl, ror r4
    8a30:	andls	r4, r5, #-536870904	; 0xe0000008
    8a34:	svclt	0x000c9500
    8a38:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    8a3c:	orrne	pc, r0, pc, asr #8
    8a40:	svclt	0x00089102
    8a44:	andmi	pc, r0, #1325400064	; 0x4f000000
    8a48:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8a4c:			; <UNDEFINED> instruction: 0xf44fbf18
    8a50:	andls	r4, r4, r0, lsl #5
    8a54:	andls	r4, r3, #2030043136	; 0x79000000
    8a58:	beq	fe4442c0 <mkdtemp@@Base+0xfe3f22e4>
    8a5c:			; <UNDEFINED> instruction: 0xf01f2203
    8a60:			; <UNDEFINED> instruction: 0xf8dfff3b
    8a64:	ldrbtmi	r1, [r9], #-2508	; 0xfffff634
    8a68:	stmdavs	r2, {r2, r4, r6, r7, r8, ip, sp}^
    8a6c:			; <UNDEFINED> instruction: 0xf8df4605
    8a70:	ldrbtmi	r0, [r8], #-2500	; 0xfffff63c
    8a74:	cdp2	0, 3, cr15, cr4, cr6, {1}
    8a78:	beq	fe4442e0 <mkdtemp@@Base+0xfe3f2304>
    8a7c:			; <UNDEFINED> instruction: 0xf0216869
    8a80:	bvs	1f0825c <mkdtemp@@Base+0x1eb6280>
    8a84:			; <UNDEFINED> instruction: 0xf0002b00
    8a88:			; <UNDEFINED> instruction: 0xf8d5838a
    8a8c:	ldrbt	sl, [fp], #-4
    8a90:	tstcs	r1, r8, lsr #12
    8a94:	ldc2	0, cr15, [lr], #-300	; 0xfffffed4
    8a98:	ldrdcc	pc, [r0, #132]!	; 0x84
    8a9c:	strmi	r4, [r5], -r3, lsl #5
    8aa0:	strthi	pc, [r0], -r0, asr #6
    8aa4:	cmneq	r8, #0, 2	; <UNPREDICTABLE>
    8aa8:	svcls	0x00179316
    8aac:	orreq	lr, r3, #4, 22	; 0x1000
    8ab0:	ldrdhi	pc, [r4], -r3
    8ab4:	blt	fed86ab8 <mkdtemp@@Base+0xfed34adc>
    8ab8:	blcc	fe946e10 <mkdtemp@@Base+0xfe8f4e34>
    8abc:			; <UNDEFINED> instruction: 0xf0002b00
    8ac0:			; <UNDEFINED> instruction: 0xf8d48195
    8ac4:	blcs	1793c <__read_chk@plt+0x10ed8>
    8ac8:	orrshi	pc, r0, r0
    8acc:	stmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8ad0:			; <UNDEFINED> instruction: 0xf0264478
    8ad4:	movwcs	pc, #3505	; 0xdb1	; <UNPREDICTABLE>
    8ad8:	ldclcc	8, cr15, [r0, #-784]!	; 0xfffffcf0
    8adc:	svclt	0x0051f7fe
    8ae0:			; <UNDEFINED> instruction: 0xf02c4618
    8ae4:			; <UNDEFINED> instruction: 0xf8dfffd7
    8ae8:	ldrbtmi	r3, [fp], #-2388	; 0xfffff6ac
    8aec:			; <UNDEFINED> instruction: 0xf0156298
    8af0:			; <UNDEFINED> instruction: 0xf8dff87b
    8af4:			; <UNDEFINED> instruction: 0xf85b394c
    8af8:	tstls	r6, #3
    8afc:	stmdacs	r0, {r3, r4, sp, lr}
    8b00:	ldrbhi	pc, [lr, -r0]	; <UNPREDICTABLE>
    8b04:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8b08:			; <UNDEFINED> instruction: 0xf8df3e04
    8b0c:	smladxcs	r0, ip, r9, r2
    8b10:	ldmdbhi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8b14:			; <UNDEFINED> instruction: 0xf8cd447b
    8b18:	ldrbtmi	r9, [sl], #-92	; 0xffffffa4
    8b1c:	rsbge	pc, r8, sp, asr #17
    8b20:			; <UNDEFINED> instruction: 0xf8dd44f8
    8b24:			; <UNDEFINED> instruction: 0x469a9058
    8b28:			; <UNDEFINED> instruction: 0xf8d9e002
    8b2c:	ldrbmi	r0, [r2], -r0
    8b30:	svccc	0x0004f856
    8b34:			; <UNDEFINED> instruction: 0xf01b4641
    8b38:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8b3c:	strbthi	pc, [r0], r0, asr #32	; <UNPREDICTABLE>
    8b40:	tstcs	r1, r8, lsr r6
    8b44:	blx	ff9c4c7a <mkdtemp@@Base+0xff972c9e>
    8b48:	strmi	r4, [r7], -r5, lsl #5
    8b4c:			; <UNDEFINED> instruction: 0xf8ddd1ed
    8b50:			; <UNDEFINED> instruction: 0xf8dd905c
    8b54:			; <UNDEFINED> instruction: 0xf7fea068
    8b58:			; <UNDEFINED> instruction: 0xf002bc8a
    8b5c:			; <UNDEFINED> instruction: 0xf8c4fa07
    8b60:			; <UNDEFINED> instruction: 0xf7fe0084
    8b64:			; <UNDEFINED> instruction: 0xf8dfbef3
    8b68:	ldrbtmi	r0, [r8], #-2280	; 0xfffff718
    8b6c:	stc2l	0, cr15, [r4, #-152]!	; 0xffffff68
    8b70:	stclt	7, cr15, [sl], #1016	; 0x3f8
    8b74:			; <UNDEFINED> instruction: 0xf7fd2000
    8b78:			; <UNDEFINED> instruction: 0xf8dfed2a
    8b7c:	ldrbtmi	r1, [r9], #-2264	; 0xfffff728
    8b80:			; <UNDEFINED> instruction: 0xf8df4602
    8b84:	ldrbtmi	r0, [r8], #-2260	; 0xfffff72c
    8b88:	stc2	0, cr15, [r2, #-152]	; 0xffffff68
    8b8c:	stclt	7, cr15, [pc], {254}	; 0xfe
    8b90:	andeq	pc, r1, #111	; 0x6f
    8b94:	blls	541c30 <mkdtemp@@Base+0x4efc54>
    8b98:	ldmdavs	r9, {r5, r9, sl, lr}
    8b9c:	blx	fe7c4bba <mkdtemp@@Base+0xfe772bde>
    8ba0:			; <UNDEFINED> instruction: 0xf7fc2000
    8ba4:			; <UNDEFINED> instruction: 0xf8d4ef8c
    8ba8:	blcs	17d40 <__read_chk@plt+0x112dc>
    8bac:	orrhi	pc, ip, #64	; 0x40
    8bb0:	tstls	r7, #0, 6
    8bb4:	stclt	7, cr15, [pc, #1016]	; 8fb4 <__read_chk@plt+0x2550>
    8bb8:	stmiahi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8bbc:			; <UNDEFINED> instruction: 0xf8cd44f8
    8bc0:			; <UNDEFINED> instruction: 0xf7fe8070
    8bc4:	blls	5385c4 <mkdtemp@@Base+0x4e65e8>
    8bc8:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8bcc:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
    8bd0:	stc2	0, cr15, [r8, #-152]	; 0xffffff68
    8bd4:	bls	5425f0 <mkdtemp@@Base+0x4f0614>
    8bd8:	ldrsbtcc	pc, [r4], r4	; <UNPREDICTABLE>
    8bdc:	ldrdvs	pc, [r4], r4
    8be0:	blcs	22c3c <__read_chk@plt+0x1c1d8>
    8be4:	strbhi	pc, [r7, #-0]!	; <UNPREDICTABLE>
    8be8:			; <UNDEFINED> instruction: 0x0090f8d4
    8bec:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    8bf0:	blx	ffd44d26 <mkdtemp@@Base+0xffcf2d4a>
    8bf4:			; <UNDEFINED> instruction: 0xf8d46f22
    8bf8:	strtmi	r7, [r9], -ip, lsl #1
    8bfc:	adcslt	r9, r6, #1600	; 0x640
    8c00:			; <UNDEFINED> instruction: 0xf8459b17
    8c04:	andls	r0, r5, #4, 24	; 0x400
    8c08:	strls	r9, [r3, -r1, lsl #12]
    8c0c:	ldmdapl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8c10:	ldrdvs	pc, [r8], r4
    8c14:			; <UNDEFINED> instruction: 0xee189a19
    8c18:	bcc	10b660 <mkdtemp@@Base+0xb9684>
    8c1c:			; <UNDEFINED> instruction: 0xf8df9204
    8c20:	strls	r2, [r2], -r8, asr #16
    8c24:	andpl	pc, r5, fp, asr r8	; <UNPREDICTABLE>
    8c28:	bvs	fe499e18 <mkdtemp@@Base+0xfe447e3c>
    8c2c:	strls	r9, [r5, #-1280]!	; 0xfffffb00
    8c30:	blx	1fc4c60 <mkdtemp@@Base+0x1f72c84>
    8c34:			; <UNDEFINED> instruction: 0xf43f2800
    8c38:	rscscs	sl, pc, r0, lsr #17
    8c3c:	svc	0x003ef7fc
    8c40:	mulcc	r2, sl, r8
    8c44:			; <UNDEFINED> instruction: 0xf47e2b00
    8c48:			; <UNDEFINED> instruction: 0xf89aa9ac
    8c4c:			; <UNDEFINED> instruction: 0xf1a33001
    8c50:	bcs	fc9558 <mkdtemp@@Base+0xf7757c>
    8c54:	stmibge	r5!, {r1, r2, r3, r4, r5, r9, sl, ip, sp, lr, pc}
    8c58:	tsteq	pc, #3	; <UNPREDICTABLE>
    8c5c:	adcscc	pc, ip, r4, asr #17
    8c60:	svclt	0x0095f7fd
    8c64:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8c68:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8c6c:	ldrdge	pc, [r0], -r3
    8c70:	ldcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    8c74:			; <UNDEFINED> instruction: 0xf7fc6800
    8c78:	shasxmi	lr, fp, r0
    8c7c:	strmi	r2, [r2], -r1, lsl #2
    8c80:			; <UNDEFINED> instruction: 0xf8df9200
    8c84:	ldrbmi	r2, [r0], -ip, ror #15
    8c88:			; <UNDEFINED> instruction: 0xf7fd447a
    8c8c:			; <UNDEFINED> instruction: 0xf7fee83a
    8c90:			; <UNDEFINED> instruction: 0xf8c4b92a
    8c94:			; <UNDEFINED> instruction: 0xf7fd70bc
    8c98:			; <UNDEFINED> instruction: 0xf04fbf7a
    8c9c:			; <UNDEFINED> instruction: 0xf7ff32ff
    8ca0:	vnmls.f16	s22, s17, s4
    8ca4:			; <UNDEFINED> instruction: 0xf0010a90
    8ca8:			; <UNDEFINED> instruction: 0xf7fff977
    8cac:			; <UNDEFINED> instruction: 0xf8dfba2f
    8cb0:	ldrbtmi	r3, [fp], #-1988	; 0xfffff83c
    8cb4:	stmdblt	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8cb8:	beq	fe444520 <mkdtemp@@Base+0xfe3f2544>
    8cbc:	blx	1144d0e <mkdtemp@@Base+0x10f2d32>
    8cc0:	bllt	a46cc4 <mkdtemp@@Base+0x9f4ce8>
    8cc4:	sbfxvs	pc, pc, #17, #17
    8cc8:	ldrbtmi	r2, [lr], #-257	; 0xfffffeff
    8ccc:			; <UNDEFINED> instruction: 0xf7fd4630
    8cd0:	mcrrne	9, 11, lr, r3, cr2	; <UNPREDICTABLE>
    8cd4:			; <UNDEFINED> instruction: 0xf0004605
    8cd8:	smlabtcs	r1, lr, r4, r8
    8cdc:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ce0:			; <UNDEFINED> instruction: 0xf0003001
    8ce4:	cfstrscs	mvf8, [r2, #-892]	; 0xfffffc84
    8ce8:	blge	19c6aec <mkdtemp@@Base+0x1974b10>
    8cec:			; <UNDEFINED> instruction: 0xf7fd4628
    8cf0:			; <UNDEFINED> instruction: 0xf7ffe8a4
    8cf4:	vnmla.f64	d11, d8, d17
    8cf8:			; <UNDEFINED> instruction: 0xf8d40a90
    8cfc:			; <UNDEFINED> instruction: 0xf8d43bb8
    8d00:			; <UNDEFINED> instruction: 0xf0082bb4
    8d04:	strmi	pc, [r5], -r1, lsl #23
    8d08:			; <UNDEFINED> instruction: 0xf0002800
    8d0c:			; <UNDEFINED> instruction: 0xf8d4849c
    8d10:	stmdbcs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, ip}
    8d14:	bge	ffe05e18 <mkdtemp@@Base+0xffdb3e3c>
    8d18:			; <UNDEFINED> instruction: 0x0760f8df
    8d1c:			; <UNDEFINED> instruction: 0xf0264478
    8d20:			; <UNDEFINED> instruction: 0xf8dffcdf
    8d24:	bls	516a9c <mkdtemp@@Base+0x4c4ac0>
    8d28:			; <UNDEFINED> instruction: 0xf8d4447b
    8d2c:	ldmdavs	r7, {r2, r3, r4, r5, r7, r8, r9, fp, pc}
    8d30:			; <UNDEFINED> instruction: 0xf8d36a98
    8d34:	blls	612f0c <mkdtemp@@Base+0x5c0f30>
    8d38:			; <UNDEFINED> instruction: 0xf8d36959
    8d3c:			; <UNDEFINED> instruction: 0xf8d4e000
    8d40:	strhls	r3, [r2, -r8]
    8d44:			; <UNDEFINED> instruction: 0x173cf8df
    8d48:			; <UNDEFINED> instruction: 0x673cf8df
    8d4c:	tstls	r3, r9, ror r4
    8d50:			; <UNDEFINED> instruction: 0x1738f8df
    8d54:			; <UNDEFINED> instruction: 0x960b447e
    8d58:			; <UNDEFINED> instruction: 0x6734f8df
    8d5c:	smlsdxls	r4, r9, r4, r4
    8d60:			; <UNDEFINED> instruction: 0x7730f8df
    8d64:	andls	r4, sl, lr, ror r4
    8d68:			; <UNDEFINED> instruction: 0xf1019601
    8d6c:	movwls	r0, #58924	; 0xe62c
    8d70:			; <UNDEFINED> instruction: 0x9608447f
    8d74:	ldrbeq	pc, [r4], -r1, lsl #12	; <UNPREDICTABLE>
    8d78:			; <UNDEFINED> instruction: 0xc71cf8df
    8d7c:			; <UNDEFINED> instruction: 0xf5019606
    8d80:			; <UNDEFINED> instruction: 0xf8df6686
    8d84:			; <UNDEFINED> instruction: 0xf6010718
    8d88:			; <UNDEFINED> instruction: 0xf8df0134
    8d8c:	ldrbtmi	r3, [ip], #1812	; 0x714
    8d90:	ldrbtmi	r9, [r8], #-268	; 0xfffffef4
    8d94:			; <UNDEFINED> instruction: 0x170cf8df
    8d98:	smlsdxls	r5, fp, r4, r4
    8d9c:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    8da0:			; <UNDEFINED> instruction: 0xf8df9512
    8da4:			; <UNDEFINED> instruction: 0xf8df7704
    8da8:			; <UNDEFINED> instruction: 0xf8df6704
    8dac:	ldrbtmi	r5, [pc], #-1796	; 8db4 <__read_chk@plt+0x2350>
    8db0:	eorgt	pc, r4, sp, asr #17
    8db4:	andls	r4, r7, lr, ror r4
    8db8:			; <UNDEFINED> instruction: 0xf04f4640
    8dbc:			; <UNDEFINED> instruction: 0xf8cd0c00
    8dc0:			; <UNDEFINED> instruction: 0xf8cde040
    8dc4:	ldrbtmi	ip, [sp], #-76	; 0xffffffb4
    8dc8:			; <UNDEFINED> instruction: 0x960f9711
    8dcc:			; <UNDEFINED> instruction: 0xf02e950d
    8dd0:	strmi	pc, [r1], -r5, ror #25
    8dd4:			; <UNDEFINED> instruction: 0x06dcf8df
    8dd8:	blne	fef470f0 <mkdtemp@@Base+0xfeef5114>
    8ddc:			; <UNDEFINED> instruction: 0xf0264478
    8de0:			; <UNDEFINED> instruction: 0x4640fc7f
    8de4:	stc	7, cr15, [lr, #1008]	; 0x3f0
    8de8:	blt	fe386dec <mkdtemp@@Base+0xfe334e10>
    8dec:	ldmdavs	r8, {r1, r2, r4, r8, r9, fp, ip, pc}
    8df0:			; <UNDEFINED> instruction: 0xf902f015
    8df4:			; <UNDEFINED> instruction: 0xf8d4b920
    8df8:	blcs	17d10 <__read_chk@plt+0x112ac>
    8dfc:	strthi	pc, [lr], #-0
    8e00:	ssateq	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    8e04:			; <UNDEFINED> instruction: 0xf0264478
    8e08:	movwcs	pc, #3095	; 0xc17	; <UNPREDICTABLE>
    8e0c:	ldclcc	8, cr15, [r0, #-784]!	; 0xfffffcf0
    8e10:	ldclt	7, cr15, [r7, #1016]!	; 0x3f8
    8e14:	ssat	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    8e18:			; <UNDEFINED> instruction: 0x46f444fe
    8e1c:	stcllt	7, cr15, [r5, #-1016]!	; 0xfffffc08
    8e20:			; <UNDEFINED> instruction: 0x369cf8df
    8e24:			; <UNDEFINED> instruction: 0x461d447b
    8e28:	stcllt	7, cr15, [r2, #-1016]	; 0xfffffc08
    8e2c:			; <UNDEFINED> instruction: 0x1694f8df
    8e30:			; <UNDEFINED> instruction: 0x460e4479
    8e34:	stcllt	7, cr15, [sp, #-1016]	; 0xfffffc08
    8e38:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    8e3c:	pkhtbeq	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    8e40:	mrc	4, 0, r4, cr8, cr9, {3}
    8e44:	ldrbtmi	r2, [r8], #-2576	; 0xfffff5f0
    8e48:			; <UNDEFINED> instruction: 0xf0263190
    8e4c:	blls	6c7e28 <mkdtemp@@Base+0x675e4c>
    8e50:	ldceq	8, cr15, [r4], {83}	; 0x53
    8e54:	stcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    8e58:	ldmdavs	sp, {r2, r4, r8, r9, fp, ip, pc}
    8e5c:			; <UNDEFINED> instruction: 0xf0014628
    8e60:	strmi	pc, [r7], -fp, lsl #20
    8e64:			; <UNDEFINED> instruction: 0xf0402800
    8e68:			; <UNDEFINED> instruction: 0xf8d484de
    8e6c:	blcs	17fd4 <__read_chk@plt+0x11570>
    8e70:	cfstrsge	mvf15, [r2], #-248	; 0xffffff08
    8e74:	ldrsbteq	pc, [r4], r4	; <UNPREDICTABLE>
    8e78:			; <UNDEFINED> instruction: 0xf896f002
    8e7c:			; <UNDEFINED> instruction: 0xf8d4b128
    8e80:	ldmdblt	r3, {r7, r8, sl, fp, ip, sp}
    8e84:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8e88:			; <UNDEFINED> instruction: 0xf8d4e006
    8e8c:	blcs	97ff4 <mkdtemp@@Base+0x46018>
    8e90:	cfldrsge	mvf15, [r2], {126}	; 0x7e
    8e94:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8e98:	ldmdavs	sp, {r2, r4, r8, r9, fp, ip, pc}
    8e9c:			; <UNDEFINED> instruction: 0xf7fd4628
    8ea0:	strtmi	lr, [r8], #-2924	; 0xfffff494
    8ea4:	stccc	8, cr15, [r1], {16}
    8ea8:			; <UNDEFINED> instruction: 0xf0002b2e
    8eac:	cdpne	4, 6, cr8, cr14, cr13, {4}
    8eb0:			; <UNDEFINED> instruction: 0xf8162000
    8eb4:	blcs	18ac0 <__read_chk@plt+0x1205c>
    8eb8:	cmphi	r6, #0	; <UNPREDICTABLE>
    8ebc:	mvnsle	r2, lr, lsr #22
    8ec0:			; <UNDEFINED> instruction: 0xf04b2101
    8ec4:	ldrb	pc, [r4, r7, lsr #20]!	; <UNPREDICTABLE>
    8ec8:			; <UNDEFINED> instruction: 0xf8d99e1a
    8ecc:	svcls	0x00170000
    8ed0:	andsls	r6, r6, #3276800	; 0x320000
    8ed4:	stc2	0, cr15, [r6, #-84]	; 0xffffffac
    8ed8:	stmdbls	r7!, {r1, r2, r4, r9, fp, ip, pc}
    8edc:			; <UNDEFINED> instruction: 0xf8df4603
    8ee0:	ldrbtmi	r0, [r8], #-1520	; 0xfffffa10
    8ee4:	blx	fea44f86 <mkdtemp@@Base+0xfe9f2faa>
    8ee8:	ldrdeq	pc, [r0], -r9
    8eec:			; <UNDEFINED> instruction: 0xff94f015
    8ef0:			; <UNDEFINED> instruction: 0xf7fc6830
    8ef4:			; <UNDEFINED> instruction: 0xf7ffed08
    8ef8:	andcs	fp, sl, r9, ror r8
    8efc:			; <UNDEFINED> instruction: 0x461d2158
    8f00:			; <UNDEFINED> instruction: 0xf02c6058
    8f04:	bvs	ff908520 <mkdtemp@@Base+0xff8b6544>
    8f08:	eorvs	r2, r8, r1, lsl #22
    8f0c:	svcge	0x0053f47e
    8f10:	ldmdavs	fp, {r1, r5, r8, r9, fp, ip, pc}^
    8f14:	vqsub.u8	d20, d16, d19
    8f18:			; <UNDEFINED> instruction: 0xf8df8528
    8f1c:			; <UNDEFINED> instruction: 0x460175b8
    8f20:	ldrcs	pc, [r4, #2271]!	; 0x8df
    8f24:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    8f28:			; <UNDEFINED> instruction: 0x46389216
    8f2c:			; <UNDEFINED> instruction: 0xf97ef01d
    8f30:			; <UNDEFINED> instruction: 0x46399a16
    8f34:			; <UNDEFINED> instruction: 0xf976f001
    8f38:	ldmdavs	r3, {r1, r5, r9, fp, ip, pc}^
    8f3c:	blcs	5a798 <mkdtemp@@Base+0x87bc>
    8f40:	ldrhi	pc, [r3, #-832]	; 0xfffffcc0
    8f44:	ldrhi	pc, [r4, #2271]	; 0x8df
    8f48:	ldrbtmi	r6, [r8], #2065	; 0x811
    8f4c:	strbmi	r3, [r0], -r4, lsl #2
    8f50:			; <UNDEFINED> instruction: 0xf96cf01d
    8f54:			; <UNDEFINED> instruction: 0x46419a16
    8f58:			; <UNDEFINED> instruction: 0xf964f001
    8f5c:	blcs	a3110 <mkdtemp@@Base+0x51134>
    8f60:	strhi	pc, [r3, #-832]	; 0xfffffcc0
    8f64:	ldrbls	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8f68:	ldrbtmi	r6, [r9], #2089	; 0x829
    8f6c:	strbmi	r3, [r8], -r8, lsl #2
    8f70:			; <UNDEFINED> instruction: 0xf95cf01d
    8f74:			; <UNDEFINED> instruction: 0x46499a16
    8f78:			; <UNDEFINED> instruction: 0xf954f001
    8f7c:	strtmi	r6, [sl], -fp, ror #16
    8f80:	vqrdmulh.s<illegal width 8>	d18, d0, d3
    8f84:			; <UNDEFINED> instruction: 0xf8df84f2
    8f88:	ldmdavs	r1, {r2, r3, r4, r6, r8, sl, ip, lr}
    8f8c:	eorls	r4, r2, #2097152000	; 0x7d000000
    8f90:	strtmi	r3, [r8], -ip, lsl #2
    8f94:			; <UNDEFINED> instruction: 0xf94af01d
    8f98:			; <UNDEFINED> instruction: 0x46299a16
    8f9c:			; <UNDEFINED> instruction: 0xf942f001
    8fa0:	ldmdavs	r3, {r1, r5, r9, fp, ip, pc}^
    8fa4:	vqrdmulh.s<illegal width 8>	d18, d0, d4
    8fa8:	blls	8aa314 <mkdtemp@@Base+0x858338>
    8fac:			; <UNDEFINED> instruction: 0xf8df4632
    8fb0:			; <UNDEFINED> instruction: 0x46385538
    8fb4:	ldrbtmi	r6, [sp], #-2073	; 0xfffff7e7
    8fb8:			; <UNDEFINED> instruction: 0xf01d3110
    8fbc:			; <UNDEFINED> instruction: 0x4639f8d5
    8fc0:			; <UNDEFINED> instruction: 0xf001462a
    8fc4:	bls	8c7488 <mkdtemp@@Base+0x8754ac>
    8fc8:			; <UNDEFINED> instruction: 0x46176853
    8fcc:	vqrdmulh.s<illegal width 8>	d18, d0, d5
    8fd0:	ldmdavs	r1, {r0, r2, r6, r7, sl, pc}
    8fd4:	ldrtmi	r4, [r2], -r0, asr #12
    8fd8:			; <UNDEFINED> instruction: 0xf01d3114
    8fdc:	strtmi	pc, [sl], -r5, asr #17
    8fe0:			; <UNDEFINED> instruction: 0xf0014641
    8fe4:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r8, fp, ip, sp, lr, pc}^
    8fe8:	vqrdmulh.s<illegal width 8>	d18, d0, d6
    8fec:	ldmdavs	r9!, {r0, r1, r2, r4, r5, r7, sl, pc}
    8ff0:			; <UNDEFINED> instruction: 0x46484632
    8ff4:			; <UNDEFINED> instruction: 0xf01d3118
    8ff8:			; <UNDEFINED> instruction: 0x462af8b7
    8ffc:			; <UNDEFINED> instruction: 0xf0014649
    9000:	ldmdavs	fp!, {r0, r4, r8, fp, ip, sp, lr, pc}^
    9004:	vqrdmulh.s<illegal width 8>	d18, d0, d7
    9008:			; <UNDEFINED> instruction: 0xf8df84a9
    900c:	andcs	r6, r0, #224, 8	; 0xe0000000
    9010:	ldrbpl	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    9014:	ldrbtmi	r6, [lr], #-2105	; 0xfffff7c7
    9018:	tstcc	ip, sp, ror r4
    901c:			; <UNDEFINED> instruction: 0xf01d4630
    9020:	ldrtmi	pc, [r1], -r3, lsr #17	; <UNPREDICTABLE>
    9024:			; <UNDEFINED> instruction: 0xf001462a
    9028:	ldmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    902c:	vqrdmulh.s<illegal width 8>	d18, d0, d8
    9030:			; <UNDEFINED> instruction: 0xf8df849c
    9034:	ldmdavs	r9!, {r6, r7, sl, sp, lr}
    9038:			; <UNDEFINED> instruction: 0x3120447e
    903c:			; <UNDEFINED> instruction: 0xf01d4630
    9040:			; <UNDEFINED> instruction: 0xf8dff8f5
    9044:			; <UNDEFINED> instruction: 0x463124b4
    9048:			; <UNDEFINED> instruction: 0xf001447a
    904c:	ldmdavs	fp!, {r0, r1, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
    9050:	vqrdmulh.s<illegal width 8>	d18, d0, d9
    9054:	ldmdavs	r9!, {r0, r1, r7, sl, pc}
    9058:	ldrtmi	r2, [r0], -r0, lsl #4
    905c:			; <UNDEFINED> instruction: 0xf01d3124
    9060:	strtmi	pc, [sl], -r3, lsl #17
    9064:			; <UNDEFINED> instruction: 0xf0014631
    9068:			; <UNDEFINED> instruction: 0xf7fef8dd
    906c:	blls	638b04 <mkdtemp@@Base+0x5e6b28>
    9070:			; <UNDEFINED> instruction: 0xf02c6818
    9074:			; <UNDEFINED> instruction: 0xf8c4fd0f
    9078:			; <UNDEFINED> instruction: 0xf7fe00b8
    907c:	blls	638404 <mkdtemp@@Base+0x5e6428>
    9080:	ldrbtpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9084:	ldrbtmi	r6, [sp], #-2399	; 0xfffff6a1
    9088:	ldrtmi	r4, [r8], -r9, lsr #12
    908c:	bl	cc7088 <mkdtemp@@Base+0xc750ac>
    9090:			; <UNDEFINED> instruction: 0xf0402800
    9094:			; <UNDEFINED> instruction: 0xf8df8169
    9098:	ldrbtmi	r1, [r9], #-1128	; 0xfffffb98
    909c:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    90a0:	strvc	pc, [r4, #-1549]	; 0xfffff9f3
    90a4:	strbtvs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    90a8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    90ac:	tstls	r2, sl, ror r4
    90b0:	ldrmi	r9, [r9], -r3, lsl #4
    90b4:			; <UNDEFINED> instruction: 0x4628447e
    90b8:	strls	r2, [r1, -r1, lsl #4]
    90bc:			; <UNDEFINED> instruction: 0xf7fd9600
    90c0:			; <UNDEFINED> instruction: 0xf640ea74
    90c4:	stmdacc	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}
    90c8:			; <UNDEFINED> instruction: 0xf63e4298
    90cc:	bge	fb4ac0 <mkdtemp@@Base+0xf62ae4>
    90d0:	andcs	r4, r3, r9, lsr #12
    90d4:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    90d8:			; <UNDEFINED> instruction: 0xf47e3001
    90dc:			; <UNDEFINED> instruction: 0x4628ae73
    90e0:			; <UNDEFINED> instruction: 0xf95af04a
    90e4:	mvnvc	pc, pc, asr #8
    90e8:			; <UNDEFINED> instruction: 0xf7fd4628
    90ec:	stmdacs	r0, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    90f0:	bicshi	pc, r6, #192, 4
    90f4:			; <UNDEFINED> instruction: 0xf04a2000
    90f8:			; <UNDEFINED> instruction: 0xf7fef94f
    90fc:			; <UNDEFINED> instruction: 0xf7fdbe63
    9100:			; <UNDEFINED> instruction: 0x4680ec3c
    9104:			; <UNDEFINED> instruction: 0xf73fe464
    9108:			; <UNDEFINED> instruction: 0xf7feacfd
    910c:			; <UNDEFINED> instruction: 0xf00bb9b0
    9110:			; <UNDEFINED> instruction: 0xf7fffc41
    9114:	vnmulvs.f16	s22, s0, s22	; <UNPREDICTABLE>
    9118:			; <UNDEFINED> instruction: 0xf080fab0
    911c:			; <UNDEFINED> instruction: 0xf0360940
    9120:	strmi	pc, [r6], -r3, lsr #26
    9124:			; <UNDEFINED> instruction: 0xf47e2800
    9128:			; <UNDEFINED> instruction: 0xf8ddae8f
    912c:	strmi	r8, [r1], -ip, lsl #1
    9130:			; <UNDEFINED> instruction: 0xf8d49f24
    9134:			; <UNDEFINED> instruction: 0x464301d4
    9138:			; <UNDEFINED> instruction: 0xf036463a
    913c:	cdpne	13, 0, cr15, cr5, cr13, {3}
    9140:	mcrge	7, 4, pc, cr2, cr14, {3}	; <UNPREDICTABLE>
    9144:			; <UNDEFINED> instruction: 0x46b14633
    9148:	ldrmi	r4, [ip], -r6, lsr #12
    914c:	blls	80119c <mkdtemp@@Base+0x7af1c0>
    9150:	ldrdne	pc, [r0], -r8
    9154:	eoreq	pc, r4, r3, asr #16
    9158:	eorne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
    915c:			; <UNDEFINED> instruction: 0xf8439b1e
    9160:	strcc	r1, [r1], #-36	; 0xffffffdc
    9164:	tstcs	r1, r8, asr #12
    9168:			; <UNDEFINED> instruction: 0xf8d4f04b
    916c:	strmi	r4, [r1], r5, lsl #5
    9170:	rscshi	pc, pc, #0
    9174:	stclcs	8, cr6, [r3], #-228	; 0xffffff1c
    9178:	eoreq	pc, r9, r1, asr r8	; <UNPREDICTABLE>
    917c:			; <UNDEFINED> instruction: 0xf015d9e7
    9180:			; <UNDEFINED> instruction: 0xf8d8fe4b
    9184:			; <UNDEFINED> instruction: 0xf8511000
    9188:			; <UNDEFINED> instruction: 0xf7fc0029
    918c:			; <UNDEFINED> instruction: 0xe7e9ebbc
    9190:	svcls	0x00179b1a
    9194:			; <UNDEFINED> instruction: 0xf7fc6818
    9198:			; <UNDEFINED> instruction: 0xf7feebb6
    919c:	bmi	ff6f8e40 <mkdtemp@@Base+0xff6a6e64>
    91a0:	beq	fe444a08 <mkdtemp@@Base+0xfe3f2a2c>
    91a4:	ldrbtmi	r6, [sl], #-2153	; 0xfffff797
    91a8:	blx	7c5236 <mkdtemp@@Base+0x77325a>
    91ac:	strbmi	lr, [r0], -sp, ror #8
    91b0:	stc2l	0, cr15, [r0, #-180]	; 0xffffff4c
    91b4:	ldrtmi	lr, [r0], -r4, lsr #8
    91b8:	ldc2	0, cr15, [ip, #-180]!	; 0xffffff4c
    91bc:	strtmi	lr, [r8], -ip, lsr #8
    91c0:	ldc2	0, cr15, [r8, #-180]!	; 0xffffff4c
    91c4:	ldmmi	r2, {r1, r5, sl, sp, lr, pc}^
    91c8:			; <UNDEFINED> instruction: 0xf0264478
    91cc:	mrc	10, 0, APSR_nzcv, cr8, cr5, {1}
    91d0:			; <UNDEFINED> instruction: 0x21500a90
    91d4:			; <UNDEFINED> instruction: 0xf9c4f029
    91d8:	stmibmi	lr, {r3, r4, r7, r8, fp, ip, sp, pc}^
    91dc:	beq	fe444a44 <mkdtemp@@Base+0xfe3f2a68>
    91e0:			; <UNDEFINED> instruction: 0xf0294479
    91e4:	stmdblt	r0!, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}^
    91e8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    91ec:			; <UNDEFINED> instruction: 0xf0290a90
    91f0:	ldmdblt	r0!, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    91f4:	beq	fe444a5c <mkdtemp@@Base+0xfe3f2a80>
    91f8:	blx	5c52a4 <mkdtemp@@Base+0x5732c8>
    91fc:			; <UNDEFINED> instruction: 0xf43f2800
    9200:			; <UNDEFINED> instruction: 0xf014a8cd
    9204:	blmi	ff147f60 <mkdtemp@@Base+0xff0f5f84>
    9208:			; <UNDEFINED> instruction: 0xf103447b
    920c:	strmi	r0, [r2], -r8, ror #3
    9210:	ldrbtmi	r4, [r8], #-2242	; 0xfffff73e
    9214:	stc2	0, cr15, [r8, #144]!	; 0x90
    9218:	stclmi	8, cr4, [r2, #772]	; 0x304
    921c:			; <UNDEFINED> instruction: 0xf0264478
    9220:	blmi	ff087ba4 <mkdtemp@@Base+0xff035bc8>
    9224:	ldrbtmi	r9, [sp], #-2580	; 0xfffff5ec
    9228:			; <UNDEFINED> instruction: 0xf8d4447b
    922c:	ldmdavs	r7, {r2, r3, r4, r5, r7, r8, r9, fp, pc}
    9230:			; <UNDEFINED> instruction: 0xf8d36a98
    9234:	blls	61340c <mkdtemp@@Base+0x5c1430>
    9238:			; <UNDEFINED> instruction: 0xf8d36959
    923c:			; <UNDEFINED> instruction: 0xf8d4e000
    9240:	ldrb	r3, [lr, #-184]!	; 0xffffff48
    9244:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9248:	ldrtmi	r4, [r0], -r1, lsl #12
    924c:			; <UNDEFINED> instruction: 0xf9faf02e
    9250:			; <UNDEFINED> instruction: 0xf8df2300
    9254:	movwls	ip, #37592	; 0x92d8
    9258:	ldrbtmi	r9, [ip], #2840	; 0xb18
    925c:	msreq	CPSR_fs, ip, lsl #2
    9260:	bmi	fed1cd34 <mkdtemp@@Base+0xfeccad58>
    9264:	ldrbtmi	r6, [lr], #-2075	; 0xfffff7e5
    9268:	ldrbtmi	r9, [sl], #-260	; 0xfffffefc
    926c:	movwls	r9, #35092	; 0x8914
    9270:	cmpeq	r4, #12, 12	; 0xc00000	; <UNPREDICTABLE>
    9274:	movwls	r9, #9735	; 0x2607
    9278:			; <UNDEFINED> instruction: 0xf8d4680e
    927c:	blmi	feb8d564 <mkdtemp@@Base+0xfeb3b588>
    9280:	adcsgt	pc, r8, #14614528	; 0xdf0000
    9284:	smlabtcs	r5, sp, r9, lr
    9288:	bls	61a47c <mkdtemp@@Base+0x5c84a0>
    928c:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    9290:	stmibmi	fp!, {r8, r9, sp, lr}
    9294:			; <UNDEFINED> instruction: 0xf8cd4bab
    9298:	ldrbtmi	ip, [r9], #-12
    929c:	ldmdbvs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    92a0:			; <UNDEFINED> instruction: 0xf02e4607
    92a4:			; <UNDEFINED> instruction: 0x4606fa7b
    92a8:			; <UNDEFINED> instruction: 0xf7fc4638
    92ac:	ldmdavc	r3!, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
    92b0:	rsbsle	r2, r6, r4, lsr #22
    92b4:	andcs	r4, r1, #40, 12	; 0x2800000
    92b8:			; <UNDEFINED> instruction: 0xf7fc4631
    92bc:			; <UNDEFINED> instruction: 0x4630efd2
    92c0:	bl	8472b8 <mkdtemp@@Base+0x7f52dc>
    92c4:	blt	fe1c72c8 <mkdtemp@@Base+0xfe1752ec>
    92c8:	mrrccc	8, 13, pc, r8, cr4	; <UNPREDICTABLE>
    92cc:			; <UNDEFINED> instruction: 0xf47f2b02
    92d0:	ldmdals	r4, {r0, r1, r2, r3, r5, r6, sl, fp, sp, pc}
    92d4:	ldrtvs	pc, [r0], -sp, lsl #10	; <UNPREDICTABLE>
    92d8:	ldrdne	pc, [r4], r4
    92dc:	ldrtmi	r2, [r3], -r0, lsl #4
    92e0:			; <UNDEFINED> instruction: 0xf0016800
    92e4:	strmi	pc, [r3], -pc, lsl #20
    92e8:	andcs	r9, r0, r7, lsl r0
    92ec:			; <UNDEFINED> instruction: 0xf43f2b00
    92f0:	ldmdbls	r4, {r0, r1, r2, r3, r4, r6, sl, fp, sp, pc}
    92f4:			; <UNDEFINED> instruction: 0xf0004632
    92f8:			; <UNDEFINED> instruction: 0xf7feffdd
    92fc:	ldmibmi	r2, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    9300:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    9304:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9308:	eorsle	r2, r5, r0, lsl #16
    930c:	ldrbmi	r4, [r0], -pc, lsl #19
    9310:			; <UNDEFINED> instruction: 0xf7fd4479
    9314:	stmdacs	r0, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
    9318:	andshi	pc, pc, #64	; 0x40
    931c:	eorsvs	r2, fp, r7, lsl #6
    9320:	ldclt	7, cr15, [r5], #-1012	; 0xfffffc0c
    9324:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
    9328:			; <UNDEFINED> instruction: 0xf986f026
    932c:	ldmdalt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9330:	eorcs	r4, r8, #79872	; 0x13800
    9334:	smlabbcs	r1, r7, r8, r4
    9338:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    933c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    9340:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9344:	stc2l	0, cr15, [r0, #-0]
    9348:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    934c:	stc2	0, cr15, [ip, #-144]	; 0xffffff70
    9350:	movwmi	r6, #14955	; 0x3a6b
    9354:	blge	cc6554 <mkdtemp@@Base+0xc74578>
    9358:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
    935c:	stc2	0, cr15, [r4, #-144]	; 0xffffff70
    9360:	cdp2	0, 0, cr15, cr4, cr1, {0}
    9364:	stmialt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9368:	ldr	r4, [r7], r9, lsr #12
    936c:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
    9370:			; <UNDEFINED> instruction: 0xf90ef026
    9374:	mrclt	7, 3, APSR_nzcv, cr3, cr14, {7}
    9378:	eorsvs	r2, fp, r6, lsl #6
    937c:	stclt	7, cr15, [r7], {253}	; 0xfd
    9380:			; <UNDEFINED> instruction: 0x46294878
    9384:			; <UNDEFINED> instruction: 0x46434632
    9388:			; <UNDEFINED> instruction: 0xf0264478
    938c:	vldrls.16	s30, [r4, #-254]	; 0xffffff02	; <UNPREDICTABLE>
    9390:			; <UNDEFINED> instruction: 0xf7fc6828
    9394:			; <UNDEFINED> instruction: 0x4640eab8
    9398:	blx	1f45452 <mkdtemp@@Base+0x1ef3476>
    939c:			; <UNDEFINED> instruction: 0xf7fe6028
    93a0:			; <UNDEFINED> instruction: 0x1c77b93a
    93a4:			; <UNDEFINED> instruction: 0xf02f4638
    93a8:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    93ac:	cmphi	sp, #0	; <UNPREDICTABLE>
    93b0:			; <UNDEFINED> instruction: 0xf7fd4638
    93b4:	strmi	lr, [r1], -r4, asr #21
    93b8:	stmdbcs	r0, {r3, r5, r9, sl, lr}
    93bc:	subshi	pc, ip, #0
    93c0:			; <UNDEFINED> instruction: 0xf7fc2201
    93c4:	ldrb	lr, [sl, -lr, asr #30]!
    93c8:	b	fe2473c0 <mkdtemp@@Base+0xfe1f53e4>
    93cc:	stmialt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93d0:	andeq	r4, r5, ip, ror #22
    93d4:	andeq	lr, r4, lr, ror #10
    93d8:	andeq	r5, r5, r2, lsr #17
    93dc:	muleq	r4, ip, r1
    93e0:	andeq	sp, r4, r6, lsr #7
    93e4:			; <UNDEFINED> instruction: 0x0004d3b6
    93e8:	andeq	sp, r4, sl, lsr r3
    93ec:	andeq	sp, r4, r6, lsl r3
    93f0:	strdeq	ip, [r4], -r2
    93f4:	andeq	r5, r5, ip, asr r7
    93f8:	ldrdeq	sp, [r8], -ip
    93fc:	ldrdeq	r4, [r5], -sl
    9400:	andeq	sp, r4, r8, lsr #32
    9404:	andeq	lr, r4, r0, asr #7
    9408:	muleq	r5, r0, ip
    940c:			; <UNDEFINED> instruction: 0x0004e5be
    9410:	andeq	r1, r0, pc, lsl r5
    9414:	andeq	sp, r4, r4, ror #4
    9418:	andeq	sp, r4, ip, lsl #5
    941c:	andeq	sp, r8, lr, lsr #16
    9420:	andeq	ip, r4, r4, asr r1
    9424:			; <UNDEFINED> instruction: 0x0008d7be
    9428:	ldrdeq	sp, [r4], -ip
    942c:	andeq	sp, r4, ip, lsr #5
    9430:			; <UNDEFINED> instruction: 0x0004d3b6
    9434:	andeq	sp, r4, r6, lsr #5
    9438:	ldrdeq	ip, [r4], -r4
    943c:	strdeq	sp, [r8], -r6
    9440:			; <UNDEFINED> instruction: 0x000006b0
    9444:	andeq	r3, r5, r4, asr #28
    9448:	andeq	sl, r5, r2, lsl #17
    944c:	andeq	sp, r5, r8, lsr #10
    9450:			; <UNDEFINED> instruction: 0x0004c7be
    9454:	andeq	ip, r4, lr, asr #10
    9458:	muleq	r4, sl, r7
    945c:	andeq	sl, r5, r0, ror #15
    9460:	muleq	r4, r2, pc	; <UNPREDICTABLE>
    9464:	andeq	r0, r0, r8, ror r6
    9468:			; <UNDEFINED> instruction: 0x0008d5b8
    946c:	ldrdeq	r0, [r0], -r4
    9470:	andeq	ip, r4, r8, lsl #7
    9474:	andeq	sl, r5, sl, ror #13
    9478:	andeq	fp, r4, r2, asr lr
    947c:	andeq	sp, r4, r8, asr #1
    9480:			; <UNDEFINED> instruction: 0x0008d4b8
    9484:	strheq	lr, [r4], -r4
    9488:	andeq	fp, r5, r0, lsl #20
    948c:	andeq	sp, r8, r4, lsl #9
    9490:	andeq	ip, r5, ip, ror #14
    9494:	andeq	ip, r4, r0, ror #21
    9498:	andeq	r6, r5, r6, asr lr
    949c:	andeq	sp, r4, lr, asr lr
    94a0:	andeq	r9, r5, r8, lsr #2
    94a4:	andeq	ip, r4, lr, lsr #21
    94a8:	andeq	r9, r5, sl, lsl #2
    94ac:	andeq	r4, r5, r8, lsr r4
    94b0:	andeq	r5, r5, lr, ror r1
    94b4:	strdeq	ip, [r4], -r0
    94b8:	andeq	ip, r4, r4, ror #17
    94bc:	andeq	sl, r5, r4, lsl #11
    94c0:	andeq	sl, r5, r8, ror r5
    94c4:	andeq	sl, r5, ip, ror #10
    94c8:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
    94cc:	andeq	ip, r4, lr, ror #10
    94d0:	andeq	ip, r4, r6, lsl #23
    94d4:	andeq	ip, r4, r0, lsr sl
    94d8:	andeq	fp, r4, r6, ror #31
    94dc:	andeq	ip, r4, r6, lsr #20
    94e0:	andeq	ip, r4, r6, lsr #20
    94e4:	andeq	ip, r4, r0, lsr #20
    94e8:	andeq	ip, r4, r2, lsr sl
    94ec:	muleq	r4, r6, r9
    94f0:	ldrdeq	ip, [r4], -r0
    94f4:			; <UNDEFINED> instruction: 0x0004c9b8
    94f8:	andeq	fp, r4, r4, asr #29
    94fc:	andeq	sl, r5, r6, lsr r0
    9500:	andeq	sl, r5, r2, lsl #6
    9504:	andeq	ip, r4, r0, ror #18
    9508:	andeq	ip, r4, r0, ror #18
    950c:	andeq	r0, r0, r3, lsr #29
    9510:	andeq	ip, r4, r4, ror #22
    9514:	andeq	ip, r4, r4, ror fp
    9518:	andeq	ip, r4, r4, lsl ip
    951c:	andeq	sp, r4, r2, lsl #8
    9520:	andeq	ip, r4, r8, asr #23
    9524:	andeq	fp, r4, sl, lsr #23
    9528:			; <UNDEFINED> instruction: 0x0008cfb8
    952c:	andeq	ip, r8, r6, lsl #31
    9530:	andeq	r3, r5, r6, lsl #31
    9534:	ldrdeq	r4, [r5], -sl
    9538:	andeq	ip, r4, r8, asr #11
    953c:	andeq	sp, r4, r4, ror #18
    9540:	andeq	ip, r5, r6, lsr r2
    9544:	andeq	sp, r4, r4, ror #22
    9548:	muleq	r4, lr, fp
    954c:	muleq	r4, r8, fp
    9550:	andeq	ip, r4, sl, ror sl
    9554:	andeq	fp, r4, r0, lsl #31
    9558:	andeq	fp, r4, sl, asr #21
    955c:	andeq	ip, r4, r2, lsr r4
    9560:	andeq	ip, r4, sl, asr r4
    9564:	andeq	ip, r4, r0, ror #1
    9568:	mrrccc	8, 13, pc, ip, cr4	; <UNPREDICTABLE>
    956c:	vqsub.u8	d4, d16, d8
    9570:			; <UNDEFINED> instruction: 0xf8df81b9
    9574:			; <UNDEFINED> instruction: 0xf60435a4
    9578:	andsls	r3, r7, #216, 4	; 0x8000000d
    957c:	ldrcs	pc, [ip, #2271]	; 0x8df
    9580:	movcc	r4, #2063597568	; 0x7b000000
    9584:	ldrbtmi	r9, [sl], #-3363	; 0xfffff2dd
    9588:	rsbslt	pc, r4, sp, asr #17
    958c:	bcc	fe444db8 <mkdtemp@@Base+0xfe3f2ddc>
    9590:	cfmadd32	mvax6, mvfx4, mvfx8, mvfx3
    9594:	ssatmi	r2, #1, r0, lsl #20
    9598:	blcc	ff547900 <mkdtemp@@Base+0xff4f5924>
    959c:	addsmi	r9, pc, #20, 20	; 0x14000
    95a0:	vmov.i16	d6, #2	; 0x0002
    95a4:	ldmdbls	r7, {r0, r1, r3, r4, r7, r8, pc}
    95a8:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    95ac:	blmi	477e8 <error@@Base+0x182e4>
    95b0:	ldrtvs	pc, [r0], -sp, lsl #10	; <UNPREDICTABLE>
    95b4:	blcc	147700 <mkdtemp@@Base+0xf5724>
    95b8:	mrc	1, 0, r9, cr8, cr7, {0}
    95bc:			; <UNDEFINED> instruction: 0xf02c1a10
    95c0:	bls	547ffc <mkdtemp@@Base+0x4f6020>
    95c4:	ldrbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    95c8:	bne	fe444e34 <mkdtemp@@Base+0xfe3f2e58>
    95cc:	ldrbtmi	r6, [r8], #-2091	; 0xfffff7d5
    95d0:			; <UNDEFINED> instruction: 0xf0266812
    95d4:	ldmdbls	fp, {r0, r2, r7, fp, ip, sp, lr, pc}
    95d8:	ldrtmi	r6, [r3], -r8, lsr #16
    95dc:			; <UNDEFINED> instruction: 0xf0014622
    95e0:	stmdacs	r0, {r0, r4, r7, fp, ip, sp, lr, pc}
    95e4:	cmnhi	r1, r0	; <UNPREDICTABLE>
    95e8:	ldrbmi	r4, [r8], r4, asr #12
    95ec:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    95f0:	blls	86d654 <mkdtemp@@Base+0x81b678>
    95f4:	ldcpl	8, cr15, [r0], {83}	; 0x53
    95f8:			; <UNDEFINED> instruction: 0xf7fc4628
    95fc:	movwcs	lr, #4030	; 0xfbe
    9600:	ldrtmi	r9, [r2], -r3, lsr #18
    9604:	strbmi	r4, [r0], -r5, lsl #8
    9608:	stccc	8, cr15, [r1], {5}
    960c:	cdp2	0, 5, cr15, cr2, cr0, {0}
    9610:			; <UNDEFINED> instruction: 0xf0002800
    9614:	ldcls	0, cr8, [r4, #-548]	; 0xfffffddc
    9618:			; <UNDEFINED> instruction: 0xf7fc6828
    961c:	blls	883bf4 <mkdtemp@@Base+0x831c18>
    9620:	ldrsbteq	pc, [r4], r4	; <UNPREDICTABLE>
    9624:	ldccc	8, cr15, [r0], {83}	; 0x53
    9628:			; <UNDEFINED> instruction: 0xf001602b
    962c:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    9630:	ldmdage	r1, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    9634:	stmdalt	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9638:	andcs	r2, sl, r1, lsl #2
    963c:			; <UNDEFINED> instruction: 0xff4ef023
    9640:			; <UNDEFINED> instruction: 0xf7fd4604
    9644:	stmdbvs	r3!, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
    9648:			; <UNDEFINED> instruction: 0xf0402b00
    964c:			; <UNDEFINED> instruction: 0xf8df816c
    9650:	ldrbtmi	r0, [r8], #-1236	; 0xfffffb2c
    9654:			; <UNDEFINED> instruction: 0xff56f025
    9658:	mrclt	7, 2, APSR_nzcv, cr0, cr14, {7}
    965c:	blcs	ff3479b4 <mkdtemp@@Base+0xff2f59d8>
    9660:			; <UNDEFINED> instruction: 0xf43f2a01
    9664:			; <UNDEFINED> instruction: 0xf8d4abcd
    9668:	bcs	91870 <mkdtemp@@Base+0x3f894>
    966c:			; <UNDEFINED> instruction: 0xf8c4bfd8
    9670:			; <UNDEFINED> instruction: 0xf7fe3d70
    9674:			; <UNDEFINED> instruction: 0xf7fdb986
    9678:	stmdavs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    967c:	b	b47674 <mkdtemp@@Base+0xaf5698>
    9680:	strtne	pc, [r4], #2271	; 0x8df
    9684:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    9688:	strmi	r3, [r3], -r8, ror #3
    968c:	ldreq	pc, [ip], #2271	; 0x8df
    9690:			; <UNDEFINED> instruction: 0xf0254478
    9694:	qasxmi	pc, r8, r7	; <UNPREDICTABLE>
    9698:			; <UNDEFINED> instruction: 0xf7fc2101
    969c:	mulcc	r1, ip, ip
    96a0:	mcrge	4, 4, pc, cr10, cr14, {3}	; <UNPREDICTABLE>
    96a4:	strne	pc, [r8], #2271	; 0x8df
    96a8:	streq	pc, [r8], #2271	; 0x8df
    96ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    96b0:			; <UNDEFINED> instruction: 0xf02431e8
    96b4:			; <UNDEFINED> instruction: 0xf8dffb59
    96b8:	ldrtmi	r0, [r2], -r0, lsl #9
    96bc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    96c0:			; <UNDEFINED> instruction: 0xffe4f025
    96c4:			; <UNDEFINED> instruction: 0xf8d49814
    96c8:			; <UNDEFINED> instruction: 0xf50d1084
    96cc:	andcs	r6, r1, #48, 6	; 0xc0000000
    96d0:			; <UNDEFINED> instruction: 0xf0016800
    96d4:	andsls	pc, r7, r7, lsl r8	; <UNPREDICTABLE>
    96d8:			; <UNDEFINED> instruction: 0xf47e2800
    96dc:	rscscs	sl, pc, r1, lsr #22
    96e0:			; <UNDEFINED> instruction: 0xf9d0f008
    96e4:			; <UNDEFINED> instruction: 0xf8dd9b17
    96e8:			; <UNDEFINED> instruction: 0xf8dda090
    96ec:			; <UNDEFINED> instruction: 0x9323b098
    96f0:	mcrlt	7, 5, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
    96f4:			; <UNDEFINED> instruction: 0x46301c7e
    96f8:	stc2	0, cr15, [ip, #188]!	; 0xbc
    96fc:			; <UNDEFINED> instruction: 0xf0002800
    9700:	ldrtmi	r8, [r0], -pc, lsr #3
    9704:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9708:			; <UNDEFINED> instruction: 0xf0002800
    970c:			; <UNDEFINED> instruction: 0xf8c580b3
    9710:			; <UNDEFINED> instruction: 0x46380878
    9714:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9718:	stmialt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    971c:			; <UNDEFINED> instruction: 0xf037200a
    9720:			; <UNDEFINED> instruction: 0x4604fd9d
    9724:	ldclt	7, cr15, [sp, #1012]	; 0x3f4
    9728:			; <UNDEFINED> instruction: 0xf8df9b21
    972c:			; <UNDEFINED> instruction: 0xf8530410
    9730:	ldrbtmi	r2, [r8], #-3088	; 0xfffff3f0
    9734:	ldmdavs	r9, {r2, r4, r8, r9, fp, ip, pc}
    9738:			; <UNDEFINED> instruction: 0xff7ef025
    973c:			; <UNDEFINED> instruction: 0xf02de76b
    9740:	ldmibmi	pc!, {r0, r8, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9744:	bcs	444fac <mkdtemp@@Base+0x3f2fd0>
    9748:	orrscc	r4, r0, r9, ror r4
    974c:	ldmmi	sp!, {r0, r1, r9, sl, lr}^
    9750:			; <UNDEFINED> instruction: 0xf0254478
    9754:			; <UNDEFINED> instruction: 0xf7ffff9b
    9758:	ldmibmi	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    975c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    9760:	svc	0x00c8f7fc
    9764:			; <UNDEFINED> instruction: 0xf0402800
    9768:	movwcs	r8, #32986	; 0x80da
    976c:			; <UNDEFINED> instruction: 0xf7fd603b
    9770:	blls	6b7fb0 <mkdtemp@@Base+0x665fd4>
    9774:	ldrtmi	r9, [r4], -r3, lsr #8
    9778:	ldceq	8, cr15, [r4], {83}	; 0x53
    977c:	stmia	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9780:			; <UNDEFINED> instruction: 0xf8539b21
    9784:			; <UNDEFINED> instruction: 0xf7fc0c10
    9788:			; <UNDEFINED> instruction: 0xf7fee8be
    978c:			; <UNDEFINED> instruction: 0xf02dbb5f
    9790:	stmibmi	lr!, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    9794:	bcs	444ffc <mkdtemp@@Base+0x3f3020>
    9798:	orrscc	r4, r0, r9, ror r4
    979c:	stmiami	ip!, {r0, r1, r9, sl, lr}^
    97a0:			; <UNDEFINED> instruction: 0xf0254478
    97a4:			; <UNDEFINED> instruction: 0xf7ffff49
    97a8:	stmiami	sl!, {r1, r4, r6, r8, r9, fp, ip, sp, pc}^
    97ac:	ldrsbne	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
    97b0:			; <UNDEFINED> instruction: 0xf0254478
    97b4:			; <UNDEFINED> instruction: 0xf8d4ff41
    97b8:			; <UNDEFINED> instruction: 0xf7fc01d8
    97bc:	blls	583a54 <mkdtemp@@Base+0x531a78>
    97c0:	bicscc	pc, r8, r4, asr #17
    97c4:	blt	fe7077c4 <mkdtemp@@Base+0xfe6b57e8>
    97c8:			; <UNDEFINED> instruction: 0xf50d49e3
    97cc:	stmiami	r3!, {r4, r5, r9, sl, sp, lr}^
    97d0:	rorcc	r4, r9, r4
    97d4:			; <UNDEFINED> instruction: 0xf0254478
    97d8:	blls	5495ec <mkdtemp@@Base+0x4f7610>
    97dc:			; <UNDEFINED> instruction: 0xf02c6818
    97e0:			; <UNDEFINED> instruction: 0x9d21f959
    97e4:			; <UNDEFINED> instruction: 0x4633991b
    97e8:			; <UNDEFINED> instruction: 0xf8452200
    97ec:			; <UNDEFINED> instruction: 0xf0000c10
    97f0:	andsls	pc, r7, r9, lsl #31
    97f4:			; <UNDEFINED> instruction: 0xf47f2800
    97f8:	blls	8753f0 <mkdtemp@@Base+0x823414>
    97fc:	ldceq	8, cr15, [r0], {83}	; 0x53
    9800:	stm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9804:			; <UNDEFINED> instruction: 0xf8d49a14
    9808:	ldmdavs	r2, {r5, r6, sl, fp, ip, sp}
    980c:			; <UNDEFINED> instruction: 0xf0002b00
    9810:	blmi	ff4e9bbc <mkdtemp@@Base+0xff497be0>
    9814:	ldrbtmi	r4, [fp], #-2259	; 0xfffff72d
    9818:			; <UNDEFINED> instruction: 0xf1034478
    981c:			; <UNDEFINED> instruction: 0xf02501a0
    9820:			; <UNDEFINED> instruction: 0xf7fdff35
    9824:	blmi	ff439550 <mkdtemp@@Base+0xff3e7574>
    9828:	ldmmi	r0, {r1, r3, r5, r9, sl, lr}^
    982c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    9830:	lsleq	pc, r3, #2	; <UNPREDICTABLE>
    9834:			; <UNDEFINED> instruction: 0xff00f025
    9838:	svclt	0x003ef7fd
    983c:	vmla.i8	q10, q8, q6
    9840:	andls	r4, r0, r1
    9844:	stmiami	fp, {r0, r1, r4, r5, r9, sl, lr}^
    9848:	mrc	4, 0, r4, cr8, cr9, {3}
    984c:	orrscc	r2, r0, r0, lsl sl
    9850:			; <UNDEFINED> instruction: 0xf0254478
    9854:			; <UNDEFINED> instruction: 0xf805fe57
    9858:			; <UNDEFINED> instruction: 0xf7ff7c08
    985c:	stmibmi	r6, {r3, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
    9860:	ldrbtmi	r4, [r9], #-2246	; 0xfffff73a
    9864:	bcs	4450cc <mkdtemp@@Base+0x3f30f0>
    9868:	orrscc	r4, r0, r8, ror r4
    986c:	cdp2	0, 14, cr15, cr4, cr5, {1}
    9870:	blt	ffcc7874 <mkdtemp@@Base+0xffc75898>
    9874:	strb	r6, [ip, -r0, lsr #32]
    9878:	bl	fe9c7870 <mkdtemp@@Base+0xfe975894>
    987c:	andcs	lr, r0, #130023424	; 0x7c00000
    9880:	ldrmi	r2, [r1], -sl, lsl #6
    9884:			; <UNDEFINED> instruction: 0xf0152001
    9888:	strmi	pc, [r4], -r5, ror #17
    988c:	stcllt	7, cr15, [r9], #1012	; 0x3f4
    9890:	movwcs	r2, #41473	; 0xa201
    9894:			; <UNDEFINED> instruction: 0xf0154611
    9898:			; <UNDEFINED> instruction: 0x4604f8dd
    989c:	stcllt	7, cr15, [r1], #1012	; 0x3f4
    98a0:			; <UNDEFINED> instruction: 0x462948b7
    98a4:			; <UNDEFINED> instruction: 0xf0254478
    98a8:	strt	pc, [r3], #-3629	; 0xfffff1d3
    98ac:	movwcs	r2, #41216	; 0xa100
    98b0:	andcs	r4, r1, #8, 12	; 0x800000
    98b4:			; <UNDEFINED> instruction: 0xf8cef015
    98b8:			; <UNDEFINED> instruction: 0xf7fd4604
    98bc:	ldrdcs	fp, [sl], -r2
    98c0:	ldc2l	0, cr15, [r2], {55}	; 0x37
    98c4:			; <UNDEFINED> instruction: 0xf7fd4604
    98c8:	stmdavs	r8!, {r2, r3, r6, r7, sl, fp, ip, sp, pc}
    98cc:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    98d0:	tstcs	r1, r8, lsr r6
    98d4:	ldc2	0, cr15, [lr, #-296]	; 0xfffffed8
    98d8:	ldrb	r4, [sp], -r7, lsl #12
    98dc:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    98e0:	str	r4, [pc, r4, asr #12]
    98e4:	strtmi	r4, [sl], -r7, lsr #19
    98e8:	ldrbtmi	r4, [r9], #-2215	; 0xfffff759
    98ec:	rorcc	r4, r8, r4
    98f0:	cdp2	0, 15, cr15, cr6, cr5, {1}
    98f4:	mcrlt	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    98f8:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
    98fc:	blx	d45994 <mkdtemp@@Base+0xcf39b8>
    9900:			; <UNDEFINED> instruction: 0xffd6f013
    9904:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    9908:	orreq	pc, r8, r3, lsl #2
    990c:	stmiami	r1!, {r1, r9, sl, lr}
    9910:			; <UNDEFINED> instruction: 0xf0244478
    9914:	stmiami	r0!, {r0, r3, r5, r9, fp, ip, sp, lr, pc}
    9918:			; <UNDEFINED> instruction: 0xf0244478
    991c:	ldmmi	pc, {r0, r2, r5, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    9920:			; <UNDEFINED> instruction: 0xf0244478
    9924:	ldmmi	lr, {r0, r5, r9, fp, ip, sp, lr, pc}
    9928:			; <UNDEFINED> instruction: 0xf0244478
    992c:			; <UNDEFINED> instruction: 0xf7fcfa1d
    9930:			; <UNDEFINED> instruction: 0x4601ed5a
    9934:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
    9938:	cdp2	0, 2, cr15, cr10, cr5, {1}
    993c:			; <UNDEFINED> instruction: 0xf7fc20ff
    9940:	bmi	fe683c40 <mkdtemp@@Base+0xfe631c64>
    9944:	ldmmi	r9, {r0, r8, sp}
    9948:	ldrdcc	pc, [r0], -sl
    994c:			; <UNDEFINED> instruction: 0xf85b447a
    9950:	stmdavs	r0, {}	; <UNPREDICTABLE>
    9954:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9958:	stmdblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    995c:	ldmmi	r5, {r2, r4, r7, r8, fp, lr}
    9960:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9964:			; <UNDEFINED> instruction: 0xf0243188
    9968:	ldmibmi	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    996c:	ldrbtmi	r4, [r9], #-2195	; 0xfffff76d
    9970:	orrcc	r4, r8, r8, ror r4
    9974:			; <UNDEFINED> instruction: 0xf9f8f024
    9978:	stclcs	8, cr15, [r4], #-848	; 0xfffffcb0
    997c:			; <UNDEFINED> instruction: 0xf43f2a00
    9980:	blcs	33de4 <error@@Base+0x48e0>
    9984:	cfstrsge	mvf15, [r0], #508	; 0x1fc
    9988:			; <UNDEFINED> instruction: 0xf50d9814
    998c:			; <UNDEFINED> instruction: 0xf8d46630
    9990:	andcs	r1, r1, #132	; 0x84
    9994:	stmdavs	r0, {r0, r1, r4, r5, r9, sl, lr}
    9998:	cdp2	0, 11, cr15, cr4, cr0, {0}
    999c:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
    99a0:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    99a4:	strt	r2, [r4], #1
    99a8:	smlabbcs	r1, r5, sl, r4
    99ac:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, fp, lr}
    99b0:			; <UNDEFINED> instruction: 0xe7cc447a
    99b4:	smlabbcs	r1, r3, sl, r4
    99b8:	ldmdavs	fp!, {r2, r3, r4, r5, r6, fp, lr}
    99bc:			; <UNDEFINED> instruction: 0xe7c6447a
    99c0:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    99c4:			; <UNDEFINED> instruction: 0xf9d0f024
    99c8:	smlabbcs	r1, r0, sl, r4
    99cc:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, fp, lr}
    99d0:			; <UNDEFINED> instruction: 0xe7bc447a
    99d4:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
    99d8:			; <UNDEFINED> instruction: 0xf9c6f024
    99dc:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    99e0:			; <UNDEFINED> instruction: 0xf9c2f024
    99e4:	ldmdami	ip!, {r2, r3, r4, r8, r9, fp, ip, pc}^
    99e8:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
    99ec:			; <UNDEFINED> instruction: 0xf9bcf024
    99f0:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
    99f4:			; <UNDEFINED> instruction: 0xf9b8f024
    99f8:	ldmdami	sl!, {r0, r3, r4, r5, r6, r8, fp, lr}^
    99fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9a00:			; <UNDEFINED> instruction: 0xf02431b8
    9a04:			; <UNDEFINED> instruction: 0xf023f9b1
    9a08:			; <UNDEFINED> instruction: 0xf02cfda7
    9a0c:	strmi	pc, [r4], -r3, asr #16
    9a10:	ldc	7, cr15, [r2, #1008]!	; 0x3f0
    9a14:	andcs	r4, sl, #36700160	; 0x2300000
    9a18:	and	r4, r5, r0, lsr #8
    9a1c:	movwcc	r7, #6169	; 0x1819
    9a20:	svclt	0x0008292c
    9a24:	stccs	8, cr15, [r1], {3}
    9a28:			; <UNDEFINED> instruction: 0xd1f74298
    9a2c:	ldclt	7, cr15, [ip], {253}	; 0xfd
    9a30:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    9a34:			; <UNDEFINED> instruction: 0xf998f024
    9a38:	bl	ffa47a30 <mkdtemp@@Base+0xff9f5a54>
    9a3c:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    9a40:			; <UNDEFINED> instruction: 0xf992f024
    9a44:	tstcs	r1, sl, lsl #6
    9a48:			; <UNDEFINED> instruction: 0xf804f015
    9a4c:			; <UNDEFINED> instruction: 0xf7fd4604
    9a50:	stmdami	r7!, {r3, sl, fp, ip, sp, pc}^
    9a54:			; <UNDEFINED> instruction: 0xf02c4478
    9a58:			; <UNDEFINED> instruction: 0x4604f81d
    9a5c:	stclt	7, cr15, [r1], {253}	; 0xfd
    9a60:	ldrtmi	r4, [r9], -r4, ror #16
    9a64:			; <UNDEFINED> instruction: 0xf0244478
    9a68:	stmdami	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    9a6c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    9a70:			; <UNDEFINED> instruction: 0xf97af024
    9a74:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    9a78:			; <UNDEFINED> instruction: 0xf976f024
    9a7c:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    9a80:			; <UNDEFINED> instruction: 0xf972f024
    9a84:	ldmdavs	r9!, {r0, r1, r2, r3, r4, r6, fp, lr}
    9a88:			; <UNDEFINED> instruction: 0xf0244478
    9a8c:	bmi	17c8048 <mkdtemp@@Base+0x177606c>
    9a90:	stmdami	r6, {r0, r8, sp}^
    9a94:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    9a98:	ldmdbmi	ip, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    9a9c:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
    9aa0:	orrcc	r4, r8, r8, ror r4
    9aa4:			; <UNDEFINED> instruction: 0xf960f024
    9aa8:			; <UNDEFINED> instruction: 0xff02f013
    9aac:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
    9ab0:	orreq	pc, r8, r3, lsl #2
    9ab4:	ldmdami	r8, {r1, r9, sl, lr}^
    9ab8:			; <UNDEFINED> instruction: 0xf0244478
    9abc:	ldmdami	r7, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}^
    9ac0:			; <UNDEFINED> instruction: 0xf0244478
    9ac4:	ldmdami	r6, {r0, r4, r6, r8, fp, ip, sp, lr, pc}^
    9ac8:			; <UNDEFINED> instruction: 0xf0244478
    9acc:	ldmdami	r5, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}^
    9ad0:			; <UNDEFINED> instruction: 0xf0244478
    9ad4:			; <UNDEFINED> instruction: 0xf7fcf949
    9ad8:	stmdavs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    9adc:	svc	0x00fcf7fb
    9ae0:	ldmdami	r1, {r0, r9, sl, lr}^
    9ae4:			; <UNDEFINED> instruction: 0xf0244478
    9ae8:	bmi	1447fec <mkdtemp@@Base+0x13f6010>
    9aec:	stmdami	pc!, {r0, r1, r4, r6, r9, sl, lr}	; <UNPREDICTABLE>
    9af0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    9af4:	stmdami	lr, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}^
    9af8:			; <UNDEFINED> instruction: 0xf0244478
    9afc:	stmdami	sp, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}^
    9b00:			; <UNDEFINED> instruction: 0xf0244478
    9b04:	stmdami	ip, {r0, r4, r5, r8, fp, ip, sp, lr, pc}^
    9b08:			; <UNDEFINED> instruction: 0xf0244478
    9b0c:	stmdami	fp, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}^
    9b10:			; <UNDEFINED> instruction: 0xf0244478
    9b14:	svclt	0x0000f929
    9b18:	muleq	r4, ip, r8
    9b1c:	andeq	fp, r4, sl, lsl #31
    9b20:	andeq	fp, r4, sl, asr #30
    9b24:	andeq	ip, r4, r2, asr r6
    9b28:	muleq	r4, r6, r7
    9b2c:	andeq	ip, r4, r4, ror #13
    9b30:	andeq	ip, r4, r0, ror r7
    9b34:	ldrdeq	ip, [r4], -r6
    9b38:	andeq	ip, r4, lr, lsr r2
    9b3c:	andeq	fp, r4, r2, lsl #28
    9b40:	ldrdeq	ip, [r4], -r4
    9b44:	andeq	fp, r4, r0, lsl #24
    9b48:	andeq	r6, r5, lr, ror #13
    9b4c:	andeq	ip, r4, r4, lsl #13
    9b50:	andeq	fp, r4, r8, asr #24
    9b54:	andeq	ip, r4, r0, asr #1
    9b58:	andeq	ip, r4, ip, asr #12
    9b5c:	andeq	fp, r4, ip, ror #25
    9b60:	andeq	ip, r4, r6, lsl #12
    9b64:	andeq	fp, r4, r0, ror #26
    9b68:	strdeq	ip, [r4], -r0
    9b6c:	andeq	fp, r4, r2, ror #24
    9b70:	ldrdeq	ip, [r4], -r4
    9b74:	andeq	fp, r4, ip, asr #23
    9b78:			; <UNDEFINED> instruction: 0x0004c5ba
    9b7c:	andeq	fp, r4, ip, lsl fp
    9b80:	andeq	ip, r4, r8, ror r1
    9b84:	andeq	ip, r4, r2, lsr r5
    9b88:	strdeq	fp, [r4], -r0
    9b8c:	andeq	ip, r4, r2, asr r3
    9b90:	andeq	ip, r4, r6, lsl r5
    9b94:	ldrdeq	fp, [r4], -r8
    9b98:	andeq	fp, r4, r4, lsl r8
    9b9c:	muleq	r4, r0, r5
    9ba0:	andeq	ip, r4, ip, ror r3
    9ba4:	andeq	fp, r4, r2, lsr #9
    9ba8:	andeq	fp, r4, r0, asr #17
    9bac:	ldrdeq	r0, [r0], -r4
    9bb0:			; <UNDEFINED> instruction: 0x0004c4bc
    9bb4:	andeq	ip, r4, r6, rrx
    9bb8:	andeq	ip, r4, lr, lsr #9
    9bbc:	andeq	fp, r4, r8, asr #31
    9bc0:	andeq	fp, r4, ip, ror #15
    9bc4:	andeq	fp, r4, ip, ror r8
    9bc8:	muleq	r4, r6, fp
    9bcc:	andeq	fp, r4, r8, ror #15
    9bd0:	andeq	fp, r4, sl, lsr #18
    9bd4:	andeq	fp, r4, r6, asr sp
    9bd8:	andeq	fp, r4, lr, ror #22
    9bdc:	strdeq	ip, [r4], -r6
    9be0:	andeq	ip, r4, r0, lsr #8
    9be4:	muleq	r4, r2, r0
    9be8:	andeq	ip, r4, lr, lsr #3
    9bec:	muleq	r4, r2, lr
    9bf0:	andeq	r9, r5, r4, lsl #16
    9bf4:	andeq	ip, r4, r8, lsr #1
    9bf8:	andeq	ip, r4, sl, rrx
    9bfc:	andeq	fp, r4, lr, ror r3
    9c00:	ldrdeq	fp, [r4], -lr
    9c04:	andeq	fp, r4, ip, lsl #10
    9c08:			; <UNDEFINED> instruction: 0x0004b6be
    9c0c:	andeq	ip, r4, lr, ror r3
    9c10:	andeq	fp, r4, r8, ror sp
    9c14:	andeq	ip, r4, lr, ror #6
    9c18:	andeq	fp, r4, r0, lsr r8
    9c1c:	andeq	fp, r4, ip, ror r3
    9c20:	andeq	fp, r4, r0, lsr #7
    9c24:	andeq	fp, r4, r0, ror r5
    9c28:	muleq	r5, r0, sp
    9c2c:	andeq	fp, r4, lr, lsl #13
    9c30:	andeq	fp, r4, r4, ror #21
    9c34:	muleq	r4, r4, r5
    9c38:			; <UNDEFINED> instruction: 0x0004b5b0
    9c3c:	strdeq	fp, [r4], -ip
    9c40:	bleq	45d84 <error@@Base+0x16880>
    9c44:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    9c48:	strbtmi	fp, [sl], -r2, lsl #24
    9c4c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    9c50:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    9c54:	ldrmi	sl, [sl], #776	; 0x308
    9c58:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    9c5c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    9c60:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    9c64:			; <UNDEFINED> instruction: 0xf85a4b06
    9c68:	stmdami	r6, {r0, r1, ip, sp}
    9c6c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    9c70:	mcr	7, 3, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    9c74:	stmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c78:	andeq	fp, r8, ip, lsl #24
    9c7c:	andeq	r0, r0, r8, asr r7
    9c80:	andeq	r0, r0, r8, lsr #14
    9c84:	andeq	r0, r0, r0, ror r6
    9c88:	ldr	r3, [pc, #20]	; 9ca4 <__read_chk@plt+0x3240>
    9c8c:	ldr	r2, [pc, #20]	; 9ca8 <__read_chk@plt+0x3244>
    9c90:	add	r3, pc, r3
    9c94:	ldr	r2, [r3, r2]
    9c98:	cmp	r2, #0
    9c9c:	bxeq	lr
    9ca0:	b	69a8 <__gmon_start__@plt>
    9ca4:	andeq	fp, r8, ip, ror #23
    9ca8:	andeq	r0, r0, ip, asr r7
    9cac:	blmi	1dbccc <mkdtemp@@Base+0x189cf0>
    9cb0:	bmi	1dae98 <mkdtemp@@Base+0x188ebc>
    9cb4:	addmi	r4, r3, #2063597568	; 0x7b000000
    9cb8:	andle	r4, r3, sl, ror r4
    9cbc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    9cc0:	ldrmi	fp, [r8, -r3, lsl #2]
    9cc4:	svclt	0x00004770
    9cc8:	andeq	ip, r8, r8, lsr #10
    9ccc:	andeq	ip, r8, r4, lsr #10
    9cd0:	andeq	fp, r8, r8, asr #23
    9cd4:	andeq	r0, r0, ip, asr #14
    9cd8:	stmdbmi	r9, {r3, fp, lr}
    9cdc:	bmi	25aec4 <mkdtemp@@Base+0x208ee8>
    9ce0:	bne	25aecc <mkdtemp@@Base+0x208ef0>
    9ce4:	svceq	0x00cb447a
    9ce8:			; <UNDEFINED> instruction: 0x01a1eb03
    9cec:	andle	r1, r3, r9, asr #32
    9cf0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    9cf4:	ldrmi	fp, [r8, -r3, lsl #2]
    9cf8:	svclt	0x00004770
    9cfc:	strdeq	ip, [r8], -ip	; <UNPREDICTABLE>
    9d00:	strdeq	ip, [r8], -r8
    9d04:	muleq	r8, ip, fp
    9d08:	andeq	r0, r0, r4, ror #14
    9d0c:	blmi	2b7134 <mkdtemp@@Base+0x265158>
    9d10:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    9d14:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    9d18:	blmi	2782cc <mkdtemp@@Base+0x2262f0>
    9d1c:	ldrdlt	r5, [r3, -r3]!
    9d20:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    9d24:			; <UNDEFINED> instruction: 0xf7fc6818
    9d28:			; <UNDEFINED> instruction: 0xf7ffee58
    9d2c:	blmi	1c9c30 <mkdtemp@@Base+0x177c54>
    9d30:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    9d34:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    9d38:	andeq	ip, r8, sl, asr #9
    9d3c:	andeq	fp, r8, ip, ror #22
    9d40:	andeq	r0, r0, ip, ror #14
    9d44:	ldrdeq	ip, [r8], -lr
    9d48:	andeq	ip, r8, sl, lsr #9
    9d4c:	svclt	0x0000e7c4
    9d50:	ldrbmi	fp, [r0, -r2, lsl #2]!
    9d54:	strlt	r4, [r8, #-2050]	; 0xfffff7fe
    9d58:			; <UNDEFINED> instruction: 0xf0244478
    9d5c:	svclt	0x0000f805
    9d60:	andeq	sl, r4, r0, asr r9
    9d64:	ldrblt	fp, [r0, #-417]!	; 0xfffffe5f
    9d68:	streq	lr, [r1], r0, lsl #22
    9d6c:	stmdavs	r5!, {r2, r9, sl, lr}
    9d70:	bl	e47d68 <mkdtemp@@Base+0xdf5d8c>
    9d74:	strtmi	r4, [r8], -r1, lsl #12
    9d78:	stc2l	0, cr15, [r4], #-180	; 0xffffff4c
    9d7c:			; <UNDEFINED> instruction: 0xf8544605
    9d80:			; <UNDEFINED> instruction: 0xf7fb0b04
    9d84:	adcsmi	lr, r4, #192, 26	; 0x3000
    9d88:	stcpl	8, cr15, [r4], {68}	; 0x44
    9d8c:	ldfltp	f5, [r0, #-956]!	; 0xfffffc44
    9d90:	svclt	0x00004770
    9d94:	strlt	r4, [r8, #-2051]	; 0xfffff7fd
    9d98:			; <UNDEFINED> instruction: 0xf0254478
    9d9c:	andcs	pc, r0, sp, asr #24
    9da0:	cdp2	0, 7, cr15, cr0, cr7, {0}
    9da4:	andeq	sl, r4, r8, lsr #18
    9da8:	blmi	55c600 <mkdtemp@@Base+0x50a624>
    9dac:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9db0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    9db4:	ldmdavs	fp, {r2, r3, r5, r6, r9, sl, lr}
    9db8:			; <UNDEFINED> instruction: 0xf04f9301
    9dbc:			; <UNDEFINED> instruction: 0xf7fc0300
    9dc0:	stmdavs	r6, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    9dc4:	andcs	r4, r1, #5242880	; 0x500000
    9dc8:			; <UNDEFINED> instruction: 0xf04f4621
    9dcc:			; <UNDEFINED> instruction: 0xf7fc30ff
    9dd0:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    9dd4:	strdcc	sp, [r1], -r7
    9dd8:	stmdavs	fp!, {r1, r8, ip, lr, pc}
    9ddc:	rscsle	r2, r2, r4, lsl #22
    9de0:	blmi	1dc608 <mkdtemp@@Base+0x18a62c>
    9de4:	eorvs	r4, lr, sl, ror r4
    9de8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9dec:	subsmi	r9, sl, r1, lsl #22
    9df0:	andlt	sp, r2, r1, lsl #2
    9df4:			; <UNDEFINED> instruction: 0xf7fcbd70
    9df8:	svclt	0x0000ea0a
    9dfc:	ldrdeq	fp, [r8], -r4
    9e00:	andeq	r0, r0, ip, asr r6
    9e04:	muleq	r8, ip, sl
    9e08:	vst3.8	{d27,d29,d31}, [pc], r8
    9e0c:	blmi	1a69c8 <mkdtemp@@Base+0x1549ec>
    9e10:	stfmis	f2, [r6], {1}
    9e14:	stmdami	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    9e18:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    9e1c:			; <UNDEFINED> instruction: 0xf7fc681b
    9e20:	rscscs	lr, pc, r2, ror #22
    9e24:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    9e28:	andeq	fp, r8, ip, ror #20
    9e2c:	ldrdeq	r0, [r0], -r4
    9e30:			; <UNDEFINED> instruction: 0x0004a8be
    9e34:	ldrbmi	lr, [r0, sp, lsr #18]!
    9e38:			; <UNDEFINED> instruction: 0xf8df460f
    9e3c:	ldrmi	r9, [r4], -ip, lsr #2
    9e40:			; <UNDEFINED> instruction: 0xf5ad494a
    9e44:	bmi	12a1450 <mkdtemp@@Base+0x124f474>
    9e48:	ldrbtmi	r4, [r9], #-1273	; 0xfffffb07
    9e4c:			; <UNDEFINED> instruction: 0xf8d94e49
    9e50:	ldrmi	sl, [sp], -r0
    9e54:			; <UNDEFINED> instruction: 0xf50d588a
    9e58:	tstcc	ip, #128, 6
    9e5c:	ldmdavs	r2, {r7, r9, sl, lr}
    9e60:			; <UNDEFINED> instruction: 0xf04f601a
    9e64:	ldrbtmi	r0, [lr], #-512	; 0xfffffe00
    9e68:	svceq	0x0000f1ba
    9e6c:	stmdbmi	r2, {r0, r1, r2, r4, r5, ip, lr, pc}^
    9e70:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    9e74:	stc	7, cr15, [r8, #-1004]	; 0xfffffc14
    9e78:	stmdbmi	r0, {r4, r5, r6, r8, fp, ip, sp, pc}^
    9e7c:	orrpl	pc, r0, #54525952	; 0x3400000
    9e80:	tstcc	ip, #241664	; 0x3b000
    9e84:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    9e88:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    9e8c:	qdsuble	r4, r1, r9
    9e90:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    9e94:			; <UNDEFINED> instruction: 0x87f0e8bd
    9e98:	bmi	e54ea0 <mkdtemp@@Base+0xe02ec4>
    9e9c:			; <UNDEFINED> instruction: 0x46434c39
    9ea0:			; <UNDEFINED> instruction: 0xf04fbf14
    9ea4:			; <UNDEFINED> instruction: 0xf04f0c06
    9ea8:	ldmpl	r2!, {r1, sl, fp}
    9eac:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
    9eb0:	ldrbmi	ip, [r0], -r1, lsl #10
    9eb4:	ldmdavs	r2, {r2, r4, r5, r8, fp, ip, lr}
    9eb8:			; <UNDEFINED> instruction: 0xf0049400
    9ebc:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    9ec0:			; <UNDEFINED> instruction: 0xf7fcd1db
    9ec4:			; <UNDEFINED> instruction: 0xf8d9ec54
    9ec8:	mrsls	r1, (UNDEF: 5)
    9ecc:			; <UNDEFINED> instruction: 0xf7fb6800
    9ed0:	stmdbls	r5, {r2, r9, sl, fp, sp, lr, pc}
    9ed4:	stmdami	ip!, {r1, r9, sl, lr}
    9ed8:			; <UNDEFINED> instruction: 0xf0234478
    9edc:	ldmdbvs	sl!, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    9ee0:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    9ee4:	vst2.8	{d20,d22}, [pc :128], r9
    9ee8:			; <UNDEFINED> instruction: 0xf8df5380
    9eec:	strbmi	ip, [r8], -r4, lsr #1
    9ef0:	andls	r4, r1, #2030043136	; 0x79000000
    9ef4:	andcs	r4, r1, #252, 8	; 0xfc000000
    9ef8:	ldrmi	r9, [r9], -r2, lsl #2
    9efc:	andgt	pc, r0, sp, asr #17
    9f00:	bl	14c7ef8 <mkdtemp@@Base+0x1475f1c>
    9f04:	mvnsvc	pc, #64, 12	; 0x4000000
    9f08:	stmdacc	r1, {r0, r2, r3, r4, r9, fp, lr}
    9f0c:	ldmdble	r2, {r3, r4, r7, r9, lr}
    9f10:			; <UNDEFINED> instruction: 0xf8564b1c
    9f14:	ldmpl	r6!, {r1, ip, pc}^
    9f18:	ldmdami	lr, {sl, fp, sp}
    9f1c:	ldrdcs	pc, [r0], -r9
    9f20:	svclt	0x00184643
    9f24:	ldrtmi	r2, [r9], -r4, lsl #8
    9f28:	ldrbtmi	r9, [r8], #-1282	; 0xfffffafe
    9f2c:	strvs	lr, [r0], #-2509	; 0xfffff633
    9f30:			; <UNDEFINED> instruction: 0xf972f004
    9f34:			; <UNDEFINED> instruction: 0xf8dfe7a1
    9f38:	strbmi	ip, [r8], -ip, asr #32
    9f3c:	andls	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    9f40:	strbmi	r2, [r3], -r0, lsl #24
    9f44:	svclt	0x00144639
    9f48:	cdpeq	0, 0, cr15, cr7, cr15, {2}
    9f4c:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    9f50:	ldrdcs	pc, [r0], -r9
    9f54:	str	lr, [r1, #-2509]	; 0xfffff633
    9f58:	andvs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    9f5c:			; <UNDEFINED> instruction: 0xf0049600
    9f60:			; <UNDEFINED> instruction: 0xe7d9f95b
    9f64:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f68:	muleq	r8, r8, r3
    9f6c:	andeq	fp, r8, r6, lsr sl
    9f70:	andeq	r0, r0, ip, asr r6
    9f74:	andeq	fp, r8, sl, lsl sl
    9f78:	andeq	sl, r4, r2, asr #20
    9f7c:	strdeq	fp, [r8], -ip
    9f80:	andeq	r0, r0, r4, ror r7
    9f84:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9f88:	andeq	sl, r4, r4, ror #19
    9f8c:	strdeq	sl, [r4], -r8
    9f90:	andeq	sl, r4, r0, lsl #20
    9f94:	ldrdeq	sl, [r4], -r2
    9f98:	bmi	95cc30 <mkdtemp@@Base+0x90ac54>
    9f9c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    9fa0:	strdlt	r4, [r2], r0
    9fa4:			; <UNDEFINED> instruction: 0xf8d5589d
    9fa8:	orrslt	r2, r2, #100, 22	; 0x19000
    9fac:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    9fb0:	stmdami	r1!, {r2, r9, sl, lr}
    9fb4:			; <UNDEFINED> instruction: 0xf8d544f8
    9fb8:	ldrbtmi	r3, [r8], #-2920	; 0xfffff498
    9fbc:			; <UNDEFINED> instruction: 0xf0254641
    9fc0:	andcs	pc, r0, pc, lsl #23
    9fc4:	ldcl	7, cr15, [r8], {252}	; 0xfc
    9fc8:	strmi	r1, [r7], -r2, asr #24
    9fcc:	andcs	sp, r1, r4, lsr #32
    9fd0:	ldcl	7, cr15, [r2], {252}	; 0xfc
    9fd4:	strmi	r1, [r6], -r3, asr #24
    9fd8:			; <UNDEFINED> instruction: 0xf8b5d01e
    9fdc:	ldrtmi	r2, [fp], -r8, ror #22
    9fe0:	blne	194833c <mkdtemp@@Base+0x18f6360>
    9fe4:	strls	r4, [r0], -r0, lsr #12
    9fe8:	ldc2l	0, cr15, [r2], {32}
    9fec:			; <UNDEFINED> instruction: 0xb1b84605
    9ff0:	movwcs	r4, #2578	; 0xa12
    9ff4:	strtmi	r6, [r0], -r1, asr #16
    9ff8:			; <UNDEFINED> instruction: 0xf020447a
    9ffc:	bmi	449040 <mkdtemp@@Base+0x3f7064>
    a000:	strtmi	r6, [r0], -r9, ror #16
    a004:	movwcs	r4, #1146	; 0x47a
    a008:	pop	{r1, ip, sp, pc}
    a00c:			; <UNDEFINED> instruction: 0xf02041f0
    a010:	andlt	fp, r2, fp, ror #23
    a014:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a018:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    a01c:	cdp2	0, 10, cr15, cr4, cr3, {1}
    a020:	strbmi	r4, [r1], -r9, lsl #16
    a024:			; <UNDEFINED> instruction: 0xf0234478
    a028:	svclt	0x0000fe9f
    a02c:	andeq	fp, r8, r4, ror #17
    a030:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a034:	andeq	fp, r4, r8, ror #28
    a038:	andeq	sl, r4, r6, asr r9
    a03c:			; <UNDEFINED> instruction: 0xfffffd99
    a040:			; <UNDEFINED> instruction: 0xfffffd49
    a044:	andeq	sl, r4, r2, lsl #18
    a048:	andeq	sl, r4, r8, lsr #18
    a04c:	svcmi	0x00f0e92d
    a050:	stmdami	r0!, {r2, r9, sl, lr}^
    a054:	stmdbmi	r0!, {r3, r7, r9, sl, lr}^
    a058:	ldrbtmi	fp, [r8], #-141	; 0xffffff73
    a05c:	fstmdbxmi	r0!, {d20-d66}	;@ Deprecated
    a060:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
    a064:			; <UNDEFINED> instruction: 0xf8d3447d
    a068:	stmdavs	r9, {r2, sp, pc}
    a06c:			; <UNDEFINED> instruction: 0xf04f910b
    a070:	movwcs	r0, #256	; 0x100
    a074:	movwcc	lr, #39373	; 0x99cd
    a078:	bmi	16b85e8 <mkdtemp@@Base+0x166660c>
    a07c:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
    a080:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a084:	subsmi	r9, sl, fp, lsl #22
    a088:	adchi	pc, r1, r0, asr #32
    a08c:	pop	{r0, r2, r3, ip, sp, pc}
    a090:	ldmdami	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    a094:			; <UNDEFINED> instruction: 0xf7fc4478
    a098:	blmi	15451e8 <mkdtemp@@Base+0x14f320c>
    a09c:	strmi	r5, [r1], pc, ror #17
    a0a0:			; <UNDEFINED> instruction: 0xf0002800
    a0a4:	ldmvs	fp!, {r0, r1, r3, r7, pc}
    a0a8:	teqle	r1, r0, lsl #22
    a0ac:	blcs	241a0 <__read_chk@plt+0x1d73c>
    a0b0:	ldmib	r7, {r0, r2, r4, r6, r8, ip, lr, pc}^
    a0b4:			; <UNDEFINED> instruction: 0x4651231d
    a0b8:			; <UNDEFINED> instruction: 0xf0274620
    a0bc:	blmi	1349d70 <mkdtemp@@Base+0x12f7d94>
    a0c0:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
    a0c4:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}^
    a0c8:	andls	r6, r7, #10158080	; 0x9b0000
    a0cc:			; <UNDEFINED> instruction: 0xf7fc9306
    a0d0:	stmdbmi	r9, {r1, r2, r4, r5, sl, fp, sp, lr, pc}^
    a0d4:	strmi	r5, [r7], -r9, ror #16
    a0d8:			; <UNDEFINED> instruction: 0xf7fc6808
    a0dc:			; <UNDEFINED> instruction: 0xf8dfe87a
    a0e0:	ldmib	sp, {r2, r3, r4, r8, lr, pc}^
    a0e4:	strbmi	r3, [r1], -r6, lsl #4
    a0e8:	andvs	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    a0ec:	stceq	0, cr15, [r0], {79}	; 0x4f
    a0f0:			; <UNDEFINED> instruction: 0x96046836
    a0f4:	strtmi	r4, [r0], -r6, lsl #13
    a0f8:	stmdbpl	ip!, {r0, r6, sl, fp, lr}
    a0fc:			; <UNDEFINED> instruction: 0xf8cd9700
    a100:	stmdavs	r4!, {r3, sp, lr, pc}
    a104:	andgt	pc, r4, sp, asr #17
    a108:			; <UNDEFINED> instruction: 0xf0079403
    a10c:	ldr	pc, [r4, fp, asr #20]!
    a110:	stmdbge	sl, {r0, r1, r3, r4, r5, r8, fp, sp, lr}
    a114:	stmdage	r9, {r1, r3, r4, r5, r7, r8, fp, sp, lr}
    a118:	strbmi	r9, [r9], -r2, lsl #2
    a11c:	strtmi	r9, [r0], -r1
    a120:			; <UNDEFINED> instruction: 0x960068fe
    a124:	blx	14c6146 <mkdtemp@@Base+0x147416a>
    a128:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    a12c:	ldmdami	r5!, {r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    a130:	beq	86274 <mkdtemp@@Base+0x34298>
    a134:			; <UNDEFINED> instruction: 0xf0254478
    a138:	stmdals	sl, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    a13c:	strbmi	r9, [sl], -r9, lsl #22
    a140:			; <UNDEFINED> instruction: 0xf8cd4641
    a144:	andls	sl, r0, r4
    a148:			; <UNDEFINED> instruction: 0xf0234620
    a14c:	bmi	bc84e8 <mkdtemp@@Base+0xb7650c>
    a150:			; <UNDEFINED> instruction: 0x4641465b
    a154:			; <UNDEFINED> instruction: 0x4620447a
    a158:	stc2l	0, cr15, [r8, #24]!
    a15c:	andcs	lr, r0, r6, lsr #15
    a160:			; <UNDEFINED> instruction: 0xf98ef01b
    a164:	cmplt	r8, r3, lsl #12
    a168:			; <UNDEFINED> instruction: 0xf04f332f
    a16c:	eorsvs	r0, sl, r0, lsl #4
    a170:			; <UNDEFINED> instruction: 0xf013d09f
    a174:			; <UNDEFINED> instruction: 0x4601fb9d
    a178:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    a17c:	blx	1746218 <mkdtemp@@Base+0x16f423c>
    a180:	blcs	24274 <__read_chk@plt+0x1d810>
    a184:	stmdami	r2!, {r0, r2, r4, r7, ip, lr, pc}
    a188:			; <UNDEFINED> instruction: 0xf0254478
    a18c:	bmi	888ae8 <mkdtemp@@Base+0x836b0c>
    a190:	movwcs	r4, #1568	; 0x620
    a194:			; <UNDEFINED> instruction: 0x4641447a
    a198:	blx	fe8c6220 <mkdtemp@@Base+0xfe874244>
    a19c:			; <UNDEFINED> instruction: 0xf0284620
    a1a0:	stmdacs	r0, {r0, r1, r6, r9, fp, ip, sp, lr, pc}
    a1a4:			; <UNDEFINED> instruction: 0xf013d085
    a1a8:	blmi	708fbc <mkdtemp@@Base+0x6b6fe0>
    a1ac:			; <UNDEFINED> instruction: 0xf103447b
    a1b0:			; <UNDEFINED> instruction: 0x4602011c
    a1b4:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    a1b8:	ldc2l	0, cr15, [r6, #140]	; 0x8c
    a1bc:	blcs	244b0 <__read_chk@plt+0x1da4c>
    a1c0:	svcge	0x0074f43f
    a1c4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    a1c8:	blx	dc6264 <mkdtemp@@Base+0xd74288>
    a1cc:			; <UNDEFINED> instruction: 0xf7fce76b
    a1d0:	svclt	0x0000e81e
    a1d4:	andeq	fp, r8, r6, lsr #16
    a1d8:	andeq	r0, r0, ip, asr r6
    a1dc:	andeq	ip, r8, lr, ror r1
    a1e0:	andeq	fp, r8, ip, lsl r8
    a1e4:	andeq	fp, r8, r2, lsl #16
    a1e8:	andeq	sl, r4, r0, ror #17
    a1ec:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a1f0:	andeq	ip, r8, lr, lsl r1
    a1f4:	andeq	sl, r4, r8, ror #18
    a1f8:	andeq	r0, r0, r0, asr r6
    a1fc:	strdeq	r0, [r0], -ip
    a200:			; <UNDEFINED> instruction: 0x000006b0
    a204:	andeq	sl, r4, r8, ror r8
    a208:	andeq	lr, r4, r8, asr #16
    a20c:	andeq	lr, r4, r2, asr #14
    a210:	andeq	sl, r4, ip, asr r8
    a214:	andeq	sl, r4, ip, ror r8
    a218:	andeq	fp, r4, r0, ror ip
    a21c:	andeq	ip, r4, lr, asr r4
    a220:			; <UNDEFINED> instruction: 0x0004a7b6
    a224:	cfrshl64ne	mvdx4, mvdx0, fp
    a228:	ldrmi	r4, [r5], -lr, lsl #12
    a22c:	vstmiane	r3!, {s26-s33}
    a230:			; <UNDEFINED> instruction: 0xf114da14
    a234:	tstle	r5, r8, lsl pc
    a238:	b	fe648230 <mkdtemp@@Base+0xfe5f6254>
    a23c:	blcs	a4250 <mkdtemp@@Base+0x52274>
    a240:	ldfltp	f5, [r0, #-0]
    a244:			; <UNDEFINED> instruction: 0xf0134620
    a248:			; <UNDEFINED> instruction: 0x4632fb33
    a24c:	pop	{r0, r3, r5, r9, sl, lr}
    a250:			; <UNDEFINED> instruction: 0x46034070
    a254:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    a258:	ldmdblt	r4, {r0, r2, r5, ip, sp, lr, pc}^
    a25c:	blx	a462b2 <mkdtemp@@Base+0x9f42d6>
    a260:			; <UNDEFINED> instruction: 0x46294632
    a264:	stmdami	r3, {r0, r1, r9, sl, lr}
    a268:			; <UNDEFINED> instruction: 0xf0234478
    a26c:	svclt	0x0000fd7d
    a270:	ldrdeq	sl, [r4], -lr
    a274:	andeq	sl, r4, ip, asr #15
    a278:			; <UNDEFINED> instruction: 0x2125b510
    a27c:			; <UNDEFINED> instruction: 0xf7fc4604
    a280:	smlatblt	r8, r6, fp, lr
    a284:	ldclt	0, cr2, [r0, #-4]
    a288:			; <UNDEFINED> instruction: 0x4620213a
    a28c:	bl	fe7c8284 <mkdtemp@@Base+0xfe7762a8>
    a290:	mvnsle	r2, r0, lsl #16
    a294:	strtmi	r4, [r0], -r6, lsl #18
    a298:			; <UNDEFINED> instruction: 0xf7fb4479
    a29c:			; <UNDEFINED> instruction: 0x4603ed96
    a2a0:	ldrmi	r4, [ip], -r0, lsr #12
    a2a4:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a2a8:	subsmi	r1, r8, #143360	; 0x23000
    a2ac:	ldflts	f4, [r0, #-352]	; 0xfffffea0
    a2b0:			; <UNDEFINED> instruction: 0x0004a7b0
    a2b4:	mvnsmi	lr, #737280	; 0xb4000
    a2b8:	ldmdavc	r2, {r2, r4, r9, sl, lr}
    a2bc:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    a2c0:	subsle	r2, r1, r0, lsl #20
    a2c4:			; <UNDEFINED> instruction: 0xf8534a2b
    a2c8:			; <UNDEFINED> instruction: 0xf8d88002
    a2cc:	blcs	19464 <__read_chk@plt+0x12a00>
    a2d0:	stmdavs	pc, {r1, r3, r6, ip, lr, pc}	; <UNPREDICTABLE>
    a2d4:	strmi	r4, [sp], -r6, lsl #12
    a2d8:	ldrtmi	r4, [r8], -r1, lsr #12
    a2dc:	b	2c82d4 <mkdtemp@@Base+0x2762f8>
    a2e0:	suble	r2, r1, r0, lsl #16
    a2e4:	mrrccc	8, 13, pc, r8, cr8	; <UNPREDICTABLE>
    a2e8:	eorsle	r2, sp, r0, lsl #22
    a2ec:	strle	r0, [r1], #-2034	; 0xfffff80e
    a2f0:	teqle	r9, r2, lsl #22
    a2f4:	strtmi	r4, [r3], -r0, lsr #18
    a2f8:	ldrtmi	r4, [sl], -r0, lsr #16
    a2fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a300:			; <UNDEFINED> instruction: 0xf0253130
    a304:			; <UNDEFINED> instruction: 0xf8d8f9ed
    a308:	blcs	194a0 <__read_chk@plt+0x12a3c>
    a30c:	strbmi	sp, [r1], ip, lsr #26
    a310:	and	r2, sl, r0, lsl #12
    a314:	tstcs	r1, r0, lsr r6
    a318:			; <UNDEFINED> instruction: 0xfffcf049
    a31c:	stclcc	8, cr15, [r4], #-864	; 0xfffffca0
    a320:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
    a324:			; <UNDEFINED> instruction: 0x46064298
    a328:			; <UNDEFINED> instruction: 0xf8d9da1e
    a32c:	andcs	r1, r1, #104, 24	; 0x6800
    a330:			; <UNDEFINED> instruction: 0xf0256828
    a334:	stmdacs	r1, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    a338:	strmi	sp, [r2], -ip, ror #3
    a33c:	stclne	8, cr15, [ip], #-868	; 0xfffffc9c
    a340:			; <UNDEFINED> instruction: 0xf0254620
    a344:	stmdacs	r1, {r0, r1, r5, r6, r9, fp, ip, sp, lr, pc}
    a348:	mvnle	r4, r7, lsl #12
    a34c:	strtmi	r4, [r2], -ip, lsl #16
    a350:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    a354:			; <UNDEFINED> instruction: 0xf946f025
    a358:			; <UNDEFINED> instruction: 0xf7fb6828
    a35c:			; <UNDEFINED> instruction: 0x4620ead4
    a360:	blx	fe646416 <mkdtemp@@Base+0xfe5f443a>
    a364:	and	r6, r0, r8, lsr #32
    a368:	ldrtmi	r2, [r8], -r0, lsl #14
    a36c:	mvnshi	lr, #12386304	; 0xbd0000
    a370:	andeq	fp, r8, r2, asr #11
    a374:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a378:	andeq	fp, r4, r0, lsr #22
    a37c:	andeq	sl, r4, r6, asr r7
    a380:	andeq	sl, r4, lr, lsl r7
    a384:	cfldr64mi	mvdx11, [r8, #-992]	; 0xfffffc20
    a388:	ldrbtmi	r4, [sp], #-3160	; 0xfffff3a8
    a38c:	stmiavs	fp!, {r2, r3, r4, r5, r6, sl, lr}^
    a390:	ldmdami	r7, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}^
    a394:			; <UNDEFINED> instruction: 0xf0254478
    a398:	blmi	15c88dc <mkdtemp@@Base+0x1576900>
    a39c:	andcs	r2, r0, #1073741824	; 0x40000000
    a3a0:			; <UNDEFINED> instruction: 0x4608447b
    a3a4:			; <UNDEFINED> instruction: 0xf7fc619a
    a3a8:	andcc	lr, r1, ip, ror r8
    a3ac:	ldcllt	0, cr13, [r8, #376]!	; 0x178
    a3b0:	ldmdami	r2, {r0, r4, r6, r9, sl, fp, lr}^
    a3b4:			; <UNDEFINED> instruction: 0x3644447e
    a3b8:			; <UNDEFINED> instruction: 0x46314478
    a3bc:			; <UNDEFINED> instruction: 0xf93cf025
    a3c0:	svc	0x002af7fb
    a3c4:	subsle	r1, fp, r2, asr #24
    a3c8:	cmnle	r4, r0, lsl #16
    a3cc:	tstcs	r2, ip, asr #16
    a3d0:			; <UNDEFINED> instruction: 0xf7fb4478
    a3d4:	mcrrne	14, 3, lr, r3, cr0
    a3d8:	eorsle	r4, r7, r7, lsl #12
    a3dc:			; <UNDEFINED> instruction: 0xff42f024
    a3e0:	tstlt	r8, r6, lsl #12
    a3e4:	vmlscc.f16	s12, s0, s29	; <UNPREDICTABLE>
    a3e8:			; <UNDEFINED> instruction: 0x2601bf18
    a3ec:	ldrtmi	r2, [r8], -r0, lsl #2
    a3f0:	ldcl	7, cr15, [r0, #1004]!	; 0x3ec
    a3f4:	andsle	r3, fp, r1
    a3f8:	ldrtmi	r2, [r8], -r1, lsl #2
    a3fc:	stcl	7, cr15, [sl, #1004]!	; 0x3ec
    a400:	andsle	r3, r5, r1
    a404:	svccs	0x0002b176
    a408:	tstcs	r1, ip, lsr #24
    a40c:			; <UNDEFINED> instruction: 0xf7fc4608
    a410:	blmi	f44538 <mkdtemp@@Base+0xef255c>
    a414:	stmiapl	r3!, {r2, r3, r4, r5, fp, lr}^
    a418:			; <UNDEFINED> instruction: 0xf8d34478
    a41c:			; <UNDEFINED> instruction: 0xf0481b9c
    a420:	ldr	pc, [r6, r7, asr #18]!
    a424:	ldrtmi	r2, [r8], -r2, lsl #2
    a428:	ldcl	7, cr15, [r4, #1004]	; 0x3ec
    a42c:	mvnle	r3, r1
    a430:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a434:			; <UNDEFINED> instruction: 0xf7fb6800
    a438:	ldmdbmi	r4!, {r4, r6, r8, r9, fp, sp, lr, pc}
    a43c:	hvccc	17481	; 0x4449
    a440:	ldmdami	r3!, {r1, r9, sl, lr}
    a444:			; <UNDEFINED> instruction: 0xf0254478
    a448:			; <UNDEFINED> instruction: 0xe7dcf85d
    a44c:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a450:			; <UNDEFINED> instruction: 0xf7fb6800
    a454:	ldrtmi	lr, [r1], -r2, asr #22
    a458:	stmdami	lr!, {r1, r9, sl, lr}
    a45c:			; <UNDEFINED> instruction: 0xf0254478
    a460:			; <UNDEFINED> instruction: 0xe7d2f851
    a464:			; <UNDEFINED> instruction: 0xf7fb4638
    a468:	strb	lr, [lr, r8, ror #25]
    a46c:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a470:			; <UNDEFINED> instruction: 0xf7fb6800
    a474:			; <UNDEFINED> instruction: 0x4601eb32
    a478:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    a47c:	ldc2l	0, cr15, [r4], #-140	; 0xffffff74
    a480:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a484:			; <UNDEFINED> instruction: 0xf7fb6800
    a488:	ldrtmi	lr, [r1], -r8, lsr #22
    a48c:	stmdami	r3!, {r1, r9, sl, lr}
    a490:			; <UNDEFINED> instruction: 0xf0234478
    a494:	strmi	pc, [r2], -r9, ror #24
    a498:	ldrtmi	r4, [r1], -r1, lsr #16
    a49c:			; <UNDEFINED> instruction: 0xf0254478
    a4a0:	blmi	84887c <mkdtemp@@Base+0x7f68a0>
    a4a4:	ldmdbmi	r7, {r5, fp, lr}
    a4a8:	bmi	82083c <mkdtemp@@Base+0x7ce860>
    a4ac:	blmi	82452c <mkdtemp@@Base+0x7d2550>
    a4b0:	stmdapl	r0!, {r1, r2, r3, r5, r8, sp, lr}
    a4b4:	stmdavs	r1, {r1, r2, r5, r6, fp, ip, lr}
    a4b8:	blne	ff3487d8 <mkdtemp@@Base+0xff2f67fc>
    a4bc:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    a4c0:	stmiapl	r4!, {r1, r3, r5, r6, sp, lr}^
    a4c4:			; <UNDEFINED> instruction: 0xf7fb6820
    a4c8:			; <UNDEFINED> instruction: 0xf8d6ecb8
    a4cc:	andcs	r0, r0, #156, 22	; 0x27000
    a4d0:	mvnscc	pc, #79	; 0x4f
    a4d4:	blcs	fe8487f4 <mkdtemp@@Base+0xfe7f6818>
    a4d8:			; <UNDEFINED> instruction: 0xf0116023
    a4dc:	ldmdami	r5, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
    a4e0:			; <UNDEFINED> instruction: 0xf0234478
    a4e4:	svclt	0x0000fc41
    a4e8:	andeq	fp, r8, r6, asr lr
    a4ec:	strdeq	fp, [r8], -r4
    a4f0:	andeq	sl, r4, ip, asr #15
    a4f4:	andeq	fp, r8, r0, asr #28
    a4f8:	andeq	fp, r4, r8, ror #20
    a4fc:	andeq	sl, r4, r8, ror #13
    a500:	andeq	sl, r4, ip, asr #14
    a504:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a508:	andeq	sl, r4, ip, lsr r7
    a50c:	andeq	fp, r4, r0, ror #19
    a510:	andeq	sl, r4, r0, lsl #14
    a514:	andeq	sl, r4, ip, asr #13
    a518:	strdeq	sl, [r4], -lr
    a51c:	andeq	sl, r4, r4, lsr r6
    a520:	andeq	sl, r4, r8, lsr r6
    a524:	andeq	r0, r0, ip, lsr #13
    a528:	muleq	r0, ip, r6
    a52c:	andeq	r0, r0, r8, ror #14
    a530:	andeq	r0, r0, r0, lsr r7
    a534:	andeq	sl, r4, r4, lsl r6
    a538:	ldmdbcs	r1, {r0, r2, r3, r4, r6, r9, fp, lr}^
    a53c:	mvnsmi	lr, #737280	; 0xb4000
    a540:	blmi	171bdb8 <mkdtemp@@Base+0x16c9ddc>
    a544:			; <UNDEFINED> instruction: 0xf8df447a
    a548:	addlt	r9, r7, r0, ror r1
    a54c:	strmi	r4, [sp], -r0, lsl #13
    a550:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    a554:	movwls	r6, #22555	; 0x581b
    a558:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a55c:	stmiavs	r2!, {r1, r4, r6, ip, lr, pc}
    a560:	ldrbtmi	r4, [r9], #-2390	; 0xfffff6aa
    a564:	subsle	r2, r2, r0, lsl #20
    a568:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    a56c:	stmdavs	r0!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    a570:	subsle	r2, r4, r0, lsl #28
    a574:	stmib	sp, {r0, r1, r2, r5, r8, fp, sp, lr}^
    a578:	ldmdami	r2, {r9, sl}^
    a57c:	ldrbtmi	r9, [r8], #-1794	; 0xfffff8fe
    a580:			; <UNDEFINED> instruction: 0xf85af025
    a584:	blcs	24818 <__read_chk@plt+0x1ddb4>
    a588:	ldclcs	0, cr13, [r2, #-300]	; 0xfffffed4
    a58c:	blmi	13be64c <mkdtemp@@Base+0x136c670>
    a590:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a594:	tstcs	r1, sp, asr #24
    a598:	stmibvs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    a59c:	cdp2	0, 11, cr15, cr10, cr9, {2}
    a5a0:	blcc	16488fc <mkdtemp@@Base+0x15f6920>
    a5a4:			; <UNDEFINED> instruction: 0x61e04298
    a5a8:	bmi	127e6e4 <mkdtemp@@Base+0x122c708>
    a5ac:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
    a5b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a5b4:	subsmi	r9, sl, r5, lsl #22
    a5b8:	andlt	sp, r7, ip, ror #2
    a5bc:	mvnshi	lr, #12386304	; 0xbd0000
    a5c0:	strbmi	sl, [r0], -r4, lsl #18
    a5c4:			; <UNDEFINED> instruction: 0xff90f027
    a5c8:	cmnle	r5, r0, lsl #16
    a5cc:	ldmib	r4, {r2, r8, fp, ip, pc}^
    a5d0:			; <UNDEFINED> instruction: 0xf5b12303
    a5d4:	movtle	r3, #65408	; 0xff80
    a5d8:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    a5dc:			; <UNDEFINED> instruction: 0xff92f024
    a5e0:	strbmi	r6, [r0], -r1, ror #19
    a5e4:	rscscc	pc, pc, #79	; 0x4f
    a5e8:			; <UNDEFINED> instruction: 0xf8d4f022
    a5ec:	stmiavs	r1!, {r1, r2, r4, r5, r8, r9, fp, lr}
    a5f0:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a5f4:	movwlt	r6, #14699	; 0x396b
    a5f8:	eorsle	r2, r8, r0, lsl #18
    a5fc:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    a600:	blx	fecc6696 <mkdtemp@@Base+0xfec746ba>
    a604:	ldmdbmi	r5!, {r1, r5, r7, fp, sp, lr}
    a608:	bcs	1b7f4 <__read_chk@plt+0x14d90>
    a60c:	stmdavs	r2!, {r2, r3, r5, r7, r8, ip, lr, pc}
    a610:	stmdbvs	r6!, {r1, r3, r4, r8, r9, ip, sp, pc}^
    a614:	stmdavs	r0!, {r1, r4, r5, r8, r9, fp, lr}^
    a618:	mcrcs	4, 0, r4, cr0, cr11, {3}
    a61c:	stmiavs	r6!, {r1, r3, r5, r7, r8, ip, lr, pc}^
    a620:	stmdavs	r3!, {r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    a624:	lslsle	r2, r0, #22
    a628:	sbcle	r2, r9, r1, asr sp
    a62c:	strbmi	r6, [r0], -r1, ror #19
    a630:	rscscc	pc, pc, #79	; 0x4f
    a634:			; <UNDEFINED> instruction: 0xf8aef022
    a638:	orrslt	lr, r1, r7, lsr #15
    a63c:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    a640:			; <UNDEFINED> instruction: 0xffa6f024
    a644:	stmdami	r8!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    a648:			; <UNDEFINED> instruction: 0xf0244478
    a64c:	stmibvs	r3!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a650:	adcle	r2, sl, r0, lsl #22
    a654:	mrc2	7, 4, pc, cr6, cr15, {7}
    a658:	bmi	9444fc <mkdtemp@@Base+0x8f2520>
    a65c:			; <UNDEFINED> instruction: 0x4613447a
    a660:	stmdami	r3!, {r2, r7, r8, r9, sl, sp, lr, pc}
    a664:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
    a668:			; <UNDEFINED> instruction: 0xff92f024
    a66c:	stmdami	r1!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
    a670:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
    a674:	blx	1e4670a <mkdtemp@@Base+0x1df472e>
    a678:			; <UNDEFINED> instruction: 0x61a1481f
    a67c:			; <UNDEFINED> instruction: 0xf0244478
    a680:	ldmib	r4, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    a684:	strbmi	r2, [r0], -r6, lsl #2
    a688:			; <UNDEFINED> instruction: 0xf884f022
    a68c:			; <UNDEFINED> instruction: 0xf8594b0e
    a690:	ldrb	r5, [pc, -r3]!
    a694:	ldc	7, cr15, [sl, #1004]!	; 0x3ec
    a698:			; <UNDEFINED> instruction: 0xf90af013
    a69c:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    a6a0:	cmpeq	ip, r3, lsl #2	; <UNPREDICTABLE>
    a6a4:	ldmdami	r6, {r1, r9, sl, lr}
    a6a8:			; <UNDEFINED> instruction: 0xf0234478
    a6ac:	svclt	0x0000fb5d
    a6b0:	andeq	fp, r8, ip, lsr r3
    a6b4:	andeq	r0, r0, ip, asr r6
    a6b8:	andeq	fp, r8, lr, lsr #6
    a6bc:	andeq	r9, r5, lr, lsr r9
    a6c0:	andeq	r8, r5, sl, lsl #6
    a6c4:	andeq	sl, r4, sl, lsl r6
    a6c8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a6cc:	andeq	fp, r8, r8, asr #24
    a6d0:	ldrdeq	fp, [r8], -r2
    a6d4:	strdeq	sl, [r4], -r2
    a6d8:	andeq	sl, r4, r6, lsr r6
    a6dc:	andeq	sl, r4, r8, lsl #11
    a6e0:	andeq	r8, r5, ip, asr r2
    a6e4:	andeq	sl, r4, r6, ror #12
    a6e8:	ldrdeq	sl, [r4], -r4
    a6ec:	andeq	r8, r5, r0, asr #26
    a6f0:	andeq	sl, r4, sl, ror r6
    a6f4:	strdeq	sl, [r4], -sl	; <UNPREDICTABLE>
    a6f8:	andeq	sl, r4, r8, lsl #11
    a6fc:	andeq	fp, r4, lr, ror r7
    a700:	andeq	fp, r4, ip, ror #30
    a704:	mvnsmi	lr, #737280	; 0xb4000
    a708:	bmi	101c154 <mkdtemp@@Base+0xfca178>
    a70c:	blmi	101bf90 <mkdtemp@@Base+0xfc9fb4>
    a710:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    a714:	ldrsbthi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    a718:	addslt	r1, r7, r8, lsl #28
    a71c:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    a720:	tstls	r5, #1769472	; 0x1b0000
    a724:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a728:	stcge	13, cr13, [sp], {62}	; 0x3e
    a72c:			; <UNDEFINED> instruction: 0x23204a3a
    a730:	ldrmi	r9, [r9], -r1
    a734:			; <UNDEFINED> instruction: 0x4620447a
    a738:	andcs	r9, r1, #0, 4
    a73c:			; <UNDEFINED> instruction: 0xf7fb2500
    a740:			; <UNDEFINED> instruction: 0xf8dfef34
    a744:	strls	ip, [r8, #-216]	; 0xffffff28
    a748:	strls	r4, [r9, #-1569]	; 0xfffff9df
    a74c:	strls	sl, [sl, #-2820]	; 0xfffff4fc
    a750:	stmib	sp, {r0, r2, r9, fp, sp, pc}^
    a754:	ldrtmi	r5, [r0], -fp, lsl #10
    a758:	andmi	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    a75c:	strls	r2, [r7, #-1281]	; 0xfffffaff
    a760:	strls	r2, [r5, #-1282]	; 0xfffffafe
    a764:	ldrdmi	pc, [r8], r4
    a768:	svccc	0x00fff1b4
    a76c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    a770:			; <UNDEFINED> instruction: 0xf7fb9406
    a774:	strmi	lr, [r4], -r0, ror #17
    a778:	stmdals	r4, {r3, r6, r7, r8, fp, ip, sp, pc}
    a77c:	smlalbblt	r6, r1, r1, r9
    a780:	andmi	pc, r1, #64, 4
    a784:			; <UNDEFINED> instruction: 0xf0484638
    a788:			; <UNDEFINED> instruction: 0xf5b0f845
    a78c:	stmdale	sl!, {r7, r8, r9, sl, fp, sp, lr}
    a790:	bmi	8f07a8 <mkdtemp@@Base+0x89e7cc>
    a794:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    a798:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a79c:	subsmi	r9, sl, r5, lsl fp
    a7a0:	andslt	sp, r7, r1, lsr r1
    a7a4:	mvnshi	lr, #12386304	; 0xbd0000
    a7a8:	blx	ff8467b2 <mkdtemp@@Base+0xff7f47d6>
    a7ac:			; <UNDEFINED> instruction: 0xf1b9e7bd
    a7b0:	tstle	r6, r0, lsl #30
    a7b4:	svceq	0x0005f110
    a7b8:			; <UNDEFINED> instruction: 0xf110bf18
    a7bc:	svclt	0x00080f02
    a7c0:	blmi	613bdc <mkdtemp@@Base+0x5c1c00>
    a7c4:			; <UNDEFINED> instruction: 0xf8584620
    a7c8:	ldmdavs	sl, {r0, r1, ip, sp}
    a7cc:			; <UNDEFINED> instruction: 0xf02c9203
    a7d0:	ldmdbmi	r5, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    a7d4:	bls	dc0a8 <mkdtemp@@Base+0x8a0cc>
    a7d8:	andls	r4, r0, r9, ror r4
    a7dc:			; <UNDEFINED> instruction: 0xf0244628
    a7e0:	andcs	pc, r0, r9, lsr #31
    a7e4:	blls	144740 <mkdtemp@@Base+0xf2764>
    a7e8:	ldmdbmi	r0, {r1, r4, r5, r9, sl, lr}
    a7ec:	strmi	pc, [r1, #-576]	; 0xfffffdc0
    a7f0:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    a7f4:	ldrbtmi	r6, [r8], #-2459	; 0xfffff665
    a7f8:	strls	r3, [r0, #-376]	; 0xfffffe88
    a7fc:	cdp2	0, 8, cr15, cr2, cr4, {1}
    a800:	eorsvc	r9, ip, r4, lsl #16
    a804:			; <UNDEFINED> instruction: 0xf7fbe7c5
    a808:	svclt	0x0000ed02
    a80c:	andeq	fp, r8, lr, ror #2
    a810:	andeq	r0, r0, ip, asr r6
    a814:	andeq	fp, r8, r2, ror #2
    a818:	muleq	r5, ip, r2
    a81c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a820:	andeq	fp, r8, sl, ror #1
    a824:	andeq	r0, r0, r8, ror #12
    a828:	andeq	sl, r4, r0, ror r5
    a82c:	andeq	fp, r4, sl, lsr #12
    a830:	andeq	sl, r4, lr, ror r5
    a834:			; <UNDEFINED> instruction: 0x460bb430
    a838:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    a83c:	svccs	0x0008f854
    a840:	stmdavs	r5!, {r1, r6, r8, ip, sp, pc}^
    a844:	mvnsle	r4, r8, lsr #5
    a848:	andcs	r4, r1, r5, lsl #18
    a84c:	ldrbtmi	fp, [r9], #-3120	; 0xfffff3d0
    a850:	stmialt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a854:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    a858:	svclt	0x0000e7f6
    a85c:	andeq	r9, r8, r6, ror #28
    a860:	andeq	fp, r4, lr, asr #13
    a864:			; <UNDEFINED> instruction: 0x0004b6be
    a868:	push	{r0, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    a86c:	bl	9b854 <mkdtemp@@Base+0x49878>
    a870:			; <UNDEFINED> instruction: 0xf8df0781
    a874:			; <UNDEFINED> instruction: 0x46058038
    a878:	ldrsbtls	pc, [r4], -pc	; <UNPREDICTABLE>
    a87c:	ldrbtmi	r4, [r8], #1558	; 0x616
    a880:	blmi	31bc6c <mkdtemp@@Base+0x2c9c90>
    a884:			; <UNDEFINED> instruction: 0xf853447b
    a888:	cmnlt	r2, r8, lsl #30
    a88c:	adcmi	r6, r5, #92, 16	; 0x5c0000
    a890:			; <UNDEFINED> instruction: 0xf856d1f9
    a894:	strbmi	r3, [r9], -r4, lsl #22
    a898:			; <UNDEFINED> instruction: 0xf7fc2001
    a89c:	adcsmi	lr, lr, #204, 16	; 0xcc0000
    a8a0:	pop	{r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    a8a4:			; <UNDEFINED> instruction: 0x464283f8
    a8a8:			; <UNDEFINED> instruction: 0x4770e7f3
    a8ac:	muleq	r4, r6, r6
    a8b0:	andeq	fp, r4, r4, lsr #13
    a8b4:	andeq	r9, r8, ip, lsl lr
    a8b8:			; <UNDEFINED> instruction: 0x460eb5f8
    a8bc:			; <UNDEFINED> instruction: 0x46144b11
    a8c0:			; <UNDEFINED> instruction: 0xf853447b
    a8c4:	biclt	r2, sl, r8, lsl #30
    a8c8:	adcmi	r6, r8, #6094848	; 0x5d0000
    a8cc:	stmdbmi	lr, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    a8d0:	ldrbtmi	r2, [r9], #-1
    a8d4:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8d8:	svcmi	0x000cb15e
    a8dc:	streq	lr, [r6], r4, lsl #22
    a8e0:			; <UNDEFINED> instruction: 0xf854447f
    a8e4:	ldrtmi	r2, [r9], -r4, lsl #22
    a8e8:			; <UNDEFINED> instruction: 0xf7fc2001
    a8ec:	adcsmi	lr, r4, #164, 16	; 0xa40000
    a8f0:	pop	{r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a8f4:	strdcs	r4, [sl], -r8
    a8f8:	blt	11488ec <mkdtemp@@Base+0x10f6910>
    a8fc:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    a900:	svclt	0x0000e7e5
    a904:	andeq	r9, r8, r0, ror #27
    a908:	andeq	sl, r4, r2, ror #26
    a90c:	andeq	r9, r7, ip, ror #1
    a910:	andeq	fp, r4, r6, lsl r6
    a914:	rsble	r2, fp, r0, lsl #18
    a918:	mvnsmi	lr, #737280	; 0xb4000
    a91c:	strbne	lr, [r1], -r2, lsl #22
    a920:	ldrsbhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    a924:	svcmi	0x00344604
    a928:			; <UNDEFINED> instruction: 0xf8df4615
    a92c:	ldrbtmi	r9, [r8], #208	; 0xd0
    a930:	ldrbtmi	r4, [r9], #1151	; 0x47f
    a934:	ldccs	0, cr14, [r1], {10}
    a938:	stmiavs	r8!, {r1, r4, r8, ip, lr, pc}^
    a93c:	strbmi	fp, [r1], -r0, lsl #3
    a940:	mrc	7, 6, APSR_nzcv, cr8, cr11, {7}
    a944:	strcc	fp, [r0, #-2400]!	; 0xfffff6a0
    a948:	eorsle	r4, r0, lr, lsr #5
    a94c:	mvnsle	r2, r9, lsr #24
    a950:			; <UNDEFINED> instruction: 0xb12868e8
    a954:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
    a958:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    a95c:	mvnsle	r2, r0, lsl #16
    a960:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    a964:	svccs	0x0008f853
    a968:	ldmdavs	r9, {r1, r3, r4, r8, r9, ip, sp, pc}^
    a96c:	mvnsle	r4, ip, lsl #5
    a970:	andcs	r4, r1, r9, lsr r6
    a974:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a978:	ldcne	8, cr6, [r9], {107}	; 0x6b
    a97c:	stmdavs	sl!, {r0, r1, r5, ip, lr, pc}
    a980:	stmdbmi	r1!, {r1, r4, r6, r7, r8, ip, sp, pc}
    a984:	ldrbtmi	r2, [r9], #-1
    a988:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a98c:	andle	r2, r8, r9, lsr #24
    a990:			; <UNDEFINED> instruction: 0x1c9a692b
    a994:	stmiavs	sl!, {r0, r2, r5, ip, lr, pc}^
    a998:	strbmi	fp, [r9], -r2, ror #3
    a99c:			; <UNDEFINED> instruction: 0xf7fc2001
    a9a0:	strcc	lr, [r0, #-2122]!	; 0xfffff7b6
    a9a4:			; <UNDEFINED> instruction: 0xf7fb200a
    a9a8:	adcmi	lr, lr, #240, 18	; 0x3c0000
    a9ac:	pop	{r1, r2, r3, r6, r7, r8, ip, lr, pc}
    a9b0:	bmi	5ab998 <mkdtemp@@Base+0x5599bc>
    a9b4:			; <UNDEFINED> instruction: 0xe7db447a
    a9b8:			; <UNDEFINED> instruction: 0x461a4915
    a9bc:	ldrbtmi	r2, [r9], #-1
    a9c0:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9c4:	ldmdbmi	r3, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a9c8:	stmiavs	sl!, {r0, sp}
    a9cc:			; <UNDEFINED> instruction: 0xf7fc4479
    a9d0:			; <UNDEFINED> instruction: 0xe7dbe832
    a9d4:			; <UNDEFINED> instruction: 0x461a4910
    a9d8:	ldrbtmi	r2, [r9], #-1
    a9dc:	stmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9e0:	stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a9e4:	stmdbvs	sl!, {r0, sp}^
    a9e8:			; <UNDEFINED> instruction: 0xf7fc4479
    a9ec:	ldrb	lr, [r8, r4, lsr #16]
    a9f0:	svclt	0x00004770
    a9f4:	strdeq	fp, [r4], -lr
    a9f8:	andeq	sl, r4, r4, lsl #26
    a9fc:	andeq	fp, r4, r2, lsl #12
    aa00:	ldrdeq	fp, [r4], -r6
    aa04:	andeq	r9, r8, lr, lsr sp
    aa08:	andeq	fp, r4, lr, lsr #11
    aa0c:	andeq	fp, r4, r0, ror #10
    aa10:	andeq	r9, r5, r6, lsr #7
    aa14:	andeq	r9, r7, r0
    aa18:	andeq	r9, r5, sl, lsl #7
    aa1c:	andeq	r8, r7, r4, ror #31
    aa20:	ldrlt	r4, [r0, #-2934]	; 0xfffff48a
    aa24:	addlt	r4, r2, fp, ror r4
    aa28:	svccs	0x0008f853
    aa2c:	ldmdavs	ip, {r1, r3, r4, r5, r6, r8, r9, ip, sp, pc}^
    aa30:	mvnsle	r4, r0, lsr #5
    aa34:	eorle	r1, lr, fp, asr #24
    aa38:	tsteq	r3, #160, 2	; 0x28	; <UNPREDICTABLE>
    aa3c:	ldmdale	fp!, {r0, r3, r6, r8, r9, fp, sp}
    aa40:			; <UNDEFINED> instruction: 0xf003e8df
    aa44:	bcc	e99358 <mkdtemp@@Base+0xe4737c>
    aa48:	bcc	e99338 <mkdtemp@@Base+0xe4735c>
    aa4c:	bcc	155933c <mkdtemp@@Base+0x1507360>
    aa50:	bcc	e99340 <mkdtemp@@Base+0xe47364>
    aa54:	bcc	e99344 <mkdtemp@@Base+0xe47368>
    aa58:	bcc	e99348 <mkdtemp@@Base+0xe4736c>
    aa5c:	bcc	e9934c <mkdtemp@@Base+0xe47370>
    aa60:	bcc	e99350 <mkdtemp@@Base+0xe47374>
    aa64:	ldmdbvc	sl!, {r1, r3, r4, r5, r8, r9, sl, sp, lr}
    aa68:	bcc	e99358 <mkdtemp@@Base+0xe4737c>
    aa6c:	bcc	e9935c <mkdtemp@@Base+0xe47380>
    aa70:	bcc	e99360 <mkdtemp@@Base+0xe47384>
    aa74:	bcc	fe2d9364 <mkdtemp@@Base+0xfe287388>
    aa78:	bcc	eb1f68 <mkdtemp@@Base+0xe5ff8c>
    aa7c:	bcc	e9936c <mkdtemp@@Base+0xe47390>
    aa80:	bcc	eb6770 <mkdtemp@@Base+0xe64794>
    aa84:	bcc	ebb374 <mkdtemp@@Base+0xe69398>
    aa88:	bcc	e99378 <mkdtemp@@Base+0xe4739c>
    aa8c:	bmi	1724760 <mkdtemp@@Base+0x16d2784>
    aa90:	ldrbtmi	r1, [sl], #-3147	; 0xfffff3b5
    aa94:	blmi	16ff1dc <mkdtemp@@Base+0x16ad200>
    aa98:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    aa9c:	ldrbtmi	r2, [r9], #-1
    aaa0:	pop	{r1, ip, sp, pc}
    aaa4:			; <UNDEFINED> instruction: 0xf7fb4010
    aaa8:	strmi	fp, [r8], -r3, asr #31
    aaac:			; <UNDEFINED> instruction: 0xf0359201
    aab0:	bls	8a32c <mkdtemp@@Base+0x38350>
    aab4:	ldrb	r4, [r0, r3, lsl #12]!
    aab8:			; <UNDEFINED> instruction: 0xf0002900
    aabc:	stmdbcs	r1, {r0, r1, r3, r4, r7, pc}
    aac0:	addshi	pc, r5, r0
    aac4:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    aac8:	ldmdami	r1, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    aacc:	blmi	1453ad8 <mkdtemp@@Base+0x1401afc>
    aad0:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    aad4:	adcvs	pc, r8, r0, lsl #10
    aad8:	stmdavs	r4, {sp, lr, pc}^
    aadc:	sbcsle	r4, ip, r1, lsr #5
    aae0:	svccc	0x0008f850
    aae4:	mvnsle	r2, r0, lsl #22
    aae8:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
    aaec:	stmdami	fp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    aaf0:	blmi	12d3b00 <mkdtemp@@Base+0x1281b24>
    aaf4:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    aaf8:	adcvs	pc, r0, r0, lsl #10
    aafc:	stmdavs	r4, {sp, lr, pc}^
    ab00:	sbcle	r4, sl, ip, lsl #5
    ab04:	svccc	0x0008f850
    ab08:	mvnsle	r2, r0, lsl #22
    ab0c:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    ab10:	stmdami	r5, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    ab14:	blmi	1153b20 <mkdtemp@@Base+0x1101b44>
    ab18:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    ab1c:	addsvs	pc, sl, r0, lsl #10
    ab20:	stmdavs	r4, {sp, lr, pc}^
    ab24:	adcsle	r4, r8, r1, lsr #5
    ab28:	svccc	0x0008f850
    ab2c:	mvnsle	r2, r0, lsl #22
    ab30:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    ab34:	ldmdami	pc!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    ab38:	blmi	fd3b48 <mkdtemp@@Base+0xf81b6c>
    ab3c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    ab40:	addsvs	pc, r6, r0, lsl #10
    ab44:	stmdavs	r4, {sp, lr, pc}^
    ab48:	adcle	r4, r6, r1, lsr #5
    ab4c:	svccc	0x0008f850
    ab50:	mvnsle	r2, r0, lsl #22
    ab54:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    ab58:	ldmdami	r9!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    ab5c:	blmi	e53b68 <mkdtemp@@Base+0xe01b8c>
    ab60:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    ab64:	addvs	pc, lr, r0, lsl #10
    ab68:	stmdavs	r4, {sp, lr, pc}^
    ab6c:	addsle	r4, r4, r1, lsr #5
    ab70:	svccc	0x0008f850
    ab74:	mvnsle	r2, r0, lsl #22
    ab78:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    ab7c:	ldmdami	r3!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    ab80:	blmi	cd3b90 <mkdtemp@@Base+0xc81bb4>
    ab84:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    ab88:	addvs	pc, r7, r0, lsl #10
    ab8c:	stmdavs	r4, {sp, lr, pc}^
    ab90:	addle	r4, r2, r1, lsr #5
    ab94:	svccc	0x0008f850
    ab98:	mvnsle	r2, r0, lsl #22
    ab9c:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    aba0:	stmdami	sp!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    aba4:	blmi	b53bb4 <mkdtemp@@Base+0xb01bd8>
    aba8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    abac:	addvs	pc, r0, r0, lsl #10
    abb0:	stmdavs	r4, {sp, lr, pc}^
    abb4:			; <UNDEFINED> instruction: 0xf43f42a1
    abb8:			; <UNDEFINED> instruction: 0xf850af70
    abbc:	blcs	1a7e4 <__read_chk@plt+0x13d80>
    abc0:	blmi	9ff3a4 <mkdtemp@@Base+0x9ad3c8>
    abc4:			; <UNDEFINED> instruction: 0xe768447b
    abc8:	strcs	r4, [r1], #-2086	; 0xfffff7da
    abcc:	ldrbtmi	r4, [r8], #-2854	; 0xfffff4da
    abd0:			; <UNDEFINED> instruction: 0xf500447b
    abd4:	and	r7, r0, r4, ror r0
    abd8:	adcmi	r6, r1, #68, 16	; 0x440000
    abdc:	svcge	0x005df43f
    abe0:	svccc	0x0008f850
    abe4:	mvnsle	r2, r0, lsl #22
    abe8:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    abec:	blmi	844948 <mkdtemp@@Base+0x7f296c>
    abf0:			; <UNDEFINED> instruction: 0xe752447b
    abf4:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    abf8:	svclt	0x0000e74f
    abfc:	andeq	r9, r8, ip, ror ip
    ac00:	andeq	fp, r4, r2, lsl #9
    ac04:	andeq	fp, r4, r8, asr #9
    ac08:	andeq	fp, r4, r6, lsl #9
    ac0c:	andeq	fp, r4, lr, asr #8
    ac10:	ldrdeq	r9, [r8], -r0
    ac14:	andeq	fp, r4, r6, ror r4
    ac18:	andeq	fp, r4, sl, lsr #8
    ac1c:	andeq	r9, r8, ip, lsr #23
    ac20:	andeq	fp, r4, r2, asr r4
    ac24:	andeq	fp, r4, r6, lsl #8
    ac28:	andeq	r9, r8, r8, lsl #23
    ac2c:	andeq	fp, r4, lr, lsr #8
    ac30:	andeq	fp, r4, r2, ror #7
    ac34:	andeq	r9, r8, r4, ror #22
    ac38:	andeq	fp, r4, r2, lsl #8
    ac3c:			; <UNDEFINED> instruction: 0x0004b3be
    ac40:	andeq	r9, r8, r0, asr #22
    ac44:	andeq	fp, r4, r6, ror #7
    ac48:	muleq	r4, sl, r3
    ac4c:	andeq	r9, r8, ip, lsl fp
    ac50:	andeq	fp, r4, sl, asr #7
    ac54:	andeq	fp, r4, r6, ror r3
    ac58:	strdeq	r9, [r8], -r8
    ac5c:	muleq	r4, lr, r3
    ac60:	andeq	fp, r4, r0, asr r3
    ac64:	ldrdeq	r9, [r8], -r2
    ac68:	andeq	fp, r4, r8, ror r3
    ac6c:	andeq	fp, r4, sl, lsr #6
    ac70:	andeq	fp, r4, r8, ror r3
    ac74:	andeq	fp, r4, r6, ror #6
    ac78:			; <UNDEFINED> instruction: 0x460bb430
    ac7c:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    ac80:	svccs	0x0008f854
    ac84:	stmdavs	r5!, {r1, r6, r8, ip, sp, pc}^
    ac88:	mvnsle	r4, r5, lsl #5
    ac8c:	andcs	r4, r1, r5, lsl #18
    ac90:	ldrbtmi	fp, [r9], #-3120	; 0xfffff3d0
    ac94:	mcrlt	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    ac98:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    ac9c:	svclt	0x0000e7f6
    aca0:	andeq	r9, r8, r2, lsr #20
    aca4:	muleq	r4, r2, r2
    aca8:	andeq	fp, r4, sl, ror r2
    acac:	blmi	1380d4 <mkdtemp@@Base+0xe60f8>
    acb0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    acb4:	stfltd	f3, [r8, #-0]
    acb8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    acbc:			; <UNDEFINED> instruction: 0xf854f023
    acc0:	andeq	fp, r8, ip, lsr #27
    acc4:			; <UNDEFINED> instruction: 0x0004b2b2
    acc8:			; <UNDEFINED> instruction: 0x4605b5f8
    accc:	blcc	1449014 <mkdtemp@@Base+0x13f7038>
    acd0:	blcs	1c510 <__read_chk@plt+0x15aac>
    acd4:	strcs	sp, [r0], #-3349	; 0xfffff2eb
    acd8:			; <UNDEFINED> instruction: 0xf049e006
    acdc:			; <UNDEFINED> instruction: 0xf8d5fb1b
    ace0:	addmi	r3, r3, #80, 22	; 0x14000
    ace4:	stcle	6, cr4, [ip, #-16]
    ace8:	blne	1549044 <mkdtemp@@Base+0x14f7068>
    acec:	bl	5c5b4 <mkdtemp@@Base+0xa5d8>
    acf0:			; <UNDEFINED> instruction: 0xf02d1144
    acf4:	ldrdcs	pc, [r1, -r1]
    acf8:	strtmi	r4, [r0], -r3, lsl #12
    acfc:	rscle	r2, ip, r0, lsl #22
    ad00:			; <UNDEFINED> instruction: 0x4618bdf8
    ad04:			; <UNDEFINED> instruction: 0xf0492101
    ad08:	eorcs	pc, r0, #5120	; 0x1400
    ad0c:			; <UNDEFINED> instruction: 0xf8d54601
    ad10:			; <UNDEFINED> instruction: 0xf02a0b54
    ad14:			; <UNDEFINED> instruction: 0xf8d5fe9f
    ad18:	tstcs	r1, r0, asr fp
    ad1c:			; <UNDEFINED> instruction: 0xf8c54607
    ad20:			; <UNDEFINED> instruction: 0x46200b54
    ad24:			; <UNDEFINED> instruction: 0xf0490164
    ad28:	ldmdbne	fp!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    ad2c:	bleq	1449048 <mkdtemp@@Base+0x13f706c>
    ad30:	teqpl	sl, r2, lsr r8
    ad34:	subsvs	r6, sl, r2, ror r8
    ad38:			; <UNDEFINED> instruction: 0x609a68b2
    ad3c:	ldrshvs	r6, [sl], #130	; 0x82
    ad40:	tstvs	sl, r2, lsr r9
    ad44:	cmpvs	sl, r2, ror r9
    ad48:	svclt	0x0000bdf8
    ad4c:			; <UNDEFINED> instruction: 0x4605b5f8
    ad50:	blcc	1649098 <mkdtemp@@Base+0x15f70bc>
    ad54:	blcs	1c594 <__read_chk@plt+0x15b30>
    ad58:	strcs	sp, [r0], #-3349	; 0xfffff2eb
    ad5c:			; <UNDEFINED> instruction: 0xf049e006
    ad60:			; <UNDEFINED> instruction: 0xf8d5fad9
    ad64:	addmi	r3, r3, #88, 22	; 0x16000
    ad68:	stcle	6, cr4, [ip, #-16]
    ad6c:	blne	17490c8 <mkdtemp@@Base+0x16f70ec>
    ad70:	bl	5c638 <mkdtemp@@Base+0xa65c>
    ad74:			; <UNDEFINED> instruction: 0xf02d1144
    ad78:	smlabbcs	r1, pc, ip, pc	; <UNPREDICTABLE>
    ad7c:	strtmi	r4, [r0], -r3, lsl #12
    ad80:	rscle	r2, ip, r0, lsl #22
    ad84:			; <UNDEFINED> instruction: 0x4618bdf8
    ad88:			; <UNDEFINED> instruction: 0xf0492101
    ad8c:	eorcs	pc, r0, #798720	; 0xc3000
    ad90:			; <UNDEFINED> instruction: 0xf8d54601
    ad94:			; <UNDEFINED> instruction: 0xf02a0b5c
    ad98:			; <UNDEFINED> instruction: 0xf8d5fe5d
    ad9c:	tstcs	r1, r8, asr fp
    ada0:			; <UNDEFINED> instruction: 0xf8c54607
    ada4:			; <UNDEFINED> instruction: 0x46200b5c
    ada8:			; <UNDEFINED> instruction: 0xf0490164
    adac:	ldmdbne	fp!, {r0, r1, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    adb0:			; <UNDEFINED> instruction: 0xf8c52100
    adb4:	ldmdavs	r2!, {r3, r4, r6, r8, r9, fp}
    adb8:	ldmdavs	r2!, {r1, r3, r4, r5, r8, ip, lr}^
    adbc:	ldmvs	r2!, {r1, r3, r4, r6, sp, lr}
    adc0:	ldmvs	r2!, {r1, r3, r4, r7, sp, lr}^
    adc4:	ldmdbvs	r2!, {r1, r3, r4, r6, r7, sp, lr}
    adc8:	ldmdbvs	r2!, {r1, r3, r4, r8, sp, lr}^
    adcc:	ldmibvs	r2!, {r1, r3, r4, r6, r8, sp, lr}^
    add0:	andne	lr, r6, #3194880	; 0x30c000
    add4:	svclt	0x0000bdf8
    add8:	ldrbmi	lr, [r0, sp, lsr #18]!
    addc:			; <UNDEFINED> instruction: 0x8694f8d0
    ade0:	svceq	0x0063f1b8
    ade4:			; <UNDEFINED> instruction: 0xf1b8dc37
    ade8:	strmi	r0, [r6], -r0, lsl #30
    adec:	b	13fad54 <mkdtemp@@Base+0x13a8d78>
    adf0:	strmi	r0, [sl], r8, lsl #15
    adf4:	ldcle	6, cr4, [sp, #-84]	; 0xffffffac
    adf8:	strteq	pc, [r4], #-1536	; 0xfffffa00
    adfc:	streq	lr, [r8, pc, asr #20]
    ae00:	stmdbeq	r7, {r2, r8, r9, fp, sp, lr, pc}
    ae04:	strbmi	lr, [ip, #-1]
    ae08:			; <UNDEFINED> instruction: 0xf854d014
    ae0c:	adcmi	r3, fp, #4, 30
    ae10:			; <UNDEFINED> instruction: 0xf5a4d1f9
    ae14:	ldrbmi	r7, [r1], -r8, asr #7
    ae18:			; <UNDEFINED> instruction: 0xf7fb6818
    ae1c:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    ae20:	stmdbmi	pc, {r0, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    ae24:	stmdami	pc, {r1, r4, r6, r9, sl, lr}	; <UNPREDICTABLE>
    ae28:			; <UNDEFINED> instruction: 0x47f0e8bd
    ae2c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ae30:	stclt	0, cr15, [ip], #-144	; 0xffffff70
    ae34:	tstcs	r1, r7, lsr r4
    ae38:			; <UNDEFINED> instruction: 0xf8c74640
    ae3c:			; <UNDEFINED> instruction: 0xf0495828
    ae40:	strmi	pc, [r3], -r9, ror #20
    ae44:			; <UNDEFINED> instruction: 0xf8c64650
    ae48:			; <UNDEFINED> instruction: 0xf02a3694
    ae4c:			; <UNDEFINED> instruction: 0xf8c7fe23
    ae50:	pop	{r3, r4, r7, r9, sl}
    ae54:	stmdami	r4, {r4, r5, r6, r7, r8, r9, sl, pc}
    ae58:	ldrbtmi	r2, [r8], #-356	; 0xfffffe9c
    ae5c:			; <UNDEFINED> instruction: 0xff84f022
    ae60:	andeq	ip, r4, r8, lsl #29
    ae64:	muleq	r4, r2, r1
    ae68:	andeq	fp, r4, r6, lsr r1
    ae6c:	mvnsmi	lr, #737280	; 0xb4000
    ae70:	ldcmi	6, cr4, [r6], #-120	; 0xffffff88
    ae74:	blmi	d9c87c <mkdtemp@@Base+0xd4a8a0>
    ae78:	ldrbtmi	fp, [ip], #-131	; 0xffffff7d
    ae7c:	ldrdeq	pc, [r0, #128]!	; 0x80
    ae80:	stmdacs	r3!, {r0, r1, r5, r6, r7, fp, ip, lr}^
    ae84:	movwls	r6, #6171	; 0x181b
    ae88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ae8c:	stmdbcs	r0, {r0, r1, r2, r4, r6, sl, fp, ip, lr, pc}
    ae90:	ldrmi	sp, [r3], -sl, asr #32
    ae94:	stmdbmi	pc!, {r1, r3, r9, sl, lr}	; <UNPREDICTABLE>
    ae98:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
    ae9c:	cdp2	0, 1, cr15, cr14, cr10, {1}
    aea0:	svcpl	0x0080f5b0
    aea4:			; <UNDEFINED> instruction: 0xf8ddbfb8
    aea8:	ble	10eeeb0 <mkdtemp@@Base+0x109ced4>
    aeac:	ldrdvc	pc, [r0, #136]!	; 0x88
    aeb0:	stcle	15, cr2, [r2, #-0]
    aeb4:	ldrbvc	pc, [ip, #-1288]	; 0xfffffaf8	; <UNPREDICTABLE>
    aeb8:	and	r2, r6, r0, lsl #8
    aebc:	tstcs	r1, r0, lsr #12
    aec0:	blx	a46fec <mkdtemp@@Base+0x9f5010>
    aec4:	strmi	r4, [r4], -r7, lsl #5
    aec8:			; <UNDEFINED> instruction: 0xf855d017
    aecc:	adcsmi	r2, r2, #4, 30
    aed0:			; <UNDEFINED> instruction: 0xf5a5d1f4
    aed4:	strbmi	r7, [r9], -r8, asr #7
    aed8:			; <UNDEFINED> instruction: 0xf7fb6818
    aedc:	stmdacs	r0, {r2, r3, sl, fp, sp, lr, pc}
    aee0:	ldmdbmi	sp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    aee4:	ldmdami	sp, {r1, r3, r6, r9, sl, lr}
    aee8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    aeec:			; <UNDEFINED> instruction: 0xf0243118
    aef0:	stmdals	r0, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    aef4:	stc	7, cr15, [r6, #-1000]	; 0xfffffc18
    aef8:	bl	242f2c <mkdtemp@@Base+0x1f0f50>
    aefc:	ldrtmi	r0, [r8], -r7, lsl #9
    af00:			; <UNDEFINED> instruction: 0xf8c42101
    af04:			; <UNDEFINED> instruction: 0xf0496374
    af08:			; <UNDEFINED> instruction: 0xf8c8fa05
    af0c:			; <UNDEFINED> instruction: 0xf8c401e0
    af10:	bmi	4ef6a8 <mkdtemp@@Base+0x49d6cc>
    af14:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    af18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    af1c:	subsmi	r9, sl, r1, lsl #22
    af20:	andlt	sp, r3, r2, lsl r1
    af24:	mvnshi	lr, #12386304	; 0xbd0000
    af28:			; <UNDEFINED> instruction: 0xf02a4610
    af2c:			; <UNDEFINED> instruction: 0x4681fdb3
    af30:	ldr	r9, [fp, r0]!
    af34:	stmdbls	r0, {r0, r1, r3, fp, lr}
    af38:			; <UNDEFINED> instruction: 0xf0224478
    af3c:	stmdami	sl, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    af40:	ldrbtmi	r2, [r8], #-356	; 0xfffffe9c
    af44:			; <UNDEFINED> instruction: 0xff10f022
    af48:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af4c:	andeq	sl, r8, r6, lsl #20
    af50:	andeq	r0, r0, ip, asr r6
    af54:	andeq	fp, r5, lr, lsr #3
    af58:	andeq	ip, r4, ip, asr #27
    af5c:	ldrdeq	fp, [r4], -r6
    af60:	andeq	sl, r8, sl, ror #18
    af64:	ldrdeq	fp, [r4], -r4
    af68:	muleq	r4, lr, r0
    af6c:	blmi	2b8394 <mkdtemp@@Base+0x2663b8>
    af70:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    af74:	stfltd	f3, [r8, #-0]
    af78:	stmdami	r9, {r3, r8, fp, lr}
    af7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    af80:	svc	0x004cf7fa
    af84:	stmvs	r0, {r4, r5, r8, ip, sp, pc}
    af88:	addlt	fp, r0, #64, 20	; 0x40000
    af8c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    af90:	stclt	0, cr6, [r8, #-352]	; 0xfffffea0
    af94:			; <UNDEFINED> instruction: 0xe7f92016
    af98:	andeq	fp, r8, ip, ror #21
    af9c:	strheq	fp, [r4], -r0
    afa0:	andeq	lr, r4, lr, lsr #10
    afa4:	andeq	fp, r8, lr, asr #21
    afa8:	stmdbmi	r5, {r6, r8, ip, sp, pc}
    afac:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    afb0:	stcl	7, cr15, [sl], #-1000	; 0xfffffc18
    afb4:			; <UNDEFINED> instruction: 0xf080fab0
    afb8:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    afbc:	ldrbmi	r2, [r0, -r1]!
    afc0:	andeq	r9, r4, r6, lsl #18
    afc4:	vst3.<illegal width 64>	{d27,d29,d31}, [pc :64], r0
    afc8:	cmpcs	r8, r9, asr r2
    afcc:			; <UNDEFINED> instruction: 0xf7fa4604
    afd0:			; <UNDEFINED> instruction: 0xf504eee2
    afd4:			; <UNDEFINED> instruction: 0xf04f6137
    afd8:	andcs	r3, r0, #-67108861	; 0xfc000003
    afdc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    afe0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    afe4:	adcvs	r6, r3, r3, lsr #32
    afe8:	movwcc	lr, #14788	; 0x39c4
    afec:	blcc	1849304 <mkdtemp@@Base+0x17f7328>
    aff0:	stmib	r4, {r0, r1, r5, r6, r8, sp, lr}^
    aff4:	stmib	r4, {r0, r1, r2, r8, r9, ip, sp}^
    aff8:	stmib	r4, {r0, r3, r8, r9, ip, sp}^
    affc:	stmib	r4, {r2, r3, r8, r9, ip, sp}^
    b000:	stmib	r4, {r1, r2, r3, r8, r9, ip, sp}^
    b004:	stmib	r4, {r4, r8, r9, ip, sp}^
    b008:	rscvs	r3, r3, #1409286144	; 0x54000000
    b00c:	tstcc	r8, #196, 18	; 0x310000
    b010:	tstcc	sl, #196, 18	; 0x310000
    b014:	rsbvs	r6, r2, r3, lsr #14
    b018:	blcs	1949330 <mkdtemp@@Base+0x18f7354>
    b01c:	blcs	1a49334 <mkdtemp@@Base+0x19f7358>
    b020:	stmib	r4, {r1, r5, r7, r8, sp, lr}^
    b024:	strvs	r2, [r2, #-530]!	; 0xfffffdee
    b028:	stmib	r4, {r1, r5, r6, r7, r8, sl, sp, lr}^
    b02c:	stmib	r4, {r0, r5, r8, r9, ip, sp}^
    b030:	stmib	r4, {r0, r1, r5, r8, r9, ip, sp}^
    b034:			; <UNDEFINED> instruction: 0xf8c43225
    b038:	stmib	r4, {r2, r3, r4, r7, sp}^
    b03c:			; <UNDEFINED> instruction: 0xf8c42228
    b040:			; <UNDEFINED> instruction: 0xf8c420a8
    b044:			; <UNDEFINED> instruction: 0xf8c421e0
    b048:	stmib	r4, {r2, r4, r7, r9, sl, sp}^
    b04c:			; <UNDEFINED> instruction: 0xf8c4222b
    b050:			; <UNDEFINED> instruction: 0xf8c420b4
    b054:			; <UNDEFINED> instruction: 0xf8c42d7c
    b058:			; <UNDEFINED> instruction: 0xf8c42d80
    b05c:			; <UNDEFINED> instruction: 0xf8c43d84
    b060:	stmib	r4, {r3, r7, r8, sl, fp, sp}^
    b064:			; <UNDEFINED> instruction: 0xf8c4232e
    b068:			; <UNDEFINED> instruction: 0xf8c420c0
    b06c:			; <UNDEFINED> instruction: 0xf8c42144
    b070:			; <UNDEFINED> instruction: 0xf8c42b54
    b074:			; <UNDEFINED> instruction: 0xf8c42b50
    b078:			; <UNDEFINED> instruction: 0xf8c42b5c
    b07c:	stmib	r4, {r3, r4, r6, r8, r9, fp, sp}^
    b080:	stmib	r4, {r0, r1, r2, r3, r4, r8, r9, ip, sp}^
    b084:	stmib	r4, {r1, r4, r5, r6, r9, sp}^
    b088:			; <UNDEFINED> instruction: 0xf8c42274
    b08c:			; <UNDEFINED> instruction: 0xf8c421d8
    b090:			; <UNDEFINED> instruction: 0xf8c43b6c
    b094:			; <UNDEFINED> instruction: 0xf8c43b7c
    b098:	stmib	r1, {r7, r8, r9, fp, ip, sp}^
    b09c:			; <UNDEFINED> instruction: 0xf8c46700
    b0a0:			; <UNDEFINED> instruction: 0xf8c43b78
    b0a4:			; <UNDEFINED> instruction: 0xf8c431dc
    b0a8:			; <UNDEFINED> instruction: 0xf8c43b84
    b0ac:			; <UNDEFINED> instruction: 0xf8c43b88
    b0b0:			; <UNDEFINED> instruction: 0xf8c42b90
    b0b4:			; <UNDEFINED> instruction: 0xf8c42b8c
    b0b8:			; <UNDEFINED> instruction: 0xf8c42b98
    b0bc:			; <UNDEFINED> instruction: 0xf8c42b94
    b0c0:			; <UNDEFINED> instruction: 0xf8c42b9c
    b0c4:			; <UNDEFINED> instruction: 0xf8c43ba0
    b0c8:			; <UNDEFINED> instruction: 0xf8c43ba4
    b0cc:			; <UNDEFINED> instruction: 0xf8c42ba8
    b0d0:			; <UNDEFINED> instruction: 0xf8c43bac
    b0d4:			; <UNDEFINED> instruction: 0xf8c43bb0
    b0d8:			; <UNDEFINED> instruction: 0xf8c43bb4
    b0dc:			; <UNDEFINED> instruction: 0xf8c43bb8
    b0e0:			; <UNDEFINED> instruction: 0xf8c42bbc
    b0e4:			; <UNDEFINED> instruction: 0xf8c43bc0
    b0e8:			; <UNDEFINED> instruction: 0xf8c42bc4
    b0ec:			; <UNDEFINED> instruction: 0xf8c43b48
    b0f0:			; <UNDEFINED> instruction: 0xf8c42b4c
    b0f4:	stmib	r4, {r3, r6, r7, r8, r9, fp, ip, sp}^
    b0f8:			; <UNDEFINED> instruction: 0xf8c4331d
    b0fc:			; <UNDEFINED> instruction: 0xf8c43bcc
    b100:			; <UNDEFINED> instruction: 0xf8c43bd0
    b104:			; <UNDEFINED> instruction: 0xf8c42d8c
    b108:			; <UNDEFINED> instruction: 0xf8c42bd4
    b10c:			; <UNDEFINED> instruction: 0xf8c42c64
    b110:			; <UNDEFINED> instruction: 0xf8c43c5c
    b114:			; <UNDEFINED> instruction: 0xf8c43c60
    b118:			; <UNDEFINED> instruction: 0xf8c43c58
    b11c:			; <UNDEFINED> instruction: 0xf8c42d68
    b120:			; <UNDEFINED> instruction: 0xf8c43d6c
    b124:			; <UNDEFINED> instruction: 0xf8c43d70
    b128:			; <UNDEFINED> instruction: 0xf8c42d74
    b12c:	ldcllt	13, cr2, [r0, #480]	; 0x1e0
    b130:	mrrccc	8, 13, pc, ip, cr0	; <UNPREDICTABLE>
    b134:	svclt	0x00043301
    b138:			; <UNDEFINED> instruction: 0xf8c02301
    b13c:			; <UNDEFINED> instruction: 0xf8d03c5c
    b140:	movwcc	r3, #7264	; 0x1c60
    b144:	movwcs	fp, #7940	; 0x1f04
    b148:	stclcc	8, cr15, [r0], #-768	; 0xfffffd00
    b14c:	mrrccc	8, 13, pc, r8, cr0	; <UNPREDICTABLE>
    b150:	svclt	0x00043301
    b154:			; <UNDEFINED> instruction: 0xf8c02300
    b158:			; <UNDEFINED> instruction: 0x47703c58
    b15c:	svcmi	0x00f0e92d
    b160:	stc	6, cr4, [sp, #-16]!
    b164:	stmdavs	r3, {r2, r8, r9, fp, pc}
    b168:	movwcc	fp, #4227	; 0x1083
    b16c:	movwcs	fp, #3844	; 0xf04
    b170:	stmvs	r3, {r0, r1, sp, lr}
    b174:	svclt	0x00043301
    b178:	addvs	r2, r3, r0, lsl #6
    b17c:	movwcc	r6, #6403	; 0x1903
    b180:	movwcs	fp, #7940	; 0x1f04
    b184:	stmiavs	r3, {r0, r1, r8, sp, lr}^
    b188:	svclt	0x00043301
    b18c:	orrsvs	pc, r6, #1325400064	; 0x4f000000
    b190:	stmdbvs	r3, {r0, r1, r6, r7, sp, lr}^
    b194:	tstle	r5, r1, lsl #6
    b198:	blcc	19494e0 <mkdtemp@@Base+0x18f7504>
    b19c:	svclt	0x00183b00
    b1a0:	cmpvs	r3, r1, lsl #6
    b1a4:	blcc	18494fc <mkdtemp@@Base+0x17f7520>
    b1a8:	tstle	r6, sl, asr ip
    b1ac:	blcc	1949504 <mkdtemp@@Base+0x18f7528>
    b1b0:	svclt	0x00183b00
    b1b4:			; <UNDEFINED> instruction: 0xf8c42301
    b1b8:	blcs	59f40 <mkdtemp@@Base+0x7f64>
    b1bc:	rscshi	pc, r9, #0
    b1c0:	blcs	25854 <__read_chk@plt+0x1edf0>
    b1c4:	rscshi	pc, r1, #0
    b1c8:	movwcc	r6, #6627	; 0x19e3
    b1cc:	movwcs	fp, #3844	; 0xf04
    b1d0:	bvs	8e3964 <mkdtemp@@Base+0x891988>
    b1d4:	svclt	0x00043301
    b1d8:	eorvs	r2, r3, #-67108863	; 0xfc000001
    b1dc:	movwcc	r6, #6755	; 0x1a63
    b1e0:	movwcs	fp, #3844	; 0xf04
    b1e4:	bvs	fe8e3b78 <mkdtemp@@Base+0xfe891b9c>
    b1e8:	svclt	0x00043301
    b1ec:	adcvs	r2, r3, #67108864	; 0x4000000
    b1f0:	movwcc	r6, #6947	; 0x1b23
    b1f4:	movwcs	fp, #7940	; 0x1f04
    b1f8:	blvs	18e3e8c <mkdtemp@@Base+0x1891eb0>
    b1fc:	svclt	0x00043301
    b200:	cmnvs	r3, #0, 6
    b204:	movwcc	r6, #7075	; 0x1ba3
    b208:	movwcs	fp, #3844	; 0xf04
    b20c:	blvs	ff8e40a0 <mkdtemp@@Base+0xff8920c4>
    b210:	svclt	0x00043301
    b214:	mvnvs	r2, #0, 6
    b218:	movwcc	r6, #7203	; 0x1c23
    b21c:	movwcs	fp, #3844	; 0xf04
    b220:	cfstrdvs	mvd6, [r3], #-140	; 0xffffff74
    b224:	svclt	0x00043301
    b228:	strbtvs	r2, [r3], #-768	; 0xfffffd00
    b22c:	blcs	266c0 <__read_chk@plt+0x1fc5c>
    b230:	msrhi	CPSR_sc, #0
    b234:	movwcc	r6, #7523	; 0x1d63
    b238:	movwcs	fp, #7940	; 0x1f04
    b23c:	cfstr32vs	mvfx6, [r3, #396]!	; 0x18c
    b240:	svclt	0x00043301
    b244:	strvs	r2, [r3, #769]!	; 0x301
    b248:	movwcc	r6, #6883	; 0x1ae3
    b24c:	movwcs	fp, #3844	; 0xf04
    b250:	cdpvs	2, 2, cr6, cr3, cr3, {7}
    b254:	svclt	0x00043301
    b258:	strtvs	r2, [r3], -r0, lsl #6
    b25c:	movwcc	r6, #7779	; 0x1e63
    b260:	movwcs	fp, #7940	; 0x1f04
    b264:	cdpvs	6, 10, cr6, cr3, cr3, {3}
    b268:	svclt	0x00043301
    b26c:	strtvs	r2, [r3], r3, lsl #6
    b270:	movwcc	r6, #7907	; 0x1ee3
    b274:	movwcs	fp, #3844	; 0xf04
    b278:	svcvs	0x002366e3
    b27c:	svclt	0x00043301
    b280:	strvs	r2, [r3, -r1, lsl #6]!
    b284:	ldrdcc	pc, [r4], r4
    b288:	svclt	0x00043301
    b28c:			; <UNDEFINED> instruction: 0xf8c42300
    b290:			; <UNDEFINED> instruction: 0xf8d43084
    b294:	movwcc	r3, #4232	; 0x1088
    b298:	movwcs	fp, #3844	; 0xf04
    b29c:	addcc	pc, r8, r4, asr #17
    b2a0:	ldrdcc	pc, [ip], r4
    b2a4:	svclt	0x00043301
    b2a8:			; <UNDEFINED> instruction: 0xf8c42301
    b2ac:			; <UNDEFINED> instruction: 0xf8d4308c
    b2b0:	movwcc	r3, #4244	; 0x1094
    b2b4:	movwcs	fp, #16132	; 0x3f04
    b2b8:	addscc	pc, r4, r4, asr #17
    b2bc:	blcc	1249614 <mkdtemp@@Base+0x11f7638>
    b2c0:	svclt	0x00043301
    b2c4:			; <UNDEFINED> instruction: 0xf8c42300
    b2c8:			; <UNDEFINED> instruction: 0xf8d43b48
    b2cc:	blcs	17a54 <__read_chk@plt+0x10ff0>
    b2d0:	eorshi	pc, r7, #0
    b2d4:	ldrsbtcc	pc, [ip], r4	; <UNPREDICTABLE>
    b2d8:	svclt	0x00043301
    b2dc:			; <UNDEFINED> instruction: 0xf8c4237e
    b2e0:			; <UNDEFINED> instruction: 0xf8d430bc
    b2e4:	blcs	175ec <__read_chk@plt+0x10b88>
    b2e8:	andshi	pc, r4, #0
    b2ec:	ldclcc	8, cr15, [r0, #-848]!	; 0xfffffcb0
    b2f0:	svclt	0x00043301
    b2f4:			; <UNDEFINED> instruction: 0xf8c42300
    b2f8:			; <UNDEFINED> instruction: 0xf8d43d70
    b2fc:	blcs	17814 <__read_chk@plt+0x10db0>
    b300:	mvnshi	pc, r0
    b304:	ldrdcc	pc, [r0], r4
    b308:	svclt	0x00043301
    b30c:			; <UNDEFINED> instruction: 0xf8c42303
    b310:	svcvs	0x00e33080
    b314:	svclt	0x00043301
    b318:	strbvs	r2, [r3, r1, lsl #6]!
    b31c:	blcc	1f49674 <mkdtemp@@Base+0x1ef7698>
    b320:	svclt	0x00043301
    b324:			; <UNDEFINED> instruction: 0xf8c42300
    b328:			; <UNDEFINED> instruction: 0xf8d43b7c
    b32c:	movwcc	r3, #7040	; 0x1b80
    b330:	movwcs	fp, #3844	; 0xf04
    b334:	blcc	fe04964c <mkdtemp@@Base+0xfdff7670>
    b338:	blcc	1b49690 <mkdtemp@@Base+0x1af76b4>
    b33c:	svclt	0x00043301
    b340:			; <UNDEFINED> instruction: 0xf8c42300
    b344:			; <UNDEFINED> instruction: 0xf5043b6c
    b348:	ldmib	r3, {r0, r1, r2, r4, r5, r8, r9, sp, lr}^
    b34c:	mrscc	r0, (UNDEF: 17)
    b350:			; <UNDEFINED> instruction: 0xf1b0bf01
    b354:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
    b358:	stmib	r3, {r8, sp}^
    b35c:			; <UNDEFINED> instruction: 0xf8d40100
    b360:	movwcc	r3, #7032	; 0x1b78
    b364:	movwcs	fp, #3844	; 0xf04
    b368:	blcc	1e49680 <mkdtemp@@Base+0x1df76a4>
    b36c:	ldrsbcc	pc, [ip, #132]	; 0x84	; <UNPREDICTABLE>
    b370:	svclt	0x00043301
    b374:			; <UNDEFINED> instruction: 0xf8c42300
    b378:			; <UNDEFINED> instruction: 0xf8d431dc
    b37c:	movwcc	r3, #7044	; 0x1b84
    b380:	absvss	f5, f7
    b384:	svclt	0x000c2b01
    b388:	orrsvc	pc, r6, #1325400064	; 0x4f000000
    b38c:			; <UNDEFINED> instruction: 0xf8c42300
    b390:			; <UNDEFINED> instruction: 0xf8d43b84
    b394:	movwcc	r3, #7048	; 0x1b88
    b398:	movwcs	fp, #16132	; 0x3f04
    b39c:	blcc	fe2496b4 <mkdtemp@@Base+0xfe1f76d8>
    b3a0:	blcc	fe8496f8 <mkdtemp@@Base+0xfe7f771c>
    b3a4:	svclt	0x00043301
    b3a8:			; <UNDEFINED> instruction: 0xf8c42300
    b3ac:			; <UNDEFINED> instruction: 0xf8d43ba0
    b3b0:	movwcc	r3, #7076	; 0x1ba4
    b3b4:	movwcs	fp, #3842	; 0xf02
    b3b8:	blcc	fe9496d0 <mkdtemp@@Base+0xfe8f76f4>
    b3bc:	blcc	fea496d4 <mkdtemp@@Base+0xfe9f76f8>
    b3c0:	blcc	feb49718 <mkdtemp@@Base+0xfeaf773c>
    b3c4:	svclt	0x00043301
    b3c8:			; <UNDEFINED> instruction: 0xf8c42300
    b3cc:			; <UNDEFINED> instruction: 0xf8d43bac
    b3d0:	movwcc	r3, #7088	; 0x1bb0
    b3d4:	movwcs	fp, #3844	; 0xf04
    b3d8:	blcc	fec496f0 <mkdtemp@@Base+0xfebf7714>
    b3dc:	blcc	fed49734 <mkdtemp@@Base+0xfecf7758>
    b3e0:	svclt	0x00043301
    b3e4:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    b3e8:	blcc	fed49700 <mkdtemp@@Base+0xfecf7724>
    b3ec:	blcc	fee49744 <mkdtemp@@Base+0xfedf7768>
    b3f0:	svclt	0x00043301
    b3f4:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    b3f8:	blcc	fee49710 <mkdtemp@@Base+0xfedf7734>
    b3fc:	blcc	ff049754 <mkdtemp@@Base+0xfeff7778>
    b400:	svclt	0x00043301
    b404:			; <UNDEFINED> instruction: 0xf8c42300
    b408:			; <UNDEFINED> instruction: 0xf8d43bc0
    b40c:	movwcc	r3, #7112	; 0x1bc8
    b410:	movwcs	fp, #3844	; 0xf04
    b414:	blcc	ff24972c <mkdtemp@@Base+0xff1f7750>
    b418:	movwcc	r6, #8035	; 0x1f63
    b41c:	tstcs	r0, #4, 30
    b420:	svcvs	0x00a36763
    b424:	svclt	0x00043301
    b428:	strvs	r2, [r3, r8, lsl #6]!
    b42c:	blcc	ff349784 <mkdtemp@@Base+0xff2f77a8>
    b430:	svclt	0x00043301
    b434:			; <UNDEFINED> instruction: 0xf8c42300
    b438:			; <UNDEFINED> instruction: 0xf8d43bcc
    b43c:	movwcc	r3, #7120	; 0x1bd0
    b440:	movwcs	fp, #3844	; 0xf04
    b444:	blcc	ff44975c <mkdtemp@@Base+0xff3f7780>
    b448:	mrrccc	8, 13, pc, ip, cr4	; <UNPREDICTABLE>
    b44c:	svclt	0x00043301
    b450:			; <UNDEFINED> instruction: 0xf8c42301
    b454:			; <UNDEFINED> instruction: 0xf8d43c5c
    b458:	movwcc	r3, #7264	; 0x1c60
    b45c:	movwcs	fp, #7940	; 0x1f04
    b460:	stclcc	8, cr15, [r0], #-784	; 0xfffffcf0
    b464:	mrrccc	8, 13, pc, r8, cr4	; <UNPREDICTABLE>
    b468:	svclt	0x00043301
    b46c:			; <UNDEFINED> instruction: 0xf8c42300
    b470:			; <UNDEFINED> instruction: 0xf8d43c58
    b474:	movwcc	r3, #7532	; 0x1d6c
    b478:	movwcs	fp, #12036	; 0x2f04
    b47c:	stclcc	8, cr15, [ip, #-784]!	; 0xfffffcf0
    b480:	ldrsbcc	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
    b484:			; <UNDEFINED> instruction: 0xf0002b00
    b488:	mrscs	r8, R8_usr
    b48c:			; <UNDEFINED> instruction: 0xf022202c
    b490:	strmi	pc, [r6], -r5, lsr #16
    b494:			; <UNDEFINED> instruction: 0xf02b202c
    b498:	strmi	pc, [r0], r5, ror #17
    b49c:			; <UNDEFINED> instruction: 0xf035202c
    b4a0:	ldrdcs	pc, [r0, -sp]
    b4a4:	andcs	r2, r1, #44, 6	; 0xb0000000
    b4a8:	strmi	r4, [r8], -r7, lsl #12
    b4ac:	blx	ff4c7500 <mkdtemp@@Base+0xff475524>
    b4b0:	ldrmi	r2, [r1], -r1, lsl #4
    b4b4:	strmi	r2, [r5], -ip, lsr #6
    b4b8:			; <UNDEFINED> instruction: 0xf0132000
    b4bc:	ldrtmi	pc, [r1], -fp, asr #21	; <UNPREDICTABLE>
    b4c0:			; <UNDEFINED> instruction: 0xf8df4681
    b4c4:	ldrbtmi	r0, [r8], #-1136	; 0xfffffb90
    b4c8:	blx	ff747562 <mkdtemp@@Base+0xff6f5586>
    b4cc:	strmi	r4, [r2], r1, asr #12
    b4d0:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b4d4:			; <UNDEFINED> instruction: 0xf0244478
    b4d8:			; <UNDEFINED> instruction: 0x4639fbd5
    b4dc:			; <UNDEFINED> instruction: 0xf8df4683
    b4e0:	cfmvsr	mvf8, r0
    b4e4:	ldrbtmi	fp, [r8], #-2576	; 0xfffff5f0
    b4e8:	blx	ff347582 <mkdtemp@@Base+0xff2f55a6>
    b4ec:	strmi	r4, [r3], -r9, lsr #12
    b4f0:	strbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b4f4:	bcc	fe446d1c <mkdtemp@@Base+0xfe3f4d40>
    b4f8:			; <UNDEFINED> instruction: 0xf0244478
    b4fc:	strbmi	pc, [r9], -r3, asr #23	; <UNPREDICTABLE>
    b500:			; <UNDEFINED> instruction: 0xf8df4683
    b504:	ldrbtmi	r0, [r8], #-1088	; 0xfffffbc0
    b508:	blx	fef475a2 <mkdtemp@@Base+0xfeef55c6>
    b50c:			; <UNDEFINED> instruction: 0x46514632
    b510:			; <UNDEFINED> instruction: 0xf1044603
    b514:	mcr	0, 0, r0, cr9, cr8, {4}
    b518:			; <UNDEFINED> instruction: 0xf0353a10
    b51c:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b520:	mvnshi	pc, r0, asr #32
    b524:	bne	446d8c <mkdtemp@@Base+0x3f4db0>
    b528:	addseq	pc, ip, r4, lsl #2
    b52c:			; <UNDEFINED> instruction: 0xf0354642
    b530:	stmdacs	r0, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b534:	bicshi	pc, sl, r0, asr #32
    b538:	bne	fe446da0 <mkdtemp@@Base+0xfe3f4dc4>
    b53c:	adceq	pc, r4, r4, lsl #2
    b540:			; <UNDEFINED> instruction: 0xf035463a
    b544:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b548:	bichi	pc, r4, r0, asr #32
    b54c:	rsbspl	pc, r4, r4, lsl #12
    b550:	ldrbmi	r4, [r9], -sl, lsr #12
    b554:			; <UNDEFINED> instruction: 0xff9ef035
    b558:			; <UNDEFINED> instruction: 0xf0402800
    b55c:			; <UNDEFINED> instruction: 0xf60481af
    b560:			; <UNDEFINED> instruction: 0x462a5078
    b564:			; <UNDEFINED> instruction: 0xf0354659
    b568:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b56c:	orrshi	pc, sl, r0, asr #32
    b570:	bne	446ddc <mkdtemp@@Base+0x3f4e00>
    b574:	adceq	pc, r8, r4, lsl #2
    b578:			; <UNDEFINED> instruction: 0xf035464a
    b57c:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b580:	bichi	pc, ip, r0, asr #32
    b584:			; <UNDEFINED> instruction: 0xf7fa4630
    b588:			; <UNDEFINED> instruction: 0x4640e9be
    b58c:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b590:			; <UNDEFINED> instruction: 0xf7fa4638
    b594:			; <UNDEFINED> instruction: 0x4628e9b8
    b598:	ldmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b59c:			; <UNDEFINED> instruction: 0xf7fa4648
    b5a0:			; <UNDEFINED> instruction: 0x4650e9b2
    b5a4:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b5a8:	beq	446e10 <mkdtemp@@Base+0x3f4e34>
    b5ac:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b5b0:	beq	fe446e18 <mkdtemp@@Base+0xfe3f4e3c>
    b5b4:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b5b8:	vnmla.f64	d4, d25, d19
    b5bc:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    b5c0:	andlt	pc, r0, r3, asr #17
    b5c4:	ldmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b5c8:	blpl	fef49920 <mkdtemp@@Base+0xfeef7944>
    b5cc:			; <UNDEFINED> instruction: 0xf0002d00
    b5d0:	ldmibmi	lr, {r2, r7, pc}^
    b5d4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b5d8:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5dc:	rsbsle	r2, ip, r0, lsl #16
    b5e0:	blpl	ff149938 <mkdtemp@@Base+0xff0f795c>
    b5e4:	rsbsle	r2, r1, r0, lsl #26
    b5e8:			; <UNDEFINED> instruction: 0x462849d9
    b5ec:			; <UNDEFINED> instruction: 0xf7fa4479
    b5f0:	stmdacs	r0, {r2, r3, r6, r8, fp, sp, lr, pc}
    b5f4:			; <UNDEFINED> instruction: 0xf8d4d06a
    b5f8:	stccs	0, cr5, [r0, #-720]	; 0xfffffd30
    b5fc:	ldmibmi	r5, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
    b600:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b604:	stmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b608:	subsle	r2, r8, r0, lsl #16
    b60c:	blpl	fe749964 <mkdtemp@@Base+0xfe6f7988>
    b610:	suble	r2, sp, r0, lsl #26
    b614:			; <UNDEFINED> instruction: 0x462849d0
    b618:			; <UNDEFINED> instruction: 0xf7fa4479
    b61c:	stmdacs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
    b620:			; <UNDEFINED> instruction: 0xf8d4d046
    b624:	stccs	13, cr5, [r0, #-416]	; 0xfffffe60
    b628:	stmibmi	ip, {r0, r1, r3, r4, r5, ip, lr, pc}^
    b62c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b630:	stmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b634:			; <UNDEFINED> instruction: 0xf8d4b3a8
    b638:	cmplt	sp, #212, 2	; 0x35
    b63c:	strtmi	r4, [r8], -r8, asr #19
    b640:			; <UNDEFINED> instruction: 0xf7fa4479
    b644:			; <UNDEFINED> instruction: 0xb328e922
    b648:	ldrsbpl	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
    b64c:	stmibmi	r5, {r0, r2, r3, r4, r6, r7, r8, ip, sp, pc}^
    b650:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b654:	ldmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b658:			; <UNDEFINED> instruction: 0xf8d4b1a8
    b65c:	cmnlt	sp, r0, lsl #27
    b660:	strtmi	r4, [r8], -r1, asr #19
    b664:			; <UNDEFINED> instruction: 0xf7fb4479
    b668:	ldmdblt	r8!, {r1, r2, r6, fp, sp, lr, pc}
    b66c:	stccc	8, cr15, [r4, #848]	; 0x350
    b670:			; <UNDEFINED> instruction: 0xf8d4b923
    b674:	mcrcs	13, 0, r6, cr0, cr12, {3}
    b678:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    b67c:	ldc	0, cr11, [sp], #12
    b680:	pop	{r2, r8, r9, fp, pc}
    b684:	qsub8mi	r8, r8, r0
    b688:	ldmdb	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b68c:			; <UNDEFINED> instruction: 0xf8c42300
    b690:	ubfx	r3, r8, #3, #3
    b694:			; <UNDEFINED> instruction: 0xf7fa4628
    b698:	movwcs	lr, #2358	; 0x936
    b69c:	bicscc	pc, r4, r4, asr #17
    b6a0:			; <UNDEFINED> instruction: 0x4628e7d2
    b6a4:	stmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6a8:			; <UNDEFINED> instruction: 0xf8c42300
    b6ac:	strb	r3, [r2, r8, ror #26]
    b6b0:			; <UNDEFINED> instruction: 0xf7fa4628
    b6b4:	movwcs	lr, #2344	; 0x928
    b6b8:	blcc	fe7499d0 <mkdtemp@@Base+0xfe6f79f4>
    b6bc:			; <UNDEFINED> instruction: 0x4628e7b1
    b6c0:	stmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6c4:			; <UNDEFINED> instruction: 0xf8c42300
    b6c8:			; <UNDEFINED> instruction: 0xe79f30b4
    b6cc:			; <UNDEFINED> instruction: 0xf7fa4628
    b6d0:	movwcs	lr, #2330	; 0x91a
    b6d4:	blcc	ff1499ec <mkdtemp@@Base+0xff0f7a10>
    b6d8:	strtmi	lr, [r8], -sp, lsl #15
    b6dc:	ldmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6e0:			; <UNDEFINED> instruction: 0xf8c42300
    b6e4:			; <UNDEFINED> instruction: 0xe77b3bbc
    b6e8:	movwcs	r4, #6304	; 0x18a0
    b6ec:	smlalbtcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    b6f0:			; <UNDEFINED> instruction: 0xf02a4478
    b6f4:			; <UNDEFINED> instruction: 0xf8d4f9cf
    b6f8:	stfnee	f5, [fp], #-272	; 0xfffffef0
    b6fc:	smlalbtcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    b700:			; <UNDEFINED> instruction: 0xf8c43552
    b704:	ldmmi	sl, {r3, r6, r8}
    b708:			; <UNDEFINED> instruction: 0xf02a4478
    b70c:			; <UNDEFINED> instruction: 0xf844f9c3
    b710:	ldrb	r0, [r7, #37]!	; 0x25
    b714:	movwcs	r4, #6295	; 0x1897
    b718:	sbccc	pc, r0, r4, asr #17
    b71c:			; <UNDEFINED> instruction: 0xf02a4478
    b720:			; <UNDEFINED> instruction: 0xf8d4f9b9
    b724:	stclne	0, cr5, [fp], #-768	; 0xfffffd00
    b728:	sbccc	pc, r0, r4, asr #17
    b72c:	streq	lr, [r5, #2820]	; 0xb04
    b730:	sbceq	pc, r4, r4, asr #17
    b734:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
    b738:			; <UNDEFINED> instruction: 0xf9acf02a
    b73c:	sbceq	pc, r4, r5, asr #17
    b740:	stmibmi	lr, {r2, r4, r6, r7, r8, sl, sp, lr, pc}
    b744:	bmi	fe39cfcc <mkdtemp@@Base+0xfe34aff0>
    b748:	movwls	r4, #5241	; 0x1479
    b74c:	tstls	r0, sl, ror r4
    b750:	blx	fe349756 <mkdtemp@@Base+0xfe2f777a>
    b754:	ldmib	sp, {r0, r1, r3, r7, r9, fp, lr}^
    b758:	strtmi	r1, [r0], -r0, lsl #6
    b75c:			; <UNDEFINED> instruction: 0xf7ff447a
    b760:	bmi	fe28a57c <mkdtemp@@Base+0xfe2385a0>
    b764:	movwne	lr, #2525	; 0x9dd
    b768:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    b76c:	blx	1fc9772 <mkdtemp@@Base+0x1f77796>
    b770:	ldmib	sp, {r1, r2, r7, r9, fp, lr}^
    b774:	strtmi	r1, [r0], -r0, lsl #6
    b778:			; <UNDEFINED> instruction: 0xf7ff447a
    b77c:	bmi	fe14a560 <mkdtemp@@Base+0xfe0f8584>
    b780:	movwne	lr, #2525	; 0x9dd
    b784:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    b788:	blx	1c4978e <mkdtemp@@Base+0x1bf77b2>
    b78c:	ldmib	sp, {r0, r7, r9, fp, lr}^
    b790:	strtmi	r1, [r0], -r0, lsl #6
    b794:			; <UNDEFINED> instruction: 0xf7ff447a
    b798:	bmi	200a544 <mkdtemp@@Base+0x1fb8568>
    b79c:	movwne	lr, #2525	; 0x9dd
    b7a0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    b7a4:	blx	18c97aa <mkdtemp@@Base+0x18777ce>
    b7a8:	blmi	1f44e00 <mkdtemp@@Base+0x1ef2e24>
    b7ac:			; <UNDEFINED> instruction: 0x61a3447b
    b7b0:			; <UNDEFINED> instruction: 0xf8d4e50a
    b7b4:	blcs	1a4fc <__read_chk@plt+0x13a98>
    b7b8:	strcs	sp, [r0, #-3370]	; 0xfffff2d6
    b7bc:	blcc	1549b14 <mkdtemp@@Base+0x14f7b38>
    b7c0:	ldmibpl	r8, {r1, r2, r3, r5, r6, r8}
    b7c4:	ldm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7c8:	blcc	1549b20 <mkdtemp@@Base+0x14f7b44>
    b7cc:	ldmvs	r8, {r0, r1, r4, r5, sl, lr}
    b7d0:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7d4:	blcc	1549b2c <mkdtemp@@Base+0x14f7b50>
    b7d8:	ldmvs	r8, {r0, r1, r4, r5, sl, lr}^
    b7dc:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7e0:	blcc	1549b38 <mkdtemp@@Base+0x14f7b5c>
    b7e4:	ldmdbvs	r0!, {r1, r2, r3, r4, sl, lr}^
    b7e8:	stm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7ec:	tstcs	r1, r8, lsr #12
    b7f0:	ldc2	0, cr15, [r0, #288]	; 0x120
    b7f4:	blcc	1449b4c <mkdtemp@@Base+0x13f7b70>
    b7f8:			; <UNDEFINED> instruction: 0x46054298
    b7fc:	blcs	4277c <error@@Base+0x13278>
    b800:			; <UNDEFINED> instruction: 0xf8d4dd06
    b804:			; <UNDEFINED> instruction: 0xf7fa0b54
    b808:	movwcs	lr, #2174	; 0x87e
    b80c:	blcc	1549b24 <mkdtemp@@Base+0x14f7b48>
    b810:	blcc	1649b68 <mkdtemp@@Base+0x15f7b8c>
    b814:			; <UNDEFINED> instruction: 0xf8c42500
    b818:	adcmi	r5, fp, #80, 22	; 0x14000
    b81c:			; <UNDEFINED> instruction: 0xf8d4dd29
    b820:	cmneq	lr, ip, asr fp
    b824:			; <UNDEFINED> instruction: 0xf7fa5998
    b828:			; <UNDEFINED> instruction: 0xf8d4e86e
    b82c:	ldrtmi	r3, [r3], #-2908	; 0xfffff4a4
    b830:			; <UNDEFINED> instruction: 0xf7fa6898
    b834:			; <UNDEFINED> instruction: 0xf8d4e868
    b838:	ldrtmi	r3, [r3], #-2908	; 0xfffff4a4
    b83c:			; <UNDEFINED> instruction: 0xf7fa68d8
    b840:			; <UNDEFINED> instruction: 0xf8d4e862
    b844:	ldrmi	r3, [lr], #-2908	; 0xfffff4a4
    b848:			; <UNDEFINED> instruction: 0xf7fa6970
    b84c:			; <UNDEFINED> instruction: 0x4628e85c
    b850:			; <UNDEFINED> instruction: 0xf0482101
    b854:			; <UNDEFINED> instruction: 0xf8d4fd5f
    b858:	addsmi	r3, r8, #88, 22	; 0x16000
    b85c:	blle	ff79d078 <mkdtemp@@Base+0xff74b09c>
    b860:	vstrle	d2, [r6, #-0]
    b864:	bleq	1749bbc <mkdtemp@@Base+0x16f7be0>
    b868:	stmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b86c:			; <UNDEFINED> instruction: 0xf8c42300
    b870:	movwcs	r3, #2908	; 0xb5c
    b874:	blcc	1649b8c <mkdtemp@@Base+0x15f7bb0>
    b878:	blcc	fec49b90 <mkdtemp@@Base+0xfebf7bb4>
    b87c:	stmdami	r8, {r5, r7, sl, sp, lr, pc}^
    b880:			; <UNDEFINED> instruction: 0xf7fb4478
    b884:	strvs	lr, [r0, #-2250]!	; 0xfffff736
    b888:	stmdami	r6, {r2, r4, r6, r7, sl, sp, lr, pc}^
    b88c:			; <UNDEFINED> instruction: 0xf02a4478
    b890:			; <UNDEFINED> instruction: 0xf8c4f901
    b894:	ldrb	r0, [r8, #472]!	; 0x1d8
    b898:			; <UNDEFINED> instruction: 0xf7fa4628
    b89c:			; <UNDEFINED> instruction: 0xf8c4e834
    b8a0:	strbt	r6, [fp], r0, lsl #27
    b8a4:			; <UNDEFINED> instruction: 0xf804f012
    b8a8:	bmi	101ddac <mkdtemp@@Base+0xfcbdd0>
    b8ac:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b8b0:	strmi	r3, [r3], -ip, lsr #2
    b8b4:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    b8b8:	blx	15c7948 <mkdtemp@@Base+0x157596c>
    b8bc:			; <UNDEFINED> instruction: 0xfff8f011
    b8c0:	bmi	f5ddb8 <mkdtemp@@Base+0xf0bddc>
    b8c4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b8c8:	strmi	r3, [r3], -ip, lsr #2
    b8cc:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    b8d0:	blx	12c7960 <mkdtemp@@Base+0x1275984>
    b8d4:			; <UNDEFINED> instruction: 0xffecf011
    b8d8:	bmi	e9ddc4 <mkdtemp@@Base+0xe4bde8>
    b8dc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b8e0:	strmi	r3, [r3], -ip, lsr #2
    b8e4:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    b8e8:	blx	fc7978 <mkdtemp@@Base+0xf7599c>
    b8ec:			; <UNDEFINED> instruction: 0xffe0f011
    b8f0:	bmi	ddddd0 <mkdtemp@@Base+0xd8bdf4>
    b8f4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b8f8:	strmi	r3, [r3], -ip, lsr #2
    b8fc:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    b900:	blx	cc7990 <mkdtemp@@Base+0xc759b4>
    b904:			; <UNDEFINED> instruction: 0xffd4f011
    b908:	bmi	d1dddc <mkdtemp@@Base+0xccbe00>
    b90c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b910:	strmi	r3, [r3], -ip, lsr #2
    b914:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    b918:	blx	9c79a8 <mkdtemp@@Base+0x9759cc>
    b91c:			; <UNDEFINED> instruction: 0xffc8f011
    b920:	bmi	c5dde8 <mkdtemp@@Base+0xc0be0c>
    b924:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    b928:	strmi	r3, [r3], -ip, lsr #2
    b92c:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    b930:	blx	6c79c0 <mkdtemp@@Base+0x6759e4>
    b934:	andeq	sl, r4, sl, ror ip
    b938:	ldrdeq	sl, [r4], -ip
    b93c:	andeq	sl, r4, r2, lsr #27
    b940:	andeq	sl, r4, r8, ror lr
    b944:	andeq	fp, r4, r2, rrx
    b948:	muleq	r8, lr, r4
    b94c:	ldrdeq	r9, [r4], -lr
    b950:	andeq	r9, r4, r8, asr #5
    b954:			; <UNDEFINED> instruction: 0x000492b2
    b958:	muleq	r4, ip, r2
    b95c:	andeq	r9, r4, r6, lsl #5
    b960:	andeq	r9, r4, r4, ror r2
    b964:	andeq	r9, r4, r2, ror #4
    b968:	andeq	r9, r4, r0, asr r2
    b96c:	andeq	sl, r4, ip, lsl sl
    b970:	andeq	sl, r4, r8, lsl sl
    b974:			; <UNDEFINED> instruction: 0x0004a9b8
    b978:			; <UNDEFINED> instruction: 0x0004a9ba
    b97c:	andeq	sl, r4, r4, lsr #18
    b980:	andeq	sl, r4, r4, lsl r9
    b984:	andeq	sl, r4, r4, lsl r9
    b988:	andeq	sl, r4, r2, lsl r9
    b98c:	andeq	sl, r4, r4, lsl r9
    b990:	andeq	sl, r4, sl, lsl r9
    b994:	andeq	sl, r4, ip, lsl r9
    b998:	andeq	sl, r4, r2, lsr #18
    b99c:	andeq	sl, r4, r4, lsl #17
    b9a0:	andeq	sl, r4, r0, asr #15
    b9a4:	andeq	sl, r4, r8, lsr #17
    b9a8:	andeq	ip, r4, r8, lsl #8
    b9ac:	muleq	r4, sl, sp
    b9b0:	andeq	sl, r4, sl, asr sp
    b9b4:	strdeq	ip, [r4], -r0
    b9b8:	andeq	sl, r4, lr, ror #26
    b9bc:	andeq	sl, r4, r2, asr #26
    b9c0:	ldrdeq	ip, [r4], -r8
    b9c4:	andeq	sl, r4, r6, asr #26
    b9c8:	andeq	sl, r4, sl, lsr #26
    b9cc:	andeq	ip, r4, r0, asr #7
    b9d0:	andeq	sl, r4, r6, lsr #26
    b9d4:	andeq	sl, r4, r2, lsl sp
    b9d8:	andeq	ip, r4, r8, lsr #7
    b9dc:	strdeq	sl, [r4], -sl	; <UNPREDICTABLE>
    b9e0:	strdeq	sl, [r4], -sl	; <UNPREDICTABLE>
    b9e4:	muleq	r4, r0, r3
    b9e8:	andeq	sl, r4, r6, lsr sp
    b9ec:	andeq	sl, r4, r2, ror #25
    b9f0:	svcmi	0x00f0e92d
    b9f4:	stclmi	0, cr11, [r4, #572]!	; 0x23c
    b9f8:	stmib	sp, {r1, r4, r7, r9, sl, lr}^
    b9fc:	svcge	0x0005a302
    ba00:	ldrbtmi	r4, [sp], #-3042	; 0xfffff41e
    ba04:	eorcs	r4, r0, #12, 12	; 0xc00000
    ba08:	strmi	r2, [r0], r0, lsl #2
    ba0c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ba10:			; <UNDEFINED> instruction: 0xf04f930d
    ba14:			; <UNDEFINED> instruction: 0xf7fa0300
    ba18:			; <UNDEFINED> instruction: 0x2100e9be
    ba1c:	ldrtmi	r2, [r8], -r0, lsr #4
    ba20:	ldmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba24:			; <UNDEFINED> instruction: 0xf02a4620
    ba28:			; <UNDEFINED> instruction: 0x4604f835
    ba2c:			; <UNDEFINED> instruction: 0xf7fa9001
    ba30:	strtmi	lr, [r3], -r2, asr #25
    ba34:			; <UNDEFINED> instruction: 0xf8936801
    ba38:	ldrmi	sl, [sp], -r0
    ba3c:			; <UNDEFINED> instruction: 0xf8313301
    ba40:			; <UNDEFINED> instruction: 0xf414401a
    ba44:	mvnsle	r5, r0, lsl #8
    ba48:	mcrcs	6, 0, r4, cr0, cr6, {2}
    ba4c:	cdpcs	0, 5, cr13, cr11, cr9, {3}
    ba50:	ssatmi	fp, #10, ip, lsl #30
    ba54:	beq	47b98 <error@@Base+0x18694>
    ba58:	cdpcs	0, 3, cr13, cr10, cr15, {3}
    ba5c:			; <UNDEFINED> instruction: 0xf10946cb
    ba60:	rsble	r0, r5, r1, lsl #18
    ba64:	suble	r2, sp, ip, asr lr
    ba68:	svclt	0x00082e2f
    ba6c:	beq	87bb0 <mkdtemp@@Base+0x35bd4>
    ba70:	mulvs	r0, r9, r8
    ba74:	mvnsle	r2, r0, lsl #28
    ba78:			; <UNDEFINED> instruction: 0x464d603d
    ba7c:	andge	pc, r4, r7, asr #17
    ba80:	mulvs	r1, fp, r8
    ba84:	tstcs	r1, r0, lsr #12
    ba88:	mcrr2	0, 4, pc, r4, cr8	; <UNPREDICTABLE>
    ba8c:	stmdacs	r4, {r3, r8, r9, sl, ip, sp}
    ba90:	bicsle	r4, sl, r4, lsl #12
    ba94:			; <UNDEFINED> instruction: 0xf0002e00
    ba98:	stmdals	r1, {r1, r3, r4, r5, r6, r7, pc}
    ba9c:			; <UNDEFINED> instruction: 0xf7f92400
    baa0:	blls	c7770 <mkdtemp@@Base+0x75794>
    baa4:	cmnle	pc, r0, lsl #22
    baa8:			; <UNDEFINED> instruction: 0x3014f8d8
    baac:	ldrdpl	pc, [ip], -r8
    bab0:			; <UNDEFINED> instruction: 0xf0002b00
    bab4:			; <UNDEFINED> instruction: 0xf8d88112
    bab8:	blcs	17ad0 <__read_chk@plt+0x1106c>
    babc:	addhi	pc, ip, r0, asr #5
    bac0:	tstmi	r3, #12288	; 0x3000
    bac4:			; <UNDEFINED> instruction: 0xb12dd062
    bac8:			; <UNDEFINED> instruction: 0xf7fa4628
    bacc:			; <UNDEFINED> instruction: 0xf5b0ed56
    bad0:	ldmdale	fp, {r7, r8, r9, sl, fp, sp, lr}^
    bad4:			; <UNDEFINED> instruction: 0x0014f8d8
    bad8:			; <UNDEFINED> instruction: 0xf7fab118
    badc:	stmdacs	fp!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}^
    bae0:			; <UNDEFINED> instruction: 0xf8d8d854
    bae4:			; <UNDEFINED> instruction: 0xb1200000
    bae8:	stcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    baec:	svcvs	0x0080f5b0
    baf0:			; <UNDEFINED> instruction: 0xf8d8d84c
    baf4:	stmdacs	r0, {r3}
    baf8:			; <UNDEFINED> instruction: 0xf7fad061
    bafc:	stmdacs	fp!, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    bb00:	sub	sp, r3, sp, asr r9
    bb04:			; <UNDEFINED> instruction: 0xf7fa4648
    bb08:			; <UNDEFINED> instruction: 0x4649ed38
    bb0c:	ldrbmi	r1, [r8], -r2, asr #24
    bb10:	ldmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bb14:	stccc	8, cr15, [r1], {25}
    bb18:			; <UNDEFINED> instruction: 0xd1a92b00
    bb1c:	blcs	29bd0 <__read_chk@plt+0x2316c>
    bb20:	mcrne	1, 3, sp, cr3, cr11, {5}
    bb24:	ldmle	r8!, {r1, r8, r9, fp, sp}
    bb28:			; <UNDEFINED> instruction: 0xf003e8df
    bb2c:	addseq	r5, r4, r8, ror ip
    bb30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bb34:	andcc	pc, r0, fp, lsl #17
    bb38:	stmdavc	fp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    bb3c:	blcs	1752ce4 <mkdtemp@@Base+0x1700d08>
    bb40:	blcs	3b7a8 <error@@Base+0xc2a4>
    bb44:	svclt	0x00144602
    bb48:	tstcs	r0, r1, lsl #2
    bb4c:	tstcs	r0, r9
    bb50:			; <UNDEFINED> instruction: 0xf8122b2f
    bb54:	svclt	0x00083f01
    bb58:	blcs	1753f64 <mkdtemp@@Base+0x1701f88>
    bb5c:	blcs	3b7c4 <error@@Base+0xc2c0>
    bb60:	blcs	1780340 <mkdtemp@@Base+0x172e364>
    bb64:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, lr, pc}^
    bb68:	svclt	0x00182e3a
    bb6c:	svclt	0x00142e00
    bb70:	movwcs	r2, #769	; 0x301
    bb74:	ldfnep	f5, [r5], {145}	; 0x91
    bb78:	tstlt	r6, r3, lsl r0
    bb7c:	ldcne	8, cr7, [r5], {150}	; 0x96
    bb80:	stmib	r7, {r0, r1, r4, r6, ip, sp, lr}^
    bb84:	ldrb	r0, [sp, -r0, lsl #2]!
    bb88:	ldrdpl	pc, [ip], -r8
    bb8c:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    bb90:	mrc	7, 5, APSR_nzcv, cr8, cr9, {7}
    bb94:			; <UNDEFINED> instruction: 0x0014f8d8
    bb98:	andpl	pc, ip, r8, asr #17
    bb9c:			; <UNDEFINED> instruction: 0xf7f9462c
    bba0:			; <UNDEFINED> instruction: 0xf8d8eeb2
    bba4:			; <UNDEFINED> instruction: 0xf8c80000
    bba8:			; <UNDEFINED> instruction: 0xf7f95014
    bbac:			; <UNDEFINED> instruction: 0xf8d8eeac
    bbb0:			; <UNDEFINED> instruction: 0xf8c80008
    bbb4:			; <UNDEFINED> instruction: 0xf7f95000
    bbb8:			; <UNDEFINED> instruction: 0xf8c8eea6
    bbbc:	bmi	1d1fbe4 <mkdtemp@@Base+0x1ccdc08>
    bbc0:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
    bbc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bbc8:	subsmi	r9, sl, sp, lsl #22
    bbcc:	sbcshi	pc, r9, r0, asr #32
    bbd0:	andlt	r4, pc, r0, lsr #12
    bbd4:	svchi	0x00f0e8bd
    bbd8:	ldrdcc	pc, [r8], -r8
    bbdc:			; <UNDEFINED> instruction: 0xf47f2b00
    bbe0:			; <UNDEFINED> instruction: 0xe7d3af72
    bbe4:	bls	232804 <mkdtemp@@Base+0x1e0828>
    bbe8:	stcls	8, cr9, [r7, #-20]	; 0xffffffec
    bbec:			; <UNDEFINED> instruction: 0xf0002b00
    bbf0:	bcs	2be08 <__read_chk@plt+0x253a4>
    bbf4:	adchi	pc, sp, r0, asr #32
    bbf8:			; <UNDEFINED> instruction: 0xff4cf029
    bbfc:	strtmi	r4, [r8], -r3, lsl #12
    bc00:	andcc	pc, r0, r8, asr #17
    bc04:			; <UNDEFINED> instruction: 0xf976f02b
    bc08:	stmdami	r2!, {r0, r1, r9, sl, lr}^
    bc0c:	andcc	pc, r4, r8, asr #17
    bc10:			; <UNDEFINED> instruction: 0xf0294478
    bc14:			; <UNDEFINED> instruction: 0xf8c8ff3f
    bc18:	ands	r0, r1, ip
    bc1c:	movweq	lr, #23005	; 0x59dd
    bc20:	rsbsle	r2, ip, r0, lsl #22
    bc24:			; <UNDEFINED> instruction: 0xff36f029
    bc28:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    bc2c:	andcc	pc, r4, r8, asr #17
    bc30:	andeq	pc, r8, r8, asr #17
    bc34:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    bc38:			; <UNDEFINED> instruction: 0xff2cf029
    bc3c:	andeq	pc, ip, r8, asr #17
    bc40:			; <UNDEFINED> instruction: 0xf7f99801
    bc44:	blls	c75cc <mkdtemp@@Base+0x755f0>
    bc48:			; <UNDEFINED> instruction: 0xf43f2b00
    bc4c:			; <UNDEFINED> instruction: 0xf8d8af2d
    bc50:	ldr	r5, [r0, -ip]!
    bc54:	movweq	lr, #23005	; 0x59dd
    bc58:	stcls	14, cr9, [r9, #-28]	; 0xffffffe4
    bc5c:			; <UNDEFINED> instruction: 0xf0402b00
    bc60:	blls	2abe84 <mkdtemp@@Base+0x259ea8>
    bc64:	cmnle	r1, r0, lsl #22
    bc68:	andcc	pc, r0, r8, asr #17
    bc6c:			; <UNDEFINED> instruction: 0xf942f02b
    bc70:	ldrtmi	r4, [r0], -r3, lsl #12
    bc74:	andcc	pc, r4, r8, asr #17
    bc78:			; <UNDEFINED> instruction: 0xff0cf029
    bc7c:	strtmi	r4, [r8], -r3, lsl #12
    bc80:	andcc	pc, ip, r8, asr #17
    bc84:			; <UNDEFINED> instruction: 0xf936f02b
    bc88:	andseq	pc, r0, r8, asr #17
    bc8c:	stmdals	r5, {r0, r1, r4, sp, lr, pc}
    bc90:			; <UNDEFINED> instruction: 0xff00f029
    bc94:	andeq	pc, r0, r8, asr #17
    bc98:			; <UNDEFINED> instruction: 0xf02b9807
    bc9c:			; <UNDEFINED> instruction: 0xf8c8f92b
    bca0:	stmdals	r9, {r2}
    bca4:	cdp2	0, 15, cr15, cr6, cr9, {1}
    bca8:	andeq	pc, ip, r8, asr #17
    bcac:			; <UNDEFINED> instruction: 0xf02b980b
    bcb0:			; <UNDEFINED> instruction: 0xf8c8f921
    bcb4:	stmdals	r1, {r4}
    bcb8:	mcr	7, 1, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    bcbc:	blcs	328cc <error@@Base+0x33c8>
    bcc0:	svcge	0x0062f47f
    bcc4:	movwpl	lr, #14808	; 0x39d8
    bcc8:			; <UNDEFINED> instruction: 0xf73f2b00
    bccc:			; <UNDEFINED> instruction: 0xf8d8aef4
    bcd0:	blcs	17d28 <__read_chk@plt+0x112c4>
    bcd4:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    bcd8:			; <UNDEFINED> instruction: 0xf8d8e758
    bcdc:	blcs	17d04 <__read_chk@plt+0x112a0>
    bce0:	svcge	0x0054f43f
    bce4:			; <UNDEFINED> instruction: 0x3010f8d8
    bce8:			; <UNDEFINED> instruction: 0xf77f2b00
    bcec:			; <UNDEFINED> instruction: 0xf8d8af4f
    bcf0:	blcs	17d08 <__read_chk@plt+0x112a4>
    bcf4:	mcrge	6, 7, pc, cr4, cr15, {5}	; <UNPREDICTABLE>
    bcf8:	bcs	45894 <error@@Base+0x16390>
    bcfc:	svcge	0x007cf43f
    bd00:	andcc	pc, r0, r8, asr #17
    bd04:			; <UNDEFINED> instruction: 0xf8f6f02b
    bd08:	strtmi	r4, [r8], -r3, lsl #12
    bd0c:	andcc	pc, r4, r8, asr #17
    bd10:	cdp2	0, 12, cr15, cr0, cr9, {1}
    bd14:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    bd18:	andcc	lr, r4, r8, asr #19
    bd1c:			; <UNDEFINED> instruction: 0xf8c8e790
    bd20:			; <UNDEFINED> instruction: 0xf02b3000
    bd24:			; <UNDEFINED> instruction: 0xf8c8f8e7
    bd28:	str	r0, [r3, r4]
    bd2c:	cdp2	0, 11, cr15, cr2, cr9, {1}
    bd30:	ldrtmi	r4, [r0], -r3, lsl #12
    bd34:	andcc	pc, r0, r8, asr #17
    bd38:			; <UNDEFINED> instruction: 0xf8dcf02b
    bd3c:	strtmi	r4, [r8], -r3, lsl #12
    bd40:	andcc	pc, r4, r8, asr #17
    bd44:	cdp2	0, 10, cr15, cr6, cr9, {1}
    bd48:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    bd4c:	andcc	lr, r4, r8, asr #19
    bd50:			; <UNDEFINED> instruction: 0xf029e7b1
    bd54:			; <UNDEFINED> instruction: 0xf06ffe9f
    bd58:			; <UNDEFINED> instruction: 0xf8c80601
    bd5c:	strmi	r6, [r3], -r4
    bd60:			; <UNDEFINED> instruction: 0xf8c84628
    bd64:			; <UNDEFINED> instruction: 0xf0293008
    bd68:	stmib	r8, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    bd6c:	strb	r6, [r7, -r4]!
    bd70:	cdp2	0, 9, cr15, cr0, cr9, {1}
    bd74:	ldrtmi	r4, [r0], -r3, lsl #12
    bd78:	andcc	pc, r8, r8, asr #17
    bd7c:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    bd80:			; <UNDEFINED> instruction: 0xf7fae778
    bd84:	svclt	0x0000ea44
    bd88:	andeq	r9, r8, lr, ror lr
    bd8c:	andeq	r0, r0, ip, asr r6
    bd90:			; <UNDEFINED> instruction: 0x00089cbe
    bd94:	andeq	sl, r4, ip, lsl r3
    bd98:	strdeq	sl, [r4], -r6
    bd9c:	svcmi	0x00f0e92d
    bda0:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    bda4:	stmdami	sp!, {r1, r8, r9, fp, pc}^
    bda8:	ldrbtmi	r4, [r8], #-2925	; 0xfffff493
    bdac:	smlabbls	r3, fp, r0, fp
    bdb0:	ldrsbtne	pc, [r4], r1	; <UNPREDICTABLE>
    bdb4:			; <UNDEFINED> instruction: 0xf04f58c3
    bdb8:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    bdbc:			; <UNDEFINED> instruction: 0xf04f9309
    bdc0:	movwcs	r0, #768	; 0x300
    bdc4:	stmib	sp, {r0, r1, r2, ip, pc}^
    bdc8:	stmdbcs	r0, {r0, r2, r8, r9, ip, sp}
    bdcc:	addshi	pc, ip, r0
    bdd0:	strbmi	r9, [r8], -r2, lsl #6
    bdd4:	ldrdge	pc, [ip, pc]
    bdd8:	cdp2	0, 5, cr15, cr12, cr9, {1}
    bddc:			; <UNDEFINED> instruction: 0xf8df4b62
    bde0:	ldrbtmi	fp, [sl], #396	; 0x18c
    bde4:	mcrls	4, 0, r4, cr2, cr11, {3}
    bde8:	mcr	4, 0, r4, cr8, cr11, {7}
    bdec:			; <UNDEFINED> instruction: 0x46053a10
    bdf0:			; <UNDEFINED> instruction: 0x46484651
    bdf4:	stcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    bdf8:			; <UNDEFINED> instruction: 0xf0002800
    bdfc:	smlawbcs	ip, fp, r0, r8
    be00:			; <UNDEFINED> instruction: 0xf7fa4628
    be04:			; <UNDEFINED> instruction: 0x462ced30
    be08:			; <UNDEFINED> instruction: 0x4604b118
    be0c:			; <UNDEFINED> instruction: 0xf8042300
    be10:	vmlacs.f64	d3, d0, d1
    be14:	svcge	0x0005d045
    be18:	stmdbge	r8, {r1, r2, r9, sl, fp, sp, pc}
    be1c:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    be20:	ldrtmi	r9, [fp], -r1, lsl #2
    be24:	beq	44768c <mkdtemp@@Base+0x3f56b0>
    be28:			; <UNDEFINED> instruction: 0x46214632
    be2c:	andhi	pc, r0, sp, asr #17
    be30:			; <UNDEFINED> instruction: 0xf914f02d
    be34:	cmnle	r4, r0, lsl #16
    be38:	blcs	32a60 <error@@Base+0x355c>
    be3c:	strbmi	sp, [r3], -r5, asr #2
    be40:			; <UNDEFINED> instruction: 0x4631463a
    be44:			; <UNDEFINED> instruction: 0xf02b4620
    be48:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    be4c:	adcmi	sp, ip, #1073741839	; 0x4000000f
    be50:	streq	pc, [r0], -pc, asr #32
    be54:	blls	c058c <mkdtemp@@Base+0x6e5b0>
    be58:	mcrrmi	3, 0, fp, r5, cr11
    be5c:	ldrbtmi	r4, [ip], #-1608	; 0xfffff9b8
    be60:			; <UNDEFINED> instruction: 0xf7f94621
    be64:	stmdacs	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
    be68:	bls	1bffcc <mkdtemp@@Base+0x16dff0>
    be6c:	stmdbls	r5, {r5, r9, sl, lr}
    be70:	blls	1f2e84 <mkdtemp@@Base+0x1a0ea8>
    be74:	ldclcs	8, cr15, [ip, #-784]!	; 0xfffffcf0
    be78:	stcne	8, cr15, [r0, #784]	; 0x310
    be7c:	stccc	8, cr15, [r4, #784]	; 0x310
    be80:	cdp2	0, 0, cr15, cr8, cr9, {1}
    be84:	stmib	sp, {r2, r3, r5, r8, sp}^
    be88:			; <UNDEFINED> instruction: 0xf8c46605
    be8c:			; <UNDEFINED> instruction: 0x464800b4
    be90:	stcl	7, cr15, [r8], #1000	; 0x3e8
    be94:	svclt	0x00182800
    be98:	strmi	r4, [r7], -r1, lsl #11
    be9c:	strcs	sp, [r0], #-332	; 0xfffffeb4
    bea0:	bge	243efc <mkdtemp@@Base+0x1f1f20>
    bea4:	andls	r4, r1, #53477376	; 0x3300000
    bea8:	ldrtmi	r4, [r2], -r1, lsr #12
    beac:			; <UNDEFINED> instruction: 0x96004658
    beb0:			; <UNDEFINED> instruction: 0xf8d4f02d
    beb4:	blls	23aafc <mkdtemp@@Base+0x1e8b20>
    beb8:	movwcs	fp, #2363	; 0x93b
    bebc:	ldrmi	r4, [sl], -r0, lsr #12
    bec0:			; <UNDEFINED> instruction: 0xf02b4619
    bec4:	stmdacs	r0, {r0, r1, r2, r3, r7, r9, fp, ip, sp, lr, pc}
    bec8:			; <UNDEFINED> instruction: 0xf04fd0c1
    becc:			; <UNDEFINED> instruction: 0x462834ff
    bed0:	ldc	7, cr15, [r8, #-996]	; 0xfffffc1c
    bed4:			; <UNDEFINED> instruction: 0xf7f99806
    bed8:	stmdals	r5, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    bedc:	ldc	7, cr15, [r2, #-996]	; 0xfffffc1c
    bee0:	blmi	7de778 <mkdtemp@@Base+0x78c79c>
    bee4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bee8:	blls	265f58 <mkdtemp@@Base+0x213f7c>
    beec:	teqle	r2, sl, asr r0
    bef0:	andlt	r4, fp, r0, lsr #12
    bef4:	blhi	c71f0 <mkdtemp@@Base+0x75214>
    bef8:	svchi	0x00f0e8bd
    befc:	bicsle	r3, ip, r1
    bf00:	andcc	lr, r1, r3, ror #15
    bf04:			; <UNDEFINED> instruction: 0xe7e0d19b
    bf08:			; <UNDEFINED> instruction: 0xf8d39b03
    bf0c:	cmnlt	fp, r0, lsl #27
    bf10:	ldrb	r9, [lr, -r2, lsl #2]
    bf14:	blcs	32b24 <error@@Base+0x3620>
    bf18:	ldmdami	r7, {r0, r6, r7, ip, lr, pc}
    bf1c:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    bf20:	ldc2	0, cr15, [r8, #164]!	; 0xa4
    bf24:			; <UNDEFINED> instruction: 0xf8c39b03
    bf28:			; <UNDEFINED> instruction: 0xf8c34d84
    bf2c:	strb	r0, [lr, r0, lsl #27]
    bf30:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
    bf34:	strb	r9, [ip, -r2, lsl #6]
    bf38:	ldrtmi	r4, [r4], -r8, asr #12
    bf3c:	stc2	0, cr15, [sl, #164]!	; 0xa4
    bf40:	strbmi	r9, [r9], -r3, lsl #22
    bf44:			; <UNDEFINED> instruction: 0xf8c34680
    bf48:	ldrtmi	r0, [r8], -r8, lsl #27
    bf4c:	blx	548074 <mkdtemp@@Base+0x4f6098>
    bf50:	andvs	pc, r0, r8, lsl #16
    bf54:			; <UNDEFINED> instruction: 0xf7fae7bb
    bf58:	svclt	0x0000e95a
    bf5c:	ldrdeq	r9, [r8], -r6
    bf60:	andeq	r0, r0, ip, asr r6
    bf64:	ldrdeq	r8, [r4], -r2
    bf68:	andeq	sp, r4, r8, asr #13
    bf6c:	andeq	sp, r4, r4, asr #13
    bf70:	andeq	r8, r4, r6, asr sl
    bf74:	muleq	r8, ip, r9
    bf78:	muleq	r4, r6, r9
    bf7c:	svcmi	0x00f0e92d
    bf80:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    bf84:	strmi	r8, [r4], -r4, lsl #22
    bf88:	mrrccs	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    bf8c:			; <UNDEFINED> instruction: 0xf6ad447a
    bf90:			; <UNDEFINED> instruction: 0xf10d1d5c
    bf94:	tstls	r2, #152, 16	; 0x980000
    bf98:	ldmibvs	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf9c:	mcrrcc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    bfa0:			; <UNDEFINED> instruction: 0x96109114
    bfa4:			; <UNDEFINED> instruction: 0xf8dd58d3
    bfa8:	ldmdavs	fp, {r4, r7, r8, fp, ip, sp, lr}
    bfac:	ldmdbcc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
    bfb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bfb4:	ldmibcc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bfb8:			; <UNDEFINED> instruction: 0xf8dd9311
    bfbc:	tstls	r3, #164, 18	; 0x290000
    bfc0:	suble	r2, sl, r0, lsl #28
    bfc4:			; <UNDEFINED> instruction: 0xf8c82300
    bfc8:	ldrtmi	r3, [r8], -r0
    bfcc:	b	ff549fbc <mkdtemp@@Base+0xff4f7fe0>
    bfd0:	stmdacs	r1, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    bfd4:			; <UNDEFINED> instruction: 0xf8dfd014
    bfd8:	bl	1f3030 <mkdtemp@@Base+0x1a1054>
    bfdc:			; <UNDEFINED> instruction: 0xf04f0b00
    bfe0:	ldrbtmi	r0, [r9], #2560	; 0xa00
    bfe4:	cdpcc	0, 0, cr14, cr2, cr4, {0}
    bfe8:	andge	pc, r0, fp, lsl #17
    bfec:			; <UNDEFINED> instruction: 0xd00742b7
    bff0:			; <UNDEFINED> instruction: 0x4648465e
    bff4:	stcne	8, cr15, [r1, #-108]	; 0xffffff94
    bff8:	stcl	7, cr15, [r8], #1000	; 0x3e8
    bffc:	mvnsle	r2, r0, lsl #16
    c000:	eorsvs	sl, r7, r1, lsr #28
    c004:			; <UNDEFINED> instruction: 0xf02a4630
    c008:	strmi	pc, [r1], pc, asr #30
    c00c:	stmdavc	r7, {r3, r7, r8, ip, sp, pc}
    c010:			; <UNDEFINED> instruction: 0xf1a7b34f
    c014:	blx	feecec44 <mkdtemp@@Base+0xfee7cc68>
    c018:	b	140ae4c <mkdtemp@@Base+0x13b8e70>
    c01c:	svccs	0x00001b5b
    c020:			; <UNDEFINED> instruction: 0xf04fbf08
    c024:	svccs	0x00230b01
    c028:	uadd16mi	fp, pc, r4	; <UNPREDICTABLE>
    c02c:	streq	pc, [r1, -fp, asr #32]
    c030:	strcs	fp, [r0, -pc, lsl #6]
    c034:	blcs	fee4a3b8 <mkdtemp@@Base+0xfedf83dc>
    c038:	blcc	feb4a3bc <mkdtemp@@Base+0xfeaf83e0>
    c03c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c040:			; <UNDEFINED> instruction: 0xf8dd681a
    c044:	subsmi	r3, sl, r4, asr r9
    c048:	strthi	pc, [r3], #-65	; 0xffffffbf
    c04c:			; <UNDEFINED> instruction: 0xf60d4638
    c050:	ldc	13, cr1, [sp], #368	; 0x170
    c054:	pop	{r2, r8, r9, fp, pc}
    c058:	movwcs	r8, #8176	; 0x1ff0
    c05c:	subhi	pc, r0, sp, asr #17
    c060:	andcc	pc, r0, r8, asr #17
    c064:			; <UNDEFINED> instruction: 0x4630e7b1
    c068:			; <UNDEFINED> instruction: 0xff1ef02a
    c06c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    c070:	stmdavc	r7, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
    c074:	strbmi	lr, [r8], -sp, asr #15
    c078:	blge	1e4a3fc <mkdtemp@@Base+0x1df8420>
    c07c:			; <UNDEFINED> instruction: 0xf9f2f02c
    c080:	blne	1d4a404 <mkdtemp@@Base+0x1cf8428>
    c084:			; <UNDEFINED> instruction: 0x46bb44fa
    c088:	and	r4, r9, r9, ror r4
    c08c:	tstcs	r1, r8, asr r6
    c090:			; <UNDEFINED> instruction: 0xf940f048
    c094:	eorsne	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    c098:	stmdbcs	r0, {r0, r1, r7, r9, sl, lr}
    c09c:	rschi	pc, r6, r0
    c0a0:			; <UNDEFINED> instruction: 0xf7fa4648
    c0a4:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
    c0a8:			; <UNDEFINED> instruction: 0xf8dfd1f0
    c0ac:			; <UNDEFINED> instruction: 0x46073b50
    c0b0:	bl	dd2a4 <mkdtemp@@Base+0x8b2c8>
    c0b4:			; <UNDEFINED> instruction: 0xf8db0bcb
    c0b8:			; <UNDEFINED> instruction: 0xf1baa004
    c0bc:	vmax.f32	q0, <illegal reg q0.5>, <illegal reg q11.5>
    c0c0:	movwge	r8, #10083	; 0x2763
    c0c4:	eorcs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    c0c8:			; <UNDEFINED> instruction: 0x47184413
    c0cc:	andeq	r1, r0, pc, lsr r4
    c0d0:	strdeq	r0, [r0], -r7
    c0d4:	andeq	r0, r0, pc, ror #24
    c0d8:	andeq	r0, r0, fp, lsr #20
    c0dc:	andeq	r0, r0, r9, asr #19
    c0e0:			; <UNDEFINED> instruction: 0x000009bd
    c0e4:			; <UNDEFINED> instruction: 0x000009b1
    c0e8:	andeq	r0, r0, sp, lsr #19
    c0ec:	andeq	r0, r0, r1, lsr #19
    c0f0:	muleq	r0, r5, r9
    c0f4:	andeq	r0, r0, r9, lsl #19
    c0f8:	andeq	r0, r0, sp, ror r9
    c0fc:	andeq	r1, r0, sp, lsr #6
    c100:	andeq	r1, r0, pc, ror #5
    c104:	andeq	r1, r0, r9, ror #5
    c108:	andeq	r1, r0, fp, lsr #5
    c10c:	andeq	r0, r0, pc, asr #4
    c110:	andeq	r0, r0, pc, asr #4
    c114:	andeq	r0, r0, r3, lsl #18
    c118:	andeq	r1, r0, r3, lsr r3
    c11c:	andeq	r0, r0, sp, lsr r9
    c120:	muleq	r0, r7, r3
    c124:	andeq	r1, r0, r5, asr #6
    c128:	muleq	r0, sp, r3
    c12c:	andeq	r1, r0, fp, lsr r1
    c130:	strdeq	r1, [r0], -r7
    c134:	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    c138:	andeq	r1, r0, r1, ror #1
    c13c:	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    c140:	andeq	r1, r0, fp, lsl #5
    c144:	andeq	r1, r0, fp, ror r2
    c148:	muleq	r0, fp, r2
    c14c:	andeq	r1, r0, fp, asr #1
    c150:	andeq	r1, r0, fp, lsr #1
    c154:	andeq	r1, r0, fp, ror r0
    c158:	andeq	r1, r0, r9, lsr #32
    c15c:	ldrdeq	r0, [r0], -r7
    c160:	andeq	r0, r0, r7, asr #31
    c164:			; <UNDEFINED> instruction: 0x00000fb7
    c168:			; <UNDEFINED> instruction: 0x00000fb1
    c16c:	andeq	r0, r0, fp, lsr #31
    c170:	andeq	r0, r0, pc, asr #4
    c174:	andeq	r0, r0, r3, lsr #31
    c178:	muleq	r0, r3, pc	; <UNPREDICTABLE>
    c17c:	andeq	r0, r0, sp, lsl #31
    c180:	andeq	r0, r0, r5, lsl #31
    c184:	andeq	r1, r0, sp, lsl #4
    c188:	andeq	r1, r0, r5, lsl #4
    c18c:	strdeq	r1, [r0], -r3
    c190:	andeq	r1, r0, r1, ror #3
    c194:	andeq	r1, r0, pc, asr #3
    c198:	andeq	r1, r0, fp, asr r1
    c19c:	andeq	r1, r0, r9, asr #2
    c1a0:	andeq	r1, r0, r3, asr #2
    c1a4:	andeq	r1, r0, r5, asr #4
    c1a8:	andeq	r1, r0, r5, lsr r2
    c1ac:	andeq	r1, r0, r5, lsr #4
    c1b0:	andeq	r1, r0, r5, lsl r2
    c1b4:	andeq	r1, r0, fp, asr r2
    c1b8:	andeq	r1, r0, r5, asr r2
    c1bc:	andeq	r1, r0, fp, ror #4
    c1c0:	andeq	r0, r0, r9, ror r9
    c1c4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    c1c8:	andeq	r0, r0, r1, ror #3
    c1cc:	andeq	r0, r0, r5, lsl #7
    c1d0:	andeq	r0, r0, r7, lsl r3
    c1d4:	andeq	r1, r0, pc, lsr #7
    c1d8:	andeq	r0, r0, pc, asr r7
    c1dc:			; <UNDEFINED> instruction: 0x000005b7
    c1e0:	andeq	r0, r0, r7, lsr #11
    c1e4:	andeq	r0, r0, r7, asr #10
    c1e8:	andeq	r0, r0, r7, lsr r5
    c1ec:	andeq	r0, r0, r7, lsr #10
    c1f0:	andeq	r0, r0, r3, ror #9
    c1f4:	ldrdeq	r0, [r0], -sp
    c1f8:	andeq	r0, r0, sp, asr #9
    c1fc:	muleq	r0, r9, r4
    c200:	andeq	r0, r0, r9, lsl #9
    c204:	andeq	r0, r0, r9, asr #13
    c208:	andeq	r0, r0, fp, ror r6
    c20c:	andeq	r0, r0, fp, ror #12
    c210:	andeq	r0, r0, r5, ror #12
    c214:	andeq	r0, r0, r5, asr r6
    c218:	ldrdeq	r0, [r0], -r3
    c21c:	andeq	r0, r0, r3, asr #11
    c220:			; <UNDEFINED> instruction: 0x000005bd
    c224:	strdeq	r0, [r0], -r5
    c228:	andeq	r0, r0, r5, asr #16
    c22c:	andeq	r0, r0, r1, lsl #16
    c230:	strdeq	r0, [r0], -r5
    c234:	andeq	r0, r0, r3, lsl #9
    c238:	andeq	r0, r0, r7, asr #8
    c23c:	andeq	r0, r0, r7, lsr r4
    c240:	andeq	r0, r0, r9, ror #7
    c244:	andeq	r0, r0, sp, lsl r7
    c248:	andeq	r0, r0, r9, lsl r7
    c24c:	andeq	r0, r0, r3, lsr #14
    c250:			; <UNDEFINED> instruction: 0x000003b7
    c254:	andeq	r0, r0, r1, ror #3
    c258:	andeq	r0, r0, r1, ror #3
    c25c:			; <UNDEFINED> instruction: 0xffffff69
    c260:	andeq	r0, r0, fp, asr #3
    c264:	andeq	r0, r0, pc, ror #30
    c268:	andeq	r0, r0, r9, asr pc
    c26c:	stcne	8, cr15, [ip, #848]	; 0x350
    c270:	andcs	fp, r1, #1073741834	; 0x4000000a
    c274:			; <UNDEFINED> instruction: 0xf0234648
    c278:	stmdacs	r1, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    c27c:			; <UNDEFINED> instruction: 0xf8dfd00b
    c280:	strbmi	r0, [fp], -r0, lsl #19
    c284:			; <UNDEFINED> instruction: 0xf04f9911
    c288:			; <UNDEFINED> instruction: 0xf8dd37ff
    c28c:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    c290:			; <UNDEFINED> instruction: 0xf938f023
    c294:			; <UNDEFINED> instruction: 0xf8dfe6ce
    c298:	strbmi	r0, [fp], -ip, ror #18
    c29c:	smladcs	r0, r1, r9, r9
    c2a0:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c2a4:			; <UNDEFINED> instruction: 0xf0234478
    c2a8:	strb	pc, [r3], r7, asr #19	; <UNPREDICTABLE>
    c2ac:	strcc	pc, [r4], #1540	; 0x604
    c2b0:			; <UNDEFINED> instruction: 0xf02a4630
    c2b4:			; <UNDEFINED> instruction: 0x4605fdf9
    c2b8:			; <UNDEFINED> instruction: 0xf0012800
    c2bc:	stmdavc	r3, {r2, r9, sl, pc}
    c2c0:			; <UNDEFINED> instruction: 0xf0012b00
    c2c4:			; <UNDEFINED> instruction: 0xf8df8600
    c2c8:	ldrbtmi	r1, [r9], #-2368	; 0xfffff6c0
    c2cc:	b	4ca2bc <mkdtemp@@Base+0x4782e0>
    c2d0:			; <UNDEFINED> instruction: 0xf0412800
    c2d4:			; <UNDEFINED> instruction: 0xf10d8188
    c2d8:			; <UNDEFINED> instruction: 0xf04f0b90
    c2dc:			; <UNDEFINED> instruction: 0xf8cb33ff
    c2e0:	blls	4182e8 <mkdtemp@@Base+0x3c630c>
    c2e4:			; <UNDEFINED> instruction: 0xb12b681b
    c2e8:	movwcc	r6, #6179	; 0x1823
    c2ec:			; <UNDEFINED> instruction: 0xf8dbbf04
    c2f0:	eorvs	r3, r3, r0
    c2f4:			; <UNDEFINED> instruction: 0xf02a4630
    c2f8:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    c2fc:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {1}
    c300:	blcs	2a314 <__read_chk@plt+0x238b0>
    c304:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    c308:			; <UNDEFINED> instruction: 0xf8df4603
    c30c:	ldmdbls	r1, {r8, fp}
    c310:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c314:			; <UNDEFINED> instruction: 0xf0214478
    c318:	ldrtmi	pc, [r0], -r7, lsr #26	; <UNPREDICTABLE>
    c31c:	stc2l	0, cr15, [r4, #168]	; 0xa8
    c320:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c324:	ldrhi	pc, [r1, #1]!
    c328:	blcs	2a33c <__read_chk@plt+0x238d8>
    c32c:	strhi	pc, [sp, #1]!
    c330:	ldmdbeq	r0, {r1, r3, r5, r7, r8, ip, sp, lr, pc}
    c334:	svceq	0x0029f1ba
    c338:			; <UNDEFINED> instruction: 0xf989fab9
    c33c:			; <UNDEFINED> instruction: 0xf04fbf0c
    c340:			; <UNDEFINED> instruction: 0xf04f0801
    c344:	b	13ce34c <mkdtemp@@Base+0x137c370>
    c348:	andle	r1, pc, r9, asr r9	; <UNPREDICTABLE>
    c34c:			; <UNDEFINED> instruction: 0xf02a4630
    c350:	eorls	pc, r3, fp, lsr #27
    c354:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    c358:			; <UNDEFINED> instruction: 0xf0412b00
    c35c:			; <UNDEFINED> instruction: 0xf1ba859d
    c360:	svclt	0x00080f10
    c364:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c368:	strhi	pc, [r6, #65]!	; 0x41
    c36c:	strvs	pc, [sl, #1293]!	; 0x50d
    c370:	vst1.8	{d20-d22}, [pc :256], r9
    c374:	strtmi	r7, [r8], -r0, lsl #5
    c378:	blx	1348498 <mkdtemp@@Base+0x12f64bc>
    c37c:	strbmi	sl, [fp], -fp, lsr #30
    c380:	strtmi	r4, [r9], -r2, asr #12
    c384:			; <UNDEFINED> instruction: 0xf7ff4638
    c388:	stmdacs	r0, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    c38c:	strhi	pc, [r6, #1]!
    c390:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    c394:	adcle	r2, sp, r0, lsl #22
    c398:	svceq	0x0010f1ba
    c39c:			; <UNDEFINED> instruction: 0x46204639
    c3a0:	ldrhi	pc, [r8, #1]
    c3a4:	ldc2	7, cr15, [r0], {254}	; 0xfe
    c3a8:	ldrtmi	lr, [r0], -r4, lsr #15
    c3ac:	ldc2l	0, cr15, [ip, #-168]!	; 0xffffff58
    c3b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c3b4:	strhi	pc, [r1, #1]!
    c3b8:	blcs	2a3cc <__read_chk@plt+0x23968>
    c3bc:	ldrhi	pc, [sp, #1]
    c3c0:			; <UNDEFINED> instruction: 0xf92cf035
    c3c4:			; <UNDEFINED> instruction: 0xf0012800
    c3c8:	blls	42da10 <mkdtemp@@Base+0x3dba34>
    c3cc:	blcs	26440 <__read_chk@plt+0x1f9dc>
    c3d0:	stcvs	0, cr13, [r3, #-576]!	; 0xfffffdc0
    c3d4:	orrle	r2, sp, r0, lsl #22
    c3d8:			; <UNDEFINED> instruction: 0xf0294628
    c3dc:	strvs	pc, [r0, #-2907]!	; 0xfffff4a5
    c3e0:			; <UNDEFINED> instruction: 0xf8dfe788
    c3e4:			; <UNDEFINED> instruction: 0xf504582c
    c3e8:	ldrbtmi	r6, [sp], #-1080	; 0xfffffbc8
    c3ec:	strvs	pc, [pc, #1285]!	; c8f9 <__read_chk@plt+0x5e95>
    c3f0:			; <UNDEFINED> instruction: 0xf02a4630
    c3f4:			; <UNDEFINED> instruction: 0x4607fd59
    c3f8:			; <UNDEFINED> instruction: 0xf0012800
    c3fc:	stmdavc	r3, {r1, r4, r7, r8, sl, pc}
    c400:			; <UNDEFINED> instruction: 0xf0012b00
    c404:	stmdavs	r9!, {r1, r2, r3, r7, r8, sl, pc}
    c408:	bleq	fe448844 <mkdtemp@@Base+0xfe3f6868>
    c40c:	mvnscc	pc, #79	; 0x4f
    c410:	andcc	pc, r0, fp, asr #17
    c414:			; <UNDEFINED> instruction: 0xf001b931
    c418:			; <UNDEFINED> instruction: 0xf855b880
    c41c:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip}
    c420:	rsbshi	pc, fp, r1
    c424:			; <UNDEFINED> instruction: 0xf7f94638
    c428:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
    c42c:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    c430:			; <UNDEFINED> instruction: 0xf8cb1c59
    c434:			; <UNDEFINED> instruction: 0xf0013000
    c438:	bls	42c600 <mkdtemp@@Base+0x3da624>
    c43c:	bcs	2648c <__read_chk@plt+0x1fa28>
    c440:	svcge	0x0058f43f
    c444:	andcc	r6, r1, #2228224	; 0x220000
    c448:	svcge	0x0054f47f
    c44c:	ldrb	r6, [r1, -r3, lsr #32]
    c450:	strcc	pc, [r8], #1540	; 0x604
    c454:	ldrtmi	sl, [r0], -r4, lsr #26
    c458:	stc2	0, cr15, [r6, #-168]!	; 0xffffff58
    c45c:			; <UNDEFINED> instruction: 0xf02c4629
    c460:			; <UNDEFINED> instruction: 0x4603ff13
    c464:	stmdacs	r0, {r0, r1, r2, r5, ip, pc}
    c468:	bicshi	pc, r6, #65	; 0x41
    c46c:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    c470:			; <UNDEFINED> instruction: 0xf43f2b00
    c474:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    c478:			; <UNDEFINED> instruction: 0xf47f3301
    c47c:	stmdavs	fp!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    c480:			; <UNDEFINED> instruction: 0xf504e7e4
    c484:	ldrtmi	r7, [r0], -ip, ror #9
    c488:	stc2	0, cr15, [lr, #-168]	; 0xffffff58
    c48c:			; <UNDEFINED> instruction: 0xf0012800
    c490:	stmdavc	r3, {r2, r4, r5, r8, sl, pc}
    c494:			; <UNDEFINED> instruction: 0xf0012b00
    c498:	blls	42d960 <mkdtemp@@Base+0x3db984>
    c49c:	blcs	26510 <__read_chk@plt+0x1faac>
    c4a0:	svcge	0x0028f43f
    c4a4:	blcs	26538 <__read_chk@plt+0x1fad4>
    c4a8:	svcge	0x0024f47f
    c4ac:	blx	ffcc8558 <mkdtemp@@Base+0xffc7657c>
    c4b0:	ldr	r6, [pc, -r0, lsr #32]
    c4b4:	ldrbtpl	pc, [r4], #-1540	; 0xfffff9fc	; <UNPREDICTABLE>
    c4b8:			; <UNDEFINED> instruction: 0xf02a4630
    c4bc:			; <UNDEFINED> instruction: 0x4605fcf5
    c4c0:			; <UNDEFINED> instruction: 0xf0012800
    c4c4:	stmdavc	r3, {r1, r3, r4, r8, sl, pc}
    c4c8:			; <UNDEFINED> instruction: 0xf0012b00
    c4cc:	blcs	b6d92c <mkdtemp@@Base+0xb1b950>
    c4d0:	blcs	17c0508 <mkdtemp@@Base+0x176e52c>
    c4d4:	blcs	afc13c <mkdtemp@@Base+0xaaa160>
    c4d8:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    c4dc:	andcc	fp, r1, ip, lsl #30
    c4e0:			; <UNDEFINED> instruction: 0xf0124628
    c4e4:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    c4e8:	strhi	pc, [r2, #-1]!
    c4ec:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    c4f0:			; <UNDEFINED> instruction: 0xf43f2b00
    c4f4:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    c4f8:			; <UNDEFINED> instruction: 0xf47f2b00
    c4fc:			; <UNDEFINED> instruction: 0x4628aefb
    c500:			; <UNDEFINED> instruction: 0xf8dfe7d4
    c504:			; <UNDEFINED> instruction: 0xf5045710
    c508:	ldrbtmi	r6, [sp], #-1111	; 0xfffffba9
    c50c:	ldrvs	pc, [sl, #1285]	; 0x505
    c510:	ldrtmi	lr, [r0], -lr, ror #14
    c514:	stc2l	0, cr15, [r8], {42}	; 0x2a
    c518:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c51c:	strbthi	pc, [sp], #1	; <UNPREDICTABLE>
    c520:	blcs	2a534 <__read_chk@plt+0x23ad0>
    c524:	strbthi	pc, [r9], #1	; <UNPREDICTABLE>
    c528:			; <UNDEFINED> instruction: 0xf8c8f034
    c52c:	eorls	r1, r4, r3, asr #24
    c530:	strhi	pc, [r6, #-1]
    c534:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    c538:			; <UNDEFINED> instruction: 0xf43f2b00
    c53c:			; <UNDEFINED> instruction: 0xf8d4aedb
    c540:	movwcc	r3, #7532	; 0x1d6c
    c544:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {3}
    c548:	stcleq	8, cr15, [ip, #-784]!	; 0xfffffcf0
    c54c:			; <UNDEFINED> instruction: 0xf604e6d2
    c550:	ldr	r5, [r8, r8, ror #8]
    c554:			; <UNDEFINED> instruction: 0x56c0f8df
    c558:	strbcc	pc, [r8], #1540	; 0x604	; <UNPREDICTABLE>
    c55c:			; <UNDEFINED> instruction: 0xf505447d
    c560:	strb	r6, [r5, -pc, lsr #11]
    c564:	strbcc	pc, [r4], #1540	; 0x604	; <UNPREDICTABLE>
    c568:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    c56c:	strbhi	pc, [r5], #1	; <UNPREDICTABLE>
    c570:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    c574:			; <UNDEFINED> instruction: 0xf43f2b00
    c578:	stmdavs	r3!, {r2, r3, r4, r6, r8, sl, fp, sp, pc}
    c57c:			; <UNDEFINED> instruction: 0xf47f2b00
    c580:			; <UNDEFINED> instruction: 0xf8dfad58
    c584:			; <UNDEFINED> instruction: 0x46281698
    c588:			; <UNDEFINED> instruction: 0xf7f94479
    c58c:	strtmi	lr, [r8], #-3102	; 0xfffff3e2
    c590:	blx	fe04863c <mkdtemp@@Base+0xfdff6660>
    c594:	strb	r6, [sp, #-32]	; 0xffffffe0
    c598:	pkhtbpl	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    c59c:	ldrtvs	pc, [ip], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    c5a0:			; <UNDEFINED> instruction: 0xf505447d
    c5a4:	str	r6, [r3, -pc, lsr #11]!
    c5a8:	ldrtcc	pc, [ip], #1540	; 0x604	; <UNPREDICTABLE>
    c5ac:			; <UNDEFINED> instruction: 0x4630e7dc
    c5b0:	ldc2l	0, cr15, [sl], #-168	; 0xffffff58
    c5b4:			; <UNDEFINED> instruction: 0xf0012800
    c5b8:	stmdavc	r3, {r5, r7, sl, pc}
    c5bc:			; <UNDEFINED> instruction: 0xf0012b00
    c5c0:	cfstrsge	mvf8, [r5, #-624]!	; 0xfffffd90
    c5c4:			; <UNDEFINED> instruction: 0xf02a4629
    c5c8:			; <UNDEFINED> instruction: 0xf64ffccd
    c5cc:			; <UNDEFINED> instruction: 0xf6c772fe
    c5d0:	blge	9291d4 <mkdtemp@@Base+0x8d71f8>
    c5d4:	mulsvs	r8, r0, r2
    c5d8:			; <UNDEFINED> instruction: 0x83b8f001
    c5dc:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    c5e0:			; <UNDEFINED> instruction: 0xf43f2b00
    c5e4:	stmdavs	fp!, {r0, r1, r2, r7, r9, sl, fp, sp, pc}
    c5e8:	bleq	fed4a900 <mkdtemp@@Base+0xfecf8924>
    c5ec:	blcc	fee4a904 <mkdtemp@@Base+0xfedf8928>
    c5f0:			; <UNDEFINED> instruction: 0xf8dfe680
    c5f4:			; <UNDEFINED> instruction: 0xf5045630
    c5f8:	ldrbtmi	r6, [sp], #-1083	; 0xfffffbc5
    c5fc:	strvs	pc, [r7, #1285]	; 0x505
    c600:			; <UNDEFINED> instruction: 0xf8dfe6f6
    c604:			; <UNDEFINED> instruction: 0xf6045624
    c608:	ldrbtmi	r3, [sp], #-1196	; 0xfffffb54
    c60c:	strvs	pc, [pc, #1285]!	; cb19 <__read_chk@plt+0x60b5>
    c610:	ldrtmi	lr, [r0], -lr, ror #13
    c614:	mcrr2	0, 2, pc, r8, cr10	; <UNPREDICTABLE>
    c618:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c61c:	movwhi	pc, #49153	; 0xc001	; <UNPREDICTABLE>
    c620:	blcs	2a634 <__read_chk@plt+0x23bd0>
    c624:	movwhi	pc, #32769	; 0x8001	; <UNPREDICTABLE>
    c628:	bleq	fe448a64 <mkdtemp@@Base+0xfe3f6a88>
    c62c:	movwcs	sl, #3877	; 0xf25
    c630:	andcc	pc, r0, fp, asr #17
    c634:	stmdavc	r3, {r0, r1, r3, r4, r5, sp, lr}
    c638:			; <UNDEFINED> instruction: 0xf0412b6e
    c63c:	stmdavc	r3, {r2, r7, r8, pc}^
    c640:			; <UNDEFINED> instruction: 0xf0412b6f
    c644:	stmvc	r3, {r7, r8, pc}
    c648:			; <UNDEFINED> instruction: 0xf0412b00
    c64c:	blls	42cc44 <mkdtemp@@Base+0x3dac68>
    c650:	blcs	266c4 <__read_chk@plt+0x1fc60>
    c654:	mcrge	4, 2, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    c658:	blcc	fe94a9b0 <mkdtemp@@Base+0xfe8f89d4>
    c65c:			; <UNDEFINED> instruction: 0xf47f3301
    c660:			; <UNDEFINED> instruction: 0xf8dbae49
    c664:	ldmdavs	fp!, {sp}
    c668:	blcs	fe94a980 <mkdtemp@@Base+0xfe8f89a4>
    c66c:	blcc	fea4a984 <mkdtemp@@Base+0xfe9f89a8>
    c670:			; <UNDEFINED> instruction: 0xf8dfe640
    c674:			; <UNDEFINED> instruction: 0xf50455b8
    c678:	ldrbtmi	r6, [sp], #-1082	; 0xfffffbc6
    c67c:	strvs	pc, [lr, #1285]	; 0x505
    c680:			; <UNDEFINED> instruction: 0xf604e6b6
    c684:	usat	r3, #30, ip, lsl #9
    c688:	ldrbmi	pc, [ip], #-1540	; 0xfffff9fc	; <UNPREDICTABLE>
    c68c:			; <UNDEFINED> instruction: 0xf8dfe6e2
    c690:			; <UNDEFINED> instruction: 0xf60455a0
    c694:	ldrbtmi	r4, [sp], #-1112	; 0xfffffba8
    c698:	ldrbvc	pc, [r4, #-1285]!	; 0xfffffafb	; <UNPREDICTABLE>
    c69c:			; <UNDEFINED> instruction: 0xf8d4e6a8
    c6a0:			; <UNDEFINED> instruction: 0xf10d3bd4
    c6a4:			; <UNDEFINED> instruction: 0xf8dd0b90
    c6a8:	svcge	0x00278040
    c6ac:	svclt	0x00183b00
    c6b0:			; <UNDEFINED> instruction: 0xf8cb2301
    c6b4:	ldrtmi	r3, [r0], -r0
    c6b8:	blx	ffdc876a <mkdtemp@@Base+0xffd7678e>
    c6bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c6c0:	mrcge	4, 0, APSR_nzcv, cr8, cr15, {1}
    c6c4:	blcs	2a6d8 <__read_chk@plt+0x23c74>
    c6c8:	mrcge	4, 0, APSR_nzcv, cr4, cr15, {1}
    c6cc:	tstcs	r1, sl, lsr r6
    c6d0:	stc2	0, cr15, [lr], #-176	; 0xffffff50
    c6d4:			; <UNDEFINED> instruction: 0xf0012800
    c6d8:			; <UNDEFINED> instruction: 0xf8d88322
    c6dc:	blcs	186e4 <__read_chk@plt+0x11c80>
    c6e0:			; <UNDEFINED> instruction: 0xf8dbd0e9
    c6e4:	blcs	186ec <__read_chk@plt+0x11c88>
    c6e8:			; <UNDEFINED> instruction: 0xf8d4d1e5
    c6ec:			; <UNDEFINED> instruction: 0xf1b99bd4
    c6f0:	vmaxnm.f32	d0, d1, d15
    c6f4:	tstcs	r1, sp, lsl #6
    c6f8:			; <UNDEFINED> instruction: 0xf0474648
    c6fc:	vceq.f32	d15, d9, d11
    c700:			; <UNDEFINED> instruction: 0x460329f6
    c704:			; <UNDEFINED> instruction: 0xf8c44628
    c708:			; <UNDEFINED> instruction: 0xf0293bd4
    c70c:			; <UNDEFINED> instruction: 0xf844f9c3
    c710:	ldrtmi	r0, [r0], -r9, lsr #32
    c714:	blx	ff2487c6 <mkdtemp@@Base+0xff1f67ea>
    c718:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c71c:	strb	sp, [r9, #466]!	; 0x1d2
    c720:	ldrpl	pc, [r0, #-2271]	; 0xfffff721
    c724:	ldrtvs	pc, [sp], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    c728:			; <UNDEFINED> instruction: 0xf505447d
    c72c:	ldrb	r6, [pc], -pc, lsr #11
    c730:	strpl	pc, [ip], #1540	; 0x604
    c734:			; <UNDEFINED> instruction: 0xf8dfe6a7
    c738:			; <UNDEFINED> instruction: 0xf6045500
    c73c:	ldrbtmi	r3, [sp], #-1228	; 0xfffffb34
    c740:	strvs	pc, [r0, #1285]	; 0x505
    c744:			; <UNDEFINED> instruction: 0x4630e654
    c748:	bleq	fe448b84 <mkdtemp@@Base+0xfe3f6ba8>
    c74c:	blx	feb487fe <mkdtemp@@Base+0xfeaf6822>
    c750:			; <UNDEFINED> instruction: 0xf02b9012
    c754:	blls	4cbfb0 <mkdtemp@@Base+0x479fd4>
    c758:	andeq	pc, r0, fp, asr #17
    c75c:			; <UNDEFINED> instruction: 0xf0013001
    c760:	ldrtmi	r8, [r0], -lr, ror #5
    c764:	blx	fe848816 <mkdtemp@@Base+0xfe7f683a>
    c768:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c76c:	addshi	pc, r7, r1
    c770:	cdp2	0, 0, cr15, cr6, cr11, {1}
    c774:	eorsvs	sl, r8, r5, lsr #30
    c778:			; <UNDEFINED> instruction: 0xf0013001
    c77c:	blls	42d33c <mkdtemp@@Base+0x3db360>
    c780:	blcs	267f4 <__read_chk@plt+0x1fd90>
    c784:	cfldrsge	mvf15, [r6, #252]!	; 0xfc
    c788:	ldrdcs	pc, [r0], -fp
    c78c:	stmib	r4, {r0, r1, r3, r4, r5, fp, sp, lr}^
    c790:	str	r2, [pc, #797]!	; cab5 <__read_chk@plt+0x6051>
    c794:			; <UNDEFINED> instruction: 0xf02a4630
    c798:	strmi	pc, [r5], -r7, lsl #23
    c79c:			; <UNDEFINED> instruction: 0xf0012800
    c7a0:	stmdavc	r3, {r2, r3, r5, r7, r8, r9, pc}
    c7a4:			; <UNDEFINED> instruction: 0xf0012b00
    c7a8:	blcs	b6d650 <mkdtemp@@Base+0xb1b674>
    c7ac:	blcs	b007dc <mkdtemp@@Base+0xaae800>
    c7b0:	rsbshi	pc, fp, r1
    c7b4:			; <UNDEFINED> instruction: 0xf0012b5e
    c7b8:			; <UNDEFINED> instruction: 0xf0348078
    c7bc:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    c7c0:	subhi	pc, sl, #1
    c7c4:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    c7c8:			; <UNDEFINED> instruction: 0xf43f2b00
    c7cc:			; <UNDEFINED> instruction: 0xf8d4ad93
    c7d0:	blcs	18a68 <__read_chk@plt+0x12004>
    c7d4:	cfstrsge	mvf15, [lr, #508]	; 0x1fc
    c7d8:			; <UNDEFINED> instruction: 0xf0294628
    c7dc:			; <UNDEFINED> instruction: 0xf8c4f95b
    c7e0:	str	r0, [r7, #164]	; 0xa4
    c7e4:	strbt	r3, [r7], -r8, lsr #9
    c7e8:	ldrbtpl	pc, [r8], #-1540	; 0xfffff9fc	; <UNPREDICTABLE>
    c7ec:	ldmdavs	r7!, {r2, r5, r6, r9, sl, sp, lr, pc}
    c7f0:			; <UNDEFINED> instruction: 0xf0012f00
    c7f4:			; <UNDEFINED> instruction: 0xf8df8382
    c7f8:	ldrtmi	r1, [r8], -r4, asr #8
    c7fc:			; <UNDEFINED> instruction: 0xf7f94479
    c800:	blls	447398 <mkdtemp@@Base+0x3f53bc>
    c804:	ldmdavs	sl, {r0, r5, r9, sl, lr}
    c808:	ldmdane	r8!, {r0, r2, r9, sl, lr}
    c80c:	blx	ff1ca810 <mkdtemp@@Base+0xff178834>
    c810:			; <UNDEFINED> instruction: 0xf47f3001
    c814:	ldmdavs	r3!, {r1, r2, r3, sl, fp, sp, pc}
    c818:	strteq	pc, [r4], #-2271	; 0xfffff721
    c81c:	strtmi	r9, [fp], #-2321	; 0xfffff6ef
    c820:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c824:			; <UNDEFINED> instruction: 0xf0214478
    c828:			; <UNDEFINED> instruction: 0xf8d4fa9f
    c82c:			; <UNDEFINED> instruction: 0xf10d3b94
    c830:			; <UNDEFINED> instruction: 0xf8dd0b90
    c834:			; <UNDEFINED> instruction: 0xf06f8040
    c838:			; <UNDEFINED> instruction: 0xf8cb4700
    c83c:	ldrtmi	r3, [r0], -r0
    c840:	blx	d488f2 <mkdtemp@@Base+0xcf6916>
    c844:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c848:	cfldrdge	mvd15, [r4, #-252]	; 0xffffff04
    c84c:	blcs	2a860 <__read_chk@plt+0x23dfc>
    c850:	cfldrdge	mvd15, [r0, #-252]	; 0xffffff04
    c854:			; <UNDEFINED> instruction: 0xf7fa213d
    c858:	stmdacs	r0, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    c85c:	movwhi	pc, #57345	; 0xe001	; <UNPREDICTABLE>
    c860:	ldrdcc	pc, [r0], -r8
    c864:	rscle	r2, sl, r0, lsl #22
    c868:	ldrdcc	pc, [r0], -fp
    c86c:	mvnle	r2, r0, lsl #22
    c870:	blls	fe54abc8 <mkdtemp@@Base+0xfe4f8bec>
    c874:			; <UNDEFINED> instruction: 0xf00145b9
    c878:	strdcs	r8, [r1, -sl]
    c87c:			; <UNDEFINED> instruction: 0xf0474648
    c880:	strbmi	pc, [r9], -r9, asr #26	; <UNPREDICTABLE>
    c884:	strmi	r2, [r2], -r4, lsl #6
    c888:	bleq	fe64abe0 <mkdtemp@@Base+0xfe5f8c04>
    c88c:			; <UNDEFINED> instruction: 0xf8f2f029
    c890:	blge	fe54abe8 <mkdtemp@@Base+0xfe4f8c0c>
    c894:	strmi	r2, [r1], r1, lsl #2
    c898:	bleq	fe64abb0 <mkdtemp@@Base+0xfe5f8bd4>
    c89c:			; <UNDEFINED> instruction: 0xf0474650
    c8a0:			; <UNDEFINED> instruction: 0x4603fd39
    c8a4:			; <UNDEFINED> instruction: 0xf8c44628
    c8a8:			; <UNDEFINED> instruction: 0xf0293b94
    c8ac:			; <UNDEFINED> instruction: 0xf849f8f3
    c8b0:	ldrtmi	r0, [r0], -sl, lsr #32
    c8b4:	blx	ffec8964 <mkdtemp@@Base+0xffe76988>
    c8b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c8bc:	ldr	sp, [r9, #-454]	; 0xfffffe3a
    c8c0:	strtcc	r4, [r4], #-3552	; 0xfffff220
    c8c4:			; <UNDEFINED> instruction: 0xf505447d
    c8c8:	ldr	r6, [r1, #1455]	; 0x5af
    c8cc:			; <UNDEFINED> instruction: 0xf02a4630
    c8d0:	strmi	pc, [r5], -fp, ror #21
    c8d4:			; <UNDEFINED> instruction: 0xf0012800
    c8d8:	stmdavc	r3, {r0, r1, r3, r4, r5, r8, r9, pc}
    c8dc:			; <UNDEFINED> instruction: 0xf0012b00
    c8e0:	svcge	0x00228337
    c8e4:	ldrtmi	r2, [r9], -r8, lsl #4
    c8e8:	stmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8ec:	blge	9269dc <mkdtemp@@Base+0x8d4a00>
    c8f0:	svclt	0x001842aa
    c8f4:	svcvc	0x0000f5b0
    c8f8:	svclt	0x00386018
    c8fc:			; <UNDEFINED> instruction: 0xf4ff6220
    c900:	ldmmi	r1, {r0, r3, r4, r5, r6, r7, sl, fp, sp, pc}^
    c904:			; <UNDEFINED> instruction: 0xf8dd9911
    c908:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    c90c:	blx	b48998 <mkdtemp@@Base+0xaf69bc>
    c910:	stclcc	8, cr15, [r4], #-848	; 0xfffffcb0
    c914:	bleq	fe448d50 <mkdtemp@@Base+0xfe3f6d74>
    c918:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c91c:	bl	fecf7db0 <mkdtemp@@Base+0xfeca5dd4>
    c920:	svclt	0x00180308
    c924:			; <UNDEFINED> instruction: 0xf8cb2301
    c928:	ldrtmi	r3, [r0], -r0
    c92c:	blx	fef489dc <mkdtemp@@Base+0xfeef6a00>
    c930:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c934:	cfldrdge	mvd15, [lr], {63}	; 0x3f
    c938:	blcs	2a94c <__read_chk@plt+0x23ee8>
    c93c:	cfldrdge	mvd15, [sl], {63}	; 0x3f
    c940:			; <UNDEFINED> instruction: 0xf0002b2a
    c944:	ldrtmi	r8, [r8], -r0, lsl #12
    c948:	stc2	0, cr15, [ip, #172]	; 0xac
    c94c:			; <UNDEFINED> instruction: 0x4638213a
    c950:	ldmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c954:	stmdacs	r0, {r3, r5, sp, lr}
    c958:	orrhi	pc, r6, r1
    c95c:	blcs	2aa70 <__read_chk@plt+0x2400c>
    c960:	orrhi	pc, r2, r1
    c964:	andhi	pc, r0, r0, lsl #17
    c968:	movwcc	r6, #6187	; 0x182b
    c96c:	blls	424a20 <mkdtemp@@Base+0x3d2a44>
    c970:	blcs	269e4 <__read_chk@plt+0x1ff80>
    c974:			; <UNDEFINED> instruction: 0xf8dbd0d9
    c978:	blcs	18980 <__read_chk@plt+0x11f1c>
    c97c:			; <UNDEFINED> instruction: 0xf8d4d1d5
    c980:			; <UNDEFINED> instruction: 0xf1b99c64
    c984:	vmaxnm.f32	d0, d1, d15
    c988:	smlattcs	r1, sl, r2, r8
    c98c:			; <UNDEFINED> instruction: 0xf0474648
    c990:			; <UNDEFINED> instruction: 0xf604fcc1
    c994:	strmi	r4, [r2], -r8, ror #20
    c998:			; <UNDEFINED> instruction: 0xf8c44638
    c99c:	bl	297b34 <mkdtemp@@Base+0x245b58>
    c9a0:			; <UNDEFINED> instruction: 0xf02907c9
    c9a4:			; <UNDEFINED> instruction: 0xf84af877
    c9a8:	stmdavs	r8!, {r0, r3, r4, r5}
    c9ac:			; <UNDEFINED> instruction: 0xf872f029
    c9b0:			; <UNDEFINED> instruction: 0x46306078
    c9b4:	blx	1e48a64 <mkdtemp@@Base+0x1df6a88>
    c9b8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c9bc:	ldr	sp, [r9], #444	; 0x1bc
    c9c0:			; <UNDEFINED> instruction: 0xf5044da2
    c9c4:	ldrbtmi	r6, [sp], #-1094	; 0xfffffbba
    c9c8:	strvs	pc, [pc, #1285]!	; ced5 <__read_chk@plt+0x6471>
    c9cc:			; <UNDEFINED> instruction: 0x4630e510
    c9d0:	blx	1ac8a80 <mkdtemp@@Base+0x1a76aa4>
    c9d4:	stmdacs	r0, {r0, r9, sl, lr}
    c9d8:	addhi	pc, pc, #1
    c9dc:	blcs	2a9f0 <__read_chk@plt+0x23f8c>
    c9e0:	addhi	pc, fp, #1
    c9e4:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    c9e8:			; <UNDEFINED> instruction: 0xf43f2b00
    c9ec:			; <UNDEFINED> instruction: 0xf8d4ac83
    c9f0:	blcs	18da448 <mkdtemp@@Base+0x188846c>
    c9f4:	adcshi	pc, sl, #67108864	; 0x4000000
    c9f8:	stmibcc	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c9fc:			; <UNDEFINED> instruction: 0xf0034620
    ca00:			; <UNDEFINED> instruction: 0xf7fe0202
    ca04:	ldrbt	pc, [r5], #-2537	; 0xfffff617	; <UNPREDICTABLE>
    ca08:			; <UNDEFINED> instruction: 0xf6044630
    ca0c:			; <UNDEFINED> instruction: 0xf02a344c
    ca10:	strmi	pc, [r7], -fp, asr #20
    ca14:			; <UNDEFINED> instruction: 0xf0012800
    ca18:	stmdavc	r3, {r4, r5, r6, r9, pc}
    ca1c:			; <UNDEFINED> instruction: 0xf0012b00
    ca20:	blcs	92d3d8 <mkdtemp@@Base+0x8db3fc>
    ca24:	ldrhi	pc, [r1, r0]!
    ca28:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    ca2c:			; <UNDEFINED> instruction: 0xf43f2b00
    ca30:	stmdavs	r3!, {r0, r5, r6, sl, fp, sp, pc}
    ca34:			; <UNDEFINED> instruction: 0xf47f2b00
    ca38:			; <UNDEFINED> instruction: 0x4638ac5d
    ca3c:			; <UNDEFINED> instruction: 0xf82af029
    ca40:	ldrb	r6, [r7], #-32	; 0xffffffe0
    ca44:	ldr	r3, [lr, #-1100]	; 0xfffffbb4
    ca48:	ldrtcc	r4, [r0], #-3457	; 0xfffff27f
    ca4c:			; <UNDEFINED> instruction: 0xf505447d
    ca50:	strb	r6, [sp], #1455	; 0x5af
    ca54:	ldrbcc	r4, [r4], #-3455	; 0xfffff281
    ca58:			; <UNDEFINED> instruction: 0xf505447d
    ca5c:	strb	r6, [r7], #1455	; 0x5af
    ca60:	ldrcc	r4, [r4], #-3453	; 0xfffff283
    ca64:			; <UNDEFINED> instruction: 0xf505447d
    ca68:	strb	r6, [r1], #1455	; 0x5af
    ca6c:	ldrcc	r4, [ip], #-3451	; 0xfffff285
    ca70:			; <UNDEFINED> instruction: 0xf505447d
    ca74:	ldrt	r6, [fp], #1455	; 0x5af
    ca78:	ldr	r3, [r9], #-1036	; 0xfffffbf4
    ca7c:	ldrcc	r4, [r0], #-3448	; 0xfffff288
    ca80:			; <UNDEFINED> instruction: 0xf505447d
    ca84:	ldrt	r6, [r3], #1455	; 0x5af
    ca88:	strcc	r4, [r8], #-3446	; 0xfffff28a
    ca8c:			; <UNDEFINED> instruction: 0xf505447d
    ca90:	strt	r6, [sp], #1455	; 0x5af
    ca94:			; <UNDEFINED> instruction: 0xf02a4630
    ca98:	strmi	pc, [r7], -r7, lsl #20
    ca9c:			; <UNDEFINED> instruction: 0xf0012800
    caa0:	stmdavc	r3, {r6, r9, pc}
    caa4:			; <UNDEFINED> instruction: 0xf0012b00
    caa8:	sfmmi	f0, 3, [pc, #-240]!	; c9c0 <__read_chk@plt+0x5f5c>
    caac:	bleq	fe448ee8 <mkdtemp@@Base+0xfe3f6f0c>
    cab0:			; <UNDEFINED> instruction: 0xf04f496e
    cab4:	ldrbtmi	r3, [sp], #-1023	; 0xfffffc01
    cab8:	andcc	pc, r0, fp, asr #17
    cabc:			; <UNDEFINED> instruction: 0xf5054479
    cac0:	and	r6, r2, pc, lsr #11
    cac4:	svcne	0x0008f855
    cac8:			; <UNDEFINED> instruction: 0x4638b151
    cacc:	mrc	7, 6, APSR_nzcv, cr12, cr8, {7}
    cad0:	mvnsle	r2, r0, lsl #16
    cad4:	mrrcne	8, 6, r6, r8, cr11
    cad8:	andcc	pc, r0, fp, asr #17
    cadc:	cfstrsge	mvf15, [sp], #508	; 0x1fc
    cae0:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    cae4:	stmdavs	r3!, {r0, r1, r5, r8, ip, sp, pc}
    cae8:	svclt	0x00043301
    caec:	eorvs	r2, r3, r1, lsl #6
    caf0:	strcc	r7, [r4], #-2107	; 0xfffff7c5
    caf4:			; <UNDEFINED> instruction: 0xf8d8e795
    caf8:	stmdbcs	r0, {ip}
    cafc:	rsbhi	pc, r1, r1, asr #32
    cb00:			; <UNDEFINED> instruction: 0xf10d4a5b
    cb04:			; <UNDEFINED> instruction: 0xf8dd0b90
    cb08:	strtmi	r0, [sl], r0, lsr #19
    cb0c:	ldrbtmi	r4, [sl], #-2905	; 0xfffff4a7
    cb10:	andeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
    cb14:	subslt	pc, r8, sp, asr #17
    cb18:			; <UNDEFINED> instruction: 0xf8dd447b
    cb1c:	svclt	0x00189044
    cb20:			; <UNDEFINED> instruction: 0xf8dd4613
    cb24:	mcr	0, 0, fp, cr9, cr0, {2}
    cb28:	blmi	14db370 <mkdtemp@@Base+0x1489394>
    cb2c:	ldrbtmi	r9, [fp], #-26	; 0xffffffe6
    cb30:	ldrls	r9, [r5], #-292	; 0xfffffedc
    cb34:	bcc	fe448360 <mkdtemp@@Base+0xfe3f6384>
    cb38:			; <UNDEFINED> instruction: 0x96194b50
    cb3c:	mcr	4, 0, r4, cr8, cr11, {3}
    cb40:	blmi	13db388 <mkdtemp@@Base+0x13893ac>
    cb44:	tstls	r8, #2063597568	; 0x7b000000
    cb48:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    cb4c:	bcc	fe448374 <mkdtemp@@Base+0xfe3f6398>
    cb50:			; <UNDEFINED> instruction: 0xf02a9819
    cb54:	strmi	pc, [r7], -r9, lsr #19
    cb58:			; <UNDEFINED> instruction: 0xf0002800
    cb5c:	stmdavc	r3, {r0, r1, r2, r3, r5, r6, r7, r8, sl, pc}
    cb60:			; <UNDEFINED> instruction: 0xf0002b00
    cb64:	blcs	1fae318 <mkdtemp@@Base+0x1f5c33c>
    cb68:	blls	6c0f7c <mkdtemp@@Base+0x66efa0>
    cb6c:			; <UNDEFINED> instruction: 0xf0012b00
    cb70:			; <UNDEFINED> instruction: 0x4638803a
    cb74:	ldc2	0, cr15, [r4], {44}	; 0x2c
    cb78:			; <UNDEFINED> instruction: 0xf0402800
    cb7c:	ldmdavc	fp!, {r2, r3, r4, r6, r7, sl, pc}
    cb80:			; <UNDEFINED> instruction: 0xf0002b7e
    cb84:	cfstrsge	mvf8, [r3, #-864]!	; 0xfffffca0
    cb88:	bcs	4483f4 <mkdtemp@@Base+0x3f6418>
    cb8c:	bne	fe4483f8 <mkdtemp@@Base+0xfe3f641c>
    cb90:			; <UNDEFINED> instruction: 0x4628463b
    cb94:			; <UNDEFINED> instruction: 0xffa2f028
    cb98:			; <UNDEFINED> instruction: 0xf10d682c
    cb9c:	eorscs	r0, r0, #204, 16	; 0xcc0000
    cba0:	strbmi	r2, [r0], -r0, lsl #2
    cba4:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cba8:	andcs	r4, r0, #32, 12	; 0x2000000
    cbac:	vst1.16	{d20-d22}, [pc], r3
    cbb0:			; <UNDEFINED> instruction: 0xf0456100
    cbb4:	stclne	8, cr15, [r2], {207}	; 0xcf
    cbb8:			; <UNDEFINED> instruction: 0xf0004604
    cbbc:	stmdavs	r8!, {r1, r3, r5, r6, r7, sl, pc}
    cbc0:			; <UNDEFINED> instruction: 0xf0412c00
    cbc4:			; <UNDEFINED> instruction: 0xf7f8806a
    cbc8:	bls	448648 <mkdtemp@@Base+0x3f666c>
    cbcc:	ldrdcc	pc, [r0], -r8
    cbd0:	blcs	26c34 <__read_chk@plt+0x201d0>
    cbd4:	strthi	pc, [sl], #0
    cbd8:	stmibcc	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cbdc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    cbe0:	add	r9, fp, r7, lsl r3
    cbe4:	strdeq	r9, [r8], -r4
    cbe8:	andeq	r0, r0, ip, asr r6
    cbec:			; <UNDEFINED> instruction: 0x0004a6b2
    cbf0:	andeq	r9, r8, r4, asr #16
    cbf4:	andeq	r8, r8, ip, lsl r6
    cbf8:	andeq	sl, r4, r8, ror #11
    cbfc:	strdeq	r8, [r8], -r0
    cc00:	andeq	sl, r4, lr, lsl #8
    cc04:	andeq	sl, r4, r4, lsr #8
    cc08:	andeq	r8, r4, sl, ror #11
    cc0c:	strdeq	sl, [r4], -ip
    cc10:			; <UNDEFINED> instruction: 0x000882b6
    cc14:	muleq	r8, r6, r1
    cc18:	andeq	r8, r8, r4, asr #2
    cc1c:	andeq	sl, r4, r0, asr #6
    cc20:	andeq	r8, r8, r0, lsl #2
    cc24:	andeq	r8, r8, r6, lsr #1
    cc28:	muleq	r8, r6, r0
    cc2c:	andeq	r8, r8, r6, lsr #32
    cc30:	andeq	r8, r8, sl
    cc34:	andeq	r7, r8, r8, ror pc
    cc38:	andeq	r7, r8, r2, ror #30
    cc3c:	andeq	sl, r4, ip, asr #1
    cc40:	andeq	sl, r4, ip, lsr #1
    cc44:	ldrdeq	r7, [r8], -ip
    cc48:	andeq	sl, r4, r6, lsr #16
    cc4c:	ldrdeq	r7, [r8], -sl
    cc50:	andeq	r7, r8, r4, asr ip
    cc54:	andeq	r7, r8, r8, asr #24
    cc58:	andeq	r7, r8, ip, lsr ip
    cc5c:	andeq	r7, r8, r0, lsr ip
    cc60:	andeq	r7, r8, r0, lsr #24
    cc64:	andeq	r7, r8, r4, lsl ip
    cc68:	andeq	r7, r8, sl, ror #23
    cc6c:	andeq	r9, r4, ip, lsl #9
    cc70:			; <UNDEFINED> instruction: 0x0004a4b2
    cc74:			; <UNDEFINED> instruction: 0x0004a4b0
    cc78:	andeq	r7, r4, r6, asr #27
    cc7c:	andeq	sl, r4, r8, lsl r7
    cc80:	andeq	r6, r5, r8, asr r8
    cc84:	andeq	sl, r4, sl, lsl #14
    cc88:			; <UNDEFINED> instruction: 0x46499a18
    cc8c:	beq	4484f4 <mkdtemp@@Base+0x3f6518>
    cc90:			; <UNDEFINED> instruction: 0xf8dd9201
    cc94:	andls	r2, r0, #168, 18	; 0x2a0000
    cc98:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cc9c:	stc2	0, cr15, [r0, #-136]!	; 0xffffff78
    cca0:			; <UNDEFINED> instruction: 0x3010f8d8
    cca4:			; <UNDEFINED> instruction: 0xf8539e17
    cca8:			; <UNDEFINED> instruction: 0xf8dd5024
    ccac:	smlatbcs	r1, r8, r9, r0
    ccb0:	blx	c48dd6 <mkdtemp@@Base+0xbf6dfa>
    ccb4:			; <UNDEFINED> instruction: 0x46599b13
    ccb8:	movwls	r9, #13825	; 0x3601
    ccbc:			; <UNDEFINED> instruction: 0x46029b12
    ccc0:	andls	r4, r4, #40, 12	; 0x2800000
    ccc4:	bls	434120 <mkdtemp@@Base+0x3e2144>
    ccc8:	andls	r9, r2, #0, 10
    cccc:			; <UNDEFINED> instruction: 0xf0014652
    ccd0:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    ccd4:	ldrhi	pc, [sp], #-0
    ccd8:	stcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    ccdc:	stmdacs	r2, {fp, sp, lr}
    cce0:	tsthi	r2, r1, asr #32	; <UNPREDICTABLE>
    cce4:	bls	5b392c <mkdtemp@@Base+0x561950>
    cce8:			; <UNDEFINED> instruction: 0xf04f601f
    ccec:			; <UNDEFINED> instruction: 0x601333ff
    ccf0:	ldrdcc	pc, [r0], -r8
    ccf4:	adcmi	r3, r3, #16777216	; 0x1000000
    ccf8:	ldrhi	pc, [r8], #-576	; 0xfffffdc0
    ccfc:			; <UNDEFINED> instruction: 0x3010f8d8
    cd00:	andsls	r0, r4, #162	; 0xa2
    cd04:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    cd08:			; <UNDEFINED> instruction: 0xd1bd2f00
    cd0c:	stmibcs	r8!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cd10:			; <UNDEFINED> instruction: 0xf8df4649
    cd14:	cdp	13, 1, cr6, cr8, cr12, {2}
    cd18:	ldrbtmi	r0, [lr], #-2704	; 0xfffff570
    cd1c:	strls	r9, [r1], -r0, lsl #4
    cd20:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cd24:	stmibpl	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cd28:	ldc2l	0, cr15, [sl], {34}	; 0x22
    cd2c:			; <UNDEFINED> instruction: 0x3010f8d8
    cd30:	streq	pc, [r9], -r5, asr #32
    cd34:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    cd38:			; <UNDEFINED> instruction: 0xf8d8e7b7
    cd3c:	tstls	fp, #0
    cd40:			; <UNDEFINED> instruction: 0xf0402b00
    cd44:			; <UNDEFINED> instruction: 0xf8d4866d
    cd48:			; <UNDEFINED> instruction: 0xf10d2084
    cd4c:	ldmdavs	r3!, {r2, r3, r5, r7, r8, r9, fp}
    cd50:	stmibne	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cd54:	andsls	r2, sl, #0, 20
    cd58:	tsteq	r4, r1	; <UNPREDICTABLE>
    cd5c:	andcc	pc, r0, fp, asr #17
    cd60:	veor	d25, d0, d8
    cd64:			; <UNDEFINED> instruction: 0xf8d48653
    cd68:	tstls	r9, #184	; 0xb8
    cd6c:			; <UNDEFINED> instruction: 0xf0002b00
    cd70:	blls	62e6c0 <mkdtemp@@Base+0x5dc6e4>
    cd74:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
    cd78:			; <UNDEFINED> instruction: 0xf0402b00
    cd7c:	stmdacs	r0, {r0, r2, r3, r4, r5, r9, sl, pc}
    cd80:	ldrthi	pc, [r9], -r0	; <UNPREDICTABLE>
    cd84:	ldclne	8, cr15, [ip], {223}	; 0xdf
    cd88:	blls	61e638 <mkdtemp@@Base+0x5cc65c>
    cd8c:			; <UNDEFINED> instruction: 0xf02a4479
    cd90:	strmi	pc, [r2], r5, lsl #26
    cd94:	andsls	r2, r6, r0
    cd98:	stcleq	8, cr15, [ip], {223}	; 0xdf
    cd9c:	blls	49e6ec <mkdtemp@@Base+0x44c710>
    cda0:			; <UNDEFINED> instruction: 0xf8db2401
    cda4:	ldrbtmi	r1, [r8], #-0
    cda8:			; <UNDEFINED> instruction: 0xf0229415
    cdac:			; <UNDEFINED> instruction: 0xf8dffc6f
    cdb0:			; <UNDEFINED> instruction: 0x96173cbc
    cdb4:	mcr	4, 0, r4, cr8, cr11, {3}
    cdb8:			; <UNDEFINED> instruction: 0xf8df3a10
    cdbc:	ldrbtmi	r3, [fp], #-3252	; 0xfffff34c
    cdc0:	bcc	fe4485e8 <mkdtemp@@Base+0xfe3f660c>
    cdc4:	stccc	8, cr15, [ip], #892	; 0x37c
    cdc8:	mcr	4, 0, r4, cr9, cr11, {3}
    cdcc:			; <UNDEFINED> instruction: 0x46583a10
    cdd0:			; <UNDEFINED> instruction: 0xf86af02a
    cdd4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    cdd8:	ldrhi	pc, [sp]
    cddc:	stccs	8, cr7, [r0], {4}
    cde0:	ldrhi	pc, [r9]
    cde4:	cdp	12, 1, cr2, cr8, cr1, {1}
    cde8:	svclt	0x000a1a10
    cdec:	strtmi	r1, [pc], -pc, ror #24
    cdf0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cdf4:	svclt	0x00184638
    cdf8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cdfc:	stcl	7, cr15, [r4, #-992]	; 0xfffffc20
    ce00:			; <UNDEFINED> instruction: 0xf0002800
    ce04:	ldmdals	r6, {r0, r2, r4, r6, r8, sl, pc}
    ce08:			; <UNDEFINED> instruction: 0xf0472101
    ce0c:	vnmls.f32	s30, s17, s6
    ce10:			; <UNDEFINED> instruction: 0x46031a90
    ce14:	tstls	r6, #56, 12	; 0x3800000
    ce18:	ldc	7, cr15, [r6, #-992]!	; 0xfffffc20
    ce1c:	bne	448688 <mkdtemp@@Base+0x3f66ac>
    ce20:	ldrtmi	r4, [r8], -r4, lsl #12
    ce24:	ldc	7, cr15, [r0, #-992]!	; 0xfffffc20
    ce28:			; <UNDEFINED> instruction: 0xf0002c00
    ce2c:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, pc}
    ce30:	orrshi	pc, r0, #0
    ce34:			; <UNDEFINED> instruction: 0xf02a4658
    ce38:			; <UNDEFINED> instruction: 0x4604f837
    ce3c:			; <UNDEFINED> instruction: 0xf0002800
    ce40:	stmdavc	r3, {r2, r4, r5, r8, r9, sl, pc}
    ce44:			; <UNDEFINED> instruction: 0xf0002b00
    ce48:			; <UNDEFINED> instruction: 0xf8df8730
    ce4c:	ldrtmi	r1, [r8], -ip, lsr #24
    ce50:			; <UNDEFINED> instruction: 0xf7f84479
    ce54:			; <UNDEFINED> instruction: 0x4606ed1a
    ce58:			; <UNDEFINED> instruction: 0xf0002800
    ce5c:			; <UNDEFINED> instruction: 0xf8df83d6
    ce60:			; <UNDEFINED> instruction: 0x46381c1c
    ce64:			; <UNDEFINED> instruction: 0xf7f84479
    ce68:			; <UNDEFINED> instruction: 0x4606ed10
    ce6c:			; <UNDEFINED> instruction: 0xf0002800
    ce70:			; <UNDEFINED> instruction: 0xf8df846f
    ce74:	ldrtmi	r1, [r8], -ip, lsl #24
    ce78:			; <UNDEFINED> instruction: 0xf7f84479
    ce7c:	strmi	lr, [r6], -r6, lsl #26
    ce80:			; <UNDEFINED> instruction: 0xf0002800
    ce84:			; <UNDEFINED> instruction: 0xf8df8479
    ce88:			; <UNDEFINED> instruction: 0x46381bfc
    ce8c:			; <UNDEFINED> instruction: 0xf7f84479
    ce90:			; <UNDEFINED> instruction: 0x4606ecfc
    ce94:			; <UNDEFINED> instruction: 0xf0002800
    ce98:			; <UNDEFINED> instruction: 0xf8df84df
    ce9c:	ldrtmi	r1, [r8], -ip, ror #23
    cea0:			; <UNDEFINED> instruction: 0xf7f84479
    cea4:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    cea8:	strhi	pc, [r5, -r0, asr #32]!
    ceac:			; <UNDEFINED> instruction: 0xf240ae53
    ceb0:	ldrtmi	r4, [r0], -r1, lsl #2
    ceb4:	b	194aea0 <mkdtemp@@Base+0x18f8ec4>
    ceb8:			; <UNDEFINED> instruction: 0xf0003001
    cebc:			; <UNDEFINED> instruction: 0xf50d8701
    cec0:	vabd.s8	d22, d16, d26
    cec4:	ldrtmi	r4, [r1], -r1, lsl #4
    cec8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cecc:			; <UNDEFINED> instruction: 0xf0454638
    ced0:			; <UNDEFINED> instruction: 0xf8dffca1
    ced4:			; <UNDEFINED> instruction: 0x46301bb8
    ced8:			; <UNDEFINED> instruction: 0xf7f84479
    cedc:	ldmdbls	sl, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    cee0:	blcs	feb4b264 <mkdtemp@@Base+0xfeaf9288>
    cee4:	tstls	r1, r0, lsr #6
    cee8:	ldrbtmi	sl, [sl], #-2371	; 0xfffff6bd
    ceec:	andls	r9, r0, #28, 2
    cef0:	strmi	r2, [r4], r1, lsl #4
    cef4:			; <UNDEFINED> instruction: 0xf8074608
    cef8:	ldrmi	r9, [r9], -ip
    cefc:	bl	154aee8 <mkdtemp@@Base+0x14f8f0c>
    cf00:			; <UNDEFINED> instruction: 0xf8df9b14
    cf04:	stmdage	fp, {r4, r7, r8, r9, fp, lr, pc}^
    cf08:	ldmvs	sl, {r0, r2, r3, r4, ip, pc}
    cf0c:	ldrbtmi	r2, [ip], #800	; 0x320
    cf10:			; <UNDEFINED> instruction: 0xf8cd4619
    cf14:	andls	ip, r2, #0
    cf18:			; <UNDEFINED> instruction: 0xf8cd2201
    cf1c:			; <UNDEFINED> instruction: 0xf7f9900c
    cf20:	strtmi	lr, [r0], -r4, asr #22
    cf24:	blmi	1c4b2a8 <mkdtemp@@Base+0x1bf92cc>
    cf28:	ldrbtmi	r9, [ip], #-2836	; 0xfffff4ec
    cf2c:	cfldrsls	mvf9, [ip], {31}
    cf30:			; <UNDEFINED> instruction: 0x9604681a
    cf34:	cfldrsls	mvf9, [r9], {8}
    cf38:			; <UNDEFINED> instruction: 0x463a921e
    cf3c:	strls	r9, [sl], #-3604	; 0xfffff1ec
    cf40:			; <UNDEFINED> instruction: 0xf8df9c12
    cf44:			; <UNDEFINED> instruction: 0xf8dfcb58
    cf48:	strls	r1, [r6], #-2904	; 0xfffff4a8
    cf4c:	cfldrsls	mvf4, [lr], {252}	; 0xfc
    cf50:			; <UNDEFINED> instruction: 0xf8df4479
    cf54:			; <UNDEFINED> instruction: 0xf8cd3b50
    cf58:			; <UNDEFINED> instruction: 0xf8cda008
    cf5c:	ldrbtmi	ip, [fp], #-52	; 0xffffffcc
    cf60:	stmib	sp, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    cf64:	cfldrsls	mvf1, [pc], {11}
    cf68:			; <UNDEFINED> instruction: 0xf8df9309
    cf6c:	strls	r3, [r7], #-2876	; 0xfffff4c4
    cf70:	cfldrsls	mvf4, [sp], {123}	; 0x7b
    cf74:			; <UNDEFINED> instruction: 0xf8df9303
    cf78:			; <UNDEFINED> instruction: 0xf8dfeb34
    cf7c:			; <UNDEFINED> instruction: 0xf8df3b34
    cf80:	ldrbtmi	r1, [lr], #2868	; 0xb34
    cf84:	blvc	c4b308 <mkdtemp@@Base+0xbf932c>
    cf88:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    cf8c:	vmlsvs.f16	s28, s1, s26	; <UNPREDICTABLE>
    cf90:			; <UNDEFINED> instruction: 0xf8cd447f
    cf94:	smladxls	r5, ip, r0, r9
    cf98:			; <UNDEFINED> instruction: 0xf02a940e
    cf9c:	blls	58bfa0 <mkdtemp@@Base+0x539fc4>
    cfa0:	blcs	1e7c4 <__read_chk@plt+0x17d60>
    cfa4:	strhi	pc, [r0], #-64	; 0xffffffc0
    cfa8:			; <UNDEFINED> instruction: 0xf8df4603
    cfac:			; <UNDEFINED> instruction: 0xf8dd0b10
    cfb0:	ldmdbls	r1, {r3, r4, r7, r8, fp, sp}
    cfb4:			; <UNDEFINED> instruction: 0xf0224478
    cfb8:			; <UNDEFINED> instruction: 0x4638fb93
    cfbc:	stc	7, cr15, [r2], #992	; 0x3e0
    cfc0:			; <UNDEFINED> instruction: 0xf8d8e705
    cfc4:	blcs	18fcc <__read_chk@plt+0x12568>
    cfc8:	strhi	pc, [sl, #-64]!	; 0xffffffc0
    cfcc:			; <UNDEFINED> instruction: 0xf10d9a10
    cfd0:			; <UNDEFINED> instruction: 0xf8dd088c
    cfd4:			; <UNDEFINED> instruction: 0xf04f19a0
    cfd8:			; <UNDEFINED> instruction: 0xf8c80901
    cfdc:			; <UNDEFINED> instruction: 0xf0013000
    cfe0:	ldrmi	r0, [r2], r8, lsl #8
    cfe4:			; <UNDEFINED> instruction: 0x46306013
    cfe8:			; <UNDEFINED> instruction: 0xff5ef029
    cfec:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    cff0:	orrshi	pc, r2, #0
    cff4:	blcs	2b008 <__read_chk@plt+0x245a4>
    cff8:	orrhi	pc, lr, #0
    cffc:			; <UNDEFINED> instruction: 0xf0402c00
    d000:	blcs	86de34 <mkdtemp@@Base+0x81be58>
    d004:	sbcshi	pc, r3, #0
    d008:			; <UNDEFINED> instruction: 0x46284639
    d00c:	blx	fee4909e <mkdtemp@@Base+0xfedf70c2>
    d010:	rscle	r2, r8, r0, lsl #16
    d014:	ldrdcc	pc, [r0], -sl
    d018:			; <UNDEFINED> instruction: 0xf8c8b90b
    d01c:			; <UNDEFINED> instruction: 0xf8ca7000
    d020:	strb	r9, [r0, r0]!
    d024:	beq	fe64b3a8 <mkdtemp@@Base+0xfe5f93cc>
    d028:	ldmdbls	r1, {r0, r1, r3, r6, r9, sl, lr}
    d02c:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d030:			; <UNDEFINED> instruction: 0xf0224478
    d034:			; <UNDEFINED> instruction: 0xf7fefa67
    d038:			; <UNDEFINED> instruction: 0xf8dfbffd
    d03c:	strbmi	r0, [fp], -r8, lsl #21
    d040:			; <UNDEFINED> instruction: 0xf8dd9911
    d044:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    d048:	blx	ffdc90d8 <mkdtemp@@Base+0xffd770fc>
    d04c:	svclt	0x00f2f7fe
    d050:	strbtvc	pc, [r6], #1284	; 0x504	; <UNPREDICTABLE>
    d054:	blt	60b058 <mkdtemp@@Base+0x5b907c>
    d058:			; <UNDEFINED> instruction: 0xf7ff34a0
    d05c:			; <UNDEFINED> instruction: 0xf8dfba2d
    d060:	strtcc	r5, [ip], #-2664	; 0xfffff598
    d064:			; <UNDEFINED> instruction: 0xf505447d
    d068:			; <UNDEFINED> instruction: 0xf7ff65af
    d06c:			; <UNDEFINED> instruction: 0xf504b9c1
    d070:			; <UNDEFINED> instruction: 0xf7ff74e4
    d074:	ldrtcc	fp, [r0], #2568	; 0xa08
    d078:	blt	18b07c <mkdtemp@@Base+0x1390a0>
    d07c:			; <UNDEFINED> instruction: 0xf7ff345c
    d080:			; <UNDEFINED> instruction: 0xf8dfba02
    d084:	ldrbcc	r5, [r8], #-2632	; 0xfffff5b8
    d088:			; <UNDEFINED> instruction: 0xf505447d
    d08c:			; <UNDEFINED> instruction: 0xf7ff65af
    d090:			; <UNDEFINED> instruction: 0xf8dfb9af
    d094:	strtcc	r5, [r8], #-2620	; 0xfffff5c4
    d098:			; <UNDEFINED> instruction: 0xf505447d
    d09c:			; <UNDEFINED> instruction: 0xf7ff65af
    d0a0:	ldrtmi	fp, [r0], -r7, lsr #19
    d0a4:			; <UNDEFINED> instruction: 0xff00f029
    d0a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d0ac:	strhi	pc, [r5, -r0]!
    d0b0:	blcs	2b0c4 <__read_chk@plt+0x24660>
    d0b4:	strhi	pc, [r1, -r0]!
    d0b8:	andle	r2, sl, sp, lsr #22
    d0bc:			; <UNDEFINED> instruction: 0xf0002b2b
    d0c0:	blcs	17ae078 <mkdtemp@@Base+0x175c09c>
    d0c4:	mvnhi	pc, #0
    d0c8:	mrrc2	0, 2, pc, r8, cr9	; <UNPREDICTABLE>
    d0cc:			; <UNDEFINED> instruction: 0xf0002800
    d0d0:	blls	42e990 <mkdtemp@@Base+0x3dc9b4>
    d0d4:	blcs	27148 <__read_chk@plt+0x206e4>
    d0d8:	stmdbge	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    d0dc:			; <UNDEFINED> instruction: 0x309cf8d4
    d0e0:			; <UNDEFINED> instruction: 0xf47f2b00
    d0e4:	strtmi	sl, [r8], -r7, lsl #18
    d0e8:	ldc2l	0, cr15, [r4], {40}	; 0x28
    d0ec:	addseq	pc, ip, r4, asr #17
    d0f0:	stmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d0f4:			; <UNDEFINED> instruction: 0xf0294630
    d0f8:			; <UNDEFINED> instruction: 0x4605fed7
    d0fc:			; <UNDEFINED> instruction: 0xf0002800
    d100:	stmdavc	r3, {r2, r3, r4, r5, r6, r7, r9, sl, pc}
    d104:			; <UNDEFINED> instruction: 0xf0002b00
    d108:	blcs	b6ecf0 <mkdtemp@@Base+0xb1cd14>
    d10c:	blcs	b0113c <mkdtemp@@Base+0xaaf160>
    d110:	bichi	pc, r1, #0
    d114:			; <UNDEFINED> instruction: 0xf0002b5e
    d118:			; <UNDEFINED> instruction: 0xf02083be
    d11c:	stmdacs	r0, {r0, r2, r5, r6, r9, fp, ip, sp, lr, pc}
    d120:	strbhi	pc, [lr, #0]!	; <UNPREDICTABLE>
    d124:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    d128:			; <UNDEFINED> instruction: 0xf43f2b00
    d12c:			; <UNDEFINED> instruction: 0xf8d4a8e3
    d130:	blcs	19398 <__read_chk@plt+0x12934>
    d134:	ldmge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    d138:			; <UNDEFINED> instruction: 0xf0284628
    d13c:			; <UNDEFINED> instruction: 0xf8c4fcab
    d140:			; <UNDEFINED> instruction: 0xf7ff0098
    d144:			; <UNDEFINED> instruction: 0x4630b8d7
    d148:	cdp2	0, 10, cr15, cr14, cr9, {1}
    d14c:			; <UNDEFINED> instruction: 0xf0214605
    d150:	mcrrne	15, 7, pc, r2, cr11	; <UNPREDICTABLE>
    d154:			; <UNDEFINED> instruction: 0xf0009024
    d158:	blls	42e738 <mkdtemp@@Base+0x3dc75c>
    d15c:	blcs	271d0 <__read_chk@plt+0x2076c>
    d160:	stmiage	r8, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    d164:	ldrdcc	pc, [r0], r4
    d168:			; <UNDEFINED> instruction: 0xf47f3301
    d16c:			; <UNDEFINED> instruction: 0xf8c4a8c3
    d170:			; <UNDEFINED> instruction: 0xf7ff0080
    d174:			; <UNDEFINED> instruction: 0x4630b8bf
    d178:	cdp2	0, 9, cr15, cr6, cr9, {1}
    d17c:			; <UNDEFINED> instruction: 0xf0214605
    d180:	mcrrne	15, 2, pc, r3, cr7	; <UNPREDICTABLE>
    d184:			; <UNDEFINED> instruction: 0xf0009024
    d188:	svcvs	0x00e38513
    d18c:	svclt	0x00083301
    d190:			; <UNDEFINED> instruction: 0xf7ff67e0
    d194:	ldrcc	fp, [r4], #2223	; 0x8af
    d198:	ldmdblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d19c:	ldmdbpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d1a0:	ldrbtmi	r3, [sp], #-1124	; 0xfffffb9c
    d1a4:	strvs	pc, [pc, #1285]!	; d6b1 <__read_chk@plt+0x6c4d>
    d1a8:	stmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d1ac:	stmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d1b0:	ldrbtmi	r3, [sp], #-1120	; 0xfffffba0
    d1b4:	strvs	pc, [pc, #1285]!	; d6c1 <__read_chk@plt+0x6c5d>
    d1b8:	ldmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d1bc:			; <UNDEFINED> instruction: 0xf7ff348c
    d1c0:			; <UNDEFINED> instruction: 0xf504b949
    d1c4:			; <UNDEFINED> instruction: 0xf50475a4
    d1c8:	blls	42a458 <mkdtemp@@Base+0x3d847c>
    d1cc:	blcs	27240 <__read_chk@plt+0x207dc>
    d1d0:	svcge	0x002ff43e
    d1d4:	cmnlt	fp, r3, lsr #16
    d1d8:	svclt	0x002bf7fe
    d1dc:	blcs	2b1f0 <__read_chk@plt+0x2478c>
    d1e0:	svcge	0x0027f43e
    d1e4:	svccs	0x001f6827
    d1e8:	strthi	pc, [r5], #-512	; 0xfffffe00
    d1ec:	eorvs	r1, r3, fp, ror ip
    d1f0:	mrrc2	0, 2, pc, r0, cr8	; <UNPREDICTABLE>
    d1f4:	eoreq	pc, r7, r5, asr #16
    d1f8:			; <UNDEFINED> instruction: 0xf0294630
    d1fc:	stmdacs	r0, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    d200:			; <UNDEFINED> instruction: 0xf7fed1ec
    d204:			; <UNDEFINED> instruction: 0xf104bf16
    d208:	strbcc	r0, [r0], #1476	; 0x5c4
    d20c:	ldrcc	lr, [r0], #2013	; 0x7dd
    d210:	stmdalt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d214:	stmiapl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d218:	strbtvc	pc, [lr], #1284	; 0x504	; <UNPREDICTABLE>
    d21c:			; <UNDEFINED> instruction: 0xf505447d
    d220:			; <UNDEFINED> instruction: 0xf7ff659a
    d224:	ldrtmi	fp, [r0], -r5, ror #17
    d228:	cdp2	0, 3, cr15, cr14, cr9, {1}
    d22c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d230:	strbthi	pc, [r3], -r0	; <UNPREDICTABLE>
    d234:	blcs	2b248 <__read_chk@plt+0x247e4>
    d238:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    d23c:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d240:	ldrbtmi	sl, [r9], #-3880	; 0xfffff0d8
    d244:	b	15cb230 <mkdtemp@@Base+0x1579254>
    d248:			; <UNDEFINED> instruction: 0xf0402800
    d24c:	andcs	r8, r0, #172, 6	; 0xb0000002
    d250:	stmib	r7, {r8, r9, sp}^
    d254:	blls	415e5c <mkdtemp@@Base+0x3c3e80>
    d258:	cmplt	fp, fp, lsl r8
    d25c:	teqvs	r7, r4, lsl #10	; <UNPREDICTABLE>
    d260:	movwcs	lr, #2513	; 0x9d1
    d264:	svclt	0x00023301
    d268:	svccc	0x00fff1b2
    d26c:	movwcs	lr, #2519	; 0x9d7
    d270:	movwcs	lr, #2497	; 0x9c1
    d274:	stmdacs	r0, {r4, r5, fp, sp, lr}
    d278:	ldmdage	ip!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    d27c:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d280:	ldrbtcc	pc, [r8], #-1540	; 0xfffff9fc	; <UNPREDICTABLE>
    d284:			; <UNDEFINED> instruction: 0xf7f94479
    d288:	stmdacs	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    d28c:	ldmdage	r0, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    d290:			; <UNDEFINED> instruction: 0xf0294630
    d294:			; <UNDEFINED> instruction: 0xf7fffe09
    d298:			; <UNDEFINED> instruction: 0xf8dfb82d
    d29c:			; <UNDEFINED> instruction: 0xf604584c
    d2a0:	ldrbtmi	r3, [sp], #-1132	; 0xfffffb94
    d2a4:	strvs	pc, [pc, #1285]!	; d7b1 <__read_chk@plt+0x6d4d>
    d2a8:	stmialt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2ac:	ldmdapl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d2b0:	ldrbtcc	pc, [ip], #-1540	; 0xfffff9fc	; <UNPREDICTABLE>
    d2b4:			; <UNDEFINED> instruction: 0xf505447d
    d2b8:			; <UNDEFINED> instruction: 0xf7ff65af
    d2bc:			; <UNDEFINED> instruction: 0xf8dfb899
    d2c0:			; <UNDEFINED> instruction: 0xf5045830
    d2c4:	ldrbtmi	r6, [sp], #-1078	; 0xfffffbca
    d2c8:	strvs	pc, [pc, #1285]!	; d7d5 <__read_chk@plt+0x6d71>
    d2cc:	ldmlt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2d0:	strbtvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
    d2d4:	ldmlt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d2d8:	strbtvc	pc, [r8], #1284	; 0x504	; <UNPREDICTABLE>
    d2dc:	ldmlt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d2e0:	ldmdapl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d2e4:	ldrbtmi	r3, [sp], #-1088	; 0xfffffbc0
    d2e8:	strvs	pc, [pc, #1285]!	; d7f5 <__read_chk@plt+0x6d91>
    d2ec:	stmlt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2f0:	stmdapl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d2f4:	ldrbtmi	r3, [sp], #-1084	; 0xfffffbc4
    d2f8:	strvs	pc, [pc, #1285]!	; d805 <__read_chk@plt+0x6da1>
    d2fc:	ldmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d300:	ubfxpl	pc, pc, #17, #25
    d304:	ldrbtmi	r3, [sp], #-1076	; 0xfffffbcc
    d308:	strvs	pc, [pc, #1285]!	; d815 <__read_chk@plt+0x6db1>
    d30c:	ldmdalt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d310:	ubfxpl	pc, pc, #17, #13
    d314:	ldrbtmi	r3, [sp], #-1160	; 0xfffffb78
    d318:	ldrvs	pc, [r6, #1285]	; 0x505
    d31c:	stmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d320:			; <UNDEFINED> instruction: 0xf7ff3448
    d324:			; <UNDEFINED> instruction: 0xf8dfb8b0
    d328:	ldrtcc	r5, [r8], #-2012	; 0xfffff824
    d32c:			; <UNDEFINED> instruction: 0xf505447d
    d330:			; <UNDEFINED> instruction: 0xf7ff65af
    d334:			; <UNDEFINED> instruction: 0xf8dfb85d
    d338:	strbcc	r5, [r4], #-2000	; 0xfffff830
    d33c:			; <UNDEFINED> instruction: 0xf505447d
    d340:			; <UNDEFINED> instruction: 0xf7ff65af
    d344:			; <UNDEFINED> instruction: 0xf8dfb855
    d348:	strbtcc	r5, [ip], #-1988	; 0xfffff83c
    d34c:			; <UNDEFINED> instruction: 0xf505447d
    d350:			; <UNDEFINED> instruction: 0xf7ff65b4
    d354:			; <UNDEFINED> instruction: 0xf8dfb84d
    d358:	strbtcc	r5, [r8], #-1976	; 0xfffff848
    d35c:			; <UNDEFINED> instruction: 0xf505447d
    d360:			; <UNDEFINED> instruction: 0xf7ff65a0
    d364:			; <UNDEFINED> instruction: 0xf8dfb845
    d368:	ldrbtcc	r5, [r0], #-1964	; 0xfffff854
    d36c:			; <UNDEFINED> instruction: 0xf505447d
    d370:			; <UNDEFINED> instruction: 0xf7ff65af
    d374:			; <UNDEFINED> instruction: 0x4630b83d
    d378:	ldc2	0, cr15, [r6, #164]	; 0xa4
    d37c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d380:	ldrhi	pc, [fp, #0]!
    d384:	blcs	2b398 <__read_chk@plt+0x24934>
    d388:	ldrhi	pc, [r7, #0]!
    d38c:	ldc2	0, cr15, [r2, #164]!	; 0xa4
    d390:	eorls	r2, r4, r0, lsl #16
    d394:	ldrbhi	pc, [fp, #-832]	; 0xfffffcc0	; <UNPREDICTABLE>
    d398:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    d39c:			; <UNDEFINED> instruction: 0xf43e2b00
    d3a0:			; <UNDEFINED> instruction: 0xf8d4afa9
    d3a4:	movwcc	r3, #4228	; 0x1084
    d3a8:	svcge	0x00a4f47e
    d3ac:	addeq	pc, r4, r4, asr #17
    d3b0:	svclt	0x00a0f7fe
    d3b4:			; <UNDEFINED> instruction: 0xf7ff34ac
    d3b8:	ldrtmi	fp, [r0], -r6, ror #16
    d3bc:	ldc2l	0, cr15, [r4, #-164]!	; 0xffffff5c
    d3c0:	stmdacs	r0, {r1, r9, sl, lr}
    d3c4:	ldrhi	pc, [r9]
    d3c8:	blcs	2b3dc <__read_chk@plt+0x24978>
    d3cc:	ldrhi	pc, [r5]
    d3d0:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    d3d4:			; <UNDEFINED> instruction: 0xf43e2b00
    d3d8:			; <UNDEFINED> instruction: 0xf8d4af8d
    d3dc:	blcs	18d9b64 <mkdtemp@@Base+0x1887b88>
    d3e0:	ldrhi	pc, [sp, #-768]!	; 0xfffffd00
    d3e4:	stmibcc	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d3e8:	tstcs	r0, r0, lsr #12
    d3ec:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
    d3f0:	ldc2	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    d3f4:	svclt	0x007ef7fe
    d3f8:			; <UNDEFINED> instruction: 0xf7ff3418
    d3fc:			; <UNDEFINED> instruction: 0xf8dfb844
    d400:			; <UNDEFINED> instruction: 0xf6045718
    d404:	ldrbtmi	r3, [sp], #-1096	; 0xfffffbb8
    d408:	strvs	pc, [r8, #1285]!	; 0x505
    d40c:	svclt	0x00f0f7fe
    d410:			; <UNDEFINED> instruction: 0xf0294630
    d414:	strmi	pc, [r5], -r9, asr #26
    d418:			; <UNDEFINED> instruction: 0xf0002800
    d41c:	stmdavc	r7, {r1, r2, r3, r5, r6, r8, sl, pc}
    d420:			; <UNDEFINED> instruction: 0xf0002f00
    d424:			; <UNDEFINED> instruction: 0xf8df856a
    d428:	ldrbtmi	r1, [r9], #-1780	; 0xfffff90c
    d42c:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d430:			; <UNDEFINED> instruction: 0xf0402800
    d434:			; <UNDEFINED> instruction: 0xf10d8225
    d438:			; <UNDEFINED> instruction: 0xf06f0b90
    d43c:			; <UNDEFINED> instruction: 0xf8cb0301
    d440:	blls	419448 <mkdtemp@@Base+0x3c746c>
    d444:	blcs	274b8 <__read_chk@plt+0x20a54>
    d448:	svcge	0x0054f43e
    d44c:	ldrsbtcc	pc, [ip], r4	; <UNPREDICTABLE>
    d450:			; <UNDEFINED> instruction: 0xf47e3301
    d454:			; <UNDEFINED> instruction: 0xf8dbaf4f
    d458:			; <UNDEFINED> instruction: 0xf8c43000
    d45c:			; <UNDEFINED> instruction: 0xf7fe30bc
    d460:	ldrtcc	fp, [r8], #3913	; 0xf49
    d464:	stmdalt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    d468:	stccc	8, cr15, [r0, #848]	; 0x350
    d46c:			; <UNDEFINED> instruction: 0xf0002b00
    d470:			; <UNDEFINED> instruction: 0xf5048285
    d474:			; <UNDEFINED> instruction: 0xf7ff6458
    d478:			; <UNDEFINED> instruction: 0xf8dfb877
    d47c:	ldrtmi	sl, [r3], r4, lsr #13
    d480:	ldrdls	pc, [r0], #-141	; 0xffffff73
    d484:	mcr	4, 0, r4, cr8, cr10, {7}
    d488:			; <UNDEFINED> instruction: 0x4658aa10
    d48c:	stc2	0, cr15, [ip, #-164]	; 0xffffff5c
    d490:			; <UNDEFINED> instruction: 0xb3b84680
    d494:			; <UNDEFINED> instruction: 0xb3ad7805
    d498:			; <UNDEFINED> instruction: 0xf7f9213d
    d49c:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
    d4a0:	sbcshi	pc, r7, #64	; 0x40
    d4a4:	ldrdcc	pc, [r0], -r9
    d4a8:	rscle	r2, lr, r0, lsl #22
    d4ac:			; <UNDEFINED> instruction: 0xf8d42d2d
    d4b0:			; <UNDEFINED> instruction: 0xf0006b8c
    d4b4:			; <UNDEFINED> instruction: 0xf06f80cd
    d4b8:	addsmi	r4, lr, #0, 6
    d4bc:	sbchi	pc, r2, #0
    d4c0:	ldrtmi	r2, [r0], -r1, lsl #2
    d4c4:			; <UNDEFINED> instruction: 0xff26f046
    d4c8:	movwcs	r4, #17969	; 0x4631
    d4cc:			; <UNDEFINED> instruction: 0xf8d44602
    d4d0:			; <UNDEFINED> instruction: 0xf0280b90
    d4d4:			; <UNDEFINED> instruction: 0xf8d4facf
    d4d8:	smlabbcs	r1, ip, fp, r6
    d4dc:			; <UNDEFINED> instruction: 0xf8c44605
    d4e0:			; <UNDEFINED> instruction: 0x46300b90
    d4e4:			; <UNDEFINED> instruction: 0xff16f046
    d4e8:	strbmi	r4, [r0], -r3, lsl #12
    d4ec:	blcc	fe34b804 <mkdtemp@@Base+0xfe2f9828>
    d4f0:	blx	ff449598 <mkdtemp@@Base+0xff3f75bc>
    d4f4:	eoreq	pc, r6, r5, asr #16
    d4f8:			; <UNDEFINED> instruction: 0xf0294658
    d4fc:	pkhtbmi	pc, r0, r5, asr #25	; <UNPREDICTABLE>
    d500:	bicle	r2, r7, r0, lsl #16
    d504:			; <UNDEFINED> instruction: 0xf7fe465e
    d508:			; <UNDEFINED> instruction: 0xf04fbef5
    d50c:			; <UNDEFINED> instruction: 0xf7fe37ff
    d510:	blls	43cb5c <mkdtemp@@Base+0x3eab80>
    d514:			; <UNDEFINED> instruction: 0xf7ff601f
    d518:			; <UNDEFINED> instruction: 0xf8dfbbeb
    d51c:	ldrtmi	r0, [fp], -r8, lsl #12
    d520:			; <UNDEFINED> instruction: 0xf8dd9911
    d524:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    d528:	ldc2	0, cr15, [lr], {32}
    d52c:			; <UNDEFINED> instruction: 0xf0444640
    d530:			; <UNDEFINED> instruction: 0xf7fffcb3
    d534:	ldrtmi	fp, [r8], -sp, lsl #22
    d538:			; <UNDEFINED> instruction: 0xf028ad23
    d53c:	strmi	pc, [r4], -fp, lsr #21
    d540:			; <UNDEFINED> instruction: 0xf7ff6028
    d544:	ldmdavc	fp!, {r1, r3, r5, r8, r9, fp, ip, sp, pc}^
    d548:			; <UNDEFINED> instruction: 0xf47f2b00
    d54c:	strdvs	sl, [pc], -ip	; <UNPREDICTABLE>
    d550:	blt	38b554 <mkdtemp@@Base+0x339578>
    d554:	blcc	341a8 <error@@Base+0x4ca4>
    d558:	movwcs	fp, #7960	; 0x1f18
    d55c:	svclt	0x000c2800
    d560:	andcs	r4, r0, r8, lsl r6
    d564:	bls	4f99ac <mkdtemp@@Base+0x4a79d0>
    d568:	andsvs	r2, r3, r1, lsl #6
    d56c:	blcc	341d4 <error@@Base+0x4cd0>
    d570:	movwcs	fp, #7960	; 0x1f18
    d574:	eorsle	r4, r0, r3, asr #10
    d578:	strcc	pc, [ip, #2271]!	; 0x8df
    d57c:			; <UNDEFINED> instruction: 0xf8df447b
    d580:			; <UNDEFINED> instruction: 0xf8dd05ac
    d584:	ldmdbls	r1, {r3, r4, r7, r8, fp, sp}
    d588:	strls	r4, [r0, #-1144]	; 0xfffffb88
    d58c:			; <UNDEFINED> instruction: 0xf8a8f022
    d590:			; <UNDEFINED> instruction: 0xf8dfe41d
    d594:			; <UNDEFINED> instruction: 0x4649059c
    d598:			; <UNDEFINED> instruction: 0xf8dd682b
    d59c:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    d5a0:			; <UNDEFINED> instruction: 0xf84af022
    d5a4:			; <UNDEFINED> instruction: 0xf7f86828
    d5a8:			; <UNDEFINED> instruction: 0xf7ffe9ae
    d5ac:			; <UNDEFINED> instruction: 0x3701bad1
    d5b0:	ldrtmi	r4, [r9], -r8, lsr #12
    d5b4:			; <UNDEFINED> instruction: 0xf8e4f022
    d5b8:			; <UNDEFINED> instruction: 0xf43f2800
    d5bc:			; <UNDEFINED> instruction: 0xf8dfad14
    d5c0:			; <UNDEFINED> instruction: 0x463b0574
    d5c4:			; <UNDEFINED> instruction: 0x46279911
    d5c8:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d5cc:			; <UNDEFINED> instruction: 0xf0224478
    d5d0:	blls	44b6a4 <mkdtemp@@Base+0x3f96c8>
    d5d4:			; <UNDEFINED> instruction: 0xf7fe601c
    d5d8:	movwcs	fp, #3373	; 0xd2d
    d5dc:			; <UNDEFINED> instruction: 0xf8df9315
    d5e0:	ldrbtmi	r3, [fp], #-1368	; 0xfffffaa8
    d5e4:	strtmi	lr, [r8], -fp, asr #15
    d5e8:	bleq	fe449a24 <mkdtemp@@Base+0xfe3f7a48>
    d5ec:	stc2	0, cr15, [sl, #-164]!	; 0xffffff5c
    d5f0:	andeq	pc, r0, fp, asr #17
    d5f4:			; <UNDEFINED> instruction: 0xf47e3001
    d5f8:			; <UNDEFINED> instruction: 0xf8dfae74
    d5fc:	ldmdbls	r1, {r6, r8, sl}
    d600:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d604:			; <UNDEFINED> instruction: 0xf0204478
    d608:	ldrbmi	pc, [r0], -pc, lsr #23	; <UNPREDICTABLE>
    d60c:	blx	10c96b4 <mkdtemp@@Base+0x10776d8>
    d610:	strmi	r4, [r3], -r1, lsr #12
    d614:			; <UNDEFINED> instruction: 0x461c4650
    d618:	blx	3c96a8 <mkdtemp@@Base+0x3776cc>
    d61c:	andeq	pc, r1, r0, lsr #3
    d620:			; <UNDEFINED> instruction: 0xf080fab0
    d624:	strbmi	r0, [r0, #-2368]	; 0xfffff6c0
    d628:			; <UNDEFINED> instruction: 0x81abf000
    d62c:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    d630:			; <UNDEFINED> instruction: 0xf8df447b
    d634:			; <UNDEFINED> instruction: 0xf8dd0510
    d638:	ldmdbls	r1, {r3, r4, r7, r8, fp, sp}
    d63c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    d640:			; <UNDEFINED> instruction: 0xf0225400
    d644:	strtmi	pc, [r0], -sp, asr #16
    d648:	ldmdb	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d64c:	bllt	ff00b650 <mkdtemp@@Base+0xfefb9674>
    d650:			; <UNDEFINED> instruction: 0xf77f2e00
    d654:			; <UNDEFINED> instruction: 0xf8cdaf1a
    d658:			; <UNDEFINED> instruction: 0xf1089040
    d65c:	cdp	8, 1, cr0, cr8, cr1, {0}
    d660:			; <UNDEFINED> instruction: 0x46079a10
    d664:	and	r4, fp, r6, lsl #12
    d668:			; <UNDEFINED> instruction: 0xf7f84628
    d66c:	ldrtmi	lr, [r8], -ip, asr #18
    d670:			; <UNDEFINED> instruction: 0xf0462101
    d674:	strmi	pc, [r7], -pc, asr #28
    d678:	bleq	fe34b9d0 <mkdtemp@@Base+0xfe2f99f4>
    d67c:	sfmle	f4, 2, [r8, #-736]	; 0xfffffd20
    d680:	blcc	fe44b9d8 <mkdtemp@@Base+0xfe3f99fc>
    d684:	beq	fe207fc8 <mkdtemp@@Base+0xfe1b5fec>
    d688:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    d68c:	blx	c9734 <mkdtemp@@Base+0x77758>
    d690:	strmi	r4, [r5], -r1, asr #12
    d694:			; <UNDEFINED> instruction: 0xf874f022
    d698:	rscle	r2, r5, r0, lsl #16
    d69c:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d6a0:	ldmdbls	r1, {r0, r1, r3, r5, r9, sl, lr}
    d6a4:			; <UNDEFINED> instruction: 0xf0224648
    d6a8:			; <UNDEFINED> instruction: 0x4628f81b
    d6ac:	stmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d6b0:	blcc	fe44ba08 <mkdtemp@@Base+0xfe3f9a2c>
    d6b4:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    d6b8:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d6bc:	blcc	fe44ba14 <mkdtemp@@Base+0xfe3f9a38>
    d6c0:	mvnscc	pc, pc, asr #32
    d6c4:	eorvs	pc, r7, r3, asr #16
    d6c8:	bleq	fe34ba20 <mkdtemp@@Base+0xfe2f9a44>
    d6cc:	cdp2	0, 2, cr15, cr2, cr6, {2}
    d6d0:	ble	6de0f4 <mkdtemp@@Base+0x68c118>
    d6d4:	beq	149b04 <mkdtemp@@Base+0xf7b28>
    d6d8:			; <UNDEFINED> instruction: 0xf8d4463d
    d6dc:			; <UNDEFINED> instruction: 0x46282b90
    d6e0:			; <UNDEFINED> instruction: 0xf8522101
    d6e4:			; <UNDEFINED> instruction: 0xf842300a
    d6e8:			; <UNDEFINED> instruction: 0xf8d43025
    d6ec:			; <UNDEFINED> instruction: 0xf8433b90
    d6f0:			; <UNDEFINED> instruction: 0xf10a600a
    d6f4:			; <UNDEFINED> instruction: 0xf0460a04
    d6f8:			; <UNDEFINED> instruction: 0xf04ffe0d
    d6fc:			; <UNDEFINED> instruction: 0x460531ff
    d700:	bleq	fe34ba58 <mkdtemp@@Base+0xfe2f9a7c>
    d704:	cdp2	0, 0, cr15, cr6, cr6, {2}
    d708:	blle	ff99e124 <mkdtemp@@Base+0xff94c148>
    d70c:	bleq	fe34ba24 <mkdtemp@@Base+0xfe2f9a48>
    d710:			; <UNDEFINED> instruction: 0xf8dde7b4
    d714:	ldrt	r9, [r8], r0, asr #32
    d718:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    d71c:			; <UNDEFINED> instruction: 0xf43e2b00
    d720:			; <UNDEFINED> instruction: 0xf8dfac88
    d724:	strcs	r0, [r0, -r4, lsr #8]
    d728:	ldrdcc	pc, [r0], -r8
    d72c:	ldrbtmi	r9, [r8], #-2321	; 0xfffff6ef
    d730:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d734:			; <UNDEFINED> instruction: 0xff80f021
    d738:	ldcllt	7, cr15, [ip], #-1016	; 0xfffffc08
    d73c:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    d740:			; <UNDEFINED> instruction: 0xf8db9e19
    d744:	svccs	0x00007000
    d748:	cfldrdge	mvd15, [r4, #248]	; 0xf8
    d74c:	ldcllt	7, cr15, [r2], #-1016	; 0xfffffc08
    d750:	shadd16mi	r9, r8, r2
    d754:			; <UNDEFINED> instruction: 0xf99ef028
    d758:	strmi	r4, [r3], -r1, lsr #12
    d75c:			; <UNDEFINED> instruction: 0x461c4638
    d760:			; <UNDEFINED> instruction: 0xf96af022
    d764:	andeq	pc, r1, r0, lsr #3
    d768:			; <UNDEFINED> instruction: 0xf080fab0
    d76c:	strbmi	r0, [r0, #-2368]	; 0xfffff6c0
    d770:	blmi	ffdc17d0 <mkdtemp@@Base+0xffd6f7f4>
    d774:			; <UNDEFINED> instruction: 0xe75c447b
    d778:	shadd16mi	r9, r8, r9
    d77c:			; <UNDEFINED> instruction: 0xf98af028
    d780:	ldrtmi	r4, [r2], -r1, lsr #12
    d784:	ldrtmi	r4, [r8], -r3, lsl #12
    d788:			; <UNDEFINED> instruction: 0xf022461c
    d78c:	mcrne	8, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    d790:	cmnmi	r8, r8, ror r2
    d794:			; <UNDEFINED> instruction: 0xf0004540
    d798:	blmi	ffb6e1dc <mkdtemp@@Base+0xffb1c200>
    d79c:	smlsldx	r4, r8, fp, r4
    d7a0:	ldrls	r4, [r5], -ip, ror #23
    d7a4:	smlsldx	r4, r4, fp, r4	; <UNPREDICTABLE>
    d7a8:	ldrbtmi	r4, [r8], #-2283	; 0xfffff715
    d7ac:	stmia	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d7b0:	stmdacs	r0, {r2, r9, sl, lr}
    d7b4:	rsbhi	pc, r3, #0
    d7b8:	strtmi	r2, [r0], -r1, lsl #2
    d7bc:	stcl	7, cr15, [sl, #-992]	; 0xfffffc20
    d7c0:			; <UNDEFINED> instruction: 0xf0003001
    d7c4:	stmiami	r5!, {r0, r2, r5, r8, r9, pc}^
    d7c8:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    d7cc:	ldc	7, cr15, [r2], #-992	; 0xfffffc20
    d7d0:	svccc	0x00fff1b0
    d7d4:			; <UNDEFINED> instruction: 0xf0004681
    d7d8:	stmiami	r1!, {r0, r4, r8, r9, pc}^
    d7dc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    d7e0:			; <UNDEFINED> instruction: 0xff2af021
    d7e4:	ldc	7, cr15, [r8, #-992]	; 0xfffffc20
    d7e8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d7ec:	sbchi	pc, fp, #0
    d7f0:			; <UNDEFINED> instruction: 0xf0001c41
    d7f4:			; <UNDEFINED> instruction: 0x464882ba
    d7f8:			; <UNDEFINED> instruction: 0xf7f8ac33
    d7fc:	and	lr, r7, lr, lsl fp
    d800:	svc	0x00b4f7f8
    d804:	stmdacs	r4, {fp, sp, lr}
    d808:	stmdacs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d80c:	eorshi	pc, sl, #64	; 0x40
    d810:	strtmi	r2, [r1], -r0, lsl #4
    d814:			; <UNDEFINED> instruction: 0xf7f84630
    d818:	andcc	lr, r1, sl, ror ip
    d81c:	stmdavs	r1!, {r4, r5, r6, r7, ip, lr, pc}
    d820:			; <UNDEFINED> instruction: 0x067ff011
    d824:	subshi	pc, sl, #64	; 0x40
    d828:	vmul.i<illegal width 8>	q10, <illegal reg q8.5>, d2[3]
    d82c:	ldrbtmi	r2, [r8], #-263	; 0xfffffef9
    d830:			; <UNDEFINED> instruction: 0xff56f021
    d834:			; <UNDEFINED> instruction: 0xf8944638
    d838:			; <UNDEFINED> instruction: 0xf0289001
    d83c:	strmi	pc, [r4], -fp, lsr #18
    d840:			; <UNDEFINED> instruction: 0xf7f84638
    d844:	blx	fee879cc <mkdtemp@@Base+0xfee359f0>
    d848:	ldmdbeq	fp, {r0, r3, r7, r8, r9, ip, sp, lr, pc}^
    d84c:			; <UNDEFINED> instruction: 0xf0004543
    d850:	blmi	ff16e15c <mkdtemp@@Base+0xff11c180>
    d854:	uxtab	r4, ip, fp, ror #8
    d858:	ldmdavs	r8!, {r2, r4, r8, r9, sl, fp, ip, pc}
    d85c:			; <UNDEFINED> instruction: 0xf91af028
    d860:			; <UNDEFINED> instruction: 0x46214632
    d864:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
    d868:			; <UNDEFINED> instruction: 0xf021461c
    d86c:	cdpne	15, 4, cr15, cr6, cr15, {6}
    d870:	cmnmi	r0, r0, ror r2
    d874:			; <UNDEFINED> instruction: 0xf0004540
    d878:	blmi	fef2e684 <mkdtemp@@Base+0xfeedc6a8>
    d87c:			; <UNDEFINED> instruction: 0xe6d8447b
    d880:	blcs	2ba34 <__read_chk@plt+0x24fd0>
    d884:	adchi	pc, r8, r0, asr #32
    d888:	bleq	fe449cc4 <mkdtemp@@Base+0xfe3f7ce8>
    d88c:	andvc	pc, r0, fp, asr #17
    d890:			; <UNDEFINED> instruction: 0xf7f8e5d7
    d894:	stclne	12, cr14, [r8], #-752	; 0xfffffd10
    d898:	cfstrdne	mvd14, [r8], #-252	; 0xffffff04
    d89c:			; <UNDEFINED> instruction: 0xf8dbe414
    d8a0:	svcge	0x00253000
    d8a4:			; <UNDEFINED> instruction: 0xf7fe603b
    d8a8:	stclne	15, cr11, [r8], #-424	; 0xfffffe58
    d8ac:	svclt	0x0085f7fe
    d8b0:			; <UNDEFINED> instruction: 0x3616e9dd
    d8b4:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    d8b8:			; <UNDEFINED> instruction: 0x465881b6
    d8bc:	blx	ffd49968 <mkdtemp@@Base+0xffcf798c>
    d8c0:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    d8c4:			; <UNDEFINED> instruction: 0xf0402b00
    d8c8:	blls	56df88 <mkdtemp@@Base+0x51bfac>
    d8cc:			; <UNDEFINED> instruction: 0xf0002b00
    d8d0:			; <UNDEFINED> instruction: 0xf1b48098
    d8d4:	svclt	0x00180321
    d8d8:	tstls	r5, #67108864	; 0x4000000
    d8dc:	blcs	34538 <error@@Base+0x5034>
    d8e0:	addhi	pc, pc, r0
    d8e4:	ldrbtmi	r4, [r9], #-2466	; 0xfffff65e
    d8e8:	ldrbtmi	r4, [r8], #-2210	; 0xfffff75e
    d8ec:	cdp2	0, 12, cr15, cr14, cr1, {1}
    d8f0:	ldrdcc	pc, [r0], -fp
    d8f4:	eorsvs	r4, r3, r0, asr r6
    d8f8:	stmda	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d8fc:	stmibcc	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d900:	ldmdbls	r5, {r0, r1, r3, r4, r9, fp, ip, pc}
    d904:	svceq	0x0008f013
    d908:	svclt	0x00089b10
    d90c:			; <UNDEFINED> instruction: 0x9124460a
    d910:			; <UNDEFINED> instruction: 0xf7fe601a
    d914:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, pc}^
    d918:	blcs	1b178 <__read_chk@plt+0x14714>
    d91c:	ldmmi	r6, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    d920:			; <UNDEFINED> instruction: 0xf0214478
    d924:			; <UNDEFINED> instruction: 0xf8dbfdef
    d928:	ldrbmi	r3, [r0], -r0
    d92c:			; <UNDEFINED> instruction: 0xf7f76033
    d930:	ldmmi	r2, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d934:	rscscc	pc, pc, #79	; 0x4f
    d938:	eorls	r9, r4, #278528	; 0x44000
    d93c:			; <UNDEFINED> instruction: 0xf8dd4478
    d940:			; <UNDEFINED> instruction: 0xf0202998
    d944:	stmibmi	lr, {r0, r4, r9, fp, ip, sp, lr, pc}
    d948:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d94c:	mrc	7, 6, APSR_nzcv, cr2, cr8, {7}
    d950:			; <UNDEFINED> instruction: 0xf43e2800
    d954:	stmibmi	fp, {r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
    d958:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d95c:	mcr	7, 6, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    d960:	stmibmi	r9, {r3, r4, r5, r8, ip, sp, pc}
    d964:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d968:	mcr	7, 6, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    d96c:			; <UNDEFINED> instruction: 0xf0402800
    d970:	movwcs	r8, #4421	; 0x1145
    d974:	andcc	pc, r0, fp, asr #17
    d978:	mcrlt	7, 3, pc, cr9, cr14, {7}	; <UNPREDICTABLE>
    d97c:			; <UNDEFINED> instruction: 0xf7fe34b4
    d980:	blmi	fe0bd154 <mkdtemp@@Base+0xfe06b178>
    d984:	ldrbtmi	r9, [fp], #-1557	; 0xfffff9eb
    d988:	ldclne	6, cr14, [r8], #-332	; 0xfffffeb4
    d98c:	stc2l	0, cr15, [r2], #-172	; 0xffffff54
    d990:			; <UNDEFINED> instruction: 0xf47f2800
    d994:	ldmdami	lr!, {r0, r3, r6, fp, sp, pc}^
    d998:	ldmdbls	r1, {r0, r1, r3, r4, r5, r9, sl, lr}
    d99c:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d9a0:			; <UNDEFINED> instruction: 0xf0204478
    d9a4:	strtmi	pc, [r8], -r1, ror #19
    d9a8:			; <UNDEFINED> instruction: 0xf0424639
    d9ac:	andcc	pc, r1, pc, lsr sl	; <UNPREDICTABLE>
    d9b0:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    d9b4:	movwcs	lr, #2519	; 0x9d7
    d9b8:	tsteq	r3, r2, asr sl
    d9bc:	cfstrdge	mvd15, [fp], {63}	; 0x3f
    d9c0:			; <UNDEFINED> instruction: 0xf1732a10
    d9c4:			; <UNDEFINED> instruction: 0xf6bf0300
    d9c8:	ldmdami	r2!, {r1, r2, r6, sl, fp, sp, pc}^
    d9cc:			; <UNDEFINED> instruction: 0xf8dd9911
    d9d0:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    d9d4:			; <UNDEFINED> instruction: 0xf9c8f020
    d9d8:			; <UNDEFINED> instruction: 0xd1252f5e
    d9dc:	subeq	pc, r0, #-1073741784	; 0xc0000028
    d9e0:	stmdale	r1!, {r0, r1, r2, r3, r4, r5, r9, fp, sp}
    d9e4:	ldmiblt	sl!, {r1, r3, r5, r7, fp, ip, sp, lr}^
    d9e8:	bleq	fe449e24 <mkdtemp@@Base+0xfe3f7e48>
    d9ec:	tsteq	pc, #3	; <UNPREDICTABLE>
    d9f0:	andcc	pc, r0, fp, asr #17
    d9f4:	strtmi	lr, [r8], -r5, lsr #10
    d9f8:			; <UNDEFINED> instruction: 0xf84cf028
    d9fc:			; <UNDEFINED> instruction: 0xf7ff4682
    da00:	stmdbmi	r5!, {r0, r3, r6, r7, r8, fp, ip, sp, pc}^
    da04:	tstls	r5, #0, 6
    da08:			; <UNDEFINED> instruction: 0xe76d4479
    da0c:	blx	febcba08 <mkdtemp@@Base+0xfeb79a2c>
    da10:			; <UNDEFINED> instruction: 0xf7ff901a
    da14:	blls	53c0bc <mkdtemp@@Base+0x4ea0e0>
    da18:	tstls	r9, #1769472	; 0x1b0000
    da1c:	stmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da20:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    da24:			; <UNDEFINED> instruction: 0xf9a0f020
    da28:	ldmdbls	r1, {r0, r2, r3, r4, r6, fp, lr}
    da2c:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    da30:			; <UNDEFINED> instruction: 0xf0204478
    da34:	ldmdami	fp, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
    da38:			; <UNDEFINED> instruction: 0xf8dd9911
    da3c:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    da40:			; <UNDEFINED> instruction: 0xf992f020
    da44:	ldmdbls	r1, {r3, r4, r6, fp, lr}
    da48:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    da4c:			; <UNDEFINED> instruction: 0xf0204478
    da50:	ldmdami	r6, {r0, r1, r3, r7, r8, fp, ip, sp, lr, pc}^
    da54:			; <UNDEFINED> instruction: 0xf8dd9911
    da58:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    da5c:			; <UNDEFINED> instruction: 0xf984f020
    da60:	andeq	sl, r4, sl, ror #10
    da64:	andeq	sl, r4, r4, ror r0
    da68:	andeq	r9, r4, sl, asr #27
    da6c:	andeq	r9, r4, ip, ror #27
    da70:	andeq	r9, r4, sl, lsr #28
    da74:	andeq	r9, r4, ip, lsr #28
    da78:	andeq	sp, r4, ip, lsl #21
    da7c:	ldrdeq	r9, [r4], -r8
    da80:	andeq	ip, r4, r0, ror r4
    da84:	andeq	r9, r4, r0, asr #27
    da88:	andeq	ip, r4, ip, lsl r2
    da8c:	andeq	sl, r4, r8, ror #6
    da90:	andeq	r5, r5, r6, ror #21
    da94:	andeq	r8, r4, r2, lsl #18
    da98:	andeq	r7, r5, sl, lsr #16
    da9c:	andeq	r8, r4, r4, lsl #18
    daa0:	muleq	r5, ip, r2
    daa4:	andeq	r0, r5, r6, ror #31
    daa8:	andeq	r9, r4, r0, lsl #25
    daac:	andeq	r9, r4, lr, ror lr
    dab0:	andeq	r8, r5, r8, asr #10
    dab4:	andeq	r4, r5, r6, lsr pc
    dab8:	andeq	r2, r5, r4, asr ip
    dabc:	andeq	r9, r4, r4, lsr #25
    dac0:	andeq	sl, r4, r0, lsr #3
    dac4:	andeq	sl, r4, r6, ror #2
    dac8:	andeq	r7, r8, ip, lsr r6
    dacc:	andeq	r7, r8, r8, lsl r6
    dad0:	andeq	r7, r8, r8, lsl #12
    dad4:	strdeq	r7, [r8], -lr
    dad8:	andeq	r7, r8, lr, ror #9
    dadc:	andeq	r7, r8, r4, lsl #9
    dae0:	andeq	r9, r4, sl, lsl #11
    dae4:	andeq	r7, r4, r0, lsr r6
    dae8:	strdeq	r7, [r8], -lr
    daec:	andeq	r7, r8, ip, ror #7
    daf0:	ldrdeq	r7, [r8], -sl
    daf4:			; <UNDEFINED> instruction: 0x000873ba
    daf8:	andeq	r7, r8, sl, lsr #7
    dafc:	muleq	r8, sl, r3
    db00:	andeq	r7, r8, sl, lsl #7
    db04:	andeq	r7, r8, r4, ror r3
    db08:	andeq	r7, r8, r4, ror #6
    db0c:	andeq	r7, r8, r4, asr r3
    db10:	andeq	r7, r8, r4, asr #6
    db14:	andeq	r7, r8, r4, lsr r3
    db18:	muleq	r8, sl, r2
    db1c:	andeq	r7, r4, sl, lsl #9
    db20:	strdeq	r9, [r4], -r4
    db24:	andeq	r9, r4, sl, lsr #4
    db28:	andeq	r5, r5, r0, lsr #28
    db2c:	andeq	r9, r4, r4, ror r6
    db30:	andeq	r9, r4, lr, asr sl
    db34:	andeq	r9, r4, r0, lsr r5
    db38:	andeq	r9, r4, r2, lsr #1
    db3c:	andeq	r9, r4, ip, lsl #2
    db40:	andeq	r5, r5, ip, ror #26
    db44:	andeq	r9, r4, r0, ror r7
    db48:	andeq	r9, r4, r6, lsl r4
    db4c:	andeq	r5, r5, r8, lsr #24
    db50:	andeq	r5, r5, r0, lsl #24
    db54:	andeq	r8, r4, r0, ror #29
    db58:	ldrdeq	r9, [r4], -r6
    db5c:	andeq	r7, r4, r2, asr r3
    db60:	andeq	r9, r4, r2, ror #9
    db64:	andeq	r9, r4, r2, asr #10
    db68:	andeq	r5, r5, r8, asr #22
    db6c:	andeq	r5, r5, r0, lsr #22
    db70:			; <UNDEFINED> instruction: 0x00055ab6
    db74:	andeq	r9, r4, sl, asr r9
    db78:			; <UNDEFINED> instruction: 0x000494b8
    db7c:	andeq	r9, r4, r8, asr #9
    db80:	andeq	r9, r4, r2, ror #11
    db84:	andeq	r8, r4, lr, lsl #12
    db88:	andeq	r8, r4, r2, ror #11
    db8c:	strdeq	r8, [r4], -lr
    db90:	ldrdeq	r9, [r4], -ip
    db94:	andeq	r8, r4, r6, lsr #28
    db98:	andeq	r8, r4, ip, ror ip
    db9c:	andeq	r9, r4, r2, lsr #1
    dba0:	strdeq	r9, [r4], -r8
    dba4:	andeq	r8, r4, lr, asr lr
    dba8:	andeq	r9, r4, r0, asr r4
    dbac:	strdeq	r9, [r4], -r6
    dbb0:	ldmmi	r9!, {r0, r2, r3, r8, r9, ip, sp, pc}^
    dbb4:	ldmdbls	r1, {r0, r1, r3, r5, r9, sl, lr}
    dbb8:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dbbc:			; <UNDEFINED> instruction: 0xf0204478
    dbc0:	ldmmi	r6!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    dbc4:			; <UNDEFINED> instruction: 0xf0204478
    dbc8:			; <UNDEFINED> instruction: 0xf7f8f8cf
    dbcc:	stmdavs	r0, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    dbd0:	svc	0x0082f7f7
    dbd4:			; <UNDEFINED> instruction: 0xf8dd9911
    dbd8:			; <UNDEFINED> instruction: 0x462b2998
    dbdc:	ldmmi	r0!, {ip, pc}^
    dbe0:			; <UNDEFINED> instruction: 0xf0204478
    dbe4:	stmiami	pc!, {r0, r6, r7, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    dbe8:	ldmdbls	r1, {r0, r1, r3, r4, r5, r9, sl, lr}
    dbec:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dbf0:			; <UNDEFINED> instruction: 0xf0204478
    dbf4:	stclmi	8, cr15, [ip, #740]!	; 0x2e4
    dbf8:			; <UNDEFINED> instruction: 0xe7da447d
    dbfc:			; <UNDEFINED> instruction: 0xf0294628
    dc00:	stmdacs	r0, {r0, r5, r9, fp, ip, sp, lr, pc}
    dc04:			; <UNDEFINED> instruction: 0xf6bf6038
    dc08:	stmiami	r8!, {r2, r4, r5, r7, r9, sl, fp, sp, pc}^
    dc0c:			; <UNDEFINED> instruction: 0xf8dd9911
    dc10:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    dc14:			; <UNDEFINED> instruction: 0xf8a8f020
    dc18:	ldmdbls	r1, {r0, r2, r5, r6, r7, fp, lr}
    dc1c:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dc20:			; <UNDEFINED> instruction: 0xf0204478
    dc24:	stmiami	r3!, {r0, r5, r7, fp, ip, sp, lr, pc}^
    dc28:			; <UNDEFINED> instruction: 0xf8dd462b
    dc2c:	ldmdbls	r1, {r3, r4, r7, r8, fp, sp}
    dc30:			; <UNDEFINED> instruction: 0xf0214478
    dc34:	ldrbt	pc, [r6], -r7, ror #24	; <UNPREDICTABLE>
    dc38:	ldmdbls	r1, {r0, r1, r2, r3, r4, r6, r7, fp, lr}
    dc3c:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dc40:			; <UNDEFINED> instruction: 0xf0204478
    dc44:			; <UNDEFINED> instruction: 0xb1bdf891
    dc48:			; <UNDEFINED> instruction: 0x462b48dc
    dc4c:			; <UNDEFINED> instruction: 0xf8dd9911
    dc50:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    dc54:			; <UNDEFINED> instruction: 0xf888f020
    dc58:			; <UNDEFINED> instruction: 0x462b48d9
    dc5c:			; <UNDEFINED> instruction: 0xf8dd9911
    dc60:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    dc64:			; <UNDEFINED> instruction: 0xf880f020
    dc68:			; <UNDEFINED> instruction: 0x463b48d6
    dc6c:			; <UNDEFINED> instruction: 0xf8dd9911
    dc70:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    dc74:			; <UNDEFINED> instruction: 0xf878f020
    dc78:	ldrbtmi	r4, [sp], #-3539	; 0xfffff22d
    dc7c:	ldclmi	7, cr14, [r3], {228}	; 0xe4
    dc80:	ldr	r4, [r9, #1148]	; 0x47c
    dc84:	svc	0x0028f7f7
    dc88:	ldrbtmi	r4, [fp], #-3025	; 0xfffff42f
    dc8c:	cmpeq	r4, r3, lsl #2	; <UNPREDICTABLE>
    dc90:	ldmmi	r0, {r1, r9, sl, lr}^
    dc94:			; <UNDEFINED> instruction: 0xf0204478
    dc98:	strmi	pc, [r3], -r7, ror #16
    dc9c:	ldmdbls	r1, {r1, r2, r3, r6, r7, fp, lr}
    dca0:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dca4:			; <UNDEFINED> instruction: 0xf0204478
    dca8:	stmiami	ip, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
    dcac:	mrcls	6, 0, r4, cr7, cr9, {1}
    dcb0:			; <UNDEFINED> instruction: 0xf0214478
    dcb4:	ldrt	pc, [r6], -r7, lsr #24	; <UNPREDICTABLE>
    dcb8:	ldrls	r4, [r5], -r9, asr #23
    dcbc:	ldrt	r4, [r8], #1147	; 0x47b
    dcc0:	ldcl	7, cr15, [r4, #-992]	; 0xfffffc20
    dcc4:			; <UNDEFINED> instruction: 0xf7f76800
    dcc8:	strmi	lr, [r1], -r8, lsl #30
    dccc:	ldrbtmi	r4, [r8], #-2245	; 0xfffff73b
    dcd0:			; <UNDEFINED> instruction: 0xf84af020
    dcd4:	ldrls	r4, [r5], -r4, asr #23
    dcd8:	strt	r4, [sl], #1147	; 0x47b
    dcdc:	ldrtmi	r4, [r9], -r3, asr #17
    dce0:			; <UNDEFINED> instruction: 0xf0214478
    dce4:	stmiami	r2, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}^
    dce8:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dcec:	ldmdbls	r1, {r0, r1, r3, r4, r5, r9, sl, lr}
    dcf0:			; <UNDEFINED> instruction: 0xf0204478
    dcf4:	ldmmi	pc!, {r0, r3, r4, r5, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    dcf8:	mrcls	6, 0, r4, cr7, cr9, {1}
    dcfc:			; <UNDEFINED> instruction: 0xe7d84478
    dd00:			; <UNDEFINED> instruction: 0x462b48bd
    dd04:			; <UNDEFINED> instruction: 0xf8dd9911
    dd08:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    dd0c:			; <UNDEFINED> instruction: 0xf82cf020
    dd10:	ldmdbls	r1, {r1, r3, r4, r5, r7, fp, lr}
    dd14:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dd18:			; <UNDEFINED> instruction: 0xf0204478
    dd1c:	ldmmi	r8!, {r0, r2, r5, fp, ip, sp, lr, pc}
    dd20:	ldmdbls	r1, {r0, r1, r3, r4, r5, fp, sp, lr}
    dd24:			; <UNDEFINED> instruction: 0xf8dd4478
    dd28:			; <UNDEFINED> instruction: 0xf0202998
    dd2c:	ldmmi	r5!, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
    dd30:	ldmdbls	r1, {r0, r1, r3, r5, r9, sl, lr}
    dd34:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dd38:			; <UNDEFINED> instruction: 0xf0204478
    dd3c:	ldmmi	r2!, {r0, r2, r4, fp, ip, sp, lr, pc}
    dd40:			; <UNDEFINED> instruction: 0xf8dd9911
    dd44:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    dd48:			; <UNDEFINED> instruction: 0xf80ef020
    dd4c:	ldmdbls	r1, {r0, r1, r2, r3, r5, r7, fp, lr}
    dd50:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dd54:			; <UNDEFINED> instruction: 0xf0204478
    dd58:	stmiami	sp!, {r0, r1, r2, fp, ip, sp, lr, pc}
    dd5c:	ldmdbls	r1, {r0, r1, r3, r5, r9, sl, lr}
    dd60:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dd64:			; <UNDEFINED> instruction: 0xf01f4478
    dd68:			; <UNDEFINED> instruction: 0xf7f8ffff
    dd6c:	stmdavs	r0, {r8, sl, fp, sp, lr, pc}
    dd70:	mrc	7, 5, APSR_nzcv, cr2, cr7, {7}
    dd74:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
    dd78:	cmpeq	r4, r3, lsl #2	; <UNPREDICTABLE>
    dd7c:	stmiami	r6!, {r1, r9, sl, lr}
    dd80:			; <UNDEFINED> instruction: 0xf01f4478
    dd84:			; <UNDEFINED> instruction: 0x4601fff1
    dd88:			; <UNDEFINED> instruction: 0xf7f84648
    dd8c:	strmi	lr, [r5], -r4, lsr #18
    dd90:	stcl	7, cr15, [ip], #992	; 0x3e0
    dd94:	strmi	r3, [r6], -r1, lsl #10
    dd98:	qaddcs	sp, r1, r1
    dd9c:			; <UNDEFINED> instruction: 0xf7f84648
    dda0:	andcc	lr, r1, sl, lsl r9
    dda4:			; <UNDEFINED> instruction: 0xf1b9d043
    dda8:	ldcle	15, cr0, [ip], #-8
    ddac:	ldcge	0, cr2, [pc, #-12]!	; dda8 <__read_chk@plt+0x7344>
    ddb0:	stc2	0, cr15, [lr], #-256	; 0xffffff00
    ddb4:			; <UNDEFINED> instruction: 0x46384b99
    ddb8:	ldrbtmi	r6, [fp], #-44	; 0xffffffd4
    ddbc:			; <UNDEFINED> instruction: 0xf027606b
    ddc0:	strtmi	pc, [r9], -r9, ror #28
    ddc4:	strmi	r2, [r3], -r0, lsl #8
    ddc8:	stmib	r5, {r3, r5, fp, sp, lr}^
    ddcc:			; <UNDEFINED> instruction: 0xf7f83402
    ddd0:	ldmdavs	r0!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    ddd4:	mcr	7, 4, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    ddd8:			; <UNDEFINED> instruction: 0x46024639
    dddc:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
    dde0:	blx	fe449e6e <mkdtemp@@Base+0xfe3f7e92>
    dde4:	andcs	r4, pc, r1, lsr #12
    dde8:	stc2	0, cr15, [r8], {43}	; 0x2b
    ddec:	ldcl	7, cr15, [lr], #988	; 0x3dc
    ddf0:			; <UNDEFINED> instruction: 0xf7f8210f
    ddf4:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    ddf8:	mrrc	7, 15, pc, ip, cr8	; <UNPREDICTABLE>
    ddfc:	ldc	7, cr15, [r6], #992	; 0x3e0
    de00:			; <UNDEFINED> instruction: 0xf7f76800
    de04:	strmi	lr, [r1], -sl, ror #28
    de08:	ldrbtmi	r4, [r8], #-2182	; 0xfffff77a
    de0c:			; <UNDEFINED> instruction: 0xffacf01f
    de10:	stc	7, cr15, [ip], #992	; 0x3e0
    de14:			; <UNDEFINED> instruction: 0xf7f76800
    de18:	strtmi	lr, [r1], -r0, ror #28
    de1c:	stmmi	r2, {r1, r9, sl, lr}
    de20:			; <UNDEFINED> instruction: 0xf01f4478
    de24:	strbmi	pc, [r8], -r1, lsr #31	; <UNPREDICTABLE>
    de28:	stmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de2c:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    de30:	mrc	7, 2, APSR_nzcv, cr2, cr7, {7}
    de34:	ldmdami	sp!, {r0, r9, sl, lr}^
    de38:			; <UNDEFINED> instruction: 0xf01f4478
    de3c:	stmdavs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    de40:	mcr	7, 2, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    de44:	ldmdami	sl!, {r0, r9, sl, lr}^
    de48:			; <UNDEFINED> instruction: 0xf01f4478
    de4c:	ldmdami	r9!, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    de50:	ldmdbls	r1, {r0, r1, r3, r5, r9, sl, lr}
    de54:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    de58:			; <UNDEFINED> instruction: 0xf01f4478
    de5c:	ldmdami	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    de60:	ldmdbls	r1, {r2, r5, r6, r8, r9, sp}
    de64:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    de68:			; <UNDEFINED> instruction: 0xf01f4478
    de6c:	ldmdami	r3!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    de70:			; <UNDEFINED> instruction: 0xf8dd9911
    de74:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    de78:			; <UNDEFINED> instruction: 0xff76f01f
    de7c:	ldmdbls	r1, {r4, r5, r6, fp, lr}
    de80:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    de84:			; <UNDEFINED> instruction: 0xf01f4478
    de88:	stmdami	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    de8c:			; <UNDEFINED> instruction: 0xf8dd9911
    de90:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    de94:			; <UNDEFINED> instruction: 0xff68f01f
    de98:	strvs	pc, [sl, #1293]!	; 0x50d
    de9c:	vst1.16	{d20-d21}, [pc :128], sl
    dea0:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    dea4:	ldrbtmi	r7, [sl], #-1
    dea8:	andls	r4, r0, #40, 12	; 0x2800000
    deac:	andcs	r4, r1, #26214400	; 0x1900000
    deb0:	bl	1ecbe98 <mkdtemp@@Base+0x1e79ebc>
    deb4:	blt	18cbeb4 <mkdtemp@@Base+0x1879ed8>
    deb8:	ldmdbls	r1, {r2, r5, r6, fp, lr}
    debc:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dec0:			; <UNDEFINED> instruction: 0xf01f4478
    dec4:	stmdami	r2!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    dec8:			; <UNDEFINED> instruction: 0xf8dd9911
    decc:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    ded0:			; <UNDEFINED> instruction: 0xff4af01f
    ded4:			; <UNDEFINED> instruction: 0xff3af7fc
    ded8:	blt	34bed8 <mkdtemp@@Base+0x2f9efc>
    dedc:	ldmdbls	r1, {r0, r2, r3, r4, r6, fp, lr}
    dee0:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dee4:			; <UNDEFINED> instruction: 0xf01f4478
    dee8:	ldmdami	fp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    deec:	ldmdbls	r1, {r0, r1, r3, r5, r9, sl, lr}
    def0:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    def4:			; <UNDEFINED> instruction: 0xf01f4478
    def8:	ldmdami	r8, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    defc:			; <UNDEFINED> instruction: 0xf8dd9911
    df00:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    df04:			; <UNDEFINED> instruction: 0xff30f01f
    df08:			; <UNDEFINED> instruction: 0xf8d89a14
    df0c:	ldmpl	r9, {r4, ip, sp}
    df10:			; <UNDEFINED> instruction: 0xf7f79110
    df14:	ldmdbls	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    df18:	ldmdami	r1, {r1, r9, sl, lr}^
    df1c:			; <UNDEFINED> instruction: 0xf01f4478
    df20:	ldmdami	r0, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    df24:			; <UNDEFINED> instruction: 0xf8dd9911
    df28:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    df2c:			; <UNDEFINED> instruction: 0xff1cf01f
    df30:	strtmi	r4, [fp], -sp, asr #16
    df34:			; <UNDEFINED> instruction: 0xf8dd9911
    df38:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    df3c:			; <UNDEFINED> instruction: 0xff14f01f
    df40:	strtmi	r4, [fp], -sl, asr #16
    df44:			; <UNDEFINED> instruction: 0xf8dd9911
    df48:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    df4c:			; <UNDEFINED> instruction: 0xff0cf01f
    df50:	ldmdbls	r1, {r0, r1, r2, r6, fp, lr}
    df54:	ldmibcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    df58:			; <UNDEFINED> instruction: 0xf01f4478
    df5c:	stmdami	r5, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}^
    df60:			; <UNDEFINED> instruction: 0xf8dd9911
    df64:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    df68:	mrc2	0, 7, pc, cr14, cr15, {0}
    df6c:	cmncs	r4, #4325376	; 0x420000
    df70:			; <UNDEFINED> instruction: 0xf8dd9911
    df74:	ldrbtmi	r2, [r8], #-2456	; 0xfffff668
    df78:	mrc2	0, 7, pc, cr6, cr15, {0}
    df7c:	tstls	r5, #0, 6
    df80:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    df84:	bllt	158bf88 <mkdtemp@@Base+0x1539fac>
    df88:			; <UNDEFINED> instruction: 0x4652493d
    df8c:	ldrbtmi	r4, [r9], #-2109	; 0xfffff7c3
    df90:	cmpcc	r8, r8, ror r4
    df94:	mcr2	0, 7, pc, cr8, cr15, {0}	; <UNPREDICTABLE>
    df98:	andeq	r8, r4, ip, asr #28
    df9c:	andeq	r9, r4, r0, asr #7
    dfa0:	strdeq	r8, [r4], -r4
    dfa4:	andeq	r9, r4, r4, ror #7
    dfa8:	andeq	r8, r4, r4, lsl #21
    dfac:	andeq	r9, r4, r2, lsr #6
    dfb0:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
    dfb4:	andeq	r8, r4, r4, ror pc
    dfb8:			; <UNDEFINED> instruction: 0x000492b8
    dfbc:	andeq	r8, r4, sl, lsl #27
    dfc0:	andeq	r8, r4, sl, lsr #26
    dfc4:	andeq	r9, r4, r2, lsr r4
    dfc8:	andeq	r8, r4, r2, lsl #20
    dfcc:	andeq	r8, r4, ip, lsl #20
    dfd0:	andeq	sl, r4, sl, lsr #32
    dfd4:	andeq	r9, r4, ip, ror r0
    dfd8:	andeq	r9, r4, r4, lsl #7
    dfdc:	andeq	r8, r4, ip, ror #30
    dfe0:	andeq	r8, r4, r8, asr #19
    dfe4:	andeq	r0, r5, r6, lsr #23
    dfe8:	andeq	r8, r4, ip, lsr #19
    dfec:	andeq	r9, r4, r0, asr #32
    dff0:	andeq	r9, r4, r4, asr r0
    dff4:	muleq	r4, r0, r0
    dff8:	andeq	r8, r4, lr, lsr #24
    dffc:	andeq	r9, r4, r4, ror #6
    e000:	andeq	r9, r4, r8, asr #6
    e004:	andeq	r8, r4, ip, lsr #24
    e008:	andeq	r9, r4, r6, lsl #6
    e00c:	andeq	r9, r4, r0, lsl r2
    e010:	andeq	r9, r4, r8, ror #5
    e014:	andeq	r9, r4, lr, lsr pc
    e018:	andeq	r8, r4, ip, ror pc
    e01c:	ldrdeq	sp, [r4], -sl
    e020:	strdeq	r8, [r4], -lr
    e024:	andeq	r8, r4, r2, lsr #29
    e028:	andeq	r8, r4, r8, ror #28
    e02c:	andeq	r6, r4, r0, lsl sp
    e030:	andeq	r6, r4, r0, lsl #26
    e034:	andeq	r8, r4, r0, lsr #21
    e038:			; <UNDEFINED> instruction: 0x000489b8
    e03c:	andeq	r9, r4, r2, rrx
    e040:	andeq	r9, r4, r8, lsr r0
    e044:	andeq	r8, r4, r6, lsr #23
    e048:	andeq	r8, r4, r6, ror #23
    e04c:	andeq	r8, r4, r0, lsr #23
    e050:	andeq	r8, r4, r2, lsr #16
    e054:			; <UNDEFINED> instruction: 0x00048bb0
    e058:	andeq	r8, r4, r8, lsr #17
    e05c:	andeq	r8, r4, r6, ror r8
    e060:	andeq	r6, r4, r0, lsr #19
    e064:	andeq	r8, r4, r6, lsl #16
    e068:	andeq	r8, r4, r2, lsl #21
    e06c:	andeq	r9, r4, r2, lsl #4
    e070:	andeq	r9, r4, r0, lsr #3
    e074:	andeq	r9, r4, sl, ror #2
    e078:	andeq	r8, r4, r6, ror #17
    e07c:	andeq	r8, r4, r2, lsl #14
    e080:	andeq	r9, r4, r6, lsr #26
    e084:	andeq	r9, r4, r4, ror #4
    e088:	strdlt	fp, [r9], r0
    e08c:	ldmib	sp, {sl, sp}^
    e090:	svcls	0x000e650f
    e094:	strls	r9, [r2, #-1030]	; 0xfffffbfa
    e098:	strvc	lr, [r0], -sp, asr #19
    e09c:	mrcls	13, 0, r9, cr1, cr2, {0}
    e0a0:	strpl	lr, [r4], #-2509	; 0xfffff633
    e0a4:			; <UNDEFINED> instruction: 0xf7fd9603
    e0a8:	andlt	pc, r9, r9, ror #30
    e0ac:	svclt	0x0000bdf0
    e0b0:	svcmi	0x00f0e92d
    e0b4:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    e0b8:	ldrmi	r8, [r8], r2, lsl #22
    e0bc:	blmi	13a09f8 <mkdtemp@@Base+0x134ea1c>
    e0c0:	adclt	r4, fp, sl, ror r4
    e0c4:			; <UNDEFINED> instruction: 0xf8dd58d3
    e0c8:	ldmdavs	fp, {r3, r4, r6, r7, ip, sp, pc}
    e0cc:			; <UNDEFINED> instruction: 0xf04f9329
    e0d0:	movwcs	r0, #768	; 0x300
    e0d4:	movwcc	lr, #51661	; 0xc9cd
    e0d8:	andls	r9, r8, r8, lsr fp
    e0dc:	blls	e72d0c <mkdtemp@@Base+0xe20d30>
    e0e0:	blls	eb2d14 <mkdtemp@@Base+0xe60d38>
    e0e4:	stmdale	lr!, {r4, r8, r9, fp, sp}^
    e0e8:	stmdbmi	r4, {r0, r2, r3, r9, sl, lr}^
    e0ec:			; <UNDEFINED> instruction: 0xf7f84479
    e0f0:	strmi	lr, [r6], -lr, ror #22
    e0f4:	suble	r2, r2, r0, lsl #16
    e0f8:			; <UNDEFINED> instruction: 0x07db9b37
    e0fc:	stmdami	r0, {r2, r3, r6, sl, ip, lr, pc}^
    e100:	stmdbls	r8, {r8, r9, sp}
    e104:	ldrbtmi	r4, [r8], #-1564	; 0xfffff9e4
    e108:			; <UNDEFINED> instruction: 0xf0219309
    e10c:			; <UNDEFINED> instruction: 0xf10dfa95
    e110:			; <UNDEFINED> instruction: 0xf10d0a34
    e114:			; <UNDEFINED> instruction: 0xee080930
    e118:			; <UNDEFINED> instruction: 0x46335a10
    e11c:	ldrbmi	r2, [r1], -sl, lsl #4
    e120:			; <UNDEFINED> instruction: 0xf7f74648
    e124:	strdcc	lr, [r1], -r6
    e128:	strtmi	sp, [r0], -r0, lsr #32
    e12c:			; <UNDEFINED> instruction: 0xf0462101
    e130:	stcls	8, cr15, [sl, #-964]	; 0xfffffc3c
    e134:			; <UNDEFINED> instruction: 0x463a9b3a
    e138:	strls	r9, [r3, #-2315]	; 0xfffff6f5
    e13c:	movwls	r9, #27912	; 0x6d08
    e140:	tstls	r5, r3, asr #12
    e144:	cfstr32ls	mvfx9, [ip, #-4]
    e148:	bne	4499b0 <mkdtemp@@Base+0x3f79d4>
    e14c:	strmi	r9, [r4], -r0, lsl #10
    e150:	ldmdals	r7!, {r1, ip, pc}
    e154:	ldrbmi	r9, [r8], -r4
    e158:			; <UNDEFINED> instruction: 0xff10f7fd
    e15c:	sbcsle	r2, ip, r0, lsl #16
    e160:	tstcs	r1, r9, lsl #16
    e164:			; <UNDEFINED> instruction: 0xf8d6f046
    e168:	ldrb	r9, [r6, r9]
    e16c:			; <UNDEFINED> instruction: 0xf7f7980c
    e170:	ldrtmi	lr, [r0], -sl, asr #23
    e174:	b	114c15c <mkdtemp@@Base+0x10fa180>
    e178:	andcs	r9, r1, r9, lsl #22
    e17c:	bmi	87ceb0 <mkdtemp@@Base+0x82aed4>
    e180:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    e184:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e188:	subsmi	r9, sl, r9, lsr #22
    e18c:	eorlt	sp, fp, pc, lsl r1
    e190:	blhi	c948c <mkdtemp@@Base+0x774b0>
    e194:	svchi	0x00f0e8bd
    e198:	ldmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e19c:	strtmi	sl, [r2], -lr, lsl #24
    e1a0:	andcs	r4, r3, r1, lsl #12
    e1a4:	mcr	7, 0, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    e1a8:	andsle	r3, r8, r1
    e1ac:	ldmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e1b0:	strtmi	r4, [r0], -r1, lsl #12
    e1b4:	blx	ff64a262 <mkdtemp@@Base+0xff5f8286>
    e1b8:	lslle	r2, r0, #16
    e1bc:	stmdbls	r8, {r1, r4, fp, lr}
    e1c0:			; <UNDEFINED> instruction: 0xf01f4478
    e1c4:	ldmdami	r1, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    e1c8:			; <UNDEFINED> instruction: 0xf01f4478
    e1cc:			; <UNDEFINED> instruction: 0xf7f8fdcd
    e1d0:	stmdami	pc, {r1, r2, r3, r4, fp, sp, lr, pc}	; <UNPREDICTABLE>
    e1d4:	stmdbls	r8, {r1, r3, r4, r9, sl, lr}
    e1d8:			; <UNDEFINED> instruction: 0xf01f4478
    e1dc:			; <UNDEFINED> instruction: 0xf7f8fdc5
    e1e0:	stmdavs	r0, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    e1e4:	ldcl	7, cr15, [r8], #-988	; 0xfffffc24
    e1e8:	strmi	r9, [r2], -r8, lsl #18
    e1ec:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    e1f0:	ldc2	0, cr15, [sl, #124]!	; 0x7c
    e1f4:	andeq	r7, r8, r0, asr #15
    e1f8:	andeq	r0, r0, ip, asr r6
    e1fc:	andeq	pc, r4, r8, asr lr	; <UNPREDICTABLE>
    e200:	andeq	r9, r4, sl, ror #3
    e204:	strdeq	r7, [r8], -lr
    e208:	andeq	r9, r4, r0, lsl r1
    e20c:	andeq	r9, r4, ip, asr #1
    e210:	andeq	r9, r4, ip, lsr r1
    e214:	ldrdeq	r9, [r4], -r2
    e218:	addlt	fp, r8, r0, ror r5
    e21c:	ldrd	pc, [ip], #-143	; 0xffffff71
    e220:			; <UNDEFINED> instruction: 0xf8df2400
    e224:	ldrbtmi	ip, [lr], #76	; 0x4c
    e228:	cdpls	13, 0, cr9, cr12, cr13, {0}
    e22c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    e230:	ldrdgt	pc, [r0], -ip
    e234:	andsgt	pc, ip, sp, asr #17
    e238:	stceq	0, cr15, [r0], {79}	; 0x4f
    e23c:	cfstrsls	mvf9, [lr], {4}
    e240:	strvs	lr, [r0, #-2509]	; 0xfffff633
    e244:	strls	r2, [r6, #-1281]	; 0xfffffaff
    e248:	cfstrsge	mvf9, [r6], {3}
    e24c:			; <UNDEFINED> instruction: 0xf7ff9402
    e250:	bmi	24df14 <mkdtemp@@Base+0x1fbf38>
    e254:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    e258:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e25c:	subsmi	r9, sl, r7, lsl #22
    e260:	andlt	sp, r8, r1, lsl #2
    e264:			; <UNDEFINED> instruction: 0xf7f7bd70
    e268:	svclt	0x0000efd2
    e26c:	andeq	r7, r8, sl, asr r6
    e270:	andeq	r0, r0, ip, asr r6
    e274:	andeq	r7, r8, sl, lsr #12
    e278:			; <UNDEFINED> instruction: 0x460db530
    e27c:	ldrmi	fp, [r4], -r5, lsl #1
    e280:	ldcmi	6, cr4, [r2, #-168]	; 0xffffff58
    e284:	strtmi	r9, [r3], -r0, lsl #6
    e288:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    e28c:	stmdage	r2, {r0, r9, sl, lr}
    e290:	ldmdami	r0, {r0, ip, pc}
    e294:	ldrbtmi	r5, [r8], #-2348	; 0xfffff6d4
    e298:	strls	r6, [r3], #-2084	; 0xfffff7dc
    e29c:	streq	pc, [r0], #-79	; 0xffffffb1
    e2a0:	cdp2	0, 13, cr15, cr12, cr10, {1}
    e2a4:	stmdals	r2, {r3, r5, r8, fp, ip, sp, pc}
    e2a8:	svclt	0x00183800
    e2ac:			; <UNDEFINED> instruction: 0xf0462001
    e2b0:	bmi	28c714 <mkdtemp@@Base+0x23a738>
    e2b4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    e2b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e2bc:	subsmi	r9, sl, r3, lsl #22
    e2c0:	andlt	sp, r5, r1, lsl #2
    e2c4:			; <UNDEFINED> instruction: 0xf7f7bd30
    e2c8:	svclt	0x0000efa2
    e2cc:	strdeq	r7, [r8], -r6
    e2d0:	andeq	r0, r0, ip, asr r6
    e2d4:	andeq	fp, r4, r6, lsl r2
    e2d8:	andeq	r7, r8, sl, asr #11
    e2dc:	mvnsmi	lr, sp, lsr #18
    e2e0:			; <UNDEFINED> instruction: 0xf8df460f
    e2e4:	tstcs	r0, r0, asr r6
    e2e8:			; <UNDEFINED> instruction: 0x564cf8df
    e2ec:	ldrbtmi	fp, [lr], #-140	; 0xffffff74
    e2f0:	strmi	r2, [r4], -ip, lsr #6
    e2f4:	ldmdbpl	r5!, {r0, r9, sp}^
    e2f8:	stmdavs	sp!, {r3, r9, sl, lr}
    e2fc:			; <UNDEFINED> instruction: 0xf04f950b
    e300:			; <UNDEFINED> instruction: 0xf0100500
    e304:			; <UNDEFINED> instruction: 0xf8dffba7
    e308:	ldrbtmi	r3, [fp], #-1588	; 0xfffff9cc
    e30c:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    e310:	movwhi	pc, #0	; <UNPREDICTABLE>
    e314:			; <UNDEFINED> instruction: 0xf1044606
    e318:	ldrtmi	r0, [r2], -r0, lsr #1
    e31c:			; <UNDEFINED> instruction: 0xf8baf033
    e320:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e324:	rscshi	pc, sl, #64	; 0x40
    e328:			; <UNDEFINED> instruction: 0xf7f74630
    e32c:			; <UNDEFINED> instruction: 0xf8d4eaec
    e330:	ldrhlt	r1, [r1, -r8]
    e334:			; <UNDEFINED> instruction: 0xf7fc2015
    e338:			; <UNDEFINED> instruction: 0xb11ffc9f
    e33c:	andcs	r4, lr, r9, lsr r6
    e340:	ldc2	7, cr15, [sl], {252}	; 0xfc
    e344:	ldrdne	pc, [r4], r4
    e348:			; <UNDEFINED> instruction: 0xf7fc200f
    e34c:			; <UNDEFINED> instruction: 0xf8d4fa73
    e350:	andscs	r1, r3, r8, asr #22
    e354:	blx	194c34e <mkdtemp@@Base+0x18fa372>
    e358:	ldrdne	pc, [r8], r4
    e35c:			; <UNDEFINED> instruction: 0xf7fc2036
    e360:			; <UNDEFINED> instruction: 0x6e21fb5f
    e364:			; <UNDEFINED> instruction: 0xf7fc201b
    e368:			; <UNDEFINED> instruction: 0xf8d4fb5b
    e36c:	subscs	r1, r6, r0, ror #24
    e370:	blx	15cc36a <mkdtemp@@Base+0x157a38e>
    e374:	mrrcne	8, 13, pc, r8, cr4	; <UNPREDICTABLE>
    e378:			; <UNDEFINED> instruction: 0xf7fc2054
    e37c:	blvs	88d0c8 <mkdtemp@@Base+0x83b0ec>
    e380:			; <UNDEFINED> instruction: 0xf7fc200b
    e384:	vnmulvs.f64	d31, d1, d13
    e388:			; <UNDEFINED> instruction: 0xf7fc201c
    e38c:	vfmsvs.f64	d31, d1, d9
    e390:			; <UNDEFINED> instruction: 0xf7fc201e
    e394:			; <UNDEFINED> instruction: 0xf8d4fb45
    e398:	subcs	r1, r5, r0, lsr #23
    e39c:	blx	104c396 <mkdtemp@@Base+0xffa3ba>
    e3a0:	blne	1b4c6f8 <mkdtemp@@Base+0x1afa71c>
    e3a4:			; <UNDEFINED> instruction: 0xf7fc2032
    e3a8:			; <UNDEFINED> instruction: 0xf8d4fb3b
    e3ac:	eorscs	r1, r0, r0, ror #22
    e3b0:	blx	dcc3aa <mkdtemp@@Base+0xd7a3ce>
    e3b4:	andcs	r6, r9, r1, ror #18
    e3b8:	blx	ccc3b2 <mkdtemp@@Base+0xc7a3d6>
    e3bc:	stclne	8, cr15, [ip, #-848]!	; 0xfffffcb0
    e3c0:			; <UNDEFINED> instruction: 0xf7fc205b
    e3c4:	stmiavs	r1!, {r0, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    e3c8:			; <UNDEFINED> instruction: 0xf7fc2005
    e3cc:	stmdbvs	r1!, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    e3d0:			; <UNDEFINED> instruction: 0xf7fc2006
    e3d4:	stmibvs	r1!, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
    e3d8:			; <UNDEFINED> instruction: 0xf7fc2008
    e3dc:	blvs	188d068 <mkdtemp@@Base+0x183b08c>
    e3e0:			; <UNDEFINED> instruction: 0xf7fc2037
    e3e4:	blvs	fe88d060 <mkdtemp@@Base+0xfe83b084>
    e3e8:			; <UNDEFINED> instruction: 0xf7fc203a
    e3ec:	blvs	ff88d058 <mkdtemp@@Base+0xff83b07c>
    e3f0:			; <UNDEFINED> instruction: 0xf7fc2038
    e3f4:			; <UNDEFINED> instruction: 0x6c21fb15
    e3f8:			; <UNDEFINED> instruction: 0xf7fc2039
    e3fc:			; <UNDEFINED> instruction: 0x6c61fb11
    e400:			; <UNDEFINED> instruction: 0xf7fc203c
    e404:	fstmiaxvs	r1!, {d15-d20}	;@ Deprecated
    e408:	eorscs	fp, fp, r1, lsl r1
    e40c:	ldc2	7, cr15, [r4], #-1008	; 0xfffffc10
    e410:	tstlt	r1, r1, ror #25
    e414:			; <UNDEFINED> instruction: 0xf7fc203d
    e418:	stcvs	12, cr15, [r1, #-188]!	; 0xffffff44
    e41c:			; <UNDEFINED> instruction: 0xf0002900
    e420:	eorscs	r8, lr, r4, ror r2
    e424:	stc2	7, cr15, [r8], #-1008	; 0xfffffc10
    e428:	blne	feb4c780 <mkdtemp@@Base+0xfeafa7a4>
    e42c:			; <UNDEFINED> instruction: 0xf7fc2047
    e430:	bvs	ff88d014 <mkdtemp@@Base+0xff83b038>
    e434:			; <UNDEFINED> instruction: 0xf7fc202b
    e438:			; <UNDEFINED> instruction: 0xf8d4faf3
    e43c:	subcs	r1, r1, r0, lsl #23
    e440:	blx	ffbcc438 <mkdtemp@@Base+0xffb7a45c>
    e444:	eorcs	r6, r6, r1, lsr #27
    e448:	blx	ffacc440 <mkdtemp@@Base+0xffa7a464>
    e44c:	blne	1f4c7a4 <mkdtemp@@Base+0x1efa7c8>
    e450:			; <UNDEFINED> instruction: 0xf7fc2031
    e454:	vstmdbvs	r1!, {s31-s259}
    e458:			; <UNDEFINED> instruction: 0xf7fc200a
    e45c:			; <UNDEFINED> instruction: 0xf8d4fae1
    e460:	subcs	r1, fp, r0, asr #23
    e464:	blx	ff74c45c <mkdtemp@@Base+0xff6fa480>
    e468:	blne	ff44c7c0 <mkdtemp@@Base+0xff3fa7e4>
    e46c:			; <UNDEFINED> instruction: 0xf7fc2052
    e470:	bvs	fe88cfd4 <mkdtemp@@Base+0xfe83aff8>
    e474:			; <UNDEFINED> instruction: 0xf7fc2025
    e478:			; <UNDEFINED> instruction: 0xf8d4fad3
    e47c:	subscs	r1, r0, ip, asr #23
    e480:	blx	ff3cc478 <mkdtemp@@Base+0xff37a49c>
    e484:	subscs	r6, r9, r1, ror #20
    e488:	blx	ff2cc480 <mkdtemp@@Base+0xff27a4a4>
    e48c:	andscs	r6, sp, r1, lsr #29
    e490:	blx	ff1cc488 <mkdtemp@@Base+0xff17a4ac>
    e494:	andscs	r6, pc, r1, lsr #30
    e498:	blx	ff0cc490 <mkdtemp@@Base+0xff07a4b4>
    e49c:	blne	fec4c7f4 <mkdtemp@@Base+0xfebfa818>
    e4a0:			; <UNDEFINED> instruction: 0xf7fc2048
    e4a4:			; <UNDEFINED> instruction: 0xf8d4fabd
    e4a8:	ldrsbtcs	r1, [r4], -ip
    e4ac:	blx	fee4c4a4 <mkdtemp@@Base+0xfedfa4c8>
    e4b0:	blne	ff24c808 <mkdtemp@@Base+0xff1fa82c>
    e4b4:			; <UNDEFINED> instruction: 0xf7fc204d
    e4b8:			; <UNDEFINED> instruction: 0xf8d4fab3
    e4bc:	subscs	r1, ip, r0, ror sp
    e4c0:	blx	febcc4b8 <mkdtemp@@Base+0xfeb7a4dc>
    e4c4:	mrrcne	8, 13, pc, ip, cr4	; <UNPREDICTABLE>
    e4c8:			; <UNDEFINED> instruction: 0xf7fc2055
    e4cc:			; <UNDEFINED> instruction: 0xf8d4f9b3
    e4d0:	andscs	r1, sl, ip, lsl #1
    e4d4:			; <UNDEFINED> instruction: 0xf9aef7fc
    e4d8:	andcs	r6, r7, r1, ror #17
    e4dc:			; <UNDEFINED> instruction: 0xf9aaf7fc
    e4e0:			; <UNDEFINED> instruction: 0x1094f8d4
    e4e4:			; <UNDEFINED> instruction: 0xf7fc2020
    e4e8:			; <UNDEFINED> instruction: 0xf8d4f9a5
    e4ec:	subcs	r1, r0, r8, lsl #23
    e4f0:			; <UNDEFINED> instruction: 0xf9a0f7fc
    e4f4:	blne	fe14c84c <mkdtemp@@Base+0xfe0fa870>
    e4f8:			; <UNDEFINED> instruction: 0xf7fc203f
    e4fc:			; <UNDEFINED> instruction: 0xf8d4f99b
    e500:	tstlt	r1, ip, asr #3
    e504:			; <UNDEFINED> instruction: 0xf7fc202d
    e508:			; <UNDEFINED> instruction: 0xf8d4fbb7
    e50c:			; <UNDEFINED> instruction: 0xb11111d0
    e510:			; <UNDEFINED> instruction: 0xf7fc202e
    e514:			; <UNDEFINED> instruction: 0xf8d4fbb1
    e518:			; <UNDEFINED> instruction: 0xb1111098
    e51c:			; <UNDEFINED> instruction: 0xf7fc2023
    e520:			; <UNDEFINED> instruction: 0xf8d4fbab
    e524:			; <UNDEFINED> instruction: 0xb1111b9c
    e528:			; <UNDEFINED> instruction: 0xf7fc2044
    e52c:			; <UNDEFINED> instruction: 0xf8d4fba5
    e530:	tstlt	r1, r0, lsr #1
    e534:			; <UNDEFINED> instruction: 0xf7fc202c
    e538:			; <UNDEFINED> instruction: 0xf8d4fb9f
    e53c:	ldrhlt	r1, [r1, -r0]
    e540:			; <UNDEFINED> instruction: 0xf7fc2028
    e544:			; <UNDEFINED> instruction: 0xf8d4fb99
    e548:	tstlt	r1, r4, ror sp
    e54c:			; <UNDEFINED> instruction: 0xf7fc205d
    e550:			; <UNDEFINED> instruction: 0xf8d4fb93
    e554:	tstlt	r1, ip, asr #22
    e558:			; <UNDEFINED> instruction: 0xf7fc2014
    e55c:			; <UNDEFINED> instruction: 0xf8d4fb8d
    e560:	tstlt	r1, ip, lsl #27
    e564:			; <UNDEFINED> instruction: 0xf7fc2051
    e568:			; <UNDEFINED> instruction: 0x6de1fb87
    e56c:	eorcs	fp, r7, r1, lsl r1
    e570:	blx	fe0cc56a <mkdtemp@@Base+0xfe07a58e>
    e574:	ldrdne	pc, [r4], r4	; <UNPREDICTABLE>
    e578:	subcs	fp, lr, r1, lsl r1
    e57c:	blx	1f4c576 <mkdtemp@@Base+0x1efa59a>
    e580:	ldrdne	pc, [r8], r4	; <UNPREDICTABLE>
    e584:	subscs	fp, pc, r1, lsl r1	; <UNPREDICTABLE>
    e588:	blx	1dcc582 <mkdtemp@@Base+0x1d7a5a6>
    e58c:	blne	fef4c8e4 <mkdtemp@@Base+0xfeefa908>
    e590:	subcs	fp, sl, r1, lsl r1
    e594:	blx	1c4c58e <mkdtemp@@Base+0x1bfa5b2>
    e598:	blne	ff14c8f0 <mkdtemp@@Base+0xff0fa914>
    e59c:	subcs	fp, ip, r1, lsl r1
    e5a0:	blx	1acc59a <mkdtemp@@Base+0x1a7a5be>
    e5a4:	ldrdeq	pc, [r0], r4
    e5a8:	ldc2l	0, cr15, [r8, #-128]!	; 0xffffff80
    e5ac:	tstlt	r0, r1, lsl #12
    e5b0:			; <UNDEFINED> instruction: 0xf7fc2022
    e5b4:			; <UNDEFINED> instruction: 0xf8d4fb61
    e5b8:			; <UNDEFINED> instruction: 0xb111109c
    e5bc:			; <UNDEFINED> instruction: 0xf7fc2024
    e5c0:			; <UNDEFINED> instruction: 0xf8d4fb5b
    e5c4:			; <UNDEFINED> instruction: 0xb11111d4
    e5c8:			; <UNDEFINED> instruction: 0xf7fc202f
    e5cc:			; <UNDEFINED> instruction: 0xf8d4fb55
    e5d0:			; <UNDEFINED> instruction: 0xb11111d8
    e5d4:			; <UNDEFINED> instruction: 0xf7fc2061
    e5d8:			; <UNDEFINED> instruction: 0xf8d4fb4f
    e5dc:	tstlt	r1, r8, asr #3
    e5e0:			; <UNDEFINED> instruction: 0xf7fc202a
    e5e4:			; <UNDEFINED> instruction: 0xf8d4fb49
    e5e8:	tstlt	r1, r8, ror sp
    e5ec:			; <UNDEFINED> instruction: 0xf7fc205e
    e5f0:			; <UNDEFINED> instruction: 0xf8d4fb43
    e5f4:	tstlt	r1, r8, ror #26
    e5f8:			; <UNDEFINED> instruction: 0xf7fc205a
    e5fc:	stmibvs	r1!, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    e600:	andcs	fp, ip, r1, lsl r1
    e604:	blx	e4c5fe <mkdtemp@@Base+0xdfa622>
    e608:	blcs	154c960 <mkdtemp@@Base+0x14fa984>
    e60c:			; <UNDEFINED> instruction: 0xf8d42029
    e610:			; <UNDEFINED> instruction: 0xf7fc1b50
    e614:			; <UNDEFINED> instruction: 0xf8d4f97f
    e618:			; <UNDEFINED> instruction: 0xf8d42b54
    e61c:	andscs	r1, r1, r0, asr fp
    e620:			; <UNDEFINED> instruction: 0xf978f7fc
    e624:	blcs	174c97c <mkdtemp@@Base+0x16fa9a0>
    e628:	blne	164c980 <mkdtemp@@Base+0x15fa9a4>
    e62c:			; <UNDEFINED> instruction: 0xf7fc2010
    e630:			; <UNDEFINED> instruction: 0xf8d4f971
    e634:			; <UNDEFINED> instruction: 0xf50411e0
    e638:	strdcs	r7, [sp], -r2
    e63c:			; <UNDEFINED> instruction: 0xf914f7fc
    e640:	blne	ff54c998 <mkdtemp@@Base+0xff4fa9bc>
    e644:	sbcscc	pc, r8, #4, 12	; 0x400000
    e648:			; <UNDEFINED> instruction: 0xf7fc2053
    e64c:			; <UNDEFINED> instruction: 0xf8d4f935
    e650:			; <UNDEFINED> instruction: 0xf5041694
    e654:			; <UNDEFINED> instruction: 0x201262d3
    e658:			; <UNDEFINED> instruction: 0xf906f7fc
    e65c:	ldrdne	pc, [r0], #132	; 0x84
    e660:	sbceq	pc, r4, #4, 2
    e664:			; <UNDEFINED> instruction: 0xf7fc2018
    e668:			; <UNDEFINED> instruction: 0xf8d4f927
    e66c:			; <UNDEFINED> instruction: 0xf5041144
    e670:	andscs	r7, r9, r4, lsr #5
    e674:			; <UNDEFINED> instruction: 0xf920f7fc
    e678:	blcs	fe44c9d0 <mkdtemp@@Base+0xfe3fa9f4>
    e67c:	blne	fe34c9d4 <mkdtemp@@Base+0xfe2fa9f8>
    e680:			; <UNDEFINED> instruction: 0xf7fc2042
    e684:			; <UNDEFINED> instruction: 0xf8d4f8f1
    e688:			; <UNDEFINED> instruction: 0xf8d41b94
    e68c:	umaalcs	r2, r3, r8, fp
    e690:			; <UNDEFINED> instruction: 0xf8eaf7fc
    e694:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
    e698:	msrhi	CPSR_fx, r0
    e69c:			; <UNDEFINED> instruction: 0xf7fc2004
    e6a0:			; <UNDEFINED> instruction: 0xf8d4faeb
    e6a4:	mcrrne	0, 9, r1, sl, cr0
    e6a8:	tsthi	sp, r0	; <UNPREDICTABLE>
    e6ac:			; <UNDEFINED> instruction: 0xf7fc2035
    e6b0:	stmibmi	r3!, {r0, r6, r7, fp, ip, sp, lr, pc}
    e6b4:	ldrbtmi	r2, [r9], #-1
    e6b8:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6bc:	blcs	fed4ca14 <mkdtemp@@Base+0xfecfaa38>
    e6c0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    e6c4:			; <UNDEFINED> instruction: 0xf000429a
    e6c8:	ldmibmi	lr, {r3, r8, pc}
    e6cc:	ldrbtmi	r2, [r9], #-1
    e6d0:	ldmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6d4:	blcs	fee4ca2c <mkdtemp@@Base+0xfedfaa50>
    e6d8:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    e6dc:			; <UNDEFINED> instruction: 0xf000429a
    e6e0:	ldmibmi	r9, {r1, r2, r4, r5, r6, r7, pc}
    e6e4:	ldrbtmi	r2, [r9], #-1
    e6e8:	stmib	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6ec:			; <UNDEFINED> instruction: 0xf7f7200a
    e6f0:			; <UNDEFINED> instruction: 0xf8d4eb4c
    e6f4:	blcs	1d88c <__read_chk@plt+0x16e28>
    e6f8:	sbchi	pc, r5, r0, lsl #6
    e6fc:	blne	fe94ca54 <mkdtemp@@Base+0xfe8faa78>
    e700:			; <UNDEFINED> instruction: 0xf8d4b121
    e704:	blcs	1d5ac <__read_chk@plt+0x16b48>
    e708:	addhi	pc, r8, r0, asr #32
    e70c:			; <UNDEFINED> instruction: 0xf7fc2046
    e710:			; <UNDEFINED> instruction: 0xf8d4f987
    e714:	stcne	0, cr1, [fp], {188}	; 0xbc
    e718:	addhi	pc, r9, r0
    e71c:	andscs	sl, ip, #576	; 0x240
    e720:	strtmi	r2, [r8], -r0, lsl #6
    e724:			; <UNDEFINED> instruction: 0xf950f044
    e728:	strtmi	r4, [sl], -r8, lsl #19
    e72c:	ldrbtmi	r2, [r9], #-1
    e730:	stmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e734:			; <UNDEFINED> instruction: 0xf0296f60
    e738:	stmibmi	r5, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    e73c:			; <UNDEFINED> instruction: 0x46024479
    e740:			; <UNDEFINED> instruction: 0xf7f82001
    e744:	svcvs	0x00a0e978
    e748:	cdp2	0, 6, cr15, cr2, cr9, {1}
    e74c:	b	a4c730 <mkdtemp@@Base+0x9fa754>
    e750:	blcs	1e4caa8 <mkdtemp@@Base+0x1dfaacc>
    e754:			; <UNDEFINED> instruction: 0xf504497f
    e758:	andcs	r6, r1, r7, lsr r3
    e75c:	andls	r4, r0, #2030043136	; 0x79000000
    e760:	movwcs	lr, #2515	; 0x9d3
    e764:	stmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e768:	bvs	8a0d5c <mkdtemp@@Base+0x84ed80>
    e76c:	ldrbtmi	r2, [r9], #-1
    e770:	stmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e774:			; <UNDEFINED> instruction: 0xf0206fe0
    e778:	ldmdbmi	r8!, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}^
    e77c:			; <UNDEFINED> instruction: 0x46024479
    e780:			; <UNDEFINED> instruction: 0xf7f82001
    e784:			; <UNDEFINED> instruction: 0xf8d4e958
    e788:	stccs	13, cr5, [r0, #-512]	; 0xfffffe00
    e78c:	adcshi	pc, r5, r0
    e790:			; <UNDEFINED> instruction: 0x4628213a
    e794:	ldmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e798:	stmdacs	r0, {r0, r8, r9, sl, sp}
    e79c:			; <UNDEFINED> instruction: 0xf8d4d04c
    e7a0:	stcge	13, cr2, [r9, #-528]	; 0xfffffdf0
    e7a4:	movwcs	r4, #36462	; 0x8e6e
    e7a8:	ldrmi	r4, [r9], -r8, lsr #12
    e7ac:	ldrbtmi	r9, [lr], #-513	; 0xfffffdff
    e7b0:	strls	r2, [r0], -r1, lsl #4
    e7b4:	mrc	7, 7, APSR_nzcv, cr8, cr7, {7}
    e7b8:	stccs	8, cr15, [r8, #848]	; 0x350
    e7bc:	suble	r2, r9, r0, lsl #20
    e7c0:	ldclne	8, cr15, [ip, #-848]!	; 0xfffffcb0
    e7c4:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    e7c8:	suble	r2, sl, r0, lsl #18
    e7cc:			; <UNDEFINED> instruction: 0xe198f8df
    e7d0:	stcgt	8, cr15, [r0, #848]	; 0x350
    e7d4:	svccs	0x000044fe
    e7d8:			; <UNDEFINED> instruction: 0xf8d4d04a
    e7dc:	cdpmi	13, 6, cr0, cr3, cr4, {4}
    e7e0:	stmdacs	r0, {r0, r1, r5, r6, r8, r9, sl, fp, lr}
    e7e4:	ldrbtmi	r4, [pc], #-1150	; e7ec <__read_chk@plt+0x7d88>
    e7e8:	stmdami	r2!, {r0, r3, r6, r8, sl, fp, ip, lr, pc}^
    e7ec:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    e7f0:	stmdbmi	r1!, {r9, sl, fp, ip}^
    e7f4:	streq	lr, [r5, #-2509]	; 0xfffff633
    e7f8:	ldrbtmi	r2, [r9], #-1
    e7fc:	stmib	sp, {r2, r8, r9, sl, ip, pc}^
    e800:			; <UNDEFINED> instruction: 0xf7f86c02
    e804:	bmi	1788c6c <mkdtemp@@Base+0x1736c90>
    e808:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
    e80c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e810:	subsmi	r9, sl, fp, lsl #22
    e814:	andlt	sp, ip, ip, ror r1
    e818:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e81c:	subcs	r4, r6, r9, lsl r6
    e820:			; <UNDEFINED> instruction: 0xf808f7fc
    e824:	ldrsbtne	pc, [ip], r4	; <UNPREDICTABLE>
    e828:			; <UNDEFINED> instruction: 0xf47f1c8b
    e82c:	ldmdami	r4, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    e830:			; <UNDEFINED> instruction: 0xf7f74478
    e834:			; <UNDEFINED> instruction: 0xe77de9b6
    e838:			; <UNDEFINED> instruction: 0x46284952
    e83c:			; <UNDEFINED> instruction: 0xf7f74479
    e840:	strmi	lr, [r7], -r4, asr #21
    e844:			; <UNDEFINED> instruction: 0xf7f74628
    e848:	bne	100a2b0 <mkdtemp@@Base+0xfb82d4>
    e84c:			; <UNDEFINED> instruction: 0xf787fab7
    e850:			; <UNDEFINED> instruction: 0xe7a4097f
    e854:			; <UNDEFINED> instruction: 0xf8d44a4c
    e858:	ldrbtmi	r1, [sl], #-3452	; 0xfffff284
    e85c:	stmdbcs	r0, {r0, r1, r4, r9, sl, lr}
    e860:	stmdbmi	sl, {r2, r4, r5, r7, r8, ip, lr, pc}^
    e864:	stcgt	8, cr15, [r0, #848]	; 0x350
    e868:	sxtab16mi	r4, lr, r9, ror #8
    e86c:			; <UNDEFINED> instruction: 0xd1b42f00
    e870:			; <UNDEFINED> instruction: 0xf8d44e47
    e874:	ldrbtmi	r0, [lr], #-3460	; 0xfffff27c
    e878:	ldrtmi	r2, [r7], -r0, lsl #16
    e87c:	stmdami	r5, {r0, r2, r4, r5, r7, sl, fp, ip, lr, pc}^
    e880:			; <UNDEFINED> instruction: 0x46054478
    e884:	stmdbmi	r4, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    e888:	ldrbtmi	r2, [r9], #-1
    e88c:	ldm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e890:	stclcc	8, cr15, [r4], #-848	; 0xfffffcb0
    e894:	vldrle	d2, [r6, #-0]
    e898:			; <UNDEFINED> instruction: 0xf6044e40
    e89c:			; <UNDEFINED> instruction: 0xf604486c
    e8a0:	ldrbtmi	r4, [lr], #-1896	; 0xfffff898
    e8a4:	eorscc	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    e8a8:			; <UNDEFINED> instruction: 0xf8574631
    e8ac:	andcs	r2, r1, r5, lsr r0
    e8b0:	stmia	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e8b4:	tstcs	r1, r8, lsr #12
    e8b8:	stc2	0, cr15, [ip, #-276]!	; 0xfffffeec
    e8bc:	stclcc	8, cr15, [r4], #-848	; 0xfffffcb0
    e8c0:	strmi	r4, [r5], -r3, lsl #5
    e8c4:	andcs	sp, sl, lr, ror #25
    e8c8:	b	17cc8ac <mkdtemp@@Base+0x177a8d0>
    e8cc:	ldmdbmi	r4!, {r1, r2, r4, r8, r9, sl, sp, lr, pc}
    e8d0:	ldrbtmi	r2, [r9], #-1
    e8d4:	stmia	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e8d8:	ldmdbmi	r2!, {r3, r8, r9, sl, sp, lr, pc}
    e8dc:	ldrbtmi	r2, [r9], #-1
    e8e0:	stmia	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e8e4:	ldmdami	r0!, {r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    e8e8:			; <UNDEFINED> instruction: 0xf7f74478
    e8ec:	usat	lr, #0, sl, asr #18
    e8f0:	andcs	r6, r4, r1, lsr #16
    e8f4:			; <UNDEFINED> instruction: 0xf894f7fc
    e8f8:			; <UNDEFINED> instruction: 0xf8d4e6d3
    e8fc:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    e900:	andscs	sp, r7, r1, lsl #1
    e904:			; <UNDEFINED> instruction: 0xf9b8f7fc
    e908:	stmdbmi	r8!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    e90c:	str	r4, [r8, #1145]	; 0x479
    e910:	ldcl	7, cr15, [ip], #-988	; 0xfffffc24
    e914:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    e918:	blx	9ca99c <mkdtemp@@Base+0x9789c0>
    e91c:			; <UNDEFINED> instruction: 0xffc8f00e
    e920:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    e924:	cmneq	r4, r3, lsl #2	; <UNPREDICTABLE>
    e928:	stmdami	r3!, {r1, r9, sl, lr}
    e92c:			; <UNDEFINED> instruction: 0xf01f4478
    e930:	svclt	0x0000fa1b
    e934:	muleq	r8, r2, r5
    e938:	andeq	r0, r0, ip, asr r6
    e93c:	andeq	r8, r8, r2, asr r7
    e940:	ldrdeq	r8, [r4], -r2
    e944:	muleq	r5, r6, r6
    e948:	andeq	r4, r5, sl, lsl lr
    e94c:	andeq	r8, r4, lr, lsr #25
    e950:			; <UNDEFINED> instruction: 0x00048cb0
    e954:	muleq	r4, ip, ip
    e958:	muleq	r4, lr, ip
    e95c:	andeq	r8, r4, ip, lsr #25
    e960:	andeq	r4, r5, r2, lsr #4
    e964:	andeq	r8, r4, lr, ror fp
    e968:	andeq	r8, r4, r4, ror fp
    e96c:	andeq	r8, r4, r8, ror #22
    e970:	andeq	sl, r4, r6, asr #16
    e974:	andeq	r4, r5, r8, lsl #1
    e978:	andeq	r8, r4, lr, asr #24
    e97c:	andeq	r7, r8, r6, ror r0
    e980:	muleq	r4, ip, fp
    e984:	andeq	r8, r4, r0, lsl #24
    e988:	andeq	r4, r5, r2, asr #22
    e98c:	andeq	r4, r5, r4, lsr fp
    e990:	andeq	r4, r5, r6, lsr #22
    e994:	andeq	r4, r5, ip, lsl fp
    e998:	andeq	r8, r4, lr, lsl fp
    e99c:	andeq	r8, r4, r2, lsr #22
    e9a0:	andeq	r8, r4, lr, asr #21
    e9a4:			; <UNDEFINED> instruction: 0x00048aba
    e9a8:	andeq	r8, r4, ip, lsl #21
    e9ac:	andeq	r7, r4, r4, lsr r7
    e9b0:	andeq	r7, r4, r6, asr r6
    e9b4:	muleq	r4, r2, r3
    e9b8:	andeq	r8, r4, r4, lsr #20
    e9bc:	andcs	r4, r1, #2048	; 0x800
    e9c0:	andsvs	r4, sl, fp, ror r4
    e9c4:	svclt	0x00004770
    e9c8:	andeq	r8, r8, r4, lsr #1
    e9cc:	blmi	1e0dec <mkdtemp@@Base+0x18ee10>
    e9d0:	ldrbtmi	r4, [r9], #-2567	; 0xfffff5f9
    e9d4:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
    e9d8:	subvs	r2, r8, r1, lsl #8
    e9dc:	mulsvs	ip, fp, r8
    e9e0:	blmi	14cb5c <mkdtemp@@Base+0xfab80>
    e9e4:	svclt	0x00004770
    e9e8:	muleq	r8, r2, r0
    e9ec:	andeq	r6, r8, ip, lsr #29
    e9f0:	andeq	r0, r0, r0, asr #14
    e9f4:			; <UNDEFINED> instruction: 0xf7f64610
    e9f8:	svclt	0x0000bf83
    e9fc:			; <UNDEFINED> instruction: 0xf7f64610
    ea00:	svclt	0x0000bf7f
    ea04:			; <UNDEFINED> instruction: 0x4617b5f0
    ea08:			; <UNDEFINED> instruction: 0x461c4a57
    ea0c:	smulllt	r6, r7, lr, r8
    ea10:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
    ea14:	strmi	r2, [r5], -r2, lsl #28
    ea18:	bmi	1564d6c <mkdtemp@@Base+0x1512d90>
    ea1c:	movtls	r6, #22555	; 0x581b
    ea20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ea24:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
    ea28:			; <UNDEFINED> instruction: 0xd106589b
    ea2c:	blcs	ff34cd80 <mkdtemp@@Base+0xff2fada4>
    ea30:	bcs	5d240 <mkdtemp@@Base+0xb264>
    ea34:	andcs	fp, r1, #156, 30	; 0x270
    ea38:			; <UNDEFINED> instruction: 0xf8d360a2
    ea3c:	blcs	5ac44 <mkdtemp@@Base+0x8c68>
    ea40:	bvs	fff05e5c <mkdtemp@@Base+0xffeb3e80>
    ea44:	andle	r3, r2, r1, lsl #6
    ea48:	blcs	aaa3c <mkdtemp@@Base+0x58a60>
    ea4c:	stmdbcs	r3!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}^
    ea50:	stmdbcs	r4!, {r0, r1, r2, r3, ip, lr, pc}^
    ea54:	bmi	1242aac <mkdtemp@@Base+0x11f0ad0>
    ea58:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    ea5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ea60:	subsmi	r9, sl, r5, asr #22
    ea64:			; <UNDEFINED> instruction: 0x4620d17d
    ea68:	pop	{r0, r1, r2, r6, ip, sp, pc}
    ea6c:			; <UNDEFINED> instruction: 0xf7f640f0
    ea70:	stmdami	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, pc}^
    ea74:	stmdavs	r1!, {r1, r3, r4, r5, r6, fp, sp, lr}
    ea78:			; <UNDEFINED> instruction: 0xf0204478
    ea7c:	strb	pc, [sl, r7, lsl #28]!	; <UNPREDICTABLE>
    ea80:	mcrge	8, 0, r6, cr5, cr9, {3}
    ea84:	vst2.8	{d22-d23}, [pc :128], r2
    ea88:			; <UNDEFINED> instruction: 0xf8df7380
    ea8c:			; <UNDEFINED> instruction: 0x4630c0f4
    ea90:	ldrmi	r9, [r9], -r2, lsl #2
    ea94:	andls	r4, r1, #252, 8	; 0xfc000000
    ea98:	andgt	pc, r0, sp, asr #17
    ea9c:			; <UNDEFINED> instruction: 0xf7f72201
    eaa0:	stmiavs	r3!, {r2, r7, r8, sl, fp, sp, lr, pc}
    eaa4:	suble	r2, r6, r1, lsl #22
    eaa8:			; <UNDEFINED> instruction: 0x46314836
    eaac:			; <UNDEFINED> instruction: 0xf0204478
    eab0:	stmiavs	r3!, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    eab4:	eorsle	r2, r3, r2, lsl #22
    eab8:	bicle	r2, ip, r1, lsl #22
    eabc:			; <UNDEFINED> instruction: 0x46284639
    eac0:	blx	fe54ab4c <mkdtemp@@Base+0xfe4f8b70>
    eac4:			; <UNDEFINED> instruction: 0x46284639
    eac8:	blx	fefcab56 <mkdtemp@@Base+0xfef78b7a>
    eacc:	stmdbcs	r3!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    ead0:	stmdbcs	r4!, {r0, r1, r2, r3, r6, r7, ip, lr, pc}^
    ead4:	stmdavs	r2!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    ead8:			; <UNDEFINED> instruction: 0xf8dfae05
    eadc:	vst4.32	{d28-d31}, [pc :128], ip
    eae0:	ldrmi	r7, [r9], -r0, lsl #7
    eae4:	ldrbtmi	r4, [ip], #1584	; 0x630
    eae8:			; <UNDEFINED> instruction: 0xf8cd9201
    eaec:	andcs	ip, r1, #0
    eaf0:	ldcl	7, cr15, [sl, #-988]	; 0xfffffc24
    eaf4:	blcs	68d88 <mkdtemp@@Base+0x16dac>
    eaf8:	ldrtmi	sp, [r0], -r8, lsr #32
    eafc:	ldc	7, cr15, [ip, #-988]!	; 0xfffffc24
    eb00:			; <UNDEFINED> instruction: 0x46024631
    eb04:			; <UNDEFINED> instruction: 0xf0156cf8
    eb08:	stmdacs	r0, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    eb0c:			; <UNDEFINED> instruction: 0xf00ed0d1
    eb10:	ldmdbmi	lr, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    eb14:			; <UNDEFINED> instruction: 0x46024479
    eb18:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    eb1c:			; <UNDEFINED> instruction: 0xf924f01f
    eb20:	ldmdavs	sl!, {r2, r3, r4, r8, r9, fp, lr}^
    eb24:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    eb28:	mulsle	r6, sl, r2
    eb2c:			; <UNDEFINED> instruction: 0x46284639
    eb30:	blx	feecab6a <mkdtemp@@Base+0xfee78b8e>
    eb34:	blmi	648978 <mkdtemp@@Base+0x5f699c>
    eb38:	ldrbtmi	r6, [fp], #-2170	; 0xfffff786
    eb3c:	addsmi	r6, sl, #1769472	; 0x1b0000
    eb40:	ldmdami	r6, {r1, r4, r5, r7, r8, ip, lr, pc}
    eb44:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    eb48:			; <UNDEFINED> instruction: 0xf90ef01f
    eb4c:	ldmdavs	sl!, {r2, r4, r8, r9, fp, lr}^
    eb50:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    eb54:			; <UNDEFINED> instruction: 0xd1d04293
    eb58:	strdcs	lr, [r0], -r3
    eb5c:	cdp2	0, 4, cr15, cr4, cr3, {0}
    eb60:			; <UNDEFINED> instruction: 0xf7f7e779
    eb64:	svclt	0x0000eb54
    eb68:	andeq	r6, r8, lr, ror #28
    eb6c:	andeq	r0, r0, ip, asr r6
    eb70:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    eb74:	andeq	r6, r8, sl, asr lr
    eb78:	andeq	r6, r8, r6, lsr #28
    eb7c:	andeq	r9, r4, r4, asr #5
    eb80:	andeq	r9, r4, r0, ror #5
    eb84:	andeq	r6, r4, r8, lsl #23
    eb88:	andeq	r9, r4, sl, ror r2
    eb8c:	andeq	sl, r4, ip, lsl #20
    eb90:	andeq	r9, r4, sl, ror r2
    eb94:	andeq	r7, r8, r0, ror #9
    eb98:	andeq	r7, r8, sl, asr #9
    eb9c:	andeq	r6, r4, lr, ror #21
    eba0:			; <UNDEFINED> instruction: 0x000874b4
    eba4:			; <UNDEFINED> instruction: 0xf01bb508
    eba8:	andcs	pc, r1, r3, asr lr	; <UNPREDICTABLE>
    ebac:	stmdbmi	r9, {r3, r8, r9, fp, lr}
    ebb0:	ldrbtmi	r4, [fp], #-2569	; 0xfffff5f7
    ebb4:	addvs	r4, r8, r9, ror r4
    ebb8:			; <UNDEFINED> instruction: 0xf8d3589b
    ebbc:	pop	{r2, r3, r6, r7, r8, r9, fp}
    ebc0:			; <UNDEFINED> instruction: 0xf1a04008
    ebc4:	blx	fec0ebd8 <mkdtemp@@Base+0xfebbcbfc>
    ebc8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    ebcc:	cdplt	0, 0, cr15, cr12, cr3, {0}
    ebd0:	andeq	r6, r8, lr, asr #25
    ebd4:			; <UNDEFINED> instruction: 0x00087eb0
    ebd8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ebdc:	svcmi	0x00f0e92d
    ebe0:	stc	6, cr4, [sp, #-16]!
    ebe4:	stmibmi	fp, {r1, r8, r9, fp, pc}^
    ebe8:	ldrbtmi	r4, [r9], #-3019	; 0xfffff435
    ebec:	adclt	r4, r3, fp, asr #21
    ebf0:	andls	r4, r5, #2046820352	; 0x7a000000
    ebf4:	stmdbvs	r1, {r0, r1, r3, r6, r7, fp, ip, lr}
    ebf8:			; <UNDEFINED> instruction: 0x9321681b
    ebfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ec00:	ldmpl	r7, {r0, r1, r2, r6, r7, r8, r9, fp, lr}^
    ec04:	ldclcc	8, cr15, [r0, #-860]!	; 0xfffffca4
    ec08:	svclt	0x000d2b02
    ec0c:	movwcs	r2, #769	; 0x301
    ec10:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ec14:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ec18:	stmdbcs	r0, {r2, r8, r9, ip, pc}
    ec1c:	cmphi	r4, r0	; <UNPREDICTABLE>
    ec20:	strcs	r4, [r0, #-3008]	; 0xfffff440
    ec24:	movwlt	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    ec28:	ldrbtmi	r2, [fp], #-1537	; 0xfffff9ff
    ec2c:	mcr	4, 0, r4, cr8, cr11, {7}
    ec30:	blmi	fef9d478 <mkdtemp@@Base+0xfef4b49c>
    ec34:	mcr	4, 0, r4, cr8, cr11, {3}
    ec38:	mul	r2, r0, sl
    ec3c:	adcmi	r3, r9, #4194304	; 0x400000
    ec40:	stmiavs	r2!, {r3, r5, r8, fp, ip, lr, pc}^
    ec44:	beq	fe189588 <mkdtemp@@Base+0xfe1375ac>
    ec48:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    ec4c:	mvnsle	r2, r2, lsl #20
    ec50:	andcs	r6, r0, #160, 16	; 0xa00000
    ec54:	stclne	8, cr15, [ip, #-860]!	; 0xfffffca4
    ec58:	eoreq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
    ec5c:	ldc2	0, cr15, [r4], #-64	; 0xffffffc0
    ec60:	stmdacs	r0, {r0, r7, r9, sl, lr}
    ec64:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    ec68:	eorsmi	r9, r3, #4, 22	; 0x1000
    ec6c:	stmiavs	r2!, {r0, r4, r6, r8, ip, lr, pc}
    ec70:	strcs	r3, [r0], -r1, lsl #10
    ec74:	andeq	pc, sl, r2, asr r8	; <UNPREDICTABLE>
    ec78:	cdp2	0, 3, cr15, cr4, cr15, {0}
    ec7c:			; <UNDEFINED> instruction: 0x464b4659
    ec80:	strbmi	r4, [r0], -r2, lsl #12
    ec84:	ldc2l	0, cr15, [r6, #-128]	; 0xffffff80
    ec88:			; <UNDEFINED> instruction: 0xf7f64648
    ec8c:	stmdbvs	r1!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    ec90:	ldmle	r6, {r0, r3, r5, r7, r9, lr}^
    ec94:	blcs	29428 <__read_chk@plt+0x229c4>
    ec98:	blmi	fe982db8 <mkdtemp@@Base+0xfe930ddc>
    ec9c:			; <UNDEFINED> instruction: 0xf8df2500
    eca0:	ldrbtmi	fp, [fp], #-660	; 0xfffffd6c
    eca4:	mcr	4, 0, r4, cr8, cr11, {7}
    eca8:	blmi	fe8dd4f0 <mkdtemp@@Base+0xfe88b514>
    ecac:	mcr	4, 0, r4, cr8, cr11, {3}
    ecb0:	muls	r2, r0, sl
    ecb4:	strcc	r6, [r1, #-2466]	; 0xfffff65e
    ecb8:			; <UNDEFINED> instruction: 0xf8522600
    ecbc:			; <UNDEFINED> instruction: 0xf00f0009
    ecc0:			; <UNDEFINED> instruction: 0x4653fe11
    ecc4:			; <UNDEFINED> instruction: 0x46024659
    ecc8:			; <UNDEFINED> instruction: 0xf0204640
    eccc:			; <UNDEFINED> instruction: 0x4650fd33
    ecd0:	mrc	7, 0, APSR_nzcv, cr8, cr6, {7}
    ecd4:	adcmi	r6, fp, #3719168	; 0x38c000
    ecd8:	stmibvs	r3!, {r1, r2, r5, r8, fp, ip, lr, pc}
    ecdc:			; <UNDEFINED> instruction: 0xf8d72200
    ece0:	b	13d6298 <mkdtemp@@Base+0x13842bc>
    ece4:			; <UNDEFINED> instruction: 0xf8530985
    ece8:			; <UNDEFINED> instruction: 0xf0100025
    ecec:	strmi	pc, [r2], sp, ror #23
    ecf0:			; <UNDEFINED> instruction: 0xf0002800
    ecf4:	blls	12f0e4 <mkdtemp@@Base+0xdd108>
    ecf8:	sbcsle	r4, fp, r3, lsr r2
    ecfc:	bne	44a564 <mkdtemp@@Base+0x3f8588>
    ed00:			; <UNDEFINED> instruction: 0xf0204640
    ed04:	mrc	13, 0, APSR_nzcv, cr8, cr7, {0}
    ed08:			; <UNDEFINED> instruction: 0x46401a90
    ed0c:	ldc2	0, cr15, [r2, #-128]	; 0xffffff80
    ed10:	mrc	7, 0, lr, cr8, cr0, {6}
    ed14:			; <UNDEFINED> instruction: 0x46401a10
    ed18:	stc2	0, cr15, [ip, #-128]	; 0xffffff80
    ed1c:	bne	fe44a584 <mkdtemp@@Base+0xfe3f85a8>
    ed20:			; <UNDEFINED> instruction: 0xf0204640
    ed24:	str	pc, [r2, r7, lsl #26]!
    ed28:	ldclcc	8, cr15, [r0, #-860]!	; 0xfffffca4
    ed2c:	rsbsle	r2, sp, r2, lsl #22
    ed30:	subsle	r2, r5, r0, lsl #22
    ed34:	ldrdcc	pc, [r4, #-135]	; 0xffffff79
    ed38:	subsle	r2, r1, r0, lsl #22
    ed3c:			; <UNDEFINED> instruction: 0xf5074b7f
    ed40:			; <UNDEFINED> instruction: 0xf8df76a4
    ed44:			; <UNDEFINED> instruction: 0xf10d91fc
    ed48:	ldrbtmi	r0, [fp], #-2072	; 0xfffff7e8
    ed4c:	ldrsbge	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    ed50:	ldrsblt	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    ed54:	ldrbtmi	r3, [r9], #792	; 0x318
    ed58:			; <UNDEFINED> instruction: 0xf10944fa
    ed5c:	ldrbtmi	r0, [fp], #2328	; 0x918
    ed60:	bcc	44a588 <mkdtemp@@Base+0x3f85ac>
    ed64:	strls	r2, [r4], -r0, lsl #10
    ed68:	bls	146de4 <mkdtemp@@Base+0xf4e08>
    ed6c:			; <UNDEFINED> instruction: 0xf852469c
    ed70:	ldmib	r4, {r2, sl, fp}^
    ed74:	ldmdblt	r5, {r9, ip}
    ed78:			; <UNDEFINED> instruction: 0xf8d468a3
    ed7c:			; <UNDEFINED> instruction: 0xf8cdc010
    ed80:			; <UNDEFINED> instruction: 0xf04fc000
    ed84:			; <UNDEFINED> instruction: 0xf8d70c00
    ed88:	strls	r6, [r3], -ip, ror #26
    ed8c:	blvs	feb4d0f0 <mkdtemp@@Base+0xfeafb114>
    ed90:	andgt	pc, r8, sp, asr #17
    ed94:			; <UNDEFINED> instruction: 0xf01f9601
    ed98:	bllt	1e4e9d4 <mkdtemp@@Base+0x1dfc9f8>
    ed9c:	ldrdcc	pc, [r4, #-135]	; 0xffffff79
    eda0:	adcmi	r3, fp, #4194304	; 0x400000
    eda4:	blls	14521c <mkdtemp@@Base+0xf3240>
    eda8:	andcs	r4, r3, r2, asr #12
    edac:	blne	14cf00 <mkdtemp@@Base+0xfaf24>
    edb0:			; <UNDEFINED> instruction: 0xf7f69304
    edb4:			; <UNDEFINED> instruction: 0x4603edde
    edb8:	sbcsle	r2, r6, r0, lsl #16
    edbc:	ldcl	7, cr15, [r6], {247}	; 0xf7
    edc0:	stmdacs	r2, {fp, sp, lr}
    edc4:			; <UNDEFINED> instruction: 0xf7f6d027
    edc8:	cdp	14, 1, cr14, cr8, cr8, {4}
    edcc:	strcc	r1, [r1, #-2576]	; 0xfffff5f0
    edd0:	ldrbmi	r4, [r8], -r2, lsl #12
    edd4:	blx	fe5cae5e <mkdtemp@@Base+0xfe578e82>
    edd8:	ldrdcc	pc, [r4, #-135]	; 0xffffff79
    eddc:	stmiale	r2!, {r0, r1, r3, r5, r7, r9, lr}^
    ede0:	blmi	1361750 <mkdtemp@@Base+0x130f774>
    ede4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ede8:	blls	868e58 <mkdtemp@@Base+0x816e7c>
    edec:			; <UNDEFINED> instruction: 0xf040405a
    edf0:	eorlt	r8, r3, pc, lsl #1
    edf4:	blhi	ca0f0 <mkdtemp@@Base+0x78114>
    edf8:	svchi	0x00f0e8bd
    edfc:			; <UNDEFINED> instruction: 0xf8539b04
    ee00:	andls	r2, r5, #4, 24	; 0x400
    ee04:	ldc2l	0, cr15, [r4, #-56]	; 0xffffffc8
    ee08:	strbmi	r9, [r9], -r5, lsl #20
    ee0c:	ldrbmi	r4, [r0], -r3, lsl #12
    ee10:	blx	1e4ae9a <mkdtemp@@Base+0x1df8ebe>
    ee14:			; <UNDEFINED> instruction: 0xf7f6e7c2
    ee18:	stmdbmi	sp, {r5, r6, r9, sl, fp, sp, lr, pc}^
    ee1c:	tstcc	r8, r9, ror r4
    ee20:	stmdami	ip, {r1, r9, sl, lr}^
    ee24:			; <UNDEFINED> instruction: 0xf0204478
    ee28:	ldr	pc, [r7, r7, lsl #24]!
    ee2c:	ldc2l	0, cr15, [r2], {3}
    ee30:	suble	r2, r3, r0, lsl #16
    ee34:	andls	r2, r4, r1
    ee38:	ldc2l	0, cr15, [r6], {3}
    ee3c:	bls	161b5c <mkdtemp@@Base+0x10fb80>
    ee40:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    ee44:	ldrdvs	pc, [r0], -r9
    ee48:	cmple	sp, r0, lsl #28
    ee4c:	ldrtmi	r4, [r5], -r3, asr #22
    ee50:	ldrdlt	pc, [ip, -pc]
    ee54:	ldrdge	pc, [ip, -pc]
    ee58:	ldrbtmi	r4, [fp], #1147	; 0x47b
    ee5c:	ldrbtmi	r9, [sl], #1029	; 0x405
    ee60:			; <UNDEFINED> instruction: 0x4628461c
    ee64:	stcl	7, cr15, [lr, #-984]	; 0xfffffc28
    ee68:	ldrbmi	r2, [r8], -r1, lsl #2
    ee6c:	blx	febcaf04 <mkdtemp@@Base+0xfeb78f28>
    ee70:			; <UNDEFINED> instruction: 0x46054651
    ee74:	stc	7, cr15, [r8, #-984]	; 0xfffffc28
    ee78:			; <UNDEFINED> instruction: 0xf8d9b388
    ee7c:	bllt	adae84 <mkdtemp@@Base+0xa88ea8>
    ee80:	strtmi	r4, [r8], -r1, lsr #12
    ee84:	stc	7, cr15, [r0, #-984]	; 0xfffffc28
    ee88:	ldmdbmi	r7!, {r8, r9, ip, sp, pc}
    ee8c:	strcc	r4, [r1], -r0, asr #12
    ee90:			; <UNDEFINED> instruction: 0xf0204479
    ee94:			; <UNDEFINED> instruction: 0xf8d9fc4f
    ee98:	bllt	1adaea0 <mkdtemp@@Base+0x1a88ec4>
    ee9c:	mvnle	r2, r3, lsl #28
    eea0:			; <UNDEFINED> instruction: 0xf8d99c05
    eea4:	movwcs	r3, #0
    eea8:	ldclcc	8, cr15, [r0, #-796]!	; 0xfffffce4
    eeac:			; <UNDEFINED> instruction: 0xf7f64628
    eeb0:	blls	14a360 <mkdtemp@@Base+0xf8384>
    eeb4:			; <UNDEFINED> instruction: 0xf8d7b923
    eeb8:			; <UNDEFINED> instruction: 0xe7393d70
    eebc:	ldr	r9, [sp, r4]!
    eec0:			; <UNDEFINED> instruction: 0xf0032001
    eec4:			; <UNDEFINED> instruction: 0xe7f6fcb9
    eec8:	strbt	r2, [r3], r1, lsl #12
    eecc:	ldrdcc	pc, [r0], -r9
    eed0:	sfmls	f2, 4, [r5], {-0}
    eed4:	ldclcs	8, cr15, [r0, #-796]!	; 0xfffffce4
    eed8:	rscle	r2, r7, r0, lsl #22
    eedc:			; <UNDEFINED> instruction: 0xf8d9e7e3
    eee0:	stcls	0, cr3, [r5], {-0}
    eee4:	rscle	r2, r1, r0, lsl #22
    eee8:	stmdbmi	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    eeec:	ldrbtmi	r4, [r9], #-2080	; 0xfffff7e0
    eef0:	tstcc	r8, r8, ror r4
    eef4:			; <UNDEFINED> instruction: 0xff38f01e
    eef8:	ldrdcc	pc, [r0], -r9
    eefc:	blcs	35f18 <error@@Base+0x6a14>
    ef00:	mcrcs	1, 0, sp, cr2, cr1, {6}
    ef04:			; <UNDEFINED> instruction: 0xe7ced9d2
    ef08:	ldrdcc	pc, [r0], -r9
    ef0c:	strb	r2, [sl, r0, lsl #10]
    ef10:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef14:	muleq	r8, r6, ip
    ef18:	andeq	r0, r0, ip, asr r6
    ef1c:	muleq	r8, r0, ip
    ef20:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ef24:	muleq	r4, lr, r1
    ef28:	andeq	r9, r4, r8, lsl #4
    ef2c:			; <UNDEFINED> instruction: 0x000491bc
    ef30:	andeq	r9, r4, r6, lsr #2
    ef34:	andeq	r9, r4, ip, lsr #3
    ef38:	andeq	r9, r4, r4, asr #2
    ef3c:	ldrdeq	sl, [r4], -r6
    ef40:	andeq	sl, r4, sl, asr #15
    ef44:	andeq	r9, r4, ip, lsr #3
    ef48:	andeq	r9, r4, lr, ror r1
    ef4c:	muleq	r8, ip, sl
    ef50:	andeq	sl, r4, r4, lsl #14
    ef54:	muleq	r4, r0, r0
    ef58:	andeq	r0, r0, r0, asr #14
    ef5c:	andeq	r7, r4, r4, lsl #2
    ef60:	andeq	r9, r4, sl, lsl r0
    ef64:	andeq	r7, r4, sl, lsl #2
    ef68:	andeq	r9, r4, r8
    ef6c:	andeq	sl, r4, r2, lsr r6
    ef70:			; <UNDEFINED> instruction: 0x00048eb8
    ef74:	mvnsmi	lr, sp, lsr #18
    ef78:	ldrmi	r4, [r6], -r7, lsl #12
    ef7c:	bmi	1ae07c4 <mkdtemp@@Base+0x1a8e7e8>
    ef80:	blmi	1afb1a0 <mkdtemp@@Base+0x1aa91c4>
    ef84:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
    ef88:	ldmpl	r3, {r0, r1, r8, fp, sp, pc}^
    ef8c:	movwls	r6, #22555	; 0x581b
    ef90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ef94:	movwls	r2, #8960	; 0x2300
    ef98:	blx	fe9cb02c <mkdtemp@@Base+0xfe979050>
    ef9c:	ldmdblt	r8, {r2, r9, sl, lr}^
    efa0:	stmdbcs	r0, {r0, r1, r8, fp, ip, pc}
    efa4:			; <UNDEFINED> instruction: 0x4605bfb8
    efa8:			; <UNDEFINED> instruction: 0x4642da1e
    efac:			; <UNDEFINED> instruction: 0x46334639
    efb0:			; <UNDEFINED> instruction: 0xf01c4628
    efb4:	msrlt	SPSR_irq, r3
    efb8:	blmi	1761938 <mkdtemp@@Base+0x170f95c>
    efbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    efc0:	blls	169030 <mkdtemp@@Base+0x117054>
    efc4:			; <UNDEFINED> instruction: 0xf040405a
    efc8:	strtmi	r8, [r0], -r6, lsr #1
    efcc:	pop	{r1, r2, ip, sp, pc}
    efd0:			; <UNDEFINED> instruction: 0x460281f0
    efd4:	ldrtmi	sl, [r0], -r2, lsl #18
    efd8:	blx	fe6cb06c <mkdtemp@@Base+0xfe679090>
    efdc:	orrlt	r4, r0, r4, lsl #12
    efe0:			; <UNDEFINED> instruction: 0xf7f69802
    efe4:			; <UNDEFINED> instruction: 0xe7e7ec90
    efe8:			; <UNDEFINED> instruction: 0xf0194630
    efec:	strbmi	pc, [r2], -r1, asr #24	; <UNPREDICTABLE>
    eff0:			; <UNDEFINED> instruction: 0x46334639
    eff4:	strtmi	r4, [r8], -r5, lsl #12
    eff8:	blx	4b072 <error@@Base+0x1bb6e>
    effc:	bicsle	r2, fp, r0, lsl #16
    f000:			; <UNDEFINED> instruction: 0xf10de7e7
    f004:	ldrtmi	r0, [r0], -r7, lsl #2
    f008:	blx	1acb09c <mkdtemp@@Base+0x1a790c0>
    f00c:	stmdacs	r0, {r2, r9, sl, lr}
    f010:	stmdami	r9, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    f014:	mulcc	r7, sp, r8
    f018:	ldrdcs	lr, [r2, -sp]
    f01c:			; <UNDEFINED> instruction: 0xf0204478
    f020:	vstrcs	d15, [r0, #-44]	; 0xffffffd4
    f024:	svcls	0x0002d055
    f028:	ldrtmi	r4, [r8], -r4, asr #18
    f02c:			; <UNDEFINED> instruction: 0xf7f74479
    f030:	cmplt	r8, #100352	; 0x18800
    f034:	ldrtmi	r4, [r8], -r2, asr #18
    f038:	ldrbtmi	r4, [r9], #-1575	; 0xfffff9d9
    f03c:	bl	16cd020 <mkdtemp@@Base+0x167b044>
    f040:			; <UNDEFINED> instruction: 0xf89db380
    f044:	blcs	1b068 <__read_chk@plt+0x14604>
    f048:	stmibvs	fp!, {r1, r3, r6, r7, ip, lr, pc}
    f04c:	strble	r0, [r7], #2011	; 0x7db
    f050:	blcs	29404 <__read_chk@plt+0x229a0>
    f054:	ldrtmi	sp, [r9], -r1, rrx
    f058:			; <UNDEFINED> instruction: 0xf0452064
    f05c:	sbclt	pc, r1, #2310144	; 0x234000
    f060:			; <UNDEFINED> instruction: 0xf0234630
    f064:			; <UNDEFINED> instruction: 0x4601fa7d
    f068:	stmiavs	r9!, {r4, r5, r8, fp, ip, sp, pc}
    f06c:			; <UNDEFINED> instruction: 0xf0234630
    f070:			; <UNDEFINED> instruction: 0x4601fa13
    f074:	suble	r2, r6, r0, lsl #16
    f078:			; <UNDEFINED> instruction: 0x46304b32
    f07c:	strcs	r4, [r0], #-2610	; 0xfffff5ce
    f080:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    f084:			; <UNDEFINED> instruction: 0xf022332c
    f088:	sbfx	pc, sp, #27, #10
    f08c:			; <UNDEFINED> instruction: 0xf0234630
    f090:	strmi	pc, [r7], -fp, asr #20
    f094:	strtmi	fp, [r9], -r0, lsr #18
    f098:			; <UNDEFINED> instruction: 0xf0214630
    f09c:			; <UNDEFINED> instruction: 0xe7d0f833
    f0a0:			; <UNDEFINED> instruction: 0xe79d463c
    f0a4:	ldrtmi	sl, [r0], -r4, lsl #18
    f0a8:	blx	7cb13c <mkdtemp@@Base+0x779160>
    f0ac:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    f0b0:	bvs	ffb03890 <mkdtemp@@Base+0xffab18b4>
    f0b4:	andsle	r3, r2, r1, lsl #6
    f0b8:	strtmi	r9, [r9], -r4, lsl #20
    f0bc:	smladxcs	r1, r0, r6, r4
    f0c0:			; <UNDEFINED> instruction: 0xf894f00c
    f0c4:			; <UNDEFINED> instruction: 0xf0234630
    f0c8:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    f0cc:			; <UNDEFINED> instruction: 0x4604d0b9
    f0d0:	ldmdami	lr, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    f0d4:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
    f0d8:	blx	54b160 <mkdtemp@@Base+0x4f9184>
    f0dc:	blmi	748ee4 <mkdtemp@@Base+0x6f6f08>
    f0e0:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    f0e4:	addsmi	r6, sl, #1769472	; 0x1b0000
    f0e8:	blmi	6c3504 <mkdtemp@@Base+0x671528>
    f0ec:	bls	118cf8 <mkdtemp@@Base+0xc6d1c>
    f0f0:	sbcsvs	r4, sl, fp, ror r4
    f0f4:	ldmdbmi	r8, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f0f8:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    f0fc:			; <UNDEFINED> instruction: 0x312c4478
    f100:	blx	fe6cb188 <mkdtemp@@Base+0xfe6791ac>
    f104:			; <UNDEFINED> instruction: 0x4630e7de
    f108:	blx	fe3cb19c <mkdtemp@@Base+0xfe3791c0>
    f10c:	stmdacs	r0, {r0, r9, sl, lr}
    f110:	svcge	0x0066f43f
    f114:			; <UNDEFINED> instruction: 0xf7f7e7b0
    f118:	ldmdbmi	r1, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    f11c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    f120:			; <UNDEFINED> instruction: 0x312c686a
    f124:			; <UNDEFINED> instruction: 0xf01e4478
    f128:	svclt	0x0000fe1f
    f12c:	strdeq	r6, [r8], -sl
    f130:	andeq	r0, r0, ip, asr r6
    f134:	andeq	r6, r8, r4, asr #17
    f138:	andeq	r8, r4, r8, lsl pc
    f13c:	andeq	r8, r4, r8, ror pc
    f140:	andeq	r8, r4, sl, ror pc
    f144:	andeq	sl, r4, r0, lsr #9
    f148:	andeq	r8, r4, sl, lsl #31
    f14c:	muleq	r4, r6, lr
    f150:	andeq	r6, r8, r2, lsr #30
    f154:	andeq	r7, r8, r4, ror r9
    f158:	andeq	sl, r4, r6, lsr #8
    f15c:	andeq	r8, r4, r4, asr #29
    f160:	andeq	sl, r4, r2, lsl #8
    f164:	andeq	r8, r4, r8, asr #29
    f168:			; <UNDEFINED> instruction: 0x4604b570
    f16c:			; <UNDEFINED> instruction: 0xf5ad483a
    f170:	ldcmi	13, cr5, [sl, #-0]
    f174:	bmi	ebb38c <mkdtemp@@Base+0xe693b0>
    f178:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
    f17c:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    f180:	movwcc	r4, #52792	; 0xce38
    f184:	stmdbvs	r8!, {r1, r7, fp, ip, lr}
    f188:	ldmdavs	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
    f18c:			; <UNDEFINED> instruction: 0xf04f601a
    f190:			; <UNDEFINED> instruction: 0xf03f0200
    f194:	ldmdblt	r0!, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}^
    f198:			; <UNDEFINED> instruction: 0xf50d4933
    f19c:	bmi	c23da4 <mkdtemp@@Base+0xbd1dc8>
    f1a0:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    f1a4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    f1a8:	subsmi	r6, r1, sl, lsl r8
    f1ac:			; <UNDEFINED> instruction: 0xf50dd146
    f1b0:	andlt	r5, r4, r0, lsl #26
    f1b4:	stmdbge	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    f1b8:	andpl	pc, r0, #1325400064	; 0x4f000000
    f1bc:	tstls	r1, r8, lsr #18
    f1c0:	mrc	7, 2, APSR_nzcv, cr14, cr6, {7}
    f1c4:	strmi	r9, [r2], -r1, lsl #18
    f1c8:	mcrrne	3, 4, fp, r3, cr0
    f1cc:	strtmi	sp, [r0], -r3
    f1d0:	stc2	0, cr15, [r8], {34}	; 0x22
    f1d4:	smlattls	r1, r0, r7, lr
    f1d8:	b	ff24d1bc <mkdtemp@@Base+0xff1fb1e0>
    f1dc:	stmdavs	r0, {r0, r8, fp, ip, pc}
    f1e0:	svclt	0x00182804
    f1e4:	eorle	r2, r7, fp, lsl #16
    f1e8:	stmdbvs	ip!, {r5, r8, r9, fp, lr}^
    f1ec:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    f1f0:			; <UNDEFINED> instruction: 0xf7f69201
    f1f4:	ldmdbmi	lr, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    f1f8:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
    f1fc:	strtmi	r4, [r0], -r3, lsl #12
    f200:			; <UNDEFINED> instruction: 0xf862f015
    f204:			; <UNDEFINED> instruction: 0xf00eb198
    f208:	blmi	6cdf5c <mkdtemp@@Base+0x67bf80>
    f20c:			; <UNDEFINED> instruction: 0xf103447b
    f210:	strmi	r0, [r2], -r8, asr #2
    f214:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    f218:	stc2	0, cr15, [r6, #120]!	; 0x78
    f21c:	ldmdbmi	r7, {r0, r1, r4, r8, r9, fp, lr}
    f220:	ldmpl	r3!, {r3, r5, r6, r8, fp, sp, lr}^
    f224:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    f228:			; <UNDEFINED> instruction: 0xf84ef015
    f22c:	blmi	53d734 <mkdtemp@@Base+0x4eb758>
    f230:	ldmpl	r3!, {r0, r9, sp}^
    f234:			; <UNDEFINED> instruction: 0xe7af601a
    f238:	strb	r2, [r8, r0, lsl #4]
    f23c:	svc	0x00e6f7f6
    f240:	blx	dcb282 <mkdtemp@@Base+0xd792a6>
    f244:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    f248:	cmpeq	r8, r3, lsl #2	; <UNPREDICTABLE>
    f24c:	stmdami	lr, {r1, r9, sl, lr}
    f250:			; <UNDEFINED> instruction: 0xf01e4478
    f254:	svclt	0x0000fd89
    f258:	andeq	r6, r8, r8, lsl #14
    f25c:	andeq	r7, r8, sl, ror #17
    f260:	andeq	r0, r0, ip, asr r6
    f264:	strdeq	r6, [r8], -r8
    f268:	ldrdeq	r6, [r8], -lr
    f26c:	andeq	r0, r0, r4, ror r7
    f270:	andeq	r8, r4, r6, asr lr
    f274:	andeq	sl, r4, r4, lsl r3
    f278:	ldrdeq	r6, [r4], -r2
    f27c:	strdeq	r8, [r4], -ip
    f280:	andeq	r0, r0, r0, asr #14
    f284:	ldrdeq	sl, [r4], -sl	; <UNPREDICTABLE>
    f288:	muleq	r4, r8, r0
    f28c:	ldrblt	r4, [r0, #-2839]!	; 0xfffff4e9
    f290:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    f294:	stmiavs	r6!, {r2, r3, r4, r7, r8, ip, sp, pc}
    f298:			; <UNDEFINED> instruction: 0xb1264615
    f29c:	stmiavs	r3!, {r1, r3, r9, sl, lr}^
    f2a0:	strtmi	r4, [r8], -r1, lsl #12
    f2a4:	stmdbvs	r0!, {r4, r5, r7, r8, r9, sl, lr}
    f2a8:	mvnscc	pc, pc, asr #32
    f2ac:			; <UNDEFINED> instruction: 0xf832f045
    f2b0:			; <UNDEFINED> instruction: 0x61202800
    f2b4:	strtmi	sp, [r8], -r5, lsl #26
    f2b8:			; <UNDEFINED> instruction: 0xf0222100
    f2bc:	andcs	pc, r0, fp, lsl #29
    f2c0:	ldmib	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    f2c4:	cmnlt	fp, r0, lsl #4
    f2c8:			; <UNDEFINED> instruction: 0x4620605a
    f2cc:			; <UNDEFINED> instruction: 0xf04f6863
    f2d0:	stmdavs	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    f2d4:	andsvs	r2, lr, r4, lsl r1
    f2d8:	bl	fe24d2b8 <mkdtemp@@Base+0xfe1fb2dc>
    f2dc:			; <UNDEFINED> instruction: 0xf7f64620
    f2e0:			; <UNDEFINED> instruction: 0xe7e8eb12
    f2e4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    f2e8:	svclt	0x0000e7ee
    f2ec:	andeq	r6, r8, r8, ror sp
    f2f0:	andeq	r6, r8, r2, lsr #26
    f2f4:	svcmi	0x00f0e92d
    f2f8:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    f2fc:	addslt	r8, fp, r4, lsl #22
    f300:	stmib	sp, {r0, r3, r6, r7, r8, r9, sl, fp, sp, lr}^
    f304:	stmdbcs	r2, {r0, r1, r9, ip, sp}
    f308:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f30c:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f314:	tstls	r9, #1769472	; 0x1b0000
    f318:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f31c:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f320:	movwls	r4, #21627	; 0x547b
    f324:	strcs	sp, [r0], #-17	; 0xffffffef
    f328:	ldmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    f32c:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    f330:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f334:	blls	6693a4 <mkdtemp@@Base+0x6173c8>
    f338:			; <UNDEFINED> instruction: 0xf040405a
    f33c:			; <UNDEFINED> instruction: 0x4620843b
    f340:	ldc	0, cr11, [sp], #108	; 0x6c
    f344:	pop	{r2, r8, r9, fp, pc}
    f348:			; <UNDEFINED> instruction: 0xf8d58ff0
    f34c:	blls	f35f4 <mkdtemp@@Base+0xa1618>
    f350:	svceq	0x0000f1b9
    f354:	blcs	3efbc <error@@Base+0xfab8>
    f358:	strcs	fp, [r1], #-4052	; 0xfffff02c
    f35c:	cfstrdle	mvd2, [r2]
    f360:	strmi	r6, [r7], -fp, ror #24
    f364:	ldrdge	pc, [ip], #-133	; 0xffffff7b
    f368:	bcc	44ab90 <mkdtemp@@Base+0x3f8bb4>
    f36c:			; <UNDEFINED> instruction: 0xf1039b04
    f370:	fstmiaxvs	fp!, {d3-d129}	;@ Deprecated
    f374:	svchi	0x0001f81b
    f378:			; <UNDEFINED> instruction: 0xf8df9307
    f37c:	ldrbtmi	r3, [fp], #-2352	; 0xfffff6d0
    f380:			; <UNDEFINED> instruction: 0xf8df9306
    f384:	ldrbtmi	r3, [fp], #-2348	; 0xfffff6d4
    f388:	bcc	fe44abb0 <mkdtemp@@Base+0xfe3f8bd4>
    f38c:	ldrdcc	pc, [r0], -r9
    f390:	rsble	r2, sl, r0, lsl #22
    f394:	svceq	0x0056f1b8
    f398:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f39c:	andcc	pc, r0, r9, asr #17
    f3a0:	bichi	pc, fp, r0, lsl #4
    f3a4:	svceq	0x0019f1b8
    f3a8:	cmphi	r7, r0, asr #4	; <UNPREDICTABLE>
    f3ac:	tsteq	sl, #168, 2	; 0x2a	; <UNPREDICTABLE>
    f3b0:	vpadd.i8	d2, d0, d28
    f3b4:	ldm	pc, {r1, r6, r8, pc}^	; <UNPREDICTABLE>
    f3b8:	orreq	pc, r6, r3, lsl r0	; <UNPREDICTABLE>
    f3bc:	cmpeq	r0, r0, asr #2
    f3c0:	cmpeq	r0, r0, asr #2
    f3c4:	cmpeq	r0, r0, asr #2
    f3c8:	cmpeq	r0, r0, asr #2
    f3cc:	cmpeq	r0, r9, ror #2
    f3d0:	orrseq	r0, r5, r0, asr #2
    f3d4:	cmpeq	r0, r0, asr #2
    f3d8:	cmpeq	r0, r0, asr #2
    f3dc:	cmpeq	r0, r0, asr #2
    f3e0:	tsteq	r6, r0, asr #2
    f3e4:	cmpeq	r0, r0, asr #2
    f3e8:	cmpeq	r0, r0, asr #2
    f3ec:	cmpeq	r0, r0, asr #2
    f3f0:	cmpeq	r0, r0, asr #2
    f3f4:	cmpeq	r0, r0, asr #2
    f3f8:	cmpeq	r0, r0, asr #2
    f3fc:	cmpeq	r0, r0, asr #2
    f400:	cmpeq	r0, r0, asr #2
    f404:	strheq	r0, [r0, #-13]
    f408:	addseq	r0, r2, r0, asr #2
    f40c:	cmpeq	r0, r9, rrx
    f410:	cmpeq	r0, r0, asr #2
    f414:	cmpeq	r0, r0, asr #2
    f418:	cmpeq	r0, r0, asr #2
    f41c:	cmpeq	r0, r0, asr #2
    f420:	cmpeq	r0, r0, asr #2
    f424:	cmpeq	r0, r0, asr #2
    f428:	eorseq	r0, sp, r0, asr #2
    f42c:	cmpeq	r0, r0, asr #2
    f430:	mvneq	r0, r0, asr #2
    f434:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    f438:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    f43c:	ldreq	r6, [lr], #-2075	; 0xfffff7e5
    f440:	mvnshi	pc, r0, lsl #2
    f444:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    f448:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    f44c:	blls	127abc <mkdtemp@@Base+0xd5ae0>
    f450:			; <UNDEFINED> instruction: 0xf1c39a03
    f454:	ldrbmi	r0, [fp], #-769	; 0xfffffcff
    f458:			; <UNDEFINED> instruction: 0xf4bf4293
    f45c:			; <UNDEFINED> instruction: 0xf8d9af65
    f460:			; <UNDEFINED> instruction: 0xf81b3000
    f464:	blcs	33070 <error@@Base+0x3b6c>
    f468:			; <UNDEFINED> instruction: 0xf8dfd194
    f46c:	ldrbtmi	r3, [fp], #-2128	; 0xfffff7b0
    f470:	blcs	29be4 <__read_chk@plt+0x23180>
    f474:	rscshi	pc, r2, r0
    f478:	ldrdcc	pc, [r4], -r9
    f47c:	svclt	0x00044598
    f480:			; <UNDEFINED> instruction: 0xf8c92301
    f484:			; <UNDEFINED> instruction: 0xf0403000
    f488:	strb	r8, [r0, r9, ror #1]!
    f48c:	movwcc	r6, #6891	; 0x1aeb
    f490:	andshi	pc, r8, #0
    f494:	stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f498:	tstcs	r0, #336	; 0x150
    f49c:	andhi	pc, r4, sp, asr #17
    f4a0:			; <UNDEFINED> instruction: 0x4630447a
    f4a4:	ldrmi	r9, [r9], -r0, lsl #4
    f4a8:			; <UNDEFINED> instruction: 0xf7f72201
    f4ac:			; <UNDEFINED> instruction: 0xf8dfe87e
    f4b0:			; <UNDEFINED> instruction: 0x46331814
    f4b4:	ldrdcs	pc, [r4], -r9
    f4b8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    f4bc:			; <UNDEFINED> instruction: 0xff04f014
    f4c0:	sbcle	r2, r4, r0, lsl #16
    f4c4:			; <UNDEFINED> instruction: 0xf9f4f00e
    f4c8:	ubfxcc	pc, pc, #17, #29
    f4cc:			; <UNDEFINED> instruction: 0xf103447b
    f4d0:	strmi	r0, [r2], -r4, ror #2
    f4d4:	ubfxeq	pc, pc, #17, #21
    f4d8:			; <UNDEFINED> instruction: 0xf01e4478
    f4dc:			; <UNDEFINED> instruction: 0xf8dffc45
    f4e0:			; <UNDEFINED> instruction: 0x465017f0
    f4e4:	ldrdcs	pc, [r4], -r9
    f4e8:			; <UNDEFINED> instruction: 0xf0144479
    f4ec:	strmi	pc, [r3], -sp, ror #29
    f4f0:			; <UNDEFINED> instruction: 0xf0402800
    f4f4:			; <UNDEFINED> instruction: 0xf8df837a
    f4f8:			; <UNDEFINED> instruction: 0x463827dc
    f4fc:	ldrbtmi	r6, [sl], #-2153	; 0xfffff797
    f500:			; <UNDEFINED> instruction: 0xf8eef01b
    f504:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    f508:			; <UNDEFINED> instruction: 0xf0224638
    f50c:	stmdblt	r0!, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f510:			; <UNDEFINED> instruction: 0xf0234638
    f514:	stmdacs	r0, {r0, r3, r7, fp, ip, sp, lr, pc}
    f518:			; <UNDEFINED> instruction: 0xf00ed099
    f51c:			; <UNDEFINED> instruction: 0xf8dff9c9
    f520:	ldrbtmi	r3, [fp], #-1976	; 0xfffff848
    f524:	msreq	SPSR_s, r3, lsl #2
    f528:			; <UNDEFINED> instruction: 0xf8df4602
    f52c:	ldrbtmi	r0, [r8], #-1968	; 0xfffff850
    f530:	ldc2	0, cr15, [sl], {30}
    f534:			; <UNDEFINED> instruction: 0xf8d96aeb
    f538:	movwcc	r2, #4100	; 0x1004
    f53c:	msrhi	SPSR_f, r0
    f540:			; <UNDEFINED> instruction: 0xf01f9208
    f544:			; <UNDEFINED> instruction: 0xf8dffe8f
    f548:	bls	2153b0 <mkdtemp@@Base+0x1c33d4>
    f54c:			; <UNDEFINED> instruction: 0x46064479
    f550:			; <UNDEFINED> instruction: 0xf0144650
    f554:	stmdacs	r0, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    f558:	cmnhi	r3, #64	; 0x40	; <UNPREDICTABLE>
    f55c:			; <UNDEFINED> instruction: 0xf04f9a08
    f560:	stmdblt	lr, {r0, fp}
    f564:	stmdaeq	r4, {r3, r6, ip, sp, lr, pc}
    f568:			; <UNDEFINED> instruction: 0x6778f8df
    f56c:			; <UNDEFINED> instruction: 0xf8cd2302
    f570:	ldrbtmi	r9, [lr], #-32	; 0xffffffe0
    f574:			; <UNDEFINED> instruction: 0xf1069409
    f578:	stmib	sp, {r3, r4, r5, r6, r8}^
    f57c:	ldrmi	r7, [r4], -sl, lsl #10
    f580:	bpl	fe44ade8 <mkdtemp@@Base+0xfe3f8e0c>
    f584:	and	r4, r0, r9, lsl #13
    f588:	b	62985c <mkdtemp@@Base+0x5d7880>
    f58c:	tstle	sl, r3, lsl #30
    f590:			; <UNDEFINED> instruction: 0x46226877
    f594:			; <UNDEFINED> instruction: 0x46296833
    f598:	smlsdls	r0, r0, r6, r4
    f59c:	mrc2	0, 4, pc, cr4, cr4, {0}
    f5a0:			; <UNDEFINED> instruction: 0xf0402800
    f5a4:			; <UNDEFINED> instruction: 0x360c8317
    f5a8:	strhle	r4, [sp, #81]!	; 0x51
    f5ac:			; <UNDEFINED> instruction: 0x1738f8df
    f5b0:	ldrmi	r4, [r3], -r2, lsr #12
    f5b4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    f5b8:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    f5bc:			; <UNDEFINED> instruction: 0x4709e9dd
    f5c0:			; <UNDEFINED> instruction: 0xf0149d0b
    f5c4:	stmdacs	r0, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    f5c8:	svcge	0x0041f43f
    f5cc:			; <UNDEFINED> instruction: 0xf970f00e
    f5d0:			; <UNDEFINED> instruction: 0x3718f8df
    f5d4:			; <UNDEFINED> instruction: 0xf103447b
    f5d8:			; <UNDEFINED> instruction: 0x46020174
    f5dc:			; <UNDEFINED> instruction: 0x0710f8df
    f5e0:			; <UNDEFINED> instruction: 0xf01e4478
    f5e4:			; <UNDEFINED> instruction: 0xf8dffbc1
    f5e8:	ldrbmi	r1, [r0], -ip, lsl #14
    f5ec:	ldrdcs	pc, [r4], -r9
    f5f0:	ldrbtmi	r4, [r9], #-1720	; 0xfffff948
    f5f4:	mcr2	0, 3, pc, cr8, cr4, {0}	; <UNPREDICTABLE>
    f5f8:	stmdacs	r0, {r2, r9, sl, lr}
    f5fc:	tsthi	r6, #64	; 0x40	; <UNPREDICTABLE>
    f600:	mrrcne	10, 14, r6, pc, cr11	; <UNPREDICTABLE>
    f604:	rsbshi	pc, r1, #0
    f608:	strbmi	r4, [r0], -r9, lsr #12
    f60c:	stc2l	0, cr15, [lr], #128	; 0x80
    f610:	strbmi	r4, [r0], -r9, lsr #12
    f614:	cdp2	0, 1, cr15, cr8, cr0, {1}
    f618:			; <UNDEFINED> instruction: 0x3090f8d5
    f61c:	stmdavs	r9!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    f620:	strbmi	r4, [r0], -r2, lsr #12
    f624:	stclvs	7, cr4, [r8], #-608	; 0xfffffda0
    f628:	eorvs	r2, fp, r1, lsl r3
    f62c:	stc2	0, cr15, [r6], #-56	; 0xffffffc8
    f630:	strbmi	r4, [r0], -r9, lsr #12
    f634:	ldc2l	0, cr15, [lr], #128	; 0x80
    f638:			; <UNDEFINED> instruction: 0xf8d9e676
    f63c:	strmi	r1, [r8, #4]
    f640:	cdp	0, 1, cr13, cr8, cr12, {0}
    f644:	sbclt	r0, r9, #16, 20	; 0x10000
    f648:	mrc2	0, 7, pc, cr8, cr4, {0}
    f64c:			; <UNDEFINED> instruction: 0xf0402800
    f650:	strtmi	r8, [r0], -r3, lsl #6
    f654:			; <UNDEFINED> instruction: 0xf0442101
    f658:			; <UNDEFINED> instruction: 0x4604fe5d
    f65c:			; <UNDEFINED> instruction: 0xf1b89a06
    f660:	svclt	0x00180f0a
    f664:	svceq	0x000df1b8
    f668:	beq	44aed0 <mkdtemp@@Base+0x3f8ef4>
    f66c:	svclt	0x000c4641
    f670:	movwcs	r2, #769	; 0x301
    f674:			; <UNDEFINED> instruction: 0xf01461d3
    f678:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    f67c:	addhi	pc, pc, #64	; 0x40
    f680:	tstcs	r1, r0, lsr #12
    f684:	cdp2	0, 4, cr15, cr6, cr4, {2}
    f688:	strbt	r4, [r0], r4, lsl #12
    f68c:			; <UNDEFINED> instruction: 0x1668f8df
    f690:			; <UNDEFINED> instruction: 0xf8d94650
    f694:	ldrbtmi	r2, [r9], #-4
    f698:	mrc2	0, 0, pc, cr6, cr4, {0}
    f69c:			; <UNDEFINED> instruction: 0xf0402800
    f6a0:			; <UNDEFINED> instruction: 0x463882ba
    f6a4:	blx	ff34b716 <mkdtemp@@Base+0xff2f973a>
    f6a8:			; <UNDEFINED> instruction: 0xf7f64606
    f6ac:	ldrtmi	lr, [r1], -r6, ror #30
    f6b0:	ldrbmi	r4, [r0], -r2, lsl #12
    f6b4:	ldc2l	0, cr15, [r2, #-80]!	; 0xffffffb0
    f6b8:			; <UNDEFINED> instruction: 0xf0402800
    f6bc:			; <UNDEFINED> instruction: 0x463082d8
    f6c0:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f6c4:	bvs	ffb091d8 <mkdtemp@@Base+0xffab71fc>
    f6c8:			; <UNDEFINED> instruction: 0xf0003301
    f6cc:			; <UNDEFINED> instruction: 0xf8df80b9
    f6d0:	cfmsub32ge	mvax1, mvfx3, mvfx5, mvfx12
    f6d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    f6d8:	subscc	pc, r4, sp, lsr #17
    f6dc:			; <UNDEFINED> instruction: 0xf88d0c1b
    f6e0:	usat	r3, #4, r6, asr #0
    f6e4:			; <UNDEFINED> instruction: 0x1c726aee
    f6e8:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {3}
    f6ec:			; <UNDEFINED> instruction: 0xf8df9a05
    f6f0:	ldmpl	r3, {r4, r9, sl, ip, sp}^
    f6f4:	bleq	ff34da48 <mkdtemp@@Base+0xff2fba6c>
    f6f8:	andeq	pc, r3, r0, lsr #3
    f6fc:			; <UNDEFINED> instruction: 0xf080fab0
    f700:			; <UNDEFINED> instruction: 0xf0030940
    f704:			; <UNDEFINED> instruction: 0x4638f871
    f708:	mcr2	0, 0, pc, cr4, cr10, {0}	; <UNPREDICTABLE>
    f70c:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    f710:	ldrdcs	pc, [r4], -r9
    f714:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    f718:	ldc2l	0, cr15, [r6, #80]	; 0x50
    f71c:	stmdacs	r0, {r7, r9, sl, lr}
    f720:	rsbhi	pc, lr, #64	; 0x40
    f724:	ldcl	7, cr15, [r8, #-984]!	; 0xfffffc28
    f728:			; <UNDEFINED> instruction: 0xf0001c43
    f72c:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, pc}
    f730:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    f734:			; <UNDEFINED> instruction: 0xf7f64640
    f738:			; <UNDEFINED> instruction: 0xf1b8e9c2
    f73c:			; <UNDEFINED> instruction: 0xf47f0f76
    f740:	bvs	ffafb538 <mkdtemp@@Base+0xffaa955c>
    f744:			; <UNDEFINED> instruction: 0xf47f3301
    f748:			; <UNDEFINED> instruction: 0xf01faea5
    f74c:	stmdacs	r0, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    f750:			; <UNDEFINED> instruction: 0xf8dfd14c
    f754:			; <UNDEFINED> instruction: 0x464315b4
    f758:	ldrdcs	pc, [r4], -r9
    f75c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    f760:	ldc2	0, cr15, [r2, #80]!	; 0x50
    f764:			; <UNDEFINED> instruction: 0xf43f2800
    f768:			; <UNDEFINED> instruction: 0xf00eae72
    f76c:			; <UNDEFINED> instruction: 0xf8dff8a1
    f770:	ldrbtmi	r3, [fp], #-1436	; 0xfffffa64
    f774:	msreq	SPSR_s, r3, lsl #2
    f778:			; <UNDEFINED> instruction: 0xf8df4602
    f77c:	ldrbtmi	r0, [r8], #-1428	; 0xfffffa6c
    f780:	blx	ffccb800 <mkdtemp@@Base+0xffc79824>
    f784:	mcrrne	10, 14, r6, r8, cr9
    f788:	mcrge	4, 4, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    f78c:			; <UNDEFINED> instruction: 0xf01f9108
    f790:	stmdbls	r8, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    f794:	sbcsle	r2, ip, r0, lsl #16
    f798:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    f79c:	svceq	0x0056f1b8
    f7a0:	ldmpl	r6, {r0, r2, r9, fp, ip, pc}^
    f7a4:	ldrdeq	pc, [r0], r6
    f7a8:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    f7ac:	stcle	8, cr2, [r6], #-0
    f7b0:	ldrdcs	pc, [r4], -r9
    f7b4:			; <UNDEFINED> instruction: 0xf01f9208
    f7b8:			; <UNDEFINED> instruction: 0xf8dffc71
    f7bc:			; <UNDEFINED> instruction: 0x46431558
    f7c0:	ldrbtmi	r9, [r9], #-2568	; 0xfffff5f8
    f7c4:	ldrbmi	r9, [r0], -r0
    f7c8:	ldc2l	0, cr15, [lr, #-80]!	; 0xffffffb0
    f7cc:			; <UNDEFINED> instruction: 0xf43f2800
    f7d0:			; <UNDEFINED> instruction: 0xf00eae3e
    f7d4:			; <UNDEFINED> instruction: 0xf8dff86d
    f7d8:	ldrbtmi	r3, [fp], #-1344	; 0xfffffac0
    f7dc:	msreq	SPSR_s, r3, lsl #2
    f7e0:			; <UNDEFINED> instruction: 0xf8df4602
    f7e4:	ldrbtmi	r0, [r8], #-1336	; 0xfffffac8
    f7e8:	blx	fefcb868 <mkdtemp@@Base+0xfef7988c>
    f7ec:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    f7f0:	ldmpl	r6, {r0, r2, r9, fp, ip, pc}^
    f7f4:	ldrdeq	pc, [r0], r6
    f7f8:	ldclle	8, cr2, [r9], {6}
    f7fc:			; <UNDEFINED> instruction: 0xf0442101
    f800:			; <UNDEFINED> instruction: 0xf8c6fd89
    f804:			; <UNDEFINED> instruction: 0xf01f0080
    f808:			; <UNDEFINED> instruction: 0xf8d6fd19
    f80c:	strb	r0, [pc, r0, lsl #1]
    f810:			; <UNDEFINED> instruction: 0xf01f9208
    f814:			; <UNDEFINED> instruction: 0xf8dffd27
    f818:	bls	214c40 <mkdtemp@@Base+0x1c2c64>
    f81c:			; <UNDEFINED> instruction: 0x46064479
    f820:			; <UNDEFINED> instruction: 0xf0144650
    f824:	stmdacs	r0, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    f828:	andhi	pc, fp, #64	; 0x40
    f82c:			; <UNDEFINED> instruction: 0xf04f9a08
    f830:	ldr	r0, [r6], r2, lsl #16
    f834:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    f838:			; <UNDEFINED> instruction: 0xf01f4478
    f83c:	str	pc, [r6], -r9, lsr #29
    f840:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    f844:			; <UNDEFINED> instruction: 0xf8d94650
    f848:	ldrbtmi	r2, [r9], #-4
    f84c:	ldc2	0, cr15, [ip, #-80]!	; 0xffffffb0
    f850:			; <UNDEFINED> instruction: 0xf0402800
    f854:	stmdals	r7, {r0, r1, r2, r4, r9, pc}
    f858:	blx	ff3cb89a <mkdtemp@@Base+0xff3798be>
    f85c:			; <UNDEFINED> instruction: 0xf0402800
    f860:	ldrbmi	r8, [r0], -r9, asr #1
    f864:	blx	ff24b8a6 <mkdtemp@@Base+0xff1f98ca>
    f868:			; <UNDEFINED> instruction: 0xf0402800
    f86c:	bls	16fbe8 <mkdtemp@@Base+0x11dc0c>
    f870:	strcc	pc, [ip], #2271	; 0x8df
    f874:			; <UNDEFINED> instruction: 0xf8d658d6
    f878:			; <UNDEFINED> instruction: 0xf1a00bcc
    f87c:	blx	fec0f890 <mkdtemp@@Base+0xfebbd8b4>
    f880:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    f884:			; <UNDEFINED> instruction: 0xffb0f002
    f888:	beq	44b0f0 <mkdtemp@@Base+0x3f9114>
    f88c:	blx	ffdcb8cc <mkdtemp@@Base+0xffd798f0>
    f890:			; <UNDEFINED> instruction: 0xf00e9807
    f894:			; <UNDEFINED> instruction: 0x4650faf3
    f898:	blx	ffc4b8d8 <mkdtemp@@Base+0xffbf98fc>
    f89c:	svc	0x00a6f7f5
    f8a0:			; <UNDEFINED> instruction: 0xf7f62114
    f8a4:			; <UNDEFINED> instruction: 0xf8d6eb86
    f8a8:			; <UNDEFINED> instruction: 0xf8df0bcc
    f8ac:	andcs	r3, r1, #128, 8	; 0x80000000
    f8b0:	andeq	pc, r3, r0, lsr #3
    f8b4:			; <UNDEFINED> instruction: 0xf080fab0
    f8b8:	stmdbeq	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    f8bc:			; <UNDEFINED> instruction: 0xf002601a
    f8c0:	strb	pc, [r4, #4027]	; 0xfbb	; <UNPREDICTABLE>
    f8c4:	tstcs	r0, sp, lsl #22
    f8c8:	ldrmi	r2, [r8], -r0, lsr #4
    f8cc:	bcc	fe44b0f8 <mkdtemp@@Base+0xfe3f911c>
    f8d0:	b	184d8b0 <mkdtemp@@Base+0x17fb8d4>
    f8d4:	strtcc	pc, [r8], #-2271	; 0xfffff721
    f8d8:	ldmpl	r6, {r0, r2, r9, fp, ip, pc}^
    f8dc:	bleq	ff34dc3c <mkdtemp@@Base+0xff2fbc60>
    f8e0:	andeq	pc, r3, r0, lsr #3
    f8e4:			; <UNDEFINED> instruction: 0xf080fab0
    f8e8:			; <UNDEFINED> instruction: 0xf0020940
    f8ec:	tstcs	r1, sp, ror pc	; <UNPREDICTABLE>
    f8f0:			; <UNDEFINED> instruction: 0xf0292002
    f8f4:	smlabbcs	r1, r3, lr, pc	; <UNPREDICTABLE>
    f8f8:			; <UNDEFINED> instruction: 0xf8df4680
    f8fc:	cfmvdhr	mvd9, r0
    f900:	ldrbtmi	r8, [r8], #-2576	; 0xfffff5f0
    f904:	stc2l	0, cr15, [r2, #-140]!	; 0xffffff74
    f908:	stmdacs	r0, {r7, r9, sl, lr}
    f90c:			; <UNDEFINED> instruction: 0xf7f6d03b
    f910:			; <UNDEFINED> instruction: 0x4643ed52
    f914:	ldrdgt	pc, [r0], -r0
    f918:			; <UNDEFINED> instruction: 0x4619781a
    f91c:			; <UNDEFINED> instruction: 0xf83c3301
    f920:	streq	r0, [r0], #18
    f924:	bcs	b84d0c <mkdtemp@@Base+0xb32d30>
    f928:	stmdavc	sl, {r2, r8, r9, sl, fp, ip, sp, pc}^
    f92c:	cmplt	r2, #26214400	; 0x1900000
    f930:	bicseq	pc, pc, #2
    f934:	svclt	0x00182a3f
    f938:	svclt	0x000c2b48
    f93c:	movwcs	r2, #769	; 0x301
    f940:	addhi	pc, fp, r0, asr #32
    f944:	ldrbtmi	r4, [r8], #-2299	; 0xfffff705
    f948:	mcr2	0, 1, pc, cr2, cr15, {0}	; <UNPREDICTABLE>
    f94c:	ldrbtmi	r4, [r8], #-2298	; 0xfffff706
    f950:	mrc2	0, 0, pc, cr14, cr15, {0}
    f954:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
    f958:	mrc2	0, 0, pc, cr10, cr15, {0}
    f95c:	ldrbtmi	r4, [r8], #-2296	; 0xfffff708
    f960:	mrc2	0, 0, pc, cr6, cr15, {0}
    f964:	ldrbtmi	r4, [r8], #-2295	; 0xfffff709
    f968:	mrc2	0, 0, pc, cr2, cr15, {0}
    f96c:	ldrbtmi	r4, [r8], #-2294	; 0xfffff70a
    f970:	mcr2	0, 0, pc, cr14, cr15, {0}	; <UNPREDICTABLE>
    f974:	ldrbtmi	r4, [r8], #-2293	; 0xfffff70b
    f978:	mcr2	0, 0, pc, cr10, cr15, {0}	; <UNPREDICTABLE>
    f97c:	blcc	ff04dcdc <mkdtemp@@Base+0xfeffbd00>
    f980:			; <UNDEFINED> instruction: 0xf0402b00
    f984:	mrc	0, 0, r8, cr9, cr10, {5}
    f988:	andcs	r1, r2, r0, lsl sl
    f98c:	cdp2	0, 3, cr15, cr6, cr9, {1}
    f990:	bleq	ff34dcf0 <mkdtemp@@Base+0xff2fbd14>
    f994:	andeq	pc, r3, r0, lsr #3
    f998:			; <UNDEFINED> instruction: 0xf080fab0
    f99c:			; <UNDEFINED> instruction: 0xf0020940
    f9a0:	strbmi	pc, [r0], -fp, asr #30	; <UNPREDICTABLE>
    f9a4:	svc	0x00aef7f5
    f9a8:			; <UNDEFINED> instruction: 0xf7f5980d
    f9ac:	stmdals	pc, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    f9b0:	svc	0x00a8f7f5
    f9b4:			; <UNDEFINED> instruction: 0xf7f59810
    f9b8:	ldmdals	r2, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    f9bc:	svc	0x00a2f7f5
    f9c0:			; <UNDEFINED> instruction: 0xf1b8e545
    f9c4:			; <UNDEFINED> instruction: 0xf43f0f76
    f9c8:	usat	sl, #17, r7, lsl #30
    f9cc:	beq	44b234 <mkdtemp@@Base+0x3f9258>
    f9d0:			; <UNDEFINED> instruction: 0xf0142104
    f9d4:			; <UNDEFINED> instruction: 0x4634fd33
    f9d8:			; <UNDEFINED> instruction: 0xf43f2800
    f9dc:			; <UNDEFINED> instruction: 0xf00daca5
    f9e0:	blmi	ff70f784 <mkdtemp@@Base+0xff6bd7a8>
    f9e4:			; <UNDEFINED> instruction: 0xf103447b
    f9e8:	strmi	r0, [r2], -r4, ror #2
    f9ec:	ldrbtmi	r4, [r8], #-2265	; 0xfffff727
    f9f0:			; <UNDEFINED> instruction: 0xf9baf01e
    f9f4:	blmi	ff636210 <mkdtemp@@Base+0xff5e4234>
    f9f8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    f9fc:	bl	ffa4d9dc <mkdtemp@@Base+0xff9fba00>
    fa00:	strmi	r9, [r1], -r7, lsl #28
    fa04:	tstls	r9, r0, lsr r6
    fa08:	blx	fe24ba4a <mkdtemp@@Base+0xfe1f9a6e>
    fa0c:	ldrtmi	r4, [r0], -r2, lsl #12
    fa10:			; <UNDEFINED> instruction: 0xf00e9208
    fa14:	mrcmi	10, 6, APSR_nzcv, cr1, cr1, {7}
    fa18:	ldrdcs	lr, [r8, -sp]
    fa1c:	stmdals	r5, {r0, r1, r9, sl, lr}
    fa20:			; <UNDEFINED> instruction: 0xf0265980
    fa24:			; <UNDEFINED> instruction: 0xe71cfc5b
    fa28:	blmi	ff376244 <mkdtemp@@Base+0xff324268>
    fa2c:	ldmpl	r3, {r0, r1, r3, r6, r7, r9, sl, fp, lr}^
    fa30:			; <UNDEFINED> instruction: 0xf7f66818
    fa34:	strmi	lr, [r1], -lr, asr #23
    fa38:	tstls	r9, r0, asr r6
    fa3c:	blx	1bcba7e <mkdtemp@@Base+0x1b79aa2>
    fa40:	ldrbmi	r4, [r0], -r2, lsl #12
    fa44:			; <UNDEFINED> instruction: 0xf00e9208
    fa48:	ldmib	sp, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    fa4c:	strmi	r2, [r3], -r8, lsl #2
    fa50:	stmibpl	r0, {r0, r2, fp, ip, pc}
    fa54:	mcrr2	0, 2, pc, r2, cr6	; <UNPREDICTABLE>
    fa58:	bcs	889684 <mkdtemp@@Base+0x8376a8>
    fa5c:	bcs	1303c10 <mkdtemp@@Base+0x12b1c34>
    fa60:	stmdavc	sl, {r0, r2, r8, r9, sl, fp, ip, sp, pc}^
    fa64:	ldrmi	r2, [r8], -r1
    fa68:	bcs	1315a94 <mkdtemp@@Base+0x12c3ab8>
    fa6c:	bcs	14c3c24 <mkdtemp@@Base+0x1471c48>
    fa70:	bcs	1143c38 <mkdtemp@@Base+0x10f1c5c>
    fa74:	movwcs	sp, #355	; 0x163
    fa78:	movwls	r2, #41473	; 0xa201
    fa7c:	andcc	lr, r8, #3358720	; 0x334000
    fa80:	svccc	0x0001f811
    fa84:	andscc	pc, r3, ip, lsr r8	; <UNPREDICTABLE>
    fa88:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    fa8c:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    fa90:	mrc	0, 0, sp, cr9, cr8, {1}
    fa94:	andcs	r0, r1, #144, 20	; 0x90000
    fa98:			; <UNDEFINED> instruction: 0xffaaf7fb
    fa9c:			; <UNDEFINED> instruction: 0xf0002800
    faa0:	blls	22fcd4 <mkdtemp@@Base+0x1ddcf8>
    faa4:	cmnle	r1, r0, lsl #22
    faa8:	blcs	366d4 <error@@Base+0x71d0>
    faac:	cdp	0, 1, cr13, cr9, cr7, {3}
    fab0:			; <UNDEFINED> instruction: 0xf1061a90
    fab4:	bls	21072c <mkdtemp@@Base+0x1be750>
    fab8:			; <UNDEFINED> instruction: 0xf01c4638
    fabc:	stmdacs	r0, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
    fac0:	ldrdcs	fp, [r0], -r4
    fac4:	stmdacs	r0, {r0, sp}
    fac8:	stmiami	r6!, {r2, r4, r6, ip, lr, pc}
    facc:			; <UNDEFINED> instruction: 0xf01f4478
    fad0:			; <UNDEFINED> instruction: 0xe758fd5f
    fad4:	mcr	7, 2, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    fad8:			; <UNDEFINED> instruction: 0xf7f56800
    fadc:			; <UNDEFINED> instruction: 0x4601effe
    fae0:	ldrbtmi	r4, [r8], #-2209	; 0xfffff75f
    fae4:	stc2	0, cr15, [lr, #-124]	; 0xffffff84
    fae8:	bmi	fe848db4 <mkdtemp@@Base+0xfe7f6dd8>
    faec:	tstcs	r1, ip, lsl r6
    faf0:	bls	161344 <mkdtemp@@Base+0x10f368>
    faf4:			; <UNDEFINED> instruction: 0x601958d3
    faf8:	ldmmi	sp, {r1, r2, r4, sl, sp, lr, pc}
    fafc:			; <UNDEFINED> instruction: 0xf01f4478
    fb00:	strb	pc, [r0, -r7, asr #26]	; <UNPREDICTABLE>
    fb04:	beq	fe44b370 <mkdtemp@@Base+0xfe3f9394>
    fb08:	andcc	lr, r8, #3620864	; 0x374000
    fb0c:			; <UNDEFINED> instruction: 0xff70f7fb
    fb10:	subsle	r2, sl, r0, lsl #16
    fb14:	andcc	lr, r9, #3620864	; 0x374000
    fb18:	bne	fe44b384 <mkdtemp@@Base+0xfe3f93a8>
    fb1c:	andsle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    fb20:	andseq	pc, ip, #-2147483647	; 0x80000001
    fb24:			; <UNDEFINED> instruction: 0xf01c4638
    fb28:	mvnslt	pc, r1, lsr fp	; <UNPREDICTABLE>
    fb2c:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
    fb30:	stc2	0, cr15, [lr, #-124]!	; 0xffffff84
    fb34:			; <UNDEFINED> instruction: 0xf8d6e727
    fb38:	blcs	1ea40 <__read_chk@plt+0x17fdc>
    fb3c:	stmmi	lr, {r0, r6, r8, ip, lr, pc}
    fb40:			; <UNDEFINED> instruction: 0xf01f4478
    fb44:	ldr	pc, [lr, -r5, lsr #26]
    fb48:	andcs	r2, r1, #0, 6
    fb4c:	stmib	sp, {r3, r8, r9, ip, pc}^
    fb50:	ldr	r3, [r5, r9, lsl #4]
    fb54:	andcs	r2, r1, #0, 6
    fb58:	stmib	sp, {r1, r3, r8, r9, ip, pc}^
    fb5c:	str	r2, [pc, r8, lsl #6]
    fb60:			; <UNDEFINED> instruction: 0xf01c4638
    fb64:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    fb68:	stmmi	r4, {r5, r6, r7, r9, fp, ip, lr, pc}
    fb6c:			; <UNDEFINED> instruction: 0xf01f4478
    fb70:	str	pc, [r8, -pc, lsl #26]
    fb74:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
    fb78:	stc2	0, cr15, [sl, #-124]	; 0xffffff84
    fb7c:	cdp	7, 1, cr14, cr9, cr3, {0}
    fb80:			; <UNDEFINED> instruction: 0xf1061a90
    fb84:			; <UNDEFINED> instruction: 0xf04f031c
    fb88:			; <UNDEFINED> instruction: 0xe79532ff
    fb8c:	bne	fe44b3f8 <mkdtemp@@Base+0xfe3f941c>
    fb90:			; <UNDEFINED> instruction: 0xf01c4638
    fb94:	blx	fec4ed20 <mkdtemp@@Base+0xfebfcd44>
    fb98:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    fb9c:			; <UNDEFINED> instruction: 0xf00de793
    fba0:	blmi	1e4f5c4 <mkdtemp@@Base+0x1dfd5e8>
    fba4:			; <UNDEFINED> instruction: 0xf103447b
    fba8:	strmi	r0, [r2], -r4, ror #2
    fbac:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
    fbb0:			; <UNDEFINED> instruction: 0xf8daf01e
    fbb4:	bl	acdb94 <mkdtemp@@Base+0xa7bbb8>
    fbb8:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    fbbc:	stc2l	0, cr15, [r8], #124	; 0x7c
    fbc0:	mcrrne	6, 14, lr, r8, cr1
    fbc4:	cdp2	0, 14, cr15, cr6, cr4, {0}
    fbc8:	ldmdami	r1!, {r0, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    fbcc:			; <UNDEFINED> instruction: 0xf01f4478
    fbd0:			; <UNDEFINED> instruction: 0xe6d8fcdf
    fbd4:	cdp2	0, 6, cr15, cr12, cr13, {0}
    fbd8:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
    fbdc:	cmneq	r4, r3, lsl #2	; <UNPREDICTABLE>
    fbe0:	stmdami	sp!, {r1, r9, sl, lr}^
    fbe4:			; <UNDEFINED> instruction: 0xf01e4478
    fbe8:			; <UNDEFINED> instruction: 0xf00df8bf
    fbec:	blmi	1b0f578 <mkdtemp@@Base+0x1abd59c>
    fbf0:			; <UNDEFINED> instruction: 0xf103447b
    fbf4:	strmi	r0, [r2], -r4, ror #2
    fbf8:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    fbfc:			; <UNDEFINED> instruction: 0xf8b4f01e
    fc00:	cdp2	0, 5, cr15, cr6, cr13, {0}
    fc04:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    fc08:	msreq	SPSR_s, r3, lsl #2
    fc0c:	stmdami	r6!, {r1, r9, sl, lr}^
    fc10:			; <UNDEFINED> instruction: 0xf01e4478
    fc14:			; <UNDEFINED> instruction: 0xf00df8a9
    fc18:	blmi	194f54c <mkdtemp@@Base+0x18fd570>
    fc1c:			; <UNDEFINED> instruction: 0xf103447b
    fc20:	strmi	r0, [r2], -r4, ror #2
    fc24:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    fc28:			; <UNDEFINED> instruction: 0xf89ef01e
    fc2c:	cdp2	0, 4, cr15, cr0, cr13, {0}
    fc30:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    fc34:	msreq	SPSR_s, r3, lsl #2
    fc38:	ldmdami	pc, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    fc3c:			; <UNDEFINED> instruction: 0xf01e4478
    fc40:			; <UNDEFINED> instruction: 0xf00df893
    fc44:	blmi	178f520 <mkdtemp@@Base+0x173d544>
    fc48:			; <UNDEFINED> instruction: 0xf103447b
    fc4c:			; <UNDEFINED> instruction: 0x46020174
    fc50:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    fc54:			; <UNDEFINED> instruction: 0xf888f01e
    fc58:	cdp2	0, 2, cr15, cr10, cr13, {0}
    fc5c:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
    fc60:	msreq	SPSR_s, r3, lsl #2
    fc64:	ldmdami	r8, {r1, r9, sl, lr}^
    fc68:			; <UNDEFINED> instruction: 0xf01e4478
    fc6c:			; <UNDEFINED> instruction: 0xf00df87d
    fc70:	blmi	15cf4f4 <mkdtemp@@Base+0x157d518>
    fc74:			; <UNDEFINED> instruction: 0xf103447b
    fc78:	strmi	r0, [r2], -r4, ror #2
    fc7c:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    fc80:			; <UNDEFINED> instruction: 0xf872f01e
    fc84:	cdp2	0, 1, cr15, cr4, cr13, {0}
    fc88:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    fc8c:	msreq	SPSR_s, r3, lsl #2
    fc90:	ldmdami	r1, {r1, r9, sl, lr}^
    fc94:			; <UNDEFINED> instruction: 0xf01e4478
    fc98:	svclt	0x0000f867
    fc9c:	andeq	r6, r8, r0, ror r5
    fca0:	andeq	r0, r0, ip, asr r6
    fca4:	andeq	r6, r8, r0, ror #10
    fca8:	andeq	r6, r8, r0, asr r5
    fcac:	andeq	r7, r8, r6, ror #13
    fcb0:	ldrdeq	r8, [r4], -sl
    fcb4:	andeq	r0, r0, r0, asr #13
    fcb8:	andeq	r7, r8, sl, lsl r6
    fcbc:	strdeq	r7, [r8], -r6
    fcc0:	muleq	r7, r4, pc	; <UNPREDICTABLE>
    fcc4:	andeq	r8, r4, sl, asr #23
    fcc8:	andeq	sl, r4, r4, asr r0
    fccc:	andeq	r5, r4, r0, lsl lr
    fcd0:	andeq	r8, r4, r8, ror #23
    fcd4:	ldrdeq	r8, [r4], -sl
    fcd8:	strdeq	r9, [r4], -lr
    fcdc:			; <UNDEFINED> instruction: 0x00048bb2
    fce0:	andeq	r8, r4, r8, lsr pc
    fce4:	andeq	r5, r8, r6, ror #13
    fce8:			; <UNDEFINED> instruction: 0x00048bba
    fcec:	andeq	r9, r4, ip, asr #30
    fcf0:	andeq	r5, r4, r8, lsl #26
    fcf4:	andeq	r8, r4, r6, lsl #21
    fcf8:	andeq	r8, r4, sl, asr fp
    fcfc:	andeq	r8, r4, ip, lsr #19
    fd00:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    fd04:	andeq	r8, r4, r6, lsr sl
    fd08:			; <UNDEFINED> instruction: 0x000489ba
    fd0c:	andeq	r9, r4, lr, lsr #27
    fd10:	andeq	r5, r4, sl, ror #22
    fd14:	andeq	r8, r4, r2, ror r9
    fd18:	andeq	r9, r4, r6, asr #26
    fd1c:	andeq	r5, r4, r2, lsl #22
    fd20:	andeq	r8, r4, r8, ror #24
    fd24:			; <UNDEFINED> instruction: 0x000488bc
    fd28:	andeq	r8, r4, lr, ror #16
    fd2c:	andeq	r7, r8, ip, lsr #3
    fd30:	strdeq	r8, [r4], -r6
    fd34:			; <UNDEFINED> instruction: 0x000488ba
    fd38:			; <UNDEFINED> instruction: 0x000488be
    fd3c:	strdeq	r8, [r4], -sl
    fd40:	andeq	r8, r4, r6, lsr r9
    fd44:	andeq	r8, r4, r6, ror r9
    fd48:			; <UNDEFINED> instruction: 0x000489b2
    fd4c:	andeq	r8, r4, lr, ror #19
    fd50:	andeq	r9, r4, ip, lsr fp
    fd54:	strdeq	r5, [r4], -sl
    fd58:	andeq	r0, r0, r8, lsr r7
    fd5c:	andeq	r0, r0, ip, lsr #14
    fd60:	ldrdeq	r0, [r0], -r4
    fd64:	andeq	r8, r4, r4, ror r9
    fd68:	andeq	r7, r4, lr, lsl r2
    fd6c:	andeq	r0, r0, r0, asr #14
    fd70:	andeq	r8, r4, ip, lsr #17
    fd74:	andeq	r8, r4, r2, asr #18
    fd78:	andeq	r8, r4, ip, lsr #17
    fd7c:	andeq	r8, r4, ip, ror #17
    fd80:	andeq	r8, r4, lr, lsr #17
    fd84:	andeq	r9, r4, ip, ror r9
    fd88:	andeq	r5, r4, sl, lsr r7
    fd8c:	andeq	r8, r4, r6, asr #16
    fd90:	ldrdeq	r6, [r4], -r8
    fd94:	andeq	r9, r4, r6, asr #18
    fd98:	andeq	r5, r4, r4, lsl #14
    fd9c:	andeq	r9, r4, r0, lsr r9
    fda0:	andeq	r5, r4, lr, ror #13
    fda4:	andeq	r9, r4, sl, lsl r9
    fda8:	ldrdeq	r5, [r4], -r8
    fdac:	andeq	r9, r4, r4, lsl #18
    fdb0:	andeq	r5, r4, r2, asr #13
    fdb4:	andeq	r9, r4, lr, ror #17
    fdb8:	andeq	r5, r4, ip, lsr #13
    fdbc:	ldrdeq	r9, [r4], -r8
    fdc0:	muleq	r4, r6, r6
    fdc4:	andeq	r9, r4, r2, asr #17
    fdc8:	andeq	r5, r4, r0, lsl #13
    fdcc:	andeq	r9, r4, ip, lsr #17
    fdd0:	andeq	r5, r4, sl, ror #12
    fdd4:	muleq	r4, r6, r8
    fdd8:	andeq	r5, r4, r4, asr r6
    fddc:			; <UNDEFINED> instruction: 0x4604b538
    fde0:	cmplt	fp, r3, lsl #18
    fde4:	stmiavs	r3!, {r8, sl, sp}
    fde8:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    fdec:			; <UNDEFINED> instruction: 0xf00f3501
    fdf0:	stmdbvs	r3!, {r0, r1, r4, fp, ip, sp, lr, pc}
    fdf4:	mvnsle	r4, #-805306359	; 0xd0000009
    fdf8:			; <UNDEFINED> instruction: 0xf7f568a0
    fdfc:	stmiavs	r0!, {r2, r7, r8, sl, fp, sp, lr, pc}^
    fe00:	stc	7, cr15, [r0, #980]	; 0x3d4
    fe04:	smlalttlt	r6, fp, r3, r9
    fe08:	stmibvs	r3!, {r8, sl, sp}
    fe0c:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    fe10:			; <UNDEFINED> instruction: 0xf00f3501
    fe14:	stmibvs	r3!, {r0, fp, ip, sp, lr, pc}^
    fe18:	mvnsle	r4, #-805306359	; 0xd0000009
    fe1c:			; <UNDEFINED> instruction: 0xf7f569a0
    fe20:	stmdavs	r0!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    fe24:	stcl	7, cr15, [lr, #-980]!	; 0xfffffc2c
    fe28:			; <UNDEFINED> instruction: 0xf7f56860
    fe2c:	strtmi	lr, [r0], -ip, ror #26
    fe30:	ldrhtmi	lr, [r8], -sp
    fe34:	stcllt	7, cr15, [r4, #-980]!	; 0xfffffc2c
    fe38:	blcs	ea04c <mkdtemp@@Base+0x98070>
    fe3c:	ldrblt	sp, [r0, #299]!	; 0x12b
    fe40:	bvs	1021660 <mkdtemp@@Base+0xfcf684>
    fe44:	tstlt	r8, #131	; 0x83
    fe48:	strmi	r6, [sp], -fp, lsl #18
    fe4c:	strcs	fp, [r0], #-811	; 0xfffffcd5
    fe50:	stmdbvs	fp!, {r2, sp, lr, pc}
    fe54:	bvs	1c1ce60 <mkdtemp@@Base+0x1bcae84>
    fe58:	andsle	r4, lr, #156, 4	; 0xc0000009
    fe5c:	adceq	r6, r7, fp, lsr #17
    fe60:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    fe64:	blx	12cbea8 <mkdtemp@@Base+0x1279ecc>
    fe68:	rscsle	r2, r2, r0, lsl #16
    fe6c:	ldmibpl	r8, {r0, r1, r3, r5, r7, fp, sp, lr}^
    fe70:	ldc2l	0, cr15, [ip, #-56]	; 0xffffffc8
    fe74:	ldmdbmi	ip, {r2, r4, r5, r6, fp, sp, lr}
    fe78:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    fe7c:	orrcc	r9, r8, r0, lsl #8
    fe80:	ldmdami	sl, {r1, r9, sl, lr}
    fe84:			; <UNDEFINED> instruction: 0xf01f4478
    fe88:	stmiavs	fp!, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}^
    fe8c:	bicspl	r2, sl, r1, lsl #4
    fe90:	andlt	r2, r3, r0
    fe94:	strdcs	fp, [r0], -r0
    fe98:			; <UNDEFINED> instruction: 0xf00e4770
    fe9c:	ldcmi	13, cr15, [r4], {71}	; 0x47
    fea0:	ldrbtmi	r6, [ip], #-2167	; 0xfffff789
    fea4:	strcc	r6, [r8], #2099	; 0x833
    fea8:	strtmi	r9, [r1], -r0, lsl #14
    feac:	ldmdami	r1, {r1, r9, sl, lr}
    feb0:			; <UNDEFINED> instruction: 0xf01f4478
    feb4:	stmibvs	r9!, {r0, r2, r4, sl, fp, ip, sp, lr, pc}^
    feb8:	movwcs	r6, #18856	; 0x49a8
    febc:			; <UNDEFINED> instruction: 0xf0421c4a
    fec0:	cmplt	r8, r1, lsl #22	; <UNPREDICTABLE>
    fec4:	andcs	r6, r0, #3850240	; 0x3ac000
    fec8:	ldfnee	f6, [r9], {168}	; 0xa8
    fecc:	bvs	1c68678 <mkdtemp@@Base+0x1c1669c>
    fed0:	eorne	pc, r3, r0, asr #16
    fed4:	rsbsvs	r2, r2, #0
    fed8:	ldcllt	0, cr11, [r0, #12]!
    fedc:	strtmi	r4, [r1], -r6, lsl #16
    fee0:	ldrbtmi	r6, [r8], #-2538	; 0xfffff616
    fee4:			; <UNDEFINED> instruction: 0xff40f01d
    fee8:	andeq	r9, r4, r6, lsr #13
    feec:	andeq	r8, r4, r4, lsr #12
    fef0:	andeq	r9, r4, lr, ror r6
    fef4:	andeq	r8, r4, r4, lsl r6
    fef8:	andeq	r8, r4, r2, lsl #12
    fefc:	svcmi	0x00f0e92d
    ff00:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    ff04:	ldrmi	r8, [sp], -r2, lsl #22
    ff08:	bmi	fe32213c <mkdtemp@@Base+0xfe2d0160>
    ff0c:	ldmdbvs	fp, {r3, r4, r5, r6, sl, lr}^
    ff10:	stmpl	r2, {r0, r2, r3, r7, ip, sp, pc}
    ff14:	andls	r6, fp, #1179648	; 0x120000
    ff18:	andeq	pc, r0, #79	; 0x4f
    ff1c:			; <UNDEFINED> instruction: 0xf0002b00
    ff20:	ldmdbcs	r1, {r0, r1, r3, r5, r6, r7, pc}^
    ff24:	addhi	pc, r4, r0, asr #32
    ff28:	ldrdcc	pc, [r4], -r8
    ff2c:			; <UNDEFINED> instruction: 0xf00e6a18
    ff30:			; <UNDEFINED> instruction: 0xf00efd4b
    ff34:	ldrdls	pc, [r4], -r7
    ff38:	cdp2	0, 5, cr15, cr6, cr13, {0}
    ff3c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ff40:	rschi	pc, r1, r0
    ff44:	ldrdcc	pc, [r4], -r8
    ff48:	blcs	2a0bc <__read_chk@plt+0x23658>
    ff4c:	rschi	pc, ip, r0
    ff50:	ldrmi	r6, [r2], sl, lsr #18
    ff54:			; <UNDEFINED> instruction: 0xf0002a00
    ff58:	blge	2b01b4 <mkdtemp@@Base+0x25e1d8>
    ff5c:	ldrdlt	pc, [r0, #143]!	; 0x8f
    ff60:	beq	4c0a4 <error@@Base+0x1cba0>
    ff64:	bcc	44b78c <mkdtemp@@Base+0x3f97b0>
    ff68:	ldrbtmi	sl, [fp], #2825	; 0xb09
    ff6c:	mcr	6, 0, r4, cr8, cr4, {2}
    ff70:	mla	r5, r0, sl, r3
    ff74:	ldrtmi	r9, [r0], -r9, lsl #18
    ff78:	tstls	r7, sl, lsl #20
    ff7c:			; <UNDEFINED> instruction: 0xf00e9206
    ff80:			; <UNDEFINED> instruction: 0x4603f89f
    ff84:	movwls	r4, #22064	; 0x5630
    ff88:			; <UNDEFINED> instruction: 0xf836f00e
    ff8c:	andcc	lr, r5, #3620864	; 0x374000
    ff90:	stceq	0, cr15, [r0], {79}	; 0x4f
    ff94:	stmib	sp, {r0, r1, r2, r8, fp, ip, pc}^
    ff98:			; <UNDEFINED> instruction: 0xf04f0c00
    ff9c:	strbmi	r0, [r8], -r0, lsl #24
    ffa0:			; <UNDEFINED> instruction: 0xcc02e9cd
    ffa4:	blx	12cbfec <mkdtemp@@Base+0x127a010>
    ffa8:			; <UNDEFINED> instruction: 0xf0402800
    ffac:	stmiavs	fp!, {r2, r3, r7, pc}^
    ffb0:			; <UNDEFINED> instruction: 0xf10a2202
    ffb4:	bicspl	r0, sl, r1, lsl #20
    ffb8:	strcc	r6, [r1], #-2346	; 0xfffff6d6
    ffbc:	rsble	r4, r1, #148, 4	; 0x40000009
    ffc0:	adceq	r6, r7, fp, ror #17
    ffc4:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    ffc8:	mvnsle	r2, r0, lsl #22
    ffcc:			; <UNDEFINED> instruction: 0xf00d4630
    ffd0:	usaxmi	pc, r9, r5	; <UNPREDICTABLE>
    ffd4:			; <UNDEFINED> instruction: 0xf0144630
    ffd8:	stmdacs	r0, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    ffdc:	addhi	pc, r1, r0, asr #32
    ffe0:	ldrdcc	pc, [r4], -r8
    ffe4:	ldmib	r3, {r4, r5, r9, sl, lr}^
    ffe8:			; <UNDEFINED> instruction: 0xf0141200
    ffec:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    fff0:	stmiavs	fp!, {r0, r1, r2, r4, r5, r6, r8, ip, lr, pc}
    fff4:	ldmibpl	r8, {r0, r4, r5, r9, sl, lr}^
    fff8:			; <UNDEFINED> instruction: 0xf9eef00f
    fffc:	cmnle	r0, r0, lsl #16
   10000:	bcs	44b868 <mkdtemp@@Base+0x3f988c>
   10004:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx0
   10008:			; <UNDEFINED> instruction: 0xf0221a90
   1000c:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   10010:	stmiavs	fp!, {r1, r2, r3, r6, r8, ip, lr, pc}
   10014:	andls	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   10018:	blcs	36c30 <error@@Base+0x772c>
   1001c:			; <UNDEFINED> instruction: 0xf8d9d1aa
   10020:			; <UNDEFINED> instruction: 0xf00e0000
   10024:	stmiavs	fp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   10028:			; <UNDEFINED> instruction: 0xf853b1b0
   1002c:	str	r9, [r1, r7]!
   10030:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   10034:	blx	19cc0b8 <mkdtemp@@Base+0x197a0dc>
   10038:			; <UNDEFINED> instruction: 0xf7ff4628
   1003c:	bmi	10cfb80 <mkdtemp@@Base+0x107dba4>
   10040:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   10044:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10048:	subsmi	r9, sl, fp, lsl #22
   1004c:	andlt	sp, sp, r2, ror #2
   10050:	blhi	cb34c <mkdtemp@@Base+0x79370>
   10054:	svchi	0x00f0e8bd
   10058:	ldrtmi	r9, [r0], -r9, lsl #18
   1005c:			; <UNDEFINED> instruction: 0xf8539a0a
   10060:	tstls	r7, r7
   10064:			; <UNDEFINED> instruction: 0xf00e9206
   10068:	strmi	pc, [r3], -fp, lsr #16
   1006c:	movwls	r4, #22064	; 0x5630
   10070:			; <UNDEFINED> instruction: 0xffc2f00d
   10074:	ldrdcc	pc, [r4], -r8
   10078:			; <UNDEFINED> instruction: 0xf8d39907
   1007c:	ldmib	sp, {r5, lr, pc}^
   10080:	str	r3, [r8, r5, lsl #4]
   10084:	ldrbmi	r6, [r3, #-2411]	; 0xfffff695
   10088:	strbmi	sp, [r0], -r6, asr #2
   1008c:	blx	134c11c <mkdtemp@@Base+0x12fa140>
   10090:			; <UNDEFINED> instruction: 0x4628b930
   10094:	stc2	7, cr15, [r2, #1016]!	; 0x3f8
   10098:			; <UNDEFINED> instruction: 0xf7ff4628
   1009c:	bfc	pc, (invalid: 29:14)	; <UNPREDICTABLE>
   100a0:	stmdami	fp!, {r1, r3, r5, r8, fp, lr}
   100a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   100a8:			; <UNDEFINED> instruction: 0xf01f3198
   100ac:	ldrb	pc, [r3, fp, lsr #20]!	; <UNPREDICTABLE>
   100b0:	blx	fffcc0ee <mkdtemp@@Base+0xfff7a112>
   100b4:	ldrbtmi	r4, [r9], #-2343	; 0xfffff6d9
   100b8:			; <UNDEFINED> instruction: 0x46023198
   100bc:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   100c0:	blx	84c144 <mkdtemp@@Base+0x7fa168>
   100c4:	stmiavs	fp!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   100c8:			; <UNDEFINED> instruction: 0xf00e59d8
   100cc:	stmdbmi	r3!, {r0, r1, r3, sl, fp, ip, sp, lr, pc}
   100d0:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   100d4:			; <UNDEFINED> instruction: 0x46023198
   100d8:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   100dc:	blx	4cc160 <mkdtemp@@Base+0x47a184>
   100e0:			; <UNDEFINED> instruction: 0xf00de7da
   100e4:	blmi	80f080 <mkdtemp@@Base+0x7bd0a4>
   100e8:			; <UNDEFINED> instruction: 0xf103447b
   100ec:			; <UNDEFINED> instruction: 0x46020198
   100f0:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   100f4:	mrc2	0, 1, pc, cr8, cr13, {0}
   100f8:	ldmdami	sp, {r2, r3, r4, r8, fp, lr}
   100fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10100:			; <UNDEFINED> instruction: 0xf01d3198
   10104:	ldmdbmi	fp, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   10108:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
   1010c:	orrscc	r4, r8, r8, ror r4
   10110:	mcr2	0, 1, pc, cr10, cr13, {0}	; <UNPREDICTABLE>
   10114:	ldmda	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10118:			; <UNDEFINED> instruction: 0x46524918
   1011c:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
   10120:	orrscc	r4, r8, r8, ror r4
   10124:	mcr2	0, 1, pc, cr0, cr13, {0}	; <UNPREDICTABLE>
   10128:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
   1012c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10130:			; <UNDEFINED> instruction: 0xf01d3198
   10134:	svclt	0x0000fe19
   10138:	andeq	r5, r8, r4, ror r9
   1013c:	andeq	r0, r0, ip, asr r6
   10140:	andeq	r8, r4, r6, lsr #12
   10144:	andeq	r8, r4, sl, ror #9
   10148:	andeq	r5, r8, lr, lsr r8
   1014c:	andeq	r9, r4, ip, ror r4
   10150:	andeq	r8, r4, r2, lsr #11
   10154:	andeq	r9, r4, sl, ror #8
   10158:	andeq	r8, r4, r6, lsl r5
   1015c:	andeq	r9, r4, lr, asr #8
   10160:	andeq	r8, r4, sl, lsl r5
   10164:	andeq	r9, r4, r8, lsr r4
   10168:			; <UNDEFINED> instruction: 0x000484be
   1016c:	andeq	r9, r4, r4, lsr #8
   10170:	andeq	r8, r4, sl, lsl #8
   10174:	andeq	r9, r4, r6, lsl r4
   10178:	andeq	r8, r4, r8, asr #8
   1017c:	andeq	r9, r4, r2, lsl #8
   10180:	andeq	r8, r4, r4, lsl #10
   10184:	strdeq	r9, [r4], -r4
   10188:	andeq	r8, r4, lr, lsr r4
   1018c:	svcmi	0x00f0e92d
   10190:			; <UNDEFINED> instruction: 0xf8df4616
   10194:	addslt	r4, r5, r8, ror r5
   10198:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1019c:	ldrbtmi	sl, [ip], #-2314	; 0xfffff6f6
   101a0:	ldrtmi	sl, [r0], -ip, lsl #20
   101a4:	strbpl	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   101a8:	ldrbtmi	r5, [sp], #-2275	; 0xfffff71d
   101ac:	tstls	r3, #1769472	; 0x1b0000
   101b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   101b4:	movwls	r2, #41728	; 0xa300
   101b8:			; <UNDEFINED> instruction: 0xf9aaf022
   101bc:	orrlt	r4, r8, r4, lsl #12
   101c0:			; <UNDEFINED> instruction: 0xf7f5980a
   101c4:			; <UNDEFINED> instruction: 0xf8dfeba0
   101c8:			; <UNDEFINED> instruction: 0xf8df2550
   101cc:	ldrbtmi	r3, [sl], #-1348	; 0xfffffabc
   101d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   101d4:	subsmi	r9, sl, r3, lsl fp
   101d8:	rsbhi	pc, r8, #64	; 0x40
   101dc:	andslt	r4, r5, r0, lsr #12
   101e0:	svchi	0x00f0e8bd
   101e4:	ldrtmi	sl, [r0], -fp, lsl #18
   101e8:			; <UNDEFINED> instruction: 0xf97ef022
   101ec:	stmdacs	r0, {r2, r9, sl, lr}
   101f0:	stmdbge	lr, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   101f4:			; <UNDEFINED> instruction: 0xf0224630
   101f8:			; <UNDEFINED> instruction: 0x4604f977
   101fc:	bicsle	r2, pc, r0, lsl #16
   10200:	ldrtmi	sl, [r0], -sp, lsl #18
   10204:			; <UNDEFINED> instruction: 0xf970f022
   10208:	stmdacs	r0, {r2, r9, sl, lr}
   1020c:	ldmib	sp, {r3, r4, r6, r7, r8, ip, lr, pc}^
   10210:			; <UNDEFINED> instruction: 0xf8df130d
   10214:	bls	2d163c <mkdtemp@@Base+0x27f660>
   10218:	tstls	r0, r8, ror r4
   1021c:			; <UNDEFINED> instruction: 0xf01f990a
   10220:	svcls	0x000afa0b
   10224:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   10228:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1022c:	b	18ce20c <mkdtemp@@Base+0x187c230>
   10230:	eorsle	r2, fp, r0, lsl #16
   10234:	strbthi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   10238:	ldrbtmi	r4, [r8], #1592	; 0x638
   1023c:			; <UNDEFINED> instruction: 0xf7f64641
   10240:	stmdacs	r0, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
   10244:	sbchi	pc, r4, r0
   10248:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1024c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   10250:	b	144e230 <mkdtemp@@Base+0x13fc254>
   10254:			; <UNDEFINED> instruction: 0xf0002800
   10258:			; <UNDEFINED> instruction: 0xf8df80e5
   1025c:			; <UNDEFINED> instruction: 0x463814d0
   10260:			; <UNDEFINED> instruction: 0xf7f64479
   10264:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
   10268:	teqhi	r1, r0	; <UNPREDICTABLE>
   1026c:	strbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   10270:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   10274:			; <UNDEFINED> instruction: 0xf9e0f01f
   10278:			; <UNDEFINED> instruction: 0x4630215c
   1027c:			; <UNDEFINED> instruction: 0xf970f022
   10280:	ldmdblt	r8!, {r0, r9, sl, lr}
   10284:	ldrtmi	r9, [r0], -fp, lsl #18
   10288:			; <UNDEFINED> instruction: 0xf906f022
   1028c:	stmdacs	r0, {r0, r9, sl, lr}
   10290:	orrhi	pc, r3, r0
   10294:	ldrcc	pc, [ip], #2271	; 0x8df
   10298:			; <UNDEFINED> instruction: 0xf8df4630
   1029c:	ldrbtmi	r2, [fp], #-1180	; 0xfffffb64
   102a0:			; <UNDEFINED> instruction: 0xf503447a
   102a4:			; <UNDEFINED> instruction: 0xf021739a
   102a8:	str	pc, [r9, sp, asr #25]
   102ac:	bcc	38aa28 <mkdtemp@@Base+0x338a4c>
   102b0:	strtmi	sl, [r2], -pc, lsl #18
   102b4:			; <UNDEFINED> instruction: 0xf8dd4630
   102b8:	movwls	fp, #36908	; 0x902c
   102bc:			; <UNDEFINED> instruction: 0xf928f022
   102c0:			; <UNDEFINED> instruction: 0xf0402800
   102c4:	ldmdbge	r1, {r2, r3, r9, pc}
   102c8:			; <UNDEFINED> instruction: 0xf0224630
   102cc:	stmdacs	r0, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
   102d0:	andhi	pc, r5, #64	; 0x40
   102d4:	ldmdbge	r0, {r1, r9, sl, lr}
   102d8:			; <UNDEFINED> instruction: 0xf0224630
   102dc:	stmdacs	r0, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
   102e0:	mvnshi	pc, r0, asr #32
   102e4:			; <UNDEFINED> instruction: 0x4630a912
   102e8:			; <UNDEFINED> instruction: 0xf8fef022
   102ec:			; <UNDEFINED> instruction: 0xf0402800
   102f0:			; <UNDEFINED> instruction: 0x463081f6
   102f4:			; <UNDEFINED> instruction: 0xf918f022
   102f8:			; <UNDEFINED> instruction: 0xf0402800
   102fc:	ldmdals	r2, {r4, r5, r6, r7, r8, pc}
   10300:			; <UNDEFINED> instruction: 0xf8df9a10
   10304:	blls	4713ec <mkdtemp@@Base+0x41f410>
   10308:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   1030c:			; <UNDEFINED> instruction: 0xf1082000
   10310:			; <UNDEFINED> instruction: 0xf8df08c0
   10314:	bls	3d13cc <mkdtemp@@Base+0x37f3f0>
   10318:			; <UNDEFINED> instruction: 0x46414478
   1031c:			; <UNDEFINED> instruction: 0xf98cf01f
   10320:			; <UNDEFINED> instruction: 0xf5b29a11
   10324:			; <UNDEFINED> instruction: 0xf0803f80
   10328:	blls	4b0748 <mkdtemp@@Base+0x45e76c>
   1032c:	svccc	0x0080f5b3
   10330:	rscshi	pc, r9, r0, lsl #1
   10334:	addslt	r9, r2, #16, 26	; 0x400
   10338:	strcc	pc, [r8], #-2271	; 0xfffff721
   1033c:	stmdbls	pc, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   10340:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
   10344:	blx	fe24c3bc <mkdtemp@@Base+0xfe1fa3e0>
   10348:	strmi	r4, [r1], r5, lsl #12
   1034c:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}
   10350:	svclt	0x00182b10
   10354:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10358:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
   1035c:			; <UNDEFINED> instruction: 0xf00d4648
   10360:	ldmdals	r0, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   10364:	b	ff3ce340 <mkdtemp@@Base+0xff37c364>
   10368:			; <UNDEFINED> instruction: 0xf7f5980f
   1036c:	svcls	0x000aeacc
   10370:			; <UNDEFINED> instruction: 0xf43f2d00
   10374:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   10378:	blcs	421c64 <mkdtemp@@Base+0x3cfc88>
   1037c:	adchi	pc, r2, r0
   10380:	ldrbtmi	r4, [r8], #-2289	; 0xfffff70f
   10384:			; <UNDEFINED> instruction: 0xf958f01f
   10388:	stmdals	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   1038c:	stmdbls	sp, {r0, r9, sp}
   10390:	stmdavs	fp!, {r0, r1, r3, r5, r6, r9, sl, sp, lr}
   10394:	blcs	32863c <mkdtemp@@Base+0x2d6660>
   10398:	rscvs	r6, sl, r9, lsr #13
   1039c:	svcge	0x0010f43f
   103a0:			; <UNDEFINED> instruction: 0x4630215b
   103a4:			; <UNDEFINED> instruction: 0xf8dcf022
   103a8:	ldmdblt	r8!, {r0, r9, sl, lr}
   103ac:	ldrtmi	r6, [r0], -r9, lsr #17
   103b0:			; <UNDEFINED> instruction: 0xf872f022
   103b4:	stmdacs	r0, {r0, r9, sl, lr}
   103b8:	sbchi	pc, pc, r0
   103bc:	ldrtmi	r4, [r0], -r3, ror #23
   103c0:	ldrbtmi	r4, [fp], #-2787	; 0xfffff51d
   103c4:			; <UNDEFINED> instruction: 0xf503447a
   103c8:			; <UNDEFINED> instruction: 0xf021739a
   103cc:			; <UNDEFINED> instruction: 0xe6f7fc3b
   103d0:			; <UNDEFINED> instruction: 0x4622a912
   103d4:			; <UNDEFINED> instruction: 0xf0224630
   103d8:	stmdacs	r0, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
   103dc:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
   103e0:	strtmi	r4, [r1], -r2, lsr #12
   103e4:			; <UNDEFINED> instruction: 0xf0224630
   103e8:	stmdacs	r0, {r0, r1, r2, r7, fp, ip, sp, lr, pc}
   103ec:	msrhi	SPSR_fs, r0, asr #32
   103f0:			; <UNDEFINED> instruction: 0xf0224630
   103f4:	stmdacs	r0, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
   103f8:	msrhi	SPSR_sx, r0, asr #32
   103fc:	ldmmi	r6, {r0, r2, r4, r6, r7, r8, fp, lr}^
   10400:	bls	4a15ec <mkdtemp@@Base+0x44f610>
   10404:	ldrbtmi	r3, [r8], #-480	; 0xfffffe20
   10408:			; <UNDEFINED> instruction: 0xf916f01f
   1040c:	ldmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, fp, lr}
   10410:	ldrbtmi	r4, [fp], #-1602	; 0xfffff9be
   10414:			; <UNDEFINED> instruction: 0xf01c4630
   10418:	strmi	pc, [r5], -r9, lsr #21
   1041c:			; <UNDEFINED> instruction: 0xf7f59812
   10420:			; <UNDEFINED> instruction: 0xe7a4ea72
   10424:	stmiapl	fp!, {r1, r2, r3, r6, r7, r8, r9, fp, lr}^
   10428:	blcs	2a69c <__read_chk@plt+0x23c38>
   1042c:	teqhi	r4, r0	; <UNPREDICTABLE>
   10430:	ldrbtmi	r4, [sp], #-3532	; 0xfffff234
   10434:			; <UNDEFINED> instruction: 0xb12b6a2b
   10438:	ldc2l	0, cr15, [r2, #156]	; 0x9c
   1043c:	addsmi	r6, r8, #176128	; 0x2b000
   10440:	teqhi	r6, r0, lsl #1	; <UNPREDICTABLE>
   10444:	andcs	sl, r0, #278528	; 0x44000
   10448:			; <UNDEFINED> instruction: 0xf0224630
   1044c:	strmi	pc, [r5], -r1, ror #16
   10450:			; <UNDEFINED> instruction: 0xf0402800
   10454:	ldmdbge	r2, {r0, r1, r2, r3, r6, r8, pc}
   10458:			; <UNDEFINED> instruction: 0xf0224630
   1045c:	strmi	pc, [r5], -r5, asr #16
   10460:			; <UNDEFINED> instruction: 0xf0402800
   10464:	ldrtmi	r8, [r0], -r7, asr #2
   10468:			; <UNDEFINED> instruction: 0xf85ef022
   1046c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10470:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   10474:	ldmib	sp, {r2, r3, r4, r5, r7, fp, lr}^
   10478:	ldrbtmi	r1, [r8], #-529	; 0xfffffdef
   1047c:			; <UNDEFINED> instruction: 0xf8dcf01f
   10480:			; <UNDEFINED> instruction: 0xf7f59811
   10484:	ldrtmi	lr, [r0], -r0, asr #20
   10488:	ldc2l	0, cr15, [r4, #112]	; 0x70
   1048c:	blle	1897ca0 <mkdtemp@@Base+0x1845cc4>
   10490:			; <UNDEFINED> instruction: 0xf04f49b6
   10494:	vst2.8	{d16-d17}, [pc], r1
   10498:	vst4.32	{d20-d23}, [pc], r0
   1049c:	ldrbtmi	r1, [r9], #-512	; 0xfffffe00
   104a0:	andls	r9, r3, r4, lsl #10
   104a4:	rscscc	pc, pc, pc, asr #32
   104a8:	andcs	r9, r7, #536870912	; 0x20000000
   104ac:	ldrtmi	r9, [r0], -r1
   104b0:	stmib	sp, {r8, r9, ip, pc}^
   104b4:			; <UNDEFINED> instruction: 0xf0181805
   104b8:	svcls	0x000afa0f
   104bc:			; <UNDEFINED> instruction: 0xf8c04605
   104c0:	smmlar	r8, r8, r0, r8
   104c4:	ldrbtmi	r4, [r8], #-2218	; 0xfffff756
   104c8:			; <UNDEFINED> instruction: 0xf90af01f
   104cc:	blmi	fe949eb4 <mkdtemp@@Base+0xfe8f7ed8>
   104d0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   104d4:	eorsle	r2, r6, r0, lsl #22
   104d8:	stmiapl	fp!, {r1, r2, r5, r7, r8, r9, fp, lr}^
   104dc:	stmdacs	r0, {r3, r4, fp, sp, lr}
   104e0:	sbchi	pc, r5, r0
   104e4:			; <UNDEFINED> instruction: 0xf014a912
   104e8:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   104ec:	sbchi	pc, r3, r0, asr #32
   104f0:			; <UNDEFINED> instruction: 0xf04f9b12
   104f4:	stmibmi	r0!, {r0, fp}
   104f8:	andmi	pc, r0, #1325400064	; 0x4f000000
   104fc:	ldrbcc	pc, [pc, #79]!	; 10553 <__read_chk@plt+0x9aef>	; <UNPREDICTABLE>
   10500:	ldrbtmi	r9, [r9], #-4
   10504:	addcc	pc, r0, pc, asr #8
   10508:	andcs	r9, r4, #805306368	; 0x30000000
   1050c:	ldrtmi	r9, [r0], -r2
   10510:	movwls	r9, #1281	; 0x501
   10514:	stmdane	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10518:			; <UNDEFINED> instruction: 0xf9def018
   1051c:	strmi	r9, [r5], -sl, lsl #30
   10520:	eorshi	pc, r8, r0, asr #17
   10524:	ldmmi	r5, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
   10528:	strcs	r4, [r0, #-1601]	; 0xfffff9bf
   1052c:	sxtabmi	r4, r9, r8, ror #8
   10530:			; <UNDEFINED> instruction: 0xffe8f01e
   10534:	ldmmi	r2, {r1, r4, r8, r9, sl, sp, lr, pc}
   10538:	strcs	r4, [r0, #-1601]	; 0xfffff9bf
   1053c:	sxtabmi	r4, r9, r8, ror #8
   10540:			; <UNDEFINED> instruction: 0xffe0f01e
   10544:	stmmi	pc, {r1, r3, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   10548:			; <UNDEFINED> instruction: 0xf01e4478
   1054c:	stmmi	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   10550:			; <UNDEFINED> instruction: 0xf01e4478
   10554:	svcls	0x000affd7
   10558:	stmdavs	r9!, {r3, r7, r9, sl, sp, lr, pc}^
   1055c:			; <UNDEFINED> instruction: 0xf0214630
   10560:			; <UNDEFINED> instruction: 0x4601ff9b
   10564:			; <UNDEFINED> instruction: 0xf47f2800
   10568:	cdpvs	15, 14, cr10, cr9, cr9, {1}
   1056c:			; <UNDEFINED> instruction: 0xf0214630
   10570:			; <UNDEFINED> instruction: 0x4601ff93
   10574:			; <UNDEFINED> instruction: 0xf47f2800
   10578:	svcvs	0x00a9af21
   1057c:			; <UNDEFINED> instruction: 0xf0214630
   10580:	strmi	pc, [r1], -fp, lsl #31
   10584:			; <UNDEFINED> instruction: 0xf47f2800
   10588:	shadd16mi	sl, r0, r9
   1058c:			; <UNDEFINED> instruction: 0xf84cf022
   10590:	stmdacs	r0, {r0, r9, sl, lr}
   10594:	mrcge	4, 0, APSR_nzcv, cr4, cr15, {1}
   10598:	tstcs	r1, r0, lsl r7
   1059c:			; <UNDEFINED> instruction: 0xf0214630
   105a0:			; <UNDEFINED> instruction: 0x4601ff7b
   105a4:			; <UNDEFINED> instruction: 0xf47f2800
   105a8:	ldmdbmi	r8!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, pc}^
   105ac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   105b0:			; <UNDEFINED> instruction: 0xff7ef021
   105b4:	stmdacs	r0, {r0, r9, sl, lr}
   105b8:	mcrge	4, 3, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   105bc:			; <UNDEFINED> instruction: 0x46304974
   105c0:			; <UNDEFINED> instruction: 0xf0214479
   105c4:			; <UNDEFINED> instruction: 0x4601ff75
   105c8:			; <UNDEFINED> instruction: 0xf47f2800
   105cc:	ldrtmi	sl, [r0], -r3, ror #28
   105d0:			; <UNDEFINED> instruction: 0xf82af022
   105d4:	stmdacs	r0, {r0, r9, sl, lr}
   105d8:	cfldrdge	mvd15, [r2, #252]!	; 0xfc
   105dc:			; <UNDEFINED> instruction: 0xf00de65a
   105e0:	strmi	pc, [r1], r3, lsl #22
   105e4:	rsble	r2, r9, r0, lsl #16
   105e8:			; <UNDEFINED> instruction: 0xf0132100
   105ec:	bllt	fe650290 <mkdtemp@@Base+0xfe5fe2b4>
   105f0:			; <UNDEFINED> instruction: 0x4648215a
   105f4:			; <UNDEFINED> instruction: 0xff22f013
   105f8:			; <UNDEFINED> instruction: 0x4639bb70
   105fc:			; <UNDEFINED> instruction: 0xf0144648
   10600:	bllt	124e7dc <mkdtemp@@Base+0x11fc800>
   10604:			; <UNDEFINED> instruction: 0x46484659
   10608:	mrc2	0, 5, pc, cr12, cr3, {0}
   1060c:	ldrbmi	fp, [r1], -r0, lsr #22
   10610:			; <UNDEFINED> instruction: 0xf0134648
   10614:	ldmiblt	r8!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   10618:	strbmi	r9, [r8], -r9, lsl #18
   1061c:	mrc2	0, 5, pc, cr2, cr3, {0}
   10620:	stmdbls	pc, {r4, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   10624:			; <UNDEFINED> instruction: 0xf0144648
   10628:	stmiblt	r8!, {r0, r5, r6, fp, ip, sp, lr, pc}
   1062c:			; <UNDEFINED> instruction: 0x46489911
   10630:	mcr2	0, 5, pc, cr8, cr3, {0}	; <UNPREDICTABLE>
   10634:	ldmdbls	r0, {r7, r8, fp, ip, sp, pc}
   10638:			; <UNDEFINED> instruction: 0xf0144648
   1063c:	ldmdblt	r8, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}^
   10640:			; <UNDEFINED> instruction: 0x46489912
   10644:	mrc2	0, 4, pc, cr14, cr3, {0}
   10648:			; <UNDEFINED> instruction: 0x6ca8b930
   1064c:			; <UNDEFINED> instruction: 0xf0144649
   10650:	stmdacs	r0, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   10654:	mcrge	4, 4, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   10658:			; <UNDEFINED> instruction: 0xf92af00d
   1065c:	ldrbtmi	r4, [r9], #-2381	; 0xfffff6b3
   10660:	strmi	r3, [r2], -r0, asr #3
   10664:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   10668:			; <UNDEFINED> instruction: 0xff4cf01e
   1066c:	ldmdage	r2, {r1, r2, r4, r5, r6, r9, sl, sp, lr, pc}
   10670:			; <UNDEFINED> instruction: 0xff06f014
   10674:			; <UNDEFINED> instruction: 0xf110e739
   10678:			; <UNDEFINED> instruction: 0xf43f0f2f
   1067c:			; <UNDEFINED> instruction: 0xf00daf6c
   10680:	blmi	11ceae4 <mkdtemp@@Base+0x117cb08>
   10684:			; <UNDEFINED> instruction: 0xf503447b
   10688:	strmi	r7, [r2], -lr, lsl #3
   1068c:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   10690:			; <UNDEFINED> instruction: 0xffd2f01e
   10694:	strb	r9, [r9, #3850]!	; 0xf0a
   10698:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
   1069c:			; <UNDEFINED> instruction: 0xff32f01e
   106a0:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   106a4:			; <UNDEFINED> instruction: 0xff2ef01e
   106a8:	ldrb	r9, [pc, #3850]	; 115ba <__read_chk@plt+0xab56>
   106ac:	stc	7, cr15, [lr, #980]!	; 0x3d4
   106b0:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   106b4:			; <UNDEFINED> instruction: 0xff96f01e
   106b8:	ldrb	r9, [r7, #3850]	; 0xf0a
   106bc:			; <UNDEFINED> instruction: 0x4641483c
   106c0:			; <UNDEFINED> instruction: 0xf01e4478
   106c4:			; <UNDEFINED> instruction: 0xe649ff1f
   106c8:			; <UNDEFINED> instruction: 0xf8f2f00d
   106cc:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
   106d0:	mvneq	pc, r3, lsl #2
   106d4:	ldmdami	r8!, {r1, r9, sl, lr}
   106d8:			; <UNDEFINED> instruction: 0xf01d4478
   106dc:			; <UNDEFINED> instruction: 0xf00dfb45
   106e0:	blmi	dcea84 <mkdtemp@@Base+0xd7caa8>
   106e4:			; <UNDEFINED> instruction: 0xf103447b
   106e8:	strmi	r0, [r2], -r0, asr #3
   106ec:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   106f0:	blx	ecc76e <mkdtemp@@Base+0xe7a792>
   106f4:			; <UNDEFINED> instruction: 0xf00d4628
   106f8:	blmi	ccea6c <mkdtemp@@Base+0xc7ca90>
   106fc:			; <UNDEFINED> instruction: 0xf503447b
   10700:	strmi	r7, [r2], -r4, lsl #3
   10704:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   10708:	blx	bcc786 <mkdtemp@@Base+0xb7a7aa>
   1070c:	andeq	r5, r8, r2, ror #13
   10710:	andeq	r0, r0, ip, asr r6
   10714:	ldrdeq	r5, [r8], -r6
   10718:			; <UNDEFINED> instruction: 0x000856b2
   1071c:	andeq	r8, r4, r4, asr #8
   10720:	andeq	r8, r4, lr, ror #8
   10724:	andeq	r8, r4, sl, lsl r5
   10728:	andeq	r8, r4, r2, asr r5
   1072c:	andeq	r8, r4, r4, lsl r6
   10730:			; <UNDEFINED> instruction: 0x000486ba
   10734:	andeq	r9, r4, r2, lsl #5
   10738:	andeq	r7, r4, ip, ror #26
   1073c:	andeq	r9, r4, r8, lsl r2
   10740:	andeq	r8, r4, r8, lsr #7
   10744:	andeq	r8, r4, r6, asr r3
   10748:	andeq	r8, r4, r2, asr #11
   1074c:	andeq	r9, r4, lr, asr r1
   10750:	andeq	r8, r4, r8, asr r5
   10754:	andeq	r9, r4, r0, lsr #2
   10758:	andeq	r8, r4, r2, ror r3
   1075c:	andeq	r8, r4, r6, ror r3
   10760:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   10764:	andeq	r6, r8, r2, lsr r6
   10768:	ldrdeq	r8, [r4], -r2
   1076c:	andeq	r8, r4, r2, lsl #6
   10770:	andeq	r8, r4, sl, lsr r4
   10774:	andeq	r0, r0, r4, lsr #13
   10778:	ldrdeq	r8, [r4], -lr
   1077c:	ldrdeq	r8, [r4], -ip
   10780:			; <UNDEFINED> instruction: 0x000481b4
   10784:	andeq	r8, r4, r4, asr #6
   10788:	andeq	r8, r4, r0, lsl #5
   1078c:	andeq	r8, r4, sl, lsl #7
   10790:	ldrdeq	r2, [r5], -ip
   10794:	andeq	r8, r4, r2, asr #29
   10798:	andeq	r8, r4, lr, asr #1
   1079c:	muleq	r4, ip, lr
   107a0:	andeq	r8, r4, sl, lsr #4
   107a4:	andeq	r8, r4, sl, lsl #2
   107a8:	andeq	r8, r4, lr, lsr #2
   107ac:	andeq	r8, r4, r2, ror #2
   107b0:	andeq	r8, r4, r4, rrx
   107b4:	andeq	r8, r4, r2, asr lr
   107b8:	ldrdeq	r7, [r4], -r0
   107bc:	andeq	r8, r4, ip, lsr lr
   107c0:			; <UNDEFINED> instruction: 0x00047fba
   107c4:	andeq	r8, r4, r4, lsr #28
   107c8:	andeq	r7, r4, r2, lsr #31
   107cc:	svcmi	0x00f0e92d
   107d0:	cfldr32pl	mvfx15, [r2, #-692]	; 0xfffffd4c
   107d4:			; <UNDEFINED> instruction: 0xf8dfb08b
   107d8:			; <UNDEFINED> instruction: 0xf50de49c
   107dc:			; <UNDEFINED> instruction: 0xf8df5413
   107e0:	ldrcc	ip, [r4], #-1176	; 0xfffffb68
   107e4:	stmdavs	r6!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
   107e8:	ldrpl	pc, [r3], #-1293	; 0xfffffaf3
   107ec:			; <UNDEFINED> instruction: 0xf8df3418
   107f0:			; <UNDEFINED> instruction: 0xf50d748c
   107f4:			; <UNDEFINED> instruction: 0xf85e5aa5
   107f8:	stmdavs	r4!, {r2, r3, lr, pc}
   107fc:			; <UNDEFINED> instruction: 0xf50d447f
   10800:			; <UNDEFINED> instruction: 0xf10a5512
   10804:			; <UNDEFINED> instruction: 0xf8dc0a08
   10808:			; <UNDEFINED> instruction: 0xf8c5c000
   1080c:			; <UNDEFINED> instruction: 0xf04fc024
   10810:	strcc	r0, [r4, #-3072]!	; 0xfffff400
   10814:	mulls	r7, r0, r6
   10818:	eoreq	pc, r4, #-1073741823	; 0xc0000001
   1081c:	addsvs	pc, r5, sp, lsl #10
   10820:			; <UNDEFINED> instruction: 0xf5076032
   10824:	andls	r7, r6, r9, lsl #4
   10828:	rscscc	pc, pc, pc, asr #32
   1082c:	andcs	r6, r0, #34	; 0x22
   10830:			; <UNDEFINED> instruction: 0xf8879305
   10834:			; <UNDEFINED> instruction: 0xf8872224
   10838:			; <UNDEFINED> instruction: 0xf80a2024
   1083c:			; <UNDEFINED> instruction: 0xf88d2c04
   10840:	stmdbcs	r0, {r2, r5, r7, sl, sp}
   10844:			; <UNDEFINED> instruction: 0x4608d07f
   10848:			; <UNDEFINED> instruction: 0xf7f5460d
   1084c:			; <UNDEFINED> instruction: 0x4604ee96
   10850:			; <UNDEFINED> instruction: 0xf7f5b1b8
   10854:			; <UNDEFINED> instruction: 0xf8dfedb0
   10858:			; <UNDEFINED> instruction: 0xf1057428
   1085c:	ldrbtmi	r3, [pc], #-3071	; 10864 <__read_chk@plt+0x9e00>
   10860:	stmdavs	r6, {r2, r3, r4, r6, sl, lr}
   10864:	svcls	0x0001f81b
   10868:	andscc	pc, r9, r6, lsr r8	; <UNPREDICTABLE>
   1086c:	strle	r0, [r6], #-1819	; 0xfffff8e5
   10870:	ldrtmi	r4, [r8], -r9, asr #12
   10874:	stmia	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10878:			; <UNDEFINED> instruction: 0xf0002800
   1087c:	strmi	r8, [r3, #368]!	; 0x170
   10880:			; <UNDEFINED> instruction: 0xf1b8d1f0
   10884:			; <UNDEFINED> instruction: 0xf0000f00
   10888:	stfged	f0, [sl], {58}	; 0x3a
   1088c:	andcs	r4, r3, r1, asr #12
   10890:			; <UNDEFINED> instruction: 0xf7f54622
   10894:	andcc	lr, r1, lr, ror #16
   10898:	msrhi	CPSR_fsc, r0
   1089c:	andcs	r4, sl, #4079616	; 0x3e4000
   108a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   108a4:	stm	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   108a8:	subsle	r2, sp, r0, lsl #16
   108ac:	blcs	374c8 <error@@Base+0x7fc4>
   108b0:	blmi	ffd84a94 <mkdtemp@@Base+0xffd32ab8>
   108b4:	ldmibmi	r5!, {r1, r2, r5, r8, r9, sl, fp, ip}^
   108b8:	ldrbtmi	r4, [fp], #-1602	; 0xfffff9be
   108bc:	movwls	r9, #1281	; 0x501
   108c0:			; <UNDEFINED> instruction: 0x46304479
   108c4:			; <UNDEFINED> instruction: 0xf90af025
   108c8:			; <UNDEFINED> instruction: 0xf85448f1
   108cc:	ldrbtmi	r1, [r8], #-3076	; 0xfffff3fc
   108d0:	mrc2	0, 6, pc, cr12, cr14, {0}
   108d4:			; <UNDEFINED> instruction: 0xf85449ef
   108d8:	ldrbtmi	r0, [r9], #-3076	; 0xfffff3fc
   108dc:	svc	0x0068f7f4
   108e0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   108e4:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
   108e8:	strmi	sl, [r2], -sl, lsr #24
   108ec:			; <UNDEFINED> instruction: 0xf44f1f27
   108f0:	ldrtmi	r7, [r8], -r0, lsl #2
   108f4:	stcl	7, cr15, [r0, #980]!	; 0x3d4
   108f8:			; <UNDEFINED> instruction: 0xf0002800
   108fc:	bmi	ff9b0ec0 <mkdtemp@@Base+0xff95eee4>
   10900:	stmibmi	r6!, {r3, r4, r5, r9, sl, lr}^
   10904:			; <UNDEFINED> instruction: 0xf502447a
   10908:	ldrbtmi	r7, [r9], #-777	; 0xfffffcf7
   1090c:			; <UNDEFINED> instruction: 0xf7f53224
   10910:	strmi	lr, [r3], sl, lsr #23
   10914:	bleq	ccfc8 <mkdtemp@@Base+0x7afec>
   10918:	blx	fe30f40e <mkdtemp@@Base+0xfe2bd432>
   1091c:			; <UNDEFINED> instruction: 0xf7f54628
   10920:	blls	18bd70 <mkdtemp@@Base+0x139d94>
   10924:	blne	170b268 <mkdtemp@@Base+0x16b928c>
   10928:	b	10ea9f0 <mkdtemp@@Base+0x1098a14>
   1092c:	movwls	r0, #21259	; 0x530b
   10930:	svc	0x00e8f7f4
   10934:	blcs	37550 <error@@Base+0x804c>
   10938:	msrhi	CPSR_fsx, r0
   1093c:	svceq	0x0000f1bb
   10940:	rschi	pc, r1, r0
   10944:	ldmibmi	r6, {sp}^
   10948:	tstpl	r2, #54525952	; 0x3400000	; <UNPREDICTABLE>
   1094c:			; <UNDEFINED> instruction: 0x33244aca
   10950:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   10954:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   10958:			; <UNDEFINED> instruction: 0xf0404051
   1095c:			; <UNDEFINED> instruction: 0xf50d8188
   10960:	andlt	r5, fp, r2, lsl sp
   10964:	svchi	0x00f0e8bd
   10968:	bmi	ff3bc414 <mkdtemp@@Base+0xff36a438>
   1096c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   10970:	ldrbtmi	r3, [sl], #-1290	; 0xfffffaf6
   10974:	stmib	sp, {r4, r5, r9, sl, lr}^
   10978:	ldrmi	r2, [r9], -r0, lsl #10
   1097c:			; <UNDEFINED> instruction: 0xf7f52201
   10980:			; <UNDEFINED> instruction: 0xf5b0ee14
   10984:	svclt	0x00387f00
   10988:	orrle	r4, pc, #55574528	; 0x3500000
   1098c:	stmiami	r7, {r1, r2, r6, r7, r8, fp, lr}^
   10990:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10994:			; <UNDEFINED> instruction: 0x71a8f501
   10998:	ldc2	0, cr15, [r4, #120]!	; 0x78
   1099c:	rscscc	pc, pc, pc, asr #32
   109a0:			; <UNDEFINED> instruction: 0xf1aae7d1
   109a4:	vst1.8	{d16-d18}, [pc], r4
   109a8:	ldrtmi	r5, [r0], -r0, lsl #3
   109ac:	stc2	0, cr15, [sl], #156	; 0x9c
   109b0:			; <UNDEFINED> instruction: 0xf0414630
   109b4:	stmdacs	r0, {r0, r1, r4, r8, r9, fp, ip, sp, lr, pc}
   109b8:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
   109bc:	bmi	fef375dc <mkdtemp@@Base+0xfeee5600>
   109c0:			; <UNDEFINED> instruction: 0xf44f1f1f
   109c4:	ldrbtmi	r5, [sl], #-896	; 0xfffffc80
   109c8:	andls	r4, r0, #26214400	; 0x1900000
   109cc:	andcs	r4, r1, #56, 12	; 0x3800000
   109d0:			; <UNDEFINED> instruction: 0xf7f59601
   109d4:			; <UNDEFINED> instruction: 0xf5b0edea
   109d8:			; <UNDEFINED> instruction: 0xf2805f80
   109dc:			; <UNDEFINED> instruction: 0xf50d810e
   109e0:	tstcc	r0, #1275068416	; 0x4c000000
   109e4:	blcs	2aa58 <__read_chk@plt+0x23ff4>
   109e8:	sbcshi	pc, sp, r0
   109ec:	tstpl	r3, #54525952	; 0x3400000	; <UNPREDICTABLE>
   109f0:	tstcc	r0, #176, 18	; 0x2c0000
   109f4:	sbcgt	pc, r0, #14614528	; 0xdf0000
   109f8:			; <UNDEFINED> instruction: 0xf1a44479
   109fc:	ldmdavs	fp, {r2, r9, fp}
   10a00:			; <UNDEFINED> instruction: 0x465044fc
   10a04:	svclt	0x009b333e
   10a08:	tstpl	r3, #54525952	; 0x3400000	; <UNPREDICTABLE>
   10a0c:			; <UNDEFINED> instruction: 0xf04f3310
   10a10:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   10a14:	stmibmi	r9!, {r0, r8, ip, pc}
   10a18:			; <UNDEFINED> instruction: 0xf103bf98
   10a1c:			; <UNDEFINED> instruction: 0xf8cd023c
   10a20:	ldrtmi	ip, [fp], -ip
   10a24:	andls	r4, r2, #2030043136	; 0x79000000
   10a28:	strbmi	r9, [r2], -r0, lsl #10
   10a2c:			; <UNDEFINED> instruction: 0xf856f025
   10a30:	stmiami	r4!, {r0, r1, r5, r7, r8, fp, lr}
   10a34:			; <UNDEFINED> instruction: 0xf8544479
   10a38:			; <UNDEFINED> instruction: 0xf5012c04
   10a3c:	ldrbtmi	r7, [r8], #-424	; 0xfffffe58
   10a40:	mcr2	0, 1, pc, cr4, cr14, {0}	; <UNPREDICTABLE>
   10a44:	ldrbtmi	r4, [fp], #-2976	; 0xfffff460
   10a48:	blcs	2b2bc <__read_chk@plt+0x24858>
   10a4c:	rschi	pc, r3, r0
   10a50:	stceq	8, cr15, [r4], {84}	; 0x54
   10a54:	b	ff44ea30 <mkdtemp@@Base+0xff3fca54>
   10a58:			; <UNDEFINED> instruction: 0xf8544683
   10a5c:			; <UNDEFINED> instruction: 0xf1bb0c04
   10a60:			; <UNDEFINED> instruction: 0xf0400f00
   10a64:			; <UNDEFINED> instruction: 0xf7f48091
   10a68:	blmi	fe64c7a8 <mkdtemp@@Base+0xfe5fa7cc>
   10a6c:			; <UNDEFINED> instruction: 0x46424998
   10a70:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10a74:	ldrbtmi	r7, [r9], #-1280	; 0xfffffb00
   10a78:			; <UNDEFINED> instruction: 0xf0254650
   10a7c:	ldmmi	r5, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}
   10a80:	stcne	8, cr15, [r4], {84}	; 0x54
   10a84:			; <UNDEFINED> instruction: 0xf01e4478
   10a88:	ldmibmi	r3, {r0, r9, sl, fp, ip, sp, lr, pc}
   10a8c:	stceq	8, cr15, [r4], {84}	; 0x54
   10a90:			; <UNDEFINED> instruction: 0xf7f44479
   10a94:	strmi	lr, [r5], -lr, lsl #29
   10a98:	rsbsle	r2, r3, r0, lsl #16
   10a9c:	strmi	sl, [r2], -sl, lsr #24
   10aa0:	stmdaeq	r4, {r2, r5, r7, r8, ip, sp, lr, pc}
   10aa4:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   10aa8:			; <UNDEFINED> instruction: 0xf7f54640
   10aac:	stmdacs	r0, {r1, r2, r8, sl, fp, sp, lr, pc}
   10ab0:	addshi	pc, fp, r0
   10ab4:	strbmi	r4, [r0], -r9, lsl #21
   10ab8:	ldrbtmi	r4, [sl], #-2441	; 0xfffff677
   10abc:	movwvc	pc, #38146	; 0x9502	; <UNPREDICTABLE>
   10ac0:	eorcc	r4, r4, #2030043136	; 0x79000000
   10ac4:	b	ff3ceaa0 <mkdtemp@@Base+0xff37cac4>
   10ac8:			; <UNDEFINED> instruction: 0xf1a94681
   10acc:	blx	fecd16dc <mkdtemp@@Base+0xfec7f700>
   10ad0:	strtmi	pc, [r8], -r3, lsl #7
   10ad4:	movwls	r0, #22875	; 0x595b
   10ad8:			; <UNDEFINED> instruction: 0xf7f5461d
   10adc:			; <UNDEFINED> instruction: 0xf8daec34
   10ae0:	strtmi	r0, [fp], r0
   10ae4:	svc	0x000ef7f4
   10ae8:			; <UNDEFINED> instruction: 0xf7f54638
   10aec:			; <UNDEFINED> instruction: 0x4630ea36
   10af0:	b	b4eacc <mkdtemp@@Base+0xafcaf0>
   10af4:	ldmdami	fp!, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
   10af8:			; <UNDEFINED> instruction: 0xf01e4478
   10afc:	blls	190178 <mkdtemp@@Base+0x13e19c>
   10b00:	suble	r2, r9, r0, lsl #22
   10b04:	ldmdami	r8!, {r1, r3, r5, sl, fp, sp, pc}^
   10b08:	ldreq	pc, [r4, #-420]	; 0xfffffe5c
   10b0c:			; <UNDEFINED> instruction: 0xf44f4f77
   10b10:	ldrbtmi	r7, [r8], #-1024	; 0xfffffc00
   10b14:	ldrsbhi	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
   10b18:	ldc2	0, cr15, [sl, #-120]!	; 0xffffff88
   10b1c:	ldrbtmi	r4, [pc], #-2421	; 10b24 <__read_chk@plt+0xa0c0>
   10b20:			; <UNDEFINED> instruction: 0xf1074622
   10b24:	ldrbtmi	r0, [r9], #-36	; 0xffffffdc
   10b28:	cdp2	0, 7, cr15, cr4, cr1, {2}
   10b2c:	tstcs	r0, r8, lsr #12
   10b30:	strmi	pc, [r4, -r7, lsl #4]!
   10b34:	ldc2l	0, cr15, [r4], #244	; 0xf4
   10b38:			; <UNDEFINED> instruction: 0xf81544f8
   10b3c:	blne	e2b748 <mkdtemp@@Base+0xdd976c>
   10b40:			; <UNDEFINED> instruction: 0xf04f4621
   10b44:	stccc	3, cr3, [r2], {255}	; 0xff
   10b48:			; <UNDEFINED> instruction: 0xf8cd2201
   10b4c:	strls	r8, [r1], -r0
   10b50:	stc	7, cr15, [sl, #-980]!	; 0xfffffc2c
   10b54:	svcvc	0x00f0f5b4
   10b58:	andcs	sp, r0, pc, ror #3
   10b5c:	stmdami	r6!, {r0, r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   10b60:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   10b64:	stc2l	0, cr15, [r8, #-120]!	; 0xffffff88
   10b68:	strtmi	r4, [r9], -r4, ror #16
   10b6c:			; <UNDEFINED> instruction: 0xf01e4478
   10b70:			; <UNDEFINED> instruction: 0xf04ffd0f
   10b74:			; <UNDEFINED> instruction: 0xe6e630ff
   10b78:	stceq	8, cr15, [r4], {84}	; 0x54
   10b7c:			; <UNDEFINED> instruction: 0xf7f4ac2a
   10b80:	strb	lr, [r0, r2, asr #29]
   10b84:	ldrdeq	pc, [r0], -sl
   10b88:	mrc	7, 5, APSR_nzcv, cr12, cr4, {7}
   10b8c:			; <UNDEFINED> instruction: 0xf7f54638
   10b90:	ldrtmi	lr, [r0], -r4, ror #19
   10b94:	ldmib	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b98:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
   10b9c:	ldc2	0, cr15, [r2], #120	; 0x78
   10ba0:	rscscc	pc, pc, pc, asr #32
   10ba4:	ldmdbmi	r7, {r0, r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
   10ba8:	beq	14d240 <mkdtemp@@Base+0xfb264>
   10bac:			; <UNDEFINED> instruction: 0x463b4a56
   10bb0:	tstls	r1, r9, ror r4
   10bb4:	ldrbtmi	r4, [sl], #-2389	; 0xfffff6ab
   10bb8:	andls	r4, r2, #80, 12	; 0x5000000
   10bbc:			; <UNDEFINED> instruction: 0x46424479
   10bc0:			; <UNDEFINED> instruction: 0xf0249500
   10bc4:	ldmdbmi	r2, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   10bc8:	ldrbtmi	r4, [r9], #-2130	; 0xfffff7ae
   10bcc:	stccs	8, cr15, [r4], {84}	; 0x54
   10bd0:			; <UNDEFINED> instruction: 0x71a8f501
   10bd4:			; <UNDEFINED> instruction: 0xf01e4478
   10bd8:			; <UNDEFINED> instruction: 0xe739fd59
   10bdc:			; <UNDEFINED> instruction: 0xf7f54628
   10be0:	ldmdavs	r0!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   10be4:	mcr	7, 4, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
   10be8:	strtmi	lr, [r8], -sp, lsl #15
   10bec:	bl	feacebc8 <mkdtemp@@Base+0xfea7cbec>
   10bf0:	ldrdeq	pc, [r0], -sl
   10bf4:	mcr	7, 4, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
   10bf8:	stmdbmi	r7, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   10bfc:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
   10c00:			; <UNDEFINED> instruction: 0xf5014478
   10c04:			; <UNDEFINED> instruction: 0xf01e71a8
   10c08:			; <UNDEFINED> instruction: 0x4630fc7d
   10c0c:	ldmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10c10:	rscscc	pc, pc, pc, asr #32
   10c14:			; <UNDEFINED> instruction: 0xf027e697
   10c18:	smlattcs	r1, r3, r9, pc	; <UNPREDICTABLE>
   10c1c:	blx	1eccd32 <mkdtemp@@Base+0x1e7ad56>
   10c20:	tstpl	r3, #54525952	; 0x3400000	; <UNPREDICTABLE>
   10c24:	ldmdavs	fp, {r4, r8, r9, ip, sp}
   10c28:	addmi	r4, r3, #1811939331	; 0x6c000003
   10c2c:			; <UNDEFINED> instruction: 0xf50dbf25
   10c30:	tstcc	r0, #1275068416	; 0x4c000000
   10c34:	mvnscc	pc, pc, asr #32
   10c38:	svclt	0x0028681b
   10c3c:	blmi	e16ca8 <mkdtemp@@Base+0xdc4ccc>
   10c40:	ldrbtmi	r9, [fp], #-2055	; 0xfffff7f9
   10c44:			; <UNDEFINED> instruction: 0xf0196219
   10c48:			; <UNDEFINED> instruction: 0xe701fef5
   10c4c:	stc	7, cr15, [lr, #980]	; 0x3d4
   10c50:			; <UNDEFINED> instruction: 0xf7f46800
   10c54:	blmi	d0c964 <mkdtemp@@Base+0xcba988>
   10c58:			; <UNDEFINED> instruction: 0xf503447b
   10c5c:	strmi	r7, [r2], -r8, lsr #3
   10c60:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   10c64:	mcrr2	0, 1, pc, lr, cr14	; <UNPREDICTABLE>
   10c68:	rscscc	pc, pc, pc, asr #32
   10c6c:			; <UNDEFINED> instruction: 0xf7f5e66b
   10c70:	svclt	0x0000eace
   10c74:	muleq	r8, ip, r0
   10c78:	andeq	r0, r0, ip, asr r6
   10c7c:	andeq	r6, r8, r8, ror #4
   10c80:	strdeq	r8, [r4], -r2
   10c84:	ldrdeq	r8, [r4], -lr
   10c88:	andeq	r2, r5, r2, ror #21
   10c8c:	andeq	r8, r4, r8, lsr r2
   10c90:	andeq	r8, r4, r6, asr #4
   10c94:	andeq	sp, r4, sl, ror #12
   10c98:	andeq	r6, r8, r0, ror #2
   10c9c:	andeq	r8, r4, r2, lsl #5
   10ca0:	andeq	r4, r8, r0, lsr pc
   10ca4:	andeq	r8, r4, lr, lsr #1
   10ca8:	muleq	r4, r0, fp
   10cac:	muleq	r4, r6, r0
   10cb0:	andeq	r8, r4, lr, lsl #1
   10cb4:	andeq	r8, r4, r4, lsl r0
   10cb8:	andeq	r4, r4, ip, lsl r1
   10cbc:	muleq	r4, ip, r0
   10cc0:	andeq	r8, r4, ip, ror #21
   10cc4:	andeq	r8, r4, sl, rrx
   10cc8:	andeq	r6, r8, lr, lsl r0
   10ccc:	andeq	r8, r4, r4, lsl #1
   10cd0:	andeq	r8, r4, r2, lsl #1
   10cd4:	muleq	r4, r0, r0
   10cd8:			; <UNDEFINED> instruction: 0x0004d4b4
   10cdc:	andeq	r5, r8, sl, lsr #31
   10ce0:	andeq	r8, r4, ip, asr #1
   10ce4:			; <UNDEFINED> instruction: 0x00047eb4
   10ce8:	andeq	r7, r4, lr, lsr #29
   10cec:	andeq	r5, r8, r6, asr #30
   10cf0:	andeq	r8, r4, r0, asr #32
   10cf4:	andeq	r7, r4, r6, ror #29
   10cf8:	strdeq	r7, [r4], -r6
   10cfc:	andeq	r7, r4, r0, lsl lr
   10d00:	andeq	r7, r4, lr, lsl #31
   10d04:	andeq	r7, r4, ip, asr lr
   10d08:	andeq	r3, r4, r6, ror #30
   10d0c:	andeq	r7, r4, r4, asr #29
   10d10:	andeq	r8, r4, r6, asr r9
   10d14:	ldrdeq	r7, [r4], -r4
   10d18:	andeq	r8, r4, r2, lsr #18
   10d1c:	andeq	r7, r4, r4, ror #28
   10d20:	andeq	r5, r8, r2, lsr #28
   10d24:	andeq	r8, r4, r8, asr #17
   10d28:	andeq	r7, r4, r2, ror #27
   10d2c:	mvnsmi	lr, sp, lsr #18
   10d30:	addlt	r4, r2, r6, lsl #12
   10d34:	andcs	r4, r1, r8, lsl #13
   10d38:	ldrmi	r2, [r7], -ip, lsl #2
   10d3c:			; <UNDEFINED> instruction: 0xf024461d
   10d40:	blmi	2106e4 <mkdtemp@@Base+0x1be708>
   10d44:	strbmi	r4, [r1], -r7, lsl #20
   10d48:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   10d4c:	andvs	r4, r7, r4, lsl #12
   10d50:	ldrtmi	r6, [r0], -r5, lsr #1
   10d54:			; <UNDEFINED> instruction: 0xf0199400
   10d58:	andlt	pc, r2, r1, lsr #26
   10d5c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10d60:			; <UNDEFINED> instruction: 0xffffdca9
   10d64:			; <UNDEFINED> instruction: 0xffffdcb7
   10d68:	ldrblt	r4, [r0, #-2840]!	; 0xfffff4e8
   10d6c:			; <UNDEFINED> instruction: 0x4604447b
   10d70:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}^
   10d74:	ldmdavs	lr, {r0, r1, r3, r4, r6, fp, sp, lr}
   10d78:	ldmvs	r3!, {r1, r2, r4, r8, ip, sp, pc}
   10d7c:	andsle	r4, r0, r3, lsl #5
   10d80:	andcs	r2, r1, r4, lsl r1
   10d84:	cdp2	0, 4, cr15, cr4, cr4, {1}
   10d88:	andcs	r4, r0, #17408	; 0x4400
   10d8c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   10d90:	ldmdavs	sl, {r1, sp, lr}^
   10d94:	stmib	r0, {r2, r7, sp, lr}^
   10d98:	subvs	r5, r2, r3, lsl #2
   10d9c:	subsvs	r6, r8, r0, lsl r0
   10da0:	ldmvs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   10da4:	mvnle	r4, fp, lsl #5
   10da8:	tstcs	r1, r0, lsr r9
   10dac:	blx	fecccec0 <mkdtemp@@Base+0xfec7aee4>
   10db0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   10db4:	teqvs	r0, r8	; <illegal shifter operand>
   10db8:	blmi	1c5588 <mkdtemp@@Base+0x1735ac>
   10dbc:	stmdami	r6, {r1, r9, sl, lr}
   10dc0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   10dc4:			; <UNDEFINED> instruction: 0x71b4f503
   10dc8:			; <UNDEFINED> instruction: 0xffcef01c
   10dcc:	muleq	r8, ip, r2
   10dd0:	andeq	r5, r8, sl, ror r2
   10dd4:	andeq	r8, r4, r0, ror #14
   10dd8:	ldrdeq	r7, [r4], -sl
   10ddc:	svcmi	0x00f0e92d
   10de0:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   10de4:	andcs	r8, r0, #2048	; 0x800
   10de8:	strbpl	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   10dec:			; <UNDEFINED> instruction: 0xf8df4620
   10df0:	ldrbtmi	r3, [sp], #-1344	; 0xfffffac0
   10df4:	ldrvc	pc, [ip, #-2271]!	; 0xfffff721
   10df8:	stmiapl	fp!, {r0, r2, r3, r7, ip, sp, pc}^
   10dfc:	ldrbtmi	sl, [pc], #-2311	; 10e04 <__read_chk@plt+0xa3a0>
   10e00:	movwls	r6, #47131	; 0xb81b
   10e04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10e08:	blx	fe0cce96 <mkdtemp@@Base+0xfe07aeba>
   10e0c:	mvflsdp	f3, #0.0
   10e10:	ldrtmi	r4, [r0], -r5, lsl #12
   10e14:	ldcl	7, cr15, [r6, #-976]!	; 0xfffffc30
   10e18:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
   10e1c:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
   10e20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10e24:	blls	2eae94 <mkdtemp@@Base+0x298eb8>
   10e28:			; <UNDEFINED> instruction: 0xf040405a
   10e2c:	strtmi	r8, [r8], -pc, lsr #4
   10e30:	ldc	0, cr11, [sp], #52	; 0x34
   10e34:	pop	{r1, r8, r9, fp, pc}
   10e38:			; <UNDEFINED> instruction: 0xf10d8ff0
   10e3c:			; <UNDEFINED> instruction: 0x4620011b
   10e40:	blx	13ccece <mkdtemp@@Base+0x137aef2>
   10e44:	bllt	22660 <__read_chk@plt+0x1bbfc>
   10e48:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   10e4c:	ldrbtmi	r9, [r8], #-2311	; 0xfffff6f9
   10e50:	mulscs	fp, sp, r8
   10e54:	blx	ffc4ced6 <mkdtemp@@Base+0xffbfaefa>
   10e58:			; <UNDEFINED> instruction: 0xf8df9e07
   10e5c:	ldrtmi	r1, [r0], -r4, ror #9
   10e60:			; <UNDEFINED> instruction: 0xf7f54479
   10e64:	orrslt	lr, r0, r8, asr #24
   10e68:	mulscc	fp, sp, r8
   10e6c:	blcs	193bc <__read_chk@plt+0x12958>
   10e70:	strtmi	sp, [r0], -pc, asr #1
   10e74:	blx	1d4cf02 <mkdtemp@@Base+0x1cfaf26>
   10e78:	ldmdblt	r0!, {r0, r2, r9, sl, lr}
   10e7c:			; <UNDEFINED> instruction: 0xf0214620
   10e80:			; <UNDEFINED> instruction: 0x4605fbd3
   10e84:			; <UNDEFINED> instruction: 0xf0002800
   10e88:	mcrls	0, 0, r8, cr7, cr11, {6}
   10e8c:			; <UNDEFINED> instruction: 0xf8dfe7c1
   10e90:			; <UNDEFINED> instruction: 0x900a34b4
   10e94:	andeq	lr, r8, sp, asr #19
   10e98:			; <UNDEFINED> instruction: 0xf8d658fe
   10e9c:	blcs	a0464 <mkdtemp@@Base+0x4e488>
   10ea0:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
   10ea4:			; <UNDEFINED> instruction: 0xf0002b00
   10ea8:			; <UNDEFINED> instruction: 0xf8d680c4
   10eac:	blcs	1d3c4 <__read_chk@plt+0x16960>
   10eb0:	adcshi	pc, pc, r0
   10eb4:	andcs	r2, r1, r0, lsr #2
   10eb8:	stc2	0, cr15, [sl, #144]!	; 0x90
   10ebc:	strhi	pc, [r8], #2271	; 0x8df
   10ec0:	strls	pc, [r8], #2271	; 0x8df
   10ec4:	strge	pc, [r8], #2271	; 0x8df
   10ec8:	ldrbtmi	r4, [r9], #1272	; 0x4f8
   10ecc:	stmiavc	r4, {r3, r8, sl, ip, sp, lr, pc}^
   10ed0:	bicvc	pc, r4, #37748736	; 0x2400000
   10ed4:	movwls	r4, #13562	; 0x34fa
   10ed8:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10edc:	movwls	r4, #17531	; 0x447b
   10ee0:	strtmi	r4, [r0], -r5, lsl #12
   10ee4:	stc2	0, cr15, [r0, #128]!	; 0x80
   10ee8:	stcle	8, cr2, [lr, #-0]
   10eec:			; <UNDEFINED> instruction: 0xf00d980a
   10ef0:	bge	290d44 <mkdtemp@@Base+0x23ed68>
   10ef4:	strtmi	sl, [r0], -r8, lsl #18
   10ef8:	movwls	r2, #41728	; 0xa300
   10efc:	blx	4cf8a <error@@Base+0x1da86>
   10f00:			; <UNDEFINED> instruction: 0xf0402800
   10f04:	bge	2b13d0 <mkdtemp@@Base+0x25f3f4>
   10f08:	ldrdeq	lr, [r8, -sp]
   10f0c:	blx	fe4ccf54 <mkdtemp@@Base+0xfe47af78>
   10f10:	stmdacs	r0, {r1, r9, sl, lr}
   10f14:	addshi	pc, sl, r0
   10f18:	svclt	0x000c320e
   10f1c:	stmdbeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10f20:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10f24:	stc2l	0, cr15, [r4], {12}
   10f28:	strtcs	pc, [ip], #-2271	; 0xfffff721
   10f2c:	strtne	pc, [ip], #-2271	; 0xfffff721
   10f30:			; <UNDEFINED> instruction: 0xf502447a
   10f34:	ldrbtmi	r7, [r9], #-708	; 0xfffffd3c
   10f38:	strbmi	r4, [r8], -r3, lsl #12
   10f3c:	blx	ffeccfbe <mkdtemp@@Base+0xffe7afe2>
   10f40:			; <UNDEFINED> instruction: 0xf0204620
   10f44:	stmdacs	r0, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   10f48:	stmdbvs	r8!, {r4, r6, r7, sl, fp, ip, lr, pc}
   10f4c:			; <UNDEFINED> instruction: 0xf0002800
   10f50:			; <UNDEFINED> instruction: 0x21048194
   10f54:	b	fe14ef30 <mkdtemp@@Base+0xfe0fcf54>
   10f58:	stmdacs	r0, {r3, r5, r6, r7, sp, lr}
   10f5c:			; <UNDEFINED> instruction: 0x81bcf000
   10f60:	vmovvs.s8	r4, d17[7]
   10f64:			; <UNDEFINED> instruction: 0x2084f8b6
   10f68:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   10f6c:			; <UNDEFINED> instruction: 0xf0402900
   10f70:			; <UNDEFINED> instruction: 0x468c817f
   10f74:			; <UNDEFINED> instruction: 0xf8cd462b
   10f78:			; <UNDEFINED> instruction: 0xf002c000
   10f7c:			; <UNDEFINED> instruction: 0xf8d6fad1
   10f80:	blcs	1d498 <__read_chk@plt+0x16a34>
   10f84:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   10f88:	bicshi	pc, r8, #14614528	; 0xdf0000
   10f8c:	strvc	pc, [r4, r6, lsl #10]!
   10f90:	bicslt	pc, r4, #14614528	; 0xdf0000
   10f94:	bmi	44c7bc <mkdtemp@@Base+0x3fa7e0>
   10f98:	bicsge	pc, r0, #14614528	; 0xdf0000
   10f9c:	ldrbtmi	r4, [fp], #1272	; 0x4f8
   10fa0:	stmiavc	r4, {r3, r8, sl, ip, sp, lr, pc}^
   10fa4:			; <UNDEFINED> instruction: 0xf04f44fa
   10fa8:	stmdavs	ip!, {r8, fp}^
   10fac:			; <UNDEFINED> instruction: 0xf8574641
   10fb0:	ldrbmi	r2, [r0], -r4, lsl #22
   10fb4:	stmdavs	fp!, {sl, fp, sp}
   10fb8:	ldrbmi	fp, [ip], -r8, lsl #30
   10fbc:			; <UNDEFINED> instruction: 0xf01e9400
   10fc0:			; <UNDEFINED> instruction: 0xf857fb3b
   10fc4:	stmdavs	fp!, {r2, sl, fp}
   10fc8:	andls	r2, r1, #805306368	; 0x30000000
   10fcc:	stmdavs	ip!, {r1, r3, r5, r9, sl, lr}^
   10fd0:	strls	r4, [r0], #-2535	; 0xfffff619
   10fd4:			; <UNDEFINED> instruction: 0xf01d4479
   10fd8:	strmi	pc, [r4], -fp, lsl #22
   10fdc:			; <UNDEFINED> instruction: 0xf0002800
   10fe0:			; <UNDEFINED> instruction: 0xf11080d7
   10fe4:			; <UNDEFINED> instruction: 0xf8570f18
   10fe8:	tstle	r7, r4, lsl #24
   10fec:			; <UNDEFINED> instruction: 0xf7f59203
   10ff0:	bls	10bef0 <mkdtemp@@Base+0xb9f14>
   10ff4:	stmdbcs	r2, {r0, fp, sp, lr}
   10ff8:	sbchi	pc, r5, r0
   10ffc:	andls	r4, r3, #36700160	; 0x2300000
   11000:	mrc	6, 0, r4, cr8, cr8, {0}
   11004:			; <UNDEFINED> instruction: 0xf00c4a10
   11008:	ldmibmi	sl, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}^
   1100c:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   11010:	bicvc	pc, r4, r1, lsl #10
   11014:	ldmmi	r8, {r0, r1, r9, sl, lr}^
   11018:			; <UNDEFINED> instruction: 0xf01e4478
   1101c:			; <UNDEFINED> instruction: 0x4628fa73
   11020:			; <UNDEFINED> instruction: 0xf7fe2500
   11024:	stmdals	sl, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   11028:	cdp2	0, 15, cr15, cr6, cr13, {0}
   1102c:			; <UNDEFINED> instruction: 0xf00c4628
   11030:			; <UNDEFINED> instruction: 0xf89dfe69
   11034:	stccs	0, cr5, [r0, #-108]	; 0xffffff94
   11038:	svcge	0x0027f43f
   1103c:			; <UNDEFINED> instruction: 0xe7182151
   11040:			; <UNDEFINED> instruction: 0xf0204620
   11044:	cdpls	14, 0, cr15, cr7, cr1, {2}
   11048:	strbt	r4, [r2], r5, lsl #12
   1104c:	stclne	8, cr15, [ip, #-856]!	; 0xfffffca8
   11050:			; <UNDEFINED> instruction: 0xf00e980a
   11054:			; <UNDEFINED> instruction: 0x4681fa39
   11058:			; <UNDEFINED> instruction: 0xf00d980a
   1105c:	strbmi	pc, [fp], -r3, asr #24	; <UNPREDICTABLE>
   11060:	strmi	r4, [r2], -r1, asr #12
   11064:			; <UNDEFINED> instruction: 0xf01e4650
   11068:			; <UNDEFINED> instruction: 0x4648fb3b
   1106c:	mcrr	7, 15, pc, sl, cr4	; <UNPREDICTABLE>
   11070:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   11074:			; <UNDEFINED> instruction: 0xf00d4648
   11078:	pkhtbmi	pc, r3, r9, asr #24	; <UNPREDICTABLE>
   1107c:	svceq	0x0000f1b9
   11080:			; <UNDEFINED> instruction: 0xf8d9d045
   11084:			; <UNDEFINED> instruction: 0xf1b99000
   11088:	suble	r0, r0, pc, lsl #30
   1108c:	ldrdne	pc, [r0], r6	; <UNPREDICTABLE>
   11090:	svceq	0x0000f1b9
   11094:	ldmmi	r9!, {r4, r8, ip, lr, pc}
   11098:	tstls	r5, sl, asr #12
   1109c:			; <UNDEFINED> instruction: 0xf01e4478
   110a0:	stmdacs	r1, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   110a4:	ldmmi	r6!, {r1, r2, r3, ip, lr, pc}
   110a8:	stmdbls	r5, {r1, r3, r6, r9, sl, lr}
   110ac:			; <UNDEFINED> instruction: 0xf01e4478
   110b0:	stmdbls	r5, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   110b4:	andle	r2, r5, r1, lsl #16
   110b8:	andcs	r4, r0, #88, 12	; 0x5800000
   110bc:	blx	fe9cd13e <mkdtemp@@Base+0xfe97b162>
   110c0:			; <UNDEFINED> instruction: 0xd1242801
   110c4:			; <UNDEFINED> instruction: 0xf00d980a
   110c8:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   110cc:	stmdbvs	r9!, {r0, r4, r5, r8, ip, lr, pc}
   110d0:	stmdbcs	r0, {r0, r9, sp}
   110d4:			; <UNDEFINED> instruction: 0x4681d037
   110d8:	stmdbvs	r9!, {r2, sp, lr, pc}
   110dc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   110e0:	eorle	r4, pc, #574619648	; 0x22400000
   110e4:	stmdals	sl, {r0, r1, r3, r5, r7, fp, sp, lr}
   110e8:	eorne	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   110ec:			; <UNDEFINED> instruction: 0xf906f00e
   110f0:	rscsle	r2, r2, r0, lsl #16
   110f4:			; <UNDEFINED> instruction: 0xf00d980a
   110f8:	stmibmi	r2!, {r0, r3, r4, sl, fp, ip, sp, lr, pc}
   110fc:			; <UNDEFINED> instruction: 0xf5014479
   11100:	strmi	r7, [r2], -r4, asr #3
   11104:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
   11108:			; <UNDEFINED> instruction: 0xf9fcf01e
   1110c:	stmdals	sl, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
   11110:	stc2	0, cr15, [ip], {13}
   11114:	ldrbtmi	r4, [r9], #-2461	; 0xfffff663
   11118:	bicvc	pc, r4, r1, lsl #10
   1111c:	ldmmi	ip, {r1, r9, sl, lr}
   11120:			; <UNDEFINED> instruction: 0xf01e4478
   11124:			; <UNDEFINED> instruction: 0xe6dcfadd
   11128:	blcs	2c9fc <__read_chk@plt+0x25f98>
   1112c:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {1}
   11130:	stmdals	sl, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   11134:	blx	ffecd172 <mkdtemp@@Base+0xffe7b196>
   11138:	ldmib	sp, {r1, r9, sl, lr}^
   1113c:			; <UNDEFINED> instruction: 0xf01e1003
   11140:	strb	pc, [lr], pc, asr #21	; <UNPREDICTABLE>
   11144:	stmiavs	r8!, {r1, r3, r6, sl, fp, ip}
   11148:			; <UNDEFINED> instruction: 0xf0412304
   1114c:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   11150:	adchi	pc, r6, r0
   11154:	tstcs	r0, sl, lsr #18
   11158:	mrrcne	0, 10, r6, r3, cr8
   1115c:	blls	2a9610 <mkdtemp@@Base+0x257634>
   11160:	eorcc	pc, r2, r0, asr #16
   11164:	ldrt	r9, [ip], sl, lsl #2
   11168:	blx	fe8cd1a2 <mkdtemp@@Base+0xfe87b1c6>
   1116c:	ldrbtmi	r4, [r9], #-2441	; 0xfffff677
   11170:	bicvc	pc, r4, r1, lsl #10
   11174:	stmmi	r8, {r1, r9, sl, lr}
   11178:			; <UNDEFINED> instruction: 0xf01e4478
   1117c:	vstrcs.16	s30, [r0, #-390]	; 0xfffffe7a	; <UNPREDICTABLE>
   11180:	svcge	0x0051f43f
   11184:	stmmi	r5, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}
   11188:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   1118c:	blx	154d20c <mkdtemp@@Base+0x14fb230>
   11190:	ldrdcc	pc, [r4, #-134]	; 0xffffff7a
   11194:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   11198:			; <UNDEFINED> instruction: 0xf4ff4599
   1119c:	cdp	15, 1, cr10, cr8, cr6, {0}
   111a0:	stmdbvs	sl!, {r4, r9, fp, lr}
   111a4:	cmnvs	fp, r0, lsl #6
   111a8:			; <UNDEFINED> instruction: 0xf0002a00
   111ac:	stmiavs	r9!, {r1, r7, pc}^
   111b0:	addeq	lr, r2, r1, lsl #22
   111b4:	blvs	14f300 <mkdtemp@@Base+0xfd324>
   111b8:	movwcc	fp, #6414	; 0x190e
   111bc:	addmi	r6, r8, #-1073741798	; 0xc000001a
   111c0:	ldmdbmi	r7!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   111c4:	stmibvs	lr!, {r4, r6, r7, r9, fp, ip}^
   111c8:	andls	r4, r0, r9, ror r4
   111cc:	strbvc	pc, [r4, r1, lsl #10]	; <UNPREDICTABLE>
   111d0:			; <UNDEFINED> instruction: 0x96014874
   111d4:			; <UNDEFINED> instruction: 0x46394478
   111d8:	blx	fe0cd258 <mkdtemp@@Base+0xfe07b27c>
   111dc:	bcs	2b78c <__read_chk@plt+0x24d28>
   111e0:	ldmdami	r1!, {r1, r2, r4, r6, ip, lr, pc}^
   111e4:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   111e8:	blx	1ecd268 <mkdtemp@@Base+0x1e7b28c>
   111ec:			; <UNDEFINED> instruction: 0x46202150
   111f0:			; <UNDEFINED> instruction: 0xf9b6f021
   111f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   111f8:	stmdbmi	ip!, {r1, r5, r6, r8, ip, lr, pc}^
   111fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   11200:			; <UNDEFINED> instruction: 0xf956f021
   11204:	stmdacs	r0, {r1, r2, r9, sl, lr}
   11208:	tstcs	r1, sl, asr r1
   1120c:			; <UNDEFINED> instruction: 0xf0214620
   11210:			; <UNDEFINED> instruction: 0x4606f93f
   11214:	cmple	r3, r0, lsl #16
   11218:	stc2l	0, cr15, [r6], #48	; 0x30
   1121c:	stmdacs	r0, {r7, r9, sl, lr}
   11220:	stmdbvs	fp!, {r0, r3, r6, ip, lr, pc}
   11224:	stmiavs	sl!, {r0, r1, r6, r7, r8, ip, sp, pc}^
   11228:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   1122c:	strbmi	fp, [r0], -sl, lsl #19
   11230:	cdp2	0, 2, cr15, cr4, cr12, {0}
   11234:	strbmi	r6, [r1], -fp, lsr #17
   11238:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   1123c:			; <UNDEFINED> instruction: 0xf8acf00e
   11240:	cmnle	r7, r0, lsl #16
   11244:	strtmi	r4, [r0], -r1, asr #12
   11248:			; <UNDEFINED> instruction: 0xf936f021
   1124c:	cmple	r6, r0, lsl #16
   11250:	strcc	r6, [r1], -fp, lsr #18
   11254:	mvnle	r4, #-536870903	; 0xe0000009
   11258:			; <UNDEFINED> instruction: 0xf0214620
   1125c:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   11260:	ldmdami	r3, {r1, r6, r8, ip, lr, pc}^
   11264:	strbmi	r4, [r5], -r9, lsr #12
   11268:			; <UNDEFINED> instruction: 0xf7ff4478
   1126c:			; <UNDEFINED> instruction: 0xe6dafd7d
   11270:			; <UNDEFINED> instruction: 0xf1054b50
   11274:	ldmpl	r9!, {r2, sl, fp}^
   11278:	stmdbmi	pc, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   1127c:	ldrbtmi	r4, [r9], #-2127	; 0xfffff7b1
   11280:			; <UNDEFINED> instruction: 0xf5014478
   11284:			; <UNDEFINED> instruction: 0xf01e71c4
   11288:			; <UNDEFINED> instruction: 0xe6c8f9d7
   1128c:	svc	0x00bef7f4
   11290:	blcs	2ba44 <__read_chk@plt+0x24fe0>
   11294:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   11298:			; <UNDEFINED> instruction: 0xf7fd4628
   1129c:	ssat	pc, #31, pc, lsl #25	; <UNPREDICTABLE>
   112a0:	stmdami	r8, {r0, r1, r2, r6, r8, fp, lr}^
   112a4:	stmdbvs	sl!, {r0, r3, r4, r5, r6, sl, lr}
   112a8:	bicvc	pc, r4, r1, lsl #10
   112ac:			; <UNDEFINED> instruction: 0xf01c4478
   112b0:			; <UNDEFINED> instruction: 0x4613fd5b
   112b4:	stmdami	r4, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
   112b8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   112bc:	ldc2l	0, cr15, [r4, #-112]	; 0xffffff90
   112c0:			; <UNDEFINED> instruction: 0xf00c4630
   112c4:	blmi	108fea0 <mkdtemp@@Base+0x103dec4>
   112c8:			; <UNDEFINED> instruction: 0xf503447b
   112cc:	strmi	r7, [r2], -r4, asr #3
   112d0:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   112d4:	stc2l	0, cr15, [r8, #-112]	; 0xffffff90
   112d8:	ldmdami	pc!, {r1, r2, r3, r4, r5, r8, fp, lr}	; <UNPREDICTABLE>
   112dc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   112e0:	bicvc	pc, r4, r1, lsl #10
   112e4:	stc2l	0, cr15, [r0, #-112]	; 0xffffff90
   112e8:	blx	ff8cd320 <mkdtemp@@Base+0xff87b344>
   112ec:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   112f0:	bicvc	pc, r4, r3, lsl #10
   112f4:	ldmdami	sl!, {r1, r9, sl, lr}
   112f8:			; <UNDEFINED> instruction: 0xf01c4478
   112fc:			; <UNDEFINED> instruction: 0xf00cfd35
   11300:	blmi	e4fe64 <mkdtemp@@Base+0xdfde88>
   11304:			; <UNDEFINED> instruction: 0xf503447b
   11308:	strmi	r7, [r2], -r4, asr #3
   1130c:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   11310:	stc2	0, cr15, [sl, #-112]!	; 0xffffff90
   11314:	blx	ff34d34c <mkdtemp@@Base+0xff2fb370>
   11318:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   1131c:	bicvc	pc, r4, r3, lsl #10
   11320:	ldmdami	r3!, {r1, r9, sl, lr}
   11324:			; <UNDEFINED> instruction: 0xf01c4478
   11328:	svclt	0x0000fd1f
   1132c:	andeq	r4, r8, lr, lsl #21
   11330:	andeq	r0, r0, ip, asr r6
   11334:	andeq	r4, r8, r2, lsl #21
   11338:	andeq	r4, r8, r0, ror #20
   1133c:	andeq	r7, r4, r2, ror sp
   11340:	muleq	r4, r4, sp
   11344:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11348:	andeq	r8, r4, r8, asr r6
   1134c:	andeq	r8, r4, r6, asr r6
   11350:	andeq	r7, r4, ip, asr #26
   11354:	andeq	r7, r4, ip, lsr #27
   11358:	strdeq	r8, [r4], -r0
   1135c:	ldrdeq	r7, [r4], -r6
   11360:	andeq	r0, r0, r4, ror r7
   11364:	andeq	r8, r4, r4, lsl #11
   11368:	andeq	r7, r4, sl, lsl ip
   1136c:	andeq	r7, r4, r8, lsl #27
   11370:			; <UNDEFINED> instruction: 0xffffee61
   11374:	andeq	r8, r4, r2, lsl r5
   11378:	andeq	r7, r4, r8, asr sp
   1137c:	andeq	r7, r4, ip, asr #23
   11380:	andeq	r7, r4, ip, asr #23
   11384:	andeq	r8, r4, r4, lsr #8
   11388:	andeq	r7, r4, sl, lsr #23
   1138c:	andeq	r8, r4, sl, lsl #8
   11390:	andeq	r7, r4, r8, lsl fp
   11394:			; <UNDEFINED> instruction: 0x000483b2
   11398:	andeq	r7, r4, ip, asr r4
   1139c:	andeq	r7, r4, r2, asr #23
   113a0:	andeq	r8, r4, r8, asr r3
   113a4:	andeq	r7, r4, r4, asr #23
   113a8:	strdeq	r7, [r4], -r2
   113ac:	muleq	r4, r2, r3
   113b0:			; <UNDEFINED> instruction: 0xffffec91
   113b4:	andeq	r0, r0, r8, ror r6
   113b8:	andeq	r8, r4, r2, lsr #5
   113bc:	andeq	r7, r4, ip, ror sl
   113c0:	andeq	r8, r4, ip, ror r2
   113c4:	andeq	r7, r4, r8, lsr #20
   113c8:	andeq	r7, r4, r2, ror fp
   113cc:	andeq	r8, r4, r8, asr r2
   113d0:	andeq	r7, r4, sl, lsr fp
   113d4:	andeq	r8, r4, r4, asr #4
   113d8:	andeq	r7, r4, sl, lsr sl
   113dc:	andeq	r8, r4, r2, lsr r2
   113e0:	andeq	r7, r4, r4, ror fp
   113e4:	andeq	r8, r4, ip, lsl r2
   113e8:	andeq	r7, r4, r2, asr #22
   113ec:	andeq	r8, r4, r6, lsl #4
   113f0:	andeq	r7, r4, r8, lsl fp
   113f4:	tstcs	r8, r0, lsl r5
   113f8:	andcs	r4, r1, r4, lsl #12
   113fc:	blx	24d496 <mkdtemp@@Base+0x1fb4ba>
   11400:	stmib	r0, {r9, sp}^
   11404:	cfldrslt	mvf2, [r0, #-0]
   11408:	ldrbmi	lr, [r0, sp, lsr #18]!
   1140c:	bmi	15e2c70 <mkdtemp@@Base+0x1590c94>
   11410:	blmi	15e2c90 <mkdtemp@@Base+0x1590cb4>
   11414:	ldrbtmi	fp, [sl], #-138	; 0xffffff76
   11418:	ldrsbls	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   1141c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11420:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   11424:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   11428:			; <UNDEFINED> instruction: 0xf04f9309
   1142c:			; <UNDEFINED> instruction: 0xf8cd0300
   11430:	stmdbcs	r0, {r5, pc}
   11434:	addhi	pc, r3, r0
   11438:	stmdami	pc, {r0, r2, r9, sl, lr}^	; <UNPREDICTABLE>
   1143c:	ldrtmi	r4, [r9], -sl, lsl #12
   11440:			; <UNDEFINED> instruction: 0xf01e4478
   11444:			; <UNDEFINED> instruction: 0x4638f8f9
   11448:	strtmi	sl, [r1], -r8, lsl #20
   1144c:	blx	ff64d4ec <mkdtemp@@Base+0xff5fb510>
   11450:	strmi	r1, [r7], -r3, asr #24
   11454:	addhi	pc, r2, r0
   11458:			; <UNDEFINED> instruction: 0xf04f4848
   1145c:	stmdbls	r8, {r0, r9, fp}
   11460:			; <UNDEFINED> instruction: 0xf01e4478
   11464:	stmdbmi	r6, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
   11468:	vst1.8	{d20-d22}, [pc :256], fp
   1146c:	ldrbtmi	r4, [r9], #-0
   11470:	andne	pc, r0, #1325400064	; 0x4f000000
   11474:	andls	r9, r3, r0, lsl #14
   11478:	rscscc	pc, pc, pc, asr #32
   1147c:	andcs	r9, r3, #536870912	; 0x20000000
   11480:	strtmi	r9, [r8], -r1
   11484:	andshi	pc, r0, sp, asr #17
   11488:	bne	18bbc4 <mkdtemp@@Base+0x139be8>
   1148c:	blx	94d4f0 <mkdtemp@@Base+0x8fb514>
   11490:			; <UNDEFINED> instruction: 0xf8c04b3c
   11494:			; <UNDEFINED> instruction: 0x4607a0b0
   11498:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1149c:	blcc	fec4f7f0 <mkdtemp@@Base+0xfebfd814>
   114a0:	suble	r4, lr, r3, asr r5
   114a4:			; <UNDEFINED> instruction: 0x4628215a
   114a8:			; <UNDEFINED> instruction: 0xf85af021
   114ac:	lsllt	r4, r1, #12
   114b0:			; <UNDEFINED> instruction: 0x46284b35
   114b4:	ldrbtmi	r4, [fp], #-2613	; 0xfffff5cb
   114b8:			; <UNDEFINED> instruction: 0xf503447a
   114bc:			; <UNDEFINED> instruction: 0xf02073d0
   114c0:	stmdals	r8, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   114c4:	blmi	aa3d94 <mkdtemp@@Base+0xa51db8>
   114c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   114cc:	blls	26b53c <mkdtemp@@Base+0x219560>
   114d0:	qdaddle	r4, sl, r9
   114d4:	pop	{r1, r3, ip, sp, pc}
   114d8:	stmdbmi	lr!, {r4, r5, r6, r7, r8, r9, sl, pc}
   114dc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   114e0:			; <UNDEFINED> instruction: 0xffe6f020
   114e4:	stmdacs	r0, {r0, r9, sl, lr}
   114e8:	ldmdavs	r9!, {r1, r5, r6, r7, r8, ip, lr, pc}^
   114ec:			; <UNDEFINED> instruction: 0xf0204628
   114f0:			; <UNDEFINED> instruction: 0x4601ffd3
   114f4:	bicsle	r2, fp, r0, lsl #16
   114f8:	qasxmi	r6, r8, r9
   114fc:			; <UNDEFINED> instruction: 0xffccf020
   11500:	stmdacs	r0, {r0, r9, sl, lr}
   11504:	svcvs	0x00b9d1d4
   11508:			; <UNDEFINED> instruction: 0xf0204628
   1150c:	strmi	pc, [r1], -r5, asr #31
   11510:	bicle	r2, sp, r0, lsl #16
   11514:	strtmi	r4, [r8], -r1, lsr #12
   11518:			; <UNDEFINED> instruction: 0xffbef020
   1151c:	stmdacs	r0, {r0, r9, sl, lr}
   11520:	ldrtmi	sp, [r1], -r6, asr #3
   11524:			; <UNDEFINED> instruction: 0xf0204628
   11528:			; <UNDEFINED> instruction: 0x4601ffb7
   1152c:			; <UNDEFINED> instruction: 0xd1bf2800
   11530:			; <UNDEFINED> instruction: 0xf0214628
   11534:			; <UNDEFINED> instruction: 0x4601f879
   11538:	sbcle	r2, r2, r0, lsl #16
   1153c:			; <UNDEFINED> instruction: 0x4608e7b8
   11540:	blmi	58b448 <mkdtemp@@Base+0x53946c>
   11544:	bmi	562dec <mkdtemp@@Base+0x510e10>
   11548:			; <UNDEFINED> instruction: 0xf8596879
   1154c:			; <UNDEFINED> instruction: 0xf8593003
   11550:	stmib	sp, {r1, sp}^
   11554:			; <UNDEFINED> instruction: 0xf0198800
   11558:			; <UNDEFINED> instruction: 0xe7a3f993
   1155c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   11560:			; <UNDEFINED> instruction: 0xffd0f01d
   11564:	str	r4, [sp, r0, asr #12]!
   11568:	mrc	7, 2, APSR_nzcv, cr0, cr4, {7}
   1156c:	andeq	r4, r8, sl, ror #8
   11570:	andeq	r0, r0, ip, asr r6
   11574:	andeq	r4, r8, ip, asr r4
   11578:	andeq	r7, r4, r0, asr #20
   1157c:	andeq	r7, r4, r0, ror #20
   11580:	andeq	r7, r4, sl, ror sl
   11584:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11588:	andeq	r8, r4, sl, rrx
   1158c:	andeq	r7, r4, r4, ror #8
   11590:			; <UNDEFINED> instruction: 0x000843b8
   11594:	andeq	r7, r4, lr, lsl #20
   11598:	andeq	r0, r0, r4, asr #14
   1159c:	andeq	r0, r0, ip, lsr r7
   115a0:	andeq	r7, r4, r6, asr #18
   115a4:	svcmi	0x00f0e92d
   115a8:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   115ac:	strmi	r8, [r8], r4, lsl #22
   115b0:	ssub8mi	r4, r6, fp
   115b4:			; <UNDEFINED> instruction: 0x460a4cfb
   115b8:	ldmmi	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   115bc:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
   115c0:	ldrbvc	pc, [ip], #1284	; 0x504	; <UNPREDICTABLE>
   115c4:	movwls	r4, #5240	; 0x1478
   115c8:			; <UNDEFINED> instruction: 0x46214bf8
   115cc:	blge	54bd48 <mkdtemp@@Base+0x4f9d6c>
   115d0:	ldrdls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   115d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   115d8:			; <UNDEFINED> instruction: 0xf04f9305
   115dc:	blls	5d21e4 <mkdtemp@@Base+0x580208>
   115e0:	bcc	44ce0c <mkdtemp@@Base+0x3fae30>
   115e4:			; <UNDEFINED> instruction: 0xf852f01e
   115e8:	strtmi	r4, [r8], -r1, asr #12
   115ec:			; <UNDEFINED> instruction: 0xf940f017
   115f0:	ldrbtmi	r4, [sl], #-2799	; 0xfffff511
   115f4:			; <UNDEFINED> instruction: 0xf0002800
   115f8:	blmi	ffbb1d34 <mkdtemp@@Base+0xffb5fd58>
   115fc:	ldrtmi	r4, [r1], -r7, lsl #12
   11600:	ldmpl	r4, {r3, r5, r9, sl, lr}^
   11604:	tstcs	sp, #212, 18	; 0x350000
   11608:	stc2	0, cr15, [r4], {32}
   1160c:			; <UNDEFINED> instruction: 0xf0402e00
   11610:			; <UNDEFINED> instruction: 0xf8d4809d
   11614:	blcs	2044c <__read_chk@plt+0x199e8>
   11618:			; <UNDEFINED> instruction: 0xf1b9bf18
   1161c:			; <UNDEFINED> instruction: 0xf0400f00
   11620:			; <UNDEFINED> instruction: 0xf8d480f4
   11624:	blcs	2047c <__read_chk@plt+0x19a18>
   11628:			; <UNDEFINED> instruction: 0xf8dfdd40
   1162c:	strcs	fp, [r0, -ip, lsl #7]
   11630:	orrge	pc, r8, #14614528	; 0xdf0000
   11634:	ldrbtmi	r4, [sl], #1275	; 0x4fb
   11638:	blcc	fe64f990 <mkdtemp@@Base+0xfe5fd9b4>
   1163c:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   11640:	blx	a4d6d8 <mkdtemp@@Base+0x9fb6fc>
   11644:			; <UNDEFINED> instruction: 0x4681213d
   11648:	stmib	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1164c:			; <UNDEFINED> instruction: 0x4606b310
   11650:	strbmi	r2, [r9], -r0, lsl #6
   11654:	blcc	8f674 <mkdtemp@@Base+0x3d698>
   11658:			; <UNDEFINED> instruction: 0x46324658
   1165c:			; <UNDEFINED> instruction: 0xffecf01d
   11660:	strtmi	r4, [r8], -r1, asr #12
   11664:	ldrbmi	r2, [r2], -r0, lsl #6
   11668:			; <UNDEFINED> instruction: 0xf83af019
   1166c:	strtmi	r4, [r8], -r9, asr #12
   11670:			; <UNDEFINED> instruction: 0xff1ef020
   11674:			; <UNDEFINED> instruction: 0xf0402800
   11678:			; <UNDEFINED> instruction: 0x46318154
   1167c:			; <UNDEFINED> instruction: 0xf0204628
   11680:	stmdacs	r0, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   11684:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
   11688:			; <UNDEFINED> instruction: 0xf0204628
   1168c:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11690:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   11694:			; <UNDEFINED> instruction: 0xf7f44648
   11698:			; <UNDEFINED> instruction: 0x4638e936
   1169c:			; <UNDEFINED> instruction: 0xf0422101
   116a0:			; <UNDEFINED> instruction: 0xf8d4fe39
   116a4:	addmi	r3, r3, #148, 22	; 0x25000
   116a8:	stclle	6, cr4, [r5], {7}
   116ac:	beq	44cf18 <mkdtemp@@Base+0x3faf3c>
   116b0:	stc2	0, cr15, [r2], #48	; 0x30
   116b4:	vcge.f32	d17, d0, d1
   116b8:	blls	71af4 <mkdtemp@@Base+0x1fb18>
   116bc:	svcvc	0x0061f5b1
   116c0:			; <UNDEFINED> instruction: 0xf44fbfa8
   116c4:	tstls	r1, r1, ror #2
   116c8:	teqle	r4, r0, lsl #22
   116cc:	beq	44cf38 <mkdtemp@@Base+0x3faf5c>
   116d0:	ldc2l	0, cr15, [r6], #48	; 0x30
   116d4:	stmdbls	r1, {r1, r3, r4, r5, r7, sl, fp, lr}
   116d8:			; <UNDEFINED> instruction: 0x4602447c
   116dc:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
   116e0:			; <UNDEFINED> instruction: 0xffaaf01d
   116e4:	movwcs	r4, #5666	; 0x1622
   116e8:	strtmi	r4, [r8], -r1, asr #12
   116ec:			; <UNDEFINED> instruction: 0xf0189401
   116f0:			; <UNDEFINED> instruction: 0x4641fff7
   116f4:	bls	62f9c <mkdtemp@@Base+0x10fc0>
   116f8:			; <UNDEFINED> instruction: 0xf7ff2301
   116fc:	vmov.32	pc, d9[0]
   11700:			; <UNDEFINED> instruction: 0x46281a10
   11704:	cdp2	0, 13, cr15, cr8, cr0, {1}
   11708:			; <UNDEFINED> instruction: 0xf0402800
   1170c:			; <UNDEFINED> instruction: 0x46288138
   11710:			; <UNDEFINED> instruction: 0xff8af020
   11714:			; <UNDEFINED> instruction: 0xf0402800
   11718:	bmi	feaf1be8 <mkdtemp@@Base+0xfea9fc0c>
   1171c:	ldrbtmi	r4, [sl], #-2979	; 0xfffff45d
   11720:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11724:	subsmi	r9, sl, r5, lsl #22
   11728:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   1172c:	ldc	0, cr11, [sp], #28
   11730:	pop	{r2, r8, r9, fp, pc}
   11734:	mrc	15, 0, r8, cr9, cr0, {7}
   11738:			; <UNDEFINED> instruction: 0xf00c0a10
   1173c:	stcmi	12, cr15, [r3], #772	; 0x304
   11740:	ldrbtmi	r9, [ip], #-2305	; 0xfffff6ff
   11744:	stmiami	r2!, {r1, r9, sl, lr}
   11748:			; <UNDEFINED> instruction: 0xe7c94478
   1174c:	vceq.f32	d26, d5, d3
   11750:	ldmdals	r6, {r0, r1, r4, r8, lr}
   11754:			; <UNDEFINED> instruction: 0xf7f44632
   11758:	bmi	fe7cc828 <mkdtemp@@Base+0xfe77a84c>
   1175c:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   11760:	strtmi	r3, [r8], -r1
   11764:	movwcs	fp, #3842	; 0xf02
   11768:	rsbsvs	r9, r3, r3, lsl #6
   1176c:			; <UNDEFINED> instruction: 0xf0182301
   11770:	bmi	fe691654 <mkdtemp@@Base+0xfe63f678>
   11774:	strbmi	r2, [r1], -r2, lsl #6
   11778:			; <UNDEFINED> instruction: 0x4628447a
   1177c:	blx	ff5cf780 <mkdtemp@@Base+0xff57d7a4>
   11780:	svceq	0x0000f1ba
   11784:	sbchi	pc, r5, r0
   11788:			; <UNDEFINED> instruction: 0x46284651
   1178c:	cdp2	0, 9, cr15, cr0, cr0, {1}
   11790:			; <UNDEFINED> instruction: 0xf0402800
   11794:			; <UNDEFINED> instruction: 0xf8bd80e9
   11798:	strtmi	r1, [r8], -lr
   1179c:	cdp2	0, 7, cr15, cr12, cr0, {1}
   117a0:			; <UNDEFINED> instruction: 0xf0402800
   117a4:			; <UNDEFINED> instruction: 0xf8bd80e1
   117a8:	strtmi	r1, [r8], -ip
   117ac:	cdp2	0, 7, cr15, cr4, cr0, {1}
   117b0:			; <UNDEFINED> instruction: 0xf0402800
   117b4:			; <UNDEFINED> instruction: 0xf8bd80d9
   117b8:			; <UNDEFINED> instruction: 0x46281010
   117bc:	cdp2	0, 6, cr15, cr12, cr0, {1}
   117c0:			; <UNDEFINED> instruction: 0xf0402800
   117c4:			; <UNDEFINED> instruction: 0xf8bd80d1
   117c8:			; <UNDEFINED> instruction: 0x46281012
   117cc:	cdp2	0, 6, cr15, cr4, cr0, {1}
   117d0:			; <UNDEFINED> instruction: 0xf0402800
   117d4:			; <UNDEFINED> instruction: 0xf1bb80c9
   117d8:			; <UNDEFINED> instruction: 0xf0000f00
   117dc:			; <UNDEFINED> instruction: 0x4628809e
   117e0:			; <UNDEFINED> instruction: 0xf04f465a
   117e4:			; <UNDEFINED> instruction: 0xf02231ff
   117e8:			; <UNDEFINED> instruction: 0x4628fa1d
   117ec:			; <UNDEFINED> instruction: 0xff1cf020
   117f0:			; <UNDEFINED> instruction: 0xf0402800
   117f4:	movwcs	r8, #4270	; 0x10ae
   117f8:			; <UNDEFINED> instruction: 0xf8d4637b
   117fc:	blcs	20634 <__read_chk@plt+0x19bd0>
   11800:			; <UNDEFINED> instruction: 0xf1b9bf18
   11804:			; <UNDEFINED> instruction: 0xf43f0f00
   11808:	ldmdami	r4!, {r2, r3, r8, r9, sl, fp, sp, pc}^
   1180c:			; <UNDEFINED> instruction: 0xf01d4478
   11810:			; <UNDEFINED> instruction: 0xf8d9ff13
   11814:	stmdacs	r0, {}	; <UNPREDICTABLE>
   11818:	svcge	0x0003f43f
   1181c:			; <UNDEFINED> instruction: 0xf8df4b70
   11820:	ldrbtmi	fp, [fp], #-452	; 0xfffffe3c
   11824:	mcr	4, 0, r4, cr8, cr11, {7}
   11828:	blmi	1be0270 <mkdtemp@@Base+0x1b8e294>
   1182c:	mcr	4, 0, r4, cr8, cr11, {3}
   11830:			; <UNDEFINED> instruction: 0xf0243a10
   11834:	teqcs	sp, pc, lsr #18	; <UNPREDICTABLE>
   11838:			; <UNDEFINED> instruction: 0xf7f54606
   1183c:	strmi	lr, [r7], -r8, asr #17
   11840:	movwcs	fp, #952	; 0x3b8
   11844:			; <UNDEFINED> instruction: 0xf8d47003
   11848:	addsmi	r2, sl, #140, 22	; 0x23000
   1184c:			; <UNDEFINED> instruction: 0x469add39
   11850:	ldrbmi	lr, [r0], -r8
   11854:			; <UNDEFINED> instruction: 0xf0422101
   11858:			; <UNDEFINED> instruction: 0xf8d4fd5d
   1185c:	addmi	r3, r3, #140, 22	; 0x23000
   11860:	stcle	6, cr4, [lr, #-520]!	; 0xfffffdf8
   11864:	blcc	fe44fbbc <mkdtemp@@Base+0xfe3fdbe0>
   11868:			; <UNDEFINED> instruction: 0xf8534630
   1186c:			; <UNDEFINED> instruction: 0xf01d102a
   11870:	stmdacs	r0, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11874:	strcc	sp, [r1, -sp, ror #1]
   11878:			; <UNDEFINED> instruction: 0x46584631
   1187c:			; <UNDEFINED> instruction: 0xf01d463a
   11880:			; <UNDEFINED> instruction: 0x4641fedb
   11884:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
   11888:	movwcs	r2, #2576	; 0xa10
   1188c:			; <UNDEFINED> instruction: 0xff28f018
   11890:			; <UNDEFINED> instruction: 0x46284631
   11894:	cdp2	0, 0, cr15, cr12, cr0, {1}
   11898:	cmple	sp, r0, lsl #16
   1189c:			; <UNDEFINED> instruction: 0x46284639
   118a0:	cdp2	0, 0, cr15, cr6, cr0, {1}
   118a4:	cmple	r7, r0, lsl #16
   118a8:			; <UNDEFINED> instruction: 0xf0204628
   118ac:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   118b0:	ldrtmi	sp, [r0], -r2, asr #2
   118b4:	stmda	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   118b8:	svceq	0x0004f859
   118bc:			; <UNDEFINED> instruction: 0xd1b82800
   118c0:	cfmsub32	mvax5, mvfx14, mvfx8, mvfx15
   118c4:			; <UNDEFINED> instruction: 0x46310a90
   118c8:			; <UNDEFINED> instruction: 0xff0af01d
   118cc:			; <UNDEFINED> instruction: 0xf7f44630
   118d0:			; <UNDEFINED> instruction: 0xe7f1e81a
   118d4:	movwcs	r4, #6725	; 0x1a45
   118d8:	strtmi	r4, [r8], -r1, asr #12
   118dc:	andls	r4, r1, #2046820352	; 0x7a000000
   118e0:	mrc2	0, 7, pc, cr14, cr8, {0}
   118e4:	bls	6318c <mkdtemp@@Base+0x111b0>
   118e8:	movwcs	r4, #5697	; 0x1641
   118ec:	blx	7cf8f0 <mkdtemp@@Base+0x77d914>
   118f0:			; <UNDEFINED> instruction: 0xf0204628
   118f4:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   118f8:	svcge	0x000ff43f
   118fc:			; <UNDEFINED> instruction: 0xffd8f00b
   11900:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   11904:	bicsvc	pc, ip, r3, lsl #10
   11908:	ldmdami	sl!, {r1, r9, sl, lr}
   1190c:			; <UNDEFINED> instruction: 0xf01c4478
   11910:			; <UNDEFINED> instruction: 0xf8dffa2b
   11914:	ldrbtmi	sl, [sl], #228	; 0xe4
   11918:			; <UNDEFINED> instruction: 0xf000e736
   1191c:	pkhtbmi	pc, r3, fp, asr #30	; <UNPREDICTABLE>
   11920:			; <UNDEFINED> instruction: 0xf00be75d
   11924:	blmi	d91840 <mkdtemp@@Base+0xd3f864>
   11928:			; <UNDEFINED> instruction: 0xf503447b
   1192c:			; <UNDEFINED> instruction: 0x460271dc
   11930:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   11934:	blx	64d9ac <mkdtemp@@Base+0x5fb9d0>
   11938:			; <UNDEFINED> instruction: 0xffbaf00b
   1193c:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
   11940:	bicsvc	pc, ip, r3, lsl #10
   11944:	ldmdami	r0!, {r1, r9, sl, lr}
   11948:			; <UNDEFINED> instruction: 0xf01c4478
   1194c:			; <UNDEFINED> instruction: 0xf7f4fa0d
   11950:			; <UNDEFINED> instruction: 0xf00bec5e
   11954:	blmi	b91810 <mkdtemp@@Base+0xb3f834>
   11958:			; <UNDEFINED> instruction: 0xf503447b
   1195c:			; <UNDEFINED> instruction: 0x460271dc
   11960:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   11964:	blx	4d9dc <error@@Base+0x1e4d8>
   11968:			; <UNDEFINED> instruction: 0xffa2f00b
   1196c:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
   11970:	bicsvc	pc, ip, r3, lsl #10
   11974:	stmdami	r8!, {r1, r9, sl, lr}
   11978:			; <UNDEFINED> instruction: 0xf01c4478
   1197c:			; <UNDEFINED> instruction: 0xf00bf9f5
   11980:	blmi	9d17e4 <mkdtemp@@Base+0x97f808>
   11984:			; <UNDEFINED> instruction: 0xf503447b
   11988:			; <UNDEFINED> instruction: 0x460271dc
   1198c:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   11990:			; <UNDEFINED> instruction: 0xf9eaf01c
   11994:	strbmi	r4, [r2], -r3, lsr #16
   11998:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1199c:			; <UNDEFINED> instruction: 0xf9e4f01c
   119a0:	andeq	r4, r8, r8, asr #5
   119a4:	andeq	r7, r4, r2, ror #30
   119a8:	andeq	r7, r4, r8, lsr r9
   119ac:	andeq	r0, r0, ip, asr r6
   119b0:	andeq	r4, r8, lr, lsl #5
   119b4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   119b8:	andeq	r7, r4, ip, lsr r9
   119bc:	andeq	r6, r4, sl, asr r4
   119c0:	andeq	r7, r4, r4, ror #19
   119c4:	andeq	r7, r4, sl, asr #17
   119c8:	andeq	r4, r8, r2, ror #2
   119cc:	andeq	r7, r4, sl, asr r8
   119d0:	andeq	r7, r4, ip, lsr r8
   119d4:	andeq	r7, r4, sl, asr #15
   119d8:			; <UNDEFINED> instruction: 0x000477b8
   119dc:	andeq	r7, r4, ip, asr #14
   119e0:	ldrdeq	r7, [r4], -sl
   119e4:	andeq	r7, r4, r8, ror #15
   119e8:	andeq	r6, r4, r4, ror #4
   119ec:	strdeq	r7, [r4], -ip
   119f0:	andeq	r7, r4, lr, lsl ip
   119f4:	ldrdeq	r7, [r4], -r4
   119f8:	andeq	r1, r5, r6, lsl #21
   119fc:	strdeq	r7, [r4], -r8
   11a00:	andeq	r6, r4, lr, lsr #15
   11a04:	andeq	r7, r4, r2, ror #23
   11a08:	muleq	r4, r8, r7
   11a0c:	andeq	r7, r4, r8, asr #23
   11a10:	andeq	r6, r4, lr, ror r7
   11a14:			; <UNDEFINED> instruction: 0x00047bb2
   11a18:	andeq	r7, r4, r8, asr #11
   11a1c:	muleq	r4, ip, fp
   11a20:	andeq	r7, r4, r2, lsr r6
   11a24:	andeq	r7, r4, lr, ror #10
   11a28:	cfldr32mi	mvfx11, [r0], {56}	; 0x38
   11a2c:	ldrbtmi	r4, [ip], #-2832	; 0xfffff4f0
   11a30:			; <UNDEFINED> instruction: 0xf8d558e5
   11a34:			; <UNDEFINED> instruction: 0xb1200b9c
   11a38:	stmiapl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
   11a3c:	movwcc	r6, #6171	; 0x181b
   11a40:	blmi	385e8c <mkdtemp@@Base+0x333eb0>
   11a44:	blcs	fe94fda0 <mkdtemp@@Base+0xfe8fddc4>
   11a48:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11a4c:	tstle	r0, r3, lsl r3
   11a50:	blmi	2c0f38 <mkdtemp@@Base+0x26ef5c>
   11a54:	stmdami	sl, {r0, r9, sp}
   11a58:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   11a5c:	pop	{r1, r3, r4, r7, sp, lr}
   11a60:			; <UNDEFINED> instruction: 0xf0404038
   11a64:			; <UNDEFINED> instruction: 0xf7f4be25
   11a68:			; <UNDEFINED> instruction: 0xe7eaea78
   11a6c:	andeq	r3, r8, r2, asr lr
   11a70:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11a74:	andeq	r0, r0, r0, lsr r7
   11a78:	andeq	r0, r0, r4, lsl #14
   11a7c:	andeq	r5, r8, ip
   11a80:	andeq	r7, r4, r6, asr #11
   11a84:			; <UNDEFINED> instruction: 0x46054c17
   11a88:	ldrbtmi	r4, [ip], #-2839	; 0xfffff4e9
   11a8c:	stmiapl	r6!, {r7, r8, sl, ip, sp, pc}^
   11a90:			; <UNDEFINED> instruction: 0xf8d64f16
   11a94:	ldrbtmi	r0, [pc], #-3020	; 11a9c <__read_chk@plt+0xb038>
   11a98:	andeq	pc, r3, r0, lsr #3
   11a9c:			; <UNDEFINED> instruction: 0xf080fab0
   11aa0:			; <UNDEFINED> instruction: 0xf0000940
   11aa4:			; <UNDEFINED> instruction: 0xf8d7fea1
   11aa8:	ldmdblt	fp!, {r2, r5, sl, ip, sp}^
   11aac:	bleq	fe74fe0c <mkdtemp@@Base+0xfe6fde30>
   11ab0:	blmi	3fdf38 <mkdtemp@@Base+0x3abf5c>
   11ab4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11ab8:	tstle	r4, r1, lsl #6
   11abc:	blx	b4daca <mkdtemp@@Base+0xafbaee>
   11ac0:			; <UNDEFINED> instruction: 0xf7f44628
   11ac4:			; <UNDEFINED> instruction: 0xf7f4edf8
   11ac8:	ldrb	lr, [r7, r8, asr #20]!
   11acc:	stmiapl	r3!, {r0, r3, r8, r9, fp, lr}^
   11ad0:			; <UNDEFINED> instruction: 0xf7f46818
   11ad4:			; <UNDEFINED> instruction: 0xf025eb7e
   11ad8:	movwcs	pc, #2289	; 0x8f1	; <UNPREDICTABLE>
   11adc:	strtcc	pc, [r4], #-2247	; 0xfffff739
   11ae0:	svclt	0x0000e7e4
   11ae4:	strdeq	r3, [r8], -r6
   11ae8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11aec:	andeq	r4, r8, lr, asr #31
   11af0:	andeq	r0, r0, r0, lsr r7
   11af4:	andeq	r0, r0, r0, asr r6
   11af8:	svcmi	0x00f0e92d
   11afc:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   11b00:	ldrmi	r8, [sp], -r4, lsl #22
   11b04:	blcs	24fe88 <mkdtemp@@Base+0x1fdeac>
   11b08:			; <UNDEFINED> instruction: 0xf8df4604
   11b0c:	ldrbtmi	r3, [sl], #-2824	; 0xfffff4f8
   11b10:	bleq	14fe94 <mkdtemp@@Base+0xfdeb8>
   11b14:			; <UNDEFINED> instruction: 0xf8dfb0ad
   11b18:	ldrbtmi	fp, [r8], #-2820	; 0xfffff4fc
   11b1c:	ldrbtmi	r9, [fp], #265	; 0x109
   11b20:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11b24:			; <UNDEFINED> instruction: 0xf04f932b
   11b28:	movwcs	r0, #768	; 0x300
   11b2c:	stmib	sp, {r1, r3, r8, r9, ip, pc}^
   11b30:	movwls	r3, #54027	; 0xd30b
   11b34:	stc2	0, cr15, [r0, #116]	; 0x74
   11b38:	bcc	ff94febc <mkdtemp@@Base+0xff8fdee0>
   11b3c:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11b40:	blcc	fe84fea4 <mkdtemp@@Base+0xfe7fdec8>
   11b44:			; <UNDEFINED> instruction: 0xf0402b00
   11b48:	ldmvs	r9!, {r1, r5, r6, sl, pc}
   11b4c:	blvs	ff04feb0 <mkdtemp@@Base+0xfeffded4>
   11b50:			; <UNDEFINED> instruction: 0xf000430e
   11b54:			; <UNDEFINED> instruction: 0xf8df840a
   11b58:	ldrbtmi	r0, [r8], #-2764	; 0xfffff534
   11b5c:	stc2l	0, cr15, [ip, #-116]!	; 0xffffff8c
   11b60:	beq	ff14fee4 <mkdtemp@@Base+0xff0fdf08>
   11b64:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   11b68:	mcr2	0, 1, pc, cr2, cr12, {1}	; <UNPREDICTABLE>
   11b6c:			; <UNDEFINED> instruction: 0xf0003001
   11b70:			; <UNDEFINED> instruction: 0xf0268529
   11b74:			; <UNDEFINED> instruction: 0xf8dffa57
   11b78:			; <UNDEFINED> instruction: 0x46208ab4
   11b7c:	mvnscc	pc, #79	; 0x4f
   11b80:			; <UNDEFINED> instruction: 0xf04f44f8
   11b84:			; <UNDEFINED> instruction: 0xf8c80a01
   11b88:			; <UNDEFINED> instruction: 0xf8c8300c
   11b8c:	mrc	0, 5, sl, cr0, cr12, {0}
   11b90:			; <UNDEFINED> instruction: 0xf01f8b40
   11b94:	strmi	pc, [r3], -r1, lsr #20
   11b98:			; <UNDEFINED> instruction: 0xf8c84620
   11b9c:			; <UNDEFINED> instruction: 0xf01f3010
   11ba0:			; <UNDEFINED> instruction: 0xf8dffa1f
   11ba4:	smlabbcs	r0, ip, sl, r2
   11ba8:			; <UNDEFINED> instruction: 0x3010f8d8
   11bac:	strteq	pc, [r8], #-2248	; 0xfffff738
   11bb0:			; <UNDEFINED> instruction: 0xf85b4298
   11bb4:	svclt	0x00b86002
   11bb8:	andls	r4, r8, r8, lsl r6
   11bbc:			; <UNDEFINED> instruction: 0xf00c6031
   11bc0:			; <UNDEFINED> instruction: 0xf8c8f813
   11bc4:	stmdacs	r0, {r2, r4}
   11bc8:	ldrbthi	pc, [r4], #0	; <UNPREDICTABLE>
   11bcc:	bcc	194ff50 <mkdtemp@@Base+0x18fdf74>
   11bd0:			; <UNDEFINED> instruction: 0xf8df4620
   11bd4:			; <UNDEFINED> instruction: 0xf85b8a64
   11bd8:	ldrbtmi	r1, [r8], #3
   11bdc:	stc2	0, cr15, [r2], #144	; 0x90
   11be0:	bcc	164ff64 <mkdtemp@@Base+0x15fdf88>
   11be4:	strtmi	r2, [r0], -r1, ror #2
   11be8:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11bec:	ldc2	0, cr15, [r2], #144	; 0x90
   11bf0:	bcc	134ff74 <mkdtemp@@Base+0x12fdf98>
   11bf4:			; <UNDEFINED> instruction: 0x4620215e
   11bf8:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11bfc:	stc2	0, cr15, [sl], #144	; 0x90
   11c00:	bcc	104ff84 <mkdtemp@@Base+0xffdfa8>
   11c04:	strtmi	r2, [r0], -r0, ror #2
   11c08:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11c0c:	stc2	0, cr15, [r2], #144	; 0x90
   11c10:	bcc	d4ff94 <mkdtemp@@Base+0xcfdfb8>
   11c14:			; <UNDEFINED> instruction: 0x4620215f
   11c18:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11c1c:	ldc2	0, cr15, [sl], {36}	; 0x24
   11c20:	bcs	a4ffa4 <mkdtemp@@Base+0x9fdfc8>
   11c24:			; <UNDEFINED> instruction: 0x4620215a
   11c28:			; <UNDEFINED> instruction: 0xf024447a
   11c2c:			; <UNDEFINED> instruction: 0xf8dffc93
   11c30:	cmpcs	fp, r0, lsr #20
   11c34:			; <UNDEFINED> instruction: 0xf85b4620
   11c38:			; <UNDEFINED> instruction: 0xf0242003
   11c3c:			; <UNDEFINED> instruction: 0xf8dffc8b
   11c40:	cmpcs	ip, r4, lsl sl
   11c44:			; <UNDEFINED> instruction: 0xf85b4620
   11c48:			; <UNDEFINED> instruction: 0xf0242003
   11c4c:			; <UNDEFINED> instruction: 0xf8dffc83
   11c50:	cmncs	r2, r8, lsl #20
   11c54:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   11c58:	ldc2l	0, cr15, [ip], #-144	; 0xffffff70
   11c5c:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11c60:			; <UNDEFINED> instruction: 0x4620215d
   11c64:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11c68:	ldc2l	0, cr15, [r4], #-144	; 0xffffff70
   11c6c:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11c70:	strtmi	r2, [r0], -r3, ror #2
   11c74:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   11c78:			; <UNDEFINED> instruction: 0xf0249205
   11c7c:	bls	190e30 <mkdtemp@@Base+0x13ee54>
   11c80:	strtmi	r2, [r0], -r4, ror #2
   11c84:	stc2l	0, cr15, [r6], #-144	; 0xffffff70
   11c88:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11c8c:			; <UNDEFINED> instruction: 0x46202150
   11c90:			; <UNDEFINED> instruction: 0xf024447a
   11c94:			; <UNDEFINED> instruction: 0xf8dffc5f
   11c98:			; <UNDEFINED> instruction: 0x211439d0
   11c9c:			; <UNDEFINED> instruction: 0xf85b4620
   11ca0:			; <UNDEFINED> instruction: 0xf0242003
   11ca4:			; <UNDEFINED> instruction: 0x4642fc57
   11ca8:			; <UNDEFINED> instruction: 0x46202152
   11cac:	andshi	pc, r4, sp, asr #17
   11cb0:	mrrc2	0, 2, pc, r0, cr4	; <UNPREDICTABLE>
   11cb4:	cmpcs	r1, r5, lsl #20
   11cb8:			; <UNDEFINED> instruction: 0xf0244620
   11cbc:	ldrbmi	pc, [r1], -fp, asr #24	; <UNPREDICTABLE>
   11cc0:			; <UNDEFINED> instruction: 0xf0274650
   11cc4:	stmdacs	r1, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   11cc8:			; <UNDEFINED> instruction: 0xf8dfd005
   11ccc:	ldrbmi	r1, [r0], -r0, lsr #19
   11cd0:			; <UNDEFINED> instruction: 0xf0274479
   11cd4:			; <UNDEFINED> instruction: 0x2101fc93
   11cd8:			; <UNDEFINED> instruction: 0xf0272002
   11cdc:	stmdacs	r1, {r0, r1, r2, r3, r7, sl, fp, ip, sp, lr, pc}
   11ce0:			; <UNDEFINED> instruction: 0xf8dfd005
   11ce4:	andcs	r1, r2, ip, lsl #19
   11ce8:			; <UNDEFINED> instruction: 0xf0274479
   11cec:	smlabbcs	r1, r7, ip, pc	; <UNPREDICTABLE>
   11cf0:			; <UNDEFINED> instruction: 0xf0272003
   11cf4:	stmdacs	r1, {r0, r1, r7, sl, fp, ip, sp, lr, pc}
   11cf8:			; <UNDEFINED> instruction: 0xf8dfd005
   11cfc:	andcs	r1, r3, r8, ror r9
   11d00:			; <UNDEFINED> instruction: 0xf0274479
   11d04:	tstcs	r1, fp, ror ip	; <UNPREDICTABLE>
   11d08:			; <UNDEFINED> instruction: 0xf027200f
   11d0c:	stmdacs	r1, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   11d10:			; <UNDEFINED> instruction: 0xf8dfd005
   11d14:	andcs	r1, pc, r4, ror #18
   11d18:			; <UNDEFINED> instruction: 0xf0274479
   11d1c:			; <UNDEFINED> instruction: 0xf8dffc6f
   11d20:	andscs	r1, ip, ip, asr r9
   11d24:			; <UNDEFINED> instruction: 0xf0274479
   11d28:	blls	290ed4 <mkdtemp@@Base+0x23eef8>
   11d2c:			; <UNDEFINED> instruction: 0xf0402b00
   11d30:			; <UNDEFINED> instruction: 0xf8df8390
   11d34:			; <UNDEFINED> instruction: 0x1c6a894c
   11d38:			; <UNDEFINED> instruction: 0xf8c844f8
   11d3c:	andle	r5, fp, r0
   11d40:	svceq	0x0002f119
   11d44:	teqhi	ip, #64	; 0x40	; <UNPREDICTABLE>
   11d48:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11d4c:	movwcs	r4, #1577	; 0x629
   11d50:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   11d54:	stc2l	0, cr15, [r2, #-96]!	; 0xffffffa0
   11d58:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11d5c:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11d60:			; <UNDEFINED> instruction: 0xf8cd447a
   11d64:	ldrbtmi	fp, [fp], #-24	; 0xffffffe8
   11d68:	rscvc	pc, lr, #8388608	; 0x800000
   11d6c:	mvnsvc	pc, #12582912	; 0xc00000
   11d70:	bcs	fe44d59c <mkdtemp@@Base+0xfe3fb5c0>
   11d74:	bcc	44d5a0 <mkdtemp@@Base+0x3fb5c4>
   11d78:	ldmdbge	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11d7c:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11d80:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   11d84:	rsbs	r9, r2, r7, lsl #6
   11d88:			; <UNDEFINED> instruction: 0x46404659
   11d8c:			; <UNDEFINED> instruction: 0xf0429205
   11d90:	bls	19089c <mkdtemp@@Base+0x13e8c0>
   11d94:	bcs	235b0 <__read_chk@plt+0x1cb4c>
   11d98:	rsbhi	pc, sp, #64	; 0x40
   11d9c:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11da0:	ldmpl	sl, {r1, r2, r8, r9, fp, ip, pc}
   11da4:	andcc	r6, r1, #1179648	; 0x120000
   11da8:			; <UNDEFINED> instruction: 0xf8d7d007
   11dac:			; <UNDEFINED> instruction: 0xb1222ba4
   11db0:	blcs	fea50114 <mkdtemp@@Base+0xfe9fe138>
   11db4:			; <UNDEFINED> instruction: 0xf0402a00
   11db8:			; <UNDEFINED> instruction: 0xf8df8269
   11dbc:	smlattcs	r0, r0, r8, r2
   11dc0:			; <UNDEFINED> instruction: 0xf8c2447a
   11dc4:	bls	396e7c <mkdtemp@@Base+0x344ea0>
   11dc8:	ldrmi	fp, [r3, #274]	; 0x112
   11dcc:	ldrmi	fp, [r3], r8, lsr #31
   11dd0:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   11dd4:	andmi	pc, r0, #111	; 0x6f
   11dd8:	bls	2e342c <mkdtemp@@Base+0x291450>
   11ddc:			; <UNDEFINED> instruction: 0xf04f980c
   11de0:	svclt	0x001b0101
   11de4:			; <UNDEFINED> instruction: 0xf10d2300
   11de8:			; <UNDEFINED> instruction: 0xf04f0940
   11dec:	tstls	r1, #0, 18
   11df0:			; <UNDEFINED> instruction: 0xf8cdbf18
   11df4:	andls	fp, r5, #64	; 0x40
   11df8:	blx	fe34df08 <mkdtemp@@Base+0xfe2fbf2c>
   11dfc:	bls	15aa04 <mkdtemp@@Base+0x108a28>
   11e00:			; <UNDEFINED> instruction: 0xf8cd4641
   11e04:			; <UNDEFINED> instruction: 0xf7f49000
   11e08:	mcrrne	10, 11, lr, r3, cr6
   11e0c:	bichi	pc, sp, r0
   11e10:			; <UNDEFINED> instruction: 0xf080fab0
   11e14:	vstrcs.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   11e18:	andcs	fp, r0, r8, lsl #30
   11e1c:			; <UNDEFINED> instruction: 0xf0402800
   11e20:	ldmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, pc}
   11e24:			; <UNDEFINED> instruction: 0xf0402b00
   11e28:	strtmi	r8, [r0], -pc, lsr #1
   11e2c:			; <UNDEFINED> instruction: 0xff8cf01e
   11e30:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11e34:	orrhi	pc, r6, r0
   11e38:	strtmi	r9, [r0], -sl, lsl #18
   11e3c:			; <UNDEFINED> instruction: 0xf994f7fd
   11e40:	blcs	2bf14 <__read_chk@plt+0x254b0>
   11e44:	adchi	pc, r0, r0, asr #32
   11e48:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11e4c:	ldrbtmi	r9, [fp], #-2315	; 0xfffff6f5
   11e50:	strteq	pc, [r8], #-2259	; 0xfffff72d
   11e54:	stc2l	0, cr15, [sl], {60}	; 0x3c
   11e58:			; <UNDEFINED> instruction: 0xf0402800
   11e5c:			; <UNDEFINED> instruction: 0xf8df8193
   11e60:	ldrbtmi	r5, [sp], #-2116	; 0xfffff7bc
   11e64:	strtcc	pc, [ip], #-2261	; 0xfffff72b
   11e68:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   11e6c:	ldmdavs	r5!, {r3, r4, r8, r9, pc}
   11e70:			; <UNDEFINED> instruction: 0xf0402d00
   11e74:	ldrtmi	r8, [r2], -r9, lsl #1
   11e78:	strtmi	r2, [r0], -r1, lsl #2
   11e7c:	blx	ff74df16 <mkdtemp@@Base+0xff6fbf3a>
   11e80:	ldrdcc	pc, [r8], -sl
   11e84:	strtmi	fp, [r0], -r3, lsr #2
   11e88:			; <UNDEFINED> instruction: 0xff58f017
   11e8c:	rsbsle	r2, fp, r0, lsl #16
   11e90:			; <UNDEFINED> instruction: 0xf01e4620
   11e94:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   11e98:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
   11e9c:	ldmibvs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   11ea0:	subsle	r2, r7, r0, lsl #22
   11ea4:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11ea8:			; <UNDEFINED> instruction: 0xf01d4478
   11eac:	strtmi	pc, [r0], -r5, asr #23
   11eb0:	blx	3cdf7a <mkdtemp@@Base+0x37bf9e>
   11eb4:			; <UNDEFINED> instruction: 0xf0402800
   11eb8:	bls	1f2c04 <mkdtemp@@Base+0x1a0c28>
   11ebc:	blls	22a504 <mkdtemp@@Base+0x1d8528>
   11ec0:	movwls	r4, #50720	; 0xc620
   11ec4:			; <UNDEFINED> instruction: 0xff40f01e
   11ec8:	movwls	r2, #58112	; 0xe300
   11ecc:			; <UNDEFINED> instruction: 0xf0264681
   11ed0:	blge	3d00f4 <mkdtemp@@Base+0x37e118>
   11ed4:	movwls	sl, #6667	; 0x1a0b
   11ed8:	blge	37c308 <mkdtemp@@Base+0x32a32c>
   11edc:	blge	336ae4 <mkdtemp@@Base+0x2e4b08>
   11ee0:	strtmi	r4, [r0], -r0, lsl #13
   11ee4:	stc2	0, cr15, [sl, #96]!	; 0x60
   11ee8:			; <UNDEFINED> instruction: 0x37c0f8df
   11eec:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   11ef0:	strtmi	fp, [r0], -fp, lsr #2
   11ef4:			; <UNDEFINED> instruction: 0xff22f017
   11ef8:			; <UNDEFINED> instruction: 0xf0002800
   11efc:			; <UNDEFINED> instruction: 0xf8df8179
   11f00:	stmdbls	sl, {r4, r5, r7, r8, r9, sl, ip, sp, pc}
   11f04:			; <UNDEFINED> instruction: 0xf8db44fb
   11f08:			; <UNDEFINED> instruction: 0xf03c0010
   11f0c:			; <UNDEFINED> instruction: 0x4620fc53
   11f10:			; <UNDEFINED> instruction: 0xff7cf01f
   11f14:			; <UNDEFINED> instruction: 0xf0402800
   11f18:			; <UNDEFINED> instruction: 0xf8d7812f
   11f1c:			; <UNDEFINED> instruction: 0xf8d72b78
   11f20:	bcs	40d38 <error@@Base+0x11834>
   11f24:	andcs	fp, r0, #212, 30	; 0x350
   11f28:			; <UNDEFINED> instruction: 0xf1b92201
   11f2c:	svclt	0x00180f00
   11f30:			; <UNDEFINED> instruction: 0xf1bb2200
   11f34:			; <UNDEFINED> instruction: 0xf73f0f00
   11f38:			; <UNDEFINED> instruction: 0xf06faf27
   11f3c:	bcs	24b44 <__read_chk@plt+0x1e0e0>
   11f40:	svcge	0x002cf43f
   11f44:			; <UNDEFINED> instruction: 0xf0204620
   11f48:	strtmi	pc, [r0], -r3, ror #16
   11f4c:			; <UNDEFINED> instruction: 0xf860f020
   11f50:	str	r4, [r3, -r3, lsl #13]!
   11f54:			; <UNDEFINED> instruction: 0xf01f4620
   11f58:	stmdacs	r0, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   11f5c:	orrshi	pc, r2, r0, asr #32
   11f60:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
   11f64:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   11f68:			; <UNDEFINED> instruction: 0xf8dfb15a
   11f6c:	andcs	r0, r0, #76, 14	; 0x1300000
   11f70:	bne	fe44d7dc <mkdtemp@@Base+0xfe3fb800>
   11f74:	andsvs	r4, sl, r8, ror r4
   11f78:	blx	fe24dff6 <mkdtemp@@Base+0xfe1fc01a>
   11f7c:			; <UNDEFINED> instruction: 0xf01a4620
   11f80:	ldmdavs	r3!, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   11f84:	addsle	r2, sl, r0, lsl #22
   11f88:			; <UNDEFINED> instruction: 0xb018f8dd
   11f8c:			; <UNDEFINED> instruction: 0xf7f3980a
   11f90:	stmdals	fp, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   11f94:	ldc	7, cr15, [r6], #972	; 0x3cc
   11f98:	andscs	r2, ip, r0, lsl #2
   11f9c:	blx	bce042 <mkdtemp@@Base+0xb7c066>
   11fa0:	strtmi	r2, [r0], -r1, lsl #2
   11fa4:	blx	ff74e02c <mkdtemp@@Base+0xff6fc050>
   11fa8:			; <UNDEFINED> instruction: 0xf0402800
   11fac:	smlabtcs	fp, ip, r2, r8
   11fb0:			; <UNDEFINED> instruction: 0xf0204620
   11fb4:	stmdacs	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   11fb8:	sbchi	pc, r5, #64	; 0x40
   11fbc:	usatne	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   11fc0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   11fc4:	blx	1d4e04c <mkdtemp@@Base+0x1cfc070>
   11fc8:			; <UNDEFINED> instruction: 0xf0402800
   11fcc:			; <UNDEFINED> instruction: 0xf8df82bc
   11fd0:			; <UNDEFINED> instruction: 0x462016f0
   11fd4:			; <UNDEFINED> instruction: 0xf0204479
   11fd8:	stmdacs	r0, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   11fdc:	adcshi	pc, r3, #64	; 0x40
   11fe0:			; <UNDEFINED> instruction: 0xf0204620
   11fe4:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
   11fe8:	adchi	pc, sp, #64	; 0x40
   11fec:			; <UNDEFINED> instruction: 0xf01f4620
   11ff0:	stmdacs	r0, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   11ff4:	adchi	pc, r7, #64	; 0x40
   11ff8:			; <UNDEFINED> instruction: 0xf0184620
   11ffc:	blls	290578 <mkdtemp@@Base+0x23e59c>
   12000:			; <UNDEFINED> instruction: 0xf0402b00
   12004:			; <UNDEFINED> instruction: 0xf8df8242
   12008:			; <UNDEFINED> instruction: 0xf85b36bc
   1200c:	stmdavs	r8!, {r0, r1, ip, lr}
   12010:	ldm	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12014:	stmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12018:			; <UNDEFINED> instruction: 0xf0002800
   1201c:			; <UNDEFINED> instruction: 0xf8df8230
   12020:			; <UNDEFINED> instruction: 0xf85b36a8
   12024:	stmdavs	r8!, {r0, r1, ip, lr}
   12028:	ldm	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1202c:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12030:			; <UNDEFINED> instruction: 0xf0002800
   12034:			; <UNDEFINED> instruction: 0xf8df821e
   12038:			; <UNDEFINED> instruction: 0xf85b3694
   1203c:	ldmdavs	r0!, {r0, r1, sp, lr}
   12040:	stmia	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12044:	ldmdb	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12048:			; <UNDEFINED> instruction: 0xf0002800
   1204c:			; <UNDEFINED> instruction: 0xf8df820c
   12050:			; <UNDEFINED> instruction: 0xf85b3680
   12054:	ldmdavs	fp, {r0, r1, ip, sp}
   12058:			; <UNDEFINED> instruction: 0xf0402b00
   1205c:			; <UNDEFINED> instruction: 0xf8df8156
   12060:	ldrbtmi	r5, [sp], #-1652	; 0xfffff98c
   12064:	blcs	2c218 <__read_chk@plt+0x257b4>
   12068:	addhi	pc, pc, #64	; 0x40
   1206c:	stmdbvs	r8!, {r0, r3, r8, r9, fp, ip, pc}^
   12070:			; <UNDEFINED> instruction: 0xf8d7b123
   12074:	blcs	1e27c <__read_chk@plt+0x17818>
   12078:			; <UNDEFINED> instruction: 0x81b7f040
   1207c:			; <UNDEFINED> instruction: 0xffbcf00b
   12080:			; <UNDEFINED> instruction: 0xf0402800
   12084:	rsbcs	r8, r4, #76, 2
   12088:			; <UNDEFINED> instruction: 0x4611a812
   1208c:	stc	7, cr15, [lr], #972	; 0x3cc
   12090:			; <UNDEFINED> instruction: 0x3644f8df
   12094:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   12098:	cdp2	0, 3, cr15, cr4, cr11, {0}
   1209c:			; <UNDEFINED> instruction: 0xffc2f025
   120a0:	bge	423928 <mkdtemp@@Base+0x3d194c>
   120a4:	vadd.f16	s20, s0, s28
   120a8:			; <UNDEFINED> instruction: 0xf01e8b48
   120ac:	ldmib	sp, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   120b0:			; <UNDEFINED> instruction: 0xf8df450e
   120b4:	ldmib	sp, {r3, r5, r9, sl}^
   120b8:	ldrbtmi	r2, [r8], #-784	; 0xfffffcf0
   120bc:	strmi	lr, [r0, #-2509]	; 0xfffff633
   120c0:	blhi	cd6fc <mkdtemp@@Base+0x7b720>
   120c4:	blx	fe3ce140 <mkdtemp@@Base+0xfe37c164>
   120c8:	blhi	ff04dba4 <mkdtemp@@Base+0xfeffbbc8>
   120cc:	blx	44dc98 <mkdtemp@@Base+0x3fbcbc>
   120d0:	ldmib	sp, {r3, r4, r8, sl, fp, ip, lr, pc}^
   120d4:			; <UNDEFINED> instruction: 0xf0420110
   120d8:	mcrr	8, 7, pc, r1, cr9	; <UNPREDICTABLE>
   120dc:	ldmib	sp, {r0, r1, r2, r4, r8, r9, fp}^
   120e0:	rmfs	f0, f7, #0.5
   120e4:			; <UNDEFINED> instruction: 0xf0429b08
   120e8:	mcrr	8, 7, pc, r1, cr1	; <UNPREDICTABLE>
   120ec:			; <UNDEFINED> instruction: 0xf8df0b16
   120f0:	mcr	5, 4, r0, cr6, cr0, {7}
   120f4:	ldrbtmi	r7, [r8], #-2824	; 0xfffff4f8
   120f8:	blcs	68d24c <mkdtemp@@Base+0x63b270>
   120fc:	blvc	4d738 <error@@Base+0x1e234>
   12100:	blx	1c4e17c <mkdtemp@@Base+0x1bfc1a0>
   12104:	ldrbmi	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   12108:	ldrbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1210c:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   12110:			; <UNDEFINED> instruction: 0xf01d68e1
   12114:			; <UNDEFINED> instruction: 0xf8dffa91
   12118:			; <UNDEFINED> instruction: 0xf8df25d4
   1211c:	ldrbtmi	r3, [sl], #-1272	; 0xfffffb08
   12120:	ldmpl	r3, {r5, r6, r7, fp, sp, lr}^
   12124:	blls	aec194 <mkdtemp@@Base+0xa9a1b8>
   12128:			; <UNDEFINED> instruction: 0xf040405a
   1212c:	eorlt	r8, sp, r9, asr r2
   12130:	blhi	14d42c <mkdtemp@@Base+0xfb450>
   12134:	svchi	0x00f0e8bd
   12138:	ldreq	pc, [r4, #2271]!	; 0x8df
   1213c:			; <UNDEFINED> instruction: 0xf01d4478
   12140:			; <UNDEFINED> instruction: 0xe6bcfa7b
   12144:	strtmi	r9, [r0], -fp, lsl #20
   12148:			; <UNDEFINED> instruction: 0xf018990a
   1214c:	ldclvs	13, cr15, [fp], #-892	; 0xfffffc84
   12150:			; <UNDEFINED> instruction: 0xf43f2b00
   12154:			; <UNDEFINED> instruction: 0x4628ae71
   12158:	blx	dce208 <mkdtemp@@Base+0xd7c22c>
   1215c:			; <UNDEFINED> instruction: 0xf43f2800
   12160:			; <UNDEFINED> instruction: 0xf8dfae6b
   12164:	ldrbtmi	r0, [r8], #-1424	; 0xfffffa70
   12168:	blx	19ce1e4 <mkdtemp@@Base+0x197c208>
   1216c:	strcc	pc, [r8, #2271]	; 0x8df
   12170:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   12174:			; <UNDEFINED> instruction: 0xe65f619a
   12178:	strteq	pc, [r8], #-2267	; 0xfffff725
   1217c:			; <UNDEFINED> instruction: 0xf03c990b
   12180:			; <UNDEFINED> instruction: 0xe6cafb19
   12184:			; <UNDEFINED> instruction: 0xf01f4620
   12188:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1218c:	mcrge	4, 3, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   12190:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   12194:			; <UNDEFINED> instruction: 0xf8df4601
   12198:	strtmi	r2, [r0], -r8, ror #10
   1219c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   121a0:	mvnvc	pc, #12582912	; 0xc00000
   121a4:	stc2l	0, cr15, [lr, #-124]	; 0xffffff84
   121a8:	bls	38bb14 <mkdtemp@@Base+0x339b38>
   121ac:	stmdals	sl, {r8, sp}
   121b0:	ldcl	7, cr15, [r0, #972]!	; 0x3cc
   121b4:	tstcs	r0, sp, lsl #20
   121b8:			; <UNDEFINED> instruction: 0xf7f3980b
   121bc:			; <UNDEFINED> instruction: 0xf7f4edec
   121c0:	stmdavs	r0, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
   121c4:			; <UNDEFINED> instruction: 0xf43f2804
   121c8:			; <UNDEFINED> instruction: 0xf8dfae2c
   121cc:	ldrbtmi	r3, [fp], #-1336	; 0xfffffac8
   121d0:			; <UNDEFINED> instruction: 0xf7f3695d
   121d4:			; <UNDEFINED> instruction: 0xf8dfec82
   121d8:	ldrbtmi	r1, [r9], #-1328	; 0xfffffad0
   121dc:	strtmi	r4, [r8], -r2, lsl #12
   121e0:			; <UNDEFINED> instruction: 0xf872f012
   121e4:			; <UNDEFINED> instruction: 0xf0402800
   121e8:	movwcs	r8, #4605	; 0x11fd
   121ec:			; <UNDEFINED> instruction: 0xe6186033
   121f0:			; <UNDEFINED> instruction: 0xf01f4620
   121f4:	strmi	pc, [r3], fp, lsl #28
   121f8:			; <UNDEFINED> instruction: 0xf47f2800
   121fc:	bls	37dc04 <mkdtemp@@Base+0x32bc28>
   12200:	stmdals	sl, {r0, r9, sl, lr}
   12204:	stcl	7, cr15, [r6, #972]	; 0x3cc
   12208:	stmdals	fp, {r0, r2, r3, r9, fp, ip, pc}
   1220c:			; <UNDEFINED> instruction: 0xf7f34659
   12210:	str	lr, [r6], -r2, asr #27
   12214:	cdp2	0, 14, cr15, cr4, cr5, {1}
   12218:			; <UNDEFINED> instruction: 0xf6ff42a8
   1221c:	strtmi	sl, [r0], -r2, lsl #28
   12220:	mcr2	0, 6, pc, cr14, cr15, {0}	; <UNPREDICTABLE>
   12224:	blcc	fe250588 <mkdtemp@@Base+0xfe1fe5ac>
   12228:	vqsub.u8	d4, d16, d8
   1222c:	ldrhcs	r8, [r0, #-22]	; 0xffffffea
   12230:			; <UNDEFINED> instruction: 0xf0204620
   12234:			; <UNDEFINED> instruction: 0x4601f995
   12238:			; <UNDEFINED> instruction: 0xf0402800
   1223c:			; <UNDEFINED> instruction: 0xf8df819a
   12240:	strtmi	r1, [r0], -ip, asr #9
   12244:			; <UNDEFINED> instruction: 0xf0204479
   12248:			; <UNDEFINED> instruction: 0x4601f933
   1224c:			; <UNDEFINED> instruction: 0xf0402800
   12250:			; <UNDEFINED> instruction: 0x21018190
   12254:			; <UNDEFINED> instruction: 0xf0204620
   12258:			; <UNDEFINED> instruction: 0x4601f91b
   1225c:			; <UNDEFINED> instruction: 0xf0402800
   12260:	strtmi	r8, [r0], -r8, lsl #3
   12264:			; <UNDEFINED> instruction: 0xf9e0f020
   12268:	stmdacs	r0, {r0, r9, sl, lr}
   1226c:	orrhi	pc, r1, r0, asr #32
   12270:	ldc2l	7, cr15, [sl, #-1016]!	; 0xfffffc08
   12274:			; <UNDEFINED> instruction: 0x4620e5d5
   12278:	mcr2	0, 6, pc, cr10, cr15, {0}	; <UNPREDICTABLE>
   1227c:			; <UNDEFINED> instruction: 0xf6ff4583
   12280:	strbt	sl, [r2], -sp, lsl #27
   12284:			; <UNDEFINED> instruction: 0xf0184620
   12288:	strbt	pc, [r9], -sp, asr #26	; <UNPREDICTABLE>
   1228c:			; <UNDEFINED> instruction: 0xf0174620
   12290:	orrslt	pc, r0, r5, asr sp	; <UNPREDICTABLE>
   12294:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12298:			; <UNDEFINED> instruction: 0xf8d2447a
   1229c:	bcs	1b354 <__read_chk@plt+0x148f0>
   122a0:	stcge	7, cr15, [fp, #508]	; 0x1fc
   122a4:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   122a8:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   122ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   122b0:	mvnsvc	pc, r1, lsl #10
   122b4:			; <UNDEFINED> instruction: 0xf9eaf01d
   122b8:			; <UNDEFINED> instruction: 0xf8dfe57f
   122bc:	ldrbtmi	r9, [r9], #1120	; 0x460
   122c0:	strteq	pc, [ip], #-2265	; 0xfffff727
   122c4:	stcle	8, cr2, [r8, #-0]
   122c8:			; <UNDEFINED> instruction: 0xf0424641
   122cc:	strmi	pc, [r3, #2133]	; 0x855
   122d0:	strmi	fp, [r3], r8, lsr #31
   122d4:	blvc	ffb0cb88 <mkdtemp@@Base+0xffababac>
   122d8:			; <UNDEFINED> instruction: 0xf025e575
   122dc:			; <UNDEFINED> instruction: 0xf8d7fe81
   122e0:	ldrmi	r2, [r1], -r8, lsr #23
   122e4:			; <UNDEFINED> instruction: 0xf0429205
   122e8:	mrc	8, 0, APSR_nzcv, cr9, cr5, {0}
   122ec:	bls	158b34 <mkdtemp@@Base+0x106b58>
   122f0:			; <UNDEFINED> instruction: 0xf8df4603
   122f4:			; <UNDEFINED> instruction: 0xf8c9042c
   122f8:	ldrbtmi	r3, [r8], #-1068	; 0xfffffbd4
   122fc:			; <UNDEFINED> instruction: 0xf9c6f01d
   12300:	strteq	pc, [ip], #-2265	; 0xfffff727
   12304:	ldclle	8, cr2, [pc], {0}
   12308:			; <UNDEFINED> instruction: 0xf8dfe55d
   1230c:	ldrbtmi	r3, [fp], #-1048	; 0xfffffbe8
   12310:	bcs	3ec480 <mkdtemp@@Base+0x39a4a4>
   12314:	andcs	fp, r0, #2, 30
   12318:	sbcsvs	r6, sl, sl, asr r0
   1231c:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}
   12320:	svc	0x0056f7f3
   12324:	strvc	pc, [r0], #-2271	; 0xfffff721
   12328:	strpl	pc, [r0], #-2271	; 0xfffff721
   1232c:			; <UNDEFINED> instruction: 0x4601447f
   12330:	tstls	r6, r8, ror r9
   12334:	cdp2	0, 12, cr15, cr4, cr11, {0}
   12338:	ldmdbvs	r8!, {r1, r9, sl, lr}^
   1233c:			; <UNDEFINED> instruction: 0xf00b9205
   12340:	ldmib	sp, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   12344:	strmi	r2, [r3], -r5, lsl #2
   12348:	andeq	pc, r5, fp, asr r8	; <UNPREDICTABLE>
   1234c:			; <UNDEFINED> instruction: 0xffc6f023
   12350:	blle	159b6c <mkdtemp@@Base+0x107b90>
   12354:			; <UNDEFINED> instruction: 0xf00b6978
   12358:	addmi	pc, r5, #1264	; 0x4f0
   1235c:	sbchi	pc, r7, r0
   12360:	ldrbtmi	r4, [r8], #-2291	; 0xfffff70d
   12364:			; <UNDEFINED> instruction: 0xf8cef01d
   12368:			; <UNDEFINED> instruction: 0xf8d7e68d
   1236c:	blcs	21934 <__read_chk@plt+0x1aed0>
   12370:	adchi	pc, r3, r0, asr #32
   12374:	ldrsbteq	pc, [r4], r7	; <UNPREDICTABLE>
   12378:	mrc2	7, 0, pc, cr6, cr8, {7}
   1237c:	blmi	ffb7e844 <mkdtemp@@Base+0xffb2c868>
   12380:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12384:	mcrcs	8, 0, r6, cr0, cr14, {0}
   12388:	sbchi	pc, r3, r0
   1238c:	ldrbtmi	r4, [r8], #-2282	; 0xfffff716
   12390:			; <UNDEFINED> instruction: 0xf952f01d
   12394:	smlattcs	r0, r9, r8, r4
   12398:			; <UNDEFINED> instruction: 0xf03c4478
   1239c:	andcc	pc, r1, r9, lsl #20
   123a0:	blge	ffa0f5a4 <mkdtemp@@Base+0xff9bd5c8>
   123a4:	stmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   123a8:			; <UNDEFINED> instruction: 0xf7f36800
   123ac:	blmi	ff94d20c <mkdtemp@@Base+0xff8fb230>
   123b0:			; <UNDEFINED> instruction: 0xf503447b
   123b4:	strmi	r7, [r2], -r8, ror #3
   123b8:	ldrbtmi	r4, [r8], #-2274	; 0xfffff71e
   123bc:	ldc2l	0, cr15, [r4], {27}
   123c0:	andcs	r2, r1, r8, lsl #2
   123c4:	blx	94e45a <mkdtemp@@Base+0x8fc47e>
   123c8:	movwcs	r4, #2783	; 0xadf
   123cc:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   123d0:	andls	pc, r4, r0, asr #17
   123d4:	stmib	sp, {r0, r1, sp, lr}^
   123d8:	strtmi	r2, [r0], -r0
   123dc:	ldrbtmi	r4, [sl], #-2779	; 0xfffff525
   123e0:	blx	13ce448 <mkdtemp@@Base+0x137c46c>
   123e4:	ldrdpl	pc, [r0], -r8
   123e8:	blmi	ff68b6a8 <mkdtemp@@Base+0xff6396cc>
   123ec:			; <UNDEFINED> instruction: 0xf85b49d9
   123f0:	ldrbtmi	r3, [r9], #-3
   123f4:			; <UNDEFINED> instruction: 0xf011681a
   123f8:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   123fc:	rscshi	pc, sp, r0, asr #32
   12400:			; <UNDEFINED> instruction: 0xf00b6968
   12404:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   12408:	mrcge	4, 1, APSR_nzcv, cr13, cr15, {1}
   1240c:			; <UNDEFINED> instruction: 0xf8d7e787
   12410:			; <UNDEFINED> instruction: 0xf7f80b9c
   12414:	strmi	pc, [r6], -r9, asr #27
   12418:			; <UNDEFINED> instruction: 0xf47f2800
   1241c:	stmiami	lr, {r1, r2, r4, r7, r8, r9, fp, sp, pc}^
   12420:			; <UNDEFINED> instruction: 0xf01d4478
   12424:	stmiami	sp, {r0, r3, r8, fp, ip, sp, lr, pc}^
   12428:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1242c:			; <UNDEFINED> instruction: 0xf9c0f03c
   12430:			; <UNDEFINED> instruction: 0xf47f3001
   12434:			; <UNDEFINED> instruction: 0xf7f4ab9e
   12438:	stmdavs	r0, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
   1243c:	bl	1350410 <mkdtemp@@Base+0x12fe434>
   12440:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
   12444:	mvnvc	pc, r3, lsl #10
   12448:	stmiami	r6, {r1, r9, sl, lr}^
   1244c:			; <UNDEFINED> instruction: 0xf01b4478
   12450:			; <UNDEFINED> instruction: 0xf8d7fc8b
   12454:			; <UNDEFINED> instruction: 0xf1a00bcc
   12458:	blx	fec1246c <mkdtemp@@Base+0xfebc0490>
   1245c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12460:			; <UNDEFINED> instruction: 0xf9eaf000
   12464:	ldmdavs	r0!, {r0, r2, r5, r6, sl, sp, lr, pc}
   12468:	mrc	7, 5, APSR_nzcv, cr2, cr3, {7}
   1246c:	stc2	0, cr15, [r6], #-144	; 0xffffff70
   12470:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}
   12474:	mcr	7, 5, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
   12478:	stc2	0, cr15, [r0], #-144	; 0xffffff70
   1247c:	stmdavs	r8!, {r0, r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   12480:	mcr	7, 5, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   12484:	ldc2	0, cr15, [sl], {36}	; 0x24
   12488:			; <UNDEFINED> instruction: 0xf8d7e5c9
   1248c:			; <UNDEFINED> instruction: 0xf1a00bcc
   12490:	blx	fec124a4 <mkdtemp@@Base+0xfebc04c8>
   12494:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12498:			; <UNDEFINED> instruction: 0xf9a6f000
   1249c:			; <UNDEFINED> instruction: 0xf025e5b3
   124a0:			; <UNDEFINED> instruction: 0xf8d5fd9f
   124a4:	addsmi	r3, r8, #44, 8	; 0x2c000000
   124a8:	stclge	6, cr15, [r6], #-1020	; 0xfffffc04
   124ac:			; <UNDEFINED> instruction: 0xf8dd48ae
   124b0:	ldrbtmi	fp, [r8], #-24	; 0xffffffe8
   124b4:			; <UNDEFINED> instruction: 0xf8c0f01d
   124b8:	stmiami	ip!, {r3, r5, r6, r8, sl, sp, lr, pc}
   124bc:			; <UNDEFINED> instruction: 0xf01d4478
   124c0:	stmiami	fp!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   124c4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   124c8:			; <UNDEFINED> instruction: 0xf972f03c
   124cc:			; <UNDEFINED> instruction: 0xf47f3001
   124d0:			; <UNDEFINED> instruction: 0xf7f4ab50
   124d4:	stmdavs	r0, {r2, r3, r6, r8, fp, sp, lr, pc}
   124d8:	b	fffd04ac <mkdtemp@@Base+0xfff7e4d0>
   124dc:	ldrbtmi	r4, [fp], #-2981	; 0xfffff45b
   124e0:	mvnvc	pc, r3, lsl #10
   124e4:	stmiami	r4!, {r1, r9, sl, lr}
   124e8:			; <UNDEFINED> instruction: 0xf01b4478
   124ec:	ldmdbvs	r8!, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
   124f0:			; <UNDEFINED> instruction: 0xf00b4629
   124f4:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   124f8:	cfstrdge	mvd15, [r5, #252]	; 0xfc
   124fc:			; <UNDEFINED> instruction: 0xf9d8f00b
   12500:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
   12504:	mvnvc	pc, r3, lsl #10
   12508:	ldmmi	sp, {r1, r9, sl, lr}
   1250c:			; <UNDEFINED> instruction: 0xf01b4478
   12510:	ldmmi	ip, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   12514:			; <UNDEFINED> instruction: 0xf01d4478
   12518:	ldmmi	fp, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
   1251c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   12520:			; <UNDEFINED> instruction: 0xf946f03c
   12524:			; <UNDEFINED> instruction: 0xf47f3001
   12528:			; <UNDEFINED> instruction: 0xf7f4ab24
   1252c:	stmdavs	r0, {r5, r8, fp, sp, lr, pc}
   12530:	b	ff4d0504 <mkdtemp@@Base+0xff47e528>
   12534:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
   12538:	mvnvc	pc, r3, lsl #10
   1253c:	ldmmi	r4, {r1, r9, sl, lr}
   12540:			; <UNDEFINED> instruction: 0xf01b4478
   12544:			; <UNDEFINED> instruction: 0xf00bfc11
   12548:	blmi	fe4d0c1c <mkdtemp@@Base+0xfe47ec40>
   1254c:			; <UNDEFINED> instruction: 0xf503447b
   12550:	strmi	r7, [r2], -r8, ror #3
   12554:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
   12558:	stc2	0, cr15, [r6], {27}
   1255c:			; <UNDEFINED> instruction: 0xf9a8f00b
   12560:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
   12564:	mvnvc	pc, r3, lsl #10
   12568:	stmmi	sp, {r1, r9, sl, lr}
   1256c:			; <UNDEFINED> instruction: 0xf01b4478
   12570:			; <UNDEFINED> instruction: 0x4608fbfb
   12574:			; <UNDEFINED> instruction: 0xf99cf00b
   12578:	ldrbtmi	r4, [fp], #-2954	; 0xfffff476
   1257c:	tstvc	pc, r3, lsl #10	; <UNPREDICTABLE>
   12580:	stmmi	r9, {r1, r9, sl, lr}
   12584:			; <UNDEFINED> instruction: 0xf01b4478
   12588:	stmmi	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1258c:	ldrbtmi	r6, [r8], #-2153	; 0xfffff797
   12590:			; <UNDEFINED> instruction: 0xf828f01d
   12594:			; <UNDEFINED> instruction: 0xf7ff2000
   12598:			; <UNDEFINED> instruction: 0xf8ddfa75
   1259c:	blmi	1b3e604 <mkdtemp@@Base+0x1aec628>
   125a0:			; <UNDEFINED> instruction: 0xf85b4883
   125a4:	ldrbtmi	r3, [r8], #-3
   125a8:			; <UNDEFINED> instruction: 0xf01c6819
   125ac:	ldrshtcs	pc, [pc], #241	; <UNPREDICTABLE>
   125b0:	blx	1a505b4 <mkdtemp@@Base+0x19fe5d8>
   125b4:	stmmi	r0, {r0, r1, r2, r3, r4, r5, r6, r8, fp, lr}
   125b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   125bc:	mvnvc	pc, r1, lsl #10
   125c0:	blx	ff4ce636 <mkdtemp@@Base+0xff47c65a>
   125c4:	ldm	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   125c8:			; <UNDEFINED> instruction: 0xf7f36800
   125cc:	blmi	1f0cfec <mkdtemp@@Base+0x1ebb010>
   125d0:			; <UNDEFINED> instruction: 0xf503447b
   125d4:	strmi	r7, [r2], -r8, ror #3
   125d8:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
   125dc:	blx	ff14e652 <mkdtemp@@Base+0xff0fc676>
   125e0:	mrc	7, 0, APSR_nzcv, cr4, cr3, {7}
   125e4:			; <UNDEFINED> instruction: 0xf964f00b
   125e8:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
   125ec:	tstvc	r6, r3, lsl #10	; <UNPREDICTABLE>
   125f0:	ldmdami	r5!, {r1, r9, sl, lr}^
   125f4:			; <UNDEFINED> instruction: 0xf01b4478
   125f8:			; <UNDEFINED> instruction: 0xf00bfbb7
   125fc:	blmi	1d10b68 <mkdtemp@@Base+0x1cbeb8c>
   12600:			; <UNDEFINED> instruction: 0xf503447b
   12604:	strmi	r7, [r2], -r8, ror #3
   12608:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
   1260c:	blx	feb4e682 <mkdtemp@@Base+0xfeafc6a6>
   12610:	andeq	r3, r8, r2, ror sp
   12614:	andeq	r0, r0, ip, asr r6
   12618:	andeq	r7, r4, r6, lsl r5
   1261c:	andeq	r3, r8, r2, ror #26
   12620:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12624:	andeq	r7, r4, sl, asr r5
   12628:	andeq	r7, r4, lr, asr r5
   1262c:	andeq	r4, r8, r4, ror #29
   12630:	andeq	r0, r0, r0, asr #14
   12634:	andeq	r0, r0, ip, ror r6
   12638:			; <UNDEFINED> instruction: 0xffffd6af
   1263c:			; <UNDEFINED> instruction: 0x000006b8
   12640:	andeq	r0, r0, r4, lsl #13
   12644:	andeq	r0, r0, r0, lsl #14
   12648:	andeq	r0, r0, r4, asr r7
   1264c:			; <UNDEFINED> instruction: 0xffffe561
   12650:	andeq	r0, r0, r8, ror r7
   12654:	muleq	r0, r8, r6
   12658:			; <UNDEFINED> instruction: 0xffffd31b
   1265c:	strdeq	r0, [r0], -r8
   12660:	andeq	r0, r0, r4, lsr #14
   12664:			; <UNDEFINED> instruction: 0xfffff149
   12668:	andeq	r0, r0, r8, asr #13
   1266c:			; <UNDEFINED> instruction: 0xffffccf9
   12670:			; <UNDEFINED> instruction: 0xffffcce1
   12674:			; <UNDEFINED> instruction: 0xffffccc9
   12678:			; <UNDEFINED> instruction: 0xffffccb1
   1267c:			; <UNDEFINED> instruction: 0xffffcc95
   12680:	andeq	r4, r8, ip, asr #5
   12684:			; <UNDEFINED> instruction: 0xffffce4f
   12688:	andeq	r7, r4, r0, asr #15
   1268c:			; <UNDEFINED> instruction: 0x000477ba
   12690:	andeq	r4, r8, r4, ror #25
   12694:	andeq	r4, r8, r2, ror #25
   12698:	andeq	r0, r0, r0, lsr r7
   1269c:	andeq	r4, r8, r4, lsr #25
   126a0:	andeq	r4, r8, r6, lsl ip
   126a4:	andeq	r4, r8, r2, lsl #24
   126a8:	andeq	r7, r4, r4, lsl r3
   126ac:	andeq	r4, r8, r8, ror fp
   126b0:	andeq	r4, r8, r0, ror #22
   126b4:	andeq	r4, r8, r0, lsl #22
   126b8:	andeq	r7, r4, r0, ror r2
   126bc:	andeq	r7, r4, r6, lsl r3
   126c0:	andeq	r1, r5, r8, asr #7
   126c4:	andeq	r0, r0, r0, asr r6
   126c8:	andeq	r0, r0, r8, lsr r7
   126cc:	ldrdeq	r0, [r0], -r4
   126d0:	andeq	r0, r0, r4, lsl #14
   126d4:	andeq	r4, r8, r2, lsl #20
   126d8:	ldrdeq	r4, [r8], -r0
   126dc:	andeq	r7, r4, lr, lsr #5
   126e0:			; <UNDEFINED> instruction: 0x000472b2
   126e4:	andeq	r4, r8, r8, asr r9
   126e8:	andeq	r7, r4, r6, asr #5
   126ec:	andeq	r3, r8, r2, ror #14
   126f0:	andeq	r7, r4, r8, rrx
   126f4:	andeq	r7, r4, r2, lsl r1
   126f8:	strdeq	r4, [r8], -r2
   126fc:	andeq	r7, r4, r4, lsl #7
   12700:	strdeq	r7, [r4], -lr
   12704:	muleq	r8, r6, r8
   12708:	andeq	r7, r4, r2, asr r0
   1270c:	andeq	r7, r4, ip, lsl r0
   12710:	andeq	r4, r8, ip, asr #15
   12714:	andeq	r7, r4, r4, ror r2
   12718:	andeq	r6, r4, r2, asr #30
   1271c:	andeq	r4, r8, r6, lsr #15
   12720:	andeq	r6, r4, r2, lsl pc
   12724:	andeq	r4, r8, r6, asr r7
   12728:	andeq	r4, r8, r8, lsr r7
   1272c:	andeq	r0, r0, ip, lsr #14
   12730:	ldrdeq	r6, [r4], -lr
   12734:			; <UNDEFINED> instruction: 0x000006bc
   12738:			; <UNDEFINED> instruction: 0x00046db2
   1273c:			; <UNDEFINED> instruction: 0x00046db8
   12740:	andeq	r7, r4, r0, ror r1
   12744:	andeq	r6, r4, sl, ror #25
   12748:			; <UNDEFINED> instruction: 0xffffc62b
   1274c:			; <UNDEFINED> instruction: 0xffffcf13
   12750:	andeq	r0, r0, r4, ror r7
   12754:	andeq	r6, r4, lr, lsr #30
   12758:	andeq	r6, r4, r0, lsr ip
   1275c:	andeq	r6, r4, r2, lsr ip
   12760:	ldrdeq	r7, [r4], -lr
   12764:	andeq	r6, r4, r8, asr ip
   12768:	andeq	r6, r4, r6, lsl #28
   1276c:	andeq	r6, r4, ip, lsr ip
   12770:	andeq	r6, r4, sl, asr #24
   12774:	andeq	r7, r4, r2, asr #32
   12778:			; <UNDEFINED> instruction: 0x00046bbc
   1277c:	andeq	r7, r4, lr, lsl r0
   12780:	ldrdeq	r2, [r4], -ip
   12784:	andeq	r6, r4, r0, ror #24
   12788:	andeq	r6, r4, r6, ror #24
   1278c:	andeq	r6, r4, sl, ror #31
   12790:	andeq	r6, r4, r4, ror #22
   12794:	ldrdeq	r6, [r4], -r4
   12798:	muleq	r4, sl, sp
   1279c:			; <UNDEFINED> instruction: 0x00046fbe
   127a0:	andeq	r6, r4, r0, ror #24
   127a4:	andeq	r6, r4, r6, lsr #31
   127a8:	andeq	r5, r4, ip, asr fp
   127ac:	andeq	r6, r4, sl, ror sp
   127b0:	muleq	r4, r6, ip
   127b4:	andeq	r6, r4, r8, ror #30
   127b8:	muleq	r4, sl, pc	; <UNPREDICTABLE>
   127bc:	andeq	r6, r4, r0, asr pc
   127c0:	andeq	r6, r4, sl, asr #21
   127c4:	andeq	r6, r4, r6, lsr pc
   127c8:	strdeq	r2, [r4], -r4
   127cc:	andeq	r6, r4, r0, lsr #30
   127d0:	ldrdeq	r2, [r4], -lr
   127d4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   127d8:	blcs	2d6ec <__read_chk@plt+0x26c88>
   127dc:	andcs	fp, r0, r8, lsl #30
   127e0:	svclt	0x00004770
   127e4:			; <UNDEFINED> instruction: 0x000846be
   127e8:	cfstr32mi	mvfx11, [pc, #-224]	; 12710 <__read_chk@plt+0xbcac>
   127ec:	ldrbtmi	r4, [sp], #-2831	; 0xfffff4f1
   127f0:	blvs	ffaa39e4 <mkdtemp@@Base+0xffa51a08>
   127f4:			; <UNDEFINED> instruction: 0xbd38b902
   127f8:	strmi	r4, [r4], -sp, lsl #20
   127fc:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   12800:	stcl	7, cr15, [r6], #972	; 0x3cc
   12804:	tstcs	r1, sl, lsr #12
   12808:	ldc	7, cr15, [r0], #972	; 0x3cc
   1280c:	svclt	0x001c3001
   12810:	mvnvs	r2, #0, 6
   12814:	stfcsd	f5, [r0], {239}	; 0xef
   12818:	stmdami	r6, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1281c:	ldrhtmi	lr, [r8], -sp
   12820:			; <UNDEFINED> instruction: 0xf7f34478
   12824:	svclt	0x0000b9c3
   12828:	andeq	r4, r8, r6, lsr #13
   1282c:	muleq	r8, r0, r0
   12830:	andeq	r0, r0, r0, asr r6
   12834:	andeq	r6, r4, r0, asr pc
   12838:	bmi	d64d10 <mkdtemp@@Base+0xd12d34>
   1283c:	blmi	d63a28 <mkdtemp@@Base+0xd11a4c>
   12840:	ldrbmi	lr, [r0, sp, lsr #18]!
   12844:	stmpl	sl, {r4, r7, ip, sp, pc}
   12848:			; <UNDEFINED> instruction: 0x466f447b
   1284c:	ldmdavs	r2, {r7, r9, sl, lr}
   12850:			; <UNDEFINED> instruction: 0xf04f920f
   12854:	bmi	c1305c <mkdtemp@@Base+0xbc1080>
   12858:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1285c:	ldrdeq	pc, [r0], -r9
   12860:	ldc	7, cr15, [r6], #972	; 0x3cc
   12864:			; <UNDEFINED> instruction: 0xf7f34639
   12868:	andcc	lr, r1, ip, ror pc
   1286c:	ldrtmi	sp, [sp], -r3, asr #32
   12870:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
   12874:	ldrbtmi	ip, [sl], #3343	; 0xd0f
   12878:			; <UNDEFINED> instruction: 0xf44f9e00
   1287c:	ldrbmi	r7, [r4], -r0, lsl #25
   12880:	ldrbtpl	pc, [pc], r6, lsr #8	; <UNPREDICTABLE>
   12884:			; <UNDEFINED> instruction: 0xf046c40f
   12888:	stcgt	6, cr0, [pc, #-16]	; 12880 <__read_chk@plt+0xbe1c>
   1288c:	strgt	r9, [pc], #-1536	; 12894 <__read_chk@plt+0xbe30>
   12890:	strgt	ip, [pc], #-3343	; 12898 <__read_chk@plt+0xbe34>
   12894:	muleq	r7, r5, r8
   12898:	andeq	lr, r7, r4, lsl #17
   1289c:	bls	794b0 <mkdtemp@@Base+0x274d4>
   128a0:	ldrdeq	pc, [r0], -r9
   128a4:	movwmi	pc, #1059	; 0x423	; <UNPREDICTABLE>
   128a8:	cmneq	fp, #35	; 0x23	; <UNPREDICTABLE>
   128ac:	andeq	pc, r1, #34	; 0x22
   128b0:	andls	r9, r1, #201326592	; 0xc000000
   128b4:	andsgt	pc, r6, sp, lsr #17
   128b8:	stc	7, cr15, [sl], {243}	; 0xf3
   128bc:	tstcs	r1, sl, lsr r6
   128c0:	mrrc	7, 15, pc, r4, cr3	; <UNPREDICTABLE>
   128c4:	svclt	0x001c3001
   128c8:			; <UNDEFINED> instruction: 0xf8ca2301
   128cc:	andle	r3, sl, ip, lsr r0
   128d0:	blmi	3e5124 <mkdtemp@@Base+0x393148>
   128d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   128d8:	blls	3ec948 <mkdtemp@@Base+0x39a96c>
   128dc:	tstle	r2, sl, asr r0
   128e0:	pop	{r4, ip, sp, pc}
   128e4:			; <UNDEFINED> instruction: 0xf1b887f0
   128e8:	mvnsle	r0, r0, lsl #30
   128ec:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   128f0:	ldmdb	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   128f4:			; <UNDEFINED> instruction: 0xf1b8e7ec
   128f8:	mvnle	r0, r0, lsl #30
   128fc:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   12900:	ldmdb	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12904:			; <UNDEFINED> instruction: 0xf7f3e7e4
   12908:	svclt	0x0000ec82
   1290c:	andeq	r3, r8, r4, asr #32
   12910:	andeq	r0, r0, ip, asr r6
   12914:	andeq	r3, r8, r8, lsr r0
   12918:	andeq	r0, r0, r0, asr r6
   1291c:	andeq	r4, r8, lr, lsl r6
   12920:	andeq	r2, r8, ip, lsr #31
   12924:	andeq	r6, r4, r2, lsl #29
   12928:	andeq	r6, r4, lr, ror lr
   1292c:	tstcs	r1, r8, lsr r5
   12930:	ldrbtmi	r4, [sp], #-3349	; 0xfffff2eb
   12934:			; <UNDEFINED> instruction: 0xf7f34628
   12938:	mcrrne	11, 7, lr, r3, cr14
   1293c:	stmdacs	r2, {r0, r1, r2, r4, ip, lr, pc}
   12940:	andle	r4, r6, r4, lsl #12
   12944:			; <UNDEFINED> instruction: 0xf7f32102
   12948:	andcc	lr, r1, r6, asr #22
   1294c:	stccs	0, cr13, [r2], {7}
   12950:	ldclt	12, cr13, [r8, #-0]
   12954:	pop	{r5, r9, sl, lr}
   12958:			; <UNDEFINED> instruction: 0xf7f34038
   1295c:	stmdami	fp, {r0, r1, r3, r5, r6, r9, fp, ip, sp, pc}
   12960:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   12964:	stc2l	0, cr15, [lr, #112]	; 0x70
   12968:	ldclle	12, cr2, [r2, #8]!
   1296c:			; <UNDEFINED> instruction: 0xf7f3e7f2
   12970:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   12974:	ldm	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12978:	pop	{r0, r3, r5, r9, sl, lr}
   1297c:			; <UNDEFINED> instruction: 0x46024038
   12980:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   12984:	ldclt	0, cr15, [lr, #112]!	; 0x70
   12988:	andeq	r2, r4, sl, ror #3
   1298c:	andeq	r6, r4, r2, asr lr
   12990:	andeq	r6, r4, r6, lsl #28
   12994:			; <UNDEFINED> instruction: 0xb091b5f0
   12998:			; <UNDEFINED> instruction: 0xe094f8df
   1299c:	stcmi	6, cr4, [r5], #-116	; 0xffffff8c
   129a0:			; <UNDEFINED> instruction: 0xf8df2320
   129a4:	ldrbtmi	ip, [lr], #148	; 0x94
   129a8:	strls	r4, [r0], #-1148	; 0xfffffb84
   129ac:	strls	sl, [r1, #-3079]	; 0xfffff3f9
   129b0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   129b4:	strmi	r4, [lr], -r7, lsl #12
   129b8:			; <UNDEFINED> instruction: 0x46194615
   129bc:	andcs	r4, r1, #32, 12	; 0x2000000
   129c0:	ldrdgt	pc, [r0], -ip
   129c4:	eorsgt	pc, ip, sp, asr #17
   129c8:	stceq	0, cr15, [r0], {79}	; 0x4f
   129cc:	stcl	7, cr15, [ip, #972]!	; 0x3cc
   129d0:			; <UNDEFINED> instruction: 0x463a491a
   129d4:	ldrbtmi	sl, [r9], #-2054	; 0xfffff7fa
   129d8:			; <UNDEFINED> instruction: 0xf880f023
   129dc:	ldmdami	r9, {r3, r4, r8, r9, fp, lr}
   129e0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   129e4:	ldmdbmi	r8, {r0, r2, r9, ip, pc}
   129e8:	ldmdapl	r8, {r1, r4, r5, r9, sl, lr}
   129ec:	ldrbtmi	r4, [r9], #-2839	; 0xfffff4e9
   129f0:			; <UNDEFINED> instruction: 0xf8d09500
   129f4:	ldrbtmi	r0, [fp], #-184	; 0xffffff48
   129f8:	smlabtmi	r2, sp, r9, lr
   129fc:	ldmdbmi	r4, {r0, r8, r9, ip, pc}
   12a00:	ldrbtmi	r4, [r9], #-2836	; 0xfffff4ec
   12a04:	ldrbtmi	r9, [fp], #-4
   12a08:			; <UNDEFINED> instruction: 0xf0249806
   12a0c:	strmi	pc, [r4], -r7, asr #29
   12a10:			; <UNDEFINED> instruction: 0xf7f29806
   12a14:	bmi	44e7fc <mkdtemp@@Base+0x3fc820>
   12a18:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   12a1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12a20:	subsmi	r9, sl, pc, lsl #22
   12a24:	strtmi	sp, [r0], -r2, lsl #2
   12a28:	ldcllt	0, cr11, [r0, #68]!	; 0x44
   12a2c:	bl	ffbd0a00 <mkdtemp@@Base+0xffb7ea24>
   12a30:	ldrdeq	r2, [r8], -sl
   12a34:	andeq	r0, r5, r8, lsr #32
   12a38:	andeq	r0, r0, ip, asr r6
   12a3c:	strdeq	r6, [r4], -lr
   12a40:	muleq	r8, lr, lr
   12a44:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12a48:	andeq	fp, r4, r6, asr r5
   12a4c:	andeq	r1, r5, lr, asr sp
   12a50:	strdeq	r4, [r4], -lr
   12a54:	ldrdeq	sp, [r4], -lr
   12a58:	andeq	r2, r8, r6, ror #28
   12a5c:	andcs	r4, r0, #30720	; 0x7800
   12a60:	ldrbtmi	r4, [fp], #-2334	; 0xfffff6e2
   12a64:			; <UNDEFINED> instruction: 0x4605b570
   12a68:			; <UNDEFINED> instruction: 0xf8d3585b
   12a6c:			; <UNDEFINED> instruction: 0xf00c1d6c
   12a70:	cmplt	r0, #2752	; 0xac0	; <UNPREDICTABLE>
   12a74:			; <UNDEFINED> instruction: 0x46044e1a
   12a78:			; <UNDEFINED> instruction: 0x4630447e
   12a7c:	stc2l	0, cr15, [r2, #-112]	; 0xffffff90
   12a80:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   12a84:	ldc2	0, cr15, [lr, #-112]!	; 0xffffff90
   12a88:			; <UNDEFINED> instruction: 0xf01c4630
   12a8c:	ldmdami	r6, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   12a90:			; <UNDEFINED> instruction: 0xf01c4478
   12a94:	ldmdami	r5, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   12a98:			; <UNDEFINED> instruction: 0xf01c4478
   12a9c:	ldmdami	r4, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   12aa0:			; <UNDEFINED> instruction: 0xf01c4478
   12aa4:	strtmi	pc, [r8], -pc, lsr #26
   12aa8:			; <UNDEFINED> instruction: 0xff1cf00b
   12aac:	strmi	r4, [r1], -r2, lsr #12
   12ab0:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   12ab4:	stc2	0, cr15, [r6, #-112]!	; 0xffffff90
   12ab8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   12abc:	stc2	0, cr15, [r2, #-112]!	; 0xffffff90
   12ac0:	pop	{r5, r9, sl, lr}
   12ac4:			; <UNDEFINED> instruction: 0xf7f24070
   12ac8:	stmdbmi	ip, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, pc}
   12acc:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
   12ad0:			; <UNDEFINED> instruction: 0xf01b4478
   12ad4:	svclt	0x0000f949
   12ad8:	andeq	r2, r8, lr, lsl lr
   12adc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12ae0:	andeq	r6, r4, r0, lsl #27
   12ae4:			; <UNDEFINED> instruction: 0x00046db2
   12ae8:	andeq	r6, r4, r0, ror #27
   12aec:	andeq	r6, r4, r0, lsl lr
   12af0:	andeq	r6, r4, r4, asr lr
   12af4:	andeq	r6, r4, lr, ror lr
   12af8:			; <UNDEFINED> instruction: 0x00046eb6
   12afc:	andeq	r8, r4, r6, lsl r1
   12b00:	andeq	r6, r4, ip, lsl #26
   12b04:	push	{r1, r2, r3, r5, r8, r9, fp, lr}
   12b08:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   12b0c:	stmdbeq	r0, {r0, r4, r5, r7, r8, ip, sp, lr, pc}
   12b10:			; <UNDEFINED> instruction: 0xf8dfb083
   12b14:			; <UNDEFINED> instruction: 0xf04fa0b0
   12b18:	andls	r0, r1, r1, lsl #2
   12b1c:	svclt	0x000844fa
   12b20:			; <UNDEFINED> instruction: 0xf020469a
   12b24:	mcrmi	12, 1, pc, cr8, cr3, {2}	; <UNPREDICTABLE>
   12b28:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
   12b2c:	ldrbtmi	r4, [lr], #-3880	; 0xfffff0d8
   12b30:	ldrbtmi	r4, [pc], #-1272	; 12b38 <__read_chk@plt+0xc0d4>
   12b34:			; <UNDEFINED> instruction: 0x46044631
   12b38:			; <UNDEFINED> instruction: 0xf7f3b3b0
   12b3c:	strbmi	lr, [r1], -r6, asr #18
   12b40:	bleq	4d758 <error@@Base+0x1e254>
   12b44:	ldrbmi	r4, [r8], -r5, lsl #12
   12b48:	svc	0x0074f7f2
   12b4c:	ldrtmi	r2, [r9], -r0, lsl #6
   12b50:	andcc	pc, r0, fp, lsl #16
   12b54:	stclpl	6, cr4, [r5, #-352]!	; 0xfffffea0
   12b58:			; <UNDEFINED> instruction: 0xf7f2b35d
   12b5c:	ldmdbmi	sp, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
   12b60:			; <UNDEFINED> instruction: 0x46054479
   12b64:			; <UNDEFINED> instruction: 0xb3254658
   12b68:	mcr	7, 4, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   12b6c:	strbmi	fp, [r9], -r8, asr #2
   12b70:			; <UNDEFINED> instruction: 0xf1b94658
   12b74:	andle	r0, ip, r0, lsl #30
   12b78:	mcr	7, 4, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   12b7c:	strtmi	r4, [r0], -r3, lsl #12
   12b80:	strtmi	fp, [r0], -r3, asr #18
   12b84:			; <UNDEFINED> instruction: 0xf7f22501
   12b88:			; <UNDEFINED> instruction: 0x4628eebe
   12b8c:	pop	{r0, r1, ip, sp, pc}
   12b90:	qsub8mi	r8, r0, r0
   12b94:	mrc	7, 5, APSR_nzcv, cr6, cr2, {7}
   12b98:	ldrbmi	r2, [r0], -r1, lsl #2
   12b9c:	ldc2	0, cr15, [r6], {32}
   12ba0:			; <UNDEFINED> instruction: 0x46044631
   12ba4:	bicle	r2, r8, r0, lsl #16
   12ba8:	strtmi	r4, [r8], -r5, lsl #12
   12bac:	pop	{r0, r1, ip, sp, pc}
   12bb0:	qsub8mi	r8, r0, r0
   12bb4:	mcr	7, 5, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   12bb8:	andlt	r4, r3, r8, lsr #12
   12bbc:	svchi	0x00f0e8bd
   12bc0:	andeq	r6, r4, r2, asr #29
   12bc4:	andeq	r6, r4, r0, lsl #29
   12bc8:			; <UNDEFINED> instruction: 0x00046eba
   12bcc:			; <UNDEFINED> instruction: 0x00046ebc
   12bd0:	andeq	r3, r4, sl, lsr #8
   12bd4:	andeq	r3, r4, r8, lsl #8
   12bd8:	svcmi	0x00f0e92d
   12bdc:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   12be0:	strmi	r8, [r6], -r8, lsl #22
   12be4:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   12be8:	bcc	fe44e418 <mkdtemp@@Base+0xfe3fc43c>
   12bec:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   12bf0:	ldcne	6, cr15, [r4, #-692]	; 0xfffffd4c
   12bf4:	cfstrsge	mvf4, [lr], {120}	; 0x78
   12bf8:	stmvc	r2, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   12bfc:			; <UNDEFINED> instruction: 0xf10d9209
   12c00:			; <UNDEFINED> instruction: 0xf8df0ae4
   12c04:	mcr	4, 0, r2, cr9, cr4, {5}
   12c08:			; <UNDEFINED> instruction: 0xf8dd5a10
   12c0c:	ldrbtmi	r7, [sl], #-2396	; 0xfffff6a4
   12c10:			; <UNDEFINED> instruction: 0xf8df940d
   12c14:	strls	r4, [r8, -r8, lsr #9]
   12c18:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   12c1c:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   12c20:	ldmdavs	fp, {r0, r2, r3, sl, fp, ip, pc}
   12c24:	stmdbcc	ip, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   12c28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12c2c:	movwls	r6, #30779	; 0x783b
   12c30:	eorvs	r2, r3, r1, lsl #6
   12c34:	stc2	0, cr15, [sl, #-112]!	; 0xffffff90
   12c38:	strcc	pc, [r4], #2271	; 0x8df
   12c3c:	andmi	pc, r1, #64, 4
   12c40:	strbmi	r2, [r0], -r0, lsl #2
   12c44:	movwls	r4, #21627	; 0x547b
   12c48:			; <UNDEFINED> instruction: 0xf7f3461c
   12c4c:	ldrbmi	lr, [r0], -r4, lsr #17
   12c50:	tstcs	r0, r0, lsr #4
   12c54:	ldm	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12c58:	ldmdbcc	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12c5c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   12c60:			; <UNDEFINED> instruction: 0xf8df80f5
   12c64:	cfcvtsd	mvd3, mvf11
   12c68:			; <UNDEFINED> instruction: 0x46c16a10
   12c6c:	ldrbtmi	r2, [fp], #-639	; 0xfffffd81
   12c70:	andne	pc, r0, #192, 4
   12c74:	andls	r3, ip, #40, 6	; 0xa0000000
   12c78:	andls	r2, r6, #0, 4
   12c7c:	bcc	44e4ac <mkdtemp@@Base+0x3fc4d0>
   12c80:	teqlt	fp, r6, lsl #22
   12c84:			; <UNDEFINED> instruction: 0xf7f32001
   12c88:			; <UNDEFINED> instruction: 0xf8dfeb88
   12c8c:	ldrbtmi	r0, [r8], #-1084	; 0xfffffbc4
   12c90:	ldc2l	0, cr15, [r2], {28}
   12c94:	blcs	398c0 <error@@Base+0xa3bc>
   12c98:	sbchi	pc, lr, r0
   12c9c:	strtcc	pc, [ip], #-2271	; 0xfffff721
   12ca0:	blcc	ede4 <__read_chk@plt+0x8380>
   12ca4:	ldrbtmi	r9, [fp], #-3849	; 0xfffff0f7
   12ca8:	bcc	fe44e4d0 <mkdtemp@@Base+0xfe3fc4f4>
   12cac:			; <UNDEFINED> instruction: 0xf7f3e007
   12cb0:	cmncs	r1, #6016	; 0x1780
   12cb4:	ldmibvs	pc!, {r0, r1, sp, lr}^	; <UNPREDICTABLE>
   12cb8:			; <UNDEFINED> instruction: 0xf0002f00
   12cbc:	ldmdavs	sp!, {r0, r3, r4, r5, r7, pc}^
   12cc0:	streq	pc, [r8, #-37]	; 0xffffffdb
   12cc4:	mvnsle	r2, r2, lsl #26
   12cc8:	eorcs	r6, r0, #933888	; 0xe4000
   12ccc:	strcs	r6, [r3], #-2424	; 0xfffff688
   12cd0:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   12cd4:	strcs	lr, [r1], #-2509	; 0xfffff633
   12cd8:	andge	pc, r0, sp, asr #17
   12cdc:			; <UNDEFINED> instruction: 0xf7f3464a
   12ce0:	pkhbtmi	lr, r0, sl, lsl #22
   12ce4:			; <UNDEFINED> instruction: 0xf0402800
   12ce8:	cdp	0, 1, cr8, cr9, cr3, {6}
   12cec:			; <UNDEFINED> instruction: 0x46531a10
   12cf0:	beq	fe44e558 <mkdtemp@@Base+0xfe3fc57c>
   12cf4:	stcge	6, cr4, [pc], {74}	; 0x4a
   12cf8:			; <UNDEFINED> instruction: 0xf01cae10
   12cfc:	ldmib	r7, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
   12d00:	ldmdavs	r8!, {r1, r9, ip}^
   12d04:	andhi	pc, r0, r4, asr #17
   12d08:	andhi	pc, r0, r6, asr #17
   12d0c:	b	fe450ce0 <mkdtemp@@Base+0xfe3fed04>
   12d10:	svccc	0x00fff1b0
   12d14:			; <UNDEFINED> instruction: 0xf0004683
   12d18:	andcs	r8, r1, #184, 2	; 0x2e
   12d1c:			; <UNDEFINED> instruction: 0xf7f34629
   12d20:	blmi	ffb0dfa8 <mkdtemp@@Base+0xffabbfcc>
   12d24:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   12d28:	ldrdeq	pc, [ip, #131]	; 0x83
   12d2c:	stmdacs	r0, {r2, r8, r9, ip, pc}
   12d30:	adcshi	pc, r1, r0
   12d34:	ldmdahi	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   12d38:	stmib	sp, {r0, r4, r9, fp, sp, pc}^
   12d3c:			; <UNDEFINED> instruction: 0x46418817
   12d40:			; <UNDEFINED> instruction: 0x4623687d
   12d44:	stceq	0, cr15, [r1], {79}	; 0x4f
   12d48:	andgt	pc, r0, r2, asr #17
   12d4c:	popvs	{r0, r2, r4, r6, sp, lr}
   12d50:	ldmvs	sp!, {r0, r2, r4, r7, sp, lr}^
   12d54:			; <UNDEFINED> instruction: 0xf7f260d5
   12d58:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   12d5c:	msrhi	CPSR_, r0, asr #32
   12d60:	stccs	8, cr6, [r0, #-148]	; 0xffffff6c
   12d64:	teqhi	r9, r0	; <UNPREDICTABLE>
   12d68:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   12d6c:	stmdbvs	sl!, {r7, r8, r9, sp}
   12d70:	strbmi	r6, [r0], -r9, ror #18
   12d74:	stcl	7, cr15, [r0, #-968]	; 0xfffffc38
   12d78:	vmla.f16	s12, s16, s23
   12d7c:			; <UNDEFINED> instruction: 0xf50d3a10
   12d80:	andcs	r6, r1, #675282944	; 0x28400000
   12d84:	andls	r2, r2, #0, 6
   12d88:	movwcc	lr, #2509	; 0x9cd
   12d8c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx10
   12d90:	vpmin.s8	d17, d0, d0
   12d94:	strbmi	r4, [r0], -r1, lsl #6
   12d98:	b	fef50d6c <mkdtemp@@Base+0xfeefed90>
   12d9c:			; <UNDEFINED> instruction: 0xf0402800
   12da0:	cdp	0, 1, cr8, cr8, cr12, {7}
   12da4:			; <UNDEFINED> instruction: 0x46412a10
   12da8:			; <UNDEFINED> instruction: 0xf7f34658
   12dac:	stmdacs	r0, {r2, r5, r7, r8, fp, sp, lr, pc}
   12db0:	rschi	pc, lr, r0
   12db4:	ldcl	7, cr15, [sl], {243}	; 0xf3
   12db8:			; <UNDEFINED> instruction: 0xf7f26800
   12dbc:	strtmi	lr, [r9], -lr, lsl #29
   12dc0:	stmiami	r4, {r1, r9, sl, lr}^
   12dc4:			; <UNDEFINED> instruction: 0xf01c4478
   12dc8:			; <UNDEFINED> instruction: 0x4658fb9d
   12dcc:	blcc	ef10 <__read_chk@plt+0x84ac>
   12dd0:	ldmda	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12dd4:	tstlt	r8, r0, lsr #16
   12dd8:	stc	7, cr15, [r0, #968]	; 0x3c8
   12ddc:	tstlt	r8, r0, lsr r8
   12de0:	stmib	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12de4:	svceq	0x0000f1bb
   12de8:	stmdbls	r7, {r0, r1, r2, r3, r6, r8, r9, fp, ip, lr, pc}
   12dec:	blls	224754 <mkdtemp@@Base+0x1d2778>
   12df0:	ldmdbvs	sl!, {r0, r3, r4, sp, lr}
   12df4:			; <UNDEFINED> instruction: 0xf0256979
   12df8:	stmdacs	r0, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
   12dfc:	smlabbhi	r9, r0, r2, pc	; <UNPREDICTABLE>
   12e00:	ldc	7, cr15, [r4], #972	; 0x3cc
   12e04:	strmi	r6, [r4], -r5, lsl #16
   12e08:			; <UNDEFINED> instruction: 0xf7f24628
   12e0c:	ldrbmi	lr, [r2], -r6, ror #28
   12e10:	strmi	r4, [r3], -r9, asr #12
   12e14:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
   12e18:	stc2	0, cr15, [lr], {28}
   12e1c:			; <UNDEFINED> instruction: 0xf7f34658
   12e20:	eorvs	lr, r5, ip, lsl #16
   12e24:			; <UNDEFINED> instruction: 0xf04f69ff
   12e28:	svccs	0x00003bff
   12e2c:	svcge	0x0047f47f
   12e30:	svccc	0x00fff1bb
   12e34:	rscshi	pc, r3, r0, asr #32
   12e38:	tstcs	r1, r6, lsl #16
   12e3c:	blx	1acef48 <mkdtemp@@Base+0x1a7cf6c>
   12e40:	ldmdbcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12e44:	mulls	r6, r0, r2
   12e48:	svcge	0x001af47f
   12e4c:	stc	7, cr15, [lr], {243}	; 0xf3
   12e50:	stmdacs	r0, {fp, sp, lr}
   12e54:	msrhi	CPSR_sc, r0, asr #32
   12e58:	ldrbtmi	r4, [fp], #-2976	; 0xfffff460
   12e5c:	ldrbmi	r4, [r2], -r0, lsr #17
   12e60:	bne	44e6cc <mkdtemp@@Base+0x3fc6f0>
   12e64:			; <UNDEFINED> instruction: 0xf01c4478
   12e68:			; <UNDEFINED> instruction: 0xf04ffb4d
   12e6c:	strd	r3, [r8], #15	; <UNPREDICTABLE>
   12e70:	ldcl	7, cr15, [ip], #-972	; 0xfffffc34
   12e74:	ldrbtmi	r4, [r9], #-2459	; 0xfffff665
   12e78:	stmdavs	r5, {r2, r4, r8, ip, sp}
   12e7c:	ldmmi	sl, {r2, r9, sl, lr}
   12e80:			; <UNDEFINED> instruction: 0xf01c4478
   12e84:	eorvs	pc, r5, pc, lsr fp	; <UNPREDICTABLE>
   12e88:			; <UNDEFINED> instruction: 0xf7f3e715
   12e8c:			; <UNDEFINED> instruction: 0x4604ec70
   12e90:	eorvs	r2, r3, r0, lsl #6
   12e94:			; <UNDEFINED> instruction: 0xf8d3e70f
   12e98:	blcs	1f5e0 <__read_chk@plt+0x18b7c>
   12e9c:	ldrtmi	sp, [r0], -r2, lsr #1
   12ea0:	ldmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12ea4:			; <UNDEFINED> instruction: 0xf0402800
   12ea8:	blls	1330d0 <mkdtemp@@Base+0xe10f4>
   12eac:	bls	44e6d4 <mkdtemp@@Base+0x3fc6f8>
   12eb0:	strls	r6, [sl], #-2097	; 0xfffff7cf
   12eb4:			; <UNDEFINED> instruction: 0xf8d34604
   12eb8:	ldrdls	r3, [r4, -r0]
   12ebc:	cfmadd32	mvax0, mvfx9, mvfx9, mvfx11
   12ec0:	ldmdavs	fp!, {r4, r7, r9, fp, ip, sp}^
   12ec4:	blls	124930 <mkdtemp@@Base+0xd2954>
   12ec8:	bhi	fe44e734 <mkdtemp@@Base+0xfe3fc758>
   12ecc:	blcs	3a2e4 <error@@Base+0xade0>
   12ed0:	stmiavs	lr!, {r0, r6, ip, lr, pc}^
   12ed4:	eorsle	r2, fp, r0, lsl #28
   12ed8:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
   12edc:	stmiavs	fp!, {r3, r4, r5, ip, lr, pc}
   12ee0:	ldrle	r0, [r5, #-2011]!	; 0xfffff825
   12ee4:	ldrmi	r8, [r9, #2099]	; 0x833
   12ee8:			; <UNDEFINED> instruction: 0x4641d132
   12eec:	stc	7, cr15, [r2], {243}	; 0xf3
   12ef0:			; <UNDEFINED> instruction: 0xf1b9bb70
   12ef4:	rsbsle	r0, r5, r2, lsl #30
   12ef8:	svceq	0x000af1b9
   12efc:	stmiblt	r4, {r3, r5, r8, ip, lr, pc}
   12f00:	vtst.8	d22, d28, d19
   12f04:	vqsub.s8	q8, q12, <illegal reg q15.5>
   12f08:			; <UNDEFINED> instruction: 0x401a01fe
   12f0c:	andsle	r4, pc, sl, lsl #5
   12f10:	ldmvs	r3!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}^
   12f14:	ldmdbvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   12f18:	ldmdbvs	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   12f1c:	svcvc	0x0080f1b3
   12f20:			; <UNDEFINED> instruction: 0x4635d016
   12f24:	stmdavs	r8!, {r2, r3, r4, r8, r9, sp}
   12f28:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   12f2c:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
   12f30:	cfmsub32	mvax6, mvfx4, mvfx8, mvfx4
   12f34:	vmov	s16, r9
   12f38:	stmiavs	fp!, {r4, r9, fp, ip, sp}^
   12f3c:			; <UNDEFINED> instruction: 0x460ae9dd
   12f40:	andeq	lr, pc, ip, lsr #17
   12f44:	stmdbvs	r9!, {r3, r5, r8, fp, sp, lr}^
   12f48:	stmia	ip!, {r1, r3, r5, r7, r8, fp, sp, lr}
   12f4c:	ldr	r0, [r6, -r7]
   12f50:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   12f54:			; <UNDEFINED> instruction: 0x4620d1bd
   12f58:			; <UNDEFINED> instruction: 0xf0412101
   12f5c:	strcs	pc, [r1], #-2523	; 0xfffff625
   12f60:	lslsle	r2, r2, #16
   12f64:	cdp	8, 1, cr4, cr9, cr1, {3}
   12f68:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
   12f6c:	bls	44e7d4 <mkdtemp@@Base+0x3fc7f8>
   12f70:			; <UNDEFINED> instruction: 0x460ae9dd
   12f74:	blx	34efee <mkdtemp@@Base+0x2fd012>
   12f78:			; <UNDEFINED> instruction: 0xf023e727
   12f7c:	ldmdbmi	ip, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   12f80:			; <UNDEFINED> instruction: 0x31284479
   12f84:	ldmdami	fp, {r1, r9, sl, lr}^
   12f88:			; <UNDEFINED> instruction: 0xf01c4478
   12f8c:			; <UNDEFINED> instruction: 0xe71cfabb
   12f90:			; <UNDEFINED> instruction: 0x462a4859
   12f94:	bne	44e804 <mkdtemp@@Base+0x3fc828>
   12f98:			; <UNDEFINED> instruction: 0xf01c4478
   12f9c:	ldr	pc, [r9, -sp, asr #22]
   12fa0:			; <UNDEFINED> instruction: 0xf8d39b04
   12fa4:	smlabtls	r4, ip, r1, r1
   12fa8:	cdp2	0, 12, cr15, cr12, cr3, {1}
   12fac:	strmi	r9, [r2], -r4, lsl #18
   12fb0:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
   12fb4:	blx	fe9cf02c <mkdtemp@@Base+0xfe97d050>
   12fb8:			; <UNDEFINED> instruction: 0xf7f3e707
   12fbc:	blls	14df24 <mkdtemp@@Base+0xfbf48>
   12fc0:	ldrsbne	pc, [r0, #131]	; 0x83	; <UNPREDICTABLE>
   12fc4:	stmdavs	r0, {r2, r8, ip, pc}
   12fc8:	stc	7, cr15, [r6, #968]	; 0x3c8
   12fcc:	strmi	r9, [r2], -r4, lsl #18
   12fd0:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   12fd4:	blx	fe5cf04c <mkdtemp@@Base+0xfe57d070>
   12fd8:	stmdami	sl, {r0, r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   12fdc:			; <UNDEFINED> instruction: 0xf01c4478
   12fe0:	usat	pc, #18, r1, lsl #21	; <UNPREDICTABLE>
   12fe4:	ldmdavs	r3!, {r2, r3, r4, r8, fp, ip, sp, pc}^
   12fe8:	addsmi	r9, r3, #12, 20	; 0xc000
   12fec:			; <UNDEFINED> instruction: 0x4635d0b0
   12ff0:	mrc	3, 0, r2, cr8, cr0, {0}
   12ff4:			; <UNDEFINED> instruction: 0xf10d9a10
   12ff8:	stmdavs	r8!, {r2, r5, r6, fp}
   12ffc:	bcc	44e824 <mkdtemp@@Base+0x3fc848>
   13000:	strbmi	r6, [r4], r9, ror #16
   13004:	stmiavs	fp!, {r1, r3, r5, r7, fp, sp, lr}^
   13008:			; <UNDEFINED> instruction: 0x460ae9dd
   1300c:	andeq	lr, pc, ip, lsr #17
   13010:	mrc	6, 0, lr, cr10, cr5, {5}
   13014:	ldmib	r7, {r4, r7, r9, fp}^
   13018:			; <UNDEFINED> instruction: 0xf7f32104
   1301c:	ldmdami	sl!, {r2, r7, r9, fp, sp, lr, pc}
   13020:			; <UNDEFINED> instruction: 0xf01c4478
   13024:			; <UNDEFINED> instruction: 0xf8ddfb09
   13028:	stmiblt	fp, {r5, r6, r8, fp, ip, sp}^
   1302c:	beq	44e8a0 <mkdtemp@@Base+0x3fc8c4>
   13030:			; <UNDEFINED> instruction: 0x4659465a
   13034:			; <UNDEFINED> instruction: 0xf80cf01e
   13038:			; <UNDEFINED> instruction: 0xf080fab0
   1303c:			; <UNDEFINED> instruction: 0xf0410940
   13040:	bmi	cd1984 <mkdtemp@@Base+0xc7f9a8>
   13044:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   13048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1304c:	stmdbcc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13050:	qsuble	r4, sl, sl
   13054:	ldcne	6, cr15, [r4, #-52]	; 0xffffffcc
   13058:	blhi	24e354 <mkdtemp@@Base+0x1fc378>
   1305c:	svchi	0x00f0e8bd
   13060:	blls	35b478 <mkdtemp@@Base+0x30949c>
   13064:	andcs	r9, r9, #0, 2
   13068:	ldrbmi	r2, [r8], -r1, lsl #2
   1306c:	ldmdb	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13070:	bicsle	r3, fp, r1
   13074:	bl	1ed1048 <mkdtemp@@Base+0x1e7f06c>
   13078:			; <UNDEFINED> instruction: 0xf7f26800
   1307c:	strmi	lr, [r1], -lr, lsr #26
   13080:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   13084:	blx	fcf0fc <mkdtemp@@Base+0xf7d120>
   13088:			; <UNDEFINED> instruction: 0xf7f3e7d0
   1308c:			; <UNDEFINED> instruction: 0x4604eb70
   13090:			; <UNDEFINED> instruction: 0xf7f26800
   13094:	strmi	lr, [r1], -r2, lsr #26
   13098:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   1309c:	blx	ccf114 <mkdtemp@@Base+0xc7d138>
   130a0:			; <UNDEFINED> instruction: 0xf7f2e6f6
   130a4:			; <UNDEFINED> instruction: 0x4603ed1a
   130a8:			; <UNDEFINED> instruction: 0xf7f3e6d8
   130ac:	svclt	0x0000e8b0
   130b0:	andeq	r2, r4, r0, asr #20
   130b4:	andeq	r0, r0, ip, asr r6
   130b8:	andeq	r2, r8, r2, ror ip
   130bc:	andeq	r7, r4, sl, asr #31
   130c0:	andeq	r2, r8, ip, lsr ip
   130c4:	andeq	r7, r4, r6, ror pc
   130c8:	andeq	r6, r4, r2, ror #26
   130cc:	andeq	r6, r4, r2, ror sp
   130d0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   130d4:	andeq	r6, r4, ip, lsl #26
   130d8:	ldrdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   130dc:	andeq	r1, r5, r6, asr #32
   130e0:	andeq	r6, r4, r4, asr #25
   130e4:	andeq	r7, r4, lr, ror #26
   130e8:	andeq	r6, r4, r0, lsl #23
   130ec:	andeq	r6, r4, r2, lsr #22
   130f0:	andeq	r7, r4, r4, ror #24
   130f4:	andeq	r6, r4, ip, lsr #22
   130f8:	andeq	r6, r4, r4, asr #22
   130fc:	muleq	r4, sl, sl
   13100:	andeq	r6, r4, r6, lsr #21
   13104:	andeq	r6, r4, r4, lsl #21
   13108:	strdeq	r6, [r4], -r0
   1310c:	andeq	r2, r8, sl, lsr r8
   13110:	andeq	r6, r4, sl, asr #21
   13114:	andeq	r6, r4, r6, lsr #19
   13118:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   1311c:	stmdacs	r1, {r3, r4, fp, sp, lr}
   13120:	ldrbmi	sp, [r0, -r0, lsl #24]!
   13124:			; <UNDEFINED> instruction: 0xf7f22101
   13128:	svclt	0x0000bf41
   1312c:			; <UNDEFINED> instruction: 0x00083dba
   13130:	svcmi	0x00f0e92d
   13134:	ldclmi	0, cr11, [lr, #596]	; 0x254
   13138:	ldclmi	6, cr4, [lr], {23}
   1313c:	ldrbtmi	r4, [sp], #-1562	; 0xfffff9e6
   13140:	cmnhi	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   13144:	stmdbpl	ip!, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   13148:			; <UNDEFINED> instruction: 0xf8bd44f8
   1314c:	stmdavs	r4!, {r2, r3, r4, r5, r6, ip, sp, pc}
   13150:			; <UNDEFINED> instruction: 0xf04f9413
   13154:	cfldrdmi	mvd0, [r9], {0}
   13158:	ldrdgt	pc, [r8], sp
   1315c:	andls	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   13160:	ldrsbtmi	pc, [r4], r9	; <UNPREDICTABLE>
   13164:			; <UNDEFINED> instruction: 0xf0002c00
   13168:	stmdavc	r3!, {r1, r3, r6, r7, pc}
   1316c:	strmi	r4, [lr], -r5, lsl #12
   13170:			; <UNDEFINED> instruction: 0xd1232b2d
   13174:	bllt	2312fc <mkdtemp@@Base+0x1df320>
   13178:	bl	fffd114c <mkdtemp@@Base+0xfff7f170>
   1317c:	strmi	r1, [r4], -r6, asr #24
   13180:	sbchi	pc, sl, r0
   13184:			; <UNDEFINED> instruction: 0xf7f32001
   13188:			; <UNDEFINED> instruction: 0x4602ebf8
   1318c:			; <UNDEFINED> instruction: 0xf0001c50
   13190:			; <UNDEFINED> instruction: 0x462180be
   13194:			; <UNDEFINED> instruction: 0xf01d4628
   13198:	blx	fec52f0c <mkdtemp@@Base+0xfec00f30>
   1319c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   131a0:			; <UNDEFINED> instruction: 0xf99ef041
   131a4:	blmi	ff0e5cc4 <mkdtemp@@Base+0xff093ce8>
   131a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   131ac:	blls	4ed21c <mkdtemp@@Base+0x49b240>
   131b0:			; <UNDEFINED> instruction: 0xf040405a
   131b4:	andslt	r8, r5, r2, asr #1
   131b8:	svchi	0x00f0e8bd
   131bc:	blcc	ff451528 <mkdtemp@@Base+0xff3ff54c>
   131c0:	cmple	r3, r0, lsl #22
   131c4:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
   131c8:	bl	fee5119c <mkdtemp@@Base+0xfedff1c0>
   131cc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   131d0:	addshi	pc, r1, r0
   131d4:	blcs	311e8 <error@@Base+0x1ce4>
   131d8:	addhi	pc, r5, r0
   131dc:			; <UNDEFINED> instruction: 0xf7f3a805
   131e0:	andcc	lr, r1, r2, lsr #24
   131e4:	adchi	pc, fp, r0
   131e8:			; <UNDEFINED> instruction: 0xf7f3a807
   131ec:	andcc	lr, r1, ip, lsl ip
   131f0:	adchi	pc, r5, r0
   131f4:			; <UNDEFINED> instruction: 0x463a465b
   131f8:			; <UNDEFINED> instruction: 0x46204631
   131fc:	blx	ff2d1202 <mkdtemp@@Base+0xff27f226>
   13200:	ldmmi	r1!, {r2, r9, sl, lr}
   13204:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   13208:	blx	5cf280 <mkdtemp@@Base+0x57d2a4>
   1320c:	stmda	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13210:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13214:	adchi	pc, r7, r0
   13218:			; <UNDEFINED> instruction: 0xf0001c43
   1321c:	blmi	feaf348c <mkdtemp@@Base+0xfeaa14b0>
   13220:	ldrbtmi	r9, [fp], #-2053	; 0xfffff7fb
   13224:			; <UNDEFINED> instruction: 0xf7f2601e
   13228:	stmdals	r8, {r3, r9, sl, fp, sp, lr, pc}
   1322c:	mcr	7, 0, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   13230:			; <UNDEFINED> instruction: 0xf7f24620
   13234:	ldmib	sp, {r3, r5, r6, r8, r9, fp, sp, lr, pc}^
   13238:	strtmi	r2, [r8], -r6, lsl #2
   1323c:			; <UNDEFINED> instruction: 0xff08f01d
   13240:			; <UNDEFINED> instruction: 0xf080fab0
   13244:			; <UNDEFINED> instruction: 0xf0410940
   13248:	str	pc, [fp, fp, asr #18]!
   1324c:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
   13250:	bl	1d51224 <mkdtemp@@Base+0x1cff248>
   13254:	stmdacs	r0, {r1, r7, r9, sl, lr}
   13258:	tstcs	r1, r9, asr #32
   1325c:	strmi	sl, [r8], -r7, lsl #22
   13260:			; <UNDEFINED> instruction: 0xf7f22200
   13264:	andcc	lr, r1, r0, lsl #22
   13268:	rschi	pc, sl, r0
   1326c:			; <UNDEFINED> instruction: 0x463a465b
   13270:			; <UNDEFINED> instruction: 0x46204631
   13274:	blx	fe3d127a <mkdtemp@@Base+0xfe37f29e>
   13278:	ldmmi	r6, {r1, r2, r9, sl, lr}
   1327c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   13280:			; <UNDEFINED> instruction: 0xf9daf01c
   13284:	svc	0x00c8f7f2
   13288:	stmdacs	r0, {r2, r9, sl, lr}
   1328c:	adchi	pc, r7, r0
   13290:			; <UNDEFINED> instruction: 0xf0001c41
   13294:	stmdals	r7, {r0, r1, r2, r3, r4, r6, r7, pc}
   13298:	stcl	7, cr15, [lr, #968]	; 0x3c8
   1329c:			; <UNDEFINED> instruction: 0xf7f24630
   132a0:	stmdals	r8, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
   132a4:	ldc2	0, cr15, [r4, #152]!	; 0x98
   132a8:	strmi	r1, [r6], -r2, asr #24
   132ac:	sbchi	pc, r4, r0
   132b0:			; <UNDEFINED> instruction: 0xf7f29808
   132b4:	and	lr, r4, r2, asr #27
   132b8:	b	165128c <mkdtemp@@Base+0x15ff2b0>
   132bc:	stmdacs	r4, {fp, sp, lr}
   132c0:	andcs	sp, r0, #52, 2
   132c4:	ldrmi	r4, [r1], -r0, lsr #12
   132c8:	svc	0x0020f7f2
   132cc:	rscsle	r3, r3, r1
   132d0:	ldrtmi	r4, [r2], -r8, lsr #12
   132d4:			; <UNDEFINED> instruction: 0xf01d4631
   132d8:	blx	fec52dcc <mkdtemp@@Base+0xfec00df0>
   132dc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   132e0:			; <UNDEFINED> instruction: 0xf8fef041
   132e4:			; <UNDEFINED> instruction: 0xf8dfe75e
   132e8:	ldrbtmi	sl, [sl], #496	; 0x1f0
   132ec:			; <UNDEFINED> instruction: 0xf8dfe776
   132f0:	ldrbtmi	sl, [sl], #492	; 0x1ec
   132f4:			; <UNDEFINED> instruction: 0xf8dfe7b1
   132f8:	ldrbtmi	sl, [sl], #488	; 0x1e8
   132fc:	stcls	7, cr14, [r3], #-440	; 0xfffffe48
   13300:	strgt	lr, [r1], #-2509	; 0xfffff633
   13304:	strls	r9, [r0], #-3105	; 0xfffff3df
   13308:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   1330c:	stccs	7, cr14, [r0], {74}	; 0x4a
   13310:	strtmi	sp, [r0], -r2, lsl #22
   13314:	ldc	7, cr15, [r0, #968]	; 0x3c8
   13318:	ldmdami	r3!, {r1, r4, r5, r6, r8, fp, lr}^
   1331c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13320:			; <UNDEFINED> instruction: 0xf01c313c
   13324:			; <UNDEFINED> instruction: 0xf04ff8ef
   13328:			; <UNDEFINED> instruction: 0xe73b30ff
   1332c:	bl	ff5512fc <mkdtemp@@Base+0xff4ff320>
   13330:	stmdami	lr!, {r0, r9, sl, lr}^
   13334:			; <UNDEFINED> instruction: 0xf01a4478
   13338:			; <UNDEFINED> instruction: 0xf7f2fd17
   1333c:			; <UNDEFINED> instruction: 0xf7f3ef68
   13340:	stmdavs	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
   13344:	bl	ff251314 <mkdtemp@@Base+0xff1ff338>
   13348:	stmdami	r9!, {r0, r9, sl, lr}^
   1334c:			; <UNDEFINED> instruction: 0xf01a4478
   13350:			; <UNDEFINED> instruction: 0xf7f3fd0b
   13354:	stmdavs	r0, {r2, r3, r9, fp, sp, lr, pc}
   13358:	bl	fefd1328 <mkdtemp@@Base+0xfef7f34c>
   1335c:	stmdami	r5!, {r0, r9, sl, lr}^
   13360:			; <UNDEFINED> instruction: 0xf01a4478
   13364:	stmdals	r6, {r0, r8, sl, fp, ip, sp, lr, pc}
   13368:	stcl	7, cr15, [r6, #-968]!	; 0xfffffc38
   1336c:	bllt	1a39388 <mkdtemp@@Base+0x19e73ac>
   13370:			; <UNDEFINED> instruction: 0xf7f29807
   13374:	stmdals	r8, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   13378:			; <UNDEFINED> instruction: 0xf7f22101
   1337c:	andcc	lr, r1, ip, lsr #28
   13380:	addhi	pc, r8, r0
   13384:			; <UNDEFINED> instruction: 0xf7f29808
   13388:	blmi	170e8f0 <mkdtemp@@Base+0x16bc914>
   1338c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13390:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   13394:	blcc	fe751700 <mkdtemp@@Base+0xfe6ff724>
   13398:			; <UNDEFINED> instruction: 0xf8d9b11b
   1339c:	blcs	22234 <__read_chk@plt+0x1b7d0>
   133a0:	blmi	15c799c <mkdtemp@@Base+0x15759c0>
   133a4:	andcs	r2, sp, r0, lsl #2
   133a8:	ldrbtmi	r9, [fp], #-268	; 0xfffffef4
   133ac:	eorge	pc, r4, sp, asr #17
   133b0:	strcc	lr, [sl], #-2509	; 0xfffff633
   133b4:			; <UNDEFINED> instruction: 0xf922f026
   133b8:	stmdals	r9, {r0, r3, r8, fp, sp, pc}
   133bc:	b	ffa51390 <mkdtemp@@Base+0xff9ff3b4>
   133c0:			; <UNDEFINED> instruction: 0xf7f29809
   133c4:	strdcs	lr, [r1], -r6
   133c8:	bl	1e51398 <mkdtemp@@Base+0x1dff3bc>
   133cc:			; <UNDEFINED> instruction: 0xf7f24631
   133d0:	andcc	lr, r1, r2, lsl #28
   133d4:	stmdals	r5, {r0, r1, r3, r6, ip, lr, pc}
   133d8:	stc	7, cr15, [lr, #-968]!	; 0xfffffc38
   133dc:	stmdals	r8, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   133e0:	stc	7, cr15, [sl, #-968]!	; 0xfffffc38
   133e4:	stmdacs	r0, {r0, r1, r2, fp, ip, pc}
   133e8:	tstcs	r1, fp, asr #2
   133ec:	ldcl	7, cr15, [r2, #968]!	; 0x3c8
   133f0:	suble	r3, r1, r1
   133f4:	stmdacs	r1, {r0, r1, r2, fp, ip, pc}
   133f8:			; <UNDEFINED> instruction: 0xf7f2dd01
   133fc:	blmi	fce87c <mkdtemp@@Base+0xf7c8a0>
   13400:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13404:	stmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
   13408:	blcc	fe751774 <mkdtemp@@Base+0xfe6ff798>
   1340c:			; <UNDEFINED> instruction: 0xf8d9b113
   13410:	bllt	12e22a8 <mkdtemp@@Base+0x12902cc>
   13414:	stmdbge	r9, {r1, r3, r4, r5, r8, r9, fp, lr}
   13418:	andcs	r4, r0, #80, 12	; 0x5000000
   1341c:	andls	r4, ip, #2063597568	; 0x7b000000
   13420:			; <UNDEFINED> instruction: 0xf8cd930a
   13424:	strls	sl, [fp], -r4, lsr #32
   13428:	stmdb	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1342c:			; <UNDEFINED> instruction: 0xf7f29809
   13430:	andcs	lr, r1, r0, asr #23
   13434:	bl	10d1404 <mkdtemp@@Base+0x107f428>
   13438:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   1343c:	ldc2	0, cr15, [r4], {26}
   13440:	ldmib	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13444:			; <UNDEFINED> instruction: 0xf7f26800
   13448:	strmi	lr, [r1], -r8, asr #22
   1344c:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   13450:	stc2	0, cr15, [sl], {26}
   13454:	stmib	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13458:			; <UNDEFINED> instruction: 0xf7f26800
   1345c:			; <UNDEFINED> instruction: 0x4601eb3e
   13460:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
   13464:	stc2	0, cr15, [r0], {26}
   13468:	blx	185146c <mkdtemp@@Base+0x17ff490>
   1346c:	stmdami	r8!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13470:			; <UNDEFINED> instruction: 0xf7f24478
   13474:			; <UNDEFINED> instruction: 0xe7aeeb9e
   13478:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   1347c:	bl	fe65144c <mkdtemp@@Base+0xfe5ff470>
   13480:			; <UNDEFINED> instruction: 0x4621e7b8
   13484:	stc	7, cr15, [r6, #968]!	; 0x3c8
   13488:	andle	r3, fp, r1
   1348c:	stmdacs	r1, {r0, r1, r2, fp, ip, pc}
   13490:			; <UNDEFINED> instruction: 0xe7aad0b5
   13494:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   13498:	bl	fe2d1468 <mkdtemp@@Base+0xfe27f48c>
   1349c:			; <UNDEFINED> instruction: 0xf7ffe772
   134a0:	ldrb	pc, [lr, -r5, asr #20]!	; <UNPREDICTABLE>
   134a4:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   134a8:	bl	fe0d1478 <mkdtemp@@Base+0xfe07f49c>
   134ac:	svclt	0x0000e7ee
   134b0:	andeq	r2, r8, r2, asr #14
   134b4:	andeq	r0, r0, ip, asr r6
   134b8:	andeq	r2, r8, r8, lsr r7
   134bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   134c0:	ldrdeq	r2, [r8], -r8
   134c4:			; <UNDEFINED> instruction: 0x00043aba
   134c8:	andeq	r6, r4, r2, lsr #21
   134cc:			; <UNDEFINED> instruction: 0x00083cb2
   134d0:	andeq	r3, r4, r2, lsr sl
   134d4:	andeq	r6, r4, lr, asr #18
   134d8:	andeq	r3, r4, r2, lsr #7
   134dc:	muleq	r4, sl, r3
   134e0:	muleq	r4, r2, r3
   134e4:	andeq	r7, r4, r8, asr #17
   134e8:	andeq	r6, r4, lr, asr #16
   134ec:	andeq	r6, r4, r8, lsl r9
   134f0:	andeq	r6, r4, ip, lsl r9
   134f4:	andeq	r6, r4, ip, lsr #17
   134f8:	andeq	r0, r0, r0, ror #13
   134fc:	andeq	r8, r4, sl, ror #5
   13500:	andeq	r8, r4, r8, ror r2
   13504:	andeq	r6, r4, r6, ror #15
   13508:	andeq	r6, r4, r6, lsr r7
   1350c:	andeq	r6, r4, sl, lsr #15
   13510:	andeq	r6, r4, r4, lsl #15
   13514:	andeq	r6, r4, r6, lsl #15
   13518:	andeq	r6, r4, sl, ror #14
   1351c:	andeq	r6, r4, lr, asr #14
   13520:	strbmi	lr, [r0, sp, lsr #18]!
   13524:	bmi	be4f70 <mkdtemp@@Base+0xb92f94>
   13528:	blmi	be4da4 <mkdtemp@@Base+0xb92dc8>
   1352c:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   13530:	mcrmi	4, 1, r4, cr14, cr10, {3}
   13534:	strmi	r4, [r8], -r0, lsl #13
   13538:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   1353c:	ldrtvc	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   13540:			; <UNDEFINED> instruction: 0xf8cd681b
   13544:			; <UNDEFINED> instruction: 0xf04f3414
   13548:			; <UNDEFINED> instruction: 0xb1210300
   1354c:	blcs	2b5580 <mkdtemp@@Base+0x2635a4>
   13550:	tstcs	r0, r4, lsl pc
   13554:	cmplt	pc, ip, lsl r1	; <UNPREDICTABLE>
   13558:	ldmpl	r3!, {r0, r2, r5, r8, r9, fp, lr}^
   1355c:	ldrsbtcc	pc, [r4], r3	; <UNPREDICTABLE>
   13560:	stmdami	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
   13564:			; <UNDEFINED> instruction: 0xf0224478
   13568:	mlasvs	r8, r5, sl, pc	; <UNPREDICTABLE>
   1356c:	blmi	83fb08 <mkdtemp@@Base+0x7edb2c>
   13570:			; <UNDEFINED> instruction: 0xf8d358f3
   13574:	teqlt	r0, #176	; 0xb0
   13578:	blx	fe34f608 <mkdtemp@@Base+0xfe2fd62c>
   1357c:	ldmdami	lr, {r0, r9, sl, lr}
   13580:	ldrbtmi	r6, [r8], #-41	; 0xffffffd7
   13584:			; <UNDEFINED> instruction: 0xf858f01c
   13588:	blmi	5e5e00 <mkdtemp@@Base+0x593e24>
   1358c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13590:			; <UNDEFINED> instruction: 0xf8dd681a
   13594:	subsmi	r3, sl, r4, lsl r4
   13598:	vand	d13, d13, d11
   1359c:	pop	{r2, r3, r4, r8, sl, fp, lr}
   135a0:			; <UNDEFINED> instruction: 0xf10d87e0
   135a4:	stmib	sp, {r4, r9, fp}^
   135a8:	movwcs	r3, #4864	; 0x1300
   135ac:	ldrbmi	r9, [r2], -r2, lsl #6
   135b0:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   135b4:	mcr	7, 5, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   135b8:	ldrbmi	fp, [r0], -r8, ror #18
   135bc:			; <UNDEFINED> instruction: 0xf0234649
   135c0:	ldrshtvs	pc, [r8], -r3	; <UNPREDICTABLE>
   135c4:			; <UNDEFINED> instruction: 0x4649e7d2
   135c8:			; <UNDEFINED> instruction: 0xf0234640
   135cc:	eorvs	pc, r8, sp, ror #27
   135d0:			; <UNDEFINED> instruction: 0xf7f2e7da
   135d4:	stmdbmi	sl, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
   135d8:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   135dc:	hvccc	33864	; 0x8448
   135e0:	blx	ff0cf652 <mkdtemp@@Base+0xff07d676>
   135e4:	andeq	r2, r8, r0, asr r3
   135e8:	andeq	r0, r0, ip, asr r6
   135ec:	andeq	r2, r8, r6, asr #6
   135f0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   135f4:	andeq	r6, r4, r4, ror #14
   135f8:	andeq	r6, r4, r6, ror #14
   135fc:	strdeq	r2, [r8], -r4
   13600:	andeq	r7, r4, sl, lsl #12
   13604:	andeq	r6, r4, r4, lsr #8
   13608:	svcmi	0x00f0e92d
   1360c:	stc	6, cr4, [sp, #-620]!	; 0xfffffd94
   13610:			; <UNDEFINED> instruction: 0xf8df8b04
   13614:	ldrbtmi	r6, [lr], #-3264	; 0xfffff340
   13618:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
   1361c:			; <UNDEFINED> instruction: 0xf10db087
   13620:			; <UNDEFINED> instruction: 0xf50d0898
   13624:	stmib	sp, {r2, r7, r8, r9, ip, lr}^
   13628:	tstcc	r4, #1610612737	; 0x60000001
   1362c:	stceq	8, cr15, [r8], #892	; 0x37c
   13630:	stccs	8, cr15, [r8], #892	; 0x37c
   13634:	ldrbtmi	r9, [r8], #-280	; 0xfffffee8
   13638:	stmpl	r2, {r0, r3, fp, pc}
   1363c:	ldmdavs	r2, {r1, r8, fp, sp}
   13640:			; <UNDEFINED> instruction: 0xf04f601a
   13644:			; <UNDEFINED> instruction: 0xf1a80200
   13648:			; <UNDEFINED> instruction: 0xf04f0218
   1364c:	andsls	r0, r0, #0, 6
   13650:	movwcc	lr, #31048	; 0x7948
   13654:	andseq	pc, r4, #168, 2	; 0x2a
   13658:	ldccc	8, cr15, [r4], {72}	; 0x48
   1365c:			; <UNDEFINED> instruction: 0xf000920d
   13660:	stmdbcs	sl, {r0, r1, r2, r4, r5, r9, pc}
   13664:	bls	647ad0 <mkdtemp@@Base+0x5f5af4>
   13668:	ldmiblt	r3!, {r0, r1, r4, r7, fp, sp, lr}
   1366c:	stmiblt	r3!, {r0, r1, r4, r6, r7, fp, sp, lr}
   13670:	ldmiblt	r3, {r0, r1, r4, r8, fp, sp, lr}
   13674:			; <UNDEFINED> instruction: 0xf1b36953
   13678:	smlabble	lr, r0, pc, r7	; <UNPREDICTABLE>
   1367c:			; <UNDEFINED> instruction: 0xf00b4658
   13680:			; <UNDEFINED> instruction: 0xf8dffb07
   13684:			; <UNDEFINED> instruction: 0xf8563c5c
   13688:			; <UNDEFINED> instruction: 0xf8daa003
   1368c:	blcs	62484 <mkdtemp@@Base+0x104a8>
   13690:			; <UNDEFINED> instruction: 0xf0004605
   13694:			; <UNDEFINED> instruction: 0xf00085df
   13698:	ldrbmi	fp, [r8], -r2, ror #27
   1369c:	blx	ffe4f6d0 <mkdtemp@@Base+0xffdfd6f4>
   136a0:	ldccc	8, cr15, [ip], #-892	; 0xfffffc84
   136a4:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   136a8:	blls	424ec4 <mkdtemp@@Base+0x3d2ee8>
   136ac:			; <UNDEFINED> instruction: 0x2117e9dd
   136b0:	movwls	r9, #2070	; 0x816
   136b4:			; <UNDEFINED> instruction: 0xf7ff9b0d
   136b8:			; <UNDEFINED> instruction: 0xf8daff33
   136bc:	blcs	1f854 <__read_chk@plt+0x18df0>
   136c0:	eorhi	pc, r6, #64	; 0x40
   136c4:			; <UNDEFINED> instruction: 0xff28f01a
   136c8:	orrpl	pc, r6, #54525952	; 0x3400000
   136cc:	ldmdavs	fp, {r2, r4, r8, r9, ip, sp}
   136d0:	orrlt	r4, r3, r1, lsl #13
   136d4:	orrpl	pc, r6, #54525952	; 0x3400000
   136d8:	strtvc	pc, [r4], sl, lsl #10
   136dc:	svcls	0x000d3314
   136e0:	bl	1ad754 <mkdtemp@@Base+0x15b778>
   136e4:			; <UNDEFINED> instruction: 0xf8560483
   136e8:	strbmi	r2, [r8], -r4, lsl #22
   136ec:			; <UNDEFINED> instruction: 0xf01b6839
   136f0:	adcmi	pc, r6, #4177920	; 0x3fc000
   136f4:			; <UNDEFINED> instruction: 0xf50dd1f7
   136f8:	tstcc	r8, #402653186	; 0x18000002
   136fc:	orrlt	r6, r3, fp, lsl r8
   13700:	orrpl	pc, r6, #54525952	; 0x3400000
   13704:	strbeq	pc, [r4], sl, lsl #2	; <UNPREDICTABLE>
   13708:	svcls	0x000d3318
   1370c:	bl	1ad780 <mkdtemp@@Base+0x15b7a4>
   13710:			; <UNDEFINED> instruction: 0xf8560483
   13714:	strbmi	r2, [r8], -r4, lsl #22
   13718:			; <UNDEFINED> instruction: 0xf01b6839
   1371c:	adcsmi	pc, r4, #3817472	; 0x3a4000
   13720:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
   13724:	bichi	pc, fp, r0
   13728:	movwls	r2, #62208	; 0xf300
   1372c:	bcc	fe44ef54 <mkdtemp@@Base+0xfe3fcf78>
   13730:	blcs	fec51ab4 <mkdtemp@@Base+0xfebffad8>
   13734:			; <UNDEFINED> instruction: 0xf8df465d
   13738:	ldrbtmi	r1, [sl], #-2992	; 0xfffff450
   1373c:	blcc	feb51ac0 <mkdtemp@@Base+0xfeaffae4>
   13740:	mcr	4, 0, r4, cr8, cr9, {3}
   13744:	bge	89df8c <mkdtemp@@Base+0x84bfb0>
   13748:	mcr	4, 0, r4, cr9, cr11, {3}
   1374c:	tstls	r1, #16, 20	; 0x10000
   13750:			; <UNDEFINED> instruction: 0xf8df2300
   13754:			; <UNDEFINED> instruction: 0x46931b9c
   13758:	tstls	r2, #20, 6	; 0x50000000
   1375c:	tstls	r3, #2030043136	; 0x79000000
   13760:	strbmi	r4, [r8], r3, asr #12
   13764:			; <UNDEFINED> instruction: 0x91194699
   13768:			; <UNDEFINED> instruction: 0xf00b4628
   1376c:			; <UNDEFINED> instruction: 0x4603fa91
   13770:	ldrmi	r4, [ip], -r8, lsr #12
   13774:			; <UNDEFINED> instruction: 0xf00b930c
   13778:			; <UNDEFINED> instruction: 0x465af8b5
   1377c:	strmi	r4, [r3], -r9, lsr #12
   13780:	movwls	r4, #46656	; 0xb640
   13784:	mrc2	0, 7, pc, cr14, cr10, {0}
   13788:			; <UNDEFINED> instruction: 0x2c009a0f
   1378c:	andcs	fp, r0, #24, 30	; 0x60
   13790:	bcs	24fa8 <__read_chk@plt+0x1e544>
   13794:	mvnshi	pc, r0, asr #32
   13798:	vadd.i8	d2, d0, d4
   1379c:	ldm	pc, {r3, r4, r6, r7, r8, pc}^	; <UNPREDICTABLE>
   137a0:	adceq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   137a4:	teqeq	pc, r7, rrx
   137a8:	ldrteq	r0, [pc], r5
   137ac:			; <UNDEFINED> instruction: 0xf8df4607
   137b0:	ldrbtmi	r6, [lr], #-2884	; 0xfffff4bc
   137b4:			; <UNDEFINED> instruction: 0xf01b4630
   137b8:			; <UNDEFINED> instruction: 0xf8dffea5
   137bc:	ldrbtmi	r0, [r8], #-2876	; 0xfffff4c4
   137c0:	mcr2	0, 5, pc, cr0, cr11, {0}	; <UNPREDICTABLE>
   137c4:			; <UNDEFINED> instruction: 0xf01b4630
   137c8:	mcrls	14, 0, pc, cr13, cr13, {4}	; <UNPREDICTABLE>
   137cc:	bleq	b51b50 <mkdtemp@@Base+0xaffb74>
   137d0:	ldmdavs	r2!, {r0, r1, r3, r8, fp, ip, pc}
   137d4:			; <UNDEFINED> instruction: 0xf01b4478
   137d8:			; <UNDEFINED> instruction: 0xf8dffe95
   137dc:	ldrbtmi	r0, [r8], #-2852	; 0xfffff4dc
   137e0:	mrc2	0, 4, pc, cr0, cr11, {0}
   137e4:	bleq	751b68 <mkdtemp@@Base+0x6ffb8c>
   137e8:			; <UNDEFINED> instruction: 0xf01b4478
   137ec:			; <UNDEFINED> instruction: 0xf8dafe8b
   137f0:	blcs	1f998 <__read_chk@plt+0x18f34>
   137f4:	subshi	pc, r7, #0
   137f8:	bleq	351b7c <mkdtemp@@Base+0x2ffba0>
   137fc:	ldmdavs	r2!, {r0, r1, r3, r6, r9, sl, lr}
   13800:	stmdbls	fp, {r0, r6, r7, r9, sl, lr}
   13804:			; <UNDEFINED> instruction: 0x46984478
   13808:	mrc2	0, 3, pc, cr12, cr11, {0}
   1380c:	ldceq	8, cr15, [ip], {88}	; 0x58
   13810:	blx	cf846 <mkdtemp@@Base+0x7d86a>
   13814:	ldceq	8, cr15, [r8], {88}	; 0x58
   13818:	ldmda	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1381c:	ldceq	8, cr15, [r4], {88}	; 0x58
   13820:	ldmda	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13824:	svceq	0x0000f1b9
   13828:	strbmi	sp, [r8], -r2
   1382c:	mrc2	0, 3, pc, cr12, cr10, {0}
   13830:	bcc	fe44f098 <mkdtemp@@Base+0xfe3fd0bc>
   13834:	rscscc	pc, pc, pc, asr #32
   13838:	mnfep	f3, #3.0
   1383c:			; <UNDEFINED> instruction: 0xf01a0a90
   13840:			; <UNDEFINED> instruction: 0xf04ffe73
   13844:			; <UNDEFINED> instruction: 0xf8df30ff
   13848:			; <UNDEFINED> instruction: 0xf50d1ac4
   1384c:			; <UNDEFINED> instruction: 0xf8df5384
   13850:	tstcc	r4, #140, 20	; 0x8c000
   13854:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   13858:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1385c:			; <UNDEFINED> instruction: 0xf0404051
   13860:			; <UNDEFINED> instruction: 0xf50d8692
   13864:	andlt	r5, r7, r4, lsl #27
   13868:	blhi	14eb64 <mkdtemp@@Base+0xfcb88>
   1386c:	svchi	0x00f0e8bd
   13870:			; <UNDEFINED> instruction: 0xf8da4607
   13874:	mcrcs	0, 0, r6, cr0, cr0, {5}
   13878:	subshi	pc, r7, #0
   1387c:	addpl	pc, r6, #54525952	; 0x3400000
   13880:	andscc	r9, r0, #12, 22	; 0x3000
   13884:	b	14ed8d4 <mkdtemp@@Base+0x149b8f8>
   13888:			; <UNDEFINED> instruction: 0xf0400c02
   1388c:			; <UNDEFINED> instruction: 0xf8da80ac
   13890:	blcs	9fa38 <mkdtemp@@Base+0x4da5c>
   13894:	strthi	pc, [pc], #0	; 1389c <__read_chk@plt+0xce38>
   13898:			; <UNDEFINED> instruction: 0xf0002b03
   1389c:			; <UNDEFINED> instruction: 0xf1a78392
   138a0:			; <UNDEFINED> instruction: 0xf8da0301
   138a4:	blx	fecdba3c <mkdtemp@@Base+0xfec89a60>
   138a8:	stmdbls	sp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}
   138ac:	bcs	15e20 <__read_chk@plt+0xf3bc>
   138b0:	movwcs	fp, #3848	; 0xf08
   138b4:	blcs	2d8e0 <__read_chk@plt+0x26e7c>
   138b8:	subshi	pc, sp, #64	; 0x40
   138bc:	blcc	feb51c2c <mkdtemp@@Base+0xfeaffc50>
   138c0:			; <UNDEFINED> instruction: 0xf8da462a
   138c4:			; <UNDEFINED> instruction: 0xf01a0148
   138c8:	blls	3932a4 <mkdtemp@@Base+0x3412c8>
   138cc:	stmdacs	r0, {r0, r3, r4, fp, sp, lr}
   138d0:	rsbshi	pc, r2, #0
   138d4:	beq	e51c58 <mkdtemp@@Base+0xdffc7c>
   138d8:	ldrbtmi	r9, [r8], #-2571	; 0xfffff5f5
   138dc:	mrc2	0, 2, pc, cr8, cr11, {0}
   138e0:	blls	38b9f4 <mkdtemp@@Base+0x339a18>
   138e4:	blls	32d950 <mkdtemp@@Base+0x2db974>
   138e8:			; <UNDEFINED> instruction: 0xf0002b00
   138ec:			; <UNDEFINED> instruction: 0xf8df826d
   138f0:			; <UNDEFINED> instruction: 0xf8df3a24
   138f4:	bls	2d618c <mkdtemp@@Base+0x2841b0>
   138f8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   138fc:	mrc2	0, 4, pc, cr12, cr11, {0}
   13900:	ldrdcs	pc, [r0], -fp
   13904:	bne	551c88 <mkdtemp@@Base+0x4ffcac>
   13908:	beq	551c8c <mkdtemp@@Base+0x4ffcb0>
   1390c:	movwcs	lr, #6610	; 0x19d2
   13910:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13914:	mrc2	0, 4, pc, cr0, cr11, {0}
   13918:	ldrsbtvs	pc, [r0], sl	; <UNPREDICTABLE>
   1391c:	andcs	r9, r0, #360448	; 0x58000
   13920:	movweq	pc, #33193	; 0x81a9	; <UNPREDICTABLE>
   13924:	addsmi	r4, r6, #40, 12	; 0x2800000
   13928:	strmi	fp, [lr], -r8, lsl #30
   1392c:	mrscs	r9, SP_irq
   13930:			; <UNDEFINED> instruction: 0xf00d4633
   13934:	stmdacs	r0, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
   13938:	sbcshi	pc, fp, #64	; 0x40
   1393c:	blvs	62eaf0 <mkdtemp@@Base+0x5dcb14>
   13940:	blx	16cf972 <mkdtemp@@Base+0x167d996>
   13944:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   13948:			; <UNDEFINED> instruction: 0x83abf040
   1394c:	ldrdne	pc, [r8], sl	; <UNPREDICTABLE>
   13950:			; <UNDEFINED> instruction: 0xf00c4628
   13954:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   13958:	ldrthi	pc, [r9], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   1395c:	blcc	ff251ccc <mkdtemp@@Base+0xff1ffcf0>
   13960:			; <UNDEFINED> instruction: 0xf0402b00
   13964:	movwcs	r8, #4683	; 0x124b
   13968:			; <UNDEFINED> instruction: 0xf8da9314
   1396c:	blcs	1fb04 <__read_chk@plt+0x190a0>
   13970:	rschi	pc, sp, r0
   13974:	svclt	0x00181ea3
   13978:	svccs	0x00022301
   1397c:	movwcs	fp, #3864	; 0xf18
   13980:			; <UNDEFINED> instruction: 0xf0002b00
   13984:			; <UNDEFINED> instruction: 0xf85980e4
   13988:			; <UNDEFINED> instruction: 0xf20d2c0c
   1398c:	blls	4253e4 <mkdtemp@@Base+0x3d3408>
   13990:	ldrtmi	r9, [r0], -sp, lsl #30
   13994:	ldmdavs	fp, {r0, r4, r7, fp, sp, lr}
   13998:	tstls	r5, pc, lsr r8
   1399c:	bls	2edae8 <mkdtemp@@Base+0x29bb0c>
   139a0:	vst2.8	{d25-d28}, [pc], lr
   139a4:	smlabbls	r4, r0, r3, r6
   139a8:	andls	r4, r1, #26214400	; 0x1900000
   139ac:	smladls	r2, r1, sl, r9
   139b0:	bls	3b81b8 <mkdtemp@@Base+0x3661dc>
   139b4:	andcs	r9, r1, #805306368	; 0x30000000
   139b8:	ldcl	7, cr15, [r6, #968]!	; 0x3c8
   139bc:			; <UNDEFINED> instruction: 0xf0002c00
   139c0:			; <UNDEFINED> instruction: 0xf8da813a
   139c4:	blcs	dfb6c <mkdtemp@@Base+0x8db90>
   139c8:	adchi	pc, lr, r0
   139cc:			; <UNDEFINED> instruction: 0xf0002b00
   139d0:	cfmac32	mvfx8, mvfx8, mvfx8
   139d4:			; <UNDEFINED> instruction: 0x46310a10
   139d8:	ldc2l	0, cr15, [sl, #108]	; 0x6c
   139dc:	stmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   139e0:			; <UNDEFINED> instruction: 0xf01b4478
   139e4:	blls	353028 <mkdtemp@@Base+0x30104c>
   139e8:	svclt	0x00182b00
   139ec:			; <UNDEFINED> instruction: 0xf0002c03
   139f0:			; <UNDEFINED> instruction: 0xf8df8156
   139f4:			; <UNDEFINED> instruction: 0xf1a90934
   139f8:	ldrbtmi	r0, [r8], #-1052	; 0xfffffbe4
   139fc:	mrc2	0, 0, pc, cr12, cr11, {0}
   13a00:	strtmi	r4, [r1], -r8, lsr #12
   13a04:	blx	bcfa3c <mkdtemp@@Base+0xb7da60>
   13a08:			; <UNDEFINED> instruction: 0xf0402800
   13a0c:			; <UNDEFINED> instruction: 0xf85985aa
   13a10:			; <UNDEFINED> instruction: 0xf00c0c1c
   13a14:	stmdacs	r0, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
   13a18:	ldrhi	pc, [ip, #64]	; 0x40
   13a1c:	strt	r6, [r3], r5, lsr #16
   13a20:	strmi	r9, [r7], -ip, lsl #22
   13a24:			; <UNDEFINED> instruction: 0xf0402b00
   13a28:			; <UNDEFINED> instruction: 0xf50d821d
   13a2c:	tstcc	r0, #402653186	; 0x18000002
   13a30:	blcs	adaa4 <mkdtemp@@Base+0x5bac8>
   13a34:	teqhi	r3, r0	; <UNPREDICTABLE>
   13a38:			; <UNDEFINED> instruction: 0xf8da9b12
   13a3c:			; <UNDEFINED> instruction: 0xf0032064
   13a40:	bcs	1464c <__read_chk@plt+0xdbe8>
   13a44:	movwcs	fp, #3848	; 0xf08
   13a48:			; <UNDEFINED> instruction: 0xf0402b00
   13a4c:			; <UNDEFINED> instruction: 0x4628825a
   13a50:			; <UNDEFINED> instruction: 0xf804f7ff
   13a54:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13a58:	ldrdne	pc, [r8, #-138]	; 0xffffff76
   13a5c:			; <UNDEFINED> instruction: 0xf01b4478
   13a60:			; <UNDEFINED> instruction: 0xf8dbfd51
   13a64:	ldmvs	r8, {ip, sp}^
   13a68:			; <UNDEFINED> instruction: 0xff3cf00a
   13a6c:	ldrdcs	pc, [r0], -fp
   13a70:	movwcs	lr, #6610	; 0x19d2
   13a74:			; <UNDEFINED> instruction: 0xf8df4601
   13a78:	ldrbtmi	r0, [r8], #-2232	; 0xfffff748
   13a7c:	stc2l	0, cr15, [r2, #-108]	; 0xffffff94
   13a80:	ldmeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13a84:			; <UNDEFINED> instruction: 0xf01b4478
   13a88:			; <UNDEFINED> instruction: 0xf8dbfd3d
   13a8c:	cdpls	0, 0, cr3, cr13, cr0, {0}
   13a90:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13a94:	ldmdavs	r2!, {r0, r3, r4, r6, fp, sp, lr}
   13a98:			; <UNDEFINED> instruction: 0xf01b4478
   13a9c:			; <UNDEFINED> instruction: 0xf8dafd33
   13aa0:	blcs	1fc48 <__read_chk@plt+0x191e4>
   13aa4:	rscshi	pc, pc, r0
   13aa8:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13aac:	ldmdavs	r2!, {r0, r1, r3, r6, r9, sl, lr}
   13ab0:	stmdbls	fp, {r0, r6, r7, r9, sl, lr}
   13ab4:			; <UNDEFINED> instruction: 0x46984478
   13ab8:	stc2	0, cr15, [r4, #-108]!	; 0xffffff94
   13abc:			; <UNDEFINED> instruction: 0xf8dae6a6
   13ac0:	blcs	1fc58 <__read_chk@plt+0x191f4>
   13ac4:	ldrbhi	pc, [r7], #64	; 0x40	; <UNPREDICTABLE>
   13ac8:	bpl	fe44f2f0 <mkdtemp@@Base+0xfe3fd314>
   13acc:	strt	r9, [pc], -pc, lsl #10
   13ad0:			; <UNDEFINED> instruction: 0x46589b18
   13ad4:			; <UNDEFINED> instruction: 0xf00b685c
   13ad8:			; <UNDEFINED> instruction: 0xf8dff8db
   13adc:	blt	921af4 <mkdtemp@@Base+0x8cfb18>
   13ae0:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   13ae4:			; <UNDEFINED> instruction: 0xf8da0e24
   13ae8:	blcs	628e0 <mkdtemp@@Base+0x10904>
   13aec:			; <UNDEFINED> instruction: 0xf0004605
   13af0:	blls	4349b0 <mkdtemp@@Base+0x3e29d4>
   13af4:			; <UNDEFINED> instruction: 0x2117e9dd
   13af8:	movwls	r9, #2070	; 0x816
   13afc:			; <UNDEFINED> instruction: 0xf7ff9b0d
   13b00:			; <UNDEFINED> instruction: 0xf8dafd0f
   13b04:	blcs	1fc9c <__read_chk@plt+0x19238>
   13b08:	cfldrdge	mvd15, [ip, #252]	; 0xfc
   13b0c:	andle	r2, r7, pc, ror ip
   13b10:	ldcne	8, cr15, [r8], {88}	; 0x58
   13b14:			; <UNDEFINED> instruction: 0xf7f29816
   13b18:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   13b1c:	bichi	pc, r1, #64	; 0x40
   13b20:			; <UNDEFINED> instruction: 0xf8ca2300
   13b24:	strb	r3, [sp, #100]	; 0x64
   13b28:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13b2c:	addvs	pc, r0, #1325400064	; 0x4f000000
   13b30:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   13b34:	mrc2	0, 1, pc, cr6, cr14, {1}
   13b38:	ldrdne	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
   13b3c:			; <UNDEFINED> instruction: 0xf47f2900
   13b40:	shsaxmi	sl, r0, r2
   13b44:			; <UNDEFINED> instruction: 0xffdef7fe
   13b48:			; <UNDEFINED> instruction: 0xf43f2800
   13b4c:	strbmi	sl, [fp], -ip, asr #30
   13b50:	ldrmi	r4, [r8], r1, asr #13
   13b54:	stmdblt	r3!, {r2, r4, r8, r9, fp, ip, pc}
   13b58:	ldclcc	8, cr15, [r0, #-872]!	; 0xfffffc98
   13b5c:			; <UNDEFINED> instruction: 0xf0402b00
   13b60:			; <UNDEFINED> instruction: 0xf85884d0
   13b64:			; <UNDEFINED> instruction: 0xf7f10c18
   13b68:			; <UNDEFINED> instruction: 0xf858eece
   13b6c:			; <UNDEFINED> instruction: 0xf7f10c14
   13b70:			; <UNDEFINED> instruction: 0xf1b9eeca
   13b74:	andle	r0, r2, r0, lsl #30
   13b78:			; <UNDEFINED> instruction: 0xf01a4648
   13b7c:	mrc	12, 0, APSR_nzcv, cr8, cr5, {6}
   13b80:			; <UNDEFINED> instruction: 0xb1080a90
   13b84:	ldc2l	0, cr15, [r0], {26}
   13b88:	ldrb	r2, [ip], -r0
   13b8c:	streq	pc, [ip], -r9, lsr #3
   13b90:	beq	fe44f3f8 <mkdtemp@@Base+0xfe3fd41c>
   13b94:	ldrtmi	r4, [r2], -r9, lsr #12
   13b98:	ldc2l	0, cr15, [r4], #104	; 0x68
   13b9c:	strmi	r2, [r7], -r2, lsl #24
   13ba0:	stccs	0, cr13, [r4], {96}	; 0x60
   13ba4:	mcrge	6, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   13ba8:			; <UNDEFINED> instruction: 0xf853a302
   13bac:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   13bb0:	svclt	0x00004718
   13bb4:	andeq	r0, r0, r5, lsl r0
   13bb8:			; <UNDEFINED> instruction: 0xfffffcbf
   13bbc:			; <UNDEFINED> instruction: 0xfffffdb7
   13bc0:			; <UNDEFINED> instruction: 0xfffffbfb
   13bc4:	andeq	r0, r0, sp, ror #18
   13bc8:			; <UNDEFINED> instruction: 0x6778f8df
   13bcc:	ldrbtmi	r9, [lr], #-2829	; 0xfffff4f3
   13bd0:			; <UNDEFINED> instruction: 0x0774f8df
   13bd4:	ldmdavs	r9, {r0, r1, r3, r9, fp, ip, pc}
   13bd8:			; <UNDEFINED> instruction: 0x46334478
   13bdc:	stc2	0, cr15, [ip, #-108]!	; 0xffffff94
   13be0:	ldrdcs	pc, [r0], -fp
   13be4:			; <UNDEFINED> instruction: 0x0764f8df
   13be8:	ldmib	r2, {r0, r4, r5, r9, sl, lr}^
   13bec:	ldrbtmi	r2, [r8], #-769	; 0xfffffcff
   13bf0:	stc2	0, cr15, [r2, #-108]!	; 0xffffff94
   13bf4:	movweq	pc, #4519	; 0x11a7	; <UNPREDICTABLE>
   13bf8:			; <UNDEFINED> instruction: 0xf383fab3
   13bfc:	ldrdcs	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   13c00:	bcs	16174 <__read_chk@plt+0xf710>
   13c04:	movwcs	fp, #3848	; 0xf08
   13c08:			; <UNDEFINED> instruction: 0xf43f2b00
   13c0c:	strbmi	sl, [fp], -r7, lsr #29
   13c10:			; <UNDEFINED> instruction: 0xf85346c1
   13c14:			; <UNDEFINED> instruction: 0x46981c18
   13c18:	orrpl	pc, r6, #54525952	; 0x3400000
   13c1c:	ldmdavs	fp, {r4, r8, r9, ip, sp}
   13c20:			; <UNDEFINED> instruction: 0xf0002b00
   13c24:			; <UNDEFINED> instruction: 0xf8df82f4
   13c28:	strmi	r0, [sl], -r8, lsr #14
   13c2c:	ldrbtmi	r9, [r8], #-2315	; 0xfffff6f5
   13c30:	stc2	0, cr15, [lr], #108	; 0x6c
   13c34:			; <UNDEFINED> instruction: 0x4630e795
   13c38:	ldc	7, cr15, [lr], {242}	; 0xf2
   13c3c:	ldrdvc	pc, [r0], -fp
   13c40:			; <UNDEFINED> instruction: 0xc710f8df
   13c44:	mvnscc	pc, #79	; 0x4f
   13c48:	ldrbtmi	r6, [ip], #2234	; 0x8ba
   13c4c:	andcs	r9, r1, #536870912	; 0x20000000
   13c50:			; <UNDEFINED> instruction: 0xf8cd687f
   13c54:	strls	ip, [r1, -r0]
   13c58:	orrvs	pc, r0, r0, asr #11
   13c5c:			; <UNDEFINED> instruction: 0xf7f24430
   13c60:	strt	lr, [lr], r4, lsr #25
   13c64:	svclt	0x001c2802
   13c68:	tstls	r2, #67108864	; 0x4000000
   13c6c:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {3}
   13c70:	stccc	8, cr15, [ip], {89}	; 0x59
   13c74:			; <UNDEFINED> instruction: 0xf43f2b00
   13c78:			; <UNDEFINED> instruction: 0xf8dbaed8
   13c7c:	ldmvs	r8, {sp}^
   13c80:			; <UNDEFINED> instruction: 0xf00b68d1
   13c84:	blls	4d2978 <mkdtemp@@Base+0x48099c>
   13c88:	svclt	0x00082800
   13c8c:	tstls	r2, #67108864	; 0x4000000
   13c90:	orrpl	pc, r6, #54525952	; 0x3400000
   13c94:	ldmdavs	fp, {r4, r8, r9, ip, sp}
   13c98:			; <UNDEFINED> instruction: 0xf47f2b02
   13c9c:	strbmi	sl, [fp], -sp, asr #29
   13ca0:	ldrmi	r4, [r8], r1, asr #13
   13ca4:			; <UNDEFINED> instruction: 0xf8dae5b2
   13ca8:	blcs	1fe00 <__read_chk@plt+0x1939c>
   13cac:	rschi	pc, r7, r0, asr #32
   13cb0:	ldrsbvs	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   13cb4:			; <UNDEFINED> instruction: 0xf0402e00
   13cb8:			; <UNDEFINED> instruction: 0xf8da80f1
   13cbc:	cmplt	r3, r0, lsr r0
   13cc0:			; <UNDEFINED> instruction: 0x0694f8df
   13cc4:	tstls	r3, #67108864	; 0x4000000
   13cc8:			; <UNDEFINED> instruction: 0xf01b4478
   13ccc:			; <UNDEFINED> instruction: 0xf8cafc1b
   13cd0:			; <UNDEFINED> instruction: 0xf8da6030
   13cd4:	blcs	1fcdc <__read_chk@plt+0x19278>
   13cd8:	rscshi	pc, r1, r0, asr #32
   13cdc:	ldrdcc	pc, [r8], -sl
   13ce0:			; <UNDEFINED> instruction: 0xf0402b00
   13ce4:			; <UNDEFINED> instruction: 0xf8da80fb
   13ce8:	blcs	22a30 <__read_chk@plt+0x1bfcc>
   13cec:			; <UNDEFINED> instruction: 0xf8dadc04
   13cf0:	blcs	22a58 <__read_chk@plt+0x1bff4>
   13cf4:	cmphi	r6, r0, asr #6	; <UNPREDICTABLE>
   13cf8:			; <UNDEFINED> instruction: 0x0660f8df
   13cfc:			; <UNDEFINED> instruction: 0xf01b4478
   13d00:			; <UNDEFINED> instruction: 0xf8dafc01
   13d04:	movwcs	r2, #2992	; 0xbb0
   13d08:	blcc	1652038 <mkdtemp@@Base+0x160005c>
   13d0c:	blcc	145203c <mkdtemp@@Base+0x1400060>
   13d10:			; <UNDEFINED> instruction: 0xf0402a00
   13d14:			; <UNDEFINED> instruction: 0xf8da8097
   13d18:	blcs	1fd70 <__read_chk@plt+0x1930c>
   13d1c:	addshi	pc, pc, r0
   13d20:			; <UNDEFINED> instruction: 0x063cf8df
   13d24:			; <UNDEFINED> instruction: 0xf01a4478
   13d28:	blls	611dac <mkdtemp@@Base+0x5bfdd0>
   13d2c:	svclt	0x00182b00
   13d30:			; <UNDEFINED> instruction: 0xf43f2b16
   13d34:			; <UNDEFINED> instruction: 0xf8dfada3
   13d38:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
   13d3c:	ldc2l	0, cr15, [ip], #-108	; 0xffffff94
   13d40:	orrpl	pc, r6, #54525952	; 0x3400000
   13d44:	tstcs	r2, r8, lsl r3
   13d48:			; <UNDEFINED> instruction: 0x46329816
   13d4c:	movwls	r6, #10267	; 0x281b
   13d50:	orrpl	pc, r6, #54525952	; 0x3400000
   13d54:	ldmdavs	fp, {r2, r4, r8, r9, ip, sp}
   13d58:	ldmdbls	r8, {r8, ip, pc}
   13d5c:	strtmi	r9, [fp], -r1, lsl #6
   13d60:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   13d64:			; <UNDEFINED> instruction: 0xf47f2800
   13d68:			; <UNDEFINED> instruction: 0xf8dfad89
   13d6c:	ldrbtmi	r0, [r8], #-1532	; 0xfffffa04
   13d70:	stc2l	0, cr15, [r2], #-108	; 0xffffff94
   13d74:	blls	44d560 <mkdtemp@@Base+0x3fb584>
   13d78:			; <UNDEFINED> instruction: 0xf8dfae2b
   13d7c:			; <UNDEFINED> instruction: 0x463025f0
   13d80:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   13d84:	andls	r9, r0, #1073741824	; 0x40000000
   13d88:	movwls	r2, #57857	; 0xe201
   13d8c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   13d90:	tstls	r2, lr, lsl #18
   13d94:			; <UNDEFINED> instruction: 0xf7f24619
   13d98:			; <UNDEFINED> instruction: 0xf8daec08
   13d9c:	strtmi	r3, [sl], -ip, lsr #23
   13da0:			; <UNDEFINED> instruction: 0xf0002b00
   13da4:	stmdbls	sp, {r1, r2, r3, r5, r6, r9, pc}
   13da8:	ldrdeq	pc, [r8, #-138]	; 0xffffff76
   13dac:			; <UNDEFINED> instruction: 0xf01a6809
   13db0:	stmdacs	r0, {r0, sl, fp, ip, sp, lr, pc}
   13db4:			; <UNDEFINED> instruction: 0x83b8f040
   13db8:	ldreq	pc, [r4, #2271]!	; 0x8df
   13dbc:	ldrdne	pc, [r8, #-138]	; 0xffffff76
   13dc0:			; <UNDEFINED> instruction: 0xf01b4478
   13dc4:	ldrb	pc, [r0, #3045]	; 0xbe5	; <UNPREDICTABLE>
   13dc8:	strvs	pc, [r8, #2271]!	; 0x8df
   13dcc:			; <UNDEFINED> instruction: 0xf8df4627
   13dd0:	ldrbtmi	r0, [lr], #-1448	; 0xfffffa58
   13dd4:	ldrbtmi	r9, [r8], #-2571	; 0xfffff5f5
   13dd8:			; <UNDEFINED> instruction: 0xf01b4633
   13ddc:			; <UNDEFINED> instruction: 0xf8dbfc2d
   13de0:			; <UNDEFINED> instruction: 0xf8df2000
   13de4:			; <UNDEFINED> instruction: 0x46310598
   13de8:	movwcs	lr, #6610	; 0x19d2
   13dec:			; <UNDEFINED> instruction: 0xf01b4478
   13df0:			; <UNDEFINED> instruction: 0xf8dafc23
   13df4:	blcs	22d1c <__read_chk@plt+0x1c2b8>
   13df8:	cfldrsge	mvf15, [r5, #252]!	; 0xfc
   13dfc:	stclne	8, cr15, [ip, #-872]!	; 0xfffffc98
   13e00:	strtmi	r2, [r8], -r0, lsl #4
   13e04:	blx	184fe3a <mkdtemp@@Base+0x17fde5e>
   13e08:			; <UNDEFINED> instruction: 0xf8da2204
   13e0c:	strmi	r1, [r6], -ip, ror #26
   13e10:			; <UNDEFINED> instruction: 0xf00b4628
   13e14:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   13e18:	mcrcs	15, 0, fp, cr0, cr8, {0}
   13e1c:			; <UNDEFINED> instruction: 0xf0004602
   13e20:			; <UNDEFINED> instruction: 0x900e83b4
   13e24:			; <UNDEFINED> instruction: 0xf8df4631
   13e28:	movwcs	r0, #5464	; 0x1558
   13e2c:	ldrbtmi	r9, [r8], #-788	; 0xfffffcec
   13e30:	blx	febcfea6 <mkdtemp@@Base+0xfeb7deca>
   13e34:	ldrmi	r9, [r0], -lr, lsl #20
   13e38:	stcl	7, cr15, [r4, #-964]!	; 0xfffffc3c
   13e3c:			; <UNDEFINED> instruction: 0xf7f14630
   13e40:	ldr	lr, [r2, #3426]	; 0xd62
   13e44:	ldreq	pc, [ip, #-2271]!	; 0xfffff721
   13e48:			; <UNDEFINED> instruction: 0xf01b4478
   13e4c:			; <UNDEFINED> instruction: 0xf8dafb5b
   13e50:	andcs	r3, r0, #20
   13e54:	blcs	fec52184 <mkdtemp@@Base+0xfec001a8>
   13e58:			; <UNDEFINED> instruction: 0xf47f2b00
   13e5c:	movwcs	sl, #8033	; 0x1f61
   13e60:	str	r9, [r2, #787]	; 0x313
   13e64:	ldrdcs	pc, [r0], -fp
   13e68:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   13e6c:	ldreq	pc, [ip, #-2271]	; 0xfffff721
   13e70:	movwcs	lr, #6610	; 0x19d2
   13e74:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13e78:	blx	ff7cfeee <mkdtemp@@Base+0xff77df12>
   13e7c:			; <UNDEFINED> instruction: 0xf8dfe5b9
   13e80:	movwcs	r0, #5392	; 0x1510
   13e84:	ldrbtmi	r9, [r8], #-787	; 0xfffffced
   13e88:	blx	f4fefe <mkdtemp@@Base+0xefdf22>
   13e8c:	ldrsbvs	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   13e90:			; <UNDEFINED> instruction: 0xf8ca2300
   13e94:	mcrcs	0, 0, r3, cr0, cr4, {2}
   13e98:	svcge	0x000ff43f
   13e9c:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   13ea0:	tstls	r3, #67108864	; 0x4000000
   13ea4:			; <UNDEFINED> instruction: 0xf01b4478
   13ea8:	movwcs	pc, #2861	; 0xb2d	; <UNPREDICTABLE>
   13eac:	subscc	pc, r8, sl, asr #17
   13eb0:	eorscc	pc, r0, sl, asr #17
   13eb4:	ldrdcc	pc, [r0], -sl
   13eb8:			; <UNDEFINED> instruction: 0xf43f2b00
   13ebc:			; <UNDEFINED> instruction: 0xf8dfaf0f
   13ec0:	movwcs	r0, #5336	; 0x14d8
   13ec4:	ldrbtmi	r9, [r8], #-787	; 0xfffffced
   13ec8:	blx	74ff3e <mkdtemp@@Base+0x6fdf62>
   13ecc:			; <UNDEFINED> instruction: 0xf8ca2300
   13ed0:			; <UNDEFINED> instruction: 0xf8da3000
   13ed4:	blcs	1fefc <__read_chk@plt+0x19498>
   13ed8:	svcge	0x0005f43f
   13edc:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   13ee0:	tstls	r3, #67108864	; 0x4000000
   13ee4:			; <UNDEFINED> instruction: 0xf01b4478
   13ee8:	movwcs	pc, #2829	; 0xb0d	; <UNPREDICTABLE>
   13eec:	andcc	pc, r8, sl, asr #17
   13ef0:			; <UNDEFINED> instruction: 0xf8dfe6f9
   13ef4:			; <UNDEFINED> instruction: 0xf85904ac
   13ef8:	ldrbtmi	r1, [r8], #-3080	; 0xfffff3f8
   13efc:	blx	cff72 <mkdtemp@@Base+0x7df96>
   13f00:	svccs	0x0001e577
   13f04:	addhi	pc, r4, #0
   13f08:			; <UNDEFINED> instruction: 0xf0002f00
   13f0c:			; <UNDEFINED> instruction: 0xf8df819d
   13f10:	ldrbtmi	r6, [lr], #-1172	; 0xfffffb6c
   13f14:	ldrcc	pc, [r0], #2271	; 0x8df
   13f18:	movwls	r4, #58491	; 0xe47b
   13f1c:			; <UNDEFINED> instruction: 0xf01b4618
   13f20:			; <UNDEFINED> instruction: 0xf8dffaf1
   13f24:	ldrbtmi	r0, [r8], #-1160	; 0xfffffb78
   13f28:	blx	ffb4ff9c <mkdtemp@@Base+0xffafdfc0>
   13f2c:	ldrmi	r9, [r8], -lr, lsl #22
   13f30:	blx	ffa4ffa4 <mkdtemp@@Base+0xff9fdfc8>
   13f34:			; <UNDEFINED> instruction: 0xf8df9b0d
   13f38:	stmdbls	fp, {r3, r4, r5, r6, sl}
   13f3c:	ldrbtmi	r6, [r8], #-2074	; 0xfffff7e6
   13f40:	blx	ff84ffb4 <mkdtemp@@Base+0xff7fdfd8>
   13f44:			; <UNDEFINED> instruction: 0xf8df9b10
   13f48:	ldmdavs	r9, {r2, r3, r5, r6, sl}
   13f4c:			; <UNDEFINED> instruction: 0xf01b4478
   13f50:			; <UNDEFINED> instruction: 0xf8dffad9
   13f54:	ldrtmi	r0, [r1], -r4, ror #8
   13f58:			; <UNDEFINED> instruction: 0xf01b4478
   13f5c:			; <UNDEFINED> instruction: 0xf8dffad3
   13f60:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
   13f64:	blx	ff3cffd8 <mkdtemp@@Base+0xff37dffc>
   13f68:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13f6c:			; <UNDEFINED> instruction: 0xf01b4478
   13f70:			; <UNDEFINED> instruction: 0xf859fac9
   13f74:			; <UNDEFINED> instruction: 0xf8df3c0c
   13f78:	ldmib	r3, {r2, r3, r6, sl}^
   13f7c:	ldrbtmi	r1, [r8], #-513	; 0xfffffdff
   13f80:	blx	ff04fff4 <mkdtemp@@Base+0xfeffe018>
   13f84:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13f88:			; <UNDEFINED> instruction: 0xf01b4478
   13f8c:			; <UNDEFINED> instruction: 0xf859fabb
   13f90:	bls	422fc8 <mkdtemp@@Base+0x3d0fec>
   13f94:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13f98:	ldmdavs	r2, {r0, r3, r4, r6, fp, sp, lr}
   13f9c:			; <UNDEFINED> instruction: 0xf01b4478
   13fa0:	ldrb	pc, [r4, #-2737]	; 0xfffff54f	; <UNPREDICTABLE>
   13fa4:	blcc	fec52314 <mkdtemp@@Base+0xfec00338>
   13fa8:			; <UNDEFINED> instruction: 0xf47f2b00
   13fac:			; <UNDEFINED> instruction: 0xf8daaf4b
   13fb0:	blcs	20008 <__read_chk@plt+0x195a4>
   13fb4:	cfldrdge	mvd15, [r9], {63}	; 0x3f
   13fb8:	blcs	3ac0c <error@@Base+0xb708>
   13fbc:	cfldrdge	mvd15, [r5], {63}	; 0x3f
   13fc0:			; <UNDEFINED> instruction: 0xf8dfe6ae
   13fc4:			; <UNDEFINED> instruction: 0xf1a9e40c
   13fc8:			; <UNDEFINED> instruction: 0xf8df0304
   13fcc:	ldrbtmi	r2, [lr], #1032	; 0x408
   13fd0:	ldrbtmi	r4, [sl], #-1566	; 0xfffff9e2
   13fd4:	sineqe	f7, #0.5
   13fd8:	movweq	pc, #33193	; 0x81a9	; <UNPREDICTABLE>
   13fdc:	cdp	3, 0, cr9, cr9, cr14, {0}
   13fe0:	stmib	sp, {r4, r7, r9, fp, sp}^
   13fe4:	ldm	lr!, {r1, r3, r4, r8, r9, sl, lr}
   13fe8:	strbmi	r0, [ip], -pc
   13fec:	ldmdblt	ip, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   13ff0:	strgt	r4, [pc], -r1, ror #13
   13ff4:	muleq	r3, lr, r8
   13ff8:	andeq	lr, r3, r6, lsl #17
   13ffc:	cfmadd32ls	mvax3, mvfx4, mvfx14, mvfx1
   14000:	strbmi	lr, [r8], -fp
   14004:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14008:	ldcl	7, cr15, [ip], #-964	; 0xfffffc3c
   1400c:			; <UNDEFINED> instruction: 0xf7f14638
   14010:			; <UNDEFINED> instruction: 0xf854ec7a
   14014:	mcrrne	11, 0, r1, fp, cr4
   14018:	stmdavs	fp!, {r0, r3, r6, ip, lr, pc}
   1401c:	rscsle	r4, r8, fp, lsl #5
   14020:			; <UNDEFINED> instruction: 0x46404632
   14024:	blx	feed0094 <mkdtemp@@Base+0xfee7e0b8>
   14028:	rscsle	r2, r2, r0, lsl #16
   1402c:	andcs	r6, r0, #3342336	; 0x330000
   14030:	stclne	8, cr15, [ip, #-872]!	; 0xfffffc98
   14034:			; <UNDEFINED> instruction: 0xf00b68d8
   14038:	ldmdavs	r3!, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
   1403c:	stclne	8, cr15, [ip, #-872]!	; 0xfffffc98
   14040:	strmi	r2, [r7], -r4, lsl #4
   14044:			; <UNDEFINED> instruction: 0xf00b68d8
   14048:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   1404c:	svccs	0x0000bf18
   14050:			; <UNDEFINED> instruction: 0xf0004681
   14054:	ldmdavs	r3!, {r0, r4, r7, r9, pc}
   14058:			; <UNDEFINED> instruction: 0xf00a68d8
   1405c:			; <UNDEFINED> instruction: 0xf8d6fc43
   14060:			; <UNDEFINED> instruction: 0xf8dcc000
   14064:			; <UNDEFINED> instruction: 0xf8dc2000
   14068:	andsls	r3, r4, #4
   1406c:	andsls	r9, r5, lr, lsl #6
   14070:	ldrdlt	lr, [r2], -ip
   14074:	ldc2	0, cr15, [r6], #-40	; 0xffffffd8
   14078:	ldmib	sp, {r1, r2, r3, r8, r9, fp, ip, pc}^
   1407c:			; <UNDEFINED> instruction: 0xf8cd2114
   14080:	strls	fp, [r2, -r0]
   14084:	cdp	0, 1, cr9, cr9, cr1, {0}
   14088:			; <UNDEFINED> instruction: 0xf01b0a10
   1408c:			; <UNDEFINED> instruction: 0xf8dafa81
   14090:	blcs	22fb8 <__read_chk@plt+0x1c554>
   14094:	mrc	0, 0, sp, cr9, cr5, {5}
   14098:			; <UNDEFINED> instruction: 0x46490a90
   1409c:	blx	1e50110 <mkdtemp@@Base+0x1dfe134>
   140a0:	stmiami	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   140a4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   140a8:	blx	b5011c <mkdtemp@@Base+0xafe140>
   140ac:	strbmi	lr, [fp], -r1, lsr #9
   140b0:			; <UNDEFINED> instruction: 0x471ae9dd
   140b4:	ldmdblt	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   140b8:			; <UNDEFINED> instruction: 0xf0002b00
   140bc:			; <UNDEFINED> instruction: 0xf8df80bb
   140c0:			; <UNDEFINED> instruction: 0xf60dc31c
   140c4:	tstls	r5, #148, 6	; 0x50000002
   140c8:			; <UNDEFINED> instruction: 0x461e44fc
   140cc:			; <UNDEFINED> instruction: 0x000fe8bc
   140d0:	ldm	ip!, {r0, r1, r2, r3, r9, sl, lr, pc}
   140d4:	strgt	r0, [pc], -pc
   140d8:			; <UNDEFINED> instruction: 0x000fe8bc
   140dc:	ldm	ip, {r0, r1, r2, r3, r9, sl, lr, pc}
   140e0:	strgt	r0, [r7], -pc
   140e4:			; <UNDEFINED> instruction: 0xf8da7033
   140e8:	andcs	r1, r0, #108, 26	; 0x1b00
   140ec:			; <UNDEFINED> instruction: 0xf00b4628
   140f0:			; <UNDEFINED> instruction: 0xf8daf9eb
   140f4:	andcs	r1, r4, #108, 26	; 0x1b00
   140f8:	strtmi	r4, [r8], -r3, lsl #12
   140fc:	movwls	r4, #58910	; 0xe61e
   14100:			; <UNDEFINED> instruction: 0xf9e2f00b
   14104:			; <UNDEFINED> instruction: 0xf380fab0
   14108:	ldmdbeq	fp, {r2, r4, ip, pc}^
   1410c:	svclt	0x00082e00
   14110:	blcs	1cd1c <__read_chk@plt+0x162b8>
   14114:	eorshi	pc, r9, #64	; 0x40
   14118:	ldrsbcs	pc, [ip, #138]	; 0x8a	; <UNPREDICTABLE>
   1411c:	cdpmi	6, 9, cr15, cr4, cr13, {0}
   14120:	andcc	pc, r0, lr, lsl #17
   14124:	blmi	febc0794 <mkdtemp@@Base+0xfeb6e7b8>
   14128:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1412c:			; <UNDEFINED> instruction: 0xf0002b00
   14130:			; <UNDEFINED> instruction: 0xf8df80bf
   14134:			; <UNDEFINED> instruction: 0x4676c2b0
   14138:	ldm	ip!, {r2, r3, r4, r5, r6, r7, sl, lr}
   1413c:	strgt	r0, [pc], -pc
   14140:			; <UNDEFINED> instruction: 0x000fe8bc
   14144:	ldm	ip, {r0, r1, r2, r3, r9, sl, lr, pc}
   14148:	strgt	r0, [r7], -pc
   1414c:	bls	370220 <mkdtemp@@Base+0x31e244>
   14150:	blcc	ff2524c0 <mkdtemp@@Base+0xff2004e4>
   14154:			; <UNDEFINED> instruction: 0x46166812
   14158:	ldmdavs	r2, {r4, r9, fp, ip, pc}
   1415c:	rsbsle	r2, r0, r0, lsl #22
   14160:	ldmdals	r4, {r0, r5, r7, r8, fp, lr}
   14164:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   14168:	vhadd.s8	d1, d13, d6
   1416c:	stmdbls	lr, {r2, r4, r7, r8, r9, lr}
   14170:	bcc	fe44f99c <mkdtemp@@Base+0xfe3fd9c0>
   14174:	rsbsgt	pc, r4, #14614528	; 0xdf0000
   14178:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1417c:	eor	pc, r0, sp, asr #17
   14180:	ldrbtmi	r9, [ip], #261	; 0x105
   14184:	andls	r9, r2, #180224	; 0x2c000
   14188:	stmib	sp, {r0, r9, sp}^
   1418c:	tstls	r4, r0, lsl #12
   14190:			; <UNDEFINED> instruction: 0xee199915
   14194:			; <UNDEFINED> instruction: 0x91030a90
   14198:			; <UNDEFINED> instruction: 0xf7f24619
   1419c:	ldmdals	r4, {r1, r2, r9, fp, sp, lr, pc}
   141a0:	bl	fec5216c <mkdtemp@@Base+0xfec00190>
   141a4:	ldrdcc	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
   141a8:			; <UNDEFINED> instruction: 0xf0402b00
   141ac:	mnf<illegal precision>p	f0, f1
   141b0:	stmdbls	lr, {r4, r7, r9, fp}
   141b4:	stc2	7, cr15, [r6], #1016	; 0x3f8
   141b8:	stmdals	lr, {r1, r2, r9, sl, lr}
   141bc:	bl	fe8d2188 <mkdtemp@@Base+0xfe8801ac>
   141c0:			; <UNDEFINED> instruction: 0xf43f2e00
   141c4:	movwcs	sl, #7532	; 0x1d6c
   141c8:			; <UNDEFINED> instruction: 0xf7ff9314
   141cc:			; <UNDEFINED> instruction: 0x6c6bbb68
   141d0:	rsbsle	r2, ip, r0, lsl #22
   141d4:			; <UNDEFINED> instruction: 0x2c006bdc
   141d8:	orrshi	pc, pc, r0
   141dc:	blx	1a5020a <mkdtemp@@Base+0x19fe22e>
   141e0:	strtmi	r4, [r2], -r3, lsl #19
   141e4:	smccc	33865	; 0x8449
   141e8:	stmmi	r2, {r0, r1, r9, sl, lr}
   141ec:			; <UNDEFINED> instruction: 0xf01b4478
   141f0:			; <UNDEFINED> instruction: 0xf7fff9cf
   141f4:	stmmi	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   141f8:	stmdbls	fp, {r0, r1, r3, r6, r9, sl, lr}
   141fc:			; <UNDEFINED> instruction: 0xf85346c1
   14200:	ldrbtmi	r2, [r8], #-3092	; 0xfffff3ec
   14204:			; <UNDEFINED> instruction: 0xf01b4698
   14208:			; <UNDEFINED> instruction: 0xf7fff97d
   1420c:			; <UNDEFINED> instruction: 0xf8dabaff
   14210:	strtmi	r3, [sl], -ip, lsr #23
   14214:	ldrdeq	pc, [r8, #-138]	; 0xffffff76
   14218:			; <UNDEFINED> instruction: 0xf9ccf01a
   1421c:	teqle	r8, r0, lsl #16
   14220:	ldmdami	r6!, {r4, r9, fp, ip, pc}^
   14224:	ldrdcc	pc, [r8, #-138]	; 0xffffff76
   14228:	ldrbtmi	r9, [r8], #-2315	; 0xfffff6f5
   1422c:			; <UNDEFINED> instruction: 0xf01b6812
   14230:	ldr	pc, [r6], #2479	; 0x9af
   14234:	orrseq	pc, r4, #13631488	; 0xd00000
   14238:			; <UNDEFINED> instruction: 0x461a9315
   1423c:	andshi	r2, r3, lr, lsr #6
   14240:	ldmdals	r9, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
   14244:	str	r4, [lr, r1, lsl #12]
   14248:	ldrbtmi	r4, [lr], #-3693	; 0xfffff193
   1424c:	ldclcs	6, cr14, [pc], #-392	; 140cc <__read_chk@plt+0xd668>
   14250:	bge	b11454 <mkdtemp@@Base+0xabf478>
   14254:	ldrsbtmi	pc, [r0], sl	; <UNPREDICTABLE>
   14258:			; <UNDEFINED> instruction: 0xf0002c00
   1425c:	blls	434834 <mkdtemp@@Base+0x3e2858>
   14260:			; <UNDEFINED> instruction: 0x2117e9dd
   14264:	movwls	r9, #2070	; 0x816
   14268:			; <UNDEFINED> instruction: 0xf7ff9b0d
   1426c:			; <UNDEFINED> instruction: 0xf8daf959
   14270:	blcs	20408 <__read_chk@plt+0x199a4>
   14274:	bge	9d1378 <mkdtemp@@Base+0x97f39c>
   14278:			; <UNDEFINED> instruction: 0xf8ca2300
   1427c:			; <UNDEFINED> instruction: 0xf7ff3064
   14280:	ldrtmi	fp, [r1], -r1, lsr #20
   14284:	ldrdeq	pc, [r8, #-138]	; 0xffffff76
   14288:			; <UNDEFINED> instruction: 0xf994f01a
   1428c:			; <UNDEFINED> instruction: 0xf7ff4631
   14290:	blls	442f10 <mkdtemp@@Base+0x3f0f34>
   14294:	stmdbls	fp, {r0, r1, r3, r4, r6, fp, lr}
   14298:	ldrbtmi	r6, [r8], #-2074	; 0xfffff7e6
   1429c:			; <UNDEFINED> instruction: 0xf978f01b
   142a0:			; <UNDEFINED> instruction: 0xf8dae45f
   142a4:	blcs	2057c <__read_chk@plt+0x19b18>
   142a8:	cfldrsge	mvf15, [sl], #-508	; 0xfffffe04
   142ac:	blt	2d22b0 <mkdtemp@@Base+0x2802d4>
   142b0:	ldrsbgt	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   142b4:	ldrbtmi	r4, [ip], #1654	; 0x676
   142b8:			; <UNDEFINED> instruction: 0x000fe8bc
   142bc:	ldm	ip!, {r0, r1, r2, r3, r9, sl, lr, pc}
   142c0:	strgt	r0, [pc], -pc
   142c4:	muleq	pc, ip, r8	; <UNPREDICTABLE>
   142c8:	andeq	lr, pc, r6, lsl #17
   142cc:	mcrrmi	7, 3, lr, pc, cr15
   142d0:			; <UNDEFINED> instruction: 0xe783447c
   142d4:	andeq	r2, r8, sl, ror #4
   142d8:	andeq	r2, r8, sl, asr #4
   142dc:	andeq	r0, r0, ip, asr r6
   142e0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   142e4:	strdeq	r1, [r4], -sl
   142e8:	andeq	r6, r4, ip, lsr r8
   142ec:	andeq	r6, r4, ip, lsr #29
   142f0:	andeq	pc, r4, r0, asr #24
   142f4:	andeq	r6, r4, r6, asr #32
   142f8:	ldrdeq	r6, [r4], -r2
   142fc:	strdeq	r6, [r4], -r8
   14300:	andeq	r6, r4, lr, lsl sl
   14304:	andeq	r6, r4, r8, asr #20
   14308:	andeq	r6, r4, r4, asr #20
   1430c:	andeq	r2, r8, ip, lsr #32
   14310:	andeq	r6, r4, lr, ror #16
   14314:	andeq	r2, r4, ip, lsl #3
   14318:	andeq	r6, r4, lr, lsr #29
   1431c:	andeq	r6, r4, ip, asr #29
   14320:	ldrdeq	r6, [r4], -r2
   14324:	andeq	r6, r4, r8, ror #25
   14328:	andeq	r6, r4, r6, asr #26
   1432c:	andeq	r6, r4, r0, lsl #17
   14330:	muleq	r4, lr, r8
   14334:			; <UNDEFINED> instruction: 0x000468b0
   14338:	andeq	r6, r4, ip, lsr #17
   1433c:			; <UNDEFINED> instruction: 0x000468b0
   14340:	andeq	r6, r4, sl, asr fp
   14344:	andeq	r2, r5, r6, lsl r4
   14348:	ldrdeq	r6, [r4], -r0
   1434c:	strdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   14350:	andeq	r6, r4, r2, lsr #3
   14354:	andeq	r6, r4, r2, lsr #20
   14358:	andeq	r6, r4, r4, lsl #15
   1435c:	andeq	r6, r4, r8, lsr #16
   14360:	andeq	r6, r4, r4, lsl #17
   14364:			; <UNDEFINED> instruction: 0x000461b2
   14368:	andeq	r6, r4, r2, lsr #3
   1436c:	andeq	r6, r4, r2, lsl #7
   14370:	andeq	r6, r4, ip, asr #6
   14374:	andeq	r2, r5, r2, lsl r2
   14378:	ldrdeq	r6, [r4], -r2
   1437c:	strdeq	r6, [r4], -r8
   14380:	muleq	r4, lr, r0
   14384:	andeq	r6, r4, ip, lsl r7
   14388:	andeq	r6, r4, r0, lsr #8
   1438c:	andeq	r6, r4, lr, lsr #8
   14390:	andeq	r6, r4, sl, lsr #10
   14394:	andeq	r6, r4, r4, asr r5
   14398:	ldrdeq	r6, [r4], -sl
   1439c:	andeq	r6, r4, r0, lsl #12
   143a0:	andeq	r1, r4, sl, lsr r7
   143a4:	andeq	r5, r4, r6, lsl #28
   143a8:	andeq	r5, r4, r0, ror #17
   143ac:	ldrdeq	r6, [r4], -r2
   143b0:	strdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   143b4:	andeq	r6, r4, ip, lsl #18
   143b8:	andeq	r6, r4, r0, lsr r9
   143bc:	andeq	r6, r4, r6, asr #18
   143c0:	andeq	r6, r4, r8, ror r9
   143c4:	muleq	r4, r6, r9
   143c8:	andeq	r6, r4, ip, lsr #7
   143cc:	andeq	r6, r4, r8, lsr #7
   143d0:	andeq	r6, r4, r6, lsl ip
   143d4:	andeq	r1, r4, r2, ror #12
   143d8:	andeq	r5, r4, r2, asr #25
   143dc:	strdeq	r5, [r4], -r8
   143e0:	andeq	r2, r8, ip, lsr #27
   143e4:	andeq	r5, r4, r8, asr #29
   143e8:	muleq	r4, r0, r0
   143ec:	ldrdeq	r5, [r4], -lr
   143f0:	andeq	r6, r4, r0, lsl #20
   143f4:			; <UNDEFINED> instruction: 0x00045bb8
   143f8:	andeq	r5, r4, lr, lsr #26
   143fc:	andeq	r5, r4, r6, ror #23
   14400:			; <UNDEFINED> instruction: 0x00045abe
   14404:	ldrdeq	r5, [r4], -r2
   14408:	andeq	r5, r4, sl, ror sp
   1440c:	andeq	r5, r4, r0, lsr sl
   14410:	ldrbtmi	r4, [lr], #-3681	; 0xfffff19f
   14414:			; <UNDEFINED> instruction: 0xf01b4630
   14418:	stmdami	r0!, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}^
   1441c:			; <UNDEFINED> instruction: 0xf01b4478
   14420:			; <UNDEFINED> instruction: 0x4630f871
   14424:			; <UNDEFINED> instruction: 0xf86ef01b
   14428:	ldmdami	sp, {r0, r2, r3, r8, r9, fp, ip, pc}^
   1442c:	ldmdavs	sl, {r0, r1, r3, r8, fp, ip, pc}
   14430:			; <UNDEFINED> instruction: 0xf01b4478
   14434:	blls	4525d8 <mkdtemp@@Base+0x4005fc>
   14438:	ldmdavs	r9, {r1, r3, r4, r6, fp, lr}
   1443c:			; <UNDEFINED> instruction: 0xf01b4478
   14440:	ldmdbmi	r9, {r0, r5, r6, fp, ip, sp, lr, pc}^
   14444:	ldrbtmi	r4, [r9], #-2137	; 0xfffff7a7
   14448:			; <UNDEFINED> instruction: 0xf01b4478
   1444c:	ldmdami	r8, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}^
   14450:			; <UNDEFINED> instruction: 0xf01b4478
   14454:	ldmdami	r7, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}^
   14458:			; <UNDEFINED> instruction: 0xf01b4478
   1445c:			; <UNDEFINED> instruction: 0xf7fff853
   14460:	ldmdami	r5, {r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
   14464:	ldrtmi	r4, [r1], -fp, asr #12
   14468:	ldrbtmi	r4, [r8], #-1729	; 0xfffff93f
   1446c:			; <UNDEFINED> instruction: 0xf01b4698
   14470:			; <UNDEFINED> instruction: 0xf7fff88f
   14474:			; <UNDEFINED> instruction: 0xf01abb6f
   14478:			; <UNDEFINED> instruction: 0xf50df84f
   1447c:	tstcc	r4, #402653186	; 0x18000002
   14480:	mcr	8, 0, r6, cr8, cr11, {0}
   14484:			; <UNDEFINED> instruction: 0xb18b0a90
   14488:	orrpl	pc, r6, #54525952	; 0x3400000
   1448c:	strvc	pc, [r4, #1290]!	; 0x50a
   14490:	svcls	0x00103314
   14494:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   14498:	streq	lr, [r3], #2821	; 0xb05
   1449c:	blcs	1525f8 <mkdtemp@@Base+0x10061c>
   144a0:	ldmdavs	r9!, {r4, r5, r9, sl, lr}
   144a4:	blx	950516 <mkdtemp@@Base+0x8fe53a>
   144a8:	mvnsle	r4, r5, lsr #5
   144ac:	bcc	fe44fd14 <mkdtemp@@Base+0xfe3fdd38>
   144b0:	svclt	0x00183b00
   144b4:	movwls	r2, #62209	; 0xf301
   144b8:	orrpl	pc, r6, #54525952	; 0x3400000
   144bc:	ldmdavs	fp, {r3, r4, r8, r9, ip, sp}
   144c0:			; <UNDEFINED> instruction: 0xf43f2b00
   144c4:			; <UNDEFINED> instruction: 0xee18a935
   144c8:			; <UNDEFINED> instruction: 0xf50d6a90
   144cc:	tstcc	r8, #402653186	; 0x18000002
   144d0:	strbeq	pc, [r4, #266]	; 0x10a	; <UNPREDICTABLE>
   144d4:	ldmdavs	fp, {r4, r8, r9, sl, fp, ip, pc}
   144d8:	streq	lr, [r3], #2821	; 0xb05
   144dc:	blcs	152638 <mkdtemp@@Base+0x10065c>
   144e0:	ldmdavs	r9!, {r4, r5, r9, sl, lr}
   144e4:	blx	150556 <mkdtemp@@Base+0xfe57a>
   144e8:	mvnsle	r4, ip, lsr #5
   144ec:	stmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   144f0:	strbmi	r9, [fp], -lr, lsl #30
   144f4:	ldrmi	r4, [r8], r1, asr #13
   144f8:			; <UNDEFINED> instruction: 0xf7f14638
   144fc:			; <UNDEFINED> instruction: 0xf7ffea04
   14500:	stmdbmi	lr!, {r0, r2, r7, r8, fp, ip, sp, pc}
   14504:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
   14508:	cmncc	r8, r8, ror r4
   1450c:			; <UNDEFINED> instruction: 0xf894f01b
   14510:			; <UNDEFINED> instruction: 0xf8ca9b14
   14514:			; <UNDEFINED> instruction: 0xf7ff3d70
   14518:			; <UNDEFINED> instruction: 0x4c2abb24
   1451c:			; <UNDEFINED> instruction: 0xe65d447c
   14520:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   14524:	stc2	0, cr15, [r0], #-100	; 0xffffff9c
   14528:			; <UNDEFINED> instruction: 0x462a9910
   1452c:	blcc	feb5289c <mkdtemp@@Base+0xfeb008c0>
   14530:	ldrdeq	pc, [r8, #-138]	; 0xffffff76
   14534:			; <UNDEFINED> instruction: 0xf01a6809
   14538:	stmdacs	r0, {r0, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   1453c:	cfldrsge	mvf15, [ip], #-252	; 0xffffff04
   14540:			; <UNDEFINED> instruction: 0xf7ff4631
   14544:	stmdami	r1!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, pc}
   14548:			; <UNDEFINED> instruction: 0xf01b4478
   1454c:			; <UNDEFINED> instruction: 0x4620f875
   14550:	ldmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14554:			; <UNDEFINED> instruction: 0xf9acf009
   14558:	ldmdami	sp, {r0, r9, sl, lr}
   1455c:			; <UNDEFINED> instruction: 0xf0194478
   14560:			; <UNDEFINED> instruction: 0xf009fc03
   14564:	blmi	712c00 <mkdtemp@@Base+0x6c0c24>
   14568:			; <UNDEFINED> instruction: 0xf103447b
   1456c:			; <UNDEFINED> instruction: 0x46020178
   14570:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   14574:	blx	ffe505e2 <mkdtemp@@Base+0xffdfe606>
   14578:	ldmdami	r9, {r3, r4, r8, fp, lr}
   1457c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   14580:			; <UNDEFINED> instruction: 0xf01931a0
   14584:			; <UNDEFINED> instruction: 0xf7f1fbf1
   14588:	ldmdbmi	r6, {r1, r6, r9, sl, fp, sp, lr, pc}
   1458c:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   14590:	cmncc	r8, r8, ror r4
   14594:	blx	ffa50602 <mkdtemp@@Base+0xff9fe626>
   14598:	andeq	r5, r4, r6, ror #7
   1459c:	ldrdeq	r6, [r4], -ip
   145a0:	andeq	r6, r4, r4, lsl #8
   145a4:	andeq	r6, r4, ip, lsl r4
   145a8:	andeq	r6, r4, lr, ror #9
   145ac:	andeq	r6, r4, r0, asr #8
   145b0:	andeq	r6, r4, r8, asr r4
   145b4:	andeq	r6, r4, ip, lsl #9
   145b8:	andeq	r1, r4, sl, asr #3
   145bc:	ldrdeq	r6, [r4], -lr
   145c0:	strdeq	r6, [r4], -r0
   145c4:	andeq	r5, r4, r4, ror #15
   145c8:	andeq	r6, r4, r2, asr #1
   145cc:	andeq	r5, r4, r8, ror #15
   145d0:	andeq	r6, r4, ip, lsr #4
   145d4:	andeq	r6, r4, ip, ror r6
   145d8:	strdeq	r6, [r4], -sl
   145dc:	andeq	r6, r4, r8, ror #12
   145e0:	andeq	r5, r4, lr, asr r2
   145e4:	andeq	r6, r4, r6, asr r6
   145e8:	andeq	r5, r4, ip, asr #4
   145ec:	svcmi	0x00f0e92d
   145f0:	stcmi	0, cr11, [fp, #636]!	; 0x27c
   145f4:	stcmi	6, cr4, [fp], #516	; 0x204
   145f8:	ldrbtmi	r4, [sp], #-1552	; 0xfffff9f0
   145fc:	vfmami.f64	d4, d27, d26
   14600:	stmdbpl	ip!, {r1, r3, r7, r9, sl, lr}
   14604:			; <UNDEFINED> instruction: 0x4615447b
   14608:	ldrls	r6, [sp], #-2084	; 0xfffff7dc
   1460c:	streq	pc, [r0], #-79	; 0xffffffb1
   14610:	stmib	sp, {sl, sp}^
   14614:	strtmi	r4, [r2], -fp, lsl #8
   14618:	andhi	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   1461c:	stclne	8, cr15, [ip, #-864]!	; 0xfffffca0
   14620:			; <UNDEFINED> instruction: 0xff52f00a
   14624:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   14628:	rschi	pc, r8, r0
   1462c:			; <UNDEFINED> instruction: 0xf00a4628
   14630:	strmi	pc, [r6], -pc, lsr #22
   14634:	teqle	sp, r0, lsl #16
   14638:			; <UNDEFINED> instruction: 0xf00a4628
   1463c:			; <UNDEFINED> instruction: 0x463af977
   14640:	ldmmi	fp, {r0, r9, sl, lr}
   14644:			; <UNDEFINED> instruction: 0xf01a4478
   14648:	blmi	fe6d462c <mkdtemp@@Base+0xfe682650>
   1464c:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   14650:			; <UNDEFINED> instruction: 0xf00a6898
   14654:	stmdacs	r0, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   14658:	rschi	pc, r0, r0, asr #32
   1465c:	stclne	8, cr15, [r8, #-864]!	; 0xfffffca0
   14660:	rsble	r2, sl, r0, lsl #18
   14664:			; <UNDEFINED> instruction: 0xf0114628
   14668:			; <UNDEFINED> instruction: 0xf110ff1f
   1466c:			; <UNDEFINED> instruction: 0x46830f33
   14670:	rschi	pc, r4, r0
   14674:	rsble	r2, r0, r0, lsl #16
   14678:			; <UNDEFINED> instruction: 0xf04f4628
   1467c:			; <UNDEFINED> instruction: 0xf00a34ff
   14680:			; <UNDEFINED> instruction: 0xf8d8f931
   14684:	movwls	r3, #36200	; 0x8d68
   14688:	ldrbmi	r9, [r8], -r6
   1468c:			; <UNDEFINED> instruction: 0xf910f009
   14690:	blls	23aab0 <mkdtemp@@Base+0x1e8ad4>
   14694:	andls	r4, r0, sl, lsr r6
   14698:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
   1469c:			; <UNDEFINED> instruction: 0xff32f01a
   146a0:			; <UNDEFINED> instruction: 0xf00a980c
   146a4:			; <UNDEFINED> instruction: 0x4638fbb9
   146a8:	stmdb	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   146ac:			; <UNDEFINED> instruction: 0xf7f14630
   146b0:	rsbs	lr, r3, sl, lsr #18
   146b4:	strtmi	r6, [r2], -fp, ror #24
   146b8:	stclne	8, cr15, [ip, #-864]!	; 0xfffffca0
   146bc:			; <UNDEFINED> instruction: 0xf00a6b98
   146c0:	strmi	pc, [r6], -r3, lsl #30
   146c4:			; <UNDEFINED> instruction: 0xf0002800
   146c8:			; <UNDEFINED> instruction: 0xf10d80c7
   146cc:	subcs	r0, r0, #52, 22	; 0xd000
   146d0:	ldrbmi	r6, [r9], -r8, ror #24
   146d4:	blx	d070c <mkdtemp@@Base+0x7e730>
   146d8:			; <UNDEFINED> instruction: 0xf00a4628
   146dc:			; <UNDEFINED> instruction: 0x6c6af927
   146e0:	movwls	r6, #35091	; 0x8913
   146e4:	ldmib	r2, {r0, r3, ip, pc}^
   146e8:	stmib	sp, {r1, r8}^
   146ec:	blvs	fe414b0c <mkdtemp@@Base+0xfe3c2b30>
   146f0:			; <UNDEFINED> instruction: 0xf91cf00a
   146f4:	ldrdcc	lr, [r8, -sp]
   146f8:	andslt	pc, r4, sp, asr #17
   146fc:	ldmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   14700:	movwls	fp, #11270	; 0x2c06
   14704:			; <UNDEFINED> instruction: 0xbc00e9cd
   14708:	streq	lr, [r3], -sp, asr #19
   1470c:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
   14710:			; <UNDEFINED> instruction: 0xff92f01a
   14714:	ldmdbvs	sl, {r0, r1, r3, r5, r6, sl, fp, sp, lr}^
   14718:	addsle	r2, r6, r0, lsl #20
   1471c:	ldrdlt	pc, [r0, pc]!	; <UNPREDICTABLE>
   14720:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   14724:			; <UNDEFINED> instruction: 0xf8534658
   14728:	strcc	r1, [r1], #-36	; 0xffffffdc
   1472c:			; <UNDEFINED> instruction: 0xffaef01a
   14730:	ldmdbvs	sl, {r0, r1, r3, r5, r6, sl, fp, sp, lr}^
   14734:	ldmle	r4!, {r1, r5, r7, r9, lr}^
   14738:			; <UNDEFINED> instruction: 0xf8d8e787
   1473c:	blcs	20eb4 <__read_chk@plt+0x1a450>
   14740:			; <UNDEFINED> instruction: 0xf8d8d138
   14744:	ldrbmi	r3, [r1], -r0, asr #1
   14748:	ldrdmi	pc, [r4, #-136]	; 0xffffff78
   1474c:			; <UNDEFINED> instruction: 0xf8b84648
   14750:	movwls	r2, #8324	; 0x2084
   14754:	strls	r4, [r1], #-1579	; 0xfffff9d5
   14758:	strls	r2, [r0], #-1024	; 0xfffffc00
   1475c:			; <UNDEFINED> instruction: 0xff54f7fe
   14760:			; <UNDEFINED> instruction: 0xf880fab0
   14764:	b	13e5f7c <mkdtemp@@Base+0x1393fa0>
   14768:	stmdals	ip, {r3, r4, r6, fp, ip}
   1476c:	blx	155079e <mkdtemp@@Base+0x14fe7c2>
   14770:			; <UNDEFINED> instruction: 0xf7f14638
   14774:	ldrtmi	lr, [r0], -r8, asr #17
   14778:	stmia	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1477c:	svclt	0x00142d00
   14780:	movwcs	r4, #1603	; 0x643
   14784:	stfmip	f3, [pc], {83}	; 0x53
   14788:			; <UNDEFINED> instruction: 0xf854447c
   1478c:			; <UNDEFINED> instruction: 0xf00a0f08
   14790:	strtmi	pc, [r8], -r3, asr #22
   14794:			; <UNDEFINED> instruction: 0xf00b4621
   14798:	strmi	pc, [r4], -r5, ror #22
   1479c:	blmi	10670cc <mkdtemp@@Base+0x10150f0>
   147a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   147a4:	blls	76e814 <mkdtemp@@Base+0x71c838>
   147a8:	cmnle	r6, sl, asr r0
   147ac:	andslt	r4, pc, r0, lsr #12
   147b0:	svchi	0x00f0e8bd
   147b4:	strtmi	sl, [r8], -ip, lsl #18
   147b8:	blx	15507ee <mkdtemp@@Base+0x14fe812>
   147bc:	stmdacs	r0, {r2, r9, sl, lr}
   147c0:	svcge	0x006ef47f
   147c4:			; <UNDEFINED> instruction: 0xf00a980c
   147c8:	stmdacs	r0, {r0, r1, r5, r6, r9, fp, ip, sp, lr, pc}
   147cc:	bls	348d1c <mkdtemp@@Base+0x2f6d40>
   147d0:	ldrbmi	sl, [r1], -fp, lsl #22
   147d4:			; <UNDEFINED> instruction: 0xf0264648
   147d8:			; <UNDEFINED> instruction: 0x4604fefb
   147dc:	lslsle	r2, r0, #16
   147e0:	ldrbeq	r9, [sl, fp, lsl #22]
   147e4:			; <UNDEFINED> instruction: 0xf8d8d5ad
   147e8:	bcs	5cf60 <mkdtemp@@Base+0xaf84>
   147ec:	ldreq	sp, [fp, r6, asr #32]
   147f0:	blmi	dc9d24 <mkdtemp@@Base+0xd77d48>
   147f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   147f8:	sbfx	r6, sl, #0, #3
   147fc:	rscscc	pc, pc, pc, asr #32
   14800:			; <UNDEFINED> instruction: 0xf009463e
   14804:	ldmdbmi	r2!, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
   14808:	ldrbtcc	pc, [pc], #79	; 14810 <__read_chk@plt+0xddac>	; <UNPREDICTABLE>
   1480c:	rorscc	r4, r9, r4
   14810:	ldmdami	r0!, {r1, r9, sl, lr}
   14814:			; <UNDEFINED> instruction: 0xf01a4478
   14818:	smlsldx	pc, r1, r5, lr	; <UNPREDICTABLE>
   1481c:			; <UNDEFINED> instruction: 0xf04f4628
   14820:			; <UNDEFINED> instruction: 0xf00a0801
   14824:	stmdbmi	ip!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   14828:	strcs	r4, [r0], #-1595	; 0xfffff9c5
   1482c:	rorscc	r4, r9, r4
   14830:	stmdami	sl!, {r1, r9, sl, lr}
   14834:			; <UNDEFINED> instruction: 0xf01a4478
   14838:	ldr	pc, [r6, r9, lsr #30]
   1483c:			; <UNDEFINED> instruction: 0xf04f4628
   14840:			; <UNDEFINED> instruction: 0xf00a34ff
   14844:			; <UNDEFINED> instruction: 0xf8d8f84f
   14848:	ldrtmi	r3, [sl], -r8, ror #26
   1484c:	stmdami	r4!, {r0, r9, sl, lr}
   14850:			; <UNDEFINED> instruction: 0xf01a4478
   14854:			; <UNDEFINED> instruction: 0xe723fe57
   14858:	rscscc	pc, pc, pc, asr #32
   1485c:			; <UNDEFINED> instruction: 0xf0094604
   14860:	stmdbmi	r0!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
   14864:	rorscc	r4, r9, r4
   14868:	ldmdami	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
   1486c:			; <UNDEFINED> instruction: 0xf01a4478
   14870:	ldr	pc, [r5, -r9, asr #28]
   14874:			; <UNDEFINED> instruction: 0xf00b980c
   14878:	sbfx	pc, r1, #28, #9
   1487c:	tsteq	r6, r3	; <UNPREDICTABLE>
   14880:	svclt	0x00082906
   14884:			; <UNDEFINED> instruction: 0xd1b24690
   14888:	stmdals	ip, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1488c:			; <UNDEFINED> instruction: 0xf8e6f7fe
   14890:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   14894:	mrc2	0, 1, pc, cr6, cr10, {0}
   14898:			; <UNDEFINED> instruction: 0xf7f1e753
   1489c:	svclt	0x0000ecb8
   148a0:	andeq	r1, r8, r6, lsl #5
   148a4:	andeq	r0, r0, ip, asr r6
   148a8:	andeq	r1, r8, ip, ror r2
   148ac:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   148b0:	andeq	r6, r4, r8, lsr #7
   148b4:	andeq	r2, r8, r6, lsl #17
   148b8:			; <UNDEFINED> instruction: 0x000463be
   148bc:	andeq	r6, r4, lr, ror #4
   148c0:	andeq	r6, r4, r4, lsr #5
   148c4:	andeq	r2, r8, ip, asr #14
   148c8:	andeq	r1, r8, r0, ror #1
   148cc:	ldrdeq	r2, [r8], -lr
   148d0:	ldrdeq	r6, [r4], -r8
   148d4:	andeq	r6, r4, ip, lsr #2
   148d8:			; <UNDEFINED> instruction: 0x000463b8
   148dc:	ldrdeq	r6, [r4], -r0
   148e0:	andeq	r6, r4, r4, ror #3
   148e4:	andeq	r6, r4, r0, lsl #7
   148e8:	strdeq	r6, [r4], -r4
   148ec:	andeq	r6, r4, r2, lsl #4
   148f0:	ldrbmi	lr, [r0, sp, lsr #18]!
   148f4:	strmi	fp, [r8], r4, lsl #1
   148f8:	stcls	6, cr4, [sp, #-16]
   148fc:	stmdbls	lr, {r0, r1, r2, r4, r9, sl, lr}
   14900:			; <UNDEFINED> instruction: 0xf8bd4699
   14904:	stmdavs	r8!, {r4, r5, sp, pc}
   14908:			; <UNDEFINED> instruction: 0xf0219103
   1490c:	blmi	7d2c20 <mkdtemp@@Base+0x780c44>
   14910:	ldrbtmi	r4, [fp], #-3358	; 0xfffff2e2
   14914:	ldmdbpl	fp, {r1, r3, r4, r9, sl, lr}^
   14918:	ldrtmi	r4, [r8], -r6, lsl #12
   1491c:	ldrsbtvc	pc, [r8], r3	; <UNPREDICTABLE>
   14920:			; <UNDEFINED> instruction: 0xf8b8f021
   14924:	svclt	0x00082f00
   14928:			; <UNDEFINED> instruction: 0x46054637
   1492c:	ldc2	0, cr15, [sl, #140]	; 0x8c
   14930:	strtmi	r9, [r0], -r3, lsl #18
   14934:	andcs	r2, r1, #0, 6
   14938:			; <UNDEFINED> instruction: 0xff94f02d
   1493c:	strtmi	fp, [r0], -r0, lsl #22
   14940:	blx	ed09ba <mkdtemp@@Base+0xe7e9de>
   14944:			; <UNDEFINED> instruction: 0x463b4812
   14948:			; <UNDEFINED> instruction: 0x46294652
   1494c:			; <UNDEFINED> instruction: 0xf01a4478
   14950:			; <UNDEFINED> instruction: 0x4653fe73
   14954:	strtmi	r4, [r9], -sl, asr #12
   14958:			; <UNDEFINED> instruction: 0xf0024620
   1495c:			; <UNDEFINED> instruction: 0x463afcd9
   14960:	strtmi	r4, [fp], -r0, lsr #12
   14964:			; <UNDEFINED> instruction: 0xf8cd4631
   14968:			; <UNDEFINED> instruction: 0xf0028000
   1496c:	shsaxmi	pc, r0, r9	; <UNPREDICTABLE>
   14970:	svc	0x00c8f7f0
   14974:	andlt	r4, r4, r8, lsr #12
   14978:			; <UNDEFINED> instruction: 0x47f0e8bd
   1497c:	svclt	0x00c0f7f0
   14980:			; <UNDEFINED> instruction: 0xf7fd20ff
   14984:	svclt	0x0000f87f
   14988:	andeq	r0, r8, lr, ror #30
   1498c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14990:	muleq	r4, r8, r1
   14994:	bmi	10e6ea4 <mkdtemp@@Base+0x1094ec8>
   14998:	blmi	10e5b84 <mkdtemp@@Base+0x1093ba8>
   1499c:	strdlt	fp, [r5], r0
   149a0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   149a4:	andls	r6, r3, #1179648	; 0x120000
   149a8:	andeq	pc, r0, #79	; 0x4f
   149ac:	ldmpl	fp, {r0, r1, r2, r3, r4, r5, r9, fp, lr}
   149b0:	blcc	ff052d04 <mkdtemp@@Base+0xff000d28>
   149b4:	svclt	0x00182800
   149b8:	andle	r2, r2, r0, lsl #22
   149bc:	strmi	r7, [r5], -r3, lsl #16
   149c0:	andcs	fp, r1, r3, asr r9
   149c4:	blmi	de72b4 <mkdtemp@@Base+0xd952d8>
   149c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   149cc:	blls	eea3c <mkdtemp@@Base+0x9ca60>
   149d0:	teqle	r8, sl, asr r0
   149d4:	ldcllt	0, cr11, [r0, #20]!
   149d8:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   149dc:	svc	0x00aef7f1
   149e0:	teqlt	r0, #7340032	; 0x700000
   149e4:	stmdblt	fp, {r0, r1, fp, ip, sp, lr}
   149e8:	ldrbtmi	r4, [pc], #-3891	; 149f0 <__read_chk@plt+0xdf8c>
   149ec:	andscs	r2, r1, r0, lsl #2
   149f0:	cdp2	0, 0, cr15, cr4, cr4, {1}
   149f4:			; <UNDEFINED> instruction: 0xf7f14606
   149f8:			; <UNDEFINED> instruction: 0x4604ec10
   149fc:	mcrrne	3, 7, fp, r2, cr8
   14a00:	stcge	0, cr13, [r2, #-140]	; 0xffffff74
   14a04:			; <UNDEFINED> instruction: 0xf7f1e004
   14a08:	stmdavs	r0, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   14a0c:	tstle	r3, r4, lsl #16
   14a10:	strtmi	r2, [r9], -r0, lsl #4
   14a14:			; <UNDEFINED> instruction: 0xf7f14620
   14a18:	andcc	lr, r1, sl, ror fp
   14a1c:			; <UNDEFINED> instruction: 0x4631d0f3
   14a20:			; <UNDEFINED> instruction: 0xf0242011
   14a24:	stmdals	r2, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14a28:	bicle	r0, sl, r3, asr #12
   14a2c:	andcs	pc, r7, r0, asr #7
   14a30:	svcmi	0x0022e7c8
   14a34:			; <UNDEFINED> instruction: 0xe7d9447f
   14a38:	stmda	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14a3c:	stmdami	r0!, {r0, r9, sl, lr}
   14a40:			; <UNDEFINED> instruction: 0xf0194478
   14a44:			; <UNDEFINED> instruction: 0xf7f1f991
   14a48:			; <UNDEFINED> instruction: 0xf7f1ebe2
   14a4c:	stmdavs	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
   14a50:	stmda	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14a54:	ldmdami	fp, {r0, r9, sl, lr}
   14a58:			; <UNDEFINED> instruction: 0xf0194478
   14a5c:	strmi	pc, [r1], -r5, lsl #19
   14a60:			; <UNDEFINED> instruction: 0xf024200d
   14a64:	ldmdami	r8, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14a68:	ldrtmi	r4, [r9], -sl, lsr #12
   14a6c:			; <UNDEFINED> instruction: 0xf01a4478
   14a70:	bmi	5d4354 <mkdtemp@@Base+0x582378>
   14a74:	ldrtmi	r4, [r9], -fp, lsr #12
   14a78:			; <UNDEFINED> instruction: 0x4638447a
   14a7c:			; <UNDEFINED> instruction: 0xf7f19400
   14a80:			; <UNDEFINED> instruction: 0xf7f1ecca
   14a84:	stmdavs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   14a88:	stmda	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14a8c:	ldrtmi	r4, [r9], -sl, lsr #12
   14a90:	stmdami	pc, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
   14a94:			; <UNDEFINED> instruction: 0xf01a4478
   14a98:	andcs	pc, r1, r5, lsr sp	; <UNPREDICTABLE>
   14a9c:	mcr	7, 0, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   14aa0:	andeq	r0, r8, r8, ror #29
   14aa4:	andeq	r0, r0, ip, asr r6
   14aa8:	ldrdeq	r0, [r8], -lr
   14aac:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14ab0:			; <UNDEFINED> instruction: 0x00080eb8
   14ab4:	andeq	r2, r4, r6, lsr #5
   14ab8:	andeq	r1, r4, r2, lsr #25
   14abc:	andeq	r1, r4, r8, asr ip
   14ac0:	andeq	r5, r4, ip, lsl #4
   14ac4:			; <UNDEFINED> instruction: 0x000451b4
   14ac8:	muleq	r4, r8, r0
   14acc:	andeq	r6, r4, ip, lsl ip
   14ad0:	andeq	r6, r4, r8, lsl #1
   14ad4:	mvnsmi	lr, sp, lsr #18
   14ad8:	ldcmi	0, cr11, [r5, #-536]!	; 0xfffffde8
   14adc:	ldrbtmi	r4, [sp], #-3125	; 0xfffff3cb
   14ae0:	stmdbpl	ip!, {r0, r2, r4, r5, r8, r9, fp, lr}
   14ae4:			; <UNDEFINED> instruction: 0xf04f447b
   14ae8:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
   14aec:			; <UNDEFINED> instruction: 0xf04f9405
   14af0:	cfldrsmi	mvf0, [r2], #-0
   14af4:	ldmdbpl	pc, {r2, r8, sl, ip, pc}	; <UNPREDICTABLE>
   14af8:	blcc	1252e5c <mkdtemp@@Base+0x1200e80>
   14afc:	bmi	c43050 <mkdtemp@@Base+0xbf1074>
   14b00:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
   14b04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14b08:	subsmi	r9, sl, r5, lsl #22
   14b0c:	andlt	sp, r6, lr, asr #2
   14b10:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14b14:	stmdage	r4, {r0, r2, r9, sl, lr}
   14b18:	ldrmi	r4, [r0], lr, lsl #12
   14b1c:	ldc2	0, cr15, [r0], #64	; 0x40
   14b20:	teqle	lr, r0, lsl #16
   14b24:	blcc	1252e88 <mkdtemp@@Base+0x1200eac>
   14b28:	eorle	r2, sl, r2, lsl #22
   14b2c:			; <UNDEFINED> instruction: 0xf00a4630
   14b30:	strmi	pc, [r4], -r1, asr #17
   14b34:			; <UNDEFINED> instruction: 0xf8d7b108
   14b38:			; <UNDEFINED> instruction: 0xf8d741d8
   14b3c:	movwcs	r0, #2888	; 0xb48
   14b40:	ldrmi	r4, [r8, #1585]	; 0x631
   14b44:			; <UNDEFINED> instruction: 0x4642bf14
   14b48:			; <UNDEFINED> instruction: 0xf1a0462a
   14b4c:	strls	r0, [r2], #-3
   14b50:			; <UNDEFINED> instruction: 0xf080fab0
   14b54:	stmib	sp, {r6, r8, fp}^
   14b58:	stmdals	r4, {r8, r9}
   14b5c:			; <UNDEFINED> instruction: 0xff16f010
   14b60:	strmi	fp, [r2], -r8, asr #2
   14b64:			; <UNDEFINED> instruction: 0x46294817
   14b68:			; <UNDEFINED> instruction: 0xf01a4478
   14b6c:	stmdals	r4, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   14b70:	stmdb	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14b74:	ldmdami	r4, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   14b78:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   14b7c:	ldc2l	0, cr15, [ip, #-104]	; 0xffffff98
   14b80:	ldmdami	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   14b84:	strtmi	r4, [r9], -r2, asr #12
   14b88:			; <UNDEFINED> instruction: 0xf01e4478
   14b8c:	stmdacs	r0, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   14b90:	stmdami	pc, {r2, r3, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   14b94:			; <UNDEFINED> instruction: 0xf01a4478
   14b98:	stmdals	r4, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   14b9c:	stmdb	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14ba0:	stmdami	ip, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   14ba4:			; <UNDEFINED> instruction: 0xf01a4478
   14ba8:			; <UNDEFINED> instruction: 0xe7a8fd9b
   14bac:	bl	bd2b78 <mkdtemp@@Base+0xb80b9c>
   14bb0:	andeq	r0, r8, r2, lsr #27
   14bb4:	andeq	r0, r0, ip, asr r6
   14bb8:	muleq	r8, ip, sp
   14bbc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14bc0:	andeq	r0, r8, lr, ror sp
   14bc4:	andeq	r6, r4, r0, asr r0
   14bc8:	andeq	r6, r4, r2, lsr #32
   14bcc:	ldrdeq	r5, [r4], -ip
   14bd0:	andeq	r5, r4, ip, ror #31
   14bd4:	muleq	r4, r8, pc	; <UNPREDICTABLE>
   14bd8:	strmi	r4, [r2], -r3, lsl #18
   14bdc:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
   14be0:	strlt	r4, [r8, #-1144]	; 0xfffffb88
   14be4:			; <UNDEFINED> instruction: 0xf8c0f019
   14be8:	andeq	r7, r4, lr, lsl r1
   14bec:	strdeq	r6, [r4], -r0
   14bf0:	strmi	r4, [r2], -r9, lsl #22
   14bf4:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   14bf8:			; <UNDEFINED> instruction: 0x4c094908
   14bfc:	ldmdapl	fp, {r3, r4, r8, fp, ip, lr}^
   14c00:	ldmdavs	r8, {r0, fp, sp, lr}
   14c04:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
   14c08:	andle	r3, r1, r1
   14c0c:	ldclt	0, cr2, [r0, #-0]
   14c10:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   14c14:			; <UNDEFINED> instruction: 0xf8a8f019
   14c18:	andeq	r0, r8, sl, lsl #25
   14c1c:	andeq	r0, r0, r0, ror r7
   14c20:	andeq	r0, r0, ip, lsl r7
   14c24:	andeq	r6, r4, lr, ror #1
   14c28:	teqcs	r2, r0, lsr r5
   14c2c:			; <UNDEFINED> instruction: 0xf8d0b083
   14c30:			; <UNDEFINED> instruction: 0x46045434
   14c34:	ldc2	0, cr15, [r4], {29}
   14c38:	stmiblt	r0, {r0, ip, pc}^
   14c3c:	strtmi	r6, [r0], -r9, lsr #16
   14c40:	ldc2	0, cr15, [r6], #-116	; 0xffffff8c
   14c44:	ldmiblt	r0, {r0, ip, pc}
   14c48:	strtmi	r6, [r0], -r9, ror #17
   14c4c:	ldc2	0, cr15, [r0], #-116	; 0xffffff8c
   14c50:	stmdblt	r0!, {r0, ip, pc}^
   14c54:	strtmi	r6, [r0], -fp, lsr #18
   14c58:			; <UNDEFINED> instruction: 0xf01d6819
   14c5c:	ldmdblt	r0!, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
   14c60:			; <UNDEFINED> instruction: 0xf01d4620
   14c64:	ldmdblt	r0, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   14c68:	andlt	r2, r3, r1
   14c6c:			; <UNDEFINED> instruction: 0xf008bd30
   14c70:	stmdbmi	r4, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   14c74:	tstcc	r8, r9, ror r4
   14c78:	stmdami	r3, {r1, r9, sl, lr}
   14c7c:			; <UNDEFINED> instruction: 0xf0194478
   14c80:	svclt	0x0000f873
   14c84:	andeq	r7, r4, r8, lsl #1
   14c88:	muleq	r4, r8, r9
   14c8c:	bmi	12271b0 <mkdtemp@@Base+0x11d51d4>
   14c90:	blmi	1225e7c <mkdtemp@@Base+0x11d3ea0>
   14c94:	mvnsmi	lr, sp, lsr #18
   14c98:	stmpl	sl, {r1, r7, ip, sp, pc}
   14c9c:	tstcs	r0, fp, ror r4
   14ca0:	ldrtvs	pc, [r4], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   14ca4:	andls	r6, r1, #1179648	; 0x120000
   14ca8:	andeq	pc, r0, #79	; 0x4f
   14cac:	tstls	r0, r2, asr #20
   14cb0:	ldmpl	pc, {r2, r9, sl, lr}	; <UNPREDICTABLE>
   14cb4:	ldrsbthi	pc, [r0], r7	; <UNPREDICTABLE>
   14cb8:	svceq	0x0000f1b8
   14cbc:	ldcvs	0, cr13, [r5], #412	; 0x19c
   14cc0:	strtmi	r2, [r8], -r1, lsl #2
   14cc4:	blx	9d0dca <mkdtemp@@Base+0x97edee>
   14cc8:			; <UNDEFINED> instruction: 0xf8d764b0
   14ccc:	addsmi	r3, sp, #148	; 0x94
   14cd0:	stmdacs	r1, {r0, r1, r3, r4, r6, r9, fp, ip, lr, pc}
   14cd4:	ldmdbmi	r9!, {r2, r4, r6, r8, ip, lr, pc}
   14cd8:	ldmdavs	r2!, {r0, r1, r6, r9, sl, lr}
   14cdc:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
   14ce0:	cdp2	0, 15, cr15, cr12, cr0, {1}
   14ce4:	stmdals	r0, {r8, sp}
   14ce8:	blx	1c50d6a <mkdtemp@@Base+0x1bfed8e>
   14cec:			; <UNDEFINED> instruction: 0x46052132
   14cf0:			; <UNDEFINED> instruction: 0xf01d4620
   14cf4:	stmdacs	r0, {r0, r2, r4, r5, sl, fp, ip, sp, lr, pc}
   14cf8:	ldmdavs	r1!, {r2, r3, r6, r8, ip, lr, pc}
   14cfc:			; <UNDEFINED> instruction: 0xf01d4620
   14d00:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   14d04:	ldmvs	r1!, {r1, r2, r6, r8, ip, lr, pc}^
   14d08:			; <UNDEFINED> instruction: 0xf01d4620
   14d0c:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   14d10:	ldmdbvs	r3!, {r6, r8, ip, lr, pc}
   14d14:	ldmdavs	r9, {r5, r9, sl, lr}
   14d18:	blx	ff2d0d96 <mkdtemp@@Base+0xff27edba>
   14d1c:	teqle	r9, r0, lsl #16
   14d20:	strtmi	r4, [r0], -r1, lsl #12
   14d24:	blx	fed50da2 <mkdtemp@@Base+0xfecfedc6>
   14d28:	strtmi	fp, [r9], -r0, lsr #23
   14d2c:			; <UNDEFINED> instruction: 0xf01d4620
   14d30:	bllt	1e53c34 <mkdtemp@@Base+0x1e01c58>
   14d34:	strtmi	r2, [r0], -r0, asr #2
   14d38:	blx	10d0dba <mkdtemp@@Base+0x107edde>
   14d3c:			; <UNDEFINED> instruction: 0x4620bb50
   14d40:	ldc2l	0, cr15, [r2], #-116	; 0xffffff8c
   14d44:	stmdals	r0, {r4, r5, r8, r9, fp, ip, sp, pc}
   14d48:	ldcl	7, cr15, [ip, #960]	; 0x3c0
   14d4c:			; <UNDEFINED> instruction: 0x4628b135
   14d50:	ldc	7, cr15, [r2], {241}	; 0xf1
   14d54:	strtmi	r4, [r8], -r1, lsl #12
   14d58:	blx	1e50e4e <mkdtemp@@Base+0x1dfee72>
   14d5c:			; <UNDEFINED> instruction: 0x46204a18
   14d60:	ldrbtmi	r2, [sl], #-316	; 0xfffffec4
   14d64:	blx	ffdd0df2 <mkdtemp@@Base+0xffd7ee16>
   14d68:	bmi	59cd74 <mkdtemp@@Base+0x54ad98>
   14d6c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   14d70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14d74:	subsmi	r9, sl, r1, lsl #22
   14d78:	andlt	sp, r2, r6, lsl r1
   14d7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14d80:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   14d84:	blx	fefd0df6 <mkdtemp@@Base+0xfef7ee1a>
   14d88:	andcs	lr, r0, r5, lsr #15
   14d8c:			; <UNDEFINED> instruction: 0xf8d6e7ed
   14d90:	ldr	r8, [r4, r8]
   14d94:	stc2	0, cr15, [ip, #32]
   14d98:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   14d9c:	strmi	r3, [r2], -r8, lsr #2
   14da0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   14da4:			; <UNDEFINED> instruction: 0xffe0f018
   14da8:	b	c52d74 <mkdtemp@@Base+0xc00d98>
   14dac:	strdeq	r0, [r8], -r0	; <UNPREDICTABLE>
   14db0:	andeq	r0, r0, ip, asr r6
   14db4:	andeq	r0, r8, r4, ror #23
   14db8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14dbc:	andeq	r6, r4, sl, rrx
   14dc0:	andeq	r0, r0, fp, asr r1
   14dc4:	andeq	r0, r8, r2, lsl fp
   14dc8:	muleq	r4, lr, pc	; <UNPREDICTABLE>
   14dcc:	andeq	r6, r4, r2, ror #30
   14dd0:	andeq	r1, r4, r2, ror r8
   14dd4:	strdcs	fp, [r1, -r8]
   14dd8:	ldrtvs	pc, [r4], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   14ddc:	ldcmi	6, cr4, [r0, #-16]!
   14de0:	ldrbtmi	r6, [sp], #-3191	; 0xfffff389
   14de4:			; <UNDEFINED> instruction: 0xf03f4638
   14de8:	blmi	bd3844 <mkdtemp@@Base+0xb81868>
   14dec:	stmiapl	sp!, {r4, r5, r6, sl, sp, lr}^
   14df0:			; <UNDEFINED> instruction: 0x3094f8d5
   14df4:	ble	ea5878 <mkdtemp@@Base+0xe5389c>
   14df8:	stcle	8, cr2, [r2, #-4]
   14dfc:	svccs	0x00006c37
   14e00:	stmdami	r9!, {r3, r4, r5, ip, lr, pc}
   14e04:			; <UNDEFINED> instruction: 0xf01a4478
   14e08:	teqcs	r2, r1, asr #24	; <UNPREDICTABLE>
   14e0c:			; <UNDEFINED> instruction: 0xf01d4620
   14e10:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14e14:	ldmdavs	r1!, {r3, r4, r5, r8, ip, lr, pc}
   14e18:			; <UNDEFINED> instruction: 0xf01d4620
   14e1c:	bllt	fe653b48 <mkdtemp@@Base+0xfe601b6c>
   14e20:			; <UNDEFINED> instruction: 0x462068f1
   14e24:	blx	1150ea2 <mkdtemp@@Base+0x10feec6>
   14e28:	ldmdbvs	r3!, {r4, r5, r6, r8, r9, fp, ip, sp, pc}
   14e2c:	ldmdavs	r9, {r5, r9, sl, lr}
   14e30:	blx	fd0eae <mkdtemp@@Base+0xf7eed2>
   14e34:	vnmlami.f64	d11, d13, d0
   14e38:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   14e3c:			; <UNDEFINED> instruction: 0xf01d4631
   14e40:	bllt	253b24 <mkdtemp@@Base+0x201b48>
   14e44:	strtmi	r6, [r0], -r9, ror #27
   14e48:	svclt	0x00082900
   14e4c:			; <UNDEFINED> instruction: 0xf01d4631
   14e50:	stmiblt	r8, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}^
   14e54:			; <UNDEFINED> instruction: 0xf01d4620
   14e58:	stmiblt	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   14e5c:			; <UNDEFINED> instruction: 0x46204a14
   14e60:	smladxcs	r1, ip, r1, r2
   14e64:			; <UNDEFINED> instruction: 0xf021447a
   14e68:			; <UNDEFINED> instruction: 0x4638fb75
   14e6c:			; <UNDEFINED> instruction: 0x2700bdf8
   14e70:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
   14e74:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   14e78:	ldc2	0, cr15, [r2], #-104	; 0xffffff98
   14e7c:			; <UNDEFINED> instruction: 0x4620463a
   14e80:			; <UNDEFINED> instruction: 0xf021213c
   14e84:	ldrb	pc, [r0, r7, ror #22]!	; <UNPREDICTABLE>
   14e88:	ldc2	0, cr15, [r2, #-32]	; 0xffffffe0
   14e8c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   14e90:	teqeq	r8, r3, lsl #2	; <UNPREDICTABLE>
   14e94:	stmdami	r9, {r1, r9, sl, lr}
   14e98:			; <UNDEFINED> instruction: 0xf0184478
   14e9c:	svclt	0x0000ff65
   14ea0:	muleq	r8, lr, sl
   14ea4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14ea8:	andeq	r5, r4, r4, lsl #31
   14eac:	andeq	lr, r4, r2, ror #10
   14eb0:	andeq	r0, r0, sp, ror #5
   14eb4:	andeq	r5, r4, r6, ror #29
   14eb8:	andeq	r6, r4, lr, ror #28
   14ebc:	andeq	r1, r4, ip, ror r7
   14ec0:	svcmi	0x00f0e92d
   14ec4:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   14ec8:	blmi	fe577ad8 <mkdtemp@@Base+0xfe525afc>
   14ecc:	ldcmi	8, cr4, [r6], {149}	; 0x95
   14ed0:	ldrthi	pc, [r4], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
   14ed4:	bmi	fe581208 <mkdtemp@@Base+0xfe52f22c>
   14ed8:	svcge	0x0008ae07
   14edc:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   14ee0:	ldmpl	r3, {r2, r3, r4, r5, r6, sl, lr}^
   14ee4:	movtls	r6, #38939	; 0x981b
   14ee8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14eec:	eorsvs	r2, r3, r0, lsl #6
   14ef0:			; <UNDEFINED> instruction: 0xf01a603b
   14ef4:			; <UNDEFINED> instruction: 0xf1b8fbcb
   14ef8:			; <UNDEFINED> instruction: 0xf0000f00
   14efc:	blmi	fe33532c <mkdtemp@@Base+0xfe2e3350>
   14f00:			; <UNDEFINED> instruction: 0xf8d358e3
   14f04:			; <UNDEFINED> instruction: 0xf1b990b0
   14f08:			; <UNDEFINED> instruction: 0xf0000f00
   14f0c:	andcs	r8, r0, #223	; 0xdf
   14f10:			; <UNDEFINED> instruction: 0x46284631
   14f14:	blx	fff50f90 <mkdtemp@@Base+0xffefefb4>
   14f18:	lsllt	r4, r4, #12
   14f1c:			; <UNDEFINED> instruction: 0xf7f06830
   14f20:	ldmdavs	r8!, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   14f24:	stcl	7, cr15, [lr], #960	; 0x3c0
   14f28:	blmi	1f67938 <mkdtemp@@Base+0x1f1595c>
   14f2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14f30:	blls	126efa0 <mkdtemp@@Base+0x121cfc4>
   14f34:			; <UNDEFINED> instruction: 0xf040405a
   14f38:			; <UNDEFINED> instruction: 0x462080f0
   14f3c:	ldc	0, cr11, [sp], #300	; 0x12c
   14f40:	pop	{r1, r8, r9, fp, pc}
   14f44:			; <UNDEFINED> instruction: 0x46028ff0
   14f48:			; <UNDEFINED> instruction: 0x46284639
   14f4c:	blx	ff850fc8 <mkdtemp@@Base+0xff7fefec>
   14f50:	stmdacs	r0, {r2, r9, sl, lr}
   14f54:	ldmdavs	r1!, {r1, r5, r6, r7, r8, ip, lr, pc}
   14f58:	blcs	32f8c <error@@Base+0x3a88>
   14f5c:	adcshi	pc, r9, r0, asr #32
   14f60:			; <UNDEFINED> instruction: 0x46282132
   14f64:	blx	fff50fe0 <mkdtemp@@Base+0xffeff004>
   14f68:	stmdacs	r0, {r2, r9, sl, lr}
   14f6c:			; <UNDEFINED> instruction: 0xf8d8d1d6
   14f70:	strtmi	r1, [r8], -r0
   14f74:	blx	fe750ff0 <mkdtemp@@Base+0xfe6ff014>
   14f78:	stmdacs	r0, {r2, r9, sl, lr}
   14f7c:			; <UNDEFINED> instruction: 0xf8d8d1ce
   14f80:	strtmi	r1, [r8], -ip
   14f84:	blx	fe551000 <mkdtemp@@Base+0xfe4ff024>
   14f88:	stmdacs	r0, {r2, r9, sl, lr}
   14f8c:			; <UNDEFINED> instruction: 0xf8d8d1c6
   14f90:			; <UNDEFINED> instruction: 0x46283010
   14f94:			; <UNDEFINED> instruction: 0xf01d6819
   14f98:	strmi	pc, [r4], -fp, lsl #21
   14f9c:			; <UNDEFINED> instruction: 0xd1bd2800
   14fa0:	strtmi	r2, [r8], -r1, lsl #2
   14fa4:	blx	1d51020 <mkdtemp@@Base+0x1cff044>
   14fa8:	stmdacs	r0, {r2, r9, sl, lr}
   14fac:			; <UNDEFINED> instruction: 0xf8cdd1b6
   14fb0:			; <UNDEFINED> instruction: 0xf10d9008
   14fb4:			; <UNDEFINED> instruction: 0xf8d80b24
   14fb8:	vst4.8	{d18-d21}, [pc], r0
   14fbc:			; <UNDEFINED> instruction: 0xf8df7380
   14fc0:			; <UNDEFINED> instruction: 0x4619c178
   14fc4:	ldrbtmi	r4, [ip], #1624	; 0x658
   14fc8:			; <UNDEFINED> instruction: 0xf8cd9201
   14fcc:	andcs	ip, r1, #0
   14fd0:	b	ffad2f9c <mkdtemp@@Base+0xffa80fc0>
   14fd4:	ldrbmi	r4, [r8], -r1, lsr #12
   14fd8:			; <UNDEFINED> instruction: 0xf9f8f01e
   14fdc:	strtmi	r4, [r8], -r2, lsl #13
   14fe0:			; <UNDEFINED> instruction: 0xf01d4651
   14fe4:	strmi	pc, [r4], -r5, ror #20
   14fe8:			; <UNDEFINED> instruction: 0xf0402800
   14fec:	blmi	14f521c <mkdtemp@@Base+0x14a3240>
   14ff0:	mcr	6, 0, r4, cr8, cr0, {2}
   14ff4:	ldrbtmi	r5, [fp], #-2576	; 0xfffff5f0
   14ff8:			; <UNDEFINED> instruction: 0xf7f19304
   14ffc:			; <UNDEFINED> instruction: 0x4601eabe
   15000:			; <UNDEFINED> instruction: 0xf03b4650
   15004:	stmdbmi	lr, {r0, r1, r5, r9, fp, ip, sp, lr, pc}^
   15008:	ldrbtmi	r4, [r9], #-2638	; 0xfffff5b2
   1500c:	ldrbtmi	r9, [sl], #-1029	; 0xfffffbfb
   15010:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx12
   15014:	ssatmi	r1, #18, r0, lsl #21
   15018:	strls	r9, [r4, -r4, lsl #28]
   1501c:	strls	r4, [r2], #-1559	; 0xfffff9e9
   15020:	orrvc	pc, r0, #1325400064	; 0x4f000000
   15024:	ldrdcs	pc, [r0], -r8
   15028:			; <UNDEFINED> instruction: 0x46584619
   1502c:	andls	r9, r1, #0, 12
   15030:			; <UNDEFINED> instruction: 0xf7f12201
   15034:			; <UNDEFINED> instruction: 0x2104eaba
   15038:			; <UNDEFINED> instruction: 0xf01e4658
   1503c:	strmi	pc, [r2], r7, asr #19
   15040:	rsble	r2, r2, r0, lsl #16
   15044:	vst3.8	{d25-d27}, [pc], r2
   15048:			; <UNDEFINED> instruction: 0xf8d87380
   1504c:	ldrmi	r2, [r9], -r0
   15050:	smlsdls	r0, r8, r6, r4
   15054:	andcs	r9, r1, #268435456	; 0x10000000
   15058:	b	fe9d3024 <mkdtemp@@Base+0xfe981048>
   1505c:	ldrbmi	r2, [r8], -r0, lsl #2
   15060:			; <UNDEFINED> instruction: 0xf9b4f01e
   15064:	ldrbmi	r4, [r0], -r5, lsl #12
   15068:			; <UNDEFINED> instruction: 0xf7f14629
   1506c:	bllt	fea4fd84 <mkdtemp@@Base+0xfe9fdda8>
   15070:	svcls	0x00044628
   15074:			; <UNDEFINED> instruction: 0xf7f19504
   15078:	blls	14fa80 <mkdtemp@@Base+0xfdaa4>
   1507c:	strmi	r4, [r1], -lr, asr #12
   15080:			; <UNDEFINED> instruction: 0xf03b4618
   15084:	vnmla.f16	s30, s17, s7
   15088:			; <UNDEFINED> instruction: 0x46510a10
   1508c:	blx	451108 <mkdtemp@@Base+0x3ff12c>
   15090:	ldmiblt	r8, {r2, r9, sl, lr}
   15094:	beq	4508fc <mkdtemp@@Base+0x3fe920>
   15098:			; <UNDEFINED> instruction: 0xf01e2140
   1509c:			; <UNDEFINED> instruction: 0x4604f991
   150a0:	vnmla.f16	s22, s16, s1
   150a4:			; <UNDEFINED> instruction: 0xf01d0a10
   150a8:			; <UNDEFINED> instruction: 0x4604fabf
   150ac:	bmi	9c3574 <mkdtemp@@Base+0x971598>
   150b0:	mrc	1, 0, r2, cr8, cr12, {1}
   150b4:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   150b8:	blx	1351144 <mkdtemp@@Base+0x12ff168>
   150bc:			; <UNDEFINED> instruction: 0xf7f14650
   150c0:			; <UNDEFINED> instruction: 0x4601ea5c
   150c4:			; <UNDEFINED> instruction: 0xf03b4650
   150c8:	str	pc, [r7, -r1, asr #19]!
   150cc:	ldrdls	pc, [r8], -r8
   150d0:	ldmdami	lr, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   150d4:			; <UNDEFINED> instruction: 0xf01a4478
   150d8:	smlsld	pc, r1, fp, sl	; <UNPREDICTABLE>
   150dc:			; <UNDEFINED> instruction: 0xf7f14650
   150e0:	strmi	lr, [r1], -ip, asr #20
   150e4:			; <UNDEFINED> instruction: 0xf03b4650
   150e8:	mrc	9, 0, APSR_nzcv, cr8, cr1, {5}
   150ec:			; <UNDEFINED> instruction: 0xf01a0a90
   150f0:	strtmi	pc, [r8], -pc, asr #20
   150f4:	b	10530c0 <mkdtemp@@Base+0x10010e4>
   150f8:	strtmi	r4, [r8], -r1, lsl #12
   150fc:			; <UNDEFINED> instruction: 0xf9a6f03b
   15100:			; <UNDEFINED> instruction: 0xf1bae78d
   15104:	bicsle	r0, r9, r0, lsl #30
   15108:	stcls	7, cr14, [r5], {8}
   1510c:	svcls	0x0004464e
   15110:	stmdami	pc, {r2, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   15114:			; <UNDEFINED> instruction: 0xf0184478
   15118:			; <UNDEFINED> instruction: 0xf7f1fe27
   1511c:	svclt	0x0000e878
   15120:	andeq	r0, r0, ip, asr r6
   15124:			; <UNDEFINED> instruction: 0x00045ebc
   15128:	andeq	r0, r8, r0, lsr #19
   1512c:	andeq	r0, r8, r2, lsr #19
   15130:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15134:	andeq	r0, r8, r4, asr r9
   15138:	andeq	r5, r4, lr, lsr #28
   1513c:	andeq	r5, r4, r2, lsr #28
   15140:	andeq	r5, r4, sl, asr lr
   15144:	andeq	r5, r4, lr, lsr #28
   15148:			; <UNDEFINED> instruction: 0xfffffe07
   1514c:	andeq	r0, r4, r0, ror #10
   15150:	andeq	r5, r4, r4, lsr #25
   15154:	mvnsmi	lr, #737280	; 0xb4000
   15158:	bmi	1a669b4 <mkdtemp@@Base+0x1a149d8>
   1515c:	blmi	1a81388 <mkdtemp@@Base+0x1a2f3ac>
   15160:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   15164:			; <UNDEFINED> instruction: 0xf8d54868
   15168:	ldmpl	r3, {r2, r4, r5, sl, sp, lr}^
   1516c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   15170:			; <UNDEFINED> instruction: 0xf04f9307
   15174:	stmib	sp, {r8, r9}^
   15178:	stmib	sp, {r1, sl, lr}^
   1517c:			; <UNDEFINED> instruction: 0xf88d4404
   15180:			; <UNDEFINED> instruction: 0xf01a4007
   15184:	vmlacs.f32	s30, s1, s6
   15188:	adcshi	pc, r4, r0
   1518c:	movwcs	r4, #5666	; 0x1622
   15190:	strtmi	sl, [r8], -r2, lsl #18
   15194:			; <UNDEFINED> instruction: 0xf01d6433
   15198:			; <UNDEFINED> instruction: 0x4604f9bb
   1519c:	stmdals	r5, {r6, r7, r8, ip, sp, pc}
   151a0:	bl	fec53168 <mkdtemp@@Base+0xfec0118c>
   151a4:			; <UNDEFINED> instruction: 0xf7f09802
   151a8:	stmdals	r3, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   151ac:	bl	fead3174 <mkdtemp@@Base+0xfea81198>
   151b0:			; <UNDEFINED> instruction: 0xf7f09804
   151b4:	bmi	159005c <mkdtemp@@Base+0x153e080>
   151b8:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
   151bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   151c0:	subsmi	r9, sl, r7, lsl #22
   151c4:	addshi	pc, sl, r0, asr #32
   151c8:	andlt	r4, r9, r0, lsr #12
   151cc:	mvnshi	lr, #12386304	; 0xbd0000
   151d0:	stmdbge	r3, {r1, r9, sl, lr}
   151d4:			; <UNDEFINED> instruction: 0xf01d4628
   151d8:			; <UNDEFINED> instruction: 0x4604f99b
   151dc:	bicsle	r2, lr, r0, lsl #16
   151e0:	stmdbge	r4, {r1, r9, sl, lr}
   151e4:			; <UNDEFINED> instruction: 0xf01d4628
   151e8:			; <UNDEFINED> instruction: 0x4604f993
   151ec:	bicsle	r2, r6, r0, lsl #16
   151f0:	stmdavc	fp, {r1, r8, fp, ip, pc}
   151f4:	cmple	pc, r0, lsl #22
   151f8:	stmdavc	fp, {r0, r1, r8, fp, ip, pc}
   151fc:	cmnle	r0, r0, lsl #22
   15200:	strtmi	sl, [r8], -r6, lsl #18
   15204:			; <UNDEFINED> instruction: 0xf970f01d
   15208:	stmdacs	r0, {r2, r9, sl, lr}
   1520c:	teqcs	sp, r7, asr #3
   15210:			; <UNDEFINED> instruction: 0xf01d4628
   15214:	strmi	pc, [r4], -r5, lsr #19
   15218:	bicle	r2, r0, r0, lsl #16
   1521c:	strtmi	r9, [r8], -r6, lsl #18
   15220:			; <UNDEFINED> instruction: 0xf93af01d
   15224:	stmdacs	r0, {r2, r9, sl, lr}
   15228:	ldmdami	r9!, {r0, r3, r4, r5, r7, r8, ip, lr, pc}
   1522c:	ldrbtmi	r9, [r8], #-2310	; 0xfffff6fa
   15230:	blx	b512a0 <mkdtemp@@Base+0xaff2c4>
   15234:	blcs	3be54 <error@@Base+0xc950>
   15238:	svcge	0x0005d048
   1523c:	stmdaeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}
   15240:	and	r4, lr, r6, lsr #12
   15244:	strcc	r4, [r1], -r8, asr #12
   15248:	ldmib	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1524c:	strbmi	r4, [r8], -r1, lsl #12
   15250:			; <UNDEFINED> instruction: 0xf8fcf03b
   15254:			; <UNDEFINED> instruction: 0xf7f09805
   15258:	blls	1cffb8 <mkdtemp@@Base+0x17dfdc>
   1525c:	adcsmi	r9, r3, #83886080	; 0x5000000
   15260:	andcs	sp, r0, #52, 18	; 0xd0000
   15264:			; <UNDEFINED> instruction: 0x46284639
   15268:			; <UNDEFINED> instruction: 0xf952f01d
   1526c:	stmdacs	r0, {r2, r9, sl, lr}
   15270:			; <UNDEFINED> instruction: 0x4641d195
   15274:			; <UNDEFINED> instruction: 0xf01d4628
   15278:			; <UNDEFINED> instruction: 0x4604f933
   1527c:	orrle	r2, lr, r0, lsl #16
   15280:	mulne	r7, sp, r8
   15284:	stmdbcc	r0, {r0, r2, fp, ip, pc}
   15288:	tstcs	r1, r8, lsl pc
   1528c:			; <UNDEFINED> instruction: 0xf89ef01e
   15290:	strtmi	r4, [r8], -r1, lsl #13
   15294:			; <UNDEFINED> instruction: 0xf01d4649
   15298:	strmi	pc, [r4], -fp, lsl #18
   1529c:	sbcsle	r2, r1, r0, lsl #16
   152a0:	svceq	0x0000f1b9
   152a4:	svcge	0x007bf43f
   152a8:			; <UNDEFINED> instruction: 0xf7f14648
   152ac:	strmi	lr, [r1], -r6, ror #18
   152b0:			; <UNDEFINED> instruction: 0xf03b4648
   152b4:	ldrb	pc, [r2, -fp, asr #17]!	; <UNPREDICTABLE>
   152b8:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   152bc:			; <UNDEFINED> instruction: 0xf968f01a
   152c0:	ldmdami	r5, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   152c4:			; <UNDEFINED> instruction: 0xf01a4478
   152c8:	ldr	pc, [r9, r3, ror #18]
   152cc:			; <UNDEFINED> instruction: 0xf01d4628
   152d0:	strmi	pc, [r4], -fp, lsr #18
   152d4:			; <UNDEFINED> instruction: 0xf47f2800
   152d8:	cmpcs	r0, r2, ror #30
   152dc:			; <UNDEFINED> instruction: 0xf01e4628
   152e0:	strmi	pc, [r4], -pc, ror #16
   152e4:			; <UNDEFINED> instruction: 0xf47f2800
   152e8:	qsaxmi	sl, r8, sl
   152ec:			; <UNDEFINED> instruction: 0xf99cf01d
   152f0:	ldrb	r4, [r4, -r4, lsl #12]
   152f4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   152f8:	ldc2	0, cr15, [r6, #-96]!	; 0xffffffa0
   152fc:	svc	0x0086f7f0
   15300:	andeq	r0, r8, lr, lsl r7
   15304:	andeq	r0, r0, ip, asr r6
   15308:	andeq	r5, r4, ip, lsl sp
   1530c:	andeq	r0, r8, r6, asr #13
   15310:	andeq	r5, r4, r6, lsr #25
   15314:	andeq	r0, r4, sl, ror r3
   15318:	andeq	r0, r4, r0, ror r3
   1531c:	andeq	r5, r4, sl, lsr #23
   15320:			; <UNDEFINED> instruction: 0x4610b530
   15324:	bmi	8a6b80 <mkdtemp@@Base+0x854ba4>
   15328:	addlt	r4, r5, r2, lsr #22
   1532c:	tstcs	r0, sl, ror r4
   15330:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15334:			; <UNDEFINED> instruction: 0xf04f9303
   15338:	stmib	sp, {r8, r9}^
   1533c:			; <UNDEFINED> instruction: 0xf01d1101
   15340:			; <UNDEFINED> instruction: 0x4604f8d3
   15344:	stmdals	r1, {r7, r8, ip, sp, pc}
   15348:	b	ff753310 <mkdtemp@@Base+0xff701334>
   1534c:			; <UNDEFINED> instruction: 0xf7f09802
   15350:	bmi	68fec0 <mkdtemp@@Base+0x63dee4>
   15354:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   15358:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1535c:	subsmi	r9, sl, r3, lsl #22
   15360:	strtmi	sp, [r0], -r3, lsr #2
   15364:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   15368:	strtmi	r4, [r8], -r1, lsl #12
   1536c:			; <UNDEFINED> instruction: 0xf8bcf01d
   15370:	stmdacs	r0, {r2, r9, sl, lr}
   15374:	strmi	sp, [r2], -r7, ror #3
   15378:	strtmi	sl, [r8], -r1, lsl #18
   1537c:			; <UNDEFINED> instruction: 0xf8c8f01d
   15380:	stmdacs	r0, {r2, r9, sl, lr}
   15384:			; <UNDEFINED> instruction: 0x4602d1df
   15388:	strtmi	sl, [r8], -r2, lsl #18
   1538c:			; <UNDEFINED> instruction: 0xf8c0f01d
   15390:	stmdacs	r0, {r2, r9, sl, lr}
   15394:			; <UNDEFINED> instruction: 0x4628d1d7
   15398:			; <UNDEFINED> instruction: 0xf8c6f01d
   1539c:	strmi	r9, [r4], -r1, lsl #18
   153a0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   153a4:			; <UNDEFINED> instruction: 0xf948f01a
   153a8:			; <UNDEFINED> instruction: 0xf7f0e7cd
   153ac:	svclt	0x0000ef30
   153b0:	andeq	r0, r8, r4, asr r5
   153b4:	andeq	r0, r0, ip, asr r6
   153b8:	andeq	r0, r8, sl, lsr #10
   153bc:	andeq	r5, r4, sl, asr fp
   153c0:	blmi	fa7cbc <mkdtemp@@Base+0xf55ce0>
   153c4:	ldmdbmi	lr!, {r1, r3, r4, r5, r6, sl, lr}
   153c8:	mvnsmi	lr, sp, lsr #18
   153cc:	stmiavs	r0, {r2, r9, sl, lr}^
   153d0:	ldmpl	r3, {r3, r7, ip, sp, pc}^
   153d4:	andcs	r4, r0, #2030043136	; 0x79000000
   153d8:	movwls	r6, #30747	; 0x781b
   153dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   153e0:	stmdacs	r0, {r1, r2, r9, ip, pc}
   153e4:	blmi	e09540 <mkdtemp@@Base+0xdb7564>
   153e8:			; <UNDEFINED> instruction: 0xf8d358cb
   153ec:			; <UNDEFINED> instruction: 0xf00a1d6c
   153f0:	stmiavs	r3!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}^
   153f4:	blcs	26c10 <__read_chk@plt+0x201ac>
   153f8:	ldmdavs	sl, {r1, r3, r4, r6, ip, lr, pc}^
   153fc:	ldrle	r0, [r2, #-2002]!	; 0xfffff82e
   15400:	stmdbvs	r6!, {r0, r4, r5, r8, r9, sl, fp, lr}
   15404:			; <UNDEFINED> instruction: 0x4618447f
   15408:	blx	1b51434 <mkdtemp@@Base+0x1aff458>
   1540c:	stmdbmi	pc!, {r1, r5, r6, r7, fp, sp, lr}	; <UNPREDICTABLE>
   15410:			; <UNDEFINED> instruction: 0x46034479
   15414:	stmdbmi	lr!, {r1, r3, r8, ip, sp, pc}
   15418:	sxtabmi	r4, r8, r9, ror #8
   1541c:	eorsle	r2, sp, r0, lsl #26
   15420:	bllt	1cafbb0 <mkdtemp@@Base+0x1c5dbd4>
   15424:	stmdami	fp!, {r1, r5, r7, fp, sp, lr}
   15428:	ldrbtmi	r3, [r8], #-513	; 0xfffffdff
   1542c:	bmi	ac94ec <mkdtemp@@Base+0xa77510>
   15430:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   15434:	stmdbmi	r9!, {r8, sl, ip}
   15438:	andvc	lr, r3, #3358720	; 0x334000
   1543c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   15440:	stmdage	r6, {r1, ip, pc}
   15444:	blx	12d14ce <mkdtemp@@Base+0x127f4f2>
   15448:			; <UNDEFINED> instruction: 0xf7f04640
   1544c:	bmi	94fdc4 <mkdtemp@@Base+0x8fdde8>
   15450:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   15454:	ldmpl	r3, {r1, r2, fp, ip, pc}^
   15458:	blls	1ef4c8 <mkdtemp@@Base+0x19d4ec>
   1545c:	qsuble	r4, sl, r5
   15460:	pop	{r3, ip, sp, pc}
   15464:			; <UNDEFINED> instruction: 0x461881f0
   15468:	stc2	0, cr15, [r4], #-36	; 0xffffffdc
   1546c:	svcmi	0x001db9d8
   15470:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   15474:	blcs	22c88 <__read_chk@plt+0x1c224>
   15478:	blmi	709b94 <mkdtemp@@Base+0x6b7bb8>
   1547c:			; <UNDEFINED> instruction: 0x4619447b
   15480:	stmiavs	r2!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   15484:	andcc	r4, r1, #1638400	; 0x190000
   15488:	bicsle	r4, r0, r8, ror r4
   1548c:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
   15490:	blmi	64f3d4 <mkdtemp@@Base+0x5fd3f8>
   15494:	ldrbtmi	r6, [fp], #-2342	; 0xfffff6da
   15498:			; <UNDEFINED> instruction: 0x4619461f
   1549c:			; <UNDEFINED> instruction: 0xf04f4d16
   154a0:	ldrbtmi	r0, [sp], #-2048	; 0xfffff800
   154a4:	svcmi	0x0015e7bc
   154a8:			; <UNDEFINED> instruction: 0xe7e2447f
   154ac:	mcr	7, 5, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   154b0:	stmdbvs	r6!, {r0, r1, r4, r8, r9, sl, fp, lr}
   154b4:			; <UNDEFINED> instruction: 0xe7e0447f
   154b8:			; <UNDEFINED> instruction: 0x000804bc
   154bc:	andeq	r0, r0, ip, asr r6
   154c0:	andeq	r0, r8, ip, lsr #9
   154c4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   154c8:	andeq	r5, r4, r0, lsr #22
   154cc:	andeq	sp, r4, ip, lsl #31
   154d0:	andeq	r7, r4, r0, asr #10
   154d4:	andeq	sp, r4, r2, ror pc
   154d8:	andeq	r5, r4, r8, lsl #22
   154dc:	andeq	r5, r4, r2, lsl #22
   154e0:	andeq	r0, r8, lr, lsr #8
   154e4:	andeq	sp, r4, ip, lsr #30
   154e8:	andeq	sp, r4, r0, lsr #30
   154ec:	andeq	r5, r4, r4, lsr #21
   154f0:	andeq	sp, r4, lr, lsl #30
   154f4:	andeq	sp, r4, r6, lsl #30
   154f8:	strdeq	sp, [r4], -sl
   154fc:	andeq	r5, r4, ip, ror #20
   15500:	andeq	sp, r4, r8, ror #29
   15504:	svcmi	0x00f0e92d
   15508:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   1550c:	vstmiami	r5, {d8}
   15510:	ldrbtmi	r4, [ip], #-2949	; 0xfffff47b
   15514:	rsclt	r4, pc, r5, lsl #29
   15518:	stmiapl	r3!, {r0, r8, fp, sp, lr}^
   1551c:	bge	24113c <mkdtemp@@Base+0x1ef160>
   15520:	ldmdavs	fp, {r0, r1, sp}
   15524:			; <UNDEFINED> instruction: 0xf04f936d
   15528:	strcs	r0, [r0], #-768	; 0xfffffd00
   1552c:			; <UNDEFINED> instruction: 0xf7f0603c
   15530:	ldrbtmi	lr, [lr], #-2592	; 0xfffff5e0
   15534:			; <UNDEFINED> instruction: 0xf0003001
   15538:			; <UNDEFINED> instruction: 0xf8d880da
   1553c:			; <UNDEFINED> instruction: 0xf10d2010
   15540:	vldmdbmi	fp!, {d16-d19}
   15544:	orrsvc	pc, r6, #1325400064	; 0x4f000000
   15548:			; <UNDEFINED> instruction: 0x46584619
   1554c:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
   15550:	strls	r2, [r0, #-513]	; 0xfffffdff
   15554:	stmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15558:			; <UNDEFINED> instruction: 0xf8564b76
   1555c:			; <UNDEFINED> instruction: 0xf8daa003
   15560:	blcs	217b8 <__read_chk@plt+0x1ad54>
   15564:	blmi	1d4c2f0 <mkdtemp@@Base+0x1cfa314>
   15568:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1556c:	ldrbtmi	r4, [fp], #-3699	; 0xfffff18d
   15570:	blmi	1cfa188 <mkdtemp@@Base+0x1ca81ac>
   15574:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
   15578:	bcc	450da0 <mkdtemp@@Base+0x3fedc4>
   1557c:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
   15580:			; <UNDEFINED> instruction: 0xf8cd9305
   15584:	ldrtmi	r9, [fp], -r0
   15588:			; <UNDEFINED> instruction: 0x1010f8d8
   1558c:	andcs	r4, pc, r2, lsr r6	; <UNPREDICTABLE>
   15590:	stc2l	0, cr15, [lr, #-64]	; 0xffffffc0
   15594:	svceq	0x0018f110
   15598:	rsbsle	r4, r4, r5, lsl #12
   1559c:	subsle	r2, pc, r0, lsl #16
   155a0:	svceq	0x002bf110
   155a4:			; <UNDEFINED> instruction: 0xf8d8bf18
   155a8:	subsle	r1, r0, r0, lsl r0
   155ac:	tstls	r3, r8, lsr #12
   155b0:			; <UNDEFINED> instruction: 0xf97ef008
   155b4:	strmi	r9, [r2], -r3, lsl #18
   155b8:	beq	450e20 <mkdtemp@@Base+0x3fee44>
   155bc:			; <UNDEFINED> instruction: 0xffa2f019
   155c0:	teqlt	r0, r8, lsr r8
   155c4:	blx	1dd15f2 <mkdtemp@@Base+0x1d7f616>
   155c8:			; <UNDEFINED> instruction: 0xf8dab118
   155cc:	blcs	21d34 <__read_chk@plt+0x1b2d0>
   155d0:	stccs	0, cr13, [r0], {121}	; 0x79
   155d4:	addhi	pc, r5, r0, asr #6
   155d8:	ldrtmi	r2, [r0], -r1, lsl #10
   155dc:	svc	0x00ccf7f0
   155e0:	ldrtmi	r4, [r0], -r1, lsl #12
   155e4:			; <UNDEFINED> instruction: 0xff32f03a
   155e8:	ldrdeq	pc, [r0], -r9
   155ec:	stmib	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   155f0:	tstmi	sp, #3866624	; 0x3b0000
   155f4:	addshi	pc, r2, r0, asr #32
   155f8:	tstcs	r1, r0, lsr #12
   155fc:	mcr2	0, 4, pc, cr10, cr14, {1}	; <UNPREDICTABLE>
   15600:			; <UNDEFINED> instruction: 0x3094f8da
   15604:	strmi	r4, [r4], -r3, lsl #5
   15608:	mvnlt	sp, r0, lsl fp
   1560c:	ldrbmi	r4, [r8], -r9, lsr #12
   15610:	mrc2	0, 6, pc, cr12, cr13, {0}
   15614:	strmi	r7, [r6], -r3, lsl #16
   15618:			; <UNDEFINED> instruction: 0xd1b22b00
   1561c:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
   15620:			; <UNDEFINED> instruction: 0xf834f01a
   15624:			; <UNDEFINED> instruction: 0xf7f04630
   15628:	ldmdavs	sp!, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
   1562c:	blmi	fa7f50 <mkdtemp@@Base+0xf55f74>
   15630:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15634:	blls	1b6f6a4 <mkdtemp@@Base+0x1b1d6c8>
   15638:	cmnle	r1, sl, asr r0
   1563c:	rsblt	r4, pc, r8, lsr #12
   15640:	blhi	d093c <mkdtemp@@Base+0x7e960>
   15644:	svchi	0x00f0e8bd
   15648:	ldrbtmi	r4, [lr], #-3649	; 0xfffff1bf
   1564c:			; <UNDEFINED> instruction: 0xf8dae799
   15650:	blcs	217d8 <__read_chk@plt+0x1ad74>
   15654:			; <UNDEFINED> instruction: 0xb11cd1b4
   15658:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   1565c:			; <UNDEFINED> instruction: 0xf816f01a
   15660:	cmplt	r8, r8, lsr r8
   15664:	blx	9d1692 <mkdtemp@@Base+0x97f6b6>
   15668:			; <UNDEFINED> instruction: 0xf8dab110
   1566c:	cmplt	r3, #216, 2	; 0x36
   15670:	tstlt	r9, r9, lsr r8
   15674:	ldrdcc	pc, [r8], -r8
   15678:	andsle	r3, r5, r1, lsl #6
   1567c:			; <UNDEFINED> instruction: 0xf04f2c00
   15680:	cfldr32le	mvfx0, [r1]
   15684:			; <UNDEFINED> instruction: 0xf7f1e7a9
   15688:			; <UNDEFINED> instruction: 0xf8d8e872
   1568c:	stmdavs	r3, {r4, ip}
   15690:	orrle	r2, fp, r2, lsl #22
   15694:	tstls	r3, r8, lsr #12
   15698:			; <UNDEFINED> instruction: 0xf90af008
   1569c:	strmi	r9, [r2], -r3, lsl #18
   156a0:			; <UNDEFINED> instruction: 0xf0199805
   156a4:			; <UNDEFINED> instruction: 0xe78bfff3
   156a8:	ldrdcc	pc, [ip], -r8
   156ac:			; <UNDEFINED> instruction: 0xf8d8b11b
   156b0:	blcs	21718 <__read_chk@plt+0x1acb4>
   156b4:			; <UNDEFINED> instruction: 0xf8d9d1e2
   156b8:	ldrtmi	r2, [r3], -r0
   156bc:			; <UNDEFINED> instruction: 0x0010f8d8
   156c0:	blx	2536c4 <mkdtemp@@Base+0x2016e8>
   156c4:			; <UNDEFINED> instruction: 0xf8d8e7da
   156c8:	stmdals	r4, {r4, ip}
   156cc:			; <UNDEFINED> instruction: 0xffb4f019
   156d0:			; <UNDEFINED> instruction: 0xf0096838
   156d4:			; <UNDEFINED> instruction: 0x2c00fba1
   156d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   156dc:			; <UNDEFINED> instruction: 0xf73f603b
   156e0:			; <UNDEFINED> instruction: 0xf8d9af7b
   156e4:			; <UNDEFINED> instruction: 0xf7f00000
   156e8:	ldmdavs	sp!, {r1, r2, r3, r8, fp, sp, lr, pc}
   156ec:			; <UNDEFINED> instruction: 0xf8d8e79e
   156f0:	stmiblt	r3, {r2, r3, r4, ip, sp}
   156f4:	ldmpl	r4!, {r3, r4, r8, r9, fp, lr}^
   156f8:	ldmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   156fc:			; <UNDEFINED> instruction: 0x1010f8d8
   15700:	tstls	r3, r0, lsl #10
   15704:			; <UNDEFINED> instruction: 0xf7f06800
   15708:	stmdbls	r3, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
   1570c:	ldmdami	r3, {r1, r9, sl, lr}
   15710:			; <UNDEFINED> instruction: 0x47a04478
   15714:	blmi	4cf544 <mkdtemp@@Base+0x47d568>
   15718:			; <UNDEFINED> instruction: 0xe7ed58f4
   1571c:	usada8	r5, sp, r6, r4
   15720:	ldcl	7, cr15, [r4, #-960]!	; 0xfffffc40
   15724:	andeq	r0, r8, lr, ror #6
   15728:	andeq	r0, r0, ip, asr r6
   1572c:	andeq	r0, r8, lr, asr #6
   15730:	andeq	r5, r4, lr, lsl sl
   15734:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15738:	andeq	r5, r4, lr, ror sl
   1573c:	andeq	sp, r4, r8, lsr #28
   15740:	andeq	r5, r4, r2, ror #20
   15744:	andeq	r5, r4, sl, asr sl
   15748:	andeq	r5, r4, r2, ror r9
   1574c:	andeq	r0, r8, r0, asr r2
   15750:	andeq	sp, r4, r2, asr sp
   15754:	andeq	r5, r4, sl, asr r9
   15758:	andeq	r0, r0, r0, lsl r7
   1575c:	andeq	r5, r4, r0, asr #16
   15760:	andeq	r0, r0, ip, ror #13
   15764:	bmi	466f78 <mkdtemp@@Base+0x414f9c>
   15768:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   1576c:	ldrtmi	pc, [r4], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
   15770:	blmi	401984 <mkdtemp@@Base+0x3af9a8>
   15774:	strbtmi	r2, [r8], -r0, lsl #10
   15778:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1577c:			; <UNDEFINED> instruction: 0xf04f9301
   15780:	stclvs	3, cr0, [r3]
   15784:			; <UNDEFINED> instruction: 0xf0269300
   15788:	stmibvs	r0!, {r0, r2, r3, r8, sl, fp, ip, sp, lr, pc}^
   1578c:			; <UNDEFINED> instruction: 0xf7f064e5
   15790:	bmi	24fa80 <mkdtemp@@Base+0x1fdaa4>
   15794:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   15798:	ldmpl	r3, {r0, r2, r5, r6, r7, r8, sp, lr}^
   1579c:	blls	6f80c <mkdtemp@@Base+0x1d830>
   157a0:	qaddle	r4, sl, r1
   157a4:	ldclt	0, cr11, [r0, #-12]!
   157a8:	ldc	7, cr15, [r0, #-960]!	; 0xfffffc40
   157ac:	andeq	r0, r8, r6, lsl r1
   157b0:	andeq	r0, r0, ip, asr r6
   157b4:	andeq	r0, r8, sl, ror #1
   157b8:	bmi	1ba7d74 <mkdtemp@@Base+0x1b55d98>
   157bc:	blmi	1ba69a8 <mkdtemp@@Base+0x1b549cc>
   157c0:	ldrbmi	lr, [r0, sp, lsr #18]!
   157c4:	stmpl	sl, {r2, r7, ip, sp, pc}
   157c8:	tstcs	r0, fp, ror r4
   157cc:	ldrtmi	pc, [r4], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   157d0:	andls	r6, r3, #1179648	; 0x120000
   157d4:	andeq	pc, r0, #79	; 0x4f
   157d8:	tstls	r1, r8, ror #20
   157dc:			; <UNDEFINED> instruction: 0xf8534605
   157e0:			; <UNDEFINED> instruction: 0xf8d88002
   157e4:	blcs	2191c <__read_chk@plt+0x1aeb8>
   157e8:	addshi	pc, r5, r0
   157ec:			; <UNDEFINED> instruction: 0xf0204618
   157f0:	pkhtbmi	pc, r2, r1, asr #18	; <UNPREDICTABLE>
   157f4:	svccs	0x000069e7
   157f8:	addshi	pc, r7, r0
   157fc:	ldmdavs	sl!, {r0, r1, r5, r9, fp, sp, lr}
   15800:	svclt	0x00384293
   15804:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   15808:	ldmdavs	r9!, {r0, r1, r3, r9, ip, lr, pc}^
   1580c:	strbeq	lr, [r3], r1, lsl #22
   15810:	eorscs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   15814:	stmdble	r9, {r0, r1, r2, r3, r4, r5, r6, r9, fp, sp}
   15818:	eorvs	r3, r3, #67108864	; 0x4000000
   1581c:	addsmi	r6, r3, #3801088	; 0x3a0000
   15820:			; <UNDEFINED> instruction: 0x4650d3f3
   15824:	stmda	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15828:	rsb	r2, r9, r0
   1582c:	ldrdcc	pc, [r8], #-136	; 0xffffff78
   15830:			; <UNDEFINED> instruction: 0x46314652
   15834:			; <UNDEFINED> instruction: 0xf0264648
   15838:	ldmdblt	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1583c:	movwvc	lr, #31188	; 0x79d4
   15840:	ldrbmi	lr, [r0], -sl, ror #15
   15844:	ldmda	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15848:	teqcs	r2, r1, lsl #22
   1584c:	strbtvs	r4, [r3], #1576	; 0x628
   15850:	mcr2	0, 4, pc, cr6, cr12, {0}	; <UNPREDICTABLE>
   15854:	cmnle	sp, r0, lsl #16
   15858:	strtmi	r6, [r8], -r1, lsr #16
   1585c:	mcr2	0, 1, pc, cr8, cr12, {0}	; <UNPREDICTABLE>
   15860:	cmnle	r7, r0, lsl #16
   15864:	strtmi	r6, [r8], -r1, ror #17
   15868:	mcr2	0, 1, pc, cr2, cr12, {0}	; <UNPREDICTABLE>
   1586c:	cmnle	r1, r0, lsl #16
   15870:	strtmi	r6, [r8], -r3, lsr #18
   15874:			; <UNDEFINED> instruction: 0xf01c6819
   15878:	stmdacs	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   1587c:	tstcs	r1, sl, ror #2
   15880:			; <UNDEFINED> instruction: 0xf01c4628
   15884:	stmdacs	r0, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
   15888:	ldmdavs	r1!, {r2, r5, r6, r8, ip, lr, pc}
   1588c:	tstcc	r2, r8, lsr #12
   15890:	mcr2	0, 0, pc, cr2, cr12, {0}	; <UNPREDICTABLE>
   15894:	cmple	sp, r0, lsl #16
   15898:	strtmi	r2, [r8], -r6, lsl #2
   1589c:	ldc2l	0, cr15, [r8, #112]!	; 0x70
   158a0:	cmple	r7, r0, lsl #16
   158a4:			; <UNDEFINED> instruction: 0x46287831
   158a8:	ldc2l	0, cr15, [r2, #112]!	; 0x70
   158ac:	cmple	r1, r0, lsl #16
   158b0:			; <UNDEFINED> instruction: 0x46286832
   158b4:			; <UNDEFINED> instruction: 0xf01c6871
   158b8:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   158bc:	strtmi	sp, [r8], -sl, asr #2
   158c0:	mrc2	0, 5, pc, cr2, cr12, {0}
   158c4:	cmple	r5, r0, lsl #16
   158c8:	teqcs	ip, sp, lsr #20
   158cc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   158d0:	cdp2	0, 4, cr15, cr0, cr0, {1}
   158d4:	teqcs	sp, fp, lsr #20
   158d8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   158dc:	cdp2	0, 3, cr15, cr10, cr0, {1}
   158e0:	cmpcs	r0, r9, lsr #20
   158e4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   158e8:	cdp2	0, 3, cr15, cr4, cr0, {1}
   158ec:	strtmi	r4, [r8], -r7, lsr #20
   158f0:	ldrbtmi	r2, [sl], #-321	; 0xfffffebf
   158f4:	cdp2	0, 2, cr15, cr14, cr0, {1}
   158f8:	andcs	r6, r1, r3, lsr #20
   158fc:	eorvs	r4, r3, #50331648	; 0x3000000
   15900:	blmi	728194 <mkdtemp@@Base+0x6d61b8>
   15904:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15908:	blls	ef978 <mkdtemp@@Base+0x9d99c>
   1590c:	qsuble	r4, sl, ip
   15910:	pop	{r2, ip, sp, pc}
   15914:			; <UNDEFINED> instruction: 0xf8d887f0
   15918:	orrlt	r3, r3, r0, asr #32
   1591c:	mrc2	0, 7, pc, cr10, cr0, {0}
   15920:	strmi	r6, [r2], r7, ror #19
   15924:			; <UNDEFINED> instruction: 0xf47f2f00
   15928:			; <UNDEFINED> instruction: 0xf104af69
   1592c:	stmdage	r2, {r2, r3, r4, r8}
   15930:	ldmda	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15934:	streq	r0, [r0], #-3072	; 0xfffff400
   15938:	stmibvs	r7!, {r4, r5, r8, fp, ip, sp, pc}^
   1593c:	stmiavs	r0!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   15940:			; <UNDEFINED> instruction: 0xf8a8f020
   15944:	ldrb	r4, [r5, -r2, lsl #13]
   15948:	mvnvs	r4, r0, asr r6
   1594c:	svc	0x00daf7ef
   15950:			; <UNDEFINED> instruction: 0xe7d54638
   15954:			; <UNDEFINED> instruction: 0xffacf007
   15958:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   1595c:	cmpeq	r8, r3, lsl #2	; <UNPREDICTABLE>
   15960:	stmdami	sp, {r1, r9, sl, lr}
   15964:			; <UNDEFINED> instruction: 0xf0184478
   15968:			; <UNDEFINED> instruction: 0xf7f0f9ff
   1596c:	svclt	0x0000ec50
   15970:	andeq	r0, r8, r4, asr #1
   15974:	andeq	r0, r0, ip, asr r6
   15978:	strheq	r0, [r8], -r8
   1597c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15980:	andeq	r2, r0, r3, asr fp
   15984:			; <UNDEFINED> instruction: 0x00002ab3
   15988:			; <UNDEFINED> instruction: 0xfffffa37
   1598c:	andeq	r0, r0, r7, lsr #1
   15990:	andeq	pc, r7, ip, ror pc	; <UNPREDICTABLE>
   15994:	andeq	r6, r4, r2, lsr #7
   15998:			; <UNDEFINED> instruction: 0x00040cb0
   1599c:	blmi	9a7e38 <mkdtemp@@Base+0x955e5c>
   159a0:	ldrblt	r4, [r0, #1145]!	; 0x479
   159a4:			; <UNDEFINED> instruction: 0xf8d2b08b
   159a8:	stmiapl	fp, {r2, r4, r5, sl, lr}^
   159ac:	ldmdavs	fp, {r0, r1, r5, r9, sl, fp, lr}
   159b0:			; <UNDEFINED> instruction: 0xf04f9309
   159b4:	movwcs	r0, #768	; 0x300
   159b8:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
   159bc:	movwls	r3, #13061	; 0x3305
   159c0:	eorsle	r2, r1, r0, lsl #24
   159c4:	stmdbge	r3, {r0, r2, r4, r9, sl, lr}
   159c8:	strtmi	sl, [r8], -r4, lsl #20
   159cc:			; <UNDEFINED> instruction: 0xf01c6ce7
   159d0:			; <UNDEFINED> instruction: 0x4604fd93
   159d4:	strtmi	fp, [r8], -r0, lsr #18
   159d8:	stc2	0, cr15, [r6, #112]!	; 0x70
   159dc:	cmnlt	r8, r4, lsl #12
   159e0:			; <UNDEFINED> instruction: 0xf7ef9803
   159e4:	bmi	5d182c <mkdtemp@@Base+0x57f850>
   159e8:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   159ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   159f0:	subsmi	r9, sl, r9, lsl #22
   159f4:			; <UNDEFINED> instruction: 0x4620d11c
   159f8:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   159fc:	andcc	lr, r3, #3620864	; 0x374000
   15a00:	ldmdbmi	r0, {r0, r2, r8, sl, fp, sp, pc}
   15a04:	movwls	r4, #34360	; 0x8638
   15a08:	andls	r4, r7, #45088768	; 0x2b00000
   15a0c:	ldmdapl	r1!, {r0, r1, r2, r9, fp, sp, pc}^
   15a10:	blvs	ff27aa18 <mkdtemp@@Base+0xff228a3c>
   15a14:	stc2	0, cr15, [r0], #-152	; 0xffffff68
   15a18:			; <UNDEFINED> instruction: 0xf7ef9803
   15a1c:	stmdage	r2, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   15a20:			; <UNDEFINED> instruction: 0xf7f04629
   15a24:	ldrb	lr, [lr, sl, lsl #17]
   15a28:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   15a2c:			; <UNDEFINED> instruction: 0xf99cf018
   15a30:	bl	ffb539f8 <mkdtemp@@Base+0xffb01a1c>
   15a34:	andeq	pc, r7, r0, ror #29
   15a38:	andeq	r0, r0, ip, asr r6
   15a3c:	andeq	pc, r7, r8, asr #29
   15a40:	muleq	r7, r6, lr
   15a44:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15a48:	andeq	r5, r4, r6, lsl #12
   15a4c:	mvnsmi	lr, sp, lsr #18
   15a50:	stmdami	r1!, {r0, r2, r9, sl, lr}^
   15a54:	bmi	1881c8c <mkdtemp@@Base+0x182fcb0>
   15a58:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   15a5c:	blmi	1826c44 <mkdtemp@@Base+0x17d4c68>
   15a60:	ldrtvs	pc, [r4], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   15a64:	ldrbtmi	r5, [fp], #-2178	; 0xfffff77e
   15a68:	andcs	r4, r0, lr, asr ip
   15a6c:	andls	r6, fp, #1179648	; 0x120000
   15a70:	andeq	pc, r0, #79	; 0x4f
   15a74:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, sl, fp, sp, lr}^
   15a78:	strmi	r0, [sl], -r5
   15a7c:	ldrmi	r9, [r9], -r7
   15a80:	stmdbge	r4, {r3, ip, pc}
   15a84:			; <UNDEFINED> instruction: 0x46435918
   15a88:	blvs	ff079e90 <mkdtemp@@Base+0xff027eb4>
   15a8c:			; <UNDEFINED> instruction: 0xf0264638
   15a90:	blls	194a24 <mkdtemp@@Base+0x142a48>
   15a94:	bicslt	r4, r3, r4, lsl #12
   15a98:	strtmi	r0, [r8], -r3, lsl #24
   15a9c:	blcs	16b10 <__read_chk@plt+0x100ac>
   15aa0:	cmpcs	r1, r4, lsl pc
   15aa4:			; <UNDEFINED> instruction: 0xf01c213d
   15aa8:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   15aac:	bls	18a03c <mkdtemp@@Base+0x138060>
   15ab0:	stmdbls	r6, {r3, r5, r9, sl, lr}
   15ab4:	ldc2l	0, cr15, [r8], #112	; 0x70
   15ab8:	cmple	fp, r0, lsl #16
   15abc:			; <UNDEFINED> instruction: 0xf01c4628
   15ac0:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   15ac4:	stmdage	r3, {r1, r2, r4, r6, r8, ip, lr, pc}
   15ac8:			; <UNDEFINED> instruction: 0xf7f04641
   15acc:	ldmdblt	r4!, {r1, r2, r4, r5, fp, sp, lr, pc}^
   15ad0:			; <UNDEFINED> instruction: 0xf0149c04
   15ad4:	tstle	r6, r0, lsr #8
   15ad8:			; <UNDEFINED> instruction: 0x4628213f
   15adc:	stc2l	0, cr15, [r0, #-112]	; 0xffffff90
   15ae0:	cmple	r2, r0, lsl #16
   15ae4:			; <UNDEFINED> instruction: 0xf01c4628
   15ae8:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   15aec:	bmi	fca028 <mkdtemp@@Base+0xf7804c>
   15af0:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
   15af4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15af8:	subsmi	r9, sl, fp, lsl #22
   15afc:			; <UNDEFINED> instruction: 0x4620d150
   15b00:	pop	{r2, r3, ip, sp, pc}
   15b04:			; <UNDEFINED> instruction: 0xf00881f0
   15b08:	strmi	pc, [r0], pc, ror #16
   15b0c:	subsle	r2, r4, r0, lsl #16
   15b10:	ldmvs	r2!, {r1, r2, r4, r5, r8, r9, fp, lr}^
   15b14:	ldrbtmi	r6, [fp], #-2097	; 0xfffff7cf
   15b18:	ldc2	0, cr15, [r8, #-152]	; 0xffffff68
   15b1c:			; <UNDEFINED> instruction: 0xf0084640
   15b20:	strdls	pc, [sl], -sp
   15b24:	suble	r2, pc, r0, lsl #16
   15b28:	cfmadd32ge	mvax2, mvfx4, mvfx7, mvfx0
   15b2c:	blx	1951b54 <mkdtemp@@Base+0x18ffb78>
   15b30:	ldrtmi	sl, [r2], -r9, lsl #18
   15b34:	ldrtmi	r4, [r8], -r3, lsl #12
   15b38:			; <UNDEFINED> instruction: 0xf0269309
   15b3c:	stceq	12, cr15, [r3], {221}	; 0xdd
   15b40:	ldreq	r4, [fp], #-1540	; 0xfffff9fc
   15b44:	hvccs	11155	; 0x2b93
   15b48:			; <UNDEFINED> instruction: 0xf01c4628
   15b4c:	bllt	1254f78 <mkdtemp@@Base+0x1202f9c>
   15b50:	strtmi	r9, [r8], -r7, lsl #20
   15b54:			; <UNDEFINED> instruction: 0xf01c9908
   15b58:	bllt	654dfc <mkdtemp@@Base+0x602e20>
   15b5c:			; <UNDEFINED> instruction: 0xf01c4628
   15b60:	ldmiblt	r8!, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   15b64:			; <UNDEFINED> instruction: 0xf0084640
   15b68:	stmdage	r3, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   15b6c:			; <UNDEFINED> instruction: 0xf7ef4631
   15b70:	ldr	lr, [ip, r4, ror #31]!
   15b74:	cdp2	0, 9, cr15, cr12, cr7, {0}
   15b78:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   15b7c:	cmpeq	r8, r3, lsl #2	; <UNPREDICTABLE>
   15b80:	ldmdami	ip, {r1, r9, sl, lr}
   15b84:			; <UNDEFINED> instruction: 0xf0184478
   15b88:			; <UNDEFINED> instruction: 0xf007f8ef
   15b8c:	blmi	6d55d8 <mkdtemp@@Base+0x6835fc>
   15b90:			; <UNDEFINED> instruction: 0xf103447b
   15b94:			; <UNDEFINED> instruction: 0x46020158
   15b98:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   15b9c:			; <UNDEFINED> instruction: 0xf8e4f018
   15ba0:	bl	d53b68 <mkdtemp@@Base+0xd01b8c>
   15ba4:	cdp2	0, 8, cr15, cr4, cr7, {0}
   15ba8:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   15bac:	cmpeq	r8, r3, lsl #2	; <UNPREDICTABLE>
   15bb0:	ldmdami	r4, {r1, r9, sl, lr}
   15bb4:			; <UNDEFINED> instruction: 0xf0184478
   15bb8:	ldmdbmi	r3, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}
   15bbc:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   15bc0:	cmpcc	r8, r8, ror r4
   15bc4:			; <UNDEFINED> instruction: 0xf8d0f018
   15bc8:	ldmdami	r2, {r0, r4, r8, fp, lr}
   15bcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15bd0:			; <UNDEFINED> instruction: 0xf0183158
   15bd4:	svclt	0x0000f8c9
   15bd8:	andeq	pc, r7, r4, lsr #28
   15bdc:	andeq	r0, r0, ip, asr r6
   15be0:	andeq	pc, r7, sl, lsl lr	; <UNPREDICTABLE>
   15be4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15be8:	andeq	pc, r7, lr, lsl #27
   15bec:	andeq	r5, r4, lr, asr #10
   15bf0:	andeq	r6, r4, r2, lsl #3
   15bf4:	muleq	r4, r0, sl
   15bf8:	andeq	r6, r4, ip, ror #2
   15bfc:	andeq	r0, r4, sl, ror sl
   15c00:	andeq	r6, r4, r2, asr r1
   15c04:	andeq	r0, r4, r0, ror #20
   15c08:	andeq	r6, r4, lr, lsr r1
   15c0c:	muleq	r4, r4, r9
   15c10:	andeq	r6, r4, r0, lsr r1
   15c14:	andeq	r5, r4, r6, lsr #9
   15c18:	mvnsmi	lr, #737280	; 0xb4000
   15c1c:	stclmi	0, cr11, [pc, #-540]	; 15a08 <__read_chk@plt+0xefa4>
   15c20:	bmi	13e7440 <mkdtemp@@Base+0x1395464>
   15c24:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
   15c28:	ldrbtmi	r4, [sl], #-2894	; 0xfffff4b2
   15c2c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15c30:	ldmpl	r3, {r2, r3, r5, fp, sp, lr}^
   15c34:	ldrtvc	pc, [r4], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   15c38:	ldmdavs	fp, {r5, r9, sl, lr}
   15c3c:			; <UNDEFINED> instruction: 0xf04f9305
   15c40:	stmib	sp, {r8, r9}^
   15c44:			; <UNDEFINED> instruction: 0xf03e8803
   15c48:	blmi	12149e4 <mkdtemp@@Base+0x11c2a08>
   15c4c:	ldrbtmi	r4, [fp], #-1348	; 0xfffffabc
   15c50:	mrrcle	0, 2, r6, sl, cr8
   15c54:			; <UNDEFINED> instruction: 0xf8534a45
   15c58:			; <UNDEFINED> instruction: 0xf8d99002
   15c5c:	stccs	0, cr4, [r0], {-0}
   15c60:			; <UNDEFINED> instruction: 0xf007d055
   15c64:	strmi	pc, [r4], -r1, asr #31
   15c68:	rsble	r2, r8, r0, lsl #16
   15c6c:	ldmvs	sl!, {r6, r8, r9, fp, lr}^
   15c70:	ldrbtmi	r6, [fp], #-2105	; 0xfffff7c7
   15c74:	stc2l	0, cr15, [sl], #-152	; 0xffffff68
   15c78:			; <UNDEFINED> instruction: 0xf0084620
   15c7c:	andls	pc, r2, pc, asr #20
   15c80:	rsble	r2, r3, r0, lsl #16
   15c84:	stcge	6, cr4, [r3, #-128]	; 0xffffff80
   15c88:			; <UNDEFINED> instruction: 0xf9b6f008
   15c8c:	strtmi	sl, [sl], -r1, lsl #18
   15c90:			; <UNDEFINED> instruction: 0xf8d94603
   15c94:	movwls	r0, #4096	; 0x1000
   15c98:	stc2	0, cr15, [lr], #-152	; 0xffffff68
   15c9c:	streq	r0, [r0], #-3072	; 0xfffff400
   15ca0:	teqle	sl, r0, lsl #16
   15ca4:			; <UNDEFINED> instruction: 0x46302132
   15ca8:	mrrc2	0, 1, pc, sl, cr12	; <UNPREDICTABLE>
   15cac:	teqle	r9, r0, lsl #16
   15cb0:			; <UNDEFINED> instruction: 0x46306839
   15cb4:	blx	fff51d2e <mkdtemp@@Base+0xffeffd52>
   15cb8:	ldmvs	r9!, {r5, r7, r8, r9, fp, ip, sp, pc}^
   15cbc:			; <UNDEFINED> instruction: 0xf01c4630
   15cc0:	bllt	1e54ca4 <mkdtemp@@Base+0x1e02cc8>
   15cc4:			; <UNDEFINED> instruction: 0x4630693b
   15cc8:			; <UNDEFINED> instruction: 0xf01c6819
   15ccc:	bllt	1254c98 <mkdtemp@@Base+0x1202cbc>
   15cd0:	ldrtmi	r9, [r0], -r3, lsl #20
   15cd4:			; <UNDEFINED> instruction: 0xf01c9904
   15cd8:	bllt	654c7c <mkdtemp@@Base+0x602ca0>
   15cdc:			; <UNDEFINED> instruction: 0xf01c4630
   15ce0:	ldmiblt	r8!, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}^
   15ce4:			; <UNDEFINED> instruction: 0xf0084620
   15ce8:	strtmi	pc, [r9], -sp, lsl #16
   15cec:			; <UNDEFINED> instruction: 0xf7ef4668
   15cf0:	andcs	lr, r1, r4, lsr #30
   15cf4:	blmi	6e8578 <mkdtemp@@Base+0x69659c>
   15cf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15cfc:	blls	16fd6c <mkdtemp@@Base+0x11dd90>
   15d00:	tstle	sl, sl, asr r0
   15d04:	pop	{r0, r1, r2, ip, sp, pc}
   15d08:			; <UNDEFINED> instruction: 0x464083f0
   15d0c:	ldmdami	sl, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   15d10:			; <UNDEFINED> instruction: 0xf0194478
   15d14:			; <UNDEFINED> instruction: 0x4620fc91
   15d18:	strtmi	lr, [r0], -ip, ror #15
   15d1c:			; <UNDEFINED> instruction: 0xfff2f007
   15d20:	strb	r4, [r7, r0, asr #12]!
   15d24:	stc2l	0, cr15, [r4, #28]
   15d28:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   15d2c:	cmneq	r0, r3, lsl #2	; <UNPREDICTABLE>
   15d30:	ldmdami	r3, {r1, r9, sl, lr}
   15d34:			; <UNDEFINED> instruction: 0xf0184478
   15d38:			; <UNDEFINED> instruction: 0xf7f0f817
   15d3c:	ldmdbmi	r1, {r3, r5, r6, r9, fp, sp, lr, pc}
   15d40:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   15d44:	cmncc	r0, r8, ror r4
   15d48:			; <UNDEFINED> instruction: 0xf80ef018
   15d4c:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
   15d50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15d54:			; <UNDEFINED> instruction: 0xf0183170
   15d58:	svclt	0x0000f807
   15d5c:			; <UNDEFINED> instruction: 0x000812ba
   15d60:	andeq	pc, r7, r6, asr ip	; <UNPREDICTABLE>
   15d64:	andeq	r0, r0, ip, asr r6
   15d68:	andeq	pc, r7, r2, lsr ip	; <UNPREDICTABLE>
   15d6c:	andeq	r0, r0, r8, lsl #13
   15d70:	andeq	r5, r4, r2, asr #8
   15d74:	andeq	pc, r7, r8, lsl #23
   15d78:	andeq	r5, r4, r4, lsl #7
   15d7c:	ldrdeq	r5, [r4], -r2
   15d80:	andeq	r0, r4, r0, ror #17
   15d84:			; <UNDEFINED> instruction: 0x00045fba
   15d88:	andeq	r2, r4, r0, lsl r8
   15d8c:	andeq	r5, r4, ip, lsr #31
   15d90:	andeq	r5, r4, r2, lsr #6
   15d94:			; <UNDEFINED> instruction: 0x4615b5f0
   15d98:	addlt	r4, r5, r2, lsr #20
   15d9c:	blmi	8e962c <mkdtemp@@Base+0x897650>
   15da0:	stmdbmi	r3!, {r1, r3, r4, r5, r6, sl, lr}
   15da4:	svcmi	0x0023447e
   15da8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   15dac:	ldrtmi	r3, [r0], -r4, lsl #3
   15db0:	movwls	r6, #14363	; 0x381b
   15db4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15db8:	movwls	r2, #4864	; 0x1300
   15dbc:	ldc2	0, cr15, [r0], {25}
   15dc0:	stmdbge	r1, {r1, r9, fp, sp, pc}
   15dc4:	ldrbtmi	r4, [pc], #-1576	; 15dcc <__read_chk@plt+0xf368>
   15dc8:	blx	fe8d1e42 <mkdtemp@@Base+0xfe87fe66>
   15dcc:	cmnlt	r8, r4, lsl #12
   15dd0:			; <UNDEFINED> instruction: 0xf7ef9801
   15dd4:	bmi	65143c <mkdtemp@@Base+0x5ff460>
   15dd8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   15ddc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15de0:	subsmi	r9, sl, r3, lsl #22
   15de4:			; <UNDEFINED> instruction: 0x4620d11c
   15de8:	ldcllt	0, cr11, [r0, #20]!
   15dec:	strtmi	r4, [r1], -r2, lsr #12
   15df0:			; <UNDEFINED> instruction: 0xf01c4628
   15df4:	strmi	pc, [r4], -sp, lsl #23
   15df8:	mvnle	r2, r0, lsl #16
   15dfc:	movweq	lr, #6621	; 0x19dd
   15e00:	rscle	r2, r6, r0, lsl #22
   15e04:	ldmpl	fp!, {r0, r2, r3, r8, r9, fp, lr}^
   15e08:	ldrdcc	pc, [r0], r3
   15e0c:			; <UNDEFINED> instruction: 0xdde02b02
   15e10:	strmi	r4, [r2], -fp, lsl #22
   15e14:	ldmpl	fp!, {r0, r4, r5, r9, sl, lr}^
   15e18:			; <UNDEFINED> instruction: 0xf0236818
   15e1c:	bfi	pc, r7, (invalid: 29:23)	; <UNPREDICTABLE>
   15e20:	ldmib	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15e24:	andeq	pc, r7, r0, ror #21
   15e28:	muleq	r3, r0, r8
   15e2c:	andeq	r0, r0, ip, asr r6
   15e30:	andeq	r5, r4, r2, asr pc
   15e34:			; <UNDEFINED> instruction: 0x0007faba
   15e38:	andeq	pc, r7, r6, lsr #21
   15e3c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15e40:	ldrdeq	r0, [r0], -r4
   15e44:	stclt	0, cr15, [ip, #172]!	; 0xac
   15e48:	cmnlt	r0, r2, lsl #12
   15e4c:	smlalbtlt	r6, r8, r0, r8
   15e50:	teqlt	r8, r0, lsl #16
   15e54:			; <UNDEFINED> instruction: 0xb1236913
   15e58:	blx	fec2fec0 <mkdtemp@@Base+0xfebddee4>
   15e5c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   15e60:	andcs	r4, r1, r0, ror r7
   15e64:			; <UNDEFINED> instruction: 0x47704770
   15e68:			; <UNDEFINED> instruction: 0xf8d2b538
   15e6c:	orrslt	r4, ip, r4, lsr r4
   15e70:	ldrmi	r6, [r5], -r0, lsr #19
   15e74:	stcl	7, cr15, [r6, #-956]	; 0xfffffc44
   15e78:	andcs	r6, r0, #573440	; 0x8c000
   15e7c:	tstlt	fp, r2, lsr #3
   15e80:			; <UNDEFINED> instruction: 0xb10b689b
   15e84:	ldrmi	r4, [r8, r8, lsr #12]
   15e88:			; <UNDEFINED> instruction: 0xf7ef6ce0
   15e8c:	andcs	lr, r0, ip, lsr sp
   15e90:	strbtvs	r2, [r0], #769	; 0x301
   15e94:	ldflts	f6, [r8, #-396]!	; 0xfffffe74
   15e98:	stmdami	r4, {r0, r1, r8, fp, lr}
   15e9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15ea0:			; <UNDEFINED> instruction: 0xf017319c
   15ea4:	svclt	0x0000ff61
   15ea8:	andeq	r5, r4, r0, ror #28
   15eac:	andeq	r5, r4, r6, lsr #4
   15eb0:	orrlt	fp, r0, r8, lsr r5
   15eb4:	strmi	r4, [r5], -sp, lsl #24
   15eb8:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}
   15ebc:	and	fp, ip, r9, lsl r9
   15ec0:	svcne	0x0014f854
   15ec4:	strtmi	fp, [r8], -r9, asr #2
   15ec8:	ldc	7, cr15, [r4], {240}	; 0xf0
   15ecc:	stmdacs	r0, {r0, r1, r5, r9, sl, lr}
   15ed0:			; <UNDEFINED> instruction: 0x4618d1f6
   15ed4:	stcmi	13, cr11, [r6, #-224]	; 0xffffff20
   15ed8:	stmdami	r6, {r0, r2, r3, r4, r5, r6, sl, lr}
   15edc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   15ee0:	blx	ff551f4e <mkdtemp@@Base+0xff4fff72>
   15ee4:	ldrmi	r2, [r8], -r0, lsl #6
   15ee8:	svclt	0x0000bd38
   15eec:	andeq	r0, r8, ip, lsl #3
   15ef0:	andeq	r6, r4, r4, ror r4
   15ef4:	andeq	r5, r4, r6, lsl #4
   15ef8:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   15efc:	ldrbtmi	r4, [lr], #-3597	; 0xfffff1f3
   15f00:			; <UNDEFINED> instruction: 0x4605b13c
   15f04:	strmi	r6, [pc], -r0, lsr #16
   15f08:	cdp2	0, 14, cr15, cr12, cr8, {0}
   15f0c:	tstlt	r0, r4, lsl #12
   15f10:	strtmi	r2, [r0], -r1, lsl #8
   15f14:	blmi	2456fc <mkdtemp@@Base+0x1f3720>
   15f18:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   15f1c:	ldrble	r0, [r7, #1179]!	; 0x49b
   15f20:			; <UNDEFINED> instruction: 0xf0086828
   15f24:	ldmdavs	sl!, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   15f28:	stmdami	r4, {r0, r9, sl, lr}
   15f2c:			; <UNDEFINED> instruction: 0xf0194478
   15f30:	strb	pc, [lr, r3, lsl #23]!	; <UNPREDICTABLE>
   15f34:	andeq	pc, r7, r2, lsl #19
   15f38:	andeq	r0, r0, r0, asr #13
   15f3c:	andeq	r5, r4, r4, ror #3
   15f40:	blmi	d28814 <mkdtemp@@Base+0xcd6838>
   15f44:	push	{r1, r3, r4, r5, r6, sl, lr}
   15f48:	strdlt	r4, [r2], r0
   15f4c:			; <UNDEFINED> instruction: 0x460d58d3
   15f50:	ldmdavs	fp, {r0, r4, r5, sl, fp, lr}
   15f54:			; <UNDEFINED> instruction: 0xf04f9301
   15f58:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
   15f5c:	eorsle	r2, sp, r0, lsl #16
   15f60:	strmi	r6, [r6], -r3, asr #16
   15f64:	blcs	30bd8 <error@@Base+0x16d4>
   15f68:	stmdavs	fp, {r3, r4, r5, ip, lr, pc}
   15f6c:	andeq	pc, r4, #51	; 0x33
   15f70:	blcs	14a448 <mkdtemp@@Base+0xf846c>
   15f74:	blmi	a8a38c <mkdtemp@@Base+0xa383b0>
   15f78:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15f7c:	strtle	r0, [sp], #-1947	; 0xfffff865
   15f80:	strbtmi	r4, [r8], r7, lsr #22
   15f84:	stmiapl	r3!, {r0, r1, r2, r5, r8, r9, sl, fp, lr}^
   15f88:			; <UNDEFINED> instruction: 0xf8d3447f
   15f8c:			; <UNDEFINED> instruction: 0xf01f0d78
   15f90:	strmi	pc, [r1], r1, lsl #27
   15f94:	ldrtmi	r9, [r9], -r0
   15f98:			; <UNDEFINED> instruction: 0xf7f04640
   15f9c:			; <UNDEFINED> instruction: 0x4604e8b2
   15fa0:			; <UNDEFINED> instruction: 0xf008b1c0
   15fa4:	stmdavs	fp!, {r0, r4, r8, sl, fp, ip, sp, lr, pc}
   15fa8:			; <UNDEFINED> instruction: 0xd1f44298
   15fac:			; <UNDEFINED> instruction: 0xf00a4620
   15fb0:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   15fb4:	blvs	65e7bc <mkdtemp@@Base+0x60c7e0>
   15fb8:	stc2l	0, cr15, [r2, #100]	; 0x64
   15fbc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   15fc0:	strtmi	sp, [r0], -r9, ror #1
   15fc4:	stc2l	0, cr15, [r6, #-124]!	; 0xffffff84
   15fc8:	ldrbmi	r4, [r0], -r4, lsl #12
   15fcc:	ldc	7, cr15, [sl], {239}	; 0xef
   15fd0:	rscle	r2, r0, r0, lsl #24
   15fd4:			; <UNDEFINED> instruction: 0xf7ef4648
   15fd8:	mul	sl, r6, ip
   15fdc:			; <UNDEFINED> instruction: 0xf0084628
   15fe0:	blmi	41527c <mkdtemp@@Base+0x3c32a0>
   15fe4:	stmiapl	r3!, {r9, sp}^
   15fe8:	ldclne	8, cr15, [r8, #-844]!	; 0xfffffcb4
   15fec:	stc2	0, cr15, [r8, #100]!	; 0x64
   15ff0:	bmi	367808 <mkdtemp@@Base+0x31582c>
   15ff4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   15ff8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15ffc:	subsmi	r9, sl, r1, lsl #22
   16000:	strtmi	sp, [r0], -r3, lsl #2
   16004:	pop	{r1, ip, sp, pc}
   16008:			; <UNDEFINED> instruction: 0xf7f087f0
   1600c:	svclt	0x0000e900
   16010:	andeq	pc, r7, ip, lsr r9	; <UNPREDICTABLE>
   16014:	andeq	r0, r0, ip, asr r6
   16018:	andeq	pc, r7, r6, lsr #18
   1601c:	andeq	r0, r0, r0, asr #13
   16020:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16024:			; <UNDEFINED> instruction: 0x000413bc
   16028:	andeq	pc, r7, sl, lsl #17
   1602c:	svcmi	0x00f0e92d
   16030:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   16034:	strmi	r8, [r8], r4, lsl #22
   16038:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
   1603c:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
   16040:			; <UNDEFINED> instruction: 0xf8df447a
   16044:	addslt	r4, r9, r8, lsl #13
   16048:	ldrdeq	pc, [ip], -r8
   1604c:	strls	r4, [r8], #-1148	; 0xfffffb84
   16050:	andcs	r5, r0, #13828096	; 0xd30000
   16054:	ldmdavs	fp, {r0, r5, r9, sl, lr}
   16058:			; <UNDEFINED> instruction: 0xf04f9317
   1605c:			; <UNDEFINED> instruction: 0xf8df0300
   16060:	stmib	sp, {r4, r5, r6, r9, sl, ip, sp}^
   16064:	stmiapl	r3!, {r1, r4, r9, sp}^
   16068:	ldrtmi	pc, [r4], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   1606c:	stclne	8, cr15, [ip, #-844]!	; 0xfffffcb4
   16070:	strls	r9, [r7], #-777	; 0xfffffcf7
   16074:	blx	a520a0 <mkdtemp@@Base+0xa000c4>
   16078:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1607c:			; <UNDEFINED> instruction: 0x81b5f000
   16080:	ldrdeq	pc, [ip], -r8
   16084:			; <UNDEFINED> instruction: 0xf0084645
   16088:			; <UNDEFINED> instruction: 0xf8dffc2d
   1608c:	ldrbmi	r1, [fp], -r8, asr #12
   16090:			; <UNDEFINED> instruction: 0x31b44479
   16094:			; <UNDEFINED> instruction: 0xf8df4602
   16098:	ldrbtmi	r0, [r8], #-1600	; 0xfffff9c0
   1609c:	blx	85210a <mkdtemp@@Base+0x80012e>
   160a0:	ldrdeq	pc, [ip], -r8
   160a4:	ldc2l	0, cr15, [r4, #32]!
   160a8:	bvs	1982d90 <mkdtemp@@Base+0x1930db4>
   160ac:	stmiavs	r9!, {r0, r2, r7, r8, ip, sp, pc}^
   160b0:	ldrdeq	pc, [ip], -r8
   160b4:			; <UNDEFINED> instruction: 0xffacf008
   160b8:			; <UNDEFINED> instruction: 0xf8d8b138
   160bc:	stmiavs	fp!, {r2, r3, sp}^
   160c0:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   160c4:			; <UNDEFINED> instruction: 0xf040429a
   160c8:	stmdavs	sp!, {r1, r4, r7, r8, pc}
   160cc:	mvnle	r2, r0, lsl #26
   160d0:			; <UNDEFINED> instruction: 0x3018f8d8
   160d4:			; <UNDEFINED> instruction: 0x4010f8d8
   160d8:			; <UNDEFINED> instruction: 0xf8d8b923
   160dc:	movwcc	r3, #4104	; 0x1008
   160e0:	andshi	pc, lr, #0
   160e4:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   160e8:			; <UNDEFINED> instruction: 0xf8df4622
   160ec:			; <UNDEFINED> instruction: 0x464505f4
   160f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   160f4:			; <UNDEFINED> instruction: 0xf01931b4
   160f8:			; <UNDEFINED> instruction: 0xf8dffa9f
   160fc:			; <UNDEFINED> instruction: 0xf04f25e8
   16100:			; <UNDEFINED> instruction: 0xf8df0900
   16104:	strbmi	r3, [lr], -r4, ror #11
   16108:			; <UNDEFINED> instruction: 0xf8df447a
   1610c:	adcscc	r1, r4, #224, 10	; 0x38000000
   16110:	biccc	r4, ip, #2063597568	; 0x7b000000
   16114:	mcr	3, 0, r9, cr8, cr1, {0}
   16118:			; <UNDEFINED> instruction: 0xf8df2a10
   1611c:			; <UNDEFINED> instruction: 0xf8df25d4
   16120:			; <UNDEFINED> instruction: 0x464f35d4
   16124:			; <UNDEFINED> instruction: 0xf8cd447a
   16128:			; <UNDEFINED> instruction: 0xf8cd9014
   1612c:	ssatmi	sl, #10, r8
   16130:	bcs	fe451958 <mkdtemp@@Base+0xfe3ff97c>
   16134:	ldrbtmi	r4, [r9], #-1730	; 0xfffff93e
   16138:	tstls	sl, fp, ror r4
   1613c:	ldrtmi	r9, [r8], -sp, lsl #6
   16140:	bl	ff854104 <mkdtemp@@Base+0xff802128>
   16144:			; <UNDEFINED> instruction: 0xf8da9b05
   16148:	blcs	1a180 <__read_chk@plt+0x1371c>
   1614c:	svclt	0x00149b06
   16150:	ldrmi	r2, [r8], -r0
   16154:	stmib	sp, {r8, r9, sp}^
   16158:			; <UNDEFINED> instruction: 0xf7ff3312
   1615c:			; <UNDEFINED> instruction: 0x4607fef1
   16160:			; <UNDEFINED> instruction: 0xf0002800
   16164:			; <UNDEFINED> instruction: 0x46028250
   16168:	bne	4519d0 <mkdtemp@@Base+0x3ff9f4>
   1616c:	mrc	6, 0, r4, cr8, cr11, {2}
   16170:			; <UNDEFINED> instruction: 0xf0190a90
   16174:			; <UNDEFINED> instruction: 0x4630fab5
   16178:	stc2l	0, cr15, [r4, #28]
   1617c:	ldc2	0, cr15, [r4, #-28]!	; 0xffffffe4
   16180:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16184:	rsbhi	pc, sl, #0
   16188:			; <UNDEFINED> instruction: 0xf8df9c08
   1618c:	bls	363744 <mkdtemp@@Base+0x311768>
   16190:	ldmdavs	r1, {r0, r1, r5, r6, r7, fp, ip, lr}^
   16194:	movwls	r6, #47250	; 0xb892
   16198:			; <UNDEFINED> instruction: 0x06dc681b
   1619c:	sbcshi	pc, r6, r0, lsl #2
   161a0:	blx	18d21e0 <mkdtemp@@Base+0x1880204>
   161a4:			; <UNDEFINED> instruction: 0xf0402800
   161a8:	ldrtmi	r8, [r0], -r3, lsl #5
   161ac:			; <UNDEFINED> instruction: 0xff24f007
   161b0:			; <UNDEFINED> instruction: 0x46032132
   161b4:	movwls	r4, #58928	; 0xe630
   161b8:			; <UNDEFINED> instruction: 0xf940f00e
   161bc:	stmdacs	r0, {r2, r9, sl, lr}
   161c0:	eorshi	pc, r3, #64	; 0x40
   161c4:	ldrtmi	r9, [r0], -r7, lsl #26
   161c8:			; <UNDEFINED> instruction: 0xf00e6829
   161cc:	strmi	pc, [r4], -pc, lsl #21
   161d0:			; <UNDEFINED> instruction: 0xf0402800
   161d4:	stmiavs	r9!, {r1, r3, r5, r9, pc}^
   161d8:			; <UNDEFINED> instruction: 0xf00e4630
   161dc:	strmi	pc, [r4], -r7, lsl #21
   161e0:			; <UNDEFINED> instruction: 0xf0402800
   161e4:	stmdbvs	fp!, {r1, r5, r9, pc}
   161e8:	ldmdavs	r9, {r4, r5, r9, sl, lr}
   161ec:	blx	1fd222c <mkdtemp@@Base+0x1f80250>
   161f0:	stmdacs	r0, {r2, r9, sl, lr}
   161f4:	andshi	pc, r9, #64	; 0x40
   161f8:	ldrtmi	r2, [r0], -r1, lsl #2
   161fc:			; <UNDEFINED> instruction: 0xf91ef00e
   16200:	stmdacs	r0, {r2, r9, sl, lr}
   16204:	andshi	pc, r1, #64	; 0x40
   16208:			; <UNDEFINED> instruction: 0x46304639
   1620c:	blx	1bd224c <mkdtemp@@Base+0x1b80270>
   16210:	stmdacs	r0, {r2, r9, sl, lr}
   16214:	andhi	pc, r9, #64	; 0x40
   16218:	ldrdeq	pc, [ip], -sl
   1621c:			; <UNDEFINED> instruction: 0xf0094631
   16220:			; <UNDEFINED> instruction: 0x4604f8db
   16224:			; <UNDEFINED> instruction: 0xf0402800
   16228:	ldrtmi	r8, [r0], -r0, lsl #4
   1622c:			; <UNDEFINED> instruction: 0xff48f007
   16230:	ldrtmi	r4, [r0], -r0, lsl #13
   16234:	cdp2	0, 14, cr15, cr0, cr7, {0}
   16238:			; <UNDEFINED> instruction: 0xf8d99b0b
   1623c:	stmib	sp, {r2, r3, ip, lr}^
   16240:	ldmdavs	fp, {r1, r4, sl, lr}
   16244:	andls	r9, ip, fp, lsl #6
   16248:			; <UNDEFINED> instruction: 0xf0002d00
   1624c:			; <UNDEFINED> instruction: 0xf8d9808d
   16250:	mcrrne	0, 0, r0, r1, cr8
   16254:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
   16258:			; <UNDEFINED> instruction: 0x3018f8d9
   1625c:	stmdavs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   16260:			; <UNDEFINED> instruction: 0xf14007da
   16264:	movwcs	r8, #129	; 0x81
   16268:	mcr	3, 0, r9, cr9, cr0, {0}
   1626c:	blls	264ab4 <mkdtemp@@Base+0x212ad8>
   16270:	bls	2e7b18 <mkdtemp@@Base+0x295b3c>
   16274:			; <UNDEFINED> instruction: 0xf8d3990c
   16278:	andls	r3, r3, #216, 2	; 0x36
   1627c:	tstls	r0, r3, lsl sl
   16280:	movwls	sl, #63762	; 0xf912
   16284:	stcls	6, cr4, [pc, #-268]	; 16180 <__read_chk@plt+0xf71c>
   16288:	strls	r9, [r2, #-1793]	; 0xfffff8ff
   1628c:	cdp2	0, 7, cr15, cr12, cr12, {0}
   16290:	stmdacs	r0, {r0, r2, r9, sl, lr}
   16294:	adcshi	pc, pc, r0, asr #32
   16298:			; <UNDEFINED> instruction: 0x0112e9dd
   1629c:			; <UNDEFINED> instruction: 0xf00a463a
   162a0:	strmi	pc, [r5], -pc, lsl #17
   162a4:			; <UNDEFINED> instruction: 0xf0402800
   162a8:	ldmdals	r0, {r1, r4, r5, r8, pc}
   162ac:			; <UNDEFINED> instruction: 0xf8dd46b9
   162b0:			; <UNDEFINED> instruction: 0xf01da018
   162b4:	mrc	11, 0, APSR_nzcv, cr9, cr9, {6}
   162b8:			; <UNDEFINED> instruction: 0xf0080a10
   162bc:	bls	515978 <mkdtemp@@Base+0x4c399c>
   162c0:			; <UNDEFINED> instruction: 0xf0002a00
   162c4:	ldmdbls	r2, {r0, r4, r6, r7, r8, pc}
   162c8:			; <UNDEFINED> instruction: 0xf0002900
   162cc:	ldrtmi	r8, [r0], -sp, asr #3
   162d0:			; <UNDEFINED> instruction: 0xf9caf00e
   162d4:			; <UNDEFINED> instruction: 0xf0402800
   162d8:	stmdbls	lr, {r0, r2, r4, r6, r7, r8, pc}
   162dc:	tstcc	r1, r0, lsr r6
   162e0:			; <UNDEFINED> instruction: 0xffe2f007
   162e4:			; <UNDEFINED> instruction: 0xf0402800
   162e8:	teqcs	r2, r8	; <illegal shifter operand>
   162ec:			; <UNDEFINED> instruction: 0xf01c4650
   162f0:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   162f4:			; <UNDEFINED> instruction: 0x81a5f040
   162f8:			; <UNDEFINED> instruction: 0x46504631
   162fc:			; <UNDEFINED> instruction: 0xf8c4f01c
   16300:			; <UNDEFINED> instruction: 0xf0402800
   16304:			; <UNDEFINED> instruction: 0x4650819e
   16308:			; <UNDEFINED> instruction: 0xf01c2401
   1630c:	stmdacs	r0, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   16310:	orrshi	pc, r7, r0, asr #32
   16314:			; <UNDEFINED> instruction: 0xf7ef4658
   16318:			; <UNDEFINED> instruction: 0x4648eaf6
   1631c:	b	ffcd42e0 <mkdtemp@@Base+0xffc82304>
   16320:			; <UNDEFINED> instruction: 0xf0074630
   16324:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   16328:			; <UNDEFINED> instruction: 0xf03a0112
   1632c:	bmi	ffd14570 <mkdtemp@@Base+0xffcc2594>
   16330:	ldrbtmi	r4, [sl], #-3045	; 0xfffff41b
   16334:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16338:	subsmi	r9, sl, r7, lsl fp
   1633c:	orrhi	pc, ip, r0, asr #32
   16340:	andslt	r4, r9, r0, lsr #12
   16344:	blhi	151640 <mkdtemp@@Base+0xff664>
   16348:	svchi	0x00f0e8bd
   1634c:			; <UNDEFINED> instruction: 0xff26f00d
   16350:			; <UNDEFINED> instruction: 0xf43f2800
   16354:			; <UNDEFINED> instruction: 0xf007af2a
   16358:	vnmls.f32	s30, s17, s23
   1635c:			; <UNDEFINED> instruction: 0x46021a10
   16360:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
   16364:	stc2	0, cr15, [r0, #-92]	; 0xffffffa4
   16368:			; <UNDEFINED> instruction: 0xf7ff4648
   1636c:	strmi	pc, [r5], -fp, asr #17
   16370:			; <UNDEFINED> instruction: 0xf0002800
   16374:			; <UNDEFINED> instruction: 0xf8d98158
   16378:			; <UNDEFINED> instruction: 0xb121100c
   1637c:	cdp2	0, 4, cr15, cr8, cr8, {0}
   16380:			; <UNDEFINED> instruction: 0xf0002800
   16384:	strtmi	r8, [r8], -sl, lsr #2
   16388:	ldc2	0, cr15, [r4], {8}
   1638c:			; <UNDEFINED> instruction: 0xf0002800
   16390:			; <UNDEFINED> instruction: 0xf89580b7
   16394:			; <UNDEFINED> instruction: 0xf0133038
   16398:	svclt	0x00040301
   1639c:	mcr	3, 0, r9, cr9, cr0, {0}
   163a0:			; <UNDEFINED> instruction: 0xf43f5a10
   163a4:	blls	28213c <mkdtemp@@Base+0x230160>
   163a8:	strtmi	r2, [r8], -r0, lsl #4
   163ac:	stclne	8, cr15, [ip, #-844]!	; 0xfffffcb4
   163b0:			; <UNDEFINED> instruction: 0xf88af009
   163b4:			; <UNDEFINED> instruction: 0xf0002800
   163b8:	blls	276938 <mkdtemp@@Base+0x22495c>
   163bc:	bpl	451be8 <mkdtemp@@Base+0x3ffc0c>
   163c0:	strtmi	r9, [r8], -pc
   163c4:	tstls	r0, r9, lsl lr
   163c8:	blx	fe3523f0 <mkdtemp@@Base+0xfe300414>
   163cc:	ldrdcc	lr, [pc, -sp]
   163d0:	strmi	r4, [r8], -r2, lsl #12
   163d4:	ldrbtmi	r4, [r9], #-2507	; 0xfffff635
   163d8:	blx	352454 <mkdtemp@@Base+0x300478>
   163dc:	strmi	r9, [r2], -pc, lsl #22
   163e0:	andsls	r4, r0, #24, 12	; 0x1800000
   163e4:	b	fe3d43a8 <mkdtemp@@Base+0xfe3823cc>
   163e8:	strmi	lr, [r4], -r1, asr #14
   163ec:			; <UNDEFINED> instruction: 0xf8d8e79f
   163f0:			; <UNDEFINED> instruction: 0xf8d83008
   163f4:	movwcc	r4, #4112	; 0x1010
   163f8:	blmi	ff10a428 <mkdtemp@@Base+0xff0b844c>
   163fc:	stmibmi	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16400:	stmiami	r3, {r1, r5, r9, sl, lr}^
   16404:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16408:			; <UNDEFINED> instruction: 0xf01931b4
   1640c:			; <UNDEFINED> instruction: 0xe674f93f
   16410:	ldrbtmi	r4, [fp], #-3008	; 0xfffff440
   16414:			; <UNDEFINED> instruction: 0xf007e7f3
   16418:	ldmibmi	pc!, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1641c:	biccc	r4, ip, r9, ror r4
   16420:	ldmmi	lr!, {r1, r9, sl, lr}
   16424:			; <UNDEFINED> instruction: 0xf0194478
   16428:	ldmdals	r0, {r0, r1, r2, r8, fp, ip, sp, lr, pc}
   1642c:	blx	7524aa <mkdtemp@@Base+0x7004ce>
   16430:	beq	451c9c <mkdtemp@@Base+0x3ffcc0>
   16434:	ldc2l	0, cr15, [r0], #32
   16438:	svceq	0x002ef115
   1643c:	rscshi	pc, r3, r0
   16440:			; <UNDEFINED> instruction: 0xf1159b05
   16444:			; <UNDEFINED> instruction: 0xf0830f3a
   16448:	svclt	0x00140301
   1644c:	andcs	r2, r1, #0, 4
   16450:	andsle	r4, sp, sl, lsl r2
   16454:	ldrdcc	pc, [r8], -r9
   16458:	suble	r3, r8, r1, lsl #6
   1645c:	ldrbtmi	r4, [fp], #-2992	; 0xfffff450
   16460:			; <UNDEFINED> instruction: 0xf8da930a
   16464:			; <UNDEFINED> instruction: 0xf008000c
   16468:	stmdbls	sl, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   1646c:			; <UNDEFINED> instruction: 0x4602465b
   16470:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
   16474:			; <UNDEFINED> instruction: 0xf88cf019
   16478:	tstcs	r1, r5, lsl #16
   1647c:			; <UNDEFINED> instruction: 0xf03d9105
   16480:	stmdacs	r2, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16484:	mrcge	4, 2, APSR_nzcv, cr11, cr15, {3}
   16488:			; <UNDEFINED> instruction: 0xa018f8dd
   1648c:			; <UNDEFINED> instruction: 0xe71646b9
   16490:	strbmi	r4, [sp], -fp, lsr #12
   16494:	ldrtmi	r6, [r9], r8, ror #17
   16498:			; <UNDEFINED> instruction: 0xf008461f
   1649c:			; <UNDEFINED> instruction: 0xf8dafa23
   164a0:	stmdbvs	fp!, {r3, ip}
   164a4:	strmi	r3, [r2], -r1, lsl #2
   164a8:	ldcmi	0, cr13, [pc, #184]	; 16568 <__read_chk@plt+0xfb04>
   164ac:			; <UNDEFINED> instruction: 0x4638447d
   164b0:	movwcs	lr, #22989	; 0x59cd
   164b4:			; <UNDEFINED> instruction: 0xf9fcf007
   164b8:	blls	1a8b30 <mkdtemp@@Base+0x156b54>
   164bc:	bls	1676a8 <mkdtemp@@Base+0x1156cc>
   164c0:	strls	r3, [r0, #-436]	; 0xfffffe4c
   164c4:	ldmmi	sl, {r0, ip, pc}
   164c8:			; <UNDEFINED> instruction: 0xf0194478
   164cc:			; <UNDEFINED> instruction: 0xe721f81b
   164d0:	strtmi	r9, [r9], -r3, lsl #6
   164d4:	bge	4bd10c <mkdtemp@@Base+0x46b130>
   164d8:			; <UNDEFINED> instruction: 0xf8cd9702
   164dc:	movwls	r8, #4096	; 0x1000
   164e0:			; <UNDEFINED> instruction: 0xf00fab13
   164e4:			; <UNDEFINED> instruction: 0x4605f97f
   164e8:			; <UNDEFINED> instruction: 0xd1a52800
   164ec:			; <UNDEFINED> instruction: 0xf8d9e7cc
   164f0:	ldmdavs	fp, {r2, r3, ip, sp}^
   164f4:	ldrle	r0, [r4, #2011]!	; 0x7db
   164f8:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
   164fc:	ldr	r9, [r0, sl, lsl #6]!
   16500:	bpl	451d2c <mkdtemp@@Base+0x3ffd50>
   16504:	ssat	r9, #19, r0
   16508:	ldrbtmi	r4, [sp], #-3467	; 0xfffff275
   1650c:			; <UNDEFINED> instruction: 0xf007e7cf
   16510:	ldmdbls	r1, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   16514:	stmmi	r9, {r1, r9, sl, lr}
   16518:			; <UNDEFINED> instruction: 0xf0194478
   1651c:	str	pc, [r4, sp, lsl #17]
   16520:	ldrdcc	pc, [ip], -r8
   16524:			; <UNDEFINED> instruction: 0x07dd685b
   16528:	cfldr64ge	mvdx15, [ip, #252]	; 0xfc
   1652c:	bvs	177d150 <mkdtemp@@Base+0x172b174>
   16530:			; <UNDEFINED> instruction: 0xf43f2d00
   16534:	blmi	fe0c1c98 <mkdtemp@@Base+0xfe06fcbc>
   16538:	blt	451d60 <mkdtemp@@Base+0x3ffd84>
   1653c:	eorge	pc, ip, sp, asr #17
   16540:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
   16544:	blge	53b160 <mkdtemp@@Base+0x4e9184>
   16548:	blmi	1fbb168 <mkdtemp@@Base+0x1f6918c>
   1654c:	eorshi	pc, r0, sp, asr #17
   16550:	movwls	r4, #42107	; 0xa47b
   16554:	stmdavs	sp!, {r1, sp, lr, pc}
   16558:	subsle	r2, lr, r0, lsl #26
   1655c:	blcs	30910 <error@@Base+0x140c>
   16560:	blls	18ad4c <mkdtemp@@Base+0x138d70>
   16564:			; <UNDEFINED> instruction: 0xb010f8d5
   16568:	muleq	r7, r3, r8
   1656c:	stm	r3, {r1, r2, r8, r9, fp, ip, pc}
   16570:	ldrbmi	r0, [r9], -r7
   16574:			; <UNDEFINED> instruction: 0xf7f04650
   16578:	teqlt	r0, #12451840	; 0xbe0000
   1657c:	mrcge	6, 0, r4, cr5, cr0, {2}
   16580:	svc	0x00faf7ef
   16584:	ldrbmi	r4, [r8], -r7, lsl #12
   16588:	svc	0x00f6f7ef
   1658c:	strmi	r9, [r1], sl, lsl #24
   16590:	bl	29e5a8 <mkdtemp@@Base+0x24c5cc>
   16594:	and	r0, r6, r9, lsl #16
   16598:	blmi	1546f8 <mkdtemp@@Base+0x10271c>
   1659c:	sbcsle	r2, sl, r0, lsl #24
   165a0:			; <UNDEFINED> instruction: 0xf7ef4620
   165a4:	addmi	lr, r7, #936	; 0x3a8
   165a8:	bne	e4cd88 <mkdtemp@@Base+0xdfadac>
   165ac:	mvnsle	r4, r1, lsl #11
   165b0:	strbmi	r4, [r0], -r1, lsr #12
   165b4:	ldm	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   165b8:	mvnle	r2, r0, lsl #16
   165bc:	ldrbmi	r4, [r9], -sl, asr #12
   165c0:			; <UNDEFINED> instruction: 0xf7f04650
   165c4:	stmdacs	r0, {r2, r3, r8, fp, sp, lr, pc}
   165c8:	blmi	180ad68 <mkdtemp@@Base+0x17b8d8c>
   165cc:	mrc	6, 0, r4, cr8, cr4, {2}
   165d0:	ldmib	sp, {r4, r9, fp, ip, sp, pc}^
   165d4:	ldrbtmi	sl, [fp], #-2059	; 0xfffff7f5
   165d8:	ldmdbmi	ip, {r0, r4, r8, r9, sl, sp, lr, pc}^
   165dc:	andls	r4, r5, r4, lsl #12
   165e0:	ldmdami	fp, {r1, r3, r5, r9, sl, lr}^
   165e4:	ldrbtmi	r4, [r9], #-1613	; 0xfffff9b3
   165e8:	strhcc	r4, [ip, #105]	; 0x69
   165ec:	ldrbtmi	r4, [r8], #-1559	; 0xfffff9e9
   165f0:			; <UNDEFINED> instruction: 0xf018692a
   165f4:	blls	196418 <mkdtemp@@Base+0x14443c>
   165f8:			; <UNDEFINED> instruction: 0xf01d4618
   165fc:			; <UNDEFINED> instruction: 0x4638fa35
   16600:	stc2	0, cr15, [sl], {8}
   16604:	ldmdbmi	r3, {r1, r2, r7, r9, sl, sp, lr, pc}^
   16608:	strmi	r4, [r4], -r1, lsl #13
   1660c:	ldrbtmi	r4, [r9], #-2130	; 0xfffff7ae
   16610:			; <UNDEFINED> instruction: 0x31b44478
   16614:			; <UNDEFINED> instruction: 0xff76f018
   16618:			; <UNDEFINED> instruction: 0x4654e67c
   1661c:	blt	451e84 <mkdtemp@@Base+0x3ffea8>
   16620:	stmdage	fp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   16624:	ssatmi	lr, #26, lr, asr #10
   16628:			; <UNDEFINED> instruction: 0x4620e674
   1662c:			; <UNDEFINED> instruction: 0xf940f007
   16630:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
   16634:			; <UNDEFINED> instruction: 0x01b4f103
   16638:	stmdami	r9, {r1, r9, sl, lr}^
   1663c:			; <UNDEFINED> instruction: 0xf0174478
   16640:			; <UNDEFINED> instruction: 0xf007fb93
   16644:	blmi	1214b20 <mkdtemp@@Base+0x11c2b44>
   16648:			; <UNDEFINED> instruction: 0xf103447b
   1664c:			; <UNDEFINED> instruction: 0x460201b4
   16650:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   16654:	blx	fe2526ba <mkdtemp@@Base+0xfe2006de>
   16658:	ldcl	7, cr15, [r8, #956]	; 0x3bc
   1665c:	cdp	8, 1, cr4, cr8, cr3, {2}
   16660:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
   16664:	blx	fe0526ca <mkdtemp@@Base+0xfe0006ee>
   16668:	stmdami	r2, {r0, r6, r8, fp, lr}^
   1666c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16670:			; <UNDEFINED> instruction: 0xf01731b4
   16674:	stmdbmi	r0, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   16678:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
   1667c:	biccc	r4, ip, r8, ror r4
   16680:	blx	1cd26e6 <mkdtemp@@Base+0x1c8070a>
   16684:			; <UNDEFINED> instruction: 0xf914f007
   16688:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   1668c:			; <UNDEFINED> instruction: 0x01b4f103
   16690:	ldmdami	ip!, {r1, r9, sl, lr}
   16694:			; <UNDEFINED> instruction: 0xf0174478
   16698:			; <UNDEFINED> instruction: 0xf007fb67
   1669c:	blmi	ed4ac8 <mkdtemp@@Base+0xe82aec>
   166a0:			; <UNDEFINED> instruction: 0xf103447b
   166a4:			; <UNDEFINED> instruction: 0x460201b4
   166a8:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   166ac:	blx	1752712 <mkdtemp@@Base+0x1700736>
   166b0:			; <UNDEFINED> instruction: 0xf8fef007
   166b4:	bne	451f1c <mkdtemp@@Base+0x3fff40>
   166b8:	ldmdami	r5!, {r1, r9, sl, lr}
   166bc:			; <UNDEFINED> instruction: 0xf0174478
   166c0:	svclt	0x0000fb53
   166c4:	andeq	pc, r7, r0, asr #16
   166c8:	andeq	r0, r0, ip, asr r6
   166cc:	andeq	pc, r7, r4, lsr r8	; <UNPREDICTABLE>
   166d0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   166d4:	andeq	r5, r4, ip, ror #24
   166d8:	strheq	r5, [r4], -sl
   166dc:	andeq	r5, r4, ip, lsl #24
   166e0:	muleq	r4, lr, r0
   166e4:	strdeq	r5, [r4], -r4
   166e8:	andeq	r5, r4, ip, ror #23
   166ec:	andeq	sp, r4, r6, ror #4
   166f0:	andeq	r5, r4, r4, asr #1
   166f4:	andeq	r0, r8, r8, lsr #27
   166f8:	andeq	r0, r0, r0, asr #13
   166fc:	andeq	pc, r7, lr, asr #10
   16700:	muleq	r4, lr, lr
   16704:	andeq	r4, r4, r2, asr #29
   16708:	andeq	r4, r4, ip, lsr sp
   1670c:	strdeq	r5, [r4], -r8
   16710:	andeq	r4, r4, sl, asr sp
   16714:	andeq	ip, r4, sl, lsl #31
   16718:	andeq	r5, r4, r0, ror #17
   1671c:	muleq	r4, r8, lr
   16720:	andeq	r4, r4, r6, ror #25
   16724:	andeq	r4, r4, lr, ror lr
   16728:	andeq	r4, r4, ip, lsl #25
   1672c:	andeq	r5, r4, r0, asr #16
   16730:	andeq	r4, r4, r8, asr lr
   16734:	andeq	r4, r4, r2, asr ip
   16738:	muleq	r4, r2, lr
   1673c:			; <UNDEFINED> instruction: 0x00044db8
   16740:	andeq	pc, r7, lr, asr #21
   16744:	andeq	r4, r4, ip, ror #14
   16748:	andeq	ip, r4, r6, asr #27
   1674c:	andeq	r5, r4, r6, lsl r7
   16750:	andeq	r4, r4, r2, ror #24
   16754:	andeq	r5, r4, lr, ror #13
   16758:			; <UNDEFINED> instruction: 0x00044bb4
   1675c:	andeq	r5, r4, sl, asr #13
   16760:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   16764:			; <UNDEFINED> instruction: 0x000456b4
   16768:	andeq	r4, r4, r6, lsr sp
   1676c:	strdeq	r1, [r4], -r2
   16770:	muleq	r4, r0, r6
   16774:	ldrdeq	r4, [r4], -sl
   16778:	andeq	r5, r4, r2, lsl #13
   1677c:	andeq	r4, r4, r4, lsl #24
   16780:	andeq	r5, r4, r2, ror r6
   16784:	andeq	r4, r4, r8, asr #25
   16788:	andeq	r5, r4, ip, asr r6
   1678c:	andeq	r4, r4, lr, asr #25
   16790:	andeq	r4, r4, r8, asr fp
   16794:	svcmi	0x00f0e92d
   16798:	bmi	1fc29bc <mkdtemp@@Base+0x1f709e0>
   1679c:	ldrtmi	pc, [r4], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   167a0:	ldrbtmi	r4, [sl], #-2941	; 0xfffff483
   167a4:	ldmpl	r3, {r0, r1, r2, r5, r6, r9, fp, sp, lr}^
   167a8:	movwls	r6, #22555	; 0x581b
   167ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   167b0:	subsle	r2, r0, r0, lsl #30
   167b4:			; <UNDEFINED> instruction: 0x46054b79
   167b8:	ldrdls	pc, [r4, #143]!	; 0x8f
   167bc:	ldrdge	pc, [r4, #143]!	; 0x8f
   167c0:			; <UNDEFINED> instruction: 0xf8df447b
   167c4:	ldrbtmi	fp, [r9], #484	; 0x1e4
   167c8:	ldrbtmi	r3, [sl], #988	; 0x3dc
   167cc:	ldmibeq	ip, {r0, r3, r8, ip, sp, lr, pc}^
   167d0:	movwls	r4, #5371	; 0x14fb
   167d4:	subsvs	lr, r1, r7, lsl r0
   167d8:			; <UNDEFINED> instruction: 0x2600687a
   167dc:	andsvs	r6, r1, r9, lsr r8
   167e0:	bvs	fe8ae8e0 <mkdtemp@@Base+0xfe85c904>
   167e4:	andsvs	r6, r7, sl, ror r0
   167e8:			; <UNDEFINED> instruction: 0xf8d762a7
   167ec:			; <UNDEFINED> instruction: 0xf1b8800c
   167f0:	andsle	r0, r5, r0, lsl #30
   167f4:	tsteq	r0, r7, lsl #2	; <UNPREDICTABLE>
   167f8:	andeq	pc, ip, r7, lsl #2
   167fc:	blx	1f54802 <mkdtemp@@Base+0x1f02826>
   16800:	bvs	1a05568 <mkdtemp@@Base+0x19b358c>
   16804:	ldmdbvs	lr!, {r0, r1, r2, r3, r4, r5, r8, r9, ip, sp, pc}^
   16808:	ldrtmi	r2, [r0], -r1, lsl #2
   1680c:	stc2	0, cr15, [r2, #244]	; 0xf4
   16810:	bllt	1aedf8 <mkdtemp@@Base+0x15ce1c>
   16814:	ldrdcs	lr, [r0, -r7]
   16818:	bicsle	r2, ip, r0, lsl #20
   1681c:	ldrb	r6, [fp, r1, lsr #5]
   16820:			; <UNDEFINED> instruction: 0x46506939
   16824:			; <UNDEFINED> instruction: 0xff08f018
   16828:			; <UNDEFINED> instruction: 0xf7fe4638
   1682c:	rscsvs	pc, r8, fp, ror #28
   16830:	rscle	r2, r6, r0, lsl #16
   16834:	tsteq	r0, r7, lsl #2	; <UNPREDICTABLE>
   16838:	andeq	pc, ip, r7, lsl #2
   1683c:	blx	1754842 <mkdtemp@@Base+0x1702866>
   16840:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16844:	ldmvs	r8!, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}^
   16848:	blx	ff9d2870 <mkdtemp@@Base+0xff980894>
   1684c:	ldrshvs	r6, [lr, lr]!
   16850:	svccs	0x00006a67
   16854:			; <UNDEFINED> instruction: 0x2600d1d7
   16858:			; <UNDEFINED> instruction: 0x4638e05c
   1685c:	ldc2	7, cr15, [r0, #1016]!	; 0x3f8
   16860:	ldrbmi	r4, [r8], -r0, lsl #13
   16864:			; <UNDEFINED> instruction: 0xf0184641
   16868:	strbmi	pc, [r0], -r7, ror #29	; <UNPREDICTABLE>
   1686c:	stmda	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16870:			; <UNDEFINED> instruction: 0x462868f9
   16874:			; <UNDEFINED> instruction: 0xf8d59603
   16878:			; <UNDEFINED> instruction: 0xf7ff8434
   1687c:	strmi	pc, [r6], -r1, ror #22
   16880:	rsbsle	r2, r0, r0, lsl #16
   16884:	bge	130c6c <mkdtemp@@Base+0xdec90>
   16888:			; <UNDEFINED> instruction: 0xf008a903
   1688c:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   16890:	bmi	11cadc8 <mkdtemp@@Base+0x1178dec>
   16894:			; <UNDEFINED> instruction: 0x4628213c
   16898:			; <UNDEFINED> instruction: 0xf01f447a
   1689c:	teqcs	r2, fp, asr lr	; <UNPREDICTABLE>
   168a0:			; <UNDEFINED> instruction: 0xf01b4628
   168a4:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   168a8:			; <UNDEFINED> instruction: 0xf8d8d166
   168ac:	strtmi	r1, [r8], -r0
   168b0:	ldc2l	0, cr15, [lr, #108]!	; 0x6c
   168b4:	cmple	pc, r0, lsl #16
   168b8:	ldrdne	pc, [ip], -r8
   168bc:			; <UNDEFINED> instruction: 0xf01b4628
   168c0:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   168c4:			; <UNDEFINED> instruction: 0xf8d8d158
   168c8:			; <UNDEFINED> instruction: 0x46283010
   168cc:			; <UNDEFINED> instruction: 0xf01b6819
   168d0:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   168d4:			; <UNDEFINED> instruction: 0x4601d150
   168d8:			; <UNDEFINED> instruction: 0xf01b4628
   168dc:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   168e0:	ldrtmi	sp, [r1], -sl, asr #2
   168e4:			; <UNDEFINED> instruction: 0xf01b4628
   168e8:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   168ec:	bls	14ae04 <mkdtemp@@Base+0xf8e28>
   168f0:	stmdbls	r3, {r3, r5, r9, sl, lr}
   168f4:	ldc2l	0, cr15, [r8, #108]	; 0x6c
   168f8:	teqle	sp, r0, lsl #16
   168fc:			; <UNDEFINED> instruction: 0xf01b4628
   16900:	stmdacs	r0, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   16904:			; <UNDEFINED> instruction: 0x4630d138
   16908:			; <UNDEFINED> instruction: 0xf7ee2601
   1690c:	stmdals	r3, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   16910:	svc	0x00f8f7ee
   16914:	blmi	8291b4 <mkdtemp@@Base+0x7d71d8>
   16918:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1691c:	blls	17098c <mkdtemp@@Base+0x11e9b0>
   16920:	teqle	r4, sl, asr r0
   16924:	andlt	r4, r7, r0, lsr r6
   16928:	svchi	0x00f0e8bd
   1692c:	stmdbls	r1, {r0, r5, fp, lr}
   16930:			; <UNDEFINED> instruction: 0xf0184478
   16934:			; <UNDEFINED> instruction: 0x4630fed5
   16938:	svc	0x00e4f7ee
   1693c:			; <UNDEFINED> instruction: 0xf7ee9803
   16940:	ldrb	lr, [lr, -r2, ror #31]
   16944:	ldrtmi	r2, [r9], -r1, lsl #4
   16948:			; <UNDEFINED> instruction: 0x462861ba
   1694c:	blx	1bd4952 <mkdtemp@@Base+0x1b82976>
   16950:	ldmvs	r8!, {r1, r2, r9, sl, lr}^
   16954:	blx	185297c <mkdtemp@@Base+0x18009a0>
   16958:	andhi	pc, ip, r7, asr #17
   1695c:	andshi	pc, r8, r7, asr #17
   16960:	bicsle	r2, r7, r0, lsl #28
   16964:	ldmdami	r4, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   16968:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   1696c:	mcr2	0, 3, pc, cr4, cr8, {0}	; <UNPREDICTABLE>
   16970:			; <UNDEFINED> instruction: 0xf7ee9803
   16974:	strb	lr, [r4, -r8, asr #31]
   16978:			; <UNDEFINED> instruction: 0xff9af006
   1697c:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   16980:	bicseq	pc, ip, r3, lsl #2
   16984:	stmdami	lr, {r1, r9, sl, lr}
   16988:			; <UNDEFINED> instruction: 0xf0174478
   1698c:			; <UNDEFINED> instruction: 0xf7eff9ed
   16990:	svclt	0x0000ec3e
   16994:	ldrdeq	pc, [r7], -lr
   16998:	andeq	r0, r0, ip, asr r6
   1699c:	andeq	r5, r4, ip, lsr r5
   169a0:	andeq	r5, r4, r6, lsr r5
   169a4:	andeq	r4, r4, sl, lsr #24
   169a8:	ldrdeq	r4, [r4], -r0
   169ac:	andeq	r1, r0, sp, lsl r9
   169b0:	andeq	lr, r7, r8, ror #30
   169b4:	andeq	r4, r4, ip, lsr #21
   169b8:	andeq	r4, r4, lr, asr #20
   169bc:	andeq	r5, r4, lr, ror r3
   169c0:	andeq	pc, r3, ip, lsl #25
   169c4:	svcmi	0x00f0e92d
   169c8:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   169cc:			; <UNDEFINED> instruction: 0xf8df8b04
   169d0:			; <UNDEFINED> instruction: 0xf8df2760
   169d4:	ldrbtmi	r3, [sl], #-1888	; 0xfffff8a0
   169d8:	ldrtmi	pc, [r4], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   169dc:	ldmpl	r3, {r0, r1, r3, r5, r7, ip, sp, pc}^
   169e0:	ldmdavs	fp, {r1, r5, r7, r8, r9, fp, sp, lr}
   169e4:			; <UNDEFINED> instruction: 0xf04f9329
   169e8:			; <UNDEFINED> instruction: 0xf8df0300
   169ec:	ldrbtmi	r3, [fp], #-1868	; 0xfffff8b4
   169f0:	movwcs	r9, #768	; 0x300
   169f4:	movwcc	lr, #18893	; 0x49cd
   169f8:	movwcc	lr, #27085	; 0x69cd
   169fc:	bcs	3b624 <error@@Base+0xc120>
   16a00:	rschi	pc, r8, r0
   16a04:	cmnlt	r2, #231424	; 0x38800
   16a08:	blcs	34a5c <error@@Base+0x5558>
   16a0c:			; <UNDEFINED> instruction: 0xf8dfd034
   16a10:			; <UNDEFINED> instruction: 0xf8df172c
   16a14:	ldrbtmi	r0, [r9], #-1836	; 0xfffff8d4
   16a18:	mvnscc	r4, r8, ror r4
   16a1c:	mcr2	0, 3, pc, cr0, cr8, {0}	; <UNPREDICTABLE>
   16a20:	ldmdavs	r3!, {r1, r2, r5, r8, r9, fp, sp, lr}^
   16a24:	svclt	0x00c82b00
   16a28:	cfldr32le	mvfx2, [r8, #-0]
   16a2c:	adceq	r6, pc, r3, lsr r8	; <UNPREDICTABLE>
   16a30:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   16a34:	stmdavs	r3, {r3, r4, r6, r8, ip, sp, pc}
   16a38:	andle	r2, r8, pc, lsl #22
   16a3c:			; <UNDEFINED> instruction: 0xff76f007
   16a40:	andcs	r6, r0, #230400	; 0x38400
   16a44:	mcr2	0, 7, pc, cr2, cr8, {0}	; <UNPREDICTABLE>
   16a48:	suble	r2, lr, r1, lsl #16
   16a4c:	strtmi	r6, [r8], -r6, lsr #22
   16a50:			; <UNDEFINED> instruction: 0xf03d2101
   16a54:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
   16a58:	strmi	r4, [r5], -r3, lsl #5
   16a5c:	movwcs	sp, #3302	; 0xce6
   16a60:			; <UNDEFINED> instruction: 0xf8df63e3
   16a64:			; <UNDEFINED> instruction: 0xf10416e0
   16a68:	ldrbtmi	r0, [r9], #-56	; 0xffffffc8
   16a6c:	bl	1254a30 <mkdtemp@@Base+0x1202a54>
   16a70:	mvnvs	r4, #2097152	; 0x200000
   16a74:	bicle	r2, r7, r0, lsl #16
   16a78:	strcs	r6, [r0], -r0, ror #22
   16a7c:	svc	0x0042f7ee
   16a80:			; <UNDEFINED> instruction: 0x06c4f8df
   16a84:	ldrtmi	r6, [r5], -r6, lsr #7
   16a88:	cmnvs	r6, #120, 8	; 0x78000000
   16a8c:	ldrtmi	r6, [r2], r6, ror #7
   16a90:			; <UNDEFINED> instruction: 0x463746b1
   16a94:			; <UNDEFINED> instruction: 0xf01846b0
   16a98:	stmdals	r4, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   16a9c:	stmdbls	r7, {r4, r8, ip, sp, pc}
   16aa0:	ldc2l	0, cr15, [r4], {57}	; 0x39
   16aa4:			; <UNDEFINED> instruction: 0xf7ee9805
   16aa8:	strbmi	lr, [r8], -lr, lsr #30
   16aac:	svc	0x002af7ee
   16ab0:			; <UNDEFINED> instruction: 0xf7ee4638
   16ab4:	stmdals	r6, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
   16ab8:	svc	0x0024f7ee
   16abc:			; <UNDEFINED> instruction: 0xf0084628
   16ac0:	strbmi	pc, [r0], -fp, lsr #19	; <UNPREDICTABLE>
   16ac4:			; <UNDEFINED> instruction: 0xf91ef007
   16ac8:	pkhtbcs	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   16acc:			; <UNDEFINED> instruction: 0x3664f8df
   16ad0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16ad4:	blls	a70b44 <mkdtemp@@Base+0xa1eb68>
   16ad8:			; <UNDEFINED> instruction: 0xf040405a
   16adc:	ldrbmi	r8, [r0], -ip, ror #2
   16ae0:	ldc	0, cr11, [sp], #172	; 0xac
   16ae4:	pop	{r2, r8, r9, fp, pc}
   16ae8:	blvs	8faab0 <mkdtemp@@Base+0x8a8ad4>
   16aec:	ldmdavs	fp, {r9, sl, sp}
   16af0:	ldrsbpl	r5, [lr, #157]	; 0x9d
   16af4:	adcsle	r2, r2, r0, lsl #26
   16af8:	ldrtmi	r9, [r2], -r0, lsl #18
   16afc:			; <UNDEFINED> instruction: 0x3650f8df
   16b00:	stmiapl	fp, {r3, r5, r9, sl, lr}^
   16b04:	stclne	8, cr15, [ip, #-844]!	; 0xfffffcb4
   16b08:	ldc2l	0, cr15, [lr], {8}
   16b0c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   16b10:			; <UNDEFINED> instruction: 0x4628d077
   16b14:			; <UNDEFINED> instruction: 0x963cf8df
   16b18:			; <UNDEFINED> instruction: 0xff08f007
   16b1c:	ldrbtmi	r4, [r9], #1595	; 0x63b
   16b20:	mvnseq	pc, r9, lsl #2
   16b24:	bne	45234c <mkdtemp@@Base+0x400370>
   16b28:			; <UNDEFINED> instruction: 0xf8df4602
   16b2c:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
   16b30:	stc2	0, cr15, [r2, #96]	; 0x60
   16b34:			; <UNDEFINED> instruction: 0xf01a4658
   16b38:			; <UNDEFINED> instruction: 0xf00ffa4f
   16b3c:			; <UNDEFINED> instruction: 0x4681ff71
   16b40:	rsble	r2, fp, r0, lsl #16
   16b44:			; <UNDEFINED> instruction: 0x1614f8df
   16b48:	stmdage	r6, {r1, r9, sl, lr}
   16b4c:			; <UNDEFINED> instruction: 0xf01e4479
   16b50:			; <UNDEFINED> instruction: 0xf8dfffc5
   16b54:	cfmsub32	mvax0, mvfx0, mvfx8, mvfx12
   16b58:	bls	19d3a0 <mkdtemp@@Base+0x14b3c4>
   16b5c:			; <UNDEFINED> instruction: 0xf0184478
   16b60:			; <UNDEFINED> instruction: 0xf007fd95
   16b64:	strmi	pc, [r0], r1, asr #16
   16b68:	bge	2438d0 <mkdtemp@@Base+0x1f18f4>
   16b6c:	strtmi	sl, [r8], -r5, lsl #18
   16b70:	ldc2	0, cr15, [sl], #-32	; 0xffffffe0
   16b74:	bllt	ff028584 <mkdtemp@@Base+0xfefd65a8>
   16b78:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   16b7c:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   16b80:	andne	lr, r1, #3457024	; 0x34c000
   16b84:	ldc2l	0, cr15, [r0, #-52]!	; 0xffffffcc
   16b88:	stmdblt	r0!, {r0, r1, r9, sl, lr}^
   16b8c:			; <UNDEFINED> instruction: 0x46402132
   16b90:	mrrc2	0, 0, pc, r4, cr13	; <UNPREDICTABLE>
   16b94:	ldmdblt	r0!, {r0, r1, r9, sl, lr}
   16b98:	strbmi	r6, [r0], -r1, lsr #16
   16b9c:	stc2	0, cr15, [r6, #52]!	; 0x34
   16ba0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16ba4:	ldrmi	sp, [r8], -r4, asr #32
   16ba8:	cdp2	0, 8, cr15, cr2, cr6, {0}
   16bac:	ldrne	pc, [r8, #2271]!	; 0x8df
   16bb0:	mvnscc	r4, r9, ror r4
   16bb4:			; <UNDEFINED> instruction: 0xf8df4602
   16bb8:	ldrbtmi	r0, [r8], #-1460	; 0xfffffa4c
   16bbc:	stc2	0, cr15, [r2], #96	; 0x60
   16bc0:			; <UNDEFINED> instruction: 0xf8dfe76b
   16bc4:	strbmi	r0, [r2], ip, lsr #11
   16bc8:	bne	452430 <mkdtemp@@Base+0x400454>
   16bcc:			; <UNDEFINED> instruction: 0xf0184478
   16bd0:			; <UNDEFINED> instruction: 0xe762fc99
   16bd4:			; <UNDEFINED> instruction: 0xf8df9a00
   16bd8:	ldmpl	r3, {r3, r4, r5, r6, r8, sl, ip, sp}^
   16bdc:	ldcleq	8, cr15, [r4, #-844]!	; 0xfffffcb4
   16be0:			; <UNDEFINED> instruction: 0xff58f01e
   16be4:	andeq	lr, sp, r4, asr #19
   16be8:			; <UNDEFINED> instruction: 0xf006e70c
   16bec:	cdp	14, 1, cr15, cr8, cr1, {3}
   16bf0:	ssatmi	r1, #19, r0, lsl #20
   16bf4:			; <UNDEFINED> instruction: 0xf8df4602
   16bf8:	ldrbtmi	r0, [r8], #-1404	; 0xfffffa84
   16bfc:	stc2	0, cr15, [r2], {24}
   16c00:			; <UNDEFINED> instruction: 0xf8dfe74b
   16c04:			; <UNDEFINED> instruction: 0x46b91574
   16c08:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   16c0c:	ldrbtmi	r4, [r9], #-1720	; 0xfffff948
   16c10:	ldrbtmi	r4, [r8], #-1722	; 0xfffff946
   16c14:			; <UNDEFINED> instruction: 0xf01831f0
   16c18:			; <UNDEFINED> instruction: 0xe73efc75
   16c1c:	strbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   16c20:	cfmsub32	mvax6, mvfx4, mvfx8, mvfx8
   16c24:			; <UNDEFINED> instruction: 0x46ca1a10
   16c28:			; <UNDEFINED> instruction: 0xf0184478
   16c2c:	ldr	pc, [r4, -fp, ror #24]!
   16c30:	strbmi	r6, [r0], -r1, ror #17
   16c34:	ldc2l	0, cr15, [sl, #-52]	; 0xffffffcc
   16c38:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16c3c:	stmdbvs	r3!, {r0, r1, r4, r5, r7, r8, ip, lr, pc}
   16c40:	ldmdavs	r9, {r6, r9, sl, lr}
   16c44:	ldc2l	0, cr15, [r2, #-52]	; 0xffffffcc
   16c48:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16c4c:	strtmi	sp, [r8], -fp, lsr #3
   16c50:	cdp2	0, 6, cr15, cr12, cr7, {0}
   16c54:	strbmi	r4, [r0], -r1, lsl #12
   16c58:	stc2l	0, cr15, [r8, #-52]	; 0xffffffcc
   16c5c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16c60:	bls	24b2ec <mkdtemp@@Base+0x1f9310>
   16c64:	stmdbls	r5, {r6, r9, sl, lr}
   16c68:	ldc2l	0, cr15, [lr], #52	; 0x34
   16c6c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16c70:	stmdbls	r6, {r0, r3, r4, r7, r8, ip, lr, pc}
   16c74:			; <UNDEFINED> instruction: 0xf00d4640
   16c78:			; <UNDEFINED> instruction: 0x4603fd39
   16c7c:	orrsle	r2, r2, r0, lsl #16
   16c80:	strbmi	r6, [r0], -r1, ror #16
   16c84:	ldc2	0, cr15, [r2, #-52]!	; 0xffffffcc
   16c88:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16c8c:	andls	sp, r1, fp, lsl #3
   16c90:			; <UNDEFINED> instruction: 0xf0074640
   16c94:			; <UNDEFINED> instruction: 0x4602fa15
   16c98:	cfmadd32	mvax2, mvfx4, mvfx9, mvfx0
   16c9c:			; <UNDEFINED> instruction: 0xf0072a10
   16ca0:	strmi	pc, [r2], fp, lsr #19
   16ca4:			; <UNDEFINED> instruction: 0xf01a4658
   16ca8:	blls	9530c <mkdtemp@@Base+0x43330>
   16cac:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   16cb0:	ldrbtmi	sl, [r9], #-2570	; 0xfffff5f6
   16cb4:	andcc	pc, pc, sp, lsl #17
   16cb8:	movwls	r9, #29444	; 0x7304
   16cbc:	andcs	r4, r3, r6, lsl #12
   16cc0:	cdp	7, 5, cr15, cr6, cr14, {7}
   16cc4:			; <UNDEFINED> instruction: 0xf0003001
   16cc8:			; <UNDEFINED> instruction: 0xf8df81d1
   16ccc:	bls	23fc4 <__read_chk@plt+0x1d560>
   16cd0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   16cd4:	stcl	7, cr15, [r8, #-956]!	; 0xfffffc44
   16cd8:			; <UNDEFINED> instruction: 0xf0402800
   16cdc:	stmdage	r5!, {r3, r4, r5, r7, r8, pc}
   16ce0:	cdp	7, 10, cr15, cr0, cr15, {7}
   16ce4:			; <UNDEFINED> instruction: 0xf0003001
   16ce8:	stmdage	r7!, {r0, r1, r5, r7, r8, pc}
   16cec:	cdp	7, 9, cr15, cr10, cr15, {7}
   16cf0:			; <UNDEFINED> instruction: 0xf0003001
   16cf4:			; <UNDEFINED> instruction: 0xf7ef818e
   16cf8:			; <UNDEFINED> instruction: 0x4603ea90
   16cfc:	cdp	3, 0, cr3, cr8, cr1, {0}
   16d00:			; <UNDEFINED> instruction: 0xf0000a10
   16d04:	tstcs	r0, r5, asr #2
   16d08:			; <UNDEFINED> instruction: 0xf0222011
   16d0c:	mrc	12, 0, APSR_nzcv, cr8, cr7, {3}
   16d10:	vmov	s16, r3
   16d14:	blcs	1975c <__read_chk@plt+0x12cf8>
   16d18:	stmdals	r7!, {r0, r1, r4, r5, r6, r8, ip, lr, pc}
   16d1c:	stm	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16d20:	stmdals	r8!, {r0, r8, sp}
   16d24:	ldmdb	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16d28:			; <UNDEFINED> instruction: 0xf7ef4604
   16d2c:	strcc	lr, [r1], #-3360	; 0xfffff2e0
   16d30:	subsle	r4, sl, r7, lsl #12
   16d34:			; <UNDEFINED> instruction: 0xf7ef9826
   16d38:	cdp	8, 1, cr14, cr8, cr0, {4}
   16d3c:	stmdals	r5!, {r4, r9, fp, ip}
   16d40:	stmdb	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16d44:	suble	r3, r4, r1
   16d48:			; <UNDEFINED> instruction: 0xf7ef9828
   16d4c:	stmdals	r5!, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
   16d50:	ldmda	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16d54:	tstcs	r3, r0, lsr r6
   16d58:	ldmdb	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16d5c:	eorle	r3, ip, r1
   16d60:	bcs	4525c8 <mkdtemp@@Base+0x4005ec>
   16d64:	andcs	r2, r3, r2, lsl #2
   16d68:	strtpl	pc, [r0], #-2271	; 0xfffff721
   16d6c:	ldcl	7, cr15, [r8], #-956	; 0xfffffc44
   16d70:			; <UNDEFINED> instruction: 0xf0372004
   16d74:	ldrbtmi	pc, [sp], #-3149	; 0xfffff3b3	; <UNPREDICTABLE>
   16d78:	ldc	7, cr15, [r8, #-952]!	; 0xfffffc48
   16d7c:	ldrne	pc, [r0], #-2271	; 0xfffff721
   16d80:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   16d84:	strvc	pc, [r2], #1281	; 0x501
   16d88:	strmi	r4, [r2], -r1, lsr #12
   16d8c:	streq	pc, [r4], #-2271	; 0xfffff721
   16d90:			; <UNDEFINED> instruction: 0xf0184478
   16d94:	cdp	12, 1, cr15, cr8, cr5, {5}
   16d98:			; <UNDEFINED> instruction: 0x46292a10
   16d9c:			; <UNDEFINED> instruction: 0xf7ee4628
   16da0:	ldmdavs	r8!, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   16da4:	cdp	7, 9, cr15, cr8, cr14, {7}
   16da8:	strtmi	r4, [r1], -sl, lsr #12
   16dac:	ldmmi	sl!, {r0, r1, r9, sl, lr}^
   16db0:			; <UNDEFINED> instruction: 0xf0164478
   16db4:			; <UNDEFINED> instruction: 0xf7efffd9
   16db8:	ldmdavs	r8!, {r1, r3, r5, r9, fp, sp, lr, pc}
   16dbc:	cdp	7, 8, cr15, cr12, cr14, {7}
   16dc0:	ldrbtmi	r4, [fp], #-3062	; 0xfffff40a
   16dc4:	orrvc	pc, r2, r3, lsl #10
   16dc8:	ldmmi	r5!, {r1, r9, sl, lr}^
   16dcc:			; <UNDEFINED> instruction: 0xf0164478
   16dd0:	ldmdavs	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   16dd4:	cdp	7, 8, cr15, cr0, cr14, {7}
   16dd8:	ldrbtmi	r4, [fp], #-3058	; 0xfffff40e
   16ddc:	orrvc	pc, r2, r3, lsl #10
   16de0:	ldmmi	r1!, {r1, r9, sl, lr}^
   16de4:			; <UNDEFINED> instruction: 0xf0164478
   16de8:	stmdavs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   16dec:	cdp	7, 7, cr15, cr4, cr14, {7}
   16df0:	ldrbtmi	r4, [fp], #-3054	; 0xfffff412
   16df4:	orrvc	pc, r2, r3, lsl #10
   16df8:	stmiami	sp!, {r1, r9, sl, lr}^
   16dfc:			; <UNDEFINED> instruction: 0xf0164478
   16e00:	stmdals	r8!, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   16e04:	ldmda	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16e08:			; <UNDEFINED> instruction: 0xf7ef9825
   16e0c:			; <UNDEFINED> instruction: 0xf006e816
   16e10:	strmi	pc, [r6], -fp, ror #29
   16e14:			; <UNDEFINED> instruction: 0xf0002800
   16e18:	tstcs	r3, r4, asr #2
   16e1c:	blx	fecd2e58 <mkdtemp@@Base+0xfec80e7c>
   16e20:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16e24:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
   16e28:	bne	452694 <mkdtemp@@Base+0x4006b8>
   16e2c:			; <UNDEFINED> instruction: 0x46304652
   16e30:	ldc2	0, cr15, [sl], {13}
   16e34:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16e38:	msrhi	CPSR_sxc, r0, asr #32
   16e3c:	ldrtmi	r9, [r2], -r0
   16e40:	tstcs	r2, r6, lsr #16
   16e44:	blx	16d2edc <mkdtemp@@Base+0x1680f00>
   16e48:	andcc	r9, r1, r0, lsl #22
   16e4c:	sbcshi	pc, r9, r0
   16e50:	movwls	r4, #1584	; 0x630
   16e54:			; <UNDEFINED> instruction: 0xf812f007
   16e58:	stmdals	r7!, {r0, r4, r5, r9, sl, lr}
   16e5c:	blx	ff1d2ef4 <mkdtemp@@Base+0xff180f18>
   16e60:	stmdals	r7!, {r1, r7, r9, sl, lr}
   16e64:	svc	0x00e8f7ee
   16e68:			; <UNDEFINED> instruction: 0xf7ee9826
   16e6c:			; <UNDEFINED> instruction: 0xf1baefe6
   16e70:	blls	1aa78 <__read_chk@plt+0x14014>
   16e74:	adcshi	pc, ip, r0, asr #5
   16e78:			; <UNDEFINED> instruction: 0xf7ef9300
   16e7c:	blls	52064 <mkdtemp@@Base+0x88>
   16e80:	strmi	sl, [r2], r9, lsl #18
   16e84:	and	r6, r4, r3
   16e88:	ldrdeq	pc, [r0], -sl
   16e8c:			; <UNDEFINED> instruction: 0xf0402804
   16e90:	mrc	0, 0, r8, cr8, cr9, {4}
   16e94:	andcs	r0, r0, #16, 20	; 0x10000
   16e98:			; <UNDEFINED> instruction: 0xf7ef9100
   16e9c:	stmdbls	r0, {r3, r4, r5, r8, fp, sp, lr, pc}
   16ea0:	rscsle	r3, r1, r1
   16ea4:	ldrbeq	r9, [sl], -r9, lsl #22
   16ea8:	teqhi	r9, r0, asr #32	; <UNPREDICTABLE>
   16eac:	svcmi	0x007ff413
   16eb0:	andcs	pc, r7, #201326595	; 0xc000003
   16eb4:	msrhi	CPSR_fx, r0, asr #32
   16eb8:	tsteq	pc, sp, lsl #2	; <UNPREDICTABLE>
   16ebc:			; <UNDEFINED> instruction: 0xf00c4630
   16ec0:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16ec4:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   16ec8:	mulcc	pc, sp, r8	; <UNPREDICTABLE>
   16ecc:			; <UNDEFINED> instruction: 0xf0402b02
   16ed0:	bge	1f72f8 <mkdtemp@@Base+0x1a531c>
   16ed4:	ldrtmi	sl, [r0], -r4, lsl #18
   16ed8:			; <UNDEFINED> instruction: 0xf882f00d
   16edc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   16ee0:	rscshi	pc, r3, r0, asr #32
   16ee4:	bne	fe45274c <mkdtemp@@Base+0xfe400770>
   16ee8:			; <UNDEFINED> instruction: 0xf0222011
   16eec:	ldrtmi	pc, [r0], -r7, lsl #23	; <UNPREDICTABLE>
   16ef0:			; <UNDEFINED> instruction: 0xff08f006
   16ef4:			; <UNDEFINED> instruction: 0x46582132
   16ef8:	blx	cd2f6e <mkdtemp@@Base+0xc80f92>
   16efc:			; <UNDEFINED> instruction: 0xf0402800
   16f00:	stmdavs	r1!, {r3, r4, r6, r7, pc}
   16f04:			; <UNDEFINED> instruction: 0xf01b4658
   16f08:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   16f0c:	sbcshi	pc, r1, r0, asr #32
   16f10:	ldrbmi	r6, [r8], -r1, ror #17
   16f14:	blx	ff352f88 <mkdtemp@@Base+0xff300fac>
   16f18:			; <UNDEFINED> instruction: 0xf0402800
   16f1c:	stmdbvs	r3!, {r1, r3, r6, r7, pc}
   16f20:	ldmdavs	r9, {r3, r4, r6, r9, sl, lr}
   16f24:	blx	ff152f98 <mkdtemp@@Base+0xff100fbc>
   16f28:			; <UNDEFINED> instruction: 0xf0402800
   16f2c:	strtmi	r8, [r8], -r2, asr #1
   16f30:	ldc2l	0, cr15, [ip], #28
   16f34:	ldrbmi	r4, [r8], -r1, lsl #12
   16f38:	blx	feed2fac <mkdtemp@@Base+0xfee80fd0>
   16f3c:			; <UNDEFINED> instruction: 0xf0402800
   16f40:	bls	237228 <mkdtemp@@Base+0x1e524c>
   16f44:	stmdbls	r5, {r3, r4, r6, r9, sl, lr}
   16f48:	blx	febd2fbc <mkdtemp@@Base+0xfeb80fe0>
   16f4c:			; <UNDEFINED> instruction: 0xf0402800
   16f50:	stmdbls	r6, {r4, r5, r7, pc}
   16f54:			; <UNDEFINED> instruction: 0xf01b4658
   16f58:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   16f5c:	adchi	pc, r9, r0, asr #32
   16f60:	ldrbmi	r6, [r8], -r1, ror #16
   16f64:	blx	fe952fd8 <mkdtemp@@Base+0xfe900ffc>
   16f68:			; <UNDEFINED> instruction: 0xf0402800
   16f6c:	bls	1f71fc <mkdtemp@@Base+0x1a5220>
   16f70:	stmdbls	r4, {r3, r4, r6, r9, sl, lr}
   16f74:	blx	fe652fe8 <mkdtemp@@Base+0xfe60100c>
   16f78:			; <UNDEFINED> instruction: 0xf0402800
   16f7c:			; <UNDEFINED> instruction: 0x4658809a
   16f80:	blx	14d2ff6 <mkdtemp@@Base+0x148101a>
   16f84:			; <UNDEFINED> instruction: 0xf0402800
   16f88:			; <UNDEFINED> instruction: 0xf04f8094
   16f8c:	str	r0, [r4, #2561]	; 0xa01
   16f90:	bl	ffb54f54 <mkdtemp@@Base+0xffb02f78>
   16f94:			; <UNDEFINED> instruction: 0xf7ee6800
   16f98:	blmi	fe1d2620 <mkdtemp@@Base+0xfe180644>
   16f9c:			; <UNDEFINED> instruction: 0xf503447b
   16fa0:	strmi	r7, [r2], -r2, lsl #3
   16fa4:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
   16fa8:	blx	feb53010 <mkdtemp@@Base+0xfeb01034>
   16fac:			; <UNDEFINED> instruction: 0xf04f4628
   16fb0:			; <UNDEFINED> instruction: 0xf0070a00
   16fb4:			; <UNDEFINED> instruction: 0x463afcbb
   16fb8:	stmmi	r0, {r0, r9, sl, lr}
   16fbc:			; <UNDEFINED> instruction: 0xf0184478
   16fc0:	strb	pc, [sl, #-2721]!	; 0xfffff55f	; <UNPREDICTABLE>
   16fc4:	stc	7, cr15, [r8, #952]	; 0x3b8
   16fc8:			; <UNDEFINED> instruction: 0xee18497d
   16fcc:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
   16fd0:	orrvc	pc, r2, r1, lsl #10
   16fd4:	ldmdami	fp!, {r0, r1, r9, sl, lr}^
   16fd8:			; <UNDEFINED> instruction: 0xf0184478
   16fdc:	mrc	10, 0, APSR_nzcv, cr8, cr3, {4}
   16fe0:	mulscs	r1, r0, sl
   16fe4:	blx	2d3076 <mkdtemp@@Base+0x28109a>
   16fe8:			; <UNDEFINED> instruction: 0xf0064630
   16fec:	ldrb	pc, [sp, fp, lsl #29]	; <UNPREDICTABLE>
   16ff0:	ldmdami	r6!, {r0, r2, r4, r5, r6, r8, fp, lr}^
   16ff4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16ff8:	orrvc	pc, r2, r1, lsl #10
   16ffc:	blx	fe0d3064 <mkdtemp@@Base+0xfe081088>
   17000:	ldmdbmi	r3!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   17004:	ldrbtmi	r4, [r9], #-2163	; 0xfffff78d
   17008:			; <UNDEFINED> instruction: 0xf5014478
   1700c:			; <UNDEFINED> instruction: 0xf0167182
   17010:			; <UNDEFINED> instruction: 0xf7effeab
   17014:	stmdavs	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   17018:	ldcl	7, cr15, [lr, #-952]	; 0xfffffc48
   1701c:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
   17020:	orrvc	pc, r2, r3, lsl #10
   17024:	stmdami	sp!, {r1, r9, sl, lr}^
   17028:			; <UNDEFINED> instruction: 0xf0184478
   1702c:	ldr	pc, [sp, fp, ror #20]!
   17030:	bl	fe754ff4 <mkdtemp@@Base+0xfe703018>
   17034:			; <UNDEFINED> instruction: 0xf7ee6800
   17038:	blmi	1a92580 <mkdtemp@@Base+0x1a405a4>
   1703c:			; <UNDEFINED> instruction: 0xf503447b
   17040:	strmi	r7, [r2], -r2, lsl #3
   17044:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
   17048:	blx	17530b0 <mkdtemp@@Base+0x17010d4>
   1704c:			; <UNDEFINED> instruction: 0xf7efe7ae
   17050:	stmdavs	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
   17054:	stcl	7, cr15, [r0, #-952]	; 0xfffffc48
   17058:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
   1705c:	orrvc	pc, r2, r3, lsl #10
   17060:	stmdami	r2!, {r1, r9, sl, lr}^
   17064:			; <UNDEFINED> instruction: 0xf0184478
   17068:	ldr	pc, [pc, sp, asr #20]
   1706c:	bl	1fd5030 <mkdtemp@@Base+0x1f83054>
   17070:			; <UNDEFINED> instruction: 0xf7ee6800
   17074:	blmi	17d2544 <mkdtemp@@Base+0x1780568>
   17078:			; <UNDEFINED> instruction: 0xf503447b
   1707c:	strmi	r7, [r2], -r2, lsl #3
   17080:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
   17084:	blx	fd30ec <mkdtemp@@Base+0xf81110>
   17088:			; <UNDEFINED> instruction: 0x4618e790
   1708c:	ldc2	0, cr15, [r0], {6}
   17090:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
   17094:	orrvc	pc, r2, r3, lsl #10
   17098:	ldmdami	r8, {r1, r9, sl, lr}^
   1709c:			; <UNDEFINED> instruction: 0xf0164478
   170a0:	ldmdbmi	r7, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   170a4:	ldrbtmi	r4, [r9], #-2135	; 0xfffff7a9
   170a8:			; <UNDEFINED> instruction: 0xf5014478
   170ac:			; <UNDEFINED> instruction: 0xf0167182
   170b0:			; <UNDEFINED> instruction: 0xf006fe5b
   170b4:	blmi	15560b0 <mkdtemp@@Base+0x15040d4>
   170b8:			; <UNDEFINED> instruction: 0xf103447b
   170bc:			; <UNDEFINED> instruction: 0x460201f0
   170c0:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
   170c4:	blx	7d312c <mkdtemp@@Base+0x781150>
   170c8:			; <UNDEFINED> instruction: 0xf006e4e7
   170cc:	blmi	1456098 <mkdtemp@@Base+0x14040bc>
   170d0:			; <UNDEFINED> instruction: 0xf503447b
   170d4:	strmi	r7, [r2], -r2, lsl #3
   170d8:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
   170dc:	blx	4d3144 <mkdtemp@@Base+0x481168>
   170e0:	stmdbmi	sp, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   170e4:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
   170e8:			; <UNDEFINED> instruction: 0xf5014478
   170ec:			; <UNDEFINED> instruction: 0xf0187182
   170f0:	ldrb	pc, [r4, -r9, lsl #20]!	; <UNPREDICTABLE>
   170f4:	blx	ff753116 <mkdtemp@@Base+0xff70113a>
   170f8:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
   170fc:	orrvc	pc, r2, r3, lsl #10
   17100:	stmdami	r8, {r1, r9, sl, lr}^
   17104:			; <UNDEFINED> instruction: 0xf0184478
   17108:			; <UNDEFINED> instruction: 0xe768f9fd
   1710c:	stmdami	r7, {r1, r2, r6, r8, r9, fp, lr}^
   17110:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   17114:	orrvc	pc, r2, r3, lsl #10
   17118:			; <UNDEFINED> instruction: 0xf9f4f018
   1711c:	stmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   17120:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
   17124:			; <UNDEFINED> instruction: 0xf5014478
   17128:			; <UNDEFINED> instruction: 0xf0187182
   1712c:	ldrb	pc, [r6, -fp, ror #19]	; <UNPREDICTABLE>
   17130:	andeq	lr, r7, sl, lsr #29
   17134:	andeq	r0, r0, ip, asr r6
   17138:	muleq	r7, r2, lr
   1713c:	andeq	r5, r4, r6, ror #5
   17140:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   17144:	ldrdeq	r0, [r4], -sl
   17148:	andeq	r4, r4, ip, asr #22
   1714c:			; <UNDEFINED> instruction: 0x0007edb0
   17150:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17154:	ldrdeq	r5, [r4], -lr
   17158:	strdeq	r4, [r4], -r6
   1715c:	strdeq	r0, [r4], -ip
   17160:	andeq	r4, r4, r8, lsl #18
   17164:	andeq	r0, r8, r2, ror #6
   17168:	andeq	r5, r4, ip, asr #2
   1716c:	andeq	lr, r3, lr, lsr #14
   17170:	andeq	r1, r4, r8, lsl #19
   17174:	andeq	r4, r4, sl, ror r8
   17178:	andeq	r5, r4, lr, ror #1
   1717c:	muleq	r4, r6, r1
   17180:	andeq	r4, r4, r8, lsl r8
   17184:	ldrdeq	r4, [r4], -sl
   17188:	andeq	r0, r0, r8, lsr r7
   1718c:	andeq	r4, r4, r6, lsl r7
   17190:	andeq	r4, r4, sl, ror pc
   17194:	andeq	r4, r4, r4, asr r7
   17198:	andeq	r4, r4, r4, asr r7
   1719c:	andeq	r4, r4, sl, lsr pc
   171a0:	andeq	sp, r3, r8, ror sp
   171a4:	andeq	r4, r4, r2, lsr #30
   171a8:	andeq	sp, r3, r0, ror #26
   171ac:	andeq	r4, r4, sl, lsl #30
   171b0:	andeq	sp, r3, r8, asr #26
   171b4:	andeq	r4, r4, r0, ror #26
   171b8:	andeq	sp, r3, lr, lsl fp
   171bc:	andeq	r4, r4, r0, ror #11
   171c0:	andeq	r4, r4, lr, lsr #26
   171c4:	andeq	r4, r4, ip, ror #10
   171c8:	andeq	r4, r4, r8, lsl #26
   171cc:	andeq	r4, r4, lr, lsr r5
   171d0:	strdeq	r4, [r4], -r6
   171d4:	andeq	r4, r4, r0, lsl r5
   171d8:	ldrdeq	r4, [r4], -lr
   171dc:	andeq	r4, r4, ip, lsr #9
   171e0:	andeq	r4, r4, r0, asr #25
   171e4:	andeq	r4, r4, lr, lsl #9
   171e8:	andeq	r4, r4, r2, lsr #25
   171ec:	andeq	r4, r4, r0, ror #8
   171f0:	andeq	r4, r4, r4, lsl #25
   171f4:	andeq	r4, r4, sl, lsr #8
   171f8:	andeq	r4, r4, sl, ror #24
   171fc:	andeq	lr, r3, ip, asr #4
   17200:	andeq	r4, r4, r6, asr ip
   17204:	andeq	r1, r4, ip, lsr #9
   17208:	andeq	r4, r4, r4, asr #24
   1720c:	strdeq	r4, [r4], -sl
   17210:	andeq	r4, r4, ip, lsr #24
   17214:	andeq	lr, r3, lr, lsl #4
   17218:	andeq	r4, r4, r6, lsl ip
   1721c:	andeq	r4, r4, r4, lsr #9
   17220:	andeq	r4, r4, r2, lsl #24
   17224:	andeq	lr, r3, r4, ror #3
   17228:	andeq	r4, r4, ip, ror #23
   1722c:	andeq	r4, r4, lr, asr r4
   17230:	ldrdeq	r4, [r4], -sl
   17234:	andeq	r4, r4, r4, lsr r4
   17238:	ldrmi	r4, [r0], -fp, lsr #18
   1723c:	ldrbtmi	r4, [r9], #-2859	; 0xfffff4d5
   17240:	addlt	fp, r3, r0, lsr r5
   17244:	ldrmi	r5, [r4], -fp, asr #17
   17248:	movwls	r6, #6171	; 0x181b
   1724c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17250:	blx	ffad32c2 <mkdtemp@@Base+0xffa812e6>
   17254:	ldcle	8, cr2, [pc, #-0]	; 1725c <__read_chk@plt+0x107f8>
   17258:	strbtmi	r2, [r9], -r0, lsl #4
   1725c:			; <UNDEFINED> instruction: 0xf01b4620
   17260:			; <UNDEFINED> instruction: 0x4605f957
   17264:	bmi	8c37ac <mkdtemp@@Base+0x8717d0>
   17268:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   1726c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17270:	subsmi	r9, sl, r1, lsl #22
   17274:			; <UNDEFINED> instruction: 0x4628d135
   17278:	ldclt	0, cr11, [r0, #-12]!
   1727c:	stmdbls	r0, {r0, r2, r3, r4, fp, lr}
   17280:			; <UNDEFINED> instruction: 0xf0184478
   17284:	stmdals	r0, {r0, r1, r9, fp, ip, sp, lr, pc}
   17288:	bl	f55248 <mkdtemp@@Base+0xf0326c>
   1728c:			; <UNDEFINED> instruction: 0xf01b4620
   17290:	strmi	pc, [r5], -fp, asr #18
   17294:	mvnle	r2, r0, lsl #16
   17298:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   1729c:			; <UNDEFINED> instruction: 0xf9ccf018
   172a0:			; <UNDEFINED> instruction: 0xf7fd4620
   172a4:	bmi	5965b0 <mkdtemp@@Base+0x5445d4>
   172a8:	tstcs	r7, r0, lsr #12
   172ac:			; <UNDEFINED> instruction: 0xf01f447a
   172b0:	bmi	5157fc <mkdtemp@@Base+0x4c3820>
   172b4:	teqcs	r4, r0, lsr #12
   172b8:			; <UNDEFINED> instruction: 0xf01f447a
   172bc:	bmi	4957f0 <mkdtemp@@Base+0x443814>
   172c0:	teqcs	r3, r0, lsr #12
   172c4:			; <UNDEFINED> instruction: 0xf01f447a
   172c8:	bmi	4157e4 <mkdtemp@@Base+0x3c3808>
   172cc:	teqcs	r5, r0, lsr #12
   172d0:			; <UNDEFINED> instruction: 0xf01f447a
   172d4:			; <UNDEFINED> instruction: 0xe7c6f93f
   172d8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   172dc:			; <UNDEFINED> instruction: 0xf9d6f018
   172e0:			; <UNDEFINED> instruction: 0xf7eee7d4
   172e4:	svclt	0x0000ef94
   172e8:	andeq	lr, r7, r2, asr #12
   172ec:	andeq	r0, r0, ip, asr r6
   172f0:	andeq	lr, r7, r6, lsl r6
   172f4:	andeq	r4, r4, ip, lsl #7
   172f8:			; <UNDEFINED> instruction: 0x000443b2
   172fc:			; <UNDEFINED> instruction: 0xffffd929
   17300:			; <UNDEFINED> instruction: 0xffffebad
   17304:	andeq	r1, r0, r9, lsr r2
   17308:			; <UNDEFINED> instruction: 0xffffeac1
   1730c:	andeq	r4, r4, r6, asr #6
   17310:	svcmi	0x00f0e92d
   17314:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
   17318:	ldrmi	r8, [r9], r2, lsl #22
   1731c:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   17320:			; <UNDEFINED> instruction: 0xf8df460e
   17324:			; <UNDEFINED> instruction: 0x46045474
   17328:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1732c:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
   17330:	strcc	fp, [ip, #-149]	; 0xffffff6b
   17334:	bleq	953770 <mkdtemp@@Base+0x901794>
   17338:	ssatmi	r5, #23, r3, asr #17
   1733c:			; <UNDEFINED> instruction: 0xf8df465f
   17340:	ldmdavs	fp, {r5, r6, sl, lr, pc}
   17344:			; <UNDEFINED> instruction: 0xf04f9313
   17348:	strls	r0, [r4], -r0, lsl #6
   1734c:			; <UNDEFINED> instruction: 0xf8dfcd0f
   17350:	ldrbtmi	r6, [lr], #-1108	; 0xfffffbac
   17354:	stcgt	7, cr12, [pc, #-60]	; 17320 <__read_chk@plt+0x108bc>
   17358:	ldm	r5, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
   1735c:			; <UNDEFINED> instruction: 0xf8df0003
   17360:			; <UNDEFINED> instruction: 0xf8df2448
   17364:	stm	r7, {r3, r6, sl, ip, sp}
   17368:			; <UNDEFINED> instruction: 0xf8560003
   1736c:			; <UNDEFINED> instruction: 0xf8c1100c
   17370:	ldmpl	r2!, {sp, lr, pc}
   17374:	andhi	pc, r0, r2, asr #17
   17378:			; <UNDEFINED> instruction: 0xf8d558f5
   1737c:	blcs	23604 <__read_chk@plt+0x1cba0>
   17380:			; <UNDEFINED> instruction: 0x81a6f000
   17384:	blcc	af53f8 <mkdtemp@@Base+0xaa341c>
   17388:	svceq	0x00fdf013
   1738c:	movwcs	fp, #7948	; 0x1f0c
   17390:	movwls	r2, #13056	; 0x3300
   17394:			; <UNDEFINED> instruction: 0x232c2100
   17398:	andcs	r4, r1, #8, 12	; 0x800000
   1739c:	blx	16d33c2 <mkdtemp@@Base+0x16813e6>
   173a0:			; <UNDEFINED> instruction: 0xf7f34682
   173a4:	ldrbmi	pc, [r2], -r3, lsl #25	; <UNPREDICTABLE>
   173a8:			; <UNDEFINED> instruction: 0xf1054601
   173ac:			; <UNDEFINED> instruction: 0xf02a00a0
   173b0:			; <UNDEFINED> instruction: 0x4607f871
   173b4:			; <UNDEFINED> instruction: 0xf0402800
   173b8:	ldrbmi	r8, [r0], -sp, asr #3
   173bc:	b	fe8d537c <mkdtemp@@Base+0xfe8833a0>
   173c0:			; <UNDEFINED> instruction: 0xf8d549fb
   173c4:	ldrbtmi	r0, [r9], #-164	; 0xffffff5c
   173c8:			; <UNDEFINED> instruction: 0xffb4f029
   173cc:			; <UNDEFINED> instruction: 0xf0002800
   173d0:			; <UNDEFINED> instruction: 0xf01681d9
   173d4:			; <UNDEFINED> instruction: 0x4603fc79
   173d8:			; <UNDEFINED> instruction: 0x0098f8d5
   173dc:			; <UNDEFINED> instruction: 0xf0169309
   173e0:			; <UNDEFINED> instruction: 0x4603fbff
   173e4:			; <UNDEFINED> instruction: 0x0098f8d5
   173e8:			; <UNDEFINED> instruction: 0xf016930b
   173ec:			; <UNDEFINED> instruction: 0x4603fbf9
   173f0:	movwls	r6, #52968	; 0xcee8
   173f4:			; <UNDEFINED> instruction: 0xf8b0f016
   173f8:			; <UNDEFINED> instruction: 0x309cf8d5
   173fc:	movwcc	lr, #55757	; 0xd9cd
   17400:	stmib	sp, {r0, r1, r8, r9, fp, ip, pc}^
   17404:	blcs	17448 <__read_chk@plt+0x109e4>
   17408:	sbchi	pc, r4, r0, asr #32
   1740c:	ldrdeq	pc, [r0], r5	; <UNPREDICTABLE>
   17410:	ldc2	0, cr15, [lr], {22}
   17414:	blvs	febfb444 <mkdtemp@@Base+0xfeba9468>
   17418:	movwlt	r4, #63160	; 0xf6b8
   1741c:			; <UNDEFINED> instruction: 0xf8dd6ce8
   17420:	stmdacs	r0, {r2, r5, ip, pc}
   17424:	cmnhi	r7, r0	; <UNPREDICTABLE>
   17428:	blx	d534aa <mkdtemp@@Base+0xd014ce>
   1742c:	stcvs	6, cr4, [sl, #-28]!	; 0xffffffe4
   17430:	stcvs	6, cr4, [r9], #224	; 0xe0
   17434:	stc2	0, cr15, [r0, #-144]	; 0xffffff70
   17438:	orrlt	r4, r8, r0, lsl #13
   1743c:	ldmmi	sp, {r0, r9, sl, lr}^
   17440:			; <UNDEFINED> instruction: 0xf0184478
   17444:	ldmibmi	ip, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
   17448:	strbmi	r4, [fp], -r2, asr #12
   1744c:			; <UNDEFINED> instruction: 0x46584479
   17450:	blx	11534d2 <mkdtemp@@Base+0x11014f6>
   17454:	bls	2a9bc0 <mkdtemp@@Base+0x257be4>
   17458:	ldrbtmi	sl, [r9], #-2058	; 0xfffff7f6
   1745c:	blx	fd34de <mkdtemp@@Base+0xf81502>
   17460:	teqvs	r7, #20971520	; 0x1400000	; <UNPREDICTABLE>
   17464:	blne	1e557c0 <mkdtemp@@Base+0x1e037e4>
   17468:	movwcs	lr, #2515	; 0x9d3
   1746c:	andeq	lr, r3, r2, asr sl
   17470:	tstlt	r9, r0, lsl #2
   17474:	tstls	r0, r0, lsr #12
   17478:	ldc2	0, cr15, [r4, #104]!	; 0x68
   1747c:			; <UNDEFINED> instruction: 0x46204659
   17480:			; <UNDEFINED> instruction: 0xf810f02b
   17484:			; <UNDEFINED> instruction: 0xf0402800
   17488:	blmi	ff377a44 <mkdtemp@@Base+0xff325a68>
   1748c:	bmi	ff371614 <mkdtemp@@Base+0xff31f638>
   17490:	blvs	fea6d864 <mkdtemp@@Base+0xfea1b888>
   17494:	addcc	pc, r0, r0, asr #17
   17498:			; <UNDEFINED> instruction: 0xf8c06860
   1749c:	stmdavs	r0!, {r2, r7, ip, sp}^
   174a0:	addcc	pc, r8, r0, asr #17
   174a4:			; <UNDEFINED> instruction: 0xf8c06860
   174a8:	stmdavs	r0!, {r2, r3, r7, ip, sp}^
   174ac:	addscc	pc, r0, r0, asr #17
   174b0:	ldmpl	r2!, {r5, r6, fp, sp, lr}
   174b4:	addscs	pc, r4, r0, asr #17
   174b8:			; <UNDEFINED> instruction: 0xf8c06860
   174bc:	stmdavs	r2!, {r3, r4, r7, sp}^
   174c0:	addscc	pc, ip, r2, asr #17
   174c4:			; <UNDEFINED> instruction: 0xf0002900
   174c8:	ldmmi	pc!, {r3, r4, r5, r6, r7, pc}	; <UNPREDICTABLE>
   174cc:			; <UNDEFINED> instruction: 0xf8df4abf
   174d0:	ldmdapl	r1!, {r8, r9, sp, lr, pc}
   174d4:	ldrbtmi	r6, [lr], #2144	; 0x860
   174d8:	adcne	pc, r8, r0, asr #17
   174dc:			; <UNDEFINED> instruction: 0xf8c06860
   174e0:	stmdavs	r0!, {r2, r3, r5, r7, ip}^
   174e4:	adcsne	pc, r0, r0, asr #17
   174e8:			; <UNDEFINED> instruction: 0xf8c06860
   174ec:	ldmpl	r0!, {r2, r4, r5, r7, ip}
   174f0:	blvs	ffab1690 <mkdtemp@@Base+0xffa5f6b4>
   174f4:	adcseq	pc, r8, r6, asr #17
   174f8:	stcvs	8, cr6, [r8], #-408	; 0xfffffe68
   174fc:	adcsne	pc, ip, r6, asr #17
   17500:			; <UNDEFINED> instruction: 0xf8c66866
   17504:	stmdavs	r1!, {r6, r7, ip}^
   17508:			; <UNDEFINED> instruction: 0xf8c16cae
   1750c:	stmdavs	r1!, {r5, r7, ip, sp}^
   17510:	adccc	pc, r4, r1, asr #17
   17514:			; <UNDEFINED> instruction: 0xf8c36863
   17518:	stmdavs	r3!, {r2, r3, r5, r6, sp, lr, pc}^
   1751c:	stmdavs	r3!, {r1, r3, r4, r7, r8, sl, sp, lr}^
   17520:	stmdavs	r3!, {r3, r4, r6, r7, r8, sl, sp, lr}^
   17524:	stmdavs	r3!, {r1, r2, r3, r4, r6, r9, sl, sp, lr}^
   17528:	stmdavs	r2!, {r0, r1, r2, r3, r4, r9, sl, sp, lr}^
   1752c:	strtmi	r2, [r0], -r0, lsl #2
   17530:			; <UNDEFINED> instruction: 0xf01f3248
   17534:			; <UNDEFINED> instruction: 0xf8d5f881
   17538:			; <UNDEFINED> instruction: 0xf01600a4
   1753c:	strmi	pc, [r3], -r5, asr #23
   17540:			; <UNDEFINED> instruction: 0xf1b89009
   17544:	andle	r0, r8, r0, lsl #30
   17548:	strbmi	r4, [r2], -r2, lsr #19
   1754c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   17550:	blx	ff1535d0 <mkdtemp@@Base+0xff1015f4>
   17554:			; <UNDEFINED> instruction: 0xf7ee4640
   17558:	stmdavs	r3!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}^
   1755c:	blvs	fe628ec8 <mkdtemp@@Base+0xfe5d6eec>
   17560:			; <UNDEFINED> instruction: 0xf8c4f02a
   17564:			; <UNDEFINED> instruction: 0xf0402800
   17568:	stmdavs	r2!, {r2, r8, pc}^
   1756c:	ldmib	r2, {r1, r3, r4, r7, r8, r9, fp, lr}^
   17570:	ldrbtmi	r1, [fp], #-512	; 0xfffffe00
   17574:	andne	lr, r1, #3194880	; 0x30c000
   17578:	blmi	fe229fe0 <mkdtemp@@Base+0xfe1d8004>
   1757c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17580:	blls	4f15f0 <mkdtemp@@Base+0x49f614>
   17584:			; <UNDEFINED> instruction: 0xf040405a
   17588:	ldrshlt	r8, [r5], -fp
   1758c:	blhi	d2888 <mkdtemp@@Base+0x808ac>
   17590:	svchi	0x00f0e8bd
   17594:	strbmi	sl, [r1], -r7, lsl #22
   17598:	strbmi	r9, [sl], -r4, lsl #16
   1759c:			; <UNDEFINED> instruction: 0xf5059700
   175a0:			; <UNDEFINED> instruction: 0xf7fb78a4
   175a4:			; <UNDEFINED> instruction: 0xf016ffbd
   175a8:			; <UNDEFINED> instruction: 0xf8d5ffb7
   175ac:	strmi	r3, [r2], r4, asr #2
   175b0:			; <UNDEFINED> instruction: 0xf858b153
   175b4:	ldrbmi	r2, [r0], -r4, lsl #22
   175b8:	strcc	r9, [r1, -r7, lsl #18]
   175bc:	blx	fe653620 <mkdtemp@@Base+0xfe601644>
   175c0:	ldrdcc	pc, [r4, #-133]	; 0xffffff7b
   175c4:	mvnsle	r4, #-268435447	; 0xf0000009
   175c8:	ldrdcc	pc, [r0], #133	; 0x85
   175cc:	stmiaeq	r4, {r0, r2, r8, ip, sp, lr, pc}^
   175d0:	cmplt	r3, r0, lsl #14
   175d4:	blcs	15573c <mkdtemp@@Base+0x103760>
   175d8:	stmdbls	r7, {r4, r6, r9, sl, lr}
   175dc:			; <UNDEFINED> instruction: 0xf0173701
   175e0:			; <UNDEFINED> instruction: 0xf8d5fa87
   175e4:	addsmi	r3, pc, #192	; 0xc0
   175e8:	blge	1cc5c0 <mkdtemp@@Base+0x17a5e4>
   175ec:	ldrdeq	pc, [r0], r5	; <UNPREDICTABLE>
   175f0:	bcc	fe452e18 <mkdtemp@@Base+0xfe400e3c>
   175f4:	blx	13d3674 <mkdtemp@@Base+0x1381698>
   175f8:	andls	r9, r6, r3
   175fc:	svc	0x00bcf7ee
   17600:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   17604:	bcc	452e2c <mkdtemp@@Base+0x400e50>
   17608:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   1760c:			; <UNDEFINED> instruction: 0xf01e4648
   17610:	strmi	pc, [r7], -fp, ror #19
   17614:			; <UNDEFINED> instruction: 0xf01e4648
   17618:	strls	pc, [r5, #-2535]	; 0xfffff619
   1761c:			; <UNDEFINED> instruction: 0x46264635
   17620:	strmi	r2, [r0], r0, lsl #6
   17624:	eorsvc	r7, fp, r3
   17628:	bne	452e90 <mkdtemp@@Base+0x400eb4>
   1762c:	beq	fe452e94 <mkdtemp@@Base+0xfe400eb8>
   17630:	stcl	7, cr15, [r6, #-952]!	; 0xfffffc48
   17634:	mvnlt	r4, r4, lsl #12
   17638:	bicslt	r7, fp, r3, lsl #16
   1763c:			; <UNDEFINED> instruction: 0xf9c4f007
   17640:	rsbsle	r2, lr, pc, lsl #16
   17644:	blx	13d366a <mkdtemp@@Base+0x138168e>
   17648:	strmi	r2, [r1], -r0, lsl #4
   1764c:			; <UNDEFINED> instruction: 0xf0164650
   17650:	tstlt	r0, #660	; 0x294	; <UNPREDICTABLE>
   17654:	stmiblt	fp, {r0, r1, r3, r4, r5, fp, ip, sp, lr}^
   17658:	strbmi	r4, [sl], -r1, lsr #12
   1765c:			; <UNDEFINED> instruction: 0xf03b4638
   17660:	cdp	8, 1, cr15, cr8, cr1, {5}
   17664:	vmov	r1, s16
   17668:			; <UNDEFINED> instruction: 0xf7ee0a90
   1766c:	strmi	lr, [r4], -sl, asr #26
   17670:	mvnle	r2, r0, lsl #16
   17674:			; <UNDEFINED> instruction: 0x4634783b
   17678:	stcls	6, cr4, [r5, #-184]	; 0xffffff48
   1767c:			; <UNDEFINED> instruction: 0xf898b35b
   17680:	blcs	23688 <__read_chk@plt+0x1cc24>
   17684:	blmi	160bbc4 <mkdtemp@@Base+0x15b9be8>
   17688:	eor	r4, r6, fp, ror r4
   1768c:	bne	452ef4 <mkdtemp@@Base+0x400f18>
   17690:	ldrtmi	r4, [r8], -sl, asr #12
   17694:			; <UNDEFINED> instruction: 0xf886f03b
   17698:			; <UNDEFINED> instruction: 0xf898e7de
   1769c:	stmdblt	fp!, {ip, sp}
   176a0:	strbmi	r4, [sl], -r1, lsr #12
   176a4:			; <UNDEFINED> instruction: 0xf03b4640
   176a8:			; <UNDEFINED> instruction: 0xe7bdf87d
   176ac:	bne	452f14 <mkdtemp@@Base+0x400f38>
   176b0:	strbmi	r4, [r0], -sl, asr #12
   176b4:			; <UNDEFINED> instruction: 0xf876f03b
   176b8:	stmdavs	r1!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   176bc:			; <UNDEFINED> instruction: 0xf8c14a4a
   176c0:	ldrbtmi	r3, [sl], #-160	; 0xffffff60
   176c4:			; <UNDEFINED> instruction: 0xf8c16861
   176c8:	stmdavs	r1!, {r2, r5, r7, ip, sp}^
   176cc:	str	r6, [ip, -sl, asr #13]!
   176d0:	movwls	r2, #13057	; 0x3301
   176d4:	blmi	1191054 <mkdtemp@@Base+0x113f078>
   176d8:	stmdbmi	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   176dc:	ldrtmi	sl, [sl], -r8, lsl #16
   176e0:	andhi	pc, r0, sp, asr #17
   176e4:			; <UNDEFINED> instruction: 0xf01e4479
   176e8:	ldmdavc	fp!, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   176ec:			; <UNDEFINED> instruction: 0x4638b9fb
   176f0:	stmdb	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   176f4:			; <UNDEFINED> instruction: 0xf7ee4640
   176f8:	stmdals	r7, {r1, r2, r8, fp, sp, lr, pc}
   176fc:	stmdb	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17700:			; <UNDEFINED> instruction: 0xf7ee9803
   17704:	ldrbmi	lr, [r0], -r0, lsl #18
   17708:			; <UNDEFINED> instruction: 0xff0ef016
   1770c:			; <UNDEFINED> instruction: 0xf0169808
   17710:	mulls	sl, pc, sl	; <UNPREDICTABLE>
   17714:	stcvs	6, cr14, [fp], #-508	; 0xfffffe04
   17718:			; <UNDEFINED> instruction: 0x4620b13b
   1771c:			; <UNDEFINED> instruction: 0xfffaf00e
   17720:	str	r4, [r4], r7, lsl #12
   17724:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
   17728:	stmdals	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1772c:	ldmdbmi	r2!, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
   17730:	ldmdami	r2!, {r1, r3, r4, r5, r9, sl, lr}
   17734:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17738:	orrvc	pc, lr, r1, lsl #10
   1773c:			; <UNDEFINED> instruction: 0xffd0f017
   17740:	stmdbmi	pc!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   17744:	stmdami	pc!, {r1, r5, r9, sl, lr}	; <UNPREDICTABLE>
   17748:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1774c:	orrvc	pc, lr, r1, lsl #10
   17750:	blx	2d37b2 <mkdtemp@@Base+0x2817d6>
   17754:	stmdami	sp!, {r2, r3, r5, r8, fp, lr}
   17758:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1775c:	orrvc	pc, r8, r1, lsl #10
   17760:	blx	d37c2 <mkdtemp@@Base+0x817e6>
   17764:			; <UNDEFINED> instruction: 0xf8a4f006
   17768:	stmdami	r9!, {r0, r9, sl, lr}
   1776c:			; <UNDEFINED> instruction: 0xf0164478
   17770:			; <UNDEFINED> instruction: 0xf006fafb
   17774:			; <UNDEFINED> instruction: 0x4601f89d
   17778:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   1777c:	blx	ffd537dc <mkdtemp@@Base+0xffd01800>
   17780:	stcl	7, cr15, [r4, #-952]	; 0xfffffc48
   17784:	stmdami	r5!, {r2, r5, r8, fp, lr}
   17788:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1778c:	orrvc	pc, r8, r1, lsl #10
   17790:	blx	ffad37f0 <mkdtemp@@Base+0xffa81814>
   17794:	andeq	lr, r7, r4, asr r5
   17798:	andeq	lr, r7, r2, ror #25
   1779c:	andeq	r0, r0, ip, asr r6
   177a0:	andeq	r0, r0, r0, ror r7
   177a4:	andeq	lr, r7, lr, lsr #10
   177a8:	andeq	r0, r0, ip, lsl r7
   177ac:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   177b0:	andeq	r4, r4, r6, asr #5
   177b4:	muleq	r4, ip, r2
   177b8:			; <UNDEFINED> instruction: 0x00042cb8
   177bc:	andeq	r4, r4, r2, lsr #5
   177c0:	andeq	r0, r0, r0, lsr #13
   177c4:	andeq	r0, r0, r4, lsl r7
   177c8:	andeq	r0, r0, r4, lsr r7
   177cc:	andeq	r0, r0, ip, ror #12
   177d0:			; <UNDEFINED> instruction: 0xffffd717
   177d4:			; <UNDEFINED> instruction: 0x00042bb6
   177d8:	andeq	pc, r7, lr, ror #18
   177dc:	andeq	lr, r7, r4, lsl #6
   177e0:	andeq	pc, r3, r2, asr #26
   177e4:	andeq	fp, r4, r4, lsl sp
   177e8:			; <UNDEFINED> instruction: 0xffffd52b
   177ec:	andeq	fp, r4, r4, asr #25
   177f0:	andeq	lr, r3, r0, lsr r3
   177f4:	andeq	pc, r3, lr, lsl ip	; <UNPREDICTABLE>
   177f8:	andeq	r4, r4, r8, asr #11
   177fc:	andeq	r3, r4, sl, lsl #31
   17800:			; <UNDEFINED> instruction: 0x000445b4
   17804:	andeq	r3, r4, r2, ror #30
   17808:	andeq	r4, r4, r4, lsr #11
   1780c:	andeq	r3, r4, r6, lsl pc
   17810:	muleq	r4, r8, pc	; <UNPREDICTABLE>
   17814:	muleq	r4, sl, pc	; <UNPREDICTABLE>
   17818:	andeq	r4, r4, r4, ror r5
   1781c:	andeq	r3, r4, lr, lsl #30
   17820:	svcmi	0x00f0e92d
   17824:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
   17828:	strmi	r8, [r8], r2, lsl #22
   1782c:			; <UNDEFINED> instruction: 0x66dcf8df
   17830:			; <UNDEFINED> instruction: 0xf8df4691
   17834:	ldrbtmi	r5, [lr], #-1756	; 0xfffff924
   17838:			; <UNDEFINED> instruction: 0x46d8f8df
   1783c:	ldmdbpl	r5!, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
   17840:			; <UNDEFINED> instruction: 0xf8df447c
   17844:	stmdavs	sp!, {r2, r4, r6, r7, r9, sl, sp, lr}
   17848:			; <UNDEFINED> instruction: 0xf04f951d
   1784c:	blls	a98c54 <mkdtemp@@Base+0xa46c78>
   17850:	strtmi	r4, [r0], -r5, lsl #12
   17854:	movwls	r5, #2468	; 0x9a4
   17858:	tstlt	fp, r3, lsr #22
   1785c:	strvs	r2, [r3, #769]!	; 0x301
   17860:	ldrdcc	pc, [r8, #132]	; 0x84
   17864:			; <UNDEFINED> instruction: 0xf0002b00
   17868:	ldrdcs	r8, [r0, -r9]
   1786c:	stmdage	sp, {r6, r9, sp}
   17870:			; <UNDEFINED> instruction: 0xf7ee460e
   17874:			; <UNDEFINED> instruction: 0xf8dfea90
   17878:			; <UNDEFINED> instruction: 0xf8df06a4
   1787c:	ldrbtmi	r3, [r8], #-1700	; 0xfffff95c
   17880:	stmdals	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   17884:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   17888:			; <UNDEFINED> instruction: 0xf7fe730b
   1788c:			; <UNDEFINED> instruction: 0xf8d4fb11
   17890:	stmdbls	r0, {r5, r6, r7, r8, sp}
   17894:	mvnscc	pc, #79	; 0x4f
   17898:	tstls	r4, #536870923	; 0x2000000b
   1789c:	blge	17c4b0 <mkdtemp@@Base+0x12a4d4>
   178a0:	movwls	r9, #24853	; 0x6115
   178a4:	strls	sl, [pc], -r7, lsl #22
   178a8:	blge	4bc4d0 <mkdtemp@@Base+0x46a4f4>
   178ac:	stmib	sp, {r2, r3, r4, r9, sl, ip, pc}^
   178b0:	stmib	sp, {r1, r2, r4, r9, sl, sp, lr}^
   178b4:	stmib	sp, {r3, r4, r9, sl, sp, lr}^
   178b8:	stmib	sp, {r1, r3, r4, r9, sl, sp, lr}^
   178bc:			; <UNDEFINED> instruction: 0x96056610
   178c0:	ldrls	r9, [r2], -r7, lsl #12
   178c4:	andls	r9, sp, r3, lsl r3
   178c8:			; <UNDEFINED> instruction: 0xf8dfdd55
   178cc:			; <UNDEFINED> instruction: 0xf504a658
   178d0:			; <UNDEFINED> instruction: 0xf8df78f2
   178d4:			; <UNDEFINED> instruction: 0xf8df9654
   178d8:	ldrbtmi	r3, [sl], #1620	; 0x654
   178dc:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
   178e0:	stmibvc	r0!, {r0, r3, r8, sl, ip, sp, lr, pc}
   178e4:			; <UNDEFINED> instruction: 0xf50a9301
   178e8:	movwls	r7, #928	; 0x3a0
   178ec:	ldrbmi	lr, [r8], -lr, lsr #32
   178f0:			; <UNDEFINED> instruction: 0xf9e0f007
   178f4:			; <UNDEFINED> instruction: 0xf8d4b120
   178f8:	blcs	24060 <__read_chk@plt+0x1d5fc>
   178fc:	subshi	pc, r4, #0
   17900:	beq	53a44 <mkdtemp@@Base+0x1a68>
   17904:	andcs	r2, r1, r0, lsr #2
   17908:	msrge	CPSR_, #200, 16	; 0xc80000
   1790c:			; <UNDEFINED> instruction: 0xf880f01e
   17910:	mvnscc	pc, #79	; 0x4f
   17914:	stmib	r0, {r0, r1, r2, r9, sl, lr}^
   17918:			; <UNDEFINED> instruction: 0xf8d83b02
   1791c:			; <UNDEFINED> instruction: 0xf01e0000
   17920:	teqvs	r8, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
   17924:			; <UNDEFINED> instruction: 0x2190f8d8
   17928:	andge	pc, r0, r7, asr #17
   1792c:	mvnsvs	r9, r8, lsl #22
   17930:	andsvs	r6, pc, fp, ror r0	; <UNPREDICTABLE>
   17934:	ldrtmi	r9, [r0], -r8, lsl #14
   17938:			; <UNDEFINED> instruction: 0xf03c2101
   1793c:			; <UNDEFINED> instruction: 0xf8d4fceb
   17940:			; <UNDEFINED> instruction: 0xf10831e0
   17944:	addsmi	r0, r8, #4, 16	; 0x40000
   17948:	ble	529168 <mkdtemp@@Base+0x4d718c>
   1794c:	msrlt	CPSR_, #216, 16	; 0xd80000
   17950:	svceq	0x0000f1bb
   17954:			; <UNDEFINED> instruction: 0xf8dbd0d4
   17958:	blcs	23a70 <__read_chk@plt+0x1d00c>
   1795c:	ldmdavs	fp, {r0, r1, r2, r6, r7, ip, lr, pc}^
   17960:	sbcle	r2, r4, r1, lsl #22
   17964:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   17968:			; <UNDEFINED> instruction: 0xf8d84649
   1796c:	ldrbtmi	r2, [r8], #-0
   17970:	mcr2	0, 3, pc, cr2, cr7, {0}	; <UNPREDICTABLE>
   17974:			; <UNDEFINED> instruction: 0xf8d4e7df
   17978:	blcs	253d0 <__read_chk@plt+0x1e96c>
   1797c:			; <UNDEFINED> instruction: 0xf8dfdd51
   17980:			; <UNDEFINED> instruction: 0xf50495b4
   17984:			; <UNDEFINED> instruction: 0xf8df77f2
   17988:			; <UNDEFINED> instruction: 0xf04fa5b0
   1798c:			; <UNDEFINED> instruction: 0xf8df0800
   17990:	ldrbtmi	fp, [r9], #1452	; 0x5ac
   17994:			; <UNDEFINED> instruction: 0xf50944fa
   17998:			; <UNDEFINED> instruction: 0xf50a79a0
   1799c:	ldrbtmi	r7, [fp], #928	; 0x3a0
   179a0:	movwls	r4, #1698	; 0x6a2
   179a4:	ldmdavs	sl!, {r1, r2, r3, sp, lr, pc}
   179a8:	ldrbmi	r4, [r8], -r9, asr #12
   179ac:	mcr2	0, 2, pc, cr4, cr7, {0}	; <UNPREDICTABLE>
   179b0:	tstcs	r1, r0, asr #12
   179b4:	stc2	0, cr15, [lr], #240	; 0xf0
   179b8:			; <UNDEFINED> instruction: 0x3694f8da
   179bc:	addsmi	r3, r8, #4, 14	; 0x100000
   179c0:	ble	b693c8 <mkdtemp@@Base+0xb173ec>
   179c4:			; <UNDEFINED> instruction: 0x47d4f8d7
   179c8:			; <UNDEFINED> instruction: 0xf0074620
   179cc:	stmdacs	r0, {r0, r5, r6, r8, fp, ip, sp, lr, pc}
   179d0:	stclvs	0, cr13, [r3], #-932	; 0xfffffc5c
   179d4:	rscle	r2, r6, r0, lsl #22
   179d8:	blcs	71b4c <mkdtemp@@Base+0x1fb70>
   179dc:	strtmi	sp, [r0], -r3, ror #3
   179e0:			; <UNDEFINED> instruction: 0xf968f007
   179e4:			; <UNDEFINED> instruction: 0xf8dab120
   179e8:	blcs	24150 <__read_chk@plt+0x1d6ec>
   179ec:	subshi	pc, lr, #0
   179f0:	andcs	r2, r1, r0, lsr #2
   179f4:			; <UNDEFINED> instruction: 0xf80cf01e
   179f8:	mvnscc	pc, #79	; 0x4f
   179fc:	stmib	r0, {r1, r2, r9, sl, lr}^
   17a00:			; <UNDEFINED> instruction: 0xf8d73402
   17a04:			; <UNDEFINED> instruction: 0xf01e04b4
   17a08:	andcs	pc, r0, #4521984	; 0x450000
   17a0c:			; <UNDEFINED> instruction: 0xf8d76130
   17a10:	eorsvs	r3, r2, r4, asr #12
   17a14:	blls	4f01e8 <mkdtemp@@Base+0x49e20c>
   17a18:	andsvs	r6, lr, r3, ror r0
   17a1c:	bfi	r9, r3, (invalid: 12:7)
   17a20:	stmdage	r3, {r2, r4, r6, r9, sl, lr}
   17a24:	stc2	0, cr15, [ip, #-52]!	; 0xffffffcc
   17a28:	stmdacs	r0, {r0, r1, r9, sl, lr}
   17a2c:	msrhi	SPSR_fc, r0
   17a30:			; <UNDEFINED> instruction: 0xf040332f
   17a34:			; <UNDEFINED> instruction: 0xf8dd815a
   17a38:			; <UNDEFINED> instruction: 0xf04f801c
   17a3c:	strbmi	r0, [r6], -r0, lsl #18
   17a40:	svceq	0x0000f1b8
   17a44:	strbmi	sp, [r7], -r3, asr #32
   17a48:	ldrdhi	pc, [r0], -r8
   17a4c:			; <UNDEFINED> instruction: 0xb11368fb
   17a50:			; <UNDEFINED> instruction: 0x07d9685b
   17a54:			; <UNDEFINED> instruction: 0xf1b8d417
   17a58:	mvnsle	r0, r0, lsl #30
   17a5c:	eorsle	r2, r6, r0, lsl #28
   17a60:	and	r4, sl, r3, asr #12
   17a64:	ldmib	r6, {r1, r3, r6, sp, lr}^
   17a68:	andsvs	r1, r1, r0, lsl #4
   17a6c:	bls	4efb40 <mkdtemp@@Base+0x49db64>
   17a70:	andsvs	r6, r6, r2, ror r0
   17a74:	mcrls	6, 0, r9, cr7, cr3, {0}
   17a78:	ldmib	r6, {r1, r2, r3, r6, r8, r9, ip, sp, pc}^
   17a7c:	stmdbcs	r0, {r9, ip}
   17a80:	andls	sp, r8, #240, 2	; 0x3c
   17a84:	cmnlt	lr, pc, ror #15
   17a88:	strdlt	r6, [r1, #-129]	; 0xffffff7f
   17a8c:	ldrbeq	r6, [sl, fp, asr #16]
   17a90:	ldmvs	r8!, {r0, r2, r8, sl, ip, lr, pc}^
   17a94:	ldc2	0, cr15, [r2], #-28	; 0xffffffe4
   17a98:			; <UNDEFINED> instruction: 0xf0402800
   17a9c:	ldmdavs	r6!, {r1, r4, r8, pc}
   17aa0:	mvnsle	r2, r0, lsl #28
   17aa4:	blcc	fe055dfc <mkdtemp@@Base+0xfe003e20>
   17aa8:	ldmib	r7, {r0, r1, r5, r6, r8, ip, sp, pc}^
   17aac:	blcs	242b4 <__read_chk@plt+0x1d850>
   17ab0:	cmnhi	r3, r0	; <UNPREDICTABLE>
   17ab4:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}^
   17ab8:	ldmdavs	sl!, {r3, r4, r5, r9, sl, lr}
   17abc:	andsvs	r2, sl, r0, lsr #2
   17ac0:	stc2l	0, cr15, [r4], {56}	; 0x38
   17ac4:			; <UNDEFINED> instruction: 0xf1b89e07
   17ac8:			; <UNDEFINED> instruction: 0xd1bc0f00
   17acc:	svcls	0x0012e7c6
   17ad0:	suble	r2, lr, r0, lsl #30
   17ad4:	strbtge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   17ad8:			; <UNDEFINED> instruction: 0xf8df46a0
   17adc:			; <UNDEFINED> instruction: 0xf8df9468
   17ae0:	ldrbtmi	fp, [sl], #1128	; 0x468
   17ae4:	ldrbtmi	r4, [fp], #1273	; 0x4f9
   17ae8:	ldmdavs	pc!, {r1, r2, r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   17aec:	cmnlt	r4, #244, 16	; 0xf40000
   17af0:			; <UNDEFINED> instruction: 0xf0064620
   17af4:			; <UNDEFINED> instruction: 0xf8d8ff1b
   17af8:	andcs	r1, r0, #120, 26	; 0x1e00
   17afc:	mcr2	0, 4, pc, cr6, cr7, {0}	; <UNPREDICTABLE>
   17b00:	eorle	r2, r2, r1, lsl #16
   17b04:	stccs	8, cr6, [r0], {36}	; 0x24
   17b08:	sbchi	pc, r8, r0
   17b0c:			; <UNDEFINED> instruction: 0xf0002c04
   17b10:	ldmvs	r0!, {r4, r5, r7, pc}^
   17b14:			; <UNDEFINED> instruction: 0xff0af006
   17b18:			; <UNDEFINED> instruction: 0x46016932
   17b1c:			; <UNDEFINED> instruction: 0xf0174650
   17b20:	ldmdavs	r3!, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   17b24:			; <UNDEFINED> instruction: 0xf0002b00
   17b28:	ldmdavs	r2!, {r1, r3, r4, r5, r8, pc}^
   17b2c:	ldmib	r6, {r1, r3, r4, r6, sp, lr}^
   17b30:	andsvs	r2, sl, r0, lsl #6
   17b34:			; <UNDEFINED> instruction: 0xf00768f0
   17b38:	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   17b3c:	cdp	7, 14, cr15, cr2, cr13, {7}
   17b40:	eorcs	r4, r0, #48, 12	; 0x3000000
   17b44:			; <UNDEFINED> instruction: 0xf7ee2100
   17b48:	svccs	0x0000e926
   17b4c:	ldflsd	f5, [r2], {204}	; 0xcc
   17b50:	svcmi	0x00feb17c
   17b54:			; <UNDEFINED> instruction: 0x4620447f
   17b58:			; <UNDEFINED> instruction: 0xf7fd6824
   17b5c:			; <UNDEFINED> instruction: 0x4606fc31
   17b60:			; <UNDEFINED> instruction: 0x46314638
   17b64:	stc2l	0, cr15, [r8, #-92]!	; 0xffffffa4
   17b68:			; <UNDEFINED> instruction: 0xf7ed4630
   17b6c:	stccs	14, cr14, [r0], {204}	; 0xcc
   17b70:	ldfmip	f5, [r7], #964	; 0x3c4
   17b74:	ldrbtmi	r4, [ip], #-2295	; 0xfffff709
   17b78:			; <UNDEFINED> instruction: 0xf5044478
   17b7c:			; <UNDEFINED> instruction: 0xf01771a0
   17b80:	blls	39719c <mkdtemp@@Base+0x3451c0>
   17b84:			; <UNDEFINED> instruction: 0xf0002b00
   17b88:	smlatbcs	r5, sl, r1, r8
   17b8c:			; <UNDEFINED> instruction: 0xf01a4628
   17b90:	strmi	pc, [r4], -r7, ror #25
   17b94:			; <UNDEFINED> instruction: 0xf0402800
   17b98:	stmibmi	pc!, {r4, r7, r8, pc}^	; <UNPREDICTABLE>
   17b9c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   17ba0:	stc2	0, cr15, [r6], {26}
   17ba4:	stmdacs	r0, {r2, r9, sl, lr}
   17ba8:	orrhi	pc, r7, r0, asr #32
   17bac:			; <UNDEFINED> instruction: 0xf01a4628
   17bb0:			; <UNDEFINED> instruction: 0x4604fd3b
   17bb4:			; <UNDEFINED> instruction: 0xf0402800
   17bb8:	stmibmi	r8!, {r7, r8, pc}^
   17bbc:	strtmi	sl, [r8], -r9, lsl #22
   17bc0:	ldrtcc	pc, [r4], #-2245	; 0xfffff73b	; <UNPREDICTABLE>
   17bc4:			; <UNDEFINED> instruction: 0xf01e4479
   17bc8:	bmi	ff996e84 <mkdtemp@@Base+0xff944ea8>
   17bcc:	strtmi	r2, [r8], -r7, lsl #2
   17bd0:			; <UNDEFINED> instruction: 0xf01e447a
   17bd4:	bmi	ff916ed8 <mkdtemp@@Base+0xff8c4efc>
   17bd8:	strtmi	r2, [r8], -r6, lsl #2
   17bdc:			; <UNDEFINED> instruction: 0xf01e447a
   17be0:			; <UNDEFINED> instruction: 0x4628fcb9
   17be4:	strtmi	sl, [r1], -lr, lsl #20
   17be8:	stc2	0, cr15, [r6, #-120]!	; 0xffffff88
   17bec:	ldrtvs	pc, [r4], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   17bf0:	mcrrne	10, 15, r6, r3, cr0
   17bf4:			; <UNDEFINED> instruction: 0xf00dd034
   17bf8:	bvs	1d56d6c <mkdtemp@@Base+0x1d04d90>
   17bfc:	mvnscc	pc, #79	; 0x4f
   17c00:	sfmcs	f6, 4, [r0], {243}	; 0xf3
   17c04:	movwcs	sp, #303	; 0x12f
   17c08:			; <UNDEFINED> instruction: 0xf8c54628
   17c0c:	subcs	r3, pc, #52, 8	; 0x34000000
   17c10:			; <UNDEFINED> instruction: 0xf01e2132
   17c14:	blls	3d6e60 <mkdtemp@@Base+0x384e84>
   17c18:			; <UNDEFINED> instruction: 0xf0002b00
   17c1c:	blls	378194 <mkdtemp@@Base+0x3261b8>
   17c20:	ldmdavs	r9, {r0, r4, r6, r7, fp, lr}
   17c24:			; <UNDEFINED> instruction: 0xf0174478
   17c28:	bmi	ff45704c <mkdtemp@@Base+0xff405070>
   17c2c:	ldrbtmi	r4, [sl], #-3000	; 0xfffff448
   17c30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17c34:	subsmi	r9, sl, sp, lsl fp
   17c38:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
   17c3c:	ldc	0, cr11, [sp], #124	; 0x7c
   17c40:	pop	{r1, r8, r9, fp, pc}
   17c44:	ldrshvs	r8, [r3], #-240	; 0xffffff10
   17c48:	movwcs	lr, #2516	; 0x9d4
   17c4c:	stmiavs	r0!, {r1, r3, r4, sp, lr}^
   17c50:			; <UNDEFINED> instruction: 0xf8e2f007
   17c54:			; <UNDEFINED> instruction: 0xf7ed6920
   17c58:			; <UNDEFINED> instruction: 0x4620ee56
   17c5c:	cdp	7, 5, cr15, cr2, cr13, {7}
   17c60:			; <UNDEFINED> instruction: 0x2c006a74
   17c64:	ldmib	r4, {r0, r1, r2, r3, r6, r7, ip, lr, pc}^
   17c68:	bcs	20870 <__read_chk@plt+0x19e0c>
   17c6c:	adcsvs	sp, r3, #-1073741766	; 0xc000003a
   17c70:	ldmmi	pc!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   17c74:			; <UNDEFINED> instruction: 0xf8d82200
   17c78:	ldrbtmi	r1, [r8], #-3448	; 0xfffff288
   17c7c:	stc2l	0, cr15, [r6, #92]	; 0x5c
   17c80:			; <UNDEFINED> instruction: 0xf43f2801
   17c84:	ldmmi	fp!, {r1, r5, r6, r8, r9, sl, fp, sp, pc}
   17c88:			; <UNDEFINED> instruction: 0xf8d82200
   17c8c:	ldrbtmi	r1, [r8], #-3448	; 0xfffff288
   17c90:	ldc2	0, cr15, [ip, #92]!	; 0x5c
   17c94:			; <UNDEFINED> instruction: 0xf47f2801
   17c98:	smmlar	r6, ip, pc, sl	; <UNPREDICTABLE>
   17c9c:	ldclne	8, cr15, [r8, #-864]!	; 0xfffffca0
   17ca0:	strbmi	r4, [r8], -r2, lsr #12
   17ca4:	ldc2	0, cr15, [r2, #92]!	; 0x5c
   17ca8:			; <UNDEFINED> instruction: 0xf43f2801
   17cac:			; <UNDEFINED> instruction: 0xf8d8af4e
   17cb0:			; <UNDEFINED> instruction: 0x46221d78
   17cb4:			; <UNDEFINED> instruction: 0xf0174658
   17cb8:	stmdacs	r1, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   17cbc:	svcge	0x0029f47f
   17cc0:	ldmib	r7, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
   17cc4:	blcs	244cc <__read_chk@plt+0x1da68>
   17cc8:	subsvs	sp, sl, ip, rrx
   17ccc:	movwcs	lr, #2519	; 0x9d7
   17cd0:			; <UNDEFINED> instruction: 0xf8c7601a
   17cd4:	blls	4fbcdc <mkdtemp@@Base+0x4a9d00>
   17cd8:	andsvs	r6, pc, fp, ror r0	; <UNPREDICTABLE>
   17cdc:	ldrls	r9, [r3, -r7, lsl #28]
   17ce0:	svceq	0x0000f1b8
   17ce4:	mcrge	4, 5, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   17ce8:			; <UNDEFINED> instruction: 0xf005e6b8
   17cec:	stmibmi	r2!, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   17cf0:			; <UNDEFINED> instruction: 0xf5014479
   17cf4:	strmi	r7, [r2], -r0, lsr #3
   17cf8:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
   17cfc:	ldc2	0, cr15, [ip], {23}
   17d00:	stmdals	r3, {r0, r3, r4, r7, r9, sl, sp, lr, pc}
   17d04:			; <UNDEFINED> instruction: 0xf00da904
   17d08:	strmi	pc, [r7], -r5, asr #24
   17d0c:	cmple	r2, r0, lsl #16
   17d10:	ldrtmi	r9, [r8], r4, lsl #16
   17d14:			; <UNDEFINED> instruction: 0xb32b6803
   17d18:	b	13ff53c <mkdtemp@@Base+0x13ad560>
   17d1c:	stmdblt	r6!, {r0, r1, r2, r7, r8, fp}
   17d20:	ldmdavs	r6!, {r1, r3, r4, r6, sp, lr, pc}
   17d24:	subsle	r2, r7, r0, lsl #28
   17d28:	stmdavs	r3, {r2, fp, ip, pc}^
   17d2c:			; <UNDEFINED> instruction: 0xf85368f1
   17d30:			; <UNDEFINED> instruction: 0xf0070009
   17d34:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   17d38:	ldmib	r6, {r0, r1, r4, r5, r6, r7, ip, lr, pc}^
   17d3c:	blcs	24544 <__read_chk@plt+0x1dae0>
   17d40:	subsvs	sp, sl, sl, rrx
   17d44:	movwcs	lr, #2518	; 0x9d6
   17d48:			; <UNDEFINED> instruction: 0xf8c6601a
   17d4c:	blls	4f7d54 <mkdtemp@@Base+0x4a5d78>
   17d50:	andsvs	r6, lr, r3, ror r0
   17d54:	ldrls	r9, [r3], -r3, lsl #22
   17d58:	stmdals	r4, {r0, r1, r4, r5, r7, sp, lr}
   17d5c:	stmdavs	r3, {r0, r8, r9, sl, ip, sp}
   17d60:	bicsle	r4, r9, #-268435447	; 0xf0000009
   17d64:	ldc2l	0, cr15, [sl], #52	; 0x34
   17d68:	blcs	3e984 <error@@Base+0xf480>
   17d6c:	addshi	pc, fp, r0
   17d70:	and	r2, ip, r0
   17d74:	ldmib	r3, {r0, r4, r6, sp, lr}^
   17d78:	andsvs	r1, r1, r0, lsl #4
   17d7c:	bls	4efde4 <mkdtemp@@Base+0x49de08>
   17d80:	andsvs	r6, r3, sl, asr r0
   17d84:	blls	17c9d8 <mkdtemp@@Base+0x12a9fc>
   17d88:			; <UNDEFINED> instruction: 0xf0002b00
   17d8c:	ldmib	r3, {r2, r3, r7, pc}^
   17d90:	bcs	20198 <__read_chk@plt+0x19734>
   17d94:	smlattls	r6, lr, r1, sp
   17d98:	andls	lr, r8, #62128128	; 0x3b40000
   17d9c:	ldmdavs	r3!, {r0, r1, r3, r7, r9, sl, sp, lr, pc}^
   17da0:			; <UNDEFINED> instruction: 0xe6c49313
   17da4:	ldr	r9, [r1, r8, lsl #4]
   17da8:	ldrdcs	pc, [r0], -r8
   17dac:	ldrdne	lr, [r0], -sp
   17db0:	mcrr2	0, 1, pc, r2, cr7	; <UNPREDICTABLE>
   17db4:			; <UNDEFINED> instruction: 0x3730e5bf
   17db8:			; <UNDEFINED> instruction: 0xf005d00a
   17dbc:	ldmdbmi	r0!, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   17dc0:			; <UNDEFINED> instruction: 0xf5014479
   17dc4:	strmi	r7, [r2], -r0, lsr #3
   17dc8:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
   17dcc:	ldc2	0, cr15, [r4], #-92	; 0xffffffa4
   17dd0:			; <UNDEFINED> instruction: 0xf7ee9803
   17dd4:			; <UNDEFINED> instruction: 0xe62ee832
   17dd8:	blvs	fe056130 <mkdtemp@@Base+0xfe004154>
   17ddc:			; <UNDEFINED> instruction: 0xd1bc2e00
   17de0:	andcs	r2, r1, r0, lsr #2
   17de4:	mrc2	0, 0, pc, cr4, cr13, {0}
   17de8:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}^
   17dec:	eorcs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
   17df0:	ldmvs	sl, {r1, r6, r7, sp, lr}
   17df4:	eorcs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
   17df8:	ldmdavs	fp, {r1, r8, sp, lr}^
   17dfc:	eorvs	pc, r7, r3, asr #16
   17e00:	ldmvs	fp, {r2, r8, r9, fp, ip, pc}
   17e04:	eorvs	pc, r7, r3, asr #16
   17e08:	andvs	r9, r6, r3, lsl #20
   17e0c:	stmib	r0, {r1, r2, r8, r9, fp, ip, pc}^
   17e10:	andsvs	r3, r8, r1, lsl #4
   17e14:	str	r9, [r0, r6]!
   17e18:	ldr	r9, [r3, r8, lsl #4]
   17e1c:	cdp2	0, 14, cr15, cr4, cr5, {0}
   17e20:	stmdacs	r0, {r1, r7, r9, sl, lr}
   17e24:	cdpmi	0, 5, cr13, cr8, cr9, {3}
   17e28:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   17e2c:	blmi	1604c40 <mkdtemp@@Base+0x15b2c64>
   17e30:	bpl	453658 <mkdtemp@@Base+0x40167c>
   17e34:			; <UNDEFINED> instruction: 0xf8df4a56
   17e38:	ldrbtmi	fp, [fp], #-348	; 0xfffffea4
   17e3c:	strls	r4, [r1], #-1146	; 0xfffffb86
   17e40:			; <UNDEFINED> instruction: 0x461d44fb
   17e44:	and	r4, r2, r4, lsl r6
   17e48:	svccc	0x0014f856
   17e4c:	ldrtmi	fp, [r0], -fp, ror #3
   17e50:			; <UNDEFINED> instruction: 0xfffaf7fd
   17e54:	rscsle	r2, r7, r0, lsl #16
   17e58:			; <UNDEFINED> instruction: 0xf0064650
   17e5c:	ldmdavs	r3!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   17e60:	stmdacs	r0, {r0, r3, r4, r6, r9, sl, lr}
   17e64:	svclt	0x00144650
   17e68:	strtmi	r4, [r2], -sl, lsr #12
   17e6c:	blx	b53ea4 <mkdtemp@@Base+0xb01ec8>
   17e70:	rscle	r2, r9, r0, lsl #16
   17e74:	ldc2	0, cr15, [ip, #-20]	; 0xffffffec
   17e78:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
   17e7c:	orrsvc	pc, r8, r3, lsl #10
   17e80:	stmdami	r6, {r1, r9, sl, lr}^
   17e84:			; <UNDEFINED> instruction: 0xf0154478
   17e88:	cdp	15, 1, cr15, cr8, cr15, {3}
   17e8c:			; <UNDEFINED> instruction: 0x9c015a10
   17e90:			; <UNDEFINED> instruction: 0xf00c4650
   17e94:			; <UNDEFINED> instruction: 0x4606ff17
   17e98:			; <UNDEFINED> instruction: 0x4650b338
   17e9c:			; <UNDEFINED> instruction: 0xff32f005
   17ea0:	bicvs	pc, r8, r4, asr #17
   17ea4:	blls	111230 <mkdtemp@@Base+0xbf254>
   17ea8:	strb	r9, [r4, #788]	; 0x314
   17eac:	ldmdavs	sl!, {r2, r3, r4, r5, fp, lr}
   17eb0:	ldrbtmi	r9, [r8], #-2304	; 0xfffff700
   17eb4:	blx	ff053f1a <mkdtemp@@Base+0xff001f3e>
   17eb8:			; <UNDEFINED> instruction: 0x4620e57a
   17ebc:	ldc2l	0, cr15, [r8], #20
   17ec0:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
   17ec4:			; <UNDEFINED> instruction: 0x71a8f503
   17ec8:	ldmdami	r7!, {r1, r9, sl, lr}
   17ecc:			; <UNDEFINED> instruction: 0xf0154478
   17ed0:			; <UNDEFINED> instruction: 0xf7eeff4b
   17ed4:	ldmdami	r5!, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
   17ed8:			; <UNDEFINED> instruction: 0xf0154478
   17edc:	ldmdami	r4!, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   17ee0:			; <UNDEFINED> instruction: 0x71a8f504
   17ee4:			; <UNDEFINED> instruction: 0xf0154478
   17ee8:	ldmdbmi	r2!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   17eec:	ldrbtmi	r4, [r9], #-2098	; 0xfffff7ce
   17ef0:			; <UNDEFINED> instruction: 0xf5014478
   17ef4:			; <UNDEFINED> instruction: 0xf0157198
   17ef8:	ldmdbmi	r0!, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   17efc:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
   17f00:			; <UNDEFINED> instruction: 0xf5014478
   17f04:			; <UNDEFINED> instruction: 0xf0157198
   17f08:	svclt	0x0000ff2f
   17f0c:	andeq	lr, r7, sl, asr #32
   17f10:	andeq	r0, r0, ip, asr r6
   17f14:	andeq	lr, r7, r0, asr #32
   17f18:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17f1c:	andeq	sp, r3, r6, lsr r0
   17f20:	andeq	r3, r4, r4, asr #29
   17f24:	andeq	r4, r4, r2, lsr #8
   17f28:	andeq	r4, r4, r0, lsr #8
   17f2c:	andeq	r3, r4, lr, lsr #29
   17f30:	andeq	r3, r4, sl, ror #27
   17f34:	andeq	r4, r4, sl, ror #6
   17f38:	andeq	r4, r4, r8, ror #6
   17f3c:			; <UNDEFINED> instruction: 0x00043dba
   17f40:	ldrdeq	r3, [r4], -sl
   17f44:	muleq	r4, r4, r1
   17f48:	andeq	r1, r4, r2, lsl #3
   17f4c:	muleq	r4, ip, sp
   17f50:	andeq	r4, r4, r6, lsl #3
   17f54:	strdeq	r3, [r4], -r0
   17f58:	andeq	r3, r4, r2, lsr #27
   17f5c:			; <UNDEFINED> instruction: 0xffffd011
   17f60:			; <UNDEFINED> instruction: 0xffffe271
   17f64:			; <UNDEFINED> instruction: 0xfffff659
   17f68:	andeq	r3, r4, r4, asr #26
   17f6c:	andeq	sp, r7, r2, asr ip
   17f70:	strdeq	r3, [r4], -sl
   17f74:	andeq	r3, r4, sl, lsl #24
   17f78:	andeq	r4, r4, ip
   17f7c:			; <UNDEFINED> instruction: 0x00040bbe
   17f80:	andeq	r3, r4, ip, lsr pc
   17f84:	andeq	r3, r4, lr, ror sl
   17f88:	andeq	lr, r7, ip, lsl r2
   17f8c:	andeq	pc, r3, sl, lsl #10
   17f90:	andeq	fp, r4, r0, ror #10
   17f94:	andeq	lr, r4, r8, lsl #4
   17f98:	andeq	r3, r4, r2, lsl #29
   17f9c:	andeq	sp, r3, r4, ror #8
   17fa0:	andeq	r3, r4, r2, lsr r9
   17fa4:	andeq	r3, r4, sl, lsr lr
   17fa8:	andeq	lr, r3, r8, asr #14
   17fac:	andeq	r3, r4, r8, ror sl
   17fb0:	andeq	r3, r4, r4, lsr #20
   17fb4:	andeq	r3, r4, lr, lsl #28
   17fb8:	andeq	r3, r4, r8, lsr r8
   17fbc:	strdeq	r3, [r4], -lr
   17fc0:	andeq	r0, r4, r4, asr r6
   17fc4:	svcmi	0x00f0e92d
   17fc8:			; <UNDEFINED> instruction: 0xf8d0460d
   17fcc:	addlt	r3, r7, r4, lsr r4
   17fd0:	strmi	r4, [r6], -r6, ror #18
   17fd4:	ldrbtmi	r4, [r9], #-2662	; 0xfffff59a
   17fd8:	ldmdbvs	fp, {r0, r1, r8, r9, ip, pc}
   17fdc:			; <UNDEFINED> instruction: 0xf8df588a
   17fe0:	ldmdavs	r2, {r2, r4, r7, r8, pc}
   17fe4:			; <UNDEFINED> instruction: 0xf04f9205
   17fe8:	ldrbtmi	r0, [r8], #512	; 0x200
   17fec:	ldmvs	fp, {r0, r1, r4, r8, ip, sp, pc}
   17ff0:	ldrmi	fp, [r8, r3, lsl #2]
   17ff4:	stclvs	12, cr9, [r0], #12
   17ff8:	stc	7, cr15, [r4], {237}	; 0xed
   17ffc:	strbtvs	r2, [r3], #768	; 0x300
   18000:			; <UNDEFINED> instruction: 0xf0002d00
   18004:	stcls	0, cr8, [r3], {175}	; 0xaf
   18008:			; <UNDEFINED> instruction: 0xf7ed69a0
   1800c:			; <UNDEFINED> instruction: 0x61a5ec7c
   18010:			; <UNDEFINED> instruction: 0xf8df4c59
   18014:			; <UNDEFINED> instruction: 0xf8dfa168
   18018:	ldrbtmi	r9, [ip], #-360	; 0xfffffe98
   1801c:	ldrbtmi	r4, [sl], #2905	; 0xb59
   18020:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
   18024:	tstlt	r5, r2, lsl #6
   18028:	strtmi	r7, [fp], fp, lsr #16
   1802c:	blmi	15c64c0 <mkdtemp@@Base+0x15744e4>
   18030:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   18034:	ldrdlt	pc, [r8, #131]	; 0x83
   18038:	ldmvs	r9, {r1, r8, r9, fp, ip, pc}^
   1803c:	rsble	r2, r5, r0, lsl #18
   18040:	tstls	r1, r8, asr r6
   18044:	bl	15d6004 <mkdtemp@@Base+0x1584028>
   18048:	stmdacs	r0, {r0, r8, fp, ip, pc}
   1804c:	blls	cc5cc <mkdtemp@@Base+0x7a5f0>
   18050:	teqlt	r7, pc, asr r9
   18054:	tstls	r1, r8, lsr r6
   18058:	mrc2	7, 7, pc, cr6, cr13, {7}
   1805c:	stmdacs	r0, {r0, r8, fp, ip, pc}
   18060:	svcge	0x0004d140
   18064:	bls	1500d0 <mkdtemp@@Base+0xfe0f4>
   18068:	stmdbvs	r3!, {r0, r9, sl, lr}
   1806c:	ldrmi	r4, [r3], #-1616	; 0xfffff9b0
   18070:			; <UNDEFINED> instruction: 0xf0176123
   18074:	stmdbvs	r1!, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   18078:			; <UNDEFINED> instruction: 0xf0174648
   1807c:			; <UNDEFINED> instruction: 0x4658fb31
   18080:			; <UNDEFINED> instruction: 0xff16f7fd
   18084:	tstlt	r0, r0, ror #2
   18088:	mrc2	7, 6, pc, cr14, cr13, {7}
   1808c:			; <UNDEFINED> instruction: 0x4658b9d0
   18090:	ldc	7, cr15, [r8], #-948	; 0xfffffc4c
   18094:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   18098:	stmdbvs	r0!, {r0, r3, r4, r6, r7, fp, sp, lr}
   1809c:			; <UNDEFINED> instruction: 0xf017463a
   180a0:	strmi	pc, [r3], pc, asr #26
   180a4:	bicsle	r2, lr, r0, lsl #16
   180a8:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   180ac:	blx	ff154110 <mkdtemp@@Base+0xff102134>
   180b0:	andslt	pc, r4, r4, asr #17
   180b4:	strtmi	r9, [fp], -r3, lsl #18
   180b8:	stmvs	sl, {r1, r2, r4, r5, fp, lr}
   180bc:	stmdavs	r9, {r3, r4, r5, r6, sl, lr}
   180c0:	mrc2	0, 2, pc, cr2, cr5, {0}
   180c4:			; <UNDEFINED> instruction: 0x46594834
   180c8:			; <UNDEFINED> instruction: 0xf0174478
   180cc:	ldmdami	r3!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   180d0:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
   180d4:	blx	fec54138 <mkdtemp@@Base+0xfec0215c>
   180d8:			; <UNDEFINED> instruction: 0xf7ed4658
   180dc:	stmdbvs	r7!, {r2, r4, sl, fp, sp, lr, pc}^
   180e0:	rscle	r2, r7, r0, lsl #30
   180e4:	subcs	r9, pc, #3072	; 0xc00
   180e8:			; <UNDEFINED> instruction: 0x4630213c
   180ec:	movwcs	r6, #287	; 0x11f
   180f0:	blx	8d4170 <mkdtemp@@Base+0x882194>
   180f4:			; <UNDEFINED> instruction: 0x4630687b
   180f8:	pkhbtmi	r4, r3, r8, lsl #15
   180fc:	stmdami	r8!, {r4, r8, r9, fp, ip, sp, pc}
   18100:			; <UNDEFINED> instruction: 0xf0174478
   18104:			; <UNDEFINED> instruction: 0xf8c7fac3
   18108:	str	fp, [ip, ip]
   1810c:	ldrbmi	r4, [r9], -r5, lsr #30
   18110:	ldrbtmi	r4, [pc], #-2085	; 18118 <__read_chk@plt+0x116b4>
   18114:			; <UNDEFINED> instruction: 0xf0174478
   18118:	ldmvs	r8!, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   1811c:	bl	ffcd60d8 <mkdtemp@@Base+0xffc840fc>
   18120:			; <UNDEFINED> instruction: 0xf01d4658
   18124:	blmi	657408 <mkdtemp@@Base+0x60542c>
   18128:			; <UNDEFINED> instruction: 0xf85860f8
   1812c:	ldmdami	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
   18130:	ldrdne	pc, [r8, #131]	; 0x83
   18134:	teqvs	r9, r8, ror r4
   18138:	blx	ff4d419c <mkdtemp@@Base+0xff4821c0>
   1813c:	ldmvs	r9!, {r8, r9, sp}^
   18140:			; <UNDEFINED> instruction: 0xe78e617b
   18144:	ldmdavs	r9!, {r1, r3, r4, fp, lr}
   18148:			; <UNDEFINED> instruction: 0xf0174478
   1814c:	bmi	696bd0 <mkdtemp@@Base+0x644bf4>
   18150:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   18154:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18158:	subsmi	r9, sl, r5, lsl #22
   1815c:	andlt	sp, r7, r4, lsl #2
   18160:	svchi	0x00f0e8bd
   18164:	ldrb	r6, [r3, -r5, lsr #19]
   18168:	ldmda	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1816c:	andeq	sp, r7, sl, lsr #17
   18170:	andeq	r0, r0, ip, asr r6
   18174:	muleq	r7, r6, r8
   18178:	andeq	lr, r7, r6, asr #29
   1817c:	andeq	r3, r4, sl, asr #19
   18180:	andeq	r3, r4, r0, ror #19
   18184:			; <UNDEFINED> instruction: 0x0007eebe
   18188:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1818c:	andeq	lr, r7, sl, asr #28
   18190:	andeq	r3, r4, r6, lsl r9
   18194:	muleq	r4, r8, r9
   18198:	andeq	r3, r4, r0, asr r9
   1819c:	andeq	r3, r4, r2, ror #18
   181a0:	muleq	r4, r8, r9
   181a4:	andeq	lr, r7, lr, asr #27
   181a8:	andeq	r3, r4, r4, ror r8
   181ac:	andeq	r3, r4, ip, ror r8
   181b0:	andeq	r3, r4, ip, lsr #18
   181b4:	andeq	sp, r7, lr, lsr #14
   181b8:	blmi	1a2a75c <mkdtemp@@Base+0x19d8780>
   181bc:	push	{r0, r3, r4, r5, r6, sl, lr}
   181c0:	strdlt	r4, [r8], r0
   181c4:	ldrtpl	pc, [r4], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
   181c8:	stmiapl	fp, {r0, r1, r2, r4, r9, sl, lr}^
   181cc:	cdpmi	2, 6, cr2, cr4, cr0, {0}
   181d0:	movwls	r6, #30747	; 0x781b
   181d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   181d8:	ldrbtmi	r9, [lr], #-515	; 0xfffffdfd
   181dc:	andcs	lr, r5, #3358720	; 0x334000
   181e0:			; <UNDEFINED> instruction: 0xf0002d00
   181e4:	stmdbge	r5, {r4, r5, r7, pc}
   181e8:			; <UNDEFINED> instruction: 0xf01a4638
   181ec:			; <UNDEFINED> instruction: 0x4604f991
   181f0:	stmdals	r3, {r3, r5, r7, r8, ip, sp, pc}
   181f4:	cdp2	0, 1, cr15, cr0, cr6, {0}
   181f8:			; <UNDEFINED> instruction: 0xf7ed9805
   181fc:	stmdals	r6, {r2, r7, r8, r9, fp, sp, lr, pc}
   18200:	bl	fe0561bc <mkdtemp@@Base+0xfe0041e0>
   18204:	blmi	156ab68 <mkdtemp@@Base+0x1518b8c>
   18208:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1820c:	blls	1f227c <mkdtemp@@Base+0x1a02a0>
   18210:			; <UNDEFINED> instruction: 0xf040405a
   18214:			; <UNDEFINED> instruction: 0x4620809c
   18218:	pop	{r3, ip, sp, pc}
   1821c:	bge	1389e4 <mkdtemp@@Base+0xe6a08>
   18220:	ldrtmi	sl, [r8], -r6, lsl #18
   18224:			; <UNDEFINED> instruction: 0xf968f01a
   18228:	stmdacs	r0, {r2, r9, sl, lr}
   1822c:	ldrtmi	sp, [r8], -r1, ror #3
   18230:			; <UNDEFINED> instruction: 0xf97af01a
   18234:	stmdacs	r0, {r2, r9, sl, lr}
   18238:	stmdals	r5, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
   1823c:	blx	ff15425e <mkdtemp@@Base+0xff102282>
   18240:	strmi	r2, [r0], pc, lsl #16
   18244:	stmdbls	r4, {r1, r2, r3, r6, ip, lr, pc}
   18248:	stmdals	r6, {r0, r1, r9, fp, sp, pc}
   1824c:			; <UNDEFINED> instruction: 0xf8f2f009
   18250:	cmple	r2, r0, lsl #16
   18254:	stmdavs	r1, {r0, r1, fp, ip, pc}
   18258:	teqle	r0, r1, asr #10
   1825c:	ldmdavs	fp, {r0, r1, r3, r5, r7, r9, fp, sp, lr}^
   18260:	ldmdblt	r5!, {r0, r2, r3, r4, fp, sp, lr}
   18264:	stmdavs	fp!, {r0, r2, r4, r6, sp, lr, pc}^
   18268:	ldmdavs	fp, {r0, r1, fp, ip, pc}^
   1826c:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
   18270:	stmiavs	r9!, {r0, r1, r2, r3, r6, ip, lr, pc}^
   18274:			; <UNDEFINED> instruction: 0xf842f007
   18278:	rscsle	r2, r4, r0, lsl #16
   1827c:			; <UNDEFINED> instruction: 0xf7fd4628
   18280:			; <UNDEFINED> instruction: 0x4606f89f
   18284:			; <UNDEFINED> instruction: 0x46314838
   18288:			; <UNDEFINED> instruction: 0xf0174478
   1828c:			; <UNDEFINED> instruction: 0x4629f9d5
   18290:			; <UNDEFINED> instruction: 0xf7fd4638
   18294:	strmi	pc, [r5], -fp, asr #29
   18298:			; <UNDEFINED> instruction: 0xf0069803
   1829c:			; <UNDEFINED> instruction: 0x4630fdbd
   182a0:	bl	c5625c <mkdtemp@@Base+0xc04280>
   182a4:			; <UNDEFINED> instruction: 0xf7ed9805
   182a8:	stmdals	r6, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
   182ac:	bl	ad6268 <mkdtemp@@Base+0xa8428c>
   182b0:	cmple	lr, r0, lsl #26
   182b4:	tstcs	r0, r8, lsr r6
   182b8:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   182bc:	stmdami	fp!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   182c0:	strtmi	r4, [r5], -r2, asr #12
   182c4:			; <UNDEFINED> instruction: 0xf0174478
   182c8:	stmdals	r3, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
   182cc:	stc2	0, cr15, [r4, #24]!
   182d0:			; <UNDEFINED> instruction: 0xf7ed4628
   182d4:	stmdals	r5, {r3, r4, r8, r9, fp, sp, lr, pc}
   182d8:	bl	556294 <mkdtemp@@Base+0x5042b8>
   182dc:			; <UNDEFINED> instruction: 0xf7ed9806
   182e0:			; <UNDEFINED> instruction: 0xe7e7eb12
   182e4:	strtmi	r4, [r5], -r2, lsr #18
   182e8:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
   182ec:			; <UNDEFINED> instruction: 0xf5019a05
   182f0:	ldrbtmi	r7, [r8], #-432	; 0xfffffe50
   182f4:			; <UNDEFINED> instruction: 0xf9a0f017
   182f8:	stmdbls	r5, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   182fc:	tstls	r1, r4, lsl #12
   18300:	blx	ff5d431c <mkdtemp@@Base+0xff582340>
   18304:	strmi	r9, [r2], -r1, lsl #18
   18308:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   1830c:			; <UNDEFINED> instruction: 0xf994f017
   18310:	blmi	6d20d4 <mkdtemp@@Base+0x6800f8>
   18314:	ldmpl	r3!, {r9, sp}^
   18318:	stclne	8, cr15, [ip, #-844]!	; 0xfffffcb4
   1831c:			; <UNDEFINED> instruction: 0xf8d4f007
   18320:	stmdals	r3, {r0, r2, r9, sl, lr}
   18324:	blx	ff7d4344 <mkdtemp@@Base+0xff782368>
   18328:	strmi	r4, [r2], -fp, lsr #12
   1832c:	ldmdbmi	r4, {r0, r2, r6, r8, ip, sp, pc}
   18330:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   18334:			; <UNDEFINED> instruction: 0xf5014478
   18338:			; <UNDEFINED> instruction: 0xf01771b0
   1833c:	strb	pc, [r4, r3, ror #17]	; <UNPREDICTABLE>
   18340:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
   18344:	ldmdami	r1, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   18348:			; <UNDEFINED> instruction: 0xf0154478
   1834c:			; <UNDEFINED> instruction: 0xf7edfd0d
   18350:	strcs	lr, [r0], #-3934	; 0xfffff0a2
   18354:	svclt	0x0000e756
   18358:	andeq	sp, r7, r4, asr #13
   1835c:	andeq	r0, r0, ip, asr r6
   18360:	andeq	sp, r7, r6, lsr #13
   18364:	andeq	sp, r7, r8, ror r6
   18368:	andeq	r3, r4, r4, lsr r9
   1836c:	andeq	r3, r4, ip, ror r8
   18370:	andeq	r3, r4, r2, lsl sl
   18374:	andeq	r3, r4, sl, lsl #16
   18378:	andeq	r3, r4, r6, lsl r8
   1837c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   18380:	andeq	r3, r4, sl, asr #19
   18384:	andeq	r3, r4, ip, asr r8
   18388:	andeq	r3, r4, r2, lsl #15
   1838c:	andeq	r3, r4, r4, lsl #15
   18390:	blmi	86a818 <mkdtemp@@Base+0x81883c>
   18394:	ldrlt	r4, [r0, #-1145]!	; 0xfffffb87
   18398:	stmiapl	fp, {r0, r2, r4, r9, sl, lr}^
   1839c:	andcs	fp, r0, #135	; 0x87
   183a0:	movwls	r6, #22555	; 0x581b
   183a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   183a8:	ldrtcc	pc, [r4], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   183ac:	cmnlt	fp, #268435456	; 0x10000000
   183b0:	stmdbge	r1, {r1, r9, fp, sp, pc}
   183b4:			; <UNDEFINED> instruction: 0xf01a4628
   183b8:			; <UNDEFINED> instruction: 0x4604f89f
   183bc:	stmdals	r1, {r3, r5, r6, r8, ip, sp, pc}
   183c0:	b	fe85637c <mkdtemp@@Base+0xfe8043a0>
   183c4:	blmi	52ac20 <mkdtemp@@Base+0x4d8c44>
   183c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   183cc:	blls	17243c <mkdtemp@@Base+0x120460>
   183d0:	tstle	r9, sl, asr r0
   183d4:	andlt	r4, r7, r0, lsr #12
   183d8:			; <UNDEFINED> instruction: 0x4628bd30
   183dc:			; <UNDEFINED> instruction: 0xf8a4f01a
   183e0:	stmdacs	r0, {r2, r9, sl, lr}
   183e4:	bls	8cb98 <mkdtemp@@Base+0x3abbc>
   183e8:	blls	c27fc <mkdtemp@@Base+0x70820>
   183ec:	stmib	sp, {r3, r5, r9, sl, lr}^
   183f0:			; <UNDEFINED> instruction: 0xf7fd3203
   183f4:			; <UNDEFINED> instruction: 0x0c00fb2b
   183f8:	stmdacs	r0, {sl}
   183fc:			; <UNDEFINED> instruction: 0x4628d0df
   18400:			; <UNDEFINED> instruction: 0xf7ff4621
   18404:			; <UNDEFINED> instruction: 0xe7dafddf
   18408:	svc	0x0000f7ed
   1840c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   18410:	stc2	0, cr15, [sl], #84	; 0x54
   18414:	andeq	sp, r7, ip, ror #9
   18418:	andeq	r0, r0, ip, asr r6
   1841c:			; <UNDEFINED> instruction: 0x0007d4b8
   18420:	andeq	r2, r4, r2, lsr #24
   18424:	blmi	c2a8e8 <mkdtemp@@Base+0xbd890c>
   18428:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   1842c:	stmiapl	fp, {r2, r4, r9, sl, lr}^
   18430:	andcs	fp, r0, #132	; 0x84
   18434:	movwls	r6, #14363	; 0x381b
   18438:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1843c:	ldrtcc	pc, [r4], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   18440:	blcs	3cc50 <error@@Base+0xd74c>
   18444:	bge	8c55c <mkdtemp@@Base+0x3a580>
   18448:	strtmi	sl, [r0], -r2, lsl #18
   1844c:			; <UNDEFINED> instruction: 0xf01a6cde
   18450:			; <UNDEFINED> instruction: 0x4605f853
   18454:	blls	86a1c <mkdtemp@@Base+0x34a40>
   18458:	stmdble	r3, {r1, r8, r9, fp, sp}
   1845c:	stmdavc	sl, {r1, r8, fp, ip, pc}
   18460:	andsle	r2, r5, r6, lsl #20
   18464:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   18468:			; <UNDEFINED> instruction: 0xf8e6f017
   1846c:	tstcs	r0, r0, lsr #12
   18470:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
   18474:			; <UNDEFINED> instruction: 0xf7ed9802
   18478:	bmi	792d98 <mkdtemp@@Base+0x740dbc>
   1847c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   18480:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18484:	subsmi	r9, sl, r3, lsl #22
   18488:	strtmi	sp, [r8], -r6, lsr #2
   1848c:	ldcllt	0, cr11, [r0, #-16]!
   18490:	blcc	b65c0 <mkdtemp@@Base+0x645e4>
   18494:			; <UNDEFINED> instruction: 0xd1e5429a
   18498:	ldrtmi	r3, [r0], -r2, lsl #2
   1849c:	stc2	0, cr15, [r4, #-140]	; 0xffffff74
   184a0:	strtmi	fp, [r0], -r0, ror #3
   184a4:			; <UNDEFINED> instruction: 0xf840f01a
   184a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   184ac:	strmi	sp, [r1], -r2, ror #3
   184b0:			; <UNDEFINED> instruction: 0xf7fd4620
   184b4:			; <UNDEFINED> instruction: 0x0c00facb
   184b8:	stmdacs	r0, {sl}
   184bc:	stmdami	sp, {r1, r3, r4, r6, r7, ip, lr, pc}
   184c0:			; <UNDEFINED> instruction: 0xf0174478
   184c4:			; <UNDEFINED> instruction: 0x4629f8b9
   184c8:			; <UNDEFINED> instruction: 0xf7ff4620
   184cc:			; <UNDEFINED> instruction: 0xe7d1fd7b
   184d0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   184d4:	mcrr2	0, 1, pc, r8, cr5	; <UNPREDICTABLE>
   184d8:	cdp	7, 9, cr15, cr8, cr13, {7}
   184dc:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   184e0:	mcrr2	0, 1, pc, r2, cr5	; <UNPREDICTABLE>
   184e4:	andeq	sp, r7, r8, asr r4
   184e8:	andeq	r0, r0, ip, asr r6
   184ec:	andeq	r3, r4, lr, ror #14
   184f0:	andeq	sp, r7, r2, lsl #8
   184f4:	andeq	r3, r4, r8, ror #14
   184f8:	andeq	r2, r4, lr, asr fp
   184fc:	andeq	r3, r4, lr, lsl r7
   18500:	blmi	aea9b0 <mkdtemp@@Base+0xa989d4>
   18504:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
   18508:	addlt	r4, r4, r4, lsl r6
   1850c:	ldrtpl	pc, [r4], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   18510:	stmiapl	fp, {r9, sp}^
   18514:	movwls	r6, #14363	; 0x381b
   18518:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1851c:	sfmcs	f1, 1, [r0, #-8]
   18520:	stmdbge	r2, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
   18524:			; <UNDEFINED> instruction: 0xf0194620
   18528:	strdlt	pc, [r8, #-243]!	; 0xffffff0d
   1852c:			; <UNDEFINED> instruction: 0xf7ed9802
   18530:	bmi	852ce0 <mkdtemp@@Base+0x800d04>
   18534:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   18538:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1853c:	subsmi	r9, sl, r3, lsl #22
   18540:	andcs	sp, r0, sp, lsr #2
   18544:	ldcllt	0, cr11, [r0, #-16]!
   18548:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
   1854c:			; <UNDEFINED> instruction: 0xf0194620
   18550:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   18554:	strtmi	sp, [r0], -sl, ror #3
   18558:			; <UNDEFINED> instruction: 0xffe6f019
   1855c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   18560:			; <UNDEFINED> instruction: 0xf89dd1e4
   18564:	ldmdblt	r3, {r0, r1, r2, ip, sp}^
   18568:	stmdbls	r2, {r0, r1, r4, fp, lr}
   1856c:			; <UNDEFINED> instruction: 0xf0174478
   18570:	strtmi	pc, [r0], -r3, ror #16
   18574:			; <UNDEFINED> instruction: 0xf7ff9902
   18578:	andcs	pc, r0, r5, lsr #26
   1857c:	stmdami	pc, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   18580:			; <UNDEFINED> instruction: 0xf0174478
   18584:	bvs	1b16648 <mkdtemp@@Base+0x1ac466c>
   18588:	rscle	r2, sp, r0, lsl #22
   1858c:	ldmdavs	fp, {r1, r2, r3, r4, r6, r8, sp, lr}
   18590:	rscle	r2, r9, r0, lsl #22
   18594:	ldmdavs	fp, {r1, r2, r3, r4, r6, r8, sp, lr}
   18598:	mvnsle	r2, r0, lsl #22
   1859c:			; <UNDEFINED> instruction: 0xf7ede7e4
   185a0:	stmdami	r7, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
   185a4:			; <UNDEFINED> instruction: 0xf0154478
   185a8:	svclt	0x0000fbdf
   185ac:	andeq	sp, r7, sl, ror r3
   185b0:	andeq	r0, r0, ip, asr r6
   185b4:	andeq	sp, r7, sl, asr #6
   185b8:	andeq	r3, r4, r8, lsl #14
   185bc:	andeq	r3, r4, ip, lsl r7
   185c0:	muleq	r4, ip, r6
   185c4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   185c8:			; <UNDEFINED> instruction: 0x47706018
   185cc:	andeq	lr, r7, r2, lsr r9
   185d0:			; <UNDEFINED> instruction: 0x460db538
   185d4:	vaddw.s8	q9, q4, d1
   185d8:	strmi	r0, [r4], -r0, lsl #2
   185dc:	cdp2	0, 13, cr15, cr2, cr11, {0}
   185e0:	strtmi	fp, [r9], -r8, lsr #18
   185e4:			; <UNDEFINED> instruction: 0xf00b4620
   185e8:	stmdblt	r0, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   185ec:			; <UNDEFINED> instruction: 0xf005bd38
   185f0:	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   185f4:			; <UNDEFINED> instruction: 0x46024479
   185f8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   185fc:	blx	fed5465a <mkdtemp@@Base+0xfed0267e>
   18600:	andeq	r4, r4, ip, asr sp
   18604:	andeq	r3, r4, sl, ror r8
   18608:	ldmdami	r7, {r1, r2, r4, r8, r9, fp, lr}
   1860c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   18610:			; <UNDEFINED> instruction: 0x46144478
   18614:	ldmdavs	r2, {r1, r2, r3, r9, sl, lr}^
   18618:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   1861c:			; <UNDEFINED> instruction: 0xf0179d04
   18620:	blmi	4d6654 <mkdtemp@@Base+0x484678>
   18624:	bmi	4a0a68 <mkdtemp@@Base+0x44ea8c>
   18628:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   1862c:			; <UNDEFINED> instruction: 0x4628447b
   18630:			; <UNDEFINED> instruction: 0xf8c4589b
   18634:			; <UNDEFINED> instruction: 0xf00b30c4
   18638:	ldmdblt	r0!, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1863c:			; <UNDEFINED> instruction: 0x46284631
   18640:	cdp2	0, 10, cr15, cr0, cr11, {0}
   18644:	stmdblt	r8, {r0, r1, r9, sl, lr}
   18648:			; <UNDEFINED> instruction: 0x4603bd70
   1864c:			; <UNDEFINED> instruction: 0xf0054618
   18650:	blmi	256b14 <mkdtemp@@Base+0x204b38>
   18654:			; <UNDEFINED> instruction: 0xf103447b
   18658:	strmi	r0, [r2], -ip, lsl #2
   1865c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   18660:	blx	fe0d46be <mkdtemp@@Base+0xfe0826e2>
   18664:	andeq	r4, r4, r4, asr #26
   18668:	andeq	r3, r4, r4, ror r8
   1866c:	andeq	sp, r7, r4, asr r2
   18670:	andeq	r0, r0, r0, asr r7
   18674:	strdeq	r4, [r4], -ip
   18678:	andeq	r3, r4, r6, lsl r8
   1867c:	stmdacs	r2, {r0, r1, r2, r4, r5, r9, fp, lr}
   18680:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   18684:	addlt	fp, r4, r0, lsl r5
   18688:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1868c:			; <UNDEFINED> instruction: 0xf04f9303
   18690:	blmi	d19298 <mkdtemp@@Base+0xcc72bc>
   18694:	andle	r4, ip, fp, ror r4
   18698:	eorsle	r2, r2, r3, lsl #16
   1869c:	eorle	r2, r2, r1, lsl #16
   186a0:			; <UNDEFINED> instruction: 0x46024b31
   186a4:	ldrbtmi	r4, [fp], #-2097	; 0xfffff7cf
   186a8:			; <UNDEFINED> instruction: 0xf1034478
   186ac:			; <UNDEFINED> instruction: 0xf0150128
   186b0:	stmvs	sl, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   186b4:	eorle	r2, sp, r0, lsl #20
   186b8:	stmdavs	fp, {r3, r6, r8, fp, sp, lr}^
   186bc:	suble	r2, r2, r0, lsl #16
   186c0:	stmdbmi	fp!, {r2, r3, r8, fp, sp, lr}
   186c4:	stmdage	r2, {ip, pc}
   186c8:	strls	r4, [r1], #-1145	; 0xfffffb87
   186cc:	blx	1d4748 <mkdtemp@@Base+0x18276c>
   186d0:	blmi	8eaf78 <mkdtemp@@Base+0x898f9c>
   186d4:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
   186d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   186dc:	subsmi	r9, sl, r3, lsl #22
   186e0:	andlt	sp, r4, r9, lsr r1
   186e4:	stmvs	sl, {r4, r8, sl, fp, ip, sp, pc}
   186e8:	stmdbvs	r8, {r1, r3, r4, r8, r9, ip, sp, pc}^
   186ec:	mvnslt	r6, fp, asr #16
   186f0:	stmdbmi	r1!, {r2, r3, r8, fp, sp, lr}
   186f4:	stmdage	r2, {ip, pc}
   186f8:	strls	r4, [r1], #-1145	; 0xfffffb87
   186fc:			; <UNDEFINED> instruction: 0xf9eef01d
   18700:	stmdavs	sl, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   18704:	stmdavs	fp, {r1, r5, r6, r8, ip, sp, pc}^
   18708:	ldmdbmi	ip, {r1, fp, sp, pc}
   1870c:			; <UNDEFINED> instruction: 0xf01d4479
   18710:	ldrb	pc, [sp, r5, ror #19]	; <UNPREDICTABLE>
   18714:	bcs	32744 <error@@Base+0x3240>
   18718:	bmi	68ce58 <mkdtemp@@Base+0x63ae7c>
   1871c:			; <UNDEFINED> instruction: 0xe7cb447a
   18720:	ldmpl	fp, {r3, r4, r9, fp, lr}
   18724:	ldrdlt	r6, [r3, fp]
   18728:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
   1872c:	stmiavs	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   18730:	stmdavs	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   18734:	bicsle	r2, r8, r0, lsl #20
   18738:	ldmpl	fp, {r1, r4, r9, fp, lr}
   1873c:	ldmdblt	fp!, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}
   18740:	ldrbtmi	r4, [sl], #-2578	; 0xfffff5ee
   18744:	stmiavs	r8, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   18748:	bmi	492638 <mkdtemp@@Base+0x44065c>
   1874c:			; <UNDEFINED> instruction: 0xe7da447a
   18750:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   18754:			; <UNDEFINED> instruction: 0xf7ede7c9
   18758:	svclt	0x0000ed5a
   1875c:	strdeq	sp, [r7], -lr
   18760:	andeq	r0, r0, ip, asr r6
   18764:	andeq	sp, r7, ip, ror #3
   18768:	andeq	r4, r4, sl, lsr #25
   1876c:	andeq	r3, r4, ip, ror #16
   18770:	andeq	r3, r4, r4, lsr #16
   18774:	andeq	sp, r7, ip, lsr #3
   18778:	andeq	r3, r4, ip, lsr #15
   1877c:	andeq	r3, r4, r0, asr #15
   18780:	andeq	ip, r3, r8, lsr #13
   18784:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   18788:	muleq	r4, r2, lr
   1878c:	andeq	ip, r3, r2, lsl #13
   18790:	andeq	ip, r3, r8, ror r6
   18794:	andeq	r8, r4, sl, ror #28
   18798:	mvnsmi	lr, sp, lsr #18
   1879c:			; <UNDEFINED> instruction: 0xf8d24615
   187a0:	ldrmi	r8, [ip], -r8, asr #1
   187a4:	addlt	r4, r4, r6, asr #20
   187a8:	ldrbtmi	r4, [sl], #-2886	; 0xfffff4ba
   187ac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   187b0:			; <UNDEFINED> instruction: 0xf04f9303
   187b4:			; <UNDEFINED> instruction: 0xf1b80300
   187b8:	rsbsle	r0, r7, r0, lsl #30
   187bc:	ldrdcc	pc, [r0], -r8
   187c0:	cmple	fp, r0, lsl #22
   187c4:	strtmi	r4, [r0], -r9, ror #12
   187c8:	blx	fe6d47fc <mkdtemp@@Base+0xfe682820>
   187cc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   187d0:	blls	4cd50 <error@@Base+0x1d84c>
   187d4:	cmple	r5, r4, lsl #22
   187d8:	stmdavs	sl!, {r0, r1, r3, r4, r5, r8, fp, lr}^
   187dc:	ldrbtmi	r4, [r9], #-2107	; 0xfffff7c5
   187e0:	teqcc	r8, fp, lsr sp
   187e4:	ldrbtmi	r4, [r8], #-3643	; 0xfffff1c5
   187e8:			; <UNDEFINED> instruction: 0xf016447d
   187ec:	ldrbtmi	pc, [lr], #-3919	; 0xfffff0b1	; <UNPREDICTABLE>
   187f0:	ands	r3, r6, r8, lsr r5
   187f4:	stmdbge	r1, {r9, sp}
   187f8:	stmib	sp, {r5, r9, sl, lr}^
   187fc:			; <UNDEFINED> instruction: 0xf00b2201
   18800:	ldmiblt	r8!, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
   18804:	bge	aa010 <mkdtemp@@Base+0x58034>
   18808:			; <UNDEFINED> instruction: 0xf00b4620
   1880c:	stmiblt	r8, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   18810:	blls	aa0d8 <mkdtemp@@Base+0x580fc>
   18814:	strtmi	r9, [r9], -r1, lsl #20
   18818:			; <UNDEFINED> instruction: 0xff38f016
   1881c:			; <UNDEFINED> instruction: 0xf7ed9801
   18820:			; <UNDEFINED> instruction: 0x4620e872
   18824:	blx	ffa54842 <mkdtemp@@Base+0xffa02866>
   18828:	mvnle	r2, r0, lsl #16
   1882c:			; <UNDEFINED> instruction: 0xf8c82301
   18830:	and	r3, fp, r0
   18834:			; <UNDEFINED> instruction: 0xf83cf005
   18838:			; <UNDEFINED> instruction: 0xf04f4927
   1883c:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
   18840:			; <UNDEFINED> instruction: 0x46023138
   18844:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   18848:	mrc2	0, 2, pc, cr12, cr6, {0}
   1884c:	blmi	76b0e4 <mkdtemp@@Base+0x719108>
   18850:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18854:	blls	f28c4 <mkdtemp@@Base+0xa08e8>
   18858:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   1885c:	andlt	r4, r4, r8, lsr r6
   18860:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18864:			; <UNDEFINED> instruction: 0x461a491f
   18868:	movwcs	r4, #18463	; 0x481f
   1886c:			; <UNDEFINED> instruction: 0xf04f4479
   18870:	ldrbtmi	r3, [r8], #-2047	; 0xfffff801
   18874:			; <UNDEFINED> instruction: 0xf0163138
   18878:	strb	pc, [r7, r5, asr #28]!	; <UNPREDICTABLE>
   1887c:			; <UNDEFINED> instruction: 0xf04f491b
   18880:	ldmdami	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
   18884:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18888:			; <UNDEFINED> instruction: 0xf0163138
   1888c:			; <UNDEFINED> instruction: 0xe7ddfe3b
   18890:			; <UNDEFINED> instruction: 0xf80ef005
   18894:			; <UNDEFINED> instruction: 0xf04f4b17
   18898:	ldrbtmi	r3, [fp], #-2047	; 0xfffff801
   1889c:	teqeq	r8, r3, lsl #2	; <UNPREDICTABLE>
   188a0:	ldmdami	r5, {r1, r9, sl, lr}
   188a4:			; <UNDEFINED> instruction: 0xf0164478
   188a8:	strb	pc, [pc, sp, lsr #28]	; <UNPREDICTABLE>
   188ac:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   188b0:	stmdavs	sl!, {r0, r3, r4, r5, r6, sl, lr}^
   188b4:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
   188b8:	blx	15d4914 <mkdtemp@@Base+0x1582938>
   188bc:	stc	7, cr15, [r6], #948	; 0x3b4
   188c0:	ldrdeq	sp, [r7], -r6
   188c4:	andeq	r0, r0, ip, asr r6
   188c8:	andeq	r4, r4, r2, ror fp
   188cc:	andeq	r3, r4, r6, ror #15
   188d0:	andeq	r4, r4, r8, ror #22
   188d4:	andeq	r3, r4, sl, lsl r8
   188d8:	andeq	r4, r4, r2, lsl fp
   188dc:	andeq	r3, r4, r6, lsr #15
   188e0:	andeq	sp, r7, r0, lsr r0
   188e4:	andeq	r4, r4, r4, ror #21
   188e8:	andeq	r3, r4, sl, lsl r7
   188ec:	andeq	r4, r4, ip, asr #21
   188f0:	andeq	r3, r4, lr, asr #13
   188f4:			; <UNDEFINED> instruction: 0x00044ab6
   188f8:	andeq	r3, r4, ip, asr #13
   188fc:	andeq	r4, r4, r0, lsr #21
   18900:	andeq	r3, r4, sl, ror r6
   18904:			; <UNDEFINED> instruction: 0x460fb5f8
   18908:			; <UNDEFINED> instruction: 0xf00f4606
   1890c:	ldcmi	15, cr15, [r7, #-444]	; 0xfffffe44
   18910:	ldrbtmi	r4, [sp], #-1594	; 0xfffff9c6
   18914:			; <UNDEFINED> instruction: 0x46293554
   18918:	ldmdami	r5, {r2, r9, sl, lr}
   1891c:			; <UNDEFINED> instruction: 0xf0164478
   18920:			; <UNDEFINED> instruction: 0xb1b4fedf
   18924:	mcrrne	10, 14, r6, fp, cr1
   18928:	ldrtmi	sp, [r0], -sp
   1892c:			; <UNDEFINED> instruction: 0xff5ef00f
   18930:	lsllt	r4, r1, #12
   18934:			; <UNDEFINED> instruction: 0xf04f2300
   18938:	rscvs	r3, r2, #-268435441	; 0xf000000f
   1893c:	ldrtmi	r6, [r0], -r3, lsl #1
   18940:			; <UNDEFINED> instruction: 0xf01760cb
   18944:	stmdavs	r1!, {r0, r4, r5, sl, fp, ip, sp, lr, pc}^
   18948:	pop	{r4, r5, r9, sl, lr}
   1894c:			; <UNDEFINED> instruction: 0xf01140f8
   18950:	stmdami	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
   18954:			; <UNDEFINED> instruction: 0x4629463a
   18958:			; <UNDEFINED> instruction: 0xf0154478
   1895c:	stmdami	r6, {r0, r2, r9, fp, ip, sp, lr, pc}
   18960:	bvs	ff8ea20c <mkdtemp@@Base+0xff898230>
   18964:	ldrbtmi	r6, [r8], #-2146	; 0xfffff79e
   18968:			; <UNDEFINED> instruction: 0xf9fef015
   1896c:	andeq	r4, r4, lr, lsr sl
   18970:	andeq	r3, r4, r8, lsl r7
   18974:	strdeq	r3, [r4], -r8
   18978:	andeq	r3, r4, sl, lsl #14
   1897c:			; <UNDEFINED> instruction: 0x460cb538
   18980:	vstrls	d4, [r4, #-88]	; 0xffffffa8
   18984:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   18988:	cmneq	r4, r3, lsl #2	; <UNPREDICTABLE>
   1898c:	ldrbtmi	r6, [r8], #-2130	; 0xfffff7ae
   18990:	mrc2	0, 3, pc, cr12, cr6, {0}
   18994:	tstcs	r5, r8, lsr #12
   18998:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   1899c:	ldc2l	0, cr15, [r2], #44	; 0x2c
   189a0:	ldmdblt	r0!, {r0, r1, r9, sl, lr}^
   189a4:	strtmi	r4, [r8], -r1, lsr #12
   189a8:	stc2l	0, cr15, [ip], #44	; 0x2c
   189ac:	stmdblt	r0, {r0, r1, r9, sl, lr}^
   189b0:	svc	0x001cf7ec
   189b4:	strtmi	r4, [r8], -r1, lsl #12
   189b8:	stc2l	0, cr15, [r4], #44	; 0x2c
   189bc:	stmdblt	r0, {r0, r1, r9, sl, lr}
   189c0:			; <UNDEFINED> instruction: 0x4618bd38
   189c4:			; <UNDEFINED> instruction: 0xff74f004
   189c8:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   189cc:	cmneq	r4, r3, lsl #2	; <UNPREDICTABLE>
   189d0:	stmdami	r5, {r1, r9, sl, lr}
   189d4:			; <UNDEFINED> instruction: 0xf0154478
   189d8:	svclt	0x0000f9c7
   189dc:	andeq	r4, r4, sl, asr #19
   189e0:	andeq	r3, r4, lr, lsl #14
   189e4:	andeq	r4, r4, r6, lsl #19
   189e8:	andeq	r3, r4, r0, lsr #9
   189ec:			; <UNDEFINED> instruction: 0x460eb5f8
   189f0:			; <UNDEFINED> instruction: 0xf00f4607
   189f4:	stcmi	14, cr15, [r7, #-1004]!	; 0xfffffc14
   189f8:	ldrbtmi	r4, [sp], #-1586	; 0xfffff9ce
   189fc:			; <UNDEFINED> instruction: 0x46293594
   18a00:	stmdami	r5!, {r2, r9, sl, lr}
   18a04:			; <UNDEFINED> instruction: 0xf0164478
   18a08:			; <UNDEFINED> instruction: 0xb3acfe6b
   18a0c:	orrslt	r6, fp, r3, ror #17
   18a10:	ldrtmi	r6, [r8], -r1, lsr #17
   18a14:	cdp2	0, 14, cr15, cr10, cr15, {0}
   18a18:	orrslt	r4, r8, #6291456	; 0x600000
   18a1c:	stmib	r4, {r8, r9, sp}^
   18a20:	stmdavs	r3, {r1, r8, r9, ip, sp}
   18a24:	rscscc	pc, pc, #79	; 0x4f
   18a28:	blcc	f1538 <mkdtemp@@Base+0x9f55c>
   18a2c:	stmdale	r9, {r0, r8, r9, fp, sp}
   18a30:	mvnlt	r6, r3, lsl #18
   18a34:			; <UNDEFINED> instruction: 0xb1ab6973
   18a38:	ldrtmi	r6, [r8], -r1, ror #16
   18a3c:	ldrhtmi	lr, [r8], #141	; 0x8d
   18a40:	svclt	0x0006f011
   18a44:	strtmi	r6, [r9], -r2, asr #16
   18a48:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   18a4c:	mrc2	0, 0, pc, cr14, cr6, {0}
   18a50:			; <UNDEFINED> instruction: 0x46384631
   18a54:	stc2	0, cr15, [r2], {23}
   18a58:	ldrtmi	r6, [r8], -r1, ror #16
   18a5c:	ldrhtmi	lr, [r8], #141	; 0x8d
   18a60:	mrclt	0, 7, APSR_nzcv, cr6, cr1, {0}
   18a64:			; <UNDEFINED> instruction: 0x46384631
   18a68:	blx	ffbd4ace <mkdtemp@@Base+0xffb82af2>
   18a6c:	strmi	lr, [r1], -r4, ror #15
   18a70:			; <UNDEFINED> instruction: 0xf0174638
   18a74:			; <UNDEFINED> instruction: 0xe7ddfabb
   18a78:	ldrtmi	r4, [r2], -r9, lsl #16
   18a7c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   18a80:			; <UNDEFINED> instruction: 0xf972f015
   18a84:	strtmi	r4, [r9], -r7, lsl #16
   18a88:	movwcs	lr, #6612	; 0x19d4
   18a8c:			; <UNDEFINED> instruction: 0xf0154478
   18a90:	svclt	0x0000f96b
   18a94:	andeq	r4, r4, r6, asr r9
   18a98:	andeq	r3, r4, r0, lsr r6
   18a9c:	muleq	r4, sl, r6
   18aa0:	ldrdeq	r3, [r4], -r2
   18aa4:	andeq	r3, r4, ip, lsr #12
   18aa8:			; <UNDEFINED> instruction: 0x4616b570
   18aac:			; <UNDEFINED> instruction: 0x4604461d
   18ab0:	stc2l	0, cr15, [r8], #-44	; 0xffffffd4
   18ab4:			; <UNDEFINED> instruction: 0x4631b950
   18ab8:			; <UNDEFINED> instruction: 0xf00b4620
   18abc:	stmdblt	r8!, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
   18ac0:	strtmi	r4, [r0], -r9, lsr #12
   18ac4:	cdp2	0, 1, cr15, cr2, cr11, {0}
   18ac8:			; <UNDEFINED> instruction: 0xbd70b900
   18acc:	cdp2	0, 15, cr15, cr0, cr4, {0}
   18ad0:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   18ad4:			; <UNDEFINED> instruction: 0x01b4f103
   18ad8:	stmdami	r3, {r1, r9, sl, lr}
   18adc:			; <UNDEFINED> instruction: 0xf0154478
   18ae0:	svclt	0x0000f943
   18ae4:	andeq	r4, r4, lr, ror r8
   18ae8:	muleq	r4, r8, r3
   18aec:	blmi	1f2b4e0 <mkdtemp@@Base+0x1ed9504>
   18af0:	push	{r1, r3, r4, r5, r6, sl, lr}
   18af4:	strdlt	r4, [r9], r0
   18af8:			; <UNDEFINED> instruction: 0x460e58d3
   18afc:	ldrdpl	pc, [r8], #129	; 0x81
   18b00:	ldmdavs	fp, {r0, r7, r9, sl, lr}
   18b04:			; <UNDEFINED> instruction: 0xf04f9307
   18b08:	movwcs	r0, #768	; 0x300
   18b0c:			; <UNDEFINED> instruction: 0xf0059304
   18b10:	stmdacs	r0, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
   18b14:	sbchi	pc, r5, r0
   18b18:	ldrdmi	pc, [r8], #134	; 0x86
   18b1c:	stccs	6, cr4, [r0], {7}
   18b20:	ldclvs	0, cr13, [r0], #-376	; 0xfffffe88
   18b24:			; <UNDEFINED> instruction: 0xf00ba904
   18b28:	stmdacs	r0, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
   18b2c:	adchi	pc, r3, r0, asr #32
   18b30:	stmdbge	r5, {r2, fp, ip, pc}
   18b34:			; <UNDEFINED> instruction: 0xf8e4f00b
   18b38:	stmdacs	r0, {r7, r9, sl, lr}
   18b3c:	addshi	pc, fp, r0, asr #32
   18b40:	blls	172d10 <mkdtemp@@Base+0x120d34>
   18b44:	andls	r9, r3, #4, 16	; 0x40000
   18b48:			; <UNDEFINED> instruction: 0xf0059302
   18b4c:			; <UNDEFINED> instruction: 0x4c65fa55
   18b50:	ldrbtmi	r9, [ip], #-2563	; 0xfffff5fd
   18b54:	strbcc	r9, [r0], #2818	; 0xb02
   18b58:	andls	r4, r0, r1, lsr #12
   18b5c:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
   18b60:	ldc2	0, cr15, [lr, #88]!	; 0x58
   18b64:	bcs	7f380 <mkdtemp@@Base+0x2d3a4>
   18b68:			; <UNDEFINED> instruction: 0xf8cdbf08
   18b6c:	andle	r8, sl, r8, lsl r0
   18b70:	blcs	32c24 <error@@Base+0x3720>
   18b74:	addhi	pc, r9, r0
   18b78:	stmdbge	r6, {r2, fp, ip, pc}
   18b7c:			; <UNDEFINED> instruction: 0xf8c0f00b
   18b80:	cmnle	r8, r0, lsl #16
   18b84:	mrrcmi	10, 0, r9, r9, cr5	; <UNPREDICTABLE>
   18b88:	ldfmie	f2, [r9, #-4]
   18b8c:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   18b90:	and	r3, r5, r8, lsl #8
   18b94:	strcc	r6, [r8], #-2149	; 0xfffff79b
   18b98:	subsle	r2, fp, r0, lsl #26
   18b9c:	stcne	8, cr15, [r8], {84}	; 0x54
   18ba0:	mvnsle	r4, sl, lsl #5
   18ba4:	strbmi	r9, [r8], -r4, lsl #22
   18ba8:	ldrtmi	r9, [r2], -r6, lsl #18
   18bac:	strmi	r9, [r8, r0, lsl #14]!
   18bb0:	ldrtmi	r4, [r8], -r0, lsl #13
   18bb4:	blx	854bd0 <mkdtemp@@Base+0x802bf4>
   18bb8:	teqle	sl, r0, lsl #16
   18bbc:			; <UNDEFINED> instruction: 0xf0059804
   18bc0:	ldrtmi	pc, [r8], -r1, lsr #17	; <UNPREDICTABLE>
   18bc4:			; <UNDEFINED> instruction: 0xf89ef005
   18bc8:	blmi	116b4f8 <mkdtemp@@Base+0x111951c>
   18bcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18bd0:	blls	1f2c40 <mkdtemp@@Base+0x1a0c64>
   18bd4:	qdsuble	r4, sl, r2
   18bd8:	andlt	r4, r9, r0, asr #12
   18bdc:	mvnshi	lr, #12386304	; 0xbd0000
   18be0:	andcs	r2, r1, r4, lsl #2
   18be4:			; <UNDEFINED> instruction: 0xff14f01c
   18be8:	ldmdavs	r1!, {r0, r1, r6, r9, fp, lr}^
   18bec:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   18bf0:	sbceq	pc, r8, r6, asr #17
   18bf4:			; <UNDEFINED> instruction: 0xf0114648
   18bf8:	tstcs	r1, r1, lsl lr	; <UNPREDICTABLE>
   18bfc:			; <UNDEFINED> instruction: 0xf00b4638
   18c00:	stmdacs	r0, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   18c04:	tstcs	r4, r4, asr r1
   18c08:			; <UNDEFINED> instruction: 0xf00b4638
   18c0c:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   18c10:	ldfvsd	f5, [r0], #312	; 0x138
   18c14:			; <UNDEFINED> instruction: 0xf00b4639
   18c18:			; <UNDEFINED> instruction: 0x4680fd79
   18c1c:	cmple	r2, r0, lsl #16
   18c20:	ldmdami	r7!, {r1, r2, r4, r5, r8, fp, lr}
   18c24:	ldmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}^
   18c28:	ldrbtmi	r3, [r8], #-448	; 0xfffffe40
   18c2c:	ldc2l	0, cr15, [r8, #-88]	; 0xffffffa8
   18c30:	ldcvs	7, cr14, [r0], #784	; 0x310
   18c34:			; <UNDEFINED> instruction: 0xf00b4639
   18c38:	stmdacs	r0, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   18c3c:			; <UNDEFINED> instruction: 0xf004d0be
   18c40:	blmi	c58524 <mkdtemp@@Base+0xc06548>
   18c44:			; <UNDEFINED> instruction: 0xf103447b
   18c48:	strmi	r0, [r2], -r0, asr #3
   18c4c:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   18c50:			; <UNDEFINED> instruction: 0xf88af015
   18c54:	stmdami	lr!, {r0, r2, r3, r5, r8, fp, lr}
   18c58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   18c5c:			; <UNDEFINED> instruction: 0xf01631c0
   18c60:	blmi	b57dac <mkdtemp@@Base+0xb05dd0>
   18c64:	tstcs	r3, r6, lsl #20
   18c68:			; <UNDEFINED> instruction: 0xf2c8447b
   18c6c:	ldrtmi	r0, [r8], -r0, lsl #2
   18c70:			; <UNDEFINED> instruction: 0xff1af7ff
   18c74:	stmdbmi	r8!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   18c78:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18c7c:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
   18c80:	biccc	r4, r0, r8, ror r4
   18c84:	ldc2	0, cr15, [lr], #-88	; 0xffffffa8
   18c88:	stmdami	r5!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
   18c8c:			; <UNDEFINED> instruction: 0x46214613
   18c90:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
   18c94:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   18c98:	ldc2	0, cr15, [r4], #-88	; 0xffffffa8
   18c9c:			; <UNDEFINED> instruction: 0xf7ede78e
   18ca0:	stmdbmi	r0!, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
   18ca4:	ldrbtmi	r4, [r9], #-2080	; 0xfffff7e0
   18ca8:	biccc	r4, r0, r8, ror r4
   18cac:			; <UNDEFINED> instruction: 0xf85cf015
   18cb0:	ldc2l	0, cr15, [lr, #16]!
   18cb4:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   18cb8:	biceq	pc, r0, r3, lsl #2
   18cbc:	ldmdami	ip, {r1, r9, sl, lr}
   18cc0:			; <UNDEFINED> instruction: 0xf0154478
   18cc4:			; <UNDEFINED> instruction: 0xf004f851
   18cc8:	blmi	6d849c <mkdtemp@@Base+0x6864c0>
   18ccc:			; <UNDEFINED> instruction: 0xf103447b
   18cd0:	strmi	r0, [r2], -r0, asr #3
   18cd4:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   18cd8:			; <UNDEFINED> instruction: 0xf846f015
   18cdc:	muleq	r7, r0, sp
   18ce0:	andeq	r0, r0, ip, asr r6
   18ce4:	strdeq	r4, [r4], -lr
   18ce8:	strdeq	r3, [r4], -r2
   18cec:	andeq	ip, r7, r4, asr #2
   18cf0:			; <UNDEFINED> instruction: 0xfffffc07
   18cf4:			; <UNDEFINED> instruction: 0x0007ccb4
   18cf8:			; <UNDEFINED> instruction: 0xfffffdfb
   18cfc:	andeq	r4, r4, ip, lsr #14
   18d00:	strdeq	r3, [r4], -r2
   18d04:	andeq	r4, r4, ip, lsl #14
   18d08:			; <UNDEFINED> instruction: 0x000434b2
   18d0c:	strdeq	r4, [r4], -r8
   18d10:	andeq	r3, r4, r6, asr r5
   18d14:	andeq	r3, r4, ip, ror #10
   18d18:	ldrdeq	r4, [r4], -r2
   18d1c:			; <UNDEFINED> instruction: 0x000434b8
   18d20:	andeq	r3, r4, sl, ror #9
   18d24:	andeq	r4, r4, sl, lsr #13
   18d28:	andeq	r0, r4, r4, lsl #3
   18d2c:	muleq	r4, sl, r6
   18d30:			; <UNDEFINED> instruction: 0x000431b4
   18d34:	andeq	r4, r4, r4, lsl #13
   18d38:	andeq	r3, r4, sl, lsr #8
   18d3c:	svcmi	0x00f0e92d
   18d40:	cdpmi	0, 8, cr11, cr9, cr9, {4}
   18d44:	stcmi	6, cr4, [r9], {128}	; 0x80
   18d48:	movwls	r4, #9342	; 0x247e
   18d4c:	movwcs	r9, #3330	; 0xd02
   18d50:	andne	lr, r2, #3358720	; 0x334000
   18d54:	ldmdbpl	r4!, {r1, r3, r4, r9, sl, lr}
   18d58:			; <UNDEFINED> instruction: 0x46284619
   18d5c:	andslt	pc, r0, #14614528	; 0xdf0000
   18d60:	strls	r6, [r7], #-2084	; 0xfffff7dc
   18d64:	streq	pc, [r0], #-79	; 0xffffffb1
   18d68:	blls	4bd984 <mkdtemp@@Base+0x46b9a8>
   18d6c:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   18d70:	movwls	r9, #13314	; 0x3402
   18d74:			; <UNDEFINED> instruction: 0xf8f8f00b
   18d78:	stmdacs	r0, {r1, ip, pc}
   18d7c:	sbchi	pc, r6, r0, asr #32
   18d80:	stmdbge	r5, {r1, r9, sl, lr}
   18d84:			; <UNDEFINED> instruction: 0xf00b4628
   18d88:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   18d8c:	adcshi	pc, lr, r0, asr #32
   18d90:	strtmi	sl, [r8], -r6, lsl #18
   18d94:			; <UNDEFINED> instruction: 0xffb4f00a
   18d98:	andls	r4, r2, r7, lsl #12
   18d9c:			; <UNDEFINED> instruction: 0xf0402800
   18da0:	stmdals	r6, {r0, r2, r4, r5, r7, pc}
   18da4:	stmdavs	r2!, {r0, r1, r4, r5, r6, r8, sl, fp, lr}^
   18da8:	andls	r4, r0, sp, ror r4
   18dac:	ldmdami	r2!, {r2, r4, r6, r7, r8, sl, ip, sp}^
   18db0:	ldrbtmi	r9, [r8], #-2821	; 0xfffff4fb
   18db4:			; <UNDEFINED> instruction: 0xf0164629
   18db8:	bvs	fe857f64 <mkdtemp@@Base+0xfe805f88>
   18dbc:			; <UNDEFINED> instruction: 0xf828f021
   18dc0:	strmi	r1, [r6], -r2, asr #24
   18dc4:			; <UNDEFINED> instruction: 0xf0009002
   18dc8:	bvs	fe8390e8 <mkdtemp@@Base+0xfe7e710c>
   18dcc:			; <UNDEFINED> instruction: 0xf820f021
   18dd0:	strmi	r1, [r7], -r3, asr #24
   18dd4:			; <UNDEFINED> instruction: 0xf0009002
   18dd8:	strmi	r8, [r3], -r6, lsr #1
   18ddc:	ldrtmi	r4, [r2], -r7, ror #16
   18de0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   18de4:	ldc2l	0, cr15, [ip], #-88	; 0xffffffa8
   18de8:	ldrdge	pc, [ip], -r4
   18dec:	svceq	0x0000f1ba
   18df0:	blmi	190d3c0 <mkdtemp@@Base+0x18bb3e4>
   18df4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   18df8:	blcc	fe85714c <mkdtemp@@Base+0xfe805170>
   18dfc:	blcs	67a10 <mkdtemp@@Base+0x15a34>
   18e00:	ldrtmi	sp, [r0], -r6, asr #18
   18e04:	b	cd6dc0 <mkdtemp@@Base+0xc84de4>
   18e08:	subsle	r2, ip, r0, lsl #16
   18e0c:			; <UNDEFINED> instruction: 0xf7ed4638
   18e10:	stmdacs	r0, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
   18e14:			; <UNDEFINED> instruction: 0x4633d053
   18e18:			; <UNDEFINED> instruction: 0x2018f8bd
   18e1c:	strbmi	r9, [r0], -r5, lsl #18
   18e20:	strcs	r9, [r1], -r0, lsl #14
   18e24:	ldc2	0, cr15, [r4, #68]!	; 0x44
   18e28:	stmdals	r5, {r0, r2, r9, sl, lr}
   18e2c:	stcl	7, cr15, [sl, #-944]!	; 0xfffffc50
   18e30:	stmdavs	fp!, {r1, r5, r6, fp, sp, lr}^
   18e34:	ldmdami	r4, {r0, r1, r4, r6, r8, fp, lr}^
   18e38:	rscvs	r4, sl, #2030043136	; 0x79000000
   18e3c:	stmib	r4, {r2, r4, r6, r7, r8, ip, sp}^
   18e40:	ldrbtmi	r3, [r8], #-1538	; 0xfffff9fe
   18e44:	stmdavs	sl!, {r0, r1, r3, r5, r6, r7, r9, fp, sp, lr}^
   18e48:	stc2	0, cr15, [r0], #-88	; 0xffffffa8
   18e4c:	ldrtmi	r4, [r3], -pc, asr #20
   18e50:	ldrbtmi	r6, [sl], #-2153	; 0xfffff797
   18e54:			; <UNDEFINED> instruction: 0xf0114640
   18e58:	smlattcs	r4, r1, ip, pc	; <UNPREDICTABLE>
   18e5c:			; <UNDEFINED> instruction: 0xf01c4630
   18e60:	bmi	13185c4 <mkdtemp@@Base+0x12c65e8>
   18e64:			; <UNDEFINED> instruction: 0x4603447a
   18e68:			; <UNDEFINED> instruction: 0xf8c34640
   18e6c:	stmdavs	r9!, {ip, pc}^
   18e70:	ldc2	0, cr15, [sl], #68	; 0x44
   18e74:	sbcvs	pc, ip, r4, asr #17
   18e78:	blmi	f2b798 <mkdtemp@@Base+0xed97bc>
   18e7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18e80:	blls	1f2ef0 <mkdtemp@@Base+0x1a0f14>
   18e84:	qdsuble	r4, sl, sp
   18e88:	andlt	r4, r9, r0, asr r6
   18e8c:	svchi	0x00f0e8bd
   18e90:	ldmib	sp, {r0, r6, fp, lr}^
   18e94:	ldrbtmi	r1, [r8], #-517	; 0xfffffdfb
   18e98:	mrrc2	0, 1, pc, sl, cr10	; <UNPREDICTABLE>
   18e9c:	lslsle	r2, r0, #16
   18ea0:			; <UNDEFINED> instruction: 0x4629483e
   18ea4:			; <UNDEFINED> instruction: 0xf0164478
   18ea8:	blmi	f97e74 <mkdtemp@@Base+0xf45e98>
   18eac:	strbmi	r9, [sl], -r3, lsl #16
   18eb0:	tstcs	r2, fp, ror r4
   18eb4:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   18eb8:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
   18ebc:			; <UNDEFINED> instruction: 0x4638e01a
   18ec0:	mrc2	0, 5, pc, cr8, cr13, {0}
   18ec4:	ldrtmi	lr, [r0], -r7, lsr #15
   18ec8:	mrc2	0, 5, pc, cr4, cr13, {0}
   18ecc:			; <UNDEFINED> instruction: 0xf7ed4638
   18ed0:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   18ed4:			; <UNDEFINED> instruction: 0xe7f2d19f
   18ed8:			; <UNDEFINED> instruction: 0x46294832
   18edc:			; <UNDEFINED> instruction: 0xf0164478
   18ee0:	blmi	c97e3c <mkdtemp@@Base+0xc45e60>
   18ee4:	stmdals	r3, {r0, r1, r8, sp}
   18ee8:			; <UNDEFINED> instruction: 0xf2c8447b
   18eec:	strbmi	r0, [sl], -r0, lsl #2
   18ef0:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   18ef4:			; <UNDEFINED> instruction: 0xf04f4630
   18ef8:			; <UNDEFINED> instruction: 0xf7ec0a00
   18efc:	shadd8mi	lr, r8, lr
   18f00:	svc	0x009af7ec
   18f04:			; <UNDEFINED> instruction: 0xf7ec9805
   18f08:			; <UNDEFINED> instruction: 0xe7b5ecfe
   18f0c:			; <UNDEFINED> instruction: 0xf04f9805
   18f10:			; <UNDEFINED> instruction: 0xf7ec3aff
   18f14:	stmdbmi	r5!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   18f18:	ldrbtmi	r4, [r9], #-2085	; 0xfffff7db
   18f1c:	bicscc	r4, r4, r8, ror r4
   18f20:	blx	ffc54f80 <mkdtemp@@Base+0xffc02fa4>
   18f24:	stmdami	r3!, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
   18f28:	andcs	r4, r1, #42991616	; 0x2900000
   18f2c:			; <UNDEFINED> instruction: 0xf0164478
   18f30:	ldrtmi	pc, [r0], -r9, ror #21	; <UNPREDICTABLE>
   18f34:	svc	0x0080f7ec
   18f38:			; <UNDEFINED> instruction: 0xf04f9805
   18f3c:			; <UNDEFINED> instruction: 0xf7ec3aff
   18f40:	blmi	7942d0 <mkdtemp@@Base+0x7422f4>
   18f44:	strbmi	r9, [sl], -r3, lsl #16
   18f48:	tstcs	r3, fp, ror r4
   18f4c:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   18f50:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
   18f54:	ldmdami	r9, {r4, r7, r8, r9, sl, sp, lr, pc}
   18f58:			; <UNDEFINED> instruction: 0x4629463a
   18f5c:			; <UNDEFINED> instruction: 0xf0164478
   18f60:	ubfx	pc, r1, #21, #10
   18f64:	ldmdb	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18f68:	andeq	ip, r7, r8, lsr fp
   18f6c:	andeq	r0, r0, ip, asr r6
   18f70:	andeq	ip, r7, r4, lsl fp
   18f74:	andeq	r4, r4, r8, lsr #11
   18f78:	andeq	r3, r4, r6, lsr r4
   18f7c:	andeq	r3, r4, r2, lsr r4
   18f80:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   18f84:	andeq	r4, r4, r8, lsl r5
   18f88:	andeq	r3, r4, sl, asr #9
   18f8c:			; <UNDEFINED> instruction: 0xfffffaaf
   18f90:	andeq	r0, r0, r9, asr r1
   18f94:	andeq	ip, r7, r4, lsl #20
   18f98:	andeq	r3, r4, r6, lsr #8
   18f9c:	andeq	r3, r4, r4, lsr r4
   18fa0:	andeq	r3, r4, r8, asr #8
   18fa4:	andeq	r3, r4, r4, lsr #7
   18fa8:			; <UNDEFINED> instruction: 0x000433b4
   18fac:	andeq	r4, r4, r6, lsr r4
   18fb0:	andeq	r3, r4, ip, lsl r2
   18fb4:	andeq	r3, r4, r8, lsl #6
   18fb8:	andeq	r3, r4, r4, lsl r3
   18fbc:	ldrdeq	r3, [r4], -r8
   18fc0:	mvnsmi	lr, #737280	; 0xb4000
   18fc4:			; <UNDEFINED> instruction: 0xf0002b00
   18fc8:	ldrmi	r8, [r0], r6, lsl #1
   18fcc:			; <UNDEFINED> instruction: 0x4604461f
   18fd0:			; <UNDEFINED> instruction: 0xf00f4689
   18fd4:	strmi	pc, [r6], -fp, lsl #24
   18fd8:	rsble	r2, r2, r0, lsl #16
   18fdc:			; <UNDEFINED> instruction: 0x46206af1
   18fe0:	stc2	0, cr15, [r4], {15}
   18fe4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   18fe8:			; <UNDEFINED> instruction: 0xf004d052
   18fec:			; <UNDEFINED> instruction: 0x4604fdfd
   18ff0:	subsle	r2, lr, r0, lsl #16
   18ff4:	svceq	0x0000f1b8
   18ff8:	ldmdbmi	lr!, {r1, r2, r3, r5, ip, lr, pc}
   18ffc:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
   19000:	mvnscc	r4, r8, ror r4
   19004:	blx	1b55066 <mkdtemp@@Base+0x1b0308a>
   19008:	strtmi	r2, [r0], -r6, lsl #2
   1900c:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   19010:			; <UNDEFINED> instruction: 0xf9b8f00b
   19014:	ldmdavs	r9!, {r3, r7, r8, r9, fp, ip, sp, pc}
   19018:			; <UNDEFINED> instruction: 0xf00b4620
   1901c:	bllt	18576f0 <mkdtemp@@Base+0x1805714>
   19020:			; <UNDEFINED> instruction: 0x46206871
   19024:			; <UNDEFINED> instruction: 0xf9aef00b
   19028:	vstmiavs	r8!, {d11-<overflow reg d38>}
   1902c:			; <UNDEFINED> instruction: 0xf00b4621
   19030:	strmi	pc, [r0], sp, ror #22
   19034:	cmple	r3, r0, lsl #16
   19038:			; <UNDEFINED> instruction: 0xf0044620
   1903c:			; <UNDEFINED> instruction: 0xf8d5fe63
   19040:	bcs	21378 <__read_chk@plt+0x1a914>
   19044:			; <UNDEFINED> instruction: 0xf8c5dd4e
   19048:	ldrtmi	r8, [r8], -ip, asr #1
   1904c:	addhi	pc, ip, r6, asr #17
   19050:	mvnsmi	lr, #12386304	; 0xbd0000
   19054:	mrrclt	7, 14, pc, r4, cr12	; <UNPREDICTABLE>
   19058:	stmdami	r9!, {r3, r5, r8, fp, lr}
   1905c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19060:			; <UNDEFINED> instruction: 0xf01631f4
   19064:	blmi	a17d60 <mkdtemp@@Base+0x9c5d84>
   19068:	tstcs	r3, sl, lsr r8
   1906c:			; <UNDEFINED> instruction: 0xf2c8447b
   19070:	strtmi	r0, [r0], -r0, lsl #2
   19074:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   19078:			; <UNDEFINED> instruction: 0xf004e7d7
   1907c:	blmi	8d80e8 <mkdtemp@@Base+0x88610c>
   19080:			; <UNDEFINED> instruction: 0xf103447b
   19084:			; <UNDEFINED> instruction: 0x460201f4
   19088:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   1908c:	mcr2	0, 3, pc, cr12, cr4, {0}	; <UNPREDICTABLE>
   19090:			; <UNDEFINED> instruction: 0x464a491f
   19094:	ldrbtmi	r4, [r9], #-2079	; 0xfffff7e1
   19098:	ldrshcc	r6, [r4, #163]!	; 0xa3
   1909c:			; <UNDEFINED> instruction: 0xf0144478
   190a0:	ldmdbmi	sp, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   190a4:	ldmdami	sp, {r1, r3, r6, r9, sl, lr}
   190a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   190ac:			; <UNDEFINED> instruction: 0xf01431f4
   190b0:	ldmdbmi	fp, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   190b4:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
   190b8:	mvnscc	r4, r8, ror r4
   190bc:	mrc2	0, 2, pc, cr4, cr4, {0}
   190c0:	blx	ffdd50da <mkdtemp@@Base+0xffd830fe>
   190c4:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   190c8:	mvnseq	pc, r3, lsl #2
   190cc:	ldmdami	r7, {r1, r9, sl, lr}
   190d0:			; <UNDEFINED> instruction: 0xf0144478
   190d4:	ldmdbmi	r6, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   190d8:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   190dc:	mvnscc	r4, r8, ror r4
   190e0:	mcr2	0, 2, pc, cr2, cr4, {0}	; <UNPREDICTABLE>
   190e4:	ldmdami	r5, {r2, r4, r8, r9, fp, lr}
   190e8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   190ec:	mvnseq	pc, r3, lsl #2
   190f0:	mrc2	0, 1, pc, cr10, cr4, {0}
   190f4:	andeq	r4, r4, r2, asr r3
   190f8:	ldrdeq	r3, [r4], -r4
   190fc:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   19100:	andeq	r3, r4, sl, lsr r3
   19104:	andeq	r3, r4, r8, asr #6
   19108:	ldrdeq	r4, [r4], -r0
   1910c:	andeq	r2, r4, sl, ror #27
   19110:			; <UNDEFINED> instruction: 0x000442ba
   19114:	ldrdeq	r3, [r4], -r4
   19118:	andeq	r4, r4, r8, lsr #5
   1911c:	andeq	r3, r4, sl, lsr #5
   19120:	muleq	r4, sl, r2
   19124:	andeq	pc, r3, r4, ror sp	; <UNPREDICTABLE>
   19128:	andeq	r4, r4, sl, lsl #5
   1912c:	andeq	r3, r4, r0, lsr r0
   19130:	andeq	r4, r4, r6, ror r2
   19134:	andeq	r3, r4, r4, ror #4
   19138:	andeq	r4, r4, r8, ror #4
   1913c:	andeq	r3, r4, r6, lsl #6
   19140:	push	{r0, r4, r5, r7, r9, fp, lr}
   19144:			; <UNDEFINED> instruction: 0x46884ff0
   19148:	ldmdavs	r9, {r0, r1, r2, r3, r4, r9, sl, lr}
   1914c:	ldrbtmi	r4, [sl], #-2991	; 0xfffff451
   19150:	strmi	fp, [r1], r7, lsl #1
   19154:	ldmpl	r3, {r1, r2, r3, r5, r7, sl, fp, lr}^
   19158:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   1915c:			; <UNDEFINED> instruction: 0xf04f9305
   19160:	movwcs	r0, #768	; 0x300
   19164:			; <UNDEFINED> instruction: 0xf00f9303
   19168:	stmdacs	r0, {r0, r6, r8, r9, fp, ip, sp, lr, pc}
   1916c:	adcshi	pc, pc, r0
   19170:			; <UNDEFINED> instruction: 0xf0044605
   19174:			; <UNDEFINED> instruction: 0x4606fd39
   19178:			; <UNDEFINED> instruction: 0xf0002800
   1917c:	blmi	fe97960c <mkdtemp@@Base+0xfe927630>
   19180:	stmiapl	r3!, {r1, r3, r4, r5, r7, fp, sp, lr}^
   19184:	blne	16574d8 <mkdtemp@@Base+0x16054fc>
   19188:	ble	1ee9bb8 <mkdtemp@@Base+0x1e97bdc>
   1918c:	bllt	17574e0 <mkdtemp@@Base+0x1705504>
   19190:	bne	10d3ad4 <mkdtemp@@Base+0x1081af8>
   19194:	streq	lr, [sl], #-2827	; 0xfffff4f5
   19198:	stmdacs	r0, {r5, r6, r8, fp, sp, lr}
   1919c:			; <UNDEFINED> instruction: 0xf1b8d078
   191a0:	stmdavs	r3!, {r0, r4, r6, r8, r9, sl, fp}^
   191a4:			; <UNDEFINED> instruction: 0xf0006922
   191a8:	ldmibmi	fp, {r0, r1, r3, r5, r7, pc}
   191ac:	andeq	lr, r0, #3358720	; 0x334000
   191b0:	ldrbtmi	r4, [r9], #-2714	; 0xfffff566
   191b4:			; <UNDEFINED> instruction: 0xf501489a
   191b8:	ldrbtmi	r7, [sl], #-388	; 0xfffffe7c
   191bc:			; <UNDEFINED> instruction: 0xf0164478
   191c0:	stmdavs	r3!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
   191c4:	rsbsle	r2, fp, r0, lsl #22
   191c8:	bcs	33458 <error@@Base+0x3f54>
   191cc:	addhi	pc, r2, r0
   191d0:	stmdage	r3, {r2, r4, r7, r8, fp, lr}
   191d4:			; <UNDEFINED> instruction: 0xf01c4479
   191d8:	stmdbvs	r3!, {r0, r7, sl, fp, ip, sp, lr, pc}^
   191dc:	blcs	3336c <error@@Base+0x3e68>
   191e0:	addhi	pc, r3, r0
   191e4:			; <UNDEFINED> instruction: 0xf8df6921
   191e8:	ldmmi	r0, {r6, r9, lr, pc}
   191ec:	strdls	r4, [r0, -ip]
   191f0:			; <UNDEFINED> instruction: 0xf50c4478
   191f4:			; <UNDEFINED> instruction: 0xf0167184
   191f8:			; <UNDEFINED> instruction: 0xf85bfa49
   191fc:			; <UNDEFINED> instruction: 0xf7ec000a
   19200:	stmiavs	r0!, {r1, r7, r8, r9, fp, sp, lr, pc}
   19204:	bl	1fd71bc <mkdtemp@@Base+0x1f851e0>
   19208:			; <UNDEFINED> instruction: 0xf7ec68e0
   1920c:	stmdbvs	r0!, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
   19210:	bl	1e571c8 <mkdtemp@@Base+0x1e051ec>
   19214:	eorcs	r4, r0, #32, 12	; 0x2000000
   19218:			; <UNDEFINED> instruction: 0xf7ec2100
   1921c:	stmibmi	r4, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   19220:	ldrbtmi	r4, [r9], #-2180	; 0xfffff77c
   19224:			; <UNDEFINED> instruction: 0xf5019a03
   19228:	ldrbtmi	r7, [r8], #-388	; 0xfffffe7c
   1922c:			; <UNDEFINED> instruction: 0xf96af016
   19230:	ldmdavs	sl!, {r4, r5, r9, sl, lr}^
   19234:	blls	e1648 <mkdtemp@@Base+0x8f66c>
   19238:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   1923c:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
   19240:			; <UNDEFINED> instruction: 0xf7ec9803
   19244:	vstmiavs	r8!, {d14-<overflow reg d61>}
   19248:			; <UNDEFINED> instruction: 0xf00b4631
   1924c:			; <UNDEFINED> instruction: 0x4604fa5f
   19250:			; <UNDEFINED> instruction: 0xf0402800
   19254:	ldrtmi	r8, [r0], -r3, lsr #1
   19258:	ldc2l	0, cr15, [r4, #-16]
   1925c:	ldrdcs	pc, [ip], #133	; 0x85
   19260:	svclt	0x00c82a00
   19264:	sbcmi	pc, ip, r5, asr #17
   19268:	adchi	pc, r3, r0, asr #6
   1926c:	blmi	19ebc3c <mkdtemp@@Base+0x1999c60>
   19270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19274:	blls	1732e4 <mkdtemp@@Base+0x121308>
   19278:			; <UNDEFINED> instruction: 0xf040405a
   1927c:	andlt	r8, r7, sp, lsl #1
   19280:	svchi	0x00f0e8bd
   19284:	stmdage	r3, {r0, r2, r3, r5, r6, r8, fp, lr}
   19288:			; <UNDEFINED> instruction: 0xf01c4479
   1928c:	strb	pc, [r6, r7, lsr #24]	; <UNPREDICTABLE>
   19290:	blcs	33624 <error@@Base+0x4120>
   19294:			; <UNDEFINED> instruction: 0xf1b8d0f6
   19298:	stmdavs	r3!, {r0, r4, r6, r8, r9, sl, fp}^
   1929c:	rsble	r6, sp, r2, lsr #18
   192a0:	stmiavs	r0!, {r0, r9, ip, pc}^
   192a4:	bmi	19eb844 <mkdtemp@@Base+0x1999868>
   192a8:	ldrbtmi	r9, [r9], #-0
   192ac:	ldrbtmi	r4, [sl], #-2150	; 0xfffff79a
   192b0:	orrvc	pc, r4, r1, lsl #10
   192b4:			; <UNDEFINED> instruction: 0xf0164478
   192b8:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   192bc:	orrle	r2, r3, r0, lsl #22
   192c0:	rscscc	pc, pc, #79	; 0x4f
   192c4:	strbmi	r6, [r8], -r1, ror #19
   192c8:	blx	195531c <mkdtemp@@Base+0x1903340>
   192cc:	bcs	3355c <error@@Base+0x4058>
   192d0:	svcge	0x007ef47f
   192d4:	stmdage	r3, {r0, r2, r3, r4, r6, r8, fp, lr}
   192d8:	ldrbtmi	r6, [r9], #-2146	; 0xfffff79e
   192dc:	blx	fffd5356 <mkdtemp@@Base+0xfff8337a>
   192e0:	stmdavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   192e4:			; <UNDEFINED> instruction: 0xf47f2b00
   192e8:	stmiavs	r3!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   192ec:	ldmdbmi	r8, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   192f0:	ldrbtmi	r4, [r9], #-2136	; 0xfffff7a8
   192f4:			; <UNDEFINED> instruction: 0xf5014478
   192f8:			; <UNDEFINED> instruction: 0xf0167184
   192fc:	ldr	pc, [r5, r3, lsl #18]!
   19300:	stmib	sp, {r0, r2, r4, r6, r8, fp, lr}^
   19304:	bmi	1559b0c <mkdtemp@@Base+0x1507b30>
   19308:	ldmdami	r5, {r0, r3, r4, r5, r6, sl, lr}^
   1930c:	orrvc	pc, r4, r1, lsl #10
   19310:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   19314:			; <UNDEFINED> instruction: 0xf990f016
   19318:	bllt	14f34ac <mkdtemp@@Base+0x14a14d0>
   1931c:	strbmi	sl, [r8], -r4, lsl #18
   19320:			; <UNDEFINED> instruction: 0xf8e2f019
   19324:	cmple	pc, r0, lsl #16
   19328:	ldmib	r4, {r2, r8, fp, ip, pc}^
   1932c:			; <UNDEFINED> instruction: 0xf5b12303
   19330:	rsble	r3, r4, #128, 30	; 0x200
   19334:			; <UNDEFINED> instruction: 0x61a1484b
   19338:			; <UNDEFINED> instruction: 0xf0164478
   1933c:	tstcs	r7, sp, ror r9	; <UNPREDICTABLE>
   19340:			; <UNDEFINED> instruction: 0xf2c84630
   19344:			; <UNDEFINED> instruction: 0xf00b0100
   19348:	stmdacs	r0, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
   1934c:	ldmdavs	r9!, {r0, r6, r8, ip, lr, pc}^
   19350:			; <UNDEFINED> instruction: 0xf00b4630
   19354:	stmdacs	r0, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
   19358:	stmibvs	r1!, {r0, r1, r3, r4, r5, r8, ip, lr, pc}
   1935c:			; <UNDEFINED> instruction: 0xf00b4630
   19360:	stmdacs	r0, {r0, r4, fp, ip, sp, lr, pc}
   19364:	ldmib	r4, {r0, r2, r4, r5, r8, ip, lr, pc}^
   19368:	strbmi	r2, [r8], -r6, lsl #2
   1936c:	blx	4d53c0 <mkdtemp@@Base+0x4833e4>
   19370:	ldmdavs	r9!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
   19374:			; <UNDEFINED> instruction: 0xf7ff4630
   19378:	strb	pc, [r4, -fp, lsr #18]!	; <UNPREDICTABLE>
   1937c:	stmiavs	r0!, {r0, r9, ip, pc}^
   19380:	bmi	eab86c <mkdtemp@@Base+0xe59890>
   19384:	ldrbtmi	r9, [r9], #-0
   19388:	ldrbtmi	r4, [sl], #-2105	; 0xfffff7c7
   1938c:	orrvc	pc, r4, r1, lsl #10
   19390:			; <UNDEFINED> instruction: 0xf0164478
   19394:	sbfx	pc, r1, #18, #32
   19398:	svc	0x0038f7ec
   1939c:	blx	fe2553b4 <mkdtemp@@Base+0xfe2033d8>
   193a0:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   193a4:	orrvc	pc, r4, r3, lsl #10
   193a8:	ldmdami	r3!, {r1, r9, sl, lr}
   193ac:			; <UNDEFINED> instruction: 0xf0144478
   193b0:	blmi	cd8724 <mkdtemp@@Base+0xc86748>
   193b4:	ldrbtmi	r4, [fp], #-2098	; 0xfffff7ce
   193b8:			; <UNDEFINED> instruction: 0xf5034478
   193bc:			; <UNDEFINED> instruction: 0xf0147184
   193c0:	ldmdbmi	r0!, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   193c4:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
   193c8:			; <UNDEFINED> instruction: 0xf5014478
   193cc:			; <UNDEFINED> instruction: 0xf0147184
   193d0:			; <UNDEFINED> instruction: 0xf004fccb
   193d4:	blmi	b97d90 <mkdtemp@@Base+0xb45db4>
   193d8:			; <UNDEFINED> instruction: 0xf503447b
   193dc:	strmi	r7, [r2], -r4, lsl #3
   193e0:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   193e4:	stc2l	0, cr15, [r0], {20}
   193e8:	blx	18d5400 <mkdtemp@@Base+0x1883424>
   193ec:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
   193f0:	orrvc	pc, r4, r3, lsl #10
   193f4:	stmdami	r8!, {r1, r9, sl, lr}
   193f8:			; <UNDEFINED> instruction: 0xf0144478
   193fc:	stmdami	r7!, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   19400:			; <UNDEFINED> instruction: 0xf0144478
   19404:	svclt	0x0000fcb1
   19408:	andeq	ip, r7, r2, lsr r7
   1940c:	andeq	r0, r0, ip, asr r6
   19410:	andeq	ip, r7, r8, lsr #14
   19414:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   19418:	muleq	r4, lr, r1
   1941c:	andeq	sl, r4, r6, ror #25
   19420:	muleq	r4, r0, r3
   19424:	ldrdeq	r3, [r4], -r0
   19428:	andeq	r4, r4, r4, ror #2
   1942c:	andeq	r3, r4, ip, lsl r3
   19430:	andeq	r4, r4, lr, lsr #2
   19434:	andeq	sp, r3, sl, ror #7
   19438:	andeq	ip, r7, r0, lsl r6
   1943c:	muleq	r4, r0, r1
   19440:	andeq	r4, r4, r6, lsr #1
   19444:	strdeq	sl, [r4], -r2
   19448:	muleq	r4, r8, r2
   1944c:	strdeq	r3, [r4], -lr
   19450:	andeq	r4, r4, lr, asr r0
   19454:	andeq	r3, r4, r0, lsl r1
   19458:	andeq	r4, r4, r8, asr #32
   1945c:	andeq	fp, r3, r0, lsl #17
   19460:	andeq	r3, r4, sl, lsr r2
   19464:	andeq	r3, r4, r8, lsr r1
   19468:	andeq	r3, r4, sl, asr #31
   1946c:	andeq	fp, r3, r6, lsl #16
   19470:			; <UNDEFINED> instruction: 0x000431bc
   19474:	andeq	r3, r4, lr, lsr #31
   19478:	andeq	r2, r4, r4, asr sp
   1947c:	muleq	r4, sl, pc	; <UNPREDICTABLE>
   19480:	andeq	r3, r4, r8, lsr r0
   19484:	andeq	r3, r4, sl, lsl #31
   19488:	andeq	pc, r3, r4, ror #20
   1948c:	andeq	r3, r4, r8, ror pc
   19490:	muleq	r4, r2, sl
   19494:	andeq	r3, r4, r2, ror #30
   19498:	andeq	r2, r4, r4, asr #3
   1949c:	andeq	r3, r4, r4, lsr r0
   194a0:	svcmi	0x00f0e92d
   194a4:	stcmi	6, cr4, [r2], #580	; 0x244
   194a8:	bmi	fe8c56e4 <mkdtemp@@Base+0xfe873708>
   194ac:			; <UNDEFINED> instruction: 0xf8df447c
   194b0:	stmiapl	r2!, {r3, r7, r9, ip, sp, pc}
   194b4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   194b8:			; <UNDEFINED> instruction: 0xf04f920b
   194bc:	blcs	19cc4 <__read_chk@plt+0x13260>
   194c0:	rscshi	pc, r2, r0
   194c4:	pkhbtmi	r4, r0, ip, lsl #12
   194c8:			; <UNDEFINED> instruction: 0xf00f468a
   194cc:	strmi	pc, [r6], -pc, lsl #19
   194d0:			; <UNDEFINED> instruction: 0xf0002800
   194d4:	bvs	ff07991c <mkdtemp@@Base+0xff027940>
   194d8:			; <UNDEFINED> instruction: 0xf00f4640
   194dc:	strmi	pc, [r7], -r7, lsl #19
   194e0:			; <UNDEFINED> instruction: 0xf0002800
   194e4:			; <UNDEFINED> instruction: 0xf00480fe
   194e8:			; <UNDEFINED> instruction: 0x4605fb7f
   194ec:			; <UNDEFINED> instruction: 0xf0002800
   194f0:			; <UNDEFINED> instruction: 0xf1b9810b
   194f4:			; <UNDEFINED> instruction: 0xf0000f00
   194f8:	ldmmi	r0, {r0, r7, pc}
   194fc:			; <UNDEFINED> instruction: 0xf7ed4478
   19500:	stmiavs	r3!, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
   19504:	smlalbblt	r4, fp, r1, r6
   19508:			; <UNDEFINED> instruction: 0xf85b4b8d
   1950c:	stmvs	r3, {r0, r1}
   19510:	svclt	0x00182b00
   19514:	svceq	0x0000f1b9
   19518:	addshi	pc, lr, r0, asr #32
   1951c:			; <UNDEFINED> instruction: 0xb12b68e3
   19520:			; <UNDEFINED> instruction: 0xf85b4b87
   19524:	ldmdavs	fp, {r0, r1, ip, sp}
   19528:	cmnle	r9, r0, lsl #22
   1952c:	ldrbmi	r6, [r1], -r3, ror #26
   19530:	strbmi	r6, [r0], -r2, lsr #18
   19534:			; <UNDEFINED> instruction: 0xc014f8d4
   19538:			; <UNDEFINED> instruction: 0xf1049304
   1953c:	andls	r0, r3, #24, 6	; 0x60000000
   19540:	stmib	sp, {r1, r4, r5, r6, r7, r8, fp, sp, lr}^
   19544:	andls	ip, r2, #0, 6
   19548:	movwcs	lr, #2516	; 0x9d4
   1954c:			; <UNDEFINED> instruction: 0xf82af7f8
   19550:	ldmdami	sp!, {r2, r3, r4, r5, r6, r8, fp, lr}^
   19554:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19558:	orrsvc	pc, r2, r1, lsl #10
   1955c:			; <UNDEFINED> instruction: 0xf8c0f016
   19560:	strtmi	r2, [r8], -r6, lsl #2
   19564:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   19568:			; <UNDEFINED> instruction: 0xff0cf00a
   1956c:			; <UNDEFINED> instruction: 0xf0402800
   19570:	stcvs	0, cr8, [r1, #844]!	; 0x34c
   19574:			; <UNDEFINED> instruction: 0xf00a4628
   19578:	stmdacs	r0, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   1957c:	sbchi	pc, ip, r0, asr #32
   19580:			; <UNDEFINED> instruction: 0x46286871
   19584:	cdp2	0, 15, cr15, cr14, cr10, {0}
   19588:			; <UNDEFINED> instruction: 0xf0402800
   1958c:	ldcvs	0, cr8, [r8], #788	; 0x314
   19590:			; <UNDEFINED> instruction: 0xf00b4629
   19594:			; <UNDEFINED> instruction: 0x4680f8bb
   19598:			; <UNDEFINED> instruction: 0xf0402800
   1959c:			; <UNDEFINED> instruction: 0x46288097
   195a0:	blx	fec555ba <mkdtemp@@Base+0xfec035de>
   195a4:	ldrdcs	pc, [ip], #135	; 0x87
   195a8:	vpmax.u8	d18, d0, d0
   195ac:			; <UNDEFINED> instruction: 0xf8c78087
   195b0:			; <UNDEFINED> instruction: 0xf8c680cc
   195b4:	stmdbvs	r0!, {r2, r3, r7, pc}
   195b8:	blx	fe9555d2 <mkdtemp@@Base+0xfe9035f6>
   195bc:			; <UNDEFINED> instruction: 0xf7ec6960
   195c0:			; <UNDEFINED> instruction: 0x6d63e9a2
   195c4:	ldmdavs	r8, {r0, r1, r5, r6, r8, ip, sp, pc}
   195c8:	strcs	fp, [r4, #-312]	; 0xfffffec8
   195cc:	ldmib	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   195d0:	ldmdbpl	r8, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
   195d4:	stmdacs	r0, {r2, r8, sl, ip, sp}
   195d8:			; <UNDEFINED> instruction: 0x4618d1f8
   195dc:	ldmib	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   195e0:	blmi	152bf50 <mkdtemp@@Base+0x14d9f74>
   195e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   195e8:	blls	2f3658 <mkdtemp@@Base+0x2a167c>
   195ec:	qdsuble	r4, sl, r3
   195f0:	andlt	r4, sp, r0, lsr #12
   195f4:	svcmi	0x00f0e8bd
   195f8:	stmiblt	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   195fc:	ldmdami	r5, {r2, r4, r6, r8, fp, lr}^
   19600:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19604:	orrsvc	pc, r2, r1, lsl #10
   19608:			; <UNDEFINED> instruction: 0xf86af016
   1960c:			; <UNDEFINED> instruction: 0x6da24b52
   19610:	ldrbtmi	r2, [fp], #-259	; 0xfffffefd
   19614:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   19618:			; <UNDEFINED> instruction: 0xf7ff4628
   1961c:	ldr	pc, [r6, r5, asr #20]!
   19620:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
   19624:			; <UNDEFINED> instruction: 0xf808f016
   19628:	strbmi	r4, [r0], -sp, asr #20
   1962c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   19630:			; <UNDEFINED> instruction: 0xf0114651
   19634:			; <UNDEFINED> instruction: 0x4640f855
   19638:			; <UNDEFINED> instruction: 0xfff6f018
   1963c:			; <UNDEFINED> instruction: 0xf43f2800
   19640:			; <UNDEFINED> instruction: 0xf004af75
   19644:	blmi	1217b20 <mkdtemp@@Base+0x11c5b44>
   19648:			; <UNDEFINED> instruction: 0xf503447b
   1964c:			; <UNDEFINED> instruction: 0x46027192
   19650:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   19654:	blx	fe2556ae <mkdtemp@@Base+0xfe2036d2>
   19658:	stmdbge	sl, {r0, r1, r8, fp, sp, lr}
   1965c:	stmiavs	r0, {r1, r7, r8, fp, sp, lr}^
   19660:	stmdbge	r9, {r1, r8, ip, pc}
   19664:	smlabteq	r0, sp, r9, lr
   19668:	strbmi	r4, [r0], -r9, asr #12
   1966c:			; <UNDEFINED> instruction: 0xf8aef7f7
   19670:	stmdacs	r0, {r0, r1, r2, ip, pc}
   19674:	svcge	0x0052f47f
   19678:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   1967c:			; <UNDEFINED> instruction: 0xffdcf015
   19680:	blls	27f6b0 <mkdtemp@@Base+0x22d6d4>
   19684:			; <UNDEFINED> instruction: 0xf04f464a
   19688:	ldrbmi	r0, [r1], -r1, lsl #24
   1968c:	strbmi	r9, [r0], -r0
   19690:	andgt	pc, r4, sp, asr #17
   19694:	mcr2	0, 2, pc, cr0, cr3, {0}	; <UNPREDICTABLE>
   19698:	blls	1ebf74 <mkdtemp@@Base+0x199f98>
   1969c:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
   196a0:			; <UNDEFINED> instruction: 0xf7f74640
   196a4:	ldr	pc, [r9, -r3, asr #22]!
   196a8:	ldmdami	r3!, {r1, r4, r5, r8, fp, lr}
   196ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   196b0:	orrsvc	pc, r2, r1, lsl #10
   196b4:	blx	165570e <mkdtemp@@Base+0x1603732>
   196b8:	stc	7, cr15, [r8, #944]!	; 0x3b0
   196bc:	ldmdami	r0!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
   196c0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   196c4:	orrsvc	pc, r2, r3, lsl #10
   196c8:	blx	13d5722 <mkdtemp@@Base+0x1383746>
   196cc:			; <UNDEFINED> instruction: 0xf8f0f004
   196d0:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   196d4:	orrsvc	pc, r2, r3, lsl #10
   196d8:	stmdami	fp!, {r1, r9, sl, lr}
   196dc:			; <UNDEFINED> instruction: 0xf0144478
   196e0:	stmdbmi	sl!, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
   196e4:	stmdami	sl!, {r1, r4, r6, r9, sl, lr}
   196e8:	bvs	ffcea8d4 <mkdtemp@@Base+0xffc988f8>
   196ec:	orrsvc	pc, r2, r1, lsl #10
   196f0:			; <UNDEFINED> instruction: 0xf0144478
   196f4:	stmdbmi	r7!, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   196f8:	stmdami	r7!, {r1, r4, r6, r9, sl, lr}
   196fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19700:	orrsvc	pc, r2, r1, lsl #10
   19704:	blx	c5575e <mkdtemp@@Base+0xc03782>
   19708:	stmdami	r5!, {r2, r5, r8, fp, lr}
   1970c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19710:	orrsvc	pc, r2, r1, lsl #10
   19714:	blx	a5576e <mkdtemp@@Base+0xa03792>
   19718:			; <UNDEFINED> instruction: 0xf8caf004
   1971c:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   19720:	orrsvc	pc, r2, r3, lsl #10
   19724:	stmdami	r0!, {r1, r9, sl, lr}
   19728:			; <UNDEFINED> instruction: 0xf0144478
   1972c:	svclt	0x0000fb1d
   19730:	ldrdeq	ip, [r7], -r4
   19734:	andeq	r0, r0, ip, asr r6
   19738:	andeq	ip, r7, ip, asr #7
   1973c:	andeq	fp, r3, r8, ror r4
   19740:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   19744:	strdeq	r3, [r4], -ip
   19748:	andeq	r2, r4, lr, ror lr
   1974c:	muleq	r7, ip, r2
   19750:	andeq	r3, r4, r0, asr sp
   19754:	muleq	r4, r6, sp
   19758:	andeq	r2, r4, r2, lsr #27
   1975c:	andeq	fp, r3, r2, asr #7
   19760:	andeq	fp, r3, r2, ror #7
   19764:	andeq	r3, r4, r8, lsl #26
   19768:	andeq	r1, r4, sl, ror #30
   1976c:	andeq	fp, r3, r2, lsr r3
   19770:	strdeq	pc, [r3], -lr
   19774:	andeq	r3, r4, r4, lsr #25
   19778:	muleq	r4, r2, ip
   1977c:	muleq	r4, r0, ip
   19780:	andeq	r2, r4, lr, lsr #26
   19784:	andeq	r3, r4, lr, ror ip
   19788:	andeq	r2, r4, r4, lsr #20
   1978c:	andeq	r3, r4, r8, ror #24
   19790:	andeq	r2, r4, r0, lsl #25
   19794:	andeq	r3, r4, r4, asr ip
   19798:	andeq	r2, r4, r6, asr ip
   1979c:	andeq	r3, r4, r4, asr #24
   197a0:	andeq	pc, r3, lr, lsl r7	; <UNPREDICTABLE>
   197a4:	andeq	r3, r4, r2, lsr ip
   197a8:	andeq	r2, r4, ip, asr #14
   197ac:	blmi	11ac0c8 <mkdtemp@@Base+0x115a0ec>
   197b0:	svcmi	0x00f0e92d
   197b4:	addlt	r4, r7, sl, ror r4
   197b8:	tstls	r0, r7, lsl #12
   197bc:	ldmpl	r3, {r0, r1, ip, pc}^
   197c0:	movwls	r6, #22555	; 0x581b
   197c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   197c8:			; <UNDEFINED> instruction: 0xf8ad2304
   197cc:			; <UNDEFINED> instruction: 0xf0043010
   197d0:	stmdbls	r0, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
   197d4:	rsble	r2, sp, r0, lsl #16
   197d8:			; <UNDEFINED> instruction: 0xf00a4681
   197dc:			; <UNDEFINED> instruction: 0x4605ff97
   197e0:	cmple	ip, r0, lsl #16
   197e4:			; <UNDEFINED> instruction: 0xf0044648
   197e8:	strmi	pc, [r6], -r7, lsl #24
   197ec:			; <UNDEFINED> instruction: 0xf0044648
   197f0:	strmi	pc, [r0], r7, ror #24
   197f4:			; <UNDEFINED> instruction: 0xf8dfb326
   197f8:			; <UNDEFINED> instruction: 0xf10da0d4
   197fc:	ldrbtmi	r0, [sl], #2828	; 0xb0c
   19800:	stmdacs	r0, {r2, sp, lr, pc}
   19804:	strmi	sp, [r5], #-63	; 0xffffffc1
   19808:	andsle	r4, r9, #1342177291	; 0x5000000b
   1980c:	ldrdcc	pc, [r0], -sl
   19810:	blne	1cc8604 <mkdtemp@@Base+0x1c76628>
   19814:	tsteq	r5, r8, lsl #22
   19818:			; <UNDEFINED> instruction: 0xf7ec4638
   1981c:	mcrrne	14, 15, lr, r3, cr8
   19820:	mvnle	r4, r4, lsl #12
   19824:	svc	0x00a2f7ec
   19828:	bcs	133838 <mkdtemp@@Base+0xe185c>
   1982c:	bcs	30dbe4 <mkdtemp@@Base+0x2bbc08>
   19830:	strtmi	sp, [r2], -fp, lsl #2
   19834:	ldrbmi	r2, [r8], -r1, lsl #2
   19838:	bl	d577f0 <mkdtemp@@Base+0xd05814>
   1983c:	mvnle	r4, #1342177291	; 0x5000000b
   19840:	strcs	r4, [r0], #-1608	; 0xfffff9b8
   19844:	blx	17d585c <mkdtemp@@Base+0x1783880>
   19848:	stmib	sp, {r0, r1, r2, sp, lr, pc}^
   1984c:	strbmi	r0, [r8], -r0, lsl #4
   19850:	blx	1655868 <mkdtemp@@Base+0x160388c>
   19854:	andcc	lr, r0, #3620864	; 0x374000
   19858:	bmi	7718c8 <mkdtemp@@Base+0x71f8ec>
   1985c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   19860:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19864:	subsmi	r9, sl, r5, lsl #22
   19868:			; <UNDEFINED> instruction: 0x4620d117
   1986c:	pop	{r0, r1, r2, ip, sp, pc}
   19870:			; <UNDEFINED> instruction: 0x46488ff0
   19874:	ldrbtcc	pc, [pc], #79	; 1987c <__read_chk@plt+0x12e18>	; <UNPREDICTABLE>
   19878:	blx	1155890 <mkdtemp@@Base+0x11038b4>
   1987c:	svc	0x0076f7ec
   19880:	andvs	r2, r3, r4, lsl #6
   19884:	strbmi	lr, [r8], -r9, ror #15
   19888:	ldrbtcc	pc, [pc], #79	; 19890 <__read_chk@plt+0x12e2c>	; <UNPREDICTABLE>
   1988c:	blx	ed58a4 <mkdtemp@@Base+0xe838c8>
   19890:	svc	0x006cf7ec
   19894:	andvs	r2, r3, r0, lsr #6
   19898:			; <UNDEFINED> instruction: 0xf7ece7df
   1989c:			; <UNDEFINED> instruction: 0xf004ecb8
   198a0:	blmi	3578c4 <mkdtemp@@Base+0x3058e8>
   198a4:			; <UNDEFINED> instruction: 0xf503447b
   198a8:			; <UNDEFINED> instruction: 0x4602719c
   198ac:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   198b0:	blx	16d5908 <mkdtemp@@Base+0x168392c>
   198b4:	stmdami	sl, {r0, r3, r8, fp, lr}
   198b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   198bc:	orrsvc	pc, ip, r1, lsl #10
   198c0:	blx	14d5918 <mkdtemp@@Base+0x148393c>
   198c4:	andeq	ip, r7, ip, asr #1
   198c8:	andeq	r0, r0, ip, asr r6
   198cc:	strdeq	sp, [r7], -sl
   198d0:	andeq	ip, r7, r2, lsr #32
   198d4:	andeq	r3, r4, ip, lsr #21
   198d8:	andeq	r2, r4, r2, asr r8
   198dc:	muleq	r4, r8, sl
   198e0:	andeq	pc, r3, r2, ror r5	; <UNPREDICTABLE>
   198e4:	mvnsmi	lr, #737280	; 0xb4000
   198e8:	ldcmi	6, cr4, [r2], #-44	; 0xffffffd4
   198ec:	ldrmi	r4, [r8], -r7, lsl #12
   198f0:	ldrbtmi	r4, [ip], #-2865	; 0xfffff4cf
   198f4:	ldrmi	fp, [r6], -r5, lsl #1
   198f8:	stmiapl	r3!, {r0, r4, r9, sl, lr}^
   198fc:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   19900:			; <UNDEFINED> instruction: 0xf04f9303
   19904:	movwcs	r0, #4864	; 0x1300
   19908:			; <UNDEFINED> instruction: 0xf8ad9701
   1990c:			; <UNDEFINED> instruction: 0xf0043008
   19910:	stmdacs	r0, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   19914:			; <UNDEFINED> instruction: 0xb326d142
   19918:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
   1991c:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   19920:	ldrbtmi	r4, [r8], #1541	; 0x605
   19924:	orrlt	lr, r0, #3
   19928:	adcmi	r4, lr, #83886080	; 0x5000000
   1992c:			; <UNDEFINED> instruction: 0xf8d8d919
   19930:	bllt	6e5938 <mkdtemp@@Base+0x69395c>
   19934:	blne	1cbfd3c <mkdtemp@@Base+0x1c6dd60>
   19938:	strtmi	r4, [r9], #-1592	; 0xfffff9c8
   1993c:	b	fe8578f4 <mkdtemp@@Base+0xfe805918>
   19940:	strmi	r1, [r4], -r3, asr #24
   19944:			; <UNDEFINED> instruction: 0xf7ecd1ef
   19948:	stmdavs	r3, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
   1994c:	rscle	r2, ip, r4, lsl #22
   19950:	tstle	r7, fp, lsl #22
   19954:	tstcs	r1, r2, lsr #12
   19958:			; <UNDEFINED> instruction: 0xf7ec4648
   1995c:	adcmi	lr, lr, #164, 20	; 0xa4000
   19960:	strcs	sp, [r0], #-2277	; 0xfffff71b
   19964:	blmi	52c1c4 <mkdtemp@@Base+0x4da1e8>
   19968:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1996c:	blls	f39dc <mkdtemp@@Base+0xa1a00>
   19970:	tstle	r1, sl, asr r0
   19974:	andlt	r4, r5, r0, lsr #12
   19978:	mvnshi	lr, #12386304	; 0xbd0000
   1997c:	cdp	7, 15, cr15, cr6, cr12, {7}
   19980:	ldrbtcc	pc, [pc], #79	; 19988 <__read_chk@plt+0x12f24>	; <UNPREDICTABLE>
   19984:	andvs	r2, r3, r4, lsl #6
   19988:			; <UNDEFINED> instruction: 0xf7ece7ec
   1998c:			; <UNDEFINED> instruction: 0xf04feef0
   19990:			; <UNDEFINED> instruction: 0x232034ff
   19994:	strb	r6, [r5, r3]!
   19998:	ldc	7, cr15, [r8], #-944	; 0xfffffc50
   1999c:			; <UNDEFINED> instruction: 0xff88f003
   199a0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   199a4:			; <UNDEFINED> instruction: 0x71a8f503
   199a8:	stmdami	r7, {r1, r9, sl, lr}
   199ac:			; <UNDEFINED> instruction: 0xf0144478
   199b0:	svclt	0x0000f9db
   199b4:	andeq	fp, r7, lr, lsl #31
   199b8:	andeq	r0, r0, ip, asr r6
   199bc:	ldrdeq	sp, [r7], -r6
   199c0:	andeq	fp, r7, r8, lsl pc
   199c4:	andeq	r3, r4, lr, lsr #19
   199c8:	andeq	r2, r4, r8, asr #23
   199cc:	blmi	146c314 <mkdtemp@@Base+0x141a338>
   199d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   199d4:	strdlt	r4, [r4], r0
   199d8:			; <UNDEFINED> instruction: 0x460658d3
   199dc:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   199e0:			; <UNDEFINED> instruction: 0xf04f9303
   199e4:			; <UNDEFINED> instruction: 0xf0040300
   199e8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   199ec:	addhi	pc, r5, r0
   199f0:	strmi	r4, [r1], -r4, lsl #12
   199f4:	ldrtmi	r2, [r0], -r4, lsl #4
   199f8:			; <UNDEFINED> instruction: 0xff74f7ff
   199fc:	teqle	pc, r0, lsl #16
   19a00:			; <UNDEFINED> instruction: 0xf0044620
   19a04:	stmdavc	r5, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   19a08:			; <UNDEFINED> instruction: 0xf0044620
   19a0c:			; <UNDEFINED> instruction: 0x062dfb59
   19a10:	strtmi	r4, [r0], -r3, lsl #12
   19a14:	b	1177b84 <mkdtemp@@Base+0x1125ba8>
   19a18:			; <UNDEFINED> instruction: 0xf0044502
   19a1c:			; <UNDEFINED> instruction: 0x4603fb51
   19a20:			; <UNDEFINED> instruction: 0xf8934620
   19a24:			; <UNDEFINED> instruction: 0xf0048002
   19a28:	strtmi	pc, [r1], -fp, asr #22
   19a2c:	stmdacs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   19a30:	ldrtmi	r4, [r0], -r3, lsl #12
   19a34:			; <UNDEFINED> instruction: 0x432a78da
   19a38:	andeq	lr, r8, #270336	; 0x42000
   19a3c:			; <UNDEFINED> instruction: 0xff52f7ff
   19a40:	bge	887a8 <mkdtemp@@Base+0x367cc>
   19a44:	strtmi	sl, [r0], -r2, lsl #18
   19a48:	blx	fe3d5a78 <mkdtemp@@Base+0xfe383a9c>
   19a4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19a50:	ldmib	sp, {r0, r1, r2, r6, r8, ip, lr, pc}^
   19a54:	ldrtmi	r2, [r8], -r1, lsl #2
   19a58:	blx	fe855a8a <mkdtemp@@Base+0xfe803aae>
   19a5c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19a60:			; <UNDEFINED> instruction: 0x4620d13f
   19a64:			; <UNDEFINED> instruction: 0xf94ef004
   19a68:	blmi	aac31c <mkdtemp@@Base+0xa5a340>
   19a6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19a70:	blls	f3ae0 <mkdtemp@@Base+0xa1b04>
   19a74:	qdaddle	r4, sl, r8
   19a78:	andlt	r4, r4, r8, lsr #12
   19a7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19a80:	cdp	7, 7, cr15, cr4, cr12, {7}
   19a84:	strmi	r6, [r6], -r7, lsl #16
   19a88:	andsle	r2, sp, r0, lsr #30
   19a8c:			; <UNDEFINED> instruction: 0xf04f4620
   19a90:			; <UNDEFINED> instruction: 0xf00435ff
   19a94:	eorsvs	pc, r7, r7, lsr r9	; <UNPREDICTABLE>
   19a98:			; <UNDEFINED> instruction: 0xf7ece7e6
   19a9c:			; <UNDEFINED> instruction: 0xf04fee68
   19aa0:	stmdavs	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
   19aa4:	ldrtmi	r4, [r8], -r6, lsl #12
   19aa8:	ldmda	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19aac:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   19ab0:	lslsvc	pc, r1, #10	; <UNPREDICTABLE>
   19ab4:	ldmdami	sl, {r1, r9, sl, lr}
   19ab8:			; <UNDEFINED> instruction: 0xf0154478
   19abc:			; <UNDEFINED> instruction: 0x4620fe11
   19ac0:			; <UNDEFINED> instruction: 0xf920f004
   19ac4:			; <UNDEFINED> instruction: 0xe7cf6037
   19ac8:			; <UNDEFINED> instruction: 0xf7ec4638
   19acc:	ldmdbmi	r5, {r1, r2, fp, sp, lr, pc}
   19ad0:			; <UNDEFINED> instruction: 0xf5014479
   19ad4:			; <UNDEFINED> instruction: 0x460271b0
   19ad8:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   19adc:	mcr2	0, 0, pc, cr0, cr5, {0}	; <UNPREDICTABLE>
   19ae0:			; <UNDEFINED> instruction: 0x4628e7d4
   19ae4:	cdp2	0, 14, cr15, cr4, cr3, {0}
   19ae8:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   19aec:	lslsvc	pc, r3, #10	; <UNPREDICTABLE>
   19af0:	stmdami	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
   19af4:			; <UNDEFINED> instruction: 0xf0144478
   19af8:	stmdbmi	lr, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   19afc:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   19b00:			; <UNDEFINED> instruction: 0xf5014478
   19b04:			; <UNDEFINED> instruction: 0xf01471b0
   19b08:			; <UNDEFINED> instruction: 0xf7ecf92f
   19b0c:	svclt	0x0000eb80
   19b10:			; <UNDEFINED> instruction: 0x0007beb0
   19b14:	andeq	r0, r0, ip, asr r6
   19b18:	andeq	fp, r7, r4, lsl lr
   19b1c:	andeq	r3, r4, r2, lsr #17
   19b20:	andeq	r2, r4, r8, ror #21
   19b24:	andeq	r3, r4, r0, lsl #17
   19b28:	andeq	r2, r4, sl, lsr #21
   19b2c:	andeq	r3, r4, r6, ror #16
   19b30:	strdeq	fp, [r3], -r4
   19b34:	andeq	r3, r4, r2, asr r8
   19b38:	andeq	pc, r3, ip, lsr #6
   19b3c:	mvnsmi	lr, sp, lsr #18
   19b40:	stclmi	6, cr4, [r5, #-28]!	; 0xffffffe4
   19b44:	bmi	1985d5c <mkdtemp@@Base+0x1933d80>
   19b48:	ldrbtmi	r4, [sp], #-2917	; 0xfffff49b
   19b4c:	stmdami	r5!, {r1, r3, r4, r5, r6, sl, lr}^
   19b50:	ldrvc	pc, [ip, #1285]!	; 0x505
   19b54:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   19b58:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
   19b5c:			; <UNDEFINED> instruction: 0xf04f9303
   19b60:			; <UNDEFINED> instruction: 0xf0150300
   19b64:			; <UNDEFINED> instruction: 0xf004fdbd
   19b68:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   19b6c:	addhi	pc, ip, r0
   19b70:	vaddw.s8	q9, <illegal reg q0.5>, d4
   19b74:	strmi	r0, [r4], -r0, lsl #2
   19b78:	stc2	0, cr15, [r4], {10}
   19b7c:	cmnle	sp, r0, lsl #16
   19b80:	ldrdhi	pc, [r4, #-143]!	; 0xffffff71
   19b84:	ldrbtmi	r4, [r8], #1568	; 0x620
   19b88:	ldrdne	pc, [r4], -r8
   19b8c:	blx	ffed5bbe <mkdtemp@@Base+0xffe83be2>
   19b90:	cmnle	r3, r0, lsl #16
   19b94:	ldrtmi	r4, [r8], -r1, lsr #12
   19b98:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   19b9c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   19ba0:	strtmi	sp, [r0], -r7, ror #2
   19ba4:			; <UNDEFINED> instruction: 0xf96af004
   19ba8:	ldrtmi	r4, [r8], -r1, lsr #12
   19bac:			; <UNDEFINED> instruction: 0xff0ef7ff
   19bb0:	cmple	r8, r0, lsl #16
   19bb4:	strtmi	sl, [r0], -r1, lsl #18
   19bb8:			; <UNDEFINED> instruction: 0xf8a2f00a
   19bbc:	stmdacs	r0, {r1, r9, sl, lr}
   19bc0:	stmdbls	r1, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
   19bc4:	vsubw.s8	q9, q4, d5
   19bc8:	addsmi	r0, r9, #0, 6
   19bcc:	stmdbge	r2, {r0, r2, r3, ip, lr, pc}
   19bd0:			; <UNDEFINED> instruction: 0xf00a4620
   19bd4:	stmdacs	r0, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
   19bd8:			; <UNDEFINED> instruction: 0xf003d03a
   19bdc:	strtmi	pc, [r9], -r9, ror #28
   19be0:	stmdami	r2, {r1, r9, sl, lr}^
   19be4:			; <UNDEFINED> instruction: 0xf0144478
   19be8:	stmdbge	r2, {r0, r1, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   19bec:			; <UNDEFINED> instruction: 0xf00a4620
   19bf0:	stmdacs	r0, {r0, r1, r2, r7, fp, ip, sp, lr, pc}
   19bf4:			; <UNDEFINED> instruction: 0xf8d8d167
   19bf8:	blls	a1c10 <mkdtemp@@Base+0x4fc34>
   19bfc:			; <UNDEFINED> instruction: 0xd1524293
   19c00:	strtmi	r4, [r0], -r9, ror #12
   19c04:			; <UNDEFINED> instruction: 0xf87cf00a
   19c08:	cmple	r1, r0, lsl #16
   19c0c:			; <UNDEFINED> instruction: 0xf0044620
   19c10:	ldmdbmi	r7!, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   19c14:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
   19c18:	ldrbtmi	r9, [r8], #-2560	; 0xfffff600
   19c1c:			; <UNDEFINED> instruction: 0x71bcf501
   19c20:	ldc2l	0, cr15, [lr, #-84]	; 0xffffffac
   19c24:	stmdals	r0, {r2, r4, r5, r9, fp, lr}
   19c28:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19c2c:	subsvs	r3, r3, r1, lsl #6
   19c30:	blmi	aec500 <mkdtemp@@Base+0xa9a524>
   19c34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19c38:	blls	f3ca8 <mkdtemp@@Base+0xa1ccc>
   19c3c:	teqle	r0, sl, asr r0
   19c40:	pop	{r2, ip, sp, pc}
   19c44:			; <UNDEFINED> instruction: 0x462081f0
   19c48:			; <UNDEFINED> instruction: 0xf85cf004
   19c4c:			; <UNDEFINED> instruction: 0xe7ef4630
   19c50:	strtmi	r4, [r9], -fp, lsr #16
   19c54:	ldrbtmi	r9, [r8], #-2562	; 0xfffff5fe
   19c58:			; <UNDEFINED> instruction: 0xf886f014
   19c5c:	cdp2	0, 2, cr15, cr8, cr3, {0}
   19c60:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
   19c64:			; <UNDEFINED> instruction: 0x71bcf503
   19c68:	stmdami	r7!, {r1, r9, sl, lr}
   19c6c:			; <UNDEFINED> instruction: 0xf0144478
   19c70:			; <UNDEFINED> instruction: 0xf7ecf87b
   19c74:	stmdavs	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   19c78:	svc	0x002ef7eb
   19c7c:	strmi	r4, [r2], -r9, lsr #12
   19c80:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   19c84:			; <UNDEFINED> instruction: 0xf870f014
   19c88:	strtmi	r4, [r9], -r1, lsr #16
   19c8c:			; <UNDEFINED> instruction: 0xf0144478
   19c90:			; <UNDEFINED> instruction: 0xf003f86b
   19c94:	strtmi	pc, [r9], -sp, lsl #28
   19c98:	ldmdami	lr, {r1, r9, sl, lr}
   19c9c:			; <UNDEFINED> instruction: 0xf0144478
   19ca0:			; <UNDEFINED> instruction: 0xf7ecf863
   19ca4:	ldmdami	ip, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   19ca8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   19cac:			; <UNDEFINED> instruction: 0xf85cf014
   19cb0:	ldc2l	0, cr15, [lr, #12]!
   19cb4:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   19cb8:			; <UNDEFINED> instruction: 0x71bcf503
   19cbc:	ldmdami	r8, {r1, r9, sl, lr}
   19cc0:			; <UNDEFINED> instruction: 0xf0144478
   19cc4:			; <UNDEFINED> instruction: 0xf003f851
   19cc8:			; <UNDEFINED> instruction: 0x4629fdf3
   19ccc:	ldmdami	r5, {r1, r9, sl, lr}
   19cd0:			; <UNDEFINED> instruction: 0xf0144478
   19cd4:	svclt	0x0000f849
   19cd8:	andeq	r3, r4, r6, lsl #16
   19cdc:	andeq	fp, r7, r4, lsr sp
   19ce0:	andeq	r0, r0, ip, asr r6
   19ce4:	andeq	r2, r4, r6, ror #20
   19ce8:	andeq	sp, r7, r2, ror r3
   19cec:	andeq	r2, r4, r4, lsl sl
   19cf0:	andeq	r3, r4, sl, lsr r7
   19cf4:	andeq	r2, r4, r6, ror sl
   19cf8:	ldrdeq	sp, [r7], -r0
   19cfc:	andeq	fp, r7, ip, asr #24
   19d00:			; <UNDEFINED> instruction: 0x000429ba
   19d04:	andeq	r3, r4, lr, ror #13
   19d08:	andeq	lr, r3, ip, lsl #22
   19d0c:	andeq	r2, r4, sl, asr #18
   19d10:	andeq	pc, r3, r0, lsr #3
   19d14:	andeq	r2, r4, r8, asr #18
   19d18:	andeq	r2, r4, r2, lsr #19
   19d1c:	muleq	r4, sl, r6
   19d20:			; <UNDEFINED> instruction: 0x000429bc
   19d24:	andeq	r2, r4, r0, ror #18
   19d28:			; <UNDEFINED> instruction: 0x4605b570
   19d2c:	ldc	7, cr15, [lr, #-944]	; 0xfffffc50
   19d30:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   19d34:	strmi	r6, [r4], -r6, lsl #16
   19d38:	stmdacs	r1, {r3, r4, r7, fp, sp, lr}
   19d3c:	strtmi	sp, [r9], -r2, lsl #18
   19d40:	ldmdb	r6!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d44:	ldcllt	0, cr6, [r0, #-152]!	; 0xffffff68
   19d48:	andeq	sp, r7, r6, asr #3
   19d4c:	svcmi	0x00f0e92d
   19d50:			; <UNDEFINED> instruction: 0x46074616
   19d54:	bmi	ff4ab59c <mkdtemp@@Base+0xff4595c0>
   19d58:	ldrmi	r4, [sp], -r8, lsl #13
   19d5c:	blmi	ff46b5c8 <mkdtemp@@Base+0xff4195ec>
   19d60:	addlt	r4, r5, sl, ror r4
   19d64:	movtlt	pc, #2271	; 0x8df	; <UNPREDICTABLE>
   19d68:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   19d6c:	movwls	r6, #14363	; 0x381b
   19d70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19d74:	stc2	7, cr15, [r2], {254}	; 0xfe
   19d78:			; <UNDEFINED> instruction: 0xf1b84604
   19d7c:			; <UNDEFINED> instruction: 0xf0000f00
   19d80:	strmi	r8, [r2], -fp, ror #1
   19d84:	stmiami	sl, {r0, r3, r6, r7, r8, fp, lr}^
   19d88:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19d8c:	mrrc2	0, 1, pc, r4, cr5	; <UNPREDICTABLE>
   19d90:			; <UNDEFINED> instruction: 0xf7eb4620
   19d94:			; <UNDEFINED> instruction: 0xf8d5edb8
   19d98:	movwcs	r9, #28680	; 0x7008
   19d9c:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   19da0:			; <UNDEFINED> instruction: 0xf1b99301
   19da4:			; <UNDEFINED> instruction: 0xf0000f00
   19da8:			; <UNDEFINED> instruction: 0xf8d580eb
   19dac:			; <UNDEFINED> instruction: 0xf1baa014
   19db0:			; <UNDEFINED> instruction: 0xf0000f00
   19db4:			; <UNDEFINED> instruction: 0xf00380f8
   19db8:			; <UNDEFINED> instruction: 0x4604ff17
   19dbc:			; <UNDEFINED> instruction: 0xf0002800
   19dc0:	stmdbls	r1, {r0, r1, r2, r3, r5, r8, pc}
   19dc4:	blx	ff7d5df4 <mkdtemp@@Base+0xff783e18>
   19dc8:			; <UNDEFINED> instruction: 0xf0402800
   19dcc:	blmi	fee7a1f4 <mkdtemp@@Base+0xfee28218>
   19dd0:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   19dd4:			; <UNDEFINED> instruction: 0xf00a6859
   19dd8:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   19ddc:	rscshi	pc, pc, r0, asr #32
   19de0:			; <UNDEFINED> instruction: 0x46204631
   19de4:	blx	ff3d5e14 <mkdtemp@@Base+0xff383e38>
   19de8:			; <UNDEFINED> instruction: 0xf0402800
   19dec:			; <UNDEFINED> instruction: 0x464980f8
   19df0:			; <UNDEFINED> instruction: 0xf00a4620
   19df4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   19df8:	rscshi	pc, r1, r0, asr #32
   19dfc:	strtmi	r6, [r0], -r9, ror #16
   19e00:	blx	ff055e30 <mkdtemp@@Base+0xff003e54>
   19e04:			; <UNDEFINED> instruction: 0xf0402800
   19e08:	ldrbmi	r8, [r1], -sl, ror #1
   19e0c:			; <UNDEFINED> instruction: 0xf00a4620
   19e10:	stmdacs	r0, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   19e14:	rschi	pc, r3, r0, asr #32
   19e18:	strtmi	r6, [r0], -r9, lsr #18
   19e1c:	blx	fecd5e4c <mkdtemp@@Base+0xfec83e70>
   19e20:			; <UNDEFINED> instruction: 0xf0402800
   19e24:			; <UNDEFINED> instruction: 0x462180dc
   19e28:			; <UNDEFINED> instruction: 0xf7ff4638
   19e2c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   19e30:	rscshi	pc, lr, r0, asr #32
   19e34:			; <UNDEFINED> instruction: 0xf0044620
   19e38:	strtmi	pc, [r1], -r1, lsr #16
   19e3c:			; <UNDEFINED> instruction: 0xf7ff4638
   19e40:	stmdacs	r0, {r0, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   19e44:	sbchi	pc, r5, r0, asr #32
   19e48:	strtmi	sl, [r0], -r1, lsl #18
   19e4c:			; <UNDEFINED> instruction: 0xff58f009
   19e50:	stmdacs	r0, {r1, r2, r9, sl, lr}
   19e54:	sbchi	pc, lr, r0, asr #32
   19e58:	strtmi	sl, [r0], -r2, lsl #18
   19e5c:			; <UNDEFINED> instruction: 0xff50f009
   19e60:	stmdacs	r0, {r1, r2, r9, sl, lr}
   19e64:	sbchi	pc, r6, r0, asr #32
   19e68:	blls	ac8bc <mkdtemp@@Base+0x5a8e0>
   19e6c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   19e70:			; <UNDEFINED> instruction: 0xf0404293
   19e74:	bls	7a1b0 <mkdtemp@@Base+0x281d4>
   19e78:	movwmi	pc, #258	; 0x102	; <UNPREDICTABLE>
   19e7c:	blcs	1a8a88 <mkdtemp@@Base+0x156aac>
   19e80:	addshi	pc, pc, r0, lsl #4
   19e84:			; <UNDEFINED> instruction: 0xf003e8df
   19e88:	ldclls	14, cr3, [r1, #-164]	; 0xffffff5c
   19e8c:	muleq	r4, sp, sp
   19e90:	svceq	0x0000f1b8
   19e94:	sbcshi	pc, sl, r0, asr #32
   19e98:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   19e9c:			; <UNDEFINED> instruction: 0xf0094620
   19ea0:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   19ea4:	sbcshi	pc, sl, r0, asr #32
   19ea8:	stmibvs	r9!, {r1, r3, r5, r6, r7, fp, sp, lr}
   19eac:	bmi	fe1082dc <mkdtemp@@Base+0xfe0b6300>
   19eb0:	stmmi	r3, {r1, r3, r4, r5, r6, sl, lr}
   19eb4:	ldrbtmi	r6, [r8], #-2347	; 0xfffff6d5
   19eb8:	blx	fe555f16 <mkdtemp@@Base+0xfe503f3a>
   19ebc:	ldrbtmi	r4, [fp], #-2945	; 0xfffff47f
   19ec0:	blcs	174234 <mkdtemp@@Base+0x122258>
   19ec4:	stmmi	r0, {r0, r3, r8, ip, lr, pc}
   19ec8:	bmi	fe0222d4 <mkdtemp@@Base+0xfdfd02f8>
   19ecc:			; <UNDEFINED> instruction: 0xf85b69ab
   19ed0:	ldrbtmi	r0, [sl], #-0
   19ed4:			; <UNDEFINED> instruction: 0xf7eb6800
   19ed8:	qadd16mi	lr, r0, r4
   19edc:			; <UNDEFINED> instruction: 0xff12f003
   19ee0:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
   19ee4:	movwcc	r6, #6227	; 0x1853
   19ee8:	bmi	1eb203c <mkdtemp@@Base+0x1e60060>
   19eec:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
   19ef0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19ef4:	subsmi	r9, sl, r3, lsl #22
   19ef8:	addhi	pc, r8, r0, asr #32
   19efc:	andlt	r4, r5, r0, lsr r6
   19f00:	svchi	0x00f0e8bd
   19f04:	strbtmi	r2, [r9], -r0, lsl #4
   19f08:			; <UNDEFINED> instruction: 0xf00a4620
   19f0c:	stmdacs	r0, {r0, r1, r3, r5, r7, fp, ip, sp, lr, pc}
   19f10:	adchi	pc, pc, r0, asr #32
   19f14:			; <UNDEFINED> instruction: 0xf04f4620
   19f18:			; <UNDEFINED> instruction: 0xf00336ff
   19f1c:	stmdami	lr!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   19f20:	ldrbtmi	r9, [r8], #-2304	; 0xfffff700
   19f24:	blx	ffbd5f80 <mkdtemp@@Base+0xffb83fa4>
   19f28:	andcs	lr, r0, #58458112	; 0x37c0000
   19f2c:	strtmi	r4, [r0], -r9, ror #12
   19f30:			; <UNDEFINED> instruction: 0xf898f00a
   19f34:			; <UNDEFINED> instruction: 0xf0402800
   19f38:	strtmi	r8, [r0], -r7, lsr #1
   19f3c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   19f40:	cdp2	0, 14, cr15, cr0, cr3, {0}
   19f44:	stmdami	r6!, {r0, r2, r5, r6, r8, fp, lr}^
   19f48:	bls	2b134 <__read_chk@plt+0x246d0>
   19f4c:	bicvc	pc, sl, r1, lsl #10
   19f50:			; <UNDEFINED> instruction: 0xf0154478
   19f54:			; <UNDEFINED> instruction: 0xe7c8fad7
   19f58:	stmdbmi	r2!, {r1, r9, sl, lr}^
   19f5c:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
   19f60:			; <UNDEFINED> instruction: 0xf0154478
   19f64:	strtmi	pc, [r0], -r9, ror #22
   19f68:	stcl	7, cr15, [ip], {235}	; 0xeb
   19f6c:	ldrdls	pc, [r8], -r5
   19f70:	vsubw.s8	q9, <illegal reg q0.5>, d6
   19f74:	movwls	r0, #4864	; 0x1300
   19f78:	svceq	0x0000f1b9
   19f7c:	svcge	0x0015f47f
   19f80:	ldrdls	pc, [r0], -r5
   19f84:	svceq	0x0000f1b9
   19f88:			; <UNDEFINED> instruction: 0xf899d017
   19f8c:	blcs	25f94 <__read_chk@plt+0x1f530>
   19f90:	svcge	0x000bf47f
   19f94:	ldrsbls	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   19f98:			; <UNDEFINED> instruction: 0xa014f8d5
   19f9c:			; <UNDEFINED> instruction: 0xf1ba44f9
   19fa0:			; <UNDEFINED> instruction: 0xf47f0f00
   19fa4:			; <UNDEFINED> instruction: 0xf8d5af08
   19fa8:			; <UNDEFINED> instruction: 0xf1baa00c
   19fac:			; <UNDEFINED> instruction: 0xf47f0f00
   19fb0:			; <UNDEFINED> instruction: 0xf8dfaf02
   19fb4:	ldrbtmi	sl, [sl], #316	; 0x13c
   19fb8:			; <UNDEFINED> instruction: 0xf8dfe6fd
   19fbc:	ldrbtmi	r9, [r9], #312	; 0x138
   19fc0:	blmi	1393b94 <mkdtemp@@Base+0x1341bb8>
   19fc4:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
   19fc8:			; <UNDEFINED> instruction: 0xf5034478
   19fcc:			; <UNDEFINED> instruction: 0xf01371ca
   19fd0:	strtmi	pc, [r0], -fp, asr #29
   19fd4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   19fd8:	cdp2	0, 9, cr15, cr4, cr3, {0}
   19fdc:			; <UNDEFINED> instruction: 0xf003e785
   19fe0:	stmdbmi	r7, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}^
   19fe4:			; <UNDEFINED> instruction: 0xf5014479
   19fe8:	strmi	r7, [r2], -sl, asr #3
   19fec:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   19ff0:	mrc2	0, 5, pc, cr10, cr3, {0}
   19ff4:			; <UNDEFINED> instruction: 0xf0034630
   19ff8:	blmi	111916c <mkdtemp@@Base+0x10c7190>
   19ffc:			; <UNDEFINED> instruction: 0xf503447b
   1a000:	strmi	r7, [r2], -sl, asr #3
   1a004:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   1a008:	mcr2	0, 5, pc, cr14, cr3, {0}	; <UNPREDICTABLE>
   1a00c:	ldm	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a010:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   1a014:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a018:	bicvc	pc, sl, r1, lsl #10
   1a01c:	mcr2	0, 5, pc, cr4, cr3, {0}	; <UNPREDICTABLE>
   1a020:	ldmdami	lr!, {r0, r2, r3, r4, r5, r8, fp, lr}
   1a024:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a028:	bicvc	pc, sl, r1, lsl #10
   1a02c:	mrc2	0, 4, pc, cr12, cr3, {0}
   1a030:	bl	fe757fe8 <mkdtemp@@Base+0xfe70600c>
   1a034:			; <UNDEFINED> instruction: 0xf7eb6800
   1a038:	blmi	e95580 <mkdtemp@@Base+0xe435a4>
   1a03c:			; <UNDEFINED> instruction: 0xf503447b
   1a040:	strmi	r7, [r2], -sl, asr #3
   1a044:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   1a048:	mcr2	0, 4, pc, cr14, cr3, {0}	; <UNPREDICTABLE>
   1a04c:	ldmdami	r7!, {r1, r2, r4, r5, r8, fp, lr}
   1a050:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a054:	bicvc	pc, sl, r1, lsl #10
   1a058:	mcr2	0, 4, pc, cr6, cr3, {0}	; <UNPREDICTABLE>
   1a05c:	stc2	0, cr15, [r8], #-12
   1a060:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
   1a064:	bicvc	pc, sl, r3, lsl #10
   1a068:	ldmdami	r2!, {r1, r9, sl, lr}
   1a06c:			; <UNDEFINED> instruction: 0xf0134478
   1a070:			; <UNDEFINED> instruction: 0xf003fe7b
   1a074:	blmi	c590f0 <mkdtemp@@Base+0xc07114>
   1a078:			; <UNDEFINED> instruction: 0xf503447b
   1a07c:	strmi	r7, [r2], -sl, asr #3
   1a080:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   1a084:	mrc2	0, 3, pc, cr0, cr3, {0}
   1a088:	ldc2	0, cr15, [r2], {3}
   1a08c:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   1a090:	bicvc	pc, sl, r3, lsl #10
   1a094:	stmdami	fp!, {r1, r9, sl, lr}
   1a098:			; <UNDEFINED> instruction: 0xf0134478
   1a09c:	svclt	0x0000fe65
   1a0a0:	andeq	fp, r7, r0, lsr #22
   1a0a4:	andeq	r0, r0, ip, asr r6
   1a0a8:	andeq	fp, r7, r6, lsl fp
   1a0ac:	andeq	r2, r4, r4, ror #19
   1a0b0:	strdeq	r2, [r4], -r2	; <UNPREDICTABLE>
   1a0b4:	andeq	sp, r7, r6, lsr #2
   1a0b8:	andeq	sp, r7, ip, lsl #1
   1a0bc:	andeq	r9, r4, ip, ror #9
   1a0c0:	andeq	sl, r3, lr, asr #26
   1a0c4:	andeq	sp, r7, sl, lsr r0
   1a0c8:	andeq	r0, r0, r8, lsr r7
   1a0cc:	andeq	r2, r4, lr, lsl r8
   1a0d0:	andeq	sp, r7, r6, lsl r0
   1a0d4:	muleq	r7, r2, r9
   1a0d8:	ldrdeq	r2, [r4], -r2	; <UNPREDICTABLE>
   1a0dc:	andeq	r3, r4, r8, lsl #8
   1a0e0:	andeq	r2, r4, ip, asr #15
   1a0e4:	andeq	r2, r4, r2, lsr r8
   1a0e8:	andeq	r2, r4, ip, lsl r8
   1a0ec:	andeq	r7, r4, r0, lsr #12
   1a0f0:	andeq	r9, r4, r6, ror #7
   1a0f4:	ldrdeq	r9, [r4], -lr
   1a0f8:	andeq	r3, r4, sl, lsl #7
   1a0fc:	andeq	r2, r4, r8, ror r7
   1a100:	andeq	r3, r4, ip, ror #6
   1a104:	andeq	lr, r3, sl, lsl #15
   1a108:	andeq	r3, r4, r4, asr r3
   1a10c:	muleq	r4, lr, r6
   1a110:	andeq	r3, r4, ip, lsr r3
   1a114:	andeq	r2, r4, r6, lsr r6
   1a118:	andeq	r3, r4, ip, lsr #6
   1a11c:	andeq	lr, r3, r6, lsl #28
   1a120:	andeq	r3, r4, r4, lsl r3
   1a124:	andeq	r2, r4, r6, lsl #11
   1a128:	andeq	r3, r4, r0, lsl #6
   1a12c:	andeq	r2, r4, r2, ror #12
   1a130:	andeq	r3, r4, lr, ror #5
   1a134:	andeq	r2, r4, r0, ror r6
   1a138:	ldrdeq	r3, [r4], -r8
   1a13c:	andeq	r2, r4, r6, ror r5
   1a140:	andeq	r3, r4, r2, asr #5
   1a144:	andeq	r2, r4, r0, ror #10
   1a148:	mvnsmi	lr, sp, lsr #18
   1a14c:	stcmi	6, cr4, [ip], #-512	; 0xfffffe00
   1a150:	strmi	fp, [pc], -r2, lsl #1
   1a154:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
   1a158:	bmi	ace69c <mkdtemp@@Base+0xa7c6c0>
   1a15c:	blmi	aab34c <mkdtemp@@Base+0xa59370>
   1a160:	stmdbmi	sl!, {r9, sl, sp}
   1a164:	stmiapl	r5!, {r1, r3, r5, fp, lr}^
   1a168:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a16c:	bicsvc	pc, r4, r1, lsl #10
   1a170:	blmi	16584cc <mkdtemp@@Base+0x16064f0>
   1a174:	blcc	14584d0 <mkdtemp@@Base+0x14064f4>
   1a178:			; <UNDEFINED> instruction: 0xf0159400
   1a17c:			; <UNDEFINED> instruction: 0xf8d5fab1
   1a180:	blcs	28ec8 <__read_chk@plt+0x22464>
   1a184:			; <UNDEFINED> instruction: 0x4634dd1a
   1a188:	blcc	15584e4 <mkdtemp@@Base+0x1506508>
   1a18c:			; <UNDEFINED> instruction: 0x46404639
   1a190:	movtne	lr, #19203	; 0x4b03
   1a194:	bcs	34604 <error@@Base+0x5100>
   1a198:	andcs	fp, r3, #12, 30	; 0x30
   1a19c:			; <UNDEFINED> instruction: 0xf7ff2201
   1a1a0:	ldrdcs	pc, [r1, -r5]
   1a1a4:	strtmi	r2, [r0], -r0, lsl #16
   1a1a8:			; <UNDEFINED> instruction: 0xf04fbf18
   1a1ac:			; <UNDEFINED> instruction: 0xf03a36ff
   1a1b0:			; <UNDEFINED> instruction: 0xf8d5f8b1
   1a1b4:	addmi	r3, r3, #80, 22	; 0x14000
   1a1b8:	stclle	6, cr4, [r5], #16
   1a1bc:	blcc	1658518 <mkdtemp@@Base+0x160653c>
   1a1c0:	vldrle	d2, [r6, #-0]
   1a1c4:			; <UNDEFINED> instruction: 0xf8d52400
   1a1c8:	andcs	r3, r2, #92, 22	; 0x17000
   1a1cc:			; <UNDEFINED> instruction: 0x46404639
   1a1d0:	movtne	lr, #19203	; 0x4b03
   1a1d4:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
   1a1d8:	stmdacs	r0, {r0, r8, sp}
   1a1dc:	svclt	0x00184620
   1a1e0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1a1e4:			; <UNDEFINED> instruction: 0xf896f03a
   1a1e8:	blcc	1658544 <mkdtemp@@Base+0x1606568>
   1a1ec:	strmi	r4, [r4], -r3, lsl #5
   1a1f0:	ldrtmi	sp, [r0], -r9, ror #25
   1a1f4:	pop	{r1, ip, sp, pc}
   1a1f8:	bmi	1ba9c0 <mkdtemp@@Base+0x1689e4>
   1a1fc:			; <UNDEFINED> instruction: 0xe7ae447a
   1a200:	andeq	fp, r7, ip, lsr #14
   1a204:	andeq	r4, r4, ip, ror r9
   1a208:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1a20c:	andeq	r3, r4, r8, ror #3
   1a210:	andeq	r2, r4, r6, lsr r6
   1a214:	andeq	sl, r3, ip, lsr #25
   1a218:			; <UNDEFINED> instruction: 0x0c01ea50
   1a21c:	stmdbcs	r0, {r2, r3, ip, lr, pc}
   1a220:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1a224:	svclt	0x0008b508
   1a228:	andle	r2, r4, r0
   1a22c:	b	18d81e4 <mkdtemp@@Base+0x1886208>
   1a230:			; <UNDEFINED> instruction: 0xf080fab0
   1a234:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1a238:	ldrbmi	r2, [r0, -r1]!
   1a23c:			; <UNDEFINED> instruction: 0x4605b538
   1a240:	stmdavs	r0, {r2, r3, r9, sl, lr}
   1a244:			; <UNDEFINED> instruction: 0xf7ff6809
   1a248:	bicslt	pc, r0, r7, ror #31
   1a24c:	stmiavs	r8!, {r0, r5, r7, fp, sp, lr}
   1a250:			; <UNDEFINED> instruction: 0xffe2f7ff
   1a254:	stmdavs	sl!, {r3, r5, r7, r8, ip, sp, pc}^
   1a258:	addsmi	r6, sl, #6488064	; 0x630000
   1a25c:	andcs	fp, r0, r8, lsl pc
   1a260:	stmiavs	r1!, {r0, r1, r2, r3, r8, ip, lr, pc}^
   1a264:			; <UNDEFINED> instruction: 0xf7ff68e8
   1a268:	ldrsblt	pc, [r0, #-247]	; 0xffffff09	; <UNPREDICTABLE>
   1a26c:	stmdbvs	r8!, {r0, r5, r6, r8, fp, sp, lr}^
   1a270:			; <UNDEFINED> instruction: 0xffd2f7ff
   1a274:	stmdbvs	r8!, {r3, r5, r8, ip, sp, pc}
   1a278:	bne	ff03470c <mkdtemp@@Base+0xfefe2730>
   1a27c:			; <UNDEFINED> instruction: 0xf080fab0
   1a280:			; <UNDEFINED> instruction: 0xbd380940
   1a284:	teqcs	sp, r1, lsr sl
   1a288:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   1a28c:	vshl.s64	<illegal reg q5.5>, q8, #45	; 0x2d
   1a290:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
   1a294:	svcmi	0x002f4605
   1a298:			; <UNDEFINED> instruction: 0xf8cd681b
   1a29c:			; <UNDEFINED> instruction: 0xf04f3414
   1a2a0:			; <UNDEFINED> instruction: 0xf7ec0300
   1a2a4:	ldrbtmi	lr, [pc], #-2964	; 1a2ac <__read_chk@plt+0x13848>
   1a2a8:	blx	fed20b60 <mkdtemp@@Base+0xfecceb84>
   1a2ac:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   1a2b0:	svclt	0x00082800
   1a2b4:	bllt	1f232c0 <mkdtemp@@Base+0x1ed12e4>
   1a2b8:	strls	r4, [r2, #-1577]	; 0xfffff9d7
   1a2bc:			; <UNDEFINED> instruction: 0xf85cf03a
   1a2c0:	bmi	985adc <mkdtemp@@Base+0x933b00>
   1a2c4:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1a2c8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   1a2cc:	andcs	r9, r1, #0, 4
   1a2d0:	ldrtmi	r9, [r0], -r1
   1a2d4:	stmdb	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a2d8:	mvnscc	pc, #64, 4
   1a2dc:	addsmi	r3, r8, #65536	; 0x10000
   1a2e0:	blmi	7d0384 <mkdtemp@@Base+0x77e3a8>
   1a2e4:			; <UNDEFINED> instruction: 0xf8d558fd
   1a2e8:	blcs	29120 <__read_chk@plt+0x226bc>
   1a2ec:	ands	sp, r3, r9, lsl #24
   1a2f0:	tstcs	r1, r0, lsr #12
   1a2f4:			; <UNDEFINED> instruction: 0xf80ef03a
   1a2f8:	blcc	fe358654 <mkdtemp@@Base+0xfe306678>
   1a2fc:	strmi	r4, [r4], -r3, lsl #5
   1a300:			; <UNDEFINED> instruction: 0xf8d5dd0a
   1a304:			; <UNDEFINED> instruction: 0x46303b90
   1a308:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1a30c:	blx	e56368 <mkdtemp@@Base+0xe0438c>
   1a310:	rscle	r2, sp, r0, lsl #16
   1a314:	and	r2, r0, r1
   1a318:	bmi	462320 <mkdtemp@@Base+0x410344>
   1a31c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1a320:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a324:	ldrcc	pc, [r4], #-2269	; 0xfffff723
   1a328:	qaddle	r4, sl, sp
   1a32c:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   1a330:	stmdbmi	ip, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1a334:	stmdami	ip, {r1, r3, r5, r9, sl, lr}
   1a338:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a33c:	bicsvc	pc, lr, r1, lsl #10
   1a340:			; <UNDEFINED> instruction: 0xf8e0f015
   1a344:	strb	r4, [r8, r0, lsr #12]!
   1a348:	svc	0x0060f7eb
   1a34c:	strdeq	fp, [r7], -r6
   1a350:	andeq	r0, r0, ip, asr r6
   1a354:	ldrdeq	fp, [r7], -sl
   1a358:	strdeq	r2, [r4], -lr
   1a35c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1a360:	andeq	fp, r7, r2, ror #10
   1a364:	andeq	r3, r4, r8, lsl r0
   1a368:	muleq	r4, r6, r4
   1a36c:	svcmi	0x00f0e92d
   1a370:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   1a374:	ldrmi	r8, [r9], r2, lsl #22
   1a378:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1a37c:			; <UNDEFINED> instruction: 0xf8df460c
   1a380:	ldrhcs	r3, [ip, #-76]	; 0xffffffb4
   1a384:	sxtab16mi	r4, r0, sl, ror #8
   1a388:	mulcs	r1, r5, r0
   1a38c:	ldmpl	r3, {r0, r3, sl, ip, pc}^
   1a390:	tstls	r3, #1769472	; 0x1b0000
   1a394:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a398:	movwls	r9, #43808	; 0xab20
   1a39c:	blx	e56412 <mkdtemp@@Base+0xe04436>
   1a3a0:	andls	r2, sp, #0, 4
   1a3a4:			; <UNDEFINED> instruction: 0x46054611
   1a3a8:	strbmi	r6, [r8], -r4, lsl #11
   1a3ac:	strbvs	r6, [sl, #-362]!	; 0xfffffe96
   1a3b0:	ldc2l	0, cr15, [sl, #36]	; 0x24
   1a3b4:	strcc	pc, [r8], #2271	; 0x8df
   1a3b8:	movwls	r4, #33915	; 0x847b
   1a3bc:			; <UNDEFINED> instruction: 0xf0402800
   1a3c0:	strtmi	r8, [r9], -r1, lsl #3
   1a3c4:			; <UNDEFINED> instruction: 0xf0094648
   1a3c8:	stmdacs	r0, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   1a3cc:	cmnhi	sl, r0, asr #32	; <UNPREDICTABLE>
   1a3d0:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   1a3d4:			; <UNDEFINED> instruction: 0xf0094648
   1a3d8:	stmdacs	r0, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
   1a3dc:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
   1a3e0:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   1a3e4:			; <UNDEFINED> instruction: 0xf0094648
   1a3e8:	stmdacs	r0, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
   1a3ec:	msrhi	SPSR_fx, r0, asr #32
   1a3f0:	strbmi	r1, [r8], -r9, lsr #26
   1a3f4:	stc2	0, cr15, [r4], {9}
   1a3f8:			; <UNDEFINED> instruction: 0xf0402800
   1a3fc:	stmdbge	pc, {r0, r1, r5, r6, r8, pc}	; <UNPREDICTABLE>
   1a400:			; <UNDEFINED> instruction: 0xf0094648
   1a404:			; <UNDEFINED> instruction: 0x4602fc7d
   1a408:			; <UNDEFINED> instruction: 0xf0402800
   1a40c:			; <UNDEFINED> instruction: 0xf105815b
   1a410:			; <UNDEFINED> instruction: 0x46480114
   1a414:	cdp2	0, 2, cr15, cr6, cr9, {0}
   1a418:	stmdacs	r0, {r1, r9, sl, lr}
   1a41c:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   1a420:	strbmi	sl, [r8], -sp, lsl #18
   1a424:	cdp2	0, 1, cr15, cr14, cr9, {0}
   1a428:			; <UNDEFINED> instruction: 0xf0402800
   1a42c:			; <UNDEFINED> instruction: 0xf10d814b
   1a430:			; <UNDEFINED> instruction: 0x46040a38
   1a434:			; <UNDEFINED> instruction: 0xf0034648
   1a438:	teqlt	r8, #14272	; 0x37c0	; <UNPREDICTABLE>
   1a43c:	ldrbmi	r2, [r1], -r0, lsl #4
   1a440:			; <UNDEFINED> instruction: 0xf0094648
   1a444:	strmi	pc, [r6], -pc, lsl #28
   1a448:			; <UNDEFINED> instruction: 0xf0402800
   1a44c:	stmdals	lr, {r0, r2, r4, r5, r6, r7, pc}
   1a450:			; <UNDEFINED> instruction: 0xff18f7ff
   1a454:			; <UNDEFINED> instruction: 0xf0002800
   1a458:	stcne	0, cr8, [r1], #940	; 0x3ac
   1a45c:	andcs	r6, r4, #104, 26	; 0x1a00
   1a460:	bleq	96878 <mkdtemp@@Base+0x4489c>
   1a464:	blx	ffdd64d8 <mkdtemp@@Base+0xffd844fc>
   1a468:			; <UNDEFINED> instruction: 0xf5bb9b0e
   1a46c:	strbvs	r5, [r8, #-3968]!	; 0xfffff080
   1a470:	eorcc	pc, r4, r0, asr #16
   1a474:	bl	f5a28 <mkdtemp@@Base+0xa3a4c>
   1a478:	rsbvs	r0, r6, r4, lsl #9
   1a47c:	rscshi	pc, sp, r0, lsl #4
   1a480:	ldrbmi	r4, [ip], -r8, asr #12
   1a484:	ldc2	0, cr15, [r8, #12]!
   1a488:	bicsle	r2, r7, r0, lsl #16
   1a48c:	stmdavs	fp!, {r0, r2, r3, r9, fp, ip, pc}
   1a490:	stmib	sp, {r2, r3, r5, r6, r7, r9, sl, fp, lr}^
   1a494:	stmdbvs	r9!, {r2, sl, sp}^
   1a498:	ldmdavs	sl!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1a49c:	bvc	ff9d78bc <mkdtemp@@Base+0xff9858e0>
   1a4a0:	smlattls	r3, r9, r8, r4
   1a4a4:	stmdavs	lr!, {r0, r4, r6, r9, sl, lr}^
   1a4a8:			; <UNDEFINED> instruction: 0x96024478
   1a4ac:	strls	r6, [r1], -lr, ror #17
   1a4b0:	strls	r6, [r0], -lr, lsr #17
   1a4b4:			; <UNDEFINED> instruction: 0xf8eaf015
   1a4b8:	blx	fe5d64ce <mkdtemp@@Base+0xfe5844f2>
   1a4bc:	smlawbvs	r8, r1, r6, r4
   1a4c0:			; <UNDEFINED> instruction: 0xf0002800
   1a4c4:	stmdbls	sp, {r1, r3, r5, r7, r8, pc}
   1a4c8:	tstls	fp, r8, lsl #12
   1a4cc:	ldmda	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a4d0:	strmi	r9, [r2], -fp, lsl #18
   1a4d4:			; <UNDEFINED> instruction: 0xf0094648
   1a4d8:	strmi	pc, [r3], -r1, ror #28
   1a4dc:			; <UNDEFINED> instruction: 0xf0402800
   1a4e0:	stmdals	sp, {r0, r5, r7, r8, pc}
   1a4e4:	movwls	r4, #46746	; 0xb69a
   1a4e8:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1a4ec:	b	2d84a0 <mkdtemp@@Base+0x2864c4>
   1a4f0:	strbmi	r9, [fp], fp, lsl #22
   1a4f4:	bvs	fee3f130 <mkdtemp@@Base+0xfeded154>
   1a4f8:	stc2	0, cr15, [sl], {31}
   1a4fc:			; <UNDEFINED> instruction: 0xf84b1c42
   1a500:			; <UNDEFINED> instruction: 0xf0000b04
   1a504:			; <UNDEFINED> instruction: 0xf10a8155
   1a508:			; <UNDEFINED> instruction: 0xf1ba0a01
   1a50c:	mvnsle	r0, r3, lsl #30
   1a510:	teqls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   1a514:	blge	454c90 <mkdtemp@@Base+0x402cb4>
   1a518:	stmiami	sp, {r0, r3, r4, r5, r6, r7, sl, lr}^
   1a51c:	mvnvc	pc, #37748736	; 0x2400000
   1a520:	ldrdls	pc, [r8], #-141	; 0xffffff73
   1a524:			; <UNDEFINED> instruction: 0x46524478
   1a528:	mcr	6, 0, r4, cr8, cr9, {0}
   1a52c:			; <UNDEFINED> instruction: 0xf8cd3a10
   1a530:	ldrbmi	r9, [fp], -r0
   1a534:			; <UNDEFINED> instruction: 0xf8d4f015
   1a538:	mcrcs	8, 0, r6, cr0, cr14, {7}
   1a53c:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   1a540:	bls	22d458 <mkdtemp@@Base+0x1db47c>
   1a544:			; <UNDEFINED> instruction: 0xf8d358d3
   1a548:	blcc	e93d0 <mkdtemp@@Base+0x973f4>
   1a54c:	vqdmulh.s<illegal width 8>	d18, d0, d1
   1a550:	stmdavs	fp!, {r0, r2, r5, r6, r7, pc}
   1a554:			; <UNDEFINED> instruction: 0xf0402b00
   1a558:	ldrbmi	r8, [r0], -sl, asr #1
   1a55c:	cdp	7, 8, cr15, cr6, cr11, {7}
   1a560:			; <UNDEFINED> instruction: 0xf0002800
   1a564:	ldrbmi	r8, [r8], -r0, asr #1
   1a568:	cdp	7, 8, cr15, cr0, cr11, {7}
   1a56c:			; <UNDEFINED> instruction: 0xf0002800
   1a570:	strbmi	r8, [r8], -sp, lsr #1
   1a574:	cdp	7, 7, cr15, cr10, cr11, {7}
   1a578:			; <UNDEFINED> instruction: 0xf0002800
   1a57c:	stmdavs	r9!, {r4, r5, r7, pc}
   1a580:	bmi	fed63588 <mkdtemp@@Base+0xfed115ac>
   1a584:	adcmi	r4, r1, #87031808	; 0x5300000
   1a588:	stmdblt	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1a58c:	strls	r4, [r6], #-1146	; 0xfffffb86
   1a590:			; <UNDEFINED> instruction: 0xf44fbf0b
   1a594:	vst4.8	{d20-d23}, [pc], r0
   1a598:	vst4.32	{d20-d23}, [pc], r0
   1a59c:	vst4.8	{d17,d19,d21,d23}, [pc], r0
   1a5a0:	stmib	sp, {r7, r8, ip}^
   1a5a4:	tstcs	r2, r2
   1a5a8:	strbmi	r9, [r0], -r4, lsl #2
   1a5ac:	andls	r4, r5, #2801664	; 0x2ac000
   1a5b0:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
   1a5b4:			; <UNDEFINED> instruction: 0xf990f00e
   1a5b8:	movwcs	r6, #6265	; 0x1879
   1a5bc:	strmi	r6, [r1], r2, asr #16
   1a5c0:	stmib	r7, {r0, r6, r7, r9, sp, lr}^
   1a5c4:	stmdavs	fp!, {r1, r8, r9, sp}
   1a5c8:	cmnle	r2, r0, lsl #22
   1a5cc:	ldrdcs	pc, [r4], -r9
   1a5d0:			; <UNDEFINED> instruction: 0xf8d948a3
   1a5d4:	ldrbtmi	r3, [r8], #-44	; 0xffffffd4
   1a5d8:	mvnvc	pc, r0, lsl #10
   1a5dc:	ldrbtmi	r4, [r8], #-2209	; 0xfffff75f
   1a5e0:			; <UNDEFINED> instruction: 0xf854f015
   1a5e4:	ldrdne	pc, [r4], -r9
   1a5e8:			; <UNDEFINED> instruction: 0xf0104640
   1a5ec:	bmi	fe7d86f0 <mkdtemp@@Base+0xfe786714>
   1a5f0:	ldrdne	pc, [r4], -r9
   1a5f4:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   1a5f8:			; <UNDEFINED> instruction: 0xf0104640
   1a5fc:	bmi	fe7189d8 <mkdtemp@@Base+0xfe6c69fc>
   1a600:	strbmi	r2, [r0], -r1, lsl #6
   1a604:	sbccc	pc, ip, r7, asr #17
   1a608:			; <UNDEFINED> instruction: 0xf8d9447a
   1a60c:			; <UNDEFINED> instruction: 0xf0101004
   1a610:	bmi	fe618a2c <mkdtemp@@Base+0xfe5c6a50>
   1a614:	ldrbtmi	r4, [sl], #-2953	; 0xfffff477
   1a618:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a61c:	subsmi	r9, sl, r3, lsl fp
   1a620:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   1a624:	andslt	r4, r5, r0, lsr r6
   1a628:	blhi	d5924 <mkdtemp@@Base+0x83948>
   1a62c:	svchi	0x00f0e8bd
   1a630:			; <UNDEFINED> instruction: 0xf7eb980e
   1a634:	ldrbt	lr, [sp], r8, ror #18
   1a638:			; <UNDEFINED> instruction: 0xf7eb980d
   1a63c:	cmplt	r4, r4, ror #18
   1a640:	stclvs	6, cr2, [fp, #-0]
   1a644:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   1a648:			; <UNDEFINED> instruction: 0xf7eb3601
   1a64c:	adcsmi	lr, r4, #92, 18	; 0x170000
   1a650:	stfvsp	f5, [r8, #-988]!	; 0xfffffc24
   1a654:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1a658:	ldmdb	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a65c:			; <UNDEFINED> instruction: 0xf7eb6968
   1a660:			; <UNDEFINED> instruction: 0x4628e952
   1a664:	stmdb	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a668:	stmmi	r3, {r1, r7, r8, fp, lr}
   1a66c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a670:	mvnvc	pc, r1, lsl #10
   1a674:			; <UNDEFINED> instruction: 0xff46f014
   1a678:	stmibmi	r0, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1a67c:	addpl	pc, r0, #1325400064	; 0x4f000000
   1a680:			; <UNDEFINED> instruction: 0x465c487f
   1a684:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a688:	mvnvc	pc, r1, lsl #10
   1a68c:			; <UNDEFINED> instruction: 0xff3af014
   1a690:	stmdals	pc, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1a694:	ldrdcs	pc, [r4], -r9
   1a698:	addsle	r1, r9, r3, asr #24
   1a69c:			; <UNDEFINED> instruction: 0xf7f69209
   1a6a0:	bls	29a14c <mkdtemp@@Base+0x248170>
   1a6a4:			; <UNDEFINED> instruction: 0xf8df4623
   1a6a8:	ldfmip	f4, [r7], #-880	; 0xfffffc90
   1a6ac:	bls	22bef8 <mkdtemp@@Base+0x1d9f1c>
   1a6b0:	andgt	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   1a6b4:	strbmi	r9, [r0], -r1
   1a6b8:			; <UNDEFINED> instruction: 0x46625914
   1a6bc:			; <UNDEFINED> instruction: 0xf0109400
   1a6c0:			; <UNDEFINED> instruction: 0xe783f8df
   1a6c4:			; <UNDEFINED> instruction: 0xf7eb980d
   1a6c8:	bfi	lr, lr, (invalid: 18:2)
   1a6cc:			; <UNDEFINED> instruction: 0xf01c4658
   1a6d0:			; <UNDEFINED> instruction: 0x4648fab1
   1a6d4:	stcl	7, cr15, [sl, #940]	; 0x3ac
   1a6d8:			; <UNDEFINED> instruction: 0xf47f2800
   1a6dc:			; <UNDEFINED> instruction: 0x4648af50
   1a6e0:	blx	fea56758 <mkdtemp@@Base+0xfea0477c>
   1a6e4:	ldrbmi	lr, [r0], -fp, asr #14
   1a6e8:	blx	fe956760 <mkdtemp@@Base+0xfe904784>
   1a6ec:			; <UNDEFINED> instruction: 0xf105e73b
   1a6f0:			; <UNDEFINED> instruction: 0x46500118
   1a6f4:	ldmda	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a6f8:			; <UNDEFINED> instruction: 0xf47f3001
   1a6fc:			; <UNDEFINED> instruction: 0xf7ecaf2e
   1a700:	stmdavs	r0, {r1, r2, r4, r5, fp, sp, lr, pc}
   1a704:	stmib	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a708:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
   1a70c:	mvnvc	pc, r1, lsl #10
   1a710:	ldmdami	pc, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
   1a714:			; <UNDEFINED> instruction: 0xf0144478
   1a718:			; <UNDEFINED> instruction: 0xe71efef5
   1a71c:	ldmdami	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   1a720:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   1a724:			; <UNDEFINED> instruction: 0xf0196819
   1a728:	stmdacs	r0, {r0, r1, r4, fp, ip, sp, lr, pc}
   1a72c:	svcge	0x0011f47f
   1a730:	mrc	8, 0, r4, cr8, cr10, {2}
   1a734:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
   1a738:			; <UNDEFINED> instruction: 0xffa8f014
   1a73c:	ldmib	sp, {r3, r4, r6, r8, r9, fp, lr}^
   1a740:	tstcs	r2, r9
   1a744:			; <UNDEFINED> instruction: 0xf2c8447b
   1a748:			; <UNDEFINED> instruction: 0xf7fe0100
   1a74c:	and	pc, lr, sp, lsr #19
   1a750:	mrc	8, 0, r4, cr8, cr4, {2}
   1a754:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
   1a758:			; <UNDEFINED> instruction: 0xff98f014
   1a75c:	tstcs	r3, r2, asr fp
   1a760:	ldrdcs	lr, [r9], -sp
   1a764:			; <UNDEFINED> instruction: 0xf2c8447b
   1a768:			; <UNDEFINED> instruction: 0xf7fe0100
   1a76c:			; <UNDEFINED> instruction: 0x4650f99d
   1a770:	bl	18d8724 <mkdtemp@@Base+0x1886748>
   1a774:			; <UNDEFINED> instruction: 0xf7eb4658
   1a778:	strbmi	lr, [r8], -r0, ror #22
   1a77c:	bl	1758730 <mkdtemp@@Base+0x1706754>
   1a780:			; <UNDEFINED> instruction: 0xf7eb6968
   1a784:	cmplt	ip, r0, asr #17
   1a788:	stclvs	6, cr2, [fp, #-0]
   1a78c:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   1a790:			; <UNDEFINED> instruction: 0xf7eb3601
   1a794:	adcsmi	lr, r4, #184, 16	; 0xb80000
   1a798:	stfvsp	f5, [r8, #-988]!	; 0xfffffc24
   1a79c:	ldm	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a7a0:	strcs	r6, [r0], -r8, lsr #18
   1a7a4:	blx	febd67b8 <mkdtemp@@Base+0xfeb847dc>
   1a7a8:			; <UNDEFINED> instruction: 0xf7eb4628
   1a7ac:	ldr	lr, [r0, -ip, lsr #17]!
   1a7b0:			; <UNDEFINED> instruction: 0x4606493e
   1a7b4:			; <UNDEFINED> instruction: 0x4652483e
   1a7b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a7bc:	mvnvc	pc, r1, lsl #10
   1a7c0:	mcr2	0, 5, pc, cr0, cr4, {0}	; <UNPREDICTABLE>
   1a7c4:	svceq	0x0000f1ba
   1a7c8:	bl	28e7ec <mkdtemp@@Base+0x23c810>
   1a7cc:			; <UNDEFINED> instruction: 0xf8590a8a
   1a7d0:			; <UNDEFINED> instruction: 0xf7eb0b04
   1a7d4:	strbmi	lr, [sl, #2866]	; 0xb32
   1a7d8:			; <UNDEFINED> instruction: 0x2700d1f9
   1a7dc:	stfvsp	f3, [fp, #-240]!	; 0xffffff10
   1a7e0:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   1a7e4:			; <UNDEFINED> instruction: 0xf7eb3701
   1a7e8:	adcsmi	lr, ip, #9306112	; 0x8e0000
   1a7ec:	stfvsp	f5, [r8, #-988]!	; 0xfffffc24
   1a7f0:	stm	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a7f4:			; <UNDEFINED> instruction: 0xf7eb6968
   1a7f8:	stmdbvs	r8!, {r1, r2, r7, fp, sp, lr, pc}
   1a7fc:	blx	fe0d6810 <mkdtemp@@Base+0xfe084834>
   1a800:			; <UNDEFINED> instruction: 0xf7eb4628
   1a804:	blmi	b14a0c <mkdtemp@@Base+0xac2a30>
   1a808:	ldrdcs	lr, [r9], -sp
   1a80c:	ldrbtmi	r2, [fp], #-259	; 0xfffffefd
   1a810:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   1a814:			; <UNDEFINED> instruction: 0xf948f7fe
   1a818:	stmdami	r7!, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   1a81c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   1a820:	blx	fe8d6874 <mkdtemp@@Base+0xfe884898>
   1a824:			; <UNDEFINED> instruction: 0xf844f003
   1a828:			; <UNDEFINED> instruction: 0x46024651
   1a82c:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   1a830:	blx	fe6d6884 <mkdtemp@@Base+0xfe6848a8>
   1a834:	stcl	7, cr15, [sl], #940	; 0x3ac
   1a838:	strdeq	fp, [r7], -ip
   1a83c:	andeq	r0, r0, ip, asr r6
   1a840:	andeq	fp, r7, r8, asr #9
   1a844:			; <UNDEFINED> instruction: 0x00042eb8
   1a848:	andeq	r2, r4, r4, lsl #7
   1a84c:	andeq	r2, r4, r8, lsr lr
   1a850:	andeq	r2, r4, r0, ror #6
   1a854:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1a858:	andeq	fp, r3, ip, ror r7
   1a85c:	andeq	fp, r3, lr, asr #14
   1a860:	andeq	r2, r4, sl, ror sp
   1a864:	andeq	r1, r4, lr, lsr #26
   1a868:			; <UNDEFINED> instruction: 0xffffeea7
   1a86c:			; <UNDEFINED> instruction: 0xffffe2f9
   1a870:	andeq	fp, r7, sl, ror #4
   1a874:	andeq	r2, r4, r4, ror #25
   1a878:	andeq	r1, r4, sl, asr #21
   1a87c:	andeq	r2, r4, ip, asr #25
   1a880:	andeq	r2, r4, sl, ror #2
   1a884:	muleq	r0, r4, r6
   1a888:	andeq	r0, r0, r8, lsl #14
   1a88c:	andeq	r2, r4, r6, asr #24
   1a890:	ldrdeq	r2, [r4], -r8
   1a894:	andeq	r0, r0, r4, ror r7
   1a898:	andeq	r2, r4, lr, lsl #3
   1a89c:	muleq	r4, sl, r1
   1a8a0:			; <UNDEFINED> instruction: 0x00041bb4
   1a8a4:	andeq	r1, r4, sl, lsr #22
   1a8a8:	andeq	r1, r4, r8, lsr fp
   1a8ac:	muleq	r4, r8, fp
   1a8b0:	andeq	r1, r4, sl, ror sl
   1a8b4:	andeq	r1, r4, lr, asr #20
   1a8b8:	andeq	lr, r3, lr, lsl #12
   1a8bc:	ldrdeq	r0, [r4], -r2
   1a8c0:			; <UNDEFINED> instruction: 0x4606b5f8
   1a8c4:	strmi	r4, [sp], -r3, lsr #24
   1a8c8:	ldrbtmi	r4, [ip], #-2083	; 0xfffff7dd
   1a8cc:			; <UNDEFINED> instruction: 0xf5046852
   1a8d0:	ldrbtmi	r7, [r8], #-1270	; 0xfffffb0a
   1a8d4:			; <UNDEFINED> instruction: 0xf0144621
   1a8d8:	bmi	85a39c <mkdtemp@@Base+0x8083c0>
   1a8dc:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   1a8e0:			; <UNDEFINED> instruction: 0xf8d758d7
   1a8e4:	blcc	e976c <mkdtemp@@Base+0x97790>
   1a8e8:	ldmdble	fp, {r0, r8, r9, fp, sp}
   1a8ec:	ldrbtmi	r4, [ip], #-3101	; 0xfffff3e3
   1a8f0:	orrlt	r6, r9, r1, lsr #18
   1a8f4:			; <UNDEFINED> instruction: 0xf00f4630
   1a8f8:			; <UNDEFINED> instruction: 0xf7f7fbcd
   1a8fc:			; <UNDEFINED> instruction: 0xf8d7f895
   1a900:			; <UNDEFINED> instruction: 0xf7eb0b9c
   1a904:	blmi	65490c <mkdtemp@@Base+0x602930>
   1a908:			; <UNDEFINED> instruction: 0xf04f2200
   1a90c:	ldrbtmi	r3, [fp], #-511	; 0xfffffe01
   1a910:	blcs	fe758c34 <mkdtemp@@Base+0xfe706c58>
   1a914:	andsvs	r6, r9, r2, lsr #2
   1a918:	strtmi	r9, [r9], -r6, lsl #16
   1a91c:	mrc2	7, 2, pc, cr8, cr13, {7}
   1a920:	ldcllt	0, cr2, [r8]
   1a924:	ldmdami	r2, {r0, r4, r8, r9, fp, lr}
   1a928:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   1a92c:			; <UNDEFINED> instruction: 0xf0186819
   1a930:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   1a934:	stmdami	pc, {r1, r3, r4, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   1a938:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1a93c:	mcr2	0, 5, pc, cr6, cr4, {0}	; <UNPREDICTABLE>
   1a940:	stmdals	r6, {r0, r2, r3, r8, r9, fp, lr}
   1a944:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
   1a948:	vaddw.s8	q9, q4, d2
   1a94c:			; <UNDEFINED> instruction: 0xf7fe0100
   1a950:	strb	pc, [r5, fp, lsr #17]!	; <UNPREDICTABLE>
   1a954:	andeq	r2, r4, r6, lsl #21
   1a958:	andeq	r2, r4, lr, lsr #32
   1a95c:	andeq	sl, r7, r2, lsr #31
   1a960:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1a964:	andeq	ip, r7, sl, lsl #12
   1a968:	ldrdeq	fp, [r7], -r6
   1a96c:	andeq	r0, r0, r4, ror r7
   1a970:	strdeq	r1, [r4], -r6
   1a974:	andeq	r2, r4, r2, lsr #32
   1a978:			; <UNDEFINED> instruction: 0x000419b2
   1a97c:	svcmi	0x00f0e92d
   1a980:	mrcmi	6, 4, r4, cr15, cr13, {0}
   1a984:	blmi	fe806bd8 <mkdtemp@@Base+0xfe7b4bfc>
   1a988:	ldrbtmi	r4, [lr], #-1665	; 0xfffff97f
   1a98c:	smlabbcs	r0, r8, r6, r4
   1a990:	smlabtls	r3, sp, r9, lr
   1a994:	stfged	f1, [r9], {5}
   1a998:			; <UNDEFINED> instruction: 0x461758f3
   1a99c:	eorcs	r4, r0, #32, 12	; 0x2000000
   1a9a0:	tstls	r1, #1769472	; 0x1b0000
   1a9a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a9a8:			; <UNDEFINED> instruction: 0xf8df9b1c
   1a9ac:	movwls	sl, #4700	; 0x125c
   1a9b0:	ldmib	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a9b4:	strtmi	sl, [r8], -r6, lsl #18
   1a9b8:			; <UNDEFINED> instruction: 0xf9a2f009
   1a9bc:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, lr}
   1a9c0:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   1a9c4:	stmdbge	r4, {r1, r9, sl, lr}
   1a9c8:			; <UNDEFINED> instruction: 0xf0094628
   1a9cc:	stmdacs	r0, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   1a9d0:	rscshi	pc, r9, r0, asr #32
   1a9d4:	strtmi	sl, [r8], -r7, lsl #18
   1a9d8:			; <UNDEFINED> instruction: 0xf992f009
   1a9dc:	stmdacs	r0, {r1, r9, sl, lr}
   1a9e0:	rscshi	pc, r1, r0, asr #32
   1a9e4:	strtmi	sl, [r8], -r5, lsl #18
   1a9e8:	blx	f56a16 <mkdtemp@@Base+0xf04a3a>
   1a9ec:			; <UNDEFINED> instruction: 0xf0402800
   1a9f0:	stmdbge	r8, {r1, r3, r5, r6, r7, pc}
   1a9f4:			; <UNDEFINED> instruction: 0xf0094628
   1a9f8:	strmi	pc, [r6], -r3, lsl #19
   1a9fc:			; <UNDEFINED> instruction: 0xf0402800
   1aa00:	blls	1fad90 <mkdtemp@@Base+0x1a8db4>
   1aa04:	rscsvc	pc, pc, #82837504	; 0x4f00000
   1aa08:	svceq	0x0002f113
   1aa0c:	addsmi	fp, r3, #24, 30	; 0x60
   1aa10:	sbcshi	pc, r9, r0, lsl #4
   1aa14:			; <UNDEFINED> instruction: 0xf1139b08
   1aa18:	svclt	0x00180f02
   1aa1c:	vqsub.s8	d4, d16, d3
   1aa20:	stmdals	r4, {r1, r4, r6, r7, pc}
   1aa24:	blcs	38a38 <error@@Base+0x9534>
   1aa28:	sbchi	pc, r3, r0
   1aa2c:			; <UNDEFINED> instruction: 0xf8959d05
   1aa30:			; <UNDEFINED> instruction: 0xf1b99000
   1aa34:			; <UNDEFINED> instruction: 0xf0000f00
   1aa38:	eorcs	r8, r0, #181	; 0xb5
   1aa3c:	strtmi	r2, [r0], -r0, lsl #2
   1aa40:	stmib	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aa44:	blls	20125c <mkdtemp@@Base+0x1af280>
   1aa48:	stmdals	r6, {r0, r5, r9, sl, lr}
   1aa4c:	movwcc	r9, #8970	; 0x230a
   1aa50:	svclt	0x000c9b08
   1aa54:	andls	r9, r9, #-1342177280	; 0xb0000000
   1aa58:	movwls	r6, #55418	; 0xd87a
   1aa5c:	svclt	0x000c3302
   1aa60:	strls	r9, [ip, #-1294]	; 0xfffffaf2
   1aa64:			; <UNDEFINED> instruction: 0xf7fd9202
   1aa68:	stmdbmi	r8!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}^
   1aa6c:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   1aa70:	tstvc	r4, r1, lsl #10	; <UNPREDICTABLE>
   1aa74:	strmi	r4, [r7], -r3, lsl #12
   1aa78:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
   1aa7c:	mcr2	0, 0, pc, cr6, cr4, {0}	; <UNPREDICTABLE>
   1aa80:	blcs	c16a0 <mkdtemp@@Base+0x6f6c4>
   1aa84:			; <UNDEFINED> instruction: 0xf023d022
   1aa88:	blcs	5b698 <mkdtemp@@Base+0x96bc>
   1aa8c:	blmi	188ec08 <mkdtemp@@Base+0x183cc2c>
   1aa90:	tstcs	r3, fp, ror r4
   1aa94:	vmlal.s8	<illegal reg q12.5>, d8, d1
   1aa98:	strbmi	r0, [r2], -r0, lsl #2
   1aa9c:			; <UNDEFINED> instruction: 0xf804f7fe
   1aaa0:			; <UNDEFINED> instruction: 0xf7ea4638
   1aaa4:	stmdals	r4, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
   1aaa8:	svc	0x002cf7ea
   1aaac:			; <UNDEFINED> instruction: 0xf7ea9805
   1aab0:	bmi	1696760 <mkdtemp@@Base+0x1644784>
   1aab4:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   1aab8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1aabc:	subsmi	r9, sl, r1, lsl fp
   1aac0:	addshi	pc, r6, r0, asr #32
   1aac4:	andslt	r4, r3, r0, lsr r6
   1aac8:	svchi	0x00f0e8bd
   1aacc:			; <UNDEFINED> instruction: 0xf85a4b53
   1aad0:			; <UNDEFINED> instruction: 0xf8d33003
   1aad4:			; <UNDEFINED> instruction: 0xf1baab58
   1aad8:	svclt	0x00c40f00
   1aadc:	blls	1758e30 <mkdtemp@@Base+0x1706e54>
   1aae0:	bleq	56c24 <mkdtemp@@Base+0x4c48>
   1aae4:	rsbs	sp, sp, r9, lsl #24
   1aae8:	tstcs	r1, r8, asr r6
   1aaec:	ldc2	0, cr15, [r2], {57}	; 0x39
   1aaf0:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
   1aaf4:	pkhtbmi	r4, r3, r0, asr #10
   1aaf8:	strbmi	sp, [r9], -r2, rrx
   1aafc:			; <UNDEFINED> instruction: 0xf7ff4620
   1ab00:			; <UNDEFINED> instruction: 0x464dfb9d
   1ab04:	rscle	r2, pc, r0, lsl #16
   1ab08:	svceq	0x0000f1b9
   1ab0c:	stmdals	r3, {r1, r4, r5, r6, ip, lr, pc}
   1ab10:			; <UNDEFINED> instruction: 0xf0114649
   1ab14:	andcc	pc, r1, r1, lsr #25
   1ab18:	strbmi	sp, [r1], -r1, rrx
   1ab1c:			; <UNDEFINED> instruction: 0xf7fd9801
   1ab20:	stmdavs	r8!, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   1ab24:	cdp	7, 14, cr15, cr14, cr10, {7}
   1ab28:			; <UNDEFINED> instruction: 0xf7ea68a8
   1ab2c:	stmiavs	r8!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   1ab30:	cdp	7, 14, cr15, cr8, cr10, {7}
   1ab34:			; <UNDEFINED> instruction: 0xf7ea6968
   1ab38:	movwcs	lr, #3814	; 0xee6
   1ab3c:	eorvs	r6, fp, fp, ror #1
   1ab40:	adcvs	r6, fp, fp, ror #2
   1ab44:	rsbvs	r6, fp, fp, lsr #2
   1ab48:	blmi	d549f8 <mkdtemp@@Base+0xd02a1c>
   1ab4c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1ab50:	blge	1458ea4 <mkdtemp@@Base+0x1406ec8>
   1ab54:			; <UNDEFINED> instruction: 0xf1ba9302
   1ab58:	stclle	15, cr0, [r6, #-0]
   1ab5c:	blls	1558eb0 <mkdtemp@@Base+0x1506ed4>
   1ab60:	bleq	56ca4 <mkdtemp@@Base+0x4cc8>
   1ab64:	ldrbmi	lr, [r8], -r8
   1ab68:			; <UNDEFINED> instruction: 0xf0392101
   1ab6c:			; <UNDEFINED> instruction: 0xf109fbd3
   1ab70:	ldrbmi	r0, [r0, #-2336]	; 0xfffff6e0
   1ab74:	eorle	r4, r0, r3, lsl #13
   1ab78:	strtmi	r4, [r0], -r9, asr #12
   1ab7c:	blx	17d8b82 <mkdtemp@@Base+0x1786ba6>
   1ab80:	stmdacs	r0, {r0, r2, r3, r6, r9, sl, lr}
   1ab84:			; <UNDEFINED> instruction: 0xf1b9d0ef
   1ab88:	eorsle	r0, r6, r0, lsl #30
   1ab8c:	strtmi	r9, [r1], -r2, lsl #22
   1ab90:	bls	380ba4 <mkdtemp@@Base+0x32ebc8>
   1ab94:			; <UNDEFINED> instruction: 0xf011331c
   1ab98:	andcc	pc, r1, r7, asr sl	; <UNPREDICTABLE>
   1ab9c:	blmi	84f298 <mkdtemp@@Base+0x7fd2bc>
   1aba0:			; <UNDEFINED> instruction: 0xe776447b
   1aba4:	strbmi	r4, [sp], -r8, lsr #12
   1aba8:	cdp	7, 10, cr15, cr12, cr10, {7}
   1abac:	andsls	pc, r4, sp, asr #17
   1abb0:			; <UNDEFINED> instruction: 0xf7eae743
   1abb4:	strls	lr, [r4], -r8, lsr #29
   1abb8:	blmi	6d48a0 <mkdtemp@@Base+0x6828c4>
   1abbc:			; <UNDEFINED> instruction: 0xe768447b
   1abc0:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   1abc4:	ldmdbmi	r9, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   1abc8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1abcc:	smladcs	r0, r8, r8, r4
   1abd0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1abd4:	tstvc	r4, r1, lsl #10	; <UNPREDICTABLE>
   1abd8:	ldc2	0, cr15, [r4], {20}
   1abdc:	blmi	594964 <mkdtemp@@Base+0x542988>
   1abe0:			; <UNDEFINED> instruction: 0xe756447b
   1abe4:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   1abe8:	blmi	55493c <mkdtemp@@Base+0x502960>
   1abec:			; <UNDEFINED> instruction: 0xe750447b
   1abf0:	bl	358ba4 <mkdtemp@@Base+0x306bc8>
   1abf4:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   1abf8:	blmi	4d492c <mkdtemp@@Base+0x482950>
   1abfc:	smlsldx	r4, r8, fp, r4
   1ac00:	strdeq	sl, [r7], -r6
   1ac04:	andeq	r0, r0, ip, asr r6
   1ac08:	andeq	sl, r7, r4, asr #29
   1ac0c:	andeq	r2, r4, r2, ror #17
   1ac10:	andeq	r1, r4, r2, asr #30
   1ac14:	andeq	r1, r4, ip, ror #29
   1ac18:	andeq	sl, r7, sl, asr #27
   1ac1c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1ac20:	strdeq	r1, [r4], -r0
   1ac24:	andeq	r1, r4, r0, asr #27
   1ac28:			; <UNDEFINED> instruction: 0x00041dba
   1ac2c:	andeq	r2, r4, r0, lsl #15
   1ac30:	andeq	r1, r4, r6, ror #10
   1ac34:	andeq	r1, r4, r0, asr #27
   1ac38:	muleq	r4, r6, sp
   1ac3c:	muleq	r4, r0, sp
   1ac40:	andeq	r1, r4, r6, lsl #27
   1ac44:	andeq	r1, r4, r0, lsl #27
   1ac48:	svcmi	0x00f0e92d
   1ac4c:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
   1ac50:	strmi	r8, [r6], -r2, lsl #22
   1ac54:	ldrbtgt	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ac58:			; <UNDEFINED> instruction: 0xf8df460d
   1ac5c:	tstcs	r0, ip, ror r4
   1ac60:			; <UNDEFINED> instruction: 0xf8df44fc
   1ac64:	addslt	r9, r3, r8, ror r4
   1ac68:			; <UNDEFINED> instruction: 0xf10d4614
   1ac6c:			; <UNDEFINED> instruction: 0xf85c0824
   1ac70:	eorcs	r3, r0, #3
   1ac74:	ldrsbtge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1ac78:	ldmdavs	fp, {r6, r9, sl, lr}
   1ac7c:			; <UNDEFINED> instruction: 0xf04f9311
   1ac80:			; <UNDEFINED> instruction: 0xf7eb0300
   1ac84:	stmdbge	r6, {r3, r7, fp, sp, lr, pc}
   1ac88:	ldrbtmi	r4, [r9], #1592	; 0x638
   1ac8c:			; <UNDEFINED> instruction: 0xf838f009
   1ac90:	strmi	fp, [r2], -r8, lsr #18
   1ac94:	ldrtmi	sl, [r8], -r4, lsl #18
   1ac98:			; <UNDEFINED> instruction: 0xf9e4f009
   1ac9c:			; <UNDEFINED> instruction: 0xf8dfb340
   1aca0:			; <UNDEFINED> instruction: 0xf04f1440
   1aca4:			; <UNDEFINED> instruction: 0xf8df37ff
   1aca8:	ldrbtmi	r0, [r9], #-1084	; 0xfffffbc4
   1acac:			; <UNDEFINED> instruction: 0xf5014478
   1acb0:			; <UNDEFINED> instruction: 0xf014710c
   1acb4:	stmdals	r9, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}
   1acb8:	cdp	7, 2, cr15, cr4, cr10, {7}
   1acbc:			; <UNDEFINED> instruction: 0xf7ea980b
   1acc0:	stmdals	ip, {r1, r5, r9, sl, fp, sp, lr, pc}
   1acc4:	cdp	7, 1, cr15, cr14, cr10, {7}
   1acc8:			; <UNDEFINED> instruction: 0xf7ea980e
   1accc:			; <UNDEFINED> instruction: 0xf8dfee1c
   1acd0:			; <UNDEFINED> instruction: 0xf8df2418
   1acd4:	ldrbtmi	r3, [sl], #-1028	; 0xfffffbfc
   1acd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1acdc:	subsmi	r9, sl, r1, lsl fp
   1ace0:	bicshi	pc, r3, r0, asr #32
   1ace4:	andslt	r4, r3, r8, lsr r6
   1ace8:	blhi	d5fe4 <mkdtemp@@Base+0x84008>
   1acec:	svchi	0x00f0e8bd
   1acf0:	ldrtmi	sl, [r8], -r7, lsl #18
   1acf4:			; <UNDEFINED> instruction: 0xf804f009
   1acf8:	bicsle	r2, r0, r0, lsl #16
   1acfc:	stmdbge	r5, {r1, r9, sl, lr}
   1ad00:			; <UNDEFINED> instruction: 0xf0094638
   1ad04:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   1ad08:	ldrtmi	sp, [r8], -r9, asr #3
   1ad0c:			; <UNDEFINED> instruction: 0xf008a908
   1ad10:			; <UNDEFINED> instruction: 0x4607fff7
   1ad14:	bicle	r2, r2, r0, lsl #16
   1ad18:			; <UNDEFINED> instruction: 0xf64f9b07
   1ad1c:			; <UNDEFINED> instruction: 0xf11372ff
   1ad20:	svclt	0x00180f02
   1ad24:	ldmle	sl!, {r0, r1, r4, r7, r9, lr}
   1ad28:			; <UNDEFINED> instruction: 0xf1139b08
   1ad2c:	svclt	0x00180f02
   1ad30:	ldmle	r4!, {r0, r1, r4, r7, r9, lr}
   1ad34:	stmdavc	r3, {r2, fp, ip, pc}
   1ad38:			; <UNDEFINED> instruction: 0xf0002b00
   1ad3c:			; <UNDEFINED> instruction: 0xf8dd80a6
   1ad40:			; <UNDEFINED> instruction: 0xf89bb014
   1ad44:	blcs	26d4c <__read_chk@plt+0x202e8>
   1ad48:	sbcshi	pc, r3, r0
   1ad4c:	tstcs	r0, r0, lsr #4
   1ad50:			; <UNDEFINED> instruction: 0xf7eb4640
   1ad54:	bls	154ddc <mkdtemp@@Base+0x102e00>
   1ad58:	strbmi	r9, [r1], -r7, lsl #22
   1ad5c:	movwls	r9, #43014	; 0xa806
   1ad60:	blls	227970 <mkdtemp@@Base+0x1d5994>
   1ad64:	andls	fp, fp, #12, 30	; 0x30
   1ad68:	stmdavs	r2!, {r0, r3, r9, ip, pc}^
   1ad6c:	movwcc	r9, #8973	; 0x230d
   1ad70:			; <UNDEFINED> instruction: 0xf8cdbf0c
   1ad74:			; <UNDEFINED> instruction: 0xf8cdb038
   1ad78:	andls	fp, r0, #48	; 0x30
   1ad7c:	ldc2l	7, cr15, [lr], #-1012	; 0xfffffc0c
   1ad80:	bls	2d4f0 <__read_chk@plt+0x26a8c>
   1ad84:			; <UNDEFINED> instruction: 0xf5014479
   1ad88:	tstls	r1, ip, lsl #2
   1ad8c:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx3
   1ad90:	ldmmi	r7, {r4, r9, fp}^
   1ad94:			; <UNDEFINED> instruction: 0xf0144478
   1ad98:	blls	1d9f84 <mkdtemp@@Base+0x187fa8>
   1ad9c:	movwls	r9, #2305	; 0x901
   1ada0:	blcs	a99ac <mkdtemp@@Base+0x579d0>
   1ada4:	sbchi	pc, r5, r0, lsl #4
   1ada8:	blcs	1019b0 <mkdtemp@@Base+0xaf9d4>
   1adac:	adchi	pc, r9, r0
   1adb0:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   1adb4:	svccc	0x0080f5bb
   1adb8:	tsthi	r2, r0, lsl #5	; <UNPREDICTABLE>
   1adbc:			; <UNDEFINED> instruction: 0xf5b29a0d
   1adc0:			; <UNDEFINED> instruction: 0xf2803f80
   1adc4:	blls	3b148 <error@@Base+0xbc44>
   1adc8:	blcs	699d8 <mkdtemp@@Base+0x179fc>
   1adcc:	movwcs	fp, #3988	; 0xf94
   1add0:	bcs	239dc <__read_chk@plt+0x1cf78>
   1add4:	movwcs	fp, #3864	; 0xf18
   1add8:			; <UNDEFINED> instruction: 0xf0402b00
   1addc:	blls	3b130 <error@@Base+0xbc2c>
   1ade0:	subsle	r2, r6, r3, lsl #22
   1ade4:	blcs	41a1c <error@@Base+0x12518>
   1ade8:	sbcshi	pc, r5, r0
   1adec:	blcs	c19f4 <mkdtemp@@Base+0x6fa18>
   1adf0:	blmi	ff04f334 <mkdtemp@@Base+0xfeffd358>
   1adf4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1adf8:			; <UNDEFINED> instruction: 0xf8d39301
   1adfc:	blcs	29b64 <__read_chk@plt+0x23100>
   1ae00:	vcgt.u8	d25, d0, d0
   1ae04:	blls	7b2c4 <mkdtemp@@Base+0x292e8>
   1ae08:			; <UNDEFINED> instruction: 0xf8cd9602
   1ae0c:	strtmi	r9, [r1], ip
   1ae10:	blcs	1759164 <mkdtemp@@Base+0x1707188>
   1ae14:	ldrmi	r2, [ip], -r0, lsl #6
   1ae18:			; <UNDEFINED> instruction: 0x46314616
   1ae1c:			; <UNDEFINED> instruction: 0xf7ff4640
   1ae20:	msreq	(UNDEF: 99), sp
   1ae24:			; <UNDEFINED> instruction: 0xf0002800
   1ae28:	movwls	r8, #270	; 0x10e
   1ae2c:	svceq	0x0000f1bb
   1ae30:	ldmibmi	r1!, {r1, r2, r3, r6, r8, ip, lr, pc}
   1ae34:	ldrbtmi	r4, [r9], #-2225	; 0xfffff74f
   1ae38:			; <UNDEFINED> instruction: 0xf5014478
   1ae3c:			; <UNDEFINED> instruction: 0xf014710c
   1ae40:	tstcs	r7, r5, lsr #24	; <UNPREDICTABLE>
   1ae44:			; <UNDEFINED> instruction: 0xf2c84650
   1ae48:			; <UNDEFINED> instruction: 0xf0090100
   1ae4c:			; <UNDEFINED> instruction: 0x4607fa9b
   1ae50:			; <UNDEFINED> instruction: 0xf0402800
   1ae54:			; <UNDEFINED> instruction: 0x46298133
   1ae58:			; <UNDEFINED> instruction: 0xf0094650
   1ae5c:			; <UNDEFINED> instruction: 0x4607fa93
   1ae60:			; <UNDEFINED> instruction: 0xf0402800
   1ae64:	blls	7b318 <mkdtemp@@Base+0x2933c>
   1ae68:			; <UNDEFINED> instruction: 0xf8d34650
   1ae6c:	blls	25be4 <__read_chk@plt+0x1f180>
   1ae70:	ldmibvs	r9, {r0, r1, r4, sl, lr}
   1ae74:	blx	fe1d6ea0 <mkdtemp@@Base+0xfe184ec4>
   1ae78:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1ae7c:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   1ae80:	beq	4566e8 <mkdtemp@@Base+0x40470c>
   1ae84:	ldc	7, cr15, [lr, #-936]!	; 0xfffffc58
   1ae88:			; <UNDEFINED> instruction: 0xf7eae715
   1ae8c:	smladxls	r4, ip, sp, lr
   1ae90:	blmi	fe654bec <mkdtemp@@Base+0xfe602c10>
   1ae94:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1ae98:	blcs	14591ec <mkdtemp@@Base+0x1407210>
   1ae9c:	bcs	3faa8 <error@@Base+0x105a4>
   1aea0:			; <UNDEFINED> instruction: 0xf8d3dd4f
   1aea4:	movwcs	fp, #2900	; 0xb54
   1aea8:	ldrmi	r9, [r6], -r2, lsl #12
   1aeac:	ldrmi	r9, [ip], -r3, lsl #8
   1aeb0:	strtmi	lr, [r0], -r8
   1aeb4:			; <UNDEFINED> instruction: 0xf0392101
   1aeb8:			; <UNDEFINED> instruction: 0xf10bfa2d
   1aebc:	adcsmi	r0, r0, #32, 22	; 0x8000
   1aec0:	eorsle	r4, ip, r4, lsl #12
   1aec4:			; <UNDEFINED> instruction: 0x46404659
   1aec8:			; <UNDEFINED> instruction: 0xf9b8f7ff
   1aecc:	rscsle	r2, r0, r0, lsl #16
   1aed0:	stmmi	ip, {r0, r1, r3, r7, r8, fp, lr}
   1aed4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1aed8:	tstvc	ip, r1, lsl #10	; <UNPREDICTABLE>
   1aedc:	blx	ff5d6f36 <mkdtemp@@Base+0xff584f5a>
   1aee0:			; <UNDEFINED> instruction: 0x46294650
   1aee4:	blx	1d58ee2 <mkdtemp@@Base+0x1d06f06>
   1aee8:	beq	456750 <mkdtemp@@Base+0x404774>
   1aeec:	stc	7, cr15, [sl, #-936]	; 0xfffffc58
   1aef0:	ldrbmi	lr, [r8], -r1, ror #13
   1aef4:	ldrmi	r9, [fp], r0, lsl #6
   1aef8:	stc	7, cr15, [r4, #-936]	; 0xfffffc58
   1aefc:	movwls	r9, #23296	; 0x5b00
   1af00:	blls	314b98 <mkdtemp@@Base+0x2c2bbc>
   1af04:			; <UNDEFINED> instruction: 0xf43f2b00
   1af08:	ldmdami	pc!, {r0, r1, r4, r6, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   1af0c:			; <UNDEFINED> instruction: 0xf0144478
   1af10:	stmdals	r4, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   1af14:	ldcl	7, cr15, [r6], #936	; 0x3a8
   1af18:			; <UNDEFINED> instruction: 0xf7ea9805
   1af1c:	blmi	1f162f4 <mkdtemp@@Base+0x1ec4318>
   1af20:	ldrbmi	r4, [r0], -sl, lsr #12
   1af24:	tstcs	r3, fp, ror r4
   1af28:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   1af2c:	ldc2	7, cr15, [ip, #1012]!	; 0x3f4
   1af30:	ldmdami	r7!, {r0, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
   1af34:	ldrbtmi	r9, [r8], #-2560	; 0xfffff600
   1af38:	blx	ad6f92 <mkdtemp@@Base+0xa84fb6>
   1af3c:	ldmib	sp, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1af40:	blls	73f50 <mkdtemp@@Base+0x21f74>
   1af44:	blcc	fe859298 <mkdtemp@@Base+0xfe8072bc>
   1af48:	blcs	69b5c <mkdtemp@@Base+0x17b80>
   1af4c:	addhi	pc, pc, r0, asr #4
   1af50:			; <UNDEFINED> instruction: 0xf0239b00
   1af54:	blcs	5bb64 <mkdtemp@@Base+0x9b88>
   1af58:	blls	8f490 <mkdtemp@@Base+0x3d4b4>
   1af5c:			; <UNDEFINED> instruction: 0x46414630
   1af60:	andseq	pc, ip, #-1073741824	; 0xc0000000
   1af64:			; <UNDEFINED> instruction: 0xf912f011
   1af68:	stmdals	r1, {r4, r8, r9, ip, sp, pc}
   1af6c:			; <UNDEFINED> instruction: 0xf7ef4641
   1af70:	ldrbmi	pc, [r0], -fp, lsr #29	; <UNPREDICTABLE>
   1af74:			; <UNDEFINED> instruction: 0xf7fd4629
   1af78:	vnmls.f64	d15, d8, d27
   1af7c:			; <UNDEFINED> instruction: 0xf7ea0a10
   1af80:	strt	lr, [r4], r2, asr #25
   1af84:	stmdami	r4!, {r0, r1, r5, r6, r8, fp, lr}^
   1af88:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1af8c:	tstvc	ip, r1, lsl #10	; <UNPREDICTABLE>
   1af90:	blx	fffd6fe8 <mkdtemp@@Base+0xfff8500c>
   1af94:	blls	3d4e90 <mkdtemp@@Base+0x382eb4>
   1af98:			; <UNDEFINED> instruction: 0xf47f2b00
   1af9c:	ldmdbmi	pc, {r0, r1, r2, r5, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   1afa0:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
   1afa4:			; <UNDEFINED> instruction: 0xf5014478
   1afa8:			; <UNDEFINED> instruction: 0xf014710c
   1afac:			; <UNDEFINED> instruction: 0xe7b0faf1
   1afb0:	ldmdami	sp, {r2, r3, r4, r6, r8, fp, lr}^
   1afb4:	mrc	4, 0, r4, cr8, cr9, {3}
   1afb8:	ldrbtmi	r2, [r8], #-2576	; 0xfffff5f0
   1afbc:	tstvc	ip, r1, lsl #10	; <UNPREDICTABLE>
   1afc0:	blx	ff9d7018 <mkdtemp@@Base+0xff98503c>
   1afc4:			; <UNDEFINED> instruction: 0x46504b59
   1afc8:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
   1afcc:	vaddw.s8	q9, q4, d3
   1afd0:			; <UNDEFINED> instruction: 0xf7fd0100
   1afd4:	cdp	13, 1, cr15, cr8, cr9, {3}
   1afd8:			; <UNDEFINED> instruction: 0xf7ea0a10
   1afdc:			; <UNDEFINED> instruction: 0xe66aec94
   1afe0:			; <UNDEFINED> instruction: 0x465a4b53
   1afe4:	ldrbtmi	r4, [fp], #-2131	; 0xfffff7ad
   1afe8:			; <UNDEFINED> instruction: 0xf5034478
   1afec:			; <UNDEFINED> instruction: 0xf014710c
   1aff0:	str	pc, [lr, pc, asr #21]
   1aff4:			; <UNDEFINED> instruction: 0x46414630
   1aff8:			; <UNDEFINED> instruction: 0xf98ef011
   1affc:	andsls	r2, r0, r0, lsl #16
   1b000:			; <UNDEFINED> instruction: 0x4641dbd6
   1b004:	ldrdhi	pc, [r4], -sp
   1b008:			; <UNDEFINED> instruction: 0xf7ef4640
   1b00c:			; <UNDEFINED> instruction: 0x210cfe9f
   1b010:			; <UNDEFINED> instruction: 0xf01a2001
   1b014:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   1b018:	mvnscc	pc, pc, asr #32
   1b01c:	andvs	r4, r3, r6, lsl #12
   1b020:			; <UNDEFINED> instruction: 0xf8d86045
   1b024:			; <UNDEFINED> instruction: 0xf0390b58
   1b028:			; <UNDEFINED> instruction: 0x4631f975
   1b02c:	stmdami	r2, {r4, r5, r7, sp, lr}^
   1b030:			; <UNDEFINED> instruction: 0xf7f54478
   1b034:	movwcs	pc, #7833	; 0x1e99	; <UNPREDICTABLE>
   1b038:	beq	4568a0 <mkdtemp@@Base+0x4048c4>
   1b03c:	sbccc	pc, ip, r4, asr #17
   1b040:	stcl	7, cr15, [r0], #-936	; 0xfffffc58
   1b044:	strtmi	lr, [r0], -r3, asr #12
   1b048:			; <UNDEFINED> instruction: 0xf0392101
   1b04c:	blls	595e0 <mkdtemp@@Base+0x7604>
   1b050:	addsmi	r3, r8, #32, 12	; 0x2000000
   1b054:			; <UNDEFINED> instruction: 0xf47f4604
   1b058:	strbmi	sl, [ip], -r0, ror #29
   1b05c:			; <UNDEFINED> instruction: 0xf8dd9e02
   1b060:	blls	7f098 <mkdtemp@@Base+0x2d0bc>
   1b064:	blcc	fe8593b8 <mkdtemp@@Base+0xfe8073dc>
   1b068:	blcs	69c7c <mkdtemp@@Base+0x17ca0>
   1b06c:	blmi	d1137c <mkdtemp@@Base+0xcbf3a0>
   1b070:	mrc	8, 0, r4, cr8, cr3, {1}
   1b074:			; <UNDEFINED> instruction: 0xf8591a10
   1b078:	ldrbtmi	r3, [r8], #-3
   1b07c:			; <UNDEFINED> instruction: 0xf018681a
   1b080:	msrlt	LR_irq, r7
   1b084:	movwls	r9, #2822	; 0xb06
   1b088:			; <UNDEFINED> instruction: 0xf7ebe762
   1b08c:	pushmi	{r6, r7, fp, sp, lr, pc}
   1b090:	stmdami	sp!, {r0, r1, r2, r9, sl, lr}
   1b094:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b098:	tstvc	ip, r1, lsl #10	; <UNPREDICTABLE>
   1b09c:	blx	ffdd70f4 <mkdtemp@@Base+0xffd85118>
   1b0a0:	ldrbmi	r4, [r0], -sl, lsr #22
   1b0a4:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
   1b0a8:	vaddw.s8	q9, q4, d2
   1b0ac:			; <UNDEFINED> instruction: 0xf7fd0100
   1b0b0:	mrc	12, 0, APSR_nzcv, cr8, cr11, {7}
   1b0b4:			; <UNDEFINED> instruction: 0xf7ea0a10
   1b0b8:	ldrb	lr, [ip, #3110]!	; 0xc26
   1b0bc:			; <UNDEFINED> instruction: 0xf0024638
   1b0c0:	blmi	91a0a4 <mkdtemp@@Base+0x8c80c8>
   1b0c4:			; <UNDEFINED> instruction: 0xf503447b
   1b0c8:	strmi	r7, [r2], -ip, lsl #2
   1b0cc:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   1b0d0:	mcr2	0, 2, pc, cr10, cr2, {0}	; <UNPREDICTABLE>
   1b0d4:	andeq	sl, r7, r0, lsr #24
   1b0d8:	andeq	r0, r0, ip, asr r6
   1b0dc:	strdeq	sl, [r7], -r6
   1b0e0:	andeq	r2, r4, r6, lsr #13
   1b0e4:	andeq	r1, r4, ip, lsl #9
   1b0e8:	andeq	sl, r7, sl, lsr #23
   1b0ec:	andeq	r2, r4, ip, asr #11
   1b0f0:	andeq	r1, r4, ip, asr #24
   1b0f4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b0f8:	andeq	r2, r4, sl, lsl r5
   1b0fc:			; <UNDEFINED> instruction: 0x00041cb0
   1b100:	andeq	r2, r4, ip, ror r4
   1b104:	strdeq	r1, [r4], -r2
   1b108:	andeq	r1, r4, ip, lsr #22
   1b10c:	strdeq	r1, [r4], -r8
   1b110:	andeq	r1, r4, r6, asr #21
   1b114:	andeq	r2, r4, r8, asr #7
   1b118:	andeq	r1, r4, r6, lsl #22
   1b11c:	andeq	r2, r4, lr, lsr #7
   1b120:	andeq	r1, r4, r8, lsl #22
   1b124:	muleq	r4, ip, r3
   1b128:	andeq	r1, r4, sl, ror fp
   1b12c:	andeq	r1, r4, r2, lsl #23
   1b130:	andeq	r2, r4, sl, ror #6
   1b134:	andeq	r1, r4, ip, lsl #21
   1b138:			; <UNDEFINED> instruction: 0xffffe10d
   1b13c:	andeq	r0, r0, r4, ror r7
   1b140:	andeq	r1, r4, sl, lsl #21
   1b144:			; <UNDEFINED> instruction: 0x000422bc
   1b148:	andeq	r1, r4, lr, ror sl
   1b14c:	andeq	r1, r4, r2, asr r2
   1b150:	andeq	r2, r4, ip, lsl #5
   1b154:	andeq	r0, r4, r6, lsr #27
   1b158:			; <UNDEFINED> instruction: 0x460eb570
   1b15c:	ldmdami	fp, {r1, r3, r4, sl, fp, lr}
   1b160:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}^
   1b164:	ldrvc	pc, [r3], #-1284	; 0xfffffafc
   1b168:	ldrbtmi	r4, [r8], #-3353	; 0xfffff2e7
   1b16c:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
   1b170:	blx	fe3571c8 <mkdtemp@@Base+0xfe3051ec>
   1b174:	stmiapl	fp!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   1b178:	blcc	fe8594cc <mkdtemp@@Base+0xfe8074f0>
   1b17c:	blcs	69d90 <mkdtemp@@Base+0x17db4>
   1b180:	blmi	5915ac <mkdtemp@@Base+0x53f5d0>
   1b184:	stmdals	r4, {r0, r4, r5, r9, sl, lr}
   1b188:	stmiapl	fp!, {r0, r9, sp}^
   1b18c:			; <UNDEFINED> instruction: 0xf7fd601a
   1b190:	andcs	pc, r0, pc, lsl sl	; <UNPREDICTABLE>
   1b194:	blmi	48a75c <mkdtemp@@Base+0x438780>
   1b198:	stmiapl	fp!, {r0, r4, fp, lr}^
   1b19c:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   1b1a0:	blx	ff5d7208 <mkdtemp@@Base+0xff58522c>
   1b1a4:	mvnle	r2, r0, lsl #16
   1b1a8:	strtmi	r4, [r1], -lr, lsl #16
   1b1ac:			; <UNDEFINED> instruction: 0xf0144478
   1b1b0:	blmi	399b6c <mkdtemp@@Base+0x347b90>
   1b1b4:	ldrtmi	r9, [r2], -r4, lsl #16
   1b1b8:	tstcs	r2, fp, ror r4
   1b1bc:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   1b1c0:	ldc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
   1b1c4:	svclt	0x0000e7e5
   1b1c8:	strdeq	r2, [r4], -r0
   1b1cc:	strdeq	r1, [r4], -sl
   1b1d0:	andeq	sl, r7, r2, lsl r7
   1b1d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b1d8:	andeq	r0, r0, r0, asr #14
   1b1dc:	andeq	r0, r0, r4, ror r7
   1b1e0:	andeq	r1, r4, ip, ror #19
   1b1e4:	andeq	r1, r4, r0, lsl #20
   1b1e8:	andeq	r1, r4, r0, asr #2
   1b1ec:	mvnsmi	lr, sp, lsr #18
   1b1f0:	stcmi	6, cr4, [r7, #-16]!
   1b1f4:	stmdami	r7!, {r1, r7, ip, sp, pc}
   1b1f8:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
   1b1fc:			; <UNDEFINED> instruction: 0xf5054613
   1b200:	ldrbtmi	r7, [r8], #-1307	; 0xfffffae5
   1b204:	stmdavs	sl, {r4, r7, r9, sl, lr}^
   1b208:			; <UNDEFINED> instruction: 0xf0144629
   1b20c:	bvs	ffc99bb8 <mkdtemp@@Base+0xffc47bdc>
   1b210:			; <UNDEFINED> instruction: 0xf00d4620
   1b214:	orrslt	pc, r8, #962560	; 0xeb000
   1b218:			; <UNDEFINED> instruction: 0xf0024607
   1b21c:	strmi	pc, [r4], -r5, ror #25
   1b220:	tstcs	r4, r8, asr #6
   1b224:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   1b228:			; <UNDEFINED> instruction: 0xf8acf009
   1b22c:	ldmdavs	r1!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}^
   1b230:			; <UNDEFINED> instruction: 0xf0094620
   1b234:	andls	pc, r1, r7, lsr #17
   1b238:	strbmi	fp, [r1], -r8, lsl #19
   1b23c:			; <UNDEFINED> instruction: 0xf0094620
   1b240:	andls	pc, r1, r1, lsr #17
   1b244:			; <UNDEFINED> instruction: 0x6cb8b958
   1b248:			; <UNDEFINED> instruction: 0xf0094621
   1b24c:	andls	pc, r1, pc, asr sl	; <UNPREDICTABLE>
   1b250:	strtmi	fp, [r0], -r8, lsr #18
   1b254:	pop	{r1, ip, sp, pc}
   1b258:			; <UNDEFINED> instruction: 0xf00241f0
   1b25c:			; <UNDEFINED> instruction: 0xf002bd53
   1b260:	stmdbmi	sp, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
   1b264:			; <UNDEFINED> instruction: 0xf5014479
   1b268:			; <UNDEFINED> instruction: 0x4602711b
   1b26c:	stmdami	fp, {r0, ip, pc}
   1b270:			; <UNDEFINED> instruction: 0xf0124478
   1b274:	stmdami	sl, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1b278:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1b27c:	ldc2l	0, cr15, [r4, #-72]!	; 0xffffffb8
   1b280:	strtmi	r4, [r9], -r8, lsl #16
   1b284:	ldmdavs	r2!, {r0, r1, r4, r5, r6, r7, r9, fp, sp, lr}^
   1b288:			; <UNDEFINED> instruction: 0xf0124478
   1b28c:	svclt	0x0000fd6d
   1b290:	andeq	r2, r4, r6, asr r1
   1b294:	andeq	r1, r4, sl, asr #19
   1b298:	andeq	r2, r4, ip, ror #1
   1b29c:	andeq	r0, r4, r4, lsl #24
   1b2a0:			; <UNDEFINED> instruction: 0x0003dbb2
   1b2a4:	andeq	r1, r4, r0, ror r9
   1b2a8:			; <UNDEFINED> instruction: 0x4604b5f8
   1b2ac:	strmi	r4, [lr], -r0, lsr #26
   1b2b0:	ldrbtmi	r4, [sp], #-2080	; 0xfffff7e0
   1b2b4:			; <UNDEFINED> instruction: 0xf505684a
   1b2b8:	ldrbtmi	r7, [r8], #-1312	; 0xfffffae0
   1b2bc:			; <UNDEFINED> instruction: 0xf0144629
   1b2c0:	bvs	ffc99b04 <mkdtemp@@Base+0xffc47b28>
   1b2c4:			; <UNDEFINED> instruction: 0xf00d4620
   1b2c8:	movtlt	pc, #35473	; 0x8a91	; <UNPREDICTABLE>
   1b2cc:			; <UNDEFINED> instruction: 0xf0024607
   1b2d0:	strmi	pc, [r4], -fp, lsl #25
   1b2d4:	strdcs	fp, [r8, -r8]
   1b2d8:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
   1b2dc:			; <UNDEFINED> instruction: 0xf852f009
   1b2e0:	ldmdavs	r1!, {r4, r5, r6, r8, fp, ip, sp, pc}^
   1b2e4:			; <UNDEFINED> instruction: 0xf0094620
   1b2e8:	stmdblt	r8, {r0, r2, r3, r6, fp, ip, sp, lr, pc}^
   1b2ec:			; <UNDEFINED> instruction: 0x46216cb8
   1b2f0:	blx	35731c <mkdtemp@@Base+0x305340>
   1b2f4:	strtmi	fp, [r0], -r0, lsr #18
   1b2f8:	ldrhtmi	lr, [r8], #141	; 0x8d
   1b2fc:	stclt	0, cr15, [r2, #-8]
   1b300:	blx	ff5d7310 <mkdtemp@@Base+0xff585334>
   1b304:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   1b308:	msrvc	CPSR_, r3, lsl #10
   1b30c:	stmdami	fp, {r1, r9, sl, lr}
   1b310:			; <UNDEFINED> instruction: 0xf0124478
   1b314:	stmdami	sl, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   1b318:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1b31c:	stc2	0, cr15, [r4, #-72]!	; 0xffffffb8
   1b320:	strtmi	r4, [r9], -r8, lsl #16
   1b324:	ldmdavs	r2!, {r0, r1, r4, r5, r6, r7, r9, fp, sp, lr}^
   1b328:			; <UNDEFINED> instruction: 0xf0124478
   1b32c:	svclt	0x0000fd1d
   1b330:	muleq	r4, lr, r0
   1b334:	andeq	r1, r4, r6, ror #18
   1b338:	andeq	r2, r4, sl, asr #32
   1b33c:	andeq	r0, r4, r4, ror #22
   1b340:	andeq	sp, r3, r2, lsl fp
   1b344:	ldrdeq	r1, [r4], -r0
   1b348:	bmi	1e6d930 <mkdtemp@@Base+0x1e1b954>
   1b34c:	blmi	1e6c538 <mkdtemp@@Base+0x1e1a55c>
   1b350:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b354:	stmpl	sl, {r4, r7, ip, sp, pc}
   1b358:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b35c:			; <UNDEFINED> instruction: 0xf04f920f
   1b360:	bmi	1d5bb68 <mkdtemp@@Base+0x1d09b8c>
   1b364:			; <UNDEFINED> instruction: 0xf8d5589d
   1b368:			; <UNDEFINED> instruction: 0xb1166b9c
   1b36c:	blcc	fe8596c8 <mkdtemp@@Base+0xfe8076ec>
   1b370:	bmi	1cc98e4 <mkdtemp@@Base+0x1c77908>
   1b374:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
   1b378:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b37c:	subsmi	r9, sl, pc, lsl #22
   1b380:	sbchi	pc, r2, r0, asr #32
   1b384:	pop	{r4, ip, sp, pc}
   1b388:			; <UNDEFINED> instruction: 0x460787f0
   1b38c:			; <UNDEFINED> instruction: 0xf10d486c
   1b390:	stcge	8, cr0, [lr], {40}	; 0x28
   1b394:			; <UNDEFINED> instruction: 0xf0144478
   1b398:	strbmi	pc, [r1], pc, asr #18	; <UNPREDICTABLE>
   1b39c:			; <UNDEFINED> instruction: 0xf033203e
   1b3a0:	ldmdacs	r9, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
   1b3a4:	mlscc	r1, ip, pc, fp	; <UNPREDICTABLE>
   1b3a8:	stmdble	r5, {r0, r1, r6, r7, r9, ip, sp, pc}
   1b3ac:	ldmdacs	r3!, {r0, r1, r6, r7, r9, ip, sp, pc}
   1b3b0:			; <UNDEFINED> instruction: 0x3327bf94
   1b3b4:	sbcslt	r3, fp, #4, 22	; 0x1000
   1b3b8:	blcc	993e4 <mkdtemp@@Base+0x47408>
   1b3bc:	mvnle	r4, ip, asr #10
   1b3c0:	strbmi	r4, [r3], -r0, ror #18
   1b3c4:	ldrtmi	r4, [r2], -r0, ror #24
   1b3c8:			; <UNDEFINED> instruction: 0xf6054479
   1b3cc:	ldrbtmi	r3, [ip], #-156	; 0xffffff64
   1b3d0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b3d4:	strtvc	pc, [r6], #-1284	; 0xfffffafc
   1b3d8:	eorshi	pc, r8, sp, lsl #17
   1b3dc:	blhi	fe7596f8 <mkdtemp@@Base+0xfe70771c>
   1b3e0:	blx	1f57452 <mkdtemp@@Base+0x1f05476>
   1b3e4:			; <UNDEFINED> instruction: 0x46214859
   1b3e8:	blcs	fe759744 <mkdtemp@@Base+0xfe707768>
   1b3ec:			; <UNDEFINED> instruction: 0xf8df4478
   1b3f0:			; <UNDEFINED> instruction: 0xf014a160
   1b3f4:	rsbscs	pc, pc, r5, ror r9	; <UNPREDICTABLE>
   1b3f8:	ldm	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b3fc:	cmpcs	r0, r2, asr #12
   1b400:			; <UNDEFINED> instruction: 0x468144fa
   1b404:	bleq	fe759760 <mkdtemp@@Base+0xfe707784>
   1b408:			; <UNDEFINED> instruction: 0xf83cf01d
   1b40c:	andeq	pc, r0, sl, asr #17
   1b410:	stmib	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b414:	strbmi	r4, [r8], -r0, lsl #13
   1b418:	ldrdls	pc, [r0], -r8
   1b41c:	stm	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b420:	ldrdcc	pc, [r0], -sl
   1b424:	ble	8e602c <mkdtemp@@Base+0x894050>
   1b428:	svceq	0x0062f1b9
   1b42c:			; <UNDEFINED> instruction: 0xf1b9bf18
   1b430:	cmnle	r8, r6, lsl pc
   1b434:			; <UNDEFINED> instruction: 0xf8d54847
   1b438:	ldrbtmi	r1, [r8], #-2972	; 0xfffff464
   1b43c:			; <UNDEFINED> instruction: 0xf862f014
   1b440:	ldrbtmi	r4, [ip], #-3141	; 0xfffff3bb
   1b444:	mcrrne	8, 2, r6, r3, cr0
   1b448:	ldrtmi	sp, [r0], -ip, lsl #2
   1b44c:	b	16d93fc <mkdtemp@@Base+0x1687420>
   1b450:	bleq	fe7597ac <mkdtemp@@Base+0xfe7077d0>
   1b454:	b	15d9404 <mkdtemp@@Base+0x1587428>
   1b458:			; <UNDEFINED> instruction: 0xf8c52300
   1b45c:			; <UNDEFINED> instruction: 0xf8c53b9c
   1b460:	str	r3, [r6, r0, lsr #23]
   1b464:	stcl	7, cr15, [r8], #936	; 0x3a8
   1b468:	mvnscc	pc, #79	; 0x4f
   1b46c:	strb	r6, [ip, r3, lsr #32]!
   1b470:	bleq	fe7597cc <mkdtemp@@Base+0xfe7077f0>
   1b474:			; <UNDEFINED> instruction: 0xf7ea4631
   1b478:	strmi	lr, [r1], lr, ror #24
   1b47c:			; <UNDEFINED> instruction: 0xf8d8b168
   1b480:	ldmdacs	r1, {}	; <UNPREDICTABLE>
   1b484:	ldmdami	r5!, {r1, r6, r8, ip, lr, pc}
   1b488:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1b48c:			; <UNDEFINED> instruction: 0xf83af014
   1b490:	bleq	fe7597ec <mkdtemp@@Base+0xfe707810>
   1b494:	stcl	7, cr15, [r0, #-936]!	; 0xfffffc58
   1b498:			; <UNDEFINED> instruction: 0xf8d5e7d2
   1b49c:			; <UNDEFINED> instruction: 0xf7ea0b9c
   1b4a0:			; <UNDEFINED> instruction: 0xf8d5ed5c
   1b4a4:			; <UNDEFINED> instruction: 0xf7ea0b9c
   1b4a8:			; <UNDEFINED> instruction: 0xf8daea2e
   1b4ac:			; <UNDEFINED> instruction: 0xf8c50000
   1b4b0:			; <UNDEFINED> instruction: 0xf01b6b9c
   1b4b4:			; <UNDEFINED> instruction: 0xf8d5fbbf
   1b4b8:			; <UNDEFINED> instruction: 0x21015b9c
   1b4bc:	ldrdcc	pc, [r0], -sl
   1b4c0:	tstls	r6, r8, lsr r6
   1b4c4:	mvnscc	pc, pc, asr #32
   1b4c8:	vst3.8	{d25,d27,d29}, [pc], r5
   1b4cc:	stmib	sp, {r8, sl, ip}^
   1b4d0:	vst3.8	{d17,d19,d21}, [pc], r1
   1b4d4:	stmdbmi	r2!, {r9, lr}
   1b4d8:	andls	r9, r3, #0, 6
   1b4dc:	andcs	r4, pc, #2030043136	; 0x79000000
   1b4e0:	andsls	pc, r0, sp, asr #17
   1b4e4:			; <UNDEFINED> instruction: 0xf9f8f00d
   1b4e8:			; <UNDEFINED> instruction: 0x4e1f4a1e
   1b4ec:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   1b4f0:			; <UNDEFINED> instruction: 0x4605447e
   1b4f4:			; <UNDEFINED> instruction: 0xf8c06a83
   1b4f8:	stmdavs	r2, {r2, r6, r7, sp}^
   1b4fc:	teqvs	r5, fp, lsl r8
   1b500:			; <UNDEFINED> instruction: 0xf0144478
   1b504:	ldr	pc, [r4, -sp, ror #17]!
   1b508:	cdp	7, 8, cr15, cr0, cr10, {7}
   1b50c:	blcs	fe759868 <mkdtemp@@Base+0xfe70788c>
   1b510:			; <UNDEFINED> instruction: 0xf7ea9209
   1b514:	bls	2960a4 <mkdtemp@@Base+0x2440c8>
   1b518:			; <UNDEFINED> instruction: 0x46214633
   1b51c:	ldmdami	r4, {ip, pc}
   1b520:			; <UNDEFINED> instruction: 0xf0124478
   1b524:	rscscs	pc, pc, r1, lsr #24
   1b528:	blx	feb59508 <mkdtemp@@Base+0xfeb0752c>
   1b52c:	andeq	sl, r7, r4, lsr r5
   1b530:	andeq	r0, r0, ip, asr r6
   1b534:	andeq	sl, r7, r8, lsr #10
   1b538:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1b53c:	andeq	sl, r7, sl, lsl #10
   1b540:			; <UNDEFINED> instruction: 0x000418b0
   1b544:	andeq	r1, r4, r0, lsr #17
   1b548:	andeq	r1, r4, r2, lsl #31
   1b54c:	andeq	r1, r4, r4, lsl #17
   1b550:	andeq	sl, r7, r4, ror #25
   1b554:	andeq	r1, r4, r6, asr r8
   1b558:	andeq	sl, r7, r2, lsr #25
   1b55c:	andeq	r1, r4, r6, lsl #16
   1b560:	andeq	r1, r4, r0, lsl r8
   1b564:			; <UNDEFINED> instruction: 0xffffd5fb
   1b568:	andeq	fp, r7, r8, lsl #20
   1b56c:	strdeq	r1, [r4], -ip
   1b570:	andeq	r1, r4, r8, lsr #15
   1b574:	svcmi	0x00f0e92d
   1b578:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   1b57c:			; <UNDEFINED> instruction: 0xf8df8b04
   1b580:			; <UNDEFINED> instruction: 0xf8df1cf4
   1b584:	ldrbtmi	r2, [r9], #-3316	; 0xfffff30c
   1b588:	ldclcc	8, cr15, [r0], #892	; 0x37c
   1b58c:			; <UNDEFINED> instruction: 0xf8dfb0a9
   1b590:	stmpl	sl, {r4, r5, r6, r7, sl, fp, pc}
   1b594:	ldrbtmi	r4, [r8], #1147	; 0x47b
   1b598:	eorls	r6, r7, #1179648	; 0x120000
   1b59c:	andeq	pc, r0, #79	; 0x4f
   1b5a0:	bcs	35910 <error@@Base+0x640c>
   1b5a4:			; <UNDEFINED> instruction: 0xf8dfd067
   1b5a8:			; <UNDEFINED> instruction: 0xf8583cdc
   1b5ac:			; <UNDEFINED> instruction: 0xf8d77003
   1b5b0:	vfnmsne.f64	d3, d26, d16
   1b5b4:	andeq	pc, r2, #50	; 0x32
   1b5b8:			; <UNDEFINED> instruction: 0xb1bbd013
   1b5bc:	ldrbtcc	pc, [pc], #79	; 1b5c4 <__read_chk@plt+0x14b60>	; <UNPREDICTABLE>
   1b5c0:	stclcs	8, cr15, [r4], {223}	; 0xdf
   1b5c4:	ldccc	8, cr15, [r0], #892	; 0x37c
   1b5c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b5cc:	blls	9f563c <mkdtemp@@Base+0x9a3660>
   1b5d0:			; <UNDEFINED> instruction: 0xf041405a
   1b5d4:	strtmi	r8, [r0], -r6, asr #32
   1b5d8:	ldc	0, cr11, [sp], #164	; 0xa4
   1b5dc:	pop	{r2, r8, r9, fp, pc}
   1b5e0:			; <UNDEFINED> instruction: 0xf8df8ff0
   1b5e4:	ldrbtmi	r0, [r8], #-3240	; 0xfffff358
   1b5e8:			; <UNDEFINED> instruction: 0xf826f014
   1b5ec:	rsbcs	sl, lr, #2816	; 0xb00
   1b5f0:			; <UNDEFINED> instruction: 0xf04f2100
   1b5f4:	strtmi	r0, [r0], -r1, lsl #18
   1b5f8:	bl	ff3595a8 <mkdtemp@@Base+0xff3075cc>
   1b5fc:	eoreq	pc, lr, sp, lsl #2
   1b600:	ldrtmi	r2, [r1], -ip, ror #4
   1b604:	eorls	pc, ip, sp, lsr #17
   1b608:			; <UNDEFINED> instruction: 0xf904f037
   1b60c:	vadd.i8	q1, <illegal reg q0.5>, <illegal reg q13.5>
   1b610:	andcs	r8, r0, #33	; 0x21
   1b614:	strbmi	r4, [r8], -r9, asr #12
   1b618:	cdp	7, 0, cr15, cr10, cr10, {7}
   1b61c:	strmi	r1, [r5], -r2, asr #24
   1b620:	eorhi	pc, lr, r1
   1b624:	rsbcs	r4, lr, #34603008	; 0x2100000
   1b628:	cdp	7, 14, cr15, cr14, cr10, {7}
   1b62c:	strmi	r1, [r4], -r3, asr #24
   1b630:			; <UNDEFINED> instruction: 0xf8dfd12d
   1b634:	ldrbtmi	r3, [fp], #-3164	; 0xfffff3a4
   1b638:	ldrdhi	pc, [ip], -r3
   1b63c:	ldm	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b640:	svceq	0x0001f1b8
   1b644:	andle	r6, r3, r0, lsl #16
   1b648:	svceq	0x0004f1b8
   1b64c:	subshi	pc, r0, r1, asr #32
   1b650:			; <UNDEFINED> instruction: 0xf000286f
   1b654:	stmdacs	r2, {r0, r3, r6, r7, pc}
   1b658:	adchi	pc, r2, r0
   1b65c:	b	f5960c <mkdtemp@@Base+0xf07630>
   1b660:			; <UNDEFINED> instruction: 0x46024631
   1b664:	stceq	8, cr15, [ip], #-892	; 0xfffffc84
   1b668:			; <UNDEFINED> instruction: 0xf0134478
   1b66c:	strtmi	pc, [r8], -fp, asr #30
   1b670:	bl	ff8d9620 <mkdtemp@@Base+0xff887644>
   1b674:			; <UNDEFINED> instruction: 0xf8dfe7a4
   1b678:			; <UNDEFINED> instruction: 0xf8582c0c
   1b67c:			; <UNDEFINED> instruction: 0xf8d77002
   1b680:	bcs	26418 <__read_chk@plt+0x1f9b4>
   1b684:	addhi	pc, r9, r0
   1b688:	sbcsvs	r2, sl, r4, lsl #4
   1b68c:	strtmi	lr, [r8], -pc, lsl #15
   1b690:	blx	ff457704 <mkdtemp@@Base+0xff405728>
   1b694:	blx	fea576a4 <mkdtemp@@Base+0xfea056c8>
   1b698:	stmdacs	r0, {r2, r9, sl, lr}
   1b69c:	subhi	pc, fp, r1
   1b6a0:			; <UNDEFINED> instruction: 0xf0084649
   1b6a4:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1b6a8:	ldrbhi	pc, [sp, r0, asr #32]	; <UNPREDICTABLE>
   1b6ac:	strtmi	r2, [r0], -r4, lsl #2
   1b6b0:	cdp2	0, 6, cr15, cr8, cr8, {0}
   1b6b4:			; <UNDEFINED> instruction: 0xf0402800
   1b6b8:			; <UNDEFINED> instruction: 0x462187d6
   1b6bc:			; <UNDEFINED> instruction: 0xf7fe4628
   1b6c0:	stmdacs	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   1b6c4:	strhi	pc, [r3, #64]!	; 0x40
   1b6c8:			; <UNDEFINED> instruction: 0xf0024620
   1b6cc:			; <UNDEFINED> instruction: 0x4621fbd7
   1b6d0:			; <UNDEFINED> instruction: 0xf7fe4628
   1b6d4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   1b6d8:	strhi	pc, [ip, #64]!	; 0x40
   1b6dc:	strtmi	sl, [r0], -r8, lsl #22
   1b6e0:	mcr	6, 0, r4, cr8, cr9, {0}
   1b6e4:			; <UNDEFINED> instruction: 0xf0083a90
   1b6e8:	stmdacs	r0, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
   1b6ec:	andhi	pc, r9, r1, asr #32
   1b6f0:	blcs	82318 <mkdtemp@@Base+0x3033c>
   1b6f4:	ldrhi	pc, [r0, #-64]!	; 0xffffffc0
   1b6f8:	strtmi	sl, [r0], -r9, lsl #22
   1b6fc:	mcr	6, 0, r4, cr8, cr9, {0}
   1b700:			; <UNDEFINED> instruction: 0xf0083a10
   1b704:			; <UNDEFINED> instruction: 0x4681fafd
   1b708:			; <UNDEFINED> instruction: 0xf0412800
   1b70c:	bls	27b730 <mkdtemp@@Base+0x229754>
   1b710:			; <UNDEFINED> instruction: 0xf0402a04
   1b714:			; <UNDEFINED> instruction: 0xf8df852f
   1b718:			; <UNDEFINED> instruction: 0xf10d1b80
   1b71c:			; <UNDEFINED> instruction: 0xf8df0b28
   1b720:			; <UNDEFINED> instruction: 0xf8df0b7c
   1b724:	ldrbtmi	sl, [r9], #-2940	; 0xfffff484
   1b728:			; <UNDEFINED> instruction: 0xf5014478
   1b72c:			; <UNDEFINED> instruction: 0xf013712e
   1b730:	ldrbtmi	pc, [sl], #4013	; 0xfad	; <UNPREDICTABLE>
   1b734:	andcs	lr, r0, #20
   1b738:			; <UNDEFINED> instruction: 0x46204659
   1b73c:	eorls	pc, r8, sp, asr #17
   1b740:	ldc2	0, cr15, [r0], {8}
   1b744:			; <UNDEFINED> instruction: 0x4602bb98
   1b748:	strtmi	r4, [r0], -r1, lsl #12
   1b74c:	stc2	0, cr15, [ip], {8}
   1b750:	ldrbmi	fp, [r0], -r8, ror #22
   1b754:			; <UNDEFINED> instruction: 0xf013990a
   1b758:	stmdals	sl, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1b75c:	ldm	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b760:			; <UNDEFINED> instruction: 0xf0024620
   1b764:	stmdacs	r0, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
   1b768:	strmi	sp, [r6], -r5, ror #3
   1b76c:			; <UNDEFINED> instruction: 0xf0024620
   1b770:			; <UNDEFINED> instruction: 0xf8dffac9
   1b774:	ldrbtmi	r3, [fp], #-2864	; 0xfffff4d0
   1b778:	ldrdlt	pc, [ip], -r3
   1b77c:	mvnscc	pc, #-1073741822	; 0xc0000002
   1b780:	vqdmulh.s<illegal width 8>	d2, d1, d7
   1b784:	ldm	pc, {r0, r3, r4, r6, r7, r8, pc}^	; <UNPREDICTABLE>
   1b788:	addseq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   1b78c:	sbcseq	r0, fp, #-2147483587	; 0x8000003d
   1b790:	orrseq	r0, r5, #-1342177280	; 0xb0000000
   1b794:			; <UNDEFINED> instruction: 0x03a6032a
   1b798:	andcs	r0, r1, #62	; 0x3e
   1b79c:			; <UNDEFINED> instruction: 0xe70660da
   1b7a0:	bleq	159b24 <mkdtemp@@Base+0x107b48>
   1b7a4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1b7a8:			; <UNDEFINED> instruction: 0xff46f013
   1b7ac:			; <UNDEFINED> instruction: 0xf002e75f
   1b7b0:			; <UNDEFINED> instruction: 0xf8dff87f
   1b7b4:	ldrbtmi	r1, [r9], #-2808	; 0xfffff508
   1b7b8:	msrvc	CPSR_fsx, r1, lsl #10
   1b7bc:			; <UNDEFINED> instruction: 0xf8df4602
   1b7c0:	ldrbtmi	r0, [r8], #-2800	; 0xfffff510
   1b7c4:	mrc2	0, 4, pc, cr14, cr3, {0}
   1b7c8:			; <UNDEFINED> instruction: 0xf0024620
   1b7cc:			; <UNDEFINED> instruction: 0xf8dffa9b
   1b7d0:			; <UNDEFINED> instruction: 0xf04f1ae4
   1b7d4:			; <UNDEFINED> instruction: 0xf8df34ff
   1b7d8:	ldrbtmi	r0, [r9], #-2784	; 0xfffff520
   1b7dc:			; <UNDEFINED> instruction: 0xf5014478
   1b7e0:			; <UNDEFINED> instruction: 0xf013712b
   1b7e4:	strb	pc, [r2, -pc, lsl #29]	; <UNPREDICTABLE>
   1b7e8:	blcc	fe859b4c <mkdtemp@@Base+0xfe807b70>
   1b7ec:			; <UNDEFINED> instruction: 0xf43f2b00
   1b7f0:			; <UNDEFINED> instruction: 0xf8dfaf35
   1b7f4:	ldrtmi	r0, [r1], -r8, asr #21
   1b7f8:			; <UNDEFINED> instruction: 0xf0134478
   1b7fc:	shadd16mi	pc, r0, sp	; <UNPREDICTABLE>
   1b800:	bl	fead97b0 <mkdtemp@@Base+0xfea877d4>
   1b804:			; <UNDEFINED> instruction: 0xf002e733
   1b808:	strmi	pc, [r4], -pc, ror #19
   1b80c:			; <UNDEFINED> instruction: 0xf0012800
   1b810:	smlabbcs	pc, r3, r1, r8	; <UNPREDICTABLE>
   1b814:	smlabteq	r0, r1, r2, pc	; <UNPREDICTABLE>
   1b818:	ldc2	0, cr15, [r4, #32]!
   1b81c:			; <UNDEFINED> instruction: 0xf0412800
   1b820:			; <UNDEFINED> instruction: 0xf8df8170
   1b824:			; <UNDEFINED> instruction: 0x46206a9c
   1b828:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1b82c:	stc2	0, cr15, [sl, #32]!
   1b830:			; <UNDEFINED> instruction: 0xf0412800
   1b834:	strtmi	r8, [r1], -r6, ror #2
   1b838:			; <UNDEFINED> instruction: 0xf7fd4628
   1b83c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1b840:	sbchi	pc, r7, r1, asr #32
   1b844:			; <UNDEFINED> instruction: 0xf0024620
   1b848:			; <UNDEFINED> instruction: 0x4621fb19
   1b84c:			; <UNDEFINED> instruction: 0xf7fe4628
   1b850:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   1b854:	msrhi	SPSR_, #64	; 0x40
   1b858:	bne	4570c0 <mkdtemp@@Base+0x4050e4>
   1b85c:			; <UNDEFINED> instruction: 0xf0084620
   1b860:	stmdacs	r0, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
   1b864:	andshi	pc, r6, r1, asr #32
   1b868:	strtmi	sl, [r0], -sl, lsl #18
   1b86c:	blx	1257894 <mkdtemp@@Base+0x12058b8>
   1b870:			; <UNDEFINED> instruction: 0xf0412800
   1b874:	blls	2bb8b8 <mkdtemp@@Base+0x2698dc>
   1b878:	addsmi	r6, r3, #7471104	; 0x720000
   1b87c:	andhi	pc, r2, r1, asr #32
   1b880:	movwcs	r9, #64009	; 0xfa09
   1b884:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1b888:			; <UNDEFINED> instruction: 0xf000429a
   1b88c:			; <UNDEFINED> instruction: 0x46028439
   1b890:	bne	fe4570f8 <mkdtemp@@Base+0xfe40511c>
   1b894:			; <UNDEFINED> instruction: 0xf0084620
   1b898:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1b89c:	strbhi	pc, [r1], #-0	; <UNPREDICTABLE>
   1b8a0:			; <UNDEFINED> instruction: 0xf806f002
   1b8a4:	bne	759c28 <mkdtemp@@Base+0x707c4c>
   1b8a8:			; <UNDEFINED> instruction: 0xf5014479
   1b8ac:			; <UNDEFINED> instruction: 0x46027155
   1b8b0:	beq	559c34 <mkdtemp@@Base+0x507c58>
   1b8b4:			; <UNDEFINED> instruction: 0xf0124478
   1b8b8:	tstcs	r0, r7, asr sl	; <UNPREDICTABLE>
   1b8bc:			; <UNDEFINED> instruction: 0xf7fe4628
   1b8c0:	strmi	pc, [r4], -r3, asr #24
   1b8c4:			; <UNDEFINED> instruction: 0xf0402800
   1b8c8:			; <UNDEFINED> instruction: 0xf8df832d
   1b8cc:			; <UNDEFINED> instruction: 0xf8df1a00
   1b8d0:	ldrbtmi	r0, [r9], #-2560	; 0xfffff600
   1b8d4:	teqvc	sp, r1, lsl #10	; <UNPREDICTABLE>
   1b8d8:	tstls	r1, r8, ror r4
   1b8dc:			; <UNDEFINED> instruction: 0xff00f013
   1b8e0:			; <UNDEFINED> instruction: 0xf7fe4628
   1b8e4:			; <UNDEFINED> instruction: 0xf8dff92b
   1b8e8:	stmdbls	r1, {r2, r3, r5, r6, r7, r8, fp, ip, sp}
   1b8ec:	addsvs	r4, r8, fp, ror r4
   1b8f0:			; <UNDEFINED> instruction: 0xf0002800
   1b8f4:	strdcs	r8, [r1, -pc]
   1b8f8:			; <UNDEFINED> instruction: 0xf01d200d
   1b8fc:			; <UNDEFINED> instruction: 0xf8dffe7f
   1b900:			; <UNDEFINED> instruction: 0xf85839d8
   1b904:	ldmdavs	fp, {r0, r1, ip, sp}
   1b908:			; <UNDEFINED> instruction: 0xf8dfb1a3
   1b90c:			; <UNDEFINED> instruction: 0x462109d0
   1b910:			; <UNDEFINED> instruction: 0xf7ea4478
   1b914:			; <UNDEFINED> instruction: 0xf1b0eb90
   1b918:			; <UNDEFINED> instruction: 0x46813fff
   1b91c:	andshi	pc, fp, r1
   1b920:			; <UNDEFINED> instruction: 0xf7ea4621
   1b924:	andcc	lr, r1, r8, asr fp
   1b928:	andhi	pc, fp, r1
   1b92c:	svceq	0x0002f1b9
   1b930:	strthi	pc, [r2], -r0, lsl #6
   1b934:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b938:			; <UNDEFINED> instruction: 0xf7eb4478
   1b93c:	strmi	lr, [r2], r0, lsl #16
   1b940:			; <UNDEFINED> instruction: 0xf0002800
   1b944:			; <UNDEFINED> instruction: 0xf8d78432
   1b948:	ldcne	0, cr3, [r8], {188}	; 0xbc
   1b94c:			; <UNDEFINED> instruction: 0xf04fbf08
   1b950:	mcr	3, 0, r3, cr9, cr15, {7}
   1b954:			; <UNDEFINED> instruction: 0xf0023a10
   1b958:	strmi	pc, [r1], r7, asr #18
   1b95c:			; <UNDEFINED> instruction: 0xf0012800
   1b960:	tstcs	r2, lr, asr #32
   1b964:	smlabteq	r0, r1, r2, pc	; <UNPREDICTABLE>
   1b968:	stc2	0, cr15, [ip, #-32]	; 0xffffffe0
   1b96c:	stmdacs	r0, {r2, r9, sl, lr}
   1b970:	ldrthi	pc, [r0], r0, asr #32	; <UNPREDICTABLE>
   1b974:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b978:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
   1b97c:			; <UNDEFINED> instruction: 0xf0086859
   1b980:	strmi	pc, [r4], -r1, lsl #26
   1b984:			; <UNDEFINED> instruction: 0xf0402800
   1b988:	strmi	r8, [r2], -r5, lsr #13
   1b98c:	strbmi	r4, [r8], -r1, lsl #12
   1b990:	cdp2	0, 6, cr15, cr10, cr8, {0}
   1b994:	stmdacs	r0, {r2, r9, sl, lr}
   1b998:	ldrhi	pc, [ip], r0, asr #32
   1b99c:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b9a0:			; <UNDEFINED> instruction: 0xf8584648
   1b9a4:	ldmdavs	r9, {r0, r1, ip, sp}
   1b9a8:			; <UNDEFINED> instruction: 0xf0089301
   1b9ac:	strmi	pc, [r4], -fp, ror #25
   1b9b0:			; <UNDEFINED> instruction: 0xf0402800
   1b9b4:	ldmvs	r9!, {r0, r1, r2, r3, r7, r9, sl, pc}
   1b9b8:			; <UNDEFINED> instruction: 0xf0084648
   1b9bc:	strmi	pc, [r4], -r3, ror #25
   1b9c0:			; <UNDEFINED> instruction: 0xf0402800
   1b9c4:	ldmdavs	r9!, {r0, r1, r2, r7, r9, sl, pc}
   1b9c8:			; <UNDEFINED> instruction: 0xf0084648
   1b9cc:			; <UNDEFINED> instruction: 0x4604fcdb
   1b9d0:			; <UNDEFINED> instruction: 0xf0402800
   1b9d4:			; <UNDEFINED> instruction: 0xf8df867f
   1b9d8:			; <UNDEFINED> instruction: 0x46483914
   1b9dc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1b9e0:			; <UNDEFINED> instruction: 0xf0086819
   1b9e4:	strmi	pc, [r4], -pc, asr #25
   1b9e8:			; <UNDEFINED> instruction: 0xf0402800
   1b9ec:	mrc	6, 0, r8, cr9, cr3, {3}
   1b9f0:			; <UNDEFINED> instruction: 0x46481a10
   1b9f4:	stc2l	0, cr15, [r6], {8}
   1b9f8:	stmdacs	r0, {r2, r9, sl, lr}
   1b9fc:	strbthi	pc, [sl], -r0, asr #32	; <UNPREDICTABLE>
   1ba00:			; <UNDEFINED> instruction: 0x46484651
   1ba04:	cdp2	0, 7, cr15, cr2, cr8, {0}
   1ba08:	stmdacs	r0, {r2, r9, sl, lr}
   1ba0c:	strbthi	pc, [r2], -r0, asr #32	; <UNPREDICTABLE>
   1ba10:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ba14:			; <UNDEFINED> instruction: 0xf8584648
   1ba18:	ldmdavs	r9, {r0, r1, ip, sp}
   1ba1c:	cdp2	0, 7, cr15, cr6, cr8, {0}
   1ba20:	stmdacs	r0, {r2, r9, sl, lr}
   1ba24:	ldrbhi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
   1ba28:	blcc	fe359d8c <mkdtemp@@Base+0xfe307db0>
   1ba2c:	vstmdble	r0!, {d2-d1}
   1ba30:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ba34:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1ba38:	bicslt	r6, r3, r3, lsl r8
   1ba3c:	biclt	r6, r0, r8, lsl r8
   1ba40:	bpl	45726c <mkdtemp@@Base+0x405290>
   1ba44:	ldrmi	r4, [r5], -r2, lsr #13
   1ba48:	ldc2	7, cr15, [ip], {254}	; 0xfe
   1ba4c:	stmdavs	fp!, {r6, r8, ip, sp, pc}
   1ba50:			; <UNDEFINED> instruction: 0xf8534648
   1ba54:			; <UNDEFINED> instruction: 0xf008100a
   1ba58:	stmdacs	r0, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   1ba5c:	ldrbhi	pc, [r7, r0, asr #32]	; <UNPREDICTABLE>
   1ba60:			; <UNDEFINED> instruction: 0xf10a682b
   1ba64:			; <UNDEFINED> instruction: 0xf8530a04
   1ba68:	stmdacs	r0, {r1, r3}
   1ba6c:	mnf<illegal precision>z	f5, #4.0
   1ba70:			; <UNDEFINED> instruction: 0xf8d75a10
   1ba74:	blcs	2a8cc <__read_chk@plt+0x23e68>
   1ba78:			; <UNDEFINED> instruction: 0xf8d7dd12
   1ba7c:			; <UNDEFINED> instruction: 0x46483b98
   1ba80:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1ba84:	cdp2	0, 3, cr15, cr2, cr8, {0}
   1ba88:			; <UNDEFINED> instruction: 0xf0402800
   1ba8c:	strtmi	r8, [r0], -r9, lsl #12
   1ba90:			; <UNDEFINED> instruction: 0xf0382101
   1ba94:			; <UNDEFINED> instruction: 0xf8d7fc3f
   1ba98:	addsmi	r3, r8, #148, 22	; 0x25000
   1ba9c:	blle	ffb2d2b4 <mkdtemp@@Base+0xffadb2d8>
   1baa0:	strtmi	r4, [r8], -r9, asr #12
   1baa4:	mcr2	7, 4, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   1baa8:	stmdacs	r0, {r0, r9, sl, lr}
   1baac:	ldrbthi	pc, [sp], -r0, asr #32	; <UNPREDICTABLE>
   1bab0:			; <UNDEFINED> instruction: 0xf01e4628
   1bab4:	andcc	pc, r1, r9, lsr #18
   1bab8:	strbthi	pc, [sp], -r0	; <UNPREDICTABLE>
   1babc:	strtmi	r2, [r8], -r1, lsl #2
   1bac0:			; <UNDEFINED> instruction: 0xf922f01e
   1bac4:			; <UNDEFINED> instruction: 0xf0003001
   1bac8:	tstcs	r2, r6, ror #12
   1bacc:			; <UNDEFINED> instruction: 0xf01e4628
   1bad0:	andcc	pc, r1, fp, lsl r9	; <UNPREDICTABLE>
   1bad4:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
   1bad8:	ldmdami	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1badc:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1bae0:			; <UNDEFINED> instruction: 0xf504447c
   1bae4:	ldrbtmi	r7, [r8], #-1085	; 0xfffffbc3
   1bae8:			; <UNDEFINED> instruction: 0xf0134621
   1baec:			; <UNDEFINED> instruction: 0x4648fdf9
   1baf0:			; <UNDEFINED> instruction: 0xf9c4f002
   1baf4:	strtmi	r4, [r8], -r9, asr #12
   1baf8:			; <UNDEFINED> instruction: 0xff68f7fd
   1bafc:			; <UNDEFINED> instruction: 0xf0402800
   1bb00:			; <UNDEFINED> instruction: 0xf10d8344
   1bb04:	strbmi	r0, [r8], -r8, lsr #20
   1bb08:			; <UNDEFINED> instruction: 0xf0084651
   1bb0c:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   1bb10:	ldrhi	pc, [r1, r0, asr #32]!
   1bb14:	strbmi	sl, [r8], -r6, lsl #18
   1bb18:			; <UNDEFINED> instruction: 0xf8f2f008
   1bb1c:			; <UNDEFINED> instruction: 0xf0402800
   1bb20:			; <UNDEFINED> instruction: 0xf8df87aa
   1bb24:	blls	1a5a9c <mkdtemp@@Base+0x153ac0>
   1bb28:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   1bb2c:			; <UNDEFINED> instruction: 0xf0404293
   1bb30:	blls	2bda64 <mkdtemp@@Base+0x26ba88>
   1bb34:	vsubl.s8	q9, d8, d3
   1bb38:	addsmi	r0, r3, #0, 4
   1bb3c:	strhi	pc, [r4, #-0]
   1bb40:	vsubl.s8	q9, d8, d6
   1bb44:	addsmi	r0, r3, #0, 4
   1bb48:	strbthi	pc, [r8], #-0	; <UNPREDICTABLE>
   1bb4c:	vsubl.s8	q9, d8, d2
   1bb50:	addsmi	r0, r3, #0, 4
   1bb54:	cmnhi	fp, #0	; <UNPREDICTABLE>
   1bb58:			; <UNDEFINED> instruction: 0xf0024648
   1bb5c:			; <UNDEFINED> instruction: 0xf8dff8d3
   1bb60:			; <UNDEFINED> instruction: 0xf8df17a4
   1bb64:	ldrbtmi	r0, [r9], #-1956	; 0xfffff85c
   1bb68:			; <UNDEFINED> instruction: 0xf5019a0a
   1bb6c:	ldrbtmi	r7, [r8], #-317	; 0xfffffec3
   1bb70:	stc2l	0, cr15, [r8], {19}
   1bb74:	strtmi	lr, [r8], -r2, lsr #10
   1bb78:			; <UNDEFINED> instruction: 0xffe0f7fd
   1bb7c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1bb80:	ldrhi	pc, [r5, -r0]!
   1bb84:			; <UNDEFINED> instruction: 0x4784f8df
   1bb88:			; <UNDEFINED> instruction: 0xf8df2101
   1bb8c:			; <UNDEFINED> instruction: 0xf8582784
   1bb90:	ldrbtmi	r0, [sl], #-4
   1bb94:			; <UNDEFINED> instruction: 0xf7ea6800
   1bb98:			; <UNDEFINED> instruction: 0x2000e8b4
   1bb9c:	svc	0x008ef7e9
   1bba0:			; <UNDEFINED> instruction: 0x4770f8df
   1bba4:			; <UNDEFINED> instruction: 0x0770f8df
   1bba8:			; <UNDEFINED> instruction: 0xf504447c
   1bbac:	ldrbtmi	r7, [r8], #-1092	; 0xfffffbbc
   1bbb0:			; <UNDEFINED> instruction: 0xf0134621
   1bbb4:			; <UNDEFINED> instruction: 0x4628fd95
   1bbb8:			; <UNDEFINED> instruction: 0xffc0f7fd
   1bbbc:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
   1bbc0:	addsvs	r4, r8, fp, ror r4
   1bbc4:			; <UNDEFINED> instruction: 0xf0002800
   1bbc8:	tstcs	r1, ip, lsr #10
   1bbcc:			; <UNDEFINED> instruction: 0xf01d200d
   1bbd0:			; <UNDEFINED> instruction: 0xf8dffd15
   1bbd4:			; <UNDEFINED> instruction: 0xf8583704
   1bbd8:	ldmdavs	fp, {r0, r1, ip, sp}
   1bbdc:			; <UNDEFINED> instruction: 0xf8dfb193
   1bbe0:	tstcs	r0, r0, asr #14
   1bbe4:			; <UNDEFINED> instruction: 0xf7ea4478
   1bbe8:	mcrrne	10, 2, lr, r3, cr6
   1bbec:			; <UNDEFINED> instruction: 0xf0004604
   1bbf0:	smlattcs	r0, r6, r6, r8
   1bbf4:	stmib	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bbf8:			; <UNDEFINED> instruction: 0xf0003001
   1bbfc:	stccs	6, cr8, [r2], {214}	; 0xd6
   1bc00:	adchi	pc, r6, #0, 6
   1bc04:			; <UNDEFINED> instruction: 0xfff0f001
   1bc08:	stmdacs	r0, {r2, r9, sl, lr}
   1bc0c:	ldrhi	pc, [r5, -r0]
   1bc10:	vaddw.s8	q9, <illegal reg q0.5>, d8
   1bc14:			; <UNDEFINED> instruction: 0xf0080100
   1bc18:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1bc1c:	strbhi	pc, [sp, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   1bc20:			; <UNDEFINED> instruction: 0x3700f8df
   1bc24:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1bc28:			; <UNDEFINED> instruction: 0xf0086859
   1bc2c:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1bc30:	strbhi	pc, [r3, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   1bc34:	strmi	r4, [r1], -r2, lsl #12
   1bc38:			; <UNDEFINED> instruction: 0xf0084620
   1bc3c:	stmdacs	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   1bc40:	ldrhi	pc, [fp, #-64]!	; 0xffffffc0
   1bc44:	blne	1959fa8 <mkdtemp@@Base+0x1907fcc>
   1bc48:			; <UNDEFINED> instruction: 0xf0084620
   1bc4c:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   1bc50:	ldrhi	pc, [r3, #-64]!	; 0xffffffc0
   1bc54:	blne	1a59fb8 <mkdtemp@@Base+0x1a07fdc>
   1bc58:			; <UNDEFINED> instruction: 0xf0084620
   1bc5c:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1bc60:	strhi	pc, [fp, #-64]!	; 0xffffffc0
   1bc64:	strtmi	r4, [r8], -r1, lsr #12
   1bc68:	stc2	7, cr15, [r0, #1012]!	; 0x3f4
   1bc6c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1bc70:	ldrbthi	pc, [r3], r0, asr #32	; <UNPREDICTABLE>
   1bc74:	strtmi	r4, [r8], -r1, lsl #12
   1bc78:			; <UNDEFINED> instruction: 0xf846f01e
   1bc7c:			; <UNDEFINED> instruction: 0xf0003001
   1bc80:	smlattcs	r1, r4, r6, r8
   1bc84:			; <UNDEFINED> instruction: 0xf01e4628
   1bc88:	andcc	pc, r1, pc, lsr r8	; <UNPREDICTABLE>
   1bc8c:	ldrbhi	pc, [sp], r0	; <UNPREDICTABLE>
   1bc90:			; <UNDEFINED> instruction: 0x0694f8df
   1bc94:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1bc98:	stc2	0, cr15, [sl, #200]	; 0xc8
   1bc9c:			; <UNDEFINED> instruction: 0xf0003001
   1bca0:			; <UNDEFINED> instruction: 0xf8df86f5
   1bca4:			; <UNDEFINED> instruction: 0xf0286688
   1bca8:			; <UNDEFINED> instruction: 0xf8dffce9
   1bcac:	ldrbtmi	r0, [lr], #-1668	; 0xfffff97c
   1bcb0:	strbvc	pc, [r4], -r6, lsl #10	; <UNPREDICTABLE>
   1bcb4:			; <UNDEFINED> instruction: 0x46314478
   1bcb8:	ldc2	0, cr15, [r2, #-76]	; 0xffffffb4
   1bcbc:			; <UNDEFINED> instruction: 0xf0024620
   1bcc0:			; <UNDEFINED> instruction: 0x4621f8dd
   1bcc4:			; <UNDEFINED> instruction: 0xf7fd4628
   1bcc8:	stmdacs	r0, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
   1bccc:	ldrthi	pc, [r1], #64	; 0x40	; <UNPREDICTABLE>
   1bcd0:	bne	fe457538 <mkdtemp@@Base+0xfe40555c>
   1bcd4:			; <UNDEFINED> instruction: 0xf0084620
   1bcd8:	stmdacs	r0, {r0, r1, r4, fp, ip, sp, lr, pc}
   1bcdc:	strbthi	pc, [r9], r0, asr #32	; <UNPREDICTABLE>
   1bce0:	bne	457548 <mkdtemp@@Base+0x40556c>
   1bce4:			; <UNDEFINED> instruction: 0xf0084620
   1bce8:	stmdacs	r0, {r0, r1, r3, fp, ip, sp, lr, pc}
   1bcec:	strbthi	pc, [r1], r0, asr #32	; <UNPREDICTABLE>
   1bcf0:			; <UNDEFINED> instruction: 0x7640f8df
   1bcf4:	ldrbtmi	r9, [pc], #-2825	; 1bcfc <__read_chk@plt+0x15298>
   1bcf8:	addsmi	r6, r3, #7995392	; 0x7a0000
   1bcfc:	ldrbhi	pc, [r4], r0, asr #32	; <UNPREDICTABLE>
   1bd00:	andcs	r9, r3, #8, 22	; 0x2000
   1bd04:	andeq	pc, r0, #200, 4	; 0x8000000c
   1bd08:			; <UNDEFINED> instruction: 0xf0004293
   1bd0c:	andcs	r8, r6, #228, 2	; 0x39
   1bd10:	andeq	pc, r0, #200, 4	; 0x8000000c
   1bd14:			; <UNDEFINED> instruction: 0xf0004293
   1bd18:	andcs	r8, r2, #1073741861	; 0x40000025
   1bd1c:	andeq	pc, r0, #200, 4	; 0x8000000c
   1bd20:			; <UNDEFINED> instruction: 0xf0004293
   1bd24:			; <UNDEFINED> instruction: 0x4620817f
   1bd28:			; <UNDEFINED> instruction: 0xffecf001
   1bd2c:			; <UNDEFINED> instruction: 0x0608f8df
   1bd30:	ldrtmi	r9, [r1], -r8, lsl #20
   1bd34:			; <UNDEFINED> instruction: 0xf0134478
   1bd38:	andcs	pc, r0, r5, ror #23
   1bd3c:	cdp	7, 11, cr15, cr14, cr9, {7}
   1bd40:	ldrbvs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1bd44:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1bd48:			; <UNDEFINED> instruction: 0xf506447e
   1bd4c:	ldrbtmi	r7, [r8], #-1589	; 0xfffff9cb
   1bd50:			; <UNDEFINED> instruction: 0xf0134631
   1bd54:			; <UNDEFINED> instruction: 0xf001fcc5
   1bd58:	strmi	pc, [r4], -r7, asr #30
   1bd5c:			; <UNDEFINED> instruction: 0xf0002800
   1bd60:	tstcs	r5, pc, lsl #12
   1bd64:	smlabteq	r0, r1, r2, pc	; <UNPREDICTABLE>
   1bd68:	blx	357d92 <mkdtemp@@Base+0x305db6>
   1bd6c:			; <UNDEFINED> instruction: 0xf0402800
   1bd70:			; <UNDEFINED> instruction: 0xf8df85fc
   1bd74:			; <UNDEFINED> instruction: 0x462095d0
   1bd78:			; <UNDEFINED> instruction: 0xf8d944f9
   1bd7c:			; <UNDEFINED> instruction: 0xf0081004
   1bd80:	stmdacs	r0, {r0, r8, r9, fp, ip, sp, lr, pc}
   1bd84:	ldrbhi	pc, [r1, #64]!	; 0x40	; <UNPREDICTABLE>
   1bd88:	strtmi	r4, [r8], -r1, lsr #12
   1bd8c:	stc2	7, cr15, [lr, #-1012]	; 0xfffffc0c
   1bd90:			; <UNDEFINED> instruction: 0xf0402800
   1bd94:			; <UNDEFINED> instruction: 0x462084da
   1bd98:			; <UNDEFINED> instruction: 0xf870f002
   1bd9c:	strtmi	r4, [r8], -r1, lsr #12
   1bda0:	mrc2	7, 0, pc, cr4, cr13, {7}
   1bda4:			; <UNDEFINED> instruction: 0xf0002800
   1bda8:			; <UNDEFINED> instruction: 0xf7ea80fa
   1bdac:	stmdavs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
   1bdb0:			; <UNDEFINED> instruction: 0xf0402820
   1bdb4:			; <UNDEFINED> instruction: 0x462086b9
   1bdb8:			; <UNDEFINED> instruction: 0xffa4f001
   1bdbc:	ldrdcc	pc, [r0], r7
   1bdc0:	adcsle	r2, sl, r0, lsl #22
   1bdc4:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1bdc8:			; <UNDEFINED> instruction: 0xf8df2214
   1bdcc:	tstcs	r1, ip, ror r5
   1bdd0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1bdd4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1bdd8:	bl	fe159d88 <mkdtemp@@Base+0xfe107dac>
   1bddc:			; <UNDEFINED> instruction: 0xf8dfe7ad
   1bde0:			; <UNDEFINED> instruction: 0xf8df656c
   1bde4:	ldrbtmi	r0, [lr], #-1388	; 0xfffffa94
   1bde8:	strbvc	pc, [ip], -r6, lsl #10	; <UNPREDICTABLE>
   1bdec:			; <UNDEFINED> instruction: 0x46314478
   1bdf0:	ldc2l	0, cr15, [r6], #-76	; 0xffffffb4
   1bdf4:	cdp2	0, 15, cr15, cr8, cr1, {0}
   1bdf8:	stmdacs	r0, {r2, r9, sl, lr}
   1bdfc:	ldrhi	pc, [ip]
   1be00:	vaddw.s8	q9, <illegal reg q0.5>, d9
   1be04:			; <UNDEFINED> instruction: 0xf0080100
   1be08:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   1be0c:	strhi	pc, [r9, #64]	; 0x40
   1be10:	strbls	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1be14:	ldrbtmi	r4, [r9], #1568	; 0x620
   1be18:	ldrdne	pc, [r4], -r9
   1be1c:	blx	fecd7e44 <mkdtemp@@Base+0xfec85e68>
   1be20:			; <UNDEFINED> instruction: 0xf0402800
   1be24:			; <UNDEFINED> instruction: 0x4621857e
   1be28:			; <UNDEFINED> instruction: 0xf7fd4628
   1be2c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   1be30:	strbhi	pc, [ip, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   1be34:			; <UNDEFINED> instruction: 0xf0024620
   1be38:	strtmi	pc, [r1], -r1, lsr #16
   1be3c:			; <UNDEFINED> instruction: 0xf7fd4628
   1be40:	stmdacs	r0, {r0, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1be44:	ldrbhi	pc, [r7, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   1be48:	bne	4576b0 <mkdtemp@@Base+0x4056d4>
   1be4c:			; <UNDEFINED> instruction: 0xf0074620
   1be50:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1be54:	ldrhi	pc, [lr, #64]	; 0x40
   1be58:	strtmi	sl, [r0], -sl, lsl #18
   1be5c:			; <UNDEFINED> instruction: 0xff50f007
   1be60:			; <UNDEFINED> instruction: 0xf0402800
   1be64:			; <UNDEFINED> instruction: 0xf8d98597
   1be68:	blls	2a3e80 <mkdtemp@@Base+0x251ea4>
   1be6c:			; <UNDEFINED> instruction: 0xf0404293
   1be70:	bls	27d4a8 <mkdtemp@@Base+0x22b4cc>
   1be74:	vsubw.s8	q9, q4, d2
   1be78:	addsmi	r0, sl, #0, 6
   1be7c:	movwcs	sp, #12384	; 0x3060
   1be80:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1be84:	teqle	r8, sl	; <illegal shifter operand>
   1be88:	bne	fe4576f0 <mkdtemp@@Base+0xfe405714>
   1be8c:	andcs	r4, r0, #32, 12	; 0x2000000
   1be90:			; <UNDEFINED> instruction: 0xf8e8f008
   1be94:			; <UNDEFINED> instruction: 0xf0002800
   1be98:			; <UNDEFINED> instruction: 0xf0018152
   1be9c:			; <UNDEFINED> instruction: 0xf8dffd09
   1bea0:	ldrbtmi	r1, [r9], #-1208	; 0xfffffb48
   1bea4:	cmpvc	ip, r1, lsl #10	; <UNPREDICTABLE>
   1bea8:			; <UNDEFINED> instruction: 0xf8df4602
   1beac:	ldrbtmi	r0, [r8], #-1200	; 0xfffffb50
   1beb0:			; <UNDEFINED> instruction: 0xff5af011
   1beb4:	tstcs	r0, r8, lsr #12
   1beb8:			; <UNDEFINED> instruction: 0xf946f7fe
   1bebc:			; <UNDEFINED> instruction: 0xf43f2800
   1bec0:			; <UNDEFINED> instruction: 0xf8dfaf3c
   1bec4:			; <UNDEFINED> instruction: 0xf8df149c
   1bec8:	ldrbtmi	r0, [r9], #-1180	; 0xfffffb64
   1becc:			; <UNDEFINED> instruction: 0xf5014478
   1bed0:			; <UNDEFINED> instruction: 0xf011712b
   1bed4:	strtmi	pc, [r8], -r9, asr #30
   1bed8:			; <UNDEFINED> instruction: 0xf7fe2101
   1bedc:	stmdacs	r0, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   1bee0:	svcge	0x002bf43f
   1bee4:	strne	pc, [r0], #2271	; 0x8df
   1bee8:	streq	pc, [r0], #2271	; 0x8df
   1beec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1bef0:	msrvc	CPSR_fxc, r1, lsl #10
   1bef4:	blx	1d7f4a <mkdtemp@@Base+0x185f6e>
   1bef8:	movwcs	lr, #5919	; 0x171f
   1befc:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1bf00:	mlasle	r3, sl, r2, r4
   1bf04:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1bf08:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1bf0c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   1bf10:	cmpvc	ip, r3, lsl #10	; <UNPREDICTABLE>
   1bf14:			; <UNDEFINED> instruction: 0xff28f011
   1bf18:	strtmi	r4, [ip], -r0, lsr #12
   1bf1c:	cdp2	0, 15, cr15, cr2, cr1, {0}
   1bf20:	bllt	13d9f24 <mkdtemp@@Base+0x1387f48>
   1bf24:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1bf28:	ldrbtcc	pc, [pc], #79	; 1bf30 <__read_chk@plt+0x154cc>	; <UNPREDICTABLE>
   1bf2c:	strbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1bf30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1bf34:	msrvc	CPSR_fxc, r1, lsl #10
   1bf38:	blx	ff957f8c <mkdtemp@@Base+0xff905fb0>
   1bf3c:	bllt	1059f40 <mkdtemp@@Base+0x1007f64>
   1bf40:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
   1bf44:			; <UNDEFINED> instruction: 0x46201a90
   1bf48:			; <UNDEFINED> instruction: 0xf88cf008
   1bf4c:			; <UNDEFINED> instruction: 0xf0002800
   1bf50:			; <UNDEFINED> instruction: 0xf00180f1
   1bf54:			; <UNDEFINED> instruction: 0xf8dffcad
   1bf58:	ldrbtmi	r1, [r9], #-1064	; 0xfffffbd8
   1bf5c:	cmpvc	ip, r1, lsl #10	; <UNPREDICTABLE>
   1bf60:			; <UNDEFINED> instruction: 0xf8df4602
   1bf64:	ldrbtmi	r0, [r8], #-1056	; 0xfffffbe0
   1bf68:	mrc2	0, 7, pc, cr14, cr1, {0}
   1bf6c:			; <UNDEFINED> instruction: 0xf0014620
   1bf70:			; <UNDEFINED> instruction: 0xf8dffec9
   1bf74:			; <UNDEFINED> instruction: 0xf8d72414
   1bf78:	ldrbtmi	r1, [sl], #-128	; 0xffffff80
   1bf7c:	movwcc	r6, #6227	; 0x1853
   1bf80:	stmdbcs	r0, {r0, r1, r4, r6, sp, lr}
   1bf84:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {1}
   1bf88:	andscs	r4, lr, #224, 22	; 0x38000
   1bf8c:	strdcs	r4, [r1, -pc]
   1bf90:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1bf94:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1bf98:	b	fe959f48 <mkdtemp@@Base+0xfe907f6c>
   1bf9c:	cfmsub32	mvax6, mvfx14, mvfx8, mvfx13
   1bfa0:			; <UNDEFINED> instruction: 0x46201a10
   1bfa4:	cdp2	0, 10, cr15, cr12, cr7, {0}
   1bfa8:			; <UNDEFINED> instruction: 0xf0402800
   1bfac:	stmdbge	sl, {r0, r1, r2, r3, r4, r7, r8, sl, pc}
   1bfb0:			; <UNDEFINED> instruction: 0xf0074620
   1bfb4:	stmdacs	r0, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1bfb8:	ldrhi	pc, [r8, #64]	; 0x40
   1bfbc:	ldrdcs	pc, [r4], -r9
   1bfc0:	addsmi	r9, r3, #10240	; 0x2800
   1bfc4:	strhi	pc, [sp, #64]	; 0x40
   1bfc8:	movwcs	r9, #10761	; 0x2a09
   1bfcc:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1bfd0:			; <UNDEFINED> instruction: 0xf000429a
   1bfd4:	movwcs	r8, #12543	; 0x30ff
   1bfd8:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1bfdc:			; <UNDEFINED> instruction: 0xd113429a
   1bfe0:	bne	fe457848 <mkdtemp@@Base+0xfe40586c>
   1bfe4:	andcs	r4, r0, #32, 12	; 0x2000000
   1bfe8:			; <UNDEFINED> instruction: 0xf83cf008
   1bfec:			; <UNDEFINED> instruction: 0xf0002800
   1bff0:			; <UNDEFINED> instruction: 0xf00182f4
   1bff4:	stmibmi	r6!, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
   1bff8:			; <UNDEFINED> instruction: 0xf5014479
   1bffc:			; <UNDEFINED> instruction: 0x46027135
   1c000:	ldrbtmi	r4, [r8], #-2276	; 0xfffff71c
   1c004:	mrc2	0, 5, pc, cr0, cr1, {0}
   1c008:	vsubw.s8	q9, q4, d1
   1c00c:	addsmi	r0, sl, #0, 6
   1c010:	rscshi	pc, r4, r0
   1c014:	stmiami	r1!, {r5, r6, r7, r8, r9, fp, lr}^
   1c018:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   1c01c:	teqvc	r5, r3, lsl #10	; <UNPREDICTABLE>
   1c020:	mcr2	0, 5, pc, cr2, cr1, {0}	; <UNPREDICTABLE>
   1c024:	stmdbge	sl, {r1, r9, sl, lr}
   1c028:			; <UNDEFINED> instruction: 0xf0084620
   1c02c:	stmdacs	r0, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
   1c030:	sbchi	pc, r8, r0
   1c034:	ldc2	0, cr15, [ip], #-4
   1c038:			; <UNDEFINED> instruction: 0x46024631
   1c03c:	ldrbtmi	r4, [r8], #-2264	; 0xfffff728
   1c040:	mrc2	0, 4, pc, cr2, cr1, {0}
   1c044:	strtmi	sl, [r0], -sl, lsl #18
   1c048:	cdp2	0, 5, cr15, cr10, cr7, {0}
   1c04c:			; <UNDEFINED> instruction: 0xf0402800
   1c050:			; <UNDEFINED> instruction: 0xf8df8411
   1c054:			; <UNDEFINED> instruction: 0x46318350
   1c058:	bls	2ae3ac <mkdtemp@@Base+0x25c3d0>
   1c05c:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
   1c060:	blx	ffad80b4 <mkdtemp@@Base+0xffa860d8>
   1c064:			; <UNDEFINED> instruction: 0x4641687b
   1c068:			; <UNDEFINED> instruction: 0xf8cd2001
   1c06c:	strmi	r8, [r3], #-4
   1c070:			; <UNDEFINED> instruction: 0xf01d607b
   1c074:	stmdbls	r1, {r0, r1, r6, r7, r9, fp, ip, sp, lr, pc}
   1c078:			; <UNDEFINED> instruction: 0xf01d2002
   1c07c:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   1c080:			; <UNDEFINED> instruction: 0xf01d200f
   1c084:	stmibmi	r9, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   1c088:	ldrbtmi	r2, [r9], #-28	; 0xffffffe4
   1c08c:	blx	fedd8108 <mkdtemp@@Base+0xfed8612c>
   1c090:			; <UNDEFINED> instruction: 0xf0014620
   1c094:			; <UNDEFINED> instruction: 0x4621fef3
   1c098:			; <UNDEFINED> instruction: 0xf7fd4628
   1c09c:	stmdacs	r0, {r0, r1, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   1c0a0:	mvnhi	pc, #0
   1c0a4:	bl	18da054 <mkdtemp@@Base+0x1888078>
   1c0a8:	stmdacs	r0!, {fp, sp, lr}
   1c0ac:	mcrge	4, 2, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   1c0b0:	tstle	r5, r4, lsl #16
   1c0b4:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
   1c0b8:	blcs	3612c <error@@Base+0x6c28>
   1c0bc:	mrcge	4, 1, APSR_nzcv, cr13, cr15, {3}
   1c0c0:	stc	7, cr15, [sl, #-932]	; 0xfffffc5c
   1c0c4:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
   1c0c8:	cmpvc	r4, r3, lsl #10	; <UNPREDICTABLE>
   1c0cc:	ldmmi	sl!, {r1, r9, sl, lr}
   1c0d0:			; <UNDEFINED> instruction: 0xf0114478
   1c0d4:	strmi	pc, [r2], -r9, asr #28
   1c0d8:	strtmi	sl, [r0], -sl, lsl #18
   1c0dc:			; <UNDEFINED> instruction: 0xffc2f007
   1c0e0:	rsble	r2, r7, r0, lsl #16
   1c0e4:	blx	ff9580f2 <mkdtemp@@Base+0xff906116>
   1c0e8:			; <UNDEFINED> instruction: 0x46024631
   1c0ec:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
   1c0f0:	mrc2	0, 1, pc, cr10, cr1, {0}
   1c0f4:	ldrbtmi	r4, [r8], #-2226	; 0xfffff74e
   1c0f8:	blx	15814c <mkdtemp@@Base+0x106170>
   1c0fc:	blt	17da100 <mkdtemp@@Base+0x1788124>
   1c100:	strtmi	r4, [ip], -r0, lsr #12
   1c104:	ldc2l	0, cr15, [lr, #4]!
   1c108:	stmiami	pc!, {r1, r2, r3, r5, r7, r8, fp, lr}	; <UNPREDICTABLE>
   1c10c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c110:	cmpvc	r5, r1, lsl #10	; <UNPREDICTABLE>
   1c114:	blx	ff958168 <mkdtemp@@Base+0xff90618c>
   1c118:	movwcc	r6, #6259	; 0x1873
   1c11c:			; <UNDEFINED> instruction: 0xf7ff6073
   1c120:	stmibmi	sl!, {r0, r1, r2, r3, r6, r9, fp, ip, sp, pc}
   1c124:	ldrbtmi	r4, [r9], #-2218	; 0xfffff756
   1c128:			; <UNDEFINED> instruction: 0xf5019a08
   1c12c:	ldrbtmi	r7, [r8], #-341	; 0xfffffeab
   1c130:	mrc2	0, 0, pc, cr10, cr1, {0}
   1c134:	stmdbls	r8, {r0, r1, r2, r5, r7, fp, lr}
   1c138:			; <UNDEFINED> instruction: 0xf0114478
   1c13c:	stmibmi	r6!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   1c140:	ldrbtmi	r4, [r9], #-2214	; 0xfffff75a
   1c144:			; <UNDEFINED> instruction: 0xf5019a08
   1c148:	ldrbtmi	r7, [r8], #-332	; 0xfffffeb4
   1c14c:	mcr2	0, 0, pc, cr12, cr1, {0}	; <UNPREDICTABLE>
   1c150:			; <UNDEFINED> instruction: 0xf7e94620
   1c154:	ldrb	lr, [r5, #-3698]	; 0xfffff18e
   1c158:	andcs	r4, r1, #2637824	; 0x284000
   1c15c:	ldrbtmi	r4, [r9], #-2209	; 0xfffff75f
   1c160:			; <UNDEFINED> instruction: 0xf5014478
   1c164:			; <UNDEFINED> instruction: 0xf013712e
   1c168:	strtmi	pc, [r0], -sp, asr #19
   1c16c:	stc2l	0, cr15, [sl, #4]
   1c170:	bllt	b9a174 <mkdtemp@@Base+0xb48198>
   1c174:			; <UNDEFINED> instruction: 0x4611489c
   1c178:	ldrbtmi	r2, [r8], #-516	; 0xfffffdfc
   1c17c:			; <UNDEFINED> instruction: 0xf9c2f013
   1c180:			; <UNDEFINED> instruction: 0xf0014620
   1c184:			; <UNDEFINED> instruction: 0xf7fffdbf
   1c188:			; <UNDEFINED> instruction: 0xf7eabb22
   1c18c:	stmdavs	r0, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
   1c190:	stc	7, cr15, [r2], #932	; 0x3a4
   1c194:	strmi	r4, [r2], -r1, lsr #12
   1c198:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
   1c19c:			; <UNDEFINED> instruction: 0xf9b2f013
   1c1a0:			; <UNDEFINED> instruction: 0xf0014648
   1c1a4:			; <UNDEFINED> instruction: 0xf7fffdaf
   1c1a8:			; <UNDEFINED> instruction: 0xf8dfba09
   1c1ac:	ldrbtmi	sl, [sl], #580	; 0x244
   1c1b0:	bllt	ff29a1b4 <mkdtemp@@Base+0xff2481d8>
   1c1b4:			; <UNDEFINED> instruction: 0xf0014620
   1c1b8:	stmmi	lr, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1c1bc:	ldrbtmi	r9, [r8], #-2314	; 0xfffff6f6
   1c1c0:	ldc2l	0, cr15, [r2, #68]	; 0x44
   1c1c4:			; <UNDEFINED> instruction: 0xf0014620
   1c1c8:	stmmi	fp, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   1c1cc:	ldrbtmi	r9, [r8], #-2314	; 0xfffff6f6
   1c1d0:	stc2l	0, cr15, [sl, #68]	; 0x44
   1c1d4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
   1c1d8:			; <UNDEFINED> instruction: 0x46201a90
   1c1dc:			; <UNDEFINED> instruction: 0xff42f007
   1c1e0:			; <UNDEFINED> instruction: 0xf0002800
   1c1e4:			; <UNDEFINED> instruction: 0xf0018205
   1c1e8:	stmibmi	r4, {r0, r1, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1c1ec:			; <UNDEFINED> instruction: 0xf5014479
   1c1f0:			; <UNDEFINED> instruction: 0x46027135
   1c1f4:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
   1c1f8:	ldc2	0, cr15, [r6, #68]!	; 0x44
   1c1fc:			; <UNDEFINED> instruction: 0xf0014620
   1c200:	bmi	fe05b80c <mkdtemp@@Base+0xfe009830>
   1c204:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c208:	subsvs	r3, r3, r1, lsl #6
   1c20c:			; <UNDEFINED> instruction: 0xf7eae5d6
   1c210:	stmdavs	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
   1c214:	stcl	7, cr15, [r0], #-932	; 0xfffffc5c
   1c218:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
   1c21c:	msrvc	CPSR_fsx, r1, lsl #10
   1c220:	ldmdami	sl!, {r1, r9, sl, lr}^
   1c224:			; <UNDEFINED> instruction: 0xf0134478
   1c228:	strtmi	pc, [r0], -r7, lsl #20
   1c22c:	stc2l	0, cr15, [sl, #-4]!
   1c230:	blt	ff39a234 <mkdtemp@@Base+0xff348258>
   1c234:	ldmdami	r7!, {r1, r2, r4, r5, r6, r8, fp, lr}^
   1c238:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c23c:	msrvc	CPSR_fsx, r1, lsl #10
   1c240:			; <UNDEFINED> instruction: 0xf9faf013
   1c244:			; <UNDEFINED> instruction: 0xf0014620
   1c248:			; <UNDEFINED> instruction: 0xf7fffd5d
   1c24c:	stmdbge	r5, {r6, r7, r9, fp, ip, sp, pc}
   1c250:	strbmi	r2, [r8], -r0, lsl #4
   1c254:			; <UNDEFINED> instruction: 0xff06f007
   1c258:			; <UNDEFINED> instruction: 0xf0402800
   1c25c:	stmdami	lr!, {r1, r7, r9, pc}^
   1c260:	ldrbtmi	r9, [r8], #-2309	; 0xfffff6fb
   1c264:			; <UNDEFINED> instruction: 0xf94ef013
   1c268:			; <UNDEFINED> instruction: 0xf0014648
   1c26c:			; <UNDEFINED> instruction: 0xf7fffd4b
   1c270:	svclt	0x0000b9a5
   1c274:	strdeq	sl, [r7], -sl	; <UNPREDICTABLE>
   1c278:	andeq	r0, r0, ip, asr r6
   1c27c:	andeq	fp, r7, r4, ror #18
   1c280:	andeq	sl, r7, sl, ror #5
   1c284:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1c288:			; <UNDEFINED> instruction: 0x0007a2b8
   1c28c:	andeq	r1, r4, sl, lsr r7
   1c290:	andeq	fp, r7, r2, asr #17
   1c294:	andeq	r1, r4, r4, lsl r7
   1c298:	andeq	r1, r4, sl, lsr #24
   1c29c:	andeq	r1, r4, r8, ror #14
   1c2a0:	andeq	r1, r4, r6, ror r7
   1c2a4:	andeq	fp, r7, r2, lsl #15
   1c2a8:	andeq	r1, r4, r2, lsr #12
   1c2ac:	muleq	r4, sl, fp
   1c2b0:	andeq	r0, r4, sl, lsr #16
   1c2b4:	andeq	r1, r4, r6, ror fp
   1c2b8:	strdeq	r1, [r4], -r0
   1c2bc:	andeq	r1, r4, r8, lsr #11
   1c2c0:	ldrdeq	fp, [r7], -r0
   1c2c4:	andeq	r1, r4, r8, lsr #21
   1c2c8:	andeq	r0, r4, r4, asr #26
   1c2cc:	andeq	r1, r4, lr, ror sl
   1c2d0:	andeq	r0, r4, r4, ror #25
   1c2d4:	andeq	fp, r7, ip, lsl #12
   1c2d8:	ldrdeq	r0, [r0], -r8
   1c2dc:	andeq	r9, r3, ip, lsl #4
   1c2e0:	strdeq	r9, [r3], -r4
   1c2e4:	andeq	fp, r7, lr, ror r5
   1c2e8:	andeq	r0, r0, ip, asr #13
   1c2ec:	andeq	r0, r0, r0, lsl #13
   1c2f0:			; <UNDEFINED> instruction: 0x000006b0
   1c2f4:	strdeq	r0, [r0], -ip
   1c2f8:	andeq	r1, r4, r0, ror r8
   1c2fc:	andeq	r1, r4, r2, lsr #10
   1c300:	ldrdeq	fp, [r7], -r0
   1c304:	andeq	r1, r4, sl, ror #15
   1c308:	ldrdeq	r0, [r4], -r2
   1c30c:	ldrdeq	r0, [r0], -r4
   1c310:	andeq	r1, r4, lr, ror r3
   1c314:	andeq	r1, r4, r8, lsr #15
   1c318:	andeq	r0, r4, lr, lsl #20
   1c31c:	andeq	fp, r7, r8, lsr r3
   1c320:	andeq	r8, r3, r8, lsr pc
   1c324:	ldrdeq	fp, [r7], -r2
   1c328:	andeq	r1, r4, r6, ror #7
   1c32c:	andeq	r1, r4, r2, lsr #13
   1c330:	andeq	r1, r4, r0, lsl #10
   1c334:	andeq	fp, r7, r2, lsl #4
   1c338:	andeq	r0, r4, ip, lsl #20
   1c33c:	andeq	r1, r4, r8, lsl #12
   1c340:	andeq	r0, r4, lr, ror #16
   1c344:	andeq	fp, r7, r0, lsl #3
   1c348:	andeq	r1, r4, r4, asr #3
   1c34c:	andeq	r1, r4, sl, ror #10
   1c350:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1c354:	andeq	fp, r7, r2, ror #1
   1c358:	andeq	r1, r4, lr, lsr #9
   1c35c:	andeq	r0, r4, sl, asr #14
   1c360:	andeq	r1, r4, r6, lsl #9
   1c364:	andeq	r1, r4, r4, ror #1
   1c368:	andeq	r1, r4, r4, ror #8
   1c36c:	andeq	r1, r4, r2, lsl r4
   1c370:	andeq	r1, r4, r4, asr #8
   1c374:	andeq	r0, r4, r2, lsr r8
   1c378:	andeq	r1, r4, r0, lsr #8
   1c37c:	andeq	r1, r4, lr, ror r0
   1c380:	strdeq	r1, [r4], -r6
   1c384:	muleq	r4, r2, r6
   1c388:	andeq	sl, r7, lr, ror pc
   1c38c:	andeq	r1, r4, ip, asr #6
   1c390:	andeq	r1, r4, r8, asr r3
   1c394:	strdeq	r0, [r4], -r6
   1c398:	andeq	r1, r4, r8, lsr r3
   1c39c:	andeq	r0, r4, r6, lsr #14
   1c3a0:			; <UNDEFINED> instruction: 0x000405ba
   1c3a4:			; <UNDEFINED> instruction: 0xffffc565
   1c3a8:	andeq	r1, r4, r6, ror r1
   1c3ac:			; <UNDEFINED> instruction: 0xffffdc9b
   1c3b0:	andeq	sl, r7, r2, asr #28
   1c3b4:	andeq	r1, r4, sl, lsl #5
   1c3b8:	andeq	r1, r4, r0, ror r1
   1c3bc:	andeq	r0, r4, sl, lsl #10
   1c3c0:	ldrdeq	r0, [r4], -lr
   1c3c4:	andeq	r1, r4, r4, asr #4
   1c3c8:	andeq	pc, r3, sl, asr r7	; <UNPREDICTABLE>
   1c3cc:	andeq	r1, r4, sl, lsr #4
   1c3d0:	andeq	r0, r4, r2, ror #9
   1c3d4:	andeq	r1, r4, r4, asr r1
   1c3d8:	andeq	r1, r4, lr, lsl #4
   1c3dc:	andeq	r1, r4, lr, ror #2
   1c3e0:	strdeq	r1, [r4], -r2
   1c3e4:			; <UNDEFINED> instruction: 0x00040cb8
   1c3e8:	ldrdeq	r0, [r4], -sl
   1c3ec:	muleq	r4, r2, sp
   1c3f0:	andeq	r7, r4, lr, ror #3
   1c3f4:	andeq	r1, r4, lr, asr r0
   1c3f8:	andeq	r1, r4, r2, lsr #32
   1c3fc:	andeq	r1, r4, r4, ror #2
   1c400:	andeq	r0, r4, r2, lsl #8
   1c404:	strdeq	sl, [r7], -r4
   1c408:	andeq	r1, r4, r6, lsr r1
   1c40c:	andeq	r0, r4, r8, lsr #7
   1c410:	andeq	r1, r4, r8, lsl r1
   1c414:	andeq	r0, r4, r6, asr #23
   1c418:	ldrdeq	r0, [r4], -r6
   1c41c:	strbmi	sl, [r8], -r7, lsl #18
   1c420:	stc2l	0, cr15, [lr], #-28	; 0xffffffe4
   1c424:	stmdacs	r0, {r0, r9, sl, lr}
   1c428:	andshi	pc, r3, #64	; 0x40
   1c42c:			; <UNDEFINED> instruction: 0x2714f8df
   1c430:			; <UNDEFINED> instruction: 0x0714f8df
   1c434:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1c438:	movwcc	r6, #6227	; 0x1853
   1c43c:			; <UNDEFINED> instruction: 0xf0326053
   1c440:			; <UNDEFINED> instruction: 0x3001f9b7
   1c444:	mvnshi	pc, r0
   1c448:			; <UNDEFINED> instruction: 0x4700f8df
   1c44c:			; <UNDEFINED> instruction: 0xf916f028
   1c450:	ldrbtmi	r2, [ip], #-1
   1c454:	strtmi	r9, [r1], -r2, lsl #8
   1c458:			; <UNDEFINED> instruction: 0xf8d0f01d
   1c45c:	andcs	r9, r2, r2, lsl #18
   1c460:			; <UNDEFINED> instruction: 0xf8ccf01d
   1c464:	andcs	r9, pc, r2, lsl #18
   1c468:			; <UNDEFINED> instruction: 0xf8c8f01d
   1c46c:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   1c470:	ldrbtmi	r2, [r9], #-28	; 0xffffffe4
   1c474:			; <UNDEFINED> instruction: 0xf8c2f01d
   1c478:	ldmdavs	fp, {r0, r8, r9, fp, ip, pc}
   1c47c:	blcs	41090 <error@@Base+0x11b8c>
   1c480:	sbchi	pc, r7, r0, asr #32
   1c484:	vaddhn.i16	d18, q4, q2
   1c488:	mvnscs	r0, #0, 8
   1c48c:	movwcs	r9, #33545	; 0x8309
   1c490:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1c494:	strbmi	r9, [r8], -r2, lsl #6
   1c498:	ldc2l	0, cr15, [r0], #4
   1c49c:	strtmi	r4, [r8], -r9, asr #12
   1c4a0:	blx	fe55a49c <mkdtemp@@Base+0xfe5084c0>
   1c4a4:	ldrbmi	fp, [r1], -r8, ror #22
   1c4a8:			; <UNDEFINED> instruction: 0xf0074648
   1c4ac:	strmi	pc, [r2], -r9, lsr #24
   1c4b0:			; <UNDEFINED> instruction: 0xf0402800
   1c4b4:	blls	2bcae4 <mkdtemp@@Base+0x26ab08>
   1c4b8:	rsbsle	r4, r4, r3, lsr #5
   1c4bc:	addmi	r9, fp, #32768	; 0x8000
   1c4c0:	mrc	1, 0, sp, cr8, cr15, {2}
   1c4c4:			; <UNDEFINED> instruction: 0x46481a90
   1c4c8:	ldc2	0, cr15, [sl], {7}
   1c4cc:	stmdacs	r0, {r0, r1, ip, pc}
   1c4d0:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
   1c4d4:	movwcs	lr, #31197	; 0x79dd
   1c4d8:			; <UNDEFINED> instruction: 0xf0404293
   1c4dc:			; <UNDEFINED> instruction: 0xf8d782fa
   1c4e0:			; <UNDEFINED> instruction: 0xf1a00bcc
   1c4e4:	blx	fec1c4f8 <mkdtemp@@Base+0xfebca51c>
   1c4e8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1c4ec:			; <UNDEFINED> instruction: 0xf97cf7f6
   1c4f0:			; <UNDEFINED> instruction: 0xf0014648
   1c4f4:	strbmi	pc, [r9], -r3, asr #25	; <UNPREDICTABLE>
   1c4f8:			; <UNDEFINED> instruction: 0xf7fd4628
   1c4fc:	stmdacs	r0, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   1c500:			; <UNDEFINED> instruction: 0x4628d0d1
   1c504:	ldc	7, cr15, [r8], {233}	; 0xe9
   1c508:	blcs	4311c <error@@Base+0x13c18>
   1c50c:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
   1c510:			; <UNDEFINED> instruction: 0x3640f8df
   1c514:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c518:			; <UNDEFINED> instruction: 0xf0402a00
   1c51c:	mvfcssz	f0, #2.0
   1c520:	msrhi	SPSR_, r0, asr #32
   1c524:			; <UNDEFINED> instruction: 0x0630f8df
   1c528:			; <UNDEFINED> instruction: 0xf0134478
   1c52c:	mvnscs	pc, #11468800	; 0xaf0000
   1c530:	blls	8115c <mkdtemp@@Base+0x2f180>
   1c534:			; <UNDEFINED> instruction: 0xb123681b
   1c538:	ldrdcc	pc, [r0], r7
   1c53c:			; <UNDEFINED> instruction: 0xf0402b00
   1c540:	stmdals	r9, {r2, r3, r5, r6, r8, pc}
   1c544:	b	feeda4f0 <mkdtemp@@Base+0xfee88514>
   1c548:	stmdbge	r5, {r1, r9, sl, lr}
   1c54c:			; <UNDEFINED> instruction: 0xf0074648
   1c550:	stmdacs	r0, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   1c554:	rsbhi	pc, r6, #64	; 0x40
   1c558:			; <UNDEFINED> instruction: 0x1600f8df
   1c55c:			; <UNDEFINED> instruction: 0x0600f8df
   1c560:	bls	16d74c <mkdtemp@@Base+0x11b770>
   1c564:	teqvc	sp, r1, lsl #10	; <UNPREDICTABLE>
   1c568:			; <UNDEFINED> instruction: 0xf0124478
   1c56c:	strbmi	pc, [r8], -fp, asr #31	; <UNPREDICTABLE>
   1c570:	blx	ff25857e <mkdtemp@@Base+0xff2065a2>
   1c574:	stmdalt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c578:			; <UNDEFINED> instruction: 0xf7e94648
   1c57c:			; <UNDEFINED> instruction: 0xf7ffec5e
   1c580:	stmdbge	r5, {r0, r3, r4, r6, r7, r8, fp, ip, sp, pc}
   1c584:			; <UNDEFINED> instruction: 0xf0074648
   1c588:			; <UNDEFINED> instruction: 0xb3b8fd6d
   1c58c:			; <UNDEFINED> instruction: 0xf990f001
   1c590:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1c594:			; <UNDEFINED> instruction: 0xf503447b
   1c598:			; <UNDEFINED> instruction: 0x4602713d
   1c59c:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   1c5a0:			; <UNDEFINED> instruction: 0xf0114478
   1c5a4:	vnmla.f64	d15, d24, d17
   1c5a8:			; <UNDEFINED> instruction: 0x46481a90
   1c5ac:	blx	fea585d2 <mkdtemp@@Base+0xfea065f6>
   1c5b0:			; <UNDEFINED> instruction: 0xf0402800
   1c5b4:	ldmib	sp, {r0, r2, r4, r7, r8, pc}^
   1c5b8:	addsmi	r2, r3, #469762048	; 0x1c000000
   1c5bc:	orrhi	pc, r8, r0, asr #32
   1c5c0:			; <UNDEFINED> instruction: 0xf0402e00
   1c5c4:	mrc	1, 0, r8, cr8, cr13, {3}
   1c5c8:			; <UNDEFINED> instruction: 0x46481a10
   1c5cc:	blx	fe6585f2 <mkdtemp@@Base+0xfe606616>
   1c5d0:			; <UNDEFINED> instruction: 0xf0402800
   1c5d4:	ldrbmi	r8, [lr], -sl, ror #2
   1c5d8:			; <UNDEFINED> instruction: 0xf8dfe75d
   1c5dc:			; <UNDEFINED> instruction: 0xf8df1590
   1c5e0:	ldrbtmi	r0, [r9], #-1424	; 0xfffffa70
   1c5e4:			; <UNDEFINED> instruction: 0xf5019a08
   1c5e8:	ldrbtmi	r7, [r8], #-309	; 0xfffffecb
   1c5ec:	blx	fef5863a <mkdtemp@@Base+0xfef0665e>
   1c5f0:	streq	pc, [r0, #2271]	; 0x8df
   1c5f4:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
   1c5f8:	blx	fedd8646 <mkdtemp@@Base+0xfed8666a>
   1c5fc:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1c600:	ldrbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1c604:	bls	16d7f0 <mkdtemp@@Base+0x11b814>
   1c608:	teqvc	sp, r1, lsl #10	; <UNPREDICTABLE>
   1c60c:			; <UNDEFINED> instruction: 0xf0114478
   1c610:			; <UNDEFINED> instruction: 0xf8d7fbab
   1c614:			; <UNDEFINED> instruction: 0x1ec10bcc
   1c618:	cmpmi	r8, r8, asr #4
   1c61c:			; <UNDEFINED> instruction: 0xf90cf7f6
   1c620:			; <UNDEFINED> instruction: 0xf8dfe730
   1c624:			; <UNDEFINED> instruction: 0x4621055c
   1c628:			; <UNDEFINED> instruction: 0xf0124478
   1c62c:			; <UNDEFINED> instruction: 0xf7ffff6b
   1c630:			; <UNDEFINED> instruction: 0xf7eabb84
   1c634:	stmdavs	r0, {r2, r3, r4, r7, fp, sp, lr, pc}
   1c638:	b	13da5e4 <mkdtemp@@Base+0x1388608>
   1c63c:			; <UNDEFINED> instruction: 0x46024631
   1c640:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1c644:			; <UNDEFINED> instruction: 0xf0124478
   1c648:	qsaxmi	pc, r0, sp	; <UNPREDICTABLE>
   1c64c:	blx	16d865a <mkdtemp@@Base+0x168667e>
   1c650:	bllt	1d1a654 <mkdtemp@@Base+0x1cc8678>
   1c654:	ldreq	pc, [r0, #-2271]!	; 0xfffff721
   1c658:	rsbcs	r4, ip, #51380224	; 0x3100000
   1c65c:			; <UNDEFINED> instruction: 0xf0114478
   1c660:			; <UNDEFINED> instruction: 0xf7e9fb83
   1c664:			; <UNDEFINED> instruction: 0xf001edd4
   1c668:			; <UNDEFINED> instruction: 0xf8dff923
   1c66c:	ldrbtmi	r3, [fp], #-1312	; 0xfffffae0
   1c670:	msrvc	CPSR_fsx, r3, lsl #10
   1c674:			; <UNDEFINED> instruction: 0xf8df4602
   1c678:	ldrbtmi	r0, [r8], #-1304	; 0xfffffae8
   1c67c:	blx	1d586ca <mkdtemp@@Base+0x1d066ee>
   1c680:	ldmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c684:			; <UNDEFINED> instruction: 0xf7e96800
   1c688:			; <UNDEFINED> instruction: 0xf8dfea28
   1c68c:	ldrbtmi	r3, [fp], #-1288	; 0xfffffaf8
   1c690:	msrvc	CPSR_fxc, r3, lsl #10
   1c694:			; <UNDEFINED> instruction: 0xf8df4602
   1c698:	ldrbtmi	r0, [r8], #-1280	; 0xfffffb00
   1c69c:	blx	19586ea <mkdtemp@@Base+0x190670e>
   1c6a0:			; <UNDEFINED> instruction: 0xf906f001
   1c6a4:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1c6a8:			; <UNDEFINED> instruction: 0xf503447b
   1c6ac:			; <UNDEFINED> instruction: 0x4602713d
   1c6b0:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1c6b4:			; <UNDEFINED> instruction: 0xf0114478
   1c6b8:			; <UNDEFINED> instruction: 0xf001fb57
   1c6bc:			; <UNDEFINED> instruction: 0xf8dff8f9
   1c6c0:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
   1c6c4:	cmpvc	r4, r3, lsl #10	; <UNPREDICTABLE>
   1c6c8:			; <UNDEFINED> instruction: 0xf8df4602
   1c6cc:	ldrbtmi	r0, [r8], #-1244	; 0xfffffb24
   1c6d0:	blx	12d871e <mkdtemp@@Base+0x1286742>
   1c6d4:			; <UNDEFINED> instruction: 0xf0014620
   1c6d8:			; <UNDEFINED> instruction: 0xf8dff8eb
   1c6dc:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
   1c6e0:	teqvc	sp, r3, lsl #10	; <UNPREDICTABLE>
   1c6e4:			; <UNDEFINED> instruction: 0xf8df4602
   1c6e8:	ldrbtmi	r0, [r8], #-1224	; 0xfffffb38
   1c6ec:	blx	f5873a <mkdtemp@@Base+0xf0675e>
   1c6f0:	ldmib	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c6f4:			; <UNDEFINED> instruction: 0x46024631
   1c6f8:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1c6fc:			; <UNDEFINED> instruction: 0xf0114478
   1c700:			; <UNDEFINED> instruction: 0xf001fb33
   1c704:			; <UNDEFINED> instruction: 0xf8dff8d5
   1c708:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
   1c70c:	msrvc	CPSR_fsx, r3, lsl #10
   1c710:			; <UNDEFINED> instruction: 0xf8df4602
   1c714:	ldrbtmi	r0, [r8], #-1192	; 0xfffffb58
   1c718:	blx	9d8766 <mkdtemp@@Base+0x98678a>
   1c71c:			; <UNDEFINED> instruction: 0xf8c8f001
   1c720:	ldrcc	pc, [ip], #2271	; 0x8df
   1c724:			; <UNDEFINED> instruction: 0xf503447b
   1c728:	strmi	r7, [r2], -lr, lsr #2
   1c72c:	ldreq	pc, [r4], #2271	; 0x8df
   1c730:			; <UNDEFINED> instruction: 0xf0114478
   1c734:			; <UNDEFINED> instruction: 0xf8dffb19
   1c738:			; <UNDEFINED> instruction: 0xf8df1490
   1c73c:	ldrbtmi	r0, [r9], #-1168	; 0xfffffb70
   1c740:			; <UNDEFINED> instruction: 0xf5014478
   1c744:			; <UNDEFINED> instruction: 0xf011712e
   1c748:			; <UNDEFINED> instruction: 0xf7eafb0f
   1c74c:	stmdavs	r0, {r4, fp, sp, lr, pc}
   1c750:	stmib	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c754:			; <UNDEFINED> instruction: 0x46024631
   1c758:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c75c:			; <UNDEFINED> instruction: 0xf0114478
   1c760:			; <UNDEFINED> instruction: 0xf001fb03
   1c764:			; <UNDEFINED> instruction: 0xf8dff8a5
   1c768:	ldrbtmi	r3, [fp], #-1132	; 0xfffffb94
   1c76c:	teqvc	sp, r3, lsl #10	; <UNPREDICTABLE>
   1c770:			; <UNDEFINED> instruction: 0xf8df4602
   1c774:	ldrbtmi	r0, [r8], #-1124	; 0xfffffb9c
   1c778:	blx	ffdd87c4 <mkdtemp@@Base+0xffd867e8>
   1c77c:			; <UNDEFINED> instruction: 0xf898f001
   1c780:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c784:			; <UNDEFINED> instruction: 0xf503447b
   1c788:			; <UNDEFINED> instruction: 0x4602713d
   1c78c:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c790:			; <UNDEFINED> instruction: 0xf0114478
   1c794:			; <UNDEFINED> instruction: 0xf8dffae9
   1c798:			; <UNDEFINED> instruction: 0xf8df144c
   1c79c:	ldrbtmi	r0, [r9], #-1100	; 0xfffffbb4
   1c7a0:			; <UNDEFINED> instruction: 0xf5014478
   1c7a4:			; <UNDEFINED> instruction: 0xf011713d
   1c7a8:			; <UNDEFINED> instruction: 0xf7e9fadf
   1c7ac:	stmdavs	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1c7b0:	ldmib	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c7b4:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c7b8:			; <UNDEFINED> instruction: 0xf503447b
   1c7bc:			; <UNDEFINED> instruction: 0x4602713d
   1c7c0:	strteq	pc, [ip], #-2271	; 0xfffff721
   1c7c4:			; <UNDEFINED> instruction: 0xf0114478
   1c7c8:			; <UNDEFINED> instruction: 0xf001facf
   1c7cc:			; <UNDEFINED> instruction: 0xf8dff871
   1c7d0:	ldrbtmi	r3, [fp], #-1060	; 0xfffffbdc
   1c7d4:	teqvc	sp, r3, lsl #10	; <UNPREDICTABLE>
   1c7d8:			; <UNDEFINED> instruction: 0xf8df4602
   1c7dc:	ldrbtmi	r0, [r8], #-1052	; 0xfffffbe4
   1c7e0:	blx	ff0d882c <mkdtemp@@Base+0xff086850>
   1c7e4:	ldreq	pc, [r4], #-2271	; 0xfffff721
   1c7e8:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
   1c7ec:			; <UNDEFINED> instruction: 0xff4ef012
   1c7f0:	ldmdavs	r8, {r0, r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}
   1c7f4:	svc	0x00f4f7e8
   1c7f8:			; <UNDEFINED> instruction: 0xf8df4601
   1c7fc:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
   1c800:			; <UNDEFINED> instruction: 0xff44f012
   1c804:	movwls	r2, #37887	; 0x93ff
   1c808:			; <UNDEFINED> instruction: 0xf8d7e693
   1c80c:			; <UNDEFINED> instruction: 0x1ec20bcc
   1c810:	cmpmi	r0, r0, asr r2
   1c814:			; <UNDEFINED> instruction: 0xffe8f7f5
   1c818:	ldmmi	sl!, {r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
   1c81c:	blmi	ffea4c28 <mkdtemp@@Base+0xffe52c4c>
   1c820:			; <UNDEFINED> instruction: 0xf8584afa
   1c824:			; <UNDEFINED> instruction: 0xf8584000
   1c828:	ldrbtmi	r0, [sl], #-3
   1c82c:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
   1c830:	b	19da7dc <mkdtemp@@Base+0x1988800>
   1c834:			; <UNDEFINED> instruction: 0xf7e9e685
   1c838:	stmdavs	r0, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   1c83c:	stmdb	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c840:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
   1c844:	teqvc	sp, r3, lsl #10	; <UNPREDICTABLE>
   1c848:	ldmmi	r2!, {r1, r9, sl, lr}^
   1c84c:			; <UNDEFINED> instruction: 0xf0114478
   1c850:			; <UNDEFINED> instruction: 0xf001fa8b
   1c854:	blmi	ffc5a910 <mkdtemp@@Base+0xffc08934>
   1c858:			; <UNDEFINED> instruction: 0xf503447b
   1c85c:			; <UNDEFINED> instruction: 0x4602713d
   1c860:	ldrbtmi	r4, [r8], #-2286	; 0xfffff712
   1c864:	blx	fe0588b0 <mkdtemp@@Base+0xfe0068d4>
   1c868:	ldrtmi	r4, [r1], -sp, ror #17
   1c86c:	ldrbtmi	r9, [r8], #-2568	; 0xfffff5f8
   1c870:	blx	1ed88bc <mkdtemp@@Base+0x1e868e0>
   1c874:			; <UNDEFINED> instruction: 0xf81cf001
   1c878:			; <UNDEFINED> instruction: 0x46024631
   1c87c:	ldrbtmi	r4, [r8], #-2281	; 0xfffff717
   1c880:	blx	1cd88cc <mkdtemp@@Base+0x1c868f0>
   1c884:	stmiami	r9!, {r3, r5, r6, r7, r8, fp, lr}^
   1c888:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c88c:	cmpvc	r5, r1, lsl #10	; <UNPREDICTABLE>
   1c890:	blx	1ad88dc <mkdtemp@@Base+0x1a86900>
   1c894:			; <UNDEFINED> instruction: 0xf80cf001
   1c898:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
   1c89c:	cmpvc	r5, r3, lsl #10	; <UNPREDICTABLE>
   1c8a0:	stmiami	r4!, {r1, r9, sl, lr}^
   1c8a4:			; <UNDEFINED> instruction: 0xf0114478
   1c8a8:			; <UNDEFINED> instruction: 0xf001fa5f
   1c8ac:	blmi	ff8da8b8 <mkdtemp@@Base+0xff8888dc>
   1c8b0:			; <UNDEFINED> instruction: 0xf503447b
   1c8b4:			; <UNDEFINED> instruction: 0x4602713d
   1c8b8:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
   1c8bc:	blx	1558908 <mkdtemp@@Base+0x150692c>
   1c8c0:	stmiami	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, fp, lr}^
   1c8c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c8c8:	teqvc	sp, r1, lsl #10	; <UNPREDICTABLE>
   1c8cc:	blx	1358918 <mkdtemp@@Base+0x130693c>
   1c8d0:	ldmmi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, lr}^
   1c8d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c8d8:	teqvc	sp, r1, lsl #10	; <UNPREDICTABLE>
   1c8dc:	blx	1158928 <mkdtemp@@Base+0x110694c>
   1c8e0:			; <UNDEFINED> instruction: 0xffe6f000
   1c8e4:	ldrbtmi	r4, [fp], #-3034	; 0xfffff426
   1c8e8:	teqvc	sp, r3, lsl #10	; <UNPREDICTABLE>
   1c8ec:	ldmmi	r9, {r1, r9, sl, lr}^
   1c8f0:			; <UNDEFINED> instruction: 0xf0114478
   1c8f4:			; <UNDEFINED> instruction: 0xf7e9fa39
   1c8f8:	stmdavs	r0, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   1c8fc:	stmia	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c900:			; <UNDEFINED> instruction: 0x46024631
   1c904:	ldrbtmi	r4, [r8], #-2260	; 0xfffff72c
   1c908:	blx	bd8954 <mkdtemp@@Base+0xb86978>
   1c90c:	svc	0x002ef7e9
   1c910:			; <UNDEFINED> instruction: 0xf7e96800
   1c914:	ldrtmi	lr, [r1], -r2, ror #17
   1c918:	ldmmi	r0, {r1, r9, sl, lr}^
   1c91c:			; <UNDEFINED> instruction: 0xf0114478
   1c920:			; <UNDEFINED> instruction: 0xf000fa23
   1c924:	blmi	ff3dc840 <mkdtemp@@Base+0xff38a864>
   1c928:			; <UNDEFINED> instruction: 0xf503447b
   1c92c:	strmi	r7, [r2], -ip, asr #2
   1c930:	ldrbtmi	r4, [r8], #-2252	; 0xfffff734
   1c934:	blx	658980 <mkdtemp@@Base+0x6069a4>
   1c938:	ldrtmi	r4, [r1], -fp, asr #17
   1c93c:			; <UNDEFINED> instruction: 0xf0114478
   1c940:			; <UNDEFINED> instruction: 0xf7e9fa13
   1c944:	stmdavs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
   1c948:	stmia	r6, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c94c:	stmiami	r7, {r0, r9, sl, lr}^
   1c950:			; <UNDEFINED> instruction: 0xf0114478
   1c954:			; <UNDEFINED> instruction: 0xf7e9fa09
   1c958:	stmdavs	r0, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
   1c95c:	ldm	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c960:	stmiami	r3, {r0, r9, sl, lr}^
   1c964:			; <UNDEFINED> instruction: 0xf0114478
   1c968:			; <UNDEFINED> instruction: 0xf000f9ff
   1c96c:	blmi	ff09c7f8 <mkdtemp@@Base+0xff04a81c>
   1c970:			; <UNDEFINED> instruction: 0xf503447b
   1c974:			; <UNDEFINED> instruction: 0x46027135
   1c978:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
   1c97c:			; <UNDEFINED> instruction: 0xf9f4f011
   1c980:			; <UNDEFINED> instruction: 0x463148be
   1c984:			; <UNDEFINED> instruction: 0xf0114478
   1c988:	popmi	{r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1c98c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1c990:			; <UNDEFINED> instruction: 0xf9eaf011
   1c994:			; <UNDEFINED> instruction: 0xff8cf000
   1c998:	ldrbtmi	r4, [fp], #-3002	; 0xfffff446
   1c99c:	cmpvc	ip, r3, lsl #10	; <UNPREDICTABLE>
   1c9a0:	ldmmi	r9!, {r1, r9, sl, lr}
   1c9a4:			; <UNDEFINED> instruction: 0xf0114478
   1c9a8:			; <UNDEFINED> instruction: 0xf7e9f9df
   1c9ac:	stmdavs	r0, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1c9b0:	ldm	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c9b4:	ldmmi	r5!, {r0, r9, sl, lr}
   1c9b8:			; <UNDEFINED> instruction: 0xf0114478
   1c9bc:			; <UNDEFINED> instruction: 0xf7e9f9d5
   1c9c0:	stmdavs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   1c9c4:	stm	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c9c8:	ldmmi	r1!, {r0, r9, sl, lr}
   1c9cc:			; <UNDEFINED> instruction: 0xf0114478
   1c9d0:			; <UNDEFINED> instruction: 0xf7e9f9cb
   1c9d4:	stmdavs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   1c9d8:	ldmda	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c9dc:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
   1c9e0:	cmpvc	r5, r3, lsl #10	; <UNPREDICTABLE>
   1c9e4:	stmiami	ip!, {r1, r9, sl, lr}
   1c9e8:			; <UNDEFINED> instruction: 0xf0114478
   1c9ec:	stmibmi	fp!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1c9f0:	ldrbtmi	r4, [r9], #-2219	; 0xfffff755
   1c9f4:			; <UNDEFINED> instruction: 0xf5014478
   1c9f8:			; <UNDEFINED> instruction: 0xf011712b
   1c9fc:	stmibmi	r9!, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1ca00:	ldrbtmi	r4, [r9], #-2217	; 0xfffff757
   1ca04:			; <UNDEFINED> instruction: 0xf5014478
   1ca08:			; <UNDEFINED> instruction: 0xf011713d
   1ca0c:			; <UNDEFINED> instruction: 0xf000f9ad
   1ca10:	blmi	fe9dc754 <mkdtemp@@Base+0xfe98a778>
   1ca14:			; <UNDEFINED> instruction: 0xf503447b
   1ca18:			; <UNDEFINED> instruction: 0x4602713d
   1ca1c:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
   1ca20:			; <UNDEFINED> instruction: 0xf9a2f011
   1ca24:			; <UNDEFINED> instruction: 0xff44f000
   1ca28:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
   1ca2c:	teqvc	sp, r3, lsl #10	; <UNPREDICTABLE>
   1ca30:	stmiami	r1!, {r1, r9, sl, lr}
   1ca34:			; <UNDEFINED> instruction: 0xf0114478
   1ca38:	stmibmi	r0!, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}
   1ca3c:	ldrbtmi	r4, [r9], #-2208	; 0xfffff760
   1ca40:			; <UNDEFINED> instruction: 0xf5014478
   1ca44:			; <UNDEFINED> instruction: 0xf0117144
   1ca48:	ldmibmi	lr, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   1ca4c:	ldrbtmi	r4, [r9], #-2206	; 0xfffff762
   1ca50:			; <UNDEFINED> instruction: 0xf5014478
   1ca54:			; <UNDEFINED> instruction: 0xf0117144
   1ca58:			; <UNDEFINED> instruction: 0xf7e9f987
   1ca5c:	stmdavs	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
   1ca60:	ldmda	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ca64:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
   1ca68:	cmpvc	r4, r3, lsl #10	; <UNPREDICTABLE>
   1ca6c:	ldmmi	r8, {r1, r9, sl, lr}
   1ca70:			; <UNDEFINED> instruction: 0xf0114478
   1ca74:			; <UNDEFINED> instruction: 0xf000f979
   1ca78:	blmi	fe5dc6ec <mkdtemp@@Base+0xfe58a710>
   1ca7c:			; <UNDEFINED> instruction: 0xf503447b
   1ca80:			; <UNDEFINED> instruction: 0x4602713d
   1ca84:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
   1ca88:			; <UNDEFINED> instruction: 0xf96ef011
   1ca8c:	cdp	7, 6, cr15, cr14, cr9, {7}
   1ca90:			; <UNDEFINED> instruction: 0xf7e96800
   1ca94:	blmi	fe496b24 <mkdtemp@@Base+0xfe444b48>
   1ca98:			; <UNDEFINED> instruction: 0xf503447b
   1ca9c:	strmi	r7, [r2], -r4, asr #2
   1caa0:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
   1caa4:			; <UNDEFINED> instruction: 0xf960f011
   1caa8:	ldrtmi	r4, [r1], -lr, lsl #17
   1caac:			; <UNDEFINED> instruction: 0xf0114478
   1cab0:			; <UNDEFINED> instruction: 0xf000f95b
   1cab4:	blmi	fe35c6b0 <mkdtemp@@Base+0xfe30a6d4>
   1cab8:			; <UNDEFINED> instruction: 0xf503447b
   1cabc:	strmi	r7, [r2], -r4, asr #2
   1cac0:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
   1cac4:			; <UNDEFINED> instruction: 0xf950f011
   1cac8:	strtmi	r4, [r1], -r9, lsl #17
   1cacc:			; <UNDEFINED> instruction: 0xf0114478
   1cad0:	stmibmi	r8, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
   1cad4:	ldrbtmi	r4, [r9], #-2184	; 0xfffff778
   1cad8:			; <UNDEFINED> instruction: 0xf5014478
   1cadc:			; <UNDEFINED> instruction: 0xf011713d
   1cae0:	stmmi	r6, {r0, r1, r6, r8, fp, ip, sp, lr, pc}
   1cae4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1cae8:			; <UNDEFINED> instruction: 0xf93ef011
   1caec:	cdp2	0, 14, cr15, cr0, cr0, {0}
   1caf0:	ldrbtmi	r4, [fp], #-2947	; 0xfffff47d
   1caf4:	teqvc	r5, r3, lsl #10	; <UNPREDICTABLE>
   1caf8:	stmmi	r2, {r1, r9, sl, lr}
   1cafc:			; <UNDEFINED> instruction: 0xf0114478
   1cb00:			; <UNDEFINED> instruction: 0xf000f933
   1cb04:	blmi	fe05c660 <mkdtemp@@Base+0xfe00a684>
   1cb08:			; <UNDEFINED> instruction: 0xf503447b
   1cb0c:			; <UNDEFINED> instruction: 0x46027155
   1cb10:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
   1cb14:			; <UNDEFINED> instruction: 0xf928f011
   1cb18:	ldmdami	lr!, {r0, r2, r3, r4, r5, r6, r8, fp, lr}^
   1cb1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1cb20:	cmpvc	r5, r1, lsl #10	; <UNPREDICTABLE>
   1cb24:			; <UNDEFINED> instruction: 0xf920f011
   1cb28:	svc	0x00d6f7e8
   1cb2c:			; <UNDEFINED> instruction: 0x46024631
   1cb30:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
   1cb34:			; <UNDEFINED> instruction: 0xf918f011
   1cb38:			; <UNDEFINED> instruction: 0x46594878
   1cb3c:			; <UNDEFINED> instruction: 0xf0114478
   1cb40:	svclt	0x0000f913
   1cb44:	andeq	sl, r7, r4, asr #21
   1cb48:	andeq	r0, r4, r6, asr #24
   1cb4c:			; <UNDEFINED> instruction: 0xffffc16f
   1cb50:			; <UNDEFINED> instruction: 0xffffd8b3
   1cb54:	andeq	sl, r7, r4, ror #19
   1cb58:	andeq	r0, r4, ip, lsl ip
   1cb5c:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1cb60:	strdeq	r0, [r4], -r4
   1cb64:			; <UNDEFINED> instruction: 0x00040dbc
   1cb68:	andeq	r0, r4, r8, asr r0
   1cb6c:	andeq	r0, r4, lr, ror #26
   1cb70:	andeq	r0, r4, sl, lsl #19
   1cb74:	andeq	r0, r4, r6, asr r9
   1cb78:	andeq	r0, r4, ip, asr #26
   1cb7c:	andeq	r0, r4, r4
   1cb80:	andeq	r0, r4, ip, lsr #19
   1cb84:	andeq	r0, r4, r8, ror #17
   1cb88:	andeq	r0, r4, r8, ror #13
   1cb8c:	andeq	r0, r4, r2, ror #25
   1cb90:	andeq	r0, r4, r6, ror r7
   1cb94:	andeq	r0, r4, r2, asr #25
   1cb98:	ldrdeq	r0, [r4], -r2
   1cb9c:	andeq	r0, r4, r8, lsr #25
   1cba0:	andeq	ip, r3, r4, asr #1
   1cba4:	andeq	r0, r4, lr, lsl #25
   1cba8:	andeq	ip, r3, sl, lsr #1
   1cbac:	andeq	r0, r4, r2, ror ip
   1cbb0:	andeq	ip, r3, lr, lsl #1
   1cbb4:	andeq	r0, r4, r0, lsl #13
   1cbb8:	andeq	r0, r4, r6, asr #24
   1cbbc:	andeq	pc, r3, lr, asr #29
   1cbc0:	andeq	r0, r4, ip, lsr #24
   1cbc4:	andeq	r0, r4, ip, lsl #14
   1cbc8:	andeq	r0, r4, r2, lsl ip
   1cbcc:	andeq	ip, r3, ip, ror #13
   1cbd0:	andeq	pc, r3, r0, ror lr	; <UNPREDICTABLE>
   1cbd4:	andeq	r0, r4, r6, ror #23
   1cbd8:	andeq	pc, r3, r2, lsl #29
   1cbdc:	andeq	r0, r4, ip, asr #23
   1cbe0:	muleq	r4, r4, r8
   1cbe4:			; <UNDEFINED> instruction: 0x00040bb2
   1cbe8:	andeq	r0, r4, r4, asr r8
   1cbec:	muleq	r4, r8, fp
   1cbf0:	andeq	pc, r3, r8, lsl #28
   1cbf4:	andeq	r0, r4, lr, ror fp
   1cbf8:	andeq	pc, r3, r6, lsl #28
   1cbfc:	andeq	r0, r4, r2, lsl #19
   1cc00:	andeq	r0, r4, lr, lsr #18
   1cc04:	andeq	r0, r0, r4, ror r7
   1cc08:	ldrdeq	r0, [r0], -r4
   1cc0c:	andeq	r0, r4, r6, ror #18
   1cc10:	andeq	r0, r4, lr, lsl #22
   1cc14:	andeq	ip, r3, r8, asr r8
   1cc18:	strdeq	r0, [r4], -r8
   1cc1c:	andeq	r0, r4, r2, asr #15
   1cc20:	strdeq	r0, [r4], -r2
   1cc24:	andeq	r0, r4, r6, lsr #15
   1cc28:	andeq	r0, r4, r8, asr #21
   1cc2c:	andeq	pc, r3, r2, asr #27
   1cc30:			; <UNDEFINED> instruction: 0x00040ab6
   1cc34:	andeq	pc, r3, r0, lsl #28
   1cc38:	andeq	r0, r4, r0, lsr #21
   1cc3c:	andeq	r0, r4, r6, asr r8
   1cc40:	andeq	r0, r4, ip, lsl #21
   1cc44:	andeq	r0, r4, r2, lsr r8
   1cc48:	andeq	r0, r4, ip, ror sl
   1cc4c:	strdeq	r0, [r4], -r2
   1cc50:	andeq	r0, r4, sl, ror #20
   1cc54:	andeq	r0, r4, r4, lsr r7
   1cc58:	andeq	r0, r4, r6, lsr #12
   1cc5c:			; <UNDEFINED> instruction: 0x0003fcb0
   1cc60:	andeq	r0, r4, r8, lsr #20
   1cc64:	andeq	fp, r3, r6, asr #28
   1cc68:	strdeq	ip, [r3], -r0
   1cc6c:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   1cc70:	andeq	sl, r3, r8, asr #6
   1cc74:	andeq	r0, r4, r0, ror #19
   1cc78:	strdeq	fp, [r3], -lr
   1cc7c:	andeq	ip, r3, r8, lsr #9
   1cc80:			; <UNDEFINED> instruction: 0x0003fcbe
   1cc84:			; <UNDEFINED> instruction: 0x000409b6
   1cc88:	andeq	pc, r3, r0, lsl #26
   1cc8c:	muleq	r3, r0, r1
   1cc90:	andeq	sl, r3, r0, ror #5
   1cc94:	andeq	r0, r4, r2, ror r9
   1cc98:	andeq	pc, r3, r4, ror #23
   1cc9c:	andeq	r0, r4, lr, asr r9
   1cca0:	strdeq	r0, [r4], -ip
   1cca4:	andeq	r0, r4, lr, asr #18
   1cca8:	andeq	ip, r3, r8, lsr #8
   1ccac:	andeq	r0, r4, ip, lsr r9
   1ccb0:	andeq	fp, r3, sl, asr sp
   1ccb4:	andeq	r0, r4, r6, lsr #18
   1ccb8:	andeq	pc, r3, r4, asr #23
   1ccbc:	andeq	r0, r4, r2, lsl r9
   1ccc0:	andeq	ip, r3, ip, ror #7
   1ccc4:	andeq	r0, r4, r2, lsl #18
   1ccc8:	andeq	r0, r4, r4, lsr #11
   1cccc:	andeq	r0, r4, sl, ror #17
   1ccd0:	andeq	pc, r3, ip, asr fp	; <UNPREDICTABLE>
   1ccd4:	ldrdeq	r0, [r4], -r4
   1ccd8:	andeq	pc, r3, lr, lsl ip	; <UNPREDICTABLE>
   1ccdc:			; <UNDEFINED> instruction: 0x000408b8
   1cce0:	andeq	ip, r3, r2, lsl #12
   1cce4:	andeq	pc, r3, r0, lsr #23
   1cce8:	muleq	r4, r8, r8
   1ccec:	andeq	pc, r3, r2, ror #23
   1ccf0:	andeq	pc, r3, r0, lsl #23
   1ccf4:	andeq	r0, r4, sl, ror r8
   1ccf8:			; <UNDEFINED> instruction: 0x000405b4
   1ccfc:	andeq	pc, r3, r6, ror #22
   1cd00:	andeq	r0, r4, lr, asr r8
   1cd04:	andeq	pc, r3, r8, lsr #23
   1cd08:	andeq	r0, r4, r8, asr #16
   1cd0c:	andeq	fp, r3, r6, ror #24
   1cd10:	andeq	r0, r4, r4, lsr r8
   1cd14:	andeq	ip, r3, lr, lsl #6
   1cd18:	strdeq	r0, [r4], -sl
   1cd1c:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1cd20:	svcmi	0x00f0e92d
   1cd24:			; <UNDEFINED> instruction: 0xf8df460d
   1cd28:			; <UNDEFINED> instruction: 0x46801438
   1cd2c:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cd30:	ldrbtmi	fp, [r9], #-141	; 0xffffff73
   1cd34:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cd38:	stmiapl	fp, {r0, r1, r2, r4, r9, sl, lr}^
   1cd3c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1cd40:			; <UNDEFINED> instruction: 0xf04f930b
   1cd44:	movwcs	r0, #768	; 0x300
   1cd48:			; <UNDEFINED> instruction: 0xf7e9602b
   1cd4c:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1cd50:	sbcshi	pc, pc, r0
   1cd54:	strmi	r7, [r1], r3, lsl #16
   1cd58:			; <UNDEFINED> instruction: 0xf0002b00
   1cd5c:	smlabbcs	r1, r8, r0, r8
   1cd60:			; <UNDEFINED> instruction: 0xf7e94648
   1cd64:			; <UNDEFINED> instruction: 0x4604ea78
   1cd68:			; <UNDEFINED> instruction: 0xf0402800
   1cd6c:	tstcs	r1, r2, lsr r1
   1cd70:	strmi	sl, [r8], -r9, lsl #22
   1cd74:			; <UNDEFINED> instruction: 0xf7e84622
   1cd78:	andcc	lr, r1, r6, ror sp
   1cd7c:	teqhi	ip, r0	; <UNPREDICTABLE>
   1cd80:	andscs	r4, r1, r1, lsr #12
   1cd84:	ldc2	0, cr15, [sl], #-112	; 0xffffff90
   1cd88:			; <UNDEFINED> instruction: 0xf7e94606
   1cd8c:	mcrrne	10, 4, lr, r1, cr6
   1cd90:			; <UNDEFINED> instruction: 0xf0004604
   1cd94:	stmdals	sl, {r0, r3, r6, r8, pc}
   1cd98:			; <UNDEFINED> instruction: 0x4621bb9c
   1cd9c:	ldmdb	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cda0:			; <UNDEFINED> instruction: 0xf0003001
   1cda4:	stmdals	sl, {r1, r3, r4, r5, r7, pc}
   1cda8:			; <UNDEFINED> instruction: 0xf7e92101
   1cdac:	andcc	lr, r1, r4, lsl r9
   1cdb0:	adcshi	pc, r3, r0
   1cdb4:			; <UNDEFINED> instruction: 0xf7e99809
   1cdb8:	stclmi	8, cr14, [ip, #256]!	; 0x100
   1cdbc:			; <UNDEFINED> instruction: 0xf7e9980a
   1cdc0:	andcs	lr, r3, ip, lsr r8
   1cdc4:	stc2	0, cr15, [r4], #-196	; 0xffffff3c
   1cdc8:	blmi	ffa6dfc4 <mkdtemp@@Base+0xffa1bfe8>
   1cdcc:	stmiami	r9!, {r1, r3, r6, r9, sl, lr}^
   1cdd0:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   1cdd4:			; <UNDEFINED> instruction: 0xf0124478
   1cdd8:	strtmi	pc, [r3], -pc, lsr #24
   1cddc:	strbmi	r4, [r9], -r2, lsr #12
   1cde0:			; <UNDEFINED> instruction: 0xf7e94648
   1cde4:			; <UNDEFINED> instruction: 0xf7e9eb18
   1cde8:	stmdavs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
   1cdec:	cdp	7, 7, cr15, cr4, cr8, {7}
   1cdf0:	strmi	r4, [r2], -r9, lsr #12
   1cdf4:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
   1cdf8:	blx	fe158e4a <mkdtemp@@Base+0xfe106e6e>
   1cdfc:			; <UNDEFINED> instruction: 0xf7e92001
   1ce00:			; <UNDEFINED> instruction: 0xf7e9ec5a
   1ce04:	ldmibmi	sp, {r1, r3, r4, fp, sp, lr, pc}^
   1ce08:			; <UNDEFINED> instruction: 0x462248dd
   1ce0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ce10:	stc2l	0, cr15, [r6], #-72	; 0xffffffb8
   1ce14:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
   1ce18:	cdp2	0, 14, cr15, cr6, cr0, {0}
   1ce1c:	cmplt	r0, #135266304	; 0x8100000
   1ce20:	cdp2	0, 14, cr15, cr2, cr0, {0}
   1ce24:	teqlt	r0, #1
   1ce28:			; <UNDEFINED> instruction: 0xf8ccf012
   1ce2c:			; <UNDEFINED> instruction: 0x46034639
   1ce30:	movwls	r4, #9800	; 0x2648
   1ce34:	blx	fe9d8e58 <mkdtemp@@Base+0xfe986e7c>
   1ce38:	stmdblt	r0!, {r1, r7, r9, sl, lr}^
   1ce3c:	blx	4d8e8c <mkdtemp@@Base+0x486eb0>
   1ce40:	stmdbcc	r0, {r0, r9, sl, lr}
   1ce44:	svclt	0x00184648
   1ce48:			; <UNDEFINED> instruction: 0xf0072101
   1ce4c:			; <UNDEFINED> instruction: 0x4682faf7
   1ce50:			; <UNDEFINED> instruction: 0xf0002800
   1ce54:	ldrbmi	r8, [r0], -r5, lsl #1
   1ce58:	stc2	0, cr15, [sl, #-0]
   1ce5c:	ldrbtmi	r4, [r9], #-2505	; 0xfffff637
   1ce60:			; <UNDEFINED> instruction: 0x46023110
   1ce64:	ldrbtmi	r4, [r8], #-2248	; 0xfffff738
   1ce68:	blx	1358eba <mkdtemp@@Base+0x1306ede>
   1ce6c:			; <UNDEFINED> instruction: 0xf8dfe007
   1ce70:	ldrbtmi	r9, [r9], #796	; 0x31c
   1ce74:			; <UNDEFINED> instruction: 0xf06fe773
   1ce78:	movwcs	r0, #2561	; 0xa01
   1ce7c:			; <UNDEFINED> instruction: 0xf7e99301
   1ce80:			; <UNDEFINED> instruction: 0xf10dec76
   1ce84:	strmi	r0, [r7], -r0, lsr #16
   1ce88:	ldmdavs	fp!, {r3, r4, r6, r9, sl, lr}
   1ce8c:			; <UNDEFINED> instruction: 0xf7e89302
   1ce90:	ldmibmi	pc!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1ce94:	ldmmi	pc!, {r1, r5, r9, sl, lr}	; <UNPREDICTABLE>
   1ce98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ce9c:			; <UNDEFINED> instruction: 0xf0123120
   1cea0:	movwcs	pc, #3103	; 0xc1f	; <UNPREDICTABLE>
   1cea4:	mlasvs	fp, fp, r6, r4
   1cea8:	ldmdavs	fp!, {r2, sp, lr, pc}
   1ceac:	cmple	r2, r4, lsl #22
   1ceb0:	andlt	pc, r0, r7, asr #17
   1ceb4:	strbmi	r2, [r1], -r0, lsl #4
   1ceb8:			; <UNDEFINED> instruction: 0xf7e94620
   1cebc:	andcc	lr, r1, r8, lsr #18
   1cec0:	blls	251294 <mkdtemp@@Base+0x1ff2b8>
   1cec4:			; <UNDEFINED> instruction: 0xf040065a
   1cec8:			; <UNDEFINED> instruction: 0xf41380eb
   1cecc:			; <UNDEFINED> instruction: 0xf0404f7f
   1ced0:			; <UNDEFINED> instruction: 0xf1ba8103
   1ced4:	tstle	r3, r0, lsl #30
   1ced8:			; <UNDEFINED> instruction: 0xf8cd9b01
   1cedc:	eorvs	sl, fp, r4
   1cee0:			; <UNDEFINED> instruction: 0xf0004648
   1cee4:	stmdals	r1, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   1cee8:			; <UNDEFINED> instruction: 0xff0cf000
   1ceec:	andscs	r4, r1, r1, lsr r6
   1cef0:	blx	fe158f6a <mkdtemp@@Base+0xfe106f8e>
   1cef4:	eorsvs	r9, fp, r2, lsl #22
   1cef8:	blmi	fe6af99c <mkdtemp@@Base+0xfe65d9c0>
   1cefc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cf00:	blls	2f6f70 <mkdtemp@@Base+0x2a4f94>
   1cf04:			; <UNDEFINED> instruction: 0xf040405a
   1cf08:			; <UNDEFINED> instruction: 0x46508111
   1cf0c:	pop	{r0, r2, r3, ip, sp, pc}
   1cf10:			; <UNDEFINED> instruction: 0xf8df8ff0
   1cf14:	ldrbtmi	r9, [r9], #648	; 0x288
   1cf18:			; <UNDEFINED> instruction: 0xf04fe721
   1cf1c:			; <UNDEFINED> instruction: 0xf00030ff
   1cf20:	ldmibmi	pc, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1cf24:			; <UNDEFINED> instruction: 0x46024479
   1cf28:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
   1cf2c:	blx	ffad8f7c <mkdtemp@@Base+0xffa86fa0>
   1cf30:			; <UNDEFINED> instruction: 0xf7e92001
   1cf34:	ldrmi	lr, [r8], -r0, asr #23
   1cf38:			; <UNDEFINED> instruction: 0xf7e89303
   1cf3c:	ldmibmi	sl, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1cf40:			; <UNDEFINED> instruction: 0x31204479
   1cf44:	ldmmi	r9, {r1, r9, sl, lr}
   1cf48:			; <UNDEFINED> instruction: 0xf0124478
   1cf4c:	blls	11bac0 <mkdtemp@@Base+0xc9ae4>
   1cf50:			; <UNDEFINED> instruction: 0xf1ba603b
   1cf54:	bicle	r0, r3, r0, lsl #30
   1cf58:	beq	61911c <mkdtemp@@Base+0x5c7140>
   1cf5c:	ldr	r9, [pc, r2, lsl #6]!
   1cf60:	strbmi	r9, [r8], -r2, lsl #22
   1cf64:	mvnvc	lr, r3, lsr #20
   1cf68:	blx	358f8c <mkdtemp@@Base+0x306fb0>
   1cf6c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1cf70:	svcge	0x0071f47f
   1cf74:	strbmi	r4, [r8], -r1, asr #12
   1cf78:			; <UNDEFINED> instruction: 0xf940f007
   1cf7c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1cf80:	svcge	0x0069f47f
   1cf84:	tstcs	r5, sl, asr #12
   1cf88:			; <UNDEFINED> instruction: 0xf01e4658
   1cf8c:			; <UNDEFINED> instruction: 0x4682f9b7
   1cf90:	teqle	lr, r0, lsl #16
   1cf94:	ldrbmi	r9, [r8], -r1, lsl #18
   1cf98:	blx	a59018 <mkdtemp@@Base+0xa0703c>
   1cf9c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1cfa0:	stmdals	r1, {r2, r3, r4, r6, r8, ip, lr, pc}
   1cfa4:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
   1cfa8:	cdp2	0, 13, cr15, cr4, cr6, {0}
   1cfac:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1cfb0:	addhi	pc, r6, r0, asr #32
   1cfb4:	mulscs	r7, sp, r8
   1cfb8:	subsle	r2, sl, r5, lsl #20
   1cfbc:	movwcs	r4, #22908	; 0x597c
   1cfc0:			; <UNDEFINED> instruction: 0xf06f487c
   1cfc4:	ldrbtmi	r0, [r9], #-2563	; 0xfffff5fd
   1cfc8:	tstcc	r0, r8, ror r4
   1cfcc:	blx	fe6d901c <mkdtemp@@Base+0xfe687040>
   1cfd0:			; <UNDEFINED> instruction: 0xf7e9e755
   1cfd4:			; <UNDEFINED> instruction: 0xf06febcc
   1cfd8:	stmdavs	r5, {r0, r1, r2, r4, r9, fp}
   1cfdc:	strtmi	r4, [r8], -r4, lsl #12
   1cfe0:	ldcl	7, cr15, [sl, #-928]!	; 0xfffffc60
   1cfe4:			; <UNDEFINED> instruction: 0x464a4974
   1cfe8:			; <UNDEFINED> instruction: 0x46034479
   1cfec:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   1cff0:	blx	fe259040 <mkdtemp@@Base+0xfe207064>
   1cff4:	ldrb	r6, [pc, -r5, lsr #32]!
   1cff8:	bl	fee5afa4 <mkdtemp@@Base+0xfee08fc8>
   1cffc:	beq	6191c0 <mkdtemp@@Base+0x5c71e4>
   1d000:			; <UNDEFINED> instruction: 0xf7e86800
   1d004:	strmi	lr, [r1], -sl, ror #26
   1d008:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
   1d00c:	blx	1ed905c <mkdtemp@@Base+0x1e87080>
   1d010:			; <UNDEFINED> instruction: 0xf000e772
   1d014:	stmdbmi	fp!, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
   1d018:	tstcc	r0, r9, ror r4
   1d01c:	stmdami	sl!, {r1, r9, sl, lr}^
   1d020:			; <UNDEFINED> instruction: 0xf0124478
   1d024:	str	pc, [sl, -pc, ror #20]!
   1d028:	bl	fe85afd4 <mkdtemp@@Base+0xfe808ff8>
   1d02c:	beq	6191f0 <mkdtemp@@Base+0x5c7214>
   1d030:	strmi	r6, [r4], -r5, lsl #16
   1d034:			; <UNDEFINED> instruction: 0xf7e84628
   1d038:			; <UNDEFINED> instruction: 0x4601ed50
   1d03c:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
   1d040:	blx	1859090 <mkdtemp@@Base+0x18070b4>
   1d044:			; <UNDEFINED> instruction: 0xf7e89809
   1d048:	stmdals	sl, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1d04c:	cdp	7, 15, cr15, cr4, cr8, {7}
   1d050:	andscs	r4, r1, r1, lsr r6
   1d054:	blx	ff4d90cc <mkdtemp@@Base+0xff4870f0>
   1d058:	strb	r6, [sp, -r5, lsr #32]
   1d05c:	stc2	0, cr15, [r8], #-0
   1d060:	ldrbtmi	r4, [r9], #-2395	; 0xfffff6a5
   1d064:			; <UNDEFINED> instruction: 0x46023110
   1d068:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
   1d06c:	blx	12d90bc <mkdtemp@@Base+0x12870e0>
   1d070:	stmdals	r1, {r0, r2, r8, r9, sl, sp, lr, pc}
   1d074:			; <UNDEFINED> instruction: 0xf006a906
   1d078:	strmi	pc, [r2], r3, asr #28
   1d07c:	cmple	r9, r0, lsl #16
   1d080:			; <UNDEFINED> instruction: 0xb3aa9a06
   1d084:			; <UNDEFINED> instruction: 0xf43f42ba
   1d088:	ldmdbmi	r3, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
   1d08c:	ldmdami	r3, {r0, r1, r3, r4, r5, r9, sl, lr}^
   1d090:	bcc	191d4 <__read_chk@plt+0x12770>
   1d094:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d098:			; <UNDEFINED> instruction: 0xf0123110
   1d09c:			; <UNDEFINED> instruction: 0xe6eefa33
   1d0a0:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, fp, lr}^
   1d0a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d0a8:			; <UNDEFINED> instruction: 0xf0123120
   1d0ac:			; <UNDEFINED> instruction: 0xf1bafa2b
   1d0b0:			; <UNDEFINED> instruction: 0xf47f0f00
   1d0b4:	ldmdavs	fp!, {r0, r2, r4, r8, r9, sl, fp, sp, pc}
   1d0b8:	beq	6d927c <mkdtemp@@Base+0x6872a0>
   1d0bc:	str	r9, [pc, -r2, lsl #6]
   1d0c0:	blx	ffdd90ca <mkdtemp@@Base+0xffd870ee>
   1d0c4:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
   1d0c8:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
   1d0cc:	stmdami	r7, {r1, r9, sl, lr}^
   1d0d0:			; <UNDEFINED> instruction: 0xf0124478
   1d0d4:			; <UNDEFINED> instruction: 0xe6d2fa17
   1d0d8:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
   1d0dc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d0e0:			; <UNDEFINED> instruction: 0xf0123120
   1d0e4:			; <UNDEFINED> instruction: 0xf1bafa0f
   1d0e8:			; <UNDEFINED> instruction: 0xf47f0f00
   1d0ec:			; <UNDEFINED> instruction: 0xe7e2aef9
   1d0f0:	stmdbge	r7, {r0, fp, ip, pc}
   1d0f4:	cdp2	0, 0, cr15, cr4, cr6, {0}
   1d0f8:	biclt	r4, r8, r2, lsl #13
   1d0fc:	blx	ff659106 <mkdtemp@@Base+0xff60712a>
   1d100:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   1d104:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
   1d108:	ldmdami	ip!, {r1, r9, sl, lr}
   1d10c:			; <UNDEFINED> instruction: 0xf0124478
   1d110:			; <UNDEFINED> instruction: 0xe6b4f9f9
   1d114:	blx	ff35911e <mkdtemp@@Base+0xff307142>
   1d118:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
   1d11c:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
   1d120:	ldmdami	r8!, {r1, r9, sl, lr}
   1d124:			; <UNDEFINED> instruction: 0xf0124478
   1d128:	strt	pc, [r8], sp, ror #19
   1d12c:	stmda	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d130:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
   1d134:	bls	1ee320 <mkdtemp@@Base+0x19c344>
   1d138:	tstcc	r0, r8, ror r4
   1d13c:	blx	1f5918c <mkdtemp@@Base+0x1f071b0>
   1d140:			; <UNDEFINED> instruction: 0xf64f9807
   1d144:			; <UNDEFINED> instruction: 0xf6c773fd
   1d148:	mcrne	3, 2, r7, cr2, cr15, {7}
   1d14c:	stmdale	r3, {r1, r3, r4, r7, r9, lr}
   1d150:			; <UNDEFINED> instruction: 0xf9c6f037
   1d154:	ldr	r4, [r2], r2, lsl #13
   1d158:	bcc	1929c <__read_chk@plt+0x12838>
   1d15c:	svclt	0x0000e68f
   1d160:	andeq	r8, r7, lr, asr #22
   1d164:	andeq	r0, r0, ip, asr r6
   1d168:	muleq	r4, ip, r9
   1d16c:	andeq	r0, r4, r4, lsr #23
   1d170:	andeq	r6, r4, sl, asr #11
   1d174:	andeq	r0, r4, r4, asr #18
   1d178:	andeq	r0, r4, r6, lsr r9
   1d17c:	andeq	r0, r4, r0, ror #22
   1d180:	andeq	r0, r4, lr, lsr #18
   1d184:	andeq	r0, r4, lr, lsl #22
   1d188:	andeq	r0, r4, sl, ror #17
   1d18c:	andeq	r0, r4, r6, asr #16
   1d190:	ldrdeq	r0, [r4], -r4
   1d194:			; <UNDEFINED> instruction: 0x000409ba
   1d198:	andeq	r8, r7, r4, lsl #19
   1d19c:	andeq	r0, r4, r2, lsr #15
   1d1a0:	andeq	r0, r4, r8, asr #20
   1d1a4:	andeq	r7, r3, sl, lsl ip
   1d1a8:	andeq	r0, r4, ip, lsr #20
   1d1ac:	andeq	r9, r3, r8, asr #27
   1d1b0:	andeq	r0, r4, r6, lsr #19
   1d1b4:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1d1b8:	andeq	r0, r4, r4, lsl #19
   1d1bc:	strdeq	r0, [r4], -sl
   1d1c0:	strdeq	r0, [r4], -lr
   1d1c4:	andeq	r0, r4, r4, asr r9
   1d1c8:	andeq	r0, r4, r0, asr #14
   1d1cc:	andeq	r7, r3, sl, lsl #21
   1d1d0:	andeq	r0, r4, sl, lsl #18
   1d1d4:	andeq	r0, r4, r6, lsl #14
   1d1d8:	ldrdeq	r0, [r4], -r8
   1d1dc:	andeq	r0, r4, r2, lsl #15
   1d1e0:	andeq	r0, r4, r8, asr #17
   1d1e4:			; <UNDEFINED> instruction: 0x000407ba
   1d1e8:	andeq	r0, r4, r6, lsr #17
   1d1ec:			; <UNDEFINED> instruction: 0x000406b0
   1d1f0:	muleq	r4, r0, r8
   1d1f4:	andeq	r0, r4, r2, lsr #15
   1d1f8:	andeq	r0, r4, sl, ror #16
   1d1fc:	ldrdeq	r0, [r4], -r8
   1d200:	andeq	r0, r4, r2, asr r8
   1d204:	andeq	r0, r4, r4, lsr #13
   1d208:	andeq	r0, r4, r8, lsr r8
   1d20c:	andeq	r0, r4, r0, asr #13
   1d210:	svcmi	0x00f0e92d
   1d214:	bmi	1aeea74 <mkdtemp@@Base+0x1a9ca98>
   1d218:	blmi	1aeea9c <mkdtemp@@Base+0x1a9cac0>
   1d21c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   1d220:	strmi	r4, [r2], r9, lsl #13
   1d224:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d228:			; <UNDEFINED> instruction: 0xf04f9303
   1d22c:	movwcs	r0, #768	; 0x300
   1d230:	movwls	r6, #8243	; 0x2033
   1d234:	blls	3b5328 <mkdtemp@@Base+0x36334c>
   1d238:	blls	481e40 <mkdtemp@@Base+0x42fe64>
   1d23c:			; <UNDEFINED> instruction: 0xf0009301
   1d240:			; <UNDEFINED> instruction: 0x4604fcd3
   1d244:	b	fe4db1f0 <mkdtemp@@Base+0xfe489214>
   1d248:	stccs	6, cr4, [r0], {128}	; 0x80
   1d24c:	addhi	pc, r8, r0
   1d250:	stc2l	0, cr15, [sl], {0}
   1d254:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1d258:	addhi	pc, r8, r0
   1d25c:	strbmi	r4, [r8], -r1, lsr #12
   1d260:	ldc2	0, cr15, [r2], {5}
   1d264:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1d268:			; <UNDEFINED> instruction: 0x4621d13e
   1d26c:			; <UNDEFINED> instruction: 0xf0074628
   1d270:	strmi	pc, [r3], sp, asr #20
   1d274:	ldrbmi	fp, [r1], -r8, ror #18
   1d278:			; <UNDEFINED> instruction: 0xf0074628
   1d27c:			; <UNDEFINED> instruction: 0x4683fa37
   1d280:	stmdbls	r0, {r3, r4, r5, r8, fp, ip, sp, pc}
   1d284:	bls	3eeb2c <mkdtemp@@Base+0x39cb50>
   1d288:			; <UNDEFINED> instruction: 0xf9eef007
   1d28c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1d290:			; <UNDEFINED> instruction: 0x4658d035
   1d294:	blx	35929e <mkdtemp@@Base+0x3072c2>
   1d298:	ldrbtmi	r4, [r9], #-2380	; 0xfffff6b4
   1d29c:	strmi	r3, [r2], -ip, lsr #2
   1d2a0:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   1d2a4:			; <UNDEFINED> instruction: 0xf92ef012
   1d2a8:	ldrdls	pc, [r0], -r8
   1d2ac:	ldmdavs	r0!, {r0, r3, r4, r5, fp, sp, lr}
   1d2b0:			; <UNDEFINED> instruction: 0xf8ccf033
   1d2b4:	eorsvs	r2, r2, r0, lsl #4
   1d2b8:			; <UNDEFINED> instruction: 0x4620603a
   1d2bc:	stc2	0, cr15, [r2, #-0]
   1d2c0:			; <UNDEFINED> instruction: 0xf0004628
   1d2c4:	stmdals	r2, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   1d2c8:	ldc2	0, cr15, [ip, #-0]
   1d2cc:	blmi	fafbd8 <mkdtemp@@Base+0xf5dbfc>
   1d2d0:			; <UNDEFINED> instruction: 0xf8c8447a
   1d2d4:	ldmpl	r3, {ip, pc}^
   1d2d8:	blls	f7348 <mkdtemp@@Base+0xa536c>
   1d2dc:	qdaddle	r4, sl, sl
   1d2e0:	andlt	r4, r5, r8, asr r6
   1d2e4:	svchi	0x00f0e8bd
   1d2e8:	blx	ff8d92f0 <mkdtemp@@Base+0xff887314>
   1d2ec:	ldrbtmi	r4, [r9], #-2362	; 0xfffff6c6
   1d2f0:	strmi	r3, [r2], -ip, lsr #2
   1d2f4:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   1d2f8:			; <UNDEFINED> instruction: 0xf904f012
   1d2fc:			; <UNDEFINED> instruction: 0x4601e7d4
   1d300:			; <UNDEFINED> instruction: 0xf0074628
   1d304:			; <UNDEFINED> instruction: 0x4683f9f3
   1d308:	bicle	r2, r2, r0, lsl #16
   1d30c:			; <UNDEFINED> instruction: 0x46289910
   1d310:			; <UNDEFINED> instruction: 0xf838f007
   1d314:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1d318:	stmdbls	r1, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
   1d31c:			; <UNDEFINED> instruction: 0xf0074628
   1d320:	strmi	pc, [r3], r5, ror #19
   1d324:			; <UNDEFINED> instruction: 0xd1b42800
   1d328:	tstcs	r2, r2, lsl #12
   1d32c:			; <UNDEFINED> instruction: 0xf0024648
   1d330:	orrlt	pc, r8, #13303808	; 0xcb0000
   1d334:	andcs	sl, r1, #32768	; 0x8000
   1d338:			; <UNDEFINED> instruction: 0xf7ff4628
   1d33c:			; <UNDEFINED> instruction: 0x4683fcf1
   1d340:			; <UNDEFINED> instruction: 0xd1b12800
   1d344:	ldrtmi	r9, [sl], -r2, lsl #16
   1d348:			; <UNDEFINED> instruction: 0xf0064631
   1d34c:	strmi	pc, [r3], r9, asr #28
   1d350:	stmdals	r2, {r3, r4, r7, r8, fp, ip, sp, pc}
   1d354:	cdp2	0, 5, cr15, cr0, cr0, {0}
   1d358:			; <UNDEFINED> instruction: 0xf8d8bb50
   1d35c:	str	r9, [ip, r0]!
   1d360:	ldrdls	pc, [r0], -r0
   1d364:			; <UNDEFINED> instruction: 0xf06f4625
   1d368:	ldr	r0, [pc, r1, lsl #22]
   1d36c:	ldrdls	pc, [r0], -r8
   1d370:	bleq	99534 <mkdtemp@@Base+0x47558>
   1d374:			; <UNDEFINED> instruction: 0xf7e8e79a
   1d378:			; <UNDEFINED> instruction: 0xf000ef4a
   1d37c:	ldmdbmi	r8, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   1d380:	bleq	119544 <mkdtemp@@Base+0xc7568>
   1d384:			; <UNDEFINED> instruction: 0x312c4479
   1d388:	ldmdami	r6, {r1, r9, sl, lr}
   1d38c:			; <UNDEFINED> instruction: 0xf0124478
   1d390:			; <UNDEFINED> instruction: 0xf8d8f8b9
   1d394:	str	r9, [r9, r0]
   1d398:			; <UNDEFINED> instruction: 0xf06f4913
   1d39c:	ldmdami	r3, {r0, r8, r9, fp}
   1d3a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d3a4:			; <UNDEFINED> instruction: 0xf012312c
   1d3a8:			; <UNDEFINED> instruction: 0xf8d8f8ad
   1d3ac:	ldrb	r9, [sp, -r0]!
   1d3b0:			; <UNDEFINED> instruction: 0xf06f490f
   1d3b4:	stmdami	pc, {r0, r1, r8, r9, fp}	; <UNPREDICTABLE>
   1d3b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d3bc:			; <UNDEFINED> instruction: 0xf012312c
   1d3c0:	ldrb	pc, [r1, -r1, lsr #17]!	; <UNPREDICTABLE>
   1d3c4:	andeq	r8, r7, r2, ror #12
   1d3c8:	andeq	r0, r0, ip, asr r6
   1d3cc:	ldrdeq	r0, [r4], -r2
   1d3d0:	andeq	r0, r4, sl, lsr #12
   1d3d4:			; <UNDEFINED> instruction: 0x000785b0
   1d3d8:	andeq	r0, r4, lr, ror r6
   1d3dc:			; <UNDEFINED> instruction: 0x000405b6
   1d3e0:	andeq	r0, r4, r8, ror #11
   1d3e4:	andeq	r0, r4, r0, asr r5
   1d3e8:	andeq	r0, r4, ip, asr #11
   1d3ec:	andeq	sl, r3, r6, lsl #20
   1d3f0:			; <UNDEFINED> instruction: 0x000405b4
   1d3f4:	andeq	r0, r4, sl, lsr r5
   1d3f8:	svcmi	0x00f0e92d
   1d3fc:	ldrmi	fp, [r0], fp, lsl #1
   1d400:	movwls	r4, #6792	; 0x1a88
   1d404:	blmi	fe22ec20 <mkdtemp@@Base+0xfe1dcc44>
   1d408:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1d40c:			; <UNDEFINED> instruction: 0x460fba18
   1d410:	bls	533764 <mkdtemp@@Base+0x4e1788>
   1d414:	movwls	r6, #38939	; 0x981b
   1d418:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d41c:			; <UNDEFINED> instruction: 0xf8cb2300
   1d420:	stmib	sp, {ip, sp}^
   1d424:			; <UNDEFINED> instruction: 0xf89d3307
   1d428:	andls	r3, r2, #84	; 0x54
   1d42c:	blls	5c2040 <mkdtemp@@Base+0x570064>
   1d430:	blls	602048 <mkdtemp@@Base+0x5b006c>
   1d434:			; <UNDEFINED> instruction: 0xf1ba9305
   1d438:	andle	r0, r2, r0, lsl #30
   1d43c:			; <UNDEFINED> instruction: 0xf0004650
   1d440:	stccs	13, cr15, [r0, #-116]	; 0xffffff8c
   1d444:	adcshi	pc, r3, r0, asr #5
   1d448:	blx	ff3d9452 <mkdtemp@@Base+0xff387476>
   1d44c:	tstlt	r0, #4, 12	; 0x400000
   1d450:	blx	ff2d945a <mkdtemp@@Base+0xff28747e>
   1d454:	mvnslt	r4, r6, lsl #12
   1d458:	blx	ff1d9462 <mkdtemp@@Base+0xff187486>
   1d45c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1d460:	adchi	pc, r0, r0
   1d464:			; <UNDEFINED> instruction: 0xf0064629
   1d468:	strmi	pc, [r5], -sp, lsl #31
   1d46c:	ldrtmi	fp, [r9], -r8, lsr #18
   1d470:			; <UNDEFINED> instruction: 0xf0074648
   1d474:			; <UNDEFINED> instruction: 0x4605f93b
   1d478:			; <UNDEFINED> instruction: 0x4628b3b8
   1d47c:	blx	659484 <mkdtemp@@Base+0x6074a8>
   1d480:	ldrbtmi	r4, [r9], #-2410	; 0xfffff696
   1d484:			; <UNDEFINED> instruction: 0x46023138
   1d488:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
   1d48c:			; <UNDEFINED> instruction: 0xf83af012
   1d490:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1d494:			; <UNDEFINED> instruction: 0xf8dde006
   1d498:			; <UNDEFINED> instruction: 0xf04f8020
   1d49c:			; <UNDEFINED> instruction: 0xf06f0900
   1d4a0:	strbmi	r0, [lr], -r1, lsl #10
   1d4a4:	stmdb	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d4a8:	strbmi	r4, [r0], -r7, lsl #12
   1d4ac:	ldrdhi	pc, [r0], -r7
   1d4b0:	ldc2	0, cr15, [r2], #4
   1d4b4:			; <UNDEFINED> instruction: 0xf0004630
   1d4b8:	strtmi	pc, [r0], -r5, lsr #24
   1d4bc:	stc2	0, cr15, [r2], #-0
   1d4c0:			; <UNDEFINED> instruction: 0xf0004648
   1d4c4:	stmdals	r7, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
   1d4c8:	ldc2	0, cr15, [ip], {-0}
   1d4cc:	andhi	pc, r0, r7, asr #17
   1d4d0:	blmi	156fe38 <mkdtemp@@Base+0x151de5c>
   1d4d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d4d8:	blls	277548 <mkdtemp@@Base+0x22556c>
   1d4dc:			; <UNDEFINED> instruction: 0xf040405a
   1d4e0:	strtmi	r8, [r8], -r7, lsl #1
   1d4e4:	pop	{r0, r1, r3, ip, sp, pc}
   1d4e8:			; <UNDEFINED> instruction: 0x46418ff0
   1d4ec:			; <UNDEFINED> instruction: 0xf0074648
   1d4f0:			; <UNDEFINED> instruction: 0x4605f8fd
   1d4f4:	bicle	r2, r0, r0, lsl #16
   1d4f8:	strbmi	r9, [r8], -r1, lsl #18
   1d4fc:			; <UNDEFINED> instruction: 0xf8f6f007
   1d500:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1d504:	stmdbls	r2, {r0, r3, r4, r5, r7, r8, ip, lr, pc}
   1d508:			; <UNDEFINED> instruction: 0xf0074648
   1d50c:	strmi	pc, [r5], -pc, ror #17
   1d510:			; <UNDEFINED> instruction: 0xd1b22800
   1d514:	strbmi	r9, [r8], -r3, lsl #18
   1d518:			; <UNDEFINED> instruction: 0xff90f006
   1d51c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1d520:	stmdbls	r4, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
   1d524:			; <UNDEFINED> instruction: 0xf0074648
   1d528:	strmi	pc, [r5], -r1, ror #17
   1d52c:			; <UNDEFINED> instruction: 0xd1a42800
   1d530:	strbmi	r9, [r8], -r5, lsl #18
   1d534:			; <UNDEFINED> instruction: 0xf8eaf007
   1d538:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1d53c:	stmdbge	r7, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
   1d540:	strbmi	r2, [r8], -r2, lsl #4
   1d544:	blx	ffb5b54a <mkdtemp@@Base+0xffb0956e>
   1d548:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1d54c:	stmdals	r7, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
   1d550:			; <UNDEFINED> instruction: 0xf0064631
   1d554:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1d558:	stmdals	r7, {r1, r3, r4, r5, r8, ip, lr, pc}
   1d55c:			; <UNDEFINED> instruction: 0xf0064621
   1d560:	andls	pc, r1, r7, ror #27
   1d564:	stmdals	r7, {r5, r7, r8, r9, fp, ip, sp, pc}
   1d568:	stc2l	0, cr15, [r6, #-0]
   1d56c:	cmple	r1, r0, lsl #16
   1d570:	ldrtmi	sl, [r0], -r8, lsl #18
   1d574:			; <UNDEFINED> instruction: 0xf976f004
   1d578:	andls	r4, r1, r5, lsl #12
   1d57c:	cmple	r5, r0, lsl #16
   1d580:	svceq	0x0000f1ba
   1d584:	ldrbmi	sp, [r0], -r5
   1d588:			; <UNDEFINED> instruction: 0xf0064621
   1d58c:			; <UNDEFINED> instruction: 0x4607fe37
   1d590:			; <UNDEFINED> instruction: 0xf8ddb980
   1d594:			; <UNDEFINED> instruction: 0xf8cb8020
   1d598:			; <UNDEFINED> instruction: 0xf04f8000
   1d59c:			; <UNDEFINED> instruction: 0xf8cd0800
   1d5a0:	ldrb	r8, [pc, -r0, lsr #32]!
   1d5a4:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1d5a8:	streq	pc, [r1, #-111]	; 0xffffff91
   1d5ac:			; <UNDEFINED> instruction: 0xf06fe77a
   1d5b0:	str	r0, [sp, r9, lsl #10]
   1d5b4:			; <UNDEFINED> instruction: 0xf97cf000
   1d5b8:			; <UNDEFINED> instruction: 0x463d491f
   1d5bc:	teqcc	r8, r9, ror r4
   1d5c0:	ldmdami	lr, {r1, r9, sl, lr}
   1d5c4:			; <UNDEFINED> instruction: 0xf0114478
   1d5c8:			; <UNDEFINED> instruction: 0xf8ddff9d
   1d5cc:	strb	r8, [r9, -r0, lsr #32]!
   1d5d0:			; <UNDEFINED> instruction: 0xf96ef000
   1d5d4:			; <UNDEFINED> instruction: 0xf06f491a
   1d5d8:	ldrbtmi	r0, [r9], #-1283	; 0xfffffafd
   1d5dc:			; <UNDEFINED> instruction: 0x46023138
   1d5e0:	ldmdami	r8, {r0, ip, pc}
   1d5e4:			; <UNDEFINED> instruction: 0xf0114478
   1d5e8:			; <UNDEFINED> instruction: 0xf8ddff8d
   1d5ec:	ldrb	r8, [r9, -r0, lsr #32]
   1d5f0:	cdp	7, 0, cr15, cr12, cr8, {7}
   1d5f4:			; <UNDEFINED> instruction: 0xf06f4914
   1d5f8:	ldmdami	r4, {r0, r1, r8, sl}
   1d5fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d600:			; <UNDEFINED> instruction: 0xf0113138
   1d604:			; <UNDEFINED> instruction: 0xf8ddff7f
   1d608:	strb	r8, [fp, -r0, lsr #32]
   1d60c:			; <UNDEFINED> instruction: 0xf950f000
   1d610:	andls	r4, r1, r1, lsl #12
   1d614:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   1d618:			; <UNDEFINED> instruction: 0xff74f011
   1d61c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1d620:	svclt	0x0000e740
   1d624:	andeq	r8, r7, r8, ror r4
   1d628:	andeq	r0, r0, ip, asr r6
   1d62c:	andeq	r0, r4, sl, ror #9
   1d630:	andeq	r0, r4, r2, asr #8
   1d634:	andeq	r8, r7, ip, lsr #7
   1d638:			; <UNDEFINED> instruction: 0x000403b0
   1d63c:	andeq	r7, r3, r4, lsr #26
   1d640:	muleq	r4, r2, r3
   1d644:	strdeq	r0, [r4], -r8
   1d648:	andeq	r0, r4, r0, ror r3
   1d64c:	strdeq	r0, [r4], -r6
   1d650:	strdeq	r0, [r4], -lr
   1d654:	svcmi	0x00f0e92d
   1d658:	stc	7, cr2, [sp, #-0]
   1d65c:	ldrmi	r8, [r0], r2, lsl #22
   1d660:	stcmi	14, cr4, [r8, #540]	; 0x21c
   1d664:	addlt	r4, fp, lr, ror r4
   1d668:	stmib	sp, {r1, r2, r4, sl, fp, ip, pc}^
   1d66c:	ldmdbpl	r5!, {r0, r1, sl, ip, sp}^
   1d670:	stmdavs	sp!, {r1, r2, r9, sl, lr}
   1d674:			; <UNDEFINED> instruction: 0xf04f9509
   1d678:	andsvs	r0, pc, r0, lsl #10
   1d67c:	strmi	r6, [ip], -r7, lsr #32
   1d680:	strvc	lr, [r7, -sp, asr #19]
   1d684:	blx	fec5968c <mkdtemp@@Base+0xfec076b0>
   1d688:	andls	r4, r7, r5, lsl #12
   1d68c:	stmda	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d690:	stccs	6, cr4, [r0, #-520]	; 0xfffffdf8
   1d694:	rschi	pc, r4, r0
   1d698:	blx	fe9d96a0 <mkdtemp@@Base+0xfe9876c4>
   1d69c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1d6a0:	sbcshi	pc, lr, r0
   1d6a4:	blx	fe8596ac <mkdtemp@@Base+0xfe8076d0>
   1d6a8:	andls	r4, r2, r1, lsl #13
   1d6ac:			; <UNDEFINED> instruction: 0xf0002800
   1d6b0:			; <UNDEFINED> instruction: 0x463180de
   1d6b4:			; <UNDEFINED> instruction: 0xf81af007
   1d6b8:	andls	r4, r2, r6, lsl #12
   1d6bc:			; <UNDEFINED> instruction: 0x4621b930
   1d6c0:			; <UNDEFINED> instruction: 0xf0074648
   1d6c4:			; <UNDEFINED> instruction: 0x4606f813
   1d6c8:	cmnlt	r8, #2
   1d6cc:	smladxcs	r0, r0, r6, r4
   1d6d0:			; <UNDEFINED> instruction: 0xf8eef000
   1d6d4:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
   1d6d8:	strmi	r3, [r2], -r8, asr #2
   1d6dc:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
   1d6e0:			; <UNDEFINED> instruction: 0xff10f011
   1d6e4:	ldrdlt	pc, [r0], -sl
   1d6e8:			; <UNDEFINED> instruction: 0xf7e84638
   1d6ec:	stmdals	r8, {r2, r3, r8, fp, sp, lr, pc}
   1d6f0:	blx	fe4d96fe <mkdtemp@@Base+0xfe487722>
   1d6f4:			; <UNDEFINED> instruction: 0xf0004628
   1d6f8:	strbmi	pc, [r8], -r5, lsl #22	; <UNPREDICTABLE>
   1d6fc:	blx	d9706 <mkdtemp@@Base+0x8772a>
   1d700:			; <UNDEFINED> instruction: 0xf0009807
   1d704:	bmi	18dc308 <mkdtemp@@Base+0x188a32c>
   1d708:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
   1d70c:	andlt	pc, r0, sl, asr #17
   1d710:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d714:	subsmi	r9, sl, r9, lsl #22
   1d718:	adchi	pc, pc, r0, asr #32
   1d71c:	andlt	r4, fp, r0, lsr r6
   1d720:	blhi	d8a1c <mkdtemp@@Base+0x86a40>
   1d724:	svchi	0x00f0e8bd
   1d728:	strbmi	r4, [r8], -r1, asr #12
   1d72c:			; <UNDEFINED> instruction: 0xffdef006
   1d730:	andls	r4, r2, r6, lsl #12
   1d734:	bicle	r2, r9, r0, lsl #16
   1d738:	andcs	sl, r3, #114688	; 0x1c000
   1d73c:			; <UNDEFINED> instruction: 0xf7ff4648
   1d740:	strmi	pc, [r6], -pc, ror #21
   1d744:	cmple	r0, r0, lsl #16
   1d748:			; <UNDEFINED> instruction: 0xee084b52
   1d74c:	bmi	14c3f94 <mkdtemp@@Base+0x1471fb8>
   1d750:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   1d754:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   1d758:			; <UNDEFINED> instruction: 0xf8cd3348
   1d75c:	ldrmi	sl, [fp], r8
   1d760:	mulls	r5, r1, r6
   1d764:	stmdals	r7, {r1, r4, r5, sp, lr, pc}
   1d768:			; <UNDEFINED> instruction: 0xf0064629
   1d76c:	stmdacs	r0, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1d770:			; <UNDEFINED> instruction: 0x4602d13e
   1d774:	stmdals	r7, {r0, r9, sl, lr}
   1d778:	ldc2l	0, cr15, [r4], #-24	; 0xffffffe8
   1d77c:	teqle	r7, r0, lsl #16
   1d780:	strtmi	sl, [r8], -r8, lsl #18
   1d784:			; <UNDEFINED> instruction: 0xf86ef004
   1d788:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1d78c:			; <UNDEFINED> instruction: 0xf104d14f
   1d790:	movwcs	r0, #18945	; 0x4a01
   1d794:	ldrtmi	r4, [r8], -r1, lsr #12
   1d798:			; <UNDEFINED> instruction: 0xf0344652
   1d79c:	pkhbtmi	pc, r0, r3, lsl #29	; <UNPREDICTABLE>
   1d7a0:	subsle	r2, r0, r0, lsl #16
   1d7a4:	strbmi	r9, [r7], -r8, lsl #16
   1d7a8:			; <UNDEFINED> instruction: 0xf89cf001
   1d7ac:	ldrbmi	r4, [r9], -r2, lsr #12
   1d7b0:	stmeq	sl, {r3, r8, r9, fp, sp, lr, pc}
   1d7b4:	stmdals	r8, {r0, r1, r9, sl, lr}
   1d7b8:	strbmi	r6, [r8], -r4, asr #22
   1d7bc:	ldrbmi	r9, [r4], -r0, lsl #8
   1d7c0:			; <UNDEFINED> instruction: 0xff3af011
   1d7c4:			; <UNDEFINED> instruction: 0xf8489b08
   1d7c8:	strls	r3, [r8], -r4, lsl #24
   1d7cc:			; <UNDEFINED> instruction: 0xf0009807
   1d7d0:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   1d7d4:	mnf<illegal precision>m	f5, f7
   1d7d8:	blls	104020 <mkdtemp@@Base+0xb2044>
   1d7dc:	ldrdge	pc, [r8], -sp
   1d7e0:	andsvs	r9, pc, r5, lsl #28
   1d7e4:	blls	12f008 <mkdtemp@@Base+0xdd02c>
   1d7e8:			; <UNDEFINED> instruction: 0xf8da601c
   1d7ec:	ldrb	fp, [fp, -r0]!
   1d7f0:	ldrdge	pc, [r8], -sp
   1d7f4:			; <UNDEFINED> instruction: 0xf85cf000
   1d7f8:			; <UNDEFINED> instruction: 0xf06f4928
   1d7fc:	cfmsub32	mvax0, mvfx0, mvfx8, mvfx3
   1d800:	ldrbtmi	r9, [r9], #-2576	; 0xfffff5f0
   1d804:	strmi	r3, [r2], -r8, asr #2
   1d808:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   1d80c:	mrc2	0, 3, pc, cr10, cr1, {0}
   1d810:	ldrdlt	pc, [r0], -sl
   1d814:			; <UNDEFINED> instruction: 0xf43f2c00
   1d818:	bl	2095bc <mkdtemp@@Base+0x1b75e0>
   1d81c:	ldrtmi	r0, [r8], r4, lsl #9
   1d820:	bleq	15b988 <mkdtemp@@Base+0x1099ac>
   1d824:	blx	ffe59830 <mkdtemp@@Base+0xffe07854>
   1d828:	mvnsle	r4, r4, asr #10
   1d82c:			; <UNDEFINED> instruction: 0xf8dde75c
   1d830:			; <UNDEFINED> instruction: 0xf000a008
   1d834:	mrc	8, 0, APSR_nzcv, cr8, cr13, {1}
   1d838:			; <UNDEFINED> instruction: 0x46019a10
   1d83c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   1d840:	mcr2	0, 3, pc, cr0, cr1, {0}	; <UNPREDICTABLE>
   1d844:	ldmdbmi	r8, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1d848:	ldmdami	r8, {r1, r2, r9, sl, lr}
   1d84c:	mrc	4, 0, r4, cr8, cr9, {3}
   1d850:	ldrbtmi	r9, [r8], #-2576	; 0xfffff5f0
   1d854:			; <UNDEFINED> instruction: 0xf8dd3148
   1d858:			; <UNDEFINED> instruction: 0xf011a008
   1d85c:			; <UNDEFINED> instruction: 0xe7d7fe53
   1d860:	ldrdlt	pc, [r0], -sl
   1d864:	strtmi	r4, [r9], pc, lsr #12
   1d868:	streq	pc, [r1], -pc, rrx
   1d86c:			; <UNDEFINED> instruction: 0xf8dae73c
   1d870:	strmi	fp, [r7], -r0
   1d874:	streq	pc, [r1], -pc, rrx
   1d878:			; <UNDEFINED> instruction: 0xf7e8e736
   1d87c:	svclt	0x0000ecc8
   1d880:	andeq	r8, r7, ip, lsl r2
   1d884:	andeq	r0, r0, ip, asr r6
   1d888:	muleq	r4, r6, r2
   1d88c:	andeq	r0, r4, lr, ror #3
   1d890:	andeq	r8, r7, r6, ror r1
   1d894:	andeq	r0, r4, sl, lsl r2
   1d898:	strdeq	r0, [r4], -lr
   1d89c:	andeq	r0, r4, sl, ror #2
   1d8a0:	ldrdeq	r0, [r4], -r2
   1d8a4:	ldrdeq	r0, [r4], -r6
   1d8a8:	andeq	r0, r4, r0, lsr #2
   1d8ac:	andeq	r0, r4, r2, ror #1
   1d8b0:	strlt	r3, [r8, #-60]	; 0xffffffc4
   1d8b4:	vtst.8	d2, d0, d28
   1d8b8:	ldm	pc, {r1, r3, r4, r5, r6, r7, pc}^	; <UNPREDICTABLE>
   1d8bc:	addseq	pc, fp, r0, lsl r0	; <UNPREDICTABLE>
   1d8c0:	addseq	r0, lr, r1, lsr #1
   1d8c4:	adceq	r0, sl, sp, lsr #1
   1d8c8:	adceq	r0, r4, r7, lsr #1
   1d8cc:	sbceq	r0, r2, r5, asr #1
   1d8d0:	ldrhteq	r0, [ip], pc
   1d8d4:	ldrhteq	r0, [r6], r9
   1d8d8:	ldrhteq	r0, [r0], r3
   1d8dc:	ldrshteq	r0, [r2], #5
   1d8e0:	rsceq	r0, ip, pc, ror #1
   1d8e4:	rsceq	r0, r6, r9, ror #1
   1d8e8:	rsceq	r0, r0, r3, ror #1
   1d8ec:	ldrsbeq	r0, [sl], #13
   1d8f0:	ldrsbeq	r0, [r4], #7
   1d8f4:	ldrsbteq	r0, [r4], #-1
   1d8f8:	rsbeq	r0, lr, r1, ror r0
   1d8fc:	rsbeq	r0, r8, fp, rrx
   1d900:	rsbeq	r0, r2, r5, rrx
   1d904:	subseq	r0, r8, pc, asr r0
   1d908:	subseq	r0, r2, r5, asr r0
   1d90c:	subeq	r0, ip, pc, asr #32
   1d910:	subeq	r0, r6, r9, asr #32
   1d914:	addeq	r0, ip, r3, asr #32
   1d918:	addeq	r0, r6, r9, lsl #1
   1d91c:	addeq	r0, r0, r3, lsl #1
   1d920:	rsbseq	r0, sl, sp, ror r0
   1d924:	addseq	r0, r8, r7, ror r0
   1d928:	umullseq	r0, r2, r5, r0
   1d92c:	sbceq	r0, fp, pc, lsl #1
   1d930:	sbceq	r0, lr, r8, asr #1
   1d934:	eorseq	r0, sp, r0, asr #32
   1d938:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
   1d93c:	ldmdami	lr, {r3, r8, sl, fp, ip, sp, pc}^
   1d940:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d944:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   1d948:	ldmdami	sp, {r3, r8, sl, fp, ip, sp, pc}^
   1d94c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d950:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
   1d954:	ldmdami	ip, {r3, r8, sl, fp, ip, sp, pc}^
   1d958:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d95c:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
   1d960:	ldmdami	fp, {r3, r8, sl, fp, ip, sp, pc}^
   1d964:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d968:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
   1d96c:			; <UNDEFINED> instruction: 0xf7e8bd08
   1d970:	pop	{r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1d974:	stmdavs	r0, {r3, lr}
   1d978:	stmialt	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d97c:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
   1d980:	ldmdami	r6, {r3, r8, sl, fp, ip, sp, pc}^
   1d984:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d988:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
   1d98c:	ldmdami	r5, {r3, r8, sl, fp, ip, sp, pc}^
   1d990:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d994:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
   1d998:	ldmdami	r4, {r3, r8, sl, fp, ip, sp, pc}^
   1d99c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d9a0:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
   1d9a4:	ldmdami	r3, {r3, r8, sl, fp, ip, sp, pc}^
   1d9a8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d9ac:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
   1d9b0:	ldmdami	r2, {r3, r8, sl, fp, ip, sp, pc}^
   1d9b4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d9b8:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   1d9bc:	ldmdami	r1, {r3, r8, sl, fp, ip, sp, pc}^
   1d9c0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d9c4:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
   1d9c8:	ldmdami	r0, {r3, r8, sl, fp, ip, sp, pc}^
   1d9cc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d9d0:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
   1d9d4:	stmdami	pc, {r3, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   1d9d8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d9dc:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
   1d9e0:	stmdami	lr, {r3, r8, sl, fp, ip, sp, pc}^
   1d9e4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d9e8:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
   1d9ec:	stmdami	sp, {r3, r8, sl, fp, ip, sp, pc}^
   1d9f0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1d9f4:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   1d9f8:	stmdami	ip, {r3, r8, sl, fp, ip, sp, pc}^
   1d9fc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da00:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   1da04:	stmdami	fp, {r3, r8, sl, fp, ip, sp, pc}^
   1da08:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da0c:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
   1da10:	stmdami	sl, {r3, r8, sl, fp, ip, sp, pc}^
   1da14:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da18:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
   1da1c:	stmdami	r9, {r3, r8, sl, fp, ip, sp, pc}^
   1da20:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da24:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
   1da28:	stmdami	r8, {r3, r8, sl, fp, ip, sp, pc}^
   1da2c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da30:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   1da34:	stmdami	r7, {r3, r8, sl, fp, ip, sp, pc}^
   1da38:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da3c:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   1da40:	stmdami	r6, {r3, r8, sl, fp, ip, sp, pc}^
   1da44:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da48:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   1da4c:	stmdami	r5, {r3, r8, sl, fp, ip, sp, pc}^
   1da50:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da54:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   1da58:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}^
   1da5c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da60:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   1da64:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}^
   1da68:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da6c:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
   1da70:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}^
   1da74:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da78:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   1da7c:	stmdami	r1, {r3, r8, sl, fp, ip, sp, pc}^
   1da80:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da84:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   1da88:	stmdami	r0, {r3, r8, sl, fp, ip, sp, pc}^
   1da8c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da90:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   1da94:	ldmdami	pc!, {r3, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   1da98:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1da9c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   1daa0:	ldmdami	lr!, {r3, r8, sl, fp, ip, sp, pc}
   1daa4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1daa8:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
   1daac:	ldmdami	sp!, {r3, r8, sl, fp, ip, sp, pc}
   1dab0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1dab4:	andeq	r7, r3, r6, asr r2
   1dab8:	andeq	r0, r4, ip, ror #13
   1dabc:	andeq	r0, r4, sl, lsl #4
   1dac0:	andeq	r0, r4, r0, lsr #4
   1dac4:	andeq	r0, r4, r2, asr #4
   1dac8:	andeq	r0, r4, ip, asr r2
   1dacc:	andeq	r0, r4, r6, ror r2
   1dad0:	andeq	r0, r4, r4, lsl #5
   1dad4:	muleq	r4, r2, r2
   1dad8:	andeq	r0, r4, r6, lsr #5
   1dadc:			; <UNDEFINED> instruction: 0x000402b4
   1dae0:	andeq	r0, r4, lr, asr #5
   1dae4:	andeq	r0, r4, r0, ror #5
   1dae8:	strdeq	r0, [r4], -r6
   1daec:	andeq	r0, r4, r0, lsl #6
   1daf0:	andeq	r0, r4, r2, lsr #6
   1daf4:	andeq	r0, r4, r8, lsr r3
   1daf8:	strheq	r0, [r4], -sl
   1dafc:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1db00:	ldrdeq	r0, [r4], -lr
   1db04:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1db08:	andeq	r0, r4, r2, lsl #2
   1db0c:	andeq	r0, r4, r4, lsl r1
   1db10:	andeq	r0, r4, lr, lsr #2
   1db14:	andeq	r0, r4, r8, asr #2
   1db18:	andeq	r0, r4, sl, lsr #32
   1db1c:	andeq	r0, r4, r8, lsr r0
   1db20:	andeq	r0, r4, r6, asr #32
   1db24:	andeq	r0, r4, r4, asr r0
   1db28:	andeq	r0, r4, r2, lsr #12
   1db2c:	ldrdeq	r0, [r4], -r8
   1db30:	strdeq	r0, [r4], -r6
   1db34:	andeq	r0, r4, ip, ror r5
   1db38:	andeq	r0, r4, lr, lsl #11
   1db3c:	muleq	r4, r8, r5
   1db40:	andeq	r0, r4, r6, lsr #11
   1db44:	muleq	r4, ip, r4
   1db48:	andeq	r0, r4, r6, lsr #9
   1db4c:			; <UNDEFINED> instruction: 0x000404b4
   1db50:	andeq	r0, r4, lr, asr #9
   1db54:	andeq	r0, r4, ip, ror #9
   1db58:	andeq	r0, r4, sl, lsl #10
   1db5c:	andeq	r0, r4, r4, lsl r5
   1db60:	andeq	r0, r4, r2, lsr #10
   1db64:	andeq	pc, r3, r4, lsr #31
   1db68:	andeq	r5, r4, lr, lsr ip
   1db6c:	andeq	pc, r3, ip, ror pc	; <UNPREDICTABLE>
   1db70:	muleq	r4, r6, r2
   1db74:			; <UNDEFINED> instruction: 0x000402b8
   1db78:	ldrdeq	r0, [r4], -sl
   1db7c:	andeq	r0, r4, r0, lsr r3
   1db80:	andeq	r0, r4, lr, ror #5
   1db84:	andeq	r0, r4, r4, lsl #6
   1db88:	andeq	r0, r4, r6, lsr r3
   1db8c:	andeq	r0, r4, r0, asr r3
   1db90:	andeq	r0, r4, lr, ror r3
   1db94:	muleq	r4, r4, r3
   1db98:			; <UNDEFINED> instruction: 0x000403b6
   1db9c:	andeq	r0, r4, r8, ror #7
   1dba0:	strdeq	r0, [r4], -r2
   1dba4:	andeq	pc, r3, r8, lsl pc	; <UNPREDICTABLE>
   1dba8:	cmnlt	fp, r3, lsl #17
   1dbac:			; <UNDEFINED> instruction: 0x4604b510
   1dbb0:	ldmdblt	r2, {r1, r7, r8, fp, sp, lr}^
   1dbb4:	bcs	783c4 <mkdtemp@@Base+0x263e8>
   1dbb8:	stmdblt	r1, {r0, r1, r2, fp, ip, lr, pc}^
   1dbbc:	svcpl	0x0000f5b3
   1dbc0:	stmiavs	r2, {r0, r1, r8, r9, ip, lr, pc}^
   1dbc4:	svceq	0x0052ebb3
   1dbc8:	lfmlt	f5, 1, [r0, #-8]
   1dbcc:	stmiavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   1dbd0:	bne	ff4b7c58 <mkdtemp@@Base+0xff465c7c>
   1dbd4:			; <UNDEFINED> instruction: 0xf7e818c1
   1dbd8:	ldmib	r4, {r1, r2, r4, r7, r8, fp, sp, lr, pc}^
   1dbdc:	tstcs	r0, r2, lsl #6
   1dbe0:	bne	fe6f5e6c <mkdtemp@@Base+0xfe6a3e90>
   1dbe4:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   1dbe8:	tstcs	r1, r0, lsl r5
   1dbec:			; <UNDEFINED> instruction: 0xf7e82028
   1dbf0:			; <UNDEFINED> instruction: 0x4604ec38
   1dbf4:	movwcs	fp, #384	; 0x180
   1dbf8:	orrvc	pc, r0, pc, asr #8
   1dbfc:			; <UNDEFINED> instruction: 0xf04f2001
   1dc00:			; <UNDEFINED> instruction: 0x61a36200
   1dc04:	cmnvs	r1, r3, ror #4
   1dc08:			; <UNDEFINED> instruction: 0x61226220
   1dc0c:	stc	7, cr15, [r8], #-928	; 0xfffffc60
   1dc10:	stmib	r4, {r0, r1, r9, sl, lr}^
   1dc14:	mrslt	r0, (UNDEF: 8)
   1dc18:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1dc1c:	ldrmi	r4, [ip], -r0, lsr #12
   1dc20:	cdp	7, 7, cr15, cr0, cr7, {7}
   1dc24:	svclt	0x0000e7f8
   1dc28:	svcvs	0x0000f1b1
   1dc2c:	svclt	0x0094b570
   1dc30:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   1dc34:	svclt	0x00082800
   1dc38:	stmiblt	r5, {r0, r8, sl, sp}
   1dc3c:	strmi	r4, [r6], -ip, lsl #12
   1dc40:	eorcs	r2, r8, r1, lsl #2
   1dc44:	stc	7, cr15, [ip], {232}	; 0xe8
   1dc48:	movwcs	fp, #4416	; 0x1140
   1dc4c:	sbcvs	r6, r4, r4, lsl #2
   1dc50:	subvs	r6, r5, #68, 2
   1dc54:	strpl	lr, [r0], -r0, asr #19
   1dc58:	andvs	r6, r3, #-1073741792	; 0xc0000020
   1dc5c:	andcs	fp, r0, r0, ror sp
   1dc60:	svclt	0x0000bd70
   1dc64:	teqlt	r0, r8, lsl #10
   1dc68:	cmnlt	r3, r3, lsl #19
   1dc6c:	blcc	78480 <mkdtemp@@Base+0x264a4>
   1dc70:	svcne	0x0080f5b3
   1dc74:	tstcs	r0, r2, lsl r3
   1dc78:			; <UNDEFINED> instruction: 0xf01b200b
   1dc7c:			; <UNDEFINED> instruction: 0x200bfcbf
   1dc80:	bl	fe4dbc28 <mkdtemp@@Base+0xfe489c4c>
   1dc84:	rscscc	pc, pc, pc, asr #32
   1dc88:	ldmib	r0, {r3, r8, sl, fp, ip, sp, pc}^
   1dc8c:	addsmi	r2, sl, #0, 6
   1dc90:	bvs	11245c <mkdtemp@@Base+0xc0480>
   1dc94:			; <UNDEFINED> instruction: 0xf5b33b01
   1dc98:	rscle	r1, ip, #128, 30	; 0x200
   1dc9c:	blcs	37db0 <error@@Base+0x88ac>
   1dca0:	stmdbvs	r3, {r0, r3, r5, r6, r7, ip, lr, pc}
   1dca4:	svcvs	0x0000f1b3
   1dca8:	stmdbvs	r2, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
   1dcac:	mvnle	r4, #805306377	; 0x30000009
   1dcb0:	addsmi	r6, sl, #12779520	; 0xc30000
   1dcb4:	stmvs	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
   1dcb8:	bicsle	r4, ip, #805306377	; 0x30000009
   1dcbc:	sbcsle	r2, sl, r0, lsl #18
   1dcc0:	ldmdblt	fp, {r0, r1, r3, r7, r8, fp, sp, lr}
   1dcc4:	movwcs	lr, #2513	; 0x9d1
   1dcc8:			; <UNDEFINED> instruction: 0xd1d4429a
   1dccc:	blcc	78500 <mkdtemp@@Base+0x26524>
   1dcd0:	svcne	0x0080f5b3
   1dcd4:	stmdavs	fp, {r0, r1, r2, r3, r6, r7, r9, ip, lr, pc}^
   1dcd8:	sbcle	r2, ip, r0, lsl #22
   1dcdc:			; <UNDEFINED> instruction: 0xf1b3690b
   1dce0:	stmiale	r8, {r8, r9, sl, fp, sp, lr}^
   1dce4:	addsmi	r6, r3, #1212416	; 0x128000
   1dce8:	stmiavs	fp, {r0, r2, r6, r7, r8, r9, ip, lr, pc}^
   1dcec:	bicle	r4, r2, #-1610612727	; 0xa0000009
   1dcf0:	addsmi	r6, r3, #9043968	; 0x8a0000
   1dcf4:	subvs	sp, r1, #-67108862	; 0xfc000002
   1dcf8:	bvs	2e5d00 <mkdtemp@@Base+0x293d24>
   1dcfc:	andvs	r3, fp, #67108864	; 0x4000000
   1dd00:	svclt	0x0000bd08
   1dd04:	ldrlt	fp, [r8, #-432]!	; 0xfffffe50
   1dd08:	stmibvs	r3, {r2, r9, sl, lr}
   1dd0c:	bvs	98a2c0 <mkdtemp@@Base+0x9382e4>
   1dd10:			; <UNDEFINED> instruction: 0xf5b53d01
   1dd14:	movwle	r1, #61312	; 0xef80
   1dd18:	andcs	r2, fp, r0, lsl #2
   1dd1c:	stc2l	0, cr15, [lr], #-108	; 0xffffff94
   1dd20:	ldrhtmi	lr, [r8], -sp
   1dd24:			; <UNDEFINED> instruction: 0xf7e8200b
   1dd28:	ldmib	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, pc}^
   1dd2c:	addsmi	r2, sl, #0, 6
   1dd30:			; <UNDEFINED> instruction: 0xe7ecd1f2
   1dd34:	stmdavs	r3!, {r4, r5, r6, r8, r9, sl, lr}^
   1dd38:	rscle	r2, sp, r0, lsl #22
   1dd3c:			; <UNDEFINED> instruction: 0xf1b36923
   1dd40:	stmiale	r9!, {r8, r9, sl, fp, sp, lr}^
   1dd44:	addsmi	r6, r3, #1605632	; 0x188000
   1dd48:	stmiavs	r3!, {r1, r2, r5, r6, r7, r8, r9, ip, lr, pc}^
   1dd4c:	mvnle	r4, #-1610612727	; 0xa0000009
   1dd50:	addsmi	r6, r3, #10616832	; 0xa20000
   1dd54:	eorvs	sp, r5, #224, 6	; 0x80000003
   1dd58:	bvs	184c374 <mkdtemp@@Base+0x17fa398>
   1dd5c:			; <UNDEFINED> instruction: 0xffd2f7ff
   1dd60:	rsbvs	r6, r5, #2670592	; 0x28c000
   1dd64:			; <UNDEFINED> instruction: 0x4620b15b
   1dd68:	rscscc	pc, pc, #79	; 0x4f
   1dd6c:			; <UNDEFINED> instruction: 0xf7e72128
   1dd70:			; <UNDEFINED> instruction: 0x4620ee3e
   1dd74:	ldrhtmi	lr, [r8], -sp
   1dd78:	stcllt	7, cr15, [r2, #924]	; 0x39c
   1dd7c:	stmdavs	r0!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1dd80:	rscscc	pc, pc, #79	; 0x4f
   1dd84:			; <UNDEFINED> instruction: 0xf7e76961
   1dd88:	stmdavs	r0!, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
   1dd8c:	ldc	7, cr15, [sl, #924]!	; 0x39c
   1dd90:	svclt	0x0000e7e9
   1dd94:	teqlt	r8, r0, ror r5
   1dd98:	strmi	r6, [r4], -r1, lsl #19
   1dd9c:	bvs	90a368 <mkdtemp@@Base+0x8b838c>
   1dda0:			; <UNDEFINED> instruction: 0xf5b33b01
   1dda4:	tstle	r2, #128, 30	; 0x200
   1dda8:	andcs	r2, fp, r0, lsl #2
   1ddac:	stc2	0, cr15, [r6], #-108	; 0xffffff94
   1ddb0:			; <UNDEFINED> instruction: 0xf7e8200b
   1ddb4:	strcs	lr, [r0, #-2810]	; 0xfffff506
   1ddb8:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   1ddbc:	movwcs	lr, #2512	; 0x9d0
   1ddc0:			; <UNDEFINED> instruction: 0xd1f1429a
   1ddc4:	blcc	78658 <mkdtemp@@Base+0x2667c>
   1ddc8:	svcne	0x0080f5b3
   1ddcc:	stmdavs	r3!, {r2, r3, r5, r6, r7, r9, ip, lr, pc}^
   1ddd0:	rscle	r2, r9, r0, lsl #22
   1ddd4:			; <UNDEFINED> instruction: 0xf1b26922
   1ddd8:	stmiale	r5!, {r8, r9, sl, fp, sp, lr}^
   1dddc:	addmi	r6, r2, #96, 18	; 0x180000
   1dde0:	stmiavs	r6!, {r1, r5, r6, r7, r8, r9, ip, lr, pc}^
   1dde4:	bicsle	r4, pc, #176, 4
   1dde8:	adcmi	r6, lr, #10813440	; 0xa50000
   1ddec:	teqlt	r1, #220, 6	; 0x70000003
   1ddf0:			; <UNDEFINED> instruction: 0xf1b2441d
   1ddf4:	stmdale	sl, {r8, r9, sl, fp, sp, lr}
   1ddf8:	addsmi	r6, sl, #1622016	; 0x18c000
   1ddfc:	stmiavs	r1!, {r0, r1, r2, r8, r9, ip, lr, pc}^
   1de00:	movwle	r4, #17035	; 0x428b
   1de04:	addsmi	r6, r9, #10682368	; 0xa30000
   1de08:	bne	ff28dab0 <mkdtemp@@Base+0xff23bad4>
   1de0c:	tstcs	r0, r7, lsl #4
   1de10:			; <UNDEFINED> instruction: 0xf01b200b
   1de14:	strdcs	pc, [fp], -r3
   1de18:	b	ff1dbdc0 <mkdtemp@@Base+0xff189de4>
   1de1c:	strtmi	r2, [r8], -r0, lsl #2
   1de20:			; <UNDEFINED> instruction: 0xff02f7ff
   1de24:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1de28:	strtmi	sp, [r1], -r6, asr #1
   1de2c:			; <UNDEFINED> instruction: 0xff1af7ff
   1de30:	sbcle	r2, r1, r0, lsl #16
   1de34:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
   1de38:			; <UNDEFINED> instruction: 0xff64f7ff
   1de3c:	stmdavs	r2!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1de40:	mulle	sp, r3, r2
   1de44:			; <UNDEFINED> instruction: 0xf01b200b
   1de48:	ldrdcs	pc, [fp], -r9
   1de4c:	b	feb5bdf4 <mkdtemp@@Base+0xfeb09e18>
   1de50:	ldmdblt	r3, {r0, r1, r5, r7, r8, fp, sp, lr}^
   1de54:	movwcs	lr, #2516	; 0x9d4
   1de58:	mulle	r6, r3, r2
   1de5c:	ldrb	r2, [r6, r0, lsl #10]
   1de60:	blcs	2eedc <__read_chk@plt+0x28478>
   1de64:	stmdbvs	r2!, {r0, r1, r4, r6, r7, ip, lr, pc}
   1de68:	bvs	917d7c <mkdtemp@@Base+0x8c5da0>
   1de6c:			; <UNDEFINED> instruction: 0xf5b33b01
   1de70:	rscsle	r1, r3, #128, 30	; 0x200
   1de74:	strcs	r6, [r0, #-2147]	; 0xfffff79d
   1de78:	svclt	0x0000e7f3
   1de7c:			; <UNDEFINED> instruction: 0x4604b510
   1de80:	ldmdblt	r3, {r0, r1, r7, r8, fp, sp, lr}
   1de84:	blcs	78698 <mkdtemp@@Base+0x266bc>
   1de88:	stmiavs	r3!, {r1, r8, fp, ip, lr, pc}^
   1de8c:	ldclt	0, cr6, [r0, #-652]	; 0xfffffd74
   1de90:	andeq	lr, r0, #208, 18	; 0x340000
   1de94:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   1de98:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1de9c:	svclt	0x00184290
   1dea0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1dea4:	tstcs	r0, r3, lsr #6
   1dea8:			; <UNDEFINED> instruction: 0xf01b200b
   1deac:	andcs	pc, fp, r7, lsr #23
   1deb0:	b	1edbe58 <mkdtemp@@Base+0x1e89e7c>
   1deb4:	stmdavs	r0!, {r0, r5, r6, r8, fp, sp, lr}
   1deb8:	svcvc	0x0080f5b1
   1debc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1dec0:	movwcc	lr, #10692	; 0x29c4
   1dec4:	movwcs	sp, #4106	; 0x100a
   1dec8:	addvc	pc, r0, #1325400064	; 0x4f000000
   1decc:	blx	ffed9fa4 <mkdtemp@@Base+0xffe87fc8>
   1ded0:	vst4.16	{d27,d29,d31,d33}, [pc :128], r0
   1ded4:	eorvs	r7, r0, r0, lsl #7
   1ded8:	cmnvs	r3, r0, rrx
   1dedc:			; <UNDEFINED> instruction: 0x4010e8bd
   1dee0:	rscscc	pc, pc, #79	; 0x4f
   1dee4:	orrvc	pc, r0, pc, asr #8
   1dee8:	ldcllt	7, cr15, [lr, #-924]!	; 0xfffffc64
   1deec:	ldrb	r6, [r5, r0, lsr #16]!
   1def0:	sbcsle	r2, r8, r0, lsl #20
   1def4:			; <UNDEFINED> instruction: 0xf1b36923
   1def8:	ldmle	r4, {r8, r9, sl, fp, sp, lr}^
   1defc:	addmi	r6, fp, #1589248	; 0x184000
   1df00:	stmiavs	r3!, {r0, r4, r6, r7, r8, r9, ip, lr, pc}^
   1df04:	bicle	r4, lr, #-1879048183	; 0x90000009
   1df08:	addsmi	r6, r3, #10616832	; 0xa20000
   1df0c:			; <UNDEFINED> instruction: 0xe7cad2d4
   1df10:	ldrbmi	r6, [r0, -r0, lsl #18]!
   1df14:	ldrbmi	r6, [r0, -r0, asr #18]!
   1df18:	ldrbmi	r6, [r0, -r0, asr #20]!
   1df1c:	ldrbmi	r6, [r0, -r0, lsl #20]!
   1df20:	strdlt	fp, [r0, #-88]	; 0xffffffa8
   1df24:	strmi	r6, [lr], -r5, lsl #19
   1df28:	cmnlt	sp, r4, lsl #12
   1df2c:	vnmlsne.f32	s13, s20, s7
   1df30:	svcne	0x0080f5b2
   1df34:	tstcs	r0, r3, lsl r3
   1df38:			; <UNDEFINED> instruction: 0xf01b200b
   1df3c:	andcs	pc, fp, pc, asr fp	; <UNPREDICTABLE>
   1df40:	b	cdbee8 <mkdtemp@@Base+0xc89f0c>
   1df44:	ldrbcc	pc, [pc, #79]!	; 1df9b <__read_chk@plt+0x17537>	; <UNPREDICTABLE>
   1df48:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1df4c:	movwcs	lr, #2512	; 0x9d0
   1df50:			; <UNDEFINED> instruction: 0xd1f0429a
   1df54:	vnmlsne.f32	s13, s20, s7
   1df58:	svcne	0x0080f5b2
   1df5c:	stmdavs	r2!, {r0, r1, r3, r5, r6, r7, r9, ip, lr, pc}^
   1df60:	rscle	r2, r8, r0, lsl #20
   1df64:			; <UNDEFINED> instruction: 0xf1b26922
   1df68:	stmiale	r4!, {r8, r9, sl, fp, sp, lr}^
   1df6c:	addmi	r6, r2, #96, 18	; 0x180000
   1df70:	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, ip, lr, pc}^
   1df74:	bicsle	r4, lr, #136, 4	; 0x80000008
   1df78:	addmi	r6, r1, #160, 16	; 0xa00000
   1df7c:	addsmi	sp, r6, #1811939331	; 0x6c000003
   1df80:	bllt	fe592038 <mkdtemp@@Base+0xfe54005c>
   1df84:	teqle	r0, r1, lsl #22
   1df88:	svcvs	0x0000f1b6
   1df8c:	addmi	sp, lr, #2686976	; 0x290000
   1df90:	svclt	0x002c4620
   1df94:	mrscs	r2, (UNDEF: 17)
   1df98:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   1df9c:	adcsmi	r6, r1, #1589248	; 0x184000
   1dfa0:	stmiavs	r7!, {r0, r3, r4, r8, fp, ip, lr, pc}^
   1dfa4:	andsle	r4, ip, #1879048203	; 0x7000000b
   1dfa8:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp}
   1dfac:	ldrbcc	fp, [pc, r8, lsl #31]!
   1dfb0:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   1dfb4:			; <UNDEFINED> instruction: 0xf027bf8c
   1dfb8:	vst1.64	{d16}, [pc :256]
   1dfbc:	adcsmi	r7, r7, #128, 14	; 0x2000000
   1dfc0:	ldrtmi	fp, [r7], -r8, lsr #30
   1dfc4:			; <UNDEFINED> instruction: 0xf034463a
   1dfc8:	orrlt	pc, r8, sp, ror sl	; <UNPREDICTABLE>
   1dfcc:	stmib	r4, {r0, r1, r2, r4, r5, r7, r9, lr}^
   1dfd0:	cmnvs	r7, r0
   1dfd4:	strtmi	sp, [r8], -r5, lsl #16
   1dfd8:	ldflte	f6, [r8, #152]!	; 0x98
   1dfdc:	strtmi	r2, [r8], -r0, lsl #10
   1dfe0:			; <UNDEFINED> instruction: 0xf06fbdf8
   1dfe4:	strtmi	r0, [r8], -r8, lsl #10
   1dfe8:			; <UNDEFINED> instruction: 0xf06fbdf8
   1dfec:			; <UNDEFINED> instruction: 0xe7ab0530
   1dff0:	streq	pc, [r1, #-111]	; 0xffffff91
   1dff4:	svclt	0x0000e7a8
   1dff8:	teqlt	r0, r8, lsl #10
   1dffc:	cmnlt	fp, r3, lsl #19
   1e000:	blcc	78814 <mkdtemp@@Base+0x26838>
   1e004:	svcne	0x0080f5b3
   1e008:	tstcs	r0, r1, lsl r3
   1e00c:			; <UNDEFINED> instruction: 0xf01b200b
   1e010:	strdcs	pc, [fp], -r5
   1e014:	stmib	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e018:	stclt	0, cr2, [r8, #-0]
   1e01c:	movwcs	lr, #2512	; 0x9d0
   1e020:			; <UNDEFINED> instruction: 0xd1f2429a
   1e024:	blcc	78838 <mkdtemp@@Base+0x2685c>
   1e028:	svcne	0x0080f5b3
   1e02c:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
   1e030:	rscle	r2, sl, r0, lsl #22
   1e034:			; <UNDEFINED> instruction: 0xf1b36903
   1e038:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
   1e03c:	addsmi	r6, r3, #1081344	; 0x108000
   1e040:	stmiavs	r3, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
   1e044:	mvnle	r4, #-1610612727	; 0xa0000009
   1e048:	addmi	r6, r3, #128, 16	; 0x800000
   1e04c:	bne	64dcf4 <mkdtemp@@Base+0x5fbd18>
   1e050:	stclt	3, cr13, [r8, #-876]	; 0xfffffc94
   1e054:	teqlt	r0, r8, lsr r5
   1e058:	cmnlt	fp, r3, lsl #19
   1e05c:	vnmlsne.f32	s13, s2, s4
   1e060:	svcne	0x0080f5b1
   1e064:	tstcs	r0, r1, lsl r3
   1e068:			; <UNDEFINED> instruction: 0xf01b200b
   1e06c:	andcs	pc, fp, r7, asr #21
   1e070:	ldmib	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e074:	ldclt	0, cr2, [r8, #-0]
   1e078:	andne	lr, r0, #208, 18	; 0x340000
   1e07c:			; <UNDEFINED> instruction: 0xd1f24291
   1e080:	vnmlsne.f32	s13, s2, s4
   1e084:	svcne	0x0080f5b1
   1e088:	stmdavs	r1, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
   1e08c:	rscle	r2, sl, r0, lsl #18
   1e090:			; <UNDEFINED> instruction: 0xf1b16901
   1e094:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
   1e098:	adcmi	r6, r9, #1130496	; 0x114000
   1e09c:	stmiavs	r4, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
   1e0a0:	mvnle	r4, #1342177290	; 0x5000000a
   1e0a4:	addmi	r6, r4, #128, 16	; 0x800000
   1e0a8:	ldmdblt	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
   1e0ac:	svclt	0x00042a01
   1e0b0:	blne	241b8 <__read_chk@plt+0x1d754>
   1e0b4:			; <UNDEFINED> instruction: 0x4618d0df
   1e0b8:	andcs	fp, r0, r8, lsr sp
   1e0bc:	svclt	0x0000bd38
   1e0c0:	teqlt	r0, r8, lsl #10
   1e0c4:	cmnlt	fp, r3, lsl #19
   1e0c8:	blcc	788dc <mkdtemp@@Base+0x26900>
   1e0cc:	svcne	0x0080f5b3
   1e0d0:	tstcs	r0, r1, lsl r3
   1e0d4:			; <UNDEFINED> instruction: 0xf01b200b
   1e0d8:	mulcs	fp, r1, sl
   1e0dc:	stmdb	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e0e0:	stclt	0, cr2, [r8, #-0]
   1e0e4:	movwcs	lr, #2512	; 0x9d0
   1e0e8:			; <UNDEFINED> instruction: 0xd1f2429a
   1e0ec:	blcc	78900 <mkdtemp@@Base+0x26924>
   1e0f0:	svcne	0x0080f5b3
   1e0f4:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
   1e0f8:	rscle	r2, sl, r0, lsl #22
   1e0fc:			; <UNDEFINED> instruction: 0xf1b26902
   1e100:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
   1e104:	addmi	r6, sl, #1064960	; 0x104000
   1e108:	stmiavs	r2, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
   1e10c:	mvnle	r4, #268435465	; 0x10000009
   1e110:	addmi	r6, r2, #128, 16	; 0x800000
   1e114:	stmiane	r0, {r3, r5, r8, r9, sl, fp, ip, sp, pc}^
   1e118:	stclt	3, cr13, [r8, #-876]	; 0xfffffc94
   1e11c:	teqlt	r0, r8, lsr r5
   1e120:	cmnlt	fp, r3, lsl #19
   1e124:	vnmlsne.f32	s13, s2, s4
   1e128:	svcne	0x0080f5b1
   1e12c:	tstcs	r0, r1, lsl r3
   1e130:			; <UNDEFINED> instruction: 0xf01b200b
   1e134:	andcs	pc, fp, r3, ror #20
   1e138:	ldmdb	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e13c:	ldclt	0, cr2, [r8, #-0]
   1e140:	andne	lr, r0, #208, 18	; 0x340000
   1e144:			; <UNDEFINED> instruction: 0xd1f24291
   1e148:	vnmlsne.f32	s13, s2, s4
   1e14c:	svcne	0x0080f5b1
   1e150:	stmdavs	r1, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
   1e154:	rscle	r2, sl, r0, lsl #18
   1e158:			; <UNDEFINED> instruction: 0xf1b16901
   1e15c:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
   1e160:	adcmi	r6, r1, #68, 18	; 0x110000
   1e164:	stmiavs	r5, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
   1e168:	mvnle	r4, #172, 4	; 0xc000000a
   1e16c:	addmi	r6, sp, #8454144	; 0x810000
   1e170:	ldmdblt	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
   1e174:	svclt	0x00182a01
   1e178:	mvnle	r4, r8, lsl r6
   1e17c:	strmi	r6, [r8], #-2048	; 0xfffff800
   1e180:	andcs	fp, r0, r8, lsr sp
   1e184:	svclt	0x0000bd38
   1e188:	teqlt	r0, r0, ror r5
   1e18c:	cmnlt	fp, r3, lsl #19
   1e190:	vmulne.f32	s13, s20, s10
   1e194:	svcne	0x0080f5b2
   1e198:	tstcs	r0, r3, lsl r3
   1e19c:			; <UNDEFINED> instruction: 0xf01b200b
   1e1a0:	andcs	pc, fp, sp, lsr #20
   1e1a4:	stmdb	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e1a8:	mvnscc	pc, #79	; 0x4f
   1e1ac:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   1e1b0:	andmi	lr, r0, #208, 18	; 0x340000
   1e1b4:			; <UNDEFINED> instruction: 0xd1f04294
   1e1b8:	vmulne.f32	s13, s20, s10
   1e1bc:	svcne	0x0080f5b2
   1e1c0:	stmdavs	r2, {r0, r1, r3, r5, r6, r7, r9, ip, lr, pc}^
   1e1c4:	rscle	r2, r8, r0, lsl #20
   1e1c8:			; <UNDEFINED> instruction: 0xf1b26902
   1e1cc:	stmiale	r4!, {r8, r9, sl, fp, sp, lr}^
   1e1d0:	adcsmi	r6, r2, #1146880	; 0x118000
   1e1d4:	stmiavs	r4, {r0, r5, r6, r7, r8, r9, ip, lr, pc}^
   1e1d8:	bicsle	r4, lr, #1610612746	; 0x6000000a
   1e1dc:	addmi	r6, r4, #128, 16	; 0x800000
   1e1e0:	ldmdblt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, ip, lr, pc}^
   1e1e4:	tstle	r9, r1, lsl #26
   1e1e8:	stmdale	sl, {r0, r4, r7, r9, lr}
   1e1ec:	bne	8a4b38 <mkdtemp@@Base+0x852b5c>
   1e1f0:	svclt	0x00384291
   1e1f4:	movweq	pc, #32879	; 0x806f	; <UNPREDICTABLE>
   1e1f8:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   1e1fc:	teqeq	r0, #111	; 0x6f	; <UNPREDICTABLE>
   1e200:			; <UNDEFINED> instruction: 0xf06fe7d4
   1e204:	ldrb	r0, [r1, r8, lsl #6]
   1e208:			; <UNDEFINED> instruction: 0x4604b570
   1e20c:			; <UNDEFINED> instruction: 0xf7ff460e
   1e210:			; <UNDEFINED> instruction: 0x4605ffbb
   1e214:	strtmi	fp, [r8], -r8, lsl #2
   1e218:	stmiavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   1e21c:	stmdbvs	r1!, {r5, r9, sl, lr}
   1e220:	addmi	r4, fp, #855638016	; 0x33000000
   1e224:			; <UNDEFINED> instruction: 0x2100bf94
   1e228:			; <UNDEFINED> instruction: 0xf7ff2101
   1e22c:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
   1e230:	ldrtmi	r6, [r3], #-2401	; 0xfffff69f
   1e234:	stmible	lr!, {r0, r1, r3, r7, r9, lr}^
   1e238:			; <UNDEFINED> instruction: 0xf1036922
   1e23c:			; <UNDEFINED> instruction: 0xf02505ff
   1e240:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl}
   1e244:	svclt	0x00884295
   1e248:	movwcs	r4, #5661	; 0x161d
   1e24c:			; <UNDEFINED> instruction: 0xf034462a
   1e250:			; <UNDEFINED> instruction: 0x4603f939
   1e254:	cmnvs	r5, r0, asr r1
   1e258:	eorvs	r4, r0, r1, lsr r6
   1e25c:	rsbvs	r4, r3, r0, lsr #12
   1e260:			; <UNDEFINED> instruction: 0xff92f7ff
   1e264:	strbvc	lr, [r0, #2560]!	; 0xa00
   1e268:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   1e26c:	streq	pc, [r1, #-111]	; 0xffffff91
   1e270:	svclt	0x0000e7d1
   1e274:			; <UNDEFINED> instruction: 0x4605b570
   1e278:	cmnlt	r2, lr, lsl #12
   1e27c:	andsvs	r2, r3, r0, lsl #6
   1e280:			; <UNDEFINED> instruction: 0xf7ff4614
   1e284:	stmdblt	r8!, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e288:	stmdavs	fp!, {r1, r3, r5, r6, r7, fp, sp, lr}
   1e28c:	rscvs	r4, lr, r6, lsl r4
   1e290:	eorvs	r4, r3, r3, lsl r4
   1e294:			; <UNDEFINED> instruction: 0xf7ffbd70
   1e298:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e29c:	stmiavs	r9!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1e2a0:	rscvs	r4, r9, r1, lsr r4
   1e2a4:	svclt	0x0000bd70
   1e2a8:	hvclt	2896	; 0xb50
   1e2ac:	strmi	r6, [sp], -r6, lsl #19
   1e2b0:	cmnlt	r6, r4, lsl #12
   1e2b4:	blcc	78b48 <mkdtemp@@Base+0x26b6c>
   1e2b8:	svcne	0x0080f5b3
   1e2bc:	tstcs	r0, r2, lsl r3
   1e2c0:			; <UNDEFINED> instruction: 0xf01b200b
   1e2c4:	mulcs	fp, fp, r9
   1e2c8:	stmda	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e2cc:	rscscc	pc, pc, pc, asr #32
   1e2d0:	ldmib	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   1e2d4:	addsmi	r2, sl, #0, 6
   1e2d8:	bvs	912aa4 <mkdtemp@@Base+0x8c0ac8>
   1e2dc:			; <UNDEFINED> instruction: 0xf5b33b01
   1e2e0:	rscle	r1, ip, #128, 30	; 0x200
   1e2e4:	blcs	38478 <error@@Base+0x8f74>
   1e2e8:	stmdbvs	r2!, {r0, r3, r5, r6, r7, ip, lr, pc}
   1e2ec:	svcvs	0x0000f1b2
   1e2f0:	stmdbvs	r0!, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
   1e2f4:	mvnle	r4, #536870920	; 0x20000008
   1e2f8:	addmi	r6, r8, #14745600	; 0xe10000
   1e2fc:	stmiavs	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
   1e300:	bicsle	r4, ip, #268435465	; 0x10000009
   1e304:	ldmiblt	lr, {r0, r2, r4, r7, r8, ip, sp, pc}
   1e308:	addmi	r6, r3, #32, 16	; 0x200000
   1e30c:			; <UNDEFINED> instruction: 0x4631d010
   1e310:			; <UNDEFINED> instruction: 0xf01b200b
   1e314:	andcs	pc, fp, r3, ror r9	; <UNPREDICTABLE>
   1e318:	stmda	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e31c:	stmdale	sp, {r0, r2, r4, r5, r7, r9, lr}
   1e320:	movwne	lr, #10708	; 0x29d4
   1e324:	adcvs	r4, r5, sp, lsl #8
   1e328:	mulle	r3, sp, r2
   1e32c:	ldcllt	0, cr2, [r0, #-0]
   1e330:	ldrb	r1, [r3, lr, lsl #21]!
   1e334:	stmib	r4, {sp}^
   1e338:	ldcllt	0, cr0, [r0, #-8]!
   1e33c:	andeq	pc, r2, pc, rrx
   1e340:	svclt	0x0000bd70
   1e344:	hvclt	2896	; 0xb50
   1e348:	strmi	r6, [sp], -r6, lsl #19
   1e34c:	cmnlt	r6, r4, lsl #12
   1e350:	blcc	78be4 <mkdtemp@@Base+0x26c08>
   1e354:	svcne	0x0080f5b3
   1e358:	tstcs	r0, r2, lsl r3
   1e35c:			; <UNDEFINED> instruction: 0xf01b200b
   1e360:	andcs	pc, fp, sp, asr #18
   1e364:	stmda	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e368:	rscscc	pc, pc, pc, asr #32
   1e36c:	ldmib	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   1e370:	addsmi	r2, sl, #0, 6
   1e374:	bvs	912b40 <mkdtemp@@Base+0x8c0b64>
   1e378:			; <UNDEFINED> instruction: 0xf5b33b01
   1e37c:	rscle	r1, ip, #128, 30	; 0x200
   1e380:	blcs	38514 <error@@Base+0x9010>
   1e384:	stmdbvs	r2!, {r0, r3, r5, r6, r7, ip, lr, pc}
   1e388:	svcvs	0x0000f1b2
   1e38c:	stmdbvs	r0!, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
   1e390:	mvnle	r4, #536870920	; 0x20000008
   1e394:	addmi	r6, r8, #14745600	; 0xe10000
   1e398:	stmiavs	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
   1e39c:	bicsle	r4, ip, #268435465	; 0x10000009
   1e3a0:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
   1e3a4:	ldmiblt	lr, {r1, r5, r6, r7, ip, lr, pc}
   1e3a8:	addmi	r6, r3, #32, 16	; 0x200000
   1e3ac:			; <UNDEFINED> instruction: 0x4631d010
   1e3b0:			; <UNDEFINED> instruction: 0xf01b200b
   1e3b4:	andcs	pc, fp, r3, lsr #18
   1e3b8:	svc	0x00f6f7e7
   1e3bc:	svclt	0x009b42b5
   1e3c0:	andcs	r6, r0, r1, ror #17
   1e3c4:	andeq	pc, r2, pc, rrx
   1e3c8:	svclt	0x00981b49
   1e3cc:	ldcllt	0, cr6, [r0, #-900]!	; 0xfffffc7c
   1e3d0:	ldrb	r1, [r3, lr, lsl #21]!
   1e3d4:	movweq	pc, #46016	; 0xb3c0	; <UNPREDICTABLE>
   1e3d8:	stmdacs	r9, {r9, sl, fp}
   1e3dc:	stmdacs	sp, {r1, r2, ip, lr, pc}
   1e3e0:	stmdacs	r6, {r0, r1, r2, r4, ip, lr, pc}
   1e3e4:			; <UNDEFINED> instruction: 0xf06fd011
   1e3e8:			; <UNDEFINED> instruction: 0x47700015
   1e3ec:	blcs	22d188 <mkdtemp@@Base+0x1db1ac>
   1e3f0:	andcs	sp, r1, #983040	; 0xf0000
   1e3f4:	tstne	r9, r0, asr #4	; <UNPREDICTABLE>
   1e3f8:	vpmax.u8	d15, d3, d2
   1e3fc:	svclt	0x000c420b
   1e400:	andeq	pc, r3, pc, rrx
   1e404:	eoreq	pc, sl, pc, rrx
   1e408:	blcs	1cb01d0 <mkdtemp@@Base+0x1c5e1f4>
   1e40c:	blcs	fe492418 <mkdtemp@@Base+0xfe44043c>
   1e410:			; <UNDEFINED> instruction: 0xf06fd102
   1e414:	ldrbmi	r0, [r0, -r3]!
   1e418:	svclt	0x00142b64
   1e41c:	andseq	pc, r5, pc, rrx
   1e420:	eoreq	pc, sl, pc, rrx
   1e424:	svclt	0x00004770
   1e428:	ldrblt	fp, [r8, #459]!	; 0x1cb
   1e42c:	ldrmi	r4, [r8], -r7, lsl #12
   1e430:	ldrmi	r4, [sp], -lr, lsl #12
   1e434:	stmia	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e438:	cmnlt	r8, r4, lsl #12
   1e43c:	svclt	0x002c4286
   1e440:	movwcs	r2, #4864	; 0x1300
   1e444:	bicsvc	lr, r6, #339968	; 0x53000
   1e448:	strtmi	sp, [r9], -r6, lsl #2
   1e44c:			; <UNDEFINED> instruction: 0x46224638
   1e450:	stmda	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e454:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1e458:	rscscc	pc, pc, pc, asr #32
   1e45c:			; <UNDEFINED> instruction: 0xf04fbdf8
   1e460:			; <UNDEFINED> instruction: 0x477030ff
   1e464:	addlt	fp, r3, r0, lsl #10
   1e468:	ldrd	pc, [ip], #-143	; 0xffffff71
   1e46c:			; <UNDEFINED> instruction: 0xf8df2300
   1e470:	ldrmi	ip, [sl], -ip, asr #32
   1e474:			; <UNDEFINED> instruction: 0x466944fe
   1e478:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   1e47c:	ldrdgt	pc, [r0], -ip
   1e480:	andgt	pc, r4, sp, asr #17
   1e484:	stceq	0, cr15, [r0], {79}	; 0x4f
   1e488:	b	fef5c42c <mkdtemp@@Base+0xfef0a450>
   1e48c:			; <UNDEFINED> instruction: 0xf7e89800
   1e490:	bmi	318898 <mkdtemp@@Base+0x2c68bc>
   1e494:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   1e498:			; <UNDEFINED> instruction: 0xf5b058d3
   1e49c:	svclt	0x00ac6f80
   1e4a0:			; <UNDEFINED> instruction: 0xf06f2000
   1e4a4:	ldmdavs	sl, {r0, r1, r2, r4, r5}
   1e4a8:	subsmi	r9, sl, r1, lsl #22
   1e4ac:	andlt	sp, r3, r2, lsl #2
   1e4b0:	blx	15c62e <mkdtemp@@Base+0x10a652>
   1e4b4:	cdp	7, 10, cr15, cr10, cr7, {7}
   1e4b8:	andeq	r7, r7, ip, lsl #8
   1e4bc:	andeq	r0, r0, ip, asr r6
   1e4c0:	andeq	r7, r7, sl, ror #7
   1e4c4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e4c8:	bmi	aafd24 <mkdtemp@@Base+0xa5dd48>
   1e4cc:	svccc	0x0080f5b5
   1e4d0:	addlt	r4, r8, r9, lsr #22
   1e4d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e4d8:	movwls	r6, #30747	; 0x781b
   1e4dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e4e0:	strmi	sp, [ip], -r3, asr #16
   1e4e4:			; <UNDEFINED> instruction: 0xf7e84607
   1e4e8:	bl	198610 <mkdtemp@@Base+0x146634>
   1e4ec:	movwcc	r0, #9029	; 0x2345
   1e4f0:	ldrmi	r4, [lr], #-1542	; 0xfffff9fa
   1e4f4:	ldrtmi	r2, [r1], -r1
   1e4f8:	svc	0x00b2f7e7
   1e4fc:	movlt	r4, #128, 12	; 0x8000000
   1e500:	ldrsbtls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1e504:			; <UNDEFINED> instruction: 0x46324639
   1e508:			; <UNDEFINED> instruction: 0xf03444f9
   1e50c:	ldrtmi	pc, [r2], -r3, lsl #19	; <UNPREDICTABLE>
   1e510:	strbmi	r4, [r9], -r0, asr #12
   1e514:			; <UNDEFINED> instruction: 0xf946f034
   1e518:	ldmdbmi	r9, {r0, r2, r3, r4, r6, r7, r8, ip, sp, pc}
   1e51c:			; <UNDEFINED> instruction: 0xf8df3c01
   1e520:	strtmi	sl, [r5], #-100	; 0xffffff9c
   1e524:	svcge	0x00054479
   1e528:			; <UNDEFINED> instruction: 0xf81444fa
   1e52c:	movwcs	r0, #24321	; 0x5f01
   1e530:	tstls	r1, r1, lsl #4
   1e534:	andge	pc, r0, sp, asr #17
   1e538:	andls	r4, r2, r9, lsl r6
   1e53c:			; <UNDEFINED> instruction: 0xf7e84638
   1e540:			; <UNDEFINED> instruction: 0x4639e834
   1e544:			; <UNDEFINED> instruction: 0x46404632
   1e548:			; <UNDEFINED> instruction: 0xf92cf034
   1e54c:	strbmi	r4, [r9], -ip, lsr #5
   1e550:	bmi	392d04 <mkdtemp@@Base+0x340d28>
   1e554:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1e558:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e55c:	subsmi	r9, sl, r7, lsl #22
   1e560:	strbmi	sp, [r0], -r6, lsl #2
   1e564:	pop	{r3, ip, sp, pc}
   1e568:			; <UNDEFINED> instruction: 0xf04f87f0
   1e56c:	ldrb	r0, [r0, r0, lsl #16]!
   1e570:	cdp	7, 4, cr15, cr12, cr7, {7}
   1e574:	andeq	r7, r7, ip, lsr #7
   1e578:	andeq	r0, r0, ip, asr r6
   1e57c:	andeq	r4, r4, ip, ror #6
   1e580:	andeq	r4, r4, r8, ror lr
   1e584:	andeq	pc, r3, r0, lsr #22
   1e588:	andeq	r7, r7, sl, lsr #6
   1e58c:	svccc	0x0080f5b2
   1e590:	svcmi	0x00f0e92d
   1e594:	stmdale	r2, {r0, r1, r7, ip, sp, pc}^
   1e598:			; <UNDEFINED> instruction: 0x460f4616
   1e59c:			; <UNDEFINED> instruction: 0xf7e74682
   1e5a0:	ldcne	15, cr14, [r4], #944	; 0x3b0
   1e5a4:			; <UNDEFINED> instruction: 0x23abf64a
   1e5a8:			; <UNDEFINED> instruction: 0x23aaf6ca
   1e5ac:	strcc	pc, [r4], #-2979	; 0xfffff45d
   1e5b0:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   1e5b4:	andcs	r4, r1, r0, lsl #13
   1e5b8:	bl	26e8d0 <mkdtemp@@Base+0x21c8f4>
   1e5bc:	bl	11f7d4 <mkdtemp@@Base+0xcd7f8>
   1e5c0:	ldrbmi	r0, [r9], -r0, lsl #22
   1e5c4:	svc	0x004cf7e7
   1e5c8:	movtlt	r4, #1541	; 0x605
   1e5cc:			; <UNDEFINED> instruction: 0x465a4651
   1e5d0:			; <UNDEFINED> instruction: 0xf920f034
   1e5d4:			; <UNDEFINED> instruction: 0x465a4914
   1e5d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1e5dc:			; <UNDEFINED> instruction: 0xf8e2f034
   1e5e0:			; <UNDEFINED> instruction: 0x4628b91e
   1e5e4:	pop	{r0, r1, ip, sp, pc}
   1e5e8:	bl	fe9425b0 <mkdtemp@@Base+0xfe8f05d4>
   1e5ec:	bl	15f214 <mkdtemp@@Base+0x10d238>
   1e5f0:	ldrtmi	r0, [r1], -r9, lsl #4
   1e5f4:			; <UNDEFINED> instruction: 0xf0304638
   1e5f8:	andcc	pc, r1, fp, lsl #19
   1e5fc:	stmdbmi	fp, {r0, r1, r3, ip, lr, pc}
   1e600:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1e604:	b	5dc5a8 <mkdtemp@@Base+0x58a5cc>
   1e608:	andls	r2, r1, r0, lsl #4
   1e60c:	strtmi	r5, [r8], -sl, lsr #8
   1e610:	pop	{r0, r1, ip, sp, pc}
   1e614:	usub8mi	r8, r9, r0
   1e618:			; <UNDEFINED> instruction: 0xf0314628
   1e61c:	strcs	pc, [r0, #-3863]	; 0xfffff0e9
   1e620:	andlt	r4, r3, r8, lsr #12
   1e624:	svchi	0x00f0e8bd
   1e628:	muleq	r4, sl, r2
   1e62c:	andeq	r8, r3, sl, asr #5
   1e630:			; <UNDEFINED> instruction: 0x4615b5f0
   1e634:	addlt	r4, r7, r3, lsl #21
   1e638:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
   1e63c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e640:			; <UNDEFINED> instruction: 0xf04f9305
   1e644:	stmdacs	r0, {r8, r9}
   1e648:	rscshi	pc, r0, r0
   1e64c:			; <UNDEFINED> instruction: 0x460f4b7f
   1e650:	strmi	r6, [r6], -r2, lsl #16
   1e654:	tstcs	r3, fp, ror r4
   1e658:	bvs	fe69666c <mkdtemp@@Base+0xfe644690>
   1e65c:	mcrrne	3, 1, r3, r8, cr12
   1e660:	addmi	sp, sl, #14
   1e664:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1e668:	ldfvsp	f3, [r3], #-332	; 0xfffffeb4
   1e66c:			; <UNDEFINED> instruction: 0xf0002b00
   1e670:	ldmdavs	r8, {r5, r6, r7, pc}
   1e674:	stc2l	7, cr15, [r0], {255}	; 0xff
   1e678:			; <UNDEFINED> instruction: 0xf0002800
   1e67c:	ldmdavs	r2!, {r0, r2, r3, r4, r6, r7, pc}
   1e680:	svcne	0x0013b1e5
   1e684:	ldmdale	r9, {r0, r3, r8, r9, fp, sp}
   1e688:			; <UNDEFINED> instruction: 0xf003e8df
   1e68c:	stccs	6, cr0, [sl], #-20	; 0xffffffec
   1e690:	andscc	r2, r8, r8, lsl lr
   1e694:	strcs	r2, [r0, #-2072]	; 0xfffff7e8
   1e698:	strcs	r4, [r3], #-2925	; 0xfffff493
   1e69c:	ldrbtmi	r6, [fp], #-2353	; 0xfffff6cf
   1e6a0:	bvs	fe7566b4 <mkdtemp@@Base+0xfe7046d8>
   1e6a4:	stclne	3, cr3, [r2], #-112	; 0xffffff90
   1e6a8:	adcmi	sp, r5, #10
   1e6ac:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1e6b0:	svclt	0x00184291
   1e6b4:	mvnsle	r2, r0, lsl #20
   1e6b8:	and	r6, r3, ip, lsl r8
   1e6bc:			; <UNDEFINED> instruction: 0xe7eb4615
   1e6c0:	ldrbtmi	r4, [ip], #-3172	; 0xfffff39c
   1e6c4:	vadd.f32	d2, d0, d13
   1e6c8:	ldm	pc, {r3, r5, r7, pc}^	; <UNPREDICTABLE>
   1e6cc:	bvc	189a6e8 <mkdtemp@@Base+0x184870c>
   1e6d0:	tstne	r1, r6, lsr r1
   1e6d4:	ssatge	r1, #7, r1, lsl #2
   1e6d8:			; <UNDEFINED> instruction: 0x11211136
   1e6dc:	ldrb	r2, [fp, ip, lsl #10]
   1e6e0:	ldrb	r2, [r9, r2, lsl #10]
   1e6e4:	ldrb	r2, [r7, r3, lsl #10]
   1e6e8:	ldrb	r2, [r5, r8, lsl #10]
   1e6ec:	ldrb	r2, [r3, sl, lsl #10]
   1e6f0:			; <UNDEFINED> instruction: 0x46386c73
   1e6f4:			; <UNDEFINED> instruction: 0xf0056819
   1e6f8:	bmi	161dd04 <mkdtemp@@Base+0x15cbd28>
   1e6fc:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
   1e700:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e704:	subsmi	r9, sl, r5, lsl #22
   1e708:	addshi	pc, r9, r0, asr #32
   1e70c:	ldcllt	0, cr11, [r0, #28]!
   1e710:	blcs	38ee4 <error@@Base+0x99e0>
   1e714:	addhi	pc, sl, r0
   1e718:	ldrtmi	r4, [r8], -r1, lsr #12
   1e71c:			; <UNDEFINED> instruction: 0xffe6f005
   1e720:	mvnle	r2, r0, lsl #16
   1e724:	eorcs	r6, r0, #3948544	; 0x3c4000
   1e728:			; <UNDEFINED> instruction: 0xf0054638
   1e72c:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e730:	stfcsd	f5, [ip, #-908]	; 0xfffffc74
   1e734:	andcs	sp, r0, r7, lsr #32
   1e738:	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1e73c:	rsbsle	r2, r5, r0, lsl #22
   1e740:	ldrtmi	r4, [r8], -r1, lsr #12
   1e744:			; <UNDEFINED> instruction: 0xffd2f005
   1e748:	bicsle	r2, r6, r0, lsl #16
   1e74c:	vmul.i8	d22, d0, d19
   1e750:	addsmi	r2, r3, #-1342177268	; 0xb000000c
   1e754:			; <UNDEFINED> instruction: 0xf5b3d067
   1e758:	rsble	r7, r1, r3, lsr pc
   1e75c:	addsne	pc, pc, #64, 4
   1e760:	svclt	0x00184293
   1e764:	tstle	r1, r1, lsl #12
   1e768:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
   1e76c:			; <UNDEFINED> instruction: 0xf0054638
   1e770:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e774:	ldmdbvs	r1!, {r0, r6, r7, r8, ip, lr, pc}^
   1e778:			; <UNDEFINED> instruction: 0xf0064638
   1e77c:	stmdacs	r0, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   1e780:	stfcsd	f5, [sl, #-748]	; 0xfffffd14
   1e784:	blvs	1c92ee8 <mkdtemp@@Base+0x1c40f0c>
   1e788:			; <UNDEFINED> instruction: 0xf0054638
   1e78c:	ldr	pc, [r4, pc, lsr #31]!
   1e790:	stmdacs	r0, {r4, r5, r7, fp, sp, lr}
   1e794:	stmdbge	r3, {r1, r3, r6, ip, lr, pc}
   1e798:	movwcs	sl, #2564	; 0xa04
   1e79c:	ldmdb	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e7a0:	ldrtmi	r4, [r8], -r1, lsr #12
   1e7a4:			; <UNDEFINED> instruction: 0xffa2f005
   1e7a8:			; <UNDEFINED> instruction: 0xd1a62800
   1e7ac:	ldrtmi	r9, [r8], -r4, lsl #18
   1e7b0:	mrrc2	0, 0, pc, r8, cr6	; <UNPREDICTABLE>
   1e7b4:	lslle	r2, r0, #16
   1e7b8:	ldrtmi	r9, [r8], -r3, lsl #18
   1e7bc:	mrrc2	0, 0, pc, r2, cr6	; <UNPREDICTABLE>
   1e7c0:	ldmvs	r0!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   1e7c4:	eorsle	r2, r1, r0, lsl #16
   1e7c8:	bge	c93dc <mkdtemp@@Base+0x77400>
   1e7cc:			; <UNDEFINED> instruction: 0xf7e7a901
   1e7d0:	ldmvs	r0!, {r2, r4, r8, fp, sp, lr, pc}^
   1e7d4:	andcs	sl, r0, #4, 18	; 0x10000
   1e7d8:	ldmda	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e7dc:	ldrtmi	r4, [r8], -r1, lsr #12
   1e7e0:			; <UNDEFINED> instruction: 0xff84f005
   1e7e4:	orrle	r2, r8, r0, lsl #16
   1e7e8:	ldrtmi	r9, [r8], -r1, lsl #18
   1e7ec:	ldc2	0, cr15, [sl], #-24	; 0xffffffe8
   1e7f0:	orrle	r2, r2, r0, lsl #16
   1e7f4:	ldrtmi	r9, [r8], -r2, lsl #18
   1e7f8:	ldc2	0, cr15, [r4], #-24	; 0xffffffe8
   1e7fc:			; <UNDEFINED> instruction: 0xf47f2800
   1e800:	stmdbls	r3, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   1e804:			; <UNDEFINED> instruction: 0xf0064638
   1e808:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   1e80c:	svcge	0x0075f47f
   1e810:	ldrtmi	r9, [r8], -r4, lsl #18
   1e814:	stc2	0, cr15, [r6], #-24	; 0xffffffe8
   1e818:			; <UNDEFINED> instruction: 0xf06fe76f
   1e81c:	strb	r0, [ip, -sp]!
   1e820:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   1e824:	stmdbmi	pc, {r1, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1e828:			; <UNDEFINED> instruction: 0xe79f4479
   1e82c:	andeq	pc, r9, pc, rrx
   1e830:			; <UNDEFINED> instruction: 0xf06fe763
   1e834:	strb	r0, [r0, -pc]!
   1e838:	andseq	pc, r0, pc, rrx
   1e83c:			; <UNDEFINED> instruction: 0xf7e7e75d
   1e840:	svclt	0x0000ece6
   1e844:	andeq	r7, r7, r6, asr #4
   1e848:	andeq	r0, r0, ip, asr r6
   1e84c:	andeq	r6, r7, ip, asr #13
   1e850:	andeq	r6, r7, r2, lsl #13
   1e854:	andeq	pc, r3, lr, lsl #19
   1e858:	andeq	r7, r7, r2, lsl #3
   1e85c:	andeq	pc, r3, sl, lsl #18
   1e860:	andeq	pc, r3, sl, lsr r8	; <UNPREDICTABLE>
   1e864:	andeq	pc, r3, r0, asr #16
   1e868:	mvnsmi	lr, sp, lsr #18
   1e86c:	strmi	r4, [pc], -r6, lsl #12
   1e870:			; <UNDEFINED> instruction: 0x4690461d
   1e874:	movwcs	fp, #266	; 0x10a
   1e878:	tstlt	pc, r3, lsl r0	; <UNPREDICTABLE>
   1e87c:	eorsvs	r2, fp, r0, lsl #6
   1e880:			; <UNDEFINED> instruction: 0xf9b2f7ff
   1e884:	teqlt	r0, #4, 12	; 0x400000
   1e888:	ldrtmi	r4, [r0], -sl, lsr #12
   1e88c:			; <UNDEFINED> instruction: 0xf7ff4621
   1e890:	strmi	pc, [r5], -pc, asr #29
   1e894:	strtmi	fp, [r0], -r8, lsr #2
   1e898:	blx	d5c89c <mkdtemp@@Base+0xd0a8c0>
   1e89c:	pop	{r3, r5, r9, sl, lr}
   1e8a0:			; <UNDEFINED> instruction: 0x462081f0
   1e8a4:	blx	fea5c8aa <mkdtemp@@Base+0xfea0a8ce>
   1e8a8:			; <UNDEFINED> instruction: 0xf1b84606
   1e8ac:	andle	r0, r1, r0, lsl #30
   1e8b0:	andeq	pc, r0, r8, asr #17
   1e8b4:	rscle	r2, lr, r0, lsl #30
   1e8b8:			; <UNDEFINED> instruction: 0xf7e74630
   1e8bc:	pkhtbmi	lr, r0, r8, asr #28
   1e8c0:	cmplt	r8, r8, lsr r0
   1e8c4:			; <UNDEFINED> instruction: 0xf7ff4620
   1e8c8:			; <UNDEFINED> instruction: 0x4632fbfb
   1e8cc:	strbmi	r4, [r0], -r1, lsl #12
   1e8d0:	cdp	7, 2, cr15, cr8, cr7, {7}
   1e8d4:			; <UNDEFINED> instruction: 0xf06fe7df
   1e8d8:	ldrb	r0, [pc, r1, lsl #10]
   1e8dc:	streq	pc, [r1, #-111]	; 0xffffff91
   1e8e0:	svclt	0x0000e7d9
   1e8e4:	andcs	r4, r3, #7168	; 0x1c00
   1e8e8:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
   1e8ec:	bvs	fe6d6900 <mkdtemp@@Base+0xfe684924>
   1e8f0:	mrrcne	3, 1, r3, r0, cr12
   1e8f4:	addsmi	sp, r1, #3
   1e8f8:	ldmdavs	r8, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1e8fc:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   1e900:			; <UNDEFINED> instruction: 0x47704478
   1e904:	andeq	r6, r7, r6, lsr r4
   1e908:	andeq	r1, r4, r4, asr fp
   1e90c:	andcs	r4, r3, #6144	; 0x1800
   1e910:	and	r4, r3, fp, ror r4
   1e914:	tstcc	ip, #630784	; 0x9a000
   1e918:	andle	r1, r3, r1, asr ip
   1e91c:			; <UNDEFINED> instruction: 0xd1f94290
   1e920:			; <UNDEFINED> instruction: 0x47706958
   1e924:	ldrbmi	r2, [r0, -r0]!
   1e928:	andeq	r6, r7, r0, lsl r4
   1e92c:	andcs	r4, r3, #11264	; 0x2c00
   1e930:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
   1e934:	and	r6, r4, r0, lsl #18
   1e938:	tstcc	ip, #630784	; 0x9a000
   1e93c:	svccc	0x00fff1b2
   1e940:	addsmi	sp, r1, #8
   1e944:	ldmdbvs	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1e948:	svclt	0x00182a00
   1e94c:			; <UNDEFINED> instruction: 0xd1f34290
   1e950:			; <UNDEFINED> instruction: 0x47706818
   1e954:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   1e958:	svclt	0x00004770
   1e95c:	andeq	r6, r7, lr, ror #7
   1e960:	strdeq	pc, [r3], -sl
   1e964:	svcne	0x000b6801
   1e968:	stmdale	r7, {r0, r3, r8, r9, fp, sp}
   1e96c:			; <UNDEFINED> instruction: 0xf003e8df
   1e970:	andscs	r2, lr, r5, lsl #12
   1e974:	strcs	r2, [r6], #-518	; 0xfffffdfa
   1e978:	tstcs	r0, r6, lsl #24
   1e97c:	andcs	r4, r3, #16, 22	; 0x4000
   1e980:	ldrbtmi	r6, [fp], #-2304	; 0xfffff700
   1e984:	bvs	fe6d699c <mkdtemp@@Base+0xfe6849c0>
   1e988:			; <UNDEFINED> instruction: 0xf1b2331c
   1e98c:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
   1e990:			; <UNDEFINED> instruction: 0xd1f84291
   1e994:	bcs	38e04 <error@@Base+0x9900>
   1e998:	addsmi	fp, r0, #24, 30	; 0x60
   1e99c:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1e9a0:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
   1e9a4:			; <UNDEFINED> instruction: 0x47704478
   1e9a8:	strb	r2, [r7, ip, lsl #2]!
   1e9ac:	strb	r2, [r5, r2, lsl #2]!
   1e9b0:	strb	r2, [r3, r3, lsl #2]!
   1e9b4:	strb	r2, [r1, r8, lsl #2]!
   1e9b8:	ldrb	r2, [pc, sl, lsl #2]
   1e9bc:	ldrb	r2, [sp, r1, lsl #2]
   1e9c0:	muleq	r7, lr, r3
   1e9c4:	andeq	pc, r3, ip, lsr #13
   1e9c8:			; <UNDEFINED> instruction: 0x4605b570
   1e9cc:	strcs	r4, [r3], -ip, lsl #24
   1e9d0:	ldrbtmi	r4, [ip], #-2316	; 0xfffff6f4
   1e9d4:	and	r4, r1, r9, ror r4
   1e9d8:	svcne	0x001cf854
   1e9dc:	tstlt	r1, r8, lsr #12
   1e9e0:	cdp	7, 8, cr15, cr8, cr7, {7}
   1e9e4:	stmdbvs	r3!, {r4, r6, r8, ip, sp, pc}^
   1e9e8:	ldmdblt	fp, {r0, r3, r5, r9, sl, lr}
   1e9ec:			; <UNDEFINED> instruction: 0xf7e66860
   1e9f0:	tstlt	r8, ip, asr #30
   1e9f4:			; <UNDEFINED> instruction: 0x1c736aa6
   1e9f8:	strcs	sp, [pc], -lr, ror #3
   1e9fc:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   1ea00:	andeq	r6, r7, lr, asr #6
   1ea04:	andeq	pc, r3, ip, lsr #13
   1ea08:	movwcs	fp, #30200	; 0x75f8
   1ea0c:			; <UNDEFINED> instruction: 0x46074c10
   1ea10:	vmax.s8	d18, d0, d1
   1ea14:	ldrbtmi	r3, [ip], #-1297	; 0xfffffaef
   1ea18:	bcs	296a30 <mkdtemp@@Base+0x244a54>
   1ea1c:	eormi	sp, r9, #65536	; 0x10000
   1ea20:	bvs	fe912e50 <mkdtemp@@Base+0xfe8c0e74>
   1ea24:			; <UNDEFINED> instruction: 0xf1a31c58
   1ea28:			; <UNDEFINED> instruction: 0xf1040202
   1ea2c:	blx	19faa4 <mkdtemp@@Base+0x14dac8>
   1ea30:	mvnsle	pc, r2, lsl #2
   1ea34:	ldcllt	6, cr4, [r8, #96]!	; 0x60
   1ea38:	ldrtmi	r6, [r8], -r1, lsr #16
   1ea3c:	rscsle	r2, r0, r0, lsl #18
   1ea40:	cdp	7, 5, cr15, cr8, cr7, {7}
   1ea44:	mvnle	r2, r0, lsl #16
   1ea48:	ldrmi	r6, [r8], -r3, lsr #18
   1ea4c:	svclt	0x0000bdf8
   1ea50:	andeq	r6, r7, sl, lsl #6
   1ea54:	svcmi	0x00f0e92d
   1ea58:	stcmi	0, cr11, [r8], #-524	; 0xfffffdf4
   1ea5c:	bleq	5aba0 <mkdtemp@@Base+0x8bc4>
   1ea60:	strmi	r4, [r1], r7, lsr #26
   1ea64:	movwls	r4, #5244	; 0x147c
   1ea68:	ldrcc	r4, [ip], #-1149	; 0xfffffb83
   1ea6c:			; <UNDEFINED> instruction: 0x465e4690
   1ea70:	tstls	r0, r3, lsl #6
   1ea74:	svclt	0x00182d00
   1ea78:	eorle	r2, r8, lr, lsl #22
   1ea7c:	svceq	0x0000f1b8
   1ea80:			; <UNDEFINED> instruction: 0xf854d102
   1ea84:	bllt	4eda9c <mkdtemp@@Base+0x49bac0>
   1ea88:	svceq	0x0000f1b9
   1ea8c:			; <UNDEFINED> instruction: 0xf854d026
   1ea90:	mvnlt	r3, r8, lsl #24
   1ea94:	ldmiblt	r3, {r8, r9, fp, ip, pc}^
   1ea98:			; <UNDEFINED> instruction: 0xb126465f
   1ea9c:			; <UNDEFINED> instruction: 0xf10b9b01
   1eaa0:			; <UNDEFINED> instruction: 0xf8060701
   1eaa4:	strtmi	r3, [r8], -fp
   1eaa8:	stcl	7, cr15, [r6, #-924]!	; 0xfffffc64
   1eaac:	bleq	596d0 <mkdtemp@@Base+0x76f4>
   1eab0:			; <UNDEFINED> instruction: 0xf10b4682
   1eab4:	ldrtmi	r0, [r0], -r2, lsl #2
   1eab8:	b	fec5ca5c <mkdtemp@@Base+0xfec0aa80>
   1eabc:			; <UNDEFINED> instruction: 0xb1a84603
   1eac0:	andeq	pc, r1, #-2147483646	; 0x80000002
   1eac4:			; <UNDEFINED> instruction: 0x46294438
   1eac8:			; <UNDEFINED> instruction: 0xf7e7461e
   1eacc:	stmiavs	r3!, {r2, r3, r5, r8, sl, fp, sp, lr, pc}^
   1ead0:	cfldrdne	mvd3, [sl], {28}
   1ead4:			; <UNDEFINED> instruction: 0xf854d00e
   1ead8:	bfi	r5, ip, (invalid: 24:11)
   1eadc:	blcs	456e4 <error@@Base+0x161e0>
   1eae0:			; <UNDEFINED> instruction: 0xf854d0da
   1eae4:	blcs	2db0c <__read_chk@plt+0x270a8>
   1eae8:	ubfx	sp, r6, #1, #17
   1eaec:			; <UNDEFINED> instruction: 0x461e4630
   1eaf0:	svc	0x0008f7e6
   1eaf4:	andlt	r4, r3, r0, lsr r6
   1eaf8:	svchi	0x00f0e8bd
   1eafc:			; <UNDEFINED> instruction: 0x000762bc
   1eb00:	andeq	pc, r3, r8, lsl r6	; <UNPREDICTABLE>
   1eb04:	blmi	bb13c0 <mkdtemp@@Base+0xb5f3e4>
   1eb08:	push	{r1, r3, r4, r5, r6, sl, lr}
   1eb0c:	strdlt	r4, [r2], r0
   1eb10:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eb14:			; <UNDEFINED> instruction: 0xf04f9301
   1eb18:	mrslt	r0, (UNDEF: 56)
   1eb1c:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}^
   1eb20:	bmi	a26b28 <mkdtemp@@Base+0x9d4b4c>
   1eb24:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   1eb28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eb2c:	subsmi	r9, sl, r1, lsl #22
   1eb30:	andlt	sp, r2, r1, asr #2
   1eb34:			; <UNDEFINED> instruction: 0x87f0e8bd
   1eb38:			; <UNDEFINED> instruction: 0xf7e7460e
   1eb3c:	strmi	lr, [r1], lr, ror #30
   1eb40:	stmdacs	r0, {ip, pc}
   1eb44:	stmdbmi	r0!, {r2, r3, r5, r6, r7, ip, lr, pc}
   1eb48:	ldrtmi	r4, [r8], -pc, ror #12
   1eb4c:			; <UNDEFINED> instruction: 0xf7e74479
   1eb50:			; <UNDEFINED> instruction: 0x4604ead8
   1eb54:			; <UNDEFINED> instruction: 0xf8dfb350
   1eb58:			; <UNDEFINED> instruction: 0xf8dfa074
   1eb5c:	ldrbtmi	r8, [sl], #116	; 0x74
   1eb60:	strd	r4, [r5], -r8
   1eb64:	ldrtmi	r4, [r8], -r1, asr #12
   1eb68:	b	ff2dcb0c <mkdtemp@@Base+0xff28ab30>
   1eb6c:	mvnlt	r4, r4, lsl #12
   1eb70:	bicslt	r7, fp, r3, lsr #16
   1eb74:			; <UNDEFINED> instruction: 0xf7ff4620
   1eb78:	stmdacs	pc, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1eb7c:	strdlt	sp, [lr, r2]
   1eb80:			; <UNDEFINED> instruction: 0x46504d14
   1eb84:	and	r4, r4, sp, ror r4
   1eb88:	movwcc	r6, #6827	; 0x1aab
   1eb8c:			; <UNDEFINED> instruction: 0xf855d00a
   1eb90:	andcs	r0, r0, #28, 30	; 0x70
   1eb94:			; <UNDEFINED> instruction: 0xf0104621
   1eb98:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   1eb9c:	stmiavs	fp!, {r2, r4, r5, r6, r7, ip, lr, pc}^
   1eba0:	bicsle	r3, pc, r1, lsl #6
   1eba4:			; <UNDEFINED> instruction: 0xf7e64648
   1eba8:	ldr	lr, [r9, lr, lsr #29]!
   1ebac:			; <UNDEFINED> instruction: 0xf7e64648
   1ebb0:	andcs	lr, r1, sl, lsr #29
   1ebb4:			; <UNDEFINED> instruction: 0xf7e7e7b5
   1ebb8:	svclt	0x0000eb2a
   1ebbc:	andeq	r6, r7, r8, ror sp
   1ebc0:	andeq	r0, r0, ip, asr r6
   1ebc4:	andeq	r6, r7, sl, asr sp
   1ebc8:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   1ebcc:	andeq	pc, r3, r2, lsr #10
   1ebd0:	andeq	r8, r3, r4, ror #15
   1ebd4:	muleq	r7, ip, r1
   1ebd8:	blmi	af1488 <mkdtemp@@Base+0xa9f4ac>
   1ebdc:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   1ebe0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1ebe4:	movwls	r6, #6171	; 0x181b
   1ebe8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ebec:	blcs	378c00 <mkdtemp@@Base+0x326c24>
   1ebf0:	ldm	pc, {r0, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1ebf4:	bcs	ddac08 <mkdtemp@@Base+0xd88c2c>
   1ebf8:	bcs	da0850 <mkdtemp@@Base+0xd4e874>
   1ebfc:	smladeq	r7, r4, r7, r0
   1ec00:	smladeq	r7, r4, r4, r1
   1ec04:	addvc	pc, r0, pc, asr #8
   1ec08:	blmi	7f1490 <mkdtemp@@Base+0x79f4b4>
   1ec0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ec10:	blls	78c80 <mkdtemp@@Base+0x26ca4>
   1ec14:	teqle	r0, sl, asr r0
   1ec18:			; <UNDEFINED> instruction: 0xf85db003
   1ec1c:	stmdbvs	r0, {r2, r8, r9, fp, ip, sp, lr, pc}
   1ec20:	biccs	pc, fp, #64, 4
   1ec24:	svclt	0x00084298
   1ec28:	sbcvc	pc, r0, pc, asr #8
   1ec2c:			; <UNDEFINED> instruction: 0xf5b0d0ec
   1ec30:	svclt	0x00087f33
   1ec34:	andcs	pc, r9, r0, asr #4
   1ec38:	vhadd.s8	<illegal reg q14.5>, q8, q11
   1ec3c:	addsmi	r1, r8, #2080374786	; 0x7c000002
   1ec40:			; <UNDEFINED> instruction: 0xf44fbf0c
   1ec44:	andcs	r7, r0, r0, lsl #1
   1ec48:	stmiavs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1ec4c:	sbcsle	r2, fp, r0, lsl #16
   1ec50:	strbtmi	r2, [r9], -r0, lsl #6
   1ec54:			; <UNDEFINED> instruction: 0xf7e6461a
   1ec58:	stmdals	r0, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
   1ec5c:	ldc	7, cr15, [r8, #-924]	; 0xfffffc64
   1ec60:	stmvs	r0, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1ec64:	sbcle	r2, pc, r0, lsl #16
   1ec68:	strbtmi	r2, [r9], -r0, lsl #6
   1ec6c:			; <UNDEFINED> instruction: 0xf7e6461a
   1ec70:	stmdals	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   1ec74:	stc	7, cr15, [ip, #-924]	; 0xfffffc64
   1ec78:			; <UNDEFINED> instruction: 0xf7e7e7c6
   1ec7c:	andcs	lr, r0, r8, asr #21
   1ec80:	svclt	0x0000e7c2
   1ec84:	andeq	r6, r7, r4, lsr #25
   1ec88:	andeq	r0, r0, ip, asr r6
   1ec8c:	andeq	r6, r7, r4, ror ip
   1ec90:	blmi	20b238 <mkdtemp@@Base+0x1b925c>
   1ec94:	stmdavs	r1, {r0, r1, r9, sp}
   1ec98:	and	r4, r3, fp, ror r4
   1ec9c:	tstcc	ip, #630784	; 0x9a000
   1eca0:	andle	r1, r3, r0, asr ip
   1eca4:			; <UNDEFINED> instruction: 0xd1f94291
   1eca8:			; <UNDEFINED> instruction: 0x47706958
   1ecac:	ldrbmi	r2, [r0, -r0]!
   1ecb0:	andeq	r6, r7, r8, lsl #1
   1ecb4:	stmdavs	r2, {r3, r4, r6, r8, ip, sp, pc}
   1ecb8:	blcs	26690c <mkdtemp@@Base+0x214930>
   1ecbc:	ldm	pc, {r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1ecc0:	streq	pc, [r7, -r3]
   1ecc4:	streq	r0, [r9, -r7, lsl #14]
   1ecc8:	streq	r0, [r9, #-1289]	; 0xfffffaf7
   1eccc:	ldrbmi	r2, [r0, -r1]!
   1ecd0:	ldrbmi	r2, [r0, -r0]!
   1ecd4:			; <UNDEFINED> instruction: 0xf0323a0a
   1ecd8:	svclt	0x000c0302
   1ecdc:	andcs	r2, r0, r1
   1ece0:	svclt	0x00004770
   1ece4:	blcs	2668f8 <mkdtemp@@Base+0x21491c>
   1ece8:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1ecec:	tstne	r5, r3	; <UNPREDICTABLE>
   1ecf0:	vstreq	d0, [r6, #-36]	; 0xffffffdc
   1ecf4:	streq	r0, [r6, -r6, lsl #30]
   1ecf8:	ldrbmi	r2, [r0, -r0]!
   1ecfc:	ldrbmi	r2, [r0, -ip]!
   1ed00:	ldrbmi	r2, [r0, -r2]!
   1ed04:	ldrbmi	r2, [r0, -r3]!
   1ed08:	ldrbmi	r2, [r0, -r8]!
   1ed0c:	ldrbmi	r2, [r0, -sl]!
   1ed10:	ldrbmi	r2, [r0, -r1]!
   1ed14:	ldrlt	r4, [r0, #-2319]	; 0xfffff6f1
   1ed18:			; <UNDEFINED> instruction: 0x46044479
   1ed1c:	stcl	7, cr15, [sl], #924	; 0x39c
   1ed20:	stmdbmi	sp, {r3, r7, r8, ip, sp, pc}
   1ed24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1ed28:	stcl	7, cr15, [r4], #924	; 0x39c
   1ed2c:	stmdbmi	fp, {r4, r5, r6, r8, ip, sp, pc}
   1ed30:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1ed34:	ldcl	7, cr15, [lr], {231}	; 0xe7
   1ed38:	svclt	0x000c2800
   1ed3c:	eorsvc	pc, r3, pc, asr #8
   1ed40:	rscscc	pc, pc, pc, asr #32
   1ed44:	vmla.f32	d27, d0, d0
   1ed48:	ldclt	0, cr1, [r0, #-636]	; 0xfffffd84
   1ed4c:	sbccs	pc, fp, r0, asr #4
   1ed50:	svclt	0x0000bd10
   1ed54:	andeq	pc, r3, ip, asr r3	; <UNPREDICTABLE>
   1ed58:	andeq	pc, r3, r2, asr #6
   1ed5c:	andeq	pc, r3, sl, lsr #6
   1ed60:	biccs	pc, fp, #64, 4
   1ed64:	mulle	sp, r8, r2
   1ed68:	svcvc	0x0033f5b0
   1ed6c:	vhadd.s8	d29, d0, d7
   1ed70:	addsmi	r1, r8, #2080374786	; 0x7c000002
   1ed74:			; <UNDEFINED> instruction: 0xf44fbf0c
   1ed78:	andcs	r7, r0, r0, lsl #1
   1ed7c:	vaba.s8	q10, q0, q8
   1ed80:	ldrbmi	r2, [r0, -r9]!
   1ed84:	sbcvc	pc, r0, pc, asr #8
   1ed88:	svclt	0x00004770
   1ed8c:	svcvc	0x00c0f5b0
   1ed90:	vhadd.s8	d29, d0, d14
   1ed94:	addsmi	r2, r8, #603979776	; 0x24000000
   1ed98:			; <UNDEFINED> instruction: 0xf5b0d007
   1ed9c:	vmax.f32	d23, d16, d0
   1eda0:	svclt	0x0018109f
   1eda4:	rscscc	pc, pc, pc, asr #32
   1eda8:	vst1.16	{d20}, [pc :256], r0
   1edac:			; <UNDEFINED> instruction: 0x47707033
   1edb0:	sbccs	pc, fp, r0, asr #4
   1edb4:	svclt	0x00004770
   1edb8:	biccs	pc, fp, #64, 4
   1edbc:	mulle	lr, r8, r2
   1edc0:	svcvc	0x0033f5b0
   1edc4:	vhadd.s8	d29, d0, d5
   1edc8:	addsmi	r1, r8, #2080374786	; 0x7c000002
   1edcc:	andcs	sp, r0, r4
   1edd0:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   1edd4:			; <UNDEFINED> instruction: 0x47704478
   1edd8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   1eddc:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   1ede0:			; <UNDEFINED> instruction: 0x47704478
   1ede4:	andeq	pc, r3, r8, lsl #5
   1ede8:	muleq	r3, sl, r2
   1edec:	andeq	pc, r3, r8, lsl #5
   1edf0:	biccs	pc, fp, #64, 4
   1edf4:	mulle	ip, r8, r2
   1edf8:	svcvc	0x0033f5b0
   1edfc:	vhadd.s8	d29, d0, d7
   1ee00:	addsmi	r1, r8, #2080374786	; 0x7c000002
   1ee04:			; <UNDEFINED> instruction: 0xf04fbf14
   1ee08:	strdcs	r3, [r2], -pc	; <UNPREDICTABLE>
   1ee0c:	andcs	r4, r4, r0, ror r7
   1ee10:	andcs	r4, r3, r0, ror r7
   1ee14:	svclt	0x00004770
   1ee18:	subsle	r2, lr, r0, lsl #16
   1ee1c:			; <UNDEFINED> instruction: 0x4604b538
   1ee20:	stmdbcs	sp, {r0, fp, sp, lr}
   1ee24:	ldm	pc, {r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1ee28:	tstpl	r7, r1	; <UNPREDICTABLE>
   1ee2c:	tstpl	r7, sl, asr #8
   1ee30:	cfstrseq	mvf3, [sp, #-296]	; 0xfffffed8
   1ee34:	blcs	aef340 <mkdtemp@@Base+0xa9d364>
   1ee38:			; <UNDEFINED> instruction: 0xf7e76880
   1ee3c:	stmdavs	r1!, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   1ee40:	adcvs	r2, r3, r0, lsl #6
   1ee44:	andcs	r4, r3, #37888	; 0x9400
   1ee48:	and	r4, r3, fp, ror r4
   1ee4c:	tstcc	ip, #630784	; 0x9a000
   1ee50:	andle	r1, r7, r0, asr ip
   1ee54:	mvnsle	r4, sl, lsl #5
   1ee58:	tstlt	fp, fp, asr r9
   1ee5c:	tstlt	r8, r0, ror #24
   1ee60:			; <UNDEFINED> instruction: 0xf83ef000
   1ee64:			; <UNDEFINED> instruction: 0x0112e9d4
   1ee68:	blx	ffc5af34 <mkdtemp@@Base+0xffc08f58>
   1ee6c:			; <UNDEFINED> instruction: 0x0114e9d4
   1ee70:	blx	ffb5af3c <mkdtemp@@Base+0xffb08f60>
   1ee74:	cmpcs	r8, r0, lsr #12
   1ee78:	ldrhtmi	lr, [r8], -sp
   1ee7c:	blt	ff9daf48 <mkdtemp@@Base+0xff988f6c>
   1ee80:			; <UNDEFINED> instruction: 0xf7e66b40
   1ee84:	blvs	ff85a38c <mkdtemp@@Base+0xff8083b0>
   1ee88:			; <UNDEFINED> instruction: 0xff3cf7fe
   1ee8c:			; <UNDEFINED> instruction: 0xf7fe6c20
   1ee90:	stmibvs	r0!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1ee94:			; <UNDEFINED> instruction: 0xf0312120
   1ee98:	strcs	pc, [r0, #-2777]	; 0xfffff527
   1ee9c:	stmibvs	r0!, {r6, r8, sp}
   1eea0:			; <UNDEFINED> instruction: 0xf03161e5
   1eea4:	stmdavs	r1!, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   1eea8:	strb	r6, [fp, r5, lsr #3]
   1eeac:			; <UNDEFINED> instruction: 0xf7e66b40
   1eeb0:	blvs	ff85a360 <mkdtemp@@Base+0xff808384>
   1eeb4:			; <UNDEFINED> instruction: 0xff26f7fe
   1eeb8:			; <UNDEFINED> instruction: 0xf7fe6c20
   1eebc:	stmdbvs	r0!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1eec0:	svc	0x00fcf7e6
   1eec4:	stmdavs	r1!, {r8, r9, sp}
   1eec8:	ldr	r6, [fp, r3, ror #2]!
   1eecc:			; <UNDEFINED> instruction: 0xf7e768c0
   1eed0:	movwcs	lr, #2960	; 0xb90
   1eed4:	rscvs	r6, r3, r1, lsr #16
   1eed8:			; <UNDEFINED> instruction: 0x4770e7b4
   1eedc:	ldrdeq	r5, [r7], -r8
   1eee0:			; <UNDEFINED> instruction: 0x4605b538
   1eee4:			; <UNDEFINED> instruction: 0xf7fe6800
   1eee8:	blvs	a5eb24 <mkdtemp@@Base+0xa0cb48>
   1eeec:			; <UNDEFINED> instruction: 0xff0af7fe
   1eef0:			; <UNDEFINED> instruction: 0xf7fe6b68
   1eef4:	stmdbvs	r8!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   1eef8:	stc	7, cr15, [r4, #-920]	; 0xfffffc68
   1eefc:	cmplt	fp, fp, ror #18
   1ef00:	stmibvs	fp!, {sl, sp}
   1ef04:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1ef08:			; <UNDEFINED> instruction: 0xf7e63401
   1ef0c:	stmdbvs	fp!, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
   1ef10:	mvnsle	r4, #156, 4	; 0xc0000009
   1ef14:			; <UNDEFINED> instruction: 0xf7e669a8
   1ef18:	blvs	fea5a2f8 <mkdtemp@@Base+0xfea0831c>
   1ef1c:			; <UNDEFINED> instruction: 0xff7cf7ff
   1ef20:			; <UNDEFINED> instruction: 0xf7e66be8
   1ef24:			; <UNDEFINED> instruction: 0x4628ecf0
   1ef28:	pop	{r6, r8, sp}
   1ef2c:			; <UNDEFINED> instruction: 0xf0314038
   1ef30:	svclt	0x0000ba8d
   1ef34:	cmpcs	r0, r0, lsl r5
   1ef38:			; <UNDEFINED> instruction: 0xf7e72001
   1ef3c:			; <UNDEFINED> instruction: 0x4604ea92
   1ef40:			; <UNDEFINED> instruction: 0xf7feb180
   1ef44:	eorvs	pc, r0, r1, asr lr	; <UNPREDICTABLE>
   1ef48:			; <UNDEFINED> instruction: 0xf7feb170
   1ef4c:	msrvs	CPSR_, #1232	; 0x4d0
   1ef50:			; <UNDEFINED> instruction: 0xf7feb150
   1ef54:	msrvs	SPSR_, #1168	; 0x490
   1ef58:	movwcs	fp, #304	; 0x130
   1ef5c:			; <UNDEFINED> instruction: 0x61a36123
   1ef60:	movwcc	lr, #59844	; 0xe9c4
   1ef64:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1ef68:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   1ef6c:			; <UNDEFINED> instruction: 0xffb8f7ff
   1ef70:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1ef74:	cmpcs	r8, r8, lsr r5
   1ef78:	andcs	r4, r1, r5, lsl #12
   1ef7c:	b	1c5cf20 <mkdtemp@@Base+0x1c0af44>
   1ef80:	stmdacs	r0, {r2, r9, sl, lr}
   1ef84:	movwcs	sp, #46	; 0x2e
   1ef88:	rscscc	pc, pc, #79	; 0x4f
   1ef8c:	cmpvs	r3, r5
   1ef90:	movwcc	lr, #10688	; 0x29c0
   1ef94:	stmib	r0, {r0, r1, r6, sl, sp, lr}^
   1ef98:	stmib	r0, {r1, r2, r8, r9, ip, sp}^
   1ef9c:	tstvs	r2, fp, lsl #6
   1efa0:	stmdale	r7!, {r0, r1, r2, r3, r8, sl, fp, sp}
   1efa4:			; <UNDEFINED> instruction: 0xf005e8df
   1efa8:	stceq	0, cr2, [sp, #-32]	; 0xffffffe0
   1efac:	stceq	0, cr2, [sp, #-32]	; 0xffffffe0
   1efb0:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
   1efb4:	stceq	13, cr0, [r6, #-52]!	; 0xffffffcc
   1efb8:	ldc	7, cr15, [r6], #-924	; 0xfffffc64
   1efbc:	stmdavs	r5!, {r4, r6, r7, r8, ip, sp, pc}
   1efc0:	blmi	4b7248 <mkdtemp@@Base+0x46526c>
   1efc4:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
   1efc8:	bvs	fe6d6fdc <mkdtemp@@Base+0xfe685000>
   1efcc:	mrrcne	3, 1, r3, r1, cr12
   1efd0:	adcmi	sp, sl, #8
   1efd4:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1efd8:			; <UNDEFINED> instruction: 0xf7ffb123
   1efdc:	strmi	pc, [r3], -fp, lsr #31
   1efe0:	cmnlt	r8, r0, ror #8
   1efe4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1efe8:	bl	1ddcf8c <mkdtemp@@Base+0x1d8afb0>
   1efec:	stmdavs	r5!, {r4, r8, ip, sp, pc}
   1eff0:	strb	r6, [r6, r0, ror #1]!
   1eff4:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   1eff8:	stc	7, cr15, [r4], {230}	; 0xe6
   1effc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1f000:	ldrmi	r4, [ip], -r0, lsr #12
   1f004:			; <UNDEFINED> instruction: 0xff08f7ff
   1f008:	svclt	0x0000e7ec
   1f00c:	andeq	r5, r7, sl, asr sp
   1f010:	stmdbcs	r0, {r0, r1, r2, r4, r5, r7, r9, fp, lr}
   1f014:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1f018:	ldrbtmi	r4, [sl], #-2998	; 0xfffff44a
   1f01c:	addlt	fp, ip, r0, ror r5
   1f020:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f024:			; <UNDEFINED> instruction: 0xf04f930b
   1f028:	andsle	r0, r9, r0, lsl #6
   1f02c:	strmi	r6, [r4], -r3, lsl #16
   1f030:	svcne	0x001a460d
   1f034:	ldmdale	pc, {r0, r3, r9, fp, sp}	; <UNPREDICTABLE>
   1f038:			; <UNDEFINED> instruction: 0xf012e8df
   1f03c:	sbceq	r0, r5, pc, lsr #32
   1f040:	ldrsbeq	r0, [r0], #6
   1f044:	sbcseq	r0, r2, lr, lsl r0
   1f048:	sbcseq	r0, r8, lr, lsl r0
   1f04c:	sbcseq	r0, r4, lr, lsl r0
   1f050:			; <UNDEFINED> instruction: 0xb1286b60
   1f054:	tstlt	r9, r9, ror #22
   1f058:	bl	135cffc <mkdtemp@@Base+0x130b020>
   1f05c:	rsbsle	r2, sl, r0, lsl #16
   1f060:	bmi	fe967068 <mkdtemp@@Base+0xfe91508c>
   1f064:	ldrbtmi	r4, [sl], #-2979	; 0xfffff45d
   1f068:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f06c:	subsmi	r9, sl, fp, lsl #22
   1f070:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
   1f074:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   1f078:	svcne	0x0011682a
   1f07c:	vmla.i8	d2, d0, d9
   1f080:	ldm	pc, {r0, r1, r2, r5, r8, pc}^	; <UNPREDICTABLE>
   1f084:	msreq	CPSR_fxc, r1, lsl r0
   1f088:	teqeq	r1, r9, lsr #32
   1f08c:			; <UNDEFINED> instruction: 0x0125012f
   1f090:			; <UNDEFINED> instruction: 0x0125012d
   1f094:			; <UNDEFINED> instruction: 0x01250129
   1f098:	andcs	r0, r0, r7, lsr #2
   1f09c:	svcne	0x0011682a
   1f0a0:	ldmdale	fp, {r0, r3, r8, fp, sp}
   1f0a4:			; <UNDEFINED> instruction: 0xf856a602
   1f0a8:	strmi	r1, [lr], #-33	; 0xffffffdf
   1f0ac:	svclt	0x00004730
   1f0b0:	andeq	r0, r0, r1, ror #2
   1f0b4:			; <UNDEFINED> instruction: 0xffffffb1
   1f0b8:	andeq	r0, r0, fp, asr r1
   1f0bc:	andeq	r0, r0, r5, asr r1
   1f0c0:	andeq	r0, r0, sp, lsr #32
   1f0c4:	andeq	r0, r0, pc, asr #2
   1f0c8:	andeq	r0, r0, sp, lsr #32
   1f0cc:	andeq	r0, r0, r9, asr #2
   1f0d0:	andeq	r0, r0, sp, lsr #32
   1f0d4:	andeq	r0, r0, r3, asr #2
   1f0d8:	andcs	r4, r1, #24, 12	; 0x1800000
   1f0dc:			; <UNDEFINED> instruction: 0xd1bf4282
   1f0e0:	pople	{r0, r2, r3, r8, r9, fp, sp}
   1f0e4:			; <UNDEFINED> instruction: 0xf852a202
   1f0e8:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   1f0ec:	svclt	0x00004710
   1f0f0:	muleq	r0, r9, r1
   1f0f4:	andeq	r0, r0, r5, lsr #2
   1f0f8:	andeq	r0, r0, r7, rrx
   1f0fc:	andeq	r0, r0, sp, asr #32
   1f100:	muleq	r0, r9, r1
   1f104:	andeq	r0, r0, r5, lsr #2
   1f108:	andeq	r0, r0, r7, rrx
   1f10c:	andeq	r0, r0, sp, asr #32
   1f110:			; <UNDEFINED> instruction: 0xffffff71
   1f114:			; <UNDEFINED> instruction: 0xffffff71
   1f118:			; <UNDEFINED> instruction: 0xffffff61
   1f11c:			; <UNDEFINED> instruction: 0xffffff61
   1f120:	andeq	r0, r0, r9, lsr r0
   1f124:	andeq	r0, r0, r9, lsr r0
   1f128:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr}
   1f12c:	blvs	1a93394 <mkdtemp@@Base+0x1a413b8>
   1f130:	addsle	r2, r5, r0, lsl #18
   1f134:	b	ff7dd0d8 <mkdtemp@@Base+0xff78b0fc>
   1f138:	orrsle	r2, r1, r0, lsl #16
   1f13c:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr}
   1f140:	stmibvs	r9!, {r1, r2, r3, r7, ip, lr, pc}^
   1f144:	addle	r2, fp, r0, lsl #18
   1f148:			; <UNDEFINED> instruction: 0xf7e72220
   1f14c:	stmdacs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
   1f150:	andcs	sp, r1, r6, lsl #3
   1f154:	stmdbvs	r0!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
   1f158:	addle	r2, r1, r0, lsl #16
   1f15c:	blcs	39710 <error@@Base+0xa20c>
   1f160:	svcge	0x007ef43f
   1f164:	bl	fe5dd108 <mkdtemp@@Base+0xfe58b12c>
   1f168:			; <UNDEFINED> instruction: 0xf43f2800
   1f16c:	stmdbvs	r8!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1f170:	bl	fe45d114 <mkdtemp@@Base+0xfe40b138>
   1f174:			; <UNDEFINED> instruction: 0xf43f2800
   1f178:	stmdbvs	r0!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1f17c:	bl	fe8dd120 <mkdtemp@@Base+0xfe88b144>
   1f180:	stmdbvs	r8!, {r1, r2, r9, sl, lr}^
   1f184:	bl	fe7dd128 <mkdtemp@@Base+0xfe78b14c>
   1f188:	strmi	r2, [r1], -r0, lsl #4
   1f18c:			; <UNDEFINED> instruction: 0xf7e74630
   1f190:	strmi	lr, [r6], -r6, lsl #21
   1f194:			; <UNDEFINED> instruction: 0xf47f2800
   1f198:	stmdbvs	r0!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}^
   1f19c:	bl	fe4dd140 <mkdtemp@@Base+0xfe48b164>
   1f1a0:	stmdbvs	r0!, {r0, r1, r9, sl, lr}^
   1f1a4:			; <UNDEFINED> instruction: 0xf7e7461c
   1f1a8:	andls	lr, r1, r6, ror fp
   1f1ac:			; <UNDEFINED> instruction: 0xf7e76968
   1f1b0:	stmdbls	r1, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   1f1b4:			; <UNDEFINED> instruction: 0x46024633
   1f1b8:			; <UNDEFINED> instruction: 0xf7e74620
   1f1bc:	blx	fec592dc <mkdtemp@@Base+0xfec07300>
   1f1c0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1f1c4:	stmdavs	sl!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   1f1c8:	stmdbcs	r9, {r0, r4, r8, r9, sl, fp, ip}
   1f1cc:	ldm	pc, {r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1f1d0:	tstcs	lr, r1	; <UNPREDICTABLE>
   1f1d4:	ldrbne	r1, [sp, #-2075]!	; 0xfffff7e5
   1f1d8:	svceq	0x007d127d
   1f1dc:	ldrb	r2, [sp, -r3]
   1f1e0:	ldrb	r2, [fp, -r8]
   1f1e4:	ldrb	r2, [r9, -ip]
   1f1e8:	ldrb	r2, [r7, -r2]
   1f1ec:	ldrb	r2, [r5, -sl]
   1f1f0:	andcs	r2, ip, #1
   1f1f4:	andcs	lr, r1, r2, ror r7
   1f1f8:	strb	r2, [pc, -sl, lsl #4]!
   1f1fc:	andcs	r2, r8, #1
   1f200:	andcs	lr, r1, ip, ror #14
   1f204:	strb	r2, [r9, -r3, lsl #4]!
   1f208:	andcs	r2, r2, #1
   1f20c:	andcs	lr, r1, r6, ror #14
   1f210:	strb	r2, [r3, -r0, lsl #4]!
   1f214:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
   1f218:	svcge	0x0022f43f
   1f21c:	blcs	395d0 <error@@Base+0xa0cc>
   1f220:	svcge	0x001ef43f
   1f224:	bge	149e40 <mkdtemp@@Base+0xf7e64>
   1f228:			; <UNDEFINED> instruction: 0xf7e6a903
   1f22c:	blge	29a1cc <mkdtemp@@Base+0x2481f0>
   1f230:	bge	2395d8 <mkdtemp@@Base+0x1e75fc>
   1f234:			; <UNDEFINED> instruction: 0xf7e6a907
   1f238:	stmiavs	r0!, {r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   1f23c:	andcs	sl, r0, #98304	; 0x18000
   1f240:	bl	75d1e0 <mkdtemp@@Base+0x70b204>
   1f244:	stmdbge	sl, {r3, r5, r6, r7, fp, sp, lr}
   1f248:			; <UNDEFINED> instruction: 0xf7e62200
   1f24c:	stmdbls	r7, {r3, r4, r8, r9, fp, sp, lr, pc}
   1f250:			; <UNDEFINED> instruction: 0xf7e79803
   1f254:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
   1f258:	svcge	0x0002f47f
   1f25c:	stmdals	r4, {r3, r8, fp, ip, pc}
   1f260:	stmda	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f264:			; <UNDEFINED> instruction: 0xf47f2800
   1f268:	stmdbls	r9, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   1f26c:			; <UNDEFINED> instruction: 0xf7e79805
   1f270:	stmdacs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
   1f274:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {3}
   1f278:	stmdals	r6, {r1, r3, r8, fp, ip, pc}
   1f27c:	ldmda	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f280:			; <UNDEFINED> instruction: 0xf080fab0
   1f284:	strbt	r0, [ip], r0, asr #18
   1f288:	stmdacs	r0, {r5, r7, fp, sp, lr}
   1f28c:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
   1f290:	blcs	39544 <error@@Base+0xa040>
   1f294:	mcrge	4, 7, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   1f298:	stmdbge	r8, {r0, r1, r2, r9, fp, sp, pc}
   1f29c:			; <UNDEFINED> instruction: 0xf7e62300
   1f2a0:	stmiavs	r8!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1f2a4:	bge	2896d4 <mkdtemp@@Base+0x2376f8>
   1f2a8:			; <UNDEFINED> instruction: 0xf7e62300
   1f2ac:	stmdbls	r9, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1f2b0:			; <UNDEFINED> instruction: 0xf7e79807
   1f2b4:	stmdacs	r0, {r2, r3, r4, r5, fp, sp, lr, pc}
   1f2b8:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {3}
   1f2bc:	stmdals	r8, {r1, r3, r8, fp, ip, pc}
   1f2c0:	ldmda	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f2c4:			; <UNDEFINED> instruction: 0xf080fab0
   1f2c8:	strb	r0, [sl], r0, asr #18
   1f2cc:	str	r2, [r5, -r1]
   1f2d0:	smlad	r3, r8, r6, r4
   1f2d4:	usada8	ip, r8, r6, r4
   1f2d8:	usada8	sp, r8, r6, r4
   1f2dc:			; <UNDEFINED> instruction: 0xe7974618
   1f2e0:	usada8	ip, r8, r6, r4
   1f2e4:	usada8	sp, r8, r6, r4
   1f2e8:	usada8	lr, r8, r6, r4
   1f2ec:	svc	0x008ef7e6
   1f2f0:	andeq	r6, r7, r6, ror #16
   1f2f4:	andeq	r0, r0, ip, asr r6
   1f2f8:	andeq	r6, r7, sl, lsl r8
   1f2fc:	svclt	0x00182900
   1f300:	suble	r2, r4, r0, lsl #16
   1f304:	mvnsmi	lr, sp, lsr #18
   1f308:	stmdavs	fp!, {r0, r2, r3, r9, sl, lr}
   1f30c:	stmdavs	r1, {r1, r7, ip, sp, pc}
   1f310:	addsmi	r4, r9, #4, 12	; 0x400000
   1f314:	blmi	813790 <mkdtemp@@Base+0x7c17b4>
   1f318:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
   1f31c:	bvs	fe6d7330 <mkdtemp@@Base+0xfe685354>
   1f320:	mrrcne	3, 1, r3, r0, cr12
   1f324:	addsmi	sp, r1, #44	; 0x2c
   1f328:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1f32c:	stclvs	3, cr11, [r6], #-268	; 0xfffffef4
   1f330:	b	15ba4f4 <mkdtemp@@Base+0x1568518>
   1f334:	eorle	r0, r3, r7, lsl #6
   1f338:	svclt	0x00182f00
   1f33c:	andle	r2, r8, r0, lsl #28
   1f340:			; <UNDEFINED> instruction: 0xf7fe6830
   1f344:	pkhtbmi	pc, r0, r9, asr #28	; <UNPREDICTABLE>
   1f348:			; <UNDEFINED> instruction: 0xf7fe6838
   1f34c:	strmi	pc, [r0, #3669]	; 0xe55
   1f350:	andcs	sp, r0, r3
   1f354:	pop	{r1, ip, sp, pc}
   1f358:	ldmdavs	r0!, {r4, r5, r6, r7, r8, pc}
   1f35c:	mrc2	7, 5, pc, cr0, cr14, {7}
   1f360:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
   1f364:			; <UNDEFINED> instruction: 0xf7fe461f
   1f368:	andls	pc, r1, fp, lsr #29
   1f36c:			; <UNDEFINED> instruction: 0xf7fe6830
   1f370:	stmdbls	r1, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
   1f374:	ldrtmi	r4, [r8], -r2, lsl #12
   1f378:	blx	45b44e <mkdtemp@@Base+0x409472>
   1f37c:	mvnle	r2, r0, lsl #16
   1f380:	strtmi	r4, [r0], -r9, lsr #12
   1f384:	pop	{r1, ip, sp, pc}
   1f388:			; <UNDEFINED> instruction: 0xf7ff41f0
   1f38c:	andcs	fp, r0, r1, asr #28
   1f390:	svclt	0x00004770
   1f394:	andeq	r5, r7, r6, lsl #20
   1f398:			; <UNDEFINED> instruction: 0xf7ff2200
   1f39c:	svclt	0x0000b949
   1f3a0:			; <UNDEFINED> instruction: 0x4605b570
   1f3a4:			; <UNDEFINED> instruction: 0xf7fe460e
   1f3a8:	orrslt	pc, r0, pc, lsl ip	; <UNPREDICTABLE>
   1f3ac:	andcs	r4, r0, #4, 12	; 0x400000
   1f3b0:	strtmi	r4, [r1], -r8, lsr #12
   1f3b4:			; <UNDEFINED> instruction: 0xf93cf7ff
   1f3b8:			; <UNDEFINED> instruction: 0xb1204605
   1f3bc:			; <UNDEFINED> instruction: 0xf7fe4620
   1f3c0:	strtmi	pc, [r8], -r1, lsr #25
   1f3c4:			; <UNDEFINED> instruction: 0x4630bd70
   1f3c8:			; <UNDEFINED> instruction: 0xf0054621
   1f3cc:			; <UNDEFINED> instruction: 0x4605f99f
   1f3d0:			; <UNDEFINED> instruction: 0xf06fe7f4
   1f3d4:	ldrb	r0, [r4, r1, lsl #10]!
   1f3d8:			; <UNDEFINED> instruction: 0xf7ff2200
   1f3dc:	svclt	0x0000bfe1
   1f3e0:			; <UNDEFINED> instruction: 0xf7ff2201
   1f3e4:	svclt	0x0000b925
   1f3e8:			; <UNDEFINED> instruction: 0xf7ff2300
   1f3ec:	svclt	0x0000ba3d
   1f3f0:			; <UNDEFINED> instruction: 0xf7ff2301
   1f3f4:	svclt	0x0000ba39
   1f3f8:	mvnsmi	lr, sp, lsr #18
   1f3fc:	stmdbmi	pc!, {r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
   1f400:	blmi	bf0c84 <mkdtemp@@Base+0xb9eca8>
   1f404:	ldrbtmi	fp, [r9], #-134	; 0xffffff7a
   1f408:	ldrmi	r4, [r6], -r4, lsl #12
   1f40c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1f410:			; <UNDEFINED> instruction: 0xf04f9305
   1f414:	movwcs	r0, #768	; 0x300
   1f418:	movwcc	lr, #14797	; 0x39cd
   1f41c:	andsvs	fp, r3, r2, lsl #2
   1f420:	movwcs	fp, #271	; 0x10f
   1f424:			; <UNDEFINED> instruction: 0x4640603b
   1f428:			; <UNDEFINED> instruction: 0xf972f021
   1f42c:	eorsle	r2, ip, r0, lsl #16
   1f430:	bge	130cb8 <mkdtemp@@Base+0xdecdc>
   1f434:	movwcs	sl, #6403	; 0x1903
   1f438:	blx	5dd43c <mkdtemp@@Base+0x58b460>
   1f43c:	strmi	r2, [r5], -r0, lsl #8
   1f440:	strtmi	fp, [r0], -r0, asr #3
   1f444:	b	17dd3e4 <mkdtemp@@Base+0x178b408>
   1f448:	teqlt	r8, r3, lsl #16
   1f44c:			; <UNDEFINED> instruction: 0xf04f9904
   1f450:			; <UNDEFINED> instruction: 0xf7e632ff
   1f454:	stmdals	r3, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
   1f458:	b	155d3f8 <mkdtemp@@Base+0x150b41c>
   1f45c:	blmi	631cc8 <mkdtemp@@Base+0x5dfcec>
   1f460:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f464:	blls	1794d4 <mkdtemp@@Base+0x1274f8>
   1f468:	qsuble	r4, sl, r2
   1f46c:	andlt	r4, r6, r8, lsr #12
   1f470:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1f474:	andcs	r2, r1, r0, asr #2
   1f478:	svc	0x00f2f7e6
   1f47c:	strmi	r9, [r4], -r3, lsl #18
   1f480:	subcs	fp, r0, #200, 2	; 0x32
   1f484:	andls	r4, r0, #3145728	; 0x300000
   1f488:	bls	130d90 <mkdtemp@@Base+0xdedb4>
   1f48c:	blx	55b518 <mkdtemp@@Base+0x50953c>
   1f490:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1f494:	ldrdlt	sp, [lr, -r5]
   1f498:			; <UNDEFINED> instruction: 0x46046034
   1f49c:	sbcsle	r2, r0, r0, lsl #30
   1f4a0:			; <UNDEFINED> instruction: 0xf0214640
   1f4a4:	eorsvs	pc, r8, r5, lsr r9	; <UNPREDICTABLE>
   1f4a8:	strmi	lr, [r4], -fp, asr #15
   1f4ac:	streq	pc, [r9, #-111]	; 0xffffff91
   1f4b0:			; <UNDEFINED> instruction: 0xf7e6e7c7
   1f4b4:			; <UNDEFINED> instruction: 0xf06feeac
   1f4b8:	strb	r0, [r2, r1, lsl #10]
   1f4bc:	andeq	r6, r7, sl, ror r4
   1f4c0:	andeq	r0, r0, ip, asr r6
   1f4c4:	andeq	r6, r7, r0, lsr #8
   1f4c8:	svcmi	0x00f0e92d
   1f4cc:			; <UNDEFINED> instruction: 0xf8dfb0c1
   1f4d0:	blge	374a08 <mkdtemp@@Base+0x322a2c>
   1f4d4:	strbmi	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1f4d8:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   1f4dc:	strmi	sl, [r1], ip, lsl #20
   1f4e0:	bleq	5b624 <mkdtemp@@Base+0x9648>
   1f4e4:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
   1f4e8:			; <UNDEFINED> instruction: 0xf04f943f
   1f4ec:	strmi	r0, [ip], -r0, lsl #8
   1f4f0:			; <UNDEFINED> instruction: 0xff82f7ff
   1f4f4:	svccs	0x0004b9f8
   1f4f8:	addhi	pc, r4, #0, 4
   1f4fc:			; <UNDEFINED> instruction: 0xf017e8df
   1f500:	cmneq	r3, r5
   1f504:	orreq	r0, r0, r5, ror r1
   1f508:	strtmi	r0, [r0], -sl, lsr #32
   1f50c:			; <UNDEFINED> instruction: 0xf0402c00
   1f510:			; <UNDEFINED> instruction: 0xf021816d
   1f514:	ldmib	sp, {r0, r1, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
   1f518:			; <UNDEFINED> instruction: 0xf7fe120c
   1f51c:	pkhtbmi	pc, r3, r3, asr #31	; <UNPREDICTABLE>
   1f520:			; <UNDEFINED> instruction: 0x560ce9dd
   1f524:	ldrtmi	r4, [r1], -r8, lsr #12
   1f528:	rscscc	pc, pc, #79	; 0x4f
   1f52c:	b	17dd4cc <mkdtemp@@Base+0x178b4f0>
   1f530:			; <UNDEFINED> instruction: 0xf7e6980c
   1f534:			; <UNDEFINED> instruction: 0xf8dfe9e8
   1f538:			; <UNDEFINED> instruction: 0xf8df24ec
   1f53c:	ldrbtmi	r3, [sl], #-1252	; 0xfffffb1c
   1f540:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f544:	subsmi	r9, sl, pc, lsr fp
   1f548:	subshi	pc, sl, #64	; 0x40
   1f54c:	sublt	r4, r1, r8, asr r6
   1f550:	svchi	0x00f0e8bd
   1f554:			; <UNDEFINED> instruction: 0xf0214620
   1f558:	smlabtcs	fp, r9, r8, pc	; <UNPREDICTABLE>
   1f55c:	strpl	lr, [ip], #-2525	; 0xfffff623
   1f560:	andscs	r4, r4, r3, lsl #13
   1f564:	andslt	pc, r0, sp, asr #17
   1f568:	svc	0x007af7e6
   1f56c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1f570:	blge	3d38d0 <mkdtemp@@Base+0x3818f4>
   1f574:			; <UNDEFINED> instruction: 0x21002299
   1f578:	ldrmi	r9, [r8], -r5, lsl #6
   1f57c:	stc	7, cr15, [sl], {230}	; 0xe6
   1f580:			; <UNDEFINED> instruction: 0xf0002c00
   1f584:			; <UNDEFINED> instruction: 0xf1048239
   1f588:			; <UNDEFINED> instruction: 0xf1053aff
   1f58c:	bl	16d990 <mkdtemp@@Base+0x11b9b4>
   1f590:	tstcs	r8, sl, lsl #6
   1f594:			; <UNDEFINED> instruction: 0xf8cd2504
   1f598:			; <UNDEFINED> instruction: 0x469a9018
   1f59c:	svcvs	0x0001f818
   1f5a0:			; <UNDEFINED> instruction: 0xf016463c
   1f5a4:	svclt	0x00080001
   1f5a8:	rscscc	pc, pc, pc, asr #32
   1f5ac:	mrc2	0, 5, pc, cr2, cr4, {1}
   1f5b0:	svceq	0x0002f016
   1f5b4:	b	13f0e60 <mkdtemp@@Base+0x139ee84>
   1f5b8:	strmi	r0, [r1], r6, lsr #13
   1f5bc:	andcs	fp, r1, r4, lsl pc
   1f5c0:	rscscc	pc, pc, pc, asr #32
   1f5c4:	mcr2	0, 5, pc, cr6, cr4, {1}	; <UNPREDICTABLE>
   1f5c8:	mvnvc	lr, r9, lsr #20
   1f5cc:	bge	1029a14 <mkdtemp@@Base+0xfd7a38>
   1f5d0:	tstcs	r0, r8, lsr #31
   1f5d4:	strbvc	lr, [r0, #2592]!	; 0xa20
   1f5d8:	stccs	0, cr0, [r8, #-800]	; 0xfffffce0
   1f5dc:	movweq	lr, #6912	; 0x1b00
   1f5e0:	svclt	0x00a84413
   1f5e4:	strtmi	r2, [fp], #-1288	; 0xfffffaf8
   1f5e8:	stclcs	8, cr15, [r8], {19}
   1f5ec:	svclt	0x009c2a0d
   1f5f0:			; <UNDEFINED> instruction: 0xf8033201
   1f5f4:	stccc	12, cr2, [r1], {200}	; 0xc8
   1f5f8:	ldrbmi	sp, [r0, #467]	; 0x1d3
   1f5fc:			; <UNDEFINED> instruction: 0xf8ddd1ce
   1f600:			; <UNDEFINED> instruction: 0x46049018
   1f604:	strtmi	sl, [r1], #-2880	; 0xfffff4c0
   1f608:			; <UNDEFINED> instruction: 0xf8df4419
   1f60c:	strmi	r3, [sp], #-1052	; 0xfffffbe4
   1f610:			; <UNDEFINED> instruction: 0xf8d9220f
   1f614:	ldrbtmi	r0, [fp], #-0
   1f618:	addcs	pc, r4, sp, lsl #17
   1f61c:			; <UNDEFINED> instruction: 0xf8052210
   1f620:	andcs	r2, r3, #200, 24	; 0xc800
   1f624:	bvs	fe6d763c <mkdtemp@@Base+0xfe685660>
   1f628:	mrrcne	3, 1, r3, r4, cr12
   1f62c:			; <UNDEFINED> instruction: 0x81aef000
   1f630:			; <UNDEFINED> instruction: 0xd1f84290
   1f634:			; <UNDEFINED> instruction: 0x4648685c
   1f638:	beq	ff55ba74 <mkdtemp@@Base+0xff509a98>
   1f63c:	blx	ff35d640 <mkdtemp@@Base+0xff30b664>
   1f640:	tstcs	r1, #1024000	; 0xfa000
   1f644:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   1f648:	andls	r4, r0, #26214400	; 0x1900000
   1f64c:	andls	r2, r2, r1, lsl #4
   1f650:			; <UNDEFINED> instruction: 0xf7e64650
   1f654:	ldmdacs	r1, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1f658:	bmi	ffd95abc <mkdtemp@@Base+0xffd43ae0>
   1f65c:			; <UNDEFINED> instruction: 0xf8d92303
   1f660:	ldrbtmi	r1, [sl], #-0
   1f664:	bvs	fe51767c <mkdtemp@@Base+0xfe4c56a0>
   1f668:	lfmne	f3, 2, [r8], {28}
   1f66c:			; <UNDEFINED> instruction: 0x81b1f000
   1f670:			; <UNDEFINED> instruction: 0xd1f84299
   1f674:	stclmi	8, cr6, [pc], #328	; 1f7c4 <__read_chk@plt+0x18d60>
   1f678:	andls	r2, r1, #1140850688	; 0x44000000
   1f67c:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
   1f680:	ldrbmi	r2, [r0], -r1, lsl #4
   1f684:			; <UNDEFINED> instruction: 0xf7e69400
   1f688:	stmdacs	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
   1f68c:	stmdaeq	r1, {r0, r1, r3, r8, ip, sp, lr, pc}
   1f690:	cmnhi	pc, r0, asr #6	; <UNPREDICTABLE>
   1f694:	stclmi	6, cr4, [r8, #320]!	; 0x140
   1f698:	svc	0x006ef7e6
   1f69c:	vaddge.f32	s18, s20, s8
   1f6a0:			; <UNDEFINED> instruction: 0x46192311
   1f6a4:	andls	r4, r1, #2097152000	; 0x7d000000
   1f6a8:	strls	r2, [r0, #-513]	; 0xfffffdff
   1f6ac:	ldrtmi	r4, [r0], -r4, lsl #12
   1f6b0:	svc	0x007af7e6
   1f6b4:	tsteq	r1, #196, 2	; 0x31	; <UNPREDICTABLE>
   1f6b8:	ldmdbeq	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1f6bc:	vsub.i8	d18, d0, d0
   1f6c0:	ldrtmi	r8, [r0], -r4, lsl #3
   1f6c4:	svc	0x0058f7e6
   1f6c8:	ldreq	pc, [r1, -r0, asr #3]
   1f6cc:	ldmdaeq	fp!, {r0, r2, r9, sl, lr}^
   1f6d0:			; <UNDEFINED> instruction: 0x232b9304
   1f6d4:	andcc	pc, r0, fp, lsl #17
   1f6d8:	svceq	0x0000f1b9
   1f6dc:	orrhi	pc, r3, r0
   1f6e0:			; <UNDEFINED> instruction: 0x212d4642
   1f6e4:	ldrmi	r3, [r3], -r1, lsl #4
   1f6e8:	stcne	8, cr15, [r1, #-12]
   1f6ec:	movweq	lr, #48035	; 0xbba3
   1f6f0:	mvnsle	r4, #314572800	; 0x12c00000
   1f6f4:	svceq	0x0000f1b9
   1f6f8:			; <UNDEFINED> instruction: 0x46224651
   1f6fc:	bicseq	pc, fp, #79	; 0x4f
   1f700:			; <UNDEFINED> instruction: 0x46cabf14
   1f704:	beq	9b848 <mkdtemp@@Base+0x4986c>
   1f708:	stmdbeq	sl, {r3, r8, r9, fp, sp, lr, pc}
   1f70c:			; <UNDEFINED> instruction: 0xf7e64648
   1f710:	bl	2998e8 <mkdtemp@@Base+0x24790c>
   1f714:	ldrbmi	r0, [r4], #-4
   1f718:	stmdale	lr, {r4, sl, fp, sp}
   1f71c:			; <UNDEFINED> instruction: 0x212d4602
   1f720:	blne	9d730 <mkdtemp@@Base+0x4b754>
   1f724:	bne	6e5b78 <mkdtemp@@Base+0x693b9c>
   1f728:	ldmible	r9!, {r4, r8, r9, fp, sp}^
   1f72c:			; <UNDEFINED> instruction: 0xf1c41c63
   1f730:	blcs	46077c <mkdtemp@@Base+0x40e7a0>
   1f734:	strcs	fp, [r1], #-3976	; 0xfffff078
   1f738:			; <UNDEFINED> instruction: 0xf8df4420
   1f73c:	stclne	3, cr10, [r3], {0}
   1f740:			; <UNDEFINED> instruction: 0x8014f8dd
   1f744:	ldrteq	pc, [r7], #256	; 0x100	; <UNPREDICTABLE>
   1f748:	andcs	r4, sl, #-100663296	; 0xfa000000
   1f74c:	cdpeq	0, 7, cr15, cr12, cr15, {2}
   1f750:	subvc	r4, r2, r7, lsl r6
   1f754:	andvc	r2, r2, fp, lsr #4
   1f758:	ldmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
   1f75c:	ldrmi	r4, [sl], -r4, asr #13
   1f760:	stc	8, cr15, [r1], {3}
   1f764:	blne	29d7dc <mkdtemp@@Base+0x24b800>
   1f768:	svclt	0x00282910
   1f76c:			; <UNDEFINED> instruction: 0xf8112110
   1f770:			; <UNDEFINED> instruction: 0xf802100a
   1f774:	strbmi	r1, [sl, #-2817]	; 0xfffff4ff
   1f778:			; <UNDEFINED> instruction: 0xf883d1f4
   1f77c:	tstcc	r4, #17
   1f780:	stcvc	8, cr15, [r2], {3}
   1f784:			; <UNDEFINED> instruction: 0xf108429c
   1f788:	mvnle	r0, r1, lsl #16
   1f78c:			; <UNDEFINED> instruction: 0xf880232b
   1f790:	blls	12ba70 <mkdtemp@@Base+0xd9a94>
   1f794:			; <UNDEFINED> instruction: 0xf0002b00
   1f798:			; <UNDEFINED> instruction: 0xf103811f
   1f79c:			; <UNDEFINED> instruction: 0x462302b7
   1f7a0:	eorcs	r4, sp, #16, 8	; 0x10000000
   1f7a4:	blcs	9d7b8 <mkdtemp@@Base+0x4b7dc>
   1f7a8:	mvnsle	r4, r3, lsl #5
   1f7ac:	strtmi	r9, [sl], -r4, lsl #30
   1f7b0:	ldrtmi	r4, [ip], #-1585	; 0xfffff9cf
   1f7b4:	strtmi	r4, [ip], #-1568	; 0xfffff9e0
   1f7b8:			; <UNDEFINED> instruction: 0xf7e6443d
   1f7bc:	ldccs	14, cr14, [r0, #-720]	; 0xfffffd30
   1f7c0:	strtmi	sp, [r2], -lr, lsl #16
   1f7c4:			; <UNDEFINED> instruction: 0xf802212d
   1f7c8:	ldmdbne	r3, {r0, r8, r9, fp, ip}^
   1f7cc:	blcs	426440 <mkdtemp@@Base+0x3d4464>
   1f7d0:			; <UNDEFINED> instruction: 0x1c6bd9f9
   1f7d4:	ldreq	pc, [r1, #-453]	; 0xfffffe3b
   1f7d8:	svclt	0x00882b11
   1f7dc:	strtmi	r2, [ip], #-1281	; 0xfffffaff
   1f7e0:	eorvc	r2, r3, fp, lsr #6
   1f7e4:			; <UNDEFINED> instruction: 0x4620e69c
   1f7e8:			; <UNDEFINED> instruction: 0x4620e693
   1f7ec:			; <UNDEFINED> instruction: 0xff7ef020
   1f7f0:	andne	lr, ip, #3620864	; 0x374000
   1f7f4:	mcr2	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   1f7f8:			; <UNDEFINED> instruction: 0x560ce9dd
   1f7fc:	ldr	r4, [r1], r3, lsl #13
   1f800:			; <UNDEFINED> instruction: 0xf10d4b8f
   1f804:	svcmi	0x008f0ce8
   1f808:	mcrls	4, 0, r4, cr13, cr11, {3}
   1f80c:	cfstrsls	mvf4, [ip, #-508]	; 0xfffffe04
   1f810:	muleq	r3, r3, r8
   1f814:	strls	r0, [r5], #-2164	; 0xfffff78c
   1f818:	eorsls	r3, r5, r1, lsl #8
   1f81c:	sbcsne	pc, r8, sp, lsr #17
   1f820:	ldmdavs	pc!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}	; <UNPREDICTABLE>
   1f824:	andeq	lr, pc, ip, lsr #17
   1f828:	tstcs	r6, r0, lsr #12
   1f82c:	andvc	pc, r0, ip, lsl #17
   1f830:	cdp	7, 1, cr15, cr6, cr6, {7}
   1f834:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1f838:	mrcge	4, 3, APSR_nzcv, cr4, cr15, {1}
   1f83c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f840:	stfeqd	f7, [r1], {9}
   1f844:	beq	9b988 <mkdtemp@@Base+0x499ac>
   1f848:	teqvs	r9, #72, 12	; 0x4800000	; <UNPREDICTABLE>
   1f84c:			; <UNDEFINED> instruction: 0xf6c39509
   1f850:	movwls	r0, #33763	; 0x83e3
   1f854:	movweq	lr, #43526	; 0xaa06
   1f858:	cdpne	3, 10, cr9, cr11, cr11, {0}
   1f85c:	cdpne	3, 6, cr9, cr11, cr6, {0}
   1f860:	strbmi	r4, [r5, #-1573]!	; 0xfffff9db
   1f864:	strmi	r9, [r3], -r7, lsl #6
   1f868:	cdpcs	6, 10, cr15, cr11, cr10, {2}
   1f86c:	cmneq	r8, pc, asr #32	; <UNPREDICTABLE>
   1f870:	cdpcs	6, 10, cr15, cr10, cr10, {6}
   1f874:			; <UNDEFINED> instruction: 0xf8034652
   1f878:	strls	r1, [sl], -r4, lsl #22
   1f87c:	blx	febd5df2 <mkdtemp@@Base+0xfeb83e16>
   1f880:	stmdbls	r6, {r1, r8, r9, sl, ip}
   1f884:	movwls	sl, #20032	; 0x4e40
   1f888:	andsmi	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
   1f88c:	andeq	pc, r3, r4
   1f890:	orreq	pc, r3, r4, asr #7
   1f894:	bl	30960 <error@@Base+0x145c>
   1f898:	bl	a16fc <mkdtemp@@Base+0x4f720>
   1f89c:	blx	feba5af6 <mkdtemp@@Base+0xfeb53b1a>
   1f8a0:			; <UNDEFINED> instruction: 0xf8116007
   1f8a4:			; <UNDEFINED> instruction: 0xf8031c18
   1f8a8:	blx	feba68ba <mkdtemp@@Base+0xfeb548de>
   1f8ac:	stmeq	r0, {r3, r8, sp, lr}
   1f8b0:	blx	1a90d2 <mkdtemp@@Base+0x1570f6>
   1f8b4:	stmeq	r9, {r4, ip, sp, lr}
   1f8b8:	ldmdahi	r1, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   1f8bc:	strmi	sl, [r8], #-2368	; 0xfffff6c0
   1f8c0:	stcne	8, cr15, [ip], #-64	; 0xffffffc0
   1f8c4:	strmi	sl, [r0], #2112	; 0x840
   1f8c8:	andeq	pc, r3, sl, lsl #2
   1f8cc:	stcne	8, cr15, [r1], {3}
   1f8d0:			; <UNDEFINED> instruction: 0xf8189905
   1f8d4:	strbmi	r7, [r9, #-3116]	; 0xfffff3d4
   1f8d8:	stcvc	8, cr15, [r3], {3}
   1f8dc:	subsle	r4, r1, r3, lsr r4
   1f8e0:	strcs	r9, [r7], -r7, lsl #18
   1f8e4:	addeq	lr, r2, #2048	; 0x800
   1f8e8:	eoreq	pc, sp, pc, asr #32
   1f8ec:			; <UNDEFINED> instruction: 0xf10a46e1
   1f8f0:			; <UNDEFINED> instruction: 0xf8110a06
   1f8f4:			; <UNDEFINED> instruction: 0xf109101c
   1f8f8:			; <UNDEFINED> instruction: 0xf8030c01
   1f8fc:	strbmi	r0, [r5, #-3077]!	; 0xfffff3fb
   1f900:	andeq	pc, pc, r1
   1f904:	strne	pc, [r4], #-2838	; 0xfffff4ea
   1f908:	ldrtmi	sl, [r0], #-3648	; 0xfffff1c0
   1f90c:	tstne	r1, r6, lsl #22
   1f910:	bls	230968 <mkdtemp@@Base+0x1de98c>
   1f914:	ldcne	8, cr15, [r8], {17}
   1f918:	ldceq	8, cr15, [r8], {16}
   1f91c:	andvs	pc, r4, #165888	; 0x28800
   1f920:	stcne	8, cr15, [r6], {3}
   1f924:	msreq	CPSR_s, pc, asr #32
   1f928:	stceq	8, cr15, [r4], {3}
   1f92c:	sbcseq	lr, r2, #323584	; 0x4f000
   1f930:	andsmi	pc, r2, #1024	; 0x400
   1f934:	stmdbls	fp, {r0, r1, r5, r7, fp, ip, lr, pc}
   1f938:	lslle	r2, r0, #18
   1f93c:			; <UNDEFINED> instruction: 0x23abf64a
   1f940:			; <UNDEFINED> instruction: 0x23aaf6ca
   1f944:	ldmib	sp, {r1, r2, r8, r9, sl, sp}^
   1f948:	blx	fe8f5176 <mkdtemp@@Base+0xfe8a319a>
   1f94c:	bl	2e455c <mkdtemp@@Base+0x292580>
   1f950:	cpsie	a,#10
   1f954:	ldrbtcs	r0, [r8], #-3
   1f958:	andls	r4, r4, r8, asr r4
   1f95c:	blx	1e1bd2 <mkdtemp@@Base+0x18fbf6>
   1f960:	svcge	0x00402213
   1f964:	ldrtmi	r4, [sl], #-1083	; 0xfffffbc5
   1f968:	stccc	8, cr15, [ip], #-76	; 0xffffffb4
   1f96c:	stccs	8, cr15, [ip], #-72	; 0xffffffb8
   1f970:	andcs	pc, sl, fp, lsl #16
   1f974:	subvc	r7, ip, fp, lsl #1
   1f978:	cmncs	r8, #4, 20	; 0x4000
   1f97c:	movwcs	r7, #19
   1f980:	strb	r7, [pc, #67]	; 1f9cb <__read_chk@plt+0x18f67>
   1f984:			; <UNDEFINED> instruction: 0x5609e9dd
   1f988:	ubfx	r4, r8, #8, #22
   1f98c:	ldrbtmi	r4, [ip], #-3118	; 0xfffff3d2
   1f990:	stmdbls	r4, {r0, r4, r6, r9, sl, sp, lr, pc}
   1f994:	bmi	b8b284 <mkdtemp@@Base+0xb392a8>
   1f998:			; <UNDEFINED> instruction: 0x46302311
   1f99c:	tstls	r1, sl, ror r4
   1f9a0:	ldrmi	r9, [r9], -r0, lsl #4
   1f9a4:			; <UNDEFINED> instruction: 0xf7e62201
   1f9a8:	stmdacs	r0, {r9, sl, fp, sp, lr, pc}
   1f9ac:			; <UNDEFINED> instruction: 0xf04fbfc4
   1f9b0:	strcs	r0, [r0], #-2312	; 0xfffff6f8
   1f9b4:	mcrge	7, 4, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   1f9b8:	strcs	r2, [r0, #-776]	; 0xfffffcf8
   1f9bc:	movwls	r4, #18073	; 0x4699
   1f9c0:			; <UNDEFINED> instruction: 0x232b462c
   1f9c4:	andcc	pc, r0, fp, lsl #17
   1f9c8:	movwcs	lr, #34442	; 0x868a
   1f9cc:	movwls	r2, #17664	; 0x4500
   1f9d0:	bmi	8193d4 <mkdtemp@@Base+0x7c73f8>
   1f9d4:			; <UNDEFINED> instruction: 0xe64e447a
   1f9d8:	ldrtmi	r4, [r1], -r0, lsr #12
   1f9dc:	strtmi	r4, [ip], #-1578	; 0xfffff9d6
   1f9e0:	stc	7, cr15, [r0, #920]!	; 0x398
   1f9e4:	ldrbmi	lr, [r1], -sp, ror #13
   1f9e8:			; <UNDEFINED> instruction: 0x462223db
   1f9ec:			; <UNDEFINED> instruction: 0xf7e54640
   1f9f0:	bl	25b608 <mkdtemp@@Base+0x20962c>
   1f9f4:	ldr	r0, [r1], r4
   1f9f8:	tstcs	r8, r4, lsl #10
   1f9fc:	str	r2, [r1], -r0, asr #8
   1fa00:	stc	7, cr15, [r4], {230}	; 0xe6
   1fa04:	ldrdeq	lr, [ip, -sp]
   1fa08:	rscscc	pc, pc, #79	; 0x4f
   1fa0c:	svc	0x00eef7e5
   1fa10:			; <UNDEFINED> instruction: 0xf04f980c
   1fa14:			; <UNDEFINED> instruction: 0xf7e50b00
   1fa18:	str	lr, [ip, #3958]	; 0xf76
   1fa1c:	andeq	r6, r7, r6, lsr #7
   1fa20:	andeq	r0, r0, ip, asr r6
   1fa24:	andeq	r6, r7, r2, asr #6
   1fa28:	andeq	r5, r7, sl, lsl #14
   1fa2c:	andeq	lr, r3, r6, asr #20
   1fa30:			; <UNDEFINED> instruction: 0x000756be
   1fa34:	andeq	pc, r3, r2, lsr #27
   1fa38:	andeq	pc, r3, ip, ror sp	; <UNPREDICTABLE>
   1fa3c:	andeq	lr, r3, ip, asr #18
   1fa40:	andeq	lr, r3, r0, lsr #17
   1fa44:	andeq	lr, r3, r4, lsr #17
   1fa48:	andeq	r0, r4, r6, asr #21
   1fa4c:	andeq	pc, r3, r4, lsl #21
   1fa50:	andeq	r0, r4, r0, lsl #21
   1fa54:			; <UNDEFINED> instruction: 0x4605b5f8
   1fa58:	tstlt	r9, lr, lsl #12
   1fa5c:	andvs	r2, fp, r0, lsl #6
   1fa60:			; <UNDEFINED> instruction: 0xf8c2f7fe
   1fa64:	mvnlt	r4, r4, lsl #12
   1fa68:	andcs	r4, r0, #40, 12	; 0x2800000
   1fa6c:	strcs	r4, [r0, -r1, lsr #12]
   1fa70:	ldc2l	7, cr15, [lr, #1016]	; 0x3f8
   1fa74:	teqlt	r8, r5, lsl #12
   1fa78:			; <UNDEFINED> instruction: 0xf7fe4620
   1fa7c:	ldrtmi	pc, [r8], -r3, asr #18	; <UNPREDICTABLE>
   1fa80:	svc	0x0040f7e5
   1fa84:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1fa88:	strtmi	r4, [r0], -r1, lsl #12
   1fa8c:			; <UNDEFINED> instruction: 0xf954f005
   1fa90:			; <UNDEFINED> instruction: 0xb1204607
   1fa94:	rscle	r2, pc, r0, lsl #28
   1fa98:	eorsvs	r4, r0, pc, lsr #12
   1fa9c:			; <UNDEFINED> instruction: 0xf06fe7ec
   1faa0:	strb	r0, [r9, r1, lsl #10]!
   1faa4:	streq	pc, [r1, #-111]	; 0xffffff91
   1faa8:	svclt	0x0000e7ec
   1faac:	blmi	832330 <mkdtemp@@Base+0x7e0354>
   1fab0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1fab4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1fab8:	strbtmi	r4, [r9], -lr, lsl #12
   1fabc:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   1fac0:			; <UNDEFINED> instruction: 0xf04f9301
   1fac4:	movwcs	r0, #768	; 0x300
   1fac8:			; <UNDEFINED> instruction: 0xf7ff9300
   1facc:	strmi	pc, [r4], -r3, asr #31
   1fad0:	blmi	64e1d8 <mkdtemp@@Base+0x5fc1fc>
   1fad4:	stmdavs	ip!, {r0, r1, r9, sp}
   1fad8:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
   1fadc:	bvs	fe6d7af0 <mkdtemp@@Base+0xfe685b14>
   1fae0:	mrrcne	3, 1, r3, r0, cr12
   1fae4:	addsmi	sp, r4, #28
   1fae8:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1faec:	svclt	0x00182a00
   1faf0:			; <UNDEFINED> instruction: 0xd1f44291
   1faf4:	ldmdbmi	r0, {r1, r3, r4, fp, sp, lr}
   1faf8:	blls	313c0 <error@@Base+0x1ebc>
   1fafc:			; <UNDEFINED> instruction: 0xf0044479
   1fb00:	strmi	pc, [r4], -r3, ror #23
   1fb04:			; <UNDEFINED> instruction: 0xf7e59800
   1fb08:	bmi	35b708 <mkdtemp@@Base+0x30972c>
   1fb0c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1fb10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fb14:	subsmi	r9, sl, r1, lsl #22
   1fb18:	strtmi	sp, [r0], -r5, lsl #2
   1fb1c:	ldcllt	0, cr11, [r0, #-8]!
   1fb20:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   1fb24:			; <UNDEFINED> instruction: 0xf7e6e7e7
   1fb28:	svclt	0x0000eb72
   1fb2c:	ldrdeq	r5, [r7], -r0
   1fb30:	andeq	r0, r0, ip, asr r6
   1fb34:	andeq	r5, r7, r6, asr #4
   1fb38:	andeq	fp, r3, ip, asr r6
   1fb3c:	andeq	r5, r7, r2, ror sp
   1fb40:	andeq	lr, r3, lr, lsr #10
   1fb44:			; <UNDEFINED> instruction: 0x4605b5f8
   1fb48:			; <UNDEFINED> instruction: 0xf7fe460e
   1fb4c:	movtlt	pc, #2125	; 0x84d	; <UNPREDICTABLE>
   1fb50:	strtmi	r4, [r8], -r4, lsl #12
   1fb54:			; <UNDEFINED> instruction: 0xf7ff4621
   1fb58:	strmi	pc, [r5], -r9, lsr #31
   1fb5c:	strtmi	fp, [r0], -r0, lsr #2
   1fb60:			; <UNDEFINED> instruction: 0xf8d0f7fe
   1fb64:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1fb68:			; <UNDEFINED> instruction: 0xf7fe4620
   1fb6c:	strmi	pc, [r7], -r9, lsr #21
   1fb70:			; <UNDEFINED> instruction: 0xf7fe4620
   1fb74:	ldrtmi	pc, [r3], -r1, asr #20	; <UNPREDICTABLE>
   1fb78:	strmi	r2, [r1], -r1, lsl #4
   1fb7c:			; <UNDEFINED> instruction: 0xf7e64638
   1fb80:	stmdacs	r1, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
   1fb84:	ldrtmi	sp, [r0], -fp, ror #1
   1fb88:	ldreq	pc, [r7, #-111]	; 0xffffff91
   1fb8c:	stmda	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fb90:	rscle	r2, r4, r0, lsl #16
   1fb94:	stcl	7, cr15, [sl, #920]!	; 0x398
   1fb98:	ldreq	pc, [r7, #-111]	; 0xffffff91
   1fb9c:	andvs	r2, r3, r0, lsr #6
   1fba0:			; <UNDEFINED> instruction: 0xf06fe7dd
   1fba4:	ldrb	r0, [sp, r1, lsl #10]
   1fba8:	ldmdavs	fp, {r0, r1, r6, sl, fp, sp, lr}^
   1fbac:	andle	r2, r7, r1, lsl #22
   1fbb0:	tstle	r2, r2, lsl #22
   1fbb4:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   1fbb8:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   1fbbc:			; <UNDEFINED> instruction: 0x47704478
   1fbc0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   1fbc4:	svclt	0x00004770
   1fbc8:	andeq	sl, r3, r6, lsr #26
   1fbcc:	muleq	r4, r8, r8
   1fbd0:	andeq	r9, r3, r6, lsr #14
   1fbd4:	bmi	a7207c <mkdtemp@@Base+0xa200a0>
   1fbd8:	blmi	a70dc4 <mkdtemp@@Base+0xa1ede8>
   1fbdc:	mvnsmi	lr, sp, lsr #18
   1fbe0:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fbe4:	strmi	fp, [r0], r6, lsl #1
   1fbe8:	ldmdavs	r2, {r0, sl, fp, sp, pc}
   1fbec:			; <UNDEFINED> instruction: 0xf04f9205
   1fbf0:	blgt	3e03f8 <mkdtemp@@Base+0x38e41c>
   1fbf4:	andeq	lr, pc, r4, lsl #17
   1fbf8:			; <UNDEFINED> instruction: 0xf7e64640
   1fbfc:	strmi	lr, [r7], -r4, ror #28
   1fc00:	b	125dba0 <mkdtemp@@Base+0x120bbc4>
   1fc04:	ldcle	14, cr1, [r8], {5}
   1fc08:	vceq.f32	d26, d0, d2
   1fc0c:	mul	ip, pc, r5	; <UNPREDICTABLE>
   1fc10:	andcs	r4, r0, #1048576	; 0x100000
   1fc14:			; <UNDEFINED> instruction: 0xf7e64638
   1fc18:	bicslt	lr, r0, r2, asr #26
   1fc1c:			; <UNDEFINED> instruction: 0xf7e64620
   1fc20:			; <UNDEFINED> instruction: 0xf856ed2c
   1fc24:			; <UNDEFINED> instruction: 0x1c6b5b04
   1fc28:	strtmi	sp, [r8], -r5
   1fc2c:	svc	0x0040f7e5
   1fc30:	stmdacs	r0, {r2, r9, sl, lr}
   1fc34:			; <UNDEFINED> instruction: 0xf04fd1ec
   1fc38:	bmi	4ad43c <mkdtemp@@Base+0x45b460>
   1fc3c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1fc40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fc44:	subsmi	r9, sl, r5, lsl #22
   1fc48:			; <UNDEFINED> instruction: 0x4628d113
   1fc4c:	pop	{r1, r2, ip, sp, pc}
   1fc50:	strdcs	r8, [r1, -r0]
   1fc54:			; <UNDEFINED> instruction: 0xf7e54620
   1fc58:	strtmi	lr, [r1], -r4, asr #31
   1fc5c:			; <UNDEFINED> instruction: 0xf7e64640
   1fc60:	stmdacs	r1, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
   1fc64:	strtmi	sp, [r0], -r9, ror #1
   1fc68:	ldrbcc	pc, [pc, #79]!	; 1fcbf <__read_chk@plt+0x1925b>	; <UNPREDICTABLE>
   1fc6c:	stc	7, cr15, [r4, #-920]	; 0xfffffc68
   1fc70:			; <UNDEFINED> instruction: 0xf7e6e7e3
   1fc74:	svclt	0x0000eacc
   1fc78:	andeq	r5, r7, r8, lsr #25
   1fc7c:	andeq	r0, r0, ip, asr r6
   1fc80:	andeq	lr, r3, r8, ror #18
   1fc84:	andeq	r5, r7, r2, asr #24
   1fc88:	ldrbmi	lr, [r0, sp, lsr #18]!
   1fc8c:	bcs	4bea4 <error@@Base+0x1c9a0>
   1fc90:	sbcshi	pc, pc, r0
   1fc94:	strmi	r2, [r6], -r0, lsl #6
   1fc98:	andcs	r6, pc, r3, lsl r0	; <UNPREDICTABLE>
   1fc9c:	ldrmi	r4, [r7], -sp, lsl #12
   1fca0:			; <UNDEFINED> instruction: 0xf968f7ff
   1fca4:	stmdacs	r0, {r2, r9, sl, lr}
   1fca8:	sbcshi	pc, r6, r0
   1fcac:	vceq.f32	d2, d0, d3
   1fcb0:	ldm	pc, {r1, r2, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   1fcb4:	ldrmi	pc, [ip], -r6
   1fcb8:	eorcs	r0, r0, r3, ror #4
   1fcbc:	mrrc	7, 14, pc, r6, cr6	; <UNPREDICTABLE>
   1fcc0:	mvnvs	r4, r5, lsl #12
   1fcc4:			; <UNDEFINED> instruction: 0xf0002800
   1fcc8:	umaalcs	r8, r0, r7, r0
   1fccc:	mcrr	7, 14, pc, lr, cr6	; <UNPREDICTABLE>
   1fcd0:	lslvs	r4, r1, #12
   1fcd4:			; <UNDEFINED> instruction: 0xf0002800
   1fcd8:	strtmi	r8, [r8], -pc, lsl #1
   1fcdc:			; <UNDEFINED> instruction: 0xff40f020
   1fce0:	eorvs	r2, r6, r0, lsl #10
   1fce4:			; <UNDEFINED> instruction: 0x4628603c
   1fce8:	pop	{r2, ip, sp, pc}
   1fcec:			; <UNDEFINED> instruction: 0xf5a587f0
   1fcf0:			; <UNDEFINED> instruction: 0xf5b36380
   1fcf4:	vrecps.f32	<illegal reg q2.5>, q0, q8
   1fcf8:			; <UNDEFINED> instruction: 0xf04f80a9
   1fcfc:			; <UNDEFINED> instruction: 0xf8c00a00
   1fd00:			; <UNDEFINED> instruction: 0xf7e6a008
   1fd04:	pkhbtmi	lr, r0, r2, lsl #27
   1fd08:	rsble	r2, fp, r0, lsl #16
   1fd0c:	ldc	7, cr15, [r0, #920]!	; 0x398
   1fd10:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1fd14:	addshi	pc, r1, r0
   1fd18:	tstne	r1, pc, asr #32	; <UNPREDICTABLE>
   1fd1c:	stmda	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fd20:	cmnle	ip, r0, lsl #16
   1fd24:			; <UNDEFINED> instruction: 0xf06f4640
   1fd28:			; <UNDEFINED> instruction: 0xf7e60515
   1fd2c:			; <UNDEFINED> instruction: 0x4648edfc
   1fd30:	bl	11ddcd0 <mkdtemp@@Base+0x118bcf4>
   1fd34:			; <UNDEFINED> instruction: 0xf7ff4620
   1fd38:	strtmi	pc, [r8], -pc, ror #16
   1fd3c:	pop	{r2, ip, sp, pc}
   1fd40:			; <UNDEFINED> instruction: 0xf5b587f0
   1fd44:			; <UNDEFINED> instruction: 0xf0406f80
   1fd48:			; <UNDEFINED> instruction: 0xf7e68081
   1fd4c:	strmi	lr, [r0], r6, asr #25
   1fd50:	suble	r2, pc, r0, lsl #16
   1fd54:	strtmi	r2, [r9], -r0, lsl #6
   1fd58:	ldrmi	r6, [sl], -r3, ror #1
   1fd5c:	stmib	sp, {r1, r8, r9, ip, pc}^
   1fd60:			; <UNDEFINED> instruction: 0xf7e63300
   1fd64:			; <UNDEFINED> instruction: 0xb1e8e89a
   1fd68:			; <UNDEFINED> instruction: 0xf7e54640
   1fd6c:	ldrdlt	lr, [r8, #240]	; 0xf0
   1fd70:			; <UNDEFINED> instruction: 0xf8c42000
   1fd74:			; <UNDEFINED> instruction: 0xf7e6800c
   1fd78:			; <UNDEFINED> instruction: 0xe7b1ec3c
   1fd7c:	svcvc	0x00c0f5b5
   1fd80:	vqadd.s8	d29, d0, d6
   1fd84:	addsmi	r2, sp, #603979776	; 0x24000000
   1fd88:			; <UNDEFINED> instruction: 0xf5b5d04a
   1fd8c:	svclt	0x00047f80
   1fd90:	addsne	pc, pc, r0, asr #4
   1fd94:	andle	r6, lr, r0, lsr #2
   1fd98:	mvnscc	pc, #79	; 0x4f
   1fd9c:	ldreq	pc, [r7, #-111]!	; 0xffffff91
   1fda0:	strb	r6, [r7, r3, lsr #2]
   1fda4:			; <UNDEFINED> instruction: 0xf06f4640
   1fda8:			; <UNDEFINED> instruction: 0xf7e60515
   1fdac:	strb	lr, [r1, r2, lsr #24]
   1fdb0:	sbccs	pc, fp, r0, asr #4
   1fdb4:			; <UNDEFINED> instruction: 0xf04f6120
   1fdb8:			; <UNDEFINED> instruction: 0xf8c40800
   1fdbc:			; <UNDEFINED> instruction: 0xf7e68014
   1fdc0:			; <UNDEFINED> instruction: 0x4605ed94
   1fdc4:			; <UNDEFINED> instruction: 0xf7e5b148
   1fdc8:	stmdacs	r1, {r4, r5, r9, sl, fp, sp, lr, pc}
   1fdcc:	strtmi	sp, [r8], -ip, lsr #32
   1fdd0:	ldreq	pc, [r5, #-111]	; 0xffffff91
   1fdd4:	ldmda	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fdd8:			; <UNDEFINED> instruction: 0xf7e6e7ac
   1fddc:			; <UNDEFINED> instruction: 0xf06fe870
   1fde0:	str	r0, [r7, r1, lsl #10]!
   1fde4:	ldc	7, cr15, [lr, #920]	; 0x398
   1fde8:			; <UNDEFINED> instruction: 0xf7e64640
   1fdec:			; <UNDEFINED> instruction: 0xf06feaea
   1fdf0:	ldr	r0, [pc, r1, lsl #10]
   1fdf4:	bl	fff5dd94 <mkdtemp@@Base+0xfff0bdb8>
   1fdf8:	streq	pc, [r1, #-111]	; 0xffffff91
   1fdfc:			; <UNDEFINED> instruction: 0x4629e79a
   1fe00:			; <UNDEFINED> instruction: 0x464a4653
   1fe04:			; <UNDEFINED> instruction: 0xf7e64640
   1fe08:	stmdacs	r0, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1fe0c:	ldrbmi	sp, [r0], -sl, lsl #1
   1fe10:	andhi	pc, r8, r4, asr #17
   1fe14:	stc	7, cr15, [r6, #920]	; 0x398
   1fe18:			; <UNDEFINED> instruction: 0xf7e64648
   1fe1c:	smmls	pc, r2, sl, lr	; <UNPREDICTABLE>
   1fe20:	eorsvc	pc, r3, pc, asr #8
   1fe24:	strb	r6, [r6, r0, lsr #2]
   1fe28:	strtmi	r4, [r8], -r1, lsl #12
   1fe2c:	ldcl	7, cr15, [r4], #-920	; 0xfffffc68
   1fe30:	cmnvs	r5, r0, asr #12
   1fe34:	stmda	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fe38:			; <UNDEFINED> instruction: 0x4640e752
   1fe3c:	streq	pc, [r1, #-111]	; 0xffffff91
   1fe40:	ldcl	7, cr15, [r0, #-920]!	; 0xfffffc68
   1fe44:			; <UNDEFINED> instruction: 0xf7e64648
   1fe48:			; <UNDEFINED> instruction: 0xe773eabc
   1fe4c:	ldreq	pc, [r7, #-111]!	; 0xffffff91
   1fe50:			; <UNDEFINED> instruction: 0xf06fe770
   1fe54:	strb	r0, [r6, -r9, lsl #10]
   1fe58:	streq	pc, [r1, #-111]	; 0xffffff91
   1fe5c:			; <UNDEFINED> instruction: 0xf06fe743
   1fe60:	strb	r0, [r7, -r9, lsl #10]!
   1fe64:	svcmi	0x00f0e92d
   1fe68:	strmi	fp, [sl], -fp, lsl #1
   1fe6c:	smlatbls	r1, r9, fp, r4
   1fe70:	stmibmi	r9!, {r1, r2, r9, sl, lr}
   1fe74:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   1fe78:	movwls	r6, #38939	; 0x981b
   1fe7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fe80:	andsvs	r2, r3, r0, lsl #6
   1fe84:			; <UNDEFINED> instruction: 0xf7ff6800
   1fe88:			; <UNDEFINED> instruction: 0x4605f875
   1fe8c:			; <UNDEFINED> instruction: 0xf0002800
   1fe90:	ldmdavs	r4!, {r8, pc}
   1fe94:			; <UNDEFINED> instruction: 0xf2002c0d
   1fe98:	ldm	pc, {r1, r2, r3, r5, r6, r7, pc}^	; <UNPREDICTABLE>
   1fe9c:	sbceq	pc, ip, r4, lsl r0	; <UNPREDICTABLE>
   1fea0:			; <UNDEFINED> instruction: 0x00720099
   1fea4:	sbceq	r0, ip, lr
   1fea8:			; <UNDEFINED> instruction: 0x00720099
   1feac:	rsceq	r0, ip, lr
   1feb0:	rsbseq	r0, r2, ip, ror #1
   1feb4:	andeq	r0, lr, r2, ror r0
   1feb8:	ldmibvs	r3!, {r1, r2, r3}^
   1febc:	eorcs	fp, r0, r3, ror #3
   1fec0:	bl	155de60 <mkdtemp@@Base+0x150be84>
   1fec4:	mvnvs	r4, r7, lsl #12
   1fec8:			; <UNDEFINED> instruction: 0xf0002800
   1fecc:			; <UNDEFINED> instruction: 0xf8d680eb
   1fed0:	ldmdavs	r4!, {r2, r3, r4, lr, pc}
   1fed4:	ldrdeq	pc, [r0], -ip
   1fed8:	ldrdne	pc, [r4], -ip
   1fedc:	ldrdcs	pc, [r8], -ip
   1fee0:	ldrdcc	pc, [ip], -ip
   1fee4:			; <UNDEFINED> instruction: 0xf8dcc70f
   1fee8:			; <UNDEFINED> instruction: 0xf8dc0010
   1feec:			; <UNDEFINED> instruction: 0xf8dc1014
   1fef0:			; <UNDEFINED> instruction: 0xf8dc2018
   1fef4:	smladgt	pc, ip, r0, r3	; <UNPREDICTABLE>
   1fef8:	movweq	pc, #49572	; 0xc1a4	; <UNPREDICTABLE>
   1fefc:	ldmdble	r8, {r0, r8, r9, fp, sp}^
   1ff00:	andcs	r4, r3, #137216	; 0x21800
   1ff04:	and	r4, r3, fp, ror r4
   1ff08:	tstcc	ip, #630784	; 0x9a000
   1ff0c:	andle	r1, ip, r1, asr ip
   1ff10:	mvnsle	r4, r2, lsr #5
   1ff14:	cmplt	r3, fp, asr r9
   1ff18:			; <UNDEFINED> instruction: 0x46294630
   1ff1c:			; <UNDEFINED> instruction: 0xf902f000
   1ff20:	strmi	r2, [r6], -r0, lsl #8
   1ff24:			; <UNDEFINED> instruction: 0xf0402800
   1ff28:	blls	801d4 <mkdtemp@@Base+0x2e1f8>
   1ff2c:	strtmi	r2, [r1], r0, lsl #8
   1ff30:	strtmi	r4, [r3], r0, lsr #13
   1ff34:	andsvs	r4, sp, r2, lsr #13
   1ff38:	strtmi	r4, [r6], -r7, lsr #12
   1ff3c:	strtmi	r4, [r8], -r5, lsr #12
   1ff40:			; <UNDEFINED> instruction: 0xff6af7fe
   1ff44:			; <UNDEFINED> instruction: 0xf7e64638
   1ff48:			; <UNDEFINED> instruction: 0x4650e938
   1ff4c:	ldmdb	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ff50:			; <UNDEFINED> instruction: 0xf7e64658
   1ff54:			; <UNDEFINED> instruction: 0x4640e932
   1ff58:	stmdb	lr!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ff5c:			; <UNDEFINED> instruction: 0xf7e64648
   1ff60:	strtmi	lr, [r0], -ip, lsr #18
   1ff64:	stmdb	r8!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ff68:	blmi	1ab2924 <mkdtemp@@Base+0x1a60948>
   1ff6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ff70:	blls	279fe0 <mkdtemp@@Base+0x228004>
   1ff74:			; <UNDEFINED> instruction: 0xf040405a
   1ff78:	ldrtmi	r8, [r0], -sl, asr #1
   1ff7c:	pop	{r0, r1, r3, ip, sp, pc}
   1ff80:	ldmdbvs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ff84:			; <UNDEFINED> instruction: 0xf7e66128
   1ff88:			; <UNDEFINED> instruction: 0x4607ecb0
   1ff8c:	stmdacs	r0, {r3, r5, r6, r8, sp, lr}
   1ff90:	addhi	pc, r8, r0
   1ff94:			; <UNDEFINED> instruction: 0xf7e66970
   1ff98:			; <UNDEFINED> instruction: 0x4601ec7e
   1ff9c:			; <UNDEFINED> instruction: 0xf7e54638
   1ffa0:	stmdacs	r1, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
   1ffa4:	addhi	pc, r6, r0, asr #32
   1ffa8:			; <UNDEFINED> instruction: 0xf1a46834
   1ffac:	blcs	60bdc <mkdtemp@@Base+0xec00>
   1ffb0:	blvs	1c56250 <mkdtemp@@Base+0x1c04274>
   1ffb4:	ldc	7, cr15, [r0, #-920]!	; 0xfffffc68
   1ffb8:	cmnvs	r8, #7340032	; 0x700000
   1ffbc:	teqle	r8, r0, lsl #16
   1ffc0:	strmi	r4, [r1], r4, lsl #12
   1ffc4:	strmi	r4, [r3], r0, lsl #13
   1ffc8:			; <UNDEFINED> instruction: 0xf04f4682
   1ffcc:			; <UNDEFINED> instruction: 0xe7b636ff
   1ffd0:	ldmvs	r0!, {r0, r1, r2, r8, r9, fp, sp, pc}^
   1ffd4:	stmdbge	r5, {r1, r2, r9, fp, sp, pc}
   1ffd8:	stc	7, cr15, [lr, #-916]	; 0xfffffc6c
   1ffdc:	stmdbge	r8, {r4, r5, r6, r7, fp, sp, lr}
   1ffe0:			; <UNDEFINED> instruction: 0xf7e52200
   1ffe4:	stmdals	r5, {r2, r3, r6, sl, fp, sp, lr, pc}
   1ffe8:	stcl	7, cr15, [r6], #-916	; 0xfffffc6c
   1ffec:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1fff0:	stmdals	r6, {r2, r5, r6, ip, lr, pc}
   1fff4:	stcl	7, cr15, [r0], #-916	; 0xfffffc6c
   1fff8:	stmdacs	r0, {r7, r9, sl, lr}
   1fffc:	stmdals	r7, {r2, r4, r5, r6, ip, lr, pc}
   20000:	mrrc	7, 14, pc, sl, cr5	; <UNPREDICTABLE>
   20004:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20008:	stmdals	r8, {r3, r5, r6, ip, lr, pc}
   2000c:	mrrc	7, 14, pc, r4, cr5	; <UNPREDICTABLE>
   20010:	stmdacs	r0, {r2, r9, sl, lr}
   20014:	stmiavs	r8!, {r1, r2, r4, r5, r6, ip, lr, pc}^
   20018:	strbmi	r4, [r2], -fp, asr #12
   2001c:			; <UNDEFINED> instruction: 0xf7e54659
   20020:	orrlt	lr, r8, #24, 30	; 0x60
   20024:	andcs	r6, r0, #232, 16	; 0xe80000
   20028:			; <UNDEFINED> instruction: 0xf7e54621
   2002c:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
   20030:	ldmdavs	r4!, {r2, r3, r6, ip, lr, pc}
   20034:	ldmvs	r0!, {r2, r5, r6, r8, r9, sl, sp, lr, pc}
   20038:	stmdbge	r3, {r2, r9, fp, sp, pc}
   2003c:			; <UNDEFINED> instruction: 0xf7e52300
   20040:	stmdals	r3, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
   20044:	ldc	7, cr15, [r8], #-916	; 0xfffffc6c
   20048:	cmplt	r8, #7340032	; 0x700000
   2004c:			; <UNDEFINED> instruction: 0xf7e59804
   20050:			; <UNDEFINED> instruction: 0x4682ec34
   20054:	suble	r2, lr, r0, lsl #16
   20058:	movwcs	r4, #1538	; 0x602
   2005c:	ldrtmi	r6, [r9], -r8, lsr #17
   20060:	bl	1b5e000 <mkdtemp@@Base+0x1b0c024>
   20064:	mvnle	r2, r0, lsl #16
   20068:			; <UNDEFINED> instruction: 0xf06f4604
   2006c:	pkhbtmi	r0, r1, r5, lsl #12
   20070:	strmi	r4, [r3], r0, lsl #13
   20074:	strcs	lr, [r0], #-1891	; 0xfffff89d
   20078:	streq	pc, [sp], -pc, rrx
   2007c:	strtmi	r4, [r0], r1, lsr #13
   20080:	strtmi	r4, [r2], r3, lsr #13
   20084:	ldrb	r4, [sl, -r7, lsr #12]
   20088:			; <UNDEFINED> instruction: 0xf06f4682
   2008c:			; <UNDEFINED> instruction: 0x46070615
   20090:			; <UNDEFINED> instruction: 0x4604e755
   20094:	strmi	r4, [r0], r1, lsl #13
   20098:	strmi	r4, [r2], r3, lsl #13
   2009c:			; <UNDEFINED> instruction: 0xf06f4607
   200a0:	strb	r0, [ip, -r1, lsl #12]
   200a4:			; <UNDEFINED> instruction: 0x46b9463c
   200a8:			; <UNDEFINED> instruction: 0x46bb46b8
   200ac:			; <UNDEFINED> instruction: 0xf06f46ba
   200b0:	strb	r0, [r4, -r1, lsl #12]
   200b4:			; <UNDEFINED> instruction: 0xf06f2400
   200b8:	bfi	r0, r5, #12, #20
   200bc:	strmi	r4, [r1], r4, lsl #12
   200c0:	strmi	r4, [r2], r0, lsl #13
   200c4:			; <UNDEFINED> instruction: 0xf06f4607
   200c8:	ldr	r0, [r8, -r1, lsl #12]!
   200cc:			; <UNDEFINED> instruction: 0xf06f4681
   200d0:	pkhbtmi	r0, r0, r5, lsl #12
   200d4:	strmi	r4, [r2], r3, lsl #13
   200d8:	ldr	r4, [r0, -r7, lsl #12]!
   200dc:	strmi	r4, [r2], r4, lsl #12
   200e0:			; <UNDEFINED> instruction: 0xf06f4607
   200e4:	str	r0, [sl, -r1, lsl #12]!
   200e8:	strmi	r4, [r1], r4, lsl #12
   200ec:	strmi	r4, [r7], -r2, lsl #13
   200f0:	streq	pc, [r1], -pc, rrx
   200f4:	strmi	lr, [r4], -r3, lsr #14
   200f8:	strmi	r4, [r0], r1, lsl #13
   200fc:			; <UNDEFINED> instruction: 0xf06f4683
   20100:	ldr	r0, [ip, -r1, lsl #12]
   20104:	strmi	r4, [r7], -r2, lsl #13
   20108:	streq	pc, [r1], -pc, rrx
   2010c:			; <UNDEFINED> instruction: 0xf7e6e717
   20110:	svclt	0x0000e87e
   20114:	andeq	r0, r0, ip, asr r6
   20118:	andeq	r5, r7, ip, lsl #20
   2011c:	andeq	r4, r7, ip, lsl lr
   20120:	andeq	r5, r7, r4, lsl r9
   20124:	mvnsmi	lr, #737280	; 0xb4000
   20128:			; <UNDEFINED> instruction: 0xf0002900
   2012c:			; <UNDEFINED> instruction: 0xf8d08089
   20130:			; <UNDEFINED> instruction: 0xf1b88044
   20134:			; <UNDEFINED> instruction: 0xf0000f00
   20138:	strmi	r8, [pc], -r3, lsl #1
   2013c:	mrc2	7, 7, pc, cr10, cr14, {7}
   20140:	stmdacs	r0, {r2, r9, sl, lr}
   20144:			; <UNDEFINED> instruction: 0xf8d8d07f
   20148:	stmdavs	r0, {ip}
   2014c:			; <UNDEFINED> instruction: 0xf856f004
   20150:			; <UNDEFINED> instruction: 0xb1284605
   20154:			; <UNDEFINED> instruction: 0xf7fe4620
   20158:	strtmi	pc, [r8], -r3, asr #29
   2015c:	mvnshi	lr, #12386304	; 0xbd0000
   20160:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   20164:			; <UNDEFINED> instruction: 0xf0046b20
   20168:	strmi	pc, [r5], -r9, asr #16
   2016c:	mvnsle	r2, r0, lsl #16
   20170:	ldrsbtne	pc, [r4], -r8	; <UNPREDICTABLE>
   20174:			; <UNDEFINED> instruction: 0xf0046b60
   20178:	strmi	pc, [r5], -r1, asr #16
   2017c:	mvnle	r2, r0, lsl #16
   20180:	movwcs	lr, #10712	; 0x29d8
   20184:	movwcs	lr, #10692	; 0x29c4
   20188:	ldrdcc	pc, [r4], -r8
   2018c:			; <UNDEFINED> instruction: 0xf8d86063
   20190:	cmplt	r8, #16
   20194:	mcrr	7, 14, pc, r0, cr6	; <UNPREDICTABLE>
   20198:	stmdacs	r0, {r5, r8, sp, lr}
   2019c:	ldmib	r8, {r0, r2, r3, r6, ip, lr, pc}^
   201a0:	stmib	r4, {r3, r8, r9, sp}^
   201a4:	ldmib	r8, {r3, r8, r9, sp}^
   201a8:	stmib	r4, {r1, r3, r8, r9, sp}^
   201ac:			; <UNDEFINED> instruction: 0xf8d8230a
   201b0:	biclt	r0, r8, r8, lsr r0
   201b4:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
   201b8:	mrc2	7, 2, pc, cr4, cr15, {7}
   201bc:			; <UNDEFINED> instruction: 0xf8d8b9d8
   201c0:			; <UNDEFINED> instruction: 0xb120003c
   201c4:	stc	7, cr15, [r8], #-920	; 0xfffffc68
   201c8:	stmdacs	r0, {r5, r6, r7, r8, r9, sp, lr}
   201cc:			; <UNDEFINED> instruction: 0xf8d8d035
   201d0:			; <UNDEFINED> instruction: 0xf5b00014
   201d4:	stmdale	fp, {r7, r8, r9, sl, fp, ip, sp, lr}
   201d8:	smcvs	2968	; 0xb98
   201dc:	tstlt	r8, r8, ror ip
   201e0:	mrc2	7, 3, pc, cr14, cr14, {7}
   201e4:			; <UNDEFINED> instruction: 0xe7b8647c
   201e8:	strb	r6, [r8, r0, lsr #7]!
   201ec:	ldrb	r6, [r6, r5, lsr #2]
   201f0:	streq	pc, [r9, #-111]	; 0xffffff91
   201f4:	strmi	lr, [r5], -lr, lsr #15
   201f8:	smlatbcs	r4, ip, r7, lr
   201fc:	ldmdb	r0!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20200:	lslvs	r4, r1, #13
   20204:			; <UNDEFINED> instruction: 0xf8d8b1c8
   20208:	stmdacs	r0, {r2, r4}
   2020c:	strcs	sp, [r0], -r5, ror #1
   20210:			; <UNDEFINED> instruction: 0xf8d8e004
   20214:			; <UNDEFINED> instruction: 0x36010014
   20218:	ldmible	lr, {r4, r5, r7, r9, lr}^
   2021c:			; <UNDEFINED> instruction: 0x3018f8d8
   20220:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   20224:	bl	ffe5e1c4 <mkdtemp@@Base+0xffe0c1e8>
   20228:	eoreq	pc, r6, r9, asr #16
   2022c:			; <UNDEFINED> instruction: 0x9018f8d4
   20230:	eorcc	pc, r6, r9, asr r8	; <UNPREDICTABLE>
   20234:	mvnle	r2, r0, lsl #22
   20238:			; <UNDEFINED> instruction: 0xf06f6166
   2023c:	str	r0, [r9, r1, lsl #10]
   20240:	streq	pc, [r9, #-111]	; 0xffffff91
   20244:			; <UNDEFINED> instruction: 0xf06fe789
   20248:	str	r0, [r6, r1, lsl #10]
   2024c:	stfvsd	f3, [r0], {24}
   20250:	svclt	0x00183800
   20254:	ldrbmi	r2, [r0, -r1]!
   20258:	addlt	fp, r2, r0, ror r5
   2025c:			; <UNDEFINED> instruction: 0x46154c18
   20260:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
   20264:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   20268:			; <UNDEFINED> instruction: 0xf04f9301
   2026c:	movwcs	r0, #768	; 0x300
   20270:	mrslt	r9, LR_svc
   20274:			; <UNDEFINED> instruction: 0xf7fd6013
   20278:			; <UNDEFINED> instruction: 0x4606fcd7
   2027c:	andcs	fp, r0, #208, 2	; 0x34
   20280:			; <UNDEFINED> instruction: 0xf0034669
   20284:	strmi	pc, [r4], -pc, ror #29
   20288:	ldmdblt	ip, {fp, ip, pc}
   2028c:	eorvs	fp, r8, r5, lsl r1
   20290:	strls	r4, [r0], #-1568	; 0xfffff9e0
   20294:	bl	dde230 <mkdtemp@@Base+0xd8c254>
   20298:			; <UNDEFINED> instruction: 0xf7fd4630
   2029c:	bmi	2df770 <mkdtemp@@Base+0x28d794>
   202a0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   202a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   202a8:	subsmi	r9, sl, r1, lsl #22
   202ac:	strtmi	sp, [r0], -r5, lsl #2
   202b0:	ldcllt	0, cr11, [r0, #-8]!
   202b4:	streq	pc, [r1], #-111	; 0xffffff91
   202b8:			; <UNDEFINED> instruction: 0xf7e5e7f1
   202bc:	svclt	0x0000efa8
   202c0:	andeq	r5, r7, lr, lsl r6
   202c4:	andeq	r0, r0, ip, asr r6
   202c8:	ldrdeq	r5, [r7], -lr
   202cc:	svclt	0x00182900
   202d0:	andsle	r2, ip, r0, lsl #16
   202d4:	andcs	r4, r3, #17408	; 0x4400
   202d8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   202dc:	and	r6, r4, r4, lsl #16
   202e0:	tstcc	ip, #630784	; 0x9a000
   202e4:	svccc	0x00fff1b2
   202e8:	addsmi	sp, r4, #15
   202ec:	ldmdbvs	fp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   202f0:	stfvsp	f3, [r3], {91}	; 0x5b
   202f4:	blvs	ff64c8c8 <mkdtemp@@Base+0xff5fa8ec>
   202f8:	andcs	fp, r0, #96, 2
   202fc:	blx	fe1dc340 <mkdtemp@@Base+0xfe18a364>
   20300:	svclt	0x00182801
   20304:	eorseq	pc, r9, pc, rrx
   20308:	andcs	sp, r0, r0, lsl #2
   2030c:			; <UNDEFINED> instruction: 0xf06fbd10
   20310:	ldrbmi	r0, [r0, -r9]!
   20314:	andeq	pc, r9, pc, rrx
   20318:	svclt	0x0000bd10
   2031c:	andeq	r4, r7, r6, asr #20
   20320:			; <UNDEFINED> instruction: 0x4606b5f8
   20324:	strcs	r4, [r3], #-3874	; 0xfffff0de
   20328:	ldrbtmi	r4, [pc], #-3362	; 20330 <__read_chk@plt+0x198cc>
   2032c:			; <UNDEFINED> instruction: 0x4631447d
   20330:			; <UNDEFINED> instruction: 0xf7e64638
   20334:	strmi	lr, [r2], -r0, ror #19
   20338:	stmiavs	r8!, {r3, r4, r8, r9, fp, ip, sp, pc}
   2033c:	ldfltp	f3, [r8]
   20340:	ldrtmi	r6, [r8], -fp, ror #18
   20344:	rscsle	r2, sl, r0, lsl #22
   20348:	blcs	267fdc <mkdtemp@@Base+0x216000>
   2034c:	ldm	pc, {r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   20350:	streq	pc, [r6, #-3]
   20354:	stmdbcs	r3!, {r0, r2, r5, r8, r9, sl, sp}
   20358:			; <UNDEFINED> instruction: 0x21232b23
   2035c:	blmi	5a8b68 <mkdtemp@@Base+0x556b8c>
   20360:	stmdbvs	r8!, {r0, r1, r8, sp}
   20364:	and	r4, r3, fp, ror r4
   20368:	tstcc	ip, #626688	; 0x99000
   2036c:	andle	r1, lr, ip, asr #24
   20370:	mvnsle	r4, sl, lsl #5
   20374:	stmdbcs	r0, {r0, r3, r4, r8, fp, sp, lr}
   20378:	addmi	fp, r8, #24, 30	; 0x60
   2037c:	ldmdavs	r8, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   20380:	bvs	feb4fb68 <mkdtemp@@Base+0xfeafdb8c>
   20384:	cfstr64ne	mvdx3, [r7], #-112	; 0xffffff90
   20388:	stmdavs	pc!, {r4, ip, lr, pc}	; <UNPREDICTABLE>
   2038c:	stmdami	fp, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   20390:	cfldrdlt	mvd4, [r8, #480]!	; 0x1e0
   20394:	strb	r2, [r2, ip, lsl #4]!
   20398:	strb	r4, [r0, r2, lsr #12]!
   2039c:	ldrb	r2, [lr, r2, lsl #4]
   203a0:	ldrb	r2, [ip, r3, lsl #4]
   203a4:	ldrb	r2, [sl, r8, lsl #4]
   203a8:	ldrb	r2, [r8, sl, lsl #4]
   203ac:	ldcllt	0, cr2, [r8]
   203b0:	andeq	sp, r3, r6, asr sp
   203b4:	strdeq	r4, [r7], -r4	; <UNPREDICTABLE>
   203b8:			; <UNDEFINED> instruction: 0x000749bc
   203bc:	andeq	sp, r3, r0, asr #25
   203c0:			; <UNDEFINED> instruction: 0x460db570
   203c4:	addlt	r4, r2, sl, lsl r9
   203c8:	ldrbtmi	r4, [r9], #-2842	; 0xfffff4e6
   203cc:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   203d0:			; <UNDEFINED> instruction: 0xf04f9301
   203d4:	movwcs	r0, #768	; 0x300
   203d8:	tstlt	r2, #0, 6
   203dc:	ldrmi	r4, [r0], -r4, lsl #12
   203e0:			; <UNDEFINED> instruction: 0xff9ef7ff
   203e4:	mvnslt	r4, r6, lsl #12
   203e8:	strtmi	r4, [r0], -r9, lsr #12
   203ec:			; <UNDEFINED> instruction: 0xf7ff466a
   203f0:	cmplt	r8, r3, lsr pc	; <UNPREDICTABLE>
   203f4:	blmi	3f2c3c <mkdtemp@@Base+0x3a0c60>
   203f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   203fc:	blls	7a46c <mkdtemp@@Base+0x28490>
   20400:	tstle	r3, sl, asr r0
   20404:	ldcllt	0, cr11, [r0, #-8]!
   20408:	ldrtmi	r9, [r0], -r0, lsl #26
   2040c:			; <UNDEFINED> instruction: 0xf7e64629
   20410:			; <UNDEFINED> instruction: 0x4604e972
   20414:			; <UNDEFINED> instruction: 0xf7e54628
   20418:			; <UNDEFINED> instruction: 0xf06fea76
   2041c:	stccs	0, cr0, [r0], {57}	; 0x39
   20420:	andcs	sp, r0, r8, ror #3
   20424:			; <UNDEFINED> instruction: 0xf06fe7e6
   20428:	strb	r0, [r3, r9]!
   2042c:	cdp	7, 14, cr15, cr14, cr5, {7}
   20430:			; <UNDEFINED> instruction: 0x000754b6
   20434:	andeq	r0, r0, ip, asr r6
   20438:	andeq	r5, r7, r8, lsl #9
   2043c:	cfstr32ls	mvfx11, [r8, #-960]	; 0xfffffc40
   20440:			; <UNDEFINED> instruction: 0x6c05e9dd
   20444:	tstlt	sp, r7, lsl #30
   20448:	eorvs	r2, ip, r0, lsl #8
   2044c:	svcne	0x0080f5b6
   20450:	strcs	fp, [r0], #-3988	; 0xfffff06c
   20454:	bcs	29460 <__read_chk@plt+0x229fc>
   20458:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   2045c:	stmdavs	r4, {r2, r5, r7, r8, r9, fp, ip, sp, pc}
   20460:	stmdale	lr!, {r0, r2, r3, sl, fp, sp}
   20464:			; <UNDEFINED> instruction: 0xf004e8df
   20468:	andscs	r1, sl, lr, lsl #8
   2046c:	andscs	r1, sl, lr, lsl #8
   20470:	strtcs	r2, [r6], -sp, lsr #26
   20474:	stmib	sp, {r0, r1, r2, r8, r9, sl}^
   20478:	strls	r7, [r5], -r6, lsl #10
   2047c:	ldrhtmi	lr, [r0], #141	; 0x8d
   20480:	blt	1d5c4f0 <mkdtemp@@Base+0x1d0a514>
   20484:			; <UNDEFINED> instruction: 0x6c05e9cd
   20488:	ldrhtmi	lr, [r0], #141	; 0x8d
   2048c:	ldclt	0, cr15, [ip, #104]!	; 0x68
   20490:	strvs	lr, [r5, -sp, asr #19]
   20494:	ldrhtmi	lr, [r0], #141	; 0x8d
   20498:	mrclt	0, 1, APSR_nzcv, cr2, cr9, {0}
   2049c:	strvs	lr, [r5, -sp, asr #19]
   204a0:	ldrhtmi	lr, [r0], #141	; 0x8d
   204a4:	svclt	0x00f2f019
   204a8:	strvs	lr, [r5, -sp, asr #19]
   204ac:	ldrhtmi	lr, [r0], #141	; 0x8d
   204b0:	ldmdalt	sl, {r5, ip, sp, lr, pc}
   204b4:	strvc	lr, [r6, #-2509]	; 0xfffff633
   204b8:	pop	{r0, r2, r9, sl, ip, pc}
   204bc:			; <UNDEFINED> instruction: 0xf01a40f0
   204c0:			; <UNDEFINED> instruction: 0xf06fb8cb
   204c4:	ldcllt	0, cr0, [r0, #52]!	; 0x34
   204c8:	andeq	pc, r9, pc, rrx
   204cc:	svclt	0x0000bdf0
   204d0:			; <UNDEFINED> instruction: 0x4604b538
   204d4:	blcs	33a4e8 <mkdtemp@@Base+0x2e850c>
   204d8:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   204dc:	bne	65c4f0 <mkdtemp@@Base+0x60a514>
   204e0:	smladeq	r7, r2, r4, r1
   204e4:	streq	r0, [r7, -r7, lsl #14]
   204e8:	andeq	r0, sl, r6, lsl r7
   204ec:	andeq	pc, r9, pc, rrx
   204f0:	strcs	fp, [sp, #-3384]	; 0xfffff2c8
   204f4:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
   204f8:	cmnlt	r0, r0, ror #8
   204fc:	eorvs	r2, r5, r0
   20500:	strcs	fp, [r6, #-3384]	; 0xfffff2c8
   20504:	strcs	lr, [r7, #-2038]	; 0xfffff80a
   20508:	strcs	lr, [fp, #-2036]	; 0xfffff80c
   2050c:	strcs	lr, [r4, #-2034]	; 0xfffff80e
   20510:	strcs	lr, [r5, #-2032]	; 0xfffff810
   20514:			; <UNDEFINED> instruction: 0xf06fe7ee
   20518:	ldclt	0, cr0, [r8, #-4]!
   2051c:	andcs	r4, r3, #30720	; 0x7800
   20520:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   20524:	strmi	r6, [r4], -r1, lsl #16
   20528:	bvs	fe6d853c <mkdtemp@@Base+0xfe686560>
   2052c:	mrrcne	3, 1, r3, r0, cr12
   20530:	addsmi	sp, r1, #24
   20534:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   20538:	stfvsp	f3, [r0], #-652	; 0xfffffd74
   2053c:			; <UNDEFINED> instruction: 0xf7feb110
   20540:	stmdavs	r1!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   20544:	andcs	r1, r0, #11, 30	; 0x2c
   20548:	blcs	2796d8 <mkdtemp@@Base+0x2276fc>
   2054c:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   20550:	andcs	pc, r5, r3
   20554:	stmdane	r6, {r4, sl, ip}
   20558:	stceq	12, cr1, [r6], {6}
   2055c:	andcs	r2, r0, r0, lsl #2
   20560:	ldclt	0, cr6, [r0, #-132]	; 0xffffff7c
   20564:	andeq	pc, sp, pc, rrx
   20568:	tstcs	ip, r0, lsl sp
   2056c:	eorvs	r2, r1, r0
   20570:	strdcs	lr, [r2, -r7]
   20574:	eorvs	r2, r1, r0
   20578:	strdcs	lr, [r3, -r3]
   2057c:	eorvs	r2, r1, r0
   20580:	smlattcs	r8, pc, r7, lr
   20584:	eorvs	r2, r1, r0
   20588:	smlattcs	sl, fp, r7, lr
   2058c:	eorvs	r2, r1, r0
   20590:	smlattcs	r1, r7, r7, lr
   20594:	svclt	0x0000e7e3
   20598:	strdeq	r4, [r7], -lr
   2059c:	svcmi	0x00f0e92d
   205a0:			; <UNDEFINED> instruction: 0xf8df4690
   205a4:			; <UNDEFINED> instruction: 0x46992414
   205a8:	ldrcc	pc, [r0], #-2271	; 0xfffff721
   205ac:	ldrbtmi	fp, [sl], #-157	; 0xffffff63
   205b0:			; <UNDEFINED> instruction: 0xb09cf8dd
   205b4:	bls	9b6908 <mkdtemp@@Base+0x96492c>
   205b8:	tstls	fp, #1769472	; 0x1b0000
   205bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   205c0:	stmib	sp, {r8, r9, sp}^
   205c4:	andls	r3, r6, #8, 6	; 0x20000000
   205c8:	stmdacs	r0, {r2, r3, r8, r9, ip, pc}
   205cc:	bicshi	pc, sl, r0
   205d0:	strmi	r6, [r6], -r2, asr #24
   205d4:			; <UNDEFINED> instruction: 0xf0002a00
   205d8:	ldmdavs	r3, {r0, r2, r4, r6, r7, r8, pc}
   205dc:	stmdbcs	r0, {r0, r1, r2, r3, r9, sl, lr}
   205e0:	blcs	50248 <__b64_pton@@Base+0x17f0>
   205e4:	bichi	pc, lr, r0
   205e8:	strcs	r4, [r3, #-3317]	; 0xfffff30b
   205ec:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
   205f0:	bvs	fe998604 <mkdtemp@@Base+0xfe946628>
   205f4:	cfstrdne	mvd3, [r9], #-112	; 0xffffff90
   205f8:	adcmi	sp, fp, #94	; 0x5e
   205fc:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   20600:	subsle	r2, r9, r0, lsl #22
   20604:	blcs	33a6f8 <mkdtemp@@Base+0x2e871c>
   20608:	ldm	pc, {r0, r1, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2060c:	streq	pc, [r7, -r3]
   20610:	strbmi	r0, [r6], -r7, lsl #14
   20614:	strmi	r4, [r7], -r6, asr #12
   20618:	andeq	r4, r7, r7, lsl #12
   2061c:			; <UNDEFINED> instruction: 0xf1b86bd1
   20620:	rsbsle	r0, r1, r0, lsl #30
   20624:	strbmi	fp, [r0], -r9, lsr #2
   20628:	stmda	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2062c:			; <UNDEFINED> instruction: 0xf0402800
   20630:	bge	2c0cdc <mkdtemp@@Base+0x26ed00>
   20634:	movwcs	sl, #2312	; 0x908
   20638:			; <UNDEFINED> instruction: 0xf7fe4638
   2063c:	bllt	185ea98 <mkdtemp@@Base+0x180cabc>
   20640:	ldmdavs	ip, {r0, r1, r4, r5, r6, sl, fp, sp, lr}
   20644:			; <UNDEFINED> instruction: 0xf7fd4620
   20648:	blmi	ff7df6b4 <mkdtemp@@Base+0xff78d6d8>
   2064c:	andcs	r6, r3, #3211264	; 0x310000
   20650:	ldrbtmi	r6, [fp], #-2352	; 0xfffff6d0
   20654:	bvs	fe6d8668 <mkdtemp@@Base+0xfe68668c>
   20658:	mrrcne	3, 1, r3, r5, cr12
   2065c:	addsmi	sp, r1, #47	; 0x2f
   20660:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   20664:	svclt	0x00184290
   20668:	mvnsle	r2, r0, lsl #20
   2066c:			; <UNDEFINED> instruction: 0x46206819
   20670:			; <UNDEFINED> instruction: 0xf83cf004
   20674:	cmplt	r0, #136314880	; 0x8200000
   20678:	strtmi	r2, [r0], -r0, lsl #10
   2067c:	blx	fffde67a <mkdtemp@@Base+0xfff8c69e>
   20680:			; <UNDEFINED> instruction: 0xf7e59809
   20684:	stmdals	r8, {r6, r8, fp, sp, lr, pc}
   20688:	ldmdb	ip!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2068c:			; <UNDEFINED> instruction: 0xf7e5980c
   20690:			; <UNDEFINED> instruction: 0x4628e93a
   20694:	blx	dde692 <mkdtemp@@Base+0xd8c6b6>
   20698:			; <UNDEFINED> instruction: 0xf06fe001
   2069c:	bmi	ff2a2eec <mkdtemp@@Base+0xff250f10>
   206a0:	ldrbtmi	r4, [sl], #-3014	; 0xfffff43a
   206a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   206a8:	subsmi	r9, sl, fp, lsl fp
   206ac:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
   206b0:	andslt	r4, sp, r0, asr r6
   206b4:	svchi	0x00f0e8bd
   206b8:	beq	39c87c <mkdtemp@@Base+0x34a8a0>
   206bc:	stmibmi	r3, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   206c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   206c4:			; <UNDEFINED> instruction: 0xf812f004
   206c8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   206cc:	ldfged	f5, [r3, #-848]	; 0xfffffcb0
   206d0:	strtmi	r2, [r8], -r0, lsr #2
   206d4:			; <UNDEFINED> instruction: 0xff24f02d
   206d8:	eorcs	r4, r0, #42991616	; 0x2900000
   206dc:			; <UNDEFINED> instruction: 0xf0034620
   206e0:	strmi	pc, [r2], r3, asr #31
   206e4:	bicle	r2, r7, r0, lsl #16
   206e8:	blcc	13a7bc <mkdtemp@@Base+0xe87e0>
   206ec:	ldmdale	r4, {r0, r3, r8, r9, fp, sp}
   206f0:			; <UNDEFINED> instruction: 0xf013e8df
   206f4:	tsteq	r5, r1, lsr r1
   206f8:	ldrsbeq	r0, [r7], -r3
   206fc:	andseq	r0, r3, r3, lsl r0
   20700:	sbcseq	r0, r3, r3, lsl r0
   20704:	andseq	r0, r7, r3, lsl r0
   20708:			; <UNDEFINED> instruction: 0xf0402900
   2070c:	blcs	40c3c <error@@Base+0x11738>
   20710:			; <UNDEFINED> instruction: 0xf8dfd18f
   20714:	ldrbtmi	r8, [r8], #700	; 0x2bc
   20718:			; <UNDEFINED> instruction: 0xf06fe78b
   2071c:	strcs	r0, [r0, #-2569]	; 0xfffff5f7
   20720:	ldmibvs	r1!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   20724:	strtmi	r2, [r0], -r0, lsr #4
   20728:			; <UNDEFINED> instruction: 0xff9ef003
   2072c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   20730:	ldmdavs	r3!, {r1, r5, r7, r8, ip, lr, pc}
   20734:			; <UNDEFINED> instruction: 0xf0002b0d
   20738:	ldclvs	0, cr8, [r3], #-868	; 0xfffffc9c
   2073c:	ldmib	r3, {r5, r9, sl, lr}^
   20740:			; <UNDEFINED> instruction: 0xf0032302
   20744:	strmi	pc, [r2], r7, ror #27
   20748:	orrsle	r2, r5, r0, lsl #16
   2074c:			; <UNDEFINED> instruction: 0x46206c73
   20750:			; <UNDEFINED> instruction: 0xf0036859
   20754:	pkhbtmi	pc, r2, r7, lsl #28	; <UNPREDICTABLE>
   20758:	orrle	r2, sp, r0, lsl #16
   2075c:			; <UNDEFINED> instruction: 0x46206c73
   20760:			; <UNDEFINED> instruction: 0xf0036919
   20764:	strmi	pc, [r2], r3, asr #31
   20768:	orrle	r2, r5, r0, lsl #16
   2076c:	blx	f5e768 <mkdtemp@@Base+0xf0c78c>
   20770:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20774:	tsthi	r2, r0	; <UNPREDICTABLE>
   20778:	stmdbvs	fp, {r0, r4, r5, r6, sl, fp, sp, lr}^
   2077c:	ldrbmi	fp, [r3], -fp, lsl #3
   20780:	strtmi	r6, [r8], -sl, lsl #19
   20784:			; <UNDEFINED> instruction: 0xf8529307
   20788:			; <UNDEFINED> instruction: 0xf0031023
   2078c:	strmi	pc, [r2], pc, lsr #31
   20790:			; <UNDEFINED> instruction: 0xf47f2800
   20794:	ldclvs	15, cr10, [r1], #-456	; 0xfffffe38
   20798:	stmdbvs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
   2079c:	addsmi	r3, sl, #67108864	; 0x4000000
   207a0:	strtmi	sp, [r9], -lr, ror #17
   207a4:			; <UNDEFINED> instruction: 0xf0034620
   207a8:	selmi	pc, r2, r1	; <UNPREDICTABLE>
   207ac:			; <UNDEFINED> instruction: 0xf47f2800
   207b0:	ldclvs	15, cr10, [r3], #-400	; 0xfffffe70
   207b4:	ldmib	r3, {r5, r9, sl, lr}^
   207b8:			; <UNDEFINED> instruction: 0xf0032308
   207bc:	strmi	pc, [r2], fp, lsr #27
   207c0:			; <UNDEFINED> instruction: 0xf47f2800
   207c4:	ldclvs	15, cr10, [r3], #-360	; 0xfffffe98
   207c8:	ldmib	r3, {r5, r9, sl, lr}^
   207cc:			; <UNDEFINED> instruction: 0xf003230a
   207d0:	strmi	pc, [r2], r1, lsr #27
   207d4:			; <UNDEFINED> instruction: 0xf47f2800
   207d8:	ldclvs	15, cr10, [r3], #-320	; 0xfffffec0
   207dc:	blvs	672064 <mkdtemp@@Base+0x620088>
   207e0:			; <UNDEFINED> instruction: 0xff94f003
   207e4:	stmdacs	r0, {r1, r7, r9, sl, lr}
   207e8:	svcge	0x0047f47f
   207ec:			; <UNDEFINED> instruction: 0x46206c73
   207f0:			; <UNDEFINED> instruction: 0xf0036b59
   207f4:	strmi	pc, [r2], fp, lsl #31
   207f8:			; <UNDEFINED> instruction: 0xf47f2800
   207fc:			; <UNDEFINED> instruction: 0x4602af3e
   20800:	strtmi	r4, [r0], -r1, lsl #12
   20804:			; <UNDEFINED> instruction: 0xff30f003
   20808:	stmdacs	r0, {r1, r7, r9, sl, lr}
   2080c:	svcge	0x0035f47f
   20810:	strtmi	r9, [r0], -sl, lsl #20
   20814:			; <UNDEFINED> instruction: 0xf0039908
   20818:	strmi	pc, [r2], r7, lsr #30
   2081c:			; <UNDEFINED> instruction: 0xf47f2800
   20820:	strtmi	sl, [r0], -ip, lsr #30
   20824:	mcrr2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
   20828:	strtmi	r9, [r0], -r7
   2082c:	blx	ff95e82a <mkdtemp@@Base+0xff90c84e>
   20830:	andge	pc, ip, sp, asr #17
   20834:	bge	307458 <mkdtemp@@Base+0x2b547c>
   20838:			; <UNDEFINED> instruction: 0xf8cda909
   2083c:			; <UNDEFINED> instruction: 0xf8cdb010
   20840:			; <UNDEFINED> instruction: 0xf8cd9008
   20844:	andls	r8, r0, r4
   20848:	svcls	0x00064638
   2084c:			; <UNDEFINED> instruction: 0x468247b8
   20850:			; <UNDEFINED> instruction: 0xf47f2800
   20854:	stmdbls	fp, {r1, r4, r8, r9, sl, fp, sp, pc}
   20858:	stmdals	r9, {r2, r3, r9, fp, sp, pc}
   2085c:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
   20860:	stmdacs	r0, {r1, r7, r9, sl, lr}
   20864:	svcge	0x0009f47f
   20868:	svceq	0x0000f1b8
   2086c:	stmdbls	ip, {r1, r2, ip, lr, pc}
   20870:			; <UNDEFINED> instruction: 0xf7e54640
   20874:	stmdacs	r0, {r6, r8, r9, sl, fp, sp, lr, pc}
   20878:	addshi	pc, fp, r0, asr #32
   2087c:	blvs	ff6bba50 <mkdtemp@@Base+0xff669a74>
   20880:			; <UNDEFINED> instruction: 0xf0002a00
   20884:	bls	300acc <mkdtemp@@Base+0x2aeaf0>
   20888:	stmdbls	r9, {r5, r9, sl, lr}
   2088c:	cdp2	0, 14, cr15, cr12, cr3, {0}
   20890:	stmdacs	r0, {r1, r7, r9, sl, lr}
   20894:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {1}
   20898:	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   2089c:	sbccs	pc, fp, #64, 4
   208a0:			; <UNDEFINED> instruction: 0xd0784293
   208a4:	svcvc	0x0033f5b3
   208a8:	vqadd.s8	<illegal reg q14.5>, q0, q9
   208ac:	addsmi	r1, r3, #-268435447	; 0xf0000009
   208b0:	tstcs	r0, r8, lsl pc
   208b4:	strtmi	sp, [r0], -r9, rrx
   208b8:			; <UNDEFINED> instruction: 0xff18f003
   208bc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   208c0:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
   208c4:			; <UNDEFINED> instruction: 0xf7e56970
   208c8:	andls	lr, r7, r6, ror #31
   208cc:			; <UNDEFINED> instruction: 0xf7e56970
   208d0:	stmdbls	r7, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   208d4:	strtmi	r4, [r0], -r2, lsl #12
   208d8:	stc2	0, cr15, [r8], #-16
   208dc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   208e0:	mcrge	4, 6, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   208e4:	blcs	2fa9b8 <mkdtemp@@Base+0x2a89dc>
   208e8:	svcge	0x0027f47f
   208ec:			; <UNDEFINED> instruction: 0x46206b71
   208f0:	cdp2	0, 15, cr15, cr12, cr3, {0}
   208f4:	stmdacs	r0, {r1, r7, r9, sl, lr}
   208f8:	svcge	0x001ff43f
   208fc:	blge	49a3f4 <mkdtemp@@Base+0x448418>
   20900:	bge	43acc8 <mkdtemp@@Base+0x3e8cec>
   20904:			; <UNDEFINED> instruction: 0xf7e5a90f
   20908:	ldmvs	r0!, {r3, r4, r5, r6, fp, sp, lr, pc}^
   2090c:	andcs	sl, r0, #294912	; 0x48000
   20910:	svc	0x00b4f7e4
   20914:	strtmi	r9, [r0], -pc, lsl #18
   20918:	blx	fe95c932 <mkdtemp@@Base+0xfe90a956>
   2091c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   20920:	mcrge	4, 5, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   20924:			; <UNDEFINED> instruction: 0x46209910
   20928:	blx	fe75c942 <mkdtemp@@Base+0xfe70a966>
   2092c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   20930:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   20934:			; <UNDEFINED> instruction: 0x46209911
   20938:	blx	fe55c952 <mkdtemp@@Base+0xfe50a976>
   2093c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   20940:	mrcge	4, 4, APSR_nzcv, cr10, cr15, {3}
   20944:			; <UNDEFINED> instruction: 0x46209912
   20948:	blx	fe35c962 <mkdtemp@@Base+0xfe30a986>
   2094c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   20950:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
   20954:	ldmvs	r0!, {r4, r7, r9, sl, sp, lr, pc}
   20958:	stmdbge	sp, {r1, r2, r3, r9, fp, sp, pc}
   2095c:			; <UNDEFINED> instruction: 0xf7e52300
   20960:	stmdbls	lr, {r1, r4, r6, fp, sp, lr, pc}
   20964:			; <UNDEFINED> instruction: 0xf0044620
   20968:			; <UNDEFINED> instruction: 0x4682fb7d
   2096c:			; <UNDEFINED> instruction: 0xf47f2800
   20970:	stmdbls	sp, {r0, r1, r7, r9, sl, fp, sp, pc}
   20974:			; <UNDEFINED> instruction: 0xf0044620
   20978:			; <UNDEFINED> instruction: 0x4682fb75
   2097c:			; <UNDEFINED> instruction: 0xf43f2800
   20980:			; <UNDEFINED> instruction: 0xe679aedc
   20984:	beq	29cb48 <mkdtemp@@Base+0x24ab6c>
   20988:	ldmdbmi	r2, {r0, r3, r7, r9, sl, sp, lr, pc}
   2098c:			; <UNDEFINED> instruction: 0xe7924479
   20990:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
   20994:	ldmdbmi	r1, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   20998:			; <UNDEFINED> instruction: 0xe78c4479
   2099c:	beq	9cb60 <mkdtemp@@Base+0x4ab84>
   209a0:	strmi	lr, [r8], fp, ror #12
   209a4:	stmdbls	ip, {r0, r2, r6, r9, sl, sp, lr, pc}
   209a8:	bicsvs	r9, r9, #12, 4	; 0xc0000000
   209ac:			; <UNDEFINED> instruction: 0xf7e5e76b
   209b0:			; <UNDEFINED> instruction: 0xf06fec2e
   209b4:			; <UNDEFINED> instruction: 0xe6600a39
   209b8:	ldrdeq	r5, [r7], -r2
   209bc:	andeq	r0, r0, ip, asr r6
   209c0:	andeq	r4, r7, r2, lsr r7
   209c4:	andeq	r4, r7, lr, asr #13
   209c8:	ldrdeq	r5, [r7], -lr
   209cc:	andeq	sp, r3, lr, lsl #19
   209d0:	andeq	r8, r3, r2, ror #10
   209d4:	andeq	sp, r3, r8, ror #13
   209d8:	andeq	sp, r3, sl, asr #13
   209dc:	ldrdeq	sp, [r3], -r0
   209e0:	addlt	fp, r3, r0, lsr r5
   209e4:	strcs	r4, [r0, #-3076]	; 0xfffff3fc
   209e8:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   209ec:			; <UNDEFINED> instruction: 0xf7ff4500
   209f0:	ldrdlt	pc, [r3], -r5
   209f4:	svclt	0x0000bd30
   209f8:	muleq	r0, r5, r6
   209fc:	mvnsmi	lr, #737280	; 0xb4000
   20a00:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx7
   20a04:	strmi	r2, [r8], r0
   20a08:			; <UNDEFINED> instruction: 0x461d4614
   20a0c:	cdp	7, 9, cr15, cr0, cr5, {7}
   20a10:	movwcs	fp, #270	; 0x10e
   20a14:	ldclvs	0, cr6, [pc], #-204	; 20950 <__read_chk@plt+0x19eec>
   20a18:			; <UNDEFINED> instruction: 0xf1b8687b
   20a1c:	eorle	r0, r7, r0, lsl #30
   20a20:	teqle	r1, r2, lsl #22
   20a24:	blle	d6aa2c <mkdtemp@@Base+0xd18a50>
   20a28:	movwcs	lr, #35287	; 0x89d7
   20a2c:	addsmi	r1, r9, #50593792	; 0x3040000
   20a30:	addsmi	fp, r0, #8, 30
   20a34:	ldmib	r7, {r1, r2, r3, r5, r8, r9, ip, lr, pc}^
   20a38:	addsmi	r2, r9, #671088640	; 0x28000000
   20a3c:	addsmi	fp, r0, #8, 30
   20a40:			; <UNDEFINED> instruction: 0xf8d7d22e
   20a44:			; <UNDEFINED> instruction: 0xf1b99014
   20a48:	andsle	r0, r9, r0, lsl #30
   20a4c:	biclt	r4, sp, r8, lsr #12
   20a50:			; <UNDEFINED> instruction: 0x270069bb
   20a54:	stmdaeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
   20a58:	ldrmi	lr, [r9, #1]!
   20a5c:			; <UNDEFINED> instruction: 0xf858d02c
   20a60:	strtmi	r1, [r8], -r4, lsl #30
   20a64:			; <UNDEFINED> instruction: 0xf7e53701
   20a68:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
   20a6c:	strd	sp, [r9], -r5
   20a70:	sbcsle	r2, r7, r1, lsl #22
   20a74:			; <UNDEFINED> instruction: 0xf06f4b13
   20a78:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   20a7c:	and	r6, r1, r3, lsr r0
   20a80:	ldmiblt	ip, {r5, r9, sl, lr}
   20a84:	mvnshi	lr, #12386304	; 0xbd0000
   20a88:			; <UNDEFINED> instruction: 0xf06f4b0f
   20a8c:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   20a90:			; <UNDEFINED> instruction: 0xe7f76033
   20a94:			; <UNDEFINED> instruction: 0xf06f4b0d
   20a98:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   20a9c:			; <UNDEFINED> instruction: 0xe7f16033
   20aa0:			; <UNDEFINED> instruction: 0xf06f4b0b
   20aa4:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   20aa8:			; <UNDEFINED> instruction: 0xe7eb6033
   20aac:			; <UNDEFINED> instruction: 0xf06f4b09
   20ab0:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   20ab4:			; <UNDEFINED> instruction: 0xe7e56033
   20ab8:			; <UNDEFINED> instruction: 0xf06f4b07
   20abc:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
   20ac0:			; <UNDEFINED> instruction: 0xe7df6033
   20ac4:	andeq	sp, r3, r6, ror r6
   20ac8:	andeq	sp, r3, r6, lsr r6
   20acc:	andeq	sp, r3, r2, lsl #13
   20ad0:	muleq	r3, sl, r6
   20ad4:	andeq	sp, r3, lr, lsr #13
   20ad8:	andeq	sp, r3, r6, asr #13
   20adc:	ldrbmi	lr, [r0, sp, lsr #18]!
   20ae0:	stmdbmi	lr, {r0, r2, r3, r9, sl, lr}^
   20ae4:	blmi	13ccd84 <mkdtemp@@Base+0x137ada8>
   20ae8:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   20aec:			; <UNDEFINED> instruction: 0x6708e9d0
   20af0:	stmiapl	fp, {r4, r7, r9, sl, lr}^
   20af4:			; <UNDEFINED> instruction: 0x9325681b
   20af8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20afc:			; <UNDEFINED> instruction: 0xf88d2300
   20b00:			; <UNDEFINED> instruction: 0xf88d3034
   20b04:	b	15acb5c <mkdtemp@@Base+0x155ab80>
   20b08:	teqle	r7, r7, lsl #6
   20b0c:	ldrdeq	lr, [sl, -r0]
   20b10:	svclt	0x00081c4e
   20b14:	svccc	0x00fff1b0
   20b18:			; <UNDEFINED> instruction: 0xf10dd078
   20b1c:			; <UNDEFINED> instruction: 0x460b0a10
   20b20:	addsmi	r2, r9, #0, 2
   20b24:			; <UNDEFINED> instruction: 0xf06f4602
   20b28:	svclt	0x00084000
   20b2c:	mcrge	2, 0, r4, cr13, cr0, {4}
   20b30:			; <UNDEFINED> instruction: 0x4602bf38
   20b34:	andls	r4, r4, #80, 12	; 0x5000000
   20b38:	b	14dead4 <mkdtemp@@Base+0x148caf8>
   20b3c:			; <UNDEFINED> instruction: 0x21204a39
   20b40:			; <UNDEFINED> instruction: 0x4603447a
   20b44:			; <UNDEFINED> instruction: 0xf7e54630
   20b48:	ldmib	r4, {r3, r4, r8, fp, sp, lr, pc}^
   20b4c:	tstmi	r3, #8, 6	; 0x20000000
   20b50:	ldmib	r4, {r3, r4, r5, ip, lr, pc}^
   20b54:	movwcc	r2, #4874	; 0x130a
   20b58:			; <UNDEFINED> instruction: 0xf1b2bf08
   20b5c:	strdle	r3, [ip], #-255	; 0xffffff01
   20b60:	bmi	c8bbbc <mkdtemp@@Base+0xc39be0>
   20b64:	stmdbge	r5, {r6, r8, r9, sp}
   20b68:	tstls	r1, sl, ror r4
   20b6c:	strtmi	r9, [r0], -r0, lsl #4
   20b70:	andcs	r4, r1, #26214400	; 0x1900000
   20b74:			; <UNDEFINED> instruction: 0xf7e59602
   20b78:	eor	lr, lr, r8, lsl sp
   20b7c:			; <UNDEFINED> instruction: 0xf10d2300
   20b80:	adcsmi	r0, fp, #16, 20	; 0x10000
   20b84:	andmi	pc, r0, #111	; 0x6f
   20b88:	adcsmi	fp, r2, #8, 30
   20b8c:			; <UNDEFINED> instruction: 0xf10d4650
   20b90:	svclt	0x00380914
   20b94:			; <UNDEFINED> instruction: 0x96044616
   20b98:	b	8deb34 <mkdtemp@@Base+0x88cb58>
   20b9c:			; <UNDEFINED> instruction: 0x21204a23
   20ba0:			; <UNDEFINED> instruction: 0x4603447a
   20ba4:			; <UNDEFINED> instruction: 0xf7e54648
   20ba8:	ldmib	r4, {r3, r5, r6, r7, fp, sp, lr, pc}^
   20bac:	stfnee	f0, [fp], {10}
   20bb0:			; <UNDEFINED> instruction: 0xf1b0bf08
   20bb4:			; <UNDEFINED> instruction: 0xd1b23fff
   20bb8:	movwcs	lr, #35284	; 0x89d4
   20bbc:	svclt	0x00084313
   20bc0:	tstle	ip, sp, lsl #28
   20bc4:			; <UNDEFINED> instruction: 0xac154a1a
   20bc8:	strls	r2, [r1], -r0, asr #6
   20bcc:	andls	r4, r0, #2046820352	; 0x7a000000
   20bd0:	ldrmi	r4, [r9], -r0, lsr #12
   20bd4:			; <UNDEFINED> instruction: 0xf7e52201
   20bd8:	strbmi	lr, [r2], -r8, ror #25
   20bdc:	strtmi	r4, [r8], -r1, lsr #12
   20be0:	mrc2	0, 0, pc, cr8, cr1, {1}
   20be4:	blmi	3b3438 <mkdtemp@@Base+0x36145c>
   20be8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20bec:	blls	97ac5c <mkdtemp@@Base+0x928c80>
   20bf0:	tstle	r1, sl, asr r0
   20bf4:	pop	{r1, r2, r5, ip, sp, pc}
   20bf8:			; <UNDEFINED> instruction: 0xf10d87f0
   20bfc:	bmi	3a3054 <mkdtemp@@Base+0x351078>
   20c00:	movtcs	sl, #3093	; 0xc15
   20c04:	andls	pc, r4, sp, asr #17
   20c08:			; <UNDEFINED> instruction: 0xe7e0447a
   20c0c:	strtmi	r4, [r8], -fp, lsl #18
   20c10:			; <UNDEFINED> instruction: 0xf0314479
   20c14:			; <UNDEFINED> instruction: 0xe7e5fdff
   20c18:	b	ffe5ebb4 <mkdtemp@@Base+0xffe0cbd8>
   20c1c:	muleq	r7, r6, sp
   20c20:	andeq	r0, r0, ip, asr r6
   20c24:	andeq	sp, r3, r0, lsl #13
   20c28:	andeq	sp, r3, r4, lsl #13
   20c2c:	andeq	sp, r3, r0, lsr #12
   20c30:	andeq	sp, r3, r8, lsl #12
   20c34:	muleq	r7, r8, ip
   20c38:	ldrdeq	sp, [r3], -r8
   20c3c:	andeq	sp, r3, r8, lsr #11
   20c40:	svcmi	0x00f0e92d
   20c44:	strmi	fp, [fp], r3, lsl #1
   20c48:			; <UNDEFINED> instruction: 0xf7e54606
   20c4c:			; <UNDEFINED> instruction: 0xf7e4e83c
   20c50:			; <UNDEFINED> instruction: 0xf5b0efe6
   20c54:			; <UNDEFINED> instruction: 0xf0407fcb
   20c58:	ldrbmi	r8, [r9], -ip, lsl #1
   20c5c:			; <UNDEFINED> instruction: 0xf7e54630
   20c60:			; <UNDEFINED> instruction: 0x4605e970
   20c64:			; <UNDEFINED> instruction: 0xf0402800
   20c68:			; <UNDEFINED> instruction: 0xf7e58084
   20c6c:	strmi	lr, [r7], -r2, lsl #28
   20c70:			; <UNDEFINED> instruction: 0xf0002800
   20c74:			; <UNDEFINED> instruction: 0xf7e58092
   20c78:			; <UNDEFINED> instruction: 0x4680edfc
   20c7c:			; <UNDEFINED> instruction: 0xf0002800
   20c80:			; <UNDEFINED> instruction: 0xf7e58093
   20c84:			; <UNDEFINED> instruction: 0x4604edf6
   20c88:			; <UNDEFINED> instruction: 0xf0002800
   20c8c:			; <UNDEFINED> instruction: 0xf7e58093
   20c90:			; <UNDEFINED> instruction: 0x4681edf0
   20c94:			; <UNDEFINED> instruction: 0xf0002800
   20c98:			; <UNDEFINED> instruction: 0x462a8092
   20c9c:	ldrtmi	r4, [r0], -r1, lsr #12
   20ca0:	cdp	7, 14, cr15, cr14, cr4, {7}
   20ca4:	cmple	pc, r1, lsl #16
   20ca8:	ldrtmi	r4, [sl], -r3, asr #12
   20cac:			; <UNDEFINED> instruction: 0x46304659
   20cb0:			; <UNDEFINED> instruction: 0xf7e59500
   20cb4:	stmdacs	r1, {r1, r2, r3, fp, sp, lr, pc}
   20cb8:			; <UNDEFINED> instruction: 0x4638d156
   20cbc:	stcl	7, cr15, [r8], #916	; 0x394
   20cc0:	strtmi	r4, [r0], -r2, lsl #13
   20cc4:	stcl	7, cr15, [r4], #916	; 0x394
   20cc8:	bicsvc	lr, r0, #0, 22
   20ccc:	svceq	0x0063ebba
   20cd0:			; <UNDEFINED> instruction: 0x4640dd5e
   20cd4:	ldcl	7, cr15, [ip], {229}	; 0xe5
   20cd8:	strtmi	r4, [r0], -r2, lsl #13
   20cdc:	ldcl	7, cr15, [r8], {229}	; 0xe5
   20ce0:	bicsvc	lr, r0, #0, 22
   20ce4:	svceq	0x0063ebba
   20ce8:			; <UNDEFINED> instruction: 0x4630dd52
   20cec:	svc	0x00def7e4
   20cf0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   20cf4:	andcs	sp, r0, #103	; 0x67
   20cf8:	ldrbmi	r4, [fp], -r1, lsl #12
   20cfc:	strls	r4, [r0], #-1584	; 0xfffff9d0
   20d00:			; <UNDEFINED> instruction: 0xf7e59201
   20d04:	stmdacs	r1, {r1, r8, r9, fp, sp, lr, pc}
   20d08:			; <UNDEFINED> instruction: 0x4630d13f
   20d0c:			; <UNDEFINED> instruction: 0xf7e54651
   20d10:	stmdacs	r1, {r3, r4, r8, fp, sp, lr, pc}
   20d14:			; <UNDEFINED> instruction: 0xf7e4d136
   20d18:	strtmi	lr, [r1], -lr, lsl #27
   20d1c:	strbmi	r4, [r8], -r2, lsl #12
   20d20:	cdp	7, 1, cr15, cr10, cr4, {7}
   20d24:	strbmi	fp, [r9], -r8, lsl #7
   20d28:			; <UNDEFINED> instruction: 0xf7e54638
   20d2c:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
   20d30:	strbmi	sp, [r9], -r8, lsr #20
   20d34:			; <UNDEFINED> instruction: 0xf7e54640
   20d38:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   20d3c:			; <UNDEFINED> instruction: 0xf06fbfa8
   20d40:			; <UNDEFINED> instruction: 0x46380513
   20d44:	b	e5ece0 <mkdtemp@@Base+0xe0cd04>
   20d48:			; <UNDEFINED> instruction: 0xf7e54640
   20d4c:			; <UNDEFINED> instruction: 0x4620ea36
   20d50:	b	cdecec <mkdtemp@@Base+0xc8cd10>
   20d54:			; <UNDEFINED> instruction: 0xf7e54648
   20d58:			; <UNDEFINED> instruction: 0x4650ea30
   20d5c:	ldcl	7, cr15, [r0, #912]!	; 0x390
   20d60:	andlt	r4, r3, r8, lsr #12
   20d64:	svchi	0x00f0e8bd
   20d68:	ldreq	pc, [r5, #-111]	; 0xffffff91
   20d6c:	beq	5ceb0 <mkdtemp@@Base+0xaed4>
   20d70:			; <UNDEFINED> instruction: 0xf04fe7e7
   20d74:			; <UNDEFINED> instruction: 0xf06f0900
   20d78:			; <UNDEFINED> instruction: 0x46c80513
   20d7c:	strbmi	r4, [ip], -pc, asr #12
   20d80:	ldrb	r4, [lr, sl, asr #13]
   20d84:	ldreq	pc, [r3, #-111]	; 0xffffff91
   20d88:			; <UNDEFINED> instruction: 0xf06fe7db
   20d8c:	bfi	r0, r5, #10, #15
   20d90:	ldreq	pc, [r3, #-111]	; 0xffffff91
   20d94:	beq	5ced8 <mkdtemp@@Base+0xaefc>
   20d98:	pkhtbmi	lr, r1, r3, asr #15
   20d9c:	strmi	r4, [r4], -r0, lsl #13
   20da0:			; <UNDEFINED> instruction: 0xf06f4682
   20da4:	strb	r0, [ip, r1, lsl #10]
   20da8:	strmi	r4, [r4], -r1, lsl #13
   20dac:			; <UNDEFINED> instruction: 0xf06f4682
   20db0:	strb	r0, [r6, r1, lsl #10]
   20db4:	strmi	r4, [r2], r1, lsl #13
   20db8:	streq	pc, [r1, #-111]	; 0xffffff91
   20dbc:	strmi	lr, [r2], r1, asr #15
   20dc0:	streq	pc, [r1, #-111]	; 0xffffff91
   20dc4:			; <UNDEFINED> instruction: 0xf06fe7bd
   20dc8:	ldr	r0, [sl, r1, lsl #10]!
   20dcc:	svcmi	0x00f0e92d
   20dd0:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   20dd4:	strmi	r8, [r7], -r2, lsl #22
   20dd8:			; <UNDEFINED> instruction: 0x2644f8df
   20ddc:			; <UNDEFINED> instruction: 0xf8df4688
   20de0:	ldrbtmi	r3, [sl], #-1604	; 0xfffff9bc
   20de4:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   20de8:	tstls	fp, #1769472	; 0x1b0000
   20dec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20df0:	stmib	sp, {r8, r9, sp}^
   20df4:	stmib	sp, {r0, r3, r8, r9, ip, sp}^
   20df8:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
   20dfc:	stmib	sp, {r1, r2, r3, r8, r9, ip, sp}^
   20e00:	tstls	r2, #16, 6	; 0x40000000
   20e04:	andvs	fp, fp, r1, lsl #2
   20e08:			; <UNDEFINED> instruction: 0xf7fc4638
   20e0c:	strmi	pc, [r1], r3, asr #31
   20e10:			; <UNDEFINED> instruction: 0xf0002800
   20e14:	stmdbge	r9, {r0, r2, r7, r9, pc}
   20e18:	ldrtmi	r2, [r8], -r0, lsl #4
   20e1c:			; <UNDEFINED> instruction: 0xf922f003
   20e20:	stmdacs	r0, {r1, r2, r9, sl, lr}
   20e24:	rsbhi	pc, sl, #64	; 0x40
   20e28:			; <UNDEFINED> instruction: 0xf7fd9809
   20e2c:	strmi	pc, [r2], sp, asr #27
   20e30:			; <UNDEFINED> instruction: 0xf8dfb974
   20e34:	andcs	r3, r3, #244, 10	; 0x3d000000
   20e38:	and	r4, r3, fp, ror r4
   20e3c:	tstcc	ip, #630784	; 0x9a000
   20e40:	andle	r1, r5, r4, asr ip
   20e44:			; <UNDEFINED> instruction: 0xd1f94592
   20e48:	blcs	3b3bc <error@@Base+0xbeb8>
   20e4c:	eorshi	pc, lr, #64	; 0x40
   20e50:	svceq	0x000df1ba
   20e54:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   20e58:	cmpeq	sl, sl, lsl r0	; <UNPREDICTABLE>
   20e5c:	rsbseq	r0, r6, r7, lsl r1
   20e60:	cmpeq	r2, pc, asr #32
   20e64:	rsbeq	r0, lr, pc, lsl #2
   20e68:	andeq	r0, lr, r7, asr #32
   20e6c:	rsbseq	r0, r6, lr
   20e70:	subeq	r0, pc, lr, rrx
   20e74:	strcs	r0, [r0], #-71	; 0xffffffb9
   20e78:	streq	pc, [sp], -pc, rrx
   20e7c:	strbmi	r4, [r8], -r5, lsr #12
   20e80:			; <UNDEFINED> instruction: 0xff40f7fc
   20e84:			; <UNDEFINED> instruction: 0xf7fd4628
   20e88:	stmdals	r9, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   20e8c:	ldc	7, cr15, [sl, #-912]!	; 0xfffffc70
   20e90:			; <UNDEFINED> instruction: 0xf7e4980a
   20e94:	stmdals	ip, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
   20e98:	ldc	7, cr15, [r4, #-912]!	; 0xfffffc70
   20e9c:			; <UNDEFINED> instruction: 0xf7e5980d
   20ea0:	stmdals	lr, {r2, r3, r7, r8, fp, sp, lr, pc}
   20ea4:	stmib	r8, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20ea8:			; <UNDEFINED> instruction: 0xf7e5980f
   20eac:	ldmdals	r0, {r1, r2, r7, r8, fp, sp, lr, pc}
   20eb0:	stmib	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20eb4:			; <UNDEFINED> instruction: 0xf7e59811
   20eb8:	ldmdals	r2, {r7, r8, fp, sp, lr, pc}
   20ebc:	ldmdb	ip!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20ec0:			; <UNDEFINED> instruction: 0xf7e44620
   20ec4:			; <UNDEFINED> instruction: 0xf8dfed3e
   20ec8:			; <UNDEFINED> instruction: 0xf8df2564
   20ecc:	ldrbtmi	r3, [sl], #-1368	; 0xfffffaa8
   20ed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20ed4:	subsmi	r9, sl, fp, lsl fp
   20ed8:	eorshi	pc, r1, #64	; 0x40
   20edc:	andslt	r4, sp, r0, lsr r6
   20ee0:	blhi	dc1dc <mkdtemp@@Base+0x8a200>
   20ee4:	svchi	0x00f0e8bd
   20ee8:	ldrtmi	r2, [r8], -r0, lsl #4
   20eec:			; <UNDEFINED> instruction: 0xf0034611
   20ef0:	stmdacs	r0, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
   20ef4:	andhi	pc, r2, #64	; 0x40
   20ef8:	stmdbge	ip, {r0, r1, r3, r9, fp, sp, pc}
   20efc:			; <UNDEFINED> instruction: 0xf0034638
   20f00:	strmi	pc, [r3], pc, ror #16
   20f04:			; <UNDEFINED> instruction: 0xf0402800
   20f08:	blls	3013b4 <mkdtemp@@Base+0x2af3d8>
   20f0c:			; <UNDEFINED> instruction: 0xf0402b20
   20f10:			; <UNDEFINED> instruction: 0x465081f5
   20f14:			; <UNDEFINED> instruction: 0xf82ef7fe
   20f18:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20f1c:	andhi	pc, r8, #0
   20f20:	beq	35d5d0 <mkdtemp@@Base+0x30b5f4>
   20f24:	svceq	0x0001f1ba
   20f28:	mvnhi	pc, r0, asr #4
   20f2c:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   20f30:	mvnvs	r9, ip, lsl #8
   20f34:	andcs	lr, r0, #87	; 0x57
   20f38:			; <UNDEFINED> instruction: 0x46114638
   20f3c:			; <UNDEFINED> instruction: 0xf814f003
   20f40:			; <UNDEFINED> instruction: 0xf0402800
   20f44:			; <UNDEFINED> instruction: 0x465081db
   20f48:			; <UNDEFINED> instruction: 0xf814f7fe
   20f4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20f50:	mvnhi	pc, r0
   20f54:			; <UNDEFINED> instruction: 0xf7fd9809
   20f58:	stmdbge	sl, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   20f5c:			; <UNDEFINED> instruction: 0x61282200
   20f60:			; <UNDEFINED> instruction: 0xf0034638
   20f64:			; <UNDEFINED> instruction: 0x4604f87f
   20f68:			; <UNDEFINED> instruction: 0xf0402800
   20f6c:	stmdals	sl, {r0, r2, r4, r6, r7, r8, pc}
   20f70:	mrc2	7, 6, pc, cr0, cr13, {7}
   20f74:	addmi	r6, r3, #704512	; 0xac000
   20f78:	bicshi	pc, r7, r0, asr #32
   20f7c:			; <UNDEFINED> instruction: 0xf7e46968
   20f80:	stmdbvs	r8!, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   20f84:	ldc	7, cr15, [r0], #916	; 0x394
   20f88:	cmnvs	r8, r4, lsl #12
   20f8c:			; <UNDEFINED> instruction: 0xf0002800
   20f90:			; <UNDEFINED> instruction: 0xf7e581b2
   20f94:			; <UNDEFINED> instruction: 0xf7e4ec98
   20f98:	strmi	lr, [r4], -sl, lsl #29
   20f9c:			; <UNDEFINED> instruction: 0xf0002800
   20fa0:	stmdbvs	r8!, {r3, r6, r7, r8, pc}^
   20fa4:	stc	7, cr15, [lr], {229}	; 0xe5
   20fa8:	strmi	r4, [r2], -r1, lsr #12
   20fac:			; <UNDEFINED> instruction: 0xf0034638
   20fb0:	stmdacs	r0, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   20fb4:	orrshi	pc, r8, r0, asr #32
   20fb8:			; <UNDEFINED> instruction: 0xf7e56968
   20fbc:	strtmi	lr, [r1], -r4, lsl #25
   20fc0:	mrc2	7, 1, pc, cr14, cr15, {7}
   20fc4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   20fc8:			; <UNDEFINED> instruction: 0x81b6f040
   20fcc:	strtmi	r6, [r1], -r8, ror #18
   20fd0:	svc	0x002af7e4
   20fd4:			; <UNDEFINED> instruction: 0xf0402801
   20fd8:			; <UNDEFINED> instruction: 0xf1aa81ac
   20fdc:			; <UNDEFINED> instruction: 0xf1ba0a0a
   20fe0:	vmax.f32	d16, d0, d1
   20fe4:			; <UNDEFINED> instruction: 0xf8df8178
   20fe8:	andcs	r3, r3, #72, 8	; 0x48000000
   20fec:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
   20ff0:	bvs	fe6d9004 <mkdtemp@@Base+0xfe687028>
   20ff4:	mrrcne	3, 1, r3, r0, cr12
   20ff8:	addsmi	sp, r1, #48	; 0x30
   20ffc:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   21000:	stclvs	3, cr11, [sl], #-396	; 0xfffffe74
   21004:	strbmi	r2, [r9], -r0, lsl #6
   21008:	stmib	sp, {r0, r1, r4, r8, r9, ip, pc}^
   2100c:	stmib	sp, {r2, r4, r8, r9, ip, sp}^
   21010:	stmib	sp, {r1, r2, r4, r8, r9, ip, sp}^
   21014:	ldmdavs	r0, {r3, r4, r8, r9, ip, sp}
   21018:			; <UNDEFINED> instruction: 0xf8f0f003
   2101c:			; <UNDEFINED> instruction: 0xf0402800
   21020:	stclvs	0, cr8, [r9], #-644	; 0xfffffd7c
   21024:	tstcc	r8, r8, lsr r6
   21028:	cdp2	0, 5, cr15, cr4, cr2, {0}
   2102c:			; <UNDEFINED> instruction: 0xf0002800
   21030:			; <UNDEFINED> instruction: 0xf06f809b
   21034:	ldmdals	r6, {r0, r1, r9, fp}
   21038:	mcr2	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   2103c:			; <UNDEFINED> instruction: 0xf7fc9814
   21040:	ldmdals	r5, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   21044:	mrc2	7, 2, pc, cr14, cr12, {7}
   21048:			; <UNDEFINED> instruction: 0xf7fc9813
   2104c:	ldmdals	r7, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   21050:	mrrc	7, 14, pc, r8, cr4	; <UNPREDICTABLE>
   21054:	svceq	0x0000f1ba
   21058:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
   2105c:			; <UNDEFINED> instruction: 0xf7fc4638
   21060:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   21064:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   21068:	svceq	0x0000f1b8
   2106c:	svcge	0x0007f43f
   21070:	andpl	pc, r0, r8, asr #17
   21074:	str	r4, [r2, -r5, lsl #12]
   21078:	ldrtmi	r2, [r8], -r0, lsl #4
   2107c:			; <UNDEFINED> instruction: 0xf0024611
   21080:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   21084:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
   21088:			; <UNDEFINED> instruction: 0xf7fd4650
   2108c:			; <UNDEFINED> instruction: 0x4605ff73
   21090:			; <UNDEFINED> instruction: 0xf0002800
   21094:	stmdbge	pc, {r0, r2, r6, r8, pc}	; <UNPREDICTABLE>
   21098:			; <UNDEFINED> instruction: 0xf0034638
   2109c:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   210a0:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
   210a4:			; <UNDEFINED> instruction: 0x4638a910
   210a8:			; <UNDEFINED> instruction: 0xff08f003
   210ac:	stmdacs	r0, {r2, r9, sl, lr}
   210b0:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
   210b4:			; <UNDEFINED> instruction: 0x4638a911
   210b8:			; <UNDEFINED> instruction: 0xff00f003
   210bc:			; <UNDEFINED> instruction: 0xf0402800
   210c0:	ldmdbge	r2, {r0, r1, r4, r8, pc}
   210c4:			; <UNDEFINED> instruction: 0xf0034638
   210c8:			; <UNDEFINED> instruction: 0x4604fef9
   210cc:			; <UNDEFINED> instruction: 0xf0402800
   210d0:	ldmib	sp, {r0, r1, r5, r8, pc}^
   210d4:	stmdbls	pc, {r4, r8, r9, sp}	; <UNPREDICTABLE>
   210d8:			; <UNDEFINED> instruction: 0xf7e468e8
   210dc:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   210e0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   210e4:			; <UNDEFINED> instruction: 0x46229912
   210e8:	stmib	sp, {r3, r5, r6, r7, fp, sp, lr}^
   210ec:	strls	r4, [pc], #-1040	; 210f4 <__read_chk@plt+0x1a690>
   210f0:	bl	cdf088 <mkdtemp@@Base+0xc8d0ac>
   210f4:			; <UNDEFINED> instruction: 0xf0002800
   210f8:	ldrls	r8, [r2], #-250	; 0xffffff06
   210fc:	andcs	lr, r0, #30146560	; 0x1cc0000
   21100:			; <UNDEFINED> instruction: 0x46114638
   21104:			; <UNDEFINED> instruction: 0xff30f002
   21108:			; <UNDEFINED> instruction: 0xf0402800
   2110c:			; <UNDEFINED> instruction: 0x465080f7
   21110:			; <UNDEFINED> instruction: 0xff30f7fd
   21114:	stmdacs	r0, {r0, r2, r9, sl, lr}
   21118:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
   2111c:	ldrtmi	sl, [r8], -lr, lsl #18
   21120:	cdp2	0, 12, cr15, cr12, cr3, {0}
   21124:			; <UNDEFINED> instruction: 0xf0402800
   21128:	stmdbge	sp, {r0, r1, r2, r4, r5, r6, r7, pc}
   2112c:			; <UNDEFINED> instruction: 0xf0034638
   21130:	strmi	pc, [r4], -r5, asr #29
   21134:			; <UNDEFINED> instruction: 0xf0402800
   21138:	strmi	r8, [r3], -pc, ror #1
   2113c:	andne	lr, sp, #3620864	; 0x374000
   21140:			; <UNDEFINED> instruction: 0xf7e568a8
   21144:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   21148:	sbcshi	pc, r1, r0
   2114c:	stmib	sp, {r3, r5, r7, fp, sp, lr}^
   21150:			; <UNDEFINED> instruction: 0xf7fd440d
   21154:	stmdblt	r8!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
   21158:	strb	r4, [r4, -r4, lsl #12]
   2115c:	strmi	r2, [r6], -r0, lsl #8
   21160:	str	r4, [ip], r5, lsr #12
   21164:	str	r4, [sl], r6, lsl #12
   21168:	ldrtmi	r6, [r8], -r9, ror #24
   2116c:			; <UNDEFINED> instruction: 0xf0023104
   21170:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   21174:	svcge	0x005df47f
   21178:	bge	67c324 <mkdtemp@@Base+0x62a348>
   2117c:	tstcc	r0, r8, lsr r6
   21180:			; <UNDEFINED> instruction: 0xff70f002
   21184:			; <UNDEFINED> instruction: 0xf47f2800
   21188:	ldmdbge	r3, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
   2118c:			; <UNDEFINED> instruction: 0xf0034638
   21190:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   21194:	svcge	0x004df47f
   21198:	ldrtmi	r6, [r8], -r9, ror #24
   2119c:			; <UNDEFINED> instruction: 0xf0023120
   211a0:	stmdacs	r0, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   211a4:	svcge	0x0045f47f
   211a8:	ldrtmi	r6, [r8], -r9, ror #24
   211ac:			; <UNDEFINED> instruction: 0xf0023128
   211b0:	stmdacs	r0, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   211b4:	svcge	0x003df47f
   211b8:			; <UNDEFINED> instruction: 0x4638a914
   211bc:	blx	fef5d1d0 <mkdtemp@@Base+0xfef0b1f4>
   211c0:			; <UNDEFINED> instruction: 0xf47f2800
   211c4:	ldmdbge	r5, {r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}
   211c8:			; <UNDEFINED> instruction: 0xf0034638
   211cc:			; <UNDEFINED> instruction: 0x4602fab5
   211d0:			; <UNDEFINED> instruction: 0xf47f2800
   211d4:	strmi	sl, [r1], -lr, lsr #30
   211d8:			; <UNDEFINED> instruction: 0xf0024638
   211dc:	stmdacs	r0, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   211e0:	svcge	0x0027f47f
   211e4:			; <UNDEFINED> instruction: 0x4638a916
   211e8:	blx	fe9dd1fc <mkdtemp@@Base+0xfe98b220>
   211ec:			; <UNDEFINED> instruction: 0xf47f2800
   211f0:	stclvs	15, cr10, [fp], #-128	; 0xffffff80
   211f4:			; <UNDEFINED> instruction: 0xf7fc6818
   211f8:			; <UNDEFINED> instruction: 0x4603feff
   211fc:	movwls	r4, #17976	; 0x4638
   21200:	mrc2	7, 7, pc, cr10, cr12, {7}
   21204:	ldmdbge	r7, {r3, r4, r9, fp, sp, pc}
   21208:	ldrtmi	r4, [r8], -r3, lsl #12
   2120c:			; <UNDEFINED> instruction: 0xf0029305
   21210:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   21214:	svcge	0x000df47f
   21218:	ldmdavs	fp, {r0, r1, r3, r5, r6, sl, fp, sp, lr}^
   2121c:	blcs	6fe28 <mkdtemp@@Base+0x1de4c>
   21220:	addshi	pc, sl, r0, lsl #4
   21224:	andls	sl, r6, sl, lsl fp
   21228:	bcc	45ca50 <mkdtemp@@Base+0x40aa74>
   2122c:	ldmdbvs	fp, {r0, r1, r5, sp, lr, pc}^
   21230:	blcs	7a50 <__read_chk@plt+0xfec>
   21234:			; <UNDEFINED> instruction: 0xf63f921a
   21238:	mrc	14, 0, sl, cr8, cr12, {7}
   2123c:	andcs	r1, r0, #16, 20	; 0x10000
   21240:			; <UNDEFINED> instruction: 0xf0029813
   21244:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   21248:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {3}
   2124c:	ldrdge	pc, [r4], #-133	; 0xffffff7b
   21250:	ldmib	sl, {r2, r8, r9, sp}^
   21254:	mcrrne	11, 0, r1, sl, cr5
   21258:			; <UNDEFINED> instruction: 0xf0314658
   2125c:			; <UNDEFINED> instruction: 0xf8caf933
   21260:	stclvs	0, cr0, [fp], #-96	; 0xffffffa0
   21264:	bcs	3b8d4 <error@@Base+0xc3d0>
   21268:	ldmdbvs	r9, {r0, r2, r3, r5, r6, ip, lr, pc}^
   2126c:	cmpvs	r8, r8, asr #24
   21270:			; <UNDEFINED> instruction: 0xf8429b1a
   21274:	ldmdals	r3, {r0, r5, ip, sp}
   21278:	mrc2	7, 5, pc, cr14, cr12, {7}
   2127c:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, sp, lr}
   21280:	ldmdbls	r4, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   21284:			; <UNDEFINED> instruction: 0xf0026b18
   21288:	selmi	pc, r2, r9	; <UNPREDICTABLE>
   2128c:			; <UNDEFINED> instruction: 0xf47f2800
   21290:	ldmdbls	r5, {r1, r4, r6, r7, r9, sl, fp, sp, pc}
   21294:	stfvsp	f3, [fp], #-644	; 0xfffffd7c
   21298:			; <UNDEFINED> instruction: 0xf0026b58
   2129c:	strmi	pc, [r2], pc, lsr #31
   212a0:			; <UNDEFINED> instruction: 0xe6c8b170
   212a4:	ldmdals	r4, {r9, sp}
   212a8:			; <UNDEFINED> instruction: 0xf0024611
   212ac:			; <UNDEFINED> instruction: 0x4602fe5d
   212b0:	cmple	r4, r0, lsl #16
   212b4:	ldmdals	r4, {r0, r9, sl, lr}
   212b8:	cdp2	0, 5, cr15, cr6, cr2, {0}
   212bc:	cmple	lr, r0, lsl #16
   212c0:			; <UNDEFINED> instruction: 0xf7fc9814
   212c4:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   212c8:	subs	sp, lr, ip, ror #3
   212cc:			; <UNDEFINED> instruction: 0xf06f2400
   212d0:			; <UNDEFINED> instruction: 0x46250612
   212d4:			; <UNDEFINED> instruction: 0xf105e5d3
   212d8:			; <UNDEFINED> instruction: 0x465a0134
   212dc:			; <UNDEFINED> instruction: 0xf0024638
   212e0:	stmdacs	r0, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   212e4:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {1}
   212e8:	streq	pc, [r3], -pc, rrx
   212ec:	strmi	lr, [r4], -r7, asr #11
   212f0:	ldreq	pc, [r5], -pc, rrx
   212f4:			; <UNDEFINED> instruction: 0xf06fe5c3
   212f8:	strb	r0, [r0, #1547]	; 0x60b
   212fc:			; <UNDEFINED> instruction: 0xf06f2400
   21300:	strtmi	r0, [r5], -r3, lsl #12
   21304:			; <UNDEFINED> instruction: 0xf100e5bb
   21308:			; <UNDEFINED> instruction: 0x465a0134
   2130c:			; <UNDEFINED> instruction: 0xf0024638
   21310:	stmdacs	r0, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   21314:	cfmvdhrge	mvd10, pc
   21318:			; <UNDEFINED> instruction: 0xf06f2400
   2131c:	str	r0, [lr, #1539]!	; 0x603
   21320:			; <UNDEFINED> instruction: 0xf06f2400
   21324:	strtmi	r0, [r5], -r1, lsl #12
   21328:			; <UNDEFINED> instruction: 0xf06fe5a9
   2132c:	str	r0, [r6, #1550]!	; 0x60e
   21330:			; <UNDEFINED> instruction: 0xf06f4604
   21334:	str	r0, [r2, #1537]!	; 0x601
   21338:	ldreq	pc, [r3], -pc, rrx
   2133c:			; <UNDEFINED> instruction: 0xf7e4e59f
   21340:	ldrbmi	lr, [r6], -r6, ror #30
   21344:	ldmdals	sl, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}
   21348:	beq	9d50c <mkdtemp@@Base+0x4b530>
   2134c:	b	ff6df2e4 <mkdtemp@@Base+0xff68d308>
   21350:			; <UNDEFINED> instruction: 0xf8c36c6b
   21354:			; <UNDEFINED> instruction: 0xe66eb018
   21358:	beq	49d51c <mkdtemp@@Base+0x44b540>
   2135c:	stclvs	6, cr14, [fp], #-428	; 0xfffffe54
   21360:	beq	11d524 <mkdtemp@@Base+0xcb548>
   21364:			; <UNDEFINED> instruction: 0xf7fc6b18
   21368:	strbt	pc, [r4], -r9, lsl #27	; <UNPREDICTABLE>
   2136c:	mcr2	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   21370:	andcs	fp, r0, #112, 2
   21374:			; <UNDEFINED> instruction: 0x46119815
   21378:	ldc2l	0, cr15, [r6, #8]!
   2137c:	ldmiblt	r8!, {r1, r9, sl, lr}^
   21380:	ldmdals	r5, {r0, r9, sl, lr}
   21384:	ldc2l	0, cr15, [r0, #8]!
   21388:	ldmdals	r5, {r4, r6, r7, r8, fp, ip, sp, pc}
   2138c:	mvnle	r2, r0, lsl #16
   21390:	andcs	r6, r0, #26880	; 0x6900
   21394:	teqcc	r8, r6, lsl r8
   21398:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   2139c:	teqle	ip, r0, lsl #16
   213a0:			; <UNDEFINED> instruction: 0xf8d36c6b
   213a4:			; <UNDEFINED> instruction: 0xf8daa038
   213a8:	bcs	3293b0 <mkdtemp@@Base+0x2d73d4>
   213ac:	ldm	pc, {r0, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   213b0:	cdpeq	0, 0, cr15, cr14, cr2, {0}
   213b4:	ldrtcc	r0, [r4], #-3598	; 0xfffff1f2
   213b8:	strcc	r3, [lr], #-1076	; 0xfffffbcc
   213bc:	andeq	r3, lr, lr, lsl #8
   213c0:			; <UNDEFINED> instruction: 0xf06f6c6b
   213c4:	blvs	1623bd8 <mkdtemp@@Base+0x15d1bfc>
   213c8:	ldc2l	7, cr15, [r8, #-1008]	; 0xfffffc10
   213cc:	ldmdbls	r7, {r0, r1, r4, r5, r9, sl, sp, lr, pc}
   213d0:	ldmdavs	r8, {r3, r4, r9, fp, ip, pc}
   213d4:	andls	r9, r6, #-1073741823	; 0xc0000001
   213d8:	mrc2	7, 3, pc, cr2, cr12, {7}
   213dc:	ldrdcs	lr, [r6, -sp]
   213e0:	stmdals	r4, {r0, r1, r9, sl, lr}
   213e4:	stmdals	r5, {r2, r7, r9, sl, lr}
   213e8:			; <UNDEFINED> instruction: 0x0c00ebac
   213ec:			; <UNDEFINED> instruction: 0xf8cd4650
   213f0:			; <UNDEFINED> instruction: 0xf04fc000
   213f4:	stmib	sp, {sl, fp}^
   213f8:			; <UNDEFINED> instruction: 0xf8cdcc02
   213fc:			; <UNDEFINED> instruction: 0xf7ffc004
   21400:	pkhbtmi	pc, r2, sp, lsl #16	; <UNPREDICTABLE>
   21404:			; <UNDEFINED> instruction: 0xf47f2800
   21408:	stclvs	14, cr10, [sl], #-88	; 0xffffffa8
   2140c:	ldmdals	r7, {r3, r4, r8, fp, ip, pc}
   21410:			; <UNDEFINED> instruction: 0xf7fe323c
   21414:	strmi	pc, [r2], r1, lsr #30
   21418:			; <UNDEFINED> instruction: 0xf06fe60d
   2141c:			; <UNDEFINED> instruction: 0xe60a0a12
   21420:	muleq	r7, lr, sl
   21424:	andeq	r0, r0, ip, asr r6
   21428:	andeq	r3, r7, r8, ror #29
   2142c:			; <UNDEFINED> instruction: 0x000749b2
   21430:	andeq	r3, r7, r2, lsr sp
   21434:			; <UNDEFINED> instruction: 0x4615b538
   21438:	blx	ffddf432 <mkdtemp@@Base+0xffd8d456>
   2143c:			; <UNDEFINED> instruction: 0x4629b158
   21440:	strmi	r2, [r4], -r1, lsl #4
   21444:	stc2l	7, cr15, [r2], {255}	; 0xff
   21448:	strtmi	r4, [r0], -r3, lsl #12
   2144c:			; <UNDEFINED> instruction: 0xf7fc461c
   21450:			; <UNDEFINED> instruction: 0x4620fc59
   21454:			; <UNDEFINED> instruction: 0xf06fbd38
   21458:	ldrb	r0, [sl, r1, lsl #8]!
   2145c:	ldrt	r2, [r5], #513	; 0x201
   21460:	blmi	feff3f60 <mkdtemp@@Base+0xfefa1f84>
   21464:	push	{r1, r3, r4, r5, r6, sl, lr}
   21468:	strdlt	r4, [r5], r0
   2146c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   21470:			; <UNDEFINED> instruction: 0xf04f9303
   21474:	orrslt	r0, r0, #0, 6
   21478:	ldrdlt	pc, [r0], -r0
   2147c:			; <UNDEFINED> instruction: 0xf1bb4607
   21480:	stmdale	ip!, {r0, r1, r2, r3, r8, r9, sl, fp}
   21484:			; <UNDEFINED> instruction: 0xf64b2301
   21488:	blx	f208c <mkdtemp@@Base+0xa00b0>
   2148c:	andsmi	pc, r3, #738197504	; 0x2c000000
   21490:	stmdavs	sp, {r0, r2, r5, ip, lr, pc}
   21494:	ldmibmi	r3!, {r0, r3, r7, r9, sl, lr}
   21498:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2149c:	b	ff2df434 <mkdtemp@@Base+0xff28d458>
   214a0:	strtmi	r4, [r8], -r0, lsl #13
   214a4:	stmda	r8!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   214a8:	eorle	r4, r7, r0, asr #10
   214ac:	adcsge	pc, r8, #14614528	; 0xdf0000
   214b0:	cdpmi	4, 10, cr2, cr14, cr3, {0}
   214b4:	ldrbtmi	r4, [lr], #-1274	; 0xfffffb06
   214b8:			; <UNDEFINED> instruction: 0x4630b156
   214bc:	ldmda	ip, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   214c0:	smlabble	r5, r0, r5, r4
   214c4:			; <UNDEFINED> instruction: 0x46424631
   214c8:			; <UNDEFINED> instruction: 0xf7e54628
   214cc:	biclt	lr, r0, r8, lsl #19
   214d0:	ldrdmi	pc, [r8], -sl	; <UNPREDICTABLE>
   214d4:	andsle	r1, r1, r6, ror #24
   214d8:	svcvs	0x001cf85a
   214dc:			; <UNDEFINED> instruction: 0xf06fe7ec
   214e0:	bmi	fe8e3d0c <mkdtemp@@Base+0xfe891d30>
   214e4:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
   214e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   214ec:	subsmi	r9, sl, r3, lsl #22
   214f0:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
   214f4:	andlt	r4, r5, r0, asr r6
   214f8:	svchi	0x00f0e8bd
   214fc:	beq	11d6c0 <mkdtemp@@Base+0xcb6e4>
   21500:	cdpne	7, 10, cr14, cr6, cr15, {7}
   21504:	stmdale	r6, {r0, r3, r9, sl, fp, sp}
   21508:	vcgt.s8	d18, d0, d1
   2150c:	adcsmi	r3, r3, r1, lsl r2
   21510:			; <UNDEFINED> instruction: 0xf0404213
   21514:	stfcsd	f0, [pc], {4}
   21518:			; <UNDEFINED> instruction: 0xf04fd0f0
   2151c:	movwls	r3, #5119	; 0x13ff
   21520:	andcc	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
   21524:	blcs	832640 <mkdtemp@@Base+0x7e0664>
   21528:	blcs	291190 <mkdtemp@@Base+0x23f1b4>
   2152c:			; <UNDEFINED> instruction: 0xf815d105
   21530:	blcs	27113c <mkdtemp@@Base+0x21f160>
   21534:	blcs	85119c <mkdtemp@@Base+0x7ff1c0>
   21538:	blcs	55924 <mkdtemp@@Base+0x3948>
   2153c:			; <UNDEFINED> instruction: 0xf1bbd0de
   21540:	svclt	0x00180f0f
   21544:			; <UNDEFINED> instruction: 0xf04045a3
   21548:			; <UNDEFINED> instruction: 0xf7fc80ee
   2154c:	strmi	pc, [r0], sp, asr #22
   21550:			; <UNDEFINED> instruction: 0xf0002800
   21554:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
   21558:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2155c:	b	1adf4f4 <mkdtemp@@Base+0x1a8d518>
   21560:	strtmi	r4, [r8], -r3, lsl #13
   21564:			; <UNDEFINED> instruction: 0xf7e44659
   21568:	strmi	lr, [r1], -r4, lsl #18
   2156c:			; <UNDEFINED> instruction: 0xf0002800
   21570:	andls	r8, r0, ip, ror #1
   21574:			; <UNDEFINED> instruction: 0xf0034640
   21578:	stmdbls	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   2157c:	strmi	r4, [r8], -r2, lsl #13
   21580:	svceq	0x0000f1ba
   21584:			; <UNDEFINED> instruction: 0xf7e4d165
   21588:	stmdbge	r2, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   2158c:	strbmi	r2, [r0], -r1, lsl #4
   21590:	ldc2	7, cr15, [ip], {255}	; 0xff
   21594:	strbmi	r4, [r0], -r2, lsl #13
   21598:	svceq	0x0000f1ba
   2159c:			; <UNDEFINED> instruction: 0xf7fcd15f
   215a0:			; <UNDEFINED> instruction: 0xf815fbb1
   215a4:	bl	16d5d8 <mkdtemp@@Base+0x11b5fc>
   215a8:	blcs	2635dc <mkdtemp@@Base+0x211600>
   215ac:	blcs	851214 <mkdtemp@@Base+0x7ff238>
   215b0:			; <UNDEFINED> instruction: 0xf818d105
   215b4:	blcs	2711c0 <mkdtemp@@Base+0x21f1e4>
   215b8:	blcs	851220 <mkdtemp@@Base+0x7ff244>
   215bc:	stcls	0, cr13, [r2, #-996]	; 0xfffffc1c
   215c0:	adcmi	r6, r3, #2818048	; 0x2b0000
   215c4:	adcshi	pc, r5, r0, asr #32
   215c8:	stmdale	r6, {r0, r3, r9, sl, fp, sp}
   215cc:	vcgt.s8	d18, d0, d1
   215d0:	adcsmi	r3, r3, r1, lsl r1
   215d4:			; <UNDEFINED> instruction: 0xf040420b
   215d8:	blmi	1a0183c <mkdtemp@@Base+0x19af860>
   215dc:	eorsvs	r2, ip, r3, lsl #2
   215e0:	and	r4, r3, fp, ror r4
   215e4:	tstcc	ip, #626688	; 0x99000
   215e8:	andsle	r1, sp, r8, asr #24
   215ec:	mvnsle	r4, ip, lsl #5
   215f0:	biclt	r6, fp, fp, asr r9
   215f4:	tstcs	r3, r1, ror #22
   215f8:	ldrbtmi	r6, [fp], #-2088	; 0xfffff7d8
   215fc:	bvs	fe699614 <mkdtemp@@Base+0xfe647638>
   21600:	mcrrne	3, 1, r3, sl, cr12
   21604:	addshi	pc, fp, r0
   21608:	mvnsle	r4, r8, lsl #5
   2160c:	blcs	3bb80 <error@@Base+0xc67c>
   21610:	addshi	pc, r5, r0
   21614:	tstlt	r0, r8, ror ip
   21618:	stc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
   2161c:	stclvs	13, cr9, [r9], #-8
   21620:	ldrbtvs	r2, [r9], #-768	; 0xfffffd00
   21624:	ldmdavs	ip!, {r0, r1, r3, r5, r6, sl, sp, lr}
   21628:	blcs	2692bc <mkdtemp@@Base+0x2172e0>
   2162c:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   21630:	stmdbpl	r2!, {r0, r1, ip, sp, lr, pc}^
   21634:	blcc	171b68 <mkdtemp@@Base+0x11fb8c>
   21638:	stmdbne	r5, {r0, r2, r9, fp, sp}
   2163c:	ldmdale	r3!, {r2, r3, sl, fp, sp}
   21640:			; <UNDEFINED> instruction: 0xf004e8df
   21644:	stmdacc	r2, {r0, r3, r4, r6, ip, lr}^
   21648:	eorscc	r3, r2, #536870915	; 0x20000003
   2164c:	eorcc	r3, r1, #536870915	; 0x20000003
   21650:			; <UNDEFINED> instruction: 0xf7e40010
   21654:			; <UNDEFINED> instruction: 0x4640e958
   21658:	blx	155f652 <mkdtemp@@Base+0x150d676>
   2165c:			; <UNDEFINED> instruction: 0xf7fce741
   21660:			; <UNDEFINED> instruction: 0xe73efb51
   21664:	strdcs	r6, [r0, -r8]!
   21668:	cdp2	0, 15, cr15, cr0, cr14, {1}
   2166c:	movwcs	r9, #2050	; 0x802
   21670:	mvnsvs	r6, r1, asr #19
   21674:	cmnvs	r9, #66560	; 0x10400
   21678:	movtvs	r6, #12739	; 0x31c3
   2167c:	blx	ff35f67a <mkdtemp@@Base+0xff30d69e>
   21680:	andhi	pc, r0, r9, asr #17
   21684:	ldmdbvs	r8!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   21688:	ldc	7, cr15, [r8], {228}	; 0xe4
   2168c:	movwcs	r9, #2050	; 0x802
   21690:	mvnscc	pc, pc, asr #32
   21694:	cmnvs	ip, r4, asr #18
   21698:	teqvs	ip, r4, lsl #18
   2169c:	cmnvs	ip, #68, 22	; 0x11000
   216a0:	movwne	lr, #18880	; 0x49c0
   216a4:	strb	r6, [r9, r3, asr #6]!
   216a8:			; <UNDEFINED> instruction: 0xf04f4628
   216ac:			; <UNDEFINED> instruction: 0xf7fd3aff
   216b0:			; <UNDEFINED> instruction: 0xe716fbb3
   216b4:	strdcs	r6, [r0, -r8]!
   216b8:	cdp2	0, 12, cr15, cr8, cr14, {1}
   216bc:	movwcs	r9, #2050	; 0x802
   216c0:	mvnsvs	r6, r1, asr #19
   216c4:	ldrb	r6, [r9, r3, asr #3]
   216c8:			; <UNDEFINED> instruction: 0xf7e46978
   216cc:	stmdals	r2, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   216d0:			; <UNDEFINED> instruction: 0xf04f2100
   216d4:	stmdbvs	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   216d8:	stmdbvs	r4, {r2, r3, r4, r5, r6, r8, sp, lr}
   216dc:	stmib	r0, {r2, r3, r4, r5, r8, sp, lr}^
   216e0:	strb	r3, [fp, r4, lsl #2]
   216e4:			; <UNDEFINED> instruction: 0xf7e468f8
   216e8:	stmdals	r2, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
   216ec:	stmiavs	r1, {r8, r9, sp}^
   216f0:	strdvs	r6, [r3], #9
   216f4:	ldmvs	r8!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
   216f8:	ldmdb	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   216fc:	movwcs	r9, #2050	; 0x802
   21700:	adcsvs	r6, r9, r1, lsl #17
   21704:	ldr	r6, [r9, r3, lsl #1]!
   21708:	bls	7bbbc <mkdtemp@@Base+0x29be0>
   2170c:			; <UNDEFINED> instruction: 0xf43f4293
   21710:	strtmi	sl, [r8], -r4, ror #30
   21714:	beq	3dd8d8 <mkdtemp@@Base+0x38b8fc>
   21718:	blx	1fdf716 <mkdtemp@@Base+0x1f8d73a>
   2171c:			; <UNDEFINED> instruction: 0xf8dae6e1
   21720:	movwls	r3, #4112	; 0x1010
   21724:			; <UNDEFINED> instruction: 0xf06fe6fc
   21728:	ldrb	r0, [sl], ip, lsl #20
   2172c:	beq	9d8f0 <mkdtemp@@Base+0x4b914>
   21730:			; <UNDEFINED> instruction: 0x4628e6d7
   21734:	beq	35d8f8 <mkdtemp@@Base+0x30b91c>
   21738:	blx	1bdf736 <mkdtemp@@Base+0x1b8d75a>
   2173c:			; <UNDEFINED> instruction: 0x4628e6d1
   21740:	beq	41d904 <mkdtemp@@Base+0x3cb928>
   21744:	blx	1a5f742 <mkdtemp@@Base+0x1a0d766>
   21748:	strbmi	lr, [r0], -fp, asr #13
   2174c:	beq	9d910 <mkdtemp@@Base+0x4b934>
   21750:	blx	ff65f748 <mkdtemp@@Base+0xff60d76c>
   21754:			; <UNDEFINED> instruction: 0xf7e4e6c5
   21758:	svclt	0x0000ed5a
   2175c:	andeq	r4, r7, ip, lsl r4
   21760:	andeq	r0, r0, ip, asr r6
   21764:	andeq	r8, r3, lr, asr #10
   21768:	andeq	r3, r7, ip, ror #16
   2176c:	andeq	ip, r3, sl, asr #23
   21770:	muleq	r7, sl, r3
   21774:	andeq	r8, r3, lr, lsl #9
   21778:	andeq	r3, r7, r0, asr #14
   2177c:	andeq	r3, r7, r6, lsr #14
   21780:	blmi	4f3fd0 <mkdtemp@@Base+0x4a1ff4>
   21784:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   21788:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   2178c:	strbtmi	r4, [r9], -sp, lsl #12
   21790:	movwls	r6, #6171	; 0x181b
   21794:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21798:			; <UNDEFINED> instruction: 0xffcef002
   2179c:	stmdblt	r0, {r2, r9, sl, lr}^
   217a0:	strtmi	r9, [r9], -r0, lsl #16
   217a4:			; <UNDEFINED> instruction: 0xf7ff2201
   217a8:			; <UNDEFINED> instruction: 0x4604fb11
   217ac:			; <UNDEFINED> instruction: 0xf7fc9800
   217b0:	bmi	26025c <mkdtemp@@Base+0x20e280>
   217b4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   217b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   217bc:	subsmi	r9, sl, r1, lsl #22
   217c0:	strtmi	sp, [r0], -r2, lsl #2
   217c4:	ldclt	0, cr11, [r0, #-12]!
   217c8:	stc	7, cr15, [r0, #-912]!	; 0xfffffc70
   217cc:	strdeq	r4, [r7], -ip
   217d0:	andeq	r0, r0, ip, asr r6
   217d4:	andeq	r4, r7, sl, asr #1
   217d8:			; <UNDEFINED> instruction: 0x4607b5f8
   217dc:	stmda	r8, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   217e0:	bicslt	r4, r8, #4, 12	; 0x400000
   217e4:	stmda	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   217e8:			; <UNDEFINED> instruction: 0xb3b84605
   217ec:			; <UNDEFINED> instruction: 0xf7e54638
   217f0:	andcs	lr, r0, #6946816	; 0x6a0000
   217f4:			; <UNDEFINED> instruction: 0xf7e44621
   217f8:	stmdacs	r1, {r2, r6, r8, fp, sp, lr, pc}
   217fc:	ldrtmi	sp, [r8], -r8, lsr #2
   21800:	svc	0x0016f7e4
   21804:	svc	0x0044f7e4
   21808:	strtmi	r4, [r0], -r6, lsl #12
   2180c:	svc	0x0040f7e4
   21810:	bicsvc	lr, r0, #0, 22
   21814:	svceq	0x0063ebb6
   21818:			; <UNDEFINED> instruction: 0xf7e4dd1d
   2181c:	strtmi	lr, [r1], -ip, lsl #16
   21820:	strtmi	r4, [r8], -r2, lsl #12
   21824:	ldm	r8, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21828:			; <UNDEFINED> instruction: 0x4638b190
   2182c:	svc	0x0000f7e4
   21830:			; <UNDEFINED> instruction: 0xf7e44629
   21834:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   21838:			; <UNDEFINED> instruction: 0x2600bfb4
   2183c:	ldreq	pc, [r3], -pc, rrx
   21840:			; <UNDEFINED> instruction: 0xf7e44620
   21844:			; <UNDEFINED> instruction: 0x4628ecba
   21848:	ldc	7, cr15, [r6], #912	; 0x390
   2184c:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   21850:	ldreq	pc, [r5], -pc, rrx
   21854:			; <UNDEFINED> instruction: 0xf06fe7f4
   21858:			; <UNDEFINED> instruction: 0xe7f10613
   2185c:	streq	pc, [r1], -pc, rrx
   21860:	strb	r2, [sp, r0, lsl #10]!
   21864:	bcs	185fbe8 <mkdtemp@@Base+0x180dc0c>
   21868:	bcc	185fbec <mkdtemp@@Base+0x180dc10>
   2186c:	push	{r1, r3, r4, r5, r6, sl, lr}
   21870:			; <UNDEFINED> instruction: 0xb09441f0
   21874:			; <UNDEFINED> instruction: 0x460658d3
   21878:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   2187c:			; <UNDEFINED> instruction: 0xf04f9313
   21880:	movwcs	r0, #768	; 0x300
   21884:	movwcc	lr, #2509	; 0x9cd
   21888:	movwcc	lr, #10701	; 0x29cd
   2188c:	movwcc	lr, #18893	; 0x49cd
   21890:	movwcc	lr, #27085	; 0x69cd
   21894:	movwcc	lr, #35277	; 0x89cd
   21898:	movwcc	lr, #43469	; 0xa9cd
   2189c:	movwcc	lr, #51661	; 0xc9cd
   218a0:	movwcc	lr, #59853	; 0xe9cd
   218a4:	tstcc	r0, #3358720	; 0x334000
   218a8:	tstlt	r1, r2, lsl r3
   218ac:	andcs	r6, r0, #11
   218b0:	ldrtmi	r4, [r0], -r9, ror #12
   218b4:	blx	ff5dd8c6 <mkdtemp@@Base+0xff58b8ea>
   218b8:	strmi	r9, [r4], -r0, lsl #26
   218bc:	suble	r2, fp, r0, lsl #16
   218c0:			; <UNDEFINED> instruction: 0xf7e44628
   218c4:	stmdals	r1, {r5, fp, sp, lr, pc}
   218c8:	ldmda	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   218cc:			; <UNDEFINED> instruction: 0xf7e49807
   218d0:	stmdals	lr, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
   218d4:	ldcl	7, cr15, [r0], #-912	; 0xfffffc70
   218d8:			; <UNDEFINED> instruction: 0xf7e4980f
   218dc:	ldmdals	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
   218e0:	stcl	7, cr15, [sl], #-912	; 0xfffffc70
   218e4:			; <UNDEFINED> instruction: 0xf7e49811
   218e8:	ldmdals	r2, {r3, r5, r6, sl, fp, sp, lr, pc}
   218ec:	stcl	7, cr15, [r4], #-912	; 0xfffffc70
   218f0:			; <UNDEFINED> instruction: 0xf7e49808
   218f4:	stmdals	r9, {r1, r5, r6, sl, fp, sp, lr, pc}
   218f8:	mrrc	7, 14, pc, lr, cr4	; <UNPREDICTABLE>
   218fc:			; <UNDEFINED> instruction: 0xf7e4980a
   21900:	stmdals	ip, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
   21904:	mrrc	7, 14, pc, r8, cr4	; <UNPREDICTABLE>
   21908:			; <UNDEFINED> instruction: 0xf7e4980d
   2190c:	stmdals	fp, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
   21910:	mrrc	7, 14, pc, r2, cr4	; <UNPREDICTABLE>
   21914:			; <UNDEFINED> instruction: 0xf7fd9802
   21918:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2191c:			; <UNDEFINED> instruction: 0xf02e9805
   21920:	stmdbls	r4, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   21924:			; <UNDEFINED> instruction: 0xf02e9806
   21928:	stmdbls	r3, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   2192c:			; <UNDEFINED> instruction: 0xf02e2000
   21930:	stmdbls	r4, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   21934:			; <UNDEFINED> instruction: 0xf02e2000
   21938:			; <UNDEFINED> instruction: 0xf8dffd89
   2193c:			; <UNDEFINED> instruction: 0xf8df2994
   21940:	ldrbtmi	r3, [sl], #-2444	; 0xfffff674
   21944:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21948:	subsmi	r9, sl, r3, lsl fp
   2194c:	ldrthi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   21950:	andslt	r4, r4, r0, lsr #12
   21954:	ldrhhi	lr, [r0, #141]!	; 0x8d
   21958:			; <UNDEFINED> instruction: 0xf7fd4628
   2195c:	stmdacs	sp, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
   21960:	ldm	pc, {r0, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   21964:	rsbeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
   21968:	eoreq	r0, ip, fp, lsl r0
   2196c:	addeq	r0, r5, r3, ror r0
   21970:	umlaleq	r0, lr, r9, r0
   21974:	andseq	r0, r8, pc, lsl #1
   21978:	adcseq	r0, r8, r8, lsl r0
   2197c:	rscseq	r0, sp, r3, lsr #1
   21980:	stmdbge	r2, {r1, r2, r3}
   21984:			; <UNDEFINED> instruction: 0xf7ff4630
   21988:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2198c:	orrhi	pc, r3, r0
   21990:	strmi	r9, [r4], -r0, lsl #26
   21994:			; <UNDEFINED> instruction: 0xf06fe794
   21998:	ldr	r0, [r1, sp, lsl #8]
   2199c:			; <UNDEFINED> instruction: 0xf7fd2001
   219a0:	andls	pc, r2, r9, ror #21
   219a4:			; <UNDEFINED> instruction: 0xf0002800
   219a8:	stmdbge	lr, {r0, r3, r5, sl, pc}
   219ac:			; <UNDEFINED> instruction: 0xf0034630
   219b0:	stmdacs	r0, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
   219b4:	mvnhi	pc, r0
   219b8:	strmi	r9, [r4], -r0, lsl #26
   219bc:	andcs	lr, r2, r0, lsl #15
   219c0:	blx	ff65f9bc <mkdtemp@@Base+0xff60d9e0>
   219c4:	strmi	r9, [r0], r0, lsl #26
   219c8:	stmdacs	r0, {r1, ip, pc}
   219cc:	strhi	pc, [r9], #-0
   219d0:			; <UNDEFINED> instruction: 0xf7fd4628
   219d4:			; <UNDEFINED> instruction: 0xf8c8f819
   219d8:	andcc	r0, r1, r0, lsl r0
   219dc:	mvnhi	pc, #0
   219e0:	andcs	sl, r0, #16384	; 0x4000
   219e4:			; <UNDEFINED> instruction: 0xf0024630
   219e8:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   219ec:	mvnhi	pc, r0, asr #32
   219f0:	streq	lr, [r1, #-2525]	; 0xfffff623
   219f4:			; <UNDEFINED> instruction: 0xf98ef7fd
   219f8:	addmi	r6, r3, #704512	; 0xac000
   219fc:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   21a00:	streq	pc, [lr], #-111	; 0xffffff91
   21a04:	svcge	0x005cf47f
   21a08:	svc	0x006ef7e4
   21a0c:	cmnvs	r8, r2, lsl #22
   21a10:	stmdbcs	r0, {r0, r3, r4, r6, r8, fp, sp, lr}
   21a14:	strhi	pc, [r6], #-0
   21a18:			; <UNDEFINED> instruction: 0xf0034630
   21a1c:	stmdacs	r0, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   21a20:	bicshi	pc, r8, r0
   21a24:	strmi	r9, [r4], -r0, lsl #26
   21a28:	andcs	lr, r0, sl, asr #14
   21a2c:	blx	fe8dfa28 <mkdtemp@@Base+0xfe88da4c>
   21a30:	stmdacs	r0, {r1, ip, pc}
   21a34:	bichi	pc, fp, #0
   21a38:	ldrtmi	sl, [r0], -r8, lsl #18
   21a3c:	blx	fdda50 <mkdtemp@@Base+0xf8ba74>
   21a40:			; <UNDEFINED> instruction: 0xf0002800
   21a44:	stflsd	f0, [r0, #-608]	; 0xfffffda0
   21a48:	ldr	r4, [r9, -r4, lsl #12]!
   21a4c:			; <UNDEFINED> instruction: 0xf7fd2003
   21a50:	mulls	r2, r1, sl
   21a54:			; <UNDEFINED> instruction: 0xf0002800
   21a58:	bge	102990 <mkdtemp@@Base+0xb09b4>
   21a5c:	ldrtmi	sl, [r0], -r5, lsl #18
   21a60:	blx	fefdda70 <mkdtemp@@Base+0xfef8ba94>
   21a64:			; <UNDEFINED> instruction: 0xf0002800
   21a68:	stflsd	f0, [r0, #-440]	; 0xfffffe48
   21a6c:	str	r4, [r7, -r4, lsl #12]!
   21a70:	ldrtmi	sl, [r0], -r2, lsl #18
   21a74:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   21a78:			; <UNDEFINED> instruction: 0xf0002800
   21a7c:	stcls	0, cr8, [r0, #-668]	; 0xfffffd64
   21a80:	ldr	r4, [sp, -r4, lsl #12]
   21a84:	ldrtmi	sl, [r0], -r2, lsl #18
   21a88:	mrc2	7, 3, pc, cr10, cr15, {7}
   21a8c:			; <UNDEFINED> instruction: 0xf0002800
   21a90:	stcls	0, cr8, [r0, #-668]	; 0xfffffd64
   21a94:	ldr	r4, [r3, -r4, lsl #12]
   21a98:	ldrtmi	sl, [r0], -r2, lsl #18
   21a9c:	mrc2	7, 3, pc, cr0, cr15, {7}
   21aa0:			; <UNDEFINED> instruction: 0xf0002800
   21aa4:	stflsd	f0, [r0, #-160]	; 0xffffff60
   21aa8:	str	r4, [r9, -r4, lsl #12]
   21aac:	ldrtmi	sl, [r0], -r2, lsl #18
   21ab0:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   21ab4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   21ab8:	addshi	pc, sp, r0
   21abc:	strmi	r9, [r4], -r0, lsl #26
   21ac0:	stmdbge	r2, {r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   21ac4:			; <UNDEFINED> instruction: 0xf7ff4630
   21ac8:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   21acc:	adcshi	pc, r1, r0
   21ad0:	strmi	r9, [r4], -r0, lsl #26
   21ad4:	strdcs	lr, [sl], -r4
   21ad8:	blx	135fad4 <mkdtemp@@Base+0x130daf8>
   21adc:	strmi	r9, [r0], r0, lsl #26
   21ae0:	stmdacs	r0, {r1, ip, pc}
   21ae4:	orrhi	pc, r1, #0
   21ae8:			; <UNDEFINED> instruction: 0xf7fc4628
   21aec:			; <UNDEFINED> instruction: 0xf8c8ff8d
   21af0:	andcc	r0, r1, r0, lsl r0
   21af4:	cmphi	sp, #0	; <UNPREDICTABLE>
   21af8:	andcs	sl, r0, #16384	; 0x4000
   21afc:			; <UNDEFINED> instruction: 0xf0024630
   21b00:	stmdacs	r0, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   21b04:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   21b08:	streq	lr, [r1, #-2525]	; 0xfffff623
   21b0c:			; <UNDEFINED> instruction: 0xf902f7fd
   21b10:	addmi	r6, r3, #704512	; 0xac000
   21b14:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   21b18:	streq	pc, [lr], #-111	; 0xffffff91
   21b1c:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
   21b20:			; <UNDEFINED> instruction: 0xf862f7fc
   21b24:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sp, lr}
   21b28:	cmnhi	r7, #0	; <UNPREDICTABLE>
   21b2c:			; <UNDEFINED> instruction: 0xf7fc9d02
   21b30:	strtvs	pc, [r8], #-2139	; 0xfffff7a5
   21b34:			; <UNDEFINED> instruction: 0xf0002800
   21b38:	stcls	3, cr8, [r2, #-548]	; 0xfffffddc
   21b3c:			; <UNDEFINED> instruction: 0xf7e46928
   21b40:	blls	dd698 <mkdtemp@@Base+0x8b6bc>
   21b44:	ldmdbvs	r9, {r3, r5, r6, r8, sp, lr}^
   21b48:			; <UNDEFINED> instruction: 0xf0002900
   21b4c:			; <UNDEFINED> instruction: 0x4630837a
   21b50:	blx	b5db64 <mkdtemp@@Base+0xb0bb88>
   21b54:			; <UNDEFINED> instruction: 0xf0002800
   21b58:	stflsd	f0, [r0, #-280]	; 0xfffffee8
   21b5c:	strt	r4, [pc], r4, lsl #12
   21b60:			; <UNDEFINED> instruction: 0xf7fd200c
   21b64:	andls	pc, r2, r7, lsl #20
   21b68:			; <UNDEFINED> instruction: 0xf0002800
   21b6c:	bge	102848 <mkdtemp@@Base+0xb086c>
   21b70:	ldrtmi	sl, [r0], -r5, lsl #18
   21b74:	blx	d5db84 <mkdtemp@@Base+0xd0bba8>
   21b78:	stmdacs	r0, {r0, r2, r9, sl, lr}
   21b7c:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   21b80:	blcs	848794 <mkdtemp@@Base+0x7f67b8>
   21b84:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   21b88:	streq	pc, [r3], #-111	; 0xffffff91
   21b8c:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
   21b90:	ldrdhi	pc, [r8], -sp
   21b94:			; <UNDEFINED> instruction: 0xf828f7fc
   21b98:	eorseq	pc, ip, r8, asr #17
   21b9c:			; <UNDEFINED> instruction: 0xf0002800
   21ba0:			; <UNDEFINED> instruction: 0xf8dd834b
   21ba4:			; <UNDEFINED> instruction: 0xf7fc8008
   21ba8:			; <UNDEFINED> instruction: 0xf8c8f81f
   21bac:	stmdacs	r0, {r6}
   21bb0:	teqhi	sp, #0	; <UNPREDICTABLE>
   21bb4:	strtmi	r9, [sl], -r2, lsl #18
   21bb8:	teqcc	r4, r0, lsr r6
   21bbc:	blx	14ddbcc <mkdtemp@@Base+0x148bbf0>
   21bc0:			; <UNDEFINED> instruction: 0xf0002800
   21bc4:	stcls	0, cr8, [r0, #-1012]	; 0xfffffc0c
   21bc8:	ldrbt	r4, [r9], -r4, lsl #12
   21bcc:	ldrtmi	sl, [r0], -sl, lsl #18
   21bd0:			; <UNDEFINED> instruction: 0xf974f003
   21bd4:			; <UNDEFINED> instruction: 0xf0002800
   21bd8:	stflsd	f0, [r0, #-68]	; 0xffffffbc
   21bdc:	strbt	r4, [pc], -r4, lsl #12
   21be0:	stmdbge	r5, {r0, r1, r9, fp, sp, pc}
   21be4:			; <UNDEFINED> instruction: 0xf0024630
   21be8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   21bec:	tsthi	r0, r0	; <UNPREDICTABLE>
   21bf0:	strmi	r9, [r4], -r0, lsl #26
   21bf4:			; <UNDEFINED> instruction: 0xf8dde664
   21bf8:			; <UNDEFINED> instruction: 0xf7fb8008
   21bfc:			; <UNDEFINED> instruction: 0xf8c8fff5
   21c00:	stmdacs	r0, {r2, r3, r4, r5}
   21c04:	movwhi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
   21c08:	ldrdhi	pc, [r8], -sp
   21c0c:			; <UNDEFINED> instruction: 0xffecf7fb
   21c10:	subeq	pc, r0, r8, asr #17
   21c14:			; <UNDEFINED> instruction: 0xf0002800
   21c18:	stmdbls	r2, {r1, r2, r4, r5, r6, r7, r9, pc}
   21c1c:	ldrtmi	r4, [r0], -sl, lsr #12
   21c20:			; <UNDEFINED> instruction: 0xf0023134
   21c24:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   21c28:	tsthi	sl, r0	; <UNPREDICTABLE>
   21c2c:	strmi	r9, [r4], -r0, lsl #26
   21c30:	stmdbge	r7, {r1, r2, r6, r9, sl, sp, lr, pc}
   21c34:			; <UNDEFINED> instruction: 0xf0034630
   21c38:	stmdacs	r0, {r0, r6, r8, fp, ip, sp, lr, pc}
   21c3c:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
   21c40:	stcls	14, cr9, [r0, #-8]
   21c44:	blcs	1bbd18 <mkdtemp@@Base+0x169d3c>
   21c48:	adchi	pc, pc, #64	; 0x40
   21c4c:			; <UNDEFINED> instruction: 0xf7fc4628
   21c50:	ldmdbvs	r3!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   21c54:			; <UNDEFINED> instruction: 0xf0404283
   21c58:	ldmdbvs	r0!, {r2, r5, r7, r9, pc}^
   21c5c:			; <UNDEFINED> instruction: 0xf7e39907
   21c60:	stmdacs	r1, {r1, r7, r8, sl, fp, sp, lr, pc}
   21c64:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   21c68:	ldreq	pc, [r5], #-111	; 0xffffff91
   21c6c:	mcrge	4, 1, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   21c70:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
   21c74:	cdp	7, 2, cr15, cr6, cr4, {7}
   21c78:	strmi	r9, [r5], -r2, lsl #22
   21c7c:			; <UNDEFINED> instruction: 0xf7e46958
   21c80:	strmi	lr, [r1], -sl, lsl #28
   21c84:			; <UNDEFINED> instruction: 0xf7fe4628
   21c88:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   21c8c:	teqhi	sl, r0	; <UNPREDICTABLE>
   21c90:	strmi	r9, [r4], -r0, lsl #26
   21c94:	bge	11b4ec <mkdtemp@@Base+0xc9510>
   21c98:	ldrtmi	sl, [r0], -r5, lsl #18
   21c9c:			; <UNDEFINED> instruction: 0xf9a0f002
   21ca0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   21ca4:	rschi	pc, ip, r0, asr #32
   21ca8:	ldrdhi	pc, [r8], -sp
   21cac:	ldrdcc	pc, [r0], -r8
   21cb0:			; <UNDEFINED> instruction: 0xf0402b0d
   21cb4:	blls	102568 <mkdtemp@@Base+0xb058c>
   21cb8:			; <UNDEFINED> instruction: 0xf0402b20
   21cbc:			; <UNDEFINED> instruction: 0xf7fb8227
   21cc0:			; <UNDEFINED> instruction: 0xf8c8ff93
   21cc4:	stmdacs	r0, {r2, r3, r4, r5}
   21cc8:	sbcshi	pc, sl, #0
   21ccc:	ldrdhi	pc, [r8], -sp
   21cd0:			; <UNDEFINED> instruction: 0xff8af7fb
   21cd4:	subeq	pc, r0, r8, asr #17
   21cd8:			; <UNDEFINED> instruction: 0xf0002800
   21cdc:	stmdbls	r2, {r2, r3, r6, r7, r9, pc}
   21ce0:	ldrtmi	r4, [r0], -sl, lsr #12
   21ce4:			; <UNDEFINED> instruction: 0xf0023134
   21ce8:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   21cec:	sbcshi	pc, r8, r0
   21cf0:	strmi	r9, [r4], -r0, lsl #26
   21cf4:	ldmdbge	r2, {r2, r5, r6, r7, r8, sl, sp, lr, pc}
   21cf8:			; <UNDEFINED> instruction: 0xf0034630
   21cfc:			; <UNDEFINED> instruction: 0x4605f8df
   21d00:			; <UNDEFINED> instruction: 0xf0402800
   21d04:	blls	c1fe8 <mkdtemp@@Base+0x7000c>
   21d08:	bcs	17bd78 <mkdtemp@@Base+0x129d9c>
   21d0c:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   21d10:	streq	pc, [r3], #-111	; 0xffffff91
   21d14:	cfldrdge	mvd15, [r4, #508]	; 0x1fc
   21d18:			; <UNDEFINED> instruction: 0x462968d8
   21d1c:			; <UNDEFINED> instruction: 0xf7e39a12
   21d20:	stmdacs	r0, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
   21d24:	adchi	pc, r2, #0
   21d28:	ldrls	r9, [r2, #-2818]	; 0xfffff4fe
   21d2c:			; <UNDEFINED> instruction: 0xf0316819
   21d30:	eorsle	r0, r2, r4, lsl #2
   21d34:	svccs	0x00009d00
   21d38:	cfstrdge	mvd15, [r2, #252]	; 0xfc
   21d3c:	andcs	r9, r0, #2048	; 0x800
   21d40:	eorsvs	r9, fp, r2, lsl #4
   21d44:	bge	15b43c <mkdtemp@@Base+0x109460>
   21d48:	ldrtmi	sl, [r0], -r6, lsl #18
   21d4c:			; <UNDEFINED> instruction: 0xf948f002
   21d50:			; <UNDEFINED> instruction: 0xf0402800
   21d54:	blls	101fbc <mkdtemp@@Base+0xaffe0>
   21d58:			; <UNDEFINED> instruction: 0xf0402b20
   21d5c:	blls	1425d8 <mkdtemp@@Base+0xf05fc>
   21d60:			; <UNDEFINED> instruction: 0xf0402b40
   21d64:	blls	c25d0 <mkdtemp@@Base+0x705f4>
   21d68:	andne	lr, r5, #3620864	; 0x374000
   21d6c:	stmib	r3, {r0, r2, ip, pc}^
   21d70:	andls	r2, r6, r6, lsl #2
   21d74:	stmdbge	r9, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   21d78:			; <UNDEFINED> instruction: 0xf0034630
   21d7c:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
   21d80:	stcls	0, cr13, [r0, #-404]	; 0xfffffe6c
   21d84:	ldr	r4, [fp, #1540]	; 0x604
   21d88:	ldrtmi	sl, [r0], -pc, lsl #18
   21d8c:			; <UNDEFINED> instruction: 0xf896f003
   21d90:	subsle	r2, r3, r0, lsl #16
   21d94:	strmi	r9, [r4], -r0, lsl #26
   21d98:	ldmvs	r8, {r1, r4, r7, r8, sl, sp, lr, pc}
   21d9c:	ldmda	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21da0:	svclt	0x001c2801
   21da4:			; <UNDEFINED> instruction: 0xf06f9d00
   21da8:	sbcle	r0, r3, r5, lsl r4
   21dac:	cfstr32ls	mvfx14, [r0, #-544]	; 0xfffffde0
   21db0:	str	r4, [r5, #1540]	; 0x604
   21db4:	strmi	r9, [r4], -r0, lsl #26
   21db8:	cfstr32ls	mvfx14, [r0, #-520]	; 0xfffffdf8
   21dbc:	ldrb	r4, [pc, #-1540]!	; 217c0 <__read_chk@plt+0x1ad5c>
   21dc0:	ldrtmi	r9, [r0], -r2, lsl #18
   21dc4:			; <UNDEFINED> instruction: 0xf0013138
   21dc8:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   21dcc:	stcls	0, cr13, [r0, #-376]	; 0xfffffe88
   21dd0:	ldrb	r4, [r5, #-1540]!	; 0xfffff9fc
   21dd4:	ldrtmi	sl, [r0], -r7, lsl #18
   21dd8:			; <UNDEFINED> instruction: 0xf870f003
   21ddc:	rsble	r2, r9, r0, lsl #16
   21de0:	strmi	r9, [r4], -r0, lsl #26
   21de4:	stmdbls	r2, {r2, r3, r5, r6, r8, sl, sp, lr, pc}
   21de8:	ldrtmi	r4, [r0], -r2, lsl #12
   21dec:			; <UNDEFINED> instruction: 0xf0023134
   21df0:	stmdacs	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   21df4:	stcls	0, cr13, [r0, #-496]	; 0xfffffe10
   21df8:	strb	r4, [r1, #-1540]!	; 0xfffff9fc
   21dfc:	ldrtmi	sl, [r0], -fp, lsl #18
   21e00:			; <UNDEFINED> instruction: 0xf85cf003
   21e04:			; <UNDEFINED> instruction: 0xf0002800
   21e08:	stcls	0, cr8, [r0, #-536]	; 0xfffffde8
   21e0c:	ldrb	r4, [r7, #-1540]	; 0xfffff9fc
   21e10:	stmdbge	r6, {r2, r9, fp, sp, pc}
   21e14:			; <UNDEFINED> instruction: 0xf0024630
   21e18:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
   21e1c:	adchi	pc, r1, r0, asr #32
   21e20:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
   21e24:	tstle	r5, r7, lsl #20
   21e28:	bcs	84863c <mkdtemp@@Base+0x7f6660>
   21e2c:	bls	15623c <mkdtemp@@Base+0x104260>
   21e30:	addsle	r2, r9, r0, asr #20
   21e34:			; <UNDEFINED> instruction: 0xf06f9d00
   21e38:	strb	r0, [r1, #-1027]	; 0xfffffbfd
   21e3c:			; <UNDEFINED> instruction: 0x4630a910
   21e40:			; <UNDEFINED> instruction: 0xf83cf003
   21e44:	rsbsle	r2, r9, r0, lsl #16
   21e48:	strmi	r9, [r4], -r0, lsl #26
   21e4c:	stmdbge	sl, {r3, r4, r5, r8, sl, sp, lr, pc}
   21e50:			; <UNDEFINED> instruction: 0xf0034630
   21e54:	stmdacs	r0, {r0, r1, r4, r5, fp, ip, sp, lr, pc}
   21e58:	stcls	0, cr13, [r0, #-408]	; 0xfffffe68
   21e5c:	str	r4, [pc, #-1540]!	; 21860 <__read_chk@plt+0x1adfc>
   21e60:	ldrtmi	r9, [r0], -r2, lsl #18
   21e64:			; <UNDEFINED> instruction: 0xf0013138
   21e68:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   21e6c:	stcls	0, cr13, [r0, #-444]	; 0xfffffe44
   21e70:	str	r4, [r5, #-1540]!	; 0xfffff9fc
   21e74:	strmi	r9, [r4], -r0, lsl #26
   21e78:	cfstr32ls	mvfx14, [r0, #-136]	; 0xffffff78
   21e7c:	ldr	r4, [pc, #-1540]	; 21880 <__read_chk@plt+0x1ae1c>
   21e80:	strmi	r9, [r4], -r0, lsl #26
   21e84:	cfstr32ls	mvfx14, [r0, #-112]	; 0xffffff90
   21e88:	ldr	r4, [r9, #-1540]	; 0xfffff9fc
   21e8c:	ldrtmi	r9, [r0], -r2, lsl #22
   21e90:			; <UNDEFINED> instruction: 0xf0026bd9
   21e94:	stmdacs	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   21e98:	stcls	0, cr13, [r0, #-448]	; 0xfffffe40
   21e9c:	str	r4, [pc, #-1540]	; 218a0 <__read_chk@plt+0x1ae3c>
   21ea0:	ldrtmi	r9, [r0], -r2, lsl #18
   21ea4:			; <UNDEFINED> instruction: 0xf0013138
   21ea8:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   21eac:	stcls	0, cr13, [r0, #-460]	; 0xfffffe34
   21eb0:	str	r4, [r5, #-1540]	; 0xfffff9fc
   21eb4:	stmdbls	r7, {r1, r8, r9, fp, ip, pc}
   21eb8:			; <UNDEFINED> instruction: 0xf7e36958
   21ebc:	stmdacs	r1, {r2, r4, r6, sl, fp, sp, lr, pc}
   21ec0:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
   21ec4:	ldreq	pc, [r5], #-111	; 0xffffff91
   21ec8:	cfldrdge	mvd15, [sl], #508	; 0x1fc
   21ecc:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
   21ed0:	ldcl	7, cr15, [r8], #912	; 0x390
   21ed4:	strmi	r9, [r5], -r2, lsl #22
   21ed8:			; <UNDEFINED> instruction: 0xf7e46958
   21edc:			; <UNDEFINED> instruction: 0x4601ecdc
   21ee0:			; <UNDEFINED> instruction: 0xf7fe4628
   21ee4:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   21ee8:	stcls	0, cr13, [r0, #-380]	; 0xfffffe84
   21eec:	strbt	r4, [r7], #1540	; 0x604
   21ef0:	ldrtmi	r9, [r0], -r2, lsl #18
   21ef4:			; <UNDEFINED> instruction: 0xf0013138
   21ef8:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   21efc:	stcls	0, cr13, [r0, #-208]	; 0xffffff30
   21f00:	ldrb	r4, [sp], #1540	; 0x604
   21f04:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
   21f08:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   21f0c:			; <UNDEFINED> instruction: 0xf0402800
   21f10:	blls	c21a0 <mkdtemp@@Base+0x701c4>
   21f14:	stmdbge	ip, {r1, r3, r8, r9, sl, sp, lr, pc}
   21f18:			; <UNDEFINED> instruction: 0xf0024630
   21f1c:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   21f20:	stcls	0, cr13, [r0, #-344]	; 0xfffffea8
   21f24:	strb	r4, [fp], #1540	; 0x604
   21f28:	ldrtmi	sl, [r0], -fp, lsl #18
   21f2c:			; <UNDEFINED> instruction: 0xffc6f002
   21f30:			; <UNDEFINED> instruction: 0xf0002800
   21f34:	stcls	0, cr8, [r0, #-540]	; 0xfffffde4
   21f38:	strb	r4, [r1], #1540	; 0x604
   21f3c:			; <UNDEFINED> instruction: 0x4630a911
   21f40:			; <UNDEFINED> instruction: 0xffbcf002
   21f44:	eorsle	r2, r9, r0, lsl #16
   21f48:	strmi	r9, [r4], -r0, lsl #26
   21f4c:	blls	db234 <mkdtemp@@Base+0x89258>
   21f50:	blvs	ff673818 <mkdtemp@@Base+0xff62183c>
   21f54:			; <UNDEFINED> instruction: 0xf8ecf002
   21f58:	rsble	r2, r9, r0, lsl #16
   21f5c:	strmi	r9, [r4], -r0, lsl #26
   21f60:	cfstrsls	mvf14, [r0, #-696]	; 0xfffffd48
   21f64:	strt	r4, [fp], #1540	; 0x604
   21f68:	ldrtmi	r9, [r0], -r2, lsl #22
   21f6c:			; <UNDEFINED> instruction: 0xf0026bd9
   21f70:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21f74:	stcls	0, cr13, [r0, #-456]	; 0xfffffe38
   21f78:	strt	r4, [r1], #1540	; 0x604
   21f7c:	ldrtmi	r9, [r0], -r2, lsl #22
   21f80:			; <UNDEFINED> instruction: 0xf0026c19
   21f84:	stmdacs	r0, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
   21f88:	adcshi	pc, r8, r0, asr #32
   21f8c:	blls	c87a8 <mkdtemp@@Base+0x767cc>
   21f90:	bicsvs	r9, sl, r5
   21f94:	blls	dbac4 <mkdtemp@@Base+0x89ae8>
   21f98:	blvs	ff673860 <mkdtemp@@Base+0xff621884>
   21f9c:			; <UNDEFINED> instruction: 0xf8c8f002
   21fa0:	rsble	r2, r5, r0, lsl #16
   21fa4:	strmi	r9, [r4], -r0, lsl #26
   21fa8:	blls	db1d8 <mkdtemp@@Base+0x891fc>
   21fac:			; <UNDEFINED> instruction: 0xf7ff6958
   21fb0:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   21fb4:	stcls	0, cr13, [r0, #-692]	; 0xfffffd4c
   21fb8:	str	r4, [r1], #1540	; 0x604
   21fbc:			; <UNDEFINED> instruction: 0x4630a912
   21fc0:			; <UNDEFINED> instruction: 0xff7cf002
   21fc4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   21fc8:	stcls	0, cr13, [r0, #-384]	; 0xfffffe80
   21fcc:	ldrbt	r4, [r7], #-1540	; 0xfffff9fc
   21fd0:	ldrtmi	sl, [r0], -sp, lsl #18
   21fd4:			; <UNDEFINED> instruction: 0xff72f002
   21fd8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   21fdc:	addshi	pc, r2, r0, asr #32
   21fe0:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
   21fe4:	svclt	0x001c2a04
   21fe8:			; <UNDEFINED> instruction: 0xf06f9d00
   21fec:			; <UNDEFINED> instruction: 0xf47f0403
   21ff0:	ldmvs	r8, {r0, r1, r2, r5, r6, sl, fp, sp, pc}
   21ff4:	blls	2b38a4 <mkdtemp@@Base+0x2618c8>
   21ff8:			; <UNDEFINED> instruction: 0xf7e44629
   21ffc:	stmdacs	r0, {r5, r7, r8, r9, fp, sp, lr, pc}
   22000:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
   22004:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
   22008:	strls	r1, [sl, #-524]	; 0xfffffdf4
   2200c:			; <UNDEFINED> instruction: 0xf7e46898
   22010:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   22014:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
   22018:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
   2201c:	ldmvs	r8, {r2, r3, r8, sl, ip, lr}
   22020:	blx	860018 <mkdtemp@@Base+0x80e03c>
   22024:			; <UNDEFINED> instruction: 0xf0002800
   22028:	stcls	0, cr8, [r0, #-552]	; 0xfffffdd8
   2202c:	strb	r4, [r7], #-1540	; 0xfffff9fc
   22030:	ldrtmi	r9, [r0], -r2, lsl #22
   22034:			; <UNDEFINED> instruction: 0xf0026c19
   22038:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   2203c:	stcls	0, cr13, [r0, #-256]	; 0xffffff00
   22040:	ldrt	r4, [sp], #-1540	; 0xfffff9fc
   22044:	ldrtmi	sl, [r0], -ip, lsl #18
   22048:			; <UNDEFINED> instruction: 0xff38f002
   2204c:	suble	r2, fp, r0, lsl #16
   22050:	strmi	r9, [r4], -r0, lsl #26
   22054:	cfstrsls	mvf14, [r0, #-208]	; 0xffffff30
   22058:	ldrt	r4, [r1], #-1540	; 0xfffff9fc
   2205c:	ldrtmi	r9, [r0], -r2, lsl #22
   22060:			; <UNDEFINED> instruction: 0xf0026c19
   22064:	stmdacs	r0, {r0, r2, r5, r6, fp, ip, sp, lr, pc}
   22068:	stcls	0, cr13, [r0, #-340]	; 0xfffffeac
   2206c:	strt	r4, [r7], #-1540	; 0xfffff9fc
   22070:	ldrtmi	r9, [r0], -r2, lsl #22
   22074:			; <UNDEFINED> instruction: 0xf0026c19
   22078:	stmdacs	r0, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
   2207c:	adchi	pc, r3, r0, asr #32
   22080:	tstcs	r0, r5, lsl #20
   22084:	tstls	r5, r2, lsl #22
   22088:			; <UNDEFINED> instruction: 0xe64f61da
   2208c:	ldmib	sp, {r1, r8, fp, ip, pc}^
   22090:	stmiavs	r8, {r0, r1, r2, r3, r8, r9, sp}^
   22094:			; <UNDEFINED> instruction: 0xf7e3990e
   22098:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   2209c:	rscshi	pc, sl, r0
   220a0:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
   220a4:	stmib	sp, {r0, r4, r9, ip}^
   220a8:	ldmvs	r8, {r0, r1, r2, r3, r8, sl, ip, lr}^
   220ac:			; <UNDEFINED> instruction: 0xf7e3950e
   220b0:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
   220b4:	rschi	pc, r9, r0
   220b8:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
   220bc:			; <UNDEFINED> instruction: 0xe6355511
   220c0:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
   220c4:	bl	fffe005c <mkdtemp@@Base+0xfff8e080>
   220c8:	strmi	r9, [r5], -r2, lsl #22
   220cc:			; <UNDEFINED> instruction: 0xf7e46958
   220d0:	strmi	lr, [r1], -r2, ror #23
   220d4:			; <UNDEFINED> instruction: 0xf7fe4628
   220d8:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   220dc:	svcge	0x0019f43f
   220e0:	strmi	r9, [r4], -r0, lsl #26
   220e4:	bllt	ffb600e8 <mkdtemp@@Base+0xffb0e10c>
   220e8:	ldrtmi	sl, [r0], -sp, lsl #18
   220ec:	cdp2	0, 14, cr15, cr6, cr2, {0}
   220f0:	cmnlt	r8, #5242880	; 0x500000
   220f4:	strmi	r9, [r4], -r0, lsl #26
   220f8:	bllt	ff8e00fc <mkdtemp@@Base+0xff88e120>
   220fc:	strmi	r9, [r4], -r0, lsl #26
   22100:	bllt	ff7e0104 <mkdtemp@@Base+0xff78e128>
   22104:	strmi	r9, [r4], -r0, lsl #26
   22108:	bllt	ff6e010c <mkdtemp@@Base+0xff68e130>
   2210c:			; <UNDEFINED> instruction: 0xf06f9d00
   22110:			; <UNDEFINED> instruction: 0xf7ff0403
   22114:	blls	d1070 <mkdtemp@@Base+0x7f094>
   22118:			; <UNDEFINED> instruction: 0xf7e46958
   2211c:	blls	dd074 <mkdtemp@@Base+0x8b098>
   22120:	ldmdbvs	r8, {r0, r2, r9, sl, lr}^
   22124:	bl	fede00bc <mkdtemp@@Base+0xfed8e0e0>
   22128:	strtmi	r4, [r8], -r1, lsl #12
   2212c:	stc2	7, cr15, [r8, #1016]	; 0x3f8
   22130:			; <UNDEFINED> instruction: 0xf43f2800
   22134:	stcls	14, cr10, [r0, #-952]	; 0xfffffc48
   22138:			; <UNDEFINED> instruction: 0xf7ff4604
   2213c:	stmdbls	fp, {r0, r6, r7, r8, r9, fp, ip, sp, pc}
   22140:			; <UNDEFINED> instruction: 0xf0189802
   22144:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   22148:	mcrge	4, 7, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   2214c:	strmi	r9, [r4], -r0, lsl #26
   22150:	bllt	fede0154 <mkdtemp@@Base+0xfed8e178>
   22154:	ldmib	sp, {r1, r8, fp, ip, pc}^
   22158:	stmvs	r8, {r0, r3, r8, r9, sp}
   2215c:			; <UNDEFINED> instruction: 0xf7e49908
   22160:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   22164:	adchi	pc, sl, r0
   22168:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
   2216c:	stmib	sp, {r2, r3, r9, ip}^
   22170:	ldmvs	r8, {r0, r3, r8, sl, ip, lr}
   22174:			; <UNDEFINED> instruction: 0xf7e49508
   22178:	stmdacs	r0, {r2, r6, fp, sp, lr, pc}
   2217c:	addshi	pc, r9, r0
   22180:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
   22184:	ldmvs	r8, {r2, r3, r8, sl, ip, lr}
   22188:			; <UNDEFINED> instruction: 0xf96cf7fc
   2218c:	rsble	r2, r2, r0, lsl #16
   22190:	strmi	r9, [r4], -r0, lsl #26
   22194:	bllt	fe560198 <mkdtemp@@Base+0xfe50e1bc>
   22198:			; <UNDEFINED> instruction: 0xf06f9d00
   2219c:			; <UNDEFINED> instruction: 0xf7ff0403
   221a0:			; <UNDEFINED> instruction: 0xf06fbb8f
   221a4:			; <UNDEFINED> instruction: 0xf7ff0403
   221a8:			; <UNDEFINED> instruction: 0xf06fbb8b
   221ac:			; <UNDEFINED> instruction: 0xf7ff0403
   221b0:			; <UNDEFINED> instruction: 0xf06fbb87
   221b4:			; <UNDEFINED> instruction: 0xf7ff0409
   221b8:			; <UNDEFINED> instruction: 0xf7e4bb83
   221bc:			; <UNDEFINED> instruction: 0xf06fe828
   221c0:			; <UNDEFINED> instruction: 0xf7ff0409
   221c4:	vstrls	d11, [r0, #-500]	; 0xfffffe0c
   221c8:			; <UNDEFINED> instruction: 0xf7ff4604
   221cc:	vstrls	d11, [r0, #-484]	; 0xfffffe1c
   221d0:	streq	pc, [r1], #-111	; 0xffffff91
   221d4:	bllt	1d601d8 <mkdtemp@@Base+0x1d0e1fc>
   221d8:			; <UNDEFINED> instruction: 0xf06f9d00
   221dc:			; <UNDEFINED> instruction: 0xf7ff0401
   221e0:			; <UNDEFINED> instruction: 0xf06fbb6f
   221e4:			; <UNDEFINED> instruction: 0xf7ff0401
   221e8:			; <UNDEFINED> instruction: 0xf06fbb6b
   221ec:			; <UNDEFINED> instruction: 0xf7ff0401
   221f0:	vstrls	d11, [r0, #-412]	; 0xfffffe64
   221f4:	streq	pc, [r1], #-111	; 0xffffff91
   221f8:	bllt	18e01fc <mkdtemp@@Base+0x188e220>
   221fc:			; <UNDEFINED> instruction: 0xf06f9d00
   22200:			; <UNDEFINED> instruction: 0xf7ff0401
   22204:	vstrls	d11, [r0, #-372]	; 0xfffffe8c
   22208:	streq	pc, [r1], #-111	; 0xffffff91
   2220c:	bllt	1660210 <mkdtemp@@Base+0x160e234>
   22210:			; <UNDEFINED> instruction: 0xf06f9d00
   22214:			; <UNDEFINED> instruction: 0xf7ff0401
   22218:	vstrls	d11, [r0, #-332]	; 0xfffffeb4
   2221c:	streq	pc, [r1], #-111	; 0xffffff91
   22220:	bllt	13e0224 <mkdtemp@@Base+0x138e248>
   22224:			; <UNDEFINED> instruction: 0xf06f9d00
   22228:			; <UNDEFINED> instruction: 0xf7ff0415
   2222c:	vstrls	d11, [r0, #-292]	; 0xfffffedc
   22230:	streq	pc, [r1], #-111	; 0xffffff91
   22234:	bllt	1160238 <mkdtemp@@Base+0x110e25c>
   22238:			; <UNDEFINED> instruction: 0xf06f9d00
   2223c:			; <UNDEFINED> instruction: 0xf7ff0401
   22240:	vstrls	d11, [r0, #-252]	; 0xffffff04
   22244:	ldreq	pc, [r5], #-111	; 0xffffff91
   22248:	bllt	ee024c <mkdtemp@@Base+0xe8e270>
   2224c:			; <UNDEFINED> instruction: 0xf06f9d00
   22250:			; <UNDEFINED> instruction: 0xf7ff0401
   22254:	stmdbls	fp, {r0, r2, r4, r5, r8, r9, fp, ip, sp, pc}
   22258:			; <UNDEFINED> instruction: 0xf0189802
   2225c:	stmdacs	r0, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
   22260:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {1}
   22264:	strmi	r9, [r4], -r0, lsl #26
   22268:	bllt	ae026c <mkdtemp@@Base+0xa8e290>
   2226c:			; <UNDEFINED> instruction: 0xf06f9d00
   22270:			; <UNDEFINED> instruction: 0xf7ff0415
   22274:	vstrls	d11, [r0, #-148]	; 0xffffff6c
   22278:	streq	pc, [r1], #-111	; 0xffffff91
   2227c:	bllt	860280 <mkdtemp@@Base+0x80e2a4>
   22280:			; <UNDEFINED> instruction: 0xf06f9d00
   22284:			; <UNDEFINED> instruction: 0xf7ff0401
   22288:	vstrls	d11, [r0, #-108]	; 0xffffff94
   2228c:	ldreq	pc, [r5], #-111	; 0xffffff91
   22290:	bllt	5e0294 <mkdtemp@@Base+0x58e2b8>
   22294:			; <UNDEFINED> instruction: 0xf06f9d00
   22298:			; <UNDEFINED> instruction: 0xf7ff0415
   2229c:	vstrls	d11, [r0, #-68]	; 0xffffffbc
   222a0:	ldreq	pc, [r5], #-111	; 0xffffff91
   222a4:	bllt	3602a8 <mkdtemp@@Base+0x30e2cc>
   222a8:			; <UNDEFINED> instruction: 0xf06f9d00
   222ac:			; <UNDEFINED> instruction: 0xf7ff0415
   222b0:	vstrls	d11, [r0, #-28]	; 0xffffffe4
   222b4:	ldreq	pc, [r5], #-111	; 0xffffff91
   222b8:	bllt	e02bc <mkdtemp@@Base+0x8e2e0>
   222bc:			; <UNDEFINED> instruction: 0xf06f9d00
   222c0:			; <UNDEFINED> instruction: 0xf7ff0415
   222c4:	svclt	0x0000bafd
   222c8:	andeq	r4, r7, r4, lsl r0
   222cc:	andeq	r0, r0, ip, asr r6
   222d0:	andeq	r3, r7, lr, lsr pc
   222d4:	blmi	1d34ca8 <mkdtemp@@Base+0x1ce2ccc>
   222d8:	push	{r1, r3, r4, r5, r6, sl, lr}
   222dc:	ldrshtlt	r4, [r3], r0
   222e0:			; <UNDEFINED> instruction: 0x260058d3
   222e4:	strmi	r4, [r5], -r4, lsl #12
   222e8:	teqls	r1, #1769472	; 0x1b0000
   222ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   222f0:	strvs	lr, [r9], -sp, asr #19
   222f4:	stcvs	3, cr11, [r5], {104}	; 0x68
   222f8:	stmdami	ip!, {r0, r2, r3, r4, r6, r8, r9, ip, sp, pc}^
   222fc:			; <UNDEFINED> instruction: 0xf00b4478
   22300:			; <UNDEFINED> instruction: 0x4607f959
   22304:	suble	r2, r8, r0, lsl #16
   22308:			; <UNDEFINED> instruction: 0xf934f00b
   2230c:	ldrtmi	r4, [r8], -r5, lsl #12
   22310:			; <UNDEFINED> instruction: 0xf942f00b
   22314:	andcs	r4, r4, r5, lsl #8
   22318:			; <UNDEFINED> instruction: 0xf9faf01e
   2231c:	stmdble	r5!, {r0, r2, r7, r9, lr}
   22320:			; <UNDEFINED> instruction: 0xf10d4637
   22324:	cdpge	8, 2, cr0, cr1, cr12, {1}
   22328:	ldrbcc	pc, [pc, #79]!	; 2237f <__read_chk@plt+0x1b91b>	; <UNPREDICTABLE>
   2232c:			; <UNDEFINED> instruction: 0xf00b9809
   22330:	subcs	pc, r0, #29696	; 0x7400
   22334:			; <UNDEFINED> instruction: 0x46304611
   22338:	bl	16602cc <mkdtemp@@Base+0x160e2f0>
   2233c:			; <UNDEFINED> instruction: 0x46402258
   22340:			; <UNDEFINED> instruction: 0xf7e34611
   22344:	stmdals	sl, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
   22348:	stc2l	7, cr15, [r6, #-1008]!	; 0xfffffc10
   2234c:			; <UNDEFINED> instruction: 0xf7fb4638
   22350:	bmi	16216bc <mkdtemp@@Base+0x15cf6e0>
   22354:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   22358:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2235c:	subsmi	r9, sl, r1, lsr fp
   22360:	addshi	pc, r9, r0, asr #32
   22364:	eorslt	r4, r3, r8, lsr #12
   22368:	mvnshi	lr, #12386304	; 0xbd0000
   2236c:	stclvs	6, cr4, [r5], #224	; 0xe0
   22370:			; <UNDEFINED> instruction: 0xf8fef00b
   22374:	movwle	r4, #37509	; 0x9285
   22378:	stclvs	6, cr4, [r5], #224	; 0xe0
   2237c:			; <UNDEFINED> instruction: 0xf8f8f00b
   22380:	strtmi	r4, [r8], -r1, lsl #12
   22384:	ldc2	0, cr15, [r6], #-196	; 0xffffff3c
   22388:	cmnlt	r1, r8, lsl #13
   2238c:			; <UNDEFINED> instruction: 0xf10dae21
   22390:			; <UNDEFINED> instruction: 0xf06f082c
   22394:	strcs	r0, [r0, -r3, lsl #10]
   22398:	cdpge	7, 2, cr14, cr1, cr8, {6}
   2239c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   223a0:	streq	pc, [r9, #-111]	; 0xffffff91
   223a4:	cdpge	7, 2, cr14, cr1, cr2, {6}
   223a8:	cmpcs	r0, r2, ror #26
   223ac:	tstls	r0, r4
   223b0:	stcvs	6, cr4, [r1, #-204]!	; 0xffffff34
   223b4:	blx	fe05e434 <mkdtemp@@Base+0xfe00c458>
   223b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   223bc:	ldrtmi	sp, [r8], -r0, ror #2
   223c0:			; <UNDEFINED> instruction: 0xf8d8f00b
   223c4:	ldrtmi	r4, [r8], -r3, lsl #12
   223c8:			; <UNDEFINED> instruction: 0xf00b9305
   223cc:	pkhtbmi	pc, r1, r3, asr #17	; <UNPREDICTABLE>
   223d0:			; <UNDEFINED> instruction: 0xf00b4638
   223d4:	bl	1e0760 <mkdtemp@@Base+0x18e784>
   223d8:	strls	r0, [r2, #-521]	; 0xfffffdf7
   223dc:	andls	r4, r0, #59768832	; 0x3900000
   223e0:	blls	173cb0 <mkdtemp@@Base+0x121cd4>
   223e4:	stmdage	r9, {r0, ip, pc}
   223e8:			; <UNDEFINED> instruction: 0xf95ef00b
   223ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   223f0:			; <UNDEFINED> instruction: 0xf7fbd146
   223f4:			; <UNDEFINED> instruction: 0x4607fbf9
   223f8:	suble	r2, r9, r0, lsl #16
   223fc:	bge	23d788 <mkdtemp@@Base+0x1eb7ac>
   22400:			; <UNDEFINED> instruction: 0xff38f7fb
   22404:	stmdacs	r0, {r0, r2, r9, sl, lr}
   22408:	stfvsp	f5, [r3], #252	; 0xfc
   2240c:	ldmib	sp, {r8, sp}^
   22410:	stmib	sp, {r3, sp}^
   22414:	movwls	r1, #257	; 0x101
   22418:			; <UNDEFINED> instruction: 0xf00b6ca3
   2241c:	strmi	pc, [r5], -r9, ror #19
   22420:	stmdbge	sl, {r3, r4, r7, r8, r9, fp, ip, sp, pc}
   22424:			; <UNDEFINED> instruction: 0xf7ff4638
   22428:			; <UNDEFINED> instruction: 0xf10dfa1d
   2242c:			; <UNDEFINED> instruction: 0x4605091f
   22430:	eor	fp, sl, r8, ror #2
   22434:	ldrtmi	r4, [r8], -r9, asr #12
   22438:	stc2	0, cr15, [ip], {1}
   2243c:			; <UNDEFINED> instruction: 0xf108bb20
   22440:			; <UNDEFINED> instruction: 0xf89d0801
   22444:	blx	17ea4c8 <mkdtemp@@Base+0x17984ec>
   22448:	addsmi	pc, sl, #136, 6	; 0x20000002
   2244c:	ldrtmi	sp, [r8], -r5, lsr #2
   22450:	ldc2l	7, cr15, [r2, #1004]	; 0x3ec
   22454:	mvnle	r2, r0, lsl #16
   22458:			; <UNDEFINED> instruction: 0xf10d990a
   2245c:	subscs	r0, r8, #44, 16	; 0x2c0000
   22460:	tstls	r5, r0, asr #12
   22464:	ldmda	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22468:	subscs	r9, r8, #81920	; 0x14000
   2246c:	strtmi	r4, [r1], -r8, lsl #12
   22470:	ldmda	r8, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22474:	strbmi	r4, [r1], -r0, lsr #12
   22478:			; <UNDEFINED> instruction: 0xf7e42258
   2247c:			; <UNDEFINED> instruction: 0xe755e854
   22480:			; <UNDEFINED> instruction: 0xf10d4647
   22484:	ldrb	r0, [r1, -ip, lsr #16]
   22488:			; <UNDEFINED> instruction: 0xf10d4605
   2248c:	strb	r0, [sp, -ip, lsr #16]
   22490:	streq	pc, [r1, #-111]	; 0xffffff91
   22494:			; <UNDEFINED> instruction: 0xf7e3e7f9
   22498:			; <UNDEFINED> instruction: 0xf10deeba
   2249c:			; <UNDEFINED> instruction: 0xf06f082c
   224a0:	strb	r0, [r3, -r3, lsl #10]
   224a4:	andeq	r3, r7, r8, lsr #11
   224a8:	andeq	r0, r0, ip, asr r6
   224ac:	andeq	fp, r3, r0, lsl #30
   224b0:	andeq	r3, r7, sl, lsr #10
   224b4:	strtcs	pc, [ip], #-2271	; 0xfffff721
   224b8:	strtcc	pc, [ip], #-2271	; 0xfffff721
   224bc:	push	{r1, r3, r4, r5, r6, sl, lr}
   224c0:	strdlt	r4, [ip], r0
   224c4:			; <UNDEFINED> instruction: 0x460e58d3
   224c8:	strmi	r4, [r7], -r5, lsl #12
   224cc:	movwls	r6, #47131	; 0xb81b
   224d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   224d4:	stfvsd	f3, [r7], {24}
   224d8:	svclt	0x00183f00
   224dc:	strtmi	r2, [r8], -r1, lsl #14
   224e0:	mrc2	7, 7, pc, cr8, cr15, {7}
   224e4:	cmnlt	r8, r4, lsl #12
   224e8:	strcs	pc, [r0], #-2271	; 0xfffff721
   224ec:	ldrbtmi	r4, [sl], #-3070	; 0xfffff402
   224f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   224f4:	subsmi	r9, sl, fp, lsl #22
   224f8:	mvnshi	pc, r0, asr #32
   224fc:	andlt	r4, ip, r0, lsr #12
   22500:	ldrhhi	lr, [r0, #141]!	; 0x8d
   22504:	blx	1c604fa <mkdtemp@@Base+0x1c0e51e>
   22508:	stmdacs	r0, {r7, r9, sl, lr}
   2250c:	mvnhi	pc, r0
   22510:	andcs	r4, r3, #252928	; 0x3dc00
   22514:	stmdbvs	r8!, {r0, r3, r5, fp, sp, lr}
   22518:	and	r4, r3, fp, ror r4
   2251c:	tstcc	ip, #630784	; 0x9a000
   22520:	andsle	r1, r1, r4, asr ip
   22524:			; <UNDEFINED> instruction: 0xd1f94291
   22528:	bcs	3c998 <error@@Base+0xd494>
   2252c:	addsmi	fp, r0, #24, 30	; 0x60
   22530:	ldmdavs	r9, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   22534:			; <UNDEFINED> instruction: 0xf0024640
   22538:			; <UNDEFINED> instruction: 0x4604f8d9
   2253c:	bllt	60eac4 <mkdtemp@@Base+0x5bcae8>
   22540:			; <UNDEFINED> instruction: 0xf7fb4640
   22544:			; <UNDEFINED> instruction: 0xe7cffbdf
   22548:	strbmi	r4, [r0], -sl, ror #19
   2254c:			; <UNDEFINED> instruction: 0xf0024479
   22550:	strmi	pc, [r4], -sp, asr #17
   22554:	mvnsle	r2, r0, lsl #16
   22558:	blcs	37c60c <mkdtemp@@Base+0x32a630>
   2255c:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   22560:	msreq	CPSR_fx, r3, lsl r0
   22564:	cmneq	r8, ip, asr #2
   22568:	rsceq	r0, r2, lr, lsr #32
   2256c:	smulleq	r0, r0, ip, r0	; <UNPREDICTABLE>
   22570:	andeq	r0, lr, lr, lsl r0
   22574:	rsbseq	r0, fp, lr
   22578:			; <UNDEFINED> instruction: 0x00510196
   2257c:			; <UNDEFINED> instruction: 0xf06f0041
   22580:	svccs	0x00000409
   22584:			; <UNDEFINED> instruction: 0x4628d0dc
   22588:			; <UNDEFINED> instruction: 0xf9c2f000
   2258c:	stmdacs	r0, {r2, r9, sl, lr}
   22590:			; <UNDEFINED> instruction: 0x4630d1d6
   22594:			; <UNDEFINED> instruction: 0xf0014641
   22598:			; <UNDEFINED> instruction: 0x4604fe31
   2259c:	stclvs	7, cr14, [fp], #-832	; 0xfffffcc0
   225a0:	rscle	r2, ip, r0, lsl #22
   225a4:			; <UNDEFINED> instruction: 0xf7fb6818
   225a8:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   225ac:	stclvs	0, cr13, [fp], #-924	; 0xfffffc64
   225b0:	ldmdavs	r9, {r6, r9, sl, lr}
   225b4:			; <UNDEFINED> instruction: 0xf8aaf002
   225b8:	stmdacs	r0, {r2, r9, sl, lr}
   225bc:	stmibvs	r9!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   225c0:	strbmi	r2, [r0], -r0, lsr #4
   225c4:			; <UNDEFINED> instruction: 0xf850f002
   225c8:	stmdacs	r0, {r2, r9, sl, lr}
   225cc:	stmibvs	r9!, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}
   225d0:	strbmi	r2, [r0], -r0, asr #4
   225d4:			; <UNDEFINED> instruction: 0xf848f002
   225d8:	stmdacs	r0, {r2, r9, sl, lr}
   225dc:	svccs	0x0000d1af
   225e0:			; <UNDEFINED> instruction: 0xe7d0d0d7
   225e4:	blcs	3d798 <error@@Base+0xe294>
   225e8:	ldmdavs	r8, {r0, r3, r6, r7, ip, lr, pc}
   225ec:	stc2	7, cr15, [r4, #-1004]	; 0xfffffc14
   225f0:	sbcle	r2, r4, r0, lsl #16
   225f4:	strbmi	r6, [r0], -fp, ror #24
   225f8:			; <UNDEFINED> instruction: 0xf0026819
   225fc:	strmi	pc, [r4], -r7, lsl #17
   22600:	orrsle	r2, ip, r0, lsl #16
   22604:	eorcs	r6, r0, #3817472	; 0x3a4000
   22608:			; <UNDEFINED> instruction: 0xf0024640
   2260c:	strmi	pc, [r4], -sp, lsr #16
   22610:	orrsle	r2, r4, r0, lsl #16
   22614:	strbmi	r6, [r0], -r9, ror #22
   22618:			; <UNDEFINED> instruction: 0xf868f002
   2261c:	stmdacs	r0, {r2, r9, sl, lr}
   22620:			; <UNDEFINED> instruction: 0xf895d18d
   22624:			; <UNDEFINED> instruction: 0x46401038
   22628:			; <UNDEFINED> instruction: 0xff08f001
   2262c:	stmdacs	r0, {r2, r9, sl, lr}
   22630:	blvs	ffa96c4c <mkdtemp@@Base+0xffa44c70>
   22634:			; <UNDEFINED> instruction: 0xf0024640
   22638:	strmi	pc, [r4], -r9, ror #16
   2263c:			; <UNDEFINED> instruction: 0xf47f2800
   22640:	stcvs	15, cr10, [r9], #-504	; 0xfffffe08
   22644:			; <UNDEFINED> instruction: 0xf0024640
   22648:	strmi	pc, [r4], -r1, ror #16
   2264c:			; <UNDEFINED> instruction: 0xf47f2800
   22650:	svccs	0x0000af76
   22654:			; <UNDEFINED> instruction: 0xe796d09d
   22658:	vmla.i8	d22, d0, d27
   2265c:	addsmi	r2, r3, #-1342177268	; 0xb000000c
   22660:	teqhi	r8, r0	; <UNPREDICTABLE>
   22664:	svcvc	0x0033f5b3
   22668:	msrhi	CPSR_fsx, r0
   2266c:	addsne	pc, pc, #64, 4
   22670:	svclt	0x00184293
   22674:			; <UNDEFINED> instruction: 0xf0002100
   22678:			; <UNDEFINED> instruction: 0x4640811e
   2267c:			; <UNDEFINED> instruction: 0xf836f002
   22680:	stmdacs	r0, {r2, r9, sl, lr}
   22684:	svcge	0x005bf47f
   22688:	strbmi	r6, [r0], -r9, ror #18
   2268c:	ldc2	0, cr15, [ip, #8]
   22690:	stmdacs	r0, {r2, r9, sl, lr}
   22694:	svcge	0x0053f47f
   22698:	stclvs	7, cr14, [fp], #-752	; 0xfffffd10
   2269c:			; <UNDEFINED> instruction: 0xf43f2b00
   226a0:	ldmdavs	r8, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   226a4:	stc2	7, cr15, [r8], #1004	; 0x3ec
   226a8:			; <UNDEFINED> instruction: 0xf43f2800
   226ac:	stmiavs	r8!, {r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   226b0:	tstcs	r0, sl, lsl #20
   226b4:	stmia	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   226b8:	strbmi	r6, [r0], -fp, ror #24
   226bc:			; <UNDEFINED> instruction: 0xf0026819
   226c0:	strmi	pc, [r4], -r5, lsr #16
   226c4:			; <UNDEFINED> instruction: 0xf47f2800
   226c8:	stmdbls	sl, {r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}
   226cc:			; <UNDEFINED> instruction: 0xf0024640
   226d0:	strmi	pc, [r4], -r9, asr #25
   226d4:			; <UNDEFINED> instruction: 0xf47f2800
   226d8:	svccs	0x0000af32
   226dc:	svcge	0x0059f43f
   226e0:	stclvs	7, cr14, [fp], #-324	; 0xfffffebc
   226e4:			; <UNDEFINED> instruction: 0xf43f2b00
   226e8:	ldmdavs	r8, {r1, r3, r6, r8, r9, sl, fp, sp, pc}
   226ec:	stc2	7, cr15, [r4], {251}	; 0xfb
   226f0:			; <UNDEFINED> instruction: 0xf43f2800
   226f4:	stclvs	15, cr10, [fp], #-272	; 0xfffffef0
   226f8:	ldmdavs	r9, {r6, r9, sl, lr}
   226fc:			; <UNDEFINED> instruction: 0xf806f002
   22700:	stmdacs	r0, {r2, r9, sl, lr}
   22704:	svcge	0x001bf47f
   22708:			; <UNDEFINED> instruction: 0xf7e36968
   2270c:			; <UNDEFINED> instruction: 0x4601ef92
   22710:			; <UNDEFINED> instruction: 0xf0024640
   22714:	strmi	pc, [r4], -r7, lsr #25
   22718:			; <UNDEFINED> instruction: 0xf47f2800
   2271c:	svccs	0x0000af10
   22720:	svcge	0x0037f43f
   22724:	stclvs	7, cr14, [fp], #-188	; 0xffffff44
   22728:			; <UNDEFINED> instruction: 0xf43f2b00
   2272c:	ldmdavs	r8, {r3, r5, r8, r9, sl, fp, sp, pc}
   22730:	stc2l	7, cr15, [r2], #-1004	; 0xfffffc14
   22734:			; <UNDEFINED> instruction: 0xf43f2800
   22738:	andcs	sl, r0, #34, 30	; 0x88
   2273c:	ldrmi	sl, [r1], -r2, lsl #22
   22740:			; <UNDEFINED> instruction: 0xf7e368a8
   22744:	stmiavs	r8!, {r5, r6, r8, fp, sp, lr, pc}
   22748:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   2274c:	svc	0x004af7e3
   22750:	ldrmi	r2, [r1], -r0, lsl #4
   22754:	blge	fc9fc <mkdtemp@@Base+0xaaa20>
   22758:	ldmdb	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2275c:	strbmi	r6, [r0], -fp, ror #24
   22760:			; <UNDEFINED> instruction: 0xf0016819
   22764:			; <UNDEFINED> instruction: 0x4604ffd3
   22768:			; <UNDEFINED> instruction: 0xf47f2800
   2276c:	stmdbls	r2, {r3, r5, r6, r7, r9, sl, fp, sp, pc}
   22770:			; <UNDEFINED> instruction: 0xf0024640
   22774:			; <UNDEFINED> instruction: 0x4604fc77
   22778:			; <UNDEFINED> instruction: 0xf47f2800
   2277c:	stmdbls	r3, {r5, r6, r7, r9, sl, fp, sp, pc}
   22780:			; <UNDEFINED> instruction: 0xf0024640
   22784:	strmi	pc, [r4], -pc, ror #24
   22788:			; <UNDEFINED> instruction: 0xf47f2800
   2278c:	stmdbls	r4, {r3, r4, r6, r7, r9, sl, fp, sp, pc}
   22790:			; <UNDEFINED> instruction: 0xf0024640
   22794:	strmi	pc, [r4], -r7, ror #24
   22798:			; <UNDEFINED> instruction: 0xf47f2800
   2279c:	stmdbls	r5, {r4, r6, r7, r9, sl, fp, sp, pc}
   227a0:			; <UNDEFINED> instruction: 0xf0024640
   227a4:			; <UNDEFINED> instruction: 0x4604fc5f
   227a8:			; <UNDEFINED> instruction: 0xf47f2800
   227ac:	svccs	0x0000aec8
   227b0:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   227b4:	blge	dc358 <mkdtemp@@Base+0x8a37c>
   227b8:	bge	7ca60 <mkdtemp@@Base+0x2aa84>
   227bc:			; <UNDEFINED> instruction: 0xf7e34669
   227c0:	stmiavs	r8!, {r1, r5, r8, fp, sp, lr, pc}
   227c4:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   227c8:	svc	0x000cf7e3
   227cc:	ldrmi	r2, [r1], -r0, lsl #4
   227d0:	blge	fca78 <mkdtemp@@Base+0xaaa9c>
   227d4:	ldm	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   227d8:	strbmi	r9, [r0], -r0, lsl #18
   227dc:	mcrr2	0, 0, pc, r2, cr2	; <UNPREDICTABLE>
   227e0:	stmdacs	r0, {r2, r9, sl, lr}
   227e4:	mcrge	4, 5, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   227e8:	strbmi	r9, [r0], -r1, lsl #18
   227ec:	ldc2	0, cr15, [sl], #-8
   227f0:	stmdacs	r0, {r2, r9, sl, lr}
   227f4:	mcrge	4, 5, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   227f8:	blge	25c6e4 <mkdtemp@@Base+0x20a708>
   227fc:	bge	1fcba4 <mkdtemp@@Base+0x1aabc8>
   22800:			; <UNDEFINED> instruction: 0xf7e3a906
   22804:	stmiavs	r8!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
   22808:	stmdbge	r9, {r1, r3, r9, fp, sp, pc}
   2280c:	ldmda	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22810:	strbmi	r9, [r0], -r6, lsl #18
   22814:	stc2	0, cr15, [r6], #-8
   22818:	stmdacs	r0, {r2, r9, sl, lr}
   2281c:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   22820:	strbmi	r9, [r0], -r7, lsl #18
   22824:	ldc2	0, cr15, [lr], {2}
   22828:	stmdacs	r0, {r2, r9, sl, lr}
   2282c:	mcrge	4, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   22830:	strbmi	r9, [r0], -r8, lsl #18
   22834:	ldc2	0, cr15, [r6], {2}
   22838:	stmdacs	r0, {r2, r9, sl, lr}
   2283c:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {3}
   22840:	strbmi	r9, [r0], -r9, lsl #18
   22844:	stc2	0, cr15, [lr], {2}
   22848:	stmdacs	r0, {r2, r9, sl, lr}
   2284c:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
   22850:	stmdbvs	fp!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   22854:	sbccs	pc, fp, #64, 4
   22858:	mlasle	r8, r3, r2, r4
   2285c:	svcvc	0x0033f5b3
   22860:	vhadd.s8	d29, d0, d31
   22864:	addsmi	r1, r3, #-268435447	; 0xf0000009
   22868:	tstcs	r0, r8, lsl pc
   2286c:	strbmi	sp, [r0], -r6, lsr #32
   22870:			; <UNDEFINED> instruction: 0xff3cf001
   22874:	stmdacs	r0, {r2, r9, sl, lr}
   22878:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   2287c:	strbmi	r6, [r0], -r9, ror #18
   22880:	stc2	0, cr15, [r2], #8
   22884:	stmdacs	r0, {r2, r9, sl, lr}
   22888:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {3}
   2288c:	stclvs	7, cr14, [fp], #-240	; 0xffffff10
   22890:			; <UNDEFINED> instruction: 0xf43f2b00
   22894:	ldmdavs	r8, {r2, r4, r5, r6, r9, sl, fp, sp, pc}
   22898:	blx	febe088e <mkdtemp@@Base+0xfeb8e8b2>
   2289c:			; <UNDEFINED> instruction: 0xf43f2800
   228a0:	stclvs	14, cr10, [fp], #-440	; 0xfffffe48
   228a4:	ldmdavs	r9, {r6, r9, sl, lr}
   228a8:			; <UNDEFINED> instruction: 0xff30f001
   228ac:	stmdacs	r0, {r2, r9, sl, lr}
   228b0:	mcrge	4, 2, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   228b4:	ldmdbmi	r0, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}
   228b8:			; <UNDEFINED> instruction: 0xe6de4479
   228bc:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   228c0:	stmdbmi	pc, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   228c4:			; <UNDEFINED> instruction: 0xe7d24479
   228c8:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
   228cc:	stmdbmi	lr, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}
   228d0:			; <UNDEFINED> instruction: 0xe7cc4479
   228d4:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   228d8:			; <UNDEFINED> instruction: 0xf06fe6cf
   228dc:	str	r0, [r3], -r1, lsl #8
   228e0:	ldc	7, cr15, [r4], {227}	; 0xe3
   228e4:	andeq	r3, r7, r4, asr #7
   228e8:	andeq	r0, r0, ip, asr r6
   228ec:	muleq	r7, r2, r3
   228f0:	andeq	r2, r7, r8, lsl #16
   228f4:	andeq	fp, r3, r4, lsl #22
   228f8:			; <UNDEFINED> instruction: 0x0003b7bc
   228fc:			; <UNDEFINED> instruction: 0x0003b7b6
   22900:	muleq	r3, r8, r7
   22904:	muleq	r3, r2, r7
   22908:	muleq	r3, r8, r7
   2290c:	muleq	r3, r2, r7
   22910:	blmi	fe6b537c <mkdtemp@@Base+0xfe6633a0>
   22914:	push	{r1, r3, r4, r5, r6, sl, lr}
   22918:			; <UNDEFINED> instruction: 0x46804ff0
   2291c:	umlalslt	r4, r1, r8, r8
   22920:			; <UNDEFINED> instruction: 0x260058d3
   22924:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   22928:			; <UNDEFINED> instruction: 0xf04f932f
   2292c:	stmib	sp, {r8, r9}^
   22930:			; <UNDEFINED> instruction: 0xf00a6607
   22934:			; <UNDEFINED> instruction: 0x4605fe3f
   22938:			; <UNDEFINED> instruction: 0xf0002800
   2293c:			; <UNDEFINED> instruction: 0xf00a80fc
   22940:			; <UNDEFINED> instruction: 0x4604fe19
   22944:			; <UNDEFINED> instruction: 0xf00a4628
   22948:	strmi	pc, [r4], #-3623	; 0xfffff1d9
   2294c:			; <UNDEFINED> instruction: 0xf01d2004
   22950:	addmi	pc, r4, #3568	; 0xdf0
   22954:	rschi	pc, r5, r0, lsl #4
   22958:	addmi	pc, r0, pc, asr #8
   2295c:	cdp	7, 0, cr15, cr6, cr3, {7}
   22960:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   22964:	rscshi	pc, r8, r0
   22968:	beq	1f5eda4 <mkdtemp@@Base+0x1f0cdc8>
   2296c:	orrmi	pc, r0, pc, asr #8
   22970:	ldc2l	0, cr15, [r6, #172]	; 0xac
   22974:	ldrbmi	r2, [r3], -r0, asr #4
   22978:	ldrtmi	r9, [r9], -r0, lsl #4
   2297c:	addmi	pc, r0, #1325400064	; 0x4f000000
   22980:			; <UNDEFINED> instruction: 0xf01d2004
   22984:			; <UNDEFINED> instruction: 0x4604ff99
   22988:			; <UNDEFINED> instruction: 0xf10db360
   2298c:	ldrtmi	r0, [r5], -r4, lsr #22
   22990:	stmdals	r7, {r0, r4, r5, r7, r9, sl, lr}
   22994:			; <UNDEFINED> instruction: 0xffeaf00a
   22998:	ldrmi	r2, [r1], -r0, asr #4
   2299c:			; <UNDEFINED> instruction: 0xf7e34650
   229a0:	subscs	lr, r8, #2490368	; 0x260000
   229a4:			; <UNDEFINED> instruction: 0x46584611
   229a8:	stmda	r0!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   229ac:			; <UNDEFINED> instruction: 0x46284631
   229b0:	stc2l	0, cr15, [ip, #-180]	; 0xffffff4c
   229b4:	orrmi	pc, r0, pc, asr #8
   229b8:			; <UNDEFINED> instruction: 0xf02d4638
   229bc:	stmdals	r8, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   229c0:	blx	ae09b8 <mkdtemp@@Base+0xa8e9dc>
   229c4:			; <UNDEFINED> instruction: 0xf7fb4648
   229c8:	bmi	1be1044 <mkdtemp@@Base+0x1b8f068>
   229cc:	ldrbtmi	r4, [sl], #-2923	; 0xfffff495
   229d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   229d4:	subsmi	r9, sl, pc, lsr #22
   229d8:	adcshi	pc, ip, r0, asr #32
   229dc:	eorslt	r4, r1, r0, lsr #12
   229e0:	svchi	0x00f0e8bd
   229e4:			; <UNDEFINED> instruction: 0xf00a4628
   229e8:	strmi	pc, [r3], -r5, asr #27
   229ec:	movwls	r4, #17960	; 0x4628
   229f0:	stc2l	0, cr15, [r0, #40]	; 0x28
   229f4:	strtmi	r4, [r8], -r4, lsl #12
   229f8:	stc2l	0, cr15, [lr, #40]	; 0x28
   229fc:	tstcs	r1, r4, asr r4
   22a00:	tstls	r2, r0, lsl #8
   22a04:	blls	134354 <mkdtemp@@Base+0xe2378>
   22a08:	andls	r4, r1, r9, lsr #12
   22a0c:			; <UNDEFINED> instruction: 0xf00aa807
   22a10:	strmi	pc, [r4], -fp, asr #28
   22a14:			; <UNDEFINED> instruction: 0xd1b82800
   22a18:			; <UNDEFINED> instruction: 0xf8e6f7fb
   22a1c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   22a20:	addshi	pc, r3, r0
   22a24:	svceq	0x0000f1b8
   22a28:			; <UNDEFINED> instruction: 0xf8d8d008
   22a2c:			; <UNDEFINED> instruction: 0xb12b3048
   22a30:			; <UNDEFINED> instruction: 0xf7ff4640
   22a34:	strmi	pc, [r4], -pc, asr #24
   22a38:	cmnle	lr, r0, lsl #16
   22a3c:	strbmi	r2, [r9], -r3, lsl #4
   22a40:			; <UNDEFINED> instruction: 0xf7ff4640
   22a44:			; <UNDEFINED> instruction: 0x4604fd37
   22a48:	teqlt	r8, r6, lsl #12
   22a4c:			; <UNDEFINED> instruction: 0x3601e033
   22a50:	rscslt	r4, r1, #72, 12	; 0x4800000
   22a54:	ldc2l	0, cr15, [r2], #4
   22a58:	bllt	1834270 <mkdtemp@@Base+0x17e2294>
   22a5c:			; <UNDEFINED> instruction: 0xf7fb4648
   22a60:	strmi	pc, [r4], -fp, asr #21
   22a64:			; <UNDEFINED> instruction: 0xf00a4628
   22a68:	strmi	pc, [r1], -r3, lsl #27
   22a6c:			; <UNDEFINED> instruction: 0xf0314620
   22a70:	stmdbcs	r0, {r0, r6, r7, fp, ip, sp, lr, pc}
   22a74:	strbmi	sp, [r8], -fp, ror #3
   22a78:			; <UNDEFINED> instruction: 0xf7fb9105
   22a7c:			; <UNDEFINED> instruction: 0x4606fabd
   22a80:	ldcl	7, cr15, [r4, #-908]!	; 0xfffffc74
   22a84:	stmdacs	r0, {r0, r2, r9, sl, lr}
   22a88:			; <UNDEFINED> instruction: 0x4648d070
   22a8c:			; <UNDEFINED> instruction: 0xf7fb9c07
   22a90:	andls	pc, r4, r7, lsl fp	; <UNPREDICTABLE>
   22a94:			; <UNDEFINED> instruction: 0xf7fb4648
   22a98:	stmdbls	r5, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   22a9c:	strtmi	r9, [sl], -r4, lsl #22
   22aa0:	smlabtne	r1, sp, r9, lr
   22aa4:	strtmi	r9, [r0], -r0
   22aa8:	cdp2	0, 10, cr15, cr2, cr10, {0}
   22aac:	teqlt	r8, r4, lsl #12
   22ab0:	bleq	95eeec <mkdtemp@@Base+0x90cf10>
   22ab4:	strcs	lr, [r0, #-1901]	; 0xfffff893
   22ab8:	bleq	95eef4 <mkdtemp@@Base+0x90cf18>
   22abc:	strb	r4, [r8, -lr, lsr #12]!
   22ac0:	strbmi	sl, [r0], -r8, lsl #18
   22ac4:			; <UNDEFINED> instruction: 0xf9cef7fd
   22ac8:	stmdacs	r0, {r2, r9, sl, lr}
   22acc:	stmdbls	r8, {r4, r5, r6, r7, r8, ip, lr, pc}
   22ad0:	bleq	95ef0c <mkdtemp@@Base+0x90cf30>
   22ad4:			; <UNDEFINED> instruction: 0x46582258
   22ad8:			; <UNDEFINED> instruction: 0xf7e39104
   22adc:	stmdbls	r4, {r2, r5, r8, sl, fp, sp, lr, pc}
   22ae0:			; <UNDEFINED> instruction: 0x46082258
   22ae4:			; <UNDEFINED> instruction: 0xf7e34641
   22ae8:	subscs	lr, r8, #1920	; 0x780
   22aec:			; <UNDEFINED> instruction: 0x46404659
   22af0:	ldc	7, cr15, [r8, #-908]	; 0xfffffc74
   22af4:			; <UNDEFINED> instruction: 0xf8c89b08
   22af8:	vst4.16	{d21-d24}, [pc], r8
   22afc:			; <UNDEFINED> instruction: 0xf8c84280
   22b00:	strtmi	r6, [r5], -ip, asr #32
   22b04:	subsvc	pc, r0, r8, asr #17
   22b08:			; <UNDEFINED> instruction: 0xf8c84626
   22b0c:			; <UNDEFINED> instruction: 0x46272054
   22b10:	mlascc	r8, r3, r8, pc	; <UNPREDICTABLE>
   22b14:	eorscc	pc, r8, r8, lsl #17
   22b18:			; <UNDEFINED> instruction: 0xf10de73b
   22b1c:	ldrtmi	r0, [r5], -r4, lsr #22
   22b20:			; <UNDEFINED> instruction: 0xf10de737
   22b24:			; <UNDEFINED> instruction: 0xf10d0a7c
   22b28:			; <UNDEFINED> instruction: 0xf04f0b24
   22b2c:			; <UNDEFINED> instruction: 0x463534ff
   22b30:			; <UNDEFINED> instruction: 0x46b14637
   22b34:			; <UNDEFINED> instruction: 0xf10de72d
   22b38:			; <UNDEFINED> instruction: 0xf10d0a7c
   22b3c:	strmi	r0, [r7], -r4, lsr #22
   22b40:			; <UNDEFINED> instruction: 0xf06f4681
   22b44:	strmi	r0, [r6], -r9, lsl #8
   22b48:	strmi	lr, [r5], -r3, lsr #14
   22b4c:	streq	pc, [r1], #-111	; 0xffffff91
   22b50:	str	r4, [sp, r6, lsl #12]!
   22b54:	bl	16e0ae8 <mkdtemp@@Base+0x168eb0c>
   22b58:	beq	1f5ef94 <mkdtemp@@Base+0x1f0cfb8>
   22b5c:	bleq	95ef98 <mkdtemp@@Base+0x90cfbc>
   22b60:	strmi	r4, [r1], r5, lsl #12
   22b64:	streq	pc, [r1], #-111	; 0xffffff91
   22b68:	ldr	r4, [r2, -r6, lsl #12]
   22b6c:	bleq	95efa8 <mkdtemp@@Base+0x90cfcc>
   22b70:	streq	pc, [r1], #-111	; 0xffffff91
   22b74:	svclt	0x0000e70d
   22b78:	andeq	r2, r7, ip, ror #30
   22b7c:	andeq	r0, r0, ip, asr r6
   22b80:	ldrdeq	fp, [r3], -r8
   22b84:			; <UNDEFINED> instruction: 0x00072eb2
   22b88:			; <UNDEFINED> instruction: 0xf7ff2200
   22b8c:	svclt	0x0000bc93
   22b90:	svcmi	0x00f0e92d
   22b94:	blhi	de050 <mkdtemp@@Base+0x8c074>
   22b98:	stmib	sp, {r0, r1, r2, r4, r7, ip, sp, pc}^
   22b9c:	stmibmi	sp!, {r0, r1, r2, r8}^
   22ba0:	blmi	ffb877cc <mkdtemp@@Base+0xffb357f0>
   22ba4:	cfstrsls	mvf4, [r3], #-484	; 0xfffffe1c
   22ba8:	ldrdlt	pc, [r8], sp
   22bac:	stccs	8, cr5, [r0], {203}	; 0xcb
   22bb0:	tstls	r5, #1769472	; 0x1b0000
   22bb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22bb8:	svclt	0x00cc4623
   22bbc:	tstcs	r0, #36700160	; 0x2300000
   22bc0:			; <UNDEFINED> instruction: 0x93234614
   22bc4:	movwls	r2, #58112	; 0xe300
   22bc8:	bcs	47810 <error@@Base+0x1830c>
   22bcc:	sbchi	pc, pc, r0
   22bd0:	blcs	40c24 <error@@Base+0x11720>
   22bd4:	addshi	pc, ip, r0
   22bd8:	svceq	0x0000f1bb
   22bdc:	orrhi	pc, r5, r0
   22be0:	cmnls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   22be4:			; <UNDEFINED> instruction: 0x465844f9
   22be8:	stc2l	0, cr15, [r4], #40	; 0x28
   22bec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   22bf0:	orrshi	pc, r7, r0
   22bf4:			; <UNDEFINED> instruction: 0xfff8f7fa
   22bf8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   22bfc:	orrshi	pc, r6, r0
   22c00:			; <UNDEFINED> instruction: 0xfff2f7fa
   22c04:	stmdacs	r0, {r7, r9, sl, lr}
   22c08:	orrshi	pc, r5, r0
   22c0c:			; <UNDEFINED> instruction: 0xffecf7fa
   22c10:	stmdacs	r0, {r1, r2, ip, pc}
   22c14:	cmnhi	r0, r0	; <UNPREDICTABLE>
   22c18:			; <UNDEFINED> instruction: 0xf00a4628
   22c1c:	strmi	pc, [r3], -r9, lsr #25
   22c20:	movwls	r4, #42536	; 0xa628
   22c24:	stc2	0, cr15, [r6], #40	; 0x28
   22c28:	strtmi	r4, [r8], -r7, lsl #12
   22c2c:	ldc2	0, cr15, [r4], #40	; 0x28
   22c30:	andls	r1, r5, fp, lsr r8
   22c34:	ldrmi	r4, [lr], -r8, lsr #12
   22c38:	bcc	fe45e460 <mkdtemp@@Base+0xfe40c484>
   22c3c:	stc2	0, cr15, [sl], #40	; 0x28
   22c40:			; <UNDEFINED> instruction: 0x46034631
   22c44:	movwls	r2, #45057	; 0xb001
   22c48:	stc	7, cr15, [sl], {227}	; 0xe3
   22c4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   22c50:	cmphi	r2, r0	; <UNPREDICTABLE>
   22c54:	strbmi	r4, [r8], -r2, asr #19
   22c58:			; <UNDEFINED> instruction: 0xf7e34479
   22c5c:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
   22c60:	stmibmi	r0, {r0, r1, r3, r4, r6, ip, lr, pc}^
   22c64:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   22c68:	stcl	7, cr15, [r4, #-908]	; 0xfffffc74
   22c6c:	vmov.32	d8[0], sl
   22c70:	stmdacs	r0, {r4, r9, fp, ip, sp}
   22c74:	msrhi	SPSR_xc, r0, asr #32
   22c78:	ldmibne	r2!, {r0, r2, r8, r9, fp, ip, pc}^
   22c7c:	andls	r4, r0, #42991616	; 0x2900000
   22c80:	strcs	sl, [r1, #-2064]	; 0xfffff7f0
   22c84:	ldrtmi	r9, [r2], -r1, lsl #6
   22c88:	strls	r4, [r2, #-1595]	; 0xfffff9c5
   22c8c:	stc2	0, cr15, [ip, #-40]	; 0xffffffd8
   22c90:	stmdblt	r0, {r2, r9, sl, lr}^
   22c94:	andcs	r4, pc, #180, 18	; 0x2d0000
   22c98:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   22c9c:	blx	1fdeca8 <mkdtemp@@Base+0x1f8cccc>
   22ca0:	stmdacs	r0, {r2, r9, sl, lr}
   22ca4:	ldrbmi	sp, [r0], -r8, rrx
   22ca8:			; <UNDEFINED> instruction: 0xf82cf7fb
   22cac:			; <UNDEFINED> instruction: 0xf7fb4640
   22cb0:	stmdals	r6, {r0, r3, r5, fp, ip, sp, lr, pc}
   22cb4:			; <UNDEFINED> instruction: 0xf826f7fb
   22cb8:			; <UNDEFINED> instruction: 0xf00a9810
   22cbc:	andscs	pc, r0, #1392	; 0x570
   22cc0:	mrc	6, 0, r4, cr8, cr1, {0}
   22cc4:			; <UNDEFINED> instruction: 0xf7e20a10
   22cc8:			; <UNDEFINED> instruction: 0x4630ee92
   22ccc:	bne	fe45e534 <mkdtemp@@Base+0xfe40c558>
   22cd0:	rscscc	pc, pc, #79	; 0x4f
   22cd4:	cdp	7, 8, cr15, cr10, cr2, {7}
   22cd8:			; <UNDEFINED> instruction: 0xf7e24630
   22cdc:	stmdals	lr, {r2, r4, r9, sl, fp, sp, lr, pc}
   22ce0:	stmdbls	pc, {r3, r4, r5, r8, ip, sp, pc}	; <UNPREDICTABLE>
   22ce4:	rscscc	pc, pc, #79	; 0x4f
   22ce8:	cdp	7, 8, cr15, cr0, cr2, {7}
   22cec:			; <UNDEFINED> instruction: 0xf7e2980e
   22cf0:	bmi	fe7de520 <mkdtemp@@Base+0xfe78c544>
   22cf4:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
   22cf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22cfc:	subsmi	r9, sl, r5, lsl fp
   22d00:	msrhi	CPSR_xc, r0, asr #32
   22d04:	andslt	r4, r7, r0, lsr #12
   22d08:	blhi	de004 <mkdtemp@@Base+0x8c028>
   22d0c:	svchi	0x00f0e8bd
   22d10:	subsls	pc, ip, #14614528	; 0xdf0000
   22d14:			; <UNDEFINED> instruction: 0x46cb44f9
   22d18:	blge	49cab4 <mkdtemp@@Base+0x44aad8>
   22d1c:			; <UNDEFINED> instruction: 0x46182110
   22d20:	bcc	45e548 <mkdtemp@@Base+0x40c56c>
   22d24:	blx	fff5edda <mkdtemp@@Base+0xfff0cdfe>
   22d28:			; <UNDEFINED> instruction: 0xf7e34620
   22d2c:	bls	91ddcc <mkdtemp@@Base+0x8cbdf0>
   22d30:	bhi	9e46c <mkdtemp@@Base+0x4c490>
   22d34:			; <UNDEFINED> instruction: 0x96002310
   22d38:	cdp	2, 1, cr9, cr8, cr2, {0}
   22d3c:			; <UNDEFINED> instruction: 0x46012a10
   22d40:			; <UNDEFINED> instruction: 0xf02c4620
   22d44:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   22d48:	rscshi	pc, ip, r0, asr #5
   22d4c:	bne	45e5b4 <mkdtemp@@Base+0x40c5d8>
   22d50:			; <UNDEFINED> instruction: 0x46502210
   22d54:	stc2	0, cr15, [r8], {1}
   22d58:	stmdacs	r0, {r2, r9, sl, lr}
   22d5c:	stmdbls	r3!, {r0, r1, r5, r7, r8, ip, lr, pc}
   22d60:			; <UNDEFINED> instruction: 0xf0014650
   22d64:	strmi	pc, [r4], -pc, lsl #22
   22d68:	addle	r2, r5, r0, lsl #16
   22d6c:			; <UNDEFINED> instruction: 0xf8dfe79b
   22d70:	ldrbtmi	r9, [r9], #516	; 0x204
   22d74:	ldr	r4, [r6, -fp, asr #13]!
   22d78:			; <UNDEFINED> instruction: 0x46404659
   22d7c:	ldc2	0, cr15, [r6], #4
   22d80:	stmdacs	r0, {r2, r9, sl, lr}
   22d84:	strbmi	sp, [r9], -pc, lsl #3
   22d88:			; <UNDEFINED> instruction: 0xf0014640
   22d8c:	strmi	pc, [r4], -pc, lsr #25
   22d90:	orrle	r2, r8, r0, lsl #16
   22d94:			; <UNDEFINED> instruction: 0x46404651
   22d98:	ldc2	0, cr15, [r8], #4
   22d9c:	stmdacs	r0, {r2, r9, sl, lr}
   22da0:	strtmi	sp, [r9], -r1, lsl #3
   22da4:			; <UNDEFINED> instruction: 0xf0014640
   22da8:	strmi	pc, [r4], -sp, ror #21
   22dac:			; <UNDEFINED> instruction: 0xf47f2800
   22db0:	stcls	15, cr10, [r7, #-488]	; 0xfffffe18
   22db4:	bge	3f45c8 <mkdtemp@@Base+0x3a25ec>
   22db8:	strtmi	sl, [r8], -lr, lsl #18
   22dbc:	ldc2l	7, cr15, [r4, #-1004]	; 0xfffffc14
   22dc0:	stmdacs	r0, {r2, r9, sl, lr}
   22dc4:	svcge	0x006ff47f
   22dc8:	strbmi	r9, [r0], -pc, lsl #20
   22dcc:			; <UNDEFINED> instruction: 0xf001990e
   22dd0:	strmi	pc, [r4], -fp, asr #24
   22dd4:			; <UNDEFINED> instruction: 0xf47f2800
   22dd8:			; <UNDEFINED> instruction: 0xf02baf66
   22ddc:	svcls	0x0006fb57
   22de0:	ldrtmi	r4, [r8], -r1, lsl #12
   22de4:			; <UNDEFINED> instruction: 0xf0019105
   22de8:	strmi	pc, [r4], -sp, asr #21
   22dec:			; <UNDEFINED> instruction: 0xf47f2800
   22df0:	stmdbls	r5, {r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   22df4:			; <UNDEFINED> instruction: 0xf0014638
   22df8:	strmi	pc, [r4], -r5, asr #21
   22dfc:			; <UNDEFINED> instruction: 0xf47f2800
   22e00:	qsaxmi	sl, r8, r2
   22e04:	ldrtmi	r2, [r9], -r2, lsl #4
   22e08:	blx	1560e0e <mkdtemp@@Base+0x150ee32>
   22e0c:	stmdacs	r0, {r2, r9, sl, lr}
   22e10:	svcge	0x0049f47f
   22e14:	ldrtmi	r9, [r8], -r9, lsl #18
   22e18:	stc2l	0, cr15, [r8], #-4
   22e1c:	stmdacs	r0, {r2, r9, sl, lr}
   22e20:	svcge	0x0041f47f
   22e24:	and	r4, r7, r5, lsl #12
   22e28:	ldrtmi	r3, [r8], -r1, lsl #10
   22e2c:			; <UNDEFINED> instruction: 0xf001b2e9
   22e30:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
   22e34:	addhi	pc, fp, r0, asr #32
   22e38:			; <UNDEFINED> instruction: 0xf7fb4638
   22e3c:	stmdbls	sl, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22e40:	mrc2	0, 6, pc, cr8, cr0, {1}
   22e44:	mvnle	r2, r0, lsl #18
   22e48:			; <UNDEFINED> instruction: 0x9018f8dd
   22e4c:			; <UNDEFINED> instruction: 0xf7fb4648
   22e50:			; <UNDEFINED> instruction: 0x4601f8d3
   22e54:			; <UNDEFINED> instruction: 0xf0014640
   22e58:			; <UNDEFINED> instruction: 0x4604fa95
   22e5c:			; <UNDEFINED> instruction: 0xf47f2800
   22e60:	strbmi	sl, [r8], -r2, lsr #30
   22e64:			; <UNDEFINED> instruction: 0xf8c8f7fb
   22e68:	bge	38aa9c <mkdtemp@@Base+0x338ac0>
   22e6c:	strbmi	r1, [r0], -r1, asr #19
   22e70:	blx	60e64 <mkdtemp@@Base+0xee88>
   22e74:	stmdacs	r0, {r2, r9, sl, lr}
   22e78:	svcge	0x0015f47f
   22e7c:	strbmi	r9, [r8], -sp, lsl #20
   22e80:	andls	r9, r7, #16, 26	; 0x400
   22e84:			; <UNDEFINED> instruction: 0xf91cf7fb
   22e88:	strbmi	r4, [r8], -r3, lsl #12
   22e8c:			; <UNDEFINED> instruction: 0xf7fb9305
   22e90:			; <UNDEFINED> instruction: 0x4621f8b3
   22e94:	strmi	lr, [r1, -sp, asr #19]
   22e98:	bls	209ab4 <mkdtemp@@Base+0x1b7ad8>
   22e9c:	strtmi	r9, [r8], -r0
   22ea0:	stc2	0, cr15, [r6], #40	; 0x28
   22ea4:	stmdacs	r0, {r2, r9, sl, lr}
   22ea8:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
   22eac:	strtmi	r9, [r8], -r8, lsl #26
   22eb0:			; <UNDEFINED> instruction: 0xffe4f7fa
   22eb4:	eorcs	r4, r4, #48, 18	; 0xc0000
   22eb8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   22ebc:			; <UNDEFINED> instruction: 0xf96ef001
   22ec0:	stmdacs	r0, {r2, r9, sl, lr}
   22ec4:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   22ec8:	strtmi	r2, [r9], -r1, lsl #4
   22ecc:			; <UNDEFINED> instruction: 0xf0014640
   22ed0:	strmi	pc, [r4], -pc, lsr #28
   22ed4:			; <UNDEFINED> instruction: 0xf47f2800
   22ed8:	stmdbmi	r8!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}
   22edc:	eorcs	r4, r2, #40, 12	; 0x2800000
   22ee0:			; <UNDEFINED> instruction: 0xf0014479
   22ee4:			; <UNDEFINED> instruction: 0x4604f95b
   22ee8:			; <UNDEFINED> instruction: 0xf8dfe6dd
   22eec:			; <UNDEFINED> instruction: 0xf8df9094
   22ef0:	ldrbtmi	fp, [r9], #148	; 0x94
   22ef4:			; <UNDEFINED> instruction: 0xe67644fb
   22ef8:			; <UNDEFINED> instruction: 0xf06f9d06
   22efc:	ldrbmi	r0, [r0], -r1, lsl #8
   22f00:			; <UNDEFINED> instruction: 0xff00f7fa
   22f04:			; <UNDEFINED> instruction: 0xf7fa4640
   22f08:			; <UNDEFINED> instruction: 0x4628fefd
   22f0c:	mrc2	7, 7, pc, cr10, cr10, {7}
   22f10:			; <UNDEFINED> instruction: 0xf00a9810
   22f14:	andscs	pc, r0, #2752	; 0xac0
   22f18:			; <UNDEFINED> instruction: 0x4611a811
   22f1c:	stcl	7, cr15, [r6, #-904]!	; 0xfffffc78
   22f20:	pkhtbmi	lr, r2, sp, asr #13
   22f24:			; <UNDEFINED> instruction: 0xf06f4680
   22f28:	strb	r0, [r8, r9, lsl #8]!
   22f2c:	strmi	r4, [r0], r5, lsl #12
   22f30:	streq	pc, [r1], #-111	; 0xffffff91
   22f34:	strmi	lr, [r5], -r3, ror #15
   22f38:	streq	pc, [r1], #-111	; 0xffffff91
   22f3c:			; <UNDEFINED> instruction: 0xf06fe7df
   22f40:	ldrt	r0, [r0], r9, lsr #8
   22f44:	streq	pc, [r9], #-111	; 0xffffff91
   22f48:			; <UNDEFINED> instruction: 0xf7e3e6ad
   22f4c:	strmi	lr, [r4], -r0, ror #18
   22f50:	svclt	0x0000e6a9
   22f54:	ldrdeq	r2, [r7], -ip
   22f58:	andeq	r0, r0, ip, asr r6
   22f5c:	andeq	fp, r3, r4, lsr #12
   22f60:			; <UNDEFINED> instruction: 0x0003b5b0
   22f64:	andeq	r1, r3, lr, asr #24
   22f68:	andeq	fp, r3, r6, ror r5
   22f6c:	andeq	r2, r7, sl, lsl #23
   22f70:	andeq	r1, r3, r0, lsr #23
   22f74:	andeq	r1, r3, r2, asr #22
   22f78:	andeq	fp, r3, r6, ror #6
   22f7c:	andeq	fp, r3, r8, ror #6
   22f80:	andeq	fp, r3, r6, lsl r3
   22f84:	andeq	fp, r3, r8, lsl #6
   22f88:	ldrbmi	lr, [r0, sp, lsr #18]!
   22f8c:	strmi	fp, [pc], -r4, lsl #1
   22f90:			; <UNDEFINED> instruction: 0xf8dd4690
   22f94:			; <UNDEFINED> instruction: 0x4699a030
   22f98:	strmi	r4, [r6], -r4, lsl #12
   22f9c:	stfvsd	f3, [r6], {24}
   22fa0:	svclt	0x00183e00
   22fa4:	tstlt	pc, r1, lsl #12
   22fa8:	eorsvs	r2, fp, r0, lsl #6
   22fac:	svceq	0x0000f1b8
   22fb0:	movwcs	sp, #2
   22fb4:	andcc	pc, r0, r8, asr #17
   22fb8:	svcne	0x0080f5ba
   22fbc:			; <UNDEFINED> instruction: 0x4620d85d
   22fc0:			; <UNDEFINED> instruction: 0xf988f7ff
   22fc4:	stmiblt	r8!, {r0, r2, r9, sl, lr}^
   22fc8:	blcs	37d05c <mkdtemp@@Base+0x32b080>
   22fcc:	ldm	pc, {r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   22fd0:	pushcc	{r0, r1, ip, sp, lr, pc}
   22fd4:	pushcc	{r0, r2, r6, r8, r9, sl}
   22fd8:	cmppl	r1, r5, asr #14
   22fdc:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
   22fe0:	strbmi	r9, [r2], -pc, lsl #22
   22fe4:			; <UNDEFINED> instruction: 0x46204639
   22fe8:	andge	pc, r0, sp, asr #17
   22fec:	strbmi	r9, [fp], -r1, lsl #6
   22ff0:			; <UNDEFINED> instruction: 0xf9d4f01d
   22ff4:			; <UNDEFINED> instruction: 0xb12e4605
   22ff8:			; <UNDEFINED> instruction: 0xf7ff4620
   22ffc:	stmdacs	r0, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
   23000:			; <UNDEFINED> instruction: 0x4605bf18
   23004:	andlt	r4, r4, r8, lsr #12
   23008:			; <UNDEFINED> instruction: 0x87f0e8bd
   2300c:	andcs	r9, r0, pc, lsl #22
   23010:	andls	r4, r3, sl, lsr r6
   23014:	stmdals	lr, {r0, r5, r9, sl, lr}
   23018:	strbmi	r9, [r3], -r2, lsl #6
   2301c:	andge	pc, r4, sp, asr #17
   23020:	andls	pc, r0, sp, asr #17
   23024:			; <UNDEFINED> instruction: 0xf8f4f7fa
   23028:	strb	r4, [r4, r5, lsl #12]!
   2302c:	strbmi	r9, [r2], -sp, lsl #22
   23030:			; <UNDEFINED> instruction: 0x46204639
   23034:	andge	pc, r0, sp, asr #17
   23038:	strbmi	r9, [fp], -r1, lsl #6
   2303c:	mrc2	0, 6, pc, cr2, cr7, {0}
   23040:	ldrb	r4, [r8, r5, lsl #12]
   23044:	strbmi	r9, [r2], -pc, lsl #22
   23048:			; <UNDEFINED> instruction: 0x46204639
   2304c:	andge	pc, r0, sp, asr #17
   23050:	strbmi	r9, [fp], -r1, lsl #6
   23054:			; <UNDEFINED> instruction: 0xff82f016
   23058:	strb	r4, [ip, r5, lsl #12]
   2305c:	strbmi	r9, [r2], -pc, lsl #22
   23060:			; <UNDEFINED> instruction: 0x46204639
   23064:	andge	pc, r0, sp, asr #17
   23068:	strbmi	r9, [fp], -r1, lsl #6
   2306c:			; <UNDEFINED> instruction: 0xf94ef017
   23070:	strb	r4, [r0, r5, lsl #12]
   23074:	streq	pc, [sp, #-111]	; 0xffffff91
   23078:			; <UNDEFINED> instruction: 0xf06fe7bd
   2307c:	strb	r0, [r1, r9, lsl #10]
   23080:	cfstrsls	mvf11, [r5], {16}
   23084:			; <UNDEFINED> instruction: 0xf85db91c
   23088:			; <UNDEFINED> instruction: 0xf7ff4b04
   2308c:			; <UNDEFINED> instruction: 0xf06fbf7d
   23090:			; <UNDEFINED> instruction: 0xf85d0009
   23094:	ldrbmi	r4, [r0, -r4, lsl #22]!
   23098:	svcmi	0x00f0e92d
   2309c:	stc	6, cr4, [sp, #-16]!
   230a0:	addslt	r8, r9, r2, lsl #22
   230a4:	smlabtcc	r4, sp, r9, lr
   230a8:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   230ac:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   230b0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   230b4:	tstls	r7, #1769472	; 0x1b0000
   230b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   230bc:	andls	r2, r6, #0, 6
   230c0:	movwcc	lr, #39373	; 0x99cd
   230c4:	movwcc	lr, #47565	; 0xb9cd
   230c8:	movwcc	lr, #55757	; 0xd9cd
   230cc:	movwcc	lr, #63949	; 0xf9cd
   230d0:	andsvs	fp, r3, r2, lsl #2
   230d4:	tstlt	sl, r4, lsl #20
   230d8:	andsvs	r2, r3, r0, lsl #6
   230dc:	stc2	7, cr15, [r4, #1000]	; 0x3e8
   230e0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   230e4:			; <UNDEFINED> instruction: 0x81adf000
   230e8:	ldc2l	7, cr15, [lr, #-1000]!	; 0xfffffc18
   230ec:	stmdacs	r0, {r7, r9, sl, lr}
   230f0:			; <UNDEFINED> instruction: 0x81a7f000
   230f4:	ldc2l	7, cr15, [r8, #-1000]!	; 0xfffffc18
   230f8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   230fc:			; <UNDEFINED> instruction: 0x81aff000
   23100:			; <UNDEFINED> instruction: 0xf7fa4620
   23104:			; <UNDEFINED> instruction: 0x4605ffdd
   23108:			; <UNDEFINED> instruction: 0xf7fa4620
   2310c:	stmdacs	r5, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   23110:	vmax.s8	d20, d0, d4
   23114:			; <UNDEFINED> instruction: 0xf8df8190
   23118:	eorcs	r1, r4, #128, 8	; 0x80000000
   2311c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   23120:	bl	17610b4 <mkdtemp@@Base+0x170f0d8>
   23124:			; <UNDEFINED> instruction: 0xf0402800
   23128:			; <UNDEFINED> instruction: 0xf8df8186
   2312c:	cfstrscc	mvf11, [r4], #-448	; 0xfffffe40
   23130:	ldrbtmi	r3, [fp], #1316	; 0x524
   23134:	blne	a1190 <mkdtemp@@Base+0x4f1b4>
   23138:	svclt	0x0018290a
   2313c:	cmple	r3, sp, lsl #18
   23140:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
   23144:	blx	fec72150 <mkdtemp@@Base+0xfec20174>
   23148:	stfcsd	f7, [r1], #-516	; 0xfffffdfc
   2314c:	cmpne	r1, pc, asr #20
   23150:			; <UNDEFINED> instruction: 0x2100bf98
   23154:	cmple	pc, r0, lsl #18
   23158:	mvnle	r2, r0, lsl #24
   2315c:	strtmi	r4, [r5], -r3, lsr #13
   23160:	streq	pc, [r3], -pc, rrx
   23164:	movwcs	r9, #2062	; 0x80e
   23168:	eorcc	pc, r3, sp, lsl #17
   2316c:	blx	fffdf19e <mkdtemp@@Base+0xfff8d1c2>
   23170:			; <UNDEFINED> instruction: 0xf7e2980a
   23174:	stmdals	fp, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
   23178:	bl	ff161108 <mkdtemp@@Base+0xff10f12c>
   2317c:			; <UNDEFINED> instruction: 0xf7e29809
   23180:	ldmdals	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
   23184:	stmdbls	ip, {r3, r4, r5, r8, ip, sp, pc}
   23188:	rscscc	pc, pc, #79	; 0x4f
   2318c:	stc	7, cr15, [lr], #-904	; 0xfffffc78
   23190:			; <UNDEFINED> instruction: 0xf7e29810
   23194:	strhlt	lr, [sp, #-184]	; 0xffffff48
   23198:	bl	134a40 <mkdtemp@@Base+0xe2a64>
   2319c:			; <UNDEFINED> instruction: 0xf04f010b
   231a0:			; <UNDEFINED> instruction: 0xf7e232ff
   231a4:	strtmi	lr, [r8], -r4, lsr #24
   231a8:	bl	feb61138 <mkdtemp@@Base+0xfeb0f15c>
   231ac:			; <UNDEFINED> instruction: 0xf7fa4638
   231b0:	strbmi	pc, [r0], -r9, lsr #27	; <UNPREDICTABLE>
   231b4:	stc2	7, cr15, [r6, #1000]!	; 0x3e8
   231b8:			; <UNDEFINED> instruction: 0xf7fa980d
   231bc:	strbmi	pc, [r8], -r3, lsr #27	; <UNPREDICTABLE>
   231c0:	stc2	7, cr15, [r0, #1000]!	; 0x3e8
   231c4:			; <UNDEFINED> instruction: 0xf7fb980f
   231c8:	bmi	ffda2a6c <mkdtemp@@Base+0xffd50a90>
   231cc:	ldrbtmi	r4, [sl], #-3057	; 0xfffff40f
   231d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   231d4:	subsmi	r9, sl, r7, lsl fp
   231d8:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   231dc:	andslt	r4, r9, r0, lsr r6
   231e0:	blhi	de4dc <mkdtemp@@Base+0x8c500>
   231e4:	svchi	0x00f0e8bd
   231e8:			; <UNDEFINED> instruction: 0xf0014638
   231ec:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   231f0:			; <UNDEFINED> instruction: 0xf815d147
   231f4:	str	r1, [r3, r1, lsl #24]!
   231f8:	ldrbmi	r2, [r9], -r2, lsr #4
   231fc:			; <UNDEFINED> instruction: 0xf7e34628
   23200:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   23204:			; <UNDEFINED> instruction: 0x4601d196
   23208:	ldrtmi	r4, [r8], -r2, lsl #13
   2320c:			; <UNDEFINED> instruction: 0xf916f001
   23210:	bllt	fe434a30 <mkdtemp@@Base+0xfe3e2a54>
   23214:			; <UNDEFINED> instruction: 0xf7fa4638
   23218:			; <UNDEFINED> instruction: 0x4601ff53
   2321c:			; <UNDEFINED> instruction: 0xf0014640
   23220:			; <UNDEFINED> instruction: 0x4606fd19
   23224:	strbmi	fp, [r0], -r8, asr #22
   23228:	mcr2	7, 7, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
   2322c:	vadd.i8	d18, d0, d14
   23230:			; <UNDEFINED> instruction: 0x46408110
   23234:			; <UNDEFINED> instruction: 0xff44f7fa
   23238:	andcs	r4, pc, #3571712	; 0x368000
   2323c:			; <UNDEFINED> instruction: 0xf7e34479
   23240:	strmi	lr, [r5], -lr, asr #21
   23244:			; <UNDEFINED> instruction: 0xf0402800
   23248:	tstcs	pc, r4, lsl #2
   2324c:			; <UNDEFINED> instruction: 0xf7fb4640
   23250:	strmi	pc, [r6], -fp, lsr #16
   23254:			; <UNDEFINED> instruction: 0x4602b990
   23258:	strbmi	sl, [r0], -sl, lsl #18
   2325c:			; <UNDEFINED> instruction: 0xff02f000
   23260:	ldmdblt	r8, {r1, r2, r9, sl, lr}^
   23264:	stmdbge	fp, {r1, r9, sl, lr}
   23268:			; <UNDEFINED> instruction: 0xf0004640
   2326c:			; <UNDEFINED> instruction: 0x4606fefb
   23270:	strcs	fp, [r0, #-352]	; 0xfffffea0
   23274:	strtmi	r4, [ip], -fp, lsr #13
   23278:			; <UNDEFINED> instruction: 0x4655e774
   2327c:	strtmi	r4, [ip], -fp, lsr #13
   23280:	strcs	lr, [r0, #-1904]	; 0xfffff890
   23284:	strtmi	r4, [fp], r6, lsl #12
   23288:	strb	r4, [fp, -ip, lsr #12]!
   2328c:	strbmi	sl, [r0], -sp, lsl #18
   23290:	blx	14df29c <mkdtemp@@Base+0x148d2c0>
   23294:	stmdacs	r0, {r1, r2, r9, sl, lr}
   23298:	ldmdbge	r3, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   2329c:			; <UNDEFINED> instruction: 0xf0004640
   232a0:	strmi	pc, [r6], -pc, lsr #26
   232a4:	mvnle	r2, r0, lsl #16
   232a8:	strmi	r4, [r1], -r2, lsl #12
   232ac:			; <UNDEFINED> instruction: 0xf0004640
   232b0:			; <UNDEFINED> instruction: 0x4606fe5b
   232b4:	bicsle	r2, ip, r0, lsl #16
   232b8:			; <UNDEFINED> instruction: 0x4640a914
   232bc:	stc2	0, cr15, [r0, #-0]
   232c0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   232c4:	stmdals	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   232c8:			; <UNDEFINED> instruction: 0xf974f00a
   232cc:	beq	45eaf4 <mkdtemp@@Base+0x40cb18>
   232d0:			; <UNDEFINED> instruction: 0xf0002800
   232d4:	blls	183678 <mkdtemp@@Base+0x13169c>
   232d8:			; <UNDEFINED> instruction: 0xf0002b00
   232dc:	ldmdavc	fp, {r1, r2, r6, r7, pc}
   232e0:			; <UNDEFINED> instruction: 0xf0002b00
   232e4:	stcls	0, cr8, [fp], {194}	; 0xc2
   232e8:	strtmi	r4, [r0], -pc, lsr #19
   232ec:	tstls	r7, r9, ror r4
   232f0:	b	61284 <mkdtemp@@Base+0xf2a8>
   232f4:	stmdacs	r0, {r0, r1, r2, r8, fp, ip, pc}
   232f8:	sbchi	pc, r6, r0, asr #32
   232fc:			; <UNDEFINED> instruction: 0xf7e3980a
   23300:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   23304:	adchi	pc, r5, r0, asr #32
   23308:	stccs	13, cr9, [r1, #-76]	; 0xffffffb4
   2330c:	addshi	pc, r3, r0, asr #32
   23310:	beq	45eb78 <mkdtemp@@Base+0x40cb9c>
   23314:			; <UNDEFINED> instruction: 0xf92cf00a
   23318:	addsmi	r9, r8, #20, 22	; 0x5000
   2331c:	vmax.s8	d4, d0, d1
   23320:	ldrmi	r8, [r8], -sl, lsl #1
   23324:	stc2l	0, cr15, [r6], #-192	; 0xffffff40
   23328:			; <UNDEFINED> instruction: 0xf0402900
   2332c:	cdp	0, 1, cr8, cr8, cr4, {4}
   23330:			; <UNDEFINED> instruction: 0xf00a0a10
   23334:			; <UNDEFINED> instruction: 0x4604f91f
   23338:	beq	45eba0 <mkdtemp@@Base+0x40cbc4>
   2333c:			; <UNDEFINED> instruction: 0xf92cf00a
   23340:	strmi	r1, [r3], r6, lsr #16
   23344:	beq	45ebac <mkdtemp@@Base+0x40cbd0>
   23348:			; <UNDEFINED> instruction: 0xf00a9607
   2334c:	ldrtmi	pc, [r1], -r3, lsr #18	; <UNPREDICTABLE>
   23350:	strtmi	r4, [r8], -r2, lsl #13
   23354:	stm	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23358:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2335c:	adcshi	pc, r0, r0
   23360:	stmdals	fp, {r1, r4, r7, r8, fp, lr}
   23364:			; <UNDEFINED> instruction: 0xf7e34479
   23368:	bllt	45da88 <mkdtemp@@Base+0x40baac>
   2336c:	bge	3493a8 <mkdtemp@@Base+0x2f73cc>
   23370:			; <UNDEFINED> instruction: 0xf000a910
   23374:			; <UNDEFINED> instruction: 0x4606fe35
   23378:			; <UNDEFINED> instruction: 0xf47f2800
   2337c:	stmdals	sp, {r0, r1, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   23380:			; <UNDEFINED> instruction: 0xf000a912
   23384:			; <UNDEFINED> instruction: 0x4606fcbd
   23388:			; <UNDEFINED> instruction: 0xf47f2800
   2338c:	cdpls	14, 0, cr10, cr5, cr11, {7}
   23390:			; <UNDEFINED> instruction: 0xf7e34630
   23394:	blls	4dd764 <mkdtemp@@Base+0x48b788>
   23398:	strls	r9, [r0, #-2567]	; 0xfffff5f9
   2339c:	andls	r9, r1, #134217728	; 0x8000000
   233a0:	bls	449fd8 <mkdtemp@@Base+0x3f7ffc>
   233a4:	ldrtmi	r4, [r0], -r1, lsl #12
   233a8:	stc2l	0, cr15, [r4, #-172]	; 0xffffff54
   233ac:	vmlal.s8	q9, d0, d0
   233b0:	strbmi	r8, [r0], -r5, ror #1
   233b4:	mcr2	7, 1, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
   233b8:	vrshl.s8	d4, d2, d16
   233bc:			; <UNDEFINED> instruction: 0x464080df
   233c0:	mrc2	7, 0, pc, cr10, cr10, {7}
   233c4:	bl	fe84981c <mkdtemp@@Base+0xfe7f7840>
   233c8:	addmi	r0, r8, #10
   233cc:	sbcshi	pc, r6, r0, asr #1
   233d0:			; <UNDEFINED> instruction: 0x4648aa11
   233d4:			; <UNDEFINED> instruction: 0xff4ef7fa
   233d8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   233dc:	mcrge	4, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   233e0:	andls	r1, r2, sl, lsr #18
   233e4:	stmdage	lr, {r9, ip, pc}
   233e8:	bne	45ec50 <mkdtemp@@Base+0x40cc74>
   233ec:	strtmi	r4, [sl], -r3, lsr #12
   233f0:	andlt	pc, r4, sp, asr #17
   233f4:			; <UNDEFINED> instruction: 0xf958f00a
   233f8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   233fc:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {3}
   23400:	strbmi	r9, [r0], -lr, lsl #18
   23404:	tstls	r7, r1, lsl sl
   23408:			; <UNDEFINED> instruction: 0xf7fa9205
   2340c:	stmdbls	r7, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   23410:	bvs	9db4c <mkdtemp@@Base+0x4bb70>
   23414:	strmi	r9, [r3], -r5, lsl #20
   23418:	ldrtmi	r4, [r1], -r8, lsl #12
   2341c:			; <UNDEFINED> instruction: 0x96009e14
   23420:			; <UNDEFINED> instruction: 0xf9e6f00a
   23424:	stmdacs	r0, {r1, r2, r9, sl, lr}
   23428:			; <UNDEFINED> instruction: 0xf110d04d
   2342c:	svclt	0x00080f1e
   23430:	strteq	pc, [sl], -pc, rrx
   23434:	strcs	lr, [r0, #-1686]	; 0xfffff96a
   23438:	streq	pc, [r3], -pc, rrx
   2343c:	strtmi	r4, [ip], -fp, lsr #13
   23440:	strcs	lr, [r0, #-1680]	; 0xfffff970
   23444:	streq	pc, [r1], -pc, rrx
   23448:	strtmi	r4, [r8], r9, lsr #13
   2344c:	strtmi	r4, [ip], -fp, lsr #13
   23450:	ldrtmi	lr, [r5], -r8, lsl #13
   23454:			; <UNDEFINED> instruction: 0x463446b3
   23458:	streq	pc, [r3], -pc, rrx
   2345c:	strmi	lr, [r5], -r2, lsl #13
   23460:	strmi	r4, [r4], -r3, lsl #13
   23464:	streq	pc, [r1], -pc, rrx
   23468:	ldmdbmi	r1, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
   2346c:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
   23470:			; <UNDEFINED> instruction: 0xf7e39107
   23474:	stmdbls	r7, {r6, r8, fp, sp, lr, pc}
   23478:			; <UNDEFINED> instruction: 0x9c0bb9d0
   2347c:			; <UNDEFINED> instruction: 0xf7e34620
   23480:	stmdacs	r0, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
   23484:	svcge	0x0040f43f
   23488:	strtmi	r4, [r0], -sl, asr #18
   2348c:			; <UNDEFINED> instruction: 0xf7e34479
   23490:	stmdacs	r0, {r1, r4, r5, r8, fp, sp, lr, pc}
   23494:	svcge	0x0038f43f
   23498:			; <UNDEFINED> instruction: 0xf06f2500
   2349c:	strtmi	r0, [fp], r9, lsr #12
   234a0:	ldrb	r4, [pc], -ip, lsr #12
   234a4:			; <UNDEFINED> instruction: 0x46b34635
   234a8:			; <UNDEFINED> instruction: 0xf06f4634
   234ac:	ldrb	r0, [r9], -r9, lsr #12
   234b0:			; <UNDEFINED> instruction: 0xf06f2500
   234b4:	strtmi	r0, [fp], sl, lsr #12
   234b8:	ldrb	r4, [r3], -ip, lsr #12
   234bc:	cdp	7, 10, cr15, cr6, cr2, {7}
   234c0:	streq	pc, [r1], -pc, rrx
   234c4:	ldmdbls	r4, {r1, r2, r3, r6, r9, sl, sp, lr, pc}
   234c8:	ldrbmi	r4, [r1], #-1600	; 0xfffff9c0
   234cc:	mcr2	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
   234d0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   234d4:	mcrge	4, 2, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   234d8:			; <UNDEFINED> instruction: 0xf7fa4640
   234dc:	strmi	pc, [r2], sp, lsl #27
   234e0:	cmple	fp, r0, lsl #16
   234e4:			; <UNDEFINED> instruction: 0x4648a915
   234e8:	stc2	0, cr15, [sl], {-0}
   234ec:	stmdacs	r0, {r1, r2, r9, sl, lr}
   234f0:	mrcge	4, 1, APSR_nzcv, cr8, cr15, {3}
   234f4:			; <UNDEFINED> instruction: 0x4648a916
   234f8:	stc2	0, cr15, [r2], {-0}
   234fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   23500:	mrcge	4, 1, APSR_nzcv, cr0, cr15, {3}
   23504:	tstcs	r5, #3620864	; 0x374000
   23508:	teqle	sp, sl	; <illegal shifter operand>
   2350c:	strbmi	sl, [r8], -pc, lsl #18
   23510:			; <UNDEFINED> instruction: 0xf9a8f7fe
   23514:	stmdacs	r0, {r1, r2, r9, sl, lr}
   23518:	mcrge	4, 1, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   2351c:	stmdbge	r9, {r1, r9, sl, lr}
   23520:			; <UNDEFINED> instruction: 0xf0004648
   23524:			; <UNDEFINED> instruction: 0x4606fd9f
   23528:			; <UNDEFINED> instruction: 0xf47f2800
   2352c:			; <UNDEFINED> instruction: 0xf10dae1b
   23530:	strls	r0, [r5], #-291	; 0xfffffedd
   23534:	and	r4, ip, ip, lsl #12
   23538:	strbmi	r4, [r8], -r1, lsr #12
   2353c:	stc2	0, cr15, [sl], {-0}
   23540:			; <UNDEFINED> instruction: 0xf10ab9f8
   23544:			; <UNDEFINED> instruction: 0xf89d0a01
   23548:	blx	17eb5dc <mkdtemp@@Base+0x1799600>
   2354c:	addsmi	pc, sl, #671088642	; 0x28000002
   23550:			; <UNDEFINED> instruction: 0x4648d113
   23554:	ldc2l	7, cr15, [r0, #-1000]	; 0xfffffc18
   23558:	mvnle	r2, r0, lsl #16
   2355c:	andmi	lr, r5, #3620864	; 0x374000
   23560:	blls	40f9b0 <mkdtemp@@Base+0x3bd9d4>
   23564:	andsvs	r9, r3, pc
   23568:	stmdbcs	r0, {r2, r8, fp, ip, pc}
   2356c:	cfldrdge	mvd15, [sl, #252]!	; 0xfc
   23570:	andcs	r9, r0, #9216	; 0x2400
   23574:	andvs	r9, fp, r9, lsl #4
   23578:	cfstr32ls	mvfx14, [r5], {244}	; 0xf4
   2357c:	streq	pc, [r3], -pc, rrx
   23580:	cfstr32ls	mvfx14, [r5], {240}	; 0xf0
   23584:	strb	r4, [sp, #1542]!	; 0x606
   23588:	strteq	pc, [sl], -pc, rrx
   2358c:	svclt	0x0000e5ea
   23590:	ldrdeq	r2, [r7], -r0
   23594:	andeq	r0, r0, ip, asr r6
   23598:	andeq	fp, r3, r2, lsl #2
   2359c:	andeq	fp, r3, r6, lsl r1
   235a0:			; <UNDEFINED> instruction: 0x000726b2
   235a4:	ldrdeq	sl, [r3], -r4
   235a8:	andeq	r1, r3, r8, asr #11
   235ac:	andeq	sl, r3, r4, lsr #29
   235b0:	andeq	r1, r3, r6, asr #8
   235b4:	andeq	sl, r3, ip, ror sp
   235b8:	mvnsmi	lr, #737280	; 0xb4000
   235bc:	addlt	r4, r3, r4, lsl #12
   235c0:	ldrmi	r4, [r0], sp, lsl #12
   235c4:	tstlt	fp, pc, lsl r6
   235c8:	eorsvs	r2, fp, r0, lsl #6
   235cc:	b	761560 <mkdtemp@@Base+0x70f584>
   235d0:	ldmdb	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   235d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   235d8:	sbchi	pc, pc, r0
   235dc:			; <UNDEFINED> instruction: 0xf7fa4620
   235e0:	stmdacs	r0, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
   235e4:	sbchi	pc, r9, r0, asr #5
   235e8:			; <UNDEFINED> instruction: 0xf7fa4620
   235ec:	andls	pc, r1, r9, ror #26
   235f0:			; <UNDEFINED> instruction: 0xf7fa4620
   235f4:	stmdbls	r1, {r0, r8, sl, fp, ip, sp, lr, pc}
   235f8:	ldrtmi	r4, [r0], -r2, lsl #12
   235fc:	svc	0x008af7e2
   23600:	strtmi	r4, [r0], -r3, lsl #12
   23604:			; <UNDEFINED> instruction: 0xf7fa461c
   23608:	addmi	pc, r4, #63232	; 0xf700
   2360c:	strcs	sp, [r0, #-16]
   23610:	streq	pc, [r1], #-111	; 0xffffff91
   23614:	ldrtmi	r4, [r0], -r9, lsr #13
   23618:	ldm	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2361c:			; <UNDEFINED> instruction: 0xf7e24648
   23620:			; <UNDEFINED> instruction: 0x4628edde
   23624:	blx	ffe6161a <mkdtemp@@Base+0xffe0f63e>
   23628:	andlt	r4, r3, r0, lsr #12
   2362c:	mvnshi	lr, #12386304	; 0xbd0000
   23630:	bl	3615c0 <mkdtemp@@Base+0x30f5e4>
   23634:	stmdacs	r0, {r2, r9, sl, lr}
   23638:	bmi	1497e28 <mkdtemp@@Base+0x1445e4c>
   2363c:	strbmi	r4, [r3], -r1, lsl #12
   23640:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   23644:	ldc	7, cr15, [lr, #-904]!	; 0xfffffc78
   23648:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2364c:			; <UNDEFINED> instruction: 0xf7e2d068
   23650:	stmdacs	r6, {r4, r8, sl, fp, sp, lr, pc}
   23654:	stfcsd	f5, [r0, #-120]	; 0xffffff88
   23658:	stccs	15, cr11, [pc, #-96]	; 23600 <__read_chk@plt+0x1cb9c>
   2365c:	andcs	sp, pc, sl, lsl r1	; <UNPREDICTABLE>
   23660:	stc2	7, cr15, [r8], {251}	; 0xfb
   23664:	stmdacs	r0, {r0, r2, r9, sl, lr}
   23668:	addhi	pc, r4, r0
   2366c:			; <UNDEFINED> instruction: 0xf7e24648
   23670:	qadd16mi	lr, r1, r2
   23674:	adcvs	r6, r8, ip, lsr #32
   23678:	bl	ffc61608 <mkdtemp@@Base+0xffc0f62c>
   2367c:	svclt	0x00182801
   23680:	ldreq	pc, [r5], #-111	; 0xffffff91
   23684:	stmiavs	r8!, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
   23688:	mcr2	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
   2368c:	stmdacs	r0, {r2, r9, sl, lr}
   23690:	strb	sp, [r0, r8, rrx]
   23694:			; <UNDEFINED> instruction: 0xf7e24648
   23698:	ldmdacs	r4!, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}^
   2369c:	stfcsd	f5, [r1, #-12]
   236a0:	stccs	15, cr11, [pc, #-96]	; 23648 <__read_chk@plt+0x1cbe4>
   236a4:			; <UNDEFINED> instruction: 0x4648d053
   236a8:	stcl	7, cr15, [r2], #904	; 0x388
   236ac:	svcvc	0x00ccf5b0
   236b0:			; <UNDEFINED> instruction: 0xf06fbf1c
   236b4:	strcs	r0, [r0, #-1027]	; 0xfffffbfd
   236b8:	stfcsd	f5, [r2, #-692]	; 0xfffffd4c
   236bc:	stccs	15, cr11, [pc, #-96]	; 23664 <__read_chk@plt+0x1cc00>
   236c0:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   236c4:			; <UNDEFINED> instruction: 0xd1282500
   236c8:			; <UNDEFINED> instruction: 0xf7fb200f
   236cc:			; <UNDEFINED> instruction: 0x4605fc53
   236d0:	suble	r2, pc, r0, lsl #16
   236d4:			; <UNDEFINED> instruction: 0xf7e24648
   236d8:	movwcs	lr, #12088	; 0x2f38
   236dc:	cmnvs	r8, fp, lsr #32
   236e0:	blx	1e616d8 <mkdtemp@@Base+0x1e0f6fc>
   236e4:			; <UNDEFINED> instruction: 0x61281c43
   236e8:	vqadd.s8	d29, d0, d7
   236ec:	addsmi	r1, r8, #2080374786	; 0x7c000002
   236f0:	vaddl.s32	<illegal reg q6.5>, d0, d3
   236f4:	stmdacs	r1, {r0, r1, r3, r6, r7, sp}
   236f8:	stmdbvs	r8!, {r0, r1, r2, r3, fp, ip, lr, pc}^
   236fc:	stmia	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23700:	stmdbvs	r8!, {r2, r9, sl, lr}^
   23704:	stmia	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23708:	strtmi	r4, [r0], -r1, lsl #12
   2370c:	blx	fe661708 <mkdtemp@@Base+0xfe60f72c>
   23710:	stmdbvs	r8!, {r3, r4, r8, fp, ip, sp, pc}^
   23714:			; <UNDEFINED> instruction: 0xf860f7fe
   23718:			; <UNDEFINED> instruction: 0xf06fb320
   2371c:	ldrb	r0, [sl, -r3, lsl #8]!
   23720:	svceq	0x0000f1b8
   23724:			; <UNDEFINED> instruction: 0xf898d006
   23728:	tstlt	fp, r0
   2372c:			; <UNDEFINED> instruction: 0xf06f2500
   23730:	ldrb	r0, [r0, -sl, lsr #8]!
   23734:	stcl	7, cr15, [r6, #-904]	; 0xfffffc78
   23738:	mcr2	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
   2373c:	rscsle	r3, r5, fp, lsr #32
   23740:	bl	e16d0 <mkdtemp@@Base+0x8f6f4>
   23744:			; <UNDEFINED> instruction: 0xf7fa2500
   23748:	strmi	pc, [r4], -r5, asr #28
   2374c:	andcs	lr, pc, r3, ror #14
   23750:	ldc2	7, cr15, [r0], {251}	; 0xfb
   23754:	cmnlt	r8, r5, lsl #12
   23758:			; <UNDEFINED> instruction: 0xf7e24648
   2375c:	movwcs	lr, #6306	; 0x18a2
   23760:	rscvs	r6, r8, fp, lsr #32
   23764:	svccs	0x0000463c
   23768:	svcge	0x0055f43f
   2376c:	strcs	r6, [r0, #-61]	; 0xffffffc3
   23770:	ldrb	r4, [r0, -ip, lsr #12]
   23774:	streq	pc, [r1], #-111	; 0xffffff91
   23778:			; <UNDEFINED> instruction: 0xf06fe74d
   2377c:	ldrb	r0, [r3, -r1, lsl #8]
   23780:			; <UNDEFINED> instruction: 0xffffade3
   23784:	mvnsmi	lr, sp, lsr #18
   23788:			; <UNDEFINED> instruction: 0xf8dfb082
   2378c:	ldrbtmi	r8, [r8], #248	; 0xf8
   23790:	rsble	r2, sl, r0, lsl #18
   23794:	strmi	r4, [sp], -r7, lsl #12
   23798:	stmda	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2379c:	movwlt	r4, #1540	; 0x604
   237a0:	stmda	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   237a4:	mvnlt	r4, r6, lsl #12
   237a8:			; <UNDEFINED> instruction: 0xf7e24638
   237ac:			; <UNDEFINED> instruction: 0xf7e2ea8c
   237b0:			; <UNDEFINED> instruction: 0xf5b0ea36
   237b4:	eorle	r7, r2, fp, asr #31
   237b8:	tstcs	r1, r3, lsr r8
   237bc:	bmi	d36490 <mkdtemp@@Base+0xce44b4>
   237c0:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   237c4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   237c8:	stmdavs	r0, {r4, r8, r9, ip, sp}
   237cc:	b	fe66175c <mkdtemp@@Base+0xfe60f780>
   237d0:			; <UNDEFINED> instruction: 0xf7e24620
   237d4:			; <UNDEFINED> instruction: 0x4630ecf2
   237d8:	pop	{r1, ip, sp, pc}
   237dc:			; <UNDEFINED> instruction: 0xf7e241f0
   237e0:	bmi	a92b8c <mkdtemp@@Base+0xa40bb0>
   237e4:	blmi	aebbf0 <mkdtemp@@Base+0xa99c14>
   237e8:			; <UNDEFINED> instruction: 0xf8582600
   237ec:	ldrbtmi	r0, [fp], #-2
   237f0:	tstcc	r0, #167936	; 0x29000
   237f4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   237f8:	b	fe0e1788 <mkdtemp@@Base+0xfe08f7ac>
   237fc:	strtmi	lr, [r9], -r8, ror #15
   23800:	ldrtmi	r2, [r8], -r0, lsl #4
   23804:	ldrtmi	r9, [r3], -r0, lsl #4
   23808:			; <UNDEFINED> instruction: 0xf7e24622
   2380c:	stmdacs	r1, {r1, r5, r6, r9, fp, sp, lr, pc}
   23810:	andle	r4, ip, r5, lsl #12
   23814:	tstcs	r1, ip, lsl r8
   23818:	bmi	8764a0 <mkdtemp@@Base+0x8244c4>
   2381c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   23820:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   23824:	stmdavs	r0, {r4, r8, r9, ip, sp}
   23828:	b	1ae17b8 <mkdtemp@@Base+0x1a8f7dc>
   2382c:	blmi	5dd774 <mkdtemp@@Base+0x58b798>
   23830:	ldmdami	ip, {r0, r9, sl, lr}
   23834:			; <UNDEFINED> instruction: 0xf8582202
   23838:	ldrbtmi	r7, [r8], #-3
   2383c:			; <UNDEFINED> instruction: 0xf7e2683b
   23840:			; <UNDEFINED> instruction: 0x4621ee52
   23844:			; <UNDEFINED> instruction: 0xf7e26838
   23848:	ldmdami	r7, {r1, r3, r4, sl, fp, sp, lr, pc}
   2384c:			; <UNDEFINED> instruction: 0x4629683b
   23850:	ldrbtmi	r2, [r8], #-515	; 0xfffffdfd
   23854:	cdp	7, 4, cr15, cr6, cr2, {7}
   23858:	ldmdavs	r8!, {r0, r4, r5, r9, sl, lr}
   2385c:	stc	7, cr15, [lr], {226}	; 0xe2
   23860:	andcs	r6, sl, r9, lsr r8
   23864:	cdp	7, 3, cr15, cr6, cr2, {7}
   23868:	blmi	21d738 <mkdtemp@@Base+0x1cb75c>
   2386c:	stmdami	pc, {r0, r2, r3, r9, sp}	; <UNPREDICTABLE>
   23870:			; <UNDEFINED> instruction: 0xf8582101
   23874:	ldrbtmi	r3, [r8], #-3
   23878:	andlt	r6, r2, fp, lsl r8
   2387c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   23880:	cdplt	7, 2, cr15, cr14, cr2, {7}
   23884:	strdeq	r2, [r7], -r2	; <UNPREDICTABLE>
   23888:	ldrdeq	r0, [r0], -r4
   2388c:	andeq	sl, r3, r4, lsl #27
   23890:	andeq	sl, r3, sl, asr #21
   23894:	andeq	sl, r3, sl, asr sp
   23898:	andeq	sl, r3, r8, lsl #21
   2389c:	andeq	sl, r3, r8, lsr #26
   238a0:	andeq	sl, r3, lr, lsl #21
   238a4:	andeq	sl, r3, r2, lsr #21
   238a8:	andeq	sl, r3, lr, lsl #21
   238ac:	strdeq	sl, [r3], -r6
   238b0:			; <UNDEFINED> instruction: 0x4604b570
   238b4:	stmda	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   238b8:	ldrbtmi	r4, [sp], #-3352	; 0xfffff2e8
   238bc:	strtmi	r4, [r0], -r6, lsl #12
   238c0:	svc	0x00e8f7e2
   238c4:	ldrtmi	r4, [r0], -r1, lsl #12
   238c8:			; <UNDEFINED> instruction: 0xff5cf7ff
   238cc:	ldmdami	r5, {r2, r4, r8, r9, fp, lr}
   238d0:	tstcs	r1, r9, lsl #4
   238d4:	ldrbtmi	r5, [r8], #-2285	; 0xfffff713
   238d8:			; <UNDEFINED> instruction: 0xf7e2682b
   238dc:	strtmi	lr, [r0], -r4, lsl #28
   238e0:	cdp	7, 10, cr15, cr6, cr2, {7}
   238e4:	strtmi	fp, [r0], -r8, ror #2
   238e8:			; <UNDEFINED> instruction: 0xf7e2682c
   238ec:	strmi	lr, [r1], -r2, lsr #29
   238f0:			; <UNDEFINED> instruction: 0xf7e24620
   238f4:	stmdavs	r9!, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
   238f8:	pop	{r1, r3, sp}
   238fc:			; <UNDEFINED> instruction: 0xf7e24070
   23900:	stmdami	r9, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   23904:	stmdavs	fp!, {r0, r8, sp}
   23908:	ldrbtmi	r2, [r8], #-518	; 0xfffffdfa
   2390c:	stcl	7, cr15, [sl, #904]!	; 0x388
   23910:	andcs	r6, sl, r9, lsr #16
   23914:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   23918:	ldcllt	7, cr15, [sl, #904]	; 0x388
   2391c:	andeq	r1, r7, r6, asr #31
   23920:	ldrdeq	r0, [r0], -r4
   23924:	andeq	sl, r3, lr, lsl #20
   23928:	andeq	sl, r3, r6, ror #19
   2392c:	svcmi	0x00f0e92d
   23930:	ldmdbmi	pc!, {r0, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
   23934:	bmi	1ff5384 <mkdtemp@@Base+0x1fa33a8>
   23938:	ldrbtmi	fp, [r9], #-137	; 0xffffff77
   2393c:	stmdavs	r0, {r2, r9, sl, lr}
   23940:	ldmdbls	r3, {r1, r3, r7, fp, ip, lr}
   23944:	andls	r6, r7, #1179648	; 0x120000
   23948:	andeq	pc, r0, #79	; 0x4f
   2394c:	stmdale	r8, {r2, r3, fp, sp}
   23950:			; <UNDEFINED> instruction: 0xf000e8df
   23954:	strtne	r2, [r0], -r0, lsr #32
   23958:	streq	r0, [r7, -r7, lsl #14]
   2395c:	ldreq	r0, [r6, -r7, lsl #14]
   23960:			; <UNDEFINED> instruction: 0xf06f0016
   23964:	bmi	1d23da0 <mkdtemp@@Base+0x1cd1dc4>
   23968:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
   2396c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23970:	subsmi	r9, sl, r7, lsl #22
   23974:	sbcshi	pc, r9, r0, asr #32
   23978:	andlt	r4, r9, r8, lsl #12
   2397c:	svchi	0x00f0e8bd
   23980:			; <UNDEFINED> instruction: 0x46209a14
   23984:	andne	lr, r0, #3358720	; 0x334000
   23988:	ldrbmi	r4, [r2], -r9, lsr #12
   2398c:			; <UNDEFINED> instruction: 0xf900f7ff
   23990:	strb	r4, [r8, r1, lsl #12]!
   23994:	bcs	4a1e4 <error@@Base+0x1ace0>
   23998:	mrcne	0, 2, sp, cr3, cr2, {7}
   2399c:	svclt	0x00882b01
   239a0:	tsteq	r9, pc, rrx	; <UNPREDICTABLE>
   239a4:			; <UNDEFINED> instruction: 0x4650d8df
   239a8:	ldrdls	pc, [r8], #-132	; 0xffffff7c
   239ac:	stcl	7, cr15, [r4, #904]!	; 0x388
   239b0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   239b4:			; <UNDEFINED> instruction: 0x4682d132
   239b8:			; <UNDEFINED> instruction: 0xf7fa9005
   239bc:			; <UNDEFINED> instruction: 0x4607f915
   239c0:			; <UNDEFINED> instruction: 0xf0002800
   239c4:			; <UNDEFINED> instruction: 0xf7e380af
   239c8:			; <UNDEFINED> instruction: 0xf7e1e820
   239cc:			; <UNDEFINED> instruction: 0x4680ef7c
   239d0:	rsbsle	r2, r2, r0, lsl #16
   239d4:	blcs	ca624 <mkdtemp@@Base+0x78648>
   239d8:			; <UNDEFINED> instruction: 0xf04fbf18
   239dc:	rsble	r0, r7, r0, lsl #22
   239e0:			; <UNDEFINED> instruction: 0xf7fe4620
   239e4:			; <UNDEFINED> instruction: 0x4601fc77
   239e8:	cmnle	r4, r0, lsl #16
   239ec:	stmdacs	r1, {r5, fp, sp, lr}
   239f0:	stmdacs	r2, {r0, r2, r4, r6, ip, lr, pc}
   239f4:	stmdacs	r0, {r0, r1, r3, r4, ip, lr, pc}
   239f8:			; <UNDEFINED> instruction: 0xf06fd049
   239fc:			; <UNDEFINED> instruction: 0xf1b90115
   23a00:	cmnle	r1, r0, lsl #30
   23a04:	tstls	r5, r8, asr r6
   23a08:	bl	ffa61998 <mkdtemp@@Base+0xffa0f9bc>
   23a0c:			; <UNDEFINED> instruction: 0xf7fa4638
   23a10:			; <UNDEFINED> instruction: 0x4640f979
   23a14:	cdp	7, 13, cr15, cr2, cr1, {7}
   23a18:	str	r9, [r4, r5, lsl #18]!
   23a1c:	stmda	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23a20:	blcs	eb3f4 <mkdtemp@@Base+0x99418>
   23a24:	stmiale	r8, {r0, r2, ip, pc}^
   23a28:	msreq	CPSR_sxc, pc, rrx
   23a2c:	blls	4dd8a0 <mkdtemp@@Base+0x48b8c4>
   23a30:	blcs	7dfb8 <mkdtemp@@Base+0x2bfdc>
   23a34:	strmi	sp, [r1], -r2, rrx
   23a38:			; <UNDEFINED> instruction: 0xf7e14658
   23a3c:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   23a40:	blls	4d7db4 <mkdtemp@@Base+0x485dd8>
   23a44:	tstle	fp, r2, lsl #22
   23a48:	bls	16ba50 <mkdtemp@@Base+0x119a74>
   23a4c:	andeq	lr, r1, sp, asr #19
   23a50:			; <UNDEFINED> instruction: 0x46594653
   23a54:	strls	r4, [r0], -r0, asr #12
   23a58:	b	19e19e8 <mkdtemp@@Base+0x198fa0c>
   23a5c:	sbcle	r2, ip, r0, lsl #16
   23a60:	blge	1ac268 <mkdtemp@@Base+0x15a28c>
   23a64:	strbmi	r2, [r0], -r3, lsl #2
   23a68:	b	ee19f8 <mkdtemp@@Base+0xe8fa1c>
   23a6c:	ldcle	14, cr1, [r6, #-8]!
   23a70:	ldrtmi	r9, [r8], -r6, lsl #18
   23a74:	blx	fe4dfa7e <mkdtemp@@Base+0xfe48daa2>
   23a78:	bllt	1835284 <mkdtemp@@Base+0x17e32a8>
   23a7c:	svceq	0x0000f1b9
   23a80:	ldrtmi	sp, [r9], -r2, lsr #2
   23a84:			; <UNDEFINED> instruction: 0xf0004628
   23a88:			; <UNDEFINED> instruction: 0x4601fbb9
   23a8c:	blls	4dd97c <mkdtemp@@Base+0x48b9a0>
   23a90:	blcs	7dd1c <mkdtemp@@Base+0x2bd40>
   23a94:	ldrbmi	sp, [r8], -r9, lsr #32
   23a98:	stmda	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23a9c:	blls	4dd9e0 <mkdtemp@@Base+0x48ba04>
   23aa0:	blcs	7de28 <mkdtemp@@Base+0x2be4c>
   23aa4:			; <UNDEFINED> instruction: 0x4601d034
   23aa8:			; <UNDEFINED> instruction: 0xf7e24658
   23aac:	strb	lr, [r6, r8, asr #27]
   23ab0:	stmib	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23ab4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   23ab8:			; <UNDEFINED> instruction: 0xf04fd192
   23abc:			; <UNDEFINED> instruction: 0xf06f0b00
   23ac0:			; <UNDEFINED> instruction: 0xf1b90101
   23ac4:	addsle	r0, sp, r0, lsl #30
   23ac8:			; <UNDEFINED> instruction: 0xf7fe4620
   23acc:	strmi	pc, [r1], -r1, lsr #30
   23ad0:	sbcsle	r2, r6, r0, lsl #16
   23ad4:			; <UNDEFINED> instruction: 0xf1b9e796
   23ad8:	addsle	r0, r3, r0, lsl #30
   23adc:			; <UNDEFINED> instruction: 0xf04fe7f4
   23ae0:			; <UNDEFINED> instruction: 0xf1b931ff
   23ae4:	addle	r0, sp, r0, lsl #30
   23ae8:	andls	lr, r2, lr, ror #15
   23aec:	andls	r4, r1, r3, asr r6
   23af0:	bls	1753f8 <mkdtemp@@Base+0x12341c>
   23af4:			; <UNDEFINED> instruction: 0xf7e29600
   23af8:	str	lr, [pc, r2, asr #29]!
   23afc:	ldrbmi	r9, [r3], -r2, lsl #2
   23b00:	strmi	r9, [r1], -r1, lsl #2
   23b04:	strbmi	r9, [r0], -r5, lsl #20
   23b08:			; <UNDEFINED> instruction: 0xf7e29600
   23b0c:	str	lr, [r5, ip, lsl #27]!
   23b10:	ldrbmi	r9, [r3], -r2, lsl #2
   23b14:	strmi	r9, [r1], -r1, lsl #2
   23b18:	strbmi	r9, [r0], -r5, lsl #20
   23b1c:			; <UNDEFINED> instruction: 0xf7e19600
   23b20:			; <UNDEFINED> instruction: 0xe79beffa
   23b24:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
   23b28:			; <UNDEFINED> instruction: 0xf7e2e71d
   23b2c:	svclt	0x0000eb70
   23b30:	andeq	r1, r7, r6, asr #30
   23b34:	andeq	r0, r0, ip, asr r6
   23b38:	andeq	r1, r7, r6, lsl pc
   23b3c:	mvnsmi	lr, sp, lsr #18
   23b40:			; <UNDEFINED> instruction: 0x4606461d
   23b44:	strmi	r9, [ip], -r6, lsl #22
   23b48:	tstlt	sp, r7, lsl r6
   23b4c:	eorvs	r2, sl, r0, lsl #4
   23b50:	andcs	fp, r0, #-1073741822	; 0xc0000002
   23b54:	stccs	0, cr6, [r3], {26}
   23b58:	stcle	0, cr13, [r8], {27}
   23b5c:	ldmdale	r4, {r1, sl, fp, sp}
   23b60:	ldrtmi	r4, [sl], -fp, lsr #12
   23b64:	ldrtmi	r4, [r0], -r1, lsr #12
   23b68:	ldrhmi	lr, [r0, #141]!	; 0x8d
   23b6c:	cfstr32cs	mvfx14, [pc], {36}	; 0x24
   23b70:	strtmi	sp, [sl], -fp, lsl #2
   23b74:			; <UNDEFINED> instruction: 0x46304639
   23b78:	blx	fe3e1b7c <mkdtemp@@Base+0xfe38fba0>
   23b7c:	svceq	0x002bf110
   23b80:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   23b84:	pop	{r2, r3, r5, r6, r7, r8, ip, lr, pc}
   23b88:			; <UNDEFINED> instruction: 0xf06f81f0
   23b8c:	pop	{r0, r2, r3}
   23b90:			; <UNDEFINED> instruction: 0x462a81f0
   23b94:			; <UNDEFINED> instruction: 0x46304639
   23b98:	ldrhmi	lr, [r0, #141]!	; 0x8d
   23b9c:	blt	1f61ba0 <mkdtemp@@Base+0x1f0fbc4>
   23ba0:			; <UNDEFINED> instruction: 0x4614b530
   23ba4:	addlt	r4, r3, sp, lsl r6
   23ba8:	strtmi	r4, [r3], -sl, lsl #12
   23bac:	tstcs	r0, ip, lsl #2
   23bb0:	tstlt	sp, r1, lsr #32
   23bb4:	eorvs	r2, r9, r0, lsl #2
   23bb8:	strls	r2, [r0, #-271]	; 0xfffffef1
   23bbc:			; <UNDEFINED> instruction: 0xffbef7ff
   23bc0:	ldclt	0, cr11, [r0, #-12]!
   23bc4:			; <UNDEFINED> instruction: 0xf02c2108
   23bc8:	svclt	0x0000bc41
   23bcc:			; <UNDEFINED> instruction: 0xf7fe2200
   23bd0:	svclt	0x0000bc71
   23bd4:	ldrbmi	r2, [r0, -r0]!
   23bd8:	andeq	pc, r9, pc, rrx
   23bdc:	svclt	0x00004770
   23be0:	svclt	0x000c2800
   23be4:	andeq	pc, r9, pc, rrx
   23be8:	ldrbmi	r2, [r0, -r0]!
   23bec:	mvnsmi	lr, sp, lsr #18
   23bf0:	andsvs	r2, pc, r0, lsl #14
   23bf4:			; <UNDEFINED> instruction: 0x460d461e
   23bf8:	pkhbtmi	r4, r0, r4, lsl #12
   23bfc:	blx	1861bec <mkdtemp@@Base+0x180fc10>
   23c00:	mvnmi	fp, #184, 2	; 0x2e
   23c04:	andsle	r4, r1, #-805306359	; 0xd0000009
   23c08:	strtmi	r4, [ip], #-1600	; 0xfffff9c0
   23c0c:			; <UNDEFINED> instruction: 0xf9f4f7fa
   23c10:	svclt	0x00884284
   23c14:	andeq	pc, r2, pc, rrx
   23c18:	strbmi	sp, [r0], -r6, lsl #16
   23c1c:	blx	1461c0c <mkdtemp@@Base+0x140fc30>
   23c20:	ldrtmi	r4, [r8], -r1, lsl #12
   23c24:	eorsvs	r4, r5, sp, lsl #8
   23c28:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23c2c:	andeq	pc, r9, pc, rrx
   23c30:			; <UNDEFINED> instruction: 0xf04fe7fa
   23c34:	udf	#29455	; 0x730f
   23c38:	mvnsmi	lr, sp, lsr #18
   23c3c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23c40:	andhi	pc, r0, r3, asr #17
   23c44:			; <UNDEFINED> instruction: 0x460d461f
   23c48:			; <UNDEFINED> instruction: 0x46064614
   23c4c:	blx	e61c3c <mkdtemp@@Base+0xe0fc60>
   23c50:	mvnmi	fp, #240, 2	; 0x3c
   23c54:	andsle	r4, r5, #-805306359	; 0xd0000009
   23c58:	strtmi	r4, [ip], #-1584	; 0xfffff9d0
   23c5c:			; <UNDEFINED> instruction: 0xf9ccf7fa
   23c60:	svclt	0x00884284
   23c64:	andeq	pc, r8, pc, rrx
   23c68:	ldrtmi	sp, [r0], -sl, lsl #16
   23c6c:	blx	15e1c5c <mkdtemp@@Base+0x158fc80>
   23c70:			; <UNDEFINED> instruction: 0x4630b158
   23c74:	blx	14e1c64 <mkdtemp@@Base+0x148fc88>
   23c78:	strbmi	r4, [r0], -r1, lsl #12
   23c7c:	eorsvs	r4, sp, sp, lsl #8
   23c80:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23c84:	andeq	pc, r9, pc, rrx
   23c88:			; <UNDEFINED> instruction: 0xf06fe7fa
   23c8c:			; <UNDEFINED> instruction: 0xe7f70030
   23c90:	rscscc	pc, pc, pc, asr #32
   23c94:	svclt	0x0000e7f4
   23c98:			; <UNDEFINED> instruction: 0x4614b570
   23c9c:	strmi	r4, [lr], -r5, lsl #12
   23ca0:	blx	3e1c90 <mkdtemp@@Base+0x38fcb4>
   23ca4:	strmi	r4, [r3], -r1, lsr #12
   23ca8:	ldrmi	r4, [sp], -r8, lsr #12
   23cac:	blx	fff61c9c <mkdtemp@@Base+0xfff0fcc0>
   23cb0:	blle	1edcb8 <mkdtemp@@Base+0x19bcdc>
   23cb4:	svclt	0x00181e23
   23cb8:	cdpcs	3, 0, cr2, cr0, cr1, {0}
   23cbc:	sadd16mi	fp, r8, r4
   23cc0:	stmdblt	r0, {sp}
   23cc4:			; <UNDEFINED> instruction: 0x4622bd70
   23cc8:	ldrtmi	r4, [r0], -r9, lsr #12
   23ccc:	stc	7, cr15, [sl], #-904	; 0xfffffc78
   23cd0:	ldcllt	0, cr2, [r0, #-0]
   23cd4:			; <UNDEFINED> instruction: 0x4606b570
   23cd8:			; <UNDEFINED> instruction: 0xf7fa460c
   23cdc:	strdcs	pc, [r8, -r1]
   23ce0:	ldrtmi	r4, [r0], -r5, lsl #12
   23ce4:	blx	ff861cd4 <mkdtemp@@Base+0xff80fcf8>
   23ce8:	blle	22dcf0 <mkdtemp@@Base+0x1dbd14>
   23cec:	teqlt	r4, r0, lsr #12
   23cf0:	andcs	r6, r0, sl, lsr #16
   23cf4:	blt	4bdea8 <mkdtemp@@Base+0x46becc>
   23cf8:	blt	6fbe88 <mkdtemp@@Base+0x6a9eac>
   23cfc:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
   23d00:			; <UNDEFINED> instruction: 0x4605b538
   23d04:			; <UNDEFINED> instruction: 0xf7fa460c
   23d08:	ldrdcs	pc, [r4, -fp]
   23d0c:	strtmi	r4, [r8], -r3, lsl #12
   23d10:			; <UNDEFINED> instruction: 0xf7fa461d
   23d14:	stmdacs	r0, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   23d18:	strtmi	sp, [r0], -r5, lsl #22
   23d1c:	stmdavs	fp!, {r2, r3, r4, r8, ip, sp, pc}
   23d20:	blt	6ebd28 <mkdtemp@@Base+0x699d4c>
   23d24:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
   23d28:			; <UNDEFINED> instruction: 0x4606b570
   23d2c:			; <UNDEFINED> instruction: 0xf7fa460c
   23d30:	smlabtcs	r2, r7, r9, pc	; <UNPREDICTABLE>
   23d34:	ldrtmi	r4, [r0], -r5, lsl #12
   23d38:	blx	fede1d28 <mkdtemp@@Base+0xfed8fd4c>
   23d3c:	blle	1edd44 <mkdtemp@@Base+0x19bd68>
   23d40:			; <UNDEFINED> instruction: 0xb12c4620
   23d44:	andcs	r7, r0, sl, lsr #16
   23d48:	b	1101efc <mkdtemp@@Base+0x10aff20>
   23d4c:	eorhi	r2, r3, r2, lsl #6
   23d50:	svclt	0x0000bd70
   23d54:			; <UNDEFINED> instruction: 0x4605b538
   23d58:			; <UNDEFINED> instruction: 0xf7fa460c
   23d5c:			; <UNDEFINED> instruction: 0x2101f9b1
   23d60:	strtmi	r4, [r8], -r3, lsl #12
   23d64:			; <UNDEFINED> instruction: 0xf7fa461d
   23d68:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   23d6c:	strtmi	sp, [r0], -r4, lsl #22
   23d70:	stmdavc	fp!, {r2, r4, r8, ip, sp, pc}
   23d74:	eorvc	r2, r3, r0
   23d78:	svclt	0x0000bd38
   23d7c:	addlt	fp, r2, r0, lsl r5
   23d80:	blmi	5f6de0 <mkdtemp@@Base+0x5a4e04>
   23d84:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   23d88:	movwls	r6, #6171	; 0x181b
   23d8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23d90:	movwls	r2, #768	; 0x300
   23d94:			; <UNDEFINED> instruction: 0x4614b1d2
   23d98:	andcs	r2, r0, #0, 6
   23d9c:	movwcs	lr, #2500	; 0x9c4
   23da0:	andcs	r4, r8, #112197632	; 0x6b00000
   23da4:			; <UNDEFINED> instruction: 0xff22f7ff
   23da8:	blls	52270 <mkdtemp@@Base+0x294>
   23dac:	ldmdavs	fp, {r1, r3, r4, fp, sp, lr}^
   23db0:	rsbvs	fp, r2, r2, lsl sl
   23db4:	eorvs	fp, r3, fp, lsl sl
   23db8:	blmi	2765e8 <mkdtemp@@Base+0x22460c>
   23dbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23dc0:	blls	7de30 <mkdtemp@@Base+0x2be54>
   23dc4:	qaddle	r4, sl, r6
   23dc8:	ldclt	0, cr11, [r0, #-8]
   23dcc:	andcs	r4, r8, #112197632	; 0x6b00000
   23dd0:			; <UNDEFINED> instruction: 0xff0cf7ff
   23dd4:			; <UNDEFINED> instruction: 0xf7e2e7f0
   23dd8:	svclt	0x0000ea1a
   23ddc:	strdeq	r1, [r7], -ip
   23de0:	andeq	r0, r0, ip, asr r6
   23de4:	andeq	r1, r7, r4, asr #21
   23de8:	addlt	fp, r2, r0, lsl r5
   23dec:	blmi	536e40 <mkdtemp@@Base+0x4e4e64>
   23df0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   23df4:	movwls	r6, #6171	; 0x181b
   23df8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23dfc:	movwls	r2, #768	; 0x300
   23e00:	andsvs	fp, r3, r2, lsr #3
   23e04:			; <UNDEFINED> instruction: 0x466b4614
   23e08:			; <UNDEFINED> instruction: 0xf7ff2204
   23e0c:	ldmdblt	r8, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   23e10:	ldmdavs	fp, {r8, r9, fp, ip, pc}
   23e14:	eorvs	fp, r3, fp, lsl sl
   23e18:	blmi	276648 <mkdtemp@@Base+0x22466c>
   23e1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23e20:	blls	7de90 <mkdtemp@@Base+0x2beb4>
   23e24:	qaddle	r4, sl, r6
   23e28:	ldclt	0, cr11, [r0, #-8]
   23e2c:	andcs	r4, r4, #112197632	; 0x6b00000
   23e30:	mrc2	7, 6, pc, cr12, cr15, {7}
   23e34:			; <UNDEFINED> instruction: 0xf7e2e7f0
   23e38:	svclt	0x0000e9ea
   23e3c:	muleq	r7, r0, sl
   23e40:	andeq	r0, r0, ip, asr r6
   23e44:	andeq	r1, r7, r4, ror #20
   23e48:	addlt	fp, r2, r0, lsl r5
   23e4c:	blmi	576ea4 <mkdtemp@@Base+0x524ec8>
   23e50:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   23e54:	movwls	r6, #6171	; 0x181b
   23e58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23e5c:	movwls	r2, #768	; 0x300
   23e60:			; <UNDEFINED> instruction: 0x8013b1b2
   23e64:			; <UNDEFINED> instruction: 0x466b4614
   23e68:			; <UNDEFINED> instruction: 0xf7ff2202
   23e6c:	stmdblt	r8!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   23e70:	ldmdavc	r1, {r9, fp, ip, pc}
   23e74:	b	1101fc8 <mkdtemp@@Base+0x10affec>
   23e78:	eorhi	r2, r3, r1, lsl #6
   23e7c:	blmi	2766ac <mkdtemp@@Base+0x2246d0>
   23e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23e84:	blls	7def4 <mkdtemp@@Base+0x2bf18>
   23e88:	qaddle	r4, sl, r6
   23e8c:	ldclt	0, cr11, [r0, #-8]
   23e90:	andcs	r4, r2, #112197632	; 0x6b00000
   23e94:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   23e98:			; <UNDEFINED> instruction: 0xf7e2e7f0
   23e9c:	svclt	0x0000e9b8
   23ea0:	andeq	r1, r7, r0, lsr sl
   23ea4:	andeq	r0, r0, ip, asr r6
   23ea8:	andeq	r1, r7, r0, lsl #20
   23eac:	addlt	fp, r2, r0, lsl r5
   23eb0:	blmi	4f6f00 <mkdtemp@@Base+0x4a4f24>
   23eb4:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   23eb8:	movwls	r6, #6171	; 0x181b
   23ebc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23ec0:	movwls	r2, #768	; 0x300
   23ec4:	mulsvc	r3, sl, r1
   23ec8:			; <UNDEFINED> instruction: 0x466b4614
   23ecc:			; <UNDEFINED> instruction: 0xf7ff2201
   23ed0:	ldmdblt	r0, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   23ed4:	ldmdavc	fp, {r8, r9, fp, ip, pc}
   23ed8:	bmi	2bff6c <mkdtemp@@Base+0x26df90>
   23edc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   23ee0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23ee4:	subsmi	r9, sl, r1, lsl #22
   23ee8:	andlt	sp, r2, r6, lsl #2
   23eec:			; <UNDEFINED> instruction: 0x466bbd10
   23ef0:			; <UNDEFINED> instruction: 0xf7ff2201
   23ef4:			; <UNDEFINED> instruction: 0xe7f0fe7b
   23ef8:	stmib	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23efc:	andeq	r1, r7, ip, asr #19
   23f00:	andeq	r0, r0, ip, asr r6
   23f04:	andeq	r1, r7, r2, lsr #19
   23f08:	mvnsmi	lr, sp, lsr #18
   23f0c:	ldrmi	r4, [r4], -sp, lsl #12
   23f10:			; <UNDEFINED> instruction: 0xf7fa4680
   23f14:			; <UNDEFINED> instruction: 0x4606f8d5
   23f18:	movwcs	fp, #269	; 0x10d
   23f1c:	tstlt	ip, fp, lsr #32
   23f20:	eorvs	r2, r3, r0, lsl #6
   23f24:			; <UNDEFINED> instruction: 0xf7fa4640
   23f28:	stmdacs	r3, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
   23f2c:	ldmdavs	r7!, {r0, r3, r4, r8, fp, ip, lr, pc}
   23f30:	mvnsvc	pc, #82837504	; 0x4f00000
   23f34:	mvnsvc	pc, #192, 4
   23f38:	addsmi	fp, pc, #258048	; 0x3f000
   23f3c:	strbmi	sp, [r0], -lr, lsl #16
   23f40:			; <UNDEFINED> instruction: 0xf85af7fa
   23f44:	adcsmi	r3, r8, #4, 16	; 0x40000
   23f48:	tstlt	sp, fp, lsl #6
   23f4c:	eorvs	r3, lr, r4, lsl #12
   23f50:	tstlt	ip, r0, lsr #12
   23f54:	eorvs	r2, r7, r0
   23f58:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23f5c:	andeq	pc, r5, pc, rrx
   23f60:			; <UNDEFINED> instruction: 0xf06fe7fa
   23f64:	ldrb	r0, [r7, r2]!
   23f68:			; <UNDEFINED> instruction: 0x4614b570
   23f6c:	addlt	r4, r4, r9, lsl sl
   23f70:			; <UNDEFINED> instruction: 0x46064b19
   23f74:			; <UNDEFINED> instruction: 0x460d447a
   23f78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   23f7c:			; <UNDEFINED> instruction: 0xf04f9303
   23f80:	mrslt	r0, (UNDEF: 57)
   23f84:	andvs	r2, fp, r0, lsl #6
   23f88:	movwcs	fp, #268	; 0x10c
   23f8c:	bge	7c020 <mkdtemp@@Base+0x2a044>
   23f90:	ldrtmi	sl, [r0], -r2, lsl #18
   23f94:			; <UNDEFINED> instruction: 0xffb8f7ff
   23f98:	blle	3adfa0 <mkdtemp@@Base+0x35bfc4>
   23f9c:	blls	d03d8 <mkdtemp@@Base+0x7e3fc>
   23fa0:	stmdbls	r1, {r0, r1, r3, r5, sp, lr}
   23fa4:	eorvs	fp, r1, r4, lsl #2
   23fa8:	ldrtmi	r3, [r0], -r4, lsl #2
   23fac:			; <UNDEFINED> instruction: 0xf97cf7fa
   23fb0:	svclt	0x00183800
   23fb4:			; <UNDEFINED> instruction: 0xf0302001
   23fb8:	bmi	262a0c <mkdtemp@@Base+0x210a30>
   23fbc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   23fc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23fc4:	subsmi	r9, sl, r3, lsl #22
   23fc8:	andlt	sp, r4, r1, lsl #2
   23fcc:			; <UNDEFINED> instruction: 0xf7e2bd70
   23fd0:	svclt	0x0000e91e
   23fd4:	andeq	r1, r7, ip, lsl #18
   23fd8:	andeq	r0, r0, ip, asr r6
   23fdc:	andeq	r1, r7, r2, asr #17
   23fe0:			; <UNDEFINED> instruction: 0x4614b5f0
   23fe4:	addlt	r4, r5, ip, lsl sl
   23fe8:			; <UNDEFINED> instruction: 0x460d4b1c
   23fec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23ff0:	movwls	r6, #14363	; 0x381b
   23ff4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23ff8:	movwcs	fp, #265	; 0x109
   23ffc:	tstlt	ip, fp
   24000:	eorvs	r2, r3, r0, lsl #6
   24004:	stmdbge	r1, {r1, r9, fp, sp, pc}
   24008:			; <UNDEFINED> instruction: 0xffaef7ff
   2400c:	blle	3ee014 <mkdtemp@@Base+0x39c038>
   24010:	svcls	0x0002b14d
   24014:			; <UNDEFINED> instruction: 0xf7e21c78
   24018:	strmi	lr, [r6], -sl, lsr #21
   2401c:	biclt	r6, r0, r8, lsr #32
   24020:	movwcs	fp, #2439	; 0x987
   24024:			; <UNDEFINED> instruction: 0x462055f3
   24028:	blls	d0480 <mkdtemp@@Base+0x7e4a4>
   2402c:	eorvs	r2, r3, r0
   24030:	blmi	2b6864 <mkdtemp@@Base+0x264888>
   24034:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24038:	blls	fe0a8 <mkdtemp@@Base+0xac0cc>
   2403c:	qaddle	r4, sl, r6
   24040:	ldcllt	0, cr11, [r0, #20]!
   24044:	ldrtmi	r9, [sl], -r1, lsl #18
   24048:	b	1b61fd8 <mkdtemp@@Base+0x1b0fffc>
   2404c:			; <UNDEFINED> instruction: 0xf7e2e7e9
   24050:			; <UNDEFINED> instruction: 0xf06fe8de
   24054:	strb	r0, [fp, r1]!
   24058:	muleq	r7, r4, r8
   2405c:	andeq	r0, r0, ip, asr r6
   24060:	andeq	r1, r7, ip, asr #16
   24064:	mvnsmi	lr, #737280	; 0xb4000
   24068:	bmi	bb58c4 <mkdtemp@@Base+0xb638e8>
   2406c:	blmi	bd0288 <mkdtemp@@Base+0xb7e2ac>
   24070:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
   24074:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
   24078:	movwls	r6, #14363	; 0x381b
   2407c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24080:	movwcs	fp, #265	; 0x109
   24084:	tstlt	sp, fp
   24088:	eorvs	r2, fp, r0, lsl #6
   2408c:	stmdbge	r2, {r0, r9, fp, sp, pc}
   24090:			; <UNDEFINED> instruction: 0xf7ff4640
   24094:			; <UNDEFINED> instruction: 0x4604ff39
   24098:	svcls	0x0001bb38
   2409c:			; <UNDEFINED> instruction: 0xf8ddb15f
   240a0:	strmi	r9, [r1], -r8
   240a4:			; <UNDEFINED> instruction: 0x4648463a
   240a8:	bl	19e2038 <mkdtemp@@Base+0x199005c>
   240ac:	svccc	0x0001b118
   240b0:	adcsmi	r4, r8, #1325400064	; 0x4f000000
   240b4:	andcs	sp, r0, #-1476395008	; 0xa8000000
   240b8:	ldrmi	r4, [r1], -r0, asr #12
   240bc:			; <UNDEFINED> instruction: 0xff54f7ff
   240c0:	bllt	c358d8 <mkdtemp@@Base+0xbe38fc>
   240c4:			; <UNDEFINED> instruction: 0xf8ddb176
   240c8:			; <UNDEFINED> instruction: 0xf1088004
   240cc:			; <UNDEFINED> instruction: 0xf7e20001
   240d0:	strmi	lr, [r7], -lr, asr #20
   240d4:	movwlt	r6, #32816	; 0x8030
   240d8:	svceq	0x0000f1b8
   240dc:	movwcs	sp, #273	; 0x111
   240e0:	andcc	pc, r8, r7, lsl #16
   240e4:	blls	90520 <mkdtemp@@Base+0x3e544>
   240e8:	bmi	43c19c <mkdtemp@@Base+0x3ea1c0>
   240ec:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   240f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   240f4:	subsmi	r9, sl, r3, lsl #22
   240f8:	strtmi	sp, [r0], -lr, lsl #2
   240fc:	pop	{r0, r2, ip, sp, pc}
   24100:	stmdbls	r2, {r4, r5, r6, r7, r8, r9, pc}
   24104:			; <UNDEFINED> instruction: 0xf7e24642
   24108:	strb	lr, [r8, lr, lsl #20]!
   2410c:	streq	pc, [r3], #-111	; 0xffffff91
   24110:			; <UNDEFINED> instruction: 0xf04fe7eb
   24114:			; <UNDEFINED> instruction: 0xe7e834ff
   24118:	ldmda	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2411c:	streq	pc, [r1], #-111	; 0xffffff91
   24120:	svclt	0x0000e7e3
   24124:	andeq	r1, r7, lr, lsl #16
   24128:	andeq	r0, r0, ip, asr r6
   2412c:	muleq	r7, r2, r7
   24130:	andcs	fp, r0, #48, 10	; 0xc000000
   24134:	addlt	r4, r5, r6, lsl ip
   24138:			; <UNDEFINED> instruction: 0x460d4b16
   2413c:			; <UNDEFINED> instruction: 0x4611447c
   24140:	strmi	r5, [r4], -r3, ror #17
   24144:	movwls	r6, #14363	; 0x381b
   24148:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2414c:	mrc2	7, 6, pc, cr12, cr15, {7}
   24150:	bmi	490678 <mkdtemp@@Base+0x43e69c>
   24154:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   24158:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2415c:	subsmi	r9, sl, r3, lsl #22
   24160:	andlt	sp, r5, r4, lsl r1
   24164:	stmdbge	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
   24168:			; <UNDEFINED> instruction: 0xf7ff4620
   2416c:	stmdacs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   24170:	stmdbls	r1, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   24174:	strtmi	sl, [r8], -r2, lsl #20
   24178:			; <UNDEFINED> instruction: 0xf87cf7fa
   2417c:	mvnle	r2, r0, lsl #16
   24180:	ldrdcs	lr, [r1, -sp]
   24184:			; <UNDEFINED> instruction: 0xf7ff4620
   24188:	strb	pc, [r2, r7, lsl #27]!	; <UNPREDICTABLE>
   2418c:	ldmda	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24190:	andeq	r1, r7, r4, asr #14
   24194:	andeq	r0, r0, ip, asr r6
   24198:	andeq	r1, r7, sl, lsr #14
   2419c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   241a0:	ldrbtmi	r4, [ip], #2836	; 0xb14
   241a4:	addlt	fp, r3, r0, lsr r5
   241a8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   241ac:			; <UNDEFINED> instruction: 0x460d4614
   241b0:	strtmi	r4, [r1], -sl, ror #12
   241b4:	movwls	r6, #6171	; 0x181b
   241b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   241bc:			; <UNDEFINED> instruction: 0xf85af7fa
   241c0:	blle	6e1c8 <mkdtemp@@Base+0x1c1ec>
   241c4:	stmdblt	ip, {r5, r9, sl, lr}^
   241c8:	blmi	2b69fc <mkdtemp@@Base+0x264a20>
   241cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   241d0:	blls	7e240 <mkdtemp@@Base+0x2c264>
   241d4:	qaddle	r4, sl, r8
   241d8:	ldclt	0, cr11, [r0, #-12]!
   241dc:	strtmi	r9, [r2], -r0, lsl #16
   241e0:			; <UNDEFINED> instruction: 0xf7e24629
   241e4:	andcs	lr, r0, r0, lsr #19
   241e8:			; <UNDEFINED> instruction: 0xf7e2e7ee
   241ec:	svclt	0x0000e810
   241f0:	ldrdeq	r1, [r7], -lr
   241f4:	andeq	r0, r0, ip, asr r6
   241f8:			; <UNDEFINED> instruction: 0x000716b4
   241fc:			; <UNDEFINED> instruction: 0x4605b530
   24200:	strmi	fp, [r8], -r3, lsl #1
   24204:			; <UNDEFINED> instruction: 0xf7f9460c
   24208:	andls	pc, r1, fp, asr pc	; <UNPREDICTABLE>
   2420c:			; <UNDEFINED> instruction: 0xf7f94620
   24210:	stmdbls	r1, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   24214:	strtmi	r4, [r8], -r2, lsl #12
   24218:	pop	{r0, r1, ip, sp, pc}
   2421c:			; <UNDEFINED> instruction: 0xf7ff4030
   24220:	svclt	0x0000bfbd
   24224:			; <UNDEFINED> instruction: 0xc094f8df
   24228:	mvnscc	pc, #79	; 0x4f
   2422c:	ldrbtmi	fp, [ip], #1520	; 0x5f0
   24230:	addlt	r4, r9, r3, lsr #24
   24234:	ldrmi	r4, [r5], -lr, lsl #12
   24238:	andvs	lr, r0, #3358720	; 0x334000
   2423c:	strls	r2, [r5, #-256]	; 0xffffff00
   24240:			; <UNDEFINED> instruction: 0xf85c4607
   24244:	strmi	r4, [r8], -r4
   24248:	stmdavs	r4!, {r0, r9, sp}
   2424c:			; <UNDEFINED> instruction: 0xf04f9407
   24250:			; <UNDEFINED> instruction: 0xf7e10400
   24254:	mcrne	12, 0, lr, cr4, cr8, {3}
   24258:	tstle	sl, fp, lsr #22
   2425c:	blmi	636ac8 <mkdtemp@@Base+0x5e4aec>
   24260:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24264:	blls	1fe2d4 <mkdtemp@@Base+0x1ac2f8>
   24268:	qsuble	r4, sl, r5
   2426c:	andlt	r4, r9, r0, lsr #12
   24270:	stclne	13, cr11, [r1], #-960	; 0xfffffc40
   24274:	ldrtmi	sl, [r8], -r6, lsl #20
   24278:	tstls	r3, r5, lsl #10
   2427c:			; <UNDEFINED> instruction: 0xfffaf7f9
   24280:	svclt	0x00b81e03
   24284:	blle	ffa75afc <mkdtemp@@Base+0xffa23b20>
   24288:			; <UNDEFINED> instruction: 0xf04f9d05
   2428c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   24290:	stmdals	r6, {r0, r9, sp}
   24294:	strls	r9, [r1, #-1536]	; 0xfffffa00
   24298:	mrrc	7, 14, pc, r4, cr1	; <UNPREDICTABLE>
   2429c:	smlabble	r5, r4, r2, r4
   242a0:	tstcs	r1, r8, lsr r6
   242a4:			; <UNDEFINED> instruction: 0xf84ef7fa
   242a8:	ldrb	r4, [r7, r4, lsl #12]
   242ac:	ldrbtcc	pc, [pc], #79	; 242b4 <__read_chk@plt+0x1d850>	; <UNPREDICTABLE>
   242b0:			; <UNDEFINED> instruction: 0xf06fe7d4
   242b4:	ldrb	r0, [r1, r9, lsl #8]
   242b8:	svc	0x00a8f7e1
   242bc:	andeq	r1, r7, r2, asr r6
   242c0:	andeq	r0, r0, ip, asr r6
   242c4:	andeq	r1, r7, r0, lsr #12
   242c8:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
   242cc:	addlt	fp, r2, r0, lsl #10
   242d0:	bge	f6f10 <mkdtemp@@Base+0xa4f34>
   242d4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   242d8:	blne	162428 <mkdtemp@@Base+0x11044c>
   242dc:	movwls	r6, #6171	; 0x181b
   242e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   242e4:			; <UNDEFINED> instruction: 0xf7ff9200
   242e8:	bmi	2a4164 <mkdtemp@@Base+0x252188>
   242ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   242f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   242f4:	subsmi	r9, sl, r1, lsl #22
   242f8:	andlt	sp, r2, r4, lsl #2
   242fc:	bl	162478 <mkdtemp@@Base+0x11049c>
   24300:	ldrbmi	fp, [r0, -r3]!
   24304:	svc	0x0082f7e1
   24308:	andeq	r1, r7, ip, lsr #11
   2430c:	andeq	r0, r0, ip, asr r6
   24310:	muleq	r7, r2, r5
   24314:			; <UNDEFINED> instruction: 0x461db570
   24318:	addlt	r4, r2, r7, lsl lr
   2431c:			; <UNDEFINED> instruction: 0x46144b17
   24320:			; <UNDEFINED> instruction: 0x466a447e
   24324:	ldmpl	r3!, {r3, r8, sp}^
   24328:	movwls	r6, #6171	; 0x181b
   2432c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24330:			; <UNDEFINED> instruction: 0xffa0f7f9
   24334:	blle	4ee33c <mkdtemp@@Base+0x49c360>
   24338:	vmuleq.f64	d9, d8, d0
   2433c:	beq	aa73e8 <mkdtemp@@Base+0xa5540c>
   24340:	andsvc	r0, r8, r6, lsr #28
   24344:	blls	2c34c <__read_chk@plt+0x258e8>
   24348:	stceq	0, cr7, [r1], #-356	; 0xfffffe9c
   2434c:	addsvc	r9, sl, r0, lsl #22
   24350:	blls	26be0 <__read_chk@plt+0x2017c>
   24354:	blls	406d0 <error@@Base+0x111cc>
   24358:			; <UNDEFINED> instruction: 0x711e71dc
   2435c:	orrsvc	r7, sl, r9, asr r1
   24360:	blmi	1b6b84 <mkdtemp@@Base+0x164ba8>
   24364:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24368:	blls	7e3d8 <mkdtemp@@Base+0x2c3fc>
   2436c:	qaddle	r4, sl, r1
   24370:	ldcllt	0, cr11, [r0, #-8]!
   24374:	svc	0x004af7e1
   24378:	andeq	r1, r7, r0, ror #10
   2437c:	andeq	r0, r0, ip, asr r6
   24380:	andeq	r1, r7, ip, lsl r5
   24384:	addlt	fp, r3, r0, lsr r5
   24388:			; <UNDEFINED> instruction: 0x460c4d13
   2438c:			; <UNDEFINED> instruction: 0x466a4b13
   24390:	tstcs	r4, sp, ror r4
   24394:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   24398:			; <UNDEFINED> instruction: 0xf04f9301
   2439c:			; <UNDEFINED> instruction: 0xf7f90300
   243a0:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   243a4:	blls	5afd8 <mkdtemp@@Base+0x8ffc>
   243a8:	stceq	14, cr0, [r1], #-148	; 0xffffff6c
   243ac:	andcs	r0, r0, r2, lsr #20
   243b0:	blls	4042c <error@@Base+0x10f28>
   243b4:	blls	40520 <error@@Base+0x1101c>
   243b8:	blls	40628 <error@@Base+0x11124>
   243bc:	bmi	240734 <mkdtemp@@Base+0x1ee758>
   243c0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   243c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   243c8:	subsmi	r9, sl, r1, lsl #22
   243cc:	andlt	sp, r3, r1, lsl #2
   243d0:			; <UNDEFINED> instruction: 0xf7e1bd30
   243d4:	svclt	0x0000ef1c
   243d8:	strdeq	r1, [r7], -r0
   243dc:	andeq	r0, r0, ip, asr r6
   243e0:			; <UNDEFINED> instruction: 0x000714be
   243e4:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   243e8:	ldrbtmi	r4, [ip], #2834	; 0xb12
   243ec:	addlt	fp, r2, r0, lsl r5
   243f0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   243f4:	strbtmi	r4, [sl], -ip, lsl #12
   243f8:	ldmdavs	fp, {r1, r8, sp}
   243fc:			; <UNDEFINED> instruction: 0xf04f9301
   24400:			; <UNDEFINED> instruction: 0xf7f90300
   24404:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   24408:	blls	5b024 <mkdtemp@@Base+0x9048>
   2440c:	andcs	r0, r0, r2, lsr #20
   24410:	blls	40480 <error@@Base+0x10f7c>
   24414:	bmi	24058c <mkdtemp@@Base+0x1ee5b0>
   24418:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2441c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24420:	subsmi	r9, sl, r1, lsl #22
   24424:	andlt	sp, r2, r1, lsl #2
   24428:			; <UNDEFINED> instruction: 0xf7e1bd10
   2442c:	svclt	0x0000eef0
   24430:	muleq	r7, r6, r4
   24434:	andeq	r0, r0, ip, asr r6
   24438:	andeq	r1, r7, r6, ror #8
   2443c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   24440:	ldrbtmi	r4, [ip], #2832	; 0xb10
   24444:	addlt	fp, r2, r0, lsl r5
   24448:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   2444c:	strbtmi	r4, [sl], -ip, lsl #12
   24450:	ldmdavs	fp, {r0, r8, sp}
   24454:			; <UNDEFINED> instruction: 0xf04f9301
   24458:			; <UNDEFINED> instruction: 0xf7f90300
   2445c:	bmi	2e4090 <mkdtemp@@Base+0x2920b4>
   24460:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, lr}
   24464:	blls	542f4 <mkdtemp@@Base+0x2318>
   24468:	andsvc	r2, ip, r0
   2446c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   24470:	blls	7e4e0 <mkdtemp@@Base+0x2c504>
   24474:	qaddle	r4, sl, r1
   24478:	ldclt	0, cr11, [r0, #-8]
   2447c:	cdp	7, 12, cr15, cr6, cr1, {7}
   24480:	andeq	r1, r7, lr, lsr r4
   24484:	andeq	r0, r0, ip, asr r6
   24488:	andeq	r1, r7, r0, lsr #8
   2448c:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   24490:	ldrbtmi	fp, [ip], #1392	; 0x570
   24494:	addlt	r4, r2, r8, lsl lr
   24498:			; <UNDEFINED> instruction: 0x461d4614
   2449c:	strbtmi	r2, [fp], -r8, lsl #4
   244a0:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   244a4:			; <UNDEFINED> instruction: 0x96016836
   244a8:	streq	pc, [r0], -pc, asr #32
   244ac:	strls	r2, [r0], -r0, lsl #12
   244b0:	blx	ff0e24b6 <mkdtemp@@Base+0xff0904da>
   244b4:	blls	52afc <mkdtemp@@Base+0xb20>
   244b8:	stceq	14, cr0, [r9], #-184	; 0xffffff48
   244bc:	andsvc	r0, lr, sl, lsr #20
   244c0:	blls	27d60 <__read_chk@plt+0x212fc>
   244c4:	stceq	0, cr7, [r1], #-356	; 0xfffffe9c
   244c8:	addsvc	r9, sl, r0, lsl #22
   244cc:	blls	26d5c <__read_chk@plt+0x202f8>
   244d0:	blls	4084c <error@@Base+0x11348>
   244d4:			; <UNDEFINED> instruction: 0x711e71dc
   244d8:	orrsvc	r7, sl, r9, asr r1
   244dc:	blmi	1b6d00 <mkdtemp@@Base+0x164d24>
   244e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   244e4:	blls	7e554 <mkdtemp@@Base+0x2c578>
   244e8:	qaddle	r4, sl, r1
   244ec:	ldcllt	0, cr11, [r0, #-8]!
   244f0:	cdp	7, 8, cr15, cr12, cr1, {7}
   244f4:	andeq	r1, r7, lr, ror #7
   244f8:	andeq	r0, r0, ip, asr r6
   244fc:	andeq	r1, r7, r0, lsr #7
   24500:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   24504:	ldrbtmi	fp, [ip], #1328	; 0x530
   24508:	addlt	r4, r3, r4, lsl sp
   2450c:	andcs	r4, r4, #20, 12	; 0x1400000
   24510:			; <UNDEFINED> instruction: 0xf85c466b
   24514:	stmdavs	sp!, {r0, r2, ip, lr}
   24518:			; <UNDEFINED> instruction: 0xf04f9501
   2451c:	strcs	r0, [r0, #-1280]	; 0xfffffb00
   24520:			; <UNDEFINED> instruction: 0xf7ff9500
   24524:	ldmdblt	r0, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
   24528:	vmuleq.f64	d9, d5, d0
   2452c:	beq	8a75b8 <mkdtemp@@Base+0x8555dc>
   24530:	blls	405ac <error@@Base+0x110a8>
   24534:	blls	406a0 <error@@Base+0x1119c>
   24538:	blls	407a8 <error@@Base+0x112a4>
   2453c:	bmi	2408b4 <mkdtemp@@Base+0x1ee8d8>
   24540:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   24544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24548:	subsmi	r9, sl, r1, lsl #22
   2454c:	andlt	sp, r3, r1, lsl #2
   24550:			; <UNDEFINED> instruction: 0xf7e1bd30
   24554:	svclt	0x0000ee5c
   24558:	andeq	r1, r7, sl, ror r3
   2455c:	andeq	r0, r0, ip, asr r6
   24560:	andeq	r1, r7, lr, lsr r3
   24564:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   24568:	ldrbtmi	fp, [ip], #1328	; 0x530
   2456c:	addlt	r4, r3, r1, lsl sp
   24570:	andcs	r4, r2, #20, 12	; 0x1400000
   24574:			; <UNDEFINED> instruction: 0xf85c466b
   24578:	stmdavs	sp!, {r0, r2, ip, lr}
   2457c:			; <UNDEFINED> instruction: 0xf04f9501
   24580:	strcs	r0, [r0, #-1280]	; 0xfffffb00
   24584:			; <UNDEFINED> instruction: 0xf7ff9500
   24588:	stmdblt	r0!, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   2458c:	beq	8cb194 <mkdtemp@@Base+0x8791b8>
   24590:	blls	40600 <error@@Base+0x110fc>
   24594:	bmi	24070c <mkdtemp@@Base+0x1ee730>
   24598:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2459c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   245a0:	subsmi	r9, sl, r1, lsl #22
   245a4:	andlt	sp, r3, r1, lsl #2
   245a8:			; <UNDEFINED> instruction: 0xf7e1bd30
   245ac:	svclt	0x0000ee30
   245b0:	andeq	r1, r7, r6, lsl r3
   245b4:	andeq	r0, r0, ip, asr r6
   245b8:	andeq	r1, r7, r6, ror #5
   245bc:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   245c0:	ldrbtmi	fp, [ip], #1328	; 0x530
   245c4:	addlt	r4, r3, pc, lsl #26
   245c8:	andcs	r4, r1, #20, 12	; 0x1400000
   245cc:			; <UNDEFINED> instruction: 0xf85c466b
   245d0:	stmdavs	sp!, {r0, r2, ip, lr}
   245d4:			; <UNDEFINED> instruction: 0xf04f9501
   245d8:	strcs	r0, [r0, #-1280]	; 0xfffffb00
   245dc:			; <UNDEFINED> instruction: 0xf7ff9500
   245e0:	stmdblt	r8, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   245e4:	andsvc	r9, ip, r0, lsl #22
   245e8:	blmi	1b6e0c <mkdtemp@@Base+0x164e30>
   245ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   245f0:	blls	7e660 <mkdtemp@@Base+0x2c684>
   245f4:	qaddle	r4, sl, r1
   245f8:	ldclt	0, cr11, [r0, #-12]!
   245fc:	cdp	7, 0, cr15, cr6, cr1, {7}
   24600:			; <UNDEFINED> instruction: 0x000712be
   24604:	andeq	r0, r0, ip, asr r6
   24608:	muleq	r7, r4, r2
   2460c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   24610:	ldrbtmi	fp, [ip], #1328	; 0x530
   24614:	addlt	r4, r5, r2, lsl ip
   24618:			; <UNDEFINED> instruction: 0x461a4615
   2461c:	blge	c8e28 <mkdtemp@@Base+0x76e4c>
   24620:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   24624:	strls	r6, [r3], #-2084	; 0xfffff7dc
   24628:	streq	pc, [r0], #-79	; 0xffffffb1
   2462c:	strls	r2, [r2], #-1024	; 0xfffffc00
   24630:	blx	e2636 <mkdtemp@@Base+0x9065a>
   24634:	stmdblt	r0!, {r2, r9, sl, lr}
   24638:	strtmi	r9, [r9], -r1, lsl #20
   2463c:			; <UNDEFINED> instruction: 0xf7e19802
   24640:	bmi	260410 <mkdtemp@@Base+0x20e434>
   24644:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   24648:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2464c:	subsmi	r9, sl, r3, lsl #22
   24650:	strtmi	sp, [r0], -r2, lsl #2
   24654:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   24658:	ldcl	7, cr15, [r8, #900]	; 0x384
   2465c:	andeq	r1, r7, lr, ror #4
   24660:	andeq	r0, r0, ip, asr r6
   24664:	andeq	r1, r7, sl, lsr r2
   24668:			; <UNDEFINED> instruction: 0x460db530
   2466c:			; <UNDEFINED> instruction: 0x4614491c
   24670:			; <UNDEFINED> instruction: 0xf64f4a1c
   24674:	ldrbtmi	r7, [r9], #-1020	; 0xfffffc04
   24678:	mvnsvc	pc, #192, 4
   2467c:	umulllt	r4, r3, ip, r2
   24680:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   24684:			; <UNDEFINED> instruction: 0xf04f9201
   24688:	stmdale	r4!, {r9}
   2468c:	strbtmi	r1, [sl], -r1, lsr #26
   24690:	ldc2l	7, cr15, [r0, #996]!	; 0x3e4
   24694:	blle	32e69c <mkdtemp@@Base+0x2dc6c0>
   24698:	cdpeq	8, 2, cr9, cr1, cr0, {0}
   2469c:	beq	8e772c <mkdtemp@@Base+0x895750>
   246a0:	strtmi	r7, [r0], -r1
   246a4:	subvc	r9, sl, r0, lsl #18
   246a8:	addsvc	r9, r3, r0, lsl #20
   246ac:	sbcsvc	r9, ip, r0, lsl #22
   246b0:	bmi	392be8 <mkdtemp@@Base+0x340c0c>
   246b4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   246b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   246bc:	subsmi	r9, sl, r1, lsl #22
   246c0:	andlt	sp, r3, ip, lsl #2
   246c4:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
   246c8:	strtmi	r4, [r9], -r2, lsr #12
   246cc:			; <UNDEFINED> instruction: 0xf7e13004
   246d0:	andcs	lr, r0, sl, lsr #30
   246d4:			; <UNDEFINED> instruction: 0xf06fe7ed
   246d8:	strb	r0, [sl, r8]!
   246dc:	ldc	7, cr15, [r6, #900]	; 0x384
   246e0:	andeq	r1, r7, sl, lsl #4
   246e4:	andeq	r0, r0, ip, asr r6
   246e8:	andeq	r1, r7, sl, asr #3
   246ec:			; <UNDEFINED> instruction: 0x460ab538
   246f0:	strmi	r4, [ip], -r5, lsl #12
   246f4:			; <UNDEFINED> instruction: 0x4608b119
   246f8:	svc	0x003ef7e1
   246fc:	strtmi	r4, [r1], -r2, lsl #12
   24700:	pop	{r3, r5, r9, sl, lr}
   24704:			; <UNDEFINED> instruction: 0xf7ff4038
   24708:	svclt	0x0000bfaf
   2470c:			; <UNDEFINED> instruction: 0x460ab530
   24710:	strmi	fp, [ip], -r3, lsl #1
   24714:			; <UNDEFINED> instruction: 0x4605b151
   24718:			; <UNDEFINED> instruction: 0xf7f94608
   2471c:	ldrdls	pc, [r1], -r1
   24720:			; <UNDEFINED> instruction: 0xf7f94620
   24724:	stmdbls	r1, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   24728:	strtmi	r4, [r8], -r2, lsl #12
   2472c:	pop	{r0, r1, ip, sp, pc}
   24730:			; <UNDEFINED> instruction: 0xf7ff4030
   24734:	svclt	0x0000bf99
   24738:	blx	fec91f00 <mkdtemp@@Base+0xfec3ff24>
   2473c:	stcmi	3, cr15, [r1], #-516	; 0xfffffdfc
   24740:	bmi	89095c <mkdtemp@@Base+0x83e980>
   24744:	ldrbtmi	r0, [ip], #-2395	; 0xfffff6a5
   24748:	svclt	0x00082800
   2474c:	stmiapl	r2!, {r0, r8, r9, sp}
   24750:	andls	r6, r3, #1179648	; 0x120000
   24754:	andeq	pc, r0, #79	; 0x4f
   24758:	andvs	fp, fp, r3, ror #22
   2475c:	strmi	sl, [sp], -r2, lsl #20
   24760:	strmi	sl, [r6], -r1, lsl #18
   24764:	blx	ff46276a <mkdtemp@@Base+0xff41078e>
   24768:	cmplt	r0, r4, lsl #12
   2476c:	blmi	5b6fd0 <mkdtemp@@Base+0x564ff4>
   24770:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24774:	blls	fe7e4 <mkdtemp@@Base+0xac808>
   24778:	qsuble	r4, sl, r1
   2477c:	andlt	r4, r5, r0, lsr #12
   24780:	ldmib	sp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   24784:			; <UNDEFINED> instruction: 0xf7f90101
   24788:	strmi	pc, [r7], -pc, asr #20
   2478c:	stmdbls	r2, {r3, r5, r7, r8, ip, sp, pc}
   24790:	tstcc	r4, r0, lsr r6
   24794:	stc2	7, cr15, [r8, #996]	; 0x3e4
   24798:	ldmdblt	r8!, {r2, r9, sl, lr}
   2479c:			; <UNDEFINED> instruction: 0x46384631
   247a0:	blx	186278c <mkdtemp@@Base+0x18107b0>
   247a4:	stmdblt	r8, {r2, r9, sl, lr}
   247a8:	ldrb	r6, [pc, pc, lsr #32]
   247ac:			; <UNDEFINED> instruction: 0xf7f94638
   247b0:	ldrb	pc, [fp, r9, lsr #21]	; <UNPREDICTABLE>
   247b4:	streq	pc, [r9], #-111	; 0xffffff91
   247b8:			; <UNDEFINED> instruction: 0xf06fe7d8
   247bc:	ldrb	r0, [r5, r1, lsl #8]
   247c0:	stc	7, cr15, [r4, #-900]!	; 0xfffffc7c
   247c4:	andeq	r1, r7, sl, lsr r1
   247c8:	andeq	r0, r0, ip, asr r6
   247cc:	andeq	r1, r7, r0, lsl r1
   247d0:	mvnsmi	lr, sp, lsr #18
   247d4:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
   247d8:	bmi	a76030 <mkdtemp@@Base+0xa24054>
   247dc:	mvnsvc	pc, #82837504	; 0x4f00000
   247e0:	vmvn.i32	q10, #589824	; 0x00090000
   247e4:	addsmi	r7, ip, #-67108861	; 0xfc000003
   247e8:	stmpl	sl, {r1, r7, ip, sp, pc}
   247ec:	andls	r6, r1, #1179648	; 0x120000
   247f0:	andeq	pc, r0, #79	; 0x4f
   247f4:	cmnlt	r4, sp, lsr r8
   247f8:	and	r4, r2, fp, lsr #12
   247fc:	ldrmi	r3, [sp], -r1, lsl #24
   24800:	ldmdavc	lr, {r0, r3, ip, lr, pc}
   24804:	movwcc	r4, #5661	; 0x161d
   24808:	rscsle	r2, r7, r0, lsl #28
   2480c:	ldmdbne	r7!, {r1, r2, r4, r5, r6, r7, r8, fp}
   24810:			; <UNDEFINED> instruction: 0x46b01d39
   24814:	strtmi	lr, [r7], -r3
   24818:	smlatbcs	r4, r0, r6, r4
   2481c:	strbtmi	r4, [sl], -r6, lsr #12
   24820:	stc2	7, cr15, [r8, #-996]!	; 0xfffffc1c
   24824:	blle	42e82c <mkdtemp@@Base+0x3dc850>
   24828:	vaddeq.f64	d9, d8, d0
   2482c:	beq	ea7918 <mkdtemp@@Base+0xe5593c>
   24830:	blls	40898 <error@@Base+0x11394>
   24834:	blls	409a0 <error@@Base+0x1149c>
   24838:	blls	40aa8 <error@@Base+0x115a4>
   2483c:	ldrsblt	r7, [r6, -pc]
   24840:	andcs	r9, r0, #0, 22
   24844:	ldmdblt	ip, {r1, r3, r4, r8, ip, sp, lr}^
   24848:	bmi	3ac850 <mkdtemp@@Base+0x35a874>
   2484c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   24850:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24854:	subsmi	r9, sl, r1, lsl #22
   24858:	andlt	sp, r2, lr, lsl #2
   2485c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   24860:			; <UNDEFINED> instruction: 0xf1089800
   24864:	strtmi	r0, [r2], -r4, lsl #16
   24868:	strbmi	r4, [r0], #-1577	; 0xfffff9d7
   2486c:	cdp	7, 5, cr15, cr10, cr1, {7}
   24870:			; <UNDEFINED> instruction: 0xf06fe7ea
   24874:	strb	r0, [r8, r8]!
   24878:	stcl	7, cr15, [r8], {225}	; 0xe1
   2487c:	andeq	r1, r7, r0, lsr #1
   24880:	andeq	r0, r0, ip, asr r6
   24884:	andeq	r1, r7, r2, lsr r0
   24888:	mvnsmi	lr, #737280	; 0xb4000
   2488c:	stcmi	0, cr11, [r8], #-532	; 0xfffffdec
   24890:	blmi	a360d4 <mkdtemp@@Base+0x9e40f8>
   24894:	ldrbtmi	sl, [ip], #-2305	; 0xfffff6ff
   24898:	bge	b62e0 <mkdtemp@@Base+0x64304>
   2489c:	stmiapl	r3!, {r0, r7, r9, sl, lr}^
   248a0:	movwls	r6, #14363	; 0x381b
   248a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   248a8:	blx	be28ae <mkdtemp@@Base+0xb908d2>
   248ac:	blle	a6e8b4 <mkdtemp@@Base+0xa1c8d8>
   248b0:	stmdbcs	r0, {r1, r8, fp, ip, pc}
   248b4:	stcls	0, cr13, [r1, #-196]	; 0xffffff3c
   248b8:	strteq	r7, [r3], -ip, lsr #16
   248bc:			; <UNDEFINED> instruction: 0xf640d432
   248c0:	addsmi	r0, r9, #67108864	; 0x4000000
   248c4:	tstle	r0, fp, lsr #16
   248c8:			; <UNDEFINED> instruction: 0x1c6bbb4c
   248cc:	ldmdane	sl, {r0, r2, r3, sl, lr}^
   248d0:	adcmi	lr, fp, #4
   248d4:	eorle	r9, r0, r1, lsl #6
   248d8:	blmi	a292c <mkdtemp@@Base+0x50950>
   248dc:			; <UNDEFINED> instruction: 0x2c001ad6
   248e0:	strdlt	sp, [pc, -r7]
   248e4:	eorsvs	r9, fp, r1, lsl #22
   248e8:	svceq	0x0000f1b8
   248ec:			; <UNDEFINED> instruction: 0xf8c8d001
   248f0:	mrscc	r6, (UNDEF: 4)
   248f4:			; <UNDEFINED> instruction: 0xf7f94648
   248f8:	stmdacc	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   248fc:	andcs	fp, r1, r8, lsl pc
   24900:	stc2l	0, cr15, [lr, #188]!	; 0xbc
   24904:	blmi	2f713c <mkdtemp@@Base+0x2a5160>
   24908:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2490c:	blls	fe97c <mkdtemp@@Base+0xac9a0>
   24910:	qaddle	r4, sl, sl
   24914:	pop	{r0, r2, ip, sp, pc}
   24918:			; <UNDEFINED> instruction: 0x260083f0
   2491c:			; <UNDEFINED> instruction: 0xf06fe7e1
   24920:	strb	r0, [pc, r6]!
   24924:	andeq	pc, r4, pc, rrx
   24928:			; <UNDEFINED> instruction: 0xf7e1e7ec
   2492c:	svclt	0x0000ec70
   24930:	andeq	r0, r7, sl, ror #31
   24934:	andeq	r0, r0, ip, asr r6
   24938:	andeq	r0, r7, r8, ror pc
   2493c:	rsble	r2, r9, r0, lsl #18
   24940:	svcmi	0x00f8e92d
   24944:	blmi	d36354 <mkdtemp@@Base+0xce4378>
   24948:			; <UNDEFINED> instruction: 0xf8df4616
   2494c:	pkhtbmi	r9, r8, r0, asr #1
   24950:	ldrdlt	pc, [ip], #143	; 0x8f
   24954:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
   24958:	ldrbtmi	r8, [r9], #2818	; 0xb02
   2495c:			; <UNDEFINED> instruction: 0x270044fb
   24960:	bcc	460188 <mkdtemp@@Base+0x40e1ac>
   24964:			; <UNDEFINED> instruction: 0x463d463b
   24968:	bcs	4601d0 <mkdtemp@@Base+0x40e1f4>
   2496c:	tstcs	r1, r0, lsl r7
   24970:			; <UNDEFINED> instruction: 0xf7e14630
   24974:	adcsmi	lr, sp, #3244032	; 0x318000
   24978:	strtmi	sp, [ip], -r1, asr #4
   2497c:			; <UNDEFINED> instruction: 0xf81ae008
   24980:	ldrbmi	r3, [sl], -r4
   24984:	ldrtmi	r3, [r0], -r1, lsl #8
   24988:	ldmib	sl!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2498c:			; <UNDEFINED> instruction: 0xd00c42bc
   24990:	ldrtmi	r4, [r3], -r0, lsr #11
   24994:	andeq	pc, r3, #79	; 0x4f
   24998:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   2499c:	stmiale	lr!, {r3, r6, r9, sl, lr}^
   249a0:			; <UNDEFINED> instruction: 0xf7e13401
   249a4:	adcsmi	lr, ip, #160, 26	; 0x2800
   249a8:			; <UNDEFINED> instruction: 0x4631d1f2
   249ac:			; <UNDEFINED> instruction: 0xf7e12020
   249b0:	mul	r6, r2, sp
   249b4:	eorcs	r4, lr, r1, lsr r6
   249b8:	stc	7, cr15, [ip, #900]	; 0x384
   249bc:	adcsmi	r3, sp, #4194304	; 0x400000
   249c0:	strmi	sp, [r8, #19]!
   249c4:			; <UNDEFINED> instruction: 0xf81ad9fa
   249c8:	strteq	r4, [r2], -r5
   249cc:			; <UNDEFINED> instruction: 0xf7e1d4f2
   249d0:	stmdavs	r3, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   249d4:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   249d8:	strble	r0, [fp, #1115]!	; 0x45b
   249dc:	strtmi	r3, [r0], -r1, lsl #10
   249e0:			; <UNDEFINED> instruction: 0xf7e14631
   249e4:	adcsmi	lr, sp, #120, 26	; 0x1e00
   249e8:	ldrtmi	sp, [r1], -fp, ror #3
   249ec:			; <UNDEFINED> instruction: 0xf7e1200a
   249f0:	ldrmi	lr, [r8, #3442]!	; 0xd72
   249f4:	ldc	8, cr13, [sp], #728	; 0x2d8
   249f8:	pop	{r1, r8, r9, fp, pc}
   249fc:	shsub8mi	r8, r1, r8
   24a00:			; <UNDEFINED> instruction: 0xf7e12020
   24a04:	ldrtmi	lr, [r1], -r8, ror #26
   24a08:			; <UNDEFINED> instruction: 0xf7e1200a
   24a0c:	ldrmi	lr, [r8, #3428]!	; 0xd64
   24a10:	ldrb	sp, [r0, r8, lsr #17]!
   24a14:	svclt	0x00004770
   24a18:	andeq	r9, r3, ip, lsl ip
   24a1c:	andeq	r9, r3, r6, lsr #24
   24a20:	andeq	r9, r3, ip, lsl ip
   24a24:	addlt	fp, r2, r0, ror r5
   24a28:	strmi	r4, [r4], -sp, lsl #12
   24a2c:	blx	ff962a18 <mkdtemp@@Base+0xff910a3c>
   24a30:	strtmi	r4, [r3], -fp, lsl #20
   24a34:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   24a38:	strtmi	r9, [r8], -r0
   24a3c:	stmdb	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24a40:			; <UNDEFINED> instruction: 0xf7f94620
   24a44:			; <UNDEFINED> instruction: 0x4606fb3d
   24a48:			; <UNDEFINED> instruction: 0xf7f94620
   24a4c:			; <UNDEFINED> instruction: 0x462afad5
   24a50:	ldrtmi	r4, [r0], -r1, lsl #12
   24a54:	pop	{r1, ip, sp, pc}
   24a58:			; <UNDEFINED> instruction: 0xf7ff4070
   24a5c:	svclt	0x0000bf6f
   24a60:	andeq	r9, r3, lr, asr #22
   24a64:	blmi	b7731c <mkdtemp@@Base+0xb25340>
   24a68:	ldrblt	r4, [r0, #1146]!	; 0x47a
   24a6c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   24a70:	cfmadda32mi	mvax0, mvax4, mvfx11, mvfx5
   24a74:	movwls	r6, #22555	; 0x581b
   24a78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24a7c:	blx	fef62a68 <mkdtemp@@Base+0xfef10a8c>
   24a80:			; <UNDEFINED> instruction: 0x4604447e
   24a84:			; <UNDEFINED> instruction: 0xf7f94628
   24a88:			; <UNDEFINED> instruction: 0x466dfb1b
   24a8c:	cfmadd32gt	mvax0, mvfx4, mvfx15, mvfx7
   24a90:	strgt	r6, [pc, #-2102]	; 24262 <__read_chk@plt+0x1d7fe>
   24a94:	cmnlt	r4, #46	; 0x2e
   24a98:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   24a9c:	eorle	r4, r8, #156, 4	; 0xc0000009
   24aa0:	stclne	0, cr0, [r8], #-404	; 0xfffffe6c
   24aa4:	stcl	7, cr15, [r2, #-900]!	; 0xfffffc7c
   24aa8:	mrcne	3, 3, fp, cr9, cr8, {0}
   24aac:	strmi	r4, [r2], -r5, lsl #8
   24ab0:	svccc	0x0001f811
   24ab4:	andcc	sl, r2, #6, 28	; 0x60
   24ab8:	tstne	r3, #6144	; 0x1800
   24abc:	ldccc	8, cr15, [r8], {19}
   24ac0:	stccc	8, cr15, [r2], {2}
   24ac4:			; <UNDEFINED> instruction: 0xf003780b
   24ac8:	ldrtmi	r0, [r3], #-783	; 0xfffffcf1
   24acc:	ldccc	8, cr15, [r8], {19}
   24ad0:	stccc	8, cr15, [r1], {2}
   24ad4:			; <UNDEFINED> instruction: 0xd1eb4295
   24ad8:			; <UNDEFINED> instruction: 0xf8002300
   24adc:	bmi	470b34 <mkdtemp@@Base+0x41eb58>
   24ae0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   24ae4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24ae8:	subsmi	r9, sl, r5, lsl #22
   24aec:	andlt	sp, r7, r2, lsl r1
   24af0:	strdcs	fp, [r0], -r0
   24af4:	bmi	35eac8 <mkdtemp@@Base+0x30caec>
   24af8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   24afc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24b00:	subsmi	r9, sl, r5, lsl #22
   24b04:	stmdami	r9, {r1, r2, r8, ip, lr, pc}
   24b08:	andlt	r4, r7, r8, ror r4
   24b0c:	ldrhtmi	lr, [r0], #141	; 0x8d
   24b10:	svclt	0x0080f7e1
   24b14:	bl	1ee2aa0 <mkdtemp@@Base+0x1e90ac4>
   24b18:	andeq	r0, r7, r8, lsl lr
   24b1c:	andeq	r0, r0, ip, asr r6
   24b20:	andeq	r9, r3, ip, lsl fp
   24b24:	muleq	r7, lr, sp
   24b28:	andeq	r0, r7, r6, lsl #27
   24b2c:	muleq	r3, r4, r8
   24b30:	svclt	0x00182900
   24b34:	push	{fp, sp}
   24b38:	vstr	FPSCR_nzcvqc, [sp, #-480]!	; 0xfffffe20
   24b3c:			; <UNDEFINED> instruction: 0xf0008b02
   24b40:	ldrmi	r8, [r0], r3, lsl #1
   24b44:	strmi	r4, [r4], -sp, lsl #12
   24b48:	blx	15e2b34 <mkdtemp@@Base+0x1590b58>
   24b4c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   24b50:	rsbsle	r4, r9, #152, 4	; 0x80000009
   24b54:			; <UNDEFINED> instruction: 0xf7f94620
   24b58:	strmi	pc, [r3], pc, asr #20
   24b5c:			; <UNDEFINED> instruction: 0xecbdb920
   24b60:	ldrbmi	r8, [r8], -r2, lsl #22
   24b64:	svchi	0x00f8e8bd
   24b68:			; <UNDEFINED> instruction: 0xf7f94620
   24b6c:			; <UNDEFINED> instruction: 0xf64afa45
   24b70:			; <UNDEFINED> instruction: 0xf6ca23ab
   24b74:	stcne	3, cr2, [r6], {170}	; 0xaa
   24b78:	strcc	pc, [r6], -r3, lsr #23
   24b7c:	adcseq	r0, r6, r6, ror r8
   24b80:			; <UNDEFINED> instruction: 0x46181c73
   24b84:	bcc	4603ac <mkdtemp@@Base+0x40e3d0>
   24b88:			; <UNDEFINED> instruction: 0xf7e1461e
   24b8c:			; <UNDEFINED> instruction: 0x4607ecf0
   24b90:	subsle	r2, ip, r0, lsl #16
   24b94:			; <UNDEFINED> instruction: 0xf7f94620
   24b98:	pkhbtmi	pc, r1, r3, lsl #21	; <UNPREDICTABLE>
   24b9c:			; <UNDEFINED> instruction: 0xf7f94620
   24ba0:	ldrtmi	pc, [r3], -fp, lsr #20	; <UNPREDICTABLE>
   24ba4:			; <UNDEFINED> instruction: 0x4601463a
   24ba8:			; <UNDEFINED> instruction: 0xf0294648
   24bac:			; <UNDEFINED> instruction: 0xf1b0feb1
   24bb0:			; <UNDEFINED> instruction: 0x46833fff
   24bb4:			; <UNDEFINED> instruction: 0xf1b8d027
   24bb8:	eorle	r0, lr, r0, lsl #30
   24bbc:	mvnlt	r7, #3735552	; 0x390000
   24bc0:	stmiaeq	fp!, {r1, r3, r6, r9, ip, sp, lr, pc}^
   24bc4:			; <UNDEFINED> instruction: 0xf6ce1c7e
   24bc8:	b	1beec08 <mkdtemp@@Base+0x1b9cc2c>
   24bcc:			; <UNDEFINED> instruction: 0xf04f0907
   24bd0:	and	r0, r2, r6, asr #20
   24bd4:	blne	a2c34 <mkdtemp@@Base+0x50c58>
   24bd8:			; <UNDEFINED> instruction: 0x4628b371
   24bdc:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
   24be0:	andeq	lr, r6, #9216	; 0x2400
   24be4:	ldmdblt	r0!, {r0, r1, r7, r9, sl, lr}^
   24be8:	blx	fea26d42 <mkdtemp@@Base+0xfe9d4d66>
   24bec:	stmdbeq	r4!, {r2, sl, ip, sp}^
   24bf0:	ldrcs	pc, [r4], #-2826	; 0xfffff4f6
   24bf4:	mvnle	r2, r5, asr #24
   24bf8:	strtmi	r2, [r8], -sl, lsl #2
   24bfc:	ldc2	7, cr15, [lr], {255}	; 0xff
   24c00:	rscle	r2, r7, r0, lsl #16
   24c04:	cfmsub32	mvax4, mvfx4, mvfx8, mvfx3
   24c08:			; <UNDEFINED> instruction: 0x46381a10
   24c0c:	ldc2	0, cr15, [lr], {43}	; 0x2b
   24c10:	blhi	dff0c <mkdtemp@@Base+0x8df30>
   24c14:	pop	{r3, r4, r6, r9, sl, lr}
   24c18:	shsub8mi	r8, r8, r8
   24c1c:	stc	7, cr15, [ip], #900	; 0x384
   24c20:			; <UNDEFINED> instruction: 0x46024639
   24c24:			; <UNDEFINED> instruction: 0xf7ff4628
   24c28:	mrc	10, 0, APSR_nzcv, cr8, cr9, {5}
   24c2c:	pkhbtmi	r1, r3, r0, lsl #20
   24c30:			; <UNDEFINED> instruction: 0xf02b4638
   24c34:	strb	pc, [fp, fp, lsl #24]!	; <UNPREDICTABLE>
   24c38:	rscle	r2, r4, r5, asr #24
   24c3c:	tstcs	sl, r8, lsr #12
   24c40:	blx	fff62c46 <mkdtemp@@Base+0xfff10c6a>
   24c44:	ldrb	r4, [lr, r3, lsl #13]
   24c48:	bleq	2a0e0c <mkdtemp@@Base+0x24ee30>
   24c4c:			; <UNDEFINED> instruction: 0xf06fe787
   24c50:	str	r0, [r4, r1, lsl #22]
   24c54:			; <UNDEFINED> instruction: 0x4607b5f8
   24c58:	strmi	r4, [sp], -r8, lsl #12
   24c5c:	stc	7, cr15, [ip], {225}	; 0xe1
   24c60:	ldmdblt	r0, {r2, r9, sl, lr}
   24c64:	strtmi	r4, [r8], -r5, lsl #12
   24c68:			; <UNDEFINED> instruction: 0xf7e1bdf8
   24c6c:	strmi	lr, [r6], -r0, lsl #25
   24c70:	strtmi	fp, [r2], -r0, lsr #6
   24c74:	ldrtmi	r4, [r1], -r8, lsr #12
   24c78:	cdp2	0, 14, cr15, cr14, cr9, {1}
   24c7c:	blle	46c48c <mkdtemp@@Base+0x41a4b0>
   24c80:			; <UNDEFINED> instruction: 0x46384631
   24c84:	blx	fe2e2c88 <mkdtemp@@Base+0xfe290cac>
   24c88:			; <UNDEFINED> instruction: 0xf04f4621
   24c8c:	mcrne	2, 0, r3, cr5, cr15, {7}
   24c90:	svclt	0x00a84630
   24c94:			; <UNDEFINED> instruction: 0xf7e02500
   24c98:	ldrtmi	lr, [r0], -sl, lsr #29
   24c9c:	cdp	7, 3, cr15, cr2, cr0, {7}
   24ca0:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   24ca4:			; <UNDEFINED> instruction: 0x46214630
   24ca8:	rscscc	pc, pc, #79	; 0x4f
   24cac:	streq	pc, [r3, #-111]	; 0xffffff91
   24cb0:	cdp	7, 9, cr15, cr12, cr0, {7}
   24cb4:			; <UNDEFINED> instruction: 0xf7e04630
   24cb8:	ldrb	lr, [r4, r6, lsr #28]
   24cbc:	streq	pc, [r1, #-111]	; 0xffffff91
   24cc0:	svclt	0x0000e7d1
   24cc4:			; <UNDEFINED> instruction: 0x4604b570
   24cc8:			; <UNDEFINED> instruction: 0xf9faf7f9
   24ccc:	strtmi	r4, [r0], -r5, lsl #12
   24cd0:			; <UNDEFINED> instruction: 0xf992f7f9
   24cd4:	strmi	fp, [r4], -r5, ror #3
   24cd8:	strmi	fp, [r2], -r0, lsr #3
   24cdc:	strtmi	r2, [r8], -r0, lsl #2
   24ce0:	stcl	7, cr15, [sl, #-900]	; 0xfffffc7c
   24ce4:	mcrne	1, 3, fp, cr6, cr8, {5}
   24ce8:	addsmi	r1, r8, #2801664	; 0x2ac000
   24cec:			; <UNDEFINED> instruction: 0x4620d110
   24cf0:	ldc	7, cr15, [ip], #-900	; 0xfffffc7c
   24cf4:	cmplt	r8, r3, lsl #12
   24cf8:			; <UNDEFINED> instruction: 0x461cb9de
   24cfc:	ldrmi	r2, [r8], -r0, lsl #4
   24d00:	ldcllt	0, cr7, [r0, #-136]!	; 0xffffff78
   24d04:			; <UNDEFINED> instruction: 0xf7e12001
   24d08:			; <UNDEFINED> instruction: 0x4603ec32
   24d0c:	mvnsle	r2, r0, lsl #16
   24d10:	ldrmi	r2, [r8], -r0, lsl #6
   24d14:	stclne	13, cr11, [r0], #-448	; 0xfffffe40
   24d18:	stc	7, cr15, [r8], #-900	; 0xfffffc7c
   24d1c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   24d20:			; <UNDEFINED> instruction: 0x4622d0f6
   24d24:			; <UNDEFINED> instruction: 0x46294618
   24d28:	bl	fff62cb4 <mkdtemp@@Base+0xfff10cd8>
   24d2c:	strmi	r4, [r3], -r4, lsl #8
   24d30:	ldrtmi	lr, [r4], -r4, ror #15
   24d34:	svclt	0x0000e7f5
   24d38:			; <UNDEFINED> instruction: 0x4605b570
   24d3c:			; <UNDEFINED> instruction: 0xf7f8460e
   24d40:			; <UNDEFINED> instruction: 0x4604ff53
   24d44:	ldrtmi	fp, [r2], -r8, ror #2
   24d48:	strtmi	r4, [r1], -r8, lsr #12
   24d4c:	mrc2	7, 7, pc, cr0, cr15, {7}
   24d50:	strtmi	fp, [r0], -r8, asr #18
   24d54:			; <UNDEFINED> instruction: 0xffb6f7ff
   24d58:	strtmi	r4, [r0], -r1, lsl #12
   24d5c:			; <UNDEFINED> instruction: 0xf7f8460c
   24d60:			; <UNDEFINED> instruction: 0x4620ffd1
   24d64:			; <UNDEFINED> instruction: 0x4620bd70
   24d68:			; <UNDEFINED> instruction: 0xf7f82400
   24d6c:	strtmi	pc, [r0], -fp, asr #31
   24d70:	svclt	0x0000bd70
   24d74:	mvnsmi	lr, sp, lsr #18
   24d78:	ldrmi	r4, [r7], -ip, lsl #12
   24d7c:			; <UNDEFINED> instruction: 0x4606461d
   24d80:			; <UNDEFINED> instruction: 0xf99ef7f9
   24d84:	cdpne	3, 6, cr11, cr11, cr8, {0}
   24d88:	svcvs	0x0000f1b4
   24d8c:			; <UNDEFINED> instruction: 0xf1b3bf98
   24d90:	andsle	r6, r4, #0, 30
   24d94:	bl	13665c <mkdtemp@@Base+0xe4680>
   24d98:			; <UNDEFINED> instruction: 0xf7f90805
   24d9c:	strmi	pc, [r0, #2349]	; 0x92d
   24da0:			; <UNDEFINED> instruction: 0x4630d810
   24da4:			; <UNDEFINED> instruction: 0xf98cf7f9
   24da8:	ldrtmi	r4, [r9], -sl, lsr #12
   24dac:			; <UNDEFINED> instruction: 0xf02d4420
   24db0:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   24db4:			; <UNDEFINED> instruction: 0xf06fbf18
   24db8:	pop	{r0, r1}
   24dbc:			; <UNDEFINED> instruction: 0xf06f81f0
   24dc0:	ldrb	r0, [sl, r9]!
   24dc4:	andeq	pc, r2, pc, rrx
   24dc8:			; <UNDEFINED> instruction: 0xf04fe7f7
   24dcc:	udf	#17167	; 0x430f
   24dd0:	ldrbmi	lr, [r0, sp, lsr #18]!
   24dd4:			; <UNDEFINED> instruction: 0xf8dd4605
   24dd8:	strmi	r8, [ip], -r0, lsr #32
   24ddc:			; <UNDEFINED> instruction: 0x461f4691
   24de0:	svceq	0x0000f1b8
   24de4:	movwcs	sp, #2
   24de8:	andcc	pc, r0, r8, asr #17
   24dec:			; <UNDEFINED> instruction: 0xf7f94628
   24df0:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
   24df4:	mrcne	0, 3, sp, cr14, cr13, {1}
   24df8:	svcvs	0x0000f1b4
   24dfc:			; <UNDEFINED> instruction: 0xf1b6bf98
   24e00:	svclt	0x002c6f00
   24e04:	strcs	r2, [r0], -r1, lsl #12
   24e08:			; <UNDEFINED> instruction: 0x4628d230
   24e0c:			; <UNDEFINED> instruction: 0xf8f4f7f9
   24e10:			; <UNDEFINED> instruction: 0xd32842a0
   24e14:	bl	1366bc <mkdtemp@@Base+0xe46e0>
   24e18:			; <UNDEFINED> instruction: 0xf7f90a07
   24e1c:	strmi	pc, [r2, #2285]	; 0x8ed
   24e20:	strtmi	sp, [r8], -r1, lsr #16
   24e24:			; <UNDEFINED> instruction: 0xf94cf7f9
   24e28:	beq	15fa30 <mkdtemp@@Base+0x10da54>
   24e2c:			; <UNDEFINED> instruction: 0xf7f94628
   24e30:	ldrtmi	pc, [fp], -r3, ror #17	; <UNPREDICTABLE>
   24e34:	strmi	r4, [r1], -sl, asr #12
   24e38:	blne	276780 <mkdtemp@@Base+0x2247a4>
   24e3c:	stcl	7, cr15, [lr], #900	; 0x384
   24e40:	biclt	r4, r8, r4, lsl #12
   24e44:			; <UNDEFINED> instruction: 0xf1b84640
   24e48:	andle	r0, sl, r0, lsl #30
   24e4c:			; <UNDEFINED> instruction: 0xf7f94628
   24e50:			; <UNDEFINED> instruction: 0x4601f937
   24e54:			; <UNDEFINED> instruction: 0xf02f4620
   24e58:	strmi	pc, [r3], -pc, lsl #21
   24e5c:			; <UNDEFINED> instruction: 0xf8c84630
   24e60:	pop	{ip, sp}
   24e64:			; <UNDEFINED> instruction: 0xf06f87f0
   24e68:	ldrb	r0, [sl, r2]!
   24e6c:	andeq	pc, r9, pc, rrx
   24e70:			; <UNDEFINED> instruction: 0xf04fe7f7
   24e74:	udf	#17167	; 0x430f
   24e78:	andeq	pc, r3, pc, rrx
   24e7c:	svclt	0x0000e7f1
   24e80:	mcrne	5, 2, fp, cr14, cr0, {3}
   24e84:	addlt	r2, r2, r4, lsl #29
   24e88:			; <UNDEFINED> instruction: 0x461dd815
   24e8c:	blcs	142ea0 <mkdtemp@@Base+0xf0ec4>
   24e90:	ldrmi	sp, [r4], -lr, lsl #2
   24e94:	strmi	fp, [fp], -sl, asr #2
   24e98:	strtmi	r4, [r1], -r2, lsl #12
   24e9c:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   24ea0:			; <UNDEFINED> instruction: 0xf7e09400
   24ea4:	stmdacs	r1, {r1, r4, r9, sl, fp, sp, lr, pc}
   24ea8:	andcs	sp, r0, r2, lsl #2
   24eac:	ldcllt	0, cr11, [r0, #-8]!
   24eb0:	andeq	pc, r3, pc, rrx
   24eb4:			; <UNDEFINED> instruction: 0xf06fe7fa
   24eb8:	ldrb	r0, [r7, r7]!
   24ebc:	blmi	737730 <mkdtemp@@Base+0x6e5754>
   24ec0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   24ec4:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   24ec8:	movwls	r6, #14363	; 0x381b
   24ecc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24ed0:	movwcs	fp, #497	; 0x1f1
   24ed4:	andvs	sl, fp, r2, lsl #20
   24ed8:	stmdbge	r1, {r2, r3, r9, sl, lr}
   24edc:	ldc2l	7, cr15, [r4], {255}	; 0xff
   24ee0:	ldmdblt	r0, {r0, r2, r9, sl, lr}^
   24ee4:	stcl	7, cr15, [r4], {225}	; 0xe1
   24ee8:			; <UNDEFINED> instruction: 0xb1b84606
   24eec:	ldmib	sp, {r1, r9, sl, lr}^
   24ef0:			; <UNDEFINED> instruction: 0xf7e00101
   24ef4:	orrlt	lr, r8, r8, asr ip
   24ef8:	bmi	3bcf98 <mkdtemp@@Base+0x36afbc>
   24efc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   24f00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24f04:	subsmi	r9, sl, r3, lsl #22
   24f08:	strtmi	sp, [r8], -lr, lsl #2
   24f0c:	ldcllt	0, cr11, [r0, #-16]!
   24f10:	stmdbge	r1, {r1, r9, fp, sp, pc}
   24f14:	ldc2	7, cr15, [r8], #1020	; 0x3fc
   24f18:	strb	r4, [lr, r5, lsl #12]!
   24f1c:			; <UNDEFINED> instruction: 0xf06f4630
   24f20:			; <UNDEFINED> instruction: 0xf7e10501
   24f24:	strb	lr, [r8, sl, asr #18]!
   24f28:	ldmdb	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24f2c:	andeq	r0, r7, r0, asr #19
   24f30:	andeq	r0, r0, ip, asr r6
   24f34:	andeq	r0, r7, r2, lsl #19
   24f38:	ldrdlt	fp, [r4], r0
   24f3c:			; <UNDEFINED> instruction: 0x460c4f18
   24f40:	stmdbge	r1, {r3, r4, r8, r9, fp, lr}
   24f44:			; <UNDEFINED> instruction: 0x4616447f
   24f48:	ldmpl	fp!, {r1, r9, fp, sp, pc}^
   24f4c:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   24f50:			; <UNDEFINED> instruction: 0xf04f9303
   24f54:			; <UNDEFINED> instruction: 0xf7fe0300
   24f58:	mcrne	15, 0, pc, cr2, cr7, {6}	; <UNPREDICTABLE>
   24f5c:	strtmi	sp, [r2], -r7, lsl #22
   24f60:	ldrdeq	lr, [r1, -sp]
   24f64:			; <UNDEFINED> instruction: 0xf7ff4633
   24f68:	strmi	pc, [r2], -fp, lsl #31
   24f6c:	stmdbmi	lr, {r4, r6, r8, ip, sp, pc}
   24f70:	ldrbtmi	r4, [r9], #-2828	; 0xfffff4f4
   24f74:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   24f78:	subsmi	r9, r9, r3, lsl #22
   24f7c:	ldrmi	sp, [r0], -sp, lsl #2
   24f80:	ldcllt	0, cr11, [r0, #16]
   24f84:			; <UNDEFINED> instruction: 0x46384611
   24f88:			; <UNDEFINED> instruction: 0xffeef7fe
   24f8c:	svclt	0x00183800
   24f90:			; <UNDEFINED> instruction: 0xf02f2001
   24f94:	strmi	pc, [r2], -r5, lsr #21
   24f98:			; <UNDEFINED> instruction: 0xf7e1e7e9
   24f9c:	svclt	0x0000e938
   24fa0:	andeq	r0, r7, ip, lsr r9
   24fa4:	andeq	r0, r0, ip, asr r6
   24fa8:	andeq	r0, r7, lr, lsl #18
   24fac:	blmi	af785c <mkdtemp@@Base+0xaa5880>
   24fb0:	ldrblt	r4, [r0, #1146]!	; 0x47a
   24fb4:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
   24fb8:	strmi	fp, [r8], -r7, lsl #1
   24fbc:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   24fc0:			; <UNDEFINED> instruction: 0xf04f9305
   24fc4:			; <UNDEFINED> instruction: 0xf7e10300
   24fc8:			; <UNDEFINED> instruction: 0xf7e0ec7e
   24fcc:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   24fd0:	bge	1590cc <mkdtemp@@Base+0x1070f0>
   24fd4:	strmi	sl, [r5], -r3, lsl #18
   24fd8:			; <UNDEFINED> instruction: 0xf7fe4638
   24fdc:	mcrne	15, 0, pc, cr4, cr5, {4}	; <UNPREDICTABLE>
   24fe0:	stmdbls	r4, {r1, r5, r8, r9, fp, ip, lr, pc}
   24fe4:	stcls	6, cr4, [r3], {48}	; 0x30
   24fe8:			; <UNDEFINED> instruction: 0xf7e19101
   24fec:	stmdbls	r1, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
   24ff0:	strmi	r4, [r3], -sl, lsr #12
   24ff4:			; <UNDEFINED> instruction: 0xf7ff4620
   24ff8:	strmi	pc, [r4], -r3, asr #30
   24ffc:	ldrtmi	fp, [r0], -r0, lsr #19
   25000:			; <UNDEFINED> instruction: 0xf7e04629
   25004:	stmdacs	r1, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
   25008:	tstle	fp, r8, lsr #12
   2500c:	ldc	7, cr15, [r8], {224}	; 0xe0
   25010:	strtmi	r4, [r1], -r2, lsr #12
   25014:			; <UNDEFINED> instruction: 0xf7fe4638
   25018:	stmdacc	r0, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2501c:	andcs	fp, r1, r8, lsl pc
   25020:	blx	17e10e4 <mkdtemp@@Base+0x178f108>
   25024:	and	r4, r2, r4, lsl #12
   25028:			; <UNDEFINED> instruction: 0xf7e04628
   2502c:	bmi	36025c <mkdtemp@@Base+0x30e280>
   25030:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   25034:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25038:	subsmi	r9, sl, r5, lsl #22
   2503c:	strtmi	sp, [r0], -sl, lsl #2
   25040:	ldcllt	0, cr11, [r0, #28]!
   25044:	streq	pc, [r1], #-111	; 0xffffff91
   25048:	ldcl	7, cr15, [sl], #-896	; 0xfffffc80
   2504c:			; <UNDEFINED> instruction: 0xf06fe7ef
   25050:	strb	r0, [ip, r1, lsl #8]!
   25054:	ldm	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25058:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   2505c:	andeq	r0, r0, ip, asr r6
   25060:	andeq	r0, r7, lr, asr #16
   25064:	blmi	bf7924 <mkdtemp@@Base+0xba5948>
   25068:	push	{r1, r3, r4, r5, r6, sl, lr}
   2506c:			; <UNDEFINED> instruction: 0x460741f0
   25070:			; <UNDEFINED> instruction: 0xf6ad58d3
   25074:	strmi	r0, [r8], -r8, lsl #26
   25078:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   2507c:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   25080:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25084:	bl	163010 <mkdtemp@@Base+0x111034>
   25088:			; <UNDEFINED> instruction: 0xf02f2107
   2508c:	vstrne.16	s31, [r4, #134]	; 0x86	; <UNPREDICTABLE>
   25090:	strteq	lr, [r0], #-2580	; 0xfffff5ec
   25094:			; <UNDEFINED> instruction: 0x4604bf38
   25098:			; <UNDEFINED> instruction: 0xf5b410e4
   2509c:	ldmdale	r6!, {r8, r9, sl, fp, sp, lr}
   250a0:	tsteq	r1, sp, lsl #2	; <UNPREDICTABLE>
   250a4:	strbtmi	r4, [r8], r5, lsl #12
   250a8:	movwcs	r4, #1584	; 0x630
   250ac:	andcc	pc, r0, r8, lsl #17
   250b0:	stmib	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   250b4:			; <UNDEFINED> instruction: 0xd12d42a0
   250b8:	svclt	0x00d82d07
   250bc:	cfldr32le	mvfx2, [ip], {1}
   250c0:	bl	236950 <mkdtemp@@Base+0x1e4974>
   250c4:	ldrtmi	r0, [r8], -r5, lsl #2
   250c8:	blx	ff3e30cc <mkdtemp@@Base+0xff3910f0>
   250cc:	andeq	pc, r1, #64, 12	; 0x4000000
   250d0:	mcrne	6, 0, r4, cr4, cr1, {0}
   250d4:	svclt	0x00a84640
   250d8:			; <UNDEFINED> instruction: 0xf7e02400
   250dc:	bmi	4e0304 <mkdtemp@@Base+0x48e328>
   250e0:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   250e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   250e8:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   250ec:	tstle	r4, sl, asr r0
   250f0:			; <UNDEFINED> instruction: 0xf60d4620
   250f4:	pop	{r3, r8, sl, fp}
   250f8:			; <UNDEFINED> instruction: 0xf89881f0
   250fc:	strtmi	r0, [r1], -r1
   25100:			; <UNDEFINED> instruction: 0xf1c009c0
   25104:			; <UNDEFINED> instruction: 0xf02f0501
   25108:	strmi	pc, [r4], -r5, lsl #18
   2510c:			; <UNDEFINED> instruction: 0xf06fe7d8
   25110:	strb	r0, [r4, r9, lsl #8]!
   25114:	ldrbtcc	pc, [pc], #79	; 2511c <__read_chk@plt+0x1e6b8>	; <UNPREDICTABLE>
   25118:			; <UNDEFINED> instruction: 0xf7e1e7e1
   2511c:	svclt	0x0000e878
   25120:	andeq	r0, r7, r8, lsl r8
   25124:	andeq	r0, r0, ip, asr r6
   25128:	muleq	r7, lr, r7
   2512c:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
   25130:	mvnsmi	lr, #737280	; 0xb4000
   25134:	cfstrsmi	mvf4, [r2], #-1008	; 0xfffffc10
   25138:	strcs	fp, [r0], -r7, lsr #1
   2513c:			; <UNDEFINED> instruction: 0x96014615
   25140:	strls	r4, [r0], -r7, lsl #12
   25144:			; <UNDEFINED> instruction: 0xf85c4610
   25148:	ldrtmi	r4, [r3], -r4
   2514c:	strmi	r2, [r8], r4, lsl #4
   25150:	strtls	r6, [r5], #-2084	; 0xfffff7dc
   25154:	streq	pc, [r0], #-79	; 0xffffffb1
   25158:	ldmdb	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2515c:	stmdale	r7!, {r0, r2, r7, fp, sp}
   25160:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   25164:	stmib	sp, {r2, r9, sl, lr}^
   25168:	strbmi	r0, [r1], -r0, lsl #12
   2516c:	strbmi	r4, [fp], -r8, lsr #12
   25170:			; <UNDEFINED> instruction: 0xf7e12204
   25174:	adcmi	lr, r0, #819200	; 0xc8000
   25178:	tstle	r6, r5, lsl #12
   2517c:	strbmi	r4, [r9], -sl, lsr #12
   25180:			; <UNDEFINED> instruction: 0xf7ff4638
   25184:			; <UNDEFINED> instruction: 0x4629fa71
   25188:	strmi	r2, [r4], -r5, lsl #5
   2518c:			; <UNDEFINED> instruction: 0xf7e04648
   25190:	bmi	360250 <mkdtemp@@Base+0x30e274>
   25194:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   25198:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2519c:	subsmi	r9, sl, r5, lsr #22
   251a0:	strtmi	sp, [r0], -r9, lsl #2
   251a4:	pop	{r0, r1, r2, r5, ip, sp, pc}
   251a8:			; <UNDEFINED> instruction: 0xf04f83f0
   251ac:	udf	#847	; 0x34f
   251b0:	streq	pc, [r9], #-111	; 0xffffff91
   251b4:			; <UNDEFINED> instruction: 0xf7e1e7ed
   251b8:	svclt	0x0000e82a
   251bc:	andeq	r0, r7, ip, asr #14
   251c0:	andeq	r0, r0, ip, asr r6
   251c4:	andeq	r0, r7, sl, ror #13
   251c8:			; <UNDEFINED> instruction: 0x4605b530
   251cc:	strmi	fp, [r8], -r3, lsl #1
   251d0:			; <UNDEFINED> instruction: 0xf7e1460c
   251d4:	andls	lr, r1, r0, ror #22
   251d8:			; <UNDEFINED> instruction: 0xf7e14620
   251dc:	stmdbls	r1, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   251e0:	strtmi	r4, [r8], -r2, lsl #12
   251e4:	pop	{r0, r1, ip, sp, pc}
   251e8:			; <UNDEFINED> instruction: 0xf7ff4030
   251ec:	svclt	0x0000bf9f
   251f0:	ldrbmi	lr, [r0, sp, lsr #18]!
   251f4:	bmi	f36c3c <mkdtemp@@Base+0xee4c60>
   251f8:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
   251fc:			; <UNDEFINED> instruction: 0x46074b3b
   25200:			; <UNDEFINED> instruction: 0x4608447a
   25204:			; <UNDEFINED> instruction: 0xf8df460c
   25208:	ldmpl	r3, {r3, r5, r6, r7, ip, pc}^
   2520c:	ldcmi	14, cr10, [r9, #-12]!
   25210:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   25214:	strcc	pc, [ip], #-2253	; 0xfffff733
   25218:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2521c:	mcr2	7, 7, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
   25220:	movwcs	r4, #17977	; 0x4639
   25224:	blt	36af4 <error@@Base+0x75f0>
   25228:			; <UNDEFINED> instruction: 0xf8596030
   2522c:	ldrbmi	sl, [r0], -r5
   25230:			; <UNDEFINED> instruction: 0xf854f011
   25234:	cmple	r0, r4, lsl #16
   25238:	strtmi	r4, [r0], -r5, lsl #12
   2523c:			; <UNDEFINED> instruction: 0xff6ef7f8
   25240:	strtmi	r9, [r0], -r1
   25244:	mrc2	7, 6, pc, cr8, cr8, {7}
   25248:	ldrtmi	r9, [r9], -r1, lsl #20
   2524c:	ldrbmi	r4, [r0], -r3, lsl #12
   25250:			; <UNDEFINED> instruction: 0xf844f011
   25254:	strtmi	r4, [r0], -r3, lsl #12
   25258:			; <UNDEFINED> instruction: 0xf7f8461c
   2525c:	addmi	pc, r4, #3280	; 0xcd0
   25260:	stmdami	r5!, {r0, r1, r3, r5, r8, ip, lr, pc}
   25264:	ldrtmi	r4, [r2], -fp, lsr #12
   25268:			; <UNDEFINED> instruction: 0xf8594639
   2526c:	strbmi	r9, [r8], -r0
   25270:			; <UNDEFINED> instruction: 0xf834f011
   25274:			; <UNDEFINED> instruction: 0xd1202804
   25278:	blt	b7f354 <mkdtemp@@Base+0xb2d378>
   2527c:	svccs	0x0080f5b5
   25280:	strbmi	sp, [r0], -ip, lsr #16
   25284:	ldc2l	7, cr15, [sl, #992]!	; 0x3e0
   25288:	eor	fp, r5, r5, asr #18
   2528c:	ldrtmi	r4, [r1], -r2, lsl #12
   25290:			; <UNDEFINED> instruction: 0xf7fe4640
   25294:	ldmiblt	r0, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   25298:	andsle	r1, sp, sp, lsr #22
   2529c:	svcvs	0x0080f5b5
   252a0:	ldrtmi	r4, [r2], -sl, lsr #13
   252a4:	svclt	0x00284639
   252a8:	bvs	fe0623ec <mkdtemp@@Base+0xfe010410>
   252ac:	ldrbmi	r4, [r3], -r8, asr #12
   252b0:			; <UNDEFINED> instruction: 0xf814f011
   252b4:			; <UNDEFINED> instruction: 0x46044550
   252b8:			; <UNDEFINED> instruction: 0xf06fd0e8
   252bc:	bmi	3e5328 <mkdtemp@@Base+0x39334c>
   252c0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   252c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   252c8:	strcc	pc, [ip], #-2269	; 0xfffff723
   252cc:	qaddle	r4, sl, r8
   252d0:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
   252d4:			; <UNDEFINED> instruction: 0x87f0e8bd
   252d8:	ldrb	r2, [r0, r0]!
   252dc:	andeq	pc, r3, pc, rrx
   252e0:			; <UNDEFINED> instruction: 0xf7e0e7ed
   252e4:	svclt	0x0000ef94
   252e8:	andeq	r0, r7, r0, lsl #13
   252ec:	andeq	r0, r0, ip, asr r6
   252f0:	andeq	r0, r7, r0, ror r6
   252f4:	andeq	r0, r0, ip, lsr #14
   252f8:			; <UNDEFINED> instruction: 0x000006b4
   252fc:			; <UNDEFINED> instruction: 0x000705be
   25300:	mvnsmi	lr, sp, lsr #18
   25304:	stcls	6, cr4, [r6], {144}	; 0x90
   25308:			; <UNDEFINED> instruction: 0x4605461e
   2530c:			; <UNDEFINED> instruction: 0xf1b8b961
   25310:	tstle	r8, r0, lsl #30
   25314:			; <UNDEFINED> instruction: 0x4620b9fe
   25318:	mvnscs	fp, r4, lsr #2
   2531c:			; <UNDEFINED> instruction: 0xf7ff4628
   25320:	msrlt	CPSR_f, #9240576	; 0x8d0000
   25324:	ldrhhi	lr, [r0, #141]!	; 0x8d
   25328:	tstcs	r1, pc, lsl #12
   2532c:			; <UNDEFINED> instruction: 0xf886f7ff
   25330:	mvnsle	r2, r0, lsl #16
   25334:			; <UNDEFINED> instruction: 0x46284639
   25338:			; <UNDEFINED> instruction: 0xf824f7ff
   2533c:	mvnsle	r2, r0, lsl #16
   25340:	svceq	0x0000f1b8
   25344:	smlattcs	r2, r6, r0, sp
   25348:			; <UNDEFINED> instruction: 0xf7ff4628
   2534c:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   25350:	mvfcsdz	f5, #0.0
   25354:	ldrdcs	sp, [r3, -pc]
   25358:			; <UNDEFINED> instruction: 0xf7ff4628
   2535c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   25360:	ldrtmi	sp, [r1], -r0, ror #3
   25364:			; <UNDEFINED> instruction: 0xf7ff4628
   25368:	stmdacs	r0, {r0, r2, r3, fp, ip, sp, lr, pc}
   2536c:			; <UNDEFINED> instruction: 0xe7d9d0d3
   25370:	strtmi	r4, [r8], -r6, lsl #18
   25374:			; <UNDEFINED> instruction: 0xf7ff4479
   25378:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   2537c:			; <UNDEFINED> instruction: 0x4621d1d2
   25380:	pop	{r3, r5, r9, sl, lr}
   25384:			; <UNDEFINED> instruction: 0xf7ff41f0
   25388:	svclt	0x0000b9b1
   2538c:	andeq	r9, r3, ip, lsr r2
   25390:			; <UNDEFINED> instruction: 0x4605b538
   25394:	orrlt	r6, r3, r3, lsl #16
   25398:	stmdavs	fp!, {sl, sp}^
   2539c:			; <UNDEFINED> instruction: 0xf853b11b
   253a0:			; <UNDEFINED> instruction: 0xf7f90024
   253a4:	stmiavs	fp!, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   253a8:			; <UNDEFINED> instruction: 0xf853b11b
   253ac:			; <UNDEFINED> instruction: 0xf7e00024
   253b0:	stmdavs	fp!, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
   253b4:	addsmi	r3, ip, #16777216	; 0x1000000
   253b8:	stmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, ip, lr, pc}^
   253bc:	b	fe8e3344 <mkdtemp@@Base+0xfe891368>
   253c0:			; <UNDEFINED> instruction: 0xf7e068a8
   253c4:	strtmi	lr, [r8], -r0, lsr #21
   253c8:	ldrhtmi	lr, [r8], -sp
   253cc:	blt	fe663354 <mkdtemp@@Base+0xfe611378>
   253d0:			; <UNDEFINED> instruction: 0xb09fb5f0
   253d4:	svcge	0x00014e27
   253d8:	strmi	r4, [r5], -r7, lsr #22
   253dc:	rsbcs	r4, lr, #2113929216	; 0x7e000000
   253e0:	ldrtmi	r4, [r8], -ip, lsl #12
   253e4:	strdcs	r5, [r0, -r3]
   253e8:	ldmdavs	fp, {r0, r9, sl, sp}
   253ec:			; <UNDEFINED> instruction: 0xf04f931d
   253f0:			; <UNDEFINED> instruction: 0xf7e00300
   253f4:			; <UNDEFINED> instruction: 0x4629ecd0
   253f8:			; <UNDEFINED> instruction: 0xf10d226c
   253fc:			; <UNDEFINED> instruction: 0xf8ad0006
   25400:			; <UNDEFINED> instruction: 0xf02d6004
   25404:	ldrtmi	pc, [r1], -r7, lsl #20	; <UNPREDICTABLE>
   25408:	andcs	r4, r0, #48, 12	; 0x3000000
   2540c:	svc	0x0010f7e0
   25410:	andsle	r1, pc, r3, asr #24
   25414:	tstcs	r2, r2, lsr r6
   25418:			; <UNDEFINED> instruction: 0xf7e14605
   2541c:	andcc	lr, r1, r2, lsr #18
   25420:			; <UNDEFINED> instruction: 0x4639d01b
   25424:	strtmi	r2, [r8], -lr, ror #4
   25428:	svc	0x00eef7e0
   2542c:	andsle	r3, r4, r1
   25430:	andcs	fp, r0, ip, asr r1
   25434:	bmi	47d4d0 <mkdtemp@@Base+0x42b4f4>
   25438:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   2543c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25440:	subsmi	r9, sl, sp, lsl fp
   25444:	andslt	sp, pc, r4, lsl r1	; <UNPREDICTABLE>
   25448:			; <UNDEFINED> instruction: 0x4628bdf0
   2544c:	ldcl	7, cr15, [r4], #896	; 0x380
   25450:	ldrb	r4, [r0, r0, lsr #12]!
   25454:	andseq	pc, r7, pc, rrx
   25458:			; <UNDEFINED> instruction: 0xf7e1e7ed
   2545c:	strmi	lr, [r4], -r8, lsl #19
   25460:	stmdavs	r5!, {r3, r5, r9, sl, lr}
   25464:	stcl	7, cr15, [r8], #896	; 0x380
   25468:	andseq	pc, r7, pc, rrx
   2546c:	strb	r6, [r2, r5, lsr #32]!
   25470:	cdp	7, 12, cr15, cr12, cr0, {7}
   25474:	andeq	r0, r7, r4, lsr #9
   25478:	andeq	r0, r0, ip, asr r6
   2547c:	andeq	r0, r7, r6, asr #8
   25480:			; <UNDEFINED> instruction: 0x4604b510
   25484:			; <UNDEFINED> instruction: 0xf04fb110
   25488:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
   2548c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   25490:	b	156341c <mkdtemp@@Base+0x1511440>
   25494:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
   25498:	strtmi	fp, [r1], -r3, lsr #2
   2549c:			; <UNDEFINED> instruction: 0x4010e8bd
   254a0:	svclt	0x0096f7ff
   254a4:	eoreq	pc, lr, pc, rrx
   254a8:	svclt	0x0000bd10
   254ac:	andeq	r0, r3, sl, lsr r6
   254b0:			; <UNDEFINED> instruction: 0x4604b510
   254b4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   254b8:	b	1063444 <mkdtemp@@Base+0x1011468>
   254bc:	strtmi	fp, [r0], -r0, lsr #2
   254c0:			; <UNDEFINED> instruction: 0x4010e8bd
   254c4:	ldclt	7, cr15, [r6], #896	; 0x380
   254c8:	svclt	0x0000bd10
   254cc:	andeq	r0, r3, r2, lsl r6
   254d0:			; <UNDEFINED> instruction: 0x4616b5f0
   254d4:	addlt	r4, r3, ip, lsr #20
   254d8:	stmdbcs	r0, {r2, r3, r5, r8, r9, fp, lr}
   254dc:			; <UNDEFINED> instruction: 0x4607447a
   254e0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   254e4:			; <UNDEFINED> instruction: 0xf04f9301
   254e8:	svclt	0x00140300
   254ec:	tstcs	r7, #1476395008	; 0x58000000
   254f0:	andcc	pc, r3, sp, lsl #17
   254f4:	blx	1e634de <mkdtemp@@Base+0x1e11502>
   254f8:	eorsle	r2, sp, r0, lsl #16
   254fc:	mulne	r3, sp, r8
   25500:			; <UNDEFINED> instruction: 0xf7fe4605
   25504:			; <UNDEFINED> instruction: 0x4604ff9b
   25508:	strtmi	fp, [r8], -r8, ror #2
   2550c:	blx	ffee34f6 <mkdtemp@@Base+0xffe9151a>
   25510:	blmi	7b7d94 <mkdtemp@@Base+0x765db8>
   25514:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25518:	blls	7f588 <mkdtemp@@Base+0x2d5ac>
   2551c:	teqle	r1, sl, asr r0
   25520:	andlt	r4, r3, r0, lsr #12
   25524:			; <UNDEFINED> instruction: 0x4631bdf0
   25528:			; <UNDEFINED> instruction: 0xf7ff4628
   2552c:			; <UNDEFINED> instruction: 0x4604f8df
   25530:	mvnle	r2, r0, lsl #16
   25534:			; <UNDEFINED> instruction: 0x462a4638
   25538:			; <UNDEFINED> instruction: 0xf7ff4629
   2553c:			; <UNDEFINED> instruction: 0x4604fe59
   25540:	mvnle	r2, r0, lsl #16
   25544:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
   25548:			; <UNDEFINED> instruction: 0xf7fe4628
   2554c:	strmi	pc, [r4], -r3, lsl #24
   25550:	bicsle	r2, sl, r0, lsl #16
   25554:	mulcc	r3, sp, r8
   25558:	svclt	0x00182b66
   2555c:	svclt	0x000c2b05
   25560:	andcs	r2, r0, #268435456	; 0x10000000
   25564:	svclt	0x00082b1e
   25568:	andeq	pc, r1, #66	; 0x42
   2556c:	blcs	1d3a5c <mkdtemp@@Base+0x181a80>
   25570:			; <UNDEFINED> instruction: 0xf06fbf18
   25574:	strb	r0, [r8, r3, lsl #8]
   25578:	streq	pc, [r1], #-111	; 0xffffff91
   2557c:			; <UNDEFINED> instruction: 0xf06fe7c8
   25580:	bfi	r0, sl, (invalid: 8:2)
   25584:	cdp	7, 4, cr15, cr2, cr0, {7}
   25588:	andeq	r0, r7, r4, lsr #7
   2558c:	andeq	r0, r0, ip, asr r6
   25590:	andeq	r0, r7, ip, ror #6
   25594:	blmi	1bf7f54 <mkdtemp@@Base+0x1ba5f78>
   25598:	push	{r1, r3, r4, r5, r6, sl, lr}
   2559c:	strdlt	r4, [fp], r0
   255a0:			; <UNDEFINED> instruction: 0x460758d3
   255a4:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   255a8:			; <UNDEFINED> instruction: 0xf04f9309
   255ac:			; <UNDEFINED> instruction: 0xf7f80300
   255b0:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   255b4:	addhi	pc, r3, r0
   255b8:	strmi	r2, [r5], -fp, lsl #2
   255bc:			; <UNDEFINED> instruction: 0xff3ef7fe
   255c0:	cmnlt	r8, r4, lsl #12
   255c4:			; <UNDEFINED> instruction: 0xf7f84628
   255c8:	bmi	1924444 <mkdtemp@@Base+0x18d2468>
   255cc:	ldrbtmi	r4, [sl], #-2913	; 0xfffff49f
   255d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   255d4:	subsmi	r9, sl, r9, lsl #22
   255d8:	adchi	pc, lr, r0, asr #32
   255dc:	andlt	r4, fp, r0, lsr #12
   255e0:	svchi	0x00f0e8bd
   255e4:			; <UNDEFINED> instruction: 0x462a4638
   255e8:			; <UNDEFINED> instruction: 0xf7ff4629
   255ec:	strmi	pc, [r4], -r1, lsl #28
   255f0:	mvnle	r2, r0, lsl #16
   255f4:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
   255f8:			; <UNDEFINED> instruction: 0xf7fe4628
   255fc:	strmi	pc, [r4], -fp, lsr #23
   25600:	bicsle	r2, pc, r0, lsl #16
   25604:	mulscc	r3, sp, r8
   25608:	svclt	0x00182b66
   2560c:	andle	r2, r9, r5, lsl #22
   25610:	andle	r2, r7, lr, lsl fp
   25614:	andle	r2, fp, ip, lsl #22
   25618:			; <UNDEFINED> instruction: 0xf06f4628
   2561c:			; <UNDEFINED> instruction: 0xf7f80403
   25620:			; <UNDEFINED> instruction: 0xe7d2fb71
   25624:			; <UNDEFINED> instruction: 0xf06f4628
   25628:			; <UNDEFINED> instruction: 0xf7f8041a
   2562c:	strb	pc, [ip, fp, ror #22]	; <UNPREDICTABLE>
   25630:	strtmi	sl, [r8], -r5, lsl #18
   25634:	blx	1963636 <mkdtemp@@Base+0x191165a>
   25638:	stmdacs	r0, {r2, r9, sl, lr}
   2563c:			; <UNDEFINED> instruction: 0xf8ddd1c2
   25640:			; <UNDEFINED> instruction: 0xf5b99014
   25644:	stmiale	r7!, {r8, r9, sl, fp, sp, lr}^
   25648:	svceq	0x0000f1b9
   2564c:	qaddcs	sp, lr, ip
   25650:			; <UNDEFINED> instruction: 0xf7e02001
   25654:	strmi	lr, [r7], -r6, lsl #30
   25658:	rsbsle	r2, r2, r0, lsl #16
   2565c:	strbmi	r2, [r8], -r4, lsl #2
   25660:	cdp	7, 15, cr15, cr14, cr0, {7}
   25664:	rsbsvs	r4, r8, r0, lsl #13
   25668:	rsble	r2, r7, r0, lsl #16
   2566c:	tstcs	r4, r8, asr #12
   25670:	cdp	7, 15, cr15, cr6, cr0, {7}
   25674:	adcsvs	r9, r8, r0
   25678:	subsle	r2, pc, r0, lsl #16
   2567c:			; <UNDEFINED> instruction: 0xf10dab06
   25680:			; <UNDEFINED> instruction: 0xf10d0b20
   25684:	stmib	sp, {r2, r3, r4, r9, fp}^
   25688:			; <UNDEFINED> instruction: 0xf04f4601
   2568c:	ldrmi	r0, [ip], -r0, lsl #18
   25690:			; <UNDEFINED> instruction: 0x4651465a
   25694:	movwcs	r4, #1576	; 0x628
   25698:			; <UNDEFINED> instruction: 0xf7fe9306
   2569c:	strmi	pc, [r6], -r5, ror #24
   256a0:	stmdals	r6, {r7, r8, ip, sp, pc}
   256a4:	stmdb	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   256a8:	svceq	0x000ef116
   256ac:			; <UNDEFINED> instruction: 0x4634d034
   256b0:			; <UNDEFINED> instruction: 0xf7f84628
   256b4:	ldrtmi	pc, [r8], -r7, lsr #22	; <UNPREDICTABLE>
   256b8:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   256bc:			; <UNDEFINED> instruction: 0xf06fe785
   256c0:	str	r0, [r2, r1, lsl #8]
   256c4:	strtmi	r4, [r1], -r2, lsl #12
   256c8:			; <UNDEFINED> instruction: 0xf7fe4628
   256cc:	strmi	pc, [r6], -fp, asr #25
   256d0:	mvnle	r2, r0, lsl #16
   256d4:	orreq	lr, r9, #323584	; 0x4f000
   256d8:	stmdals	r7, {r3, r8, fp, ip, pc}
   256dc:	andeq	lr, r3, #8, 22	; 0x2000
   256e0:			; <UNDEFINED> instruction: 0xf7fb9303
   256e4:	strmi	pc, [r6], -r7, lsr #29
   256e8:	bicsle	r2, sl, r0, lsl #16
   256ec:	blls	10bef4 <mkdtemp@@Base+0xb9f18>
   256f0:			; <UNDEFINED> instruction: 0xd01d42da
   256f4:	stmdbls	r0, {r1, r2, r9, fp, ip, pc}
   256f8:	blls	179a28 <mkdtemp@@Base+0x127a4c>
   256fc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   25700:	andle	r4, sp, #641728512	; 0x26400000
   25704:	movwhi	lr, #6615	; 0x19d7
   25708:	strb	r9, [r1, r0, lsl #6]
   2570c:			; <UNDEFINED> instruction: 0xf06f4628
   25710:			; <UNDEFINED> instruction: 0xf7f8042f
   25714:	smmlsr	r8, r7, sl, pc	; <UNPREDICTABLE>
   25718:	blcc	8c334 <mkdtemp@@Base+0x3a358>
   2571c:	strb	r9, [pc, r5, lsl #6]!
   25720:			; <UNDEFINED> instruction: 0x4601e9dd
   25724:	eorsvs	r4, fp, r8, lsr #12
   25728:			; <UNDEFINED> instruction: 0xf7f86037
   2572c:	strb	pc, [ip, -fp, ror #21]	; <UNPREDICTABLE>
   25730:			; <UNDEFINED> instruction: 0xf7e09806
   25734:	strb	lr, [r0, r8, ror #17]!
   25738:	stcl	7, cr15, [r8, #-896]!	; 0xfffffc80
   2573c:	streq	pc, [r1], #-111	; 0xffffff91
   25740:			; <UNDEFINED> instruction: 0x4628e7b6
   25744:	streq	pc, [r1], #-111	; 0xffffff91
   25748:	blx	ff763730 <mkdtemp@@Base+0xff711754>
   2574c:	svclt	0x0000e73d
   25750:	andeq	r0, r7, r8, ror #5
   25754:	andeq	r0, r0, ip, asr r6
   25758:			; <UNDEFINED> instruction: 0x000702b2
   2575c:	ldr	fp, [r7], -r0, lsl #2
   25760:	svclt	0x00004770
   25764:	blmi	777fdc <mkdtemp@@Base+0x726000>
   25768:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2576c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   25770:	strbtmi	r4, [r9], -sp, lsl #12
   25774:	ldmdavs	fp, {sl, sp}
   25778:			; <UNDEFINED> instruction: 0xf04f9301
   2577c:	strls	r0, [r0], #-768	; 0xfffffd00
   25780:			; <UNDEFINED> instruction: 0xff08f7ff
   25784:	blle	5acfa4 <mkdtemp@@Base+0x55afc8>
   25788:	stmdavs	r3, {fp, ip, pc}
   2578c:	ands	fp, sp, fp, lsr #18
   25790:	strcc	r9, [r1], #-2048	; 0xfffff800
   25794:	adcmi	r6, r3, #196608	; 0x30000
   25798:	stmdavs	r3, {r3, r4, r8, fp, ip, lr, pc}^
   2579c:			; <UNDEFINED> instruction: 0xf8534629
   257a0:			; <UNDEFINED> instruction: 0xf7f90024
   257a4:	stmdacs	r0, {r0, r2, r4, r5, sl, fp, ip, sp, lr, pc}
   257a8:	stmdals	r0, {r1, r4, r5, r6, r7, ip, lr, pc}
   257ac:	tstlt	r0, r6, lsl #12
   257b0:			; <UNDEFINED> instruction: 0xf7ff2600
   257b4:	bmi	2e4f70 <mkdtemp@@Base+0x292f94>
   257b8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   257bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   257c0:	subsmi	r9, sl, r1, lsl #22
   257c4:	ldrtmi	sp, [r0], -r5, lsl #2
   257c8:	ldcllt	0, cr11, [r0, #-8]!
   257cc:	strteq	pc, [sp], -pc, rrx
   257d0:			; <UNDEFINED> instruction: 0xf7e0e7ef
   257d4:	svclt	0x0000ed1c
   257d8:	andeq	r0, r7, r8, lsl r1
   257dc:	andeq	r0, r0, ip, asr r6
   257e0:	andeq	r0, r7, r6, asr #1
   257e4:	svcmi	0x00f0e92d
   257e8:	bmi	1877048 <mkdtemp@@Base+0x182506c>
   257ec:	blmi	1877068 <mkdtemp@@Base+0x182508c>
   257f0:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   257f4:	ldrdge	pc, [r0], #-141	; 0xffffff73
   257f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   257fc:			; <UNDEFINED> instruction: 0xf04f9305
   25800:	movwcs	r0, #768	; 0x300
   25804:	movwls	r6, #12339	; 0x3033
   25808:			; <UNDEFINED> instruction: 0xf88d602b
   2580c:	movwls	r3, #16395	; 0x400b
   25810:	ldmdbcc	r1, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   25814:			; <UNDEFINED> instruction: 0xf5b39001
   25818:	vmax.f32	d1, d16, d0
   2581c:	strmi	r8, [pc], -r5, lsl #1
   25820:			; <UNDEFINED> instruction: 0xf9e2f7f8
   25824:	stmdacs	r0, {r2, r9, sl, lr}
   25828:	addhi	pc, r1, r0
   2582c:	svceq	0x0000f1b9
   25830:	ldmdavs	r8!, {r0, r1, r2, r3, r4, ip, lr, pc}
   25834:	blx	15e3820 <mkdtemp@@Base+0x1591844>
   25838:	stmdbmi	pc, {r3, r4, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   2583c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   25840:	svc	0x0058f7e0
   25844:	rsble	r2, r9, r0, lsl #16
   25848:	strbmi	r4, [r8], -ip, asr #18
   2584c:			; <UNDEFINED> instruction: 0xf7e04479
   25850:	stmdacs	r0, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   25854:	stmdbmi	sl, {r1, r5, r6, ip, lr, pc}^
   25858:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   2585c:	svc	0x004af7e0
   25860:	subsle	r2, lr, r0, lsl #16
   25864:	strbmi	r4, [r8], -r7, asr #18
   25868:			; <UNDEFINED> instruction: 0xf7e04479
   2586c:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
   25870:			; <UNDEFINED> instruction: 0xf04fd057
   25874:	tstcs	sp, r0, lsl #22
   25878:			; <UNDEFINED> instruction: 0xf7fe4620
   2587c:	pkhtbmi	pc, r0, pc, asr #27	; <UNPREDICTABLE>
   25880:	ldmib	sp, {r4, r7, r8, ip, sp, pc}^
   25884:			; <UNDEFINED> instruction: 0xf02a0103
   25888:	strtmi	pc, [r0], -r1, ror #27
   2588c:	blx	ee3874 <mkdtemp@@Base+0xe91898>
   25890:	blmi	e3818c <mkdtemp@@Base+0xde61b0>
   25894:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25898:	blls	17f908 <mkdtemp@@Base+0x12d92c>
   2589c:	qdsuble	r4, sl, r5
   258a0:	andlt	r4, r7, r0, asr #12
   258a4:	svchi	0x00f0e8bd
   258a8:			; <UNDEFINED> instruction: 0x46214638
   258ac:	ldc2	7, cr15, [r4, #996]	; 0x3e4
   258b0:	stmdacs	r0, {r7, r9, sl, lr}
   258b4:	bls	49a050 <mkdtemp@@Base+0x448074>
   258b8:			; <UNDEFINED> instruction: 0x46204651
   258bc:	mrc2	7, 6, pc, cr4, cr14, {7}
   258c0:	stmdacs	r0, {r7, r9, sl, lr}
   258c4:			; <UNDEFINED> instruction: 0x4659d1dd
   258c8:			; <UNDEFINED> instruction: 0xf7fe4620
   258cc:	pkhtbmi	pc, r0, fp, asr #26	; <UNPREDICTABLE>
   258d0:	bicsle	r2, r6, r0, lsl #16
   258d4:	strtmi	r9, [r2], -r1, lsl #16
   258d8:			; <UNDEFINED> instruction: 0xf7ff4621
   258dc:	strmi	pc, [r0], r9, lsl #25
   258e0:	bicle	r2, lr, r0, lsl #16
   258e4:	tsteq	fp, sp, lsl #2	; <UNPREDICTABLE>
   258e8:			; <UNDEFINED> instruction: 0xf7fe4620
   258ec:			; <UNDEFINED> instruction: 0x4680fa33
   258f0:	bicle	r2, r6, r0, lsl #16
   258f4:	mulcc	fp, sp, r8
   258f8:	svclt	0x00182b66
   258fc:	svclt	0x000c2b05
   25900:	andcs	r2, r0, #268435456	; 0x10000000
   25904:	svclt	0x00082b1e
   25908:	andeq	pc, r1, #66	; 0x42
   2590c:	blcs	3d3f5c <mkdtemp@@Base+0x381f80>
   25910:	stmdbls	r4, {r0, r1, r4, ip, lr, pc}
   25914:	stmdaeq	r3, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   25918:	ldr	r9, [r4, r3, lsl #16]!
   2591c:	bleq	e1a60 <mkdtemp@@Base+0x8fa84>
   25920:			; <UNDEFINED> instruction: 0xf04fe7a9
   25924:	str	r0, [r6, r4, lsl #22]!
   25928:	stmdaeq	r9, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   2592c:			; <UNDEFINED> instruction: 0xf06fe7b0
   25930:	str	r0, [sp, r1, lsl #16]!
   25934:	ldmdaeq	sl, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   25938:	bge	15f7cc <mkdtemp@@Base+0x10d7f0>
   2593c:	strtmi	sl, [r0], -r3, lsl #18
   25940:	blx	13e3942 <mkdtemp@@Base+0x1391966>
   25944:	stmdacs	r0, {r7, r9, sl, lr}
   25948:	ldmib	sp, {r0, r1, r3, r4, r7, r8, ip, lr, pc}^
   2594c:	strbmi	r0, [sl], -r3, lsl #2
   25950:	ldc2	7, cr15, [r6, #-1000]!	; 0xfffffc18
   25954:	stmdacs	r0, {r7, r9, sl, lr}
   25958:	ldmib	sp, {r0, r1, r4, r7, r8, ip, lr, pc}^
   2595c:	eorsvs	r0, r0, r3, lsl #2
   25960:	eorvs	r2, r9, r0
   25964:	stmib	sp, {r0, r9, sl, lr}^
   25968:	str	r0, [ip, r3]
   2596c:	mcrr	7, 14, pc, lr, cr0	; <UNPREDICTABLE>
   25970:	andeq	r0, r7, lr, lsl #1
   25974:	andeq	r0, r0, ip, asr r6
   25978:	andeq	r3, r3, sl, lsr #8
   2597c:	andeq	r6, r3, ip, asr #32
   25980:	andeq	r3, r3, lr, lsl r4
   25984:	andeq	r6, r3, ip
   25988:	andeq	pc, r6, ip, ror #31
   2598c:	svcmi	0x00f0e92d
   25990:	ldrmi	fp, [r6], -r5, lsl #1
   25994:	ldmib	sp, {r0, r1, r2, r6, r9, fp, lr}^
   25998:	strmi	r4, [r0], lr, lsl #10
   2599c:			; <UNDEFINED> instruction: 0xf8dd447a
   259a0:			; <UNDEFINED> instruction: 0x432ca040
   259a4:	blmi	1137220 <mkdtemp@@Base+0x10e5244>
   259a8:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
   259ac:	movwls	r6, #14363	; 0x381b
   259b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   259b4:	movweq	lr, #23124	; 0x5a54
   259b8:			; <UNDEFINED> instruction: 0xf1bad102
   259bc:	rsble	r0, r5, r0, lsl #30
   259c0:			; <UNDEFINED> instruction: 0xf912f7f8
   259c4:	stmdacs	r0, {r2, r9, sl, lr}
   259c8:			; <UNDEFINED> instruction: 0xf8d9d06b
   259cc:	blcs	3719d4 <mkdtemp@@Base+0x31f9f8>
   259d0:			; <UNDEFINED> instruction: 0xf04fbf9c
   259d4:	tstcs	r9, r1, lsl #22
   259d8:			; <UNDEFINED> instruction: 0x4620d855
   259dc:	andne	pc, fp, sp, lsl #17
   259e0:	stc2	7, cr15, [ip, #-1016]!	; 0xfffffc08
   259e4:	cmnlt	r0, r7, lsl #12
   259e8:			; <UNDEFINED> instruction: 0xf7f84620
   259ec:	bmi	d24020 <mkdtemp@@Base+0xcd2044>
   259f0:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   259f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   259f8:	subsmi	r9, sl, r3, lsl #22
   259fc:			; <UNDEFINED> instruction: 0x4638d154
   25a00:	pop	{r0, r2, ip, sp, pc}
   25a04:			; <UNDEFINED> instruction: 0x46038ff0
   25a08:	strbmi	r9, [r8], -pc, lsl #20
   25a0c:			; <UNDEFINED> instruction: 0xf7fe4621
   25a10:			; <UNDEFINED> instruction: 0x4607f8dd
   25a14:	mvnle	r2, r0, lsl #16
   25a18:			; <UNDEFINED> instruction: 0x46204631
   25a1c:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   25a20:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   25a24:			; <UNDEFINED> instruction: 0xf1bbd1e0
   25a28:	andle	r0, sl, r0, lsl #30
   25a2c:	movwcs	lr, #59869	; 0xe9dd
   25a30:	strtmi	r4, [r0], -r9, lsr #12
   25a34:	andge	pc, r0, sp, asr #17
   25a38:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
   25a3c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   25a40:			; <UNDEFINED> instruction: 0x4640d1d2
   25a44:	strtmi	r4, [r1], -r2, lsr #12
   25a48:	blx	ff4e3a4e <mkdtemp@@Base+0xff491a72>
   25a4c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   25a50:			; <UNDEFINED> instruction: 0xf10dd1ca
   25a54:	strtmi	r0, [r0], -fp, lsl #2
   25a58:			; <UNDEFINED> instruction: 0xf97cf7fe
   25a5c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   25a60:			; <UNDEFINED> instruction: 0xf89dd1c2
   25a64:	bcs	19ada98 <mkdtemp@@Base+0x195babc>
   25a68:	bcs	1956d0 <mkdtemp@@Base+0x1436f4>
   25a6c:	tstcs	r1, ip, lsl #30
   25a70:	bcs	7ade78 <mkdtemp@@Base+0x75be9c>
   25a74:			; <UNDEFINED> instruction: 0xf041bf08
   25a78:	ldmiblt	r9!, {r0, r8}
   25a7c:	svclt	0x00182a06
   25a80:	streq	pc, [r3, -pc, rrx]
   25a84:			; <UNDEFINED> instruction: 0xf06fe7b0
   25a88:	str	r0, [sp, r9, lsl #14]!
   25a8c:			; <UNDEFINED> instruction: 0xf8acf7f8
   25a90:	teqlt	r0, r4, lsl #12
   25a94:	ldrdcc	pc, [r0], -r9
   25a98:	ldmle	r4!, {r0, r2, r3, r8, r9, fp, sp}^
   25a9c:			; <UNDEFINED> instruction: 0x211146d3
   25aa0:			; <UNDEFINED> instruction: 0xf06fe79b
   25aa4:	str	r0, [r2, r1, lsl #14]!
   25aa8:	bl	fec63a30 <mkdtemp@@Base+0xfec11a54>
   25aac:	ldreq	pc, [sl, -pc, rrx]
   25ab0:	svclt	0x0000e79a
   25ab4:	andeq	pc, r6, r4, ror #29
   25ab8:	andeq	r0, r0, ip, asr r6
   25abc:	andeq	pc, r6, lr, lsl #29
   25ac0:	blmi	e783a8 <mkdtemp@@Base+0xe263cc>
   25ac4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   25ac8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   25acc:	strmi	r4, [ip], -r6, lsl #12
   25ad0:	movwls	r6, #14363	; 0x381b
   25ad4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25ad8:	movwls	r2, #4864	; 0x1300
   25adc:			; <UNDEFINED> instruction: 0xf884f7f8
   25ae0:	subsle	r2, r6, r0, lsl #16
   25ae4:	strmi	r6, [r5], -r3, lsr #16
   25ae8:	svclt	0x00082b0f
   25aec:	streq	pc, [r9], #-111	; 0xffffff91
   25af0:	strtmi	sp, [r0], -r6
   25af4:	stmdbge	r1, {r1, r9, fp, sp, pc}
   25af8:	ldc2l	7, cr15, [r6], #-996	; 0xfffffc1c
   25afc:			; <UNDEFINED> instruction: 0xb1b84604
   25b00:	teqlt	r8, r1, lsl #16
   25b04:			; <UNDEFINED> instruction: 0xf04f9902
   25b08:			; <UNDEFINED> instruction: 0xf7df32ff
   25b0c:	stmdals	r1, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   25b10:	mrc	7, 7, APSR_nzcv, cr8, cr15, {6}
   25b14:			; <UNDEFINED> instruction: 0xf7f84628
   25b18:	bmi	963ef4 <mkdtemp@@Base+0x911f18>
   25b1c:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   25b20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25b24:	subsmi	r9, sl, r3, lsl #22
   25b28:			; <UNDEFINED> instruction: 0x4620d136
   25b2c:	ldcllt	0, cr11, [r0, #-16]!
   25b30:			; <UNDEFINED> instruction: 0x46282112
   25b34:	stc2	7, cr15, [r2], {254}	; 0xfe
   25b38:	stmdacs	r0, {r2, r9, sl, lr}
   25b3c:	bls	da2c4 <mkdtemp@@Base+0x882e8>
   25b40:	stmdbls	r1, {r3, r5, r9, sl, lr}
   25b44:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
   25b48:	stmdacs	r0, {r2, r9, sl, lr}
   25b4c:			; <UNDEFINED> instruction: 0x4630d1d8
   25b50:	strtmi	r4, [r9], -sl, lsr #12
   25b54:	blx	1363b5a <mkdtemp@@Base+0x1311b7e>
   25b58:	stmdacs	r0, {r2, r9, sl, lr}
   25b5c:			; <UNDEFINED> instruction: 0xf10dd1d0
   25b60:	strtmi	r0, [r8], -r3, lsl #2
   25b64:			; <UNDEFINED> instruction: 0xf8f6f7fe
   25b68:	stmdacs	r0, {r2, r9, sl, lr}
   25b6c:			; <UNDEFINED> instruction: 0xf89dd1c8
   25b70:	blcs	19b1b84 <mkdtemp@@Base+0x195fba8>
   25b74:	blcs	1957dc <mkdtemp@@Base+0x143800>
   25b78:	andcs	fp, r1, #12, 30	; 0x30
   25b7c:	blcs	7ae384 <mkdtemp@@Base+0x75c3a8>
   25b80:			; <UNDEFINED> instruction: 0xf042bf08
   25b84:	stmdblt	sl, {r0, r9}^
   25b88:	svclt	0x00182b06
   25b8c:	streq	pc, [r3], #-111	; 0xffffff91
   25b90:			; <UNDEFINED> instruction: 0xf06fe7b6
   25b94:	strb	r0, [r0, r1, lsl #8]
   25b98:	bl	e63b20 <mkdtemp@@Base+0xe11b44>
   25b9c:	ldreq	pc, [sl], #-111	; 0xffffff91
   25ba0:	svclt	0x0000e7ae
   25ba4:			; <UNDEFINED> instruction: 0x0006fdbc
   25ba8:	andeq	r0, r0, ip, asr r6
   25bac:	andeq	pc, r6, r2, ror #26
   25bb0:	svcmi	0x00f0e92d
   25bb4:	bmi	f775fc <mkdtemp@@Base+0xf25620>
   25bb8:	blmi	f77624 <mkdtemp@@Base+0xf25648>
   25bbc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   25bc0:	ldmib	sp, {r1, r7, r9, sl, lr}^
   25bc4:	ldmpl	r3, {r1, r2, r3, r8, r9, sl, sp, lr}^
   25bc8:	bleq	2204e8 <mkdtemp@@Base+0x1ce50c>
   25bcc:	movwls	r6, #14363	; 0x381b
   25bd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25bd4:			; <UNDEFINED> instruction: 0xf1bbb301
   25bd8:	svclt	0x00140f00
   25bdc:	tstcs	r4, #1744830464	; 0x68000000
   25be0:	andcc	pc, fp, sp, lsl #17
   25be4:			; <UNDEFINED> instruction: 0xf800f7f8
   25be8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   25bec:			; <UNDEFINED> instruction: 0xf89dd055
   25bf0:			; <UNDEFINED> instruction: 0xf7fe100b
   25bf4:	strmi	pc, [r4], -r3, lsr #24
   25bf8:			; <UNDEFINED> instruction: 0x4628b190
   25bfc:			; <UNDEFINED> instruction: 0xf882f7f8
   25c00:	blmi	af84b8 <mkdtemp@@Base+0xaa64dc>
   25c04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25c08:	blls	ffc78 <mkdtemp@@Base+0xadc9c>
   25c0c:	qdaddle	r4, sl, sl
   25c10:	andlt	r4, r5, r0, lsr #12
   25c14:	svchi	0x00f0e8bd
   25c18:			; <UNDEFINED> instruction: 0xf88d2315
   25c1c:	strb	r3, [r1, fp]!
   25c20:	strtmi	r4, [r8], -r1, asr #12
   25c24:	stc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
   25c28:	stmdacs	r0, {r2, r9, sl, lr}
   25c2c:	strbmi	sp, [r9], -r5, ror #3
   25c30:			; <UNDEFINED> instruction: 0xf7fe4628
   25c34:			; <UNDEFINED> instruction: 0x4604fd5b
   25c38:	bicsle	r2, lr, r0, lsl #16
   25c3c:	svceq	0x0000f1bb
   25c40:	strmi	sp, [r3], -r9
   25c44:	ldrtmi	r9, [sl], -r0
   25c48:			; <UNDEFINED> instruction: 0x46284631
   25c4c:	blx	1663c52 <mkdtemp@@Base+0x1611c76>
   25c50:	stmdacs	r0, {r2, r9, sl, lr}
   25c54:			; <UNDEFINED> instruction: 0x4650d1d1
   25c58:	strtmi	r4, [r9], -sl, lsr #12
   25c5c:	blx	ff263c60 <mkdtemp@@Base+0xff211c84>
   25c60:	stmdacs	r0, {r2, r9, sl, lr}
   25c64:			; <UNDEFINED> instruction: 0xf10dd1c9
   25c68:	strtmi	r0, [r8], -fp, lsl #2
   25c6c:			; <UNDEFINED> instruction: 0xf872f7fe
   25c70:	stmdacs	r0, {r2, r9, sl, lr}
   25c74:			; <UNDEFINED> instruction: 0xf89dd1c1
   25c78:	blcs	19b1cac <mkdtemp@@Base+0x195fcd0>
   25c7c:	blcs	1958e4 <mkdtemp@@Base+0x143908>
   25c80:	andcs	fp, r1, #12, 30	; 0x30
   25c84:	blcs	7ae48c <mkdtemp@@Base+0x75c4b0>
   25c88:			; <UNDEFINED> instruction: 0xf042bf08
   25c8c:	ldmdblt	sl!, {r0, r9}
   25c90:	svclt	0x00182b06
   25c94:	streq	pc, [r3], #-111	; 0xffffff91
   25c98:			; <UNDEFINED> instruction: 0xf06fe7af
   25c9c:	str	r0, [pc, r1, lsl #8]!
   25ca0:	ldreq	pc, [sl], #-111	; 0xffffff91
   25ca4:			; <UNDEFINED> instruction: 0xf7e0e7a9
   25ca8:	svclt	0x0000eab2
   25cac:	andeq	pc, r6, r2, asr #25
   25cb0:	andeq	r0, r0, ip, asr r6
   25cb4:	andeq	pc, r6, ip, ror ip	; <UNPREDICTABLE>
   25cb8:	stmdbcs	r1, {r0, r3, r5, r9, fp, lr}
   25cbc:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
   25cc0:	addlt	fp, r2, r0, ror r5
   25cc4:			; <UNDEFINED> instruction: 0x460658d3
   25cc8:	movwls	r6, #6171	; 0x181b
   25ccc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25cd0:	movwcs	fp, #40716	; 0x9f0c
   25cd4:			; <UNDEFINED> instruction: 0xf88d2313
   25cd8:			; <UNDEFINED> instruction: 0xf7f73003
   25cdc:	stmdacs	r0, {r0, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   25ce0:			; <UNDEFINED> instruction: 0xf89dd036
   25ce4:	strmi	r1, [r5], -r3
   25ce8:	blx	fea63cea <mkdtemp@@Base+0xfea11d0e>
   25cec:	cmnlt	r8, r4, lsl #12
   25cf0:			; <UNDEFINED> instruction: 0xf7f84628
   25cf4:	bmi	763d18 <mkdtemp@@Base+0x711d3c>
   25cf8:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   25cfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25d00:	subsmi	r9, sl, r1, lsl #22
   25d04:	strtmi	sp, [r0], -sl, lsr #2
   25d08:	ldcllt	0, cr11, [r0, #-8]!
   25d0c:			; <UNDEFINED> instruction: 0x462a4630
   25d10:			; <UNDEFINED> instruction: 0xf7ff4629
   25d14:	strmi	pc, [r4], -sp, ror #20
   25d18:	mvnle	r2, r0, lsl #16
   25d1c:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
   25d20:			; <UNDEFINED> instruction: 0xf7fe4628
   25d24:			; <UNDEFINED> instruction: 0x4604f817
   25d28:	mvnle	r2, r0, lsl #16
   25d2c:	mulcc	r3, sp, r8
   25d30:	svclt	0x00182b66
   25d34:	svclt	0x000c2b05
   25d38:	andcs	r2, r0, #268435456	; 0x10000000
   25d3c:	svclt	0x00082b1e
   25d40:	andeq	pc, r1, #66	; 0x42
   25d44:	blcs	1d4234 <mkdtemp@@Base+0x182258>
   25d48:			; <UNDEFINED> instruction: 0xf06fbf18
   25d4c:	strb	r0, [pc, r3, lsl #8]
   25d50:	streq	pc, [r1], #-111	; 0xffffff91
   25d54:			; <UNDEFINED> instruction: 0xf06fe7cf
   25d58:	bfi	r0, sl, #8, #2
   25d5c:	b	15e3ce4 <mkdtemp@@Base+0x1591d08>
   25d60:	andeq	pc, r6, r2, asr #23
   25d64:	andeq	r0, r0, ip, asr r6
   25d68:	andeq	pc, r6, r6, lsl #23
   25d6c:	svcmi	0x00f0e92d
   25d70:	blmi	1191f94 <mkdtemp@@Base+0x113ffb8>
   25d74:	smlabbls	r0, r2, r6, r4
   25d78:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
   25d7c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   25d80:			; <UNDEFINED> instruction: 0xf04f9305
   25d84:	movwcs	r0, #768	; 0x300
   25d88:	movwls	r9, #8705	; 0x2201
   25d8c:	tstlt	r2, r4, lsl #6
   25d90:	ldmdbmi	pc!, {r0, r1, r4, sp, lr}	; <UNPREDICTABLE>
   25d94:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
   25d98:	ldc	7, cr15, [r8, #-896]	; 0xfffffc80
   25d9c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   25da0:			; <UNDEFINED> instruction: 0xf8dfd06c
   25da4:	svcge	0x000480f0
   25da8:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   25dac:	ldrbtmi	sl, [r8], #3586	; 0xe02
   25db0:			; <UNDEFINED> instruction: 0x462b44f9
   25db4:	ldrtmi	r2, [r9], -sl, lsl #4
   25db8:			; <UNDEFINED> instruction: 0xf7df4630
   25dbc:			; <UNDEFINED> instruction: 0xf8ddedaa
   25dc0:	andcc	fp, r1, r8
   25dc4:			; <UNDEFINED> instruction: 0xf8cdd046
   25dc8:			; <UNDEFINED> instruction: 0xf89bb00c
   25dcc:	stccs	0, cr4, [sl], {-0}
   25dd0:	stccs	0, cr13, [r3], #-956	; 0xfffffc44
   25dd4:	stccs	0, cr13, [r0], {237}	; 0xed
   25dd8:	andcs	sp, sl, #235	; 0xeb
   25ddc:	ldrbmi	r4, [r8], -r1, asr #12
   25de0:	ldcl	7, cr15, [r0, #892]!	; 0x37c
   25de4:	eorsle	r2, r5, r0, lsl #16
   25de8:	ldrbmi	r4, [r8], -r9, asr #12
   25dec:	stc	7, cr15, [r2], {224}	; 0xe0
   25df0:	eorle	r2, pc, r0, lsl #16
   25df4:	and	r4, r4, fp, asr r6
   25df8:	movwls	r3, #13057	; 0x3301
   25dfc:	stccs	8, cr7, [r0], {28}
   25e00:	stccs	0, cr13, [r9], {215}	; 0xd7
   25e04:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   25e08:	stmdbge	r3, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   25e0c:			; <UNDEFINED> instruction: 0xf7fb4650
   25e10:	stmdacs	r0, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
   25e14:	mvflsdm	f5, #5.0
   25e18:	stmdbmi	r0!, {r2, r9, sl, lr}
   25e1c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   25e20:	mcr	7, 0, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
   25e24:	cfmvdhrls	mvd1, r5
   25e28:	blls	1123e8 <mkdtemp@@Base+0xc040c>
   25e2c:	ldmdavc	r8, {r9, fp, ip, pc}
   25e30:	svclt	0x00182800
   25e34:			; <UNDEFINED> instruction: 0x4610461a
   25e38:	stcl	7, cr15, [lr, #896]!	; 0x380
   25e3c:	eorsvs	r2, r0, r0, lsl #16
   25e40:			; <UNDEFINED> instruction: 0xf06fbf08
   25e44:	stmdals	r2, {r0, sl}
   25e48:	ldcl	7, cr15, [ip, #-892]	; 0xfffffc84
   25e4c:			; <UNDEFINED> instruction: 0xf7e04628
   25e50:	ldrd	lr, [r7], -r8
   25e54:			; <UNDEFINED> instruction: 0xf06f4658
   25e58:			; <UNDEFINED> instruction: 0xf7df0403
   25e5c:			; <UNDEFINED> instruction: 0x4628ed54
   25e60:	bl	ff3e3de8 <mkdtemp@@Base+0xff391e0c>
   25e64:	blmi	2386a4 <mkdtemp@@Base+0x1e66c8>
   25e68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25e6c:	blls	17fedc <mkdtemp@@Base+0x12df00>
   25e70:	qaddle	r4, sl, r6
   25e74:	andlt	r4, r7, r0, lsr #12
   25e78:	svchi	0x00f0e8bd
   25e7c:	ldreq	pc, [r7], #-111	; 0xffffff91
   25e80:			; <UNDEFINED> instruction: 0xf7e0e7f0
   25e84:	svclt	0x0000e9c4
   25e88:	andeq	r0, r0, ip, asr r6
   25e8c:	andeq	pc, r6, r6, lsl #22
   25e90:	andeq	r8, r3, lr, lsr #3
   25e94:	andeq	r8, r3, sl, lsl r8
   25e98:	andeq	r8, r3, r4, lsr #16
   25e9c:	ldrdeq	r7, [r3], -lr
   25ea0:	andeq	pc, r6, r8, lsl sl	; <UNPREDICTABLE>
   25ea4:	mvnsmi	lr, sp, lsr #18
   25ea8:	strmi	fp, [r5], -r4, lsl #1
   25eac:	ldrmi	r4, [r6], -pc, lsl #12
   25eb0:			; <UNDEFINED> instruction: 0xf7f74698
   25eb4:	movwlt	pc, #36505	; 0x8e99	; <UNPREDICTABLE>
   25eb8:	strmi	r9, [r4], -ip, lsl #22
   25ebc:	strtmi	r9, [r8], -fp, lsl #20
   25ec0:	movwls	r9, #10506	; 0x290a
   25ec4:	andls	r4, r1, #70254592	; 0x4300000
   25ec8:	tstls	r0, r2, lsr r6
   25ecc:			; <UNDEFINED> instruction: 0xf7fd4621
   25ed0:	strmi	pc, [r5], -sp, lsr #26
   25ed4:	eorscs	fp, pc, r8, asr r9	; <UNPREDICTABLE>
   25ed8:	bl	ae3e60 <mkdtemp@@Base+0xa91e84>
   25edc:	strmi	r4, [r6], -r1, lsr #12
   25ee0:			; <UNDEFINED> instruction: 0xf01e4638
   25ee4:			; <UNDEFINED> instruction: 0x4605fc91
   25ee8:			; <UNDEFINED> instruction: 0xf7e04630
   25eec:	strtmi	lr, [r0], -r2, lsr #22
   25ef0:			; <UNDEFINED> instruction: 0xff08f7f7
   25ef4:	andlt	r4, r4, r8, lsr #12
   25ef8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   25efc:	streq	pc, [r1, #-111]	; 0xffffff91
   25f00:	svclt	0x0000e7f8
   25f04:	addslt	fp, sp, r0, lsr r5
   25f08:	strmi	r4, [ip], -r4, lsr #26
   25f0c:	strmi	r4, [r1], -r4, lsr #22
   25f10:			; <UNDEFINED> instruction: 0x466a447d
   25f14:	stmiapl	fp!, {r0, r1, sp}^
   25f18:	tstls	fp, #1769472	; 0x1b0000
   25f1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25f20:	svc	0x0044f7df
   25f24:	eorsle	r3, r3, r1
   25f28:			; <UNDEFINED> instruction: 0xf7e09d06
   25f2c:	addmi	lr, r5, #92, 20	; 0x5c000
   25f30:	andcs	fp, r0, r8, lsl pc
   25f34:	bmi	719f60 <mkdtemp@@Base+0x6c7f84>
   25f38:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   25f3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25f40:	subsmi	r9, sl, fp, lsl fp
   25f44:	andslt	sp, sp, r7, lsr #2
   25f48:	stmdals	r4, {r4, r5, r8, sl, fp, ip, sp, pc}
   25f4c:	eorseq	pc, pc, r0, lsl r0	; <UNPREDICTABLE>
   25f50:	ldcmi	0, cr13, [r5, #-964]	; 0xfffffc3c
   25f54:			; <UNDEFINED> instruction: 0x4628447d
   25f58:	blx	ff561f84 <mkdtemp@@Base+0xff50ffa8>
   25f5c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   25f60:	blx	ff461f8c <mkdtemp@@Base+0xff40ffb0>
   25f64:			; <UNDEFINED> instruction: 0xf0094628
   25f68:	stmdbls	r4, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   25f6c:			; <UNDEFINED> instruction: 0x46224810
   25f70:	smlabteq	r8, r1, r3, pc	; <UNPREDICTABLE>
   25f74:			; <UNDEFINED> instruction: 0xf0094478
   25f78:	stmdami	lr, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   25f7c:			; <UNDEFINED> instruction: 0xf0094478
   25f80:	stmdami	sp, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   25f84:			; <UNDEFINED> instruction: 0xf0094478
   25f88:			; <UNDEFINED> instruction: 0xf06ffabd
   25f8c:	ldrb	r0, [r2, fp, lsr #32]
   25f90:	andseq	pc, r7, pc, rrx
   25f94:			; <UNDEFINED> instruction: 0xf7e0e7cf
   25f98:	svclt	0x0000e93a
   25f9c:	andeq	pc, r6, r0, ror r9	; <UNPREDICTABLE>
   25fa0:	andeq	r0, r0, ip, asr r6
   25fa4:	andeq	pc, r6, r6, asr #18
   25fa8:	andeq	r3, r3, r4, lsr #17
   25fac:	andeq	r8, r3, lr, lsl #13
   25fb0:			; <UNDEFINED> instruction: 0x000386b4
   25fb4:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   25fb8:	andeq	r8, r3, ip, lsl r7
   25fbc:	mvnsmi	lr, sp, lsr #18
   25fc0:	ldmdbmi	r8, {r1, r2, r3, r9, sl, lr}
   25fc4:	bmi	637828 <mkdtemp@@Base+0x5e584c>
   25fc8:	ldrbtmi	fp, [r9], #-132	; 0xffffff7c
   25fcc:			; <UNDEFINED> instruction: 0xf8dd461d
   25fd0:	movwcs	r8, #40	; 0x28
   25fd4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   25fd8:			; <UNDEFINED> instruction: 0xf04f9203
   25fdc:	movwls	r0, #8704	; 0x2200
   25fe0:	eorvs	fp, fp, r5, lsl #2
   25fe4:			; <UNDEFINED> instruction: 0xf01ea902
   25fe8:	strmi	pc, [r4], -pc, asr #22
   25fec:	stmdals	r2, {r6, r8, fp, ip, sp, pc}
   25ff0:	ldrtmi	r4, [sl], -fp, lsr #12
   25ff4:			; <UNDEFINED> instruction: 0xf8cd4631
   25ff8:			; <UNDEFINED> instruction: 0xf7fd8000
   25ffc:			; <UNDEFINED> instruction: 0x4604fd9f
   26000:			; <UNDEFINED> instruction: 0xf7f79802
   26004:	bmi	2a5a08 <mkdtemp@@Base+0x253a2c>
   26008:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2600c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26010:	subsmi	r9, sl, r3, lsl #22
   26014:	strtmi	sp, [r0], -r3, lsl #2
   26018:	pop	{r2, ip, sp, pc}
   2601c:			; <UNDEFINED> instruction: 0xf7e081f0
   26020:	svclt	0x0000e8f6
   26024:			; <UNDEFINED> instruction: 0x0006f8b6
   26028:	andeq	r0, r0, ip, asr r6
   2602c:	andeq	pc, r6, r6, ror r8	; <UNPREDICTABLE>
   26030:	ldrbmi	lr, [r0, sp, lsr #18]!
   26034:	strmi	fp, [r0], r2, lsl #1
   26038:			; <UNDEFINED> instruction: 0xf8dd460f
   2603c:	ldrmi	sl, [r1], r8, lsr #32
   26040:	tstlt	fp, ip, lsl r6
   26044:	eorvs	r2, r3, r0, lsl #6
   26048:	svceq	0x0000f1ba
   2604c:	movwcs	sp, #2
   26050:	andcc	pc, r0, sl, asr #17
   26054:	ldrtmi	r2, [r8], -r0, lsl #2
   26058:	svc	0x00ecf7df
   2605c:	strmi	r1, [r6], -r3, asr #24
   26060:	ldrtmi	sp, [r9], -r4, lsr #32
   26064:			; <UNDEFINED> instruction: 0xff4ef7ff
   26068:	teqlt	r0, r5, lsl #12
   2606c:			; <UNDEFINED> instruction: 0xf7df4630
   26070:	strtmi	lr, [r8], -r4, ror #29
   26074:	pop	{r1, ip, sp, pc}
   26078:			; <UNDEFINED> instruction: 0x462387f0
   2607c:	strbmi	r4, [r1], -sl, asr #12
   26080:			; <UNDEFINED> instruction: 0xf8cd4630
   26084:			; <UNDEFINED> instruction: 0xf7ffa000
   26088:	mcrne	15, 1, pc, cr3, cr9, {4}	; <UNPREDICTABLE>
   2608c:	movwcs	fp, #7960	; 0x1f18
   26090:	svclt	0x00182800
   26094:	teqlt	fp, r0, lsl #6
   26098:	stmdacs	r0, {r5, fp, sp, lr}
   2609c:	ldrtmi	sp, [r9], -r6, ror #1
   260a0:	ldc2	7, cr15, [lr, #1012]	; 0x3f4
   260a4:	strb	r4, [r1, r5, lsl #12]!
   260a8:	ldrb	r4, [pc, r5, lsl #12]
   260ac:	ldreq	pc, [r7, #-111]	; 0xffffff91
   260b0:	svclt	0x0000e7df
   260b4:	mvnsmi	lr, #737280	; 0xb4000
   260b8:	stmdbmi	r8!, {r0, r3, r7, r9, sl, lr}
   260bc:	blmi	a37940 <mkdtemp@@Base+0x9e5964>
   260c0:	ldrbtmi	fp, [r9], #-131	; 0xffffff7d
   260c4:	ldrmi	r4, [r5], -r6, lsl #12
   260c8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   260cc:			; <UNDEFINED> instruction: 0xf04f9301
   260d0:	movwcs	r0, #768	; 0x300
   260d4:	mrslt	r9, LR_svc
   260d8:	tstlt	pc, r3, lsl r0	; <UNPREDICTABLE>
   260dc:	eorsvs	r2, fp, r0, lsl #6
   260e0:	ldrtmi	r2, [r0], -r0, lsl #2
   260e4:	svc	0x00a6f7df
   260e8:	strmi	r1, [r4], -r3, asr #24
   260ec:			; <UNDEFINED> instruction: 0x4631d031
   260f0:	stmdaeq	fp!, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   260f4:			; <UNDEFINED> instruction: 0xff06f7ff
   260f8:	strtmi	fp, [r0], -r8, lsl #3
   260fc:	mrc	7, 4, APSR_nzcv, cr12, cr15, {6}
   26100:			; <UNDEFINED> instruction: 0xf7f79800
   26104:	bmi	625908 <mkdtemp@@Base+0x5d392c>
   26108:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   2610c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26110:	subsmi	r9, sl, r1, lsl #22
   26114:	strbmi	sp, [r0], -r0, lsr #2
   26118:	pop	{r0, r1, ip, sp, pc}
   2611c:			; <UNDEFINED> instruction: 0x466983f0
   26120:			; <UNDEFINED> instruction: 0xf01e4620
   26124:			; <UNDEFINED> instruction: 0x4680fab1
   26128:	mvnle	r2, r0, lsl #16
   2612c:	ldrtmi	r9, [fp], -r0, lsl #16
   26130:	strtmi	r4, [sl], -r9, asr #12
   26134:	ldc2	7, cr15, [r4, #-1012]!	; 0xfffffc0c
   26138:	stmdacs	r0, {r7, r9, sl, lr}
   2613c:	stfcsd	f5, [r0, #-884]	; 0xfffffc8c
   26140:	stmdavs	r8!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
   26144:	sbcsle	r2, r8, r0, lsl #16
   26148:			; <UNDEFINED> instruction: 0xf7fd4631
   2614c:	strmi	pc, [r0], r9, asr #26
   26150:			; <UNDEFINED> instruction: 0xf06fe7d3
   26154:	bfi	r0, r7, #16, #7
   26158:	ldmda	r8, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2615c:			; <UNDEFINED> instruction: 0x0006f7be
   26160:	andeq	r0, r0, ip, asr r6
   26164:	andeq	pc, r6, r6, ror r7	; <UNPREDICTABLE>
   26168:	mvnsmi	lr, sp, lsr #18
   2616c:	bmi	af79cc <mkdtemp@@Base+0xaa59f0>
   26170:	blmi	b12380 <mkdtemp@@Base+0xac03a4>
   26174:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
   26178:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   2617c:	movwls	r6, #6171	; 0x181b
   26180:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26184:	movwls	r2, #768	; 0x300
   26188:	andvs	fp, fp, r1, lsl #2
   2618c:	movwcs	fp, #270	; 0x10e
   26190:	andcs	r6, pc, r3, lsr r0	; <UNPREDICTABLE>
   26194:	mcr2	7, 7, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   26198:	stmdacs	r0, {r2, r9, sl, lr}
   2619c:			; <UNDEFINED> instruction: 0x4632d038
   261a0:			; <UNDEFINED> instruction: 0xf7ff4641
   261a4:	strmi	pc, [r5], -r3, ror #27
   261a8:	smlatblt	pc, r0, r9, fp	; <UNPREDICTABLE>
   261ac:			; <UNDEFINED> instruction: 0x462c603c
   261b0:			; <UNDEFINED> instruction: 0xf7df9800
   261b4:	strtmi	lr, [r0], -r8, lsr #23
   261b8:	mcr2	7, 1, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   261bc:	blmi	638a28 <mkdtemp@@Base+0x5e6a4c>
   261c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   261c4:	blls	80234 <mkdtemp@@Base+0x2e258>
   261c8:	qsuble	r4, sl, r4
   261cc:	andlt	r4, r2, r8, lsr #12
   261d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   261d4:			; <UNDEFINED> instruction: 0xf7f84620
   261d8:	bmi	525a5c <mkdtemp@@Base+0x4d3a80>
   261dc:	tstcs	r1, r3, asr #12
   261e0:			; <UNDEFINED> instruction: 0x4668447a
   261e4:	stmia	r8!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   261e8:	andsle	r3, r1, r1
   261ec:			; <UNDEFINED> instruction: 0xf06f200f
   261f0:			; <UNDEFINED> instruction: 0xf7f80501
   261f4:			; <UNDEFINED> instruction: 0x4604febf
   261f8:	sbcsle	r2, r9, r0, lsl #16
   261fc:	ldrtmi	r9, [r2], -r0, lsl #18
   26200:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
   26204:	stmdacs	r0, {r0, r2, r9, sl, lr}
   26208:	svccs	0x0000d1d2
   2620c:	strb	sp, [pc, lr, asr #3]
   26210:	streq	pc, [r1, #-111]	; 0xffffff91
   26214:			; <UNDEFINED> instruction: 0xf7dfe7d2
   26218:	svclt	0x0000effa
   2621c:	andeq	pc, r6, sl, lsl #14
   26220:	andeq	r0, r0, ip, asr r6
   26224:	andeq	pc, r6, r0, asr #13
   26228:	andeq	r8, r3, r4, ror #9
   2622c:	ldmdami	lr, {r0, r1, r9, sl, lr}
   26230:	ldrbtmi	r4, [r8], #-2590	; 0xfffff5e2
   26234:	addlt	fp, r2, r0, ror r5
   26238:	strmi	r5, [sp], -r2, lsl #17
   2623c:	andls	r6, r1, #1179648	; 0x120000
   26240:	andeq	pc, r0, #79	; 0x4f
   26244:	andls	r2, r0, #0, 4
   26248:	andvs	fp, sl, r1, lsl #2
   2624c:	tstcs	r1, r8, lsl sl
   26250:	ldrbtmi	r4, [sl], #-1640	; 0xfffff998
   26254:	ldmda	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26258:	eorle	r3, r0, r1
   2625c:			; <UNDEFINED> instruction: 0xf04f200f
   26260:			; <UNDEFINED> instruction: 0xf7f836ff
   26264:	strmi	pc, [r4], -r7, lsl #29
   26268:	stmdbls	r0, {r6, r8, ip, sp, pc}
   2626c:			; <UNDEFINED> instruction: 0xf7ff2200
   26270:			; <UNDEFINED> instruction: 0x4606fd7d
   26274:	tstlt	sp, r0, lsl r9
   26278:	strmi	r6, [r4], -ip, lsr #32
   2627c:			; <UNDEFINED> instruction: 0xf7df9800
   26280:	strtmi	lr, [r0], -r2, asr #22
   26284:	stc2l	7, cr15, [r8, #992]	; 0x3e0
   26288:	blmi	238ab8 <mkdtemp@@Base+0x1e6adc>
   2628c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26290:	blls	80300 <mkdtemp@@Base+0x2e324>
   26294:	qaddle	r4, sl, r5
   26298:	andlt	r4, r2, r0, lsr r6
   2629c:			; <UNDEFINED> instruction: 0xf06fbd70
   262a0:	ldrb	r0, [r1, r1, lsl #12]!
   262a4:	svc	0x00b2f7df
   262a8:	andeq	pc, r6, lr, asr #12
   262ac:	andeq	r0, r0, ip, asr r6
   262b0:	andeq	r8, r3, sl, ror r4
   262b4:	strdeq	pc, [r6], -r4
   262b8:			; <UNDEFINED> instruction: 0x460eb570
   262bc:	addlt	r4, r6, ip, lsr #24
   262c0:	ldrmi	r4, [sp], -ip, lsr #18
   262c4:	movwcs	r4, #1148	; 0x47c
   262c8:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   262cc:			; <UNDEFINED> instruction: 0xf04f9105
   262d0:	stmib	sp, {r8}^
   262d4:	tstlt	r5, r3, lsl #6
   262d8:	stmdacs	pc, {r0, r1, r3, r5, sp, lr}	; <UNPREDICTABLE>
   262dc:	movwcs	sp, #6149	; 0x1805
   262e0:	strne	pc, [pc], #-584	; 262e8 <__read_chk@plt+0x1f884>
   262e4:	eormi	r4, r3, #131	; 0x83
   262e8:			; <UNDEFINED> instruction: 0xf06fd10c
   262ec:	bmi	8a7328 <mkdtemp@@Base+0x85534c>
   262f0:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   262f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   262f8:	subsmi	r9, sl, r5, lsl #22
   262fc:			; <UNDEFINED> instruction: 0x4620d135
   26300:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   26304:	blge	ef30c <mkdtemp@@Base+0x9d330>
   26308:	ldrtmi	r9, [r1], -r0, lsl #8
   2630c:	mrc2	7, 4, pc, cr0, cr15, {7}
   26310:	teqlt	r0, r4, lsl #12
   26314:			; <UNDEFINED> instruction: 0xf7f89803
   26318:	stmdals	r4, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   2631c:	ldc2l	7, cr15, [ip, #-992]!	; 0xfffffc20
   26320:	stmdbge	r4, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   26324:			; <UNDEFINED> instruction: 0xf7ff4630
   26328:	strmi	pc, [r4], -r1, lsl #31
   2632c:	mvnsle	r2, r0, lsl #16
   26330:	ldrdeq	lr, [r3, -sp]
   26334:	mcr2	7, 3, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
   26338:	stmdals	r3, {r3, r4, r8, fp, ip, sp, pc}
   2633c:	strteq	pc, [ip], #-111	; 0xffffff91
   26340:	stmdals	r3, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   26344:			; <UNDEFINED> instruction: 0xf8c4f7fa
   26348:	stmdacs	r0, {r2, r9, sl, lr}
   2634c:	ldmib	sp, {r1, r5, r6, r7, r8, ip, lr, pc}^
   26350:			; <UNDEFINED> instruction: 0xf7f91003
   26354:	strmi	pc, [r4], -r7, ror #29
   26358:	stccs	8, cr9, [r0], {3}
   2635c:	stfcsd	f5, [r0, #-876]	; 0xfffffc94
   26360:	ldrdvs	sp, [r8], -r9	; <UNPREDICTABLE>
   26364:	strls	r4, [r3], #-1568	; 0xfffff9e0
   26368:			; <UNDEFINED> instruction: 0xf7dfe7d5
   2636c:	svclt	0x0000ef50
   26370:			; <UNDEFINED> instruction: 0x0006f5bc
   26374:	andeq	r0, r0, ip, asr r6
   26378:	andeq	pc, r6, lr, lsl #11
   2637c:	svcmi	0x00f0e92d
   26380:	strmi	r4, [r8], -r7, lsl #12
   26384:	ldrmi	r4, [r8], r1, asr #18
   26388:	ldrbtmi	r4, [r9], #-2881	; 0xfffff4bf
   2638c:	stmiapl	fp, {r0, r2, r7, ip, sp, pc}^
   26390:	ldmdavs	fp, {r6, r8, fp, lr}
   26394:			; <UNDEFINED> instruction: 0xf04f9303
   26398:	movwcs	r0, #768	; 0x300
   2639c:	movwls	r4, #1145	; 0x479
   263a0:	bcs	4afb0 <error@@Base+0x1baac>
   263a4:	blmi	f5a938 <mkdtemp@@Base+0xf0895c>
   263a8:	andls	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   263ac:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
   263b0:	b	364338 <mkdtemp@@Base+0x31235c>
   263b4:	stmdacs	r0, {r2, r9, sl, lr}
   263b8:	cdpge	0, 0, cr13, cr2, cr3, {3}
   263bc:	beq	62500 <mkdtemp@@Base+0x10524>
   263c0:	strtmi	r4, [r3], -sp, ror #12
   263c4:	ldrtmi	r2, [r1], -sl, lsl #4
   263c8:			; <UNDEFINED> instruction: 0xf7df4628
   263cc:	andcc	lr, r1, r2, lsr #21
   263d0:			; <UNDEFINED> instruction: 0x4650d051
   263d4:	stc2	7, cr15, [r0, #-992]!	; 0xfffffc20
   263d8:	tstls	r1, r0, lsl #18
   263dc:	stmdblt	sl!, {r1, r3, fp, ip, sp, lr}
   263e0:	tstcc	r1, r2, asr #32
   263e4:	stmdavc	sl, {r0, r8, ip, pc}
   263e8:	eorsle	r2, sp, r0, lsl #20
   263ec:	svclt	0x00182a09
   263f0:	rscsle	r2, r6, r0, lsr #20
   263f4:	eorsle	r2, r7, r3, lsr #20
   263f8:	bcs	2dc404 <mkdtemp@@Base+0x28a428>
   263fc:	andcs	sp, pc, r4, lsr r0	; <UNPREDICTABLE>
   26400:	ldc2	7, cr15, [r8, #992]!	; 0x3e0
   26404:	stmdacs	r0, {r1, r7, r9, sl, lr}
   26408:	stmdbge	r1, {r3, r4, r5, ip, lr, pc}
   2640c:			; <UNDEFINED> instruction: 0xf828f7fb
   26410:	svceq	0x0038f110
   26414:	sbcsle	r4, r4, r3, lsl #13
   26418:	ldrbmi	fp, [r1], -r8, lsl #19
   2641c:			; <UNDEFINED> instruction: 0x47c84638
   26420:			; <UNDEFINED> instruction: 0xf1b8b968
   26424:	sbcle	r0, ip, r0, lsl #30
   26428:			; <UNDEFINED> instruction: 0xf7f84638
   2642c:	stmdacs	r0, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
   26430:	ldclvs	0, cr13, [fp], #-796	; 0xfffffce4
   26434:	blvs	fe637d80 <mkdtemp@@Base+0xfe5e5da4>
   26438:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, lr}
   2643c:	stmdals	r0, {r0, r6, r7, ip, lr, pc}
   26440:	b	18643c4 <mkdtemp@@Base+0x18123e8>
   26444:			; <UNDEFINED> instruction: 0xf7f84650
   26448:	strtmi	pc, [r0], -r7, ror #25
   2644c:	ldm	r8, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26450:	blmi	3f8ca4 <mkdtemp@@Base+0x3a6cc8>
   26454:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26458:	blls	1004c8 <mkdtemp@@Base+0xae4ec>
   2645c:	tstle	r3, sl, asr r0
   26460:	andlt	r4, r5, r8, asr r6
   26464:	svchi	0x00f0e8bd
   26468:	beq	625ac <mkdtemp@@Base+0x105d0>
   2646c:	blmi	3a0318 <mkdtemp@@Base+0x34e33c>
   26470:	andls	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   26474:			; <UNDEFINED> instruction: 0xf06fe79a
   26478:	strb	r0, [r0, sp, lsr #22]!
   2647c:	bleq	a2640 <mkdtemp@@Base+0x50664>
   26480:			; <UNDEFINED> instruction: 0xf06fe7dd
   26484:			; <UNDEFINED> instruction: 0xe7e30b17
   26488:	mcr	7, 6, pc, cr0, cr15, {6}	; <UNPREDICTABLE>
   2648c:	strdeq	pc, [r6], -r6
   26490:	andeq	r0, r0, ip, asr r6
   26494:	andeq	pc, r6, r4, ror #9
   26498:	andeq	r0, r0, ip, lsl #14
   2649c:	muleq	r3, r6, fp
   264a0:	andeq	pc, r6, ip, lsr #8
   264a4:	andeq	r0, r0, r4, ror r6
   264a8:			; <UNDEFINED> instruction: 0x460db538
   264ac:	strmi	r4, [r1], -r4, lsl #12
   264b0:			; <UNDEFINED> instruction: 0xf0204628
   264b4:			; <UNDEFINED> instruction: 0xf110fedf
   264b8:	andle	r0, r0, r2, lsr pc
   264bc:			; <UNDEFINED> instruction: 0x4629bd38
   264c0:	movwcs	r4, #5664	; 0x1620
   264c4:			; <UNDEFINED> instruction: 0xf7ff2200
   264c8:			; <UNDEFINED> instruction: 0xf110ff59
   264cc:	svclt	0x00080f2e
   264d0:	rscsle	r2, r3, r0
   264d4:	svclt	0x00082800
   264d8:	eorseq	pc, r2, pc, rrx
   264dc:	svclt	0x0000bd38
   264e0:			; <UNDEFINED> instruction: 0x4605b538
   264e4:	andcs	r6, r0, r1, lsl #16
   264e8:	orrslt	r7, fp, fp, lsl #16
   264ec:	ldmdblt	r8, {r1, r3, r9, sl, lr}
   264f0:	svclt	0x00182b20
   264f4:	eorle	r2, r0, r9, lsl #22
   264f8:			; <UNDEFINED> instruction: 0xf8122b5c
   264fc:	andsle	r4, r2, r1, lsl #30
   26500:	ldrmi	r2, [r1], -r2, lsr #22
   26504:			; <UNDEFINED> instruction: 0xf080bf08
   26508:	strtmi	r0, [r3], -r1
   2650c:	mvnle	r2, r0, lsl #22
   26510:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
   26514:	stmdavc	r8, {r0, r3, r5, sp, lr}
   26518:	svclt	0x000c2800
   2651c:	andcs	r4, r0, r8, lsl r6
   26520:			; <UNDEFINED> instruction: 0xffdef02d
   26524:	stccs	13, cr11, [r2], #-224	; 0xffffff20
   26528:	svclt	0x00084623
   2652c:	svccc	0x0002f811
   26530:	ldrmi	sp, [r1], -ip, ror #1
   26534:	bicsle	r2, r9, r0, lsl #22
   26538:	eorvs	lr, r9, sl, ror #15
   2653c:	svclt	0x0000bd38
   26540:			; <UNDEFINED> instruction: 0x4606b5f8
   26544:			; <UNDEFINED> instruction: 0x46084617
   26548:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   2654c:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
   26550:	ldcl	7, cr15, [r0, #-892]!	; 0xfffffc84
   26554:	eorsle	r1, r5, r3, asr #24
   26558:			; <UNDEFINED> instruction: 0x4605491c
   2655c:			; <UNDEFINED> instruction: 0xf7df4479
   26560:	strmi	lr, [r4], -r6, lsr #19
   26564:	ldrtmi	fp, [r0], -r0, lsr #6
   26568:			; <UNDEFINED> instruction: 0xf7f94621
   2656c:	strmi	pc, [r5], -fp, ror #21
   26570:	bmi	614af8 <mkdtemp@@Base+0x5c2b1c>
   26574:	tstcs	r1, fp, lsr r6
   26578:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2657c:	bl	ff064500 <mkdtemp@@Base+0xff012524>
   26580:			; <UNDEFINED> instruction: 0xf7df4620
   26584:	cmplt	r8, r2, lsl #31
   26588:	ldreq	pc, [r7, #-111]	; 0xffffff91
   2658c:	stmia	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26590:	strtmi	r4, [r0], -r6, lsl #12
   26594:			; <UNDEFINED> instruction: 0xf7e06834
   26598:	eorsvs	lr, r4, r4, lsr r8
   2659c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   265a0:			; <UNDEFINED> instruction: 0xf7e04620
   265a4:	strmi	lr, [r5], -lr, lsr #16
   265a8:	mvnle	r2, r0, lsl #16
   265ac:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   265b0:	ldm	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   265b4:	strtmi	r4, [r8], -r6, lsl #12
   265b8:			; <UNDEFINED> instruction: 0xf06f6834
   265bc:			; <UNDEFINED> instruction: 0xf7df0517
   265c0:			; <UNDEFINED> instruction: 0xe7eaec3c
   265c4:	ldreq	pc, [r7, #-111]	; 0xffffff91
   265c8:	svclt	0x0000e7e8
   265cc:	andeq	r8, r3, ip, ror r1
   265d0:	andeq	sp, r3, sl, asr r1
   265d4:	ldrsbgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   265d8:	blmi	daefe0 <mkdtemp@@Base+0xd5d004>
   265dc:	ldrbtmi	fp, [ip], #1392	; 0x570
   265e0:	strmi	fp, [r4], -lr, lsr #1
   265e4:			; <UNDEFINED> instruction: 0xf85cae05
   265e8:	strmi	r3, [sp], -r3
   265ec:	ldrtmi	r2, [r0], -r0, lsl #2
   265f0:			; <UNDEFINED> instruction: 0x932d681b
   265f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   265f8:			; <UNDEFINED> instruction: 0xf7df9204
   265fc:	bge	161534 <mkdtemp@@Base+0x10f558>
   26600:	ldrtmi	r4, [r1], -r0, lsr #12
   26604:			; <UNDEFINED> instruction: 0xf7e0b1cd
   26608:	andcc	lr, r1, r4, ror #18
   2660c:			; <UNDEFINED> instruction: 0xf8bdd039
   26610:	blcs	2b2668 <mkdtemp@@Base+0x26068c>
   26614:	tstcs	ip, r4, lsl #30
   26618:	andsle	r9, pc, r4, lsl #2
   2661c:	svclt	0x00182b02
   26620:	andsle	r2, sl, r0, lsl #8
   26624:	blmi	8f8ebc <mkdtemp@@Base+0x8a6ee0>
   26628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2662c:	blls	b8069c <mkdtemp@@Base+0xb2e6c0>
   26630:	teqle	r2, sl, asr r0
   26634:	eorlt	r4, lr, r0, lsr #12
   26638:			; <UNDEFINED> instruction: 0xf7dfbd70
   2663c:	mcrrne	10, 10, lr, r3, cr6
   26640:	mvnle	r4, r4, lsl #12
   26644:	ldm	r2, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26648:			; <UNDEFINED> instruction: 0xf7df6800
   2664c:	strmi	lr, [r1], -r6, asr #20
   26650:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   26654:			; <UNDEFINED> instruction: 0xfff0f008
   26658:	stmdbls	r4, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2665c:	strtcs	r2, [r0], #-768	; 0xfffffd00
   26660:			; <UNDEFINED> instruction: 0x461a4630
   26664:	stmib	sp, {r1, r8, sl, sp}^
   26668:	cfstr32ge	mvfx4, [r5], #-4
   2666c:			; <UNDEFINED> instruction: 0xf7df9400
   26670:			; <UNDEFINED> instruction: 0x4601ee52
   26674:			; <UNDEFINED> instruction: 0x4620b998
   26678:			; <UNDEFINED> instruction: 0xf7df220a
   2667c:			; <UNDEFINED> instruction: 0x4604e93c
   26680:			; <UNDEFINED> instruction: 0xf7e0e7d0
   26684:	strcs	lr, [r0], #-2164	; 0xfffff78c
   26688:			; <UNDEFINED> instruction: 0xf7df6800
   2668c:	strmi	lr, [r1], -r6, lsr #20
   26690:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   26694:			; <UNDEFINED> instruction: 0xff36f008
   26698:			; <UNDEFINED> instruction: 0xf7dfe7c4
   2669c:			; <UNDEFINED> instruction: 0xf010edb8
   266a0:	stmdbmi	r8, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   266a4:			; <UNDEFINED> instruction: 0x46024479
   266a8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   266ac:	blx	17626d2 <mkdtemp@@Base+0x17106f6>
   266b0:	andeq	pc, r6, r2, lsr #5
   266b4:	andeq	r0, r0, ip, asr r6
   266b8:	andeq	pc, r6, r8, asr r2	; <UNPREDICTABLE>
   266bc:	andeq	r8, r3, r6, lsr #1
   266c0:	andeq	r8, r3, sl, asr #32
   266c4:	andeq	r8, r3, r0, ror #3
   266c8:	andeq	r8, r3, sl, rrx
   266cc:	blcs	2c86e0 <mkdtemp@@Base+0x276704>
   266d0:	ldrblt	sp, [r0, #-268]!	; 0xfffffef4
   266d4:	stmvs	r3, {r2, r9, sl, lr}
   266d8:	stmdblt	fp!, {r1, r7, ip, sp, pc}
   266dc:	ldmdblt	sp, {r0, r2, r6, r7, fp, sp, lr}
   266e0:			; <UNDEFINED> instruction: 0xf5136903
   266e4:	andle	r3, r2, r0, lsl #31
   266e8:	ldcllt	0, cr11, [r0, #-8]!
   266ec:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
   266f0:	tstls	r1, r2, lsl #12
   266f4:			; <UNDEFINED> instruction: 0xf0084478
   266f8:	stmdbvs	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   266fc:	andscs	r8, r0, r3, ror #16
   26700:	adcvs	r9, r5, r1, lsl #18
   26704:	eorhi	r6, r6, r5, ror #1
   26708:	rsbvs	r6, r2, r8
   2670c:	strb	r8, [fp, r3, rrx]!
   26710:	andeq	r8, r3, ip, asr #32
   26714:	blmi	1b390c8 <mkdtemp@@Base+0x1ae70ec>
   26718:	push	{r1, r3, r4, r5, r6, sl, lr}
   2671c:			; <UNDEFINED> instruction: 0xf6ad4ff0
   26720:	ldmpl	r3, {r2, r3, r6, r7, r8, sl, fp}^
   26724:	stcge	6, cr4, [pc, #-16]	; 2671c <__read_chk@plt+0x1fcb8>
   26728:	ldmdavs	fp, {r2, r9, sl, fp, sp, pc}
   2672c:	stmiacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
   26730:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26734:	mrrc2	0, 0, pc, r8, cr10	; <UNPREDICTABLE>
   26738:	smlabbcs	r0, r0, r2, r2
   2673c:			; <UNDEFINED> instruction: 0x46076032
   26740:			; <UNDEFINED> instruction: 0xf7df4628
   26744:	strtmi	lr, [r0], -r8, lsr #22
   26748:	mcrr2	0, 0, pc, r6, cr10	; <UNPREDICTABLE>
   2674c:			; <UNDEFINED> instruction: 0x46294632
   26750:	b	6e46d4 <mkdtemp@@Base+0x6926f8>
   26754:			; <UNDEFINED> instruction: 0xf0003001
   26758:	ldrtmi	r8, [r1], -sp, lsl #1
   2675c:			; <UNDEFINED> instruction: 0xf7ff4628
   26760:	stmdahi	fp!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   26764:			; <UNDEFINED> instruction: 0xf10d4859
   26768:	blcs	2a8a60 <mkdtemp@@Base+0x256a84>
   2676c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   26770:	tstcs	ip, #4, 30
   26774:			; <UNDEFINED> instruction: 0xf0086033
   26778:	ldmdavs	r1!, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2677c:	movwcs	r2, #32768	; 0x8000
   26780:	strbmi	r9, [r2], -r0
   26784:	movweq	lr, #6605	; 0x19cd
   26788:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   2678c:			; <UNDEFINED> instruction: 0xf7df4628
   26790:	strmi	lr, [r4], -r2, asr #27
   26794:	cmnle	r9, r0, lsl #16
   26798:	bleq	762bd4 <mkdtemp@@Base+0x710bf8>
   2679c:	strmi	sl, [r1], -r5, lsl #28
   267a0:	andcs	r9, r2, r8, lsl #8
   267a4:			; <UNDEFINED> instruction: 0xf8cb465a
   267a8:	ldrtmi	r0, [r3], -r8
   267ac:			; <UNDEFINED> instruction: 0xf04f4640
   267b0:	strls	r0, [sl], #-3588	; 0xfffff1fc
   267b4:	and	pc, r0, fp, asr #17
   267b8:	strmi	lr, [fp], #-2509	; 0xfffff633
   267bc:	strmi	lr, [sp], #-2509	; 0xfffff633
   267c0:	ldm	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   267c4:	rsble	r2, r3, r0, lsl #16
   267c8:			; <UNDEFINED> instruction: 0xf10d4640
   267cc:			; <UNDEFINED> instruction: 0xf0110918
   267d0:	eorcs	pc, r0, #1168	; 0x490
   267d4:	ldrbmi	r4, [r8], -r1, lsr #12
   267d8:	b	ff76475c <mkdtemp@@Base+0xff712780>
   267dc:	strtmi	r8, [r1], -sp, lsr #16
   267e0:	ldrbmi	r4, [sl], -fp, asr #12
   267e4:			; <UNDEFINED> instruction: 0xf8cb4640
   267e8:	strcs	r5, [r1, #-4]
   267ec:	andpl	pc, r8, fp, asr #17
   267f0:	stmia	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   267f4:	teqle	r3, r0, lsl #16
   267f8:	ldrdmi	pc, [r0], -r9
   267fc:	bicslt	r6, r4, r4, lsr r0
   26800:	blvs	fe663c3c <mkdtemp@@Base+0xfe611c60>
   26804:	strmi	r4, [r5], -sl, lsr #13
   26808:	vmla.i8	d22, d0, d17
   2680c:	stmdbvs	r0!, {r0, r8, r9, lr}^
   26810:	stmib	sp, {r1, r3, r4, r6, r9, sl, lr}^
   26814:	strls	r5, [r0, #-2561]	; 0xfffff5ff
   26818:	ldcl	7, cr15, [ip, #-892]!	; 0xfffffc84
   2681c:	ldrbmi	fp, [r9], -r0, lsr #18
   26820:			; <UNDEFINED> instruction: 0xf7df4638
   26824:			; <UNDEFINED> instruction: 0xb120ef68
   26828:	ldmibvs	ip, {r0, r1, r4, r5, fp, sp, lr}^
   2682c:	stccs	0, cr6, [r0], {52}	; 0x34
   26830:			; <UNDEFINED> instruction: 0xf8d9d1ea
   26834:	strtmi	r4, [r0], -r0
   26838:	ldmda	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2683c:			; <UNDEFINED> instruction: 0xb3a36833
   26840:			; <UNDEFINED> instruction: 0xf00f4640
   26844:	bmi	8e4ce8 <mkdtemp@@Base+0x892d0c>
   26848:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   2684c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26850:	stmiacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   26854:	teqle	r2, sl, asr r0
   26858:	stcleq	6, cr15, [ip, #52]	; 0x34
   2685c:	svchi	0x00f0e8bd
   26860:			; <UNDEFINED> instruction: 0x4641481c
   26864:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
   26868:	cdp2	0, 9, cr15, cr2, cr8, {0}
   2686c:			; <UNDEFINED> instruction: 0xf00f4638
   26870:			; <UNDEFINED> instruction: 0xe7e8f911
   26874:	svc	0x007af7df
   26878:			; <UNDEFINED> instruction: 0xf7df6800
   2687c:	strmi	lr, [r1], -lr, lsr #18
   26880:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   26884:	cdp2	0, 13, cr15, cr8, cr8, {0}
   26888:			; <UNDEFINED> instruction: 0xf00f4638
   2688c:	ldrb	pc, [sl, r3, lsl #18]	; <UNPREDICTABLE>
   26890:			; <UNDEFINED> instruction: 0x46414812
   26894:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
   26898:	cdp2	0, 7, cr15, cr10, cr8, {0}
   2689c:			; <UNDEFINED> instruction: 0xf7df6830
   268a0:			; <UNDEFINED> instruction: 0x4638e81e
   268a4:			; <UNDEFINED> instruction: 0xf8f6f00f
   268a8:	stmdami	sp, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   268ac:	ldrtmi	r4, [r9], -r2, asr #12
   268b0:			; <UNDEFINED> instruction: 0xf0084478
   268b4:	ldrtmi	pc, [r8], -sp, ror #28	; <UNPREDICTABLE>
   268b8:			; <UNDEFINED> instruction: 0xf8ecf00f
   268bc:			; <UNDEFINED> instruction: 0xf7dfe7c3
   268c0:	svclt	0x0000eca6
   268c4:	andeq	pc, r6, r8, ror #2
   268c8:	andeq	r0, r0, ip, asr r6
   268cc:	strdeq	r7, [r3], -sl
   268d0:	andeq	pc, r6, r6, lsr r0	; <UNPREDICTABLE>
   268d4:	andeq	r7, r3, lr, asr pc
   268d8:	andeq	r7, r3, r6, ror lr
   268dc:	strdeq	r7, [r3], -sl
   268e0:	andeq	r7, r3, r4, asr pc
   268e4:	mvnsmi	lr, sp, lsr #18
   268e8:	cfldr32vs	mvfx15, [r4, #692]	; 0x2b4
   268ec:	ldrsb	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   268f0:			; <UNDEFINED> instruction: 0xf8dfac06
   268f4:	orrcs	ip, r0, #220	; 0xdc
   268f8:	svcge	0x000544fe
   268fc:	strmi	r4, [lr], -r5, lsl #12
   26900:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   26904:	ldrmi	r2, [r0], r0, lsl #2
   26908:	ldrmi	r4, [sl], -r0, lsr #12
   2690c:	ldrdgt	pc, [r0], -ip
   26910:	ldrgt	pc, [ip], #2253	; 0x8cd
   26914:	stceq	0, cr15, [r0], {79}	; 0x4f
   26918:			; <UNDEFINED> instruction: 0xf7df603b
   2691c:			; <UNDEFINED> instruction: 0x4628ea3c
   26920:			; <UNDEFINED> instruction: 0x4621463a
   26924:			; <UNDEFINED> instruction: 0xf7dfb1ce
   26928:	stmdblt	r0, {r4, r5, r8, fp, sp, lr, pc}^
   2692c:	blcs	2c89c0 <mkdtemp@@Base+0x2769e4>
   26930:			; <UNDEFINED> instruction: 0xf023d01a
   26934:	bcs	a715c <mkdtemp@@Base+0x55180>
   26938:	blcs	9a9c4 <mkdtemp@@Base+0x489e8>
   2693c:	andcs	sp, r0, r1, lsr r0
   26940:	blmi	8f91d8 <mkdtemp@@Base+0x8a71fc>
   26944:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26948:			; <UNDEFINED> instruction: 0xf8dd681a
   2694c:			; <UNDEFINED> instruction: 0x405a349c
   26950:			; <UNDEFINED> instruction: 0xf50dd139
   26954:	pop	{r2, r4, r7, r8, sl, fp, sp, lr}
   26958:			; <UNDEFINED> instruction: 0xf7df81f0
   2695c:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   26960:	stmdahi	r3!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   26964:	mvnle	r2, sl, lsl #22
   26968:			; <UNDEFINED> instruction: 0x46204639
   2696c:	eorsvs	r2, fp, ip, lsl r3
   26970:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   26974:			; <UNDEFINED> instruction: 0xf0238823
   26978:	bcs	a71a0 <mkdtemp@@Base+0x551c4>
   2697c:	stfged	f5, [r6, #-884]!	; 0xfffffc8c
   26980:	andhi	pc, r8, sp, asr #17
   26984:			; <UNDEFINED> instruction: 0x46206839
   26988:	strcs	r4, [r0], #-1578	; 0xfffff9d6
   2698c:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   26990:	strmi	lr, [r0], #-2509	; 0xfffff633
   26994:	ldc	7, cr15, [lr], #892	; 0x37c
   26998:	strtmi	fp, [r8], -r0, asr #18
   2699c:			; <UNDEFINED> instruction: 0xf87af00f
   269a0:			; <UNDEFINED> instruction: 0xf10de7ce
   269a4:			; <UNDEFINED> instruction: 0xf00f001a
   269a8:			; <UNDEFINED> instruction: 0xe7c9f875
   269ac:			; <UNDEFINED> instruction: 0xf9caf010
   269b0:	strbmi	r4, [r2], -r9, lsl #18
   269b4:	tstcc	r0, r9, ror r4
   269b8:	stmdami	r8, {r0, r1, r9, sl, lr}
   269bc:			; <UNDEFINED> instruction: 0xf0084478
   269c0:	strtmi	pc, [r0], -r1, lsr #27
   269c4:			; <UNDEFINED> instruction: 0xf7dfe7bc
   269c8:	svclt	0x0000ec22
   269cc:	andeq	lr, r6, r8, lsl #31
   269d0:	andeq	r0, r0, ip, asr r6
   269d4:	andeq	lr, r6, ip, lsr pc
   269d8:	ldrdeq	r7, [r3], -r0
   269dc:	muleq	r3, r4, lr
   269e0:	strlt	r2, [r8, #-513]	; 0xfffffdff
   269e4:			; <UNDEFINED> instruction: 0xf7ff4611
   269e8:	tstlt	r0, sp, ror pc	; <UNPREDICTABLE>
   269ec:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
   269f0:			; <UNDEFINED> instruction: 0x4008e8bd
   269f4:			; <UNDEFINED> instruction: 0xf00f4478
   269f8:	svclt	0x0000b84d
   269fc:	andeq	pc, r2, r0, lsr #10
   26a00:	andcs	fp, r1, #8, 10	; 0x2000000
   26a04:			; <UNDEFINED> instruction: 0xf7ff2100
   26a08:	tstlt	r0, sp, ror #30	; <UNPREDICTABLE>
   26a0c:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
   26a10:			; <UNDEFINED> instruction: 0x4008e8bd
   26a14:			; <UNDEFINED> instruction: 0xf00f4478
   26a18:	svclt	0x0000b83d
   26a1c:	andeq	pc, r2, r0, lsl #10
   26a20:	andcs	fp, r8, #16, 10	; 0x4000000
   26a24:			; <UNDEFINED> instruction: 0xf5ad4c1d
   26a28:	blmi	782034 <mkdtemp@@Base+0x730058>
   26a2c:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
   26a30:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   26a34:	strcc	pc, [r4], #-2253	; 0xfffff733
   26a38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26a3c:			; <UNDEFINED> instruction: 0xff52f7ff
   26a40:	bmi	652fa8 <mkdtemp@@Base+0x600fcc>
   26a44:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   26a48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26a4c:	strcc	pc, [r4], #-2269	; 0xfffff723
   26a50:	qsuble	r4, sl, r0
   26a54:	cfstr32vs	mvfx15, [r1, #52]	; 0x34
   26a58:			; <UNDEFINED> instruction: 0x466cbd10
   26a5c:	tstmi	r1, r0, asr #4	; <UNPREDICTABLE>
   26a60:			; <UNDEFINED> instruction: 0xf7df4620
   26a64:	andcc	lr, r1, lr, lsl #25
   26a68:	strtmi	sp, [r0], -r3
   26a6c:			; <UNDEFINED> instruction: 0xf812f00f
   26a70:			; <UNDEFINED> instruction: 0xf7dfe7e7
   26a74:	stmdavs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   26a78:	stmda	lr!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26a7c:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
   26a80:	strmi	r3, [r2], -r4, lsr #2
   26a84:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   26a88:	stc2	0, cr15, [ip, #32]!
   26a8c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   26a90:			; <UNDEFINED> instruction: 0xf800f00f
   26a94:			; <UNDEFINED> instruction: 0xf7dfe7d5
   26a98:	svclt	0x0000ebba
   26a9c:	andeq	lr, r6, r2, asr lr
   26aa0:	andeq	r0, r0, ip, asr r6
   26aa4:	andeq	lr, r6, sl, lsr lr
   26aa8:	andeq	r7, r3, r6, lsl #28
   26aac:	andeq	r7, r3, sl, ror #27
   26ab0:	andeq	pc, r2, r6, lsl #9
   26ab4:	str	r2, [sp, #256]	; 0x100
   26ab8:	str	r2, [fp, #257]	; 0x101
   26abc:	svcvc	0x0080f5b0
   26ac0:	andle	fp, sl, r8, lsl #10
   26ac4:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   26ac8:			; <UNDEFINED> instruction: 0xd1134298
   26acc:	andle	r2, fp, r2, lsl #18
   26ad0:	tstle	pc, r1, lsl #18
   26ad4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   26ad8:	stmdbcs	r2, {r3, r8, sl, fp, ip, sp, pc}
   26adc:	stmdbcs	r1, {r0, r1, r2, ip, lr, pc}
   26ae0:	stmdami	r8, {r3, r8, ip, lr, pc}
   26ae4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   26ae8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   26aec:	stmdami	r7, {r3, r8, sl, fp, ip, sp, pc}
   26af0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   26af4:	strmi	r4, [r1], -sl, lsl #12
   26af8:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   26afc:			; <UNDEFINED> instruction: 0xf934f007
   26b00:	andeq	r7, r3, sl, lsl #28
   26b04:	ldrdeq	r7, [r3], -r4
   26b08:	ldrdeq	r7, [r3], -lr
   26b0c:	andeq	r7, r3, r4, ror #27
   26b10:	strdeq	r7, [r3], -r2
   26b14:			; <UNDEFINED> instruction: 0x4606b5f0
   26b18:	mcrrvs	6, 0, r4, r8, cr12
   26b1c:			; <UNDEFINED> instruction: 0x46154930
   26b20:			; <UNDEFINED> instruction: 0xf5ad4a30
   26b24:	ldrbtmi	r4, [r9], #-3456	; 0xfffff280
   26b28:			; <UNDEFINED> instruction: 0xf50db085
   26b2c:	stmpl	sl, {r7, r8, r9, lr}
   26b30:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
   26b34:			; <UNDEFINED> instruction: 0xf04f601a
   26b38:			; <UNDEFINED> instruction: 0xf7f70200
   26b3c:	adcmi	pc, r8, #380928	; 0x5d000
   26b40:	sfmvs	f5, 3, [r0], #-104	; 0xffffff98
   26b44:			; <UNDEFINED> instruction: 0xf7f7af03
   26b48:	vst1.16	{d31-d32}, [pc :64], r7
   26b4c:	ldrtmi	r4, [r9], -r0, lsl #7
   26b50:	stmibvs	r0!, {r1, r3, r5, r9, fp, ip}^
   26b54:	svcmi	0x0080f5b2
   26b58:			; <UNDEFINED> instruction: 0xf44fbf28
   26b5c:			; <UNDEFINED> instruction: 0xf7df4280
   26b60:	mcrrne	15, 8, lr, r3, cr2
   26b64:	andsle	r4, r9, r5, lsl #12
   26b68:	ldcle	8, cr2, [lr, #-0]
   26b6c:	ldrtmi	r4, [r9], -r2, lsl #12
   26b70:			; <UNDEFINED> instruction: 0xf7fd6c60
   26b74:	bllt	a657c8 <mkdtemp@@Base+0xa137ec>
   26b78:			; <UNDEFINED> instruction: 0xf7f76c60
   26b7c:	ldmdbmi	sl, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   26b80:	orrmi	pc, r0, #54525952	; 0x3400000
   26b84:	movwcc	r4, #51735	; 0xca17
   26b88:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   26b8c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   26b90:	qsuble	r4, r1, r3
   26b94:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
   26b98:	ldcllt	0, cr11, [r0, #20]!
   26b9c:	stcl	7, cr15, [r6, #892]!	; 0x37c
   26ba0:	blcs	300bb4 <mkdtemp@@Base+0x2aebd8>
   26ba4:	blcs	15680c <mkdtemp@@Base+0x104830>
   26ba8:	ldmdami	r0, {r1, r2, r5, r6, r7, ip, lr, pc}
   26bac:	stmibvs	r2!, {r0, r1, r3, r5, r9, sl, lr}^
   26bb0:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   26bb4:	stc2l	0, cr15, [sl, #-32]!	; 0xffffffe0
   26bb8:			; <UNDEFINED> instruction: 0x46214630
   26bbc:	blx	5e2be8 <mkdtemp@@Base+0x590c0c>
   26bc0:	ldrb	r2, [ip, r0]
   26bc4:	andls	r6, r1, #6422528	; 0x620000
   26bc8:	mrc2	7, 3, pc, cr2, cr6, {7}
   26bcc:	bls	78ff4 <mkdtemp@@Base+0x27018>
   26bd0:			; <UNDEFINED> instruction: 0x46034479
   26bd4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   26bd8:			; <UNDEFINED> instruction: 0xf8c6f007
   26bdc:	bl	5e4b60 <mkdtemp@@Base+0x592b84>
   26be0:	andeq	lr, r6, sl, asr sp
   26be4:	andeq	r0, r0, ip, asr r6
   26be8:	strdeq	lr, [r6], -r8
   26bec:	andeq	r7, r3, r2, ror #26
   26bf0:	andeq	r9, r3, r4, lsl pc
   26bf4:	andeq	r7, r3, r6, ror #26
   26bf8:			; <UNDEFINED> instruction: 0x460db5f0
   26bfc:	cmpcs	sl, r3, lsl #1
   26c00:			; <UNDEFINED> instruction: 0x461f4614
   26c04:			; <UNDEFINED> instruction: 0xf00b4606
   26c08:	stmiblt	r8!, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   26c0c:			; <UNDEFINED> instruction: 0x46304639
   26c10:	mcrr2	0, 0, pc, lr, cr11	; <UNPREDICTABLE>
   26c14:	stmdavs	r1!, {r7, r8, fp, ip, sp, pc}^
   26c18:			; <UNDEFINED> instruction: 0xf00b4630
   26c1c:	ldmdblt	r8, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
   26c20:	ldrtmi	r6, [r0], -r1, ror #29
   26c24:	ldc2	0, cr15, [r8], #-44	; 0xffffffd4
   26c28:	svcvs	0x00a1b930
   26c2c:			; <UNDEFINED> instruction: 0xf00b4630
   26c30:	stmdblt	r8, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
   26c34:	ldcllt	0, cr11, [r0, #12]!
   26c38:	andls	r6, r1, #6422528	; 0x620000
   26c3c:	mrc2	7, 1, pc, cr8, cr6, {7}
   26c40:	strtmi	r9, [r9], -r1, lsl #20
   26c44:	stmdami	r2, {r0, r1, r9, sl, lr}
   26c48:			; <UNDEFINED> instruction: 0xf0074478
   26c4c:	svclt	0x0000f88d
   26c50:	andeq	r7, r3, r0, lsl sp
   26c54:			; <UNDEFINED> instruction: 0x4604b510
   26c58:			; <UNDEFINED> instruction: 0xf7de6800
   26c5c:	stmiavs	r0!, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
   26c60:	mrc	7, 2, APSR_nzcv, cr0, cr14, {6}
   26c64:			; <UNDEFINED> instruction: 0xf7de68e0
   26c68:	movwcs	lr, #3662	; 0xe4e
   26c6c:	rsbvs	r6, r3, r3, lsr #32
   26c70:	rscvs	r6, r3, r3, lsr #1
   26c74:	cmnvs	r3, r3, lsr #2
   26c78:	svclt	0x0000bd10
   26c7c:			; <UNDEFINED> instruction: 0x4604b510
   26c80:			; <UNDEFINED> instruction: 0xf7de6800
   26c84:	stmiavs	r0!, {r6, r9, sl, fp, sp, lr, pc}^
   26c88:	stmdavs	r3, {r5, r8, ip, sp, pc}^
   26c8c:	andle	r2, r7, r1, lsl #22
   26c90:	mcr	7, 1, pc, cr4, cr14, {6}	; <UNPREDICTABLE>
   26c94:	eorvs	r2, r3, r0, lsl #6
   26c98:	adcvs	r6, r3, r3, rrx
   26c9c:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   26ca0:	mrc	7, 1, APSR_nzcv, cr0, cr14, {6}
   26ca4:	eorvs	r2, r3, r0, lsl #6
   26ca8:	adcvs	r6, r3, r3, rrx
   26cac:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   26cb0:			; <UNDEFINED> instruction: 0x460cb538
   26cb4:	andvs	r2, fp, r4, lsl #6
   26cb8:			; <UNDEFINED> instruction: 0xf0094605
   26cbc:			; <UNDEFINED> instruction: 0x6c60f997
   26cc0:			; <UNDEFINED> instruction: 0xf8dcf7f7
   26cc4:	strtmi	r4, [r8], -r1, lsr #12
   26cc8:			; <UNDEFINED> instruction: 0xf9b4f009
   26ccc:			; <UNDEFINED> instruction: 0xf7f76ca0
   26cd0:			; <UNDEFINED> instruction: 0x4621f8d5
   26cd4:	pop	{r3, r5, r9, sl, lr}
   26cd8:			; <UNDEFINED> instruction: 0xf0094038
   26cdc:	svclt	0x0000bab5
   26ce0:	svcmi	0x00f0e92d
   26ce4:	addlt	r4, r9, r6, lsl #12
   26ce8:	strmi	r6, [ip], -r8, lsl #21
   26cec:			; <UNDEFINED> instruction: 0xf7ff4615
   26cf0:	bvs	fe926714 <mkdtemp@@Base+0xfe8d4738>
   26cf4:	svclt	0x00081c5a
   26cf8:	blcc	fe063e3c <mkdtemp@@Base+0xfe011e60>
   26cfc:	andle	r4, r4, r2, lsl #13
   26d00:			; <UNDEFINED> instruction: 0xf7ff4618
   26d04:	bvs	fe926870 <mkdtemp@@Base+0xfe8d4894>
   26d08:	ldrmi	r4, [r8], -r3, lsl #13
   26d0c:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   26d10:	bvs	fe838534 <mkdtemp@@Base+0xfe7e6558>
   26d14:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   26d18:	svccc	0x00fff1b0
   26d1c:			; <UNDEFINED> instruction: 0xf0004681
   26d20:	mcrvs	0, 1, r8, cr0, cr0, {5}
   26d24:	stcl	7, cr15, [lr, #888]!	; 0x378
   26d28:			; <UNDEFINED> instruction: 0xf8df6de1
   26d2c:			; <UNDEFINED> instruction: 0x462a81b8
   26d30:			; <UNDEFINED> instruction: 0xf1046d23
   26d34:	stmib	sp, {r5, r6}^
   26d38:	ldrbtmi	r1, [r8], #1793	; 0x701
   26d3c:			; <UNDEFINED> instruction: 0xf108496a
   26d40:			; <UNDEFINED> instruction: 0xf8cd080c
   26d44:	ldrbtmi	fp, [r9], #-20	; 0xffffffec
   26d48:	bls	121484 <mkdtemp@@Base+0xcf4a8>
   26d4c:	stclvs	3, cr9, [r3, #-0]
   26d50:	cdp2	0, 12, cr15, cr4, cr14, {0}
   26d54:			; <UNDEFINED> instruction: 0x46414630
   26d58:	strtmi	r4, [r2], -fp, lsr #12
   26d5c:			; <UNDEFINED> instruction: 0xff4cf7ff
   26d60:	strtmi	r4, [r8], -r2, ror #18
   26d64:			; <UNDEFINED> instruction: 0xf7df4479
   26d68:	stmdacs	r0, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
   26d6c:	stmdbmi	r0!, {r1, r3, r4, r6, ip, lr, pc}^
   26d70:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26d74:	ldc	7, cr15, [lr], #892	; 0x37c
   26d78:	cmplt	r0, #2240	; 0x8c0
   26d7c:			; <UNDEFINED> instruction: 0x4628495d
   26d80:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
   26d84:	ldc	7, cr15, [r6], #892	; 0x37c
   26d88:	ldrmi	r9, [r9], -r7, lsl #22
   26d8c:	cmnle	r1, r0, lsl #16
   26d90:			; <UNDEFINED> instruction: 0xf00b4630
   26d94:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   26d98:	addshi	pc, r8, r0, asr #32
   26d9c:			; <UNDEFINED> instruction: 0x46284956
   26da0:			; <UNDEFINED> instruction: 0xf7df4479
   26da4:	bllt	a6204c <mkdtemp@@Base+0xa10070>
   26da8:			; <UNDEFINED> instruction: 0x46304954
   26dac:			; <UNDEFINED> instruction: 0xf00b4479
   26db0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   26db4:			; <UNDEFINED> instruction: 0x4630d17d
   26db8:	ldc2	0, cr15, [r6], #-44	; 0xffffffd4
   26dbc:	cmnle	fp, r0, lsl #16
   26dc0:			; <UNDEFINED> instruction: 0xf7de4638
   26dc4:	ldrbmi	lr, [r0], -r0, lsr #27
   26dc8:	pop	{r0, r3, ip, sp, pc}
   26dcc:			; <UNDEFINED> instruction: 0xf7de4ff0
   26dd0:			; <UNDEFINED> instruction: 0x4619bd97
   26dd4:			; <UNDEFINED> instruction: 0xf00b4630
   26dd8:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   26ddc:	stmdavs	r2!, {r1, r2, r3, r4, r6, r7, ip, lr, pc}^
   26de0:			; <UNDEFINED> instruction: 0xf7f69207
   26de4:	bls	226380 <mkdtemp@@Base+0x1d43a4>
   26de8:	strmi	r4, [r3], -r1, asr #12
   26dec:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   26df0:			; <UNDEFINED> instruction: 0xffbaf006
   26df4:			; <UNDEFINED> instruction: 0x46304639
   26df8:	blx	16e2e2e <mkdtemp@@Base+0x1690e52>
   26dfc:	strbmi	fp, [r9], -r8, lsr #18
   26e00:			; <UNDEFINED> instruction: 0xf00b4630
   26e04:	stmdacs	r0, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   26e08:	stmdavs	r2!, {r0, r2, r4, r6, r7, ip, lr, pc}^
   26e0c:			; <UNDEFINED> instruction: 0xf7f69207
   26e10:	ldmdbmi	ip!, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   26e14:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
   26e18:	strmi	r3, [r3], -ip, lsl #2
   26e1c:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   26e20:			; <UNDEFINED> instruction: 0xffa2f006
   26e24:	ldrtmi	r6, [r0], -r1, lsr #26
   26e28:	blx	10e2e5e <mkdtemp@@Base+0x1090e82>
   26e2c:			; <UNDEFINED> instruction: 0x6de1b928
   26e30:			; <UNDEFINED> instruction: 0xf00b4630
   26e34:	stmdacs	r0, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   26e38:	stmdavs	r2!, {r4, r5, r7, ip, lr, pc}^
   26e3c:			; <UNDEFINED> instruction: 0xf7f69207
   26e40:	ldmdbmi	r2!, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   26e44:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
   26e48:	strmi	r3, [r3], -ip, lsl #2
   26e4c:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   26e50:			; <UNDEFINED> instruction: 0xff8af006
   26e54:			; <UNDEFINED> instruction: 0xf00b4630
   26e58:	stmdblt	r8!, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   26e5c:			; <UNDEFINED> instruction: 0x46304659
   26e60:	blx	6e2e96 <mkdtemp@@Base+0x690eba>
   26e64:	addsle	r2, r9, r0, lsl #16
   26e68:	andls	r6, r7, #6422528	; 0x620000
   26e6c:	stc2	7, cr15, [r0, #-984]!	; 0xfffffc28
   26e70:	bls	1f9318 <mkdtemp@@Base+0x1a733c>
   26e74:	tstcc	ip, r9, ror r4
   26e78:	stmdami	r7!, {r0, r1, r9, sl, lr}
   26e7c:			; <UNDEFINED> instruction: 0xf0064478
   26e80:	shsub16mi	pc, r8, r3	; <UNPREDICTABLE>
   26e84:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   26e88:	ldc	7, cr15, [ip, #-888]!	; 0xfffffc88
   26e8c:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   26e90:	cdp2	0, 0, cr15, cr0, cr14, {0}
   26e94:	strb	r4, [r4, -r7, lsl #12]
   26e98:	andls	r6, r7, #6422528	; 0x620000
   26e9c:	stc2	7, cr15, [r8, #-984]	; 0xfffffc28
   26ea0:	bls	1f9324 <mkdtemp@@Base+0x1a7348>
   26ea4:	tstcc	ip, r9, ror r4
   26ea8:	ldmdami	lr, {r0, r1, r9, sl, lr}
   26eac:			; <UNDEFINED> instruction: 0xf0064478
   26eb0:	stmdavs	r2!, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   26eb4:			; <UNDEFINED> instruction: 0xf7f69207
   26eb8:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   26ebc:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
   26ec0:	strmi	r3, [r3], -ip, lsl #2
   26ec4:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   26ec8:			; <UNDEFINED> instruction: 0xff4ef006
   26ecc:	andls	r6, r7, #6422528	; 0x620000
   26ed0:	stc2l	7, cr15, [lr], #984	; 0x3d8
   26ed4:	strbmi	r9, [r1], -r7, lsl #20
   26ed8:	ldmdami	r5, {r0, r1, r9, sl, lr}
   26edc:			; <UNDEFINED> instruction: 0xf0064478
   26ee0:	svclt	0x0000ff43
   26ee4:	andeq	r9, r3, sl, lsr #27
   26ee8:	andeq	r7, r3, sl, lsr ip
   26eec:	andeq	r7, r3, r4, ror ip
   26ef0:	muleq	r3, r2, ip
   26ef4:	ldrdeq	r1, [r3], -r2
   26ef8:			; <UNDEFINED> instruction: 0x000319b4
   26efc:	strdeq	ip, [r3], -r0
   26f00:	strdeq	r7, [r3], -sl
   26f04:	andeq	r9, r3, lr, asr #25
   26f08:	andeq	r7, r3, sl, asr #23
   26f0c:	muleq	r3, lr, ip
   26f10:	muleq	r3, sl, fp
   26f14:	andeq	r9, r3, r0, ror ip
   26f18:	andeq	r7, r3, ip, ror #22
   26f1c:	andeq	r7, r3, r6, ror #21
   26f20:	andeq	r9, r3, r0, asr #24
   26f24:	andeq	r7, r3, r8, ror fp
   26f28:	andeq	r9, r3, r6, lsr #24
   26f2c:	andeq	r7, r3, r2, lsr #22
   26f30:	andeq	r7, r3, ip, lsl #22
   26f34:	stmdavc	r3, {r3, r4, r6, r8, ip, sp, pc}
   26f38:	blcs	ad340c <mkdtemp@@Base+0xa81430>
   26f3c:	stmdavc	r3, {r0, r1, r8, ip, lr, pc}^
   26f40:	stmdami	r5, {r0, r1, r6, r8, fp, ip, sp, pc}
   26f44:			; <UNDEFINED> instruction: 0x47704478
   26f48:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   26f4c:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   26f50:			; <UNDEFINED> instruction: 0x47704478
   26f54:	svclt	0x00004770
   26f58:	andeq	ip, r3, r8, asr r4
   26f5c:	andeq	ip, r3, r2, asr r4
   26f60:	andeq	r7, r3, ip, ror #21
   26f64:	ldrlt	r4, [r8, #-2054]!	; 0xfffff7fa
   26f68:			; <UNDEFINED> instruction: 0x460c4478
   26f6c:	stmdavs	r9, {r0, r2, r3, r4, r9, sl, lr}^
   26f70:	blx	fede2f9a <mkdtemp@@Base+0xfed90fbe>
   26f74:	strtmi	r6, [r9], -r0, lsr #21
   26f78:	ldrhtmi	lr, [r8], -sp
   26f7c:	ldclt	0, cr15, [sl], {39}	; 0x27
   26f80:	andeq	r7, r3, r0, ror #21
   26f84:	ldrmi	r6, [r1], -r8, lsl #21
   26f88:	ldclt	0, cr15, [r4], {39}	; 0x27
   26f8c:	mvnsmi	lr, sp, lsr #18
   26f90:	stmdbvs	r9, {r2, r3, r9, sl, lr}
   26f94:	strmi	fp, [r6], -r2, lsl #1
   26f98:			; <UNDEFINED> instruction: 0x461d4617
   26f9c:			; <UNDEFINED> instruction: 0x6e63b911
   26fa0:	cmple	r3, r0, lsl #22
   26fa4:	stmdbcs	r1, {r0, r5, r6, r8, fp, sp, lr}
   26fa8:	bvs	189d410 <mkdtemp@@Base+0x184b434>
   26fac:	andle	r3, fp, r1, lsl #2
   26fb0:	blcs	101444 <mkdtemp@@Base+0xaf468>
   26fb4:	svcvs	0x00e3d00b
   26fb8:	suble	r2, r9, r2, lsl #22
   26fbc:	ldrbeq	r6, [fp, -r3, lsr #19]
   26fc0:	svcvs	0x00e3d402
   26fc4:	ldmdble	r3, {r0, r8, r9, fp, sp}^
   26fc8:	pop	{r1, ip, sp, pc}
   26fcc:	stmdbvs	r3!, {r4, r5, r6, r7, r8, pc}^
   26fd0:	rscsle	r2, r9, r3, lsl #22
   26fd4:	blcs	c2f68 <mkdtemp@@Base+0x70f8c>
   26fd8:	ldrsht	sp, [r9], -r0
   26fdc:			; <UNDEFINED> instruction: 0xf7f76ca0
   26fe0:	stmdacs	r0, {r0, r1, r3, fp, ip, sp, lr, pc}
   26fe4:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r8, ip, lr, pc}^
   26fe8:	bicsle	r2, lr, r1, lsl #22
   26fec:	blcs	c2f80 <mkdtemp@@Base+0x70fa4>
   26ff0:			; <UNDEFINED> instruction: 0xf8d4d14b
   26ff4:			; <UNDEFINED> instruction: 0xf1b88024
   26ff8:	strdle	r3, [r6], #-255	; 0xffffff01
   26ffc:			; <UNDEFINED> instruction: 0x6ce069a3
   27000:	svceq	0x000af013
   27004:			; <UNDEFINED> instruction: 0xf7f6d006
   27008:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2700c:			; <UNDEFINED> instruction: 0xf8d4d03d
   27010:	stclvs	0, cr8, [r0], #144	; 0x90
   27014:	tstls	r1, r1, ror #16
   27018:			; <UNDEFINED> instruction: 0xffeef7f6
   2701c:	strbmi	r9, [r2], -r1, lsl #18
   27020:	ldmdami	ip, {r0, r1, r9, sl, lr}
   27024:			; <UNDEFINED> instruction: 0xf0084478
   27028:			; <UNDEFINED> instruction: 0xe7befb31
   2702c:			; <UNDEFINED> instruction: 0xf7f66c60
   27030:	cdpvs	15, 6, cr15, cr3, cr3, {7}
   27034:	adcsle	r4, r5, #152, 4	; 0x80000009
   27038:			; <UNDEFINED> instruction: 0xf44f6c60
   2703c:			; <UNDEFINED> instruction: 0xf7f74180
   27040:	stmdacs	r0, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
   27044:	stmibvs	r0!, {r1, r2, r3, r5, r7, r8, ip, lr, pc}^
   27048:			; <UNDEFINED> instruction: 0xf0274639
   2704c:			; <UNDEFINED> instruction: 0xe7a9fbb3
   27050:			; <UNDEFINED> instruction: 0xf7f66ce0
   27054:			; <UNDEFINED> instruction: 0x4629ffd1
   27058:	bvs	1915680 <mkdtemp@@Base+0x18c36a4>
   2705c:			; <UNDEFINED> instruction: 0xd1ad3301
   27060:	pop	{r1, ip, sp, pc}
   27064:	bvs	84782c <mkdtemp@@Base+0x7f5850>
   27068:			; <UNDEFINED> instruction: 0xf0274629
   2706c:	ldr	pc, [ip, r3, lsr #23]
   27070:			; <UNDEFINED> instruction: 0xf7f66ce0
   27074:	cdpvs	15, 6, cr15, cr3, cr1, {6}
   27078:	adcle	r4, r5, #152, 4	; 0x80000009
   2707c:	bvs	1838968 <mkdtemp@@Base+0x17e698c>
   27080:	pop	{r1, ip, sp, pc}
   27084:			; <UNDEFINED> instruction: 0xf02741f0
   27088:			; <UNDEFINED> instruction: 0x4630bb95
   2708c:			; <UNDEFINED> instruction: 0xf0094621
   27090:	str	pc, [sl, r5, lsl #16]
   27094:	andeq	r7, r3, r8, asr #20
   27098:	ldrbmi	lr, [r0, sp, lsr #18]!
   2709c:	bmi	feef8aec <mkdtemp@@Base+0xfeea6b10>
   270a0:	blmi	feef88e4 <mkdtemp@@Base+0xfeea6908>
   270a4:	ldrbtmi	r4, [sl], #-1665	; 0xfffff97f
   270a8:	ldmmi	sl!, {r0, r6, fp, sp, lr}
   270ac:	ldmpl	r3, {r1, r3, r6, r7, ip, sp, pc}^
   270b0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   270b4:			; <UNDEFINED> instruction: 0xf04f9349
   270b8:			; <UNDEFINED> instruction: 0xf0080300
   270bc:	ldrtmi	pc, [r8], -r7, ror #21	; <UNPREDICTABLE>
   270c0:			; <UNDEFINED> instruction: 0xff9af7f6
   270c4:	stmdale	ip, {r0, r1, r2, fp, sp}
   270c8:	bmi	fecef0d0 <mkdtemp@@Base+0xfec9d0f4>
   270cc:	ldrbtmi	r4, [sl], #-2992	; 0xfffff450
   270d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   270d4:	subsmi	r9, sl, r9, asr #22
   270d8:	msrhi	CPSR_fxc, r0, asr #32
   270dc:	pop	{r1, r3, r6, ip, sp, pc}
   270e0:			; <UNDEFINED> instruction: 0x460687f0
   270e4:			; <UNDEFINED> instruction: 0xf7f64638
   270e8:	stmdbvc	r3, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   270ec:	ldmdblt	r3, {r1, r9, sl, lr}
   270f0:	blcs	45604 <error@@Base+0x16100>
   270f4:			; <UNDEFINED> instruction: 0xf04fd03c
   270f8:	cdpcs	8, 0, cr0, cr8, cr1, {0}
   270fc:	cdpcc	0, 0, cr13, cr1, cr4, {7}
   27100:	ldrmi	r1, [r6], #-3539	; 0xfffff22d
   27104:	andmi	pc, r1, #536870912	; 0x20000000
   27108:			; <UNDEFINED> instruction: 0xf8132500
   2710c:	ldmdblt	r4, {r0, r8, r9, sl, fp, lr}
   27110:	strmi	r3, [r8, #1281]!	; 0x501
   27114:	addsmi	sp, sl, #5
   27118:	addsmi	sp, lr, #59	; 0x3b
   2711c:	strbmi	sp, [r5, #-501]	; 0xfffffe0b
   27120:	stcge	3, cr13, [r5, #-840]	; 0xfffffcb8
   27124:	ldrtmi	r2, [r8], -r1, lsl #4
   27128:			; <UNDEFINED> instruction: 0xf7fc4629
   2712c:			; <UNDEFINED> instruction: 0x4604fdb5
   27130:			; <UNDEFINED> instruction: 0xf10db978
   27134:	andcs	r0, r1, #1073741829	; 0x40000005
   27138:			; <UNDEFINED> instruction: 0xf7fc4638
   2713c:	strmi	pc, [r4], -sp, lsr #27
   27140:			; <UNDEFINED> instruction: 0xf10db938
   27144:	andcs	r0, r2, #-2147483643	; 0x80000005
   27148:			; <UNDEFINED> instruction: 0xf7fc4638
   2714c:	strmi	pc, [r4], -r5, lsr #27
   27150:			; <UNDEFINED> instruction: 0xf8d9b340
   27154:	strtmi	r1, [r0], -r4
   27158:			; <UNDEFINED> instruction: 0xf7f69103
   2715c:	stmdbls	r3, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   27160:	stmmi	lr, {r1, r9, sl, lr}
   27164:			; <UNDEFINED> instruction: 0xf0084478
   27168:			; <UNDEFINED> instruction: 0xf04ffa67
   2716c:			; <UNDEFINED> instruction: 0xe7ac30ff
   27170:	blcs	45784 <error@@Base+0x16280>
   27174:	stmibvc	r3, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   27178:	adcsle	r2, ip, r0, lsl #22
   2717c:			; <UNDEFINED> instruction: 0xf04f9003
   27180:	stmmi	r7, {r1, fp}
   27184:	ldrdne	pc, [r4], -r9
   27188:			; <UNDEFINED> instruction: 0xf0084478
   2718c:	bls	125b90 <mkdtemp@@Base+0xd3bb4>
   27190:	stmmi	r4, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   27194:	ldrdne	pc, [r4], -r9
   27198:			; <UNDEFINED> instruction: 0xf0084478
   2719c:			; <UNDEFINED> instruction: 0xf04ffa4d
   271a0:			; <UNDEFINED> instruction: 0xe79230ff
   271a4:	andcs	sl, r4, #98304	; 0x18000
   271a8:			; <UNDEFINED> instruction: 0xf7fc4638
   271ac:			; <UNDEFINED> instruction: 0x4604fd75
   271b0:	bicle	r2, lr, r0, lsl #16
   271b4:			; <UNDEFINED> instruction: 0xf7f64638
   271b8:	andls	pc, r3, pc, lsl pc	; <UNPREDICTABLE>
   271bc:			; <UNDEFINED> instruction: 0xf7f64638
   271c0:	qsub16mi	pc, r1, pc	; <UNPREDICTABLE>
   271c4:	strmi	r9, [r4], -r3, lsl #20
   271c8:	b	ff5e514c <mkdtemp@@Base+0xff593170>
   271cc:			; <UNDEFINED> instruction: 0xf0002800
   271d0:	strtmi	r8, [r0], -pc, lsl #1
   271d4:	ldmib	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   271d8:	ldrdne	pc, [r4], -r9
   271dc:	strmi	r4, [r3], -r2, lsr #12
   271e0:	ldmdami	r1!, {r1, r2, r9, sl, lr}^
   271e4:			; <UNDEFINED> instruction: 0xf0084478
   271e8:			; <UNDEFINED> instruction: 0x4621fa51
   271ec:	addvc	pc, r0, #1325400064	; 0x4f000000
   271f0:			; <UNDEFINED> instruction: 0xf02ba809
   271f4:			; <UNDEFINED> instruction: 0x1c71fb0f
   271f8:			; <UNDEFINED> instruction: 0xf7f74638
   271fc:			; <UNDEFINED> instruction: 0x4606f855
   27200:			; <UNDEFINED> instruction: 0xf0402800
   27204:			; <UNDEFINED> instruction: 0xf8d980a6
   27208:			; <UNDEFINED> instruction: 0xf7de0050
   2720c:			; <UNDEFINED> instruction: 0xf1b8eb7c
   27210:			; <UNDEFINED> instruction: 0xf8c90f01
   27214:	suble	r6, r5, r0, asr r0
   27218:			; <UNDEFINED> instruction: 0xf7f64638
   2721c:	andls	pc, r3, sp, ror #29
   27220:			; <UNDEFINED> instruction: 0xf7f64638
   27224:	bls	126f60 <mkdtemp@@Base+0xd4f84>
   27228:			; <UNDEFINED> instruction: 0x46044631
   2722c:	b	fe9651b0 <mkdtemp@@Base+0xfe9131d4>
   27230:	rsbsle	r2, r5, r0, lsl #16
   27234:			; <UNDEFINED> instruction: 0xf7df4620
   27238:			; <UNDEFINED> instruction: 0xf8d9e9a0
   2723c:	strtmi	r1, [r2], -r4
   27240:	mcrrne	6, 0, r4, r6, cr3
   27244:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
   27248:	blx	863270 <mkdtemp@@Base+0x811294>
   2724c:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   27250:	ldmdale	r6, {r1, r2, r3, r4, r7, r9, lr}^
   27254:			; <UNDEFINED> instruction: 0xf00e4620
   27258:			; <UNDEFINED> instruction: 0x4631fc1d
   2725c:	subseq	pc, r0, r9, asr #17
   27260:			; <UNDEFINED> instruction: 0xf7f74638
   27264:	stmdacs	r0, {r0, r5, fp, ip, sp, lr, pc}
   27268:	stmdavc	r8!, {r0, r2, r5, r6, r8, ip, lr, pc}^
   2726c:			; <UNDEFINED> instruction: 0xf8d9886b
   27270:			; <UNDEFINED> instruction: 0xf8d92050
   27274:	blt	16eb28c <mkdtemp@@Base+0x16992b0>
   27278:	stmdami	sp, {ip, pc}^
   2727c:			; <UNDEFINED> instruction: 0xf8c9b29b
   27280:	ldrbtmi	r3, [r8], #-92	; 0xffffffa4
   27284:	blx	e32ac <mkdtemp@@Base+0x912d0>
   27288:	blcs	8543c <mkdtemp@@Base+0x33460>
   2728c:	bmi	129b31c <mkdtemp@@Base+0x1249340>
   27290:	ldrdne	pc, [r4], -r9
   27294:	stmdami	r8, {r1, r3, r4, r5, r6, sl, lr}^
   27298:			; <UNDEFINED> instruction: 0xf0084478
   2729c:			; <UNDEFINED> instruction: 0xf04ff9cd
   272a0:			; <UNDEFINED> instruction: 0xe71230ff
   272a4:			; <UNDEFINED> instruction: 0xf7de6868
   272a8:			; <UNDEFINED> instruction: 0xf00eeeb4
   272ac:	stmdahi	fp!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   272b0:	blt	1705468 <mkdtemp@@Base+0x16b348c>
   272b4:	ldrdne	pc, [r4], -r9
   272b8:			; <UNDEFINED> instruction: 0xf8c9b29b
   272bc:			; <UNDEFINED> instruction: 0x46020050
   272c0:	strls	r4, [r0], #-2110	; 0xfffff7c2
   272c4:			; <UNDEFINED> instruction: 0xf8c94478
   272c8:			; <UNDEFINED> instruction: 0xf008305c
   272cc:	stmdavc	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   272d0:			; <UNDEFINED> instruction: 0xd1202b01
   272d4:	vst2.8	{d26,d28}, [pc], r7
   272d8:			; <UNDEFINED> instruction: 0x465043b4
   272dc:	andvs	r2, fp, r8, lsl #4
   272e0:	subvs	r2, fp, r0, lsl #6
   272e4:			; <UNDEFINED> instruction: 0xff5af7fc
   272e8:	cmple	r0, r0, lsl #16
   272ec:	strbt	r2, [ip], r1
   272f0:			; <UNDEFINED> instruction: 0xf8d94833
   272f4:	ldrbtmi	r1, [r8], #-4
   272f8:			; <UNDEFINED> instruction: 0xf904f008
   272fc:	rscscc	pc, pc, pc, asr #32
   27300:	ldmdami	r0!, {r0, r1, r5, r6, r7, r9, sl, sp, lr, pc}
   27304:			; <UNDEFINED> instruction: 0xf8d94622
   27308:	ldrbtmi	r1, [r8], #-4
   2730c:			; <UNDEFINED> instruction: 0xf8faf008
   27310:	rscscc	pc, pc, pc, asr #32
   27314:	bmi	b60e80 <mkdtemp@@Base+0xb0eea4>
   27318:	ldrdne	pc, [r4], -r9
   2731c:			; <UNDEFINED> instruction: 0xe7ba447a
   27320:			; <UNDEFINED> instruction: 0xf8d9482a
   27324:	ldrbtmi	r1, [r8], #-4
   27328:			; <UNDEFINED> instruction: 0xf8ecf008
   2732c:	rscscc	pc, pc, pc, asr #32
   27330:			; <UNDEFINED> instruction: 0xf7dee6cb
   27334:			; <UNDEFINED> instruction: 0xf8d9ef6c
   27338:	andls	r2, r3, #4
   2733c:	blx	fee6531c <mkdtemp@@Base+0xfee13340>
   27340:	bls	f97d4 <mkdtemp@@Base+0xa77f8>
   27344:			; <UNDEFINED> instruction: 0x31204479
   27348:	stmdami	r2!, {r0, r1, r9, sl, lr}
   2734c:			; <UNDEFINED> instruction: 0xf0064478
   27350:			; <UNDEFINED> instruction: 0xf8d9fd0b
   27354:	andls	r2, r3, #4
   27358:	blx	feae5338 <mkdtemp@@Base+0xfea9335c>
   2735c:	bls	f97dc <mkdtemp@@Base+0xa7800>
   27360:			; <UNDEFINED> instruction: 0x31204479
   27364:	ldmdami	sp, {r0, r1, r9, sl, lr}
   27368:			; <UNDEFINED> instruction: 0xf0064478
   2736c:			; <UNDEFINED> instruction: 0xf8d9fcfd
   27370:	andls	r2, r3, #4
   27374:	blx	fe765354 <mkdtemp@@Base+0xfe713378>
   27378:	bls	f97e4 <mkdtemp@@Base+0xa7808>
   2737c:			; <UNDEFINED> instruction: 0x31204479
   27380:	ldmdami	r8, {r0, r1, r9, sl, lr}
   27384:			; <UNDEFINED> instruction: 0xf0064478
   27388:	svclt	0x0000fcef
   2738c:	ldrdeq	lr, [r6], -sl
   27390:	andeq	r0, r0, ip, asr r6
   27394:	strdeq	r7, [r3], -r8
   27398:			; <UNDEFINED> instruction: 0x0006e7b2
   2739c:	andeq	r7, r3, r0, lsr #19
   273a0:	andeq	r7, r3, ip, lsr r9
   273a4:	andeq	r7, r3, r8, asr #18
   273a8:	andeq	r7, r3, r4, ror r9
   273ac:	andeq	r7, r3, sl, asr #19
   273b0:	andeq	r7, r3, sl, lsl r9
   273b4:	andeq	r7, r3, ip, lsl #16
   273b8:	andeq	r7, r3, r8, asr #19
   273bc:	ldrdeq	r7, [r3], -r8
   273c0:	andeq	r7, r3, lr, lsr #16
   273c4:	andeq	r7, r3, lr, lsr #18
   273c8:	andeq	r7, r3, ip, ror r7
   273cc:			; <UNDEFINED> instruction: 0x000378b6
   273d0:	andeq	r9, r3, r0, lsr #15
   273d4:	andeq	r7, r3, r4, lsr r8
   273d8:	andeq	r9, r3, r4, lsl #15
   273dc:	andeq	r7, r3, r8, lsl r8
   273e0:	andeq	r9, r3, r8, ror #14
   273e4:	andeq	r7, r3, r0, lsl #18
   273e8:	svcmi	0x00f0e92d
   273ec:	bmi	fecb8c4c <mkdtemp@@Base+0xfec66c70>
   273f0:	blmi	fecb8c34 <mkdtemp@@Base+0xfec66c58>
   273f4:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   273f8:	ldmmi	r1!, {r0, r6, fp, sp, lr}
   273fc:	ldmpl	r3, {r0, r2, r4, r6, r7, ip, sp, pc}^
   27400:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   27404:			; <UNDEFINED> instruction: 0xf04f9353
   27408:			; <UNDEFINED> instruction: 0xf0080300
   2740c:			; <UNDEFINED> instruction: 0x4638f93f
   27410:	mrc2	7, 2, pc, cr6, cr6, {7}
   27414:	blcs	185428 <mkdtemp@@Base+0x13344c>
   27418:			; <UNDEFINED> instruction: 0xf04fd00e
   2741c:	bmi	fea74820 <mkdtemp@@Base+0xfea22844>
   27420:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
   27424:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27428:	subsmi	r9, sl, r3, asr fp
   2742c:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
   27430:	subslt	r4, r5, r0, lsr #12
   27434:	svchi	0x00f0e8bd
   27438:	ldrtmi	r4, [r8], -r4, lsl #12
   2743c:	ldc2l	7, cr15, [ip, #984]	; 0x3d8
   27440:	ldrbeq	r6, [fp], #2475	; 0x9ab
   27444:	ldrtle	r4, [r2], #-1664	; 0xfffff980
   27448:	stmdble	lr!, {r0, fp, sp}
   2744c:	stcne	8, cr7, [r1], {96}	; 0x60
   27450:	stmdale	sl!, {r0, r6, r8, sl, lr}
   27454:	subsle	r2, fp, r2, lsl #18
   27458:	ldrmi	r1, [r8], #-3171	; 0xfffff39d
   2745c:	addsmi	lr, r8, #1
   27460:			; <UNDEFINED> instruction: 0xf813d056
   27464:	bcs	33070 <error@@Base+0x3b6c>
   27468:			; <UNDEFINED> instruction: 0x4638d1f9
   2746c:			; <UNDEFINED> instruction: 0xff1cf7f6
   27470:			; <UNDEFINED> instruction: 0xf0402800
   27474:	tstcs	r5, r3, lsl r1
   27478:			; <UNDEFINED> instruction: 0xf7fc4630
   2747c:			; <UNDEFINED> instruction: 0x4604ffdf
   27480:			; <UNDEFINED> instruction: 0xf0402800
   27484:			; <UNDEFINED> instruction: 0x460180f0
   27488:			; <UNDEFINED> instruction: 0xf7fc4630
   2748c:			; <UNDEFINED> instruction: 0x4604ffd7
   27490:			; <UNDEFINED> instruction: 0xf0402800
   27494:	stmibvs	fp!, {r3, r5, r6, r7, pc}
   27498:	vst2.32	{d20-d21}, [r3], fp
   2749c:	stmdavs	r9!, {r7, r8, r9, ip, lr}^
   274a0:			; <UNDEFINED> instruction: 0x61ab4478
   274a4:			; <UNDEFINED> instruction: 0xf8f2f008
   274a8:	strcs	lr, [r0], #-1977	; 0xfffff847
   274ac:	stmmi	r7, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   274b0:	ldrbtmi	r6, [r8], #-2153	; 0xfffff797
   274b4:			; <UNDEFINED> instruction: 0xf8eaf008
   274b8:	svceq	0x0004f1b8
   274bc:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   274c0:	bcs	194030 <mkdtemp@@Base+0x142054>
   274c4:	vorr.i32	d29, #188	; 0x000000bc
   274c8:	bcs	6fcec <mkdtemp@@Base+0x1dd10>
   274cc:			; <UNDEFINED> instruction: 0xf413d118
   274d0:	tstle	r5, pc, ror pc
   274d4:	ldmdbvs	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   274d8:	svceq	0x0003f1b9
   274dc:	addshi	pc, r6, r0
   274e0:	svceq	0x0004f1b9
   274e4:	addhi	pc, sp, r0
   274e8:	svceq	0x0001f1b9
   274ec:	ldmdami	r8!, {r3, r4, ip, lr, pc}^
   274f0:	stmdavs	r9!, {r1, r3, r6, r9, sl, lr}^
   274f4:	ldrbtcc	pc, [pc], #79	; 274fc <__read_chk@plt+0x20a98>	; <UNPREDICTABLE>
   274f8:			; <UNDEFINED> instruction: 0xf0084478
   274fc:	str	pc, [lr, r7, asr #17]
   27500:			; <UNDEFINED> instruction: 0xf04f4874
   27504:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
   27508:			; <UNDEFINED> instruction: 0xf0084478
   2750c:			; <UNDEFINED> instruction: 0xe786f8bf
   27510:			; <UNDEFINED> instruction: 0xf04f4871
   27514:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
   27518:			; <UNDEFINED> instruction: 0xf0084478
   2751c:	ldrb	pc, [lr, -sp, lsl #17]!	; <UNPREDICTABLE>
   27520:			; <UNDEFINED> instruction: 0xf04f230a
   27524:	strcs	r0, [r4], #-2562	; 0xfffff5fe
   27528:	ldmle	lr!, {r0, r1, r6, r8, sl, lr}
   2752c:	ldrtmi	r2, [r8], -r4, lsl #2
   27530:	mrc2	7, 5, pc, cr10, cr6, {7}
   27534:			; <UNDEFINED> instruction: 0xf0402800
   27538:			; <UNDEFINED> instruction: 0xf1b980a4
   2753c:	rsbsle	r0, r8, r3, lsl #30
   27540:	bleq	136397c <mkdtemp@@Base+0x13119a0>
   27544:	ldrtmi	r4, [r8], -r2, lsr #12
   27548:			; <UNDEFINED> instruction: 0xf7fc4659
   2754c:	strmi	pc, [r3], -r5, lsr #23
   27550:	cmnle	r0, r0, lsl #16
   27554:	ldmdaeq	r6, {r0, r2, r3, r8, ip, sp, lr, pc}
   27558:	andcs	r4, r2, #56, 12	; 0x3800000
   2755c:			; <UNDEFINED> instruction: 0xf7fc4641
   27560:			; <UNDEFINED> instruction: 0x4603fb9b
   27564:	cmple	r6, r0, lsl #16
   27568:			; <UNDEFINED> instruction: 0xf80b6d28
   2756c:	movwls	r3, #12292	; 0x3004
   27570:	stmib	r8, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27574:			; <UNDEFINED> instruction: 0xf1b99b03
   27578:	strvs	r0, [fp, #-3843]!	; 0xfffff0fd
   2757c:	stcge	0, cr13, [r7], {108}	; 0x6c
   27580:			; <UNDEFINED> instruction: 0x46504659
   27584:	strtmi	r2, [r2], -lr, lsr #6
   27588:	b	fe365508 <mkdtemp@@Base+0xfe31352c>
   2758c:			; <UNDEFINED> instruction: 0xf43f2800
   27590:	strtmi	sl, [r0], -r4, asr #30
   27594:	blx	1fe35d4 <mkdtemp@@Base+0x1f915f8>
   27598:			; <UNDEFINED> instruction: 0xf8b86528
   2759c:	strcs	r3, [r1], #-0
   275a0:	blt	16f96e0 <mkdtemp@@Base+0x16a7704>
   275a4:	ldrbtmi	r6, [r8], #-3370	; 0xfffff2d6
   275a8:	addslt	r9, fp, #0, 8
   275ac:	strbvs	r6, [fp, #2153]!	; 0x869
   275b0:			; <UNDEFINED> instruction: 0xf86cf008
   275b4:	movwcs	sl, #22790	; 0x5906
   275b8:	vsubl.s8	q9, d0, d4
   275bc:	ldrtmi	r1, [r0], -r0, lsl #6
   275c0:	movwcs	r6, #11
   275c4:	andcc	pc, r0, r8, lsr #17
   275c8:	stc2l	7, cr15, [r8, #1008]!	; 0x3f0
   275cc:	strmi	fp, [r1], -r0, ror #18
   275d0:			; <UNDEFINED> instruction: 0xf7fc4630
   275d4:	ldmdblt	r8!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   275d8:	ldrtmi	r4, [r0], -r1, asr #12
   275dc:			; <UNDEFINED> instruction: 0xf7fc2202
   275e0:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   275e4:	svcge	0x001bf43f
   275e8:	andls	r6, r3, #6946816	; 0x6a0000
   275ec:			; <UNDEFINED> instruction: 0xf960f7f6
   275f0:	bls	f9ae4 <mkdtemp@@Base+0xa7b08>
   275f4:	teqcc	r8, r9, ror r4
   275f8:	ldmdami	sl!, {r0, r1, r9, sl, lr}
   275fc:			; <UNDEFINED> instruction: 0xf0064478
   27600:	tstcs	r6, #183296	; 0x2cc00	; <UNPREDICTABLE>
   27604:	beq	2e3748 <mkdtemp@@Base+0x29176c>
   27608:	usada8	sp, r0, r4, r2
   2760c:			; <UNDEFINED> instruction: 0xf04f7924
   27610:			; <UNDEFINED> instruction: 0x1de33aff
   27614:	stmdavs	r9!, {r3, r7, r8, r9, sl, sp, lr, pc}^
   27618:			; <UNDEFINED> instruction: 0xf04f4618
   2761c:	strdls	r3, [r3, -pc]
   27620:			; <UNDEFINED> instruction: 0xf946f7f6
   27624:	strmi	r9, [r2], -r3, lsl #18
   27628:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   2762c:			; <UNDEFINED> instruction: 0xf804f008
   27630:	strdcs	lr, [r1, -r5]
   27634:			; <UNDEFINED> instruction: 0xf7f64638
   27638:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   2763c:	stmdavs	sl!, {r7, ip, lr, pc}^
   27640:			; <UNDEFINED> instruction: 0xf7f69203
   27644:	stmdbmi	r9!, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   27648:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   2764c:			; <UNDEFINED> instruction: 0x46033138
   27650:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   27654:	blx	fe263676 <mkdtemp@@Base+0xfe21169a>
   27658:			; <UNDEFINED> instruction: 0xf00e4658
   2765c:	strvs	pc, [r8, #-2587]!	; 0xfffff5e5
   27660:			; <UNDEFINED> instruction: 0xf7dee79b
   27664:	stmdavs	sl!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
   27668:	andls	r4, r3, #32, 12	; 0x2000000
   2766c:			; <UNDEFINED> instruction: 0xf920f7f6
   27670:	bls	f9af8 <mkdtemp@@Base+0xa7b1c>
   27674:	teqcc	r8, r9, ror r4
   27678:	ldmdami	pc, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
   2767c:			; <UNDEFINED> instruction: 0xf0064478
   27680:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   27684:			; <UNDEFINED> instruction: 0xf7f69203
   27688:	ldmdbmi	ip, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
   2768c:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   27690:			; <UNDEFINED> instruction: 0x46033138
   27694:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   27698:	blx	19e36ba <mkdtemp@@Base+0x19916de>
   2769c:	andls	r6, r3, #6946816	; 0x6a0000
   276a0:			; <UNDEFINED> instruction: 0xf906f7f6
   276a4:	bls	f9b08 <mkdtemp@@Base+0xa7b2c>
   276a8:	teqcc	r8, r9, ror r4
   276ac:	ldmdami	r6, {r0, r1, r9, sl, lr}
   276b0:			; <UNDEFINED> instruction: 0xf0064478
   276b4:	svclt	0x0000fb59
   276b8:	andeq	lr, r6, sl, lsl #9
   276bc:	andeq	r0, r0, ip, asr r6
   276c0:	andeq	r7, r3, r8, lsr #17
   276c4:	andeq	lr, r6, lr, asr r4
   276c8:	andeq	r7, r3, r4, lsr #16
   276cc:	andeq	r7, r3, r2, lsr r8
   276d0:	andeq	r7, r3, r8, lsr r8
   276d4:	strdeq	r7, [r3], -ip
   276d8:	muleq	r3, r8, r8
   276dc:	andeq	r7, r3, sl, asr #15
   276e0:	strdeq	r9, [r3], -r0
   276e4:	andeq	r7, r3, r8, lsl #13
   276e8:	andeq	r7, r3, r6, lsr #14
   276ec:	muleq	r3, sl, r4
   276f0:	andeq	r7, r3, lr, lsr #10
   276f4:	andeq	r9, r3, r0, ror r4
   276f8:	andeq	r7, r3, r8, lsl #12
   276fc:	andeq	r9, r3, r6, asr r4
   27700:	andeq	r7, r3, sl, ror #9
   27704:	andeq	r9, r3, ip, lsr r4
   27708:	ldrdeq	r7, [r3], -r0
   2770c:			; <UNDEFINED> instruction: 0x4615b5f0
   27710:	addlt	r4, r3, sp, lsl sl
   27714:			; <UNDEFINED> instruction: 0x460f4b1d
   27718:			; <UNDEFINED> instruction: 0x4669447a
   2771c:	ldmpl	r3, {r2, r9, sl, lr}^
   27720:	movwls	r6, #6171	; 0x181b
   27724:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27728:	cdp2	0, 13, cr15, cr14, cr10, {0}
   2772c:	vmlsls.f16	s22, s0, s17	; <UNPREDICTABLE>
   27730:	blle	6b2f38 <mkdtemp@@Base+0x660f5c>
   27734:	blmi	579f94 <mkdtemp@@Base+0x527fb8>
   27738:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2773c:	blls	817ac <mkdtemp@@Base+0x2f7d0>
   27740:	tstle	r0, sl, asr r0
   27744:	andlt	r4, r3, r0, lsr r6
   27748:			; <UNDEFINED> instruction: 0xf7f6bdf0
   2774c:			; <UNDEFINED> instruction: 0x4639f8b1
   27750:	ldmdami	r0, {r1, r9, sl, lr}
   27754:			; <UNDEFINED> instruction: 0xf0074478
   27758:	stmdbmi	pc, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2775c:	strtmi	r4, [r0], -sl, lsr #12
   27760:			; <UNDEFINED> instruction: 0xf00b4479
   27764:	pld	[lr, r9, asr #27]
   27768:			; <UNDEFINED> instruction: 0xf7f6ed52
   2776c:	ldrtmi	pc, [r2], -r1, lsr #17	; <UNPREDICTABLE>
   27770:			; <UNDEFINED> instruction: 0x46034639
   27774:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   27778:	cdp2	0, 12, cr15, cr4, cr7, {0}
   2777c:	strtmi	r4, [sl], -r8, lsl #18
   27780:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   27784:	ldc2	0, cr15, [r8, #44]!	; 0x2c
   27788:	andeq	lr, r6, r8, ror #2
   2778c:	andeq	r0, r0, ip, asr r6
   27790:	andeq	lr, r6, r8, asr #2
   27794:	andeq	r7, r3, ip, lsl #13
   27798:	muleq	r3, r4, r6
   2779c:	muleq	r3, r2, r6
   277a0:	andeq	r7, r3, r2, lsr #13
   277a4:	mvnsmi	lr, sp, lsr #18
   277a8:	stmibvs	sp, {r2, r3, r9, sl, lr}^
   277ac:	strmi	fp, [r7], -r2, lsl #1
   277b0:	stclne	6, cr4, [r9], #-120	; 0xffffff88
   277b4:	ldrmi	sp, [r1], -fp
   277b8:			; <UNDEFINED> instruction: 0xf0274628
   277bc:	teqlt	r0, r7, lsl r8	; <UNPREDICTABLE>
   277c0:	blcs	81c54 <mkdtemp@@Base+0x2fc78>
   277c4:			; <UNDEFINED> instruction: 0xf8d4d803
   277c8:	blcs	33b00 <error@@Base+0x45fc>
   277cc:	bvs	85b8a0 <mkdtemp@@Base+0x8098c4>
   277d0:	andle	r1, r3, r2, asr #24
   277d4:			; <UNDEFINED> instruction: 0xf0274631
   277d8:	ldmdblt	r0, {r0, r3, fp, ip, sp, lr, pc}
   277dc:	pop	{r1, ip, sp, pc}
   277e0:	stfvsd	f0, [r0], #960	; 0x3c0
   277e4:	stc2	7, cr15, [r8], {246}	; 0xf6
   277e8:	rscsle	r2, r7, r0, lsl #16
   277ec:	bvs	982a74 <mkdtemp@@Base+0x930a98>
   277f0:	stc2l	7, cr15, [r6], #-984	; 0xfffffc28
   277f4:	stcvs	6, cr4, [r0], #4
   277f8:			; <UNDEFINED> instruction: 0xf7f69101
   277fc:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   27800:	strtmi	r4, [r8], -r2, lsl #12
   27804:	svc	0x0002f7de
   27808:	strmi	r1, [r1], -r3, asr #24
   2780c:	stmdacs	r0, {r4, r6, ip, lr, pc}
   27810:	stcvs	13, cr13, [r0], #340	; 0x154
   27814:	stc2l	7, cr15, [r8, #-984]	; 0xfffffc28
   27818:	sbcsle	r2, pc, r0, lsl #16
   2781c:	andls	r6, r1, #6422528	; 0x620000
   27820:			; <UNDEFINED> instruction: 0xf846f7f6
   27824:	bls	79ce8 <mkdtemp@@Base+0x27d0c>
   27828:	cmpcc	r0, r9, ror r4
   2782c:	stmdami	lr!, {r0, r1, r9, sl, lr}
   27830:			; <UNDEFINED> instruction: 0xf0064478
   27834:	andcs	pc, r4, #626688	; 0x99000
   27838:	ldrtmi	r4, [r8], -r1, lsr #12
   2783c:			; <UNDEFINED> instruction: 0xf96af7ff
   27840:	stmible	r4, {r0, r1, fp, sp}^
   27844:			; <UNDEFINED> instruction: 0xf7f66c60
   27848:	stmdavc	r5, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   2784c:			; <UNDEFINED> instruction: 0xf7f66c60
   27850:			; <UNDEFINED> instruction: 0x062dfc37
   27854:	stclvs	6, cr4, [r0], #-12
   27858:	b	11859cc <mkdtemp@@Base+0x11339f0>
   2785c:			; <UNDEFINED> instruction: 0xf7f64503
   27860:	strmi	pc, [r3], -pc, lsr #24
   27864:	ldmvc	fp, {r5, r6, sl, fp, sp, lr}
   27868:	stmdacs	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   2786c:	stc2	7, cr15, [r8], #-984	; 0xfffffc28
   27870:			; <UNDEFINED> instruction: 0x432b78c3
   27874:	movweq	lr, #35395	; 0x8a43
   27878:	svccs	0x0080f5b3
   2787c:	ldcne	8, cr13, [sp, #-152]	; 0xffffff68
   27880:	ldrtmi	r4, [r8], -r1, lsr #12
   27884:			; <UNDEFINED> instruction: 0xf7ff462a
   27888:	addmi	pc, r5, #1130496	; 0x114000
   2788c:			; <UNDEFINED> instruction: 0xf8d4d89f
   27890:	strtmi	r3, [r1], -r4, asr #1
   27894:			; <UNDEFINED> instruction: 0x47984638
   27898:	addsle	r2, r8, r0, lsl #16
   2789c:	stmdavs	r1!, {r0, r1, r4, fp, lr}^
   278a0:			; <UNDEFINED> instruction: 0xf0074478
   278a4:	strtmi	pc, [r1], -r9, asr #29
   278a8:			; <UNDEFINED> instruction: 0xf0084638
   278ac:			; <UNDEFINED> instruction: 0xe78efd57
   278b0:	svc	0x005cf7de
   278b4:	blcs	3018c8 <mkdtemp@@Base+0x2af8ec>
   278b8:	blcs	157520 <mkdtemp@@Base+0x105544>
   278bc:	strtmi	sp, [r1], -lr, lsl #1
   278c0:	andlt	r4, r2, r8, lsr r6
   278c4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   278c8:	stcllt	0, cr15, [r8, #-32]	; 0xffffffe0
   278cc:	vst2.8	{d20-d21}, [pc], r8
   278d0:	stmdavs	r1!, {r7, r9, sp}^
   278d4:			; <UNDEFINED> instruction: 0xf0074478
   278d8:			; <UNDEFINED> instruction: 0x4621fed9
   278dc:			; <UNDEFINED> instruction: 0xf0084638
   278e0:	ldrb	pc, [r4, -r3, ror #24]!	; <UNPREDICTABLE>
   278e4:			; <UNDEFINED> instruction: 0x000392bc
   278e8:	andeq	r7, r3, r0, asr r3
   278ec:	andeq	r7, r3, r0, asr #11
   278f0:	andeq	r7, r3, r8, ror #10
   278f4:	svcmi	0x00f0e92d
   278f8:	stmdavs	fp, {r2, r3, r9, sl, lr}
   278fc:	lfmmi	f7, 1, [r4, #692]	; 0x2b4
   27900:	bmi	17b9e7c <mkdtemp@@Base+0x1767ea0>
   27904:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   27908:			; <UNDEFINED> instruction: 0xf8cd6812
   2790c:			; <UNDEFINED> instruction: 0xf04f248c
   27910:			; <UNDEFINED> instruction: 0xb1a30200
   27914:	ldrdlt	pc, [r8, #-143]!	; 0xffffff71
   27918:			; <UNDEFINED> instruction: 0xf8df4681
   2791c:	bmi	16cfec4 <mkdtemp@@Base+0x167dee8>
   27920:	ldrbtmi	r4, [sl], #1275	; 0x4fb
   27924:	andls	r4, r4, #2046820352	; 0x7a000000
   27928:			; <UNDEFINED> instruction: 0xf022685a
   2792c:	stmdbcs	r2, {r3, r8}
   27930:	bcs	9b958 <mkdtemp@@Base+0x4997c>
   27934:	ldmibvs	fp, {r0, r4, r6, ip, lr, pc}^
   27938:	blcs	3f9cc <error@@Base+0x104c8>
   2793c:			; <UNDEFINED> instruction: 0xf04fd1f4
   27940:	ldrsht	r3, [ip], -pc
   27944:	ldmdbvs	r9, {r1, r5, r8, r9, sl, fp, sp, pc}
   27948:			; <UNDEFINED> instruction: 0xf10d6958
   2794c:	movwcs	r0, #14364	; 0x381c
   27950:	movwls	r4, #9786	; 0x263a
   27954:			; <UNDEFINED> instruction: 0xf8cd236c
   27958:	movwls	r8, #4096	; 0x1000
   2795c:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   27960:	ldcl	7, cr15, [r8], {222}	; 0xde
   27964:	cmnle	r6, r0, lsl #16
   27968:	ldmib	r3, {r0, r1, r5, fp, sp, lr}^
   2796c:	ldmdavs	r8, {r1, r9, ip}^
   27970:	mrrc	7, 13, pc, lr, cr14	; <UNPREDICTABLE>
   27974:	strmi	r1, [r5], -r3, asr #24
   27978:			; <UNDEFINED> instruction: 0xf00fd040
   2797c:	andcc	pc, r1, fp, asr r9	; <UNPREDICTABLE>
   27980:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, ip, lr, pc}
   27984:	ldmib	r3, {r3, r5, r9, sl, lr}^
   27988:			; <UNDEFINED> instruction: 0xf7de2104
   2798c:	andcc	lr, r1, lr, lsr sp
   27990:			; <UNDEFINED> instruction: 0xf7ded105
   27994:	strmi	lr, [r6], -ip, ror #29
   27998:	ldmdacs	r3!, {fp, sp, lr}^
   2799c:	stmdavs	r3!, {r3, r6, r8, ip, lr, pc}
   279a0:	blcs	81b14 <mkdtemp@@Base+0x2fb38>
   279a4:	ldmdami	r9!, {r3, r4, r5, r8, ip, lr, pc}
   279a8:	strls	r4, [r0, #-1603]	; 0xfffff9bd
   279ac:			; <UNDEFINED> instruction: 0xf8d9463a
   279b0:	ldrbtmi	r1, [r8], #-0
   279b4:	cdp2	0, 4, cr15, cr0, cr7, {0}
   279b8:	ldmibvs	fp, {r0, r1, r5, fp, sp, lr}^
   279bc:	bmi	d3fa50 <mkdtemp@@Base+0xceda74>
   279c0:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   279c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   279c8:	strcc	pc, [ip], #2269	; 0x8dd
   279cc:	cmple	r0, sl, asr r0
   279d0:	vmax.s8	d4, d13, d24
   279d4:	pop	{r2, r4, r7, r8, sl, fp, lr}
   279d8:	svcge	0x00228ff0
   279dc:	ldmdbvs	sp, {r0, r2, r3, r5, r8, fp, lr}^
   279e0:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   279e4:	vqshl.s8	q10, <illegal reg q12.5>, q0
   279e8:	ldrtmi	r4, [r8], -r1, lsl #4
   279ec:			; <UNDEFINED> instruction: 0xff12f02a
   279f0:	strbmi	r1, [r0], -r9, lsr #25
   279f4:			; <UNDEFINED> instruction: 0xf02a226c
   279f8:	ldr	pc, [r5, sp, lsl #30]!
   279fc:	mrc	7, 5, APSR_nzcv, cr6, cr14, {6}
   27a00:	ldmibvs	fp, {r0, r1, r5, fp, sp, lr}^
   27a04:	cmplt	fp, r0, lsl #16
   27a08:	stmda	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27a0c:	ldrbmi	r4, [r0], -r1, lsl #12
   27a10:	stc2l	0, cr15, [r8, #28]!
   27a14:	str	r6, [lr, r3, lsr #16]
   27a18:			; <UNDEFINED> instruction: 0xf00f4628
   27a1c:	strb	pc, [r2, r5, lsr #19]	; <UNPREDICTABLE>
   27a20:	ldmda	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27a24:	stmdals	r4, {r0, r9, sl, lr}
   27a28:	stc2l	0, cr15, [ip, #-28]!	; 0xffffffe4
   27a2c:	str	r6, [r2, r3, lsr #16]
   27a30:	ldrdne	pc, [r0], -r9
   27a34:			; <UNDEFINED> instruction: 0xf7de9105
   27a38:			; <UNDEFINED> instruction: 0x4643e850
   27a3c:	stmdbls	r5, {r1, r3, r4, r5, r9, sl, lr}
   27a40:	ldrbmi	r9, [r8], -r0
   27a44:	ldc2l	0, cr15, [r8, #28]!
   27a48:			; <UNDEFINED> instruction: 0x46286837
   27a4c:	ldmib	r4!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27a50:	stmdavs	r3!, {r0, r1, r2, r4, r5, sp, lr}
   27a54:	ldmdami	r0, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   27a58:			; <UNDEFINED> instruction: 0xf0074478
   27a5c:	stmdavs	r3!, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   27a60:	stmdbmi	lr, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   27a64:	stmdami	lr, {r1, r3, r5, r9, sl, lr}
   27a68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27a6c:			; <UNDEFINED> instruction: 0xf0063170
   27a70:	pld	[lr, fp, ror r9]
   27a74:	svclt	0x0000ebcc
   27a78:	andeq	sp, r6, ip, ror pc
   27a7c:	andeq	r0, r0, ip, asr r6
   27a80:	andeq	r7, r3, r0, lsr #11
   27a84:	andeq	fp, r3, sl, lsl #29
   27a88:	andeq	fp, r3, r8, lsl #29
   27a8c:	andeq	r7, r3, lr, lsr r5
   27a90:			; <UNDEFINED> instruction: 0x0006debe
   27a94:	muleq	r3, r8, r4
   27a98:	andeq	r7, r3, ip, lsr #8
   27a9c:	andeq	r9, r3, ip, ror r0
   27aa0:	andeq	r7, r3, lr, lsr r4
   27aa4:	push	{r0, r1, r4, r7, r9, fp, lr}
   27aa8:			; <UNDEFINED> instruction: 0x460c41f0
   27aac:	blmi	fe4b9318 <mkdtemp@@Base+0xfe46733c>
   27ab0:	addlt	r4, r8, sl, ror r4
   27ab4:	bvs	fe8392d0 <mkdtemp@@Base+0xfe7e72f4>
   27ab8:			; <UNDEFINED> instruction: 0x260458d3
   27abc:	movwls	r6, #30747	; 0x781b
   27ac0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27ac4:	stmib	sp, {r8, r9, sp}^
   27ac8:			; <UNDEFINED> instruction: 0xf0263605
   27acc:	msrlt	CPSR_, #2288	; 0x8f0
   27ad0:	blcs	41e64 <error@@Base+0x12960>
   27ad4:	rscshi	pc, r9, r0
   27ad8:	blge	191ef8 <mkdtemp@@Base+0x13ff1c>
   27adc:	ldrtmi	r9, [r2], -r0, lsl #2
   27ae0:	smlatbcs	r1, r0, sl, r6
   27ae4:	ldrdhi	pc, [r0], -r4
   27ae8:	mcr	7, 6, pc, cr2, cr13, {6}	; <UNPREDICTABLE>
   27aec:			; <UNDEFINED> instruction: 0xf0003001
   27af0:	stmdals	r5, {r6, r7, pc}
   27af4:	ldreq	pc, [r4, r4, lsl #2]!
   27af8:	ldmiblt	r0, {r0, r5, r6, fp, sp, lr}^
   27afc:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, fp, lr}^
   27b00:	ldrbtmi	r2, [r8], #-813	; 0xfffffcd3
   27b04:	ldc2	0, cr15, [r8, #28]
   27b08:			; <UNDEFINED> instruction: 0xf7ff4638
   27b0c:			; <UNDEFINED> instruction: 0xf1b8f8b7
   27b10:			; <UNDEFINED> instruction: 0xf04f0f16
   27b14:	eorvs	r0, r3, r4, lsl #6
   27b18:	bmi	1e9c084 <mkdtemp@@Base+0x1e4a0a8>
   27b1c:	ldrbtmi	r4, [sl], #-2934	; 0xfffff48a
   27b20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27b24:	subsmi	r9, sl, r7, lsl #22
   27b28:	adcshi	pc, r3, r0, asr #32
   27b2c:	pop	{r3, ip, sp, pc}
   27b30:	strdls	r8, [r3, -r0]
   27b34:	svc	0x00d0f7dd
   27b38:	strmi	r9, [r2], -r3, lsl #18
   27b3c:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
   27b40:	ldc2l	0, cr15, [sl, #-28]!	; 0xffffffe4
   27b44:			; <UNDEFINED> instruction: 0x01bcf104
   27b48:			; <UNDEFINED> instruction: 0xf7ff4638
   27b4c:	mcrne	14, 0, pc, cr6, cr3, {6}	; <UNPREDICTABLE>
   27b50:	stmdami	sp!, {r0, r2, r3, r5, r6, sl, fp, ip, lr, pc}^
   27b54:	eorne	lr, sp, #212, 18	; 0x350000
   27b58:			; <UNDEFINED> instruction: 0xf0074478
   27b5c:			; <UNDEFINED> instruction: 0x4638fcd3
   27b60:			; <UNDEFINED> instruction: 0xf88cf7ff
   27b64:	svceq	0x0016f1b8
   27b68:	addhi	pc, ip, r0
   27b6c:			; <UNDEFINED> instruction: 0x4628215c
   27b70:	ldc2l	0, cr15, [r6], #40	; 0x28
   27b74:			; <UNDEFINED> instruction: 0xf0402800
   27b78:	stmiavs	r1!, {r0, r1, r3, r4, r7, pc}
   27b7c:			; <UNDEFINED> instruction: 0xf00a4628
   27b80:	stmdacs	r0, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
   27b84:	addshi	pc, r4, r0, asr #32
   27b88:	strtmi	r2, [r8], -r2, lsl #2
   27b8c:	stc2	0, cr15, [r4], {10}
   27b90:			; <UNDEFINED> instruction: 0xf0402800
   27b94:	stmdals	r5, {r0, r2, r3, r7, pc}
   27b98:	svc	0x009ef7dd
   27b9c:	strtmi	r4, [r8], -r1, lsl #12
   27ba0:	stc2	0, cr15, [r6], {10}
   27ba4:			; <UNDEFINED> instruction: 0xf0402800
   27ba8:	ldmdbmi	r8, {r0, r1, r7, pc}^
   27bac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   27bb0:	ldc2l	0, cr15, [lr], #-40	; 0xffffffd8
   27bb4:	cmnle	fp, r0, lsl #16
   27bb8:			; <UNDEFINED> instruction: 0xf00a4628
   27bbc:	stmdacs	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   27bc0:	addhi	pc, fp, r0, asr #32
   27bc4:	strtmi	r4, [r8], -r1, lsr #12
   27bc8:	blx	ff263bf2 <mkdtemp@@Base+0xff211c16>
   27bcc:	cmpcs	fp, r5, lsr #15
   27bd0:			; <UNDEFINED> instruction: 0xf00a4628
   27bd4:	stmdacs	r0, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   27bd8:	stmiavs	r1!, {r0, r2, r3, r4, r6, r8, ip, lr, pc}
   27bdc:			; <UNDEFINED> instruction: 0xf00a4628
   27be0:	stmdacs	r0, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   27be4:	stmdavs	r1!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}^
   27be8:			; <UNDEFINED> instruction: 0xf00a4628
   27bec:	stmdacs	r0, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   27bf0:	mcrvs	1, 7, sp, cr1, cr1, {2}
   27bf4:			; <UNDEFINED> instruction: 0xf00a4628
   27bf8:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   27bfc:	svcvs	0x00a1d14b
   27c00:			; <UNDEFINED> instruction: 0xf00a4628
   27c04:	stmdacs	r0, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
   27c08:	strtmi	sp, [r8], -r5, asr #2
   27c0c:	stc2	0, cr15, [ip, #-40]	; 0xffffffd8
   27c10:	addle	r2, r2, r0, lsl #16
   27c14:	andls	r6, r3, #6422528	; 0x620000
   27c18:	mcr2	7, 2, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
   27c1c:	bls	fa114 <mkdtemp@@Base+0xa8138>
   27c20:	orrcc	r4, r0, r9, ror r4
   27c24:	ldmdami	fp!, {r0, r1, r9, sl, lr}
   27c28:			; <UNDEFINED> instruction: 0xf0064478
   27c2c:	bvs	fe865ea8 <mkdtemp@@Base+0xfe813ecc>
   27c30:	stmdb	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27c34:	strvs	lr, [r7], -r4, asr #19
   27c38:			; <UNDEFINED> instruction: 0xf8d562a6
   27c3c:	ldmdavs	ip!, {r3, r4, r5, sl, ip, sp, lr}^
   27c40:	ldmdavs	sl!, {r2, r3, r5, r8, r9, ip, sp, pc}
   27c44:	bl	b004c <mkdtemp@@Base+0x5e070>
   27c48:			; <UNDEFINED> instruction: 0xf8520484
   27c4c:	cmnlt	r3, r4, lsl #22
   27c50:			; <UNDEFINED> instruction: 0x0607e9d3
   27c54:	adcsmi	r6, r0, #380928	; 0x5d000
   27c58:	svclt	0x00b84603
   27c5c:	addsmi	r4, r9, #53477376	; 0x3300000
   27c60:			; <UNDEFINED> instruction: 0x4619bfb8
   27c64:	svclt	0x00b842a9
   27c68:	adcmi	r4, r2, #42991616	; 0x2900000
   27c6c:	adcsvs	sp, r9, sp, ror #3
   27c70:			; <UNDEFINED> instruction: 0xf7dee753
   27c74:	stmdavs	r3, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   27c78:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   27c7c:			; <UNDEFINED> instruction: 0xf0079305
   27c80:	ldr	pc, [r6, -r1, asr #24]!
   27c84:	strtmi	r4, [r8], -r1, lsr #12
   27c88:			; <UNDEFINED> instruction: 0xf812f7ff
   27c8c:	strtmi	lr, [r1], -r5, asr #14
   27c90:			; <UNDEFINED> instruction: 0xf7dee7ed
   27c94:	stmdavs	r2!, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
   27c98:			; <UNDEFINED> instruction: 0xf7f59203
   27c9c:	ldmdbmi	pc, {r0, r3, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   27ca0:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   27ca4:	strmi	r3, [r3], -r0, lsl #3
   27ca8:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   27cac:			; <UNDEFINED> instruction: 0xf85cf006
   27cb0:	andls	r6, r3, #6422528	; 0x620000
   27cb4:	ldc2l	7, cr15, [ip, #980]!	; 0x3d4
   27cb8:	bls	fa128 <mkdtemp@@Base+0xa814c>
   27cbc:	orrcc	r4, r0, r9, ror r4
   27cc0:	ldmdami	r9, {r0, r1, r9, sl, lr}
   27cc4:			; <UNDEFINED> instruction: 0xf0064478
   27cc8:	ldmdbmi	r8, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
   27ccc:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
   27cd0:	orrcc	r6, r0, r2, ror #16
   27cd4:			; <UNDEFINED> instruction: 0xf0064478
   27cd8:	stmdavs	r2!, {r0, r1, r2, r6, fp, ip, sp, lr, pc}^
   27cdc:			; <UNDEFINED> instruction: 0xf7f59203
   27ce0:	ldmdbmi	r4, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   27ce4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   27ce8:	strmi	r3, [r3], -r0, lsl #3
   27cec:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   27cf0:			; <UNDEFINED> instruction: 0xf83af006
   27cf4:	ldrdeq	sp, [r6], -r0
   27cf8:	andeq	r0, r0, ip, asr r6
   27cfc:	andeq	r7, r3, r6, ror #8
   27d00:	andeq	sp, r6, r2, ror #26
   27d04:	andeq	r7, r3, lr, ror r4
   27d08:	andeq	r7, r3, r8, lsl #9
   27d0c:	andeq	fp, r3, lr, ror #15
   27d10:	andeq	r8, r3, r4, asr #29
   27d14:	andeq	r7, r3, r0, lsl #7
   27d18:	ldrdeq	r7, [r3], -r2
   27d1c:	andeq	r8, r3, r2, asr #28
   27d20:	andeq	r7, r3, r2, ror #5
   27d24:	andeq	r8, r3, r8, lsr #28
   27d28:	andeq	r7, r3, r0, asr #6
   27d2c:	andeq	r8, r3, r6, lsl lr
   27d30:	andeq	r7, r3, r8, asr r2
   27d34:	strdeq	r8, [r3], -lr
   27d38:			; <UNDEFINED> instruction: 0x000372ba
   27d3c:	ldrlt	fp, [r0, #-424]	; 0xfffffe58
   27d40:	addsmi	r6, r9, #589824	; 0x90000
   27d44:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   27d48:	andcs	fp, r0, r8, lsl pc
   27d4c:	stmdavc	r3, {r0, r2, r8, ip, lr, pc}
   27d50:	tstle	r3, sl, lsr #22
   27d54:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
   27d58:	ldclt	0, cr2, [r0, #-4]
   27d5c:			; <UNDEFINED> instruction: 0xf7de4611
   27d60:	blx	fec63090 <mkdtemp@@Base+0xfec110b4>
   27d64:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   27d68:			; <UNDEFINED> instruction: 0x4770bd10
   27d6c:			; <UNDEFINED> instruction: 0x4605b5f0
   27d70:			; <UNDEFINED> instruction: 0xf5ad4e56
   27d74:	ldmdami	r6, {r7, r8, sl, fp, lr}^
   27d78:	ldrbtmi	fp, [lr], #-133	; 0xffffff7b
   27d7c:	strmi	r6, [ip], -fp, lsl #22
   27d80:	orrmi	pc, r0, sp, lsl #10
   27d84:	tstcc	ip, r0, lsr r8
   27d88:	andvs	r6, r8, r0, lsl #16
   27d8c:	andeq	pc, r0, pc, asr #32
   27d90:	tstlt	fp, r0, ror #19
   27d94:			; <UNDEFINED> instruction: 0x3094f8d4
   27d98:	teqle	r2, r0, lsl #22
   27d9c:	eorle	r1, r0, r1, asr #24
   27da0:			; <UNDEFINED> instruction: 0xf0264611
   27da4:	mvnlt	pc, r3, lsr #26
   27da8:			; <UNDEFINED> instruction: 0xf7de2700
   27dac:	stmdbge	r3, {r5, r6, r7, sl, fp, sp, lr, pc}
   27db0:	vst2.8	{d18-d21}, [pc], r0
   27db4:	smlabbls	r1, r0, r2, r4
   27db8:	strmi	r6, [r6], -r3
   27dbc:			; <UNDEFINED> instruction: 0xf7de69e0
   27dc0:	stmdbls	r1, {r5, r6, fp, sp, lr, pc}
   27dc4:	strmi	r1, [r3], -r2, asr #24
   27dc8:	stmdacs	r0, {r0, r1, r5, ip, lr, pc}
   27dcc:			; <UNDEFINED> instruction: 0xf8d4dd2d
   27dd0:	cdpcs	0, 0, cr6, cr0, cr0, {5}
   27dd4:	strmi	sp, [sl], -r9, asr #32
   27dd8:	strtmi	r4, [r1], -r8, lsr #12
   27ddc:			; <UNDEFINED> instruction: 0x300147b0
   27de0:	andcs	sp, r1, r8, lsr r0
   27de4:			; <UNDEFINED> instruction: 0xf50d493b
   27de8:	bmi	e78bf0 <mkdtemp@@Base+0xe26c14>
   27dec:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   27df0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   27df4:	subsmi	r6, r1, sl, lsl r8
   27df8:			; <UNDEFINED> instruction: 0xf50dd166
   27dfc:	andlt	r4, r5, r0, lsl #27
   27e00:	stmdbvs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   27e04:	sbcle	r2, r9, r3, lsl #22
   27e08:	svclt	0x00183001
   27e0c:	bicle	r2, ip, r1, lsl #14
   27e10:	ldmdavs	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   27e14:	rscle	r2, r4, r4, lsl #20
   27e18:	streq	pc, [r1, -r7, lsl #1]
   27e1c:	svclt	0x00142a0b
   27e20:			; <UNDEFINED> instruction: 0xf0072700
   27e24:	svccs	0x00000701
   27e28:	stmdami	fp!, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
   27e2c:	stmdavs	r1!, {r1, r5, r6, r7, r8, fp, sp, lr}^
   27e30:			; <UNDEFINED> instruction: 0xf0074478
   27e34:	stmdavs	r3!, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   27e38:	eorsle	r2, lr, r4, lsl #22
   27e3c:	stmdavs	r1!, {r0, r1, r2, r5, fp, lr}^
   27e40:			; <UNDEFINED> instruction: 0xf0074478
   27e44:	strtmi	pc, [r8], -r3, lsr #24
   27e48:			; <UNDEFINED> instruction: 0xf0084621
   27e4c:			; <UNDEFINED> instruction: 0xf04ffa87
   27e50:			; <UNDEFINED> instruction: 0xe7c730ff
   27e54:	stmdavs	r1!, {r1, r5, fp, lr}^
   27e58:			; <UNDEFINED> instruction: 0xf0074478
   27e5c:			; <UNDEFINED> instruction: 0x4628fc17
   27e60:			; <UNDEFINED> instruction: 0xf0084621
   27e64:	andcs	pc, r1, r3, asr #17
   27e68:			; <UNDEFINED> instruction: 0xf8d4e7bc
   27e6c:	stclvs	0, cr2, [r0], #-704	; 0xfffffd40
   27e70:	ldrmi	fp, [sl], -sl, lsl #3
   27e74:	blx	ffe65e6e <mkdtemp@@Base+0xffe13e92>
   27e78:	adcsle	r2, r2, r0, lsl #16
   27e7c:	andls	r6, r1, #6422528	; 0x620000
   27e80:	ldc2	7, cr15, [r6, #-980]	; 0xfffffc2c
   27e84:	bls	7a2e8 <mkdtemp@@Base+0x2830c>
   27e88:	orrscc	r4, r8, r9, ror r4
   27e8c:	ldmdami	r6, {r0, r1, r9, sl, lr}
   27e90:			; <UNDEFINED> instruction: 0xf0054478
   27e94:	ldrmi	pc, [sl], -r9, ror #30
   27e98:			; <UNDEFINED> instruction: 0xf980f7fc
   27e9c:	adcle	r2, r0, r0, lsl #16
   27ea0:	andls	r6, r1, #6422528	; 0x620000
   27ea4:	stc2	7, cr15, [r4, #-980]	; 0xfffffc2c
   27ea8:	bls	7a2f0 <mkdtemp@@Base+0x28314>
   27eac:	orrscc	r4, r8, r9, ror r4
   27eb0:	stmdami	pc, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
   27eb4:			; <UNDEFINED> instruction: 0xf0054478
   27eb8:	qsaxmi	pc, r8, r7	; <UNPREDICTABLE>
   27ebc:			; <UNDEFINED> instruction: 0xf0084621
   27ec0:			; <UNDEFINED> instruction: 0xf04ff895
   27ec4:			; <UNDEFINED> instruction: 0xe78d30ff
   27ec8:	stmib	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27ecc:	andeq	sp, r6, r6, lsl #22
   27ed0:	andeq	r0, r0, ip, asr r6
   27ed4:	muleq	r6, r2, sl
   27ed8:	strdeq	r7, [r3], -r0
   27edc:	andeq	r4, r3, r8, lsr #5
   27ee0:	andeq	r7, r3, ip, ror #3
   27ee4:	andeq	r8, r3, ip, asr ip
   27ee8:	ldrdeq	r7, [r3], -r0
   27eec:	andeq	r8, r3, r8, lsr ip
   27ef0:	ldrdeq	r7, [r3], -r0
   27ef4:	mvnsmi	lr, sp, lsr #18
   27ef8:	stmdbvs	lr, {r2, r3, r9, sl, lr}
   27efc:	ldrmi	r4, [pc], -r0, lsl #13
   27f00:			; <UNDEFINED> instruction: 0xf8d1b97e
   27f04:	smlawtlt	r3, ip, r0, r3
   27f08:	bcs	82498 <mkdtemp@@Base+0x304bc>
   27f0c:	pop	{r0, r3, r4, r8, fp, ip, lr, pc}
   27f10:	stfvsp	f0, [r0], #-960	; 0xfffffc40
   27f14:	orrmi	pc, r0, pc, asr #8
   27f18:			; <UNDEFINED> instruction: 0xf7f64615
   27f1c:	tstlt	r8, #868352	; 0xd4000	; <UNPREDICTABLE>
   27f20:	vmlacs.f16	s12, s2, s13	; <UNPREDICTABLE>
   27f24:	stfvsp	f5, [r0], #-960	; 0xfffffc40
   27f28:			; <UNDEFINED> instruction: 0xffa8f7f5
   27f2c:	strbmi	r4, [r0], -r1, lsr #12
   27f30:			; <UNDEFINED> instruction: 0xf880f008
   27f34:	strbmi	r4, [r0], -r1, lsr #12
   27f38:			; <UNDEFINED> instruction: 0xf936f008
   27f3c:	bcs	824cc <mkdtemp@@Base+0x304f0>
   27f40:	stcvs	8, cr13, [r0], #916	; 0x394
   27f44:			; <UNDEFINED> instruction: 0xf858f7f6
   27f48:	stmdbvs	r3!, {r6, r8, fp, ip, sp, pc}^
   27f4c:	bicsle	r2, lr, r1, lsl #22
   27f50:	strbmi	r4, [r0], -r1, lsr #12
   27f54:	ldrhmi	lr, [r0, #141]!	; 0x8d
   27f58:	stmialt	r0!, {r3, ip, sp, lr, pc}
   27f5c:	ldrtmi	r6, [r9], -r0, lsr #20
   27f60:	ldrhmi	lr, [r0, #141]!	; 0x8d
   27f64:	stclt	0, cr15, [r6], #-152	; 0xffffff68
   27f68:	strtmi	r6, [r9], -r0, ror #19
   27f6c:	stc2	0, cr15, [r2], #-152	; 0xffffff68
   27f70:	svclt	0x0000e7d6
   27f74:	mvnsmi	lr, sp, lsr #18
   27f78:	mcrrvs	6, 8, r4, r8, cr0
   27f7c:	ldrmi	r4, [r7], -ip, lsl #12
   27f80:			; <UNDEFINED> instruction: 0xf7f6461e
   27f84:	stmdavs	r1!, {r0, r3, r4, r5, fp, ip, sp, lr, pc}^
   27f88:	stmdami	r4!, {r0, r2, r9, sl, lr}
   27f8c:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   27f90:	blx	1f63fb6 <mkdtemp@@Base+0x1f11fda>
   27f94:	stmdble	sl!, {r1, r8, sl, fp, sp}
   27f98:			; <UNDEFINED> instruction: 0xf7f66c60
   27f9c:	stmdavc	r3, {r0, r4, r7, fp, ip, sp, lr, pc}
   27fa0:	andsle	r2, lr, r4, lsl #22
   27fa4:	tstle	r6, r5, lsl #22
   27fa8:	strtmi	r6, [r0], -r2, lsr #25
   27fac:			; <UNDEFINED> instruction: 0xf7ff6c61
   27fb0:	stmdacs	r0, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}
   27fb4:			; <UNDEFINED> instruction: 0xd120db0f
   27fb8:	stmdavs	r1!, {r0, r3, r4, fp, lr}^
   27fbc:			; <UNDEFINED> instruction: 0xf0074478
   27fc0:	bvs	fe866d5c <mkdtemp@@Base+0xfe814d80>
   27fc4:			; <UNDEFINED> instruction: 0xf0264639
   27fc8:	fstmiaxvs	r0!, {d15-d136}	;@ Deprecated
   27fcc:			; <UNDEFINED> instruction: 0xf814f7f6
   27fd0:	pop	{r3, r5, r6, r7, r8, fp, ip, sp, pc}
   27fd4:			; <UNDEFINED> instruction: 0x462181f0
   27fd8:	pop	{r6, r9, sl, lr}
   27fdc:			; <UNDEFINED> instruction: 0xf00841f0
   27fe0:			; <UNDEFINED> instruction: 0x6ca2b9bd
   27fe4:	stclvs	6, cr4, [r1], #-128	; 0xffffff80
   27fe8:			; <UNDEFINED> instruction: 0xf856f7ff
   27fec:	bvs	fe861f78 <mkdtemp@@Base+0xfe80ff9c>
   27ff0:	pop	{r0, r3, r4, r5, r9, sl, lr}
   27ff4:			; <UNDEFINED> instruction: 0xf02641f0
   27ff8:	bmi	2d6f74 <mkdtemp@@Base+0x284f98>
   27ffc:	movwcs	r4, #13888	; 0x3640
   28000:	eorvs	r4, r3, r1, lsr #12
   28004:	pop	{r1, r3, r4, r5, r6, sl, lr}
   28008:			; <UNDEFINED> instruction: 0xf7fe41f0
   2800c:	bvs	fe8579b8 <mkdtemp@@Base+0xfe8059dc>
   28010:	pop	{r0, r4, r5, r9, sl, lr}
   28014:			; <UNDEFINED> instruction: 0xf02641f0
   28018:	svclt	0x0000bbcd
   2801c:	andeq	r7, r3, r6, lsl r1
   28020:	andeq	r7, r3, ip, lsl #2
   28024:	ldrdeq	r6, [r3], -r4
   28028:	svcmi	0x00f0e92d
   2802c:			; <UNDEFINED> instruction: 0xf8d04698
   28030:	addlt	r9, r3, r8, lsr r4
   28034:	ldrdge	pc, [r8], #-129	; 0xffffff7f
   28038:	strmi	r4, [ip], -r5, lsl #12
   2803c:			; <UNDEFINED> instruction: 0xf8d94617
   28040:			; <UNDEFINED> instruction: 0xb12b304c
   28044:			; <UNDEFINED> instruction: 0xffccf00f
   28048:	ldrdcc	pc, [ip], #-137	; 0xffffff77
   2804c:	subsle	r4, sp, #152, 4	; 0x80000009
   28050:			; <UNDEFINED> instruction: 0xf7f54650
   28054:	stmdacs	fp, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   28058:	andlt	sp, r3, r2, lsl #16
   2805c:	svchi	0x00f0e8bd
   28060:			; <UNDEFINED> instruction: 0xf7f64650
   28064:	stmdavc	r1, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
   28068:	stmdbcs	r2, {r1, r2, r9, sl, lr}^
   2806c:	addhi	pc, r3, r0
   28070:	cmnle	r6, ip, ror #18
   28074:	orrvc	pc, r0, pc, asr #8
   28078:			; <UNDEFINED> instruction: 0xf02c79c0
   2807c:	ldmibvc	r1!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   28080:			; <UNDEFINED> instruction: 0xf948f02c
   28084:	orrvc	pc, r0, pc, asr #8
   28088:	bvc	1c39a9c <mkdtemp@@Base+0x1be7ac0>
   2808c:			; <UNDEFINED> instruction: 0xf9a6f02c
   28090:			; <UNDEFINED> instruction: 0xf02c7a31
   28094:	andls	pc, r0, pc, lsr r9	; <UNPREDICTABLE>
   28098:			; <UNDEFINED> instruction: 0xf10b4650
   2809c:			; <UNDEFINED> instruction: 0xf7f50a03
   280a0:	blls	67f54 <mkdtemp@@Base+0x15f78>
   280a4:	beq	124154 <mkdtemp@@Base+0xd2178>
   280a8:			; <UNDEFINED> instruction: 0xf0233303
   280ac:	ldrbmi	r0, [r3], #-771	; 0xfffffcfd
   280b0:	addsmi	r3, r8, #12, 6	; 0x30000000
   280b4:			; <UNDEFINED> instruction: 0xf8d9d3d1
   280b8:	strmi	r1, [r8], -r0, asr #32
   280bc:			; <UNDEFINED> instruction: 0xf7de9101
   280c0:	strmi	lr, [r3, #2652]	; 0xa5c
   280c4:	stmdbls	r1, {r1, r3, r5, r6, r8, ip, lr, pc}
   280c8:	andeq	pc, ip, r6, lsl #2
   280cc:			; <UNDEFINED> instruction: 0xf7de465a
   280d0:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
   280d4:			; <UNDEFINED> instruction: 0xf8d9d162
   280d8:	bls	34230 <error@@Base+0x4d2c>
   280dc:			; <UNDEFINED> instruction: 0xd145429a
   280e0:	beq	364510 <mkdtemp@@Base+0x312534>
   280e4:	ldrbmi	r9, [r6], #-2560	; 0xfffff600
   280e8:	ldrsbne	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   280ec:			; <UNDEFINED> instruction: 0xf02a4630
   280f0:	stmdacs	r0, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   280f4:			; <UNDEFINED> instruction: 0xf8d9d13a
   280f8:			; <UNDEFINED> instruction: 0xf8d91054
   280fc:	addsmi	r2, r1, #72	; 0x48
   28100:	ldmdami	r1!, {r0, r4, r6, ip, lr, pc}
   28104:			; <UNDEFINED> instruction: 0xf0074478
   28108:	strd	pc, [r3], -sp
   2810c:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   28110:	blx	1a64134 <mkdtemp@@Base+0x1a12158>
   28114:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   28118:	blx	ee413c <mkdtemp@@Base+0xe92160>
   2811c:	ldmib	r4, {r0, r2, r3, r5, fp, lr}^
   28120:	stmdavs	r1!, {r2, r8, r9, sp}^
   28124:			; <UNDEFINED> instruction: 0xf0074478
   28128:			; <UNDEFINED> instruction: 0x4621fab1
   2812c:			; <UNDEFINED> instruction: 0xf0074628
   28130:	stclvs	15, cr15, [r0], #-372	; 0xfffffe8c
   28134:	mcr2	7, 5, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   28138:	strtmi	r4, [r8], -r1, lsr #12
   2813c:			; <UNDEFINED> instruction: 0xff7af007
   28140:			; <UNDEFINED> instruction: 0xf7f56ca0
   28144:			; <UNDEFINED> instruction: 0x4621fe9b
   28148:			; <UNDEFINED> instruction: 0xf0084628
   2814c:	stmdami	r2!, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   28150:	movwcs	lr, #18900	; 0x49d4
   28154:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   28158:	pop	{r0, r1, ip, sp, pc}
   2815c:			; <UNDEFINED> instruction: 0xf0074ff0
   28160:	ldmdami	lr, {r0, r2, r4, r7, r9, fp, ip, sp, pc}
   28164:			; <UNDEFINED> instruction: 0xf0074478
   28168:	bfi	pc, r1, (invalid: 21:19)	; <UNPREDICTABLE>
   2816c:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   28170:	blx	fe364194 <mkdtemp@@Base+0xfe3121b8>
   28174:	vst1.64	{d30}, [pc], lr
   28178:	stmibvc	r0, {r7, r8, ip, sp, lr}
   2817c:			; <UNDEFINED> instruction: 0xf92ef02c
   28180:			; <UNDEFINED> instruction: 0xf02c79f1
   28184:	vst2.<illegal width 64>	{d31-d32}, [pc], r7
   28188:	strmi	r7, [r3], r0, lsl #3
   2818c:			; <UNDEFINED> instruction: 0xf02c7a30
   28190:	bvc	1ca662c <mkdtemp@@Base+0x1c54650>
   28194:			; <UNDEFINED> instruction: 0xf8bef02c
   28198:	ldrb	r9, [sp, -r0]!
   2819c:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   281a0:	blx	1d641c4 <mkdtemp@@Base+0x1d121e8>
   281a4:			; <UNDEFINED> instruction: 0x460ae7b6
   281a8:			; <UNDEFINED> instruction: 0xf8d94630
   281ac:			; <UNDEFINED> instruction: 0xf7de1044
   281b0:			; <UNDEFINED> instruction: 0x4628e9ba
   281b4:	strcs	r4, [r4, #-1603]	; 0xfffff9bd
   281b8:			; <UNDEFINED> instruction: 0x4621463a
   281bc:	andlt	r6, r3, r5, lsr #32
   281c0:	svcmi	0x00f0e8bd
   281c4:	mcrlt	7, 7, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   281c8:	andeq	r7, r3, r0, lsl #1
   281cc:	andeq	r0, r3, r6, lsl #14
   281d0:	muleq	r3, sl, r0
   281d4:	andeq	r7, r3, r8, asr #1
   281d8:	andeq	r7, r3, lr, lsr #1
   281dc:	andeq	r6, r3, r8, lsl #31
   281e0:	andeq	r6, r3, lr, ror #31
   281e4:	andeq	r6, r3, r6, lsl #31
   281e8:	svcmi	0x00f8e92d
   281ec:	stmvs	r7, {r2, r4, r9, sl, lr}
   281f0:			; <UNDEFINED> instruction: 0xf8dd461d
   281f4:	strmi	r8, [lr], -r8, lsr #32
   281f8:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   281fc:	svclt	0x00b84547
   28200:	addsmi	r4, pc, #74448896	; 0x4700000
   28204:			; <UNDEFINED> instruction: 0x461fbfb8
   28208:	svclt	0x00b84297
   2820c:	andcc	r4, r1, #24117248	; 0x1700000
   28210:	ldmib	sp, {r0, r1, r2, r7, sp, lr}^
   28214:	andle	sl, r4, ip, lsl #14
   28218:	tstcs	r2, r1, lsl #4
   2821c:			; <UNDEFINED> instruction: 0xf7de4620
   28220:			; <UNDEFINED> instruction: 0xf1b8ea20
   28224:	svclt	0x00183fff
   28228:	svclt	0x00144544
   2822c:	bleq	a4370 <mkdtemp@@Base+0x52394>
   28230:	bleq	64374 <mkdtemp@@Base+0x12398>
   28234:	svccc	0x00fff1b5
   28238:	adcmi	fp, ip, #24, 30	; 0x60
   2823c:			; <UNDEFINED> instruction: 0xf1bbd11b
   28240:			; <UNDEFINED> instruction: 0xd1200f00
   28244:	svclt	0x000c42ac
   28248:			; <UNDEFINED> instruction: 0xf04f462b
   2824c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   28250:	stmib	r6, {r0, r1, r2, r8, sl, lr}^
   28254:			; <UNDEFINED> instruction: 0xf8c68309
   28258:	teqvs	r7, #124	; 0x7c
   2825c:			; <UNDEFINED> instruction: 0xf1babb07
   28260:	andle	r0, r6, r0, lsl #30
   28264:	teqle	r3, r2, ror #24
   28268:			; <UNDEFINED> instruction: 0xd1201c6b
   2826c:	svccc	0x00fff1b8
   28270:	pop	{r0, r1, r5, r8, ip, lr, pc}
   28274:	andcs	r8, r1, #248, 30	; 0x3e0
   28278:	strtmi	r2, [r8], -r2, lsl #2
   2827c:	ldmib	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28280:	svceq	0x0000f1bb
   28284:	strbmi	sp, [r5, #-1]
   28288:			; <UNDEFINED> instruction: 0xf04fd11c
   2828c:	ldrshvs	r3, [r4, #63]!	; 0x3f
   28290:	stmib	r6, {r0, r2, r4, r5, r9, sp, lr}^
   28294:			; <UNDEFINED> instruction: 0xf8c68309
   28298:	teqvs	r7, #124	; 0x7c
   2829c:	sbcsle	r2, lr, r0, lsl #30
   282a0:	strtmi	r4, [r2], -lr, lsl #16
   282a4:	ldrbtmi	r6, [r8], #-2161	; 0xfffff78f
   282a8:			; <UNDEFINED> instruction: 0xf9f0f007
   282ac:			; <UNDEFINED> instruction: 0x4628e7d7
   282b0:	stc2l	0, cr15, [r0], {14}
   282b4:	svccc	0x00fff1b8
   282b8:			; <UNDEFINED> instruction: 0x4640d0db
   282bc:	svcmi	0x00f8e8bd
   282c0:	ldclt	0, cr15, [r8], #56	; 0x38
   282c4:	tstcs	r2, r1, lsl #4
   282c8:			; <UNDEFINED> instruction: 0xf7de4640
   282cc:	ldr	lr, [r9, sl, asr #19]!
   282d0:			; <UNDEFINED> instruction: 0xf00e4620
   282d4:	stclne	12, cr15, [fp], #-700	; 0xfffffd44
   282d8:	strb	sp, [r8, r8, asr #1]!
   282dc:	andeq	r6, r3, r6, ror pc
   282e0:	mvnsmi	lr, sp, lsr #18
   282e4:	bmi	cb9b48 <mkdtemp@@Base+0xc67b6c>
   282e8:	cfmadd32ls	mvax0, mvfx4, mvfx6, mvfx12
   282ec:	stmdbcs	r0, {r1, r3, r4, r5, r6, sl, lr}
   282f0:			; <UNDEFINED> instruction: 0x461dd03e
   282f4:	movweq	lr, #27221	; 0x6a55
   282f8:	stmdbmi	lr!, {r0, r4, ip, lr, pc}
   282fc:	ldmdapl	r2, {r7, r9, sl, lr}^
   28300:	bicseq	r6, r3, r2, lsl r8
   28304:	stmdbmi	ip!, {r2, r3, r4, r8, sl, ip, lr, pc}
   28308:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2830c:	ldmib	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28310:	tstle	r5, r8, lsr #6
   28314:	tstlt	r7, r1, lsl #12
   28318:	pop	{r1, r2, r3, r4, r5, sp, lr}
   2831c:	stmdbmi	r7!, {r4, r5, r6, r7, r8, pc}
   28320:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   28324:	stmib	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28328:	mvnslt	r4, r6, lsl #12
   2832c:	strtmi	r4, [r0], -r4, lsr #18
   28330:			; <UNDEFINED> instruction: 0xf7de4479
   28334:	strmi	lr, [r6], -r0, ror #19
   28338:	strcs	fp, [r0], -r0, asr #3
   2833c:			; <UNDEFINED> instruction: 0xe7ea4630
   28340:	stmdacs	r0, {r5, fp, ip, sp, lr}
   28344:	stmdacs	sl!, {r1, r2, r5, r6, r7, ip, lr, pc}
   28348:	stmdavc	r0!, {r1, r8, ip, lr, pc}^
   2834c:	rscle	r2, r1, r0, lsl #16
   28350:	movweq	pc, #4229	; 0x1085	; <UNPREDICTABLE>
   28354:	svclt	0x00142e01
   28358:			; <UNDEFINED> instruction: 0xf0032600
   2835c:	ldmiblt	r6!, {r0, r9, sl}
   28360:			; <UNDEFINED> instruction: 0x46204918
   28364:			; <UNDEFINED> instruction: 0xf7de4479
   28368:	teqlt	r0, r6, asr #19
   2836c:	ldrb	r4, [r2, r0, lsr #12]
   28370:	strmi	r3, [r8], -r0, lsl #28
   28374:			; <UNDEFINED> instruction: 0x2601bf18
   28378:	ldmdbmi	r3, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2837c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   28380:	ldmib	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28384:	stmdacs	r0, {r1, r2, r9, sl, lr}
   28388:			; <UNDEFINED> instruction: 0x4620d1d0
   2838c:	stmdbmi	pc, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   28390:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   28394:	stmib	lr!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28398:	adcsle	r2, fp, r0, lsl #16
   2839c:	strbmi	r4, [r0], -ip, lsl #18
   283a0:	strcs	r4, [r1], -r2, lsr #12
   283a4:			; <UNDEFINED> instruction: 0xf00a4479
   283a8:	andcs	pc, r0, pc, ror r9	; <UNPREDICTABLE>
   283ac:	svclt	0x0000e7b3
   283b0:	muleq	r6, r4, r5
   283b4:	andeq	r0, r0, r0, asr #13
   283b8:	andeq	r6, r3, lr, lsr #30
   283bc:	andeq	r6, r3, r2, asr r6
   283c0:	andeq	r6, r3, r4, asr pc
   283c4:	ldrdeq	r6, [r3], -r8
   283c8:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   283cc:	andeq	r6, r3, r6, lsr #29
   283d0:	muleq	r3, ip, lr
   283d4:	ldmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   283d8:	stmdavs	r4, {r0, r1, r6, r7, r8, ip, sp, pc}
   283dc:	orrslt	r4, ip, r5, lsl #12
   283e0:	tstlt	r1, r9, lsl #16
   283e4:	addsmi	r6, r1, #5373952	; 0x520000
   283e8:			; <UNDEFINED> instruction: 0x4618d110
   283ec:	blx	14e442a <mkdtemp@@Base+0x149244e>
   283f0:			; <UNDEFINED> instruction: 0xf0104604
   283f4:			; <UNDEFINED> instruction: 0x4620f837
   283f8:			; <UNDEFINED> instruction: 0xf0076829
   283fc:	strmi	pc, [r3], -r1, asr #19
   28400:	ldrmi	r4, [ip], -r0, lsr #12
   28404:	b	1fe6380 <mkdtemp@@Base+0x1f943a4>
   28408:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2840c:	strtmi	r2, [r0], -r0, lsl #8
   28410:	svclt	0x0000bd38
   28414:	svcmi	0x00f0e92d
   28418:	bmi	13b9c7c <mkdtemp@@Base+0x1367ca0>
   2841c:	blmi	13b9c94 <mkdtemp@@Base+0x1367cb8>
   28420:	ldrbtmi	fp, [sl], #-149	; 0xffffff6b
   28424:	ldmib	sp, {r1, r2, r3, r9, sl, lr}^
   28428:	ldmpl	r3, {r1, r2, r3, r4, r9, fp, ip, pc}^
   2842c:	ldmdavs	fp, {r1, r3, r4, r5, r7, sl, fp, ip}
   28430:			; <UNDEFINED> instruction: 0xf04f9313
   28434:	teqle	r7, r0, lsl #6
   28438:			; <UNDEFINED> instruction: 0xf7de4608
   2843c:	stmdacs	ip!, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
   28440:	addcs	sp, lr, sp, ror #16
   28444:	blx	ff464480 <mkdtemp@@Base+0xff4124a4>
   28448:	smlabbcs	r0, lr, r2, r2
   2844c:			; <UNDEFINED> instruction: 0xf7dd4605
   28450:			; <UNDEFINED> instruction: 0xf105eca2
   28454:	cmncs	lr, #32, 4
   28458:	eoreq	pc, r2, r5, lsl #2
   2845c:	andcc	lr, r4, #3227648	; 0x314000
   28460:	movwcs	r4, #5681	; 0x1631
   28464:	stmib	r5, {r2, r3, r5, r6, r9, sp}^
   28468:	strthi	r3, [fp], #-769	; 0xfffffcff
   2846c:			; <UNDEFINED> instruction: 0xf9d2f02a
   28470:	ldrtmi	r6, [r0], -r5, ror #1
   28474:	blx	3e44b2 <mkdtemp@@Base+0x3924d6>
   28478:	strtmi	r6, [r1], -r3, ror #17
   2847c:	eorvs	r6, r0, r7, rrx
   28480:			; <UNDEFINED> instruction: 0xf8414620
   28484:			; <UNDEFINED> instruction: 0xf7ff3f08
   28488:	vmovne	s11, s12, pc, r3
   2848c:	subsle	r4, r2, r4, lsl #12
   28490:	blmi	c7ad60 <mkdtemp@@Base+0xc28d84>
   28494:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28498:	blls	502508 <mkdtemp@@Base+0x4b052c>
   2849c:	cmple	r7, sl, asr r0
   284a0:	andslt	r4, r5, r0, lsr #12
   284a4:	svchi	0x00f0e8bd
   284a8:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   284ac:	eorcs	r4, r0, #5242880	; 0x500000
   284b0:	strbmi	r2, [r0], -r0, lsl #2
   284b4:	bleq	b648f0 <mkdtemp@@Base+0xb12914>
   284b8:	stcl	7, cr15, [ip], #-884	; 0xfffffc8c
   284bc:	stmdbmi	r8!, {r3, r5, fp, sp, lr}
   284c0:	andcs	r2, r1, #32, 6	; 0x80000000
   284c4:	sfmvs	f1, 1, [r5, #20]
   284c8:			; <UNDEFINED> instruction: 0x46584479
   284cc:	strls	r9, [r1, -r0, lsl #2]
   284d0:	strls	r4, [r4, #-1561]	; 0xfffff9e7
   284d4:	stmda	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   284d8:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
   284dc:	ldrbmi	r4, [r9], -r2, asr #12
   284e0:			; <UNDEFINED> instruction: 0xf7dd4630
   284e4:	strmi	lr, [r5], -r8, lsr #20
   284e8:	sbcle	r2, r2, r0, lsl #16
   284ec:	svceq	0x0000f1ba
   284f0:			; <UNDEFINED> instruction: 0xf00ed003
   284f4:			; <UNDEFINED> instruction: 0xf8cafc27
   284f8:			; <UNDEFINED> instruction: 0xf1b90000
   284fc:	andle	r0, r2, r0, lsl #30
   28500:			; <UNDEFINED> instruction: 0xf8c92302
   28504:	strtmi	r3, [r8], -r0
   28508:	ldrbtcc	pc, [pc], #79	; 28510 <__read_chk@plt+0x21aac>	; <UNPREDICTABLE>
   2850c:	ldc2	0, cr15, [sl], {14}
   28510:			; <UNDEFINED> instruction: 0x46024631
   28514:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   28518:			; <UNDEFINED> instruction: 0xfff4f006
   2851c:	strhtcs	lr, [r4], -r8
   28520:	ldrbtcc	pc, [pc], #79	; 28528 <__read_chk@plt+0x21ac4>	; <UNPREDICTABLE>
   28524:	b	ff6664a0 <mkdtemp@@Base+0xff6144c4>
   28528:			; <UNDEFINED> instruction: 0x46024631
   2852c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   28530:			; <UNDEFINED> instruction: 0xffe8f006
   28534:			; <UNDEFINED> instruction: 0xf7dee7ac
   28538:	stmdavs	r0, {r1, r3, r4, r8, fp, sp, lr, pc}
   2853c:	b	ff3664b8 <mkdtemp@@Base+0xff3144dc>
   28540:			; <UNDEFINED> instruction: 0x4631463a
   28544:	stmdami	r9, {r0, r1, r9, sl, lr}
   28548:			; <UNDEFINED> instruction: 0xf0064478
   2854c:			; <UNDEFINED> instruction: 0xe79fffdb
   28550:	mrc	7, 2, APSR_nzcv, cr12, cr13, {6}
   28554:	andeq	sp, r6, lr, asr r4
   28558:	andeq	r0, r0, ip, asr r6
   2855c:	andeq	sp, r6, ip, ror #7
   28560:	andeq	sl, r3, r8, lsl #10
   28564:	andeq	r6, r3, r2, ror sp
   28568:	andeq	ip, r2, sl, lsr #7
   2856c:	andeq	r6, r3, r8, ror #26
   28570:	ldrlt	r2, [r0, #-2561]	; 0xfffff5ff
   28574:	ldrteq	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   28578:	bcs	dc5bc <mkdtemp@@Base+0x8a5e0>
   2857c:			; <UNDEFINED> instruction: 0xf5b1d122
   28580:			; <UNDEFINED> instruction: 0xf1007f80
   28584:	andle	r0, sp, r4, lsl r2
   28588:	andne	pc, r1, r0, asr #4
   2858c:	tstle	r0, r1, lsl #5
   28590:	andsvs	r1, r9, r1, lsl sp
   28594:	andsvs	r9, sl, r2, lsl #22
   28598:			; <UNDEFINED> instruction: 0xf5b1bd10
   2859c:			; <UNDEFINED> instruction: 0xf1007f80
   285a0:	mvnsle	r0, r8, lsr #4
   285a4:	tsteq	ip, r2, lsl #2	; <UNPREDICTABLE>
   285a8:	blls	c0614 <mkdtemp@@Base+0x6e638>
   285ac:	andsvs	r3, sl, r8, lsl #4
   285b0:	blmi	2579f8 <mkdtemp@@Base+0x205a1c>
   285b4:	stmdami	r8, {r1, r3, r9, sl, lr}
   285b8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   285bc:	biccc	r4, r0, r9, lsl r6
   285c0:	blx	ff4e45de <mkdtemp@@Base+0xff492602>
   285c4:	stmdami	r6, {r0, r2, r8, fp, lr}
   285c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   285cc:			; <UNDEFINED> instruction: 0xf00531ac
   285d0:	svclt	0x0000fbcb
   285d4:	andeq	r8, r3, ip, lsr #10
   285d8:	andeq	r6, r3, r2, asr #26
   285dc:	andeq	r8, r3, ip, lsl r5
   285e0:	andeq	r6, r3, lr, lsl #26
   285e4:	mvnsmi	lr, sp, lsr #18
   285e8:	ldrmi	fp, [sp], -r8, lsl #1
   285ec:	strls	sl, [r3, #-3078]	; 0xfffff3fa
   285f0:	fldmdbxmi	r4!, {d10-d11}	;@ Deprecated
   285f4:	strls	r4, [r0], #-1559	; 0xfffff9e9
   285f8:	ldrbtmi	r4, [sp], #-3123	; 0xfffff3cd
   285fc:	ldrdhi	pc, [r8], #-141	; 0xffffff73
   28600:	ldmib	sp, {r2, r3, r5, r8, fp, ip, lr}^
   28604:	stmdavs	r4!, {r0, r1, r2, r3, r8, sl, sp, lr}
   28608:			; <UNDEFINED> instruction: 0xf04f9407
   2860c:	strmi	r0, [ip], -r0, lsl #8
   28610:			; <UNDEFINED> instruction: 0xffaef7ff
   28614:			; <UNDEFINED> instruction: 0xf06f9a06
   28618:	ldmdavs	r1, {r8, r9, lr}
   2861c:	suble	r4, r2, #-1879048183	; 0x90000009
   28620:	mcrrne	12, 0, r9, sl, cr5
   28624:	stmdavs	r0!, {r3, r4, r8, r9, sp}
   28628:	blx	964664 <mkdtemp@@Base+0x912688>
   2862c:	blls	1c06b4 <mkdtemp@@Base+0x16e6d8>
   28630:	ldclne	8, cr6, [sl], #-124	; 0xffffff84
   28634:	blls	1006a4 <mkdtemp@@Base+0xae6c8>
   28638:			; <UNDEFINED> instruction: 0x4618b11b
   2863c:	blx	ae4678 <mkdtemp@@Base+0xa9269c>
   28640:	ldrcs	r9, [r8], #-3
   28644:	blx	14f262 <mkdtemp@@Base+0xfd286>
   28648:	bls	12566c <mkdtemp@@Base+0xd3690>
   2864c:	stmdbls	lr, {r0, r1, r3, r4, fp, sp, lr}
   28650:	blls	17cac0 <mkdtemp@@Base+0x12aae4>
   28654:	strtmi	r6, [r2], #-2074	; 0xfffff7e6
   28658:	qsublt	r6, r1, r6
   2865c:			; <UNDEFINED> instruction: 0xf00d4630
   28660:	blls	1a6ecc <mkdtemp@@Base+0x154ef0>
   28664:	ldmdavs	sl, {r1, r2, r9, sl, lr}
   28668:	addsvs	r4, r6, r2, lsr #8
   2866c:	strtmi	fp, [r8], -r5, lsr #2
   28670:	blx	4646ac <mkdtemp@@Base+0x4126d0>
   28674:	strmi	r9, [r5], -r5, lsl #22
   28678:	ldmdbls	r1, {r1, r3, r4, fp, sp, lr}
   2867c:	sbcsvs	r4, r5, r2, lsr #8
   28680:	strtmi	r6, [r2], #-2074	; 0xfffff7e6
   28684:	ldmdavs	fp, {r0, r4, r8, sp, lr}
   28688:	ldrmi	r4, [ip], #-2576	; 0xfffff5f0
   2868c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   28690:	andshi	pc, r4, r4, asr #17
   28694:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28698:	subsmi	r9, sl, r7, lsl #22
   2869c:			; <UNDEFINED> instruction: 0x4638d110
   286a0:	pop	{r3, ip, sp, pc}
   286a4:			; <UNDEFINED> instruction: 0x463981f0
   286a8:			; <UNDEFINED> instruction: 0xf7fe4620
   286ac:	blmi	266ed0 <mkdtemp@@Base+0x214ef4>
   286b0:			; <UNDEFINED> instruction: 0xf103447b
   286b4:			; <UNDEFINED> instruction: 0x460201dc
   286b8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   286bc:	blx	15646da <mkdtemp@@Base+0x15126fe>
   286c0:	stc	7, cr15, [r4, #884]!	; 0x374
   286c4:	andeq	sp, r6, r6, lsl #5
   286c8:	andeq	r0, r0, ip, asr r6
   286cc:	strdeq	sp, [r6], -r2
   286d0:	andeq	r8, r3, r4, lsr r4
   286d4:	andeq	r6, r3, r6, ror #24
   286d8:	strdlt	fp, [r3], r0
   286dc:	andls	r2, r1, ip, asr r1
   286e0:	cdpls	0, 0, cr2, cr1, cr1, {0}
   286e4:	mrc	7, 5, APSR_nzcv, cr12, cr13, {6}
   286e8:	subsle	r2, r6, r0, lsl #16
   286ec:	tstcs	r4, r5, lsl #12
   286f0:	rsbvs	r2, r8, sl
   286f4:			; <UNDEFINED> instruction: 0xf98cf00d
   286f8:	mrscs	r2, LR_abt
   286fc:	eorvs	r6, r8, fp, lsr #11
   28700:			; <UNDEFINED> instruction: 0xf7dd2017
   28704:	strmi	lr, [r4], -lr, lsr #29
   28708:	eorsle	r2, lr, r0, lsl #16
   2870c:	andscs	r2, r7, r4, lsl #2
   28710:	mcr	7, 5, pc, cr6, cr13, {6}	; <UNPREDICTABLE>
   28714:	eorsle	r2, r8, r0, lsl #16
   28718:	stmdbmi	r4!, {r0, r1, r5, r8, r9, sl, fp, lr}
   2871c:	andmi	lr, r3, r5, asr #19
   28720:			; <UNDEFINED> instruction: 0xf8c6447f
   28724:	ldrbtmi	r5, [r9], #-1080	; 0xfffffbc8
   28728:	mvnvs	r6, r7, lsr #2
   2872c:	bmi	87b3b4 <mkdtemp@@Base+0x8293d8>
   28730:	ldrbtmi	r4, [fp], #-3361	; 0xfffff2df
   28734:	ldrbtmi	r4, [sl], #-3873	; 0xfffff0df
   28738:	ldrbtmi	r4, [sp], #-2337	; 0xfffff6df
   2873c:	ldrbtmi	r6, [pc], #-163	; 28744 <__read_chk@plt+0x21ce0>
   28740:	rscvs	r4, r3, #2030043136	; 0x79000000
   28744:	tstcc	r2, #196, 18	; 0x310000
   28748:			; <UNDEFINED> instruction: 0x61a36063
   2874c:			; <UNDEFINED> instruction: 0x632263e3
   28750:	cmnvs	r5, #679477248	; 0x28800000
   28754:	tstvs	r1, r7, lsr #8
   28758:	blmi	6c1464 <mkdtemp@@Base+0x66f488>
   2875c:	ldcmi	14, cr4, [fp, #-104]	; 0xffffff98
   28760:	bmi	6f9954 <mkdtemp@@Base+0x6a7978>
   28764:	cfldrsmi	mvf4, [fp], {126}	; 0x7e
   28768:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   2876c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
   28770:	ldrbtmi	r6, [r9], #-131	; 0xffffff7d
   28774:	stmib	r0, {r0, r1, r6, r7, r9, sp, lr}^
   28778:	subvs	r3, r6, r2, lsl r3
   2877c:	movwvs	r6, #8581	; 0x2185
   28780:	stmib	r0, {r1, r7, r8, sl, sp, lr}^
   28784:	andlt	r4, r3, pc, lsl #2
   28788:	ldmdbmi	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2878c:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   28790:			; <UNDEFINED> instruction: 0xf5014478
   28794:			; <UNDEFINED> instruction: 0xf0057184
   28798:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   2879c:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   287a0:	mvnscc	r4, r8, ror r4
   287a4:	blx	ff8647c0 <mkdtemp@@Base+0xff8127e4>
   287a8:			; <UNDEFINED> instruction: 0xffffe869
   287ac:			; <UNDEFINED> instruction: 0xfffff8ff
   287b0:			; <UNDEFINED> instruction: 0xffffe84f
   287b4:			; <UNDEFINED> instruction: 0xffffe82b
   287b8:			; <UNDEFINED> instruction: 0xfffff837
   287bc:			; <UNDEFINED> instruction: 0xfffff7b3
   287c0:	andeq	r1, r0, sp, lsr r1
   287c4:	andeq	r0, r0, sp, lsr #10
   287c8:	strdeq	r0, [r0], -r9
   287cc:	andeq	r0, r0, r9, lsr #8
   287d0:			; <UNDEFINED> instruction: 0xfffff335
   287d4:	andeq	r0, r0, r3, lsr #5
   287d8:			; <UNDEFINED> instruction: 0xfffff02f
   287dc:	andeq	r8, r3, r6, asr r3
   287e0:	andeq	r6, r3, r0, lsr #23
   287e4:	andeq	r8, r3, r6, asr #6
   287e8:	muleq	r3, r0, fp
   287ec:	ldrlt	r1, [r0, #-3594]	; 0xfffff1f6
   287f0:			; <UNDEFINED> instruction: 0xf8d0db0a
   287f4:	ldmdavs	r9, {r3, r4, r5, sl, ip, sp}^
   287f8:	stmdble	r5, {r0, r4, r7, r9, lr}
   287fc:			; <UNDEFINED> instruction: 0xf853681b
   28800:	cmnlt	r4, r2, lsr #32
   28804:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   28808:	strcs	r4, [r0], #-2313	; 0xfffff6f7
   2880c:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   28810:			; <UNDEFINED> instruction: 0xf5014478
   28814:			; <UNDEFINED> instruction: 0xf0067190
   28818:			; <UNDEFINED> instruction: 0x4620febb
   2881c:	stmdbmi	r6, {r4, r8, sl, fp, ip, sp, pc}
   28820:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   28824:			; <UNDEFINED> instruction: 0xf5014478
   28828:			; <UNDEFINED> instruction: 0xf0067190
   2882c:			; <UNDEFINED> instruction: 0xe7e9feb1
   28830:	ldrdeq	r8, [r3], -r6
   28834:	andeq	r6, r3, r8, lsr fp
   28838:	andeq	r8, r3, r2, asr #5
   2883c:	andeq	r6, r3, r4, lsr fp
   28840:			; <UNDEFINED> instruction: 0xf8d0b430
   28844:	ldmdavs	sp, {r3, r4, r5, sl, ip, sp}^
   28848:	ldmdavs	sl, {r0, r2, r7, r8, ip, sp, pc}
   2884c:	bcc	131454 <mkdtemp@@Base+0xdf478>
   28850:	svceq	0x0004f852
   28854:			; <UNDEFINED> instruction: 0xb1203301
   28858:	tstlt	r4, r4, asr #17
   2885c:	addmi	r6, ip, #132, 16	; 0x840000
   28860:	adcmi	sp, fp, #2
   28864:	strdcs	sp, [r0], -r4
   28868:			; <UNDEFINED> instruction: 0x4770bc30
   2886c:	ldrb	r4, [fp, r8, lsr #12]!
   28870:			; <UNDEFINED> instruction: 0x460cb510
   28874:			; <UNDEFINED> instruction: 0xffbaf7ff
   28878:	stmdavs	r2, {r3, r5, r7, r8, ip, sp, pc}
   2887c:	blcs	4f03d0 <mkdtemp@@Base+0x49e3f4>
   28880:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   28884:	andsne	pc, r0, r3
   28888:	beq	42b0b8 <mkdtemp@@Base+0x3d90dc>
   2888c:	andne	r1, sl, sl
   28890:	beq	2ab0d8 <mkdtemp@@Base+0x2590fc>
   28894:	andne	r0, sl, r0, lsl sl
   28898:	stmdami	r3, {r4, ip}
   2889c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   288a0:	cdp2	0, 7, cr15, cr6, cr6, {0}
   288a4:	ldclt	0, cr2, [r0, #-0]
   288a8:	ldrdeq	r6, [r3], -sl
   288ac:			; <UNDEFINED> instruction: 0x4604b570
   288b0:			; <UNDEFINED> instruction: 0xf7fe4616
   288b4:	strmi	pc, [r5], -fp, lsr #30
   288b8:	strtmi	r4, [r9], -r0, lsr #12
   288bc:			; <UNDEFINED> instruction: 0xffd8f7ff
   288c0:	ldfltp	f3, [r0, #-0]
   288c4:	strtmi	r4, [fp], -r3, lsl #18
   288c8:			; <UNDEFINED> instruction: 0x46204632
   288cc:			; <UNDEFINED> instruction: 0xf00a4479
   288d0:	svclt	0x0000fd13
   288d4:	andeq	r6, r3, ip, asr #21
   288d8:	svcmi	0x00f0e92d
   288dc:			; <UNDEFINED> instruction: 0xf8d04606
   288e0:			; <UNDEFINED> instruction: 0x460f5438
   288e4:	ldrmi	fp, [r0], r7, lsl #1
   288e8:	ldmib	r5, {r0, r3, r4, r7, r9, sl, lr}^
   288ec:			; <UNDEFINED> instruction: 0xf8dd0100
   288f0:	stmdbcs	r0, {r2, r4, r6, sp, pc}
   288f4:	strmi	sp, [r3], -lr, rrx
   288f8:	and	r2, r2, r0, lsl #8
   288fc:	addmi	r3, ip, #16777216	; 0x1000000
   28900:	ldrmi	sp, [fp], pc, asr #32
   28904:			; <UNDEFINED> instruction: 0xf8db3304
   28908:	bcs	30910 <error@@Base+0x140c>
   2890c:	ldrshcs	sp, [r4, #22]
   28910:			; <UNDEFINED> instruction: 0xf00d2001
   28914:			; <UNDEFINED> instruction: 0xf8cbf87d
   28918:	strmi	r0, [r5], -r0
   2891c:			; <UNDEFINED> instruction: 0xf964f7f5
   28920:	stmdacs	r0, {r3, r5, r6, sl, sp, lr}
   28924:			; <UNDEFINED> instruction: 0xf7f5d059
   28928:	strtvs	pc, [r8], #2399	; 0x95f
   2892c:	subsle	r2, r4, r0, lsl #16
   28930:			; <UNDEFINED> instruction: 0xf95af7f5
   28934:	stmdacs	r0, {r3, r5, r6, r7, sl, sp, lr}
   28938:	strbmi	sp, [sl], -pc, asr #32
   2893c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28940:	stmdbls	r4, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   28944:			; <UNDEFINED> instruction: 0xf8d64629
   28948:	mrcls	4, 0, r0, cr6, cr8, {1}
   2894c:			; <UNDEFINED> instruction: 0xf8cd9b10
   28950:	strls	r9, [r2], -ip
   28954:			; <UNDEFINED> instruction: 0x96019e14
   28958:			; <UNDEFINED> instruction: 0x96009e11
   2895c:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
   28960:	stmib	r5, {r1, r4, r8, r9, fp, ip, pc}^
   28964:	ldrbmi	r8, [r0], -r0, lsl #8
   28968:	addvc	pc, r4, r5, asr #17
   2896c:	tstcc	fp, #3227648	; 0x314000
   28970:			; <UNDEFINED> instruction: 0x67ab9b13
   28974:			; <UNDEFINED> instruction: 0xf88ef00d
   28978:	strtmi	r4, [r1], -fp, lsr #12
   2897c:			; <UNDEFINED> instruction: 0xf04f4652
   28980:	rscvs	r3, ip, #-16777216	; 0xff000000
   28984:	andcs	r6, r1, r8, lsr #12
   28988:	ldmdami	ip, {r3, r5, sl, sp, lr}
   2898c:	svcls	0x0098f843
   28990:			; <UNDEFINED> instruction: 0xf8c54478
   28994:			; <UNDEFINED> instruction: 0xf006309c
   28998:	strtmi	pc, [r8], -pc, asr #28
   2899c:	pop	{r0, r1, r2, ip, sp, pc}
   289a0:			; <UNDEFINED> instruction: 0xf5b18ff0
   289a4:	stmdale	r0!, {r7, r8, r9, sl, fp, lr}
   289a8:	andeq	pc, sl, #1073741824	; 0x40000000
   289ac:	bleq	fe0a32f0 <mkdtemp@@Base+0xfe051314>
   289b0:	tstls	r5, r4, lsl #6
   289b4:			; <UNDEFINED> instruction: 0xf85ef00d
   289b8:	stmdavs	fp!, {r0, r2, r8, fp, ip, pc}^
   289bc:			; <UNDEFINED> instruction: 0xf103460c
   289c0:	rsbvs	r0, r9, sl, lsl #2
   289c4:	stmdami	lr, {r3, r5, sp, lr}
   289c8:			; <UNDEFINED> instruction: 0xf0064478
   289cc:	stmdavs	fp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   289d0:			; <UNDEFINED> instruction: 0xe79c449b
   289d4:	andcs	r4, sl, #145752064	; 0x8b00000
   289d8:	stmdbmi	sl, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   289dc:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   289e0:			; <UNDEFINED> instruction: 0xf5014478
   289e4:			; <UNDEFINED> instruction: 0xf0057198
   289e8:	stmdbmi	r8, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   289ec:	stmdami	r8, {r1, r5, r9, sl, lr}
   289f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   289f4:	orrsvc	pc, r8, r1, lsl #10
   289f8:			; <UNDEFINED> instruction: 0xf9b6f005
   289fc:	andeq	r6, r3, r0, lsl #21
   28a00:	andeq	r6, r3, r0, lsr sl
   28a04:	andeq	r8, r3, r6, lsl #2
   28a08:	andeq	pc, r2, r4, ror fp	; <UNPREDICTABLE>
   28a0c:	strdeq	r8, [r3], -r4
   28a10:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   28a14:			; <UNDEFINED> instruction: 0x460cb5f0
   28a18:	bmi	147a264 <mkdtemp@@Base+0x1428288>
   28a1c:	adclt	r4, sp, r1, asr fp
   28a20:			; <UNDEFINED> instruction: 0x4606447a
   28a24:	ldmpl	r3, {r5, r7, r9, fp, sp, lr}^
   28a28:			; <UNDEFINED> instruction: 0x932b681b
   28a2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28a30:	cdp2	0, 13, cr15, cr12, cr5, {1}
   28a34:	bmi	1356f7c <mkdtemp@@Base+0x1304fa0>
   28a38:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
   28a3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28a40:	subsmi	r9, sl, fp, lsr #22
   28a44:	addhi	pc, sl, r0, asr #32
   28a48:	ldcllt	0, cr11, [r0, #180]!	; 0xb4
   28a4c:	strcs	r4, [r0, #2119]	; 0x847
   28a50:			; <UNDEFINED> instruction: 0xf0064478
   28a54:	blge	328220 <mkdtemp@@Base+0x2d6244>
   28a58:	tstcs	r0, sl, lsr #12
   28a5c:			; <UNDEFINED> instruction: 0xf7dd4618
   28a60:	bge	2630d0 <mkdtemp@@Base+0x2110f4>
   28a64:	strmi	r9, [r1], -r8, lsl #10
   28a68:			; <UNDEFINED> instruction: 0xf7dd6aa0
   28a6c:	mcrrne	13, 11, lr, r3, cr6
   28a70:	suble	r4, r7, r5, lsl #12
   28a74:	stmdbge	r9, {r1, r3, r9, fp, sp, pc}
   28a78:	cdp2	0, 4, cr15, cr12, cr5, {1}
   28a7c:	subsle	r3, fp, r1
   28a80:	orrlt	r9, r3, r9, lsl #22
   28a84:	stc	7, cr15, [lr], #884	; 0x374
   28a88:	adcsmi	r9, r8, #9, 30	; 0x24
   28a8c:			; <UNDEFINED> instruction: 0xf7ddd00b
   28a90:	ldrtmi	lr, [r9], -sl, lsr #25
   28a94:	ldmdami	r6!, {r1, r9, sl, lr}
   28a98:			; <UNDEFINED> instruction: 0xf0064478
   28a9c:			; <UNDEFINED> instruction: 0x4628fd33
   28aa0:	stmib	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28aa4:	svcvs	0x00a1e7c7
   28aa8:	svcvs	0x0020462b
   28aac:	bmi	c726b8 <mkdtemp@@Base+0xc206dc>
   28ab0:			; <UNDEFINED> instruction: 0xf04f9103
   28ab4:	strdls	r3, [r1, -pc]
   28ab8:	stmdbmi	pc!, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   28abc:	strcs	r9, [r0, #-1280]	; 0xfffffb00
   28ac0:	andls	r4, r5, #2030043136	; 0x79000000
   28ac4:	andscs	r9, r0, #2
   28ac8:	smladxls	r6, r0, r6, r4
   28acc:			; <UNDEFINED> instruction: 0xf7ff9504
   28ad0:			; <UNDEFINED> instruction: 0xf8d4ff03
   28ad4:	stmdbmi	r9!, {r2, r6, r7, sp}
   28ad8:			; <UNDEFINED> instruction: 0xf5014479
   28adc:			; <UNDEFINED> instruction: 0x4604719e
   28ae0:			; <UNDEFINED> instruction: 0xf8c06a83
   28ae4:	stmdavs	r2, {r2, r6, r7, sp}^
   28ae8:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   28aec:	ldc2l	0, cr15, [r8, #24]!
   28af0:	ldrdcc	pc, [r4], #132	; 0x84
   28af4:			; <UNDEFINED> instruction: 0x46214630
   28af8:	stmibvs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   28afc:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   28b00:	ldr	r6, [r8, r3, lsr #3]
   28b04:	mrc	7, 1, APSR_nzcv, cr2, cr13, {6}
   28b08:	stmdavs	r0, {r0, r2, r9, sl, lr}
   28b0c:	svc	0x00e4f7dc
   28b10:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
   28b14:	orrsvc	pc, lr, r1, lsl #10
   28b18:	ldmdami	fp, {r1, r9, sl, lr}
   28b1c:			; <UNDEFINED> instruction: 0xf0064478
   28b20:	stmdavs	fp!, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   28b24:	blcs	77788 <mkdtemp@@Base+0x257ac>
   28b28:			; <UNDEFINED> instruction: 0xf00fd885
   28b2c:	tstcs	r1, r9, asr sl	; <UNPREDICTABLE>
   28b30:	blx	ffc64be6 <mkdtemp@@Base+0xffc12c0a>
   28b34:	ldrb	r6, [lr, -r0, ror #7]!
   28b38:	mrc	7, 0, APSR_nzcv, cr8, cr13, {6}
   28b3c:			; <UNDEFINED> instruction: 0xf7dc6800
   28b40:	ldmdbmi	r2, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   28b44:			; <UNDEFINED> instruction: 0xf5014479
   28b48:			; <UNDEFINED> instruction: 0x4602719e
   28b4c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   28b50:	ldc2l	0, cr15, [r8], {6}
   28b54:			; <UNDEFINED> instruction: 0xf7dd4628
   28b58:			; <UNDEFINED> instruction: 0xe76ce970
   28b5c:	bl	15e6ad8 <mkdtemp@@Base+0x1594afc>
   28b60:	andeq	ip, r6, r0, ror #28
   28b64:	andeq	r0, r0, ip, asr r6
   28b68:	andeq	ip, r6, r6, asr #28
   28b6c:	ldrdeq	r6, [r3], -r8
   28b70:	ldrdeq	r6, [r3], -ip
   28b74:	andeq	r6, r3, r0, lsl #20
   28b78:	andeq	r6, r3, r4, ror #19
   28b7c:	andeq	r8, r3, ip
   28b80:	ldrdeq	r6, [r3], -sl
   28b84:	ldrdeq	r7, [r3], -r2
   28b88:	andeq	r6, r3, ip, lsr #18
   28b8c:	andeq	r7, r3, r0, lsr #31
   28b90:	andeq	r6, r3, sl, lsl #18
   28b94:			; <UNDEFINED> instruction: 0x460cb5f0
   28b98:	bmi	d7a3e4 <mkdtemp@@Base+0xd28408>
   28b9c:	adclt	r4, sp, r5, lsr fp
   28ba0:			; <UNDEFINED> instruction: 0x4605447a
   28ba4:	ldmpl	r3, {r5, r7, r9, fp, sp, lr}^
   28ba8:			; <UNDEFINED> instruction: 0x932b681b
   28bac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28bb0:	cdp2	0, 1, cr15, cr12, cr5, {1}
   28bb4:	bmi	c570dc <mkdtemp@@Base+0xc05100>
   28bb8:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   28bbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28bc0:	subsmi	r9, sl, fp, lsr #22
   28bc4:	eorlt	sp, sp, r1, asr r1
   28bc8:	bvs	fe858390 <mkdtemp@@Base+0xfe8063b4>
   28bcc:	stmdbge	fp, {r1, r3, r9, fp, sp, pc}
   28bd0:	movwls	r2, #41856	; 0xa380
   28bd4:	stc	7, cr15, [r0, #-884]	; 0xfffffc8c
   28bd8:	eorsle	r1, r0, r3, asr #24
   28bdc:	strmi	r6, [r3], -r6, lsr #31
   28be0:			; <UNDEFINED> instruction: 0xf04f6f22
   28be4:	stmdbmi	r5!, {r0, sl, fp}
   28be8:	andls	r2, r0, r0, lsl #14
   28bec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   28bf0:	tstls	r5, r3, lsl #12
   28bf4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   28bf8:	andcs	r9, r3, #536870912	; 0x20000000
   28bfc:	andsgt	pc, r8, sp, asr #17
   28c00:	strls	r9, [r4, -r1, lsl #12]
   28c04:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   28c08:	blmi	7bc484 <mkdtemp@@Base+0x76a4a8>
   28c0c:			; <UNDEFINED> instruction: 0xf506447e
   28c10:	ldrbtmi	r7, [fp], #-1708	; 0xfffff954
   28c14:			; <UNDEFINED> instruction: 0x46024631
   28c18:			; <UNDEFINED> instruction: 0xf7fd4628
   28c1c:	strtmi	pc, [r8], -sp, ror #31
   28c20:	stc2	0, cr15, [r2, #-36]	; 0xffffffdc
   28c24:	sbcle	r2, r6, r0, lsl #16
   28c28:	andls	r6, r9, #6422528	; 0x620000
   28c2c:	mcr2	7, 2, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   28c30:	ldrtmi	r9, [r1], -r9, lsl #20
   28c34:	ldmdami	r4, {r0, r1, r9, sl, lr}
   28c38:			; <UNDEFINED> instruction: 0xf0054478
   28c3c:	pld	[sp, r5	; <illegal shifter operand>]
   28c40:			; <UNDEFINED> instruction: 0x4605ed96
   28c44:			; <UNDEFINED> instruction: 0xf7dc6800
   28c48:	strmi	lr, [r1], -r8, asr #30
   28c4c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   28c50:	mrrc2	0, 0, pc, r8, cr6	; <UNPREDICTABLE>
   28c54:	blcc	602d08 <mkdtemp@@Base+0x5b0d2c>
   28c58:	stmiale	ip!, {r0, r8, r9, fp, sp}
   28c5c:			; <UNDEFINED> instruction: 0xf9c0f00f
   28c60:			; <UNDEFINED> instruction: 0xf02b2101
   28c64:	mvnvs	pc, #89088	; 0x15c00
   28c68:			; <UNDEFINED> instruction: 0xf7dde7a5
   28c6c:	svclt	0x0000ead0
   28c70:	andeq	ip, r6, r0, ror #25
   28c74:	andeq	r0, r0, ip, asr r6
   28c78:	andeq	ip, r6, r6, asr #25
   28c7c:	andeq	r6, r3, r6, lsl r9
   28c80:	ldrdeq	r7, [r3], -r8
   28c84:	andeq	pc, r2, r2, ror #24
   28c88:	andeq	r6, r3, r0, ror r3
   28c8c:	muleq	r3, r6, r8
   28c90:	mvnsmi	lr, sp, lsr #18
   28c94:	ldrmi	r4, [r1], -ip, lsl #12
   28c98:	blmi	13fb5d8 <mkdtemp@@Base+0x13a95fc>
   28c9c:	ldrbtmi	fp, [sl], #-170	; 0xffffff56
   28ca0:	bvs	fe83a4c0 <mkdtemp@@Base+0xfe7e84e4>
   28ca4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   28ca8:			; <UNDEFINED> instruction: 0xf04f9329
   28cac:			; <UNDEFINED> instruction: 0xf0250300
   28cb0:	ldmdblt	r8, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   28cb4:	blmi	123b5e0 <mkdtemp@@Base+0x11e9604>
   28cb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28cbc:	blls	a82d2c <mkdtemp@@Base+0xa30d50>
   28cc0:			; <UNDEFINED> instruction: 0xf040405a
   28cc4:	eorlt	r8, sl, r5, lsl #1
   28cc8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   28ccc:	stclvs	8, cr4, [r3, #272]!	; 0x110
   28cd0:			; <UNDEFINED> instruction: 0x2114e9d4
   28cd4:			; <UNDEFINED> instruction: 0xf0064478
   28cd8:	stmdavs	r3!, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   28cdc:	suble	r2, r4, fp, lsl #22
   28ce0:	suble	r2, r7, r3, lsl fp
   28ce4:	ldcne	13, cr6, [sl], {227}	; 0xe3
   28ce8:	blcs	5cdd8 <mkdtemp@@Base+0xadfc>
   28cec:	svcmi	0x003dd062
   28cf0:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28cf4:	bvs	fe839ef8 <mkdtemp@@Base+0xfe7e7f1c>
   28cf8:	stmdbge	r9, {r3, r9, fp, sp, pc}
   28cfc:	movwls	r2, #33664	; 0x8380
   28d00:	stcl	7, cr15, [sl], #-884	; 0xfffffc8c
   28d04:	strmi	r1, [r5], -r3, asr #24
   28d08:	stclvs	0, cr13, [r3, #228]!	; 0xe4
   28d0c:	andle	r3, r1, r2, lsl #6
   28d10:			; <UNDEFINED> instruction: 0xf82af00e
   28d14:	strtmi	r6, [fp], -r2, lsr #31
   28d18:	andcs	r6, r0, r1, lsr #30
   28d1c:			; <UNDEFINED> instruction: 0xf04f9500
   28d20:	andls	r3, r3, #1069547520	; 0x3fc00000
   28d24:	tstls	r2, r2, asr #12
   28d28:	andls	r2, r4, r1, lsl #2
   28d2c:	tstls	r6, r0, lsr r6
   28d30:	strls	r4, [r1, #-1593]	; 0xfffff9c7
   28d34:			; <UNDEFINED> instruction: 0xf7ff9705
   28d38:	stclvs	13, cr15, [r3, #-828]!	; 0xfffffcc4
   28d3c:	strmi	r6, [r5], -r3, asr #10
   28d40:	strbvs	r6, [r3, #3555]	; 0xde3
   28d44:	tstlt	r0, r0, lsr #26
   28d48:	cdp2	0, 10, cr15, cr4, cr12, {0}
   28d4c:			; <UNDEFINED> instruction: 0xf1b86528
   28d50:	adcle	r0, pc, sp, lsl #30
   28d54:			; <UNDEFINED> instruction: 0x4629463a
   28d58:			; <UNDEFINED> instruction: 0xf7fd4630
   28d5c:	str	pc, [r9, r1, asr #31]!
   28d60:			; <UNDEFINED> instruction: 0xf04f4f21
   28d64:	ldrbtmi	r0, [pc], #-2051	; 28d6c <__read_chk@plt+0x22308>
   28d68:	svcmi	0x0020e7c5
   28d6c:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28d70:			; <UNDEFINED> instruction: 0xe7c0447f
   28d74:			; <UNDEFINED> instruction: 0xf04f4f1e
   28d78:	ldrbtmi	r0, [pc], #-2051	; 28d80 <__read_chk@plt+0x2231c>
   28d7c:			; <UNDEFINED> instruction: 0xf7dde7bb
   28d80:			; <UNDEFINED> instruction: 0x4605ecf6
   28d84:	stmdacs	r4, {fp, sp, lr}
   28d88:	stmdacs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   28d8c:	andcs	fp, r1, #20, 30	; 0x50
   28d90:	stmdacs	r7!, {r9, sp}^
   28d94:	andcs	fp, r0, #12, 30	; 0x30
   28d98:	andeq	pc, r1, #2
   28d9c:			; <UNDEFINED> instruction: 0xf1a0b97a
   28da0:	blcs	69a04 <mkdtemp@@Base+0x17a28>
   28da4:			; <UNDEFINED> instruction: 0xf00fd886
   28da8:	tstcs	r1, fp, lsl r9	; <UNPREDICTABLE>
   28dac:	blx	fece4e60 <mkdtemp@@Base+0xfec92e84>
   28db0:	ldrb	r6, [pc, -r0, ror #7]!
   28db4:			; <UNDEFINED> instruction: 0xf04f4f0f
   28db8:	ldrbtmi	r0, [pc], #-2061	; 28dc0 <__read_chk@plt+0x2235c>
   28dbc:			; <UNDEFINED> instruction: 0xf7dce79b
   28dc0:	strmi	lr, [r1], -ip, lsl #29
   28dc4:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   28dc8:	blx	fe764dea <mkdtemp@@Base+0xfe712e0e>
   28dcc:	strb	r6, [r6, r8, lsr #16]!
   28dd0:	b	766d4c <mkdtemp@@Base+0x714d70>
   28dd4:	andeq	ip, r6, r2, ror #23
   28dd8:	andeq	r0, r0, ip, asr r6
   28ddc:	andeq	ip, r6, r8, asr #23
   28de0:	andeq	r6, r3, r8, asr r8
   28de4:	andeq	r5, r3, r4, ror #25
   28de8:	muleq	r3, lr, ip
   28dec:	andeq	pc, r2, r8, lsr #18
   28df0:	ldrdeq	pc, [r2], -sl
   28df4:	andeq	r6, r3, r2, ror #14
   28df8:	andeq	r6, r3, r6, lsr #15
   28dfc:	push	{r0, r1, r4, r8, fp, sp}
   28e00:			; <UNDEFINED> instruction: 0x468047f0
   28e04:	strmi	fp, [lr], -r8, lsl #1
   28e08:			; <UNDEFINED> instruction: 0x461f4614
   28e0c:			; <UNDEFINED> instruction: 0xf8d2d05d
   28e10:			; <UNDEFINED> instruction: 0xf1b99014
   28e14:	rsble	r0, r7, r0, lsl #30
   28e18:			; <UNDEFINED> instruction: 0xf7dd4648
   28e1c:	stmdacs	ip!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
   28e20:	stmiavs	r5!, {r0, r1, r2, r4, r5, r6, fp, ip, lr, pc}
   28e24:	beq	a4fe8 <mkdtemp@@Base+0x5300c>
   28e28:	rsble	r2, ip, r0, lsl #26
   28e2c:			; <UNDEFINED> instruction: 0xf7dd4628
   28e30:	stmdacs	ip!, {r2, r5, r7, r8, r9, fp, sp, lr, pc}^
   28e34:	stmdbmi	r0, {r0, r1, r2, r3, r6, fp, ip, lr, pc}^
   28e38:	stmdami	r0, {r0, r1, r3, r5, r9, sl, lr}^
   28e3c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   28e40:			; <UNDEFINED> instruction: 0x71baf501
   28e44:			; <UNDEFINED> instruction: 0xf0064478
   28e48:	ldmdavs	r8!, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
   28e4c:	bl	1c66dc8 <mkdtemp@@Base+0x1c14dec>
   28e50:	orrcs	r9, r0, r0, lsl fp
   28e54:			; <UNDEFINED> instruction: 0x4605681a
   28e58:			; <UNDEFINED> instruction: 0xf00f68a0
   28e5c:			; <UNDEFINED> instruction: 0x4607fb13
   28e60:			; <UNDEFINED> instruction: 0xf7dd4628
   28e64:	svccs	0x0000eb66
   28e68:			; <UNDEFINED> instruction: 0x2000bfb8
   28e6c:	ldmdami	r4!, {r1, r3, r5, r8, r9, fp, ip, lr, pc}
   28e70:	stmiavs	r1!, {r0, r8, sl, sp}
   28e74:			; <UNDEFINED> instruction: 0xf0064478
   28e78:	ldmdbmi	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   28e7c:			; <UNDEFINED> instruction: 0x4632463b
   28e80:	vst3.16	{d20-d22}, [pc :256], r9
   28e84:	stmib	sp, {sl, fp, ip}^
   28e88:	vst3.8	{d17,d19,d21}, [pc], r5
   28e8c:	strls	r4, [r0, -r0, lsl #12]
   28e90:	strcs	r4, [r0, -r0, asr #12]
   28e94:	strvs	lr, [r3, -sp, asr #19]
   28e98:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   28e9c:			; <UNDEFINED> instruction: 0x6c01e9cd
   28ea0:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   28ea4:	strbmi	r4, [r8], -r6, lsl #12
   28ea8:	ldc2l	0, cr15, [r4, #48]!	; 0x30
   28eac:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   28eb0:	subsge	pc, ip, r6, asr #17
   28eb4:	tsteq	r4, #3244032	; 0x318000
   28eb8:			; <UNDEFINED> instruction: 0xf00c68a0
   28ebc:	strmi	pc, [r3], -fp, ror #27
   28ec0:	ldrvs	r4, [r3, #1576]!	; 0x628
   28ec4:	pop	{r3, ip, sp, pc}
   28ec8:			; <UNDEFINED> instruction: 0xf8d287f0
   28ecc:			; <UNDEFINED> instruction: 0xf06f9008
   28ed0:	strbmi	r0, [sp], -r1, lsl #20
   28ed4:	ldmdami	ip, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
   28ed8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   28edc:	blx	4e4efe <mkdtemp@@Base+0x492f22>
   28ee0:	andlt	r2, r8, r0
   28ee4:			; <UNDEFINED> instruction: 0x87f0e8bd
   28ee8:	ldrdls	pc, [ip], -r2
   28eec:	svceq	0x0000f1b9
   28ef0:			; <UNDEFINED> instruction: 0x4648d01c
   28ef4:	bl	1066e70 <mkdtemp@@Base+0x1014e94>
   28ef8:	svcvs	0x0080f5b0
   28efc:			; <UNDEFINED> instruction: 0xf8d4d810
   28f00:	stmiavs	r5!, {r4, sp, pc}
   28f04:	ldmdami	r1, {r4, r7, r8, r9, sl, sp, lr, pc}
   28f08:			; <UNDEFINED> instruction: 0xf0064478
   28f0c:			; <UNDEFINED> instruction: 0x4628fafb
   28f10:	stmdami	pc, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   28f14:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   28f18:	blx	ffd64f38 <mkdtemp@@Base+0xffd12f5c>
   28f1c:	ldrb	r2, [r1, r0]
   28f20:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   28f24:	blx	ffbe4f44 <mkdtemp@@Base+0xffb92f68>
   28f28:	strb	r2, [fp, r0]
   28f2c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   28f30:	blx	ffa64f50 <mkdtemp@@Base+0xffa12f74>
   28f34:	strb	r4, [r5, r8, asr #12]
   28f38:	andeq	r7, r3, r6, lsr #25
   28f3c:	andeq	r6, r3, ip, asr #15
   28f40:			; <UNDEFINED> instruction: 0x000367b0
   28f44:	andeq	r6, r3, ip, asr #15
   28f48:	andeq	r6, r3, r2, lsl r7
   28f4c:	andeq	r6, r3, ip, asr #13
   28f50:	andeq	r6, r3, r6, ror #12
   28f54:	muleq	r3, r6, r6
   28f58:	andeq	r6, r3, r2, ror r6
   28f5c:	svcmi	0x00f0e92d
   28f60:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   28f64:	stmdbcs	r2, {r1, r8, r9, fp, pc}
   28f68:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   28f6c:	strmi	r4, [r1], lr, lsl #12
   28f70:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   28f74:	svclt	0x0018447a
   28f78:	vabal.s32	q1, d13, d0
   28f7c:	stcge	13, cr4, [lr], {140}	; 0x8c
   28f80:			; <UNDEFINED> instruction: 0xf8df930b
   28f84:			; <UNDEFINED> instruction: 0xf8dd3454
   28f88:	ldmpl	r3, {r3, r4, r5, r7, sl, pc}^
   28f8c:	andeq	pc, r0, #79	; 0x4f
   28f90:			; <UNDEFINED> instruction: 0xf8cd681b
   28f94:			; <UNDEFINED> instruction: 0xf04f3484
   28f98:			; <UNDEFINED> instruction: 0xf8df0300
   28f9c:	eorvs	r3, r2, r0, asr #8
   28fa0:	movwls	r4, #50299	; 0xc47b
   28fa4:	msrhi	SPSR_fs, r0
   28fa8:	rsble	r2, sp, fp, lsl #18
   28fac:	movwls	r6, #35067	; 0x88fb
   28fb0:	blcs	4fbd8 <__b64_pton@@Base+0x1180>
   28fb4:	mvnshi	pc, r0
   28fb8:			; <UNDEFINED> instruction: 0xf7dd9808
   28fbc:			; <UNDEFINED> instruction: 0xf5b0eade
   28fc0:	vmax.f32	d6, d16, d0
   28fc4:			; <UNDEFINED> instruction: 0xf8d881b6
   28fc8:	strtmi	ip, [fp], -r0
   28fcc:			; <UNDEFINED> instruction: 0x46226839
   28fd0:			; <UNDEFINED> instruction: 0xf8cd4648
   28fd4:			; <UNDEFINED> instruction: 0xf7ffc000
   28fd8:	stmdavs	r3!, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
   28fdc:	stmdacs	r0, {r7, r9, sl, lr}
   28fe0:	ldclmi	0, cr13, [pc, #340]!	; 2913c <__read_chk@plt+0x226d8>
   28fe4:	andls	r4, r0, r2, lsr r6
   28fe8:	bleq	1065424 <mkdtemp@@Base+0x1013448>
   28fec:	ldmmi	sp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   28ff0:	bicvc	pc, lr, r5, lsl #10
   28ff4:	ldrbtmi	sl, [r8], #-3343	; 0xfffff2f1
   28ff8:	cfsh32	mvfx9, mvfx8, #10
   28ffc:			; <UNDEFINED> instruction: 0xf0061a10
   29000:			; <UNDEFINED> instruction: 0xf8d9fb6f
   29004:			; <UNDEFINED> instruction: 0xf10d1438
   29008:	ldmdavs	fp!, {r5, r6, r9, fp}^
   2900c:	ldmmi	r6!, {r0, r9, sp}^
   29010:	ldrsbgt	pc, [r8], #-129	; 0xffffff7f	; <UNPREDICTABLE>
   29014:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   29018:			; <UNDEFINED> instruction: 0x23209301
   2901c:	andls	r3, r0, r0, lsl #18
   29020:	andcs	pc, r8, fp, asr #17
   29024:	svclt	0x00184650
   29028:	stmib	fp, {r0, r8, sp}^
   2902c:	ldrmi	r1, [r9], -r0, lsl #24
   29030:	ldrls	r2, [r3], #-1024	; 0xfffffc00
   29034:	ldrmi	lr, [r4], #-2509	; 0xfffff633
   29038:	ldrmi	lr, [r6], #-2509	; 0xfffff633
   2903c:	b	fed66fb8 <mkdtemp@@Base+0xfed14fdc>
   29040:			; <UNDEFINED> instruction: 0x4651465a
   29044:	strbmi	r4, [r0], -fp, lsr #12
   29048:	ldcl	7, cr15, [r4], #-880	; 0xfffffc90
   2904c:	subsle	r2, r4, r0, lsl #16
   29050:	cdp2	0, 7, cr15, cr8, cr13, {0}
   29054:	bne	4648bc <mkdtemp@@Base+0x4128e0>
   29058:	strls	r4, [r9], #-1602	; 0xfffff9be
   2905c:	stmiami	r3!, {r0, r1, r9, sl, lr}^
   29060:			; <UNDEFINED> instruction: 0xf0064478
   29064:	bmi	ff8e79a8 <mkdtemp@@Base+0xff8959cc>
   29068:	ldrbtmi	r4, [sl], #-3035	; 0xfffff425
   2906c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29070:	strcc	pc, [r4], #2269	; 0x8dd
   29074:			; <UNDEFINED> instruction: 0xf040405a
   29078:	stmdals	r9, {r1, r5, r7, r8, pc}
   2907c:	sfmmi	f7, 1, [ip, #52]	; 0x34
   29080:	blhi	e437c <mkdtemp@@Base+0x923a0>
   29084:	svchi	0x00f0e8bd
   29088:	movwls	r6, #34875	; 0x883b
   2908c:	ldmibmi	r9, {r4, r7, r8, r9, sl, sp, lr, pc}^
   29090:	ldclmi	6, cr4, [r9, #200]	; 0xc8
   29094:	beq	18654d0 <mkdtemp@@Base+0x18134f4>
   29098:	ldrbtmi	r4, [r9], #-2264	; 0xfffff728
   2909c:			; <UNDEFINED> instruction: 0xf501447d
   290a0:	ldrbtmi	r7, [r8], #-462	; 0xfffffe32
   290a4:			; <UNDEFINED> instruction: 0xf0069500
   290a8:			; <UNDEFINED> instruction: 0xf8d9fb1b
   290ac:	ldmdavs	fp!, {r3, r4, r5, sl, ip}^
   290b0:	ldmmi	r3, {r4, r8, sl, fp, sp, pc}^
   290b4:			; <UNDEFINED> instruction: 0xf8d12201
   290b8:	stmdavs	r1!, {r3, r4, r6, lr, pc}
   290bc:	movwls	r4, #5240	; 0x1478
   290c0:	stmdbcc	r0, {r5, r8, r9, sp}
   290c4:	stmdage	pc, {ip, pc}	; <UNPREDICTABLE>
   290c8:	svclt	0x0018900a
   290cc:	ldrbmi	r2, [r0], -r1, lsl #2
   290d0:			; <UNDEFINED> instruction: 0x1c10e9cd
   290d4:	andsls	r4, r2, #26214400	; 0x1900000
   290d8:	subhi	pc, ip, sp, asr #17
   290dc:	ldmdahi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   290e0:	ldmdahi	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   290e4:	b	1867060 <mkdtemp@@Base+0x1815084>
   290e8:	strtmi	r9, [sl], -sl, lsl #22
   290ec:			; <UNDEFINED> instruction: 0x46404651
   290f0:	stc	7, cr15, [r0], #-880	; 0xfffffc90
   290f4:			; <UNDEFINED> instruction: 0xf0402800
   290f8:	bls	309690 <mkdtemp@@Base+0x2b76b4>
   290fc:	movwcs	fp, #266	; 0x10a
   29100:	blls	2c1154 <mkdtemp@@Base+0x26f178>
   29104:	stccs	8, cr6, [r0], {28}
   29108:	tsthi	sl, r0	; <UNPREDICTABLE>
   2910c:	andcs	r4, r0, #193536	; 0x2f400
   29110:	ldrbtmi	r9, [fp], #-521	; 0xfffffdf7
   29114:			; <UNDEFINED> instruction: 0xf5034abc
   29118:			; <UNDEFINED> instruction: 0xf8cd73ce
   2911c:	ldrbtmi	r9, [sl], #-52	; 0xffffffcc
   29120:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   29124:	bcc	fe46494c <mkdtemp@@Base+0xfe412970>
   29128:	mcr	6, 0, r4, cr8, cr3, {2}
   2912c:	ssatmi	r2, #19, r0, lsl #20
   29130:	and	r4, r2, lr, lsl r6
   29134:			; <UNDEFINED> instruction: 0x2c0069e4
   29138:	stmdavs	r3!, {r0, r2, r3, r5, r6, ip, lr, pc}^
   2913c:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   29140:	mvnsle	r2, r2, lsl #22
   29144:	svceq	0x000bf1ba
   29148:			; <UNDEFINED> instruction: 0xf10dd06e
   2914c:	stmdbvs	r1!, {r7, r8, r9, fp}
   29150:	movwcs	r6, #14688	; 0x3960
   29154:	movwls	r4, #9818	; 0x265a
   29158:	nopcs	{0}	; <UNPREDICTABLE>
   2915c:	vcgt.s8	d25, d0, d1
   29160:			; <UNDEFINED> instruction: 0xf7dd4301
   29164:	stmdacs	r0, {r3, r4, r6, r7, fp, sp, lr, pc}
   29168:	ldmib	r4, {r4, r5, r6, r8, ip, lr, pc}^
   2916c:	stmdavs	r0!, {r1, r9, ip}^
   29170:	ldmda	lr, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29174:	strmi	r1, [r5], -r3, asr #24
   29178:	addhi	pc, r8, r0
   2917c:	cdp2	0, 5, cr15, cr6, cr13, {0}
   29180:	blcs	2c3314 <mkdtemp@@Base+0x271338>
   29184:	sbcshi	pc, r1, r0
   29188:	beq	4649f0 <mkdtemp@@Base+0x412a14>
   2918c:			; <UNDEFINED> instruction: 0x46594632
   29190:	blx	14e51b0 <mkdtemp@@Base+0x14931d4>
   29194:	ldrdcs	lr, [r4, -r4]
   29198:			; <UNDEFINED> instruction: 0xf7dc4628
   2919c:	andcc	lr, r1, ip, lsr #31
   291a0:	orrcs	sp, r0, fp, asr r0
   291a4:			; <UNDEFINED> instruction: 0xf7dc4628
   291a8:	andcc	lr, r1, lr, lsr #28
   291ac:	sbcshi	pc, lr, r0
   291b0:	svceq	0x000bf1ba
   291b4:	ldmibmi	r5, {r0, r1, r2, r4, r5, r6, ip, lr, pc}
   291b8:	andcs	r4, r1, fp, lsr #12
   291bc:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   291c0:	stmib	sp, {r8, sl, ip, pc}^
   291c4:	vst4.8	{d17-d20}, [pc], r5
   291c8:	andls	r4, r4, #0
   291cc:	andne	pc, r0, #1325400064	; 0x4f000000
   291d0:	andcs	lr, r2, sp, asr #19
   291d4:	rscscc	pc, pc, pc, asr #32
   291d8:	andls	r4, r1, r2, asr r6
   291dc:			; <UNDEFINED> instruction: 0xf7ff980d
   291e0:			; <UNDEFINED> instruction: 0x4605fb7b
   291e4:			; <UNDEFINED> instruction: 0xf00c9808
   291e8:	strvs	pc, [r8, #-3157]!	; 0xfffff3ab
   291ec:	ldmdbvs	fp!, {r6, r9, sl, lr}
   291f0:			; <UNDEFINED> instruction: 0xf1b865eb
   291f4:	andle	r0, r2, r0, lsl #30
   291f8:			; <UNDEFINED> instruction: 0xf00c4640
   291fc:	strvs	pc, [r8, #3147]!	; 0xc4b
   29200:			; <UNDEFINED> instruction: 0xf1b9687b
   29204:			; <UNDEFINED> instruction: 0xf0400f00
   29208:	andcs	r8, r1, #129	; 0x81
   2920c:	strbvs	r9, [fp, #-521]!	; 0xfffffdf7
   29210:			; <UNDEFINED> instruction: 0x2c0069e4
   29214:	blls	29d860 <mkdtemp@@Base+0x24b884>
   29218:			; <UNDEFINED> instruction: 0xf0002b00
   2921c:	blls	2c9468 <mkdtemp@@Base+0x27748c>
   29220:			; <UNDEFINED> instruction: 0xf7dc6818
   29224:			; <UNDEFINED> instruction: 0xe71eeb5c
   29228:	movweq	pc, #441	; 0x1b9	; <UNPREDICTABLE>
   2922c:	svclt	0x0018687a
   29230:	bcs	31e3c <error@@Base+0x2938>
   29234:	movwcs	fp, #3864	; 0xf18
   29238:	addle	r2, r6, r0, lsl #22
   2923c:	ldrdcc	pc, [r0], -r9
   29240:	vstrle	d2, [r2]
   29244:	blt	17037d4 <mkdtemp@@Base+0x16b17f8>
   29248:			; <UNDEFINED> instruction: 0xe77e8053
   2924c:	mrc	8, 0, r4, cr8, cr0, {3}
   29250:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
   29254:			; <UNDEFINED> instruction: 0xf956f006
   29258:			; <UNDEFINED> instruction: 0xf7dde76c
   2925c:	stmibvs	r3!, {r3, r7, r9, fp, sp, lr, pc}^
   29260:	blcs	43268 <error@@Base+0x13d64>
   29264:			; <UNDEFINED> instruction: 0xf7dcd078
   29268:			; <UNDEFINED> instruction: 0x4632ec38
   2926c:			; <UNDEFINED> instruction: 0x46034659
   29270:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
   29274:			; <UNDEFINED> instruction: 0xf9b6f006
   29278:			; <UNDEFINED> instruction: 0xf7dc4628
   2927c:	smmls	r9, lr, sp, lr
   29280:	movwls	r6, #35195	; 0x897b
   29284:			; <UNDEFINED> instruction: 0xf47f2b00
   29288:	pkhbt	sl, pc, lr, lsl #29	; <UNPREDICTABLE>
   2928c:	b	1be7208 <mkdtemp@@Base+0x1b9522c>
   29290:			; <UNDEFINED> instruction: 0xf7dc6800
   29294:	ldrtmi	lr, [r2], -r2, lsr #24
   29298:			; <UNDEFINED> instruction: 0x46034659
   2929c:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
   292a0:			; <UNDEFINED> instruction: 0xf9a0f006
   292a4:			; <UNDEFINED> instruction: 0xf1b9e746
   292a8:	ldmdavs	sl!, {r8, r9}^
   292ac:	movwcs	fp, #7960	; 0x1f18
   292b0:	svclt	0x00182a00
   292b4:	blcs	31ebc <error@@Base+0x29b8>
   292b8:	svcge	0x007df43f
   292bc:	ldrdcc	pc, [r0], -r9
   292c0:	rsbsle	r2, r1, r0, lsl #22
   292c4:			; <UNDEFINED> instruction: 0x462b4955
   292c8:	andcs	r2, r0, #1
   292cc:	strls	r4, [r0, #-1145]	; 0xfffffb87
   292d0:	andne	lr, r5, sp, asr #19
   292d4:	andmi	pc, r0, pc, asr #8
   292d8:	vst1.8	{d25-d28}, [pc], r4
   292dc:	stmib	sp, {r9, ip}^
   292e0:			; <UNDEFINED> instruction: 0xf04f2002
   292e4:	andcs	r3, fp, #255	; 0xff
   292e8:	stmdals	sp, {r0, ip, pc}
   292ec:	blx	ffd672f0 <mkdtemp@@Base+0xffd15314>
   292f0:	stmdals	r8, {r0, r2, r9, sl, lr}
   292f4:	blx	ff3e532e <mkdtemp@@Base+0xff393352>
   292f8:	ldmdbvs	fp!, {r3, r5, r8, sl, sp, lr}
   292fc:			; <UNDEFINED> instruction: 0xf1b865eb
   29300:			; <UNDEFINED> instruction: 0xf47f0f00
   29304:			; <UNDEFINED> instruction: 0xf8c5af79
   29308:	ldmdavs	fp!, {r3, r4, r6, pc}^
   2930c:	stmdbls	ip, {r2, r6, r9, fp, lr}
   29310:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   29314:	andvs	pc, r0, #2
   29318:			; <UNDEFINED> instruction: 0xf47f431a
   2931c:			; <UNDEFINED> instruction: 0xf8d9af76
   29320:	andcs	r3, r1, #0
   29324:	strbvs	r9, [fp, #-521]!	; 0xfffffdf7
   29328:	strtmi	lr, [r8], -r4, lsl #14
   2932c:			; <UNDEFINED> instruction: 0xf970f00f
   29330:	ldmdami	ip!, {r1, r3, r5, r8, r9, sl, sp, lr, pc}
   29334:	movwls	r2, #37632	; 0x9300
   29338:			; <UNDEFINED> instruction: 0xf0064478
   2933c:	ldr	pc, [r2], r3, ror #17
   29340:	movwcs	r4, #2361	; 0x939
   29344:	ldrbtmi	r4, [r9], #-2105	; 0xfffff7c7
   29348:			; <UNDEFINED> instruction: 0xf501687a
   2934c:	ldrbtmi	r7, [r8], #-462	; 0xfffffe32
   29350:			; <UNDEFINED> instruction: 0xf0069309
   29354:			; <UNDEFINED> instruction: 0xe762f8d7
   29358:	bl	fefe72d0 <mkdtemp@@Base+0xfef952f4>
   2935c:			; <UNDEFINED> instruction: 0x46594632
   29360:	ldmdami	r3!, {r0, r1, r9, sl, lr}
   29364:			; <UNDEFINED> instruction: 0xf0064478
   29368:	str	pc, [r5, sp, asr #17]
   2936c:	ldmib	lr!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29370:	stmdavs	r0, {r0, r1, r9, sl, lr}
   29374:			; <UNDEFINED> instruction: 0xf7dc930b
   29378:			; <UNDEFINED> instruction: 0x4601ebb0
   2937c:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   29380:			; <UNDEFINED> instruction: 0xf8c0f006
   29384:	ldmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
   29388:	bl	fe9e7300 <mkdtemp@@Base+0xfe995324>
   2938c:			; <UNDEFINED> instruction: 0x46594632
   29390:	stmdami	r9!, {r0, r1, r9, sl, lr}
   29394:			; <UNDEFINED> instruction: 0xf0064478
   29398:			; <UNDEFINED> instruction: 0xe76df8b5
   2939c:	movwls	r4, #38951	; 0x9827
   293a0:			; <UNDEFINED> instruction: 0xf0064478
   293a4:	ldrb	pc, [lr], -pc, lsr #17	; <UNPREDICTABLE>
   293a8:			; <UNDEFINED> instruction: 0xf7fd4628
   293ac:	strmi	pc, [r1], -r5, lsl #23
   293b0:			; <UNDEFINED> instruction: 0xf8c94823
   293b4:	ldrbtmi	r1, [r8], #-0
   293b8:			; <UNDEFINED> instruction: 0xf93ef006
   293bc:			; <UNDEFINED> instruction: 0xf7dce782
   293c0:			; <UNDEFINED> instruction: 0xf00def26
   293c4:	ldmdbmi	pc, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   293c8:			; <UNDEFINED> instruction: 0x46024479
   293cc:			; <UNDEFINED> instruction: 0xf0094648
   293d0:	svclt	0x0000ff93
   293d4:	andeq	ip, r6, ip, lsl #18
   293d8:	andeq	r0, r0, ip, asr r6
   293dc:	andeq	ip, r6, r0, ror #17
   293e0:	strdeq	r7, [r3], -r8
   293e4:	andeq	r6, r3, r2, ror r7
   293e8:			; <UNDEFINED> instruction: 0x000399ba
   293ec:	andeq	r6, r3, ip, lsl r6
   293f0:	andeq	ip, r6, r6, lsl r8
   293f4:	andeq	r7, r3, sl, asr #20
   293f8:			; <UNDEFINED> instruction: 0x000332b0
   293fc:	andeq	r6, r3, r6, asr #13
   29400:	andeq	r9, r3, r4, lsl r9
   29404:	ldrdeq	r7, [r3], -r2
   29408:	muleq	r3, r2, r5
   2940c:	andeq	r6, r3, sl, ror r5
   29410:	andeq	r0, r3, lr, lsr #15
   29414:	andeq	r6, r3, sl, ror #8
   29418:	strdeq	r6, [r3], -sl
   2941c:	andeq	r6, r3, ip, ror #8
   29420:	andeq	r0, r0, r0, asr #13
   29424:	andeq	r6, r3, r0, lsl #5
   29428:	muleq	r3, lr, r7
   2942c:	strdeq	r6, [r3], -sl
   29430:	andeq	r6, r3, r8, ror r3
   29434:	andeq	r6, r3, r6, ror r3
   29438:	andeq	r6, r3, r0, ror r3
   2943c:	andeq	r6, r3, r0, lsl #4
   29440:	andeq	r6, r3, r6, ror #6
   29444:	muleq	r3, r4, r2
   29448:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
   2944c:	ldrbmi	lr, [r0, sp, lsr #18]!
   29450:	svcmi	0x002944fc
   29454:	strcs	fp, [r0], #-142	; 0xffffff72
   29458:	stmib	sp, {r0, r3, r8, sl, fp, sp, pc}^
   2945c:	strmi	r4, [r6], -r0, lsl #8
   29460:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   29464:	addvs	pc, r7, r0, lsl #10
   29468:			; <UNDEFINED> instruction: 0x462b4699
   2946c:	smladxls	sp, pc, r8, r6	; <UNPREDICTABLE>
   29470:	streq	pc, [r0, -pc, asr #32]
   29474:	strls	r6, [r9], #-108	; 0xffffff94
   29478:	adcvs	r4, ip, r8, lsl #13
   2947c:	rscvs	r4, ip, r7, lsl r6
   29480:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   29484:			; <UNDEFINED> instruction: 0xffc6f7fe
   29488:	eorle	r1, sp, r3, asr #24
   2948c:	strbmi	r4, [r9], -r3, lsl #12
   29490:	strls	r2, [r4], #-513	; 0xfffffdff
   29494:	vst4.8	{d25-d28}, [pc], r0
   29498:	ldrtmi	r4, [r0], -r0, lsl #8
   2949c:	strls	r9, [r3], #-518	; 0xfffffdfa
   294a0:	andne	pc, r0, #1325400064	; 0x4f000000
   294a4:	ldrbtcc	pc, [pc], #79	; 294ac <__read_chk@plt+0x22a48>	; <UNPREDICTABLE>
   294a8:	strls	r9, [r1], #-514	; 0xfffffdfe
   294ac:			; <UNDEFINED> instruction: 0xf8cd220c
   294b0:			; <UNDEFINED> instruction: 0xf7ffa014
   294b4:			; <UNDEFINED> instruction: 0x4604fa11
   294b8:	strbvs	r4, [r7, #1600]!	; 0x640
   294bc:	blx	ffae54f4 <mkdtemp@@Base+0xffa93518>
   294c0:	strvs	r4, [r6, #-1542]!	; 0xfffff9fa
   294c4:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   294c8:	ldreq	pc, [r4, #260]!	; 0x104
   294cc:	andeq	lr, pc, r5, lsl #17
   294d0:	blmi	27bd00 <mkdtemp@@Base+0x229d24>
   294d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   294d8:	blls	383548 <mkdtemp@@Base+0x33156c>
   294dc:	qaddle	r4, sl, r7
   294e0:	andlt	r4, lr, r0, lsr #12
   294e4:			; <UNDEFINED> instruction: 0x87f0e8bd
   294e8:			; <UNDEFINED> instruction: 0xf7fd4628
   294ec:	strb	pc, [pc, r7, asr #23]!	; <UNPREDICTABLE>
   294f0:	mcr	7, 4, pc, cr12, cr12, {6}	; <UNPREDICTABLE>
   294f4:	andeq	ip, r6, r0, lsr r4
   294f8:	andeq	r0, r0, ip, asr r6
   294fc:	andeq	ip, r6, ip, lsr #7
   29500:	stmdavs	sp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   29504:	svclt	0x00081c6b
   29508:	mrsle	r2, (UNDEF: 0)
   2950c:			; <UNDEFINED> instruction: 0xf8d0bdf8
   29510:			; <UNDEFINED> instruction: 0x460c6438
   29514:			; <UNDEFINED> instruction: 0xf7dc4628
   29518:			; <UNDEFINED> instruction: 0xf04fec90
   2951c:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
   29520:	adcmi	r6, fp, #11730944	; 0xb30000
   29524:	ldmdavs	r5!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   29528:	ldmdavs	r2!, {r0, r2, r3, r4, r5, r7, r8, ip, sp, pc}
   2952c:	bl	b1934 <mkdtemp@@Base+0x5f958>
   29530:			; <UNDEFINED> instruction: 0xf8520585
   29534:	cmnlt	r3, r4, lsl #22
   29538:			; <UNDEFINED> instruction: 0x4c07e9d3
   2953c:	strbmi	r6, [r4, #-2655]!	; 0xfffff5a1
   29540:	svclt	0x00b84623
   29544:	addsmi	r4, r9, #103809024	; 0x6300000
   29548:			; <UNDEFINED> instruction: 0x4619bfb8
   2954c:	svclt	0x00b842b9
   29550:	adcmi	r4, sl, #59768832	; 0x3900000
   29554:	adcsvs	sp, r1, sp, ror #3
   29558:			; <UNDEFINED> instruction: 0x4629bdf8
   2955c:	svclt	0x0000e7fb
   29560:	mvnsmi	lr, #737280	; 0xb4000
   29564:	cdpmi	6, 6, cr4, cr13, cr12, {0}
   29568:	bmi	1b7adb4 <mkdtemp@@Base+0x1b28dd8>
   2956c:	cfstr32mi	mvfx15, [r1, #692]	; 0x2b4
   29570:	addlt	r4, sp, lr, ror r4
   29574:	orrmi	pc, r1, #54525952	; 0x3400000
   29578:	ldmpl	r2!, {r0, r2, r9, sl, lr}
   2957c:	bvs	fe836234 <mkdtemp@@Base+0xfe7e4258>
   29580:	andsvs	r6, sl, r2, lsl r8
   29584:	andeq	pc, r0, #79	; 0x4f
   29588:			; <UNDEFINED> instruction: 0xf930f025
   2958c:	stmdbmi	r5!, {r7, r8, fp, ip, sp, pc}^
   29590:	orrmi	pc, r1, #54525952	; 0x3400000
   29594:			; <UNDEFINED> instruction: 0x332c4a62
   29598:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   2959c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   295a0:			; <UNDEFINED> instruction: 0xf0404051
   295a4:			; <UNDEFINED> instruction: 0xf50d80a0
   295a8:	andlt	r4, sp, r1, lsl #27
   295ac:	mvnshi	lr, #12386304	; 0xbd0000
   295b0:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   295b4:			; <UNDEFINED> instruction: 0xf840f006
   295b8:	bge	2b17c0 <mkdtemp@@Base+0x25f7e4>
   295bc:	stmdbge	fp, {r1, r3, ip, pc}
   295c0:			; <UNDEFINED> instruction: 0xf7dd6aa0
   295c4:			; <UNDEFINED> instruction: 0xf8d4e80a
   295c8:	strmi	r3, [r6], -r0, lsl #1
   295cc:	cmnle	ip, r0, lsl #22
   295d0:	suble	r1, lr, r3, ror ip
   295d4:			; <UNDEFINED> instruction: 0xf10d4630
   295d8:			; <UNDEFINED> instruction: 0xf00d09ac
   295dc:	ldrtmi	pc, [r0], -r5, asr #23	; <UNPREDICTABLE>
   295e0:			; <UNDEFINED> instruction: 0xf9fef7fd
   295e4:	ldrtmi	r4, [r0], -r7, lsl #12
   295e8:	blx	19675e4 <mkdtemp@@Base+0x1915608>
   295ec:	vst1.16	{d20-d21}, [pc]
   295f0:	strls	r4, [r1, -r0, lsl #7]
   295f4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   295f8:	andcs	r9, r1, #0, 4
   295fc:	strbmi	r4, [r8], -r0, lsl #13
   29600:	andhi	pc, r8, sp, asr #17
   29604:	svc	0x00d0f7dc
   29608:	svcvs	0x00226fa1
   2960c:	andcs	r4, r1, r3, lsr r6
   29610:	tstls	r3, r0, lsl #12
   29614:	mvnscc	pc, pc, asr #32
   29618:	strcs	r9, [r0], -r1, lsl #2
   2961c:	andls	r4, r2, #68, 18	; 0x110000
   29620:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
   29624:	strls	r9, [r4], -r6
   29628:			; <UNDEFINED> instruction: 0xf8cd4628
   2962c:			; <UNDEFINED> instruction: 0xf7ff9014
   29630:			; <UNDEFINED> instruction: 0x4e40f953
   29634:	ldrbtmi	r4, [lr], #-2880	; 0xfffff4c0
   29638:	strbtvc	pc, [r0], r6, lsl #10	; <UNPREDICTABLE>
   2963c:			; <UNDEFINED> instruction: 0x4631447b
   29640:	strtmi	r4, [r8], -r2, lsl #12
   29644:	blx	ff667640 <mkdtemp@@Base+0xff615664>
   29648:			; <UNDEFINED> instruction: 0x46284639
   2964c:			; <UNDEFINED> instruction: 0xff30f008
   29650:	cmple	sl, r0, lsl #16
   29654:	strtmi	r4, [r8], -r1, asr #12
   29658:			; <UNDEFINED> instruction: 0xff1ef008
   2965c:	cmple	r4, r0, lsl #16
   29660:			; <UNDEFINED> instruction: 0xf0084628
   29664:	stmdacs	r0, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29668:	ldrtmi	sp, [r8], -sp, asr #2
   2966c:	stmdb	sl, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29670:			; <UNDEFINED> instruction: 0xf7dde78d
   29674:			; <UNDEFINED> instruction: 0x4605e87c
   29678:	stmdacs	r4, {fp, sp, lr}
   2967c:	stmdacs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   29680:	andcs	fp, r1, #20, 30	; 0x50
   29684:	stmdacs	r7!, {r9, sp}^
   29688:	andcs	fp, r0, #12, 30	; 0x30
   2968c:	andeq	pc, r1, #2
   29690:			; <UNDEFINED> instruction: 0xf1a0bb02
   29694:	blcs	6a2f8 <mkdtemp@@Base+0x1831c>
   29698:	svcge	0x0079f63f
   2969c:	stc2	0, cr15, [r0], #56	; 0x38
   296a0:			; <UNDEFINED> instruction: 0xf02a2101
   296a4:	mvnvs	pc, #880	; 0x370
   296a8:			; <UNDEFINED> instruction: 0xf7dde771
   296ac:	strmi	lr, [r7], -r0, ror #16
   296b0:			; <UNDEFINED> instruction: 0xf8d74822
   296b4:	ldrbtmi	r8, [r8], #-0
   296b8:			; <UNDEFINED> instruction: 0xffe8f005
   296bc:	msreq	CPSR_f, r4, lsl #2
   296c0:			; <UNDEFINED> instruction: 0xf7ff4628
   296c4:	qadd16mi	pc, r1, sp	; <UNPREDICTABLE>
   296c8:			; <UNDEFINED> instruction: 0xf0064628
   296cc:			; <UNDEFINED> instruction: 0xf8c7fe47
   296d0:	ldrb	r8, [sp, -r0]!
   296d4:	b	6764c <mkdtemp@@Base+0x15670>
   296d8:	ldmdami	r9, {r0, r9, sl, lr}
   296dc:			; <UNDEFINED> instruction: 0xf0054478
   296e0:	stmdavs	r8!, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   296e4:			; <UNDEFINED> instruction: 0xf7dce7d5
   296e8:	stmdavs	r2!, {r1, r4, r7, r8, sl, fp, sp, lr, pc}^
   296ec:			; <UNDEFINED> instruction: 0xf7f49209
   296f0:	ldmdbmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   296f4:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   296f8:	mvnvc	pc, r1, lsl #10
   296fc:	ldmdami	r2, {r0, r1, r9, sl, lr}
   29700:			; <UNDEFINED> instruction: 0xf0044478
   29704:	stmdavs	r2!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   29708:			; <UNDEFINED> instruction: 0xf7f49209
   2970c:	bls	2a7a58 <mkdtemp@@Base+0x255a7c>
   29710:			; <UNDEFINED> instruction: 0x46034631
   29714:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   29718:	blx	9e5732 <mkdtemp@@Base+0x993756>
   2971c:	andeq	ip, r6, r0, lsl r3
   29720:	andeq	r0, r0, ip, asr r6
   29724:	andeq	ip, r6, r8, ror #5
   29728:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   2972c:	ldrdeq	r6, [r3], -sl
   29730:	ldrdeq	r6, [r3], -r2
   29734:	andeq	r7, r3, lr, lsr #9
   29738:	andeq	pc, r2, r4, ror #2
   2973c:	andeq	r6, r3, lr, ror #1
   29740:	muleq	r3, r0, lr
   29744:	andeq	r7, r3, lr, ror #7
   29748:	andeq	r5, r3, r8, ror #5
   2974c:	andeq	r5, r3, lr, lsl #6
   29750:	mvnsmi	lr, sp, lsr #18
   29754:	stclmi	6, cr4, [r2, #-24]	; 0xffffffe8
   29758:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
   2975c:	addlt	r4, r4, r1, asr #16
   29760:	blvs	2fa95c <mkdtemp@@Base+0x2a8980>
   29764:			; <UNDEFINED> instruction: 0xf50d460c
   29768:	stmdapl	r8!, {r7, r8, lr}
   2976c:	stmdavs	r0, {r2, r3, r8, ip, sp}
   29770:			; <UNDEFINED> instruction: 0xf04f6008
   29774:	bvs	182977c <mkdtemp@@Base+0x17d77a0>
   29778:			; <UNDEFINED> instruction: 0xf8d4b11b
   2977c:	blcs	359d4 <error@@Base+0x64d0>
   29780:	stfnep	f5, [r1], {51}	; 0x33
   29784:	ldrmi	sp, [r1], -r0, lsr #32
   29788:			; <UNDEFINED> instruction: 0xf830f025
   2978c:	bvs	1855f14 <mkdtemp@@Base+0x1803f38>
   29790:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   29794:			; <UNDEFINED> instruction: 0xf44faf03
   29798:	ldrtmi	r4, [r9], -r0, lsl #5
   2979c:	bl	1c67714 <mkdtemp@@Base+0x1c15738>
   297a0:	stmdavs	r1!, {r0, r1, r5, r6, r9, fp, sp, lr}^
   297a4:	strmi	r4, [r2], -r5, lsl #12
   297a8:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   297ac:			; <UNDEFINED> instruction: 0xff6ef005
   297b0:	eorle	r1, r3, fp, ror #24
   297b4:	stcle	13, cr2, [pc, #-0]	; 297bc <__read_chk@plt+0x22d58>
   297b8:	blcs	4574c <error@@Base+0x16248>
   297bc:	stmdami	fp!, {r3, r4, r5, r8, ip, lr, pc}
   297c0:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   297c4:			; <UNDEFINED> instruction: 0xff8cf005
   297c8:			; <UNDEFINED> instruction: 0xf50d4929
   297cc:	bmi	97a5d4 <mkdtemp@@Base+0x9285f8>
   297d0:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   297d4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   297d8:	subsmi	r6, r1, sl, lsl r8
   297dc:	andcs	sp, r1, sp, lsr r1
   297e0:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
   297e4:	pop	{r2, ip, sp, pc}
   297e8:	stmdbvs	r3!, {r4, r5, r6, r7, r8, pc}
   297ec:	sbcle	r2, r8, r3, lsl #22
   297f0:	svclt	0x00181c45
   297f4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   297f8:	strb	sp, [r5, ip, asr #3]!
   297fc:	svc	0x00b6f7dc
   29800:	blcs	143814 <mkdtemp@@Base+0xf1838>
   29804:			; <UNDEFINED> instruction: 0xf088d0e0
   29808:	blcs	2eb814 <mkdtemp@@Base+0x299838>
   2980c:	movwcs	fp, #3860	; 0xf14
   29810:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
   29814:	bicsle	r2, r7, r0, lsl #22
   29818:	stmdavs	r1!, {r1, r2, r4, fp, lr}^
   2981c:	ldrbtmi	r6, [r8], #-2658	; 0xfffff59e
   29820:			; <UNDEFINED> instruction: 0xff34f005
   29824:	msreq	CPSR_s, r4, lsl #2
   29828:			; <UNDEFINED> instruction: 0xf7ff4630
   2982c:	strb	pc, [fp, r9, ror #28]	; <UNPREDICTABLE>
   29830:	strtmi	r6, [sl], -r0, ror #25
   29834:			; <UNDEFINED> instruction: 0xf7fa4639
   29838:	stmdacs	r0, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2983c:	stmdavs	r2!, {r2, r6, r7, ip, lr, pc}^
   29840:			; <UNDEFINED> instruction: 0xf7f49201
   29844:	stmdbmi	ip, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
   29848:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   2984c:	mvnvc	pc, r1, lsl #10
   29850:	stmdami	sl, {r0, r1, r9, sl, lr}
   29854:			; <UNDEFINED> instruction: 0xf0044478
   29858:	pld	[ip, r7, lsl #21]
   2985c:	svclt	0x0000ecd8
   29860:	andeq	ip, r6, r0, lsr #2
   29864:	andeq	r0, r0, ip, asr r6
   29868:	andeq	r6, r3, lr, asr r0
   2986c:	andeq	r6, r3, sl, lsl #1
   29870:	andeq	ip, r6, lr, lsr #1
   29874:	andeq	r6, r3, lr
   29878:	muleq	r3, sl, r2
   2987c:	andeq	r5, r3, r8, ror #1
   29880:	ldrbmi	lr, [r0, sp, lsr #18]!
   29884:	mrcmi	6, 6, r4, cr9, cr13, {0}
   29888:	blmi	ff695ae0 <mkdtemp@@Base+0xff643b04>
   2988c:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
   29890:	ldmpl	r3!, {r0, r1, r2, r4, r9, sl, lr}^
   29894:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   29898:			; <UNDEFINED> instruction: 0xf04f9313
   2989c:			; <UNDEFINED> instruction: 0xf7fe0300
   298a0:	bvs	86823c <mkdtemp@@Base+0x816260>
   298a4:	movwls	r2, #8960	; 0x2300
   298a8:	andle	r1, r3, r3, asr #24
   298ac:			; <UNDEFINED> instruction: 0xf0244629
   298b0:	stmiblt	r0, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   298b4:	mcrrne	10, 6, r6, r1, cr0
   298b8:	svcvs	0x00e3d006
   298bc:			; <UNDEFINED> instruction: 0xf0002b02
   298c0:	blcs	89b1c <mkdtemp@@Base+0x37b40>
   298c4:	addhi	pc, ip, r0, asr #4
   298c8:	blcs	14395c <mkdtemp@@Base+0xf1980>
   298cc:	bmi	ff29d9f0 <mkdtemp@@Base+0xff24ba14>
   298d0:	ldrbtmi	r4, [sl], #-3015	; 0xfffff439
   298d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   298d8:	subsmi	r9, sl, r3, lsl fp
   298dc:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   298e0:	pop	{r2, r4, ip, sp, pc}
   298e4:	stcvs	7, cr8, [r0], #960	; 0x3c0
   298e8:	blx	fe1e78c2 <mkdtemp@@Base+0xfe1958e6>
   298ec:	rscle	r2, r1, r0, lsl #16
   298f0:			; <UNDEFINED> instruction: 0xf7f46ca0
   298f4:			; <UNDEFINED> instruction: 0xf8d4fb81
   298f8:	strmi	r9, [r0], r4, lsr #1
   298fc:	svceq	0x0000f1b9
   29900:	sbcshi	pc, r9, r0
   29904:	bge	d4518 <mkdtemp@@Base+0x8253c>
   29908:	ldrtmi	r4, [r0], -r1, lsr #12
   2990c:	strmi	r4, [r1], r8, asr #15
   29910:			; <UNDEFINED> instruction: 0xf0002800
   29914:	bls	109cf4 <mkdtemp@@Base+0xb7d18>
   29918:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
   2991c:	bvs	83b248 <mkdtemp@@Base+0x7e926c>
   29920:			; <UNDEFINED> instruction: 0xf0002b00
   29924:			; <UNDEFINED> instruction: 0xf7dc8094
   29928:			; <UNDEFINED> instruction: 0x4681ee72
   2992c:			; <UNDEFINED> instruction: 0xf7db9802
   29930:			; <UNDEFINED> instruction: 0xf1b9efea
   29934:			; <UNDEFINED> instruction: 0xf0003fff
   29938:			; <UNDEFINED> instruction: 0xf1b980b5
   2993c:	vpmax.f32	d0, d0, d0
   29940:	stmdavs	r3!, {r3, r5, r7, pc}
   29944:			; <UNDEFINED> instruction: 0xf0002b04
   29948:	stmiami	fp!, {r0, r2, r5, r6, r7, pc}
   2994c:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   29950:	cdp2	0, 9, cr15, cr12, cr5, {0}
   29954:	ldrtmi	r4, [r0], -r1, lsr #12
   29958:	stc2	0, cr15, [r0, #-24]	; 0xffffffe8
   2995c:	stmibvs	r3!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   29960:			; <UNDEFINED> instruction: 0xd1b4079b
   29964:	ldmib	r4, {r0, r1, r5, r7, r8, r9, sl, fp, sp, lr}^
   29968:	bl	f1ddc <mkdtemp@@Base+0x9fe00>
   2996c:	bne	fe22a680 <mkdtemp@@Base+0xfe1d86a4>
   29970:	stmdale	r2, {r3, r4, r7, r9, lr}
   29974:	svceq	0x0051ebb2
   29978:	svcvs	0x0063d2a9
   2997c:	adcle	r2, r6, r0, lsl #22
   29980:	blcs	43d14 <error@@Base+0x14810>
   29984:	tsthi	sl, r0	; <UNPREDICTABLE>
   29988:			; <UNDEFINED> instruction: 0x4630215d
   2998c:	stc2l	0, cr15, [r8, #32]!
   29990:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29994:	rscshi	pc, r5, r0, asr #32
   29998:	ldrtmi	r6, [r0], -r1, lsr #17
   2999c:	ldc2l	0, cr15, [ip, #-32]!	; 0xffffffe0
   299a0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   299a4:	rschi	pc, sp, r0, asr #32
   299a8:	ldrtmi	r6, [r0], -r1, ror #30
   299ac:	ldc2l	0, cr15, [r4, #-32]!	; 0xffffffe0
   299b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   299b4:	rschi	pc, r5, r0, asr #32
   299b8:			; <UNDEFINED> instruction: 0xf0084630
   299bc:			; <UNDEFINED> instruction: 0x4605fe35
   299c0:			; <UNDEFINED> instruction: 0xf0402800
   299c4:	stmmi	sp, {r1, r2, r3, r4, r6, r7, pc}
   299c8:	cdpvs	15, 14, cr6, cr2, cr3, {3}
   299cc:	stmdavs	r1!, {r3, r4, r5, r6, sl, lr}^
   299d0:	cdp2	0, 5, cr15, cr12, cr5, {0}
   299d4:	svcvs	0x00626ee3
   299d8:	ldrmi	r6, [r3], #-1893	; 0xfffff89b
   299dc:	ldrb	r6, [r6, -r3, ror #13]!
   299e0:			; <UNDEFINED> instruction: 0x4621463a
   299e4:			; <UNDEFINED> instruction: 0xf7ff4630
   299e8:			; <UNDEFINED> instruction: 0xe76dfeb3
   299ec:			; <UNDEFINED> instruction: 0xf0244629
   299f0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   299f4:	svcge	0x0068f43f
   299f8:			; <UNDEFINED> instruction: 0xf7f46ce0
   299fc:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   29a00:	svcge	0x0062f43f
   29a04:	bvs	1984d8c <mkdtemp@@Base+0x1932db0>
   29a08:	blx	16e79e2 <mkdtemp@@Base+0x1695a06>
   29a0c:	stclvs	6, cr4, [r0], #4
   29a10:			; <UNDEFINED> instruction: 0xf7f49101
   29a14:	stmdbls	r1, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   29a18:	strtmi	r4, [r8], -r2, lsl #12
   29a1c:	ldcl	7, cr15, [r6, #880]!	; 0x370
   29a20:	stmdavs	r1!, {r0, r1, r5, r6, r9, fp, sp, lr}^
   29a24:	strmi	r4, [r5], -r2, lsl #12
   29a28:	ldrbtmi	r4, [r8], #-2165	; 0xfffff78b
   29a2c:	cdp2	0, 2, cr15, cr14, cr5, {0}
   29a30:	rsbsle	r1, r4, sl, ror #24
   29a34:	ldclle	13, cr2, [sl, #-0]
   29a38:	strtmi	r6, [r9], -r0, ror #25
   29a3c:	ldc2	7, cr15, [r4], #-976	; 0xfffffc30
   29a40:			; <UNDEFINED> instruction: 0xf0402800
   29a44:	svcvs	0x006380ad
   29a48:	strbvs	r4, [r3, -fp, lsr #8]!
   29a4c:			; <UNDEFINED> instruction: 0xf7dce73c
   29a50:			; <UNDEFINED> instruction: 0xf1b0edde
   29a54:			; <UNDEFINED> instruction: 0x46823fff
   29a58:	stmdacs	r0, {r2, r5, ip, lr, pc}
   29a5c:	svcge	0x0071f77f
   29a60:	cmnlt	fp, r3, lsr #22
   29a64:	cmnlt	fp, r3, lsl #22
   29a68:	mulcc	r0, r9, r8
   29a6c:	andle	r2, r9, sp, lsl #22
   29a70:	stmdbge	r4, {r5, r9, fp, sp, lr}
   29a74:	mrc	7, 3, APSR_nzcv, cr4, cr12, {6}
   29a78:	blls	217f00 <mkdtemp@@Base+0x1c5f24>
   29a7c:	movweq	pc, #40963	; 0xa003	; <UNPREDICTABLE>
   29a80:	rsble	r2, r0, r2, lsl #22
   29a84:	ldrbmi	r6, [r1], -r0, lsr #25
   29a88:	stc2	7, cr15, [lr], {244}	; 0xf4
   29a8c:			; <UNDEFINED> instruction: 0xf0402800
   29a90:	stcvs	0, cr8, [r0], #632	; 0x278
   29a94:	blx	fec67a6c <mkdtemp@@Base+0xfec15a90>
   29a98:	ldrmi	r6, [r8], #3939	; 0xf63
   29a9c:	andeq	lr, r0, r8, lsr #23
   29aa0:	str	r6, [r7, -r0, ror #14]
   29aa4:	mcr	7, 3, pc, cr2, cr12, {6}	; <UNPREDICTABLE>
   29aa8:	blcs	303abc <mkdtemp@@Base+0x2b1ae0>
   29aac:	blcs	159714 <mkdtemp@@Base+0x107738>
   29ab0:	svcge	0x0047f47f
   29ab4:			; <UNDEFINED> instruction: 0xf8d4e6fe
   29ab8:	stcvs	0, cr3, [r0], #704	; 0x2c0
   29abc:	bge	116190 <mkdtemp@@Base+0xc41b4>
   29ac0:			; <UNDEFINED> instruction: 0xf7faa902
   29ac4:			; <UNDEFINED> instruction: 0xf8ddfa8d
   29ac8:	stmdacs	r0, {r3, ip, pc}
   29acc:	svcge	0x0023f43f
   29ad0:	andls	r6, r1, #6422528	; 0x620000
   29ad4:	mcr2	7, 7, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
   29ad8:	bls	7c008 <mkdtemp@@Base+0x2a02c>
   29adc:			; <UNDEFINED> instruction: 0xf5014479
   29ae0:			; <UNDEFINED> instruction: 0x460371fa
   29ae4:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
   29ae8:			; <UNDEFINED> instruction: 0xf93ef004
   29aec:	blx	5e7ac6 <mkdtemp@@Base+0x595aea>
   29af0:	stcvs	6, cr4, [r0], #516	; 0x204
   29af4:	andls	pc, r8, sp, asr #17
   29af8:	blx	1fe7ad0 <mkdtemp@@Base+0x1f95af4>
   29afc:	andls	r4, r3, r2, lsl #12
   29b00:	stmdami	r2, {r1, r3, r8, r9, sl, sp, lr, pc}^
   29b04:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   29b08:	stc2l	0, cr15, [r0, #20]
   29b0c:	blcs	143ba0 <mkdtemp@@Base+0xf1bc4>
   29b10:	svcge	0x0020f47f
   29b14:	ldrtmi	r4, [r0], -r1, lsr #12
   29b18:	blx	fe5e5b3a <mkdtemp@@Base+0xfe593b5e>
   29b1c:			; <UNDEFINED> instruction: 0xf7dce6ca
   29b20:	stmdavs	r3, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
   29b24:	svclt	0x00182b0b
   29b28:			; <UNDEFINED> instruction: 0xf43f2b04
   29b2c:	ldmdami	r8!, {r0, r2, r3, r6, r7, r9, sl, fp, sp, pc}
   29b30:	bvs	18c3cbc <mkdtemp@@Base+0x1871ce0>
   29b34:			; <UNDEFINED> instruction: 0xf0054478
   29b38:			; <UNDEFINED> instruction: 0xf104fda9
   29b3c:	ldrtmi	r0, [r0], -r4, lsr #2
   29b40:	ldc2l	7, cr15, [lr], {255}	; 0xff
   29b44:	smlabtcs	r4, r0, r6, lr
   29b48:			; <UNDEFINED> instruction: 0xf02a4650
   29b4c:	strmi	pc, [r1], -r3, ror #23
   29b50:			; <UNDEFINED> instruction: 0xf0084630
   29b54:	stmdblt	r0!, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   29b58:			; <UNDEFINED> instruction: 0xf0084630
   29b5c:	stmdacs	r0, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   29b60:	stmdavs	r2!, {r4, r7, ip, lr, pc}^
   29b64:			; <UNDEFINED> instruction: 0xf7f39201
   29b68:	stmdbmi	sl!, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   29b6c:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   29b70:	mvnsvc	pc, r1, lsl #10
   29b74:	stmdami	r8!, {r0, r1, r9, sl, lr}
   29b78:			; <UNDEFINED> instruction: 0xf0044478
   29b7c:	pld	[ip, r5	; <illegal shifter operand>]
   29b80:	stmdavs	r2!, {r1, r2, r6, r8, r9, fp, sp, lr, pc}^
   29b84:	andls	r4, r1, #40, 12	; 0x2800000
   29b88:	mrc2	7, 4, pc, cr2, cr3, {7}
   29b8c:	bls	7c020 <mkdtemp@@Base+0x2a044>
   29b90:			; <UNDEFINED> instruction: 0xf5014479
   29b94:	strmi	r7, [r3], -r9, lsl #2
   29b98:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   29b9c:			; <UNDEFINED> instruction: 0xf8e4f004
   29ba0:	andls	r6, r1, #6422528	; 0x620000
   29ba4:	mcr2	7, 4, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
   29ba8:	bls	7c028 <mkdtemp@@Base+0x2a04c>
   29bac:			; <UNDEFINED> instruction: 0xf5014479
   29bb0:	strmi	r7, [r3], -r2, lsl #2
   29bb4:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   29bb8:			; <UNDEFINED> instruction: 0xf8d6f004
   29bbc:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
   29bc0:	stmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}^
   29bc4:	tstvc	r9, r1, lsl #10	; <UNPREDICTABLE>
   29bc8:			; <UNDEFINED> instruction: 0xf0044478
   29bcc:	stmdavs	r2!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
   29bd0:			; <UNDEFINED> instruction: 0xf7f39201
   29bd4:	ldmdbmi	r7, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   29bd8:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   29bdc:	mvnsvc	pc, r1, lsl #10
   29be0:	ldmdami	r5, {r0, r1, r9, sl, lr}
   29be4:			; <UNDEFINED> instruction: 0xf0044478
   29be8:	svclt	0x0000f8bf
   29bec:	strdeq	fp, [r6], -r2
   29bf0:	andeq	r0, r0, ip, asr r6
   29bf4:	andeq	fp, r6, lr, lsr #31
   29bf8:	muleq	r3, sl, r7
   29bfc:	andeq	r5, r3, r0, lsr #30
   29c00:	andeq	r5, r3, sl, ror lr
   29c04:	andeq	r7, r3, r8
   29c08:	andeq	r5, r3, lr, ror sp
   29c0c:	andeq	r5, r3, lr, lsr r5
   29c10:	muleq	r3, r4, sp
   29c14:	andeq	r6, r3, r6, ror pc
   29c18:	andeq	r5, r3, r0, lsl sp
   29c1c:	andeq	r6, r3, r4, asr pc
   29c20:	andeq	r5, r3, lr, lsl #8
   29c24:	andeq	r6, r3, r8, lsr pc
   29c28:	andeq	r4, r3, sl, asr #31
   29c2c:	andeq	r6, r3, r4, lsr #30
   29c30:	andeq	r5, r3, r4, ror #6
   29c34:	andeq	r6, r3, sl, lsl #30
   29c38:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   29c3c:	mvnsmi	lr, #737280	; 0xb4000
   29c40:	bvs	fe97b478 <mkdtemp@@Base+0xfe92949c>
   29c44:	ldmib	r4, {r3, r5, r8, ip, sp}^
   29c48:	strmi	r9, [r6], -r7, lsl #16
   29c4c:			; <UNDEFINED> instruction: 0xf7ff6a67
   29c50:	strbmi	pc, [sp, #-3159]	; 0xfffff3a9	; <UNPREDICTABLE>
   29c54:			; <UNDEFINED> instruction: 0xf104d004
   29c58:			; <UNDEFINED> instruction: 0x4630011c
   29c5c:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
   29c60:	svclt	0x00184545
   29c64:	smlabtle	sp, r1, r5, r4
   29c68:	svclt	0x001842bd
   29c6c:	svclt	0x001445b9
   29c70:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   29c74:	svclt	0x000c45b8
   29c78:			; <UNDEFINED> instruction: 0xf0052500
   29c7c:	ldmdblt	sp!, {r0, r8, sl}
   29c80:	mvnshi	lr, #12386304	; 0xbd0000
   29c84:	msreq	CPSR_, r4, lsl #2
   29c88:			; <UNDEFINED> instruction: 0xf7ff4630
   29c8c:			; <UNDEFINED> instruction: 0xe7ebfc39
   29c90:	msreq	CPSR_s, r4, lsl #2
   29c94:	pop	{r4, r5, r9, sl, lr}
   29c98:			; <UNDEFINED> instruction: 0xf7ff43f8
   29c9c:	svclt	0x0000bc31
   29ca0:			; <UNDEFINED> instruction: 0xf8d0b538
   29ca4:	ldmdavs	sl, {r3, r4, r5, sl, ip, sp}^
   29ca8:			; <UNDEFINED> instruction: 0x4605b172
   29cac:	ldmdavs	sl, {sl, sp}
   29cb0:			; <UNDEFINED> instruction: 0xf8524628
   29cb4:	strcc	r1, [r1], #-36	; 0xffffffdc
   29cb8:			; <UNDEFINED> instruction: 0xf7ffb119
   29cbc:			; <UNDEFINED> instruction: 0xf8d5ffbf
   29cc0:	ldmdavs	sl, {r3, r4, r5, sl, ip, sp}^
   29cc4:	ldmle	r2!, {r1, r5, r7, r9, lr}^
   29cc8:	svclt	0x0000bd38
   29ccc:			; <UNDEFINED> instruction: 0x4606b5f0
   29cd0:			; <UNDEFINED> instruction: 0xf008b083
   29cd4:			; <UNDEFINED> instruction: 0xf8d6f983
   29cd8:	ldmdavs	r3, {r3, r4, r5, sl, sp}^
   29cdc:	strmi	fp, [r7], -fp, asr #3
   29ce0:	and	r2, r3, r0, lsl #8
   29ce4:	strcc	r6, [r1], #-2131	; 0xfffff7ad
   29ce8:	ldmdble	r2, {r0, r1, r5, r7, r9, lr}
   29cec:			; <UNDEFINED> instruction: 0xf8536813
   29cf0:	stccs	0, cr5, [r0, #-144]	; 0xffffff70
   29cf4:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   29cf8:	mvnsle	r2, r4, lsl #22
   29cfc:			; <UNDEFINED> instruction: 0xf7f46ca8
   29d00:	adcsmi	pc, r8, #2015232	; 0x1ec000
   29d04:			; <UNDEFINED> instruction: 0xf8d6d808
   29d08:	strcc	r2, [r1], #-1080	; 0xfffffbc8
   29d0c:	adcmi	r6, r3, #5439488	; 0x530000
   29d10:	andcs	sp, r1, ip, ror #17
   29d14:	ldcllt	0, cr11, [r0, #12]!
   29d18:	stcvs	8, cr6, [r8], #420	; 0x1a4
   29d1c:			; <UNDEFINED> instruction: 0xf7f49101
   29d20:	stmdbls	r1, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   29d24:			; <UNDEFINED> instruction: 0x4602463b
   29d28:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   29d2c:	stc2	0, cr15, [lr], #20
   29d30:	andlt	r2, r3, r0
   29d34:	svclt	0x0000bdf0
   29d38:	andeq	r5, r3, sl, ror #23
   29d3c:	ldrtcc	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   29d40:	teqlt	r0, #88, 16	; 0x580000
   29d44:	strcs	fp, [r0], #-1296	; 0xfffffaf0
   29d48:	blcc	143dbc <mkdtemp@@Base+0xf1de0>
   29d4c:	svccs	0x0004f853
   29d50:	ldmdavs	r2, {r1, r7, r8, ip, sp, pc}
   29d54:	ldmdbcs	r5, {r0, r4, r6, r9, sl, fp, ip}
   29d58:	ldm	pc, {r0, r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   29d5c:	bleq	325d68 <mkdtemp@@Base+0x2d3d8c>
   29d60:	bleq	2edda8 <mkdtemp@@Base+0x29bdcc>
   29d64:	bleq	4ae5ac <mkdtemp@@Base+0x45c5d0>
   29d68:	bleq	2ec99c <mkdtemp@@Base+0x29a9c0>
   29d6c:	bleq	2edda0 <mkdtemp@@Base+0x29bdc4>
   29d70:	andne	r1, fp, fp
   29d74:	addmi	r3, r4, #16777216	; 0x1000000
   29d78:	andcs	sp, r0, r8, ror #3
   29d7c:	andcs	fp, r1, r0, lsl sp
   29d80:	blmi	1591c8 <mkdtemp@@Base+0x1071ec>
   29d84:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   29d88:			; <UNDEFINED> instruction: 0xf5034478
   29d8c:			; <UNDEFINED> instruction: 0xf003710f
   29d90:	ldrbmi	pc, [r0, -fp, ror #31]!	; <UNPREDICTABLE>
   29d94:	andeq	r6, r3, lr, asr sp
   29d98:			; <UNDEFINED> instruction: 0x00035bb4
   29d9c:			; <UNDEFINED> instruction: 0xf8d0b510
   29da0:	ldmdavs	ip, {r3, r4, r5, sl, ip, sp}^
   29da4:	ldmdavs	r9, {r2, r3, r4, r6, r7, r8, ip, sp, pc}
   29da8:	stmdbcc	r4, {sp}
   29dac:	svccc	0x0004f851
   29db0:	ldmvs	sl, {r0, r1, r4, r7, r8, ip, sp, pc}^
   29db4:	ldmdavs	sl, {r1, r7, r8, ip, sp, pc}
   29db8:	blcs	57170c <mkdtemp@@Base+0x51f730>
   29dbc:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   29dc0:	bleq	325dd4 <mkdtemp@@Base+0x2d3df8>
   29dc4:	andne	r1, fp, fp
   29dc8:	andsne	r1, r1, r0, lsl r1
   29dcc:	bleq	2eca00 <mkdtemp@@Base+0x29aa24>
   29dd0:	bleq	2eca04 <mkdtemp@@Base+0x29aa28>
   29dd4:	bleq	2eca08 <mkdtemp@@Base+0x29aa2c>
   29dd8:	adcmi	r3, r0, #1
   29ddc:			; <UNDEFINED> instruction: 0xf04fd1e6
   29de0:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   29de4:	stmdami	r4, {r0, r1, r8, r9, fp, lr}
   29de8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   29dec:	tstvc	r4, r3, lsl #10	; <UNPREDICTABLE>
   29df0:			; <UNDEFINED> instruction: 0xffbaf003
   29df4:	strdeq	r6, [r3], -ip
   29df8:	andeq	r5, r3, r2, asr fp
   29dfc:	movwcc	r6, #6723	; 0x1a43
   29e00:	svcvs	0x00c3d00e
   29e04:	andle	r2, lr, r1, lsl #22
   29e08:	andle	r2, r3, r2, lsl #22
   29e0c:	stmdami	r7, {r0, r1, r3, r5, r8, ip, sp, pc}
   29e10:			; <UNDEFINED> instruction: 0x47704478
   29e14:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   29e18:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
   29e1c:			; <UNDEFINED> instruction: 0x47704478
   29e20:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   29e24:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
   29e28:			; <UNDEFINED> instruction: 0x47704478
   29e2c:	andeq	ip, r2, r4, lsl #2
   29e30:	andeq	r5, r3, lr, asr #22
   29e34:	andeq	r5, r3, r0, asr fp
   29e38:	andeq	r5, r3, sl, lsr fp
   29e3c:	andeq	r5, r3, ip, lsr #22
   29e40:	blmi	1fbc83c <mkdtemp@@Base+0x1f6a860>
   29e44:	push	{r1, r3, r4, r5, r6, sl, lr}
   29e48:			; <UNDEFINED> instruction: 0xb0974ff0
   29e4c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   29e50:			; <UNDEFINED> instruction: 0xf04f9315
   29e54:	andsls	r0, r2, r0, lsl #6
   29e58:	mcr2	7, 6, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   29e5c:			; <UNDEFINED> instruction: 0xf0002800
   29e60:	ldmdbmi	r7!, {r3, r4, r6, r7, pc}^
   29e64:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
   29e68:	blx	be7e58 <mkdtemp@@Base+0xb95e7c>
   29e6c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29e70:	sbcshi	pc, r7, r0, asr #32
   29e74:			; <UNDEFINED> instruction: 0xf8d39b12
   29e78:	ldmdavs	sl, {r3, r4, r5, sl, ip, sp}^
   29e7c:	rsbsle	r2, pc, r0, lsl #20
   29e80:	ldrdge	pc, [r0, #143]	; 0x8f
   29e84:	ldrdlt	pc, [r0, #143]	; 0x8f
   29e88:	bmi	1c3b278 <mkdtemp@@Base+0x1be929c>
   29e8c:	ldrbtmi	r4, [sl], #-1275	; 0xfffffb05
   29e90:			; <UNDEFINED> instruction: 0x46529213
   29e94:			; <UNDEFINED> instruction: 0x469346da
   29e98:			; <UNDEFINED> instruction: 0xf852681a
   29e9c:	stccs	0, cr4, [r0], {37}	; 0x25
   29ea0:	stmdavs	r2!, {r1, r3, r5, r6, ip, lr, pc}
   29ea4:	ldmdbcs	r5, {r0, r4, r6, r9, sl, fp, ip}
   29ea8:	addshi	pc, r1, r0, lsl #4
   29eac:			; <UNDEFINED> instruction: 0xf001e8df
   29eb0:	bleq	303048 <mkdtemp@@Base+0x2b106c>
   29eb4:	svchi	0x000b6464
   29eb8:	bleq	192ccfc <mkdtemp@@Base+0x18dad20>
   29ebc:	bleq	1942ef0 <mkdtemp@@Base+0x18f0f14>
   29ec0:	bleq	1943058 <mkdtemp@@Base+0x18f107c>
   29ec4:	stmiavs	r3!, {r0, r1, r3, r8, r9, fp}^
   29ec8:	andsls	r2, r4, #0, 4
   29ecc:	blcs	43f5c <error@@Base+0x14a58>
   29ed0:	blmi	181e484 <mkdtemp@@Base+0x17cc4a8>
   29ed4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   29ed8:	stmiavs	r3!, {r4, r8, r9, sp}
   29edc:	movwls	r6, #52320	; 0xcc60
   29ee0:	movwls	r6, #55587	; 0xd923
   29ee4:			; <UNDEFINED> instruction: 0xf888f7f4
   29ee8:	movwls	r6, #63843	; 0xf963
   29eec:	stcvs	6, cr4, [r0], #24
   29ef0:			; <UNDEFINED> instruction: 0xf7f4960e
   29ef4:	bvs	18a8100 <mkdtemp@@Base+0x1856124>
   29ef8:	tstcs	r0, #3620864	; 0x374000
   29efc:	strmi	r3, [r7], -r1, lsl #2
   29f00:	svcvs	0x00e1d05e
   29f04:	subsle	r2, lr, r1, lsl #18
   29f08:	subsle	r2, r5, r2, lsl #18
   29f0c:	suble	r2, pc, r0, lsl #18
   29f10:	ldrdhi	pc, [r0, #-143]	; 0xffffff71
   29f14:	cfstrdvs	mvd4, [r0], #992	; 0x3e0
   29f18:	tstcs	r0, #3358720	; 0x334000
   29f1c:			; <UNDEFINED> instruction: 0xf86cf7f4
   29f20:	tstcs	r0, #3620864	; 0x374000
   29f24:	pkhtbmi	r4, r4, r1, asr #12
   29f28:	andls	r6, fp, r0, ror #21
   29f2c:	bvs	fe9d3f84 <mkdtemp@@Base+0xfe981fa8>
   29f30:	bvs	19cf760 <mkdtemp@@Base+0x197d784>
   29f34:	bvs	9cf760 <mkdtemp@@Base+0x97d784>
   29f38:	stmibvs	r6!, {r3, r9, sl, ip, pc}^
   29f3c:	stmdavc	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   29f40:	strgt	lr, [r6], -sp, asr #19
   29f44:	strls	r9, [r3], -pc, lsl #28
   29f48:	strls	r9, [r2], -lr, lsl #28
   29f4c:	strls	r9, [r1], -sp, lsl #28
   29f50:	strls	r9, [r0], -ip, lsl #28
   29f54:	stc2l	0, cr15, [r2, #44]	; 0x2c
   29f58:	mcrvs	14, 1, r9, cr3, cr4, {0}
   29f5c:	stmdavs	r2!, {r0, r3, r4, r6, r9, sl, lr}^
   29f60:	strls	r4, [r0], -r8, asr #12
   29f64:			; <UNDEFINED> instruction: 0xf9b0f7fa
   29f68:	teqle	r8, r0, lsl #16
   29f6c:			; <UNDEFINED> instruction: 0xf7db4630
   29f70:	blls	4e52a0 <mkdtemp@@Base+0x4932c4>
   29f74:	ldrtcc	pc, [r8], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
   29f78:	strcc	r6, [r1, #-2138]	; 0xfffff7a6
   29f7c:	stmle	fp, {r1, r3, r5, r7, r9, lr}
   29f80:			; <UNDEFINED> instruction: 0xf7fa4648
   29f84:			; <UNDEFINED> instruction: 0x4604fe9f
   29f88:	eorsle	r2, r8, r0, lsl #16
   29f8c:			; <UNDEFINED> instruction: 0xf7f34648
   29f90:	bmi	ca9a7c <mkdtemp@@Base+0xc57aa0>
   29f94:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
   29f98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29f9c:	subsmi	r9, sl, r5, lsl fp
   29fa0:			; <UNDEFINED> instruction: 0x4620d135
   29fa4:	pop	{r0, r1, r2, r4, ip, sp, pc}
   29fa8:	blmi	b4df70 <mkdtemp@@Base+0xafbf94>
   29fac:			; <UNDEFINED> instruction: 0xe792447b
   29fb0:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   29fb4:			; <UNDEFINED> instruction: 0xe7ae44f8
   29fb8:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   29fbc:			; <UNDEFINED> instruction: 0xe7aa44f8
   29fc0:	ldrdhi	pc, [ip], #-141	; 0xffffff73
   29fc4:			; <UNDEFINED> instruction: 0xf8dfe7a7
   29fc8:	ldrbtmi	r8, [r8], #160	; 0xa0
   29fcc:	blmi	a23e60 <mkdtemp@@Base+0x9d1e84>
   29fd0:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
   29fd4:			; <UNDEFINED> instruction: 0xf5034478
   29fd8:			; <UNDEFINED> instruction: 0xf0037119
   29fdc:	strmi	pc, [r4], -r5, asr #29
   29fe0:			; <UNDEFINED> instruction: 0xf7db4630
   29fe4:			; <UNDEFINED> instruction: 0x4620ec90
   29fe8:	stc2l	7, cr15, [r2], #-972	; 0xfffffc34
   29fec:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   29ff0:	tstvc	r9, r3, lsl #10	; <UNPREDICTABLE>
   29ff4:	stmdami	r0!, {r1, r9, sl, lr}
   29ff8:			; <UNDEFINED> instruction: 0xf0034478
   29ffc:	ldmdbmi	pc, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2a000:	ldrbtmi	r4, [r9], #-2079	; 0xfffff7e1
   2a004:			; <UNDEFINED> instruction: 0xf5014478
   2a008:			; <UNDEFINED> instruction: 0xf0037119
   2a00c:	pld	[ip, sp, lsr #29]
   2a010:	ldmdbmi	ip, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   2a014:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
   2a018:			; <UNDEFINED> instruction: 0xf5014478
   2a01c:			; <UNDEFINED> instruction: 0xf0037119
   2a020:			; <UNDEFINED> instruction: 0xf7f3fea3
   2a024:	blmi	6a9140 <mkdtemp@@Base+0x657164>
   2a028:			; <UNDEFINED> instruction: 0xf503447b
   2a02c:			; <UNDEFINED> instruction: 0x46027119
   2a030:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   2a034:	cdp2	0, 9, cr15, cr8, cr3, {0}
   2a038:	andeq	fp, r6, ip, lsr sl
   2a03c:	andeq	r0, r0, ip, asr r6
   2a040:	andeq	r5, r3, r2, lsl fp
   2a044:	andeq	r5, r3, ip, ror #22
   2a048:	andeq	r5, r3, r8, lsr #22
   2a04c:	andeq	r5, r3, lr, asr #21
   2a050:	andeq	r5, r3, r0, lsr #21
   2a054:	andeq	ip, r2, r0
   2a058:	andeq	fp, r6, sl, ror #17
   2a05c:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   2a060:			; <UNDEFINED> instruction: 0x000359b8
   2a064:	andeq	r5, r3, r8, lsr #19
   2a068:	andeq	r5, r3, sl, lsl #19
   2a06c:	andeq	r6, r3, r2, lsl fp
   2a070:	andeq	r5, r3, r8, ror #18
   2a074:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   2a078:	andeq	r5, r3, r8, lsr #19
   2a07c:	andeq	r6, r3, r2, ror #21
   2a080:	andeq	r5, r3, r4, lsl #20
   2a084:	andeq	r6, r3, lr, asr #21
   2a088:	andeq	lr, r2, r4, lsl lr
   2a08c:			; <UNDEFINED> instruction: 0x00036abc
   2a090:	andeq	r5, r3, lr, ror #18
   2a094:	ldrbmi	lr, [r0, sp, lsr #18]!
   2a098:			; <UNDEFINED> instruction: 0xf8d04606
   2a09c:	addlt	r8, r2, r8, lsr r4
   2a0a0:			; <UNDEFINED> instruction: 0xf8d8460d
   2a0a4:	stccs	0, cr4, [r0], {4}
   2a0a8:	rschi	pc, r7, r0
   2a0ac:			; <UNDEFINED> instruction: 0xf04f2300
   2a0b0:	ldrmi	r0, [sl], -r4, lsl #28
   2a0b4:			; <UNDEFINED> instruction: 0x2703469c
   2a0b8:	andcc	lr, r1, #2
   2a0bc:	ldmdble	fp, {r2, r4, r7, r9, lr}
   2a0c0:	ldrdne	pc, [r0], -r8
   2a0c4:	eorne	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   2a0c8:	rscsle	r2, r6, r0, lsl #18
   2a0cc:	movwcc	r6, #6184	; 0x1828
   2a0d0:	mvnsle	r2, r0, lsl r8
   2a0d4:	ldmdacs	r4, {r3, fp, sp, lr}
   2a0d8:			; <UNDEFINED> instruction: 0xf8d1d1ef
   2a0dc:	andcc	r0, r1, #200	; 0xc8
   2a0e0:	svclt	0x000142a8
   2a0e4:	sbcgt	pc, r8, r1, asr #17
   2a0e8:	and	pc, r0, r1, asr #17
   2a0ec:	strvc	lr, [r4, -r1, asr #19]
   2a0f0:	ldrdmi	pc, [r4], -r8
   2a0f4:	stmiale	r3!, {r2, r4, r7, r9, lr}^
   2a0f8:	stmdavs	r9!, {r1, r3, r5, r9, sl, fp, sp, lr}^
   2a0fc:	rsbsle	r2, r2, r0, lsl #20
   2a100:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
   2a104:	blx	fe666120 <mkdtemp@@Base+0xfe614144>
   2a108:	blcs	4441bc <mkdtemp@@Base+0x3f21e0>
   2a10c:			; <UNDEFINED> instruction: 0xf004d06e
   2a110:	stmdacs	r6, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2a114:			; <UNDEFINED> instruction: 0x4629dc59
   2a118:			; <UNDEFINED> instruction: 0xf7ff4630
   2a11c:	stclvs	13, cr15, [r8], #-572	; 0xfffffdc4
   2a120:	ldc2l	7, cr15, [r0, #972]!	; 0x3cc
   2a124:			; <UNDEFINED> instruction: 0xf7f36ca8
   2a128:	stclvs	13, cr15, [r8], #948	; 0x3b4
   2a12c:			; <UNDEFINED> instruction: 0xf7f32700
   2a130:	cdpvs	13, 2, cr15, cr8, cr9, {7}
   2a134:	ldrvc	lr, [r2, -r5, asr #19]
   2a138:			; <UNDEFINED> instruction: 0xf7db646f
   2a13c:	vstmdbvs	r8!, {d14-<overflow reg d63>}
   2a140:			; <UNDEFINED> instruction: 0xf7db662f
   2a144:			; <UNDEFINED> instruction: 0x6da8ebe0
   2a148:			; <UNDEFINED> instruction: 0xf7db652f
   2a14c:			; <UNDEFINED> instruction: 0xf8d5ebdc
   2a150:	strvs	r4, [pc, #152]!	; 2a1f0 <__read_chk@plt+0x2378c>
   2a154:	ands	fp, ip, r4, lsl #19
   2a158:	stmdavs	r3!, {r1, r3, r4, r6, sp, lr}^
   2a15c:	stmdavs	r7!, {r5, r9, sl, lr}
   2a160:	rscscc	pc, pc, #79	; 0x4f
   2a164:	andsvs	r2, pc, r4, lsl r1	; <UNPREDICTABLE>
   2a168:	mcrr	7, 13, pc, r0, cr11	; <UNPREDICTABLE>
   2a16c:			; <UNDEFINED> instruction: 0xf7db4620
   2a170:			; <UNDEFINED> instruction: 0xf8d5ebca
   2a174:			; <UNDEFINED> instruction: 0xb1644098
   2a178:	tstlt	fp, r3, ror #17
   2a17c:	strtmi	r6, [r9], -r2, lsr #18
   2a180:			; <UNDEFINED> instruction: 0x47984630
   2a184:	andcc	lr, r0, #212, 18	; 0x350000
   2a188:	mvnle	r2, r0, lsl #22
   2a18c:	addscs	pc, ip, r5, asr #17
   2a190:			; <UNDEFINED> instruction: 0xf8d5e7e3
   2a194:	stmdavs	fp!, {r2, r3, r5, r7, lr}^
   2a198:			; <UNDEFINED> instruction: 0xf8d5b134
   2a19c:	tstlt	sl, r8, lsr #1
   2a1a0:			; <UNDEFINED> instruction: 0x46304619
   2a1a4:	stmdavs	fp!, {r5, r7, r8, r9, sl, lr}^
   2a1a8:	ldrdeq	pc, [r0], -r8
   2a1ac:			; <UNDEFINED> instruction: 0xf04f2400
   2a1b0:	ldrshcs	r3, [r4, #47]	; 0x2f
   2a1b4:	eormi	pc, r3, r0, asr #16
   2a1b8:			; <UNDEFINED> instruction: 0xf7db4628
   2a1bc:			; <UNDEFINED> instruction: 0x4628ec18
   2a1c0:	pop	{r1, ip, sp, pc}
   2a1c4:			; <UNDEFINED> instruction: 0xf7db47f0
   2a1c8:			; <UNDEFINED> instruction: 0x4630bb9b
   2a1cc:	mrc2	7, 1, pc, cr8, cr15, {7}
   2a1d0:	strmi	r6, [r4], -r9, ror #16
   2a1d4:	ldmdami	r2!, {r1, r9, sl, lr}
   2a1d8:			; <UNDEFINED> instruction: 0xf0054478
   2a1dc:	strtmi	pc, [r0], -r1, lsl #21
   2a1e0:	bl	fe468154 <mkdtemp@@Base+0xfe416178>
   2a1e4:	bmi	c24048 <mkdtemp@@Base+0xbd206c>
   2a1e8:			; <UNDEFINED> instruction: 0xe789447a
   2a1ec:	ldrtls	pc, [r8], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   2a1f0:			; <UNDEFINED> instruction: 0x2014f8d9
   2a1f4:	addle	r2, sl, r0, lsl #20
   2a1f8:	strcs	r4, [r0, -fp, lsr #22]
   2a1fc:	beq	666340 <mkdtemp@@Base+0x614364>
   2a200:	movwls	r4, #1147	; 0x47b
   2a204:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
   2a208:	and	r9, r3, r1, lsl #6
   2a20c:	addsmi	r3, r7, #262144	; 0x40000
   2a210:	svcge	0x007df4bf
   2a214:			; <UNDEFINED> instruction: 0x4018f8d9
   2a218:	strmi	pc, [r7], #-2826	; 0xfffff4f6
   2a21c:	addsmi	r6, sp, #1622016	; 0x18c000
   2a220:	stmdals	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2a224:	stmdbvs	r3!, {r0, r3, r5, r6, fp, sp, lr}
   2a228:			; <UNDEFINED> instruction: 0xf00568a2
   2a22c:	cmpcs	r0, r5, lsl #20	; <UNPREDICTABLE>
   2a230:			; <UNDEFINED> instruction: 0xf0084630
   2a234:	bllt	468890 <mkdtemp@@Base+0x4168b4>
   2a238:	ldrtmi	r9, [r0], -r1, lsl #18
   2a23c:			; <UNDEFINED> instruction: 0xf938f008
   2a240:	strmi	fp, [r1], -r8, ror #19
   2a244:			; <UNDEFINED> instruction: 0xf0084630
   2a248:	stmiblt	r0, {r0, r1, r5, r8, fp, ip, sp, lr, pc}^
   2a24c:			; <UNDEFINED> instruction: 0xf7fc68a0
   2a250:			; <UNDEFINED> instruction: 0x4601fe71
   2a254:			; <UNDEFINED> instruction: 0xf0084630
   2a258:	stmiblt	r0, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
   2a25c:	ldrtmi	r6, [r0], -r1, lsr #18
   2a260:			; <UNDEFINED> instruction: 0xf91af008
   2a264:			; <UNDEFINED> instruction: 0x4630b958
   2a268:			; <UNDEFINED> instruction: 0xf9def008
   2a26c:			; <UNDEFINED> instruction: 0x4620b938
   2a270:	ldc2l	7, cr15, [r0], #1008	; 0x3f0
   2a274:			; <UNDEFINED> instruction: 0x2014f8d9
   2a278:	strtmi	lr, [r3], -r8, asr #15
   2a27c:	stmdavs	sl!, {r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   2a280:			; <UNDEFINED> instruction: 0xf7f39200
   2a284:	stmdbmi	sl, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   2a288:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
   2a28c:	tstvc	pc, r1, lsl #10	; <UNPREDICTABLE>
   2a290:	stmdami	r8, {r0, r1, r9, sl, lr}
   2a294:			; <UNDEFINED> instruction: 0xf0034478
   2a298:	svclt	0x0000fd67
   2a29c:	andeq	r5, r3, r2, lsr #18
   2a2a0:			; <UNDEFINED> instruction: 0x000358b8
   2a2a4:	andeq	r5, r3, r8, lsr r8
   2a2a8:	andeq	r5, r3, r8, asr #16
   2a2ac:	andeq	r5, r3, r2, ror r8
   2a2b0:	andeq	r6, r3, sl, asr r8
   2a2b4:	andeq	r4, r3, r4, lsl sp
   2a2b8:			; <UNDEFINED> instruction: 0xf8d0b570
   2a2bc:	ldmib	r5, {r3, r4, r5, sl, ip, lr}^
   2a2c0:	cmnlt	r2, r0, lsl #4
   2a2c4:	strcs	r4, [r0], #-1542	; 0xfffff9fa
   2a2c8:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   2a2cc:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   2a2d0:			; <UNDEFINED> instruction: 0xf7ffb119
   2a2d4:	ldmib	r5, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   2a2d8:	adcmi	r3, r2, #0, 4
   2a2dc:			; <UNDEFINED> instruction: 0x4618d8f4
   2a2e0:			; <UNDEFINED> instruction: 0xf7db2400
   2a2e4:	blvs	ffa64f2c <mkdtemp@@Base+0xffa12f50>
   2a2e8:	strmi	lr, [r0], #-2501	; 0xfffff63b
   2a2ec:			; <UNDEFINED> instruction: 0xf7db60ac
   2a2f0:			; <UNDEFINED> instruction: 0x6c28eb0a
   2a2f4:			; <UNDEFINED> instruction: 0xf7db63ec
   2a2f8:			; <UNDEFINED> instruction: 0x6c68eb06
   2a2fc:			; <UNDEFINED> instruction: 0xf7db642c
   2a300:	vstmdbvs	r8!, {d14}
   2a304:	ldrmi	lr, [r1], #-2501	; 0xfffff63b
   2a308:	b	fff6827c <mkdtemp@@Base+0xfff162a0>
   2a30c:	ldrmi	lr, [r4], #-2501	; 0xfffff63b
   2a310:	svclt	0x0000bd70
   2a314:	ldrtcs	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2a318:	teqlt	r3, #5439488	; 0x530000
   2a31c:			; <UNDEFINED> instruction: 0x4606b570
   2a320:	ldmdavs	r3, {sl, sp}
   2a324:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   2a328:	stmdavs	fp!, {r0, r2, r4, r6, r7, r8, ip, sp, pc}
   2a32c:	blcs	4b8f38 <mkdtemp@@Base+0x466f5c>
   2a330:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2a334:	beq	2e6348 <mkdtemp@@Base+0x29436c>
   2a338:	beq	56f794 <mkdtemp@@Base+0x51d7b8>
   2a33c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
   2a340:	ldrne	r1, [r5, #-1290]	; 0xfffffaf6
   2a344:	beq	56f7a0 <mkdtemp@@Base+0x51d7c4>
   2a348:			; <UNDEFINED> instruction: 0xf105000a
   2a34c:	ldrtmi	r0, [r0], -r8, lsr #2
   2a350:			; <UNDEFINED> instruction: 0xf8d6f7ff
   2a354:	ldrtmi	r4, [r0], -r9, lsr #12
   2a358:	mrc2	7, 4, pc, cr12, cr15, {7}
   2a35c:	ldrtcs	pc, [r8], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   2a360:	strcc	r6, [r1], #-2131	; 0xfffff7ad
   2a364:	ldmle	ip, {r0, r1, r5, r7, r9, lr}^
   2a368:			; <UNDEFINED> instruction: 0x4770bd70
   2a36c:	svcmi	0x00f0e92d
   2a370:			; <UNDEFINED> instruction: 0xed2d2900
   2a374:	strmi	r8, [r6], -r4, lsl #22
   2a378:	bcc	fe465ba0 <mkdtemp@@Base+0xfe413bc4>
   2a37c:	ldrthi	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2a380:	cdp	0, 0, cr11, cr8, cr3, {4}
   2a384:			; <UNDEFINED> instruction: 0x9c102a10
   2a388:	blcc	124af0 <mkdtemp@@Base+0xd2b14>
   2a38c:	strls	r9, [r0], #-257	; 0xfffffeff
   2a390:	ldrmi	fp, [fp], r8, lsl #30
   2a394:	cdp2	0, 2, cr15, cr4, cr13, {0}
   2a398:	smlabblt	ip, r2, r6, r4
   2a39c:	eorvs	r2, r3, r0, lsl #6
   2a3a0:	ldrdls	pc, [r4], -r8
   2a3a4:	svceq	0x0000f1b9
   2a3a8:	blmi	129e580 <mkdtemp@@Base+0x124c5a4>
   2a3ac:	bmi	12737b4 <mkdtemp@@Base+0x12217d8>
   2a3b0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2a3b4:	msrvc	CPSR_sxc, #12582912	; 0xc00000
   2a3b8:	bcs	fe465be4 <mkdtemp@@Base+0xfe413c08>
   2a3bc:	bcc	465be8 <mkdtemp@@Base+0x413c0c>
   2a3c0:	cdp	0, 1, cr14, cr8, cr3, {1}
   2a3c4:			; <UNDEFINED> instruction: 0x46213a90
   2a3c8:	bcs	465c30 <mkdtemp@@Base+0x413c54>
   2a3cc:			; <UNDEFINED> instruction: 0x47b84630
   2a3d0:			; <UNDEFINED> instruction: 0x3090f8d4
   2a3d4:	suble	r2, r6, r0, lsl #22
   2a3d8:			; <UNDEFINED> instruction: 0x2094f8d4
   2a3dc:	ldrtmi	r4, [r0], -r1, lsr #12
   2a3e0:			; <UNDEFINED> instruction: 0xffc0f005
   2a3e4:	ldmdami	ip!, {r4, r5, r6, r8, ip, sp, pc}
   2a3e8:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   2a3ec:			; <UNDEFINED> instruction: 0xf94ef005
   2a3f0:			; <UNDEFINED> instruction: 0x3090f8d4
   2a3f4:	andcs	r6, r0, #6356992	; 0x610000
   2a3f8:			; <UNDEFINED> instruction: 0x47984630
   2a3fc:			; <UNDEFINED> instruction: 0x3090f8d4
   2a400:	subsle	r2, lr, r0, lsl #22
   2a404:	strbmi	r3, [sp, #-1281]	; 0xfffffaff
   2a408:			; <UNDEFINED> instruction: 0xf8d8d240
   2a40c:			; <UNDEFINED> instruction: 0xf8533000
   2a410:	stccs	0, cr4, [r0], {37}	; 0x25
   2a414:	stcvs	0, cr13, [r3], #-984	; 0xfffffc28
   2a418:	blls	9688c <mkdtemp@@Base+0x448b0>
   2a41c:	mvnsle	r2, r0, lsl #22
   2a420:	stmdavs	r3!, {r0, r1, r5, sl, sp, lr}
   2a424:	eorvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2a428:	sbcsle	r2, r1, r0, lsl #30
   2a42c:	ldrbmi	r6, [r0, #-3040]	; 0xfffff420
   2a430:	svcls	0x0000ddc7
   2a434:	sbcle	r2, fp, r0, lsl #30
   2a438:			; <UNDEFINED> instruction: 0xf0294651
   2a43c:	mrc	15, 0, APSR_nzcv, cr9, cr13, {4}
   2a440:	stmdavs	r2!, {r4, r9, fp, ip}^
   2a444:	stmdami	r5!, {r0, r1, r9, sl, lr}
   2a448:			; <UNDEFINED> instruction: 0xf0054478
   2a44c:	ldmdavs	pc!, {r0, r3, r6, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2a450:	ldrbmi	r6, [r1], -r0, ror #23
   2a454:			; <UNDEFINED> instruction: 0xf029bb1f
   2a458:	blls	6a29c <mkdtemp@@Base+0x182c0>
   2a45c:			; <UNDEFINED> instruction: 0xf8d46018
   2a460:	blcs	366a8 <error@@Base+0x71a4>
   2a464:	andcs	sp, r1, #184, 2	; 0x2e
   2a468:	ldrtmi	r4, [r0], -r1, lsr #12
   2a46c:			; <UNDEFINED> instruction: 0xff7af005
   2a470:	sbcle	r2, r7, r0, lsl #16
   2a474:	beq	fe465ce0 <mkdtemp@@Base+0xfe413d04>
   2a478:	stmdavs	r1!, {r0, r8, sl, ip, sp}^
   2a47c:			; <UNDEFINED> instruction: 0xf906f005
   2a480:	ldrtmi	r4, [r0], -r1, lsr #12
   2a484:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   2a488:			; <UNDEFINED> instruction: 0xd3be454d
   2a48c:	tstlt	fp, r0, lsl #22
   2a490:	stmdblt	sl, {r1, r3, r4, fp, sp, lr}^
   2a494:	ldc	0, cr11, [sp], #12
   2a498:	pop	{r2, r8, r9, fp, pc}
   2a49c:			; <UNDEFINED> instruction: 0xf0298ff0
   2a4a0:	addmi	pc, r7, #428	; 0x1ac
   2a4a4:	bfi	sp, r4, (invalid: 27:24)
   2a4a8:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   2a4ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2a4b0:	msrvc	CPSR_sxc, r1, lsl #10
   2a4b4:	ldc	0, cr11, [sp], #12
   2a4b8:	pop	{r2, r8, r9, fp, pc}
   2a4bc:			; <UNDEFINED> instruction: 0xf0054ff0
   2a4c0:	stmdami	r9, {r0, r1, r2, r3, r8, fp, ip, sp, pc}
   2a4c4:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   2a4c8:			; <UNDEFINED> instruction: 0xf8e0f005
   2a4cc:	svclt	0x0000e7cb
   2a4d0:	andeq	r6, r3, r4, lsr r7
   2a4d4:	andeq	r5, r3, sl, asr r7
   2a4d8:	andeq	r5, r3, r6, ror #13
   2a4dc:	andeq	r5, r3, r0, ror #12
   2a4e0:	andeq	r6, r3, r8, lsr r6
   2a4e4:	andeq	r5, r3, lr, ror r6
   2a4e8:	andeq	r5, r3, r6, lsr #12
   2a4ec:	ldrbmi	lr, [r0, sp, lsr #18]!
   2a4f0:	bmi	147bd54 <mkdtemp@@Base+0x1429d78>
   2a4f4:	blmi	1496704 <mkdtemp@@Base+0x1444728>
   2a4f8:			; <UNDEFINED> instruction: 0xf8d0447a
   2a4fc:	ldmpl	r3, {r3, r6, r7, sp, lr}^
   2a500:	movwls	r6, #6171	; 0x181b
   2a504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a508:	suble	r2, r2, r0, lsl #28
   2a50c:	cmpeq	fp, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   2a510:	blcs	27bd2c <mkdtemp@@Base+0x229d50>
   2a514:	ldmdale	r2!, {r2, r3, r9, sl, lr}
   2a518:	blx	19e84ee <mkdtemp@@Base+0x1996512>
   2a51c:	stmdacs	r0, {r7, r9, sl, lr}
   2a520:			; <UNDEFINED> instruction: 0x4669d059
   2a524:			; <UNDEFINED> instruction: 0xf0084638
   2a528:	strmi	pc, [r1], fp, lsl #16
   2a52c:	subsle	r2, fp, r0, lsl #16
   2a530:	strbmi	r2, [r0], -r0, lsl #2
   2a534:			; <UNDEFINED> instruction: 0xff82f7f9
   2a538:	blx	1818ae0 <mkdtemp@@Base+0x17c6b04>
   2a53c:	strbmi	pc, [r0], -r4, lsl #21	; <UNPREDICTABLE>
   2a540:			; <UNDEFINED> instruction: 0xf7f94651
   2a544:	ldmdblt	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2a548:	ldrsbne	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   2a54c:			; <UNDEFINED> instruction: 0xf7f94640
   2a550:	stmdacs	r0, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   2a554:			; <UNDEFINED> instruction: 0xf7f3d051
   2a558:	ldmdbmi	r9!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   2a55c:			; <UNDEFINED> instruction: 0xf5014479
   2a560:	strmi	r7, [r2], -fp, lsr #2
   2a564:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   2a568:			; <UNDEFINED> instruction: 0xffccf004
   2a56c:	andsle	r2, ip, fp, asr ip
   2a570:	eorle	r2, r4, r1, ror #24
   2a574:			; <UNDEFINED> instruction: 0xf7f34640
   2a578:	andcs	pc, r1, r5, asr #23
   2a57c:	ldmdbmi	r2!, {r1, r3, sp, lr, pc}
   2a580:	stmdavs	r2, {r0, r1, r5, r9, sl, lr}^
   2a584:	ldrbtmi	r4, [r9], #-2097	; 0xfffff7cf
   2a588:	msrvc	CPSR_fxc, r1, lsl #10
   2a58c:			; <UNDEFINED> instruction: 0xf0054478
   2a590:	andcs	pc, r0, sp, ror r8	; <UNPREDICTABLE>
   2a594:	blmi	a7ce54 <mkdtemp@@Base+0xa2ae78>
   2a598:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a59c:	blls	8460c <mkdtemp@@Base+0x32630>
   2a5a0:	qdaddle	r4, sl, r7
   2a5a4:	pop	{r1, ip, sp, pc}
   2a5a8:	blls	4c570 <error@@Base+0x1d06c>
   2a5ac:	stmible	r1!, {r2, r8, r9, fp, sp}^
   2a5b0:	ldrdcc	pc, [r0], -r9
   2a5b4:	rscvs	r2, sl, r1, lsl #4
   2a5b8:	adcvs	fp, fp, fp, lsl sl
   2a5bc:	stmibvs	fp!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2a5c0:	svclt	0x005c07da
   2a5c4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   2a5c8:	ldrble	r6, [r3, #427]	; 0x1ab
   2a5cc:	ldrtmi	r4, [r8], -r9, lsr #12
   2a5d0:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   2a5d4:	ldmdbmi	pc, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2a5d8:	ldrbtmi	r4, [r9], #-2079	; 0xfffff7e1
   2a5dc:			; <UNDEFINED> instruction: 0xf5014478
   2a5e0:			; <UNDEFINED> instruction: 0xf004712b
   2a5e4:	strb	pc, [r3, pc, lsl #31]	; <UNPREDICTABLE>
   2a5e8:	ldmdami	sp, {r2, r3, r4, r8, fp, lr}
   2a5ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2a5f0:	msrvc	CPSR_fxc, r1, lsl #10
   2a5f4:			; <UNDEFINED> instruction: 0xff86f004
   2a5f8:	bls	644e8 <mkdtemp@@Base+0x1250c>
   2a5fc:	strbmi	r4, [r0], -r9, asr #12
   2a600:	stc2l	7, cr15, [ip, #996]	; 0x3e4
   2a604:			; <UNDEFINED> instruction: 0xd1a62800
   2a608:			; <UNDEFINED> instruction: 0x46416cb0
   2a60c:			; <UNDEFINED> instruction: 0xf87ef7fa
   2a610:	lslle	r2, r0, #16
   2a614:			; <UNDEFINED> instruction: 0xf0064650
   2a618:	stmdacs	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2a61c:	ldmdbmi	r1, {r1, r2, r5, r7, ip, lr, pc}
   2a620:	ldmdami	r1, {r0, r1, r5, r9, sl, lr}
   2a624:	stmdavs	sl!, {r0, r3, r4, r5, r6, sl, lr}^
   2a628:	msrvc	CPSR_fxc, r1, lsl #10
   2a62c:			; <UNDEFINED> instruction: 0xf0054478
   2a630:			; <UNDEFINED> instruction: 0xe79bf857
   2a634:	stcl	7, cr15, [sl, #876]!	; 0x36c
   2a638:	andeq	fp, r6, r8, lsl #7
   2a63c:	andeq	r0, r0, ip, asr r6
   2a640:	andeq	r6, r3, r8, lsl #11
   2a644:	andeq	lr, r2, lr, asr #3
   2a648:	andeq	r6, r3, lr, asr r5
   2a64c:	andeq	r5, r3, ip, asr #11
   2a650:	andeq	fp, r6, r8, ror #5
   2a654:	andeq	r6, r3, sl, lsl #10
   2a658:	andeq	lr, r2, r8, asr #2
   2a65c:	strdeq	r6, [r3], -r8
   2a660:	andeq	r5, r3, lr, lsl #11
   2a664:	andeq	r6, r3, r0, asr #9
   2a668:	andeq	r5, r3, r0, ror #10
   2a66c:	addlt	fp, r2, r0, ror r5
   2a670:	strmi	r4, [sp], -r6, lsl #12
   2a674:			; <UNDEFINED> instruction: 0xf8fcf7fe
   2a678:			; <UNDEFINED> instruction: 0x4629b1b0
   2a67c:			; <UNDEFINED> instruction: 0x46044d14
   2a680:	ldrbtmi	r4, [sp], #-2068	; 0xfffff7ec
   2a684:	ldrvc	pc, [r1, #-1285]!	; 0xfffffafb
   2a688:			; <UNDEFINED> instruction: 0xf0044478
   2a68c:	shsub8mi	pc, r0, pc	; <UNPREDICTABLE>
   2a690:	ldrdcc	pc, [r4], r4
   2a694:	strtmi	r4, [r9], -r2, lsr #12
   2a698:	blx	febe8690 <mkdtemp@@Base+0xfeb966b4>
   2a69c:			; <UNDEFINED> instruction: 0xf0074630
   2a6a0:	stmdblt	r8, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2a6a4:	ldcllt	0, cr11, [r0, #-8]!
   2a6a8:	strtmi	r4, [r9], -fp, lsl #16
   2a6ac:	andlt	r4, r2, r8, ror r4
   2a6b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2a6b4:	svclt	0x006cf004
   2a6b8:	andls	r6, r1, #6422528	; 0x620000
   2a6bc:			; <UNDEFINED> instruction: 0xf8f8f7f3
   2a6c0:	strtmi	r9, [r9], -r1, lsl #20
   2a6c4:	stmdami	r5, {r0, r1, r9, sl, lr}
   2a6c8:			; <UNDEFINED> instruction: 0xf0034478
   2a6cc:	svclt	0x0000fb4d
   2a6d0:	andeq	r6, r3, r2, ror #8
   2a6d4:	andeq	r5, r3, r8, asr #10
   2a6d8:	andeq	r5, r3, r4, lsl #10
   2a6dc:	andeq	r4, r3, r0, ror #17
   2a6e0:	mvnsmi	lr, sp, lsr #18
   2a6e4:	ldrmi	fp, [r7], -r2, lsl #1
   2a6e8:			; <UNDEFINED> instruction: 0x4604461e
   2a6ec:			; <UNDEFINED> instruction: 0xf7fe4688
   2a6f0:	movwlt	pc, #35007	; 0x88bf	; <UNPREDICTABLE>
   2a6f4:	strmi	r6, [r5], -r3, asr #17
   2a6f8:	eorsle	r2, r7, r0, lsl #22
   2a6fc:	strbmi	r4, [r1], -r0, lsr #16
   2a700:			; <UNDEFINED> instruction: 0x463a4633
   2a704:			; <UNDEFINED> instruction: 0xf0044478
   2a708:	msrcs	SPSR_svc, r1
   2a70c:			; <UNDEFINED> instruction: 0xf0074620
   2a710:	stmiblt	r8!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   2a714:	strtmi	r6, [r0], -r9, lsr #17
   2a718:	cdp2	0, 11, cr15, cr14, cr7, {0}
   2a71c:	ldrtmi	fp, [r9], -r0, asr #19
   2a720:			; <UNDEFINED> instruction: 0xf0074620
   2a724:	ldmiblt	r8, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2a728:			; <UNDEFINED> instruction: 0x4620b2f1
   2a72c:	cdp2	0, 11, cr15, cr0, cr7, {0}
   2a730:	andlt	fp, r2, r0, ror r9
   2a734:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2a738:			; <UNDEFINED> instruction: 0x46424912
   2a73c:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   2a740:			; <UNDEFINED> instruction: 0xf5014478
   2a744:	andlt	r7, r2, r6, lsr r1
   2a748:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2a74c:	svclt	0x0020f004
   2a750:	andls	r6, r1, #6946816	; 0x6a0000
   2a754:			; <UNDEFINED> instruction: 0xf8acf7f3
   2a758:	bls	7cb90 <mkdtemp@@Base+0x2abb4>
   2a75c:			; <UNDEFINED> instruction: 0xf5014479
   2a760:			; <UNDEFINED> instruction: 0x46037136
   2a764:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2a768:	blx	fffe677c <mkdtemp@@Base+0xfff947a0>
   2a76c:	stmdavs	r2, {r0, r3, r8, fp, lr}^
   2a770:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   2a774:	teqvc	r6, r1, lsl #10	; <UNPREDICTABLE>
   2a778:			; <UNDEFINED> instruction: 0xf0034478
   2a77c:	svclt	0x0000faf5
   2a780:	andeq	r5, r3, r0, lsl #10
   2a784:	andeq	r6, r3, r6, lsr #7
   2a788:	andeq	r5, r3, r8, lsr #9
   2a78c:	andeq	r6, r3, r8, lsl #7
   2a790:	andeq	r4, r3, r2, asr #16
   2a794:	andeq	r6, r3, r2, ror r3
   2a798:			; <UNDEFINED> instruction: 0x000347b4
   2a79c:			; <UNDEFINED> instruction: 0x4616b5f8
   2a7a0:			; <UNDEFINED> instruction: 0x460d461f
   2a7a4:			; <UNDEFINED> instruction: 0xf864f7fe
   2a7a8:	strmi	fp, [r4], -r8, lsl #3
   2a7ac:	andcs	r2, r1, r4, lsl r1
   2a7b0:			; <UNDEFINED> instruction: 0xf92ef00b
   2a7b4:	movwcs	r9, #2566	; 0xa06
   2a7b8:	strvs	lr, [r2, -r0, asr #19]
   2a7bc:	andvs	r6, r3, r2, lsl #2
   2a7c0:			; <UNDEFINED> instruction: 0x309cf8d4
   2a7c4:	andsvs	r6, r8, r3, asr #32
   2a7c8:	addseq	pc, ip, r4, asr #17
   2a7cc:	stmdbmi	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2a7d0:	stmdami	r4, {r1, r3, r5, r9, sl, lr}
   2a7d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2a7d8:	teqvc	ip, r1, lsl #10	; <UNPREDICTABLE>
   2a7dc:	blx	ff1667f0 <mkdtemp@@Base+0xff114814>
   2a7e0:	andeq	r6, r3, r0, lsl r3
   2a7e4:	andeq	r4, r3, r2, ror fp
   2a7e8:			; <UNDEFINED> instruction: 0x4615b570
   2a7ec:			; <UNDEFINED> instruction: 0x460e461c
   2a7f0:			; <UNDEFINED> instruction: 0xf83ef7fe
   2a7f4:	stmib	r0, {r4, r8, ip, sp, pc}^
   2a7f8:	cfldrdlt	mvd5, [r0, #-136]!	; 0xffffff78
   2a7fc:	ldrtmi	r4, [r2], -r5, lsl #18
   2a800:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   2a804:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2a808:			; <UNDEFINED> instruction: 0xf5014478
   2a80c:			; <UNDEFINED> instruction: 0xf0047144
   2a810:	svclt	0x0000bebf
   2a814:	andeq	r6, r3, r2, ror #5
   2a818:	andeq	r4, r3, r0, asr #22
   2a81c:			; <UNDEFINED> instruction: 0x4615b570
   2a820:			; <UNDEFINED> instruction: 0x460e461c
   2a824:			; <UNDEFINED> instruction: 0xffe2f7fd
   2a828:	stmib	r0, {r4, r8, ip, sp, pc}^
   2a82c:	cfldrdlt	mvd5, [r0, #-144]!	; 0xffffff70
   2a830:	ldrtmi	r4, [r2], -r5, lsl #18
   2a834:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   2a838:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2a83c:			; <UNDEFINED> instruction: 0xf5014478
   2a840:			; <UNDEFINED> instruction: 0xf004714c
   2a844:	svclt	0x0000bea5
   2a848:	andeq	r6, r3, lr, lsr #5
   2a84c:	andeq	r4, r3, ip, lsl #22
   2a850:			; <UNDEFINED> instruction: 0x460cb510
   2a854:			; <UNDEFINED> instruction: 0xffcaf7fd
   2a858:	movwcs	fp, #280	; 0x118
   2a85c:			; <UNDEFINED> instruction: 0x3324e9c0
   2a860:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
   2a864:	stmdami	r5, {r1, r5, r9, sl, lr}
   2a868:	pop	{r0, r3, r4, r5, r6, sl, lr}
   2a86c:	ldrbtmi	r4, [r8], #-16
   2a870:	cmpvc	r3, r1, lsl #10	; <UNPREDICTABLE>
   2a874:	cdplt	0, 8, cr15, cr12, cr4, {0}
   2a878:	andeq	r6, r3, ip, ror r2
   2a87c:	ldrdeq	r4, [r3], -sl
   2a880:	mvnsmi	lr, sp, lsr #18
   2a884:	ldrmi	fp, [r5], -r2, lsl #1
   2a888:	ldmib	sp, {r2, r3, r4, r9, sl, lr}^
   2a88c:	strmi	r7, [lr], -r8, lsl #16
   2a890:			; <UNDEFINED> instruction: 0xf7fd9101
   2a894:	teqlt	r0, sp, ror #31	; <UNPREDICTABLE>
   2a898:	strtpl	lr, [r8], #-2496	; 0xfffff640
   2a89c:	strhi	lr, [sl, -r0, asr #19]!
   2a8a0:	pop	{r1, ip, sp, pc}
   2a8a4:	stmdbmi	r6, {r4, r5, r6, r7, r8, pc}
   2a8a8:	stmdami	r6, {r1, r4, r5, r9, sl, lr}
   2a8ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2a8b0:	cmpvc	r9, r1, lsl #10	; <UNPREDICTABLE>
   2a8b4:	pop	{r1, ip, sp, pc}
   2a8b8:			; <UNDEFINED> instruction: 0xf00441f0
   2a8bc:	svclt	0x0000be69
   2a8c0:	andeq	r6, r3, r8, lsr r2
   2a8c4:	muleq	r3, sl, sl
   2a8c8:	mvnsmi	lr, #737280	; 0xb4000
   2a8cc:	ldrmi	fp, [r6], -r7, lsl #1
   2a8d0:			; <UNDEFINED> instruction: 0xf8dd4699
   2a8d4:	strmi	r8, [r5], -r8, asr #32
   2a8d8:			; <UNDEFINED> instruction: 0xf7fd460f
   2a8dc:	stmdacs	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2a8e0:	stmdavs	r3, {r0, r2, r3, r4, r5, ip, lr, pc}
   2a8e4:	blcs	2bc0fc <mkdtemp@@Base+0x26a120>
   2a8e8:	stmiavs	r3, {r0, r3, r4, r5, r8, ip, lr, pc}^
   2a8ec:	eorsle	r2, fp, r0, lsl #22
   2a8f0:	blls	490d34 <mkdtemp@@Base+0x43ed58>
   2a8f4:	tstls	r1, r0, lsl sl
   2a8f8:	stmdals	lr, {r0, r9, sl, lr}
   2a8fc:	strbmi	r9, [fp], -r3, lsl #6
   2a900:	ldrtmi	r9, [r2], -r2, lsl #4
   2a904:			; <UNDEFINED> instruction: 0xf8d59000
   2a908:			; <UNDEFINED> instruction: 0xf7fd0438
   2a90c:	movwcs	pc, #19565	; 0x4c6d	; <UNPREDICTABLE>
   2a910:			; <UNDEFINED> instruction: 0x4628215d
   2a914:	ldmdahi	fp, {r2, r6, r7, r8, fp, sp, lr, pc}
   2a918:			; <UNDEFINED> instruction: 0xf0076023
   2a91c:	stmiblt	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
   2a920:	strtmi	r6, [r8], -r1, lsr #17
   2a924:	ldc2	0, cr15, [r8, #28]!
   2a928:			; <UNDEFINED> instruction: 0x6ee1b958
   2a92c:			; <UNDEFINED> instruction: 0xf0074628
   2a930:	ldmdblt	r0!, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2a934:			; <UNDEFINED> instruction: 0xf0074628
   2a938:	ldmdblt	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2a93c:	pop	{r0, r1, r2, ip, sp, pc}
   2a940:	stmdavs	r2!, {r4, r5, r6, r7, r8, r9, pc}^
   2a944:			; <UNDEFINED> instruction: 0xf7f29205
   2a948:	stmdbmi	ip, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2a94c:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   2a950:	cmpvc	pc, r1, lsl #10	; <UNPREDICTABLE>
   2a954:	stmdami	sl, {r0, r1, r9, sl, lr}
   2a958:			; <UNDEFINED> instruction: 0xf0034478
   2a95c:	stmdami	r9, {r0, r2, r9, fp, ip, sp, lr, pc}
   2a960:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   2a964:	blx	66978 <mkdtemp@@Base+0x1499c>
   2a968:	stmdavs	r2, {r0, r1, r2, r8, fp, lr}^
   2a96c:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
   2a970:	cmpvc	pc, r1, lsl #10	; <UNPREDICTABLE>
   2a974:			; <UNDEFINED> instruction: 0xf0034478
   2a978:	svclt	0x0000f9f7
   2a97c:	muleq	r3, r6, r1
   2a980:	andeq	r4, r3, r0, asr r6
   2a984:	andeq	r5, r3, r6, asr #5
   2a988:	andeq	r6, r3, r6, ror r1
   2a98c:			; <UNDEFINED> instruction: 0x000345b8
   2a990:	svcmi	0x00f0e92d
   2a994:	stcmi	6, cr4, [r3], #-20	; 0xffffffec
   2a998:	stmdami	r3!, {r0, r3, r7, ip, sp, pc}
   2a99c:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
   2a9a0:	ldrdge	pc, [r8], #-141	; 0xffffff73
   2a9a4:	pkhbtmi	r4, r9, pc, lsl #12	; <UNPREDICTABLE>
   2a9a8:	strbmi	r4, [r3], -sl, lsl #12
   2a9ac:	msrvc	SPSR_xc, r4, lsl #10
   2a9b0:			; <UNDEFINED> instruction: 0xf0044478
   2a9b4:	ldmdbmi	sp, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   2a9b8:	ldrtmi	r2, [fp], -r0, lsl #12
   2a9bc:			; <UNDEFINED> instruction: 0xf04f4479
   2a9c0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}^
   2a9c4:	strtmi	r1, [r8], -r5, lsl #12
   2a9c8:	strmi	pc, [r0], #-1103	; 0xfffffbb1
   2a9cc:	andne	pc, r0, #1325400064	; 0x4f000000
   2a9d0:	andls	r9, r2, #50331648	; 0x3000000
   2a9d4:			; <UNDEFINED> instruction: 0xf8cd2203
   2a9d8:	strls	sl, [r4], -r0
   2a9dc:	andlt	pc, r4, sp, asr #17
   2a9e0:			; <UNDEFINED> instruction: 0xff7af7fd
   2a9e4:	strbmi	r4, [r8], -r4, lsl #12
   2a9e8:			; <UNDEFINED> instruction: 0xf854f00b
   2a9ec:	subshi	pc, ip, r4, asr #17
   2a9f0:	ldrtmi	r6, [sl], -r6, ror #10
   2a9f4:			; <UNDEFINED> instruction: 0x46214653
   2a9f8:	andcs	r6, r1, r0, lsr #10
   2a9fc:			; <UNDEFINED> instruction: 0xf8cd63a0
   2aa00:	stmib	sp, {ip, sp, pc}^
   2aa04:	strls	r0, [r1], -r2, lsl #12
   2aa08:	ldrteq	pc, [r8], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   2aa0c:	blx	ffb68a0a <mkdtemp@@Base+0xffb16a2e>
   2aa10:	strtmi	r4, [r8], -r7, lsl #20
   2aa14:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   2aa18:			; <UNDEFINED> instruction: 0xf962f7fc
   2aa1c:	andlt	r4, r9, r0, lsr #12
   2aa20:	svchi	0x00f0e8bd
   2aa24:	andeq	r6, r3, r6, asr #2
   2aa28:	andeq	r5, r3, r4, lsr #5
   2aa2c:	andeq	r5, r3, r4, lsr #5
   2aa30:	andeq	r3, r3, r2, asr #31
   2aa34:	ldrtcc	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2aa38:			; <UNDEFINED> instruction: 0x477064d9
   2aa3c:	svcmi	0x00f0e92d
   2aa40:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
   2aa44:	ldrmi	r8, [lr], -r2, lsl #22
   2aa48:	strmi	r4, [r5], -r5, lsr #21
   2aa4c:	strmi	r4, [fp], r5, lsr #23
   2aa50:	addslt	r4, r3, sl, ror r4
   2aa54:	ldrthi	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2aa58:	bls	7c0dac <mkdtemp@@Base+0x76edd0>
   2aa5c:	tstls	r1, #1769472	; 0x1b0000
   2aa60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2aa64:	ldrdcc	pc, [r4], -r8
   2aa68:	bls	80f284 <mkdtemp@@Base+0x7bd2a8>
   2aa6c:	andls	r9, r9, #402653184	; 0x18000000
   2aa70:	rsbsle	r2, r3, r0, lsl #22
   2aa74:			; <UNDEFINED> instruction: 0x27004b9c
   2aa78:	ldrbtmi	r9, [fp], #-1543	; 0xfffff9f9
   2aa7c:	bcc	4662a4 <mkdtemp@@Base+0x4142c8>
   2aa80:	movwls	sl, #35597	; 0x8b0d
   2aa84:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
   2aa88:	and	r9, r3, sl, lsl #6
   2aa8c:	strcc	r9, [r1, -r6, lsl #22]
   2aa90:	strhtle	r4, [r0], #-43	; 0xffffffd5
   2aa94:	ldrdcc	pc, [r0], -r8
   2aa98:	eormi	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   2aa9c:	rscsle	r2, r5, r0, lsl #24
   2aaa0:	blcs	584b34 <mkdtemp@@Base+0x532b58>
   2aaa4:	stfvsd	f5, [r0], #968	; 0x3c8
   2aaa8:	blx	fe9e8a7c <mkdtemp@@Base+0xfe996aa0>
   2aaac:	strmi	r6, [r2], -r1, ror #16
   2aab0:	cfmsub32	mvax4, mvfx4, mvfx8, mvfx1
   2aab4:			; <UNDEFINED> instruction: 0xf0040a10
   2aab8:	stmibvs	r3!, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2aabc:			; <UNDEFINED> instruction: 0xf100071b
   2aac0:			; <UNDEFINED> instruction: 0xf1b98098
   2aac4:	stmible	r1!, {r1, r8, r9, sl, fp}^
   2aac8:			; <UNDEFINED> instruction: 0xf7f36ca0
   2aacc:	stmdavc	r3, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   2aad0:			; <UNDEFINED> instruction: 0xf0002b04
   2aad4:	blcs	18ad90 <mkdtemp@@Base+0x138db4>
   2aad8:	addhi	pc, r6, r0, asr #32
   2aadc:	strtmi	r6, [r0], -r2, ror #24
   2aae0:			; <UNDEFINED> instruction: 0xf7fc6ca1
   2aae4:	stmdacs	r0, {r0, r7, sl, fp, ip, sp, lr, pc}
   2aae8:			; <UNDEFINED> instruction: 0xf040db7e
   2aaec:	stmdavs	r1!, {r0, r1, r2, r5, r7, pc}^
   2aaf0:			; <UNDEFINED> instruction: 0xf004980a
   2aaf4:	stclvs	13, cr15, [r0], #-812	; 0xfffffcd4
   2aaf8:	blx	1fe8acc <mkdtemp@@Base+0x1f96af0>
   2aafc:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2ab00:	cdpvs	0, 6, cr13, cr3, cr4, {6}
   2ab04:	sbcle	r4, r1, #152, 4	; 0x80000009
   2ab08:			; <UNDEFINED> instruction: 0x4628215e
   2ab0c:	stc2	0, cr15, [r8, #-28]!	; 0xffffffe4
   2ab10:			; <UNDEFINED> instruction: 0xf0402800
   2ab14:	stmiavs	r1!, {r1, r2, r4, r6, r7, pc}
   2ab18:			; <UNDEFINED> instruction: 0xf0074628
   2ab1c:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2ab20:	sbchi	pc, pc, r0, asr #32
   2ab24:	strtmi	r6, [r8], -r1, ror #24
   2ab28:	stc2l	0, cr15, [r6], {7}
   2ab2c:			; <UNDEFINED> instruction: 0xf0402800
   2ab30:	strtmi	r8, [r8], -r8, asr #1
   2ab34:	ldc2l	0, cr15, [r8, #-28]!	; 0xffffffe4
   2ab38:			; <UNDEFINED> instruction: 0xf0402800
   2ab3c:	stclvs	0, cr8, [r0], #-776	; 0xfffffcf8
   2ab40:			; <UNDEFINED> instruction: 0xf7f34649
   2ab44:	stmdacs	r0, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2ab48:	adchi	pc, sp, r0, asr #32
   2ab4c:	bl	fe9064e0 <mkdtemp@@Base+0xfe8b4504>
   2ab50:	strbtvs	r0, [r3], -r9, lsl #6
   2ab54:	mcrls	7, 0, lr, cr7, cr10, {4}
   2ab58:	ldrthi	pc, [r8], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   2ab5c:	ldrdvc	pc, [r8], -r8
   2ab60:			; <UNDEFINED> instruction: 0xf8db6833
   2ab64:	addsmi	r0, pc, #0
   2ab68:			; <UNDEFINED> instruction: 0x461fbfb8
   2ab6c:	strteq	pc, [r0], #-263	; 0xfffffef9
   2ab70:	b	13ed108 <mkdtemp@@Base+0x139b12c>
   2ab74:	tstlt	r0, #132, 16	; 0x840000
   2ab78:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
   2ab7c:	tstle	lr, #281018368	; 0x10c00000
   2ab80:	tstcs	r0, r2, asr #12
   2ab84:			; <UNDEFINED> instruction: 0xf8db6037
   2ab88:			; <UNDEFINED> instruction: 0xf7db0000
   2ab8c:			; <UNDEFINED> instruction: 0xf8dae904
   2ab90:	strbmi	r0, [r2], -r0
   2ab94:			; <UNDEFINED> instruction: 0xf7db2100
   2ab98:			; <UNDEFINED> instruction: 0x4628e8fe
   2ab9c:			; <UNDEFINED> instruction: 0xf8d4f006
   2aba0:	eorsle	r2, sl, r0, lsl #16
   2aba4:	blmi	13fd4f4 <mkdtemp@@Base+0x13ab518>
   2aba8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2abac:	blls	484c1c <mkdtemp@@Base+0x432c40>
   2abb0:	cmnle	r6, sl, asr r0
   2abb4:	ldc	0, cr11, [sp], #76	; 0x4c
   2abb8:	pop	{r1, r8, r9, fp, pc}
   2abbc:	andcs	r8, r4, #240, 30	; 0x3c0
   2abc0:			; <UNDEFINED> instruction: 0xf00a4621
   2abc4:	strtmi	pc, [r1], -r7, asr #30
   2abc8:			; <UNDEFINED> instruction: 0xf8cb2204
   2abcc:			; <UNDEFINED> instruction: 0xf8da0000
   2abd0:			; <UNDEFINED> instruction: 0xf00a0000
   2abd4:	blls	1aa8d8 <mkdtemp@@Base+0x1588fc>
   2abd8:	andeq	pc, r0, sl, asr #17
   2abdc:	andhi	pc, r0, r3, asr #17
   2abe0:	stmdals	r8, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2abe4:			; <UNDEFINED> instruction: 0xf84af7fc
   2abe8:	strtmi	r4, [r8], -r1, lsr #12
   2abec:			; <UNDEFINED> instruction: 0xf860f7fc
   2abf0:	stcvs	7, cr14, [r0], #304	; 0x130
   2abf4:			; <UNDEFINED> instruction: 0xf7f34649
   2abf8:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   2abfc:	stmdavs	r2!, {r2, r4, r5, r6, r7, ip, lr, pc}^
   2ac00:			; <UNDEFINED> instruction: 0xf7f29205
   2ac04:	ldmdbmi	fp!, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   2ac08:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   2ac0c:	msrvc	SPSR_fx, r1, lsl #10
   2ac10:	ldmdami	r9!, {r0, r1, r9, sl, lr}
   2ac14:			; <UNDEFINED> instruction: 0xf0034478
   2ac18:	blls	2a8ebc <mkdtemp@@Base+0x256ee0>
   2ac1c:	strtmi	r4, [r8], -r1, lsl #12
   2ac20:			; <UNDEFINED> instruction: 0xf8da9300
   2ac24:			; <UNDEFINED> instruction: 0xf8db3000
   2ac28:			; <UNDEFINED> instruction: 0xf7ff2000
   2ac2c:			; <UNDEFINED> instruction: 0xe7b9fb9f
   2ac30:	strtmi	r6, [r0], -r2, ror #24
   2ac34:			; <UNDEFINED> instruction: 0xf7fc6ca1
   2ac38:	ldrb	pc, [r4, -pc, lsr #20]	; <UNPREDICTABLE>
   2ac3c:			; <UNDEFINED> instruction: 0xf04f9b08
   2ac40:			; <UNDEFINED> instruction: 0x6de20900
   2ac44:	addvs	pc, r7, r5, lsl #10
   2ac48:			; <UNDEFINED> instruction: 0xf8cd6d21
   2ac4c:			; <UNDEFINED> instruction: 0xf8cd9004
   2ac50:	stmib	r3, {ip, pc}^
   2ac54:	stmib	r3, {r8, fp, ip, pc}^
   2ac58:			; <UNDEFINED> instruction: 0xf7fd9902
   2ac5c:			; <UNDEFINED> instruction: 0x4603fbdb
   2ac60:	andls	r3, fp, r1, lsl #6
   2ac64:			; <UNDEFINED> instruction: 0x46a4d0bd
   2ac68:			; <UNDEFINED> instruction: 0xf84c2316
   2ac6c:			; <UNDEFINED> instruction: 0xf04f3bb4
   2ac70:	blls	23a874 <mkdtemp@@Base+0x1e8898>
   2ac74:	blgt	3f4480 <mkdtemp@@Base+0x3a24a4>
   2ac78:	andeq	lr, pc, ip, lsl #17
   2ac7c:	blls	2fc508 <mkdtemp@@Base+0x2aa52c>
   2ac80:	andls	pc, ip, sp, asr #17
   2ac84:	andls	pc, r4, sp, asr #17
   2ac88:			; <UNDEFINED> instruction: 0xf8d5461a
   2ac8c:			; <UNDEFINED> instruction: 0x96020438
   2ac90:	and	pc, r0, sp, asr #17
   2ac94:	blx	fea68c90 <mkdtemp@@Base+0xfea16cb4>
   2ac98:	blcs	518cc <__b64_pton@@Base+0x2e74>
   2ac9c:	mrcge	6, 7, APSR_nzcv, cr6, cr15, {5}
   2aca0:			; <UNDEFINED> instruction: 0xf7dbe7a2
   2aca4:	stmdavs	r2!, {r2, r4, r5, r7, r9, fp, sp, lr, pc}^
   2aca8:			; <UNDEFINED> instruction: 0xf7f29205
   2acac:	ldmdbmi	r3, {r0, r9, sl, fp, ip, sp, lr, pc}
   2acb0:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   2acb4:	msrvc	SPSR_fx, r1, lsl #10
   2acb8:	ldmdami	r1, {r0, r1, r9, sl, lr}
   2acbc:			; <UNDEFINED> instruction: 0xf0034478
   2acc0:	stmdavs	r2!, {r0, r1, r4, r6, fp, ip, sp, lr, pc}^
   2acc4:			; <UNDEFINED> instruction: 0xf7f29205
   2acc8:	stmdbmi	lr, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2accc:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   2acd0:	msrvc	SPSR_fx, r1, lsl #10
   2acd4:	stmdami	ip, {r0, r1, r9, sl, lr}
   2acd8:			; <UNDEFINED> instruction: 0xf0034478
   2acdc:	svclt	0x0000f845
   2ace0:	andeq	sl, r6, r0, lsr lr
   2ace4:	andeq	r0, r0, ip, asr r6
   2ace8:	strdeq	r5, [r3], -r6
   2acec:	andeq	r5, r3, lr, lsl #4
   2acf0:	ldrdeq	sl, [r6], -r8
   2acf4:	ldrdeq	r5, [r3], -sl
   2acf8:	andeq	r3, r3, ip, ror #30
   2acfc:	andeq	r5, r3, r2, lsr lr
   2ad00:	andeq	r3, r3, r4, asr #29
   2ad04:	andeq	r5, r3, r6, lsl lr
   2ad08:	andeq	r4, r3, r0, ror #31
   2ad0c:	addlt	fp, r2, r0, lsl r5
   2ad10:	strcs	r4, [r0], #-1555	; 0xfffff9ed
   2ad14:	strls	r4, [r0], #-1546	; 0xfffff9f6
   2ad18:			; <UNDEFINED> instruction: 0xf7ff2101
   2ad1c:	andlt	pc, r2, r7, lsr #22
   2ad20:	svclt	0x0000bd10
   2ad24:	push	{r1, r2, r3, r6, r7, r9, fp, lr}
   2ad28:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   2ad2c:	addlt	r4, fp, sp, asr #23
   2ad30:	ldrtvs	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2ad34:	ldmdavs	r2!, {r0, r1, r4, r6, r7, fp, ip, lr}^
   2ad38:	movwls	r6, #38939	; 0x981b
   2ad3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ad40:			; <UNDEFINED> instruction: 0xf8dfb30a
   2ad44:	strcs	sl, [r0, #-804]	; 0xfffffcdc
   2ad48:	msrlt	CPSR_, #14614528	; 0xdf0000
   2ad4c:	blmi	ff23c754 <mkdtemp@@Base+0xff1ea778>
   2ad50:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   2ad54:	movwls	r4, #13435	; 0x347b
   2ad58:			; <UNDEFINED> instruction: 0xf8536833
   2ad5c:	cmnlt	ip, r5, lsr #32
   2ad60:	blcs	144df4 <mkdtemp@@Base+0xf2e18>
   2ad64:	stmibvs	r3!, {r2, r3, r8, ip, lr, pc}
   2ad68:	teqle	r1, r9	; <illegal shifter operand>
   2ad6c:	bcs	851fc <mkdtemp@@Base+0x33220>
   2ad70:	smmlaeq	fp, r5, r9, sp
   2ad74:	svcvs	0x00e3d403
   2ad78:	movwls	r2, #11009	; 0x2b01
   2ad7c:	ldmdavs	r2!, {r0, r1, r2, r6, ip, lr, pc}^
   2ad80:	adcmi	r3, sl, #4194304	; 0x400000
   2ad84:	bmi	fef2112c <mkdtemp@@Base+0xfeecf150>
   2ad88:	ldrbtmi	r4, [sl], #-2998	; 0xfffff44a
   2ad8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ad90:	subsmi	r9, sl, r9, lsl #22
   2ad94:	msrhi	SPSR_x, r0, asr #32
   2ad98:	pop	{r0, r1, r3, ip, sp, pc}
   2ad9c:	stclvs	15, cr8, [r0], #-960	; 0xfffffc40
   2ada0:			; <UNDEFINED> instruction: 0xf92af7f3
   2ada4:	stmiavs	r3!, {r3, r4, r6, r7, r8, ip, sp, pc}^
   2ada8:			; <UNDEFINED> instruction: 0xf0002b00
   2adac:			; <UNDEFINED> instruction: 0xf8d4811b
   2adb0:	blcs	37078 <error@@Base+0x7b74>
   2adb4:	adcshi	pc, r0, r0, asr #32
   2adb8:	tstvc	r9, #212, 18	; 0x350000
   2adbc:	svclt	0x0028429f
   2adc0:	addmi	r4, r7, #32505856	; 0x1f00000
   2adc4:	strmi	fp, [r7], -r8, lsr #30
   2adc8:	cmnle	sl, r0, lsl #30
   2adcc:	ldrb	r6, [r0, r3, lsr #19]
   2add0:	stmdavs	r1!, {r0, r3, r5, r7, fp, lr}^
   2add4:			; <UNDEFINED> instruction: 0xf0044478
   2add8:	ldmdavs	r2!, {r0, r1, r7, sl, fp, ip, sp, lr, pc}^
   2addc:	stmdbvs	r3!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2ade0:	mvnsle	r2, r1, lsl #22
   2ade4:	blcs	86d78 <mkdtemp@@Base+0x34d9c>
   2ade8:	sbchi	pc, r6, r0, asr #32
   2adec:	vstmiavs	r0!, {s13-s115}
   2adf0:			; <UNDEFINED> instruction: 0xf0001c7a
   2adf4:	stmdavs	r1!, {r1, r2, r6, r7, pc}^
   2adf8:			; <UNDEFINED> instruction: 0xf7f39102
   2adfc:	stmdbls	r2, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   2ae00:			; <UNDEFINED> instruction: 0x4603463a
   2ae04:	ldrbtmi	r4, [r8], #-2205	; 0xfffff763
   2ae08:	mcrr2	0, 0, pc, r0, cr4	; <UNPREDICTABLE>
   2ae0c:	stclvs	7, cr14, [r0], #888	; 0x378
   2ae10:			; <UNDEFINED> instruction: 0xf8f2f7f3
   2ae14:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2ae18:	stmdavs	r1!, {r0, r4, r5, r7, ip, lr, pc}^
   2ae1c:	stclvs	14, cr6, [r0], #392	; 0x188
   2ae20:	andls	r9, r4, #1073741825	; 0x40000001
   2ae24:			; <UNDEFINED> instruction: 0xf8e8f7f3
   2ae28:	ldmib	sp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr}^
   2ae2c:	strls	r2, [r0, -r4, lsl #2]
   2ae30:	ldrbmi	r4, [r0], -r3, lsl #12
   2ae34:	stc2	0, cr15, [sl], #-16
   2ae38:	andscc	lr, r9, #212, 18	; 0x350000
   2ae3c:	svclt	0x00284293
   2ae40:	ldrmi	r4, [r9, #1555]	; 0x613
   2ae44:	ldrmi	fp, [r9], r8, lsr #30
   2ae48:	svceq	0x0000f1b9
   2ae4c:	stmiavs	r3!, {r0, r1, r2, r4, r7, ip, lr, pc}^
   2ae50:			; <UNDEFINED> instruction: 0xf0002b00
   2ae54:	ldrsbcs	r8, [pc, #-14]	; 2ae4e <__read_chk@plt+0x243ea>
   2ae58:			; <UNDEFINED> instruction: 0xf0074640
   2ae5c:	stmdacs	r0, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   2ae60:	adcshi	pc, r2, r0, asr #32
   2ae64:	strbmi	r6, [r0], -r1, lsr #17
   2ae68:	blx	5e6e8e <mkdtemp@@Base+0x594eb2>
   2ae6c:			; <UNDEFINED> instruction: 0xf0402800
   2ae70:	stmdbls	r2, {r0, r1, r3, r5, r7, pc}
   2ae74:			; <UNDEFINED> instruction: 0xf0074640
   2ae78:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   2ae7c:	adchi	pc, r4, r0, asr #32
   2ae80:			; <UNDEFINED> instruction: 0xf7f36ce0
   2ae84:			; <UNDEFINED> instruction: 0x464af91d
   2ae88:	strbmi	r4, [r0], -r1, lsl #12
   2ae8c:	blx	366eb2 <mkdtemp@@Base+0x314ed6>
   2ae90:			; <UNDEFINED> instruction: 0xf0402800
   2ae94:			; <UNDEFINED> instruction: 0x46408099
   2ae98:	blx	ff1e6ebe <mkdtemp@@Base+0xff194ee2>
   2ae9c:			; <UNDEFINED> instruction: 0xf0402800
   2aea0:	stclvs	0, cr8, [r0], #588	; 0x24c
   2aea4:			; <UNDEFINED> instruction: 0xf7f34649
   2aea8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   2aeac:	mcrvs	1, 3, sp, cr3, cr14, {3}
   2aeb0:	stmdavs	r1!, {r1, r3, r6, r9, sl, lr}^
   2aeb4:	movweq	lr, #39843	; 0x9ba3
   2aeb8:	strbtvs	r9, [r3], -r3, lsl #16
   2aebc:	blx	ff9e6ed6 <mkdtemp@@Base+0xff994efa>
   2aec0:	cmpcs	lr, sp, asr r7
   2aec4:			; <UNDEFINED> instruction: 0xf0074640
   2aec8:	stmdacs	r0, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   2aecc:	adcshi	pc, r8, r0, asr #32
   2aed0:	strbmi	r6, [r0], -r1, lsr #17
   2aed4:	blx	ff866ef8 <mkdtemp@@Base+0xff814f1c>
   2aed8:			; <UNDEFINED> instruction: 0xf0402800
   2aedc:	stclvs	0, cr8, [r0], #-708	; 0xfffffd3c
   2aee0:			; <UNDEFINED> instruction: 0xf8eef7f3
   2aee4:			; <UNDEFINED> instruction: 0x4601463a
   2aee8:			; <UNDEFINED> instruction: 0xf0074640
   2aeec:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   2aef0:	adchi	pc, r6, r0, asr #32
   2aef4:			; <UNDEFINED> instruction: 0xf0074640
   2aef8:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   2aefc:	adchi	pc, r0, r0, asr #32
   2af00:	ldrtmi	r6, [r9], -r0, ror #24
   2af04:			; <UNDEFINED> instruction: 0xf9d0f7f3
   2af08:			; <UNDEFINED> instruction: 0xf0402800
   2af0c:	cdpvs	0, 6, cr8, cr0, cr11, {4}
   2af10:	blne	ff0455a4 <mkdtemp@@Base+0xfeff35c8>
   2af14:	str	r6, [ip, -r0, ror #12]!
   2af18:	bge	2060a0 <mkdtemp@@Base+0x1b40c4>
   2af1c:			; <UNDEFINED> instruction: 0xf7f9a908
   2af20:	stmdacs	r0, {r0, r1, r5, fp, ip, sp, lr, pc}
   2af24:	blls	21f3fc <mkdtemp@@Base+0x1cd420>
   2af28:	addsmi	r6, sl, #1568	; 0x620
   2af2c:	mcrvs	3, 5, sp, cr2, cr15, {0}
   2af30:	ldmdale	ip, {r0, r1, r4, r7, r9, lr}
   2af34:			; <UNDEFINED> instruction: 0x4640215e
   2af38:	blx	4e6f5e <mkdtemp@@Base+0x494f82>
   2af3c:	cmple	sl, r0, lsl #16
   2af40:	strbmi	r6, [r0], -r1, lsr #17
   2af44:	blx	fea66f68 <mkdtemp@@Base+0xfea14f8c>
   2af48:	cmple	r4, r0, lsl #16
   2af4c:	strbmi	r9, [r0], -r7, lsl #20
   2af50:			; <UNDEFINED> instruction: 0xf0079908
   2af54:	stmdacs	r0, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   2af58:	strbmi	sp, [r0], -sp, asr #2
   2af5c:	blx	1966f82 <mkdtemp@@Base+0x1914fa6>
   2af60:	cmple	r8, r0, lsl #16
   2af64:	bls	2068f8 <mkdtemp@@Base+0x1b491c>
   2af68:			; <UNDEFINED> instruction: 0x66631a9b
   2af6c:	stmdavs	r1!, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   2af70:			; <UNDEFINED> instruction: 0xf0044658
   2af74:	str	pc, [r9, -r1, ror #22]!
   2af78:	strbmi	r4, [r0], -r1, lsr #12
   2af7c:			; <UNDEFINED> instruction: 0xf85af005
   2af80:			; <UNDEFINED> instruction: 0xf7f3e724
   2af84:	stmdacs	r0, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
   2af88:	bvs	1a1f368 <mkdtemp@@Base+0x19cd38c>
   2af8c:	ldr	r6, [r2, -r0, ror #25]!
   2af90:	andls	r6, r2, #6422528	; 0x620000
   2af94:	stc2	7, cr15, [ip], {242}	; 0xf2
   2af98:	bls	bd484 <mkdtemp@@Base+0x6b4a8>
   2af9c:			; <UNDEFINED> instruction: 0xf5014479
   2afa0:			; <UNDEFINED> instruction: 0x46037174
   2afa4:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   2afa8:	cdp2	0, 13, cr15, cr14, cr2, {0}
   2afac:	andls	r6, r2, #6422528	; 0x620000
   2afb0:	ldc2l	7, cr15, [lr], #-968	; 0xfffffc38
   2afb4:	bls	bd48c <mkdtemp@@Base+0x6b4b0>
   2afb8:			; <UNDEFINED> instruction: 0xf5014479
   2afbc:			; <UNDEFINED> instruction: 0x4603717c
   2afc0:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   2afc4:	cdp2	0, 13, cr15, cr0, cr2, {0}
   2afc8:	andls	r6, r2, #6422528	; 0x620000
   2afcc:	ldc2l	7, cr15, [r0], #-968	; 0xfffffc38
   2afd0:	bls	bd494 <mkdtemp@@Base+0x6b4b8>
   2afd4:			; <UNDEFINED> instruction: 0xf5014479
   2afd8:			; <UNDEFINED> instruction: 0x4603717c
   2afdc:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   2afe0:	cdp2	0, 12, cr15, cr2, cr2, {0}
   2afe4:	stmdami	sp!, {r2, r3, r5, r8, fp, lr}
   2afe8:	stmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}^
   2afec:	cmnvc	r4, r1, lsl #10	; <UNPREDICTABLE>
   2aff0:			; <UNDEFINED> instruction: 0xf0024478
   2aff4:	stmdavs	r2!, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   2aff8:			; <UNDEFINED> instruction: 0xf7f29202
   2affc:	stmdbmi	r8!, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   2b000:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   2b004:	cmnvc	r4, r1, lsl #10	; <UNPREDICTABLE>
   2b008:	stmdami	r6!, {r0, r1, r9, sl, lr}
   2b00c:			; <UNDEFINED> instruction: 0xf0024478
   2b010:	stmdbmi	r5!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   2b014:	ldrbtmi	r4, [r9], #-2085	; 0xfffff7db
   2b018:			; <UNDEFINED> instruction: 0xf5016862
   2b01c:	ldrbtmi	r7, [r8], #-380	; 0xfffffe84
   2b020:	cdp2	0, 10, cr15, cr2, cr2, {0}
   2b024:	andls	r6, r2, #6422528	; 0x620000
   2b028:	mcrr2	7, 15, pc, r2, cr2	; <UNPREDICTABLE>
   2b02c:	bls	bd4b4 <mkdtemp@@Base+0x6b4d8>
   2b030:			; <UNDEFINED> instruction: 0xf5014479
   2b034:			; <UNDEFINED> instruction: 0x46037174
   2b038:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   2b03c:	cdp2	0, 9, cr15, cr4, cr2, {0}
   2b040:	andls	r6, r2, #6422528	; 0x620000
   2b044:	ldc2	7, cr15, [r4], #-968	; 0xfffffc38
   2b048:	bls	bd4bc <mkdtemp@@Base+0x6b4e0>
   2b04c:			; <UNDEFINED> instruction: 0xf5014479
   2b050:			; <UNDEFINED> instruction: 0x46037174
   2b054:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2b058:	cdp2	0, 8, cr15, cr6, cr2, {0}
   2b05c:	ldm	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b060:	andeq	sl, r6, r6, asr fp
   2b064:	andeq	r0, r0, ip, asr r6
   2b068:	andeq	r5, r3, r8, asr r0
   2b06c:	ldrdeq	r4, [r3], -lr
   2b070:	andeq	r5, r3, ip, ror r0
   2b074:	strdeq	sl, [r6], -r6
   2b078:	andeq	r4, r3, r4, lsl #30
   2b07c:	strdeq	r4, [r3], -lr
   2b080:	andeq	r5, r3, r8, asr #22
   2b084:			; <UNDEFINED> instruction: 0x000348be
   2b088:	andeq	r5, r3, ip, lsr #22
   2b08c:	andeq	r4, r3, sl, asr #27
   2b090:	andeq	r5, r3, r0, lsl fp
   2b094:	muleq	r3, r2, sp
   2b098:	strdeq	r5, [r3], -ip
   2b09c:	andeq	r3, r3, ip, lsr pc
   2b0a0:	andeq	r5, r3, r2, ror #21
   2b0a4:	andeq	r4, r3, r4, asr #26
   2b0a8:	andeq	r5, r3, lr, asr #21
   2b0ac:	andeq	r3, r3, lr, lsl #30
   2b0b0:			; <UNDEFINED> instruction: 0x00035ab4
   2b0b4:	andeq	r4, r3, r2, asr sp
   2b0b8:	muleq	r3, r8, sl
   2b0bc:	andeq	r4, r3, sl, lsl sp
   2b0c0:	ldrbmi	lr, [r0, sp, lsr #18]!
   2b0c4:			; <UNDEFINED> instruction: 0xf8dfb092
   2b0c8:	pkhbtmi	r4, r8, r4, lsl #9
   2b0cc:	ldrcc	pc, [r0], #2271	; 0x8df
   2b0d0:	ldrbtmi	sl, [ip], #-2573	; 0xfffff5f3
   2b0d4:	smlabteq	r8, sp, r9, lr
   2b0d8:	stmdbge	sl, {r3, r6, sl, fp, sp, lr}
   2b0dc:	svcls	0x000858e3
   2b0e0:	tstls	r1, #1769472	; 0x1b0000
   2b0e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b0e8:	stmib	sp, {r8, r9, sp}^
   2b0ec:			; <UNDEFINED> instruction: 0xf7f8330b
   2b0f0:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2b0f4:	eorhi	pc, r2, #64	; 0x40
   2b0f8:	blcs	91d34 <mkdtemp@@Base+0x3fd58>
   2b0fc:	andhi	pc, r7, #64, 4
   2b100:	blcc	d1930 <mkdtemp@@Base+0x7f954>
   2b104:	ldmdavc	r4, {r0, r4, r7, sl, fp, ip}^
   2b108:	tstls	sl, sp, lsl #6
   2b10c:			; <UNDEFINED> instruction: 0xf0064620
   2b110:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   2b114:			; <UNDEFINED> instruction: 0xf1a4d15e
   2b118:	blcs	46be60 <mkdtemp@@Base+0x419e84>
   2b11c:	ldm	pc, {r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2b120:	msrcs	SPSR_fsc, #3
   2b124:			; <UNDEFINED> instruction: 0x23232323
   2b128:			; <UNDEFINED> instruction: 0x23232323
   2b12c:			; <UNDEFINED> instruction: 0x2323cda6
   2b130:	stmdbeq	r3!, {r0, r1, r5, r8, r9, sp}
   2b134:	blcs	111d70 <mkdtemp@@Base+0xbfd94>
   2b138:			; <UNDEFINED> instruction: 0xf8d7d916
   2b13c:	bls	2b8224 <mkdtemp@@Base+0x266248>
   2b140:	ldmdavs	r6, {r0, r2, r3, r4, r6, fp, sp, lr}
   2b144:			; <UNDEFINED> instruction: 0x960fba36
   2b148:	ldmdavs	sl, {r0, r2, r4, r5, r6, r8, ip, sp, pc}
   2b14c:	bcc	133d54 <mkdtemp@@Base+0xe1d78>
   2b150:	svcne	0x0004f852
   2b154:	stmiavs	r8, {r0, r3, r5, r8, ip, sp, pc}^
   2b158:	stmvs	r8, {r3, r4, r8, ip, sp, pc}
   2b15c:			; <UNDEFINED> instruction: 0xf0004286
   2b160:	movwcc	r8, #4327	; 0x10e7
   2b164:	mvnsle	r4, fp, lsr #5
   2b168:	strtmi	r2, [r1], -r0, lsl #10
   2b16c:			; <UNDEFINED> instruction: 0xf0074638
   2b170:			; <UNDEFINED> instruction: 0x4604f9f7
   2b174:	bls	39963c <mkdtemp@@Base+0x347660>
   2b178:	stmdbls	sl, {r3, r4, r5, r9, sl, lr}
   2b17c:			; <UNDEFINED> instruction: 0xf980f007
   2b180:	orrslt	r4, r8, #4, 12	; 0x400000
   2b184:	strcs	r4, [r0], -r0, lsr #12
   2b188:	blx	fe4e915a <mkdtemp@@Base+0xfe49717e>
   2b18c:			; <UNDEFINED> instruction: 0xf04f49f5
   2b190:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   2b194:	tstmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b198:	ldmmi	r3!, {r1, r9, sl, lr}^
   2b19c:			; <UNDEFINED> instruction: 0xf0044478
   2b1a0:	stmdals	fp, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   2b1a4:	bl	febe9114 <mkdtemp@@Base+0xfeb97138>
   2b1a8:			; <UNDEFINED> instruction: 0xf7da980c
   2b1ac:	strtmi	lr, [r8], -ip, lsr #23
   2b1b0:	stc2	7, cr15, [r8, #968]!	; 0x3c8
   2b1b4:			; <UNDEFINED> instruction: 0xf7f24630
   2b1b8:	bmi	ffb6a854 <mkdtemp@@Base+0xffb18878>
   2b1bc:	ldrbtmi	r4, [sl], #-3048	; 0xfffff418
   2b1c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b1c4:	subsmi	r9, sl, r1, lsl fp
   2b1c8:	bichi	pc, r6, r0, asr #32
   2b1cc:	andslt	r4, r2, r0, lsr #12
   2b1d0:			; <UNDEFINED> instruction: 0x87f0e8bd
   2b1d4:	strtmi	r4, [r3], -r6, ror #19
   2b1d8:	ldrbtmi	r4, [r9], #-2278	; 0xfffff71a
   2b1dc:	ldrdcs	pc, [r4], -r8
   2b1e0:	tstmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b1e4:			; <UNDEFINED> instruction: 0xf0044478
   2b1e8:			; <UNDEFINED> instruction: 0xe794fa7b
   2b1ec:			; <UNDEFINED> instruction: 0xf0074638
   2b1f0:			; <UNDEFINED> instruction: 0x4604fa1b
   2b1f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2b1f8:			; <UNDEFINED> instruction: 0xe7c3d0d3
   2b1fc:	stmdals	sl, {r0, r2, r3, r8, fp, ip, pc}
   2b200:	ldc2	7, cr15, [r2, #-968]	; 0xfffffc38
   2b204:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2b208:	cmphi	ip, r0	; <UNPREDICTABLE>
   2b20c:	andcs	sl, r0, #180224	; 0x2c000
   2b210:			; <UNDEFINED> instruction: 0xff28f7f8
   2b214:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2b218:	msrhi	SPSR_, r0, asr #32
   2b21c:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   2b220:			; <UNDEFINED> instruction: 0x464849d5
   2b224:			; <UNDEFINED> instruction: 0xf7db4479
   2b228:	strmi	lr, [r1], -r6, ror #20
   2b22c:			; <UNDEFINED> instruction: 0xf0402800
   2b230:			; <UNDEFINED> instruction: 0x4628813d
   2b234:	stc2	7, cr15, [lr, #992]	; 0x3e0
   2b238:	stmdblt	r0, {r1, r2, r9, sl, lr}^
   2b23c:	stmdbge	ip, {r1, r9, sl, lr}
   2b240:			; <UNDEFINED> instruction: 0xf7f84628
   2b244:	strmi	pc, [r6], -pc, lsl #30
   2b248:			; <UNDEFINED> instruction: 0xf0002800
   2b24c:	ldrtmi	r8, [r0], -pc, lsl #2
   2b250:	ldrbtcc	pc, [pc], #79	; 2b258 <__read_chk@plt+0x247f4>	; <UNPREDICTABLE>
   2b254:	blx	b69226 <mkdtemp@@Base+0xb1724a>
   2b258:	strcs	r4, [r0], -r8, asr #19
   2b25c:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q0.5>
   2b260:			; <UNDEFINED> instruction: 0x46024114
   2b264:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
   2b268:			; <UNDEFINED> instruction: 0xf94cf004
   2b26c:	stmdbls	sp, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   2b270:			; <UNDEFINED> instruction: 0xf7f2980a
   2b274:			; <UNDEFINED> instruction: 0x4605fcd9
   2b278:	suble	r2, r1, r0, lsl #16
   2b27c:	ldc2	7, cr15, [r4], #968	; 0x3c8
   2b280:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2b284:	stmdbge	fp, {r2, r3, r4, r5, ip, lr, pc}
   2b288:	strtmi	r2, [r8], -r0, lsl #4
   2b28c:	mcr2	7, 7, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
   2b290:	stmdbge	lr, {r4, r5, r8, fp, ip, sp, pc}
   2b294:			; <UNDEFINED> instruction: 0xf7f84628
   2b298:	stmdacs	r0, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   2b29c:	adchi	pc, ip, r0
   2b2a0:	blx	1e9272 <mkdtemp@@Base+0x197296>
   2b2a4:			; <UNDEFINED> instruction: 0xf04f49b7
   2b2a8:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   2b2ac:	tstmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b2b0:	ldmmi	r5!, {r1, r9, sl, lr}
   2b2b4:			; <UNDEFINED> instruction: 0xf0044478
   2b2b8:	ldrb	pc, [r2, -r5, lsr #18]!	; <UNPREDICTABLE>
   2b2bc:	stmdals	sl, {r0, r2, r3, r8, fp, ip, pc}
   2b2c0:	ldc2	7, cr15, [r2], #968	; 0x3c8
   2b2c4:	teqlt	r8, #5242880	; 0x500000
   2b2c8:	stc2	7, cr15, [lr], {242}	; 0xf2
   2b2cc:	tstlt	r8, #6291456	; 0x600000
   2b2d0:	strtmi	sl, [r8], -pc, lsl #18
   2b2d4:	ldc2	7, cr15, [r4, #-992]	; 0xfffffc20
   2b2d8:	stmdbge	lr, {r5, r8, fp, ip, sp, pc}
   2b2dc:			; <UNDEFINED> instruction: 0xf7f84628
   2b2e0:	orrslt	pc, r8, #960	; 0x3c0
   2b2e4:	blx	ff9692b4 <mkdtemp@@Base+0xff9172d8>
   2b2e8:			; <UNDEFINED> instruction: 0xf04f49a8
   2b2ec:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   2b2f0:	tstmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b2f4:	stmiami	r6!, {r1, r9, sl, lr}
   2b2f8:			; <UNDEFINED> instruction: 0xf0044478
   2b2fc:	ldrb	pc, [r0, -r3, lsl #18]	; <UNPREDICTABLE>
   2b300:			; <UNDEFINED> instruction: 0xf04f49a4
   2b304:	stmiami	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   2b308:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   2b30c:	vqshl.s8	q2, q12, <illegal reg q0.5>
   2b310:			; <UNDEFINED> instruction: 0xf0044114
   2b314:			; <UNDEFINED> instruction: 0xe744f8f7
   2b318:			; <UNDEFINED> instruction: 0xf04f49a0
   2b31c:	stmiami	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   2b320:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   2b324:	vqshl.s8	q2, q12, <illegal reg q0.5>
   2b328:			; <UNDEFINED> instruction: 0xf0044114
   2b32c:	ldr	pc, [r8, -fp, ror #17]!
   2b330:			; <UNDEFINED> instruction: 0xf013698b
   2b334:	svclt	0x00040502
   2b338:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2b33c:			; <UNDEFINED> instruction: 0xf43f618b
   2b340:	shadd16mi	sl, r8, r4
   2b344:			; <UNDEFINED> instruction: 0xf7fe2500
   2b348:	str	pc, [lr, -r5, lsr #29]
   2b34c:			; <UNDEFINED> instruction: 0xf04f4995
   2b350:			; <UNDEFINED> instruction: 0xf04f33ff
   2b354:	stmib	sp, {r0, r9, fp}^
   2b358:	ldrbtmi	r0, [r9], #-3
   2b35c:	ldmibmi	r2, {r0, r2, r8, ip, pc}
   2b360:	andls	r2, r2, r4, lsl r2
   2b364:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2b368:	movwcc	lr, #2509	; 0x9cd
   2b36c:	andsge	pc, r8, sp, asr #17
   2b370:	blx	fece936c <mkdtemp@@Base+0xfec97390>
   2b374:	stmdbls	pc, {r1, r2, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   2b378:	ldrtmi	r4, [r0], -r1, lsl #13
   2b37c:	sbchi	pc, r8, r9, asr #17
   2b380:	andge	pc, ip, r9, asr #17
   2b384:	sbcscc	pc, r0, r9, asr #17
   2b388:	andne	pc, r8, r9, asr #17
   2b38c:			; <UNDEFINED> instruction: 0xfffaf7f8
   2b390:			; <UNDEFINED> instruction: 0xf0402800
   2b394:			; <UNDEFINED> instruction: 0xf8d980b2
   2b398:	ldrtmi	r1, [r0], -r4
   2b39c:			; <UNDEFINED> instruction: 0xfff2f7f8
   2b3a0:			; <UNDEFINED> instruction: 0xf0402800
   2b3a4:	strtmi	r8, [r9], -sl, lsr #1
   2b3a8:			; <UNDEFINED> instruction: 0xf7f84630
   2b3ac:	stmdacs	r0, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2b3b0:	adchi	pc, r3, r0, asr #32
   2b3b4:	ldrtmi	r4, [r8], -r1, lsr #12
   2b3b8:			; <UNDEFINED> instruction: 0xf8d2f007
   2b3bc:	stmdblt	r0!, {r2, r9, sl, lr}^
   2b3c0:			; <UNDEFINED> instruction: 0x46384631
   2b3c4:			; <UNDEFINED> instruction: 0xf860f007
   2b3c8:	ldmdblt	r0!, {r2, r9, sl, lr}
   2b3cc:			; <UNDEFINED> instruction: 0xf0074638
   2b3d0:	strmi	pc, [r4], -fp, lsr #18
   2b3d4:			; <UNDEFINED> instruction: 0xf43f2800
   2b3d8:	strtmi	sl, [r0], -r4, ror #29
   2b3dc:	ldrbtcc	pc, [pc], #79	; 2b3e4 <__read_chk@plt+0x24980>	; <UNPREDICTABLE>
   2b3e0:	blx	19e93b0 <mkdtemp@@Base+0x19973d4>
   2b3e4:	ldrbtmi	r4, [r9], #-2417	; 0xfffff68f
   2b3e8:	tstmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b3ec:	ldmdami	r0!, {r1, r9, sl, lr}^
   2b3f0:			; <UNDEFINED> instruction: 0xf0044478
   2b3f4:	ldrb	pc, [r4], r7, lsl #17	; <UNPREDICTABLE>
   2b3f8:	andeq	lr, r3, sp, asr #19
   2b3fc:	andls	r2, r2, r1, lsl #2
   2b400:	mvnscc	pc, #79	; 0x4f
   2b404:	andscs	r9, r4, #720896	; 0xb0000
   2b408:	stmdbmi	sl!, {r1, r2, r8, ip, pc}^
   2b40c:	ldrtmi	r9, [r8], -r5
   2b410:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   2b414:			; <UNDEFINED> instruction: 0xf7fd3300
   2b418:	blls	3e9d9c <mkdtemp@@Base+0x397dc0>
   2b41c:	strmi	r9, [r1], fp, lsl #18
   2b420:	sbchi	pc, r8, r0, asr #17
   2b424:			; <UNDEFINED> instruction: 0xf8c94630
   2b428:			; <UNDEFINED> instruction: 0xf7f930d0
   2b42c:	ldmdblt	r8, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}^
   2b430:	ldrdne	pc, [r4], -r9
   2b434:			; <UNDEFINED> instruction: 0xf7f84630
   2b438:	stmdblt	r8!, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2b43c:	ldrtmi	r4, [r0], -r9, lsr #12
   2b440:	mrc2	7, 6, pc, cr12, cr8, {7}
   2b444:	adcsle	r2, r5, r0, lsl #16
   2b448:	blx	ce9418 <mkdtemp@@Base+0xc9743c>
   2b44c:			; <UNDEFINED> instruction: 0xf04f495a
   2b450:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   2b454:	ldmdami	r9, {r1, r9, sl, lr}^
   2b458:	vqshl.s8	q2, q12, <illegal reg q0.5>
   2b45c:			; <UNDEFINED> instruction: 0xf0044114
   2b460:			; <UNDEFINED> instruction: 0x4649f851
   2b464:			; <UNDEFINED> instruction: 0xf7fe4638
   2b468:			; <UNDEFINED> instruction: 0xe69afe15
   2b46c:			; <UNDEFINED> instruction: 0x4628a910
   2b470:	mcrr2	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
   2b474:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2b478:	mcrge	4, 7, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   2b47c:	stmdals	ip, {r4, r8, r9, fp, ip, pc}
   2b480:	svccc	0x0080f5b3
   2b484:	movwls	sp, #12878	; 0x324e
   2b488:	ldclcc	0, cr15, [pc], #316	; 2b5cc <__read_chk@plt+0x24b68>
   2b48c:	andcs	r4, r2, #76, 22	; 0x13000
   2b490:	vhadd.s8	d25, d0, d1
   2b494:	ldrbtmi	r1, [fp], #-257	; 0xfffffeff
   2b498:			; <UNDEFINED> instruction: 0xf8cd4638
   2b49c:			; <UNDEFINED> instruction: 0x96028010
   2b4a0:	andgt	pc, r0, sp, asr #17
   2b4a4:			; <UNDEFINED> instruction: 0xf89ef7fd
   2b4a8:	ldrb	r9, [lr], -ip, lsl #12
   2b4ac:	strbmi	r4, [sl], -r5, asr #18
   2b4b0:			; <UNDEFINED> instruction: 0xf04f4845
   2b4b4:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   2b4b8:	vqshl.s8	q2, q12, <illegal reg q0.5>
   2b4bc:			; <UNDEFINED> instruction: 0xf0044114
   2b4c0:	strbt	pc, [lr], -r1, lsr #16	; <UNPREDICTABLE>
   2b4c4:	strmi	r4, [r6], -r1, asr #18
   2b4c8:			; <UNDEFINED> instruction: 0xf04f4841
   2b4cc:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   2b4d0:	vqshl.s8	q2, q12, <illegal reg q0.5>
   2b4d4:			; <UNDEFINED> instruction: 0xf0044114
   2b4d8:			; <UNDEFINED> instruction: 0xe662f815
   2b4dc:			; <UNDEFINED> instruction: 0xf9e8f7f2
   2b4e0:			; <UNDEFINED> instruction: 0xf04f493c
   2b4e4:			; <UNDEFINED> instruction: 0x260034ff
   2b4e8:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q0.5>
   2b4ec:			; <UNDEFINED> instruction: 0x46024114
   2b4f0:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   2b4f4:			; <UNDEFINED> instruction: 0xf806f004
   2b4f8:			; <UNDEFINED> instruction: 0xf7f2e653
   2b4fc:	ldmdbmi	r7!, {r0, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   2b500:	ldrbtcc	pc, [pc], #79	; 2b508 <__read_chk@plt+0x24aa4>	; <UNPREDICTABLE>
   2b504:			; <UNDEFINED> instruction: 0x46024479
   2b508:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   2b50c:	ldmdbmi	r5!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   2b510:	ldrbtcc	pc, [pc], #79	; 2b518 <__read_chk@plt+0x24ab4>	; <UNPREDICTABLE>
   2b514:	ldrbtmi	r4, [r9], #-2100	; 0xfffff7cc
   2b518:	vqshl.s8	q2, q12, <illegal reg q0.5>
   2b51c:			; <UNDEFINED> instruction: 0xf0034114
   2b520:			; <UNDEFINED> instruction: 0xe64afff1
   2b524:			; <UNDEFINED> instruction: 0x46024931
   2b528:			; <UNDEFINED> instruction: 0xf04f4831
   2b52c:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   2b530:	vqshl.s8	q2, q12, <illegal reg q0.5>
   2b534:			; <UNDEFINED> instruction: 0xf0034114
   2b538:	ldrt	pc, [r2], -r5, ror #31	; <UNPREDICTABLE>
   2b53c:			; <UNDEFINED> instruction: 0xf9b8f7f2
   2b540:			; <UNDEFINED> instruction: 0xf04f492c
   2b544:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   2b548:	tstmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b54c:	stmdami	sl!, {r1, r9, sl, lr}
   2b550:			; <UNDEFINED> instruction: 0xf0034478
   2b554:			; <UNDEFINED> instruction: 0xe630ffd7
   2b558:	mrc	7, 2, APSR_nzcv, cr8, cr10, {6}
   2b55c:	andeq	sl, r6, lr, lsr #15
   2b560:	andeq	r0, r0, ip, asr r6
   2b564:	andeq	r5, r3, r2, asr r9
   2b568:	andeq	r4, r3, r0, asr #26
   2b56c:	andeq	sl, r6, r2, asr #13
   2b570:	andeq	r5, r3, sl, lsl #18
   2b574:	andeq	r4, r3, r0, lsr #24
   2b578:	andeq	r4, r3, ip, asr ip
   2b57c:	andeq	r5, r3, r8, lsl #17
   2b580:	andeq	r4, r3, lr, asr #23
   2b584:	andeq	r5, r3, sl, lsr r8
   2b588:	andeq	r4, r3, r0, lsl #23
   2b58c:	strdeq	r5, [r3], -r6
   2b590:	andeq	r4, r3, ip, lsr fp
   2b594:	ldrdeq	r5, [r3], -sl
   2b598:	andeq	r4, r3, ip, lsl fp
   2b59c:	andeq	r5, r3, r2, asr #15
   2b5a0:	andeq	r4, r3, r4, lsl #22
   2b5a4:	andeq	r4, r3, r2, lsl fp
   2b5a8:	andeq	r4, r3, r2, ror #21
   2b5ac:	strdeq	r5, [r3], -lr
   2b5b0:	andeq	r4, r3, ip, ror #21
   2b5b4:	andeq	r4, r3, r8, lsr sl
   2b5b8:	muleq	r3, r2, r6
   2b5bc:	strdeq	r4, [r3], -ip
   2b5c0:	andeq	r4, r3, lr, lsr sl
   2b5c4:	andeq	r5, r3, lr, lsr #12
   2b5c8:	ldrdeq	r4, [r3], -r8
   2b5cc:	andeq	r5, r3, r6, lsl r6
   2b5d0:	andeq	r4, r3, r8, asr r9
   2b5d4:	strdeq	r5, [r3], -ip
   2b5d8:	andeq	r4, r3, r2, asr #18
   2b5dc:	andeq	r5, r3, r0, ror #11
   2b5e0:	andeq	r4, r3, sl, asr #18
   2b5e4:	andeq	r5, r3, lr, asr #11
   2b5e8:	ldrdeq	r4, [r3], -r8
   2b5ec:			; <UNDEFINED> instruction: 0x000355b6
   2b5f0:	andeq	r4, r3, ip, ror r9
   2b5f4:	muleq	r3, lr, r5
   2b5f8:	andeq	r0, r3, r0, lsr #20
   2b5fc:	ldrlt	fp, [r0], #-352	; 0xfffffea0
   2b600:	bcs	545610 <mkdtemp@@Base+0x4f3634>
   2b604:	andcs	sp, r0, r3
   2b608:	blmi	169784 <mkdtemp@@Base+0x1177a8>
   2b60c:			; <UNDEFINED> instruction: 0xf85d4770
   2b610:	ldrmi	r4, [sl], -r4, lsl #22
   2b614:	svclt	0x006af7fe
   2b618:	ldrbmi	r2, [r0, -r0]!
   2b61c:			; <UNDEFINED> instruction: 0x4615b570
   2b620:	strmi	r4, [r6], -ip, asr #24
   2b624:	ldrmi	r4, [r0], -ip, asr #22
   2b628:	stmdbmi	ip, {r2, r3, r4, r5, r6, sl, lr}^
   2b62c:	addlt	r4, r6, ip, asr #20
   2b630:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2b634:	orrvs	pc, r6, r1, lsl #10
   2b638:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   2b63c:			; <UNDEFINED> instruction: 0xf04f9305
   2b640:			; <UNDEFINED> instruction: 0xf7fd0300
   2b644:	stmdavs	r3, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
   2b648:	teqlt	r8, r4, lsl #12
   2b64c:	tstle	r5, r4, lsl fp
   2b650:			; <UNDEFINED> instruction: 0x462a4631
   2b654:			; <UNDEFINED> instruction: 0xff4af7fe
   2b658:	stmdavs	r3!, {r5, r6, r8, r9, fp, ip, sp, pc}
   2b65c:	stmdale	r9!, {r1, r2, r4, r8, r9, fp, sp}
   2b660:	vrshr.s64	d18, d0, #64
   2b664:	blx	8abfec <mkdtemp@@Base+0x85a010>
   2b668:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
   2b66c:	bge	160afc <mkdtemp@@Base+0x10eb20>
   2b670:	strtmi	sl, [r8], -r3, lsl #18
   2b674:			; <UNDEFINED> instruction: 0xff44f006
   2b678:	cmple	fp, r0, lsl #16
   2b67c:			; <UNDEFINED> instruction: 0xf0064628
   2b680:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2b684:			; <UNDEFINED> instruction: 0xf8d4d156
   2b688:	bls	13f950 <mkdtemp@@Base+0xed974>
   2b68c:	stmdblt	r5, {r0, r4, r8, sl, fp, ip}
   2b690:	stmdbvs	r3!, {r0, r4, r9, sl, lr}^
   2b694:	svcvs	0x00a3b9cb
   2b698:			; <UNDEFINED> instruction: 0xd32f428b
   2b69c:	addmi	r6, fp, #3632	; 0xe30
   2b6a0:	bne	1720374 <mkdtemp@@Base+0x16ce398>
   2b6a4:	stmdbls	r3, {r5, r7, sl, fp, sp, lr}
   2b6a8:			; <UNDEFINED> instruction: 0xb1ad66e3
   2b6ac:			; <UNDEFINED> instruction: 0xffdcf7f8
   2b6b0:	teqle	r1, r0, lsl #16
   2b6b4:	blmi	a3df68 <mkdtemp@@Base+0x9ebf8c>
   2b6b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b6bc:	blls	18572c <mkdtemp@@Base+0x133750>
   2b6c0:	qdaddle	r4, sl, r5
   2b6c4:	andlt	r2, r6, r0
   2b6c8:	mcrvs	13, 7, fp, cr3, cr0, {3}
   2b6cc:	bne	170745c <mkdtemp@@Base+0x16b5480>
   2b6d0:	strmi	r6, [sl], #-1763	; 0xfffff91d
   2b6d4:	strb	r6, [sp, r2, ror #14]!
   2b6d8:	stc2l	7, cr15, [r0, #-992]!	; 0xfffffc20
   2b6dc:	rscle	r2, r9, r0, lsl #16
   2b6e0:	andls	r6, r1, #6422528	; 0x620000
   2b6e4:			; <UNDEFINED> instruction: 0xf8e4f7f2
   2b6e8:	bls	7db6c <mkdtemp@@Base+0x2bb90>
   2b6ec:			; <UNDEFINED> instruction: 0xf5014479
   2b6f0:	strmi	r6, [r3], -r6, lsl #3
   2b6f4:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   2b6f8:	blx	de770a <mkdtemp@@Base+0xd9572e>
   2b6fc:			; <UNDEFINED> instruction: 0x460a481c
   2b700:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   2b704:			; <UNDEFINED> instruction: 0xff44f003
   2b708:	ldmdami	sl, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2b70c:	stmdavs	r1!, {r1, r3, r9, sl, lr}^
   2b710:			; <UNDEFINED> instruction: 0xf0034478
   2b714:			; <UNDEFINED> instruction: 0xe7cdff3d
   2b718:	andls	r6, r1, #6422528	; 0x620000
   2b71c:			; <UNDEFINED> instruction: 0xf8c8f7f2
   2b720:	bls	7db7c <mkdtemp@@Base+0x2bba0>
   2b724:			; <UNDEFINED> instruction: 0xf5014479
   2b728:	strmi	r6, [r3], -r6, lsl #3
   2b72c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   2b730:	blx	6e7742 <mkdtemp@@Base+0x695766>
   2b734:	andls	r6, r1, #6422528	; 0x620000
   2b738:			; <UNDEFINED> instruction: 0xf8baf7f2
   2b73c:	bls	7db84 <mkdtemp@@Base+0x2bba8>
   2b740:			; <UNDEFINED> instruction: 0xf5014479
   2b744:	strmi	r6, [r3], -r6, lsl #3
   2b748:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   2b74c:	blx	36775e <mkdtemp@@Base+0x315782>
   2b750:	ldcl	7, cr15, [ip, #-872]	; 0xfffffc98
   2b754:	andeq	sl, r6, r8, asr r2
   2b758:	andeq	r0, r0, ip, asr r6
   2b75c:			; <UNDEFINED> instruction: 0x000354b2
   2b760:	andeq	r4, r3, r4, asr #20
   2b764:	andeq	sl, r6, r8, asr #3
   2b768:	strdeq	r5, [r3], -r8
   2b76c:	andeq	r4, r3, lr, lsl #17
   2b770:	andeq	r4, r3, r6, lsl #16
   2b774:	andeq	r4, r3, r4, lsr #16
   2b778:	andeq	r5, r3, r0, asr #7
   2b77c:	andeq	r4, r3, r2, lsr r8
   2b780:	andeq	r5, r3, r4, lsr #7
   2b784:	muleq	r3, lr, r7
   2b788:	strdlt	fp, [r7], r0
   2b78c:			; <UNDEFINED> instruction: 0x46174c58
   2b790:	ldrbtmi	r4, [ip], #-2904	; 0xfffff4a8
   2b794:	andls	r4, r1, r8, asr r9
   2b798:	bmi	163cfe0 <mkdtemp@@Base+0x15eb004>
   2b79c:	stmiapl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   2b7a0:	cmpmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b7a4:	cfstrsls	mvf4, [r1, #-488]	; 0xfffffe18
   2b7a8:	movwls	r6, #22555	; 0x581b
   2b7ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b7b0:			; <UNDEFINED> instruction: 0xf87cf7fd
   2b7b4:	ldrbtmi	r4, [lr], #-3666	; 0xfffff1ae
   2b7b8:	strmi	r6, [r4], -r3, lsl #16
   2b7bc:	blcs	557be4 <mkdtemp@@Base+0x505c08>
   2b7c0:	blcs	15f870 <mkdtemp@@Base+0x10d894>
   2b7c4:	stmibvs	r3!, {r0, r4, r5, r8, ip, lr, pc}
   2b7c8:	strle	r0, [r9, #-1818]	; 0xfffff8e6
   2b7cc:	stmdavs	r1!, {r0, r2, r3, r6, r8, r9, fp, lr}^
   2b7d0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2b7d4:	strble	r0, [r4, #-667]!	; 0xfffffd65
   2b7d8:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   2b7dc:			; <UNDEFINED> instruction: 0xff2cf003
   2b7e0:	ldrtmi	sl, [r8], -r4, lsl #18
   2b7e4:	cdp2	0, 8, cr15, cr0, cr6, {0}
   2b7e8:	cmnle	r0, r0, lsl #16
   2b7ec:	movwcc	r6, #6755	; 0x1a63
   2b7f0:	svcvs	0x00e3d002
   2b7f4:	andsle	r2, lr, r2, lsl #22
   2b7f8:	stmdavs	r1!, {r2, r6, fp, lr}^
   2b7fc:			; <UNDEFINED> instruction: 0xf0034478
   2b800:	bmi	112b324 <mkdtemp@@Base+0x10d9348>
   2b804:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   2b808:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b80c:	subsmi	r9, sl, r5, lsl #22
   2b810:	andcs	sp, r0, r5, asr #2
   2b814:	ldcllt	0, cr11, [r0, #28]!
   2b818:	ldrtmi	r4, [sl], -r9, lsr #12
   2b81c:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   2b820:	mvnle	r2, r0, lsl #16
   2b824:	blcs	1458b8 <mkdtemp@@Base+0xf38dc>
   2b828:	ldmdami	sl!, {r0, r2, r3, r6, r7, ip, lr, pc}
   2b82c:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   2b830:	cdp2	0, 10, cr15, cr14, cr3, {0}
   2b834:	blls	1657d0 <mkdtemp@@Base+0x1137f4>
   2b838:	bicsle	r2, sp, r1, lsl #22
   2b83c:	stmdbge	r2, {r0, r1, r9, fp, sp, pc}
   2b840:			; <UNDEFINED> instruction: 0xf0064638
   2b844:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   2b848:	ldrtmi	sp, [r8], -r1, asr #2
   2b84c:	cdp2	0, 6, cr15, cr12, cr6, {0}
   2b850:	teqle	ip, r0, lsl #16
   2b854:	bls	1073e8 <mkdtemp@@Base+0xb540c>
   2b858:	addsmi	r6, r3, #6356992	; 0x610000
   2b85c:	stmdami	lr!, {r1, r3, r4, r8, r9, ip, lr, pc}
   2b860:			; <UNDEFINED> instruction: 0xf0034478
   2b864:	ldmib	sp, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   2b868:	sfmvs	f1, 2, [r0], #8
   2b86c:	ldc2	7, cr15, [r6], {248}	; 0xf8
   2b870:	vfmavs.f16	s23, s6, s1	; <UNPREDICTABLE>
   2b874:	bne	fe712088 <mkdtemp@@Base+0xfe6c00ac>
   2b878:	strb	r6, [r2, r3, ror #13]
   2b87c:			; <UNDEFINED> instruction: 0xf818f7f2
   2b880:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
   2b884:	cmpmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b888:	stmdami	r5!, {r1, r9, sl, lr}
   2b88c:			; <UNDEFINED> instruction: 0xf0034478
   2b890:			; <UNDEFINED> instruction: 0xe7eefe39
   2b894:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   2b898:	cdp2	0, 7, cr15, cr10, cr3, {0}
   2b89c:			; <UNDEFINED> instruction: 0xf7dae7b1
   2b8a0:			; <UNDEFINED> instruction: 0x460aecb6
   2b8a4:	ldrtmi	r4, [r8], -r0, lsr #18
   2b8a8:			; <UNDEFINED> instruction: 0xf0074479
   2b8ac:			; <UNDEFINED> instruction: 0xf7f1fd25
   2b8b0:	blmi	7eb8b4 <mkdtemp@@Base+0x7998d8>
   2b8b4:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
   2b8b8:	strmi	r4, [r2], -r4, asr #2
   2b8bc:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   2b8c0:	cdp2	0, 2, cr15, cr0, cr3, {0}
   2b8c4:			; <UNDEFINED> instruction: 0x4638491b
   2b8c8:			; <UNDEFINED> instruction: 0xf0074479
   2b8cc:			; <UNDEFINED> instruction: 0xf7f1fd15
   2b8d0:	blmi	6ab894 <mkdtemp@@Base+0x6598b8>
   2b8d4:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
   2b8d8:	strmi	r4, [r2], -r4, asr #2
   2b8dc:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   2b8e0:	cdp2	0, 1, cr15, cr0, cr3, {0}
   2b8e4:			; <UNDEFINED> instruction: 0x46384916
   2b8e8:			; <UNDEFINED> instruction: 0xf0074479
   2b8ec:	svclt	0x0000fd05
   2b8f0:	andeq	sl, r6, lr, ror #1
   2b8f4:	andeq	r0, r0, ip, asr r6
   2b8f8:	andeq	r5, r3, r8, asr #6
   2b8fc:	andeq	r4, r3, r0, lsl #16
   2b900:	andeq	sl, r6, sl, asr #1
   2b904:	andeq	r0, r0, r0, asr #13
   2b908:	strdeq	r4, [r3], -lr
   2b90c:	andeq	r4, r3, ip, ror #16
   2b910:	andeq	sl, r6, sl, ror r0
   2b914:	andeq	r4, r3, r6, lsl #15
   2b918:	andeq	r4, r3, ip, ror #16
   2b91c:	andeq	r5, r3, r2, ror #4
   2b920:	andeq	r4, r3, r0, ror #16
   2b924:	andeq	r4, r3, r2, lsl #16
   2b928:	andeq	r4, r3, ip, asr r7
   2b92c:	andeq	r5, r3, r0, lsr r2
   2b930:	andeq	r4, r3, r6, ror r7
   2b934:	andeq	r4, r3, r0, lsl #15
   2b938:	andeq	r5, r3, r0, lsl r2
   2b93c:	andeq	r4, r3, r6, lsr #15
   2b940:	andeq	r4, r3, r0, ror #14
   2b944:			; <UNDEFINED> instruction: 0x4617b5f8
   2b948:	strmi	r4, [r6], -r5, lsr #26
   2b94c:	bmi	97d194 <mkdtemp@@Base+0x92b1b8>
   2b950:			; <UNDEFINED> instruction: 0xf505447d
   2b954:	ldrbtmi	r6, [sl], #-1420	; 0xfffffa74
   2b958:			; <UNDEFINED> instruction: 0xf7fc4629
   2b95c:	strmi	pc, [r4], -r7, lsr #31
   2b960:			; <UNDEFINED> instruction: 0xf0064638
   2b964:	bllt	1a6b0f0 <mkdtemp@@Base+0x1a19114>
   2b968:	stmdavs	r3!, {r2, r4, r8, ip, sp, pc}
   2b96c:	andle	r2, r9, r4, lsl fp
   2b970:	ldrtmi	r4, [r8], -r1, lsr #12
   2b974:	blx	ff8e798e <mkdtemp@@Base+0xff8959b2>
   2b978:	smlatblt	fp, r3, fp, r6
   2b97c:	orrlt	r6, r3, r3, lsr #18
   2b980:	ldcllt	0, cr2, [r8]
   2b984:			; <UNDEFINED> instruction: 0x463a4631
   2b988:			; <UNDEFINED> instruction: 0xf7fe4620
   2b98c:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2b990:			; <UNDEFINED> instruction: 0x4621d1f6
   2b994:			; <UNDEFINED> instruction: 0xf0044638
   2b998:	blvs	fe92a8e4 <mkdtemp@@Base+0xfe8d8908>
   2b99c:	mvnle	r2, r0, lsl #22
   2b9a0:	ldmdami	r1, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2b9a4:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   2b9a8:	cdp2	0, 4, cr15, cr6, cr3, {0}
   2b9ac:	stclvs	3, cr2, [r0], #-4
   2b9b0:			; <UNDEFINED> instruction: 0xf7f26123
   2b9b4:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
   2b9b8:	strtmi	sp, [r1], -r2, ror #3
   2b9bc:			; <UNDEFINED> instruction: 0xf0044638
   2b9c0:			; <UNDEFINED> instruction: 0xe7ddfb39
   2b9c4:			; <UNDEFINED> instruction: 0xff74f7f1
   2b9c8:	strmi	r4, [r2], -r9, lsr #12
   2b9cc:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   2b9d0:	ldc2	0, cr15, [r8, #12]
   2b9d4:	ldrtmi	r4, [r8], -r6, lsl #18
   2b9d8:			; <UNDEFINED> instruction: 0xf0074479
   2b9dc:	svclt	0x0000fc8d
   2b9e0:	muleq	r3, r4, r1
   2b9e4:	andeq	r4, r3, r6, lsr #15
   2b9e8:	andeq	r4, r3, r6, ror r7
   2b9ec:			; <UNDEFINED> instruction: 0x000346b6
   2b9f0:	andeq	r4, r3, ip, lsr #14
   2b9f4:	ldrblt	r4, [r0, #-2329]!	; 0xfffff6e7
   2b9f8:			; <UNDEFINED> instruction: 0x46064614
   2b9fc:	bmi	63d244 <mkdtemp@@Base+0x5eb268>
   2ba00:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q0.5>
   2ba04:	ldrbtmi	r4, [sl], #-372	; 0xfffffe8c
   2ba08:			; <UNDEFINED> instruction: 0xff50f7fc
   2ba0c:	tstlt	r0, r5, lsl #12
   2ba10:	blcs	545a24 <mkdtemp@@Base+0x4f3a48>
   2ba14:	strtmi	sp, [r0], -r9
   2ba18:	stc2	0, cr15, [r6, #24]
   2ba1c:	strtmi	fp, [r0], -r8, ror #18
   2ba20:			; <UNDEFINED> instruction: 0xf0044629
   2ba24:	andcs	pc, r0, r1, asr #23
   2ba28:			; <UNDEFINED> instruction: 0x4631bd70
   2ba2c:			; <UNDEFINED> instruction: 0xf7fe4622
   2ba30:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   2ba34:	andcs	sp, r0, pc, ror #1
   2ba38:			; <UNDEFINED> instruction: 0xf7f1bd70
   2ba3c:	blmi	2ab728 <mkdtemp@@Base+0x25974c>
   2ba40:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
   2ba44:			; <UNDEFINED> instruction: 0x46024174
   2ba48:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   2ba4c:	ldc2l	0, cr15, [sl, #-12]
   2ba50:	strtmi	r4, [r0], -r6, lsl #18
   2ba54:			; <UNDEFINED> instruction: 0xf0074479
   2ba58:	svclt	0x0000fc4f
   2ba5c:	andeq	r5, r3, r4, ror #1
   2ba60:	andeq	r4, r3, r6, lsr r7
   2ba64:	andeq	r5, r3, r4, lsr #1
   2ba68:	andeq	r4, r3, sl, lsr r6
   2ba6c:	strdeq	r4, [r3], -r0
   2ba70:			; <UNDEFINED> instruction: 0x4615b5f0
   2ba74:	strmi	r4, [r6], -r2, asr #24
   2ba78:	ldrmi	r4, [r0], -r2, asr #22
   2ba7c:	stmdbmi	r2, {r2, r3, r4, r5, r6, sl, lr}^
   2ba80:	addlt	r4, r5, r2, asr #20
   2ba84:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2ba88:	orrmi	pc, ip, r1, lsl #4
   2ba8c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   2ba90:			; <UNDEFINED> instruction: 0xf04f9303
   2ba94:			; <UNDEFINED> instruction: 0xf7fc0300
   2ba98:	stmdavs	r3, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   2ba9c:	tstlt	r8, r4, lsl #12
   2baa0:	suble	r2, sp, r4, lsl fp
   2baa4:	cmnle	r5, r3, lsl #22
   2baa8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   2baac:			; <UNDEFINED> instruction: 0xf0064628
   2bab0:	stmdacs	r0, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   2bab4:	stmdbge	r1, {r2, r3, r6, r8, ip, lr, pc}
   2bab8:			; <UNDEFINED> instruction: 0xf0064628
   2babc:	stmdacs	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   2bac0:	stmdbge	r2, {r1, r2, r6, r8, ip, lr, pc}
   2bac4:			; <UNDEFINED> instruction: 0xf0064628
   2bac8:	stmdacs	r0, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
   2bacc:	strtmi	sp, [r8], -r0, asr #2
   2bad0:	stc2	0, cr15, [sl, #-24]!	; 0xffffffe8
   2bad4:	teqle	fp, r0, lsl #16
   2bad8:	tstcs	r4, r1, lsl #20
   2badc:	strcs	r9, [r1, -r2, lsl #22]
   2bae0:	ldrdeq	pc, [r8], r4
   2bae4:	stmib	r4, {r0, r5, sp, lr}^
   2bae8:	stmdavs	r1!, {r0, r3, r4, r8, r9, sp}^
   2baec:	biclt	r6, r0, r7, ror #1
   2baf0:	strmi	r4, [sl], -r7, lsr #28
   2baf4:	ldrbtmi	r4, [lr], #-2087	; 0xfffff7d9
   2baf8:	strmi	pc, [ip], r6, lsl #4
   2bafc:			; <UNDEFINED> instruction: 0x46314478
   2bb00:	stc2l	0, cr15, [r4, #12]
   2bb04:	stmdavs	r1!, {r3, r5, r9, sl, lr}^
   2bb08:	ldmib	r4, {r1, r3, r4, r5, r9, sl, lr}^
   2bb0c:	strmi	r5, [r8, r2, lsr #6]!
   2bb10:	stmdavs	r2!, {r0, r5, fp, lr}^
   2bb14:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2bb18:	ldc2	0, cr15, [r8, #12]!
   2bb1c:	ldmib	r4, {r0, r5, r6, fp, sp, lr}^
   2bb20:	ldmdami	lr, {r0, r3, r4, r8, r9, sp}
   2bb24:			; <UNDEFINED> instruction: 0xf0034478
   2bb28:	bmi	7ab1f4 <mkdtemp@@Base+0x759218>
   2bb2c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   2bb30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bb34:	subsmi	r9, sl, r3, lsl #22
   2bb38:	andcs	sp, r0, sl, lsl r1
   2bb3c:	ldcllt	0, cr11, [r0, #20]!
   2bb40:			; <UNDEFINED> instruction: 0x462a4631
   2bb44:	ldc2l	7, cr15, [r2], {254}	; 0xfe
   2bb48:	mvnle	r2, r0, lsl #16
   2bb4c:	str	r6, [r9, r3, lsr #16]!
   2bb50:	mcr2	7, 5, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
   2bb54:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   2bb58:	orrmi	pc, ip, r3, lsl #4
   2bb5c:	ldmdami	r2, {r1, r9, sl, lr}
   2bb60:			; <UNDEFINED> instruction: 0xf0034478
   2bb64:	ldmdbmi	r1, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   2bb68:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2bb6c:	blx	ff167b92 <mkdtemp@@Base+0xff115bb6>
   2bb70:	bl	1369ae0 <mkdtemp@@Base+0x1317b04>
   2bb74:	strtmi	r4, [r8], -lr, lsl #18
   2bb78:	ldrbtmi	r6, [r9], #-2146	; 0xfffff79e
   2bb7c:	blx	fef67ba2 <mkdtemp@@Base+0xfef15bc6>
   2bb80:	andeq	r9, r6, r4, lsl #28
   2bb84:	andeq	r0, r0, ip, asr r6
   2bb88:	andeq	r5, r3, lr, asr r0
   2bb8c:	ldrdeq	r4, [r3], -r0
   2bb90:	andeq	r4, r3, lr, ror #31
   2bb94:	andeq	r4, r3, ip, ror #13
   2bb98:	strdeq	r4, [r3], -r2
   2bb9c:	andeq	r4, r3, r4, lsl #14
   2bba0:	andeq	r9, r6, r2, asr sp
   2bba4:	andeq	r4, r3, lr, lsl #31
   2bba8:	andeq	r4, r3, r8, asr #12
   2bbac:	andeq	r4, r3, sl, asr r6
   2bbb0:	strdeq	r4, [r3], -r6
   2bbb4:			; <UNDEFINED> instruction: 0x4615b5f0
   2bbb8:			; <UNDEFINED> instruction: 0x46064c5b
   2bbbc:			; <UNDEFINED> instruction: 0x46104b5b
   2bbc0:	ldmdbmi	fp, {r2, r3, r4, r5, r6, sl, lr}^
   2bbc4:	addlt	r4, r7, fp, asr sl
   2bbc8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2bbcc:			; <UNDEFINED> instruction: 0x41acf201
   2bbd0:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   2bbd4:			; <UNDEFINED> instruction: 0xf04f9305
   2bbd8:			; <UNDEFINED> instruction: 0xf7fc0300
   2bbdc:	movwcs	pc, #3687	; 0xe67	; <UNPREDICTABLE>
   2bbe0:	strmi	r9, [r4], -r4, lsl #6
   2bbe4:	tstlt	r8, r3, lsl #16
   2bbe8:	eorle	r2, r4, r4, lsl fp
   2bbec:			; <UNDEFINED> instruction: 0xf0402b03
   2bbf0:	stmdbge	r3, {r0, r7, pc}
   2bbf4:			; <UNDEFINED> instruction: 0xf0064628
   2bbf8:			; <UNDEFINED> instruction: 0x4602fc77
   2bbfc:	cmnle	pc, r0, lsl #16
   2bc00:	strtmi	sl, [r8], -r4, lsl #18
   2bc04:	stc2	0, cr15, [r4], {6}
   2bc08:	cmnle	r1, r0, lsl #16
   2bc0c:	strmi	r4, [r1], -r2, lsl #12
   2bc10:			; <UNDEFINED> instruction: 0xf0064628
   2bc14:	stmdacs	r0, {r0, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   2bc18:			; <UNDEFINED> instruction: 0x4628d15a
   2bc1c:	stc2	0, cr15, [r4], {6}
   2bc20:	cmple	r5, r0, lsl #16
   2bc24:	stmdavs	r1!, {r0, r1, r8, r9, fp, ip, pc}^
   2bc28:	blcs	fa834 <mkdtemp@@Base+0xa8858>
   2bc2c:	ldm	pc, {r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2bc30:	stmdbeq	r0, {r0, r1, ip, sp, lr, pc}^
   2bc34:	ldrtmi	r4, [r1], -ip, asr #18
   2bc38:			; <UNDEFINED> instruction: 0xf7fe462a
   2bc3c:	bllt	1a6ada0 <mkdtemp@@Base+0x1a18dc4>
   2bc40:	ldrb	r6, [r3, r3, lsr #16]
   2bc44:	ldrbtmi	r4, [sl], #-2620	; 0xfffff5c4
   2bc48:	stmdacs	r0, {r2, fp, ip, pc}
   2bc4c:	blmi	f1fd2c <mkdtemp@@Base+0xecdd50>
   2bc50:	andls	r4, r0, fp, ror r4
   2bc54:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   2bc58:	ldc2	0, cr15, [sl], {3}
   2bc5c:			; <UNDEFINED> instruction: 0xf7d99804
   2bc60:			; <UNDEFINED> instruction: 0xf8d4ee52
   2bc64:			; <UNDEFINED> instruction: 0xb1ab3088
   2bc68:	ldmdami	r7!, {r1, r2, r4, r5, r9, sl, fp, lr}
   2bc6c:	stmdavs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   2bc70:	strtmi	pc, [ip], r6, lsl #4
   2bc74:			; <UNDEFINED> instruction: 0x46314478
   2bc78:	stc2	0, cr15, [r8, #-12]
   2bc7c:	andcs	r6, r0, #6356992	; 0x610000
   2bc80:	ldmib	r4, {r3, r5, r9, sl, lr}^
   2bc84:	ldrmi	r7, [r8, r2, lsr #6]!
   2bc88:	stmdavs	r2!, {r4, r5, fp, lr}^
   2bc8c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2bc90:	ldc2l	0, cr15, [ip], #12
   2bc94:	strtmi	r4, [r8], -r1, lsr #12
   2bc98:	blx	1867cb2 <mkdtemp@@Base+0x1815cd6>
   2bc9c:	blmi	8fe554 <mkdtemp@@Base+0x8ac578>
   2bca0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bca4:	blls	185d14 <mkdtemp@@Base+0x133d38>
   2bca8:	qsuble	r4, sl, r1
   2bcac:	andlt	r2, r7, r0
   2bcb0:	stmdals	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2bcb4:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
   2bcb8:	bicle	r2, r8, r0, lsl #16
   2bcbc:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
   2bcc0:	bfi	r4, r8, (invalid: 12:6)
   2bcc4:	ldrbtmi	r4, [sl], #-2597	; 0xfffff5db
   2bcc8:	bmi	9a5bc8 <mkdtemp@@Base+0x953bec>
   2bccc:			; <UNDEFINED> instruction: 0xe7bb447a
   2bcd0:	stc2l	7, cr15, [lr, #964]!	; 0x3c4
   2bcd4:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   2bcd8:			; <UNDEFINED> instruction: 0x41acf203
   2bcdc:	stmdami	r2!, {r1, r9, sl, lr}
   2bce0:			; <UNDEFINED> instruction: 0xf0034478
   2bce4:	stmdbmi	r1!, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
   2bce8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2bcec:	blx	167d12 <mkdtemp@@Base+0x115d36>
   2bcf0:	b	fe369c60 <mkdtemp@@Base+0xfe317c84>
   2bcf4:			; <UNDEFINED> instruction: 0x4628491e
   2bcf8:	ldrbtmi	r6, [r9], #-2146	; 0xfffff79e
   2bcfc:	blx	fff67d20 <mkdtemp@@Base+0xfff15d44>
   2bd00:	ldc2l	7, cr15, [r6, #964]	; 0x3c4
   2bd04:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   2bd08:			; <UNDEFINED> instruction: 0x41acf203
   2bd0c:	ldmdami	sl, {r1, r9, sl, lr}
   2bd10:			; <UNDEFINED> instruction: 0xf0034478
   2bd14:	ldmdbmi	r9, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2bd18:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2bd1c:	blx	ffb67d40 <mkdtemp@@Base+0xffb15d64>
   2bd20:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
   2bd24:	svclt	0x0000e790
   2bd28:	andeq	r9, r6, r0, asr #25
   2bd2c:	andeq	r0, r0, ip, asr r6
   2bd30:	andeq	r4, r3, sl, lsl pc
   2bd34:	andeq	r4, r3, ip, ror #13
   2bd38:	andeq	r4, r3, r6, ror #12
   2bd3c:	andeq	pc, r2, r8, lsl #2
   2bd40:	strdeq	r4, [r3], -r2
   2bd44:	andeq	r4, r3, r8, ror lr
   2bd48:	andeq	r4, r3, r4, ror r5
   2bd4c:	andeq	r4, r3, sl, ror r5
   2bd50:	andeq	r9, r6, r0, ror #23
   2bd54:	andeq	r4, r3, lr, lsr #11
   2bd58:	ldrdeq	r7, [r3], -lr
   2bd5c:	ldrdeq	r4, [r3], -r2
   2bd60:			; <UNDEFINED> instruction: 0x000345b4
   2bd64:	andeq	r4, r3, lr, lsl #28
   2bd68:	andeq	r4, r3, r0, asr r6
   2bd6c:	andeq	r4, r3, r6, lsr #12
   2bd70:	ldrdeq	r4, [r3], -r2
   2bd74:	ldrdeq	r4, [r3], -lr
   2bd78:	strdeq	r4, [r3], -r0
   2bd7c:	strdeq	r4, [r3], -r6
   2bd80:	andeq	r4, r3, r2, lsr r5
   2bd84:			; <UNDEFINED> instruction: 0x4615b5f0
   2bd88:	strmi	r4, [r7], -pc, lsr #24
   2bd8c:	ldrmi	r4, [r0], -pc, lsr #22
   2bd90:	stmdbmi	pc!, {r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   2bd94:	addlt	r4, r3, pc, lsr #20
   2bd98:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2bd9c:	orrsvs	pc, r9, r1, lsl #10
   2bda0:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   2bda4:			; <UNDEFINED> instruction: 0xf04f9301
   2bda8:			; <UNDEFINED> instruction: 0xf7fb0300
   2bdac:	strmi	pc, [r6], -pc, lsr #25
   2bdb0:	ldrtmi	r4, [r1], -r8, lsr #12
   2bdb4:	ldc2l	7, cr15, [ip, #-1008]	; 0xfffffc10
   2bdb8:	stmdavs	r3, {r3, r6, r8, r9, ip, sp, pc}
   2bdbc:	blcs	53d5d4 <mkdtemp@@Base+0x4eb5f8>
   2bdc0:			; <UNDEFINED> instruction: 0x4669d01e
   2bdc4:			; <UNDEFINED> instruction: 0xf0064628
   2bdc8:	bllt	c6ac0c <mkdtemp@@Base+0xc18c30>
   2bdcc:			; <UNDEFINED> instruction: 0xf0064628
   2bdd0:	bllt	46ac84 <mkdtemp@@Base+0x418ca8>
   2bdd4:	bls	3de5c <error@@Base+0xe958>
   2bdd8:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   2bddc:	mrrc2	0, 0, pc, r6, cr3	; <UNPREDICTABLE>
   2bde0:	bls	47774 <error@@Base+0x18270>
   2bde4:	eorle	r1, sl, #10027008	; 0x990000
   2bde8:	bmi	745774 <mkdtemp@@Base+0x6f3798>
   2bdec:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   2bdf0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bdf4:	subsmi	r9, sl, r1, lsl #22
   2bdf8:	andcs	sp, r0, pc, lsl r1
   2bdfc:	ldcllt	0, cr11, [r0, #12]!
   2be00:			; <UNDEFINED> instruction: 0x462a4639
   2be04:	blx	1ce9e06 <mkdtemp@@Base+0x1c97e2a>
   2be08:	sbcsle	r2, sl, r0, lsl #16
   2be0c:	ldmdami	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2be10:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2be14:	blx	fef67e2a <mkdtemp@@Base+0xfef15e4e>
   2be18:			; <UNDEFINED> instruction: 0xf7f1e7e7
   2be1c:	blmi	4ab348 <mkdtemp@@Base+0x45936c>
   2be20:			; <UNDEFINED> instruction: 0xf503447b
   2be24:			; <UNDEFINED> instruction: 0x46026199
   2be28:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   2be2c:	blx	1ae7e42 <mkdtemp@@Base+0x1a95e66>
   2be30:	strtmi	r4, [r8], -lr, lsl #18
   2be34:			; <UNDEFINED> instruction: 0xf0074479
   2be38:	pld	[sl, pc, asr sl]
   2be3c:	stmdami	ip, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
   2be40:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   2be44:			; <UNDEFINED> instruction: 0xff90f001
   2be48:	strdeq	r9, [r6], -r0
   2be4c:	andeq	r0, r0, ip, asr r6
   2be50:	andeq	r4, r3, sl, asr #26
   2be54:	andeq	r4, r3, r8, asr #11
   2be58:	strdeq	r4, [r3], -lr
   2be5c:	muleq	r6, r2, sl
   2be60:	andeq	r4, r3, r6, ror #10
   2be64:	andeq	r4, r3, r4, asr #25
   2be68:	andeq	r4, r3, lr, ror r5
   2be6c:	andeq	r4, r3, r4, lsl #11
   2be70:			; <UNDEFINED> instruction: 0x000345b2
   2be74:	mvnsmi	lr, sp, lsr #18
   2be78:	stcmi	6, cr4, [ip, #-80]!	; 0xffffffb0
   2be7c:	ldrmi	r4, [r0], -r0, lsl #13
   2be80:	ldrbtmi	r4, [sp], #-2603	; 0xfffff5d5
   2be84:	strbmi	pc, [r4, #517]!	; 0x205	; <UNPREDICTABLE>
   2be88:			; <UNDEFINED> instruction: 0x4629447a
   2be8c:	ldc2	7, cr15, [lr], #-1004	; 0xfffffc14
   2be90:	strmi	r2, [r7], -r0, lsl #2
   2be94:			; <UNDEFINED> instruction: 0xf0064620
   2be98:	stmdami	r6!, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}
   2be9c:	ldrtmi	r4, [fp], -r9, lsr #12
   2bea0:			; <UNDEFINED> instruction: 0x46424478
   2bea4:	blx	ffce7eba <mkdtemp@@Base+0xffc95ede>
   2bea8:			; <UNDEFINED> instruction: 0x46204639
   2beac:	stc2l	7, cr15, [r0], #1008	; 0x3f0
   2beb0:	stmdavs	r3, {r7, r8, r9, ip, sp, pc}
   2beb4:	blcs	53d6d4 <mkdtemp@@Base+0x4eb6f8>
   2beb8:			; <UNDEFINED> instruction: 0x4620d01f
   2bebc:	blx	d67ede <mkdtemp@@Base+0xd15f02>
   2bec0:			; <UNDEFINED> instruction: 0xf8d6bb78
   2bec4:			; <UNDEFINED> instruction: 0xb1ad5098
   2bec8:	strtmi	r6, [r0], -fp, lsr #18
   2becc:	stmiavs	ip!, {r0, r6, r9, sl, lr}
   2bed0:			; <UNDEFINED> instruction: 0x47a04632
   2bed4:	biclt	r6, fp, fp, lsr #16
   2bed8:	subsvs	r6, sl, sl, ror #16
   2bedc:	strtmi	r6, [r8], -fp, ror #16
   2bee0:			; <UNDEFINED> instruction: 0xf04f682c
   2bee4:			; <UNDEFINED> instruction: 0x211432ff
   2bee8:			; <UNDEFINED> instruction: 0xf7d9601c
   2beec:	strtmi	lr, [r8], -r0, lsl #27
   2bef0:	stc	7, cr15, [r8, #-868]	; 0xfffffc9c
   2bef4:	ldmfd	sp!, {sp}
   2bef8:			; <UNDEFINED> instruction: 0x462281f0
   2befc:			; <UNDEFINED> instruction: 0xf7fe4641
   2bf00:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   2bf04:	ldrdcs	sp, [r0], -r9
   2bf08:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2bf0c:			; <UNDEFINED> instruction: 0xf8c6686b
   2bf10:			; <UNDEFINED> instruction: 0xe7e3309c
   2bf14:	ldrtmi	r4, [sl], -r8, lsl #16
   2bf18:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2bf1c:	blx	e67f32 <mkdtemp@@Base+0xe15f56>
   2bf20:	stmdbmi	r6, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2bf24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2bf28:			; <UNDEFINED> instruction: 0xf9e6f007
   2bf2c:	andeq	r4, r3, r2, ror #24
   2bf30:	andeq	r4, r3, r0, lsr #11
   2bf34:	muleq	r3, r8, r5
   2bf38:	andeq	r4, r3, r2, lsr r5
   2bf3c:	andeq	r4, r3, r6, lsr r5
   2bf40:	ldrtcc	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2bf44:			; <UNDEFINED> instruction: 0x47706599
   2bf48:	svcmi	0x00f0e92d
   2bf4c:			; <UNDEFINED> instruction: 0xf8d04606
   2bf50:	addlt	r4, r3, r8, lsr r4
   2bf54:	ldrdlt	pc, [r8], -r1
   2bf58:			; <UNDEFINED> instruction: 0xf1bb6865
   2bf5c:	eorsle	r0, r6, r0, lsl #30
   2bf60:			; <UNDEFINED> instruction: 0xf8dfb38d
   2bf64:	strcs	r9, [r0, #-212]	; 0xffffff2c
   2bf68:	ldrsbge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   2bf6c:	ldrbtmi	r4, [r9], #1583	; 0x62f
   2bf70:	vqshl.s8	q2, q13, <illegal reg q12.5>
   2bf74:	and	r5, r3, r4, lsl #18
   2bf78:	strcc	r6, [r1, -r3, ror #16]
   2bf7c:	eorle	r4, r2, #-268435447	; 0xf0000009
   2bf80:			; <UNDEFINED> instruction: 0xf8536823
   2bf84:			; <UNDEFINED> instruction: 0xf1b88027
   2bf88:	rscsle	r0, r5, r0, lsl #30
   2bf8c:	ldrdcc	pc, [r0], -r8
   2bf90:	blcs	4fd8fc <mkdtemp@@Base+0x4ab920>
   2bf94:			; <UNDEFINED> instruction: 0xf8d8d1f0
   2bf98:	stmdacs	r0, {r4, r6}
   2bf9c:			; <UNDEFINED> instruction: 0xf7dad0ec
   2bfa0:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2bfa4:	ldrtmi	sp, [sl], -r8, ror #3
   2bfa8:	ldrbmi	r4, [r0], -r9, asr #12
   2bfac:			; <UNDEFINED> instruction: 0xf0033701
   2bfb0:	strbmi	pc, [r1], -sp, ror #22	; <UNPREDICTABLE>
   2bfb4:	strcs	r4, [r1, #-1584]	; 0xfffff9d0
   2bfb8:			; <UNDEFINED> instruction: 0xf86cf7fe
   2bfbc:	ldrtmi	pc, [r8], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   2bfc0:	addsmi	r6, pc, #6488064	; 0x630000
   2bfc4:			; <UNDEFINED> instruction: 0x4628d3dc
   2bfc8:	pop	{r0, r1, ip, sp, pc}
   2bfcc:	ldmib	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2bfd0:	vstrcs	s18, [r0, #-0]
   2bfd4:			; <UNDEFINED> instruction: 0xf8dfd0f7
   2bfd8:	ldrbmi	r8, [sp], -r8, rrx
   2bfdc:	ldrbtmi	r4, [r8], #2841	; 0xb19
   2bfe0:	stmiavs	r6!, {r3, r8, sl, ip, sp, lr, pc}
   2bfe4:	movwls	r4, #5243	; 0x147b
   2bfe8:	strbmi	r6, [r9], -r3, lsr #16
   2bfec:	eorvc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   2bff0:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, sp, pc}
   2bff4:	tstle	r8, fp, lsl #22
   2bff8:			; <UNDEFINED> instruction: 0xf7da6d38
   2bffc:	blx	826df4 <mkdtemp@@Base+0x7d4e18>
   2c000:	ldmdblt	r0, {r1, r3, r7, r8, r9, ip, sp, lr, pc}
   2c004:	addmi	r6, fp, #7744	; 0x1e40
   2c008:	stmdavs	r3!, {r3, ip, lr, pc}^
   2c00c:	bleq	a8440 <mkdtemp@@Base+0x56464>
   2c010:	mvnle	r4, #650117120	; 0x26c00000
   2c014:	andlt	r4, r3, r8, lsr #12
   2c018:	svchi	0x00f0e8bd
   2c01c:	ldrbmi	r9, [sl], -r1, lsl #16
   2c020:	strcs	r4, [r1, #-1601]	; 0xfffff9bf
   2c024:	blx	ce803a <mkdtemp@@Base+0xc9605e>
   2c028:			; <UNDEFINED> instruction: 0x46304639
   2c02c:			; <UNDEFINED> instruction: 0xf832f7fe
   2c030:	ldrtmi	pc, [r8], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   2c034:	svclt	0x0000e7e9
   2c038:	andeq	r4, r3, r6, ror fp
   2c03c:	andeq	r4, r3, ip, lsl #10
   2c040:	andeq	r4, r3, r6, lsl #22
   2c044:	muleq	r3, r8, r4
   2c048:	svcmi	0x00f0e92d
   2c04c:			; <UNDEFINED> instruction: 0xf8d14605
   2c050:	addlt	fp, r5, r8
   2c054:	svceq	0x0000f1bb
   2c058:			; <UNDEFINED> instruction: 0xf8d0d039
   2c05c:	stmdavs	r3!, {r3, r4, r5, sl, lr}^
   2c060:			; <UNDEFINED> instruction: 0xf0002b00
   2c064:	blmi	118c270 <mkdtemp@@Base+0x113a294>
   2c068:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c06c:			; <UNDEFINED> instruction: 0xa110f8df
   2c070:	ldrbtmi	r4, [fp], #-1606	; 0xfffff9ba
   2c074:	vqshl.s8	q2, q13, <illegal reg q9.5>
   2c078:	and	r5, r3, r4, asr r9
   2c07c:	strcc	r6, [r1], -r3, ror #16
   2c080:	eorle	r4, r0, #-536870903	; 0xe0000009
   2c084:			; <UNDEFINED> instruction: 0xf8536823
   2c088:	svccs	0x00007026
   2c08c:	ldmdavs	fp!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   2c090:	blcs	4bd9fc <mkdtemp@@Base+0x46ba20>
   2c094:	ldfvsd	f5, [r8, #968]!	; 0x3c8
   2c098:	rscle	r2, pc, r0, lsl #16
   2c09c:	bl	aea00c <mkdtemp@@Base+0xa98030>
   2c0a0:	mvnle	r2, r0, lsl #16
   2c0a4:			; <UNDEFINED> instruction: 0x46494632
   2c0a8:			; <UNDEFINED> instruction: 0x36014650
   2c0ac:	blx	ffbe80c0 <mkdtemp@@Base+0xffb960e4>
   2c0b0:			; <UNDEFINED> instruction: 0x46284639
   2c0b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c0b8:			; <UNDEFINED> instruction: 0xffecf7fd
   2c0bc:	ldrtmi	pc, [r8], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   2c0c0:	addsmi	r6, lr, #6488064	; 0x630000
   2c0c4:			; <UNDEFINED> instruction: 0x4640d3de
   2c0c8:	pop	{r0, r2, ip, sp, pc}
   2c0cc:	ldmdavs	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c0d0:	ldmib	r1, {r0, r1, r2, r4, r9, sl, lr}^
   2c0d4:	movwcs	r1, #6656	; 0x1a00
   2c0d8:			; <UNDEFINED> instruction: 0x9600465a
   2c0dc:			; <UNDEFINED> instruction: 0xf900f7fc
   2c0e0:	ldrtmi	pc, [r8], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   2c0e4:	strmi	r6, [r3], -r2, ror #16
   2c0e8:	eorsle	r2, sp, r0, lsl #20
   2c0ec:			; <UNDEFINED> instruction: 0x9094f8df
   2c0f0:	bmi	97dc58 <mkdtemp@@Base+0x92bc7c>
   2c0f4:			; <UNDEFINED> instruction: 0xf50944f9
   2c0f8:	ldrbtmi	r6, [sl], #-2480	; 0xfffff650
   2c0fc:	stmdavs	r1!, {r1, r9, ip, pc}
   2c100:	eorvs	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   2c104:	ldmdavs	r1!, {r1, r2, r5, r8, r9, ip, sp, pc}
   2c108:			; <UNDEFINED> instruction: 0xd1212902
   2c10c:	blx	8076d8 <mkdtemp@@Base+0x7b56fc>
   2c110:	addmi	pc, r8, #138	; 0x8a
   2c114:	ldfnep	f5, [sl], #-112	; 0xffffff90
   2c118:	strdle	r6, [r2], -r1	; <UNPREDICTABLE>
   2c11c:	tstle	r7, pc, lsl #5
   2c120:	teqlt	r8, #176, 26	; 0x2c00
   2c124:	ldrmi	fp, [r9], -r3, lsr #3
   2c128:			; <UNDEFINED> instruction: 0xf7da9303
   2c12c:	blls	126cc4 <mkdtemp@@Base+0xd4ce8>
   2c130:	stmdals	r2, {r4, r5, r6, r8, fp, ip, sp, pc}
   2c134:			; <UNDEFINED> instruction: 0x4649465a
   2c138:			; <UNDEFINED> instruction: 0xf0039303
   2c13c:	ldrtmi	pc, [r1], -r7, lsr #21	; <UNPREDICTABLE>
   2c140:			; <UNDEFINED> instruction: 0xf04f4628
   2c144:			; <UNDEFINED> instruction: 0xf7fd0801
   2c148:			; <UNDEFINED> instruction: 0xf8d5ffa5
   2c14c:	blls	fd234 <mkdtemp@@Base+0xab258>
   2c150:			; <UNDEFINED> instruction: 0xf10b6861
   2c154:	strmi	r0, [fp, #2817]	; 0xb01
   2c158:			; <UNDEFINED> instruction: 0x4640d3d1
   2c15c:	pop	{r0, r2, ip, sp, pc}
   2c160:	stmdbcs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c164:	ubfx	sp, ip, #3, #20
   2c168:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c16c:	andlt	r4, r5, r0, asr #12
   2c170:	svchi	0x00f0e8bd
   2c174:	mvnle	r2, r0, lsl #22
   2c178:	svclt	0x0000e7db
   2c17c:	andeq	r4, r3, r2, ror sl
   2c180:	andeq	r4, r3, r8, lsl #8
   2c184:	strdeq	r4, [r3], -r0
   2c188:	andeq	r4, r3, r2, lsl #7
   2c18c:			; <UNDEFINED> instruction: 0x4614b510
   2c190:	addlt	r6, r2, fp, lsl #17
   2c194:	strmi	fp, [sl], -fp, asr #2
   2c198:			; <UNDEFINED> instruction: 0xf1041d23
   2c19c:	tstls	r0, r8, lsl #2
   2c1a0:			; <UNDEFINED> instruction: 0xf7fc2112
   2c1a4:	andlt	pc, r2, fp, lsr #28
   2c1a8:	andls	fp, r0, #16, 26	; 0x400
   2c1ac:	tstcs	r2, sl, lsl #12
   2c1b0:	mrc2	7, 6, pc, cr4, cr12, {7}
   2c1b4:	ldclt	0, cr11, [r0, #-8]
   2c1b8:	svcmi	0x00f0e92d
   2c1bc:			; <UNDEFINED> instruction: 0xf8d04605
   2c1c0:	addlt	r6, r5, r8, lsr r4
   2c1c4:	ldrmi	r4, [r1], ip, lsl #12
   2c1c8:			; <UNDEFINED> instruction: 0xf8d6461f
   2c1cc:			; <UNDEFINED> instruction: 0xf1b88038
   2c1d0:	tstle	r7, r0, lsl #30
   2c1d4:	blcs	46ca8 <error@@Base+0x177a4>
   2c1d8:	strbmi	sp, [r2], sp, rrx
   2c1dc:	bleq	668320 <mkdtemp@@Base+0x616344>
   2c1e0:	strtmi	r6, [r2], -r3, lsr #17
   2c1e4:	subsle	r2, r7, r0, lsl #22
   2c1e8:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
   2c1ec:	tstls	r0, fp, lsr sp
   2c1f0:	strtmi	r4, [r8], -r2, lsr #12
   2c1f4:			; <UNDEFINED> instruction: 0xf7fc2113
   2c1f8:	andlt	pc, r5, r1, lsl #28
   2c1fc:	svchi	0x00f0e8bd
   2c200:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c204:	stmiavs	r3!, {r1, r4, r5, r8, r9, fp, sp, lr}
   2c208:	eorsle	r2, r9, r0, lsl #20
   2c20c:	bleq	68350 <mkdtemp@@Base+0x16374>
   2c210:	beq	668354 <mkdtemp@@Base+0x616378>
   2c214:	stmiblt	fp, {r1, r5, r9, sl, lr}
   2c218:	blx	2c6fe2 <mkdtemp@@Base+0x275006>
   2c21c:			; <UNDEFINED> instruction: 0xf10b000b
   2c220:			; <UNDEFINED> instruction: 0xf1000b01
   2c224:	andcc	r0, r8, r0, lsl r1
   2c228:			; <UNDEFINED> instruction: 0xf8d4f7fc
   2c22c:	blvs	d1aeb4 <mkdtemp@@Base+0xcc8ed8>
   2c230:	andle	r4, r6, #650117120	; 0x26c00000
   2c234:	strtmi	r6, [r2], -r3, lsr #17
   2c238:	rscle	r2, sp, r0, lsl #22
   2c23c:	svceq	0x0000f1b8
   2c240:	ldmdbmi	r1!, {r1, r4, r6, r7, r8, ip, lr, pc}
   2c244:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2c248:	blx	be8268 <mkdtemp@@Base+0xb9628c>
   2c24c:	cdpcs	8, 0, cr6, cr0, cr6, {5}
   2c250:			; <UNDEFINED> instruction: 0x4628d036
   2c254:	cdp2	0, 12, cr15, cr8, cr4, {0}
   2c258:	strtmi	r4, [r8], -r1, lsl #12
   2c25c:			; <UNDEFINED> instruction: 0xf0049103
   2c260:	stmdbls	r3, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2c264:	strmi	r6, [r2], -r3, lsr #17
   2c268:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   2c26c:			; <UNDEFINED> instruction: 0xf990f003
   2c270:	andlt	r2, r5, r0
   2c274:	svchi	0x00f0e8bd
   2c278:	svceq	0x0000f1b8
   2c27c:	stmiavs	r3!, {r0, r5, r6, r7, ip, lr, pc}
   2c280:			; <UNDEFINED> instruction: 0xd1b12b00
   2c284:	strtmi	r4, [r2], -fp, asr #12
   2c288:	tstcs	fp, r8, lsr #12
   2c28c:			; <UNDEFINED> instruction: 0xf7fc9700
   2c290:	andlt	pc, r5, r5, ror #28
   2c294:	svchi	0x00f0e8bd
   2c298:	blx	306e62 <mkdtemp@@Base+0x2b4e86>
   2c29c:	cpsie	,#10
   2c2a0:			; <UNDEFINED> instruction: 0xf1000a01
   2c2a4:	andcc	r0, r8, r0, lsl r1
   2c2a8:			; <UNDEFINED> instruction: 0xf894f7fc
   2c2ac:			; <UNDEFINED> instruction: 0xd1a72800
   2c2b0:	ldrmi	r6, [sl, #2739]	; 0xab3
   2c2b4:	blvs	d2110c <mkdtemp@@Base+0xccf130>
   2c2b8:	sbcle	r2, r2, r0, lsl #22
   2c2bc:	str	r6, [r5, r3, lsr #17]!
   2c2c0:	strtmi	r6, [r8], -r7, lsr #16
   2c2c4:			; <UNDEFINED> instruction: 0xf004b18f
   2c2c8:	strmi	pc, [r1], -pc, lsl #29
   2c2cc:	tstls	r3, r8, lsr #12
   2c2d0:			; <UNDEFINED> instruction: 0xff92f004
   2c2d4:	stmdavs	r3!, {r0, r2, r5, r6, fp, sp, lr}
   2c2d8:	strls	r9, [r0, #-2307]	; 0xfffff6fd
   2c2dc:	stmdami	ip, {r1, r9, sl, lr}
   2c2e0:			; <UNDEFINED> instruction: 0xf0034478
   2c2e4:			; <UNDEFINED> instruction: 0x4630f955
   2c2e8:			; <UNDEFINED> instruction: 0xf004e787
   2c2ec:	andls	pc, r3, sp, ror lr	; <UNPREDICTABLE>
   2c2f0:			; <UNDEFINED> instruction: 0xf0044628
   2c2f4:	stmdbls	r3, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2c2f8:	stmdami	r6, {r1, r9, sl, lr}
   2c2fc:			; <UNDEFINED> instruction: 0xf0034478
   2c300:	ldrtmi	pc, [r8], -r7, asr #18	; <UNPREDICTABLE>
   2c304:	svclt	0x0000e779
   2c308:	andeq	r4, r3, lr, asr #4
   2c30c:	andeq	r4, r3, r2, asr #4
   2c310:	andeq	r4, r3, r4, lsr r2
   2c314:	andeq	r4, r3, r4, lsl #5
   2c318:			; <UNDEFINED> instruction: 0x460db5f0
   2c31c:	addlt	r6, r9, fp, lsl #17
   2c320:	cmpcs	r0, r4, lsl #12
   2c324:	suble	r2, fp, r0, lsl #22
   2c328:			; <UNDEFINED> instruction: 0xf91af006
   2c32c:	cmnle	ip, r0, lsl #16
   2c330:	strtmi	r4, [r0], -r3, asr #18
   2c334:			; <UNDEFINED> instruction: 0xf0064479
   2c338:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   2c33c:	tstcs	r1, r5, ror r1
   2c340:			; <UNDEFINED> instruction: 0xf0064620
   2c344:	stmdacs	r0, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
   2c348:	stmiavs	r9!, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}
   2c34c:			; <UNDEFINED> instruction: 0xf0064620
   2c350:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}
   2c354:	strtmi	sp, [r0], -r9, ror #2
   2c358:			; <UNDEFINED> instruction: 0xf966f006
   2c35c:	cmnle	r4, r0, lsl #16
   2c360:			; <UNDEFINED> instruction: 0xf0054620
   2c364:	stmdacs	r0, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2c368:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}^
   2c36c:	subsle	r2, r6, r0, lsl #16
   2c370:	blx	fe46839e <mkdtemp@@Base+0xfe4163c2>
   2c374:	streq	pc, [r1, -pc, rrx]
   2c378:	stmiavs	lr!, {r0, r1, r9, sl, lr}
   2c37c:			; <UNDEFINED> instruction: 0x4630b1b6
   2c380:			; <UNDEFINED> instruction: 0xf0099307
   2c384:	blls	22b1a8 <mkdtemp@@Base+0x1d91cc>
   2c388:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
   2c38c:	strmi	r2, [r6], -r0, lsl #4
   2c390:	smlabtvs	r2, sp, r9, lr
   2c394:	andls	r4, r1, #32, 12	; 0x2000000
   2c398:	andcs	r2, r2, #0, 2
   2c39c:	strls	r9, [r0, -r4, lsl #2]
   2c3a0:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
   2c3a4:			; <UNDEFINED> instruction: 0xf91ef7fc
   2c3a8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   2c3ac:			; <UNDEFINED> instruction: 0xb12a682a
   2c3b0:	movwls	r4, #30224	; 0x7610
   2c3b4:	blx	1be83e2 <mkdtemp@@Base+0x1b96406>
   2c3b8:	strmi	r9, [r2], -r7, lsl #22
   2c3bc:	strb	r6, [r7, r9, ror #16]!
   2c3c0:			; <UNDEFINED> instruction: 0xf8cef006
   2c3c4:	ldmdbmi	pc, {r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
   2c3c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2c3cc:			; <UNDEFINED> instruction: 0xf870f006
   2c3d0:	ldrdcs	fp, [r1, -r0]
   2c3d4:			; <UNDEFINED> instruction: 0xf0064620
   2c3d8:	stmiblt	r8!, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
   2c3dc:			; <UNDEFINED> instruction: 0xf7fa6828
   2c3e0:	strmi	pc, [r1], -r9, lsr #27
   2c3e4:			; <UNDEFINED> instruction: 0xf0064620
   2c3e8:	stmdblt	r8!, {r0, r1, r5, r6, fp, ip, sp, lr, pc}^
   2c3ec:	strtmi	r6, [r0], -r9, ror #16
   2c3f0:			; <UNDEFINED> instruction: 0xf852f006
   2c3f4:	strtmi	fp, [r0], -r0, asr #18
   2c3f8:			; <UNDEFINED> instruction: 0xf916f006
   2c3fc:	strtmi	fp, [r0], -r0, lsr #18
   2c400:	stc2l	0, cr15, [r2], #-20	; 0xffffffec
   2c404:	adcsle	r2, r0, r0, lsl #16
   2c408:	blx	14ea3d4 <mkdtemp@@Base+0x14983f8>
   2c40c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   2c410:			; <UNDEFINED> instruction: 0x51a4f203
   2c414:	stmdami	sp, {r1, r9, sl, lr}
   2c418:			; <UNDEFINED> instruction: 0xf0014478
   2c41c:	stmiavs	r8!, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
   2c420:	blx	e6844e <mkdtemp@@Base+0xe16472>
   2c424:	strmi	r6, [r3], -pc, lsr #18
   2c428:			; <UNDEFINED> instruction: 0xf7f1e7a7
   2c42c:	blmi	26ad38 <mkdtemp@@Base+0x218d5c>
   2c430:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
   2c434:	strmi	r5, [r2], -r4, lsr #3
   2c438:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   2c43c:	ldc2	0, cr15, [r4], {1}
   2c440:	andeq	r4, r3, r0, lsr #5
   2c444:			; <UNDEFINED> instruction: 0x00033ab6
   2c448:	ldrdeq	r4, [r3], -r6
   2c44c:	strdeq	r4, [r3], -r8
   2c450:			; <UNDEFINED> instruction: 0x000346b4
   2c454:			; <UNDEFINED> instruction: 0x000341ba
   2c458:	mvnsmi	lr, #737280	; 0xb4000
   2c45c:			; <UNDEFINED> instruction: 0xf8d0b083
   2c460:			; <UNDEFINED> instruction: 0x46052438
   2c464:	stmib	sp, {r1, r2, r3, r7, fp, sp, lr}^
   2c468:	ldmdbvs	r4, {r8}^
   2c46c:	subsle	r2, r1, r0, lsl #28
   2c470:	suble	r2, r4, r0, lsl #24
   2c474:			; <UNDEFINED> instruction: 0x8018f8d2
   2c478:			; <UNDEFINED> instruction: 0xf8d82700
   2c47c:	blcs	38484 <error@@Base+0x8f80>
   2c480:			; <UNDEFINED> instruction: 0xf8d8d038
   2c484:	movwcc	r3, #8208	; 0x2010
   2c488:			; <UNDEFINED> instruction: 0xf8d8d134
   2c48c:	orrlt	r0, r8, #12
   2c490:			; <UNDEFINED> instruction: 0xf7da4631
   2c494:	bllt	1a6695c <mkdtemp@@Base+0x1a14980>
   2c498:			; <UNDEFINED> instruction: 0x46282150
   2c49c:			; <UNDEFINED> instruction: 0xf860f006
   2c4a0:	stmdacs	r0, {r2, r9, sl, lr}
   2c4a4:	addshi	pc, lr, r0, asr #32
   2c4a8:			; <UNDEFINED> instruction: 0x46284954
   2c4ac:			; <UNDEFINED> instruction: 0xf0054479
   2c4b0:			; <UNDEFINED> instruction: 0x4604ffff
   2c4b4:			; <UNDEFINED> instruction: 0xf0402800
   2c4b8:			; <UNDEFINED> instruction: 0x46018095
   2c4bc:			; <UNDEFINED> instruction: 0xf0054628
   2c4c0:	strmi	pc, [r4], -r7, ror #31
   2c4c4:			; <UNDEFINED> instruction: 0xf0402800
   2c4c8:	ldrtmi	r8, [r1], -sp, lsl #1
   2c4cc:			; <UNDEFINED> instruction: 0xf0054628
   2c4d0:	strmi	pc, [r4], -pc, ror #31
   2c4d4:			; <UNDEFINED> instruction: 0xf0402800
   2c4d8:	strtmi	r8, [r8], -r5, lsl #1
   2c4dc:			; <UNDEFINED> instruction: 0xf8a4f006
   2c4e0:	stmdacs	r0, {r2, r9, sl, lr}
   2c4e4:			; <UNDEFINED> instruction: 0x4640d17e
   2c4e8:	blx	fed6a4da <mkdtemp@@Base+0xfed184fe>
   2c4ec:	andlt	r4, r3, r0, lsr #12
   2c4f0:	mvnshi	lr, #12386304	; 0xbd0000
   2c4f4:			; <UNDEFINED> instruction: 0xf1083701
   2c4f8:	adcmi	r0, r7, #24, 16	; 0x180000
   2c4fc:	stmdbmi	r0, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   2c500:	ldrbtcc	pc, [pc], #79	; 2c508 <__read_chk@plt+0x25aa4>	; <UNPREDICTABLE>
   2c504:	ldrbtmi	r4, [r9], #-2111	; 0xfffff7c1
   2c508:			; <UNDEFINED> instruction: 0xf5014478
   2c50c:			; <UNDEFINED> instruction: 0xf00361b9
   2c510:			; <UNDEFINED> instruction: 0xe7ebf893
   2c514:	ldmib	r1, {r0, r1, r3, r9, sl, lr}^
   2c518:	blx	808920 <mkdtemp@@Base+0x7b6944>
   2c51c:	stmdblt	r9, {r0, r7, fp, ip, sp, lr, pc}
   2c520:			; <UNDEFINED> instruction: 0x8018f8b3
   2c524:	suble	r2, r6, r0, lsl #24
   2c528:			; <UNDEFINED> instruction: 0x9018f8d2
   2c52c:			; <UNDEFINED> instruction: 0xf8d92600
   2c530:	bicslt	r3, fp, #0
   2c534:			; <UNDEFINED> instruction: 0x3010f8d9
   2c538:	teqle	r7, r3, asr #10
   2c53c:	ldrdeq	pc, [r8], -r9
   2c540:	orrslt	fp, pc, #144, 6	; 0x40000002
   2c544:			; <UNDEFINED> instruction: 0xf7da4639
   2c548:	bllt	1e668a8 <mkdtemp@@Base+0x1e148cc>
   2c54c:			; <UNDEFINED> instruction: 0x46282150
   2c550:			; <UNDEFINED> instruction: 0xf806f006
   2c554:	bllt	ff23dd6c <mkdtemp@@Base+0xff1ebd90>
   2c558:	strtmi	r4, [r8], -fp, lsr #18
   2c55c:			; <UNDEFINED> instruction: 0xf0054479
   2c560:	strmi	pc, [r4], -r7, lsr #31
   2c564:			; <UNDEFINED> instruction: 0x4601bb90
   2c568:			; <UNDEFINED> instruction: 0xf0054628
   2c56c:			; <UNDEFINED> instruction: 0x4604ff91
   2c570:	ldrtmi	fp, [r8], -r0, ror #22
   2c574:	ldc2l	7, cr15, [lr], {250}	; 0xfa
   2c578:	strtmi	r4, [r8], -r1, lsl #12
   2c57c:			; <UNDEFINED> instruction: 0xff98f005
   2c580:	bllt	63dd98 <mkdtemp@@Base+0x5ebdbc>
   2c584:	strtmi	r4, [r8], -r1, asr #12
   2c588:			; <UNDEFINED> instruction: 0xff86f005
   2c58c:	stmiblt	r8!, {r2, r9, sl, lr}^
   2c590:			; <UNDEFINED> instruction: 0xf0064628
   2c594:	strmi	pc, [r4], -r9, asr #16
   2c598:	strbmi	fp, [r8], -r0, asr #19
   2c59c:	blx	16ea58e <mkdtemp@@Base+0x16985b2>
   2c5a0:	andlt	r4, r3, r0, lsr #12
   2c5a4:	mvnshi	lr, #12386304	; 0xbd0000
   2c5a8:	sbcle	r2, pc, r0, lsl #30
   2c5ac:			; <UNDEFINED> instruction: 0xf1093601
   2c5b0:	adcmi	r0, r6, #24, 18	; 0x60000
   2c5b4:	ldmdbmi	r5, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
   2c5b8:	ldrbtcc	pc, [pc], #79	; 2c5c0 <__read_chk@plt+0x25b5c>	; <UNPREDICTABLE>
   2c5bc:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   2c5c0:	vqshl.s8	q2, q12, <illegal reg q0.5>
   2c5c4:			; <UNDEFINED> instruction: 0xf00351f4
   2c5c8:			; <UNDEFINED> instruction: 0xe78ff837
   2c5cc:			; <UNDEFINED> instruction: 0xf7f14620
   2c5d0:	blmi	46ab94 <mkdtemp@@Base+0x418bb8>
   2c5d4:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
   2c5d8:			; <UNDEFINED> instruction: 0x460251f4
   2c5dc:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   2c5e0:	blx	ff0e85ee <mkdtemp@@Base+0xff096612>
   2c5e4:			; <UNDEFINED> instruction: 0xf7f14620
   2c5e8:	blmi	36ab7c <mkdtemp@@Base+0x318ba0>
   2c5ec:			; <UNDEFINED> instruction: 0xf503447b
   2c5f0:			; <UNDEFINED> instruction: 0x460261b9
   2c5f4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2c5f8:	blx	fede8606 <mkdtemp@@Base+0xfed9662a>
   2c5fc:	andeq	r4, r3, r4, lsl #3
   2c600:	ldrdeq	r4, [r3], -lr
   2c604:	andeq	r4, r3, r4, ror #2
   2c608:	andeq	r3, r3, ip, lsl r5
   2c60c:	andeq	r4, r3, r6, lsr #10
   2c610:	andeq	r4, r3, ip, lsr #1
   2c614:	andeq	r4, r3, r0, lsl r5
   2c618:	andeq	r4, r3, sl, ror r0
   2c61c:	strdeq	r4, [r3], -r8
   2c620:	andeq	r4, r3, r2, rrx
   2c624:	strlt	r2, [r8, #-2305]	; 0xfffff6ff
   2c628:	ldrtcc	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2c62c:	stmdbcs	r2, {r0, r1, r2, ip, lr, pc}
   2c630:	ldmdbvs	sl, {r1, r3, r8, ip, lr, pc}^
   2c634:	stmdblt	sl, {r2, r4, r8, r9, ip, sp}
   2c638:	tstvs	sl, r1, lsl #4
   2c63c:	bvs	fe6dba64 <mkdtemp@@Base+0xfe689a88>
   2c640:	bcs	392e8 <error@@Base+0x9de4>
   2c644:	udf	#32026	; 0x7d1a
   2c648:	strmi	r4, [sl], -r4, lsl #22
   2c64c:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   2c650:			; <UNDEFINED> instruction: 0xf1034478
   2c654:			; <UNDEFINED> instruction: 0xf00101ac
   2c658:	svclt	0x0000fb87
   2c65c:	muleq	r3, r6, r4
   2c660:	andeq	r2, r3, r8, lsl #25
   2c664:	mvnsmi	lr, #737280	; 0xb4000
   2c668:	addlt	r2, r7, r1, lsl #20
   2c66c:			; <UNDEFINED> instruction: 0x4607461d
   2c670:	ldrtcc	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2c674:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   2c678:	ldrmi	r4, [r4], -lr, lsl #12
   2c67c:	bcs	e0710 <mkdtemp@@Base+0x8e734>
   2c680:			; <UNDEFINED> instruction: 0x4611d131
   2c684:			; <UNDEFINED> instruction: 0xf1034630
   2c688:			; <UNDEFINED> instruction: 0xf7fa0814
   2c68c:			; <UNDEFINED> instruction: 0x464bfa17
   2c690:	strmi	r4, [r1], -sl, lsr #12
   2c694:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   2c698:			; <UNDEFINED> instruction: 0xffcef002
   2c69c:	strcs	r4, [r0, #-1579]	; 0xfffff9d5
   2c6a0:	strtmi	r4, [r9], r9, asr #12
   2c6a4:	tstls	r0, r2, lsr #12
   2c6a8:	ldrtmi	r2, [r1], -r0, lsl #8
   2c6ac:			; <UNDEFINED> instruction: 0xf8cd4638
   2c6b0:	strls	r9, [r1, #-12]
   2c6b4:	strls	r9, [r2], #-1028	; 0xfffffbfc
   2c6b8:			; <UNDEFINED> instruction: 0xff94f7fb
   2c6bc:	andsmi	pc, r0, r8, asr #17
   2c6c0:	pop	{r0, r1, r2, ip, sp, pc}
   2c6c4:			; <UNDEFINED> instruction: 0x461183f0
   2c6c8:			; <UNDEFINED> instruction: 0xf1034630
   2c6cc:			; <UNDEFINED> instruction: 0xf7fa0828
   2c6d0:			; <UNDEFINED> instruction: 0x464bf9f5
   2c6d4:	strmi	r4, [r1], -sl, lsr #12
   2c6d8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   2c6dc:			; <UNDEFINED> instruction: 0xffacf002
   2c6e0:	strmi	r2, [fp], -r0, lsl #2
   2c6e4:	stmdbmi	r5, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2c6e8:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   2c6ec:			; <UNDEFINED> instruction: 0x31ac4478
   2c6f0:	blx	ee86fe <mkdtemp@@Base+0xe96722>
   2c6f4:	strdeq	r3, [r3], -r6
   2c6f8:			; <UNDEFINED> instruction: 0x00033fb2
   2c6fc:	strdeq	r4, [r3], -sl
   2c700:	andeq	r2, r3, ip, ror #23
   2c704:	addlt	fp, r6, r0, lsl r5
   2c708:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   2c70c:	strls	sl, [r0], #-3076	; 0xfffff3fc
   2c710:			; <UNDEFINED> instruction: 0x4c12ab03
   2c714:			; <UNDEFINED> instruction: 0xf85c44fc
   2c718:	stmdavs	r4!, {r2, lr}
   2c71c:			; <UNDEFINED> instruction: 0xf04f9405
   2c720:			; <UNDEFINED> instruction: 0xf7fb0400
   2c724:	ldmib	sp, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   2c728:	tstcs	r8, #-1073741824	; 0xc0000000
   2c72c:	stmdavs	r0!, {r9, sp}
   2c730:			; <UNDEFINED> instruction: 0xf0096809
   2c734:	andcs	pc, r0, #2605056	; 0x27c000
   2c738:	blls	1447c0 <mkdtemp@@Base+0xf27e4>
   2c73c:	bmi	2447ac <mkdtemp@@Base+0x1f27d0>
   2c740:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2c744:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c748:	subsmi	r9, sl, r5, lsl #22
   2c74c:	andlt	sp, r6, r1, lsl #2
   2c750:			; <UNDEFINED> instruction: 0xf7d9bd10
   2c754:	svclt	0x0000ed5c
   2c758:	andeq	r9, r6, ip, ror #2
   2c75c:	andeq	r0, r0, ip, asr r6
   2c760:	andeq	r9, r6, lr, lsr r1
   2c764:	addlt	fp, r8, r0, lsl r5
   2c768:	strmi	r4, [r4], -sl, lsl #12
   2c76c:	orrvc	pc, r0, pc, asr #8
   2c770:			; <UNDEFINED> instruction: 0xf7ff9207
   2c774:	movwcs	pc, #4039	; 0xfc7	; <UNPREDICTABLE>
   2c778:	strtmi	r9, [r0], -r7, lsl #20
   2c77c:	orrvc	pc, r0, pc, asr #8
   2c780:	movwcc	lr, #14797	; 0x39cd
   2c784:	movwcc	lr, #6605	; 0x19cd
   2c788:			; <UNDEFINED> instruction: 0xf7fb9300
   2c78c:	andlt	pc, r8, fp, lsr #30
   2c790:	svclt	0x0000bd10
   2c794:	stmdbcs	r0, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   2c798:	ldrtvc	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2c79c:	cdpmi	0, 1, cr11, cr14, cr3, {4}
   2c7a0:	ldrbtmi	r6, [lr], #-2427	; 0xfffff685
   2c7a4:	addsmi	sp, r9, #31744	; 0x7c00
   2c7a8:	ldrcs	sp, [r8, #-541]	; 0xfffffde3
   2c7ac:	blx	186ea2 <mkdtemp@@Base+0x134ec6>
   2c7b0:	bcs	69bbc <mkdtemp@@Base+0x17be0>
   2c7b4:	bl	fe00c <mkdtemp@@Base+0xac030>
   2c7b8:	stmdavs	r9, {r0, r2, r8}^
   2c7bc:	tstls	r0, fp, asr r9
   2c7c0:	ldmdbmi	r6, {r0, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   2c7c4:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   2c7c8:			; <UNDEFINED> instruction: 0xf0024478
   2c7cc:	blmi	5ac4a8 <mkdtemp@@Base+0x55a4cc>
   2c7d0:	ldmpl	r3!, {r0, r3, r4, r5, r7, r8, fp, sp, lr}^
   2c7d4:	ldmdavs	fp, {r0, r3, r5, sl, lr}
   2c7d8:	svcvs	0x0000f013
   2c7dc:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   2c7e0:	andlt	r6, r3, ip, lsl #2
   2c7e4:	ldcmi	13, cr11, [r0], {240}	; 0xf0
   2c7e8:	ldmdami	r0, {r1, r3, r9, sl, lr}
   2c7ec:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   2c7f0:	tstvs	ip, r4, lsl #4	; <UNPREDICTABLE>
   2c7f4:	pop	{r0, r1, ip, sp, pc}
   2c7f8:			; <UNDEFINED> instruction: 0xf00240f0
   2c7fc:	stmdbmi	ip, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2c800:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
   2c804:			; <UNDEFINED> instruction: 0xf0024478
   2c808:	ldmibvs	r8!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   2c80c:	andlt	r4, r3, r8, lsr #8
   2c810:	ldrhtmi	lr, [r0], #141	; 0x8d
   2c814:	blt	7ea804 <mkdtemp@@Base+0x798828>
   2c818:	ldrdeq	r9, [r6], -lr
   2c81c:	andeq	r3, r3, r6, ror #30
   2c820:	andeq	r3, r3, ip, lsr #30
   2c824:	andeq	r0, r0, r0, asr #13
   2c828:	strdeq	r4, [r3], -r8
   2c82c:	andeq	r3, r3, r6, asr #29
   2c830:	andeq	r3, r3, r6, ror #29
   2c834:	strdeq	r3, [r3], -r0
   2c838:	stmdavc	r3, {r3, r8, sl, ip, sp, pc}
   2c83c:	tstle	r3, sl, lsr #22
   2c840:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
   2c844:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
   2c848:	blx	156887a <mkdtemp@@Base+0x151689e>
   2c84c:	svclt	0x00d81e03
   2c850:	mvnscc	pc, #79	; 0x4f
   2c854:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
   2c858:	svcmi	0x00f0e92d
   2c85c:			; <UNDEFINED> instruction: 0xf8d04681
   2c860:	addlt	r0, fp, r8, lsr r4
   2c864:			; <UNDEFINED> instruction: 0x4617469a
   2c868:	stmdbvs	r6, {r2, r4, r8, r9, fp, ip, pc}^
   2c86c:	mvnslt	r9, r9, lsl #6
   2c870:	strmi	r6, [r8], r4, lsl #19
   2c874:	bleq	689b8 <mkdtemp@@Base+0x169dc>
   2c878:			; <UNDEFINED> instruction: 0xb1a56825
   2c87c:	adcsmi	r6, sl, #557056	; 0x88000
   2c880:	stmiavs	r0!, {r0, r4, r8, ip, lr, pc}
   2c884:	blx	15ea876 <mkdtemp@@Base+0x159889a>
   2c888:	svceq	0x0000f1b8
   2c88c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2c890:	strbmi	sp, [r1], -r9
   2c894:	svc	0x002ef7d9
   2c898:	stmdbvs	r6!, {r3, r5, r8, fp, ip, sp, pc}^
   2c89c:			; <UNDEFINED> instruction: 0x4630b196
   2c8a0:	pop	{r0, r1, r3, ip, sp, pc}
   2c8a4:			; <UNDEFINED> instruction: 0xf10b8ff0
   2c8a8:	ldrcc	r0, [r8], #-2817	; 0xfffff4ff
   2c8ac:	strhle	r4, [r3, #83]!	; 0x53
   2c8b0:	ldrtmi	r4, [r9], -fp, lsr #16
   2c8b4:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
   2c8b8:	cdp2	0, 2, cr15, cr4, cr2, {0}
   2c8bc:	andlt	r4, fp, r0, lsr r6
   2c8c0:	svchi	0x00f0e8bd
   2c8c4:	stccs	8, cr6, [r0], {100}	; 0x64
   2c8c8:	bls	2a0dc8 <mkdtemp@@Base+0x24edec>
   2c8cc:	mvnscc	pc, #79	; 0x4f
   2c8d0:	andcs	r4, r1, r1, asr r6
   2c8d4:	movwcc	lr, #2509	; 0x9cd
   2c8d8:	andvs	lr, r4, #3358720	; 0x334000
   2c8dc:	andmi	pc, r0, #1325400064	; 0x4f000000
   2c8e0:	vst4.8	{d25-d28}, [pc], r6
   2c8e4:	andls	r1, r3, #0
   2c8e8:	andls	r2, r2, r5, lsl r2
   2c8ec:			; <UNDEFINED> instruction: 0xf7fb4648
   2c8f0:	ldrshcs	pc, [fp, #-243]	; 0xffffff0d	; <UNPREDICTABLE>
   2c8f4:	strbvs	r4, [r4, #1542]	; 0x606
   2c8f8:	ldrvs	r4, [r4, #-1608]!	; 0xfffff9b8
   2c8fc:	cdp2	0, 3, cr15, cr0, cr5, {0}
   2c900:	ldmvs	r1!, {r5, r7, r8, fp, ip, sp, pc}
   2c904:			; <UNDEFINED> instruction: 0xf0054648
   2c908:	ldmdblt	r8!, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   2c90c:			; <UNDEFINED> instruction: 0x46486871
   2c910:	stc2l	0, cr15, [r2, #20]
   2c914:			; <UNDEFINED> instruction: 0x6ef1b950
   2c918:			; <UNDEFINED> instruction: 0xf0054648
   2c91c:	stmdblt	r8!, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2c920:			; <UNDEFINED> instruction: 0x46486fb1
   2c924:	ldc2	0, cr15, [r8, #20]!
   2c928:	adcsle	r2, r8, r0, lsl #16
   2c92c:	andls	r6, r9, #7471104	; 0x720000
   2c930:			; <UNDEFINED> instruction: 0xffbef7f0
   2c934:	bls	27ed68 <mkdtemp@@Base+0x22cd8c>
   2c938:			; <UNDEFINED> instruction: 0xf5014479
   2c93c:	strmi	r6, [r3], -r7, asr #3
   2c940:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   2c944:	blx	468950 <mkdtemp@@Base+0x416974>
   2c948:	strtmi	r9, [r2], -r9, lsl #22
   2c94c:	strbmi	r4, [r8], -r9, lsr #12
   2c950:			; <UNDEFINED> instruction: 0x46539314
   2c954:	pop	{r0, r1, r3, ip, sp, pc}
   2c958:			; <UNDEFINED> instruction: 0xf7fc4ff0
   2c95c:	svclt	0x0000bd75
   2c960:	andeq	r3, r3, r2, lsl #29
   2c964:	andeq	r4, r3, ip, lsr #3
   2c968:	andeq	r2, r3, sl, asr #12
   2c96c:	svcmi	0x00f0e92d
   2c970:			; <UNDEFINED> instruction: 0xf8d04681
   2c974:	addlt	r0, r3, r8, lsr r4
   2c978:			; <UNDEFINED> instruction: 0xf8d0460f
   2c97c:			; <UNDEFINED> instruction: 0xf1b88014
   2c980:	andsle	r0, lr, r0, lsl #30
   2c984:	ldrmi	r6, [r3], r4, lsl #19
   2c988:	strcs	r4, [r0, #-1690]	; 0xfffff966
   2c98c:	strcc	r6, [r1, #-2086]	; 0xfffff7da
   2c990:	stmdbvs	r3!, {r1, r2, r3, r4, r7, r8, ip, sp, pc}
   2c994:	movwcc	r4, #9785	; 0x2639
   2c998:	stmiavs	r0!, {r0, r1, r2, r3, r8, ip, lr, pc}^
   2c99c:			; <UNDEFINED> instruction: 0xf7d9b168
   2c9a0:	ldmdblt	r0, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
   2c9a4:	ldrbmi	r6, [fp], -r2, ror #16
   2c9a8:			; <UNDEFINED> instruction: 0x46484631
   2c9ac:	andge	pc, r0, sp, asr #17
   2c9b0:	stc2l	7, cr15, [sl, #-1008]	; 0xfffffc10
   2c9b4:	pop	{r0, r1, ip, sp, pc}
   2c9b8:	strbmi	r8, [r5, #-4080]	; 0xfffff010
   2c9bc:	ldreq	pc, [r8], #-260	; 0xfffffefc
   2c9c0:	stmdami	r4, {r2, r5, r6, r7, r8, ip, lr, pc}
   2c9c4:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   2c9c8:	ldc2	0, cr15, [ip, #8]
   2c9cc:	andlt	r2, r3, r0
   2c9d0:	svchi	0x00f0e8bd
   2c9d4:			; <UNDEFINED> instruction: 0x00033db2
   2c9d8:	svcmi	0x00f0e92d
   2c9dc:			; <UNDEFINED> instruction: 0x4615b093
   2c9e0:	movwls	r4, #43612	; 0xaa5c
   2c9e4:	blmi	173e208 <mkdtemp@@Base+0x16ec22c>
   2c9e8:			; <UNDEFINED> instruction: 0xf8d0447a
   2c9ec:			; <UNDEFINED> instruction: 0x460c9438
   2c9f0:			; <UNDEFINED> instruction: 0xf8d958d3
   2c9f4:	ldmdavs	fp, {r2, r5, ip, sp, pc}
   2c9f8:			; <UNDEFINED> instruction: 0xf04f9311
   2c9fc:	blls	72d604 <mkdtemp@@Base+0x6db628>
   2ca00:	blls	791634 <mkdtemp@@Base+0x73f658>
   2ca04:	blls	7d162c <mkdtemp@@Base+0x77f650>
   2ca08:			; <UNDEFINED> instruction: 0xf1bb9309
   2ca0c:	tstle	sl, r0, lsl #30
   2ca10:			; <UNDEFINED> instruction: 0x8014f8d9
   2ca14:	svceq	0x0000f1b8
   2ca18:			; <UNDEFINED> instruction: 0xf8d9d060
   2ca1c:			; <UNDEFINED> instruction: 0x465e1018
   2ca20:	beq	168e2c <mkdtemp@@Base+0x116e50>
   2ca24:	strcc	lr, [r1], -r4
   2ca28:	beq	668e58 <mkdtemp@@Base+0x616e7c>
   2ca2c:	subsle	r4, r5, r6, asr #10
   2ca30:	stceq	8, cr15, [r4], {90}	; 0x5a
   2ca34:	strtmi	r4, [r2], -fp, lsr #12
   2ca38:			; <UNDEFINED> instruction: 0xf7fb4651
   2ca3c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   2ca40:			; <UNDEFINED> instruction: 0xf04fd0f1
   2ca44:			; <UNDEFINED> instruction: 0xf8d90b01
   2ca48:	mcrcs	0, 0, r6, cr0, cr12, {0}
   2ca4c:	blls	2a0f78 <mkdtemp@@Base+0x24ef9c>
   2ca50:			; <UNDEFINED> instruction: 0xf04fae0d
   2ca54:			; <UNDEFINED> instruction: 0xf5070800
   2ca58:	strtmi	r6, [sl], -r7, lsl #1
   2ca5c:	movwls	r4, #5665	; 0x1621
   2ca60:	movwls	r9, #2824	; 0xb08
   2ca64:			; <UNDEFINED> instruction: 0xf8c64633
   2ca68:			; <UNDEFINED> instruction: 0xf8cd8004
   2ca6c:	stmib	r6, {r2, r4, r5, pc}^
   2ca70:			; <UNDEFINED> instruction: 0xf7fb8802
   2ca74:	mcrrne	12, 12, pc, r3, cr15	; <UNPREDICTABLE>
   2ca78:	blls	320c0c <mkdtemp@@Base+0x2cec30>
   2ca7c:	stmdbls	sl, {r0, r9, sp}
   2ca80:	andshi	pc, r0, sp, asr #17
   2ca84:	strmi	r9, [r3], -r5, lsl #6
   2ca88:	ldrtmi	r9, [r8], -r0
   2ca8c:	vst1.8	{d25-d28}, [pc], r6
   2ca90:	vst1.8	{d20}, [pc], r0
   2ca94:	strls	r1, [r3, -r0, lsl #4]
   2ca98:			; <UNDEFINED> instruction: 0xf04f9202
   2ca9c:	andcs	r3, ip, #66846720	; 0x3fc0000
   2caa0:			; <UNDEFINED> instruction: 0xf7fb9701
   2caa4:	pkhbtmi	pc, r0, r9, lsl #30	; <UNPREDICTABLE>
   2caa8:			; <UNDEFINED> instruction: 0xf8c84620
   2caac:			; <UNDEFINED> instruction: 0xf108505c
   2cab0:			; <UNDEFINED> instruction: 0xf00804b4
   2cab4:	strmi	pc, [r5], -pc, ror #31
   2cab8:	subspl	pc, r0, r8, asr #17
   2cabc:	muleq	pc, r6, r8	; <UNPREDICTABLE>
   2cac0:	andeq	lr, pc, r4, lsl #17
   2cac4:	blmi	93f360 <mkdtemp@@Base+0x8ed384>
   2cac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2cacc:	blls	486b3c <mkdtemp@@Base+0x434b60>
   2cad0:	teqle	sp, sl, asr r0
   2cad4:	andslt	r4, r3, r0, asr #12
   2cad8:	svchi	0x00f0e8bd
   2cadc:			; <UNDEFINED> instruction: 0x601cf8d9
   2cae0:			; <UNDEFINED> instruction: 0xf8d9b1c6
   2cae4:			; <UNDEFINED> instruction: 0xf04f1020
   2cae8:			; <UNDEFINED> instruction: 0xf1010800
   2caec:	and	r0, r5, r4, lsl #18
   2caf0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2caf4:	ldmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
   2caf8:	stmdble	fp, {r1, r2, r6, r8, sl, lr}
   2cafc:	stceq	8, cr15, [r4], {89}	; 0x59
   2cb00:	strtmi	r4, [r2], -fp, lsr #12
   2cb04:			; <UNDEFINED> instruction: 0xf7fb4649
   2cb08:	stmdacs	r0, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
   2cb0c:			; <UNDEFINED> instruction: 0xf1bbd0f0
   2cb10:	orrsle	r0, ip, r0, lsl #30
   2cb14:			; <UNDEFINED> instruction: 0xf0044638
   2cb18:	strmi	pc, [r1], -r7, ror #20
   2cb1c:	tstls	r9, r8, lsr r6
   2cb20:	blx	1ae8b3a <mkdtemp@@Base+0x1a96b5e>
   2cb24:	strtmi	r9, [r3], -r9, lsl #18
   2cb28:	strmi	r9, [r2], -r0, lsl #10
   2cb2c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   2cb30:	stc2	0, cr15, [lr, #-8]!
   2cb34:	cmplt	r2, r8, lsl #20
   2cb38:			; <UNDEFINED> instruction: 0xf04f2301
   2cb3c:	andsvs	r0, r3, r0, lsl #16
   2cb40:	ldrtmi	lr, [r0], -r0, asr #15
   2cb44:			; <UNDEFINED> instruction: 0xf89af7fa
   2cb48:			; <UNDEFINED> instruction: 0xf8dde7bc
   2cb4c:	ldr	r8, [r9, r0, lsr #32]!
   2cb50:	bl	176aabc <mkdtemp@@Base+0x1718ae0>
   2cb54:	muleq	r6, r8, lr
   2cb58:	andeq	r0, r0, ip, asr r6
   2cb5c:			; <UNDEFINED> instruction: 0x00068db8
   2cb60:	andeq	r3, r3, r6, lsl #25
   2cb64:	svcmi	0x00f0e92d
   2cb68:			; <UNDEFINED> instruction: 0xf8d0b085
   2cb6c:			; <UNDEFINED> instruction: 0x4606b438
   2cb70:	ldrmi	r4, [r7], -r8, lsl #13
   2cb74:			; <UNDEFINED> instruction: 0xf8db9303
   2cb78:			; <UNDEFINED> instruction: 0xf1b99024
   2cb7c:	tstle	r9, r0, lsl #30
   2cb80:			; <UNDEFINED> instruction: 0xa014f8db
   2cb84:	svceq	0x0000f1ba
   2cb88:			; <UNDEFINED> instruction: 0xf8dbd025
   2cb8c:			; <UNDEFINED> instruction: 0x464d4018
   2cb90:	and	r3, r1, r4, lsl #8
   2cb94:	andsle	r4, lr, r5, asr r5
   2cb98:	stceq	8, cr15, [r4], {84}	; 0x54
   2cb9c:			; <UNDEFINED> instruction: 0xf06f4621
   2cba0:	strbmi	r0, [r2], -r1, lsl #6
   2cba4:	ldrcc	r3, [r8], #-1281	; 0xfffffaff
   2cba8:			; <UNDEFINED> instruction: 0xf8c8f7fb
   2cbac:	rscsle	r2, r1, r0, lsl #16
   2cbb0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2cbb4:			; <UNDEFINED> instruction: 0xa01cf8db
   2cbb8:	svceq	0x0000f1ba
   2cbbc:	blls	121004 <mkdtemp@@Base+0xcf028>
   2cbc0:	ldrtmi	r4, [r0], -r1, asr #12
   2cbc4:	andeq	pc, r1, #111	; 0x6f
   2cbc8:	ldrtmi	r9, [fp], -r0, lsl #6
   2cbcc:	ldc2	7, cr15, [ip], #-1008	; 0xfffffc10
   2cbd0:	pop	{r0, r2, ip, sp, pc}
   2cbd4:			; <UNDEFINED> instruction: 0xf8db8ff0
   2cbd8:			; <UNDEFINED> instruction: 0xf1baa01c
   2cbdc:	andsle	r0, r5, r0, lsl #30
   2cbe0:	ldrdmi	pc, [r0], -fp	; <UNPREDICTABLE>
   2cbe4:	strcc	r2, [r4], #-1280	; 0xfffffb00
   2cbe8:	strmi	lr, [sl, #1]!
   2cbec:			; <UNDEFINED> instruction: 0xf854d90e
   2cbf0:	strtmi	r0, [r1], -r4, lsl #24
   2cbf4:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   2cbf8:	strcc	r4, [r1, #-1602]	; 0xfffff9be
   2cbfc:			; <UNDEFINED> instruction: 0xf7fb3418
   2cc00:	stmdacs	r0, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}
   2cc04:			; <UNDEFINED> instruction: 0xf1b9d0f1
   2cc08:	bicsle	r0, r8, r0, lsl #30
   2cc0c:	strbmi	r4, [r1], -r4, lsl #16
   2cc10:			; <UNDEFINED> instruction: 0xf0024478
   2cc14:			; <UNDEFINED> instruction: 0x2000fcbd
   2cc18:	pop	{r0, r2, ip, sp, pc}
   2cc1c:	svclt	0x00008ff0
   2cc20:	andeq	r3, r3, r8, lsl #24
   2cc24:	mvnsmi	lr, sp, lsr #18
   2cc28:	bmi	d58e40 <mkdtemp@@Base+0xd06e64>
   2cc2c:	ldrtpl	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2cc30:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
   2cc34:	ldmpl	r3, {r0, r3, r5, r6, fp, sp, lr}^
   2cc38:	movwls	r6, #14363	; 0x381b
   2cc3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cc40:	suble	r2, r2, r0, lsl #18
   2cc44:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   2cc48:	strmi	sl, [r6], -r1, lsl #30
   2cc4c:	ldrbtmi	r2, [r8], #1024	; 0x400
   2cc50:	strcc	lr, [r1], #-2
   2cc54:	ldmdble	r8!, {r0, r5, r7, r9, lr}
   2cc58:			; <UNDEFINED> instruction: 0xf853682b
   2cc5c:	blcs	38cf4 <error@@Base+0x97f0>
   2cc60:	blvs	16e1044 <mkdtemp@@Base+0x168f068>
   2cc64:	rscsle	r2, r4, r0, lsl #20
   2cc68:	bcs	146cd8 <mkdtemp@@Base+0xf4cfc>
   2cc6c:	ldmibvs	r8, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   2cc70:	vmin.s8	d20, d5, d26
   2cc74:			; <UNDEFINED> instruction: 0xf7d94113
   2cc78:	andcc	lr, r1, r2, lsr #19
   2cc7c:	strtmi	sp, [r1], -r1, lsr #32
   2cc80:	movwcs	r4, #1584	; 0x630
   2cc84:			; <UNDEFINED> instruction: 0xf7fd4642
   2cc88:			; <UNDEFINED> instruction: 0xf8bdfd2b
   2cc8c:	ldrtmi	r1, [r0], -r6
   2cc90:	stc2	0, cr15, [r2], {5}
   2cc94:			; <UNDEFINED> instruction: 0xf8bdbb20
   2cc98:	ldrtmi	r1, [r0], -r4
   2cc9c:	blx	fff68cba <mkdtemp@@Base+0xfff16cde>
   2cca0:			; <UNDEFINED> instruction: 0xf8bdb9f0
   2cca4:	ldrtmi	r1, [r0], -r8
   2cca8:	blx	ffde8cc6 <mkdtemp@@Base+0xffd96cea>
   2ccac:			; <UNDEFINED> instruction: 0xf8bdb9c0
   2ccb0:	ldrtmi	r1, [r0], -sl
   2ccb4:	blx	ffc68cd2 <mkdtemp@@Base+0xffc16cf6>
   2ccb8:			; <UNDEFINED> instruction: 0x4630b990
   2ccbc:	ldc2	0, cr15, [r4], #20
   2ccc0:	stmdavs	r9!, {r4, r5, r6, r8, fp, ip, sp, pc}^
   2ccc4:	adcmi	r3, r1, #16777216	; 0x1000000
   2ccc8:	bmi	422fe8 <mkdtemp@@Base+0x3d100c>
   2cccc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   2ccd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ccd4:	subsmi	r9, sl, r3, lsl #22
   2ccd8:	andlt	sp, r4, lr, lsl #2
   2ccdc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2cce0:	stc2l	7, cr15, [r6, #960]!	; 0x3c0
   2cce4:	strtmi	r4, [r2], -r9, lsl #18
   2cce8:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q0.5>
   2ccec:			; <UNDEFINED> instruction: 0x46036154
   2ccf0:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   2ccf4:			; <UNDEFINED> instruction: 0xf838f001
   2ccf8:	b	fe26ac64 <mkdtemp@@Base+0xfe218c88>
   2ccfc:	andeq	r8, r6, lr, asr #24
   2cd00:	andeq	r0, r0, ip, asr r6
   2cd04:	andeq	r3, r3, r2, lsl ip
   2cd08:			; <UNDEFINED> instruction: 0x00068bb2
   2cd0c:	strdeq	r3, [r3], -ip
   2cd10:	andeq	r3, r3, lr, ror fp
   2cd14:	svcmi	0x00f0e92d
   2cd18:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   2cd1c:	bmi	fee4f934 <mkdtemp@@Base+0xfedfd958>
   2cd20:	adclt	r4, sp, sl, ror r4
   2cd24:	ldcls	3, cr9, [fp], #-52	; 0xffffffcc
   2cd28:			; <UNDEFINED> instruction: 0x900a4bb6
   2cd2c:	ldmpl	r3, {r1, r2, r3, sl, ip, pc}^
   2cd30:			; <UNDEFINED> instruction: 0x932b681b
   2cd34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cd38:	movwls	r9, #64314	; 0xfb3a
   2cd3c:			; <UNDEFINED> instruction: 0xf0002c00
   2cd40:			; <UNDEFINED> instruction: 0xf5b1815c
   2cd44:			; <UNDEFINED> instruction: 0x46887f7a
   2cd48:	addhi	pc, r8, r0, lsl #5
   2cd4c:	blx	fedbfc0c <mkdtemp@@Base+0xfed6dc30>
   2cd50:	stmibmi	lr!, {r1, r2, r7, r9, ip, sp, lr, pc}
   2cd54:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2cd58:	ldmdbeq	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2cd5c:	bicvs	pc, lr, #12582912	; 0xc00000
   2cd60:	bmi	feb11594 <mkdtemp@@Base+0xfeabf5b8>
   2cd64:			; <UNDEFINED> instruction: 0xf8df4479
   2cd68:	cdp	2, 0, cr10, cr9, cr12, {5}
   2cd6c:	ldrbtmi	r3, [sl], #-2576	; 0xfffff5f0
   2cd70:	tstls	ip, r0, lsl fp
   2cd74:	ldrbtmi	sl, [sl], #2321	; 0x911
   2cd78:	bcs	fe4685a4 <mkdtemp@@Base+0xfe4165c8>
   2cd7c:	bne	fe4685a4 <mkdtemp@@Base+0xfe4165c8>
   2cd80:	bleq	fe3691bc <mkdtemp@@Base+0xfe3171e0>
   2cd84:	bcc	4685ac <mkdtemp@@Base+0x4165d0>
   2cd88:			; <UNDEFINED> instruction: 0xf5089b0a
   2cd8c:			; <UNDEFINED> instruction: 0x371057bb
   2cd90:	andcs	r2, r1, #0, 8
   2cd94:	ldrtne	pc, [r8], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
   2cd98:	stcvs	3, cr2, [sp, #128]	; 0x80
   2cd9c:			; <UNDEFINED> instruction: 0x9109b2b9
   2cda0:	stmdbls	ip, {r3, r9, sl, lr}
   2cda4:	stmdals	fp, {r0, ip, pc}
   2cda8:	ldrmi	r9, [r9], -r0, lsl #2
   2cdac:	strmi	lr, [r0], #-2505	; 0xfffff637
   2cdb0:			; <UNDEFINED> instruction: 0x46589011
   2cdb4:	strmi	lr, [r2], #-2505	; 0xfffff637
   2cdb8:	andsmi	pc, r0, r9, asr #17
   2cdbc:	andspl	lr, r2, #3358720	; 0x334000
   2cdc0:	bl	ffcead2c <mkdtemp@@Base+0xffc98d50>
   2cdc4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx0
   2cdc8:	vmov	r3, s16
   2cdcc:			; <UNDEFINED> instruction: 0x46592a90
   2cdd0:	ldc	7, cr15, [r0, #864]!	; 0x360
   2cdd4:	stmdacs	r0, {r2, r9, sl, lr}
   2cdd8:	rscshi	pc, r4, r0, asr #32
   2cddc:	svccs	0x00009f10
   2cde0:	addhi	pc, r6, r0
   2cde4:			; <UNDEFINED> instruction: 0xf0206878
   2cde8:	blcs	ada10 <mkdtemp@@Base+0x5ba34>
   2cdec:	ldmib	r7, {r1, r2, r5, r8, ip, lr, pc}^
   2cdf0:			; <UNDEFINED> instruction: 0xf7d91202
   2cdf4:	vmovne	s28, s29, lr, r2
   2cdf8:	suble	r4, ip, r5, lsl #12
   2cdfc:	blcs	2c6ff0 <mkdtemp@@Base+0x275014>
   2ce00:	cdpcs	0, 0, cr13, cr0, cr1, {2}
   2ce04:	ldmdbvs	sl!, {r0, r1, r6, r8, ip, lr, pc}
   2ce08:	ldmdbvs	r9!, {r3, r5, r9, sl, lr}^
   2ce0c:	ldmdb	r2!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ce10:	subsle	r3, r2, r1
   2ce14:	tstcs	r1, r0, lsr #12
   2ce18:	blx	1f68ebc <mkdtemp@@Base+0x1f16ee0>
   2ce1c:	bl	117ad4 <mkdtemp@@Base+0xc5af8>
   2ce20:			; <UNDEFINED> instruction: 0xf8440484
   2ce24:	stmdacs	sl, {r2, r3, r6, sl, fp, ip, lr}
   2ce28:	ldmibvs	pc!, {r0, r2, r5, r6, ip, lr, pc}^	; <UNPREDICTABLE>
   2ce2c:	rsble	r2, r2, r0, lsl #30
   2ce30:	ldmdavs	r8!, {r2, r9, sl, lr}^
   2ce34:	movweq	pc, #32800	; 0x8020	; <UNPREDICTABLE>
   2ce38:	sbcsle	r2, r8, r2, lsl #22
   2ce3c:	svccs	0x000069ff
   2ce40:	ldmdals	r0, {r4, r6, r7, r8, ip, lr, pc}
   2ce44:	stcl	7, cr15, [sl, #-864]	; 0xfffffca0
   2ce48:	cmple	r8, r0, lsl #24
   2ce4c:	tstcs	r1, r0, asr #12
   2ce50:	blx	1868ef4 <mkdtemp@@Base+0x1816f18>
   2ce54:	svcvc	0x007af5b0
   2ce58:	orrsle	r4, r5, r0, lsl #13
   2ce5c:			; <UNDEFINED> instruction: 0xf04f486e
   2ce60:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
   2ce64:	blx	13e8e76 <mkdtemp@@Base+0x1396e9a>
   2ce68:	blmi	19bf820 <mkdtemp@@Base+0x196d844>
   2ce6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ce70:	blls	b06ee0 <mkdtemp@@Base+0xab4f04>
   2ce74:			; <UNDEFINED> instruction: 0xf040405a
   2ce78:			; <UNDEFINED> instruction: 0x462880be
   2ce7c:	ldc	0, cr11, [sp], #180	; 0xb4
   2ce80:	pop	{r2, r8, r9, fp, pc}
   2ce84:			; <UNDEFINED> instruction: 0xf00b8ff0
   2ce88:	vmlscs.f64	d15, d16, d3
   2ce8c:			; <UNDEFINED> instruction: 0x4628d0bb
   2ce90:			; <UNDEFINED> instruction: 0xffccf009
   2ce94:			; <UNDEFINED> instruction: 0xf7d9e7b7
   2ce98:	stmdavs	r0, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
   2ce9c:	msreq	SPSR_, #160, 2	; 0x28
   2cea0:	svclt	0x00182816
   2cea4:	vqdmulh.s<illegal width 8>	d2, d0, d1
   2cea8:	ldmdavs	r9!, {r1, r7, pc}^
   2ceac:			; <UNDEFINED> instruction: 0xf0024650
   2ceb0:	ldmibvs	pc!, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2ceb4:	orrsle	r2, r5, r0, lsl #30
   2ceb8:			; <UNDEFINED> instruction: 0xf7d9e7c3
   2cebc:	stmdavs	r0, {r3, r4, r6, sl, fp, sp, lr, pc}
   2cec0:	mcr	7, 0, pc, cr10, cr8, {6}	; <UNPREDICTABLE>
   2cec4:	bne	468730 <mkdtemp@@Base+0x416754>
   2cec8:	strmi	r9, [r3], -r9, lsl #20
   2cecc:	beq	fe468738 <mkdtemp@@Base+0xfe41675c>
   2ced0:	blx	ff768ee2 <mkdtemp@@Base+0xff716f06>
   2ced4:			; <UNDEFINED> instruction: 0xf7d84628
   2ced8:	strhlt	lr, [r4, #-240]	; 0xffffff10
   2cedc:	bl	198344 <mkdtemp@@Base+0x146368>
   2cee0:			; <UNDEFINED> instruction: 0xf8550484
   2cee4:			; <UNDEFINED> instruction: 0xf7d80f04
   2cee8:	adcmi	lr, r5, #168, 30	; 0x2a0
   2ceec:	ldmdals	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   2cef0:	ldcl	7, cr15, [r4], #864	; 0x360
   2cef4:	strmi	lr, [r4], -sl, lsr #15
   2cef8:			; <UNDEFINED> instruction: 0xf7d89810
   2cefc:	mrcge	12, 0, lr, cr8, cr0, {7}
   2cf00:			; <UNDEFINED> instruction: 0xf8562700
   2cf04:	orrcs	r3, r0, r4, lsl #30
   2cf08:	movwls	r4, #38424	; 0x9618
   2cf0c:	svc	0x007af7d8
   2cf10:	rsble	r1, r1, r3, asr #24
   2cf14:	tstcs	r1, r8, lsr r6
   2cf18:			; <UNDEFINED> instruction: 0xf9fcf027
   2cf1c:	strmi	r4, [r7], -r0, lsr #5
   2cf20:	smlattcs	r1, pc, fp, sp
   2cf24:			; <UNDEFINED> instruction: 0xf0274620
   2cf28:	strdcs	pc, [r4, -r5]
   2cf2c:	ldc2l	0, cr15, [r0, #-32]!	; 0xffffffe0
   2cf30:	ldrdge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   2cf34:	ldrdlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   2cf38:	blls	3d8ba4 <mkdtemp@@Base+0x386bc8>
   2cf3c:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   2cf40:	eorhi	pc, ip, sp, asr #17
   2cf44:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   2cf48:	stmibeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   2cf4c:	strcs	r4, [r0], #-1617	; 0xfffff9af
   2cf50:			; <UNDEFINED> instruction: 0x469b46da
   2cf54:			; <UNDEFINED> instruction: 0xf8576018
   2cf58:	andcs	r3, r1, #4, 22	; 0x1000
   2cf5c:	addcc	pc, r0, pc, asr #8
   2cf60:	andls	r9, r2, r6, lsl #4
   2cf64:	addmi	pc, r0, #1325400064	; 0x4f000000
   2cf68:	strcs	r9, [r0, #-768]	; 0xfffffd00
   2cf6c:			; <UNDEFINED> instruction: 0xf04f9203
   2cf70:	andcs	r3, r1, #267386880	; 0xff00000
   2cf74:			; <UNDEFINED> instruction: 0xf8cd4640
   2cf78:	strls	sl, [r4, #-20]	; 0xffffffec
   2cf7c:	tstls	r9, r1, lsl #12
   2cf80:	stc2	7, cr15, [sl], #1004	; 0x3ec
   2cf84:	stmdbls	r9, {r0, r2, r3, r8, r9, fp, ip, pc}
   2cf88:	addcc	pc, r0, r0, asr #17
   2cf8c:			; <UNDEFINED> instruction: 0xf8db6842
   2cf90:	tstpl	sl, r0
   2cf94:	strmi	r3, [r1, #1028]!	; 0x404
   2cf98:	blls	3e1714 <mkdtemp@@Base+0x38f738>
   2cf9c:	ldrdhi	pc, [ip], -sp	; <UNPREDICTABLE>
   2cfa0:			; <UNDEFINED> instruction: 0xf843681b
   2cfa4:	blls	404fd0 <mkdtemp@@Base+0x3b2ff4>
   2cfa8:	andhi	pc, r0, r3, asr #17
   2cfac:			; <UNDEFINED> instruction: 0xf7d8e75c
   2cfb0:			; <UNDEFINED> instruction: 0x4601ed94
   2cfb4:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   2cfb8:	blx	fe968fc8 <mkdtemp@@Base+0xfe916fec>
   2cfbc:			; <UNDEFINED> instruction: 0xf7d89810
   2cfc0:	ldrb	lr, [r1, -lr, lsl #25]
   2cfc4:	cdp2	0, 11, cr15, cr14, cr9, {0}
   2cfc8:	ldrbcc	pc, [pc, #79]!	; 2d01f <__read_chk@plt+0x265bb>	; <UNPREDICTABLE>
   2cfcc:	ldmdami	r7, {r0, r9, sl, lr}
   2cfd0:			; <UNDEFINED> instruction: 0xf0024478
   2cfd4:			; <UNDEFINED> instruction: 0xe747fa97
   2cfd8:			; <UNDEFINED> instruction: 0xf7d94605
   2cfdc:	stmdavs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
   2cfe0:	ldcl	7, cr15, [sl, #-864]!	; 0xfffffca0
   2cfe4:	ldmdami	r2, {r0, r9, sl, lr}
   2cfe8:			; <UNDEFINED> instruction: 0xf0024478
   2cfec:	stmdals	r9, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
   2cff0:	svc	0x0022f7d8
   2cff4:			; <UNDEFINED> instruction: 0xf7d9e738
   2cff8:			; <UNDEFINED> instruction: 0xf04fe90a
   2cffc:			; <UNDEFINED> instruction: 0xe73335ff
   2d000:	andeq	r8, r6, r0, ror #22
   2d004:	andeq	r0, r0, ip, asr r6
   2d008:	andeq	r3, r3, ip, lsl #27
   2d00c:	andeq	r5, r3, ip, ror #24
   2d010:	andeq	r3, r3, r6, ror fp
   2d014:	andeq	r3, r3, r6, lsr fp
   2d018:	andeq	r3, r3, r2, asr #21
   2d01c:	andeq	r8, r6, r4, lsl sl
   2d020:	andeq	r3, r3, r4, asr #19
   2d024:	ldrdeq	r3, [r3], -r2
   2d028:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   2d02c:	andeq	r3, r3, r8, asr #17
   2d030:	andeq	r2, r3, ip, lsl #14
   2d034:	blmi	fe9ffad4 <mkdtemp@@Base+0xfe9adaf8>
   2d038:	push	{r1, r3, r4, r5, r6, sl, lr}
   2d03c:			; <UNDEFINED> instruction: 0x46044ff0
   2d040:	vmlal.s32	q2, d29, d21
   2d044:	ldmpl	r3, {r2, r4, r6, r7, r8, sl, fp, lr}^
   2d048:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   2d04c:	strbcc	pc, [ip], #2253	; 0x8cd	; <UNPREDICTABLE>
   2d050:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d054:	ldcl	7, cr15, [r2], #-868	; 0xfffffc9c
   2d058:			; <UNDEFINED> instruction: 0xf0002800
   2d05c:	ldmibmi	pc, {r0, r2, r3, r4, r8, pc}	; <UNPREDICTABLE>
   2d060:	strmi	r2, [r5], -r5, lsl #4
   2d064:			; <UNDEFINED> instruction: 0xf7d84479
   2d068:	tstlt	r0, lr, lsr #25
   2d06c:	blcs	ecb120 <mkdtemp@@Base+0xe79144>
   2d070:	teqcs	sl, ip, asr #2
   2d074:			; <UNDEFINED> instruction: 0xf7d94628
   2d078:	vmovge.16	d21[1], lr
   2d07c:			; <UNDEFINED> instruction: 0x46324998
   2d080:	andcc	r4, r1, r9, ror r4
   2d084:	svc	0x00eef7d8
   2d088:	strmi	r2, [r4], -r1, lsl #16
   2d08c:	rschi	pc, r3, r0, asr #32
   2d090:	mrcge	8, 1, r6, cr3, cr2, {1}
   2d094:			; <UNDEFINED> instruction: 0xf44f4d93
   2d098:	ldrmi	r6, [r9], -r0, lsl #7
   2d09c:	andls	r4, r1, #48, 12	; 0x3000000
   2d0a0:			; <UNDEFINED> instruction: 0x4622447d
   2d0a4:			; <UNDEFINED> instruction: 0xf7d99500
   2d0a8:	andcs	lr, r0, #128, 20	; 0x80000
   2d0ac:	strtmi	r4, [r0], -r1, lsr #12
   2d0b0:	ldm	lr!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d0b4:	strmi	r1, [r4], -r2, asr #24
   2d0b8:	addhi	pc, ip, r0
   2d0bc:			; <UNDEFINED> instruction: 0xf10dad0f
   2d0c0:	rsbcs	r0, lr, #16252928	; 0xf80000
   2d0c4:	strtmi	r2, [r8], -r0, lsl #2
   2d0c8:	mcr	7, 3, pc, cr4, cr8, {6}	; <UNPREDICTABLE>
   2d0cc:	rsbcs	r4, ip, #51380224	; 0x3100000
   2d0d0:	movwcs	r4, #5688	; 0x1638
   2d0d4:			; <UNDEFINED> instruction: 0xf025802b
   2d0d8:			; <UNDEFINED> instruction: 0x4629fb9d
   2d0dc:	strtmi	r2, [r0], -lr, ror #4
   2d0e0:	ldmib	r2, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d0e4:			; <UNDEFINED> instruction: 0xf0402800
   2d0e8:	b	114d3e8 <mkdtemp@@Base+0x10fb40c>
   2d0ec:	bmi	1fca484 <mkdtemp@@Base+0x1f784a8>
   2d0f0:	ldrbtmi	r4, [sl], #-2936	; 0xfffff488
   2d0f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d0f8:	strbcc	pc, [ip], #2269	; 0x8dd	; <UNPREDICTABLE>
   2d0fc:			; <UNDEFINED> instruction: 0xf040405a
   2d100:	strtmi	r8, [r0], -r5, ror #1
   2d104:	lfmmi	f7, 3, [r4, #52]	; 0x34
   2d108:	svchi	0x00f0e8bd
   2d10c:			; <UNDEFINED> instruction: 0x4629ae33
   2d110:	addvs	pc, r0, #1325400064	; 0x4f000000
   2d114:			; <UNDEFINED> instruction: 0xf0254630
   2d118:			; <UNDEFINED> instruction: 0x4630fb7d
   2d11c:			; <UNDEFINED> instruction: 0xf7d9213a
   2d120:	stmdacs	r0, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
   2d124:	sbchi	pc, sl, r0
   2d128:	ldrdhi	pc, [r0, #143]	; 0x8f
   2d12c:			; <UNDEFINED> instruction: 0xf04faf05
   2d130:			; <UNDEFINED> instruction: 0xf8000a00
   2d134:	ldrbtmi	sl, [r8], #2817	; 0xb01
   2d138:			; <UNDEFINED> instruction: 0x4641463a
   2d13c:	svc	0x0092f7d8
   2d140:	strmi	r2, [r1], r1, lsl #16
   2d144:	adchi	pc, r0, r0, asr #32
   2d148:	ldrbmi	sl, [r1], -r7, lsl #26
   2d14c:	strtmi	r2, [r8], -r0, lsr #4
   2d150:	mcr	7, 1, pc, cr0, cr8, {6}	; <UNPREDICTABLE>
   2d154:	ldrteq	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2d158:	stcge	8, cr6, [fp], #-228	; 0xffffff1c
   2d15c:	andls	pc, r8, r5, asr #17
   2d160:			; <UNDEFINED> instruction: 0xf8d02320
   2d164:			; <UNDEFINED> instruction: 0x464ac058
   2d168:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2d16c:	andhi	pc, r0, sp, asr #17
   2d170:	vmax.s8	d20, d1, d16
   2d174:	strbmi	r7, [r1], #-2160	; 0xfffff790
   2d178:	ldrmi	r9, [r9], -r1, lsl #2
   2d17c:	andgt	pc, r4, r5, asr #17
   2d180:	b	4eb0ec <mkdtemp@@Base+0x499110>
   2d184:	strtmi	r4, [r1], -sl, lsr #12
   2d188:	ldrtmi	r4, [r0], -fp, asr #12
   2d18c:	bl	ff4eb0f4 <mkdtemp@@Base+0xff499118>
   2d190:			; <UNDEFINED> instruction: 0xf0402800
   2d194:			; <UNDEFINED> instruction: 0xf8d98088
   2d198:			; <UNDEFINED> instruction: 0xb3a55000
   2d19c:	ldrsblt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   2d1a0:	ldrsbge	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   2d1a4:	ldrbtmi	r4, [sl], #1275	; 0x4fb
   2d1a8:	andne	lr, r2, #3489792	; 0x354000
   2d1ac:			; <UNDEFINED> instruction: 0xf7d96868
   2d1b0:	mcrrne	8, 4, lr, r3, cr0
   2d1b4:	andsle	r4, r8, r4, lsl #12
   2d1b8:	ldrdcs	lr, [r4, -r5]
   2d1bc:	stmdb	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d1c0:	eorsle	r3, r6, r1
   2d1c4:	ldrdeq	pc, [r0], -r9
   2d1c8:	bl	fe26b130 <mkdtemp@@Base+0xfe219154>
   2d1cc:			; <UNDEFINED> instruction: 0xf0094620
   2d1d0:	str	pc, [ip, fp, asr #27]
   2d1d4:	b	ff2eb140 <mkdtemp@@Base+0xff299164>
   2d1d8:			; <UNDEFINED> instruction: 0xf7d86800
   2d1dc:			; <UNDEFINED> instruction: 0x4601ec7e
   2d1e0:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   2d1e4:			; <UNDEFINED> instruction: 0xf98ef002
   2d1e8:			; <UNDEFINED> instruction: 0xf7d9e768
   2d1ec:	stmdavs	r0, {r6, r7, r9, fp, sp, lr, pc}
   2d1f0:	ldcl	7, cr15, [r2], #-864	; 0xfffffca0
   2d1f4:	ldrbmi	r4, [r0], -r1, lsl #12
   2d1f8:	blx	1269208 <mkdtemp@@Base+0x121722c>
   2d1fc:	vstrcs.16	s12, [r0, #-474]	; 0xfffffe26	; <UNPREDICTABLE>
   2d200:			; <UNDEFINED> instruction: 0xf8d9d1d2
   2d204:	strtmi	r5, [r8], -r0
   2d208:	ldrbtcc	pc, [pc], #79	; 2d210 <__read_chk@plt+0x267ac>	; <UNPREDICTABLE>
   2d20c:	bl	19eb174 <mkdtemp@@Base+0x1999198>
   2d210:			; <UNDEFINED> instruction: 0xf7d9683d
   2d214:			; <UNDEFINED> instruction: 0xf505eaac
   2d218:	ldrcc	r5, [r0, #-1467]	; 0xfffffa45
   2d21c:			; <UNDEFINED> instruction: 0xf7d86800
   2d220:			; <UNDEFINED> instruction: 0x462aec5c
   2d224:			; <UNDEFINED> instruction: 0x46034631
   2d228:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   2d22c:			; <UNDEFINED> instruction: 0xf96af002
   2d230:	ldmdavs	sl!, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   2d234:	andls	r4, r3, #1107296256	; 0x42000000
   2d238:	b	fe66b1a4 <mkdtemp@@Base+0xfe6191c8>
   2d23c:			; <UNDEFINED> instruction: 0xf7d86800
   2d240:	bls	128378 <mkdtemp@@Base+0xd639c>
   2d244:			; <UNDEFINED> instruction: 0x46034631
   2d248:			; <UNDEFINED> instruction: 0xf0024658
   2d24c:			; <UNDEFINED> instruction: 0x4620fa1f
   2d250:	ldcl	7, cr15, [r2, #864]!	; 0x360
   2d254:	stmdami	sl!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2d258:			; <UNDEFINED> instruction: 0xf04f4629
   2d25c:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
   2d260:			; <UNDEFINED> instruction: 0xf950f002
   2d264:	strtmi	lr, [r0], -r3, asr #14
   2d268:	ldrbtcc	pc, [pc], #79	; 2d270 <__read_chk@plt+0x2680c>	; <UNPREDICTABLE>
   2d26c:	stcl	7, cr15, [r4, #864]!	; 0x360
   2d270:	b	1f6b1dc <mkdtemp@@Base+0x1f19200>
   2d274:			; <UNDEFINED> instruction: 0xf7d86800
   2d278:			; <UNDEFINED> instruction: 0x4639ec30
   2d27c:	stmdami	r1!, {r1, r9, sl, lr}
   2d280:			; <UNDEFINED> instruction: 0xf0024478
   2d284:			; <UNDEFINED> instruction: 0xe732f93f
   2d288:			; <UNDEFINED> instruction: 0x4629481f
   2d28c:	ldrbtcc	pc, [pc], #79	; 2d294 <__read_chk@plt+0x26830>	; <UNPREDICTABLE>
   2d290:			; <UNDEFINED> instruction: 0xf0024478
   2d294:			; <UNDEFINED> instruction: 0xe72af937
   2d298:			; <UNDEFINED> instruction: 0xf04f481c
   2d29c:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
   2d2a0:			; <UNDEFINED> instruction: 0xf930f002
   2d2a4:			; <UNDEFINED> instruction: 0xf009e723
   2d2a8:	ldrtmi	pc, [r1], -sp, asr #26	; <UNPREDICTABLE>
   2d2ac:	ldrbtcc	pc, [pc], #79	; 2d2b4 <__read_chk@plt+0x26850>	; <UNPREDICTABLE>
   2d2b0:	ldmdami	r7, {r1, r9, sl, lr}
   2d2b4:			; <UNDEFINED> instruction: 0xf0024478
   2d2b8:	ldr	pc, [r8, -r5, lsr #18]
   2d2bc:			; <UNDEFINED> instruction: 0x46294815
   2d2c0:	ldrbtcc	pc, [pc], #79	; 2d2c8 <__read_chk@plt+0x26864>	; <UNPREDICTABLE>
   2d2c4:			; <UNDEFINED> instruction: 0xf0024478
   2d2c8:	sdiv	r0, sp, r9
   2d2cc:	svc	0x009ef7d8
   2d2d0:	andeq	r8, r6, r8, asr #16
   2d2d4:	andeq	r0, r0, ip, asr r6
   2d2d8:	andeq	r7, r2, ip, lsr #18
   2d2dc:	andeq	r3, r3, ip, lsl #18
   2d2e0:	andeq	r5, r3, r4, asr #13
   2d2e4:	andeq	r3, r3, ip, lsl #18
   2d2e8:	andeq	r8, r6, lr, lsl #15
   2d2ec:	andeq	r5, r3, lr, lsl #12
   2d2f0:	andeq	r3, r3, r8, ror r8
   2d2f4:	andeq	r6, r3, r6, lsl #12
   2d2f8:	andeq	r6, r3, sl, asr #11
   2d2fc:	strdeq	r3, [r3], -r2
   2d300:	andeq	r3, r3, sl, lsl r7
   2d304:	andeq	r3, r3, r0, asr #14
   2d308:	andeq	r3, r3, r8, ror #13
   2d30c:			; <UNDEFINED> instruction: 0x000336be
   2d310:	andeq	r3, r3, ip, asr #14
   2d314:	andeq	r3, r3, r4, lsl r7
   2d318:	svcmi	0x00f0e92d
   2d31c:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   2d320:	ldrmi	r8, [r9], r2, lsl #22
   2d324:	strmi	r4, [r5], -r4, ror #20
   2d328:	strmi	r4, [sl], r4, ror #22
   2d32c:	addlt	r4, r9, sl, ror r4
   2d330:	ldrtvc	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2d334:			; <UNDEFINED> instruction: 0xf8dd58d3
   2d338:	ldmdavs	fp, {r4, r6, ip, sp, pc}
   2d33c:			; <UNDEFINED> instruction: 0xf04f9307
   2d340:	ldrbmi	r0, [r8], -r0, lsl #6
   2d344:	ldmdb	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d348:	stmdaeq	r6, {r0, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
   2d34c:	stmdbcs	r0, {r5, r9, sl, lr}
   2d350:	addshi	pc, r4, r0
   2d354:	stmib	lr, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d358:			; <UNDEFINED> instruction: 0xf0402800
   2d35c:			; <UNDEFINED> instruction: 0x46208093
   2d360:			; <UNDEFINED> instruction: 0xf7d9213a
   2d364:	vmov.16	d8[0], lr
   2d368:	orrslt	r0, r8, r0, lsl sl
   2d36c:			; <UNDEFINED> instruction: 0xf7d9212e
   2d370:	vmla.f64	d14, d8, d30
   2d374:	cmnlt	r8, r0, lsl sl
   2d378:	vst2.8	{d18-d21}, [pc], r0
   2d37c:	movwls	r7, #8904	; 0x22c8
   2d380:	movwcs	r3, #1
   2d384:	movwcs	lr, #2509	; 0x9cd
   2d388:	movwcs	r2, #512	; 0x200
   2d38c:	blx	1b69428 <mkdtemp@@Base+0x1b1744c>
   2d390:	beq	468bb8 <mkdtemp@@Base+0x416bdc>
   2d394:	stccs	12, cr6, [r0], {60}	; 0x3c
   2d398:			; <UNDEFINED> instruction: 0x4631d03e
   2d39c:			; <UNDEFINED> instruction: 0xf00a6d38
   2d3a0:	bmi	122c1ec <mkdtemp@@Base+0x11da210>
   2d3a4:	blls	57ecf0 <mkdtemp@@Base+0x52cd14>
   2d3a8:			; <UNDEFINED> instruction: 0x4604447a
   2d3ac:			; <UNDEFINED> instruction: 0xf7fd4628
   2d3b0:			; <UNDEFINED> instruction: 0x2100f997
   2d3b4:			; <UNDEFINED> instruction: 0xf0054628
   2d3b8:	stmdacs	r0, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
   2d3bc:	strbmi	sp, [r9], -r7, ror #2
   2d3c0:			; <UNDEFINED> instruction: 0xf0054628
   2d3c4:	stmdacs	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   2d3c8:	strtmi	sp, [r1], -r1, ror #2
   2d3cc:			; <UNDEFINED> instruction: 0xf0054628
   2d3d0:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   2d3d4:	mrc	1, 0, sp, cr8, cr11, {2}
   2d3d8:			; <UNDEFINED> instruction: 0x46281a10
   2d3dc:			; <UNDEFINED> instruction: 0xf85cf005
   2d3e0:	cmple	r4, r0, lsl #16
   2d3e4:			; <UNDEFINED> instruction: 0xf0054628
   2d3e8:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, fp, ip, sp, lr, pc}
   2d3ec:	strtmi	sp, [r8], -pc, asr #2
   2d3f0:	stc2l	0, cr15, [sl], #-16
   2d3f4:	cmple	sl, r0, lsl #16
   2d3f8:			; <UNDEFINED> instruction: 0xf7d84620
   2d3fc:	bmi	ca7e14 <mkdtemp@@Base+0xc55e38>
   2d400:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   2d404:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d408:	subsmi	r9, sl, r7, lsl #22
   2d40c:	andlt	sp, r9, r1, asr r1
   2d410:	blhi	e870c <mkdtemp@@Base+0x96730>
   2d414:	svchi	0x00f0e8bd
   2d418:			; <UNDEFINED> instruction: 0xf0084648
   2d41c:	ldrtvs	pc, [r8], #-2875	; 0xfffff4c5	; <UNPREDICTABLE>
   2d420:			; <UNDEFINED> instruction: 0xf0084630
   2d424:	ldrbtvs	pc, [r8], #-2785	; 0xfffff51f	; <UNPREDICTABLE>
   2d428:	stmdbmi	r7!, {r1, r2, r4, r5, r6, r7, r8, ip, sp, pc}
   2d42c:	vmla.f32	s20, s16, s12
   2d430:			; <UNDEFINED> instruction: 0x46d85a90
   2d434:			; <UNDEFINED> instruction: 0x463d4479
   2d438:	andslt	pc, r4, sp, asr #17
   2d43c:			; <UNDEFINED> instruction: 0x468b4637
   2d440:			; <UNDEFINED> instruction: 0x46324616
   2d444:			; <UNDEFINED> instruction: 0x46404659
   2d448:	mcr	7, 0, pc, cr12, cr8, {6}	; <UNPREDICTABLE>
   2d44c:			; <UNDEFINED> instruction: 0xd1292801
   2d450:			; <UNDEFINED> instruction: 0xf1086c6b
   2d454:	bls	1af464 <mkdtemp@@Base+0x15d488>
   2d458:	strcc	r5, [r1], #-1306	; 0xfffffae6
   2d45c:	mvnsle	r4, r7, lsr #5
   2d460:			; <UNDEFINED> instruction: 0x462f463e
   2d464:	bpl	fe468ccc <mkdtemp@@Base+0xfe416cf0>
   2d468:	ldrtvs	r4, [lr], #1584	; 0x630
   2d46c:	blx	fef69494 <mkdtemp@@Base+0xfef174b8>
   2d470:	ldrvs	r4, [r8, #-1585]!	; 0xfffff9cf
   2d474:			; <UNDEFINED> instruction: 0xf854f021
   2d478:			; <UNDEFINED> instruction: 0xe78e657e
   2d47c:	blx	2e94a6 <mkdtemp@@Base+0x2974ca>
   2d480:			; <UNDEFINED> instruction: 0xe76c63f8
   2d484:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   2d488:			; <UNDEFINED> instruction: 0xf83cf002
   2d48c:			; <UNDEFINED> instruction: 0xf7f0e7b7
   2d490:	blmi	42bcd4 <mkdtemp@@Base+0x3d9cf8>
   2d494:			; <UNDEFINED> instruction: 0xf503447b
   2d498:			; <UNDEFINED> instruction: 0x460261d1
   2d49c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   2d4a0:	stc2l	0, cr15, [r2], #-0
   2d4a4:			; <UNDEFINED> instruction: 0xb014f8dd
   2d4a8:	ldrbmi	r4, [r9], -fp, lsl #16
   2d4ac:			; <UNDEFINED> instruction: 0xf0004478
   2d4b0:	pld	[r8, fp, asr ip]
   2d4b4:	svclt	0x0000eeac
   2d4b8:	andeq	r8, r6, r4, asr r5
   2d4bc:	andeq	r0, r0, ip, asr r6
   2d4c0:	andeq	r3, r3, ip, lsl r7
   2d4c4:	andeq	r8, r6, lr, ror r4
   2d4c8:	andeq	r3, r3, r4, asr r6
   2d4cc:			; <UNDEFINED> instruction: 0x000335b6
   2d4d0:	andeq	r3, r3, r0, asr r6
   2d4d4:	andeq	r3, r3, lr, lsr #12
   2d4d8:	andeq	r3, r3, r0, ror #11
   2d4dc:	svcmi	0x00f8e92d
   2d4e0:	ldcmi	6, cr2, [fp, #-0]
   2d4e4:	ldcmi	6, cr4, [fp], {129}	; 0x81
   2d4e8:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
   2d4ec:	ldrbtmi	r4, [ip], #-1714	; 0xfffff94e
   2d4f0:	and	r2, r0, r1, lsl #6
   2d4f4:	ldreq	r6, [fp, -fp, ror #18]
   2d4f8:			; <UNDEFINED> instruction: 0xf1b8d41d
   2d4fc:	andle	r0, r1, r0, lsl #30
   2d500:	biclt	r6, r3, fp, lsr #18
   2d504:			; <UNDEFINED> instruction: 0xf1ba4637
   2d508:	andle	r0, r2, r0, lsl #30
   2d50c:			; <UNDEFINED> instruction: 0xf80a1c77
   2d510:	strtmi	r9, [r0], -r6
   2d514:	ldmda	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d518:			; <UNDEFINED> instruction: 0x4683183e
   2d51c:			; <UNDEFINED> instruction: 0x46501cb1
   2d520:	ldcl	7, cr15, [ip, #-864]!	; 0xfffffca0
   2d524:			; <UNDEFINED> instruction: 0xf10b4621
   2d528:	strmi	r0, [r4], -r1, lsl #4
   2d52c:	cmplt	ip, r8, lsr r4
   2d530:	svc	0x00f8f7d8
   2d534:			; <UNDEFINED> instruction: 0xf85546a2
   2d538:	stccs	15, cr4, [r0], {28}
   2d53c:			; <UNDEFINED> instruction: 0x4650d1da
   2d540:	svchi	0x00f8e8bd
   2d544:	ssatmi	r4, #3, r0, asr #12
   2d548:	ldmib	ip, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d54c:	svclt	0x0000e7f7
   2d550:	muleq	r6, sl, r0
   2d554:	andeq	r3, r3, r6, lsr #25
   2d558:	stmdami	r3, {r4, r8, fp, ip, sp, pc}
   2d55c:			; <UNDEFINED> instruction: 0x47704478
   2d560:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   2d564:	svclt	0x00004770
   2d568:	andeq	r3, r3, r0, ror #24
   2d56c:	andeq	r3, r3, lr, lsr ip
   2d570:	ldrbmi	r6, [r0, -r0, asr #16]!
   2d574:	ldrbmi	r6, [r0, -r0, lsl #17]!
   2d578:			; <UNDEFINED> instruction: 0x4604b510
   2d57c:	stmdavs	r1!, {r2, fp, lr}
   2d580:			; <UNDEFINED> instruction: 0xf7d94478
   2d584:			; <UNDEFINED> instruction: 0xb108e8b8
   2d588:	ldclt	8, cr6, [r0, #-640]	; 0xfffffd80
   2d58c:	ldclt	0, cr2, [r0, #-56]	; 0xffffffc8
   2d590:	andeq	r3, r3, r4, lsl ip
   2d594:	ldrbmi	r6, [r0, -r0, lsl #18]!
   2d598:	ldmdblt	fp, {r0, r1, r6, r7, fp, sp, lr}
   2d59c:	ldreq	r6, [r2, r2, asr #18]
   2d5a0:	stmdavs	r3, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
   2d5a4:			; <UNDEFINED> instruction: 0x47704618
   2d5a8:			; <UNDEFINED> instruction: 0xf0006940
   2d5ac:	ldrbmi	r0, [r0, -r1]!
   2d5b0:	ldrbmi	r6, [r0, -r0, lsl #16]!
   2d5b4:			; <UNDEFINED> instruction: 0x4605b538
   2d5b8:	stmdami	sl, {r0, r3, r8, r9, fp, lr}
   2d5bc:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   2d5c0:	stmibvs	r0!, {r0, sp, lr, pc}^
   2d5c4:	strtmi	fp, [r9], -r8, asr #2
   2d5c8:			; <UNDEFINED> instruction: 0xf7d9461c
   2d5cc:			; <UNDEFINED> instruction: 0xf104e894
   2d5d0:	stmdacs	r0, {r2, r3, r4, r8, r9}
   2d5d4:			; <UNDEFINED> instruction: 0x4620d1f5
   2d5d8:			; <UNDEFINED> instruction: 0x4604bd38
   2d5dc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2d5e0:	andeq	r7, r6, r8, asr #31
   2d5e4:	ldrdeq	r3, [r3], -r6
   2d5e8:	blmi	a3fe8c <mkdtemp@@Base+0x9edeb0>
   2d5ec:	push	{r1, r3, r4, r5, r6, sl, lr}
   2d5f0:	strdlt	r4, [r3], r0
   2d5f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d5f8:			; <UNDEFINED> instruction: 0xf04f9301
   2d5fc:	mrslt	r0, (UNDEF: 56)
   2d600:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}^
   2d604:	bmi	8b560c <mkdtemp@@Base+0x863630>
   2d608:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   2d60c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d610:	subsmi	r9, sl, r1, lsl #22
   2d614:	andlt	sp, r3, r6, lsr r1
   2d618:	mvnshi	lr, #12386304	; 0xbd0000
   2d61c:	ldmib	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d620:	andls	r4, r0, r1, lsl #13
   2d624:	rscle	r2, sp, r0, lsl #16
   2d628:			; <UNDEFINED> instruction: 0x466e491a
   2d62c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2d630:	stcl	7, cr15, [r6, #-864]!	; 0xfffffca0
   2d634:	mvnlt	r4, r5, lsl #12
   2d638:			; <UNDEFINED> instruction: 0xf8df4f17
   2d63c:	ldrbtmi	r8, [pc], #-96	; 2d644 <__read_chk@plt+0x26be0>
   2d640:	stmdavc	fp!, {r3, r4, r5, r6, r7, sl, lr}
   2d644:	ldfmid	f3, [r6], {171}	; 0xab
   2d648:	ldrbtmi	r4, [ip], #-1592	; 0xfffff9c8
   2d64c:			; <UNDEFINED> instruction: 0xf854e002
   2d650:	orrslt	r0, r8, ip, lsl pc
   2d654:			; <UNDEFINED> instruction: 0xf7d94629
   2d658:	stmdacs	r0, {r1, r2, r3, r6, fp, sp, lr, pc}
   2d65c:	stmdbvs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   2d660:	strle	r0, [fp], #-1819	; 0xfffff8e5
   2d664:	ldrtmi	r4, [r0], -r1, asr #12
   2d668:	stcl	7, cr15, [sl, #-864]	; 0xfffffca0
   2d66c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2d670:	strbmi	sp, [r8], -r7, ror #3
   2d674:	stmdb	r6, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d678:	strb	r2, [r4, r1]
   2d67c:			; <UNDEFINED> instruction: 0xf7d84648
   2d680:	ldr	lr, [pc, r2, asr #18]!
   2d684:	stcl	7, cr15, [r2, #864]	; 0x360
   2d688:	muleq	r6, r4, r2
   2d68c:	andeq	r0, r0, ip, asr r6
   2d690:	andeq	r8, r6, r6, ror r2
   2d694:	andeq	r9, r2, r6, lsl sp
   2d698:	andeq	r3, r3, r6, asr fp
   2d69c:	andeq	r9, r2, r4, lsl #26
   2d6a0:	andeq	r7, r6, sl, lsr pc
   2d6a4:	ldrbmi	r2, [r0, -r0]!
   2d6a8:	svcmi	0x00f0e92d
   2d6ac:	addlt	r4, r3, r0, lsl #13
   2d6b0:	strmi	r2, [sp], -r0
   2d6b4:	andeq	pc, r0, r8, asr #17
   2d6b8:	vst4.8	{d18,d20,d22,d24}, [pc], r1
   2d6bc:	svcls	0x000e70ca
   2d6c0:			; <UNDEFINED> instruction: 0x461e4691
   2d6c4:	mcr	7, 6, pc, cr12, cr8, {6}	; <UNPREDICTABLE>
   2d6c8:			; <UNDEFINED> instruction: 0xf0002800
   2d6cc:	stmiavs	r9!, {r0, r2, r3, r7, pc}
   2d6d0:	stmdbvs	fp!, {r2, r9, sl, lr}^
   2d6d4:	strhvs	r4, [r7], #-33	; 0xffffffdf
   2d6d8:	sbceq	pc, r0, #201326595	; 0xc000003
   2d6dc:	beq	2696f0 <mkdtemp@@Base+0x217714>
   2d6e0:	stmdale	r7!, {r1, sp, lr}^
   2d6e4:	orrslt	r9, sl, ip, lsl #20
   2d6e8:	ldmdblt	r2!, {r1, r3, r5, r6, r7, fp, sp, lr}^
   2d6ec:	ldrble	r0, [sl, #-1946]	; 0xfffff866
   2d6f0:	orrspl	pc, r0, r0, asr #17
   2d6f4:	andeq	pc, ip, r4, lsl #2
   2d6f8:			; <UNDEFINED> instruction: 0x46494632
   2d6fc:	ldc2	0, cr15, [ip, #-72]!	; 0xffffffb8
   2d700:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2d704:	stmiavs	r3!, {r3, r6, ip, lr, pc}
   2d708:	stmdbls	sp, {r0, r1, r2, r4, r6, sp, lr, pc}
   2d70c:	ldmdale	r1, {r1, r3, r7, r9, lr}^
   2d710:			; <UNDEFINED> instruction: 0xf8c4079b
   2d714:	strbtle	r5, [sp], #400	; 0x190
   2d718:	svceq	0x0000f1ba
   2d71c:	stmibvs	fp!, {r2, r3, r4, r5, r8, ip, lr, pc}
   2d720:	pkhbtmi	r4, r3, r8, lsl #15
   2d724:	svc	0x00f2f7d8
   2d728:	adcvs	r4, r0, r3, lsl #12
   2d72c:	subsle	r2, r4, r0, lsl #16
   2d730:	streq	pc, [r1, -r7, lsr #3]
   2d734:	blx	fee1436c <mkdtemp@@Base+0xfedc2390>
   2d738:	ldrbmi	pc, [r2], -r7, lsl #15	; <UNPREDICTABLE>
   2d73c:	ldmdbeq	pc!, {r0, r3, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>
   2d740:			; <UNDEFINED> instruction: 0xf7d89700
   2d744:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
   2d748:	stmdbvs	fp!, {r1, r3, r6, ip, lr, pc}
   2d74c:	smlaltblt	r6, r3, r0, r8
   2d750:			; <UNDEFINED> instruction: 0xf04f9b0c
   2d754:			; <UNDEFINED> instruction: 0x211232ff
   2d758:	stmdb	r2, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d75c:	eorsle	r2, pc, r0, lsl #16
   2d760:			; <UNDEFINED> instruction: 0xf7d868a0
   2d764:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   2d768:	movwcs	fp, #8140	; 0x1fcc
   2d76c:	adcsmi	r2, r0, #0, 6
   2d770:	andcs	fp, r0, ip, lsl #30
   2d774:	andeq	pc, r1, r3
   2d778:	stmiavs	r0!, {r5, r8, ip, sp, pc}
   2d77c:			; <UNDEFINED> instruction: 0xf7d94631
   2d780:	cmnlt	r8, #917504	; 0xe0000
   2d784:			; <UNDEFINED> instruction: 0xf04f2300
   2d788:			; <UNDEFINED> instruction: 0x464a30ff
   2d78c:	ldrmi	r9, [r9], -r0
   2d790:			; <UNDEFINED> instruction: 0xf7d868a0
   2d794:	tstlt	r8, #3680	; 0xe60
   2d798:			; <UNDEFINED> instruction: 0xf8c82500
   2d79c:	strtmi	r4, [r8], -r0
   2d7a0:	pop	{r0, r1, ip, sp, pc}
   2d7a4:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2d7a8:	addsmi	r9, sl, #53248	; 0xd000
   2d7ac:			; <UNDEFINED> instruction: 0xf8c0bf28
   2d7b0:	adcsle	r5, r1, #144, 2	; 0x24
   2d7b4:			; <UNDEFINED> instruction: 0xf06f68a3
   2d7b8:	ldrmi	r0, [r8], -r9, lsl #10
   2d7bc:	svc	0x002cf7d8
   2d7c0:	sbcvc	pc, sl, #1325400064	; 0x4f000000
   2d7c4:	ldrmi	r4, [r1], -r0, lsr #12
   2d7c8:	ldmdb	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d7cc:			; <UNDEFINED> instruction: 0xf7d84620
   2d7d0:			; <UNDEFINED> instruction: 0x4628e89a
   2d7d4:	pop	{r0, r1, ip, sp, pc}
   2d7d8:			; <UNDEFINED> instruction: 0xf06f8ff0
   2d7dc:	strb	r0, [ip, r1, lsl #10]!
   2d7e0:			; <UNDEFINED> instruction: 0xf06f68a3
   2d7e4:			; <UNDEFINED> instruction: 0xe7e80515
   2d7e8:	streq	pc, [r1, #-111]	; 0xffffff91
   2d7ec:	svclt	0x0000e7f1
   2d7f0:	svcmi	0x00f0e92d
   2d7f4:	cdpmi	6, 4, cr4, cr13, cr4, {0}
   2d7f8:			; <UNDEFINED> instruction: 0xf8d0b087
   2d7fc:	stfmie	f0, [ip, #-576]	; 0xfffffdc0
   2d800:			; <UNDEFINED> instruction: 0xf8dd447e
   2d804:	ldmib	sp, {r6, ip, sp, pc}^
   2d808:	ldmdbpl	r5!, {r0, r4, r9, fp, ip, pc}^
   2d80c:	stmdavs	sp!, {r1, r2, r6, r8, fp, sp, lr}
   2d810:			; <UNDEFINED> instruction: 0xf04f9505
   2d814:			; <UNDEFINED> instruction: 0xf0160500
   2d818:			; <UNDEFINED> instruction: 0xd12e0802
   2d81c:			; <UNDEFINED> instruction: 0x0733461d
   2d820:	ldrble	r4, [r1], #-1559	; 0xfffff9e9
   2d824:	svceq	0x0000f1ba
   2d828:			; <UNDEFINED> instruction: 0xf1b9d121
   2d82c:	cmple	r3, r0, lsl #30
   2d830:	ldrbmi	r6, [r8], -r1, asr #16
   2d834:			; <UNDEFINED> instruction: 0xf9def026
   2d838:	ldmiblt	r9, {r1, r2, r3, r9, sl, lr}^
   2d83c:	bl	187ac4 <mkdtemp@@Base+0x135ae8>
   2d840:	bl	1ee06c <mkdtemp@@Base+0x19c090>
   2d844:	ldrbmi	r0, [fp], -r9, lsl #2
   2d848:	stcl	7, cr15, [r0, #-864]	; 0xfffffca0
   2d84c:	blle	1637854 <mkdtemp@@Base+0x15e5878>
   2d850:	svceq	0x0000f1ba
   2d854:	andcs	sp, r0, r0, asr #2
   2d858:	blmi	d80138 <mkdtemp@@Base+0xd2e15c>
   2d85c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d860:	blls	1878d0 <mkdtemp@@Base+0x1358f4>
   2d864:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
   2d868:	pop	{r0, r1, r2, ip, sp, pc}
   2d86c:	stmdbvs	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d870:	mulle	sp, sl, r5
   2d874:	andeq	pc, r9, pc, rrx
   2d878:	stmdavs	r5!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2d87c:	andeq	pc, ip, r4, lsl #2
   2d880:	bls	a7fbc <mkdtemp@@Base+0x55fe0>
   2d884:	andlt	pc, r0, sp, asr #17
   2d888:			; <UNDEFINED> instruction: 0xf0129503
   2d88c:	strb	pc, [r3, fp, lsl #25]!	; <UNPREDICTABLE>
   2d890:	blge	147b18 <mkdtemp@@Base+0xf5b3c>
   2d894:	tstcs	r3, r1, lsl #4
   2d898:	stmda	r2!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d89c:	stmdavs	r3!, {r3, r7, r8, r9, ip, sp, pc}^
   2d8a0:			; <UNDEFINED> instruction: 0xf1b9b393
   2d8a4:	andle	r0, ip, r0, lsl #30
   2d8a8:	strbmi	r6, [fp], -r0, lsr #17
   2d8ac:	tstcs	r0, sl, lsr #12
   2d8b0:	stc	7, cr15, [ip, #-864]	; 0xfffffca0
   2d8b4:	blle	9378bc <mkdtemp@@Base+0x8e58e0>
   2d8b8:	strtmi	r4, [r9], -sl, asr #12
   2d8bc:			; <UNDEFINED> instruction: 0xf7d84638
   2d8c0:			; <UNDEFINED> instruction: 0xf8d4ee32
   2d8c4:			; <UNDEFINED> instruction: 0xe7b30190
   2d8c8:	andeq	lr, fp, #9216	; 0x2400
   2d8cc:	ldrtmi	r4, [r8], -r9, lsr #12
   2d8d0:	mcr	7, 1, pc, cr8, cr8, {6}	; <UNPREDICTABLE>
   2d8d4:	ldr	r4, [pc, r0, asr #12]!
   2d8d8:	stmiavs	r0!, {r0, r1, r4, r5, r9, sl, lr}
   2d8dc:			; <UNDEFINED> instruction: 0x46314632
   2d8e0:	ldcl	7, cr15, [r4], #864	; 0x360
   2d8e4:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
   2d8e8:	blcs	64554 <mkdtemp@@Base+0x12578>
   2d8ec:	bl	2a1bc0 <mkdtemp@@Base+0x24fbe4>
   2d8f0:	stmiavs	r0!, {r0, r1, r3, r8, r9}
   2d8f4:			; <UNDEFINED> instruction: 0x4652443b
   2d8f8:			; <UNDEFINED> instruction: 0xf7d92110
   2d8fc:	stmdacs	r0, {r1, r4, r5, fp, sp, lr, pc}
   2d900:			; <UNDEFINED> instruction: 0xf06fd1a9
   2d904:			; <UNDEFINED> instruction: 0xe7a70015
   2d908:	movweq	lr, #47881	; 0xbb09
   2d90c:	strtmi	r6, [fp], #-2208	; 0xfffff760
   2d910:	tstcs	r1, r2, asr r6
   2d914:	stmda	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d918:	bicle	r2, r2, r0, lsl #16
   2d91c:			; <UNDEFINED> instruction: 0xf06fe7f1
   2d920:	blcs	2d99c <__read_chk@plt+0x26f38>
   2d924:			; <UNDEFINED> instruction: 0xe7ecd098
   2d928:	ldcl	7, cr15, [r0], #-864	; 0xfffffca0
   2d92c:	andeq	r8, r6, r0, lsl #1
   2d930:	andeq	r0, r0, ip, asr r6
   2d934:	andeq	r8, r6, r4, lsr #32
   2d938:			; <UNDEFINED> instruction: 0xf8d0b4f0
   2d93c:	svcls	0x00044190
   2d940:			; <UNDEFINED> instruction: 0xf0146964
   2d944:	tstle	ip, r2, lsl #8
   2d948:	svclt	0x00812f03
   2d94c:			; <UNDEFINED> instruction: 0x460d461e
   2d950:			; <UNDEFINED> instruction: 0x46206833
   2d954:			; <UNDEFINED> instruction: 0xf06fbf92
   2d958:	blt	6ed968 <mkdtemp@@Base+0x69b98c>
   2d95c:	ldcllt	0, cr6, [r0], #172	; 0xac
   2d960:	ldcllt	7, cr4, [r0], #448	; 0x1c0
   2d964:			; <UNDEFINED> instruction: 0xf012300c
   2d968:	svclt	0x0000bcdf
   2d96c:	ldrlt	fp, [r0, #-832]	; 0xfffffcc0
   2d970:			; <UNDEFINED> instruction: 0xf8d04604
   2d974:	ldmdbvs	fp, {r4, r7, r8, ip, sp}^
   2d978:	ldrle	r0, [r2], #-1946	; 0xfffff866
   2d97c:	ldrle	r0, [r7], #-1883	; 0xfffff8a5
   2d980:			; <UNDEFINED> instruction: 0xf7d868a0
   2d984:	strtmi	lr, [r0], -sl, asr #28
   2d988:			; <UNDEFINED> instruction: 0xf04f2300
   2d98c:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
   2d990:	bicvc	pc, sl, pc, asr #8
   2d994:	stmda	sl!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d998:	pop	{r5, r9, sl, lr}
   2d99c:			; <UNDEFINED> instruction: 0xf7d74010
   2d9a0:	andcc	fp, ip, pc, lsr #31
   2d9a4:	rscscc	pc, pc, #79	; 0x4f
   2d9a8:			; <UNDEFINED> instruction: 0xf7d82180
   2d9ac:	strb	lr, [r7, r0, lsr #16]!
   2d9b0:			; <UNDEFINED> instruction: 0xf04f308c
   2d9b4:	vst1.64	{d19-d22}, [pc :256]
   2d9b8:			; <UNDEFINED> instruction: 0xf7d87182
   2d9bc:	bfi	lr, r8, #16, #16
   2d9c0:	svclt	0x00004770
   2d9c4:			; <UNDEFINED> instruction: 0x3190f8d0
   2d9c8:			; <UNDEFINED> instruction: 0x079a695b
   2d9cc:	ldrbeq	sp, [fp, -r6, lsl #8]
   2d9d0:	stmvs	r0, {r1, sl, ip, lr, pc}
   2d9d4:	stmdalt	r6, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d9d8:			; <UNDEFINED> instruction: 0x47702010
   2d9dc:	ldrbmi	r2, [r0, -r0]!
   2d9e0:			; <UNDEFINED> instruction: 0x4604b5f8
   2d9e4:			; <UNDEFINED> instruction: 0x5190f8d0
   2d9e8:	stmdbvs	fp!, {r1, r2, r4, r9, sl, lr}^
   2d9ec:	andeq	pc, r2, r3, lsl r0	; <UNPREDICTABLE>
   2d9f0:	bllt	fe2e1a00 <mkdtemp@@Base+0xfe28fa24>
   2d9f4:	ldcllt	0, cr2, [r8]
   2d9f8:			; <UNDEFINED> instruction: 0x460f075a
   2d9fc:	cfmul32cs	mvfx13, mvfx0, mvfx14
   2da00:			; <UNDEFINED> instruction: 0xf8d4d12a
   2da04:			; <UNDEFINED> instruction: 0xf8d46180
   2da08:			; <UNDEFINED> instruction: 0xf8d45184
   2da0c:			; <UNDEFINED> instruction: 0xf8d42188
   2da10:	andvs	r3, lr, ip, lsl #3
   2da14:	addvs	r6, sl, sp, asr #32
   2da18:	ldcllt	0, cr6, [r8, #812]!	; 0x32c
   2da1c:	strbtle	r0, [r9], #1819	; 0x71b
   2da20:			; <UNDEFINED> instruction: 0xf7d868a0
   2da24:	stmdacs	r0, {r1, r5, fp, sp, lr, pc}
   2da28:	blle	2e1dc0 <mkdtemp@@Base+0x28fde4>
   2da2c:	tstle	r3, r6, lsl #5
   2da30:	stmiavs	r0!, {r0, r1, r3, r5, r8, fp, sp, lr}
   2da34:	ldrtmi	fp, [r2], -r3, asr #18
   2da38:			; <UNDEFINED> instruction: 0xf0204639
   2da3c:	stmdacs	r0, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2da40:			; <UNDEFINED> instruction: 0xf06fd1d8
   2da44:	ldcllt	0, cr0, [r8, #84]!	; 0x54
   2da48:			; <UNDEFINED> instruction: 0x4632463b
   2da4c:			; <UNDEFINED> instruction: 0xf7d82113
   2da50:	stmdacs	r0, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
   2da54:	ldrb	sp, [r4, lr, asr #3]!
   2da58:	andeq	pc, r9, pc, rrx
   2da5c:	svclt	0x0000bdf8
   2da60:			; <UNDEFINED> instruction: 0xf8d0b5f8
   2da64:	ldmdbvs	fp!, {r4, r7, r8, ip, sp, lr}^
   2da68:	svceq	0x000af013
   2da6c:	andcs	sp, r0, r1
   2da70:			; <UNDEFINED> instruction: 0x4604bdf8
   2da74:	strmi	r6, [lr], -r0, lsl #17
   2da78:			; <UNDEFINED> instruction: 0xf7d74615
   2da7c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2da80:	addmi	sp, r5, #12, 26	; 0x300
   2da84:	ldmdbvs	fp!, {r2, r4, r8, ip, lr, pc}
   2da88:	cmplt	r3, r0, lsr #17
   2da8c:			; <UNDEFINED> instruction: 0xf04f4633
   2da90:			; <UNDEFINED> instruction: 0x211232ff
   2da94:	svc	0x0064f7d8
   2da98:	mvnle	r2, r0, lsl #16
   2da9c:	andseq	pc, r5, pc, rrx
   2daa0:			; <UNDEFINED> instruction: 0x462abdf8
   2daa4:			; <UNDEFINED> instruction: 0xf0204631
   2daa8:	stmdacs	r0, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   2daac:	ubfx	sp, pc, #3, #22
   2dab0:	andeq	pc, r9, pc, rrx
   2dab4:	svclt	0x0000bdf8
   2dab8:			; <UNDEFINED> instruction: 0x4606b5f8
   2dabc:	strcs	r4, [r0], #-3350	; 0xfffff2ea
   2dac0:	ldrbtmi	r4, [sp], #-3862	; 0xfffff0ea
   2dac4:	and	r4, r5, pc, ror r4
   2dac8:	stc2	0, cr15, [r4], #-152	; 0xffffff68
   2dacc:	eorspl	pc, r0, r7, asr r8	; <UNPREDICTABLE>
   2dad0:	bicslt	r4, r5, r4, lsl #12
   2dad4:	andcs	r4, r0, #42991616	; 0x2900000
   2dad8:			; <UNDEFINED> instruction: 0xf0014630
   2dadc:			; <UNDEFINED> instruction: 0x2101fe97
   2dae0:	addmi	r4, fp, #3145728	; 0x300000
   2dae4:	mvnle	r4, r0, lsr #12
   2dae8:	strtmi	r4, [sl], -sp, lsl #22
   2daec:	ldrtmi	r4, [r1], -sp, lsl #16
   2daf0:	bl	fece4 <mkdtemp@@Base+0xacd08>
   2daf4:	ldrbtmi	r0, [r8], #-1220	; 0xfffffb3c
   2daf8:	strtmi	r6, [r3], -r4, ror #16
   2dafc:	ldc2	0, cr15, [ip, #4]
   2db00:	strtmi	r4, [r0], -r9, lsl #20
   2db04:	andsvs	r4, r4, sl, ror r4
   2db08:	stmdami	r8, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2db0c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2db10:	ldc2	0, cr15, [r2, #4]
   2db14:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   2db18:			; <UNDEFINED> instruction: 0x000337be
   2db1c:	andeq	r7, r6, r4, asr #9
   2db20:	muleq	r6, r8, r4
   2db24:			; <UNDEFINED> instruction: 0x000337b2
   2db28:	andeq	r9, r6, r8, lsl #8
   2db2c:			; <UNDEFINED> instruction: 0x000337ba
   2db30:	blmi	9c03cc <mkdtemp@@Base+0x96e3f0>
   2db34:	push	{r1, r3, r4, r5, r6, sl, lr}
   2db38:	strdlt	r4, [r3], r0
   2db3c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2db40:			; <UNDEFINED> instruction: 0xf04f9301
   2db44:	stmdacs	r0, {r8, r9}
   2db48:			; <UNDEFINED> instruction: 0xf7d8d039
   2db4c:	strmi	lr, [r0], r6, ror #30
   2db50:	movlt	r9, #0
   2db54:			; <UNDEFINED> instruction: 0x466d491e
   2db58:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2db5c:	b	ff46bac4 <mkdtemp@@Base+0xff419ae8>
   2db60:	strmi	r4, [r7], -r4, lsl #12
   2db64:			; <UNDEFINED> instruction: 0xf8dfb1e0
   2db68:	strcs	r9, [r0, -ip, rrx]
   2db6c:	ldrbtmi	r4, [r9], #3610	; 0xe1a
   2db70:	ands	r4, r2, lr, ror r4
   2db74:	tstcs	r0, sl, lsl #4
   2db78:			; <UNDEFINED> instruction: 0xf7d74620
   2db7c:	stmdacs	r2, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   2db80:	strcs	fp, [r4, -r8, lsl #30]
   2db84:	strtmi	sp, [r1], -r3
   2db88:			; <UNDEFINED> instruction: 0xf0014648
   2db8c:	ldrtmi	pc, [r1], -r1, lsl #26	; <UNPREDICTABLE>
   2db90:			; <UNDEFINED> instruction: 0xf7d84628
   2db94:			; <UNDEFINED> instruction: 0x4604eab6
   2db98:	stmdavc	r3!, {r4, r8, ip, sp, pc}
   2db9c:	mvnle	r2, r0, lsl #22
   2dba0:			; <UNDEFINED> instruction: 0xf7d74640
   2dba4:	bmi	3a966c <mkdtemp@@Base+0x357690>
   2dba8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   2dbac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2dbb0:	subsmi	r9, sl, r1, lsl #22
   2dbb4:	ldrtmi	sp, [r8], -r5, lsl #2
   2dbb8:	pop	{r0, r1, ip, sp, pc}
   2dbbc:			; <UNDEFINED> instruction: 0x270083f0
   2dbc0:			; <UNDEFINED> instruction: 0xf7d8e7f1
   2dbc4:	svclt	0x0000eb24
   2dbc8:	andeq	r7, r6, ip, asr #26
   2dbcc:	andeq	r0, r0, ip, asr r6
   2dbd0:	andeq	r9, r2, sl, ror #15
   2dbd4:	andeq	r3, r3, sl, ror #14
   2dbd8:	ldrdeq	r9, [r2], -r4
   2dbdc:	ldrdeq	r7, [r6], -r6
   2dbe0:			; <UNDEFINED> instruction: 0x4604b538
   2dbe4:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   2dbe8:	ldrbeq	r6, [fp], #2075	; 0x81b
   2dbec:	strtmi	sp, [r0], -r1, lsl #8
   2dbf0:	ldcmi	13, cr11, [r1, #-224]	; 0xffffff20
   2dbf4:	ldmdami	r1, {r1, r9, sl, lr}
   2dbf8:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   2dbfc:			; <UNDEFINED> instruction: 0xf0014629
   2dc00:	stmdbmi	pc, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2dc04:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2dc08:			; <UNDEFINED> instruction: 0xf83af002
   2dc0c:	cmnlt	r0, r4, lsl #12
   2dc10:	stmdami	ip, {r1, r9, sl, lr}
   2dc14:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2dc18:	ldc2	0, cr15, [r8, #-4]!
   2dc1c:	blcs	4bcb0 <error@@Base+0x1c7ac>
   2dc20:	stmdami	r9, {r0, r2, r5, r6, r7, r8, ip, lr, pc}
   2dc24:			; <UNDEFINED> instruction: 0xf0004478
   2dc28:	stmdami	r8, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
   2dc2c:			; <UNDEFINED> instruction: 0xf0004478
   2dc30:	svclt	0x0000f89b
   2dc34:	andeq	r9, r6, r6, lsr #6
   2dc38:	andeq	r3, r3, r8, lsl #26
   2dc3c:	strdeq	r3, [r3], -lr
   2dc40:	andeq	r3, r3, r6, lsl r7
   2dc44:	andeq	r3, r3, lr, lsr #14
   2dc48:	andeq	r3, r3, r0, asr #14
   2dc4c:	strdeq	r3, [r3], -r8
   2dc50:	ldrlt	r4, [r0, #-2838]!	; 0xfffff4ea
   2dc54:	addlt	r4, r3, fp, ror r4
   2dc58:	ldmdavs	fp, {r2, r9, sl, lr}
   2dc5c:	ldreq	r9, [fp], #1
   2dc60:	strtmi	sp, [r0], -r2, lsl #8
   2dc64:	ldclt	0, cr11, [r0, #-12]!
   2dc68:			; <UNDEFINED> instruction: 0x46024d11
   2dc6c:	ldrbtmi	r4, [sp], #-2065	; 0xfffff7ef
   2dc70:	ldrbtmi	r3, [r8], #-1304	; 0xfffffae8
   2dc74:			; <UNDEFINED> instruction: 0xf0014629
   2dc78:	stmdbmi	pc, {r0, r3, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2dc7c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2dc80:			; <UNDEFINED> instruction: 0xfffef001
   2dc84:	cmnlt	r0, r4, lsl #12
   2dc88:	stmdami	ip, {r1, r9, sl, lr}
   2dc8c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2dc90:	ldc2l	0, cr15, [ip], #4
   2dc94:	blcs	4bd28 <error@@Base+0x1c824>
   2dc98:	stmdami	r9, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
   2dc9c:			; <UNDEFINED> instruction: 0xf0004478
   2dca0:	stmdami	r8, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
   2dca4:			; <UNDEFINED> instruction: 0xf0004478
   2dca8:	svclt	0x0000f85f
   2dcac:			; <UNDEFINED> instruction: 0x000692b8
   2dcb0:	muleq	r3, r2, ip
   2dcb4:	andeq	r3, r3, lr, lsl #14
   2dcb8:	andeq	r0, r3, r2, lsl r7
   2dcbc:	andeq	r3, r3, sl, lsl r7
   2dcc0:	andeq	r3, r3, r0, lsr r7
   2dcc4:	andeq	r3, r3, r0, lsl #13
   2dcc8:	vst3.8	{d27,d29,d31}, [pc :256], r8
   2dccc:	ldcmi	3, cr4, [sp, #-512]	; 0xfffffe00
   2dcd0:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   2dcd4:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   2dcd8:	andsmi	r6, r3, sl, lsr #16
   2dcdc:	strtmi	fp, [r0], -fp, lsl #18
   2dce0:	ldmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   2dce4:	ldmdami	r9, {r1, r9, sl, lr}
   2dce8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2dcec:			; <UNDEFINED> instruction: 0xf0013130
   2dcf0:	stmdavs	fp!, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   2dcf4:	ldrle	r0, [r7], #-218	; 0xffffff26
   2dcf8:	strle	r0, [r6, #-1115]	; 0xfffffba5
   2dcfc:			; <UNDEFINED> instruction: 0x46204914
   2dd00:			; <UNDEFINED> instruction: 0xf0014479
   2dd04:			; <UNDEFINED> instruction: 0x4604ffbd
   2dd08:	ldmdbmi	r2, {r3, r4, r5, r7, r8, ip, sp, pc}
   2dd0c:	ldmdami	r2, {r1, r5, r9, sl, lr}
   2dd10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2dd14:			; <UNDEFINED> instruction: 0xf0013130
   2dd18:	stmdavc	r3!, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2dd1c:	bicsle	r2, lr, r0, lsl #22
   2dd20:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   2dd24:			; <UNDEFINED> instruction: 0xf820f000
   2dd28:	strtmi	r4, [r0], -sp, lsl #18
   2dd2c:			; <UNDEFINED> instruction: 0xf0014479
   2dd30:	strmi	pc, [r4], -r7, lsr #31
   2dd34:	stmdavs	fp!, {r3, r8, ip, sp, pc}
   2dd38:	stmdami	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2dd3c:			; <UNDEFINED> instruction: 0xf0004478
   2dd40:	svclt	0x0000f813
   2dd44:	andeq	r9, r6, r6, lsr r2
   2dd48:	andeq	r3, r3, r8, lsl ip
   2dd4c:	andeq	r3, r3, r6, lsl #14
   2dd50:	andeq	r3, r3, r0, lsr r7
   2dd54:	strdeq	r3, [r3], -r0
   2dd58:	andeq	r3, r3, r6, ror #14
   2dd5c:	andeq	r3, r3, r2, ror r7
   2dd60:	andeq	r3, r3, r4, ror #13
   2dd64:	andeq	r3, r3, r8, ror #11
   2dd68:	andcs	fp, r1, pc, lsl #8
   2dd6c:	addlt	fp, r3, r0, lsl #10
   2dd70:	ldrdgt	pc, [r4], -pc	; <UNPREDICTABLE>
   2dd74:	blmi	29858c <mkdtemp@@Base+0x2465b0>
   2dd78:			; <UNDEFINED> instruction: 0xf85244fc
   2dd7c:			; <UNDEFINED> instruction: 0xf85c1b04
   2dd80:	ldmdavs	fp, {r0, r1, ip, sp}
   2dd84:			; <UNDEFINED> instruction: 0xf04f9301
   2dd88:	andls	r0, r0, #0, 6
   2dd8c:	blx	febe9d98 <mkdtemp@@Base+0xfeb97dbc>
   2dd90:			; <UNDEFINED> instruction: 0xf7e320ff
   2dd94:	svclt	0x0000fe77
   2dd98:	andeq	r7, r6, r8, lsl #22
   2dd9c:	andeq	r0, r0, ip, asr r6
   2dda0:	mvnsmi	lr, #737280	; 0xb4000
   2dda4:	stmvs	r3, {r0, r2, r9, sl, lr}
   2dda8:	stmvs	ip, {r0, r2, r7, ip, sp, pc}
   2ddac:	subsle	r2, r9, r1, lsl #22
   2ddb0:	strmi	r6, [lr], -r3, asr #18
   2ddb4:	suble	r2, pc, r1, lsl #22
   2ddb8:	subsle	r2, r0, r3, lsl #22
   2ddbc:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
   2ddc0:	andls	r6, r3, #104, 20	; 0x68000
   2ddc4:	stc2	7, cr15, [lr, #960]	; 0x3c0
   2ddc8:	bls	100288 <mkdtemp@@Base+0xae2ac>
   2ddcc:			; <UNDEFINED> instruction: 0x46034479
   2ddd0:			; <UNDEFINED> instruction: 0x0700e9d5
   2ddd4:	streq	lr, [r0, -sp, asr #19]
   2ddd8:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   2dddc:	stc2	0, cr15, [r0], {1}
   2dde0:	stmdavs	r0!, {r0, r5, r6, fp, sp, lr}
   2dde4:	mcrrne	3, 1, r2, sl, cr4
   2dde8:	blx	1b69e82 <mkdtemp@@Base+0x1b17ea6>
   2ddec:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2ddf0:	stmdavs	r3!, {r1, r6, ip, lr, pc}^
   2ddf4:	ldmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ddf8:	ldmdavs	r0!, {r5, sp, lr}
   2ddfc:			; <UNDEFINED> instruction: 0xf903fb08
   2de00:	cdp2	0, 4, cr15, cr8, cr7, {0}
   2de04:	andeq	pc, r9, r7, asr #16
   2de08:	ldmib	r4, {r8, r9, sl, sp}^
   2de0c:	stmdavs	r8!, {r8, r9, sp}
   2de10:	stmdbcs	r3, {r3, r8, r9, fp, ip, sp, lr, pc}
   2de14:	cdp2	0, 3, cr15, cr14, cr7, {0}
   2de18:			; <UNDEFINED> instruction: 0xf8c94603
   2de1c:	ldmib	r4, {r2, ip, sp}^
   2de20:	ldrtmi	r1, [r8], -r0, lsl #6
   2de24:	blx	247fd6 <mkdtemp@@Base+0x1f5ffa>
   2de28:	addsvs	r1, sl, r3, lsl #6
   2de2c:	movwne	lr, #2516	; 0x9d4
   2de30:	blx	2487e2 <mkdtemp@@Base+0x1f6806>
   2de34:	sbcsvs	r1, sl, r3, lsl #6
   2de38:	ldmib	r4, {r0, r1, r2, r3, r5, r6, r9, sp, lr}^
   2de3c:	stmdbvs	sl!, {r8, r9, ip}^
   2de40:	movwne	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
   2de44:	stmdavs	r3!, {r1, r3, r4, r8, sp, lr}^
   2de48:	rsbvs	r3, r3, r1, lsl #6
   2de4c:	movwcc	r6, #6259	; 0x1873
   2de50:	andlt	r6, r5, r3, ror r0
   2de54:	mvnshi	lr, #12386304	; 0xbd0000
   2de58:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   2de5c:	bmi	367d24 <mkdtemp@@Base+0x315d48>
   2de60:			; <UNDEFINED> instruction: 0xe7ad447a
   2de64:	andne	lr, r0, #208, 18	; 0x340000
   2de68:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2de6c:	blx	ff969e7a <mkdtemp@@Base+0xff917e9e>
   2de70:	andlt	r2, r5, r0
   2de74:	mvnshi	lr, #12386304	; 0xbd0000
   2de78:	andeq	pc, r1, pc, rrx
   2de7c:	svclt	0x0000e7e9
   2de80:	andeq	r3, r3, sl, lsl #23
   2de84:			; <UNDEFINED> instruction: 0x00033fb8
   2de88:	andeq	r3, r3, r2, lsr #23
   2de8c:	andeq	r5, r3, r2, asr #10
   2de90:	andeq	r3, r3, r4, ror #21
   2de94:	andeq	r3, r3, sl, ror #21
   2de98:	mvnsmi	lr, sp, lsr #18
   2de9c:	stmdavs	sl, {r0, r2, r3, r9, sl, lr}^
   2dea0:	stmvs	r3, {r1, r2, r7, ip, sp, pc}
   2dea4:	bcs	3f6c4 <error@@Base+0x101c0>
   2dea8:	smladcs	r5, r4, pc, fp	; <UNPREDICTABLE>
   2deac:	blcs	f7ac4 <mkdtemp@@Base+0xa5ae8>
   2deb0:	blcs	a1f24 <mkdtemp@@Base+0x4ff48>
   2deb4:	bmi	1061ee4 <mkdtemp@@Base+0x100ff08>
   2deb8:	ldmdbvs	r3!, {r0, r8, sp}
   2debc:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
   2dec0:	svc	0x001ef7d7
   2dec4:	andlt	r2, r6, r0
   2dec8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2decc:	teqle	sp, r0, lsl #20
   2ded0:	ldrbtmi	r4, [sl], #-2618	; 0xfffff5c6
   2ded4:	ldmib	r6, {r0, r1, r4, r9, sl, lr}^
   2ded8:	ldrtmi	r4, [r8], -r0, lsl #2
   2dedc:	smlabtmi	r0, sp, r9, lr
   2dee0:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
   2dee4:	stc2	0, cr15, [r6], #-4
   2dee8:	stmdbvs	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2deec:	cmple	r3, r1, lsl #22
   2def0:	strcs	r6, [r0], #-2379	; 0xfffff6b5
   2def4:	eors	fp, r0, fp, lsl r9
   2def8:	adcmi	r6, r3, #1753088	; 0x1ac000
   2defc:	stmdbvs	fp!, {r2, r3, r5, r8, fp, ip, lr, pc}
   2df00:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   2df04:			; <UNDEFINED> instruction: 0xf8536a71
   2df08:	strcc	r0, [r1], #-36	; 0xffffffdc
   2df0c:			; <UNDEFINED> instruction: 0xf9f6f7f1
   2df10:	rscsle	r2, r1, r0, lsl #16
   2df14:	smlattcs	r1, fp, r8, r6
   2df18:			; <UNDEFINED> instruction: 0xf8434a2a
   2df1c:	ldrbtmi	r1, [sl], #-8
   2df20:	stmdavs	r8!, {r0, r1, r4, r5, r8, fp, sp, lr}
   2df24:	mcr	7, 7, pc, cr12, cr7, {6}	; <UNPREDICTABLE>
   2df28:			; <UNDEFINED> instruction: 0xf7f06a70
   2df2c:	ldmdavs	r4!, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   2df30:	ldmdavs	r3!, {r0, r2, r5, r8, fp, lr}
   2df34:	strls	r4, [r0], #-1145	; 0xfffffb87
   2df38:			; <UNDEFINED> instruction: 0x46023110
   2df3c:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   2df40:	blx	ff3e9f4e <mkdtemp@@Base+0xff397f72>
   2df44:	andlt	r2, r6, r0
   2df48:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2df4c:	blmi	8807d4 <mkdtemp@@Base+0x82e7f8>
   2df50:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   2df54:			; <UNDEFINED> instruction: 0xe7be3210
   2df58:	movtlt	r6, #10346	; 0x286a
   2df5c:	blmi	800fdc <mkdtemp@@Base+0x7af000>
   2df60:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
   2df64:	bvs	1c3afac <mkdtemp@@Base+0x1be8fd0>
   2df68:	ldmib	r6, {r0, r2, r8, r9, ip, pc}^
   2df6c:			; <UNDEFINED> instruction: 0xf7f08600
   2df70:	stmiavs	r9!, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2df74:	blls	17f804 <mkdtemp@@Base+0x12d828>
   2df78:	andhi	pc, r0, sp, asr #17
   2df7c:	ldmdbmi	r8, {r0, r1, r8, ip, pc}
   2df80:	ldrbtmi	r9, [r9], #-1537	; 0xfffff9ff
   2df84:	ldrtmi	r9, [r8], -r2
   2df88:	blx	ff569f96 <mkdtemp@@Base+0xff517fba>
   2df8c:	andcs	r2, r0, r1, lsl #6
   2df90:	andlt	r6, r6, fp, lsr #3
   2df94:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2df98:	tstcs	r1, r2, lsl sl
   2df9c:	ldrbtmi	r6, [sl], #-2307	; 0xfffff6fd
   2dfa0:			; <UNDEFINED> instruction: 0xf7d76828
   2dfa4:	andcs	lr, r0, lr, lsr #29
   2dfa8:	pop	{r1, r2, ip, sp, pc}
   2dfac:	stfmid	f0, [lr], {240}	; 0xf0
   2dfb0:			; <UNDEFINED> instruction: 0x4623447c
   2dfb4:	svclt	0x0000e7d7
   2dfb8:	andeq	r7, r2, r2, lsr r2
   2dfbc:	andeq	r5, r3, sl, asr #9
   2dfc0:	andeq	r3, r3, sl, lsl #22
   2dfc4:	ldrdeq	r7, [r2], -r2
   2dfc8:	andeq	r3, r3, r0, asr lr
   2dfcc:	andeq	r3, r3, r6, ror #20
   2dfd0:	andeq	r3, r3, r4, lsr lr
   2dfd4:	andeq	ip, r2, r6, lsl #28
   2dfd8:	andeq	r3, r3, r4, lsr #28
   2dfdc:	strdeq	ip, [r2], -r6
   2dfe0:	andeq	r3, r3, r2, asr #20
   2dfe4:	andeq	r7, r2, r2, asr r1
   2dfe8:	andeq	r5, r3, ip, ror #7
   2dfec:	svcmi	0x00f0e92d
   2dff0:	strmi	fp, [r4], -r3, lsl #1
   2dff4:	ldrmi	r4, [r8], r8, lsl #12
   2dff8:	andls	r4, r1, #14680064	; 0xe00000
   2dffc:	mcr2	7, 2, pc, cr8, cr0, {7}	; <UNPREDICTABLE>
   2e000:	movwls	r1, #3587	; 0xe03
   2e004:			; <UNDEFINED> instruction: 0xf04fbf14
   2e008:			; <UNDEFINED> instruction: 0xf04f0b03
   2e00c:			; <UNDEFINED> instruction: 0xf1b80b01
   2e010:	andle	r0, r2, r0, lsl #30
   2e014:			; <UNDEFINED> instruction: 0xf8c82300
   2e018:	stmdavs	r3!, {ip, sp}^
   2e01c:	beq	aa160 <mkdtemp@@Base+0x58184>
   2e020:	eorsle	r2, fp, r0, lsl #22
   2e024:			; <UNDEFINED> instruction: 0xf04f2500
   2e028:	and	r0, sl, r4, lsl r9
   2e02c:			; <UNDEFINED> instruction: 0x46616c72
   2e030:			; <UNDEFINED> instruction: 0xf7f06b90
   2e034:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2e038:	stmdavs	r3!, {r0, r1, r4, r5, r6, r8, ip, lr, pc}^
   2e03c:	adcmi	r3, fp, #4194304	; 0x400000
   2e040:	blx	2a44fa <mkdtemp@@Base+0x25251e>
   2e044:	stmdavs	r2!, {r0, r2, r8, r9, sl, ip, sp, lr, pc}
   2e048:	ldmdbvs	r1, {r1, r3, r4, r5, sl, lr}
   2e04c:	mvnsle	r4, r9, asr r5
   2e050:	ldrdgt	pc, [ip], -r2
   2e054:	blls	5a6b4 <mkdtemp@@Base+0x86d8>
   2e058:	mvnle	r2, r0, lsl #22
   2e05c:	ldrtmi	r4, [r0], -r1, ror #12
   2e060:			; <UNDEFINED> instruction: 0xf94cf7f1
   2e064:	cmple	ip, r0, lsl #16
   2e068:	svceq	0x0000f1b8
   2e06c:	stmdavs	r2!, {r0, r1, r2, r3, r6, ip, lr, pc}
   2e070:	beq	ea1b4 <mkdtemp@@Base+0x981d8>
   2e074:			; <UNDEFINED> instruction: 0xf8c84417
   2e078:	ldrb	r7, [lr, r0]
   2e07c:	ldrdne	pc, [r0], -ip
   2e080:	addmi	r9, r1, #65536	; 0x10000
   2e084:			; <UNDEFINED> instruction: 0x4666d1da
   2e088:	svceq	0x0000f1b8
   2e08c:			; <UNDEFINED> instruction: 0xf8c8d004
   2e090:	stmdavs	r3!, {sp}
   2e094:	ldmvs	lr!, {r0, r1, r2, r3, r4, sl, lr}^
   2e098:	beq	16a1dc <mkdtemp@@Base+0x118200>
   2e09c:			; <UNDEFINED> instruction: 0xf7f04630
   2e0a0:	stmdavs	r1!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   2e0a4:	biclt	r4, r9, r7, lsl #12
   2e0a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e0ac:	and	r2, r3, r4, lsl r5
   2e0b0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2e0b4:	andsle	r4, r1, #574619648	; 0x22400000
   2e0b8:	blx	2accd6 <mkdtemp@@Base+0x25acfa>
   2e0bc:	ldrbmi	r6, [fp], #-2083	; 0xfffff7dd
   2e0c0:	bcs	c8530 <mkdtemp@@Base+0x76554>
   2e0c4:	ldmvs	r9, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   2e0c8:			; <UNDEFINED> instruction: 0xf7f04630
   2e0cc:	ldmiblt	r0, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2e0d0:	stmdavs	r1!, {r0, r1, r2, r6, r8, fp, ip, sp, pc}^
   2e0d4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2e0d8:	mvnle	r4, #574619648	; 0x22400000
   2e0dc:	andlt	r4, r3, r0, asr r6
   2e0e0:	svchi	0x00f0e8bd
   2e0e4:	ldclvs	8, cr6, [r2], #-140	; 0xffffff74
   2e0e8:	blvs	fe43f25c <mkdtemp@@Base+0xfe3ed280>
   2e0ec:			; <UNDEFINED> instruction: 0xf7f068d9
   2e0f0:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2e0f4:			; <UNDEFINED> instruction: 0xf1b8d0ed
   2e0f8:	andle	r0, ip, r0, lsl #30
   2e0fc:	beq	12a240 <mkdtemp@@Base+0xd8264>
   2e100:	ldrbmi	r2, [r0], -r0, lsl #6
   2e104:	andcc	pc, r0, r8, asr #17
   2e108:	pop	{r0, r1, ip, sp, pc}
   2e10c:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2e110:	beq	ea254 <mkdtemp@@Base+0x98278>
   2e114:			; <UNDEFINED> instruction: 0xf04fe792
   2e118:	ldrbmi	r0, [r0], -r3, lsl #20
   2e11c:	pop	{r0, r1, ip, sp, pc}
   2e120:			; <UNDEFINED> instruction: 0xf04f8ff0
   2e124:			; <UNDEFINED> instruction: 0xf1b80a00
   2e128:	adcsle	r0, r7, r0, lsl #30
   2e12c:			; <UNDEFINED> instruction: 0xf04f6823
   2e130:	ldrtmi	r0, [fp], #-2560	; 0xfffff600
   2e134:	andcc	pc, r0, r8, asr #17
   2e138:	svclt	0x0000e7b0
   2e13c:	mvnsmi	lr, #737280	; 0xb4000
   2e140:	bmi	1d7f9a4 <mkdtemp@@Base+0x1d2d9c8>
   2e144:	sfmvs	f7, 1, [r4, #-692]!	; 0xfffffd4c
   2e148:			; <UNDEFINED> instruction: 0x46064b74
   2e14c:	andcs	r4, r1, sl, ror r4
   2e150:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   2e154:			; <UNDEFINED> instruction: 0xf8cd681b
   2e158:			; <UNDEFINED> instruction: 0xf04f361c
   2e15c:			; <UNDEFINED> instruction: 0xf0120300
   2e160:			; <UNDEFINED> instruction: 0x4605fad7
   2e164:	suble	r2, pc, r0, lsl #24
   2e168:	vmax.f32	d18, d0, d2
   2e16c:	stmdavc	r3!, {r0, r3, r4, r5, r7, pc}
   2e170:	andle	r2, r5, ip, ror fp
   2e174:	strcs	r4, [r0, -sl, ror #16]
   2e178:			; <UNDEFINED> instruction: 0xf0014478
   2e17c:	adds	pc, r4, r7, lsl #21
   2e180:	blcs	c8c314 <mkdtemp@@Base+0xc3a338>
   2e184:			; <UNDEFINED> instruction: 0xf894d1f6
   2e188:			; <UNDEFINED> instruction: 0xf1b88002
   2e18c:	mvnsle	r0, ip, ror r8
   2e190:	cdpne	4, 15, cr3, cr10, cr3, {0}
   2e194:			; <UNDEFINED> instruction: 0x4620217c
   2e198:	b	ffbec100 <mkdtemp@@Base+0xffb9a124>
   2e19c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2e1a0:	adchi	pc, r4, r0
   2e1a4:			; <UNDEFINED> instruction: 0xf0264621
   2e1a8:	cdpne	8, 4, cr15, cr3, cr7, {7}
   2e1ac:			; <UNDEFINED> instruction: 0xf5b34607
   2e1b0:			; <UNDEFINED> instruction: 0xf0806f80
   2e1b4:	andcc	r8, r1, r8, lsl #1
   2e1b8:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   2e1bc:	ldc2	0, cr15, [r4], {7}
   2e1c0:	ldrtmi	r4, [sl], -r1, lsr #12
   2e1c4:			; <UNDEFINED> instruction: 0xf7d84604
   2e1c8:	strtmi	lr, [r0], -lr, lsr #19
   2e1cc:	vst1.16	{d20-d22}, [pc], r9
   2e1d0:			; <UNDEFINED> instruction: 0xf8047280
   2e1d4:			; <UNDEFINED> instruction: 0xf0208007
   2e1d8:			; <UNDEFINED> instruction: 0x4603fc3f
   2e1dc:	ldrmi	r4, [ip], -r0, lsr #12
   2e1e0:	bl	fe46c144 <mkdtemp@@Base+0xfe41a168>
   2e1e4:	rsbsle	r1, r5, r3, ror #24
   2e1e8:			; <UNDEFINED> instruction: 0xf0122001
   2e1ec:	addmi	pc, r4, #232448	; 0x38c00
   2e1f0:	andcs	sp, r1, r0, lsl r0
   2e1f4:			; <UNDEFINED> instruction: 0xf0124647
   2e1f8:			; <UNDEFINED> instruction: 0x4622fbdd
   2e1fc:	stmdami	r9, {r0, r9, sl, lr}^
   2e200:			; <UNDEFINED> instruction: 0xf0014478
   2e204:	subs	pc, r0, r3, asr #20
   2e208:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   2e20c:	strbmi	r4, [r8], -r1, lsl #12
   2e210:			; <UNDEFINED> instruction: 0xf986f020
   2e214:			; <UNDEFINED> instruction: 0xf0122001
   2e218:	strmi	pc, [r4], -pc, asr #23
   2e21c:	rsble	r2, sl, r0, lsl #16
   2e220:	strbmi	r4, [r9], -sl, lsr #12
   2e224:	blx	ffcea276 <mkdtemp@@Base+0xffc9829a>
   2e228:	blle	1938230 <mkdtemp@@Base+0x18e6254>
   2e22c:			; <UNDEFINED> instruction: 0xf7d84630
   2e230:	ldrtmi	lr, [r1], -r4, lsr #19
   2e234:	strtmi	r4, [r0], -r2, lsl #12
   2e238:	ldc2	0, cr15, [r2], #-72	; 0xffffffb8
   2e23c:	blle	16b8244 <mkdtemp@@Base+0x1666268>
   2e240:			; <UNDEFINED> instruction: 0xf44faf47
   2e244:	strtmi	r7, [r0], -r0, lsl #5
   2e248:			; <UNDEFINED> instruction: 0xf0124639
   2e24c:	stmdacs	r0, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
   2e250:	mcrge	1, 4, sp, cr7, cr1, {2}
   2e254:			; <UNDEFINED> instruction: 0xf0124620
   2e258:			; <UNDEFINED> instruction: 0x4648fc55
   2e25c:	vst1.8	{d20-d22}, [pc :256], r2
   2e260:	strtmi	r7, [r9], -r0, lsl #6
   2e264:	blx	156a2ee <mkdtemp@@Base+0x1518312>
   2e268:	suble	r3, fp, r1
   2e26c:	ldmdami	ip, {r0, r2, r3, r9, ip, sp, lr, pc}
   2e270:	ldrtmi	r4, [r8], -r9, lsr #12
   2e274:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   2e278:			; <UNDEFINED> instruction: 0xf0204642
   2e27c:	andcc	pc, r1, r9, asr #22
   2e280:	stmdami	r9!, {r6, ip, lr, pc}
   2e284:	orrvs	pc, r0, #1325400064	; 0x4f000000
   2e288:	ldrmi	r4, [r9], -r8, lsr #26
   2e28c:	ldrbtmi	r4, [r8], #-3112	; 0xfffff3d8
   2e290:	andcs	r4, r1, #2097152000	; 0x7d000000
   2e294:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   2e298:			; <UNDEFINED> instruction: 0xf8cd5601
   2e29c:	ldrbcs	r8, [ip, #-16]!
   2e2a0:	strmi	r9, [r7], -r0, lsl #8
   2e2a4:			; <UNDEFINED> instruction: 0xf7d89503
   2e2a8:	bmi	8e88b0 <mkdtemp@@Base+0x8968d4>
   2e2ac:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   2e2b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e2b4:			; <UNDEFINED> instruction: 0x361cf8dd
   2e2b8:	qsuble	r4, sl, sl
   2e2bc:	vmin.s8	d4, d13, d24
   2e2c0:	pop	{r2, r5, r8, sl, fp, sp, lr}
   2e2c4:			; <UNDEFINED> instruction: 0x460183f0
   2e2c8:			; <UNDEFINED> instruction: 0x4647481b
   2e2cc:			; <UNDEFINED> instruction: 0xf0014478
   2e2d0:	ubfx	pc, sp, #19, #11
   2e2d4:			; <UNDEFINED> instruction: 0x46474819
   2e2d8:			; <UNDEFINED> instruction: 0xf0014478
   2e2dc:	ubfx	pc, r7, #19, #5
   2e2e0:	smladcs	r0, r7, r8, r4
   2e2e4:			; <UNDEFINED> instruction: 0xf0014478
   2e2e8:			; <UNDEFINED> instruction: 0xe7def9d1
   2e2ec:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   2e2f0:			; <UNDEFINED> instruction: 0xf9ccf001
   2e2f4:	ldmdbmi	r4, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2e2f8:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   2e2fc:	tstcc	ip, r8, ror r4
   2e300:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   2e304:	ldmdami	r3, {r1, r4, r8, fp, lr}
   2e308:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2e30c:			; <UNDEFINED> instruction: 0xf7ff311c
   2e310:	pld	[r7, fp, lsr #26]
   2e314:	svclt	0x0000ef7c
   2e318:	andeq	r7, r6, r4, lsr r7
   2e31c:	andeq	r0, r0, ip, asr r6
   2e320:			; <UNDEFINED> instruction: 0x000338bc
   2e324:	ldrdeq	r3, [r3], -ip
   2e328:	andeq	r8, r6, r2, lsl #25
   2e32c:	andeq	r3, r3, r4, lsr #17
   2e330:	andeq	r3, r3, r4, lsr #17
   2e334:	ldrdeq	r7, [r6], -r2
   2e338:	andeq	r3, r3, r4, asr #15
   2e33c:	andeq	r3, r3, r4, ror #15
   2e340:	andeq	r3, r3, r0, lsr r7
   2e344:	andeq	r3, r3, lr, ror #14
   2e348:	andeq	r3, r3, sl, lsl #21
   2e34c:	andeq	r3, r3, ip, lsl #16
   2e350:	andeq	r3, r3, ip, ror sl
   2e354:	andeq	r3, r3, r2, lsl r8
   2e358:	mvnsmi	lr, sp, lsr #18
   2e35c:	strmi	fp, [r4], -r2, lsl #1
   2e360:	svcls	0x00084608
   2e364:			; <UNDEFINED> instruction: 0x46984616
   2e368:	blx	fe56a38e <mkdtemp@@Base+0xfe5183b2>
   2e36c:			; <UNDEFINED> instruction: 0xf00a4605
   2e370:	bllt	42c55c <mkdtemp@@Base+0x3da580>
   2e374:	bmi	91aa94 <mkdtemp@@Base+0x8c8ab8>
   2e378:	tstcs	r1, fp, lsr #12
   2e37c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2e380:			; <UNDEFINED> instruction: 0xf7d79600
   2e384:			; <UNDEFINED> instruction: 0x4628ecbe
   2e388:			; <UNDEFINED> instruction: 0xf7d72601
   2e38c:			; <UNDEFINED> instruction: 0x4621eabc
   2e390:			; <UNDEFINED> instruction: 0xf7f14640
   2e394:	stmiblt	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   2e398:	andcs	r4, sl, r1, lsr #12
   2e39c:	ldm	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e3a0:	andlt	r4, r2, r0, lsr r6
   2e3a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e3a8:			; <UNDEFINED> instruction: 0x462b4a17
   2e3ac:	strtmi	r2, [r0], -r1, lsl #2
   2e3b0:			; <UNDEFINED> instruction: 0xf7d7447a
   2e3b4:	strb	lr, [r6, r6, lsr #25]!
   2e3b8:	strtmi	r2, [r8], -r0, lsl #4
   2e3bc:			; <UNDEFINED> instruction: 0xf7ff4611
   2e3c0:			; <UNDEFINED> instruction: 0x4603febd
   2e3c4:	bmi	49aa0c <mkdtemp@@Base+0x448a30>
   2e3c8:	strtmi	r2, [r0], -r1, lsl #2
   2e3cc:			; <UNDEFINED> instruction: 0xf7d7447a
   2e3d0:	bfi	lr, r8, (invalid: 25:24)
   2e3d4:	blx	1b6c398 <mkdtemp@@Base+0x1b1a3bc>
   2e3d8:	strcs	r4, [r0], -sp, lsl #18
   2e3dc:			; <UNDEFINED> instruction: 0x31284479
   2e3e0:	stmdami	ip, {r1, r9, sl, lr}
   2e3e4:			; <UNDEFINED> instruction: 0xf0014478
   2e3e8:	ldrb	pc, [r5, sp, lsl #17]	; <UNPREDICTABLE>
   2e3ec:	strmi	r4, [r6], -sl, lsl #18
   2e3f0:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   2e3f4:			; <UNDEFINED> instruction: 0x31284478
   2e3f8:			; <UNDEFINED> instruction: 0xf884f001
   2e3fc:			; <UNDEFINED> instruction: 0xf7d74628
   2e400:	strb	lr, [sp, r2, lsl #21]
   2e404:	andeq	r3, r3, r2, ror #15
   2e408:	andeq	r3, r3, ip, lsr #15
   2e40c:	muleq	r3, r0, r7
   2e410:	andeq	r3, r3, r8, lsr #19
   2e414:	andeq	r3, r3, r4, lsl #15
   2e418:	muleq	r3, r2, r9
   2e41c:	andeq	r3, r3, r0, asr r7
   2e420:			; <UNDEFINED> instruction: 0x4604b5f8
   2e424:	stmdavc	lr, {r3, r9, sl, lr}
   2e428:			; <UNDEFINED> instruction: 0x460f4615
   2e42c:	stmia	r4!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e430:	svclt	0x000c2e7c
   2e434:	movwcs	r2, #769	; 0x301
   2e438:	andle	r6, r9, fp, lsr #32
   2e43c:			; <UNDEFINED> instruction: 0x46204639
   2e440:	blx	ffeea44c <mkdtemp@@Base+0xffe98470>
   2e444:	andeq	pc, r1, r0, lsr #3
   2e448:			; <UNDEFINED> instruction: 0xf080fab0
   2e44c:			; <UNDEFINED> instruction: 0xbdf80940
   2e450:	ldrtmi	r4, [r9], -r6, lsl #12
   2e454:	ldrtmi	r4, [r2], -r0, lsr #12
   2e458:	mrc2	7, 3, pc, cr0, cr15, {7}
   2e45c:	cmnlt	r0, r4, lsl #12
   2e460:	stm	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e464:	svclt	0x001842b0
   2e468:	mvnsle	r2, r0
   2e46c:	ldrtmi	r4, [r9], -r2, lsl #12
   2e470:			; <UNDEFINED> instruction: 0xf7d74620
   2e474:	blx	fec68f1c <mkdtemp@@Base+0xfec16f40>
   2e478:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2e47c:			; <UNDEFINED> instruction: 0xf04fbdf8
   2e480:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   2e484:			; <UNDEFINED> instruction: 0x460fb5f0
   2e488:	ldrmi	r4, [r6], -r0, lsr #18
   2e48c:	addlt	r4, r3, r0, lsr #20
   2e490:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   2e494:	stmpl	sl, {r0, r2, r9, sl, lr}
   2e498:	andls	r6, r1, #1179648	; 0x120000
   2e49c:	andeq	pc, r0, #79	; 0x4f
   2e4a0:	ldmdavc	sl, {r8, r9, ip, pc}
   2e4a4:	svclt	0x00182a09
   2e4a8:	tstle	r6, r0, lsr #20
   2e4ac:	movwls	r3, #769	; 0x301
   2e4b0:	stccs	8, cr7, [r9], {28}
   2e4b4:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   2e4b8:			; <UNDEFINED> instruction: 0x4669d0f8
   2e4bc:			; <UNDEFINED> instruction: 0xf7f24630
   2e4c0:	ldmiblt	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2e4c4:	ldmdavc	sl, {r8, r9, fp, ip, pc}
   2e4c8:	svclt	0x00182a09
   2e4cc:	tstle	r6, r0, lsr #20
   2e4d0:	movwls	r3, #769	; 0x301
   2e4d4:	stccs	8, cr7, [r9], {28}
   2e4d8:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   2e4dc:	strdcs	sp, [r1], -r8
   2e4e0:			; <UNDEFINED> instruction: 0xb12f602b
   2e4e4:			; <UNDEFINED> instruction: 0xf7f04630
   2e4e8:			; <UNDEFINED> instruction: 0x4603fb77
   2e4ec:	eorsvs	r2, fp, r1
   2e4f0:	blmi	200d18 <mkdtemp@@Base+0x1aed3c>
   2e4f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e4f8:	blls	88568 <mkdtemp@@Base+0x3658c>
   2e4fc:	qaddle	r4, sl, r3
   2e500:	ldcllt	0, cr11, [r0, #12]!
   2e504:	ldrb	r2, [r3, r0]!
   2e508:	mcr	7, 4, pc, cr0, cr7, {6}	; <UNPREDICTABLE>
   2e50c:	strdeq	r7, [r6], -r0
   2e510:	andeq	r0, r0, ip, asr r6
   2e514:	andeq	r7, r6, ip, lsl #7
   2e518:	andcs	r2, r1, r8, lsl #2
   2e51c:			; <UNDEFINED> instruction: 0xf007b508
   2e520:	andcs	pc, r0, #487424	; 0x77000
   2e524:	stclt	0, cr6, [r8, #-8]
   2e528:			; <UNDEFINED> instruction: 0x4605b570
   2e52c:	bicslt	r6, fp, r3, asr #16
   2e530:	strtmi	r2, [r6], -r0, lsl #8
   2e534:	strcc	r6, [r1], -fp, lsr #16
   2e538:			; <UNDEFINED> instruction: 0xf7d75918
   2e53c:	stmdavs	fp!, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
   2e540:	ldmdavs	r8, {r0, r1, r5, sl, lr}^
   2e544:	ldmib	lr, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e548:	strtmi	r6, [r3], #-2091	; 0xfffff7d5
   2e54c:			; <UNDEFINED> instruction: 0xf7f068d8
   2e550:	stmdavs	r8!, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
   2e554:			; <UNDEFINED> instruction: 0xf04f2114
   2e558:	strtmi	r3, [r0], #-767	; 0xfffffd01
   2e55c:			; <UNDEFINED> instruction: 0xf7d7440c
   2e560:	stmdavs	fp!, {r1, r2, r6, r9, fp, sp, lr, pc}^
   2e564:	stmiale	r5!, {r0, r1, r4, r5, r7, r9, lr}^
   2e568:			; <UNDEFINED> instruction: 0xf7d76828
   2e56c:	strtmi	lr, [r8], -ip, asr #19
   2e570:	rscscc	pc, pc, #79	; 0x4f
   2e574:			; <UNDEFINED> instruction: 0xf7d72108
   2e578:			; <UNDEFINED> instruction: 0x4628ea3a
   2e57c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2e580:	ldmiblt	lr!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e584:			; <UNDEFINED> instruction: 0x4613b111
   2e588:	str	r2, [pc, #-512]!	; 2e390 <__read_chk@plt+0x2792c>
   2e58c:	ldrlt	r4, [r0, #-2050]	; 0xfffff7fe
   2e590:			; <UNDEFINED> instruction: 0xf7ff4478
   2e594:	svclt	0x0000fbe9
   2e598:	strdeq	r3, [r3], -r4
   2e59c:	ldrmi	fp, [r3], -r8, lsl #10
   2e5a0:	tstcs	r0, sl, lsl #12
   2e5a4:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   2e5a8:	andeq	pc, r4, r0, lsr #3
   2e5ac:			; <UNDEFINED> instruction: 0xf080fab0
   2e5b0:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   2e5b4:			; <UNDEFINED> instruction: 0x2701b5f0
   2e5b8:	orrslt	fp, sl, r3, lsl #1
   2e5bc:	stmdbmi	fp, {r0, r2, r3, r9, sl, lr}
   2e5c0:			; <UNDEFINED> instruction: 0x4614461e
   2e5c4:			; <UNDEFINED> instruction: 0xf7d84479
   2e5c8:	strmi	lr, [r7], -r2, lsl #18
   2e5cc:			; <UNDEFINED> instruction: 0x4623b150
   2e5d0:	andcs	r4, r0, #42991616	; 0x2900000
   2e5d4:			; <UNDEFINED> instruction: 0xf7ff9600
   2e5d8:			; <UNDEFINED> instruction: 0x4603febf
   2e5dc:			; <UNDEFINED> instruction: 0x461f4638
   2e5e0:	stmda	lr, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e5e4:	andlt	r4, r3, r8, lsr r6
   2e5e8:	svclt	0x0000bdf0
   2e5ec:	andeq	r4, r5, r4, asr #30
   2e5f0:	svcmi	0x00f0e92d
   2e5f4:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   2e5f8:	ldrmi	r8, [r8], r6, lsl #22
   2e5fc:	strmi	r2, [r5], -r0, lsl #8
   2e600:	sbclt	r4, r7, r1, lsr #12
   2e604:	movwls	sl, #36626	; 0x8f12
   2e608:			; <UNDEFINED> instruction: 0x96054613
   2e60c:	bcc	469e38 <mkdtemp@@Base+0x417e5c>
   2e610:	ldrvs	pc, [r0], #2271	; 0x8df
   2e614:			; <UNDEFINED> instruction: 0xf8df4638
   2e618:	eorcs	r3, ip, #144, 8	; 0x90000000
   2e61c:	mcr	4, 0, r4, cr9, cr14, {3}
   2e620:	ldmpl	r3!, {r4, r7, r9, fp, ip, sp, lr}^
   2e624:	movtls	r6, #22555	; 0x581b
   2e628:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e62c:	ldrls	r9, [r1], #-1037	; 0xfffffbf3
   2e630:	strls	r9, [sl], #-3158	; 0xfffff3aa
   2e634:	bl	febec598 <mkdtemp@@Base+0xfeb9a5bc>
   2e638:	blcs	3ff4c <error@@Base+0x10a48>
   2e63c:	bichi	pc, r3, r0
   2e640:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2e644:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2e648:	stmia	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e64c:	stmdacs	r0, {r7, r9, sl, lr}
   2e650:	andhi	pc, lr, #0
   2e654:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2e658:			; <UNDEFINED> instruction: 0xf8df462a
   2e65c:	vqshl.s8	q8, q4, q3
   2e660:	ldrbtmi	r3, [r9], #-1600	; 0xfffff9c0
   2e664:	strbtcs	pc, [r5], -r7, asr #5	; <UNPREDICTABLE>
   2e668:	teqcc	ip, r8, ror r4
   2e66c:			; <UNDEFINED> instruction: 0xf838f001
   2e670:	movtcs	pc, #583	; 0x247	; <UNPREDICTABLE>
   2e674:	msrvs	SPSR_sc, #1879048204	; 0x7000000c
   2e678:			; <UNDEFINED> instruction: 0xf6429303
   2e67c:	vbic.i32	<illegal reg q10.5>, #29696	; 0x00007400
   2e680:	movwls	r5, #17249	; 0x4361
   2e684:	msrmi	SPSR_fc, #1879048196	; 0x70000004
   2e688:	cmneq	r9, #192, 4	; <UNPREDICTABLE>
   2e68c:	blge	4932b8 <mkdtemp@@Base+0x4412dc>
   2e690:	ldrtmi	r2, [r3], r0, lsl #8
   2e694:	cfmadd32	mvax6, mvfx4, mvfx8, mvfx1
   2e698:	blge	37d0e0 <mkdtemp@@Base+0x32b104>
   2e69c:			; <UNDEFINED> instruction: 0xf6464626
   2e6a0:	cdp	2, 0, cr3, cr8, cr15, {3}
   2e6a4:	vmov.i16	d19, #24576	; 0x6000
   2e6a8:	andls	r4, r6, #1342177286	; 0x50000006
   2e6ac:	rsbseq	pc, r4, #73400320	; 0x4600000
   2e6b0:	rsbcs	pc, pc, #1879048204	; 0x7000000c
   2e6b4:	cdp	2, 1, cr9, cr8, cr7, {0}
   2e6b8:			; <UNDEFINED> instruction: 0x464b1a90
   2e6bc:	beq	469f24 <mkdtemp@@Base+0x417f48>
   2e6c0:			; <UNDEFINED> instruction: 0xf7d7220a
   2e6c4:	andcc	lr, r1, r6, lsr #18
   2e6c8:	orrhi	pc, pc, r0
   2e6cc:	strcs	r9, [r0], #-3853	; 0xfffff0f3
   2e6d0:			; <UNDEFINED> instruction: 0x360149f9
   2e6d4:			; <UNDEFINED> instruction: 0x46384479
   2e6d8:	stmib	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e6dc:	ldmdals	r6, {r2, r3, r4, r5, sl, ip, lr}
   2e6e0:	ldmdb	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e6e4:			; <UNDEFINED> instruction: 0xf7f0981b
   2e6e8:	eorcs	pc, r4, #154624	; 0x25c00
   2e6ec:	ldmdage	r4, {r0, r5, r9, sl, lr}
   2e6f0:	bl	146c654 <mkdtemp@@Base+0x141a678>
   2e6f4:	stmib	sp, {r0, r2, r3, fp, ip, pc}^
   2e6f8:			; <UNDEFINED> instruction: 0xf0075612
   2e6fc:	svcls	0x000df9cb
   2e700:	andcs	r2, r1, #1006632960	; 0x3c000000
   2e704:	andsls	r9, r7, #20, 8	; 0x14000000
   2e708:	tstls	sl, #3670016	; 0x380000
   2e70c:	ldmdavc	fp!, {r1, r2, r4, ip, pc}
   2e710:	svclt	0x00182b09
   2e714:	tstle	r6, r0, lsr #22
   2e718:	strls	r3, [lr, -r1, lsl #14]
   2e71c:	blcs	28c810 <mkdtemp@@Base+0x23a834>
   2e720:	blcs	85e388 <mkdtemp@@Base+0x80c3ac>
   2e724:			; <UNDEFINED> instruction: 0xf1a3d0f8
   2e728:	blx	fecaefbc <mkdtemp@@Base+0xfec5cfe0>
   2e72c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   2e730:	svclt	0x00082b00
   2e734:	blcs	2b6f40 <mkdtemp@@Base+0x264f64>
   2e738:	sadd16mi	fp, r3, r4
   2e73c:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   2e740:	blls	161b474 <mkdtemp@@Base+0x15c9498>
   2e744:	ldrtle	r0, [r6], #2010	; 0x7da
   2e748:	cdp	3, 1, cr2, cr9, cr2, {0}
   2e74c:	tstls	r4, #16, 20	; 0x10000
   2e750:	beq	fe469fbc <mkdtemp@@Base+0xfe417fe0>
   2e754:	ldrmi	r9, [r8, r5, lsl #22]
   2e758:	adcle	r2, ip, r0, lsl #16
   2e75c:	strmi	r4, [r1], r8, asr #13
   2e760:			; <UNDEFINED> instruction: 0xf7f0981b
   2e764:	ldmdals	r6, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   2e768:	stmia	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e76c:			; <UNDEFINED> instruction: 0xf7d7980d
   2e770:	strbmi	lr, [r0], -sl, asr #17
   2e774:	svc	0x0044f7d7
   2e778:	blmi	ff3012c0 <mkdtemp@@Base+0xff2af2e4>
   2e77c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e780:	blls	11887f0 <mkdtemp@@Base+0x1136814>
   2e784:			; <UNDEFINED> instruction: 0xf040405a
   2e788:			; <UNDEFINED> instruction: 0x4648817f
   2e78c:	ldc	0, cr11, [sp], #284	; 0x11c
   2e790:	pop	{r1, r2, r8, r9, fp, pc}
   2e794:	ldmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e798:	svclt	0x001c2b40
   2e79c:	andcs	r4, r1, #60, 12	; 0x3c00000
   2e7a0:			; <UNDEFINED> instruction: 0x2120d164
   2e7a4:			; <UNDEFINED> instruction: 0xf7d84638
   2e7a8:			; <UNDEFINED> instruction: 0x4604e912
   2e7ac:			; <UNDEFINED> instruction: 0xf0002800
   2e7b0:	ldclne	0, cr8, [fp], #-980	; 0xfffffc2c
   2e7b4:	ldmdble	pc, {r2, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
   2e7b8:	msreq	CPSR_, #-1073741823	; 0xc0000001
   2e7bc:	andsle	r4, fp, #156, 4	; 0xc0000009
   2e7c0:			; <UNDEFINED> instruction: 0x46204639
   2e7c4:	ldc2l	0, cr15, [r8, #148]	; 0x94
   2e7c8:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2e7cc:	ldrtmi	r2, [r9], -r0, lsr #6
   2e7d0:	strmi	r4, [r2], r2, lsl #12
   2e7d4:			; <UNDEFINED> instruction: 0xf7d74640
   2e7d8:	blge	11e8820 <mkdtemp@@Base+0x1196844>
   2e7dc:	andeq	lr, sl, #3072	; 0xc00
   2e7e0:			; <UNDEFINED> instruction: 0xf8022300
   2e7e4:	blls	77da7c <mkdtemp@@Base+0x72baa0>
   2e7e8:	eorle	r4, r4, fp, asr r5
   2e7ec:	ldrdcc	pc, [r0], -r8
   2e7f0:	addsmi	r9, r3, #12288	; 0x3000
   2e7f4:	sbcshi	pc, fp, r0
   2e7f8:			; <UNDEFINED> instruction: 0x463349b1
   2e7fc:			; <UNDEFINED> instruction: 0x462a48b1
   2e800:	strcs	r4, [r0], #-1145	; 0xfffffb87
   2e804:	teqcc	ip, r8, ror r4
   2e808:			; <UNDEFINED> instruction: 0xf0009417
   2e80c:	blls	162e3c0 <mkdtemp@@Base+0x15dc3e4>
   2e810:			; <UNDEFINED> instruction: 0xf53f07db
   2e814:	ldmdals	fp, {r4, r6, r8, r9, sl, fp, sp, pc}
   2e818:	blx	fffec7e0 <mkdtemp@@Base+0xfff9a804>
   2e81c:	cdp	3, 1, cr2, cr9, cr0, {0}
   2e820:	tstls	fp, #16, 20	; 0x10000
   2e824:	cdp	3, 1, cr2, cr9, cr1, {0}
   2e828:	tstls	r4, #144, 20	; 0x90000
   2e82c:	ldrmi	r9, [r8, r5, lsl #22]
   2e830:	orrsle	r2, r3, r0, lsl #16
   2e834:	blls	7e8538 <mkdtemp@@Base+0x79655c>
   2e838:	addsmi	r9, r3, #4, 20	; 0x4000
   2e83c:	blls	822f9c <mkdtemp@@Base+0x7d0fc0>
   2e840:	addsmi	r9, r3, #28672	; 0x7000
   2e844:	bls	2a2f94 <mkdtemp@@Base+0x250fb8>
   2e848:	addsmi	r9, r3, #32, 22	; 0x8000
   2e84c:	andcs	fp, r3, #8, 30
   2e850:	stmdavc	r3!, {r2, r3, r6, r7, r8, ip, lr, pc}
   2e854:	svclt	0x00182b20
   2e858:	tstle	r5, r9, lsl #22
   2e85c:	svccc	0x0001f814
   2e860:	svclt	0x00182b09
   2e864:	rscsle	r2, r9, r0, lsr #22
   2e868:	sbcle	r2, r5, r0, asr #22
   2e86c:			; <UNDEFINED> instruction: 0x46279217
   2e870:	stmdavc	r3!, {r1, r2, r3, sl, ip, pc}
   2e874:	sbcseq	pc, pc, #3
   2e878:	svclt	0x00182b09
   2e87c:	andle	r2, r7, r0, lsl #20
   2e880:	svccc	0x0001f817
   2e884:	sbcseq	pc, pc, #3
   2e888:	svclt	0x00182b09
   2e88c:	mvnsle	r2, r0, lsl #20
   2e890:	movwcs	r9, #2056	; 0x808
   2e894:	eorsvc	r9, fp, r8, lsl r4
   2e898:	bge	45b560 <mkdtemp@@Base+0x409584>
   2e89c:	andls	r9, fp, #24, 18	; 0x60000
   2e8a0:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
   2e8a4:	mcrrne	10, 0, r9, r3, cr11
   2e8a8:	adcshi	pc, lr, r0
   2e8ac:	tstle	r9, r1, lsl #16
   2e8b0:	andcs	r9, r3, r0, lsl r9
   2e8b4:	stmdbcs	r0, {r0, r2, r4, r8, r9, fp, ip, pc}
   2e8b8:	svclt	0x00149014
   2e8bc:	tstcs	r1, r5, lsl #2
   2e8c0:	tstls	r5, #738197504	; 0x2c000000
   2e8c4:	cmplt	r3, sl, lsl #22
   2e8c8:			; <UNDEFINED> instruction: 0x46189918
   2e8cc:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
   2e8d0:			; <UNDEFINED> instruction: 0xf0001c44
   2e8d4:	stmdacs	r1, {r1, r2, r4, r5, r7, pc}
   2e8d8:	blls	1622ad0 <mkdtemp@@Base+0x15d0af4>
   2e8dc:	strle	r0, [r3, #-2009]	; 0xfffff827
   2e8e0:	blcs	115538 <mkdtemp@@Base+0xc355c>
   2e8e4:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   2e8e8:	smlsdxcc	r1, sl, r8, r7
   2e8ec:	svclt	0x00182a20
   2e8f0:	tstle	r5, r9, lsl #20
   2e8f4:	svccs	0x0001f817
   2e8f8:	svclt	0x00182a09
   2e8fc:	rscsle	r2, r9, r0, lsr #20
   2e900:	svclt	0x00182a23
   2e904:			; <UNDEFINED> instruction: 0xf0002a00
   2e908:	blls	160eb30 <mkdtemp@@Base+0x15bcb54>
   2e90c:			; <UNDEFINED> instruction: 0xf013970e
   2e910:	ldrls	r0, [r9, -r2, lsl #20]
   2e914:	stmdbmi	ip!, {r0, r2, r3, r5, r6, r8, ip, lr, pc}^
   2e918:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2e91c:	stm	sl, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e920:	strmi	r1, [r0], r1, lsl #29
   2e924:			; <UNDEFINED> instruction: 0xf63f297d
   2e928:	ldcpl	15, cr10, [r9], #-472	; 0xfffffe28
   2e92c:	stmdbcs	r0, {r2, r3, r4, r5, fp, ip}
   2e930:	svcge	0x0071f43f
   2e934:	ldrtmi	sl, [r9], -r5, lsr #22
   2e938:	cfmadd32	mvax2, mvfx4, mvfx10, mvfx2
   2e93c:			; <UNDEFINED> instruction: 0x46183a10
   2e940:			; <UNDEFINED> instruction: 0xf7d62380
   2e944:	blge	11ea6b4 <mkdtemp@@Base+0x11986d8>
   2e948:	cdp	4, 1, cr4, cr10, cr3, {2}
   2e94c:			; <UNDEFINED> instruction: 0xf8030a10
   2e950:			; <UNDEFINED> instruction: 0xf7f0ac84
   2e954:			; <UNDEFINED> instruction: 0xf1b8f839
   2e958:	svclt	0x00980f07
   2e95c:	strmi	r2, [r7], -pc, lsl #16
   2e960:	rsbsle	r9, fp, sl, lsl r0
   2e964:	blcs	84c9f8 <mkdtemp@@Base+0x7faa1c>
   2e968:	blcs	29e5d0 <mkdtemp@@Base+0x24c5f4>
   2e96c:			; <UNDEFINED> instruction: 0xf814d105
   2e970:	blcs	27e57c <mkdtemp@@Base+0x22c5a0>
   2e974:	blcs	85e5dc <mkdtemp@@Base+0x80c600>
   2e978:	blcs	922d64 <mkdtemp@@Base+0x8d0d88>
   2e97c:	blcs	5e5e4 <mkdtemp@@Base+0xc608>
   2e980:	svccs	0x000fd079
   2e984:	svcge	0x0047f43f
   2e988:	bne	46a1f4 <mkdtemp@@Base+0x418218>
   2e98c:	beq	fe46a1f8 <mkdtemp@@Base+0xfe41821c>
   2e990:	ldrmi	r9, [r8, r5, lsl #22]
   2e994:			; <UNDEFINED> instruction: 0xf43f2800
   2e998:	ldrb	sl, [pc], lr, lsl #29
   2e99c:	ldrtmi	r2, [r8], -r9, lsl #2
   2e9a0:	ldmda	r4, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e9a4:	stmdacs	r0, {r2, r9, sl, lr}
   2e9a8:	svcge	0x0003f47f
   2e9ac:	blls	7e8644 <mkdtemp@@Base+0x796668>
   2e9b0:	addsmi	r9, r3, #24576	; 0x6000
   2e9b4:	svcge	0x0020f47f
   2e9b8:			; <UNDEFINED> instruction: 0x307cf89d
   2e9bc:			; <UNDEFINED> instruction: 0xf47f2b00
   2e9c0:	andcs	sl, r2, #27, 30	; 0x6c
   2e9c4:	blls	16286e0 <mkdtemp@@Base+0x15d6704>
   2e9c8:			; <UNDEFINED> instruction: 0xf57f07d9
   2e9cc:			; <UNDEFINED> instruction: 0xf06fae39
   2e9d0:	ldrb	r0, [r1], r9, lsl #18
   2e9d4:	tstcs	r3, r0, lsl sl
   2e9d8:	bcs	55634 <mkdtemp@@Base+0x3658>
   2e9dc:	svclt	0x00149114
   2e9e0:	andcs	r2, r2, #-1610612736	; 0xa0000000
   2e9e4:	tstls	r5, #1275068416	; 0x4c000000
   2e9e8:			; <UNDEFINED> instruction: 0x46c8e77e
   2e9ec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e9f0:			; <UNDEFINED> instruction: 0x200fe6b6
   2e9f4:	blx	fefec9bc <mkdtemp@@Base+0xfef9a9e0>
   2e9f8:	andsls	r4, fp, r2, lsl #12
   2e9fc:	suble	r2, r5, r0, lsl #16
   2ea00:	stmdage	lr, {r0, r1, r2, r3, r8, fp, sp, pc}
   2ea04:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
   2ea08:			; <UNDEFINED> instruction: 0xf43f2800
   2ea0c:	blls	71a624 <mkdtemp@@Base+0x6c8648>
   2ea10:	ldmdavs	fp, {r1, r2, r3, r9, fp, ip, pc}
   2ea14:	tstls	sl, #28, 4	; 0xc0000001
   2ea18:	stmdami	ip!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2ea1c:			; <UNDEFINED> instruction: 0x46294632
   2ea20:			; <UNDEFINED> instruction: 0xf0004478
   2ea24:			; <UNDEFINED> instruction: 0xe6f6fe33
   2ea28:	ldrtmi	r4, [r3], -r9, lsr #24
   2ea2c:			; <UNDEFINED> instruction: 0x462a9918
   2ea30:	stmdami	r8!, {r2, r3, r4, r5, r6, sl, lr}
   2ea34:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   2ea38:	teqcc	ip, r1, lsr #12
   2ea3c:	cdp2	0, 2, cr15, cr6, cr0, {0}
   2ea40:	stcmi	6, cr14, [r5], #-932	; 0xfffffc5c
   2ea44:	ldmdbls	r8, {r0, r1, r4, r5, r9, sl, lr}
   2ea48:	ldrbtmi	r4, [ip], #-1578	; 0xfffff9d6
   2ea4c:	tstls	r0, r3, lsr #16
   2ea50:			; <UNDEFINED> instruction: 0x46214478
   2ea54:			; <UNDEFINED> instruction: 0xf000313c
   2ea58:			; <UNDEFINED> instruction: 0xe6dcfe19
   2ea5c:	vnmls.f16	s8, s20, s1
   2ea60:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   2ea64:	ldmib	r0!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ea68:			; <UNDEFINED> instruction: 0xf47f4540
   2ea6c:			; <UNDEFINED> instruction: 0xe6d2af7b
   2ea70:	ldmdbeq	r7, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   2ea74:	ldmdami	fp, {r7, r9, sl, sp, lr, pc}
   2ea78:			; <UNDEFINED> instruction: 0x46294632
   2ea7c:			; <UNDEFINED> instruction: 0xf0004478
   2ea80:	movwcs	pc, #65029	; 0xfe05	; <UNPREDICTABLE>
   2ea84:			; <UNDEFINED> instruction: 0xe6c6931a
   2ea88:	bl	ff06c9ec <mkdtemp@@Base+0xff01aa10>
   2ea8c:			; <UNDEFINED> instruction: 0x46c84916
   2ea90:			; <UNDEFINED> instruction: 0xf06f4816
   2ea94:	ldrbtmi	r0, [r9], #-2305	; 0xfffff6ff
   2ea98:	teqcc	ip, r8, ror r4
   2ea9c:	ldc2	0, cr15, [r2, #-0]
   2eaa0:	svclt	0x0000e65e
   2eaa4:	andeq	r7, r6, r4, ror #4
   2eaa8:	andeq	r0, r0, ip, asr r6
   2eaac:	strdeq	pc, [r2], -lr
   2eab0:	andeq	r3, r3, r2, lsr #14
   2eab4:	andeq	r3, r3, r0, lsr r5
   2eab8:	andeq	r9, r2, r0, lsr #22
   2eabc:	andeq	r7, r6, r4, lsl #2
   2eac0:	andeq	r3, r3, r4, lsl #11
   2eac4:	andeq	r3, r3, ip, asr r4
   2eac8:	andeq	fp, r2, lr, asr #1
   2eacc:	andeq	r3, r3, r0, ror #3
   2ead0:	andeq	r3, r3, r4, asr r3
   2ead4:	andeq	r3, r3, r6, lsl #3
   2ead8:	andeq	r3, r3, sl, lsr r3
   2eadc:	muleq	r3, r0, r1
   2eae0:	andeq	r4, r5, r6, lsr #22
   2eae4:	andeq	r3, r3, r0, asr #3
   2eae8:	andeq	r3, r3, lr, ror #5
   2eaec:	andeq	r3, r3, ip, lsl #3
   2eaf0:	addlt	fp, r6, r0, ror r5
   2eaf4:			; <UNDEFINED> instruction: 0xe09cf8df
   2eaf8:			; <UNDEFINED> instruction: 0xf8df460c
   2eafc:			; <UNDEFINED> instruction: 0x4601c09c
   2eb00:	strls	r4, [r2], #-1278	; 0xfffffb02
   2eb04:	strcs	r4, [r0, #-1552]	; 0xfffff9f0
   2eb08:	andcs	r4, r3, #23068672	; 0x1600000
   2eb0c:	andpl	lr, r0, #3358720	; 0x334000
   2eb10:			; <UNDEFINED> instruction: 0xf85e4623
   2eb14:	bge	deb4c <mkdtemp@@Base+0x8cb70>
   2eb18:	ldrdgt	pc, [r0], -ip
   2eb1c:	andsgt	pc, r4, sp, asr #17
   2eb20:	stceq	0, cr15, [r0], {79}	; 0x4f
   2eb24:	ldmdbmi	sp, {r2, r8, ip, pc}
   2eb28:	ldrbtmi	r9, [r9], #-1283	; 0xfffffafd
   2eb2c:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   2eb30:	svclt	0x00182800
   2eb34:	svceq	0x0018f110
   2eb38:	bls	122f6c <mkdtemp@@Base+0xd0f90>
   2eb3c:	bmi	65d30c <mkdtemp@@Base+0x60b330>
   2eb40:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   2eb44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2eb48:	subsmi	r9, sl, r5, lsl #22
   2eb4c:	andlt	sp, r6, pc, lsl r1
   2eb50:			; <UNDEFINED> instruction: 0x4605bd70
   2eb54:	mcr	7, 0, pc, cr10, cr7, {6}	; <UNPREDICTABLE>
   2eb58:	blcs	c8b6c <mkdtemp@@Base+0x76b90>
   2eb5c:	strtmi	sp, [r8], -sp, ror #1
   2eb60:	cdp2	7, 10, cr15, cr6, cr14, {7}
   2eb64:	ldrtmi	r4, [r2], -pc, lsl #18
   2eb68:	cmpcc	r0, r9, ror r4
   2eb6c:	stmdami	lr, {r0, r1, r9, sl, lr}
   2eb70:			; <UNDEFINED> instruction: 0xf0004478
   2eb74:	bls	12e100 <mkdtemp@@Base+0xdc124>
   2eb78:	rscle	r2, r0, r0, lsl #20
   2eb7c:	strtmi	r4, [r3], -fp, lsl #18
   2eb80:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   2eb84:	cmpcc	r0, r8, ror r4
   2eb88:	stc2	0, cr15, [sl]
   2eb8c:			; <UNDEFINED> instruction: 0xf7d7e7d7
   2eb90:	svclt	0x0000eb3e
   2eb94:	andeq	r6, r6, r0, lsl #27
   2eb98:	andeq	r0, r0, ip, asr r6
   2eb9c:			; <UNDEFINED> instruction: 0xfffff273
   2eba0:	andeq	r6, r6, lr, lsr sp
   2eba4:	andeq	r3, r3, ip, lsl r2
   2eba8:	andeq	sl, r2, r0, lsl #4
   2ebac:	andeq	r3, r3, r2, lsl #4
   2ebb0:	strdeq	r3, [r3], -ip
   2ebb4:	svcmi	0x00f0e92d
   2ebb8:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
   2ebbc:	strmi	r8, [r1], r4, lsl #22
   2ebc0:	eorscs	r4, pc, r7, ror #23
   2ebc4:	strmi	r2, [r8], r0, lsl #8
   2ebc8:	bcs	46a3f4 <mkdtemp@@Base+0x418418>
   2ebcc:	addslt	r4, r5, r5, ror #21
   2ebd0:	mcrge	4, 0, r4, cr12, cr10, {3}
   2ebd4:	ldmpl	r3, {r2, r5, r8, sl, fp, ip, pc}^
   2ebd8:			; <UNDEFINED> instruction: 0xf8dd2d00
   2ebdc:	ldmdavs	fp, {r3, r7, sp, pc}
   2ebe0:			; <UNDEFINED> instruction: 0xf04f9313
   2ebe4:	stmib	sp, {r8, r9}^
   2ebe8:	svclt	0x0014440a
   2ebec:	movwcs	r2, #17157	; 0x4305
   2ebf0:	bcc	46a418 <mkdtemp@@Base+0x41843c>
   2ebf4:	ldc	7, cr15, [ip], {215}	; 0xd7
   2ebf8:	tstcs	r4, ip, lsl #8
   2ebfc:	strmi	lr, [r3], #-2502	; 0xfffff63a
   2ec00:	strmi	lr, [r5], #-2502	; 0xfffff63a
   2ec04:	eorshi	pc, r8, sp, asr #17
   2ec08:	strmi	r9, [r3], -sp, lsl #10
   2ec0c:	movwls	r4, #26192	; 0x6650
   2ec10:	stc	7, cr15, [r6], #-860	; 0xfffffca4
   2ec14:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   2ec18:	orrshi	pc, lr, r0
   2ec1c:	stmdage	sl, {r1, r4, r6, r7, r9, fp, lr}
   2ec20:	tstcs	r1, fp, asr #12
   2ec24:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2ec28:	ldrls	r7, [r2], #-2576	; 0xfffff5f0
   2ec2c:	bl	fe16cb90 <mkdtemp@@Base+0xfe11abb4>
   2ec30:			; <UNDEFINED> instruction: 0xf0003001
   2ec34:	bmi	ff38f0a8 <mkdtemp@@Base+0xff33d0cc>
   2ec38:	strbmi	sl, [fp], -fp, lsl #16
   2ec3c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   2ec40:	bl	1eecba4 <mkdtemp@@Base+0x1e9abc8>
   2ec44:	stmdals	sl, {r0, ip, sp}
   2ec48:	sbchi	pc, r1, r0
   2ec4c:			; <UNDEFINED> instruction: 0xf9c0f023
   2ec50:	svccc	0x00fff1b0
   2ec54:			; <UNDEFINED> instruction: 0xf0004683
   2ec58:	stmibmi	r5, {r0, r1, r2, r3, r8, pc}^
   2ec5c:			; <UNDEFINED> instruction: 0xf7d64479
   2ec60:	andls	lr, ip, r6, lsr #28
   2ec64:			; <UNDEFINED> instruction: 0xf0002800
   2ec68:	tstcs	r2, fp, lsl r1
   2ec6c:	stmibmi	r1, {r0, r8, ip, pc}^
   2ec70:	stc	6, cr4, [sp, #200]	; 0xc8
   2ec74:	strbmi	r9, [r3], -r0, lsl #20
   2ec78:			; <UNDEFINED> instruction: 0x46484479
   2ec7c:	ldc2	7, cr15, [r8], #1020	; 0x3fc
   2ec80:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   2ec84:	msrhi	CPSR_c, r0, asr #32
   2ec88:	svceq	0x0000f1ba
   2ec8c:			; <UNDEFINED> instruction: 0xf8cdd054
   2ec90:	stccs	0, cr9, [r0, #-112]	; 0xffffff90
   2ec94:	bls	46a500 <mkdtemp@@Base+0x418524>
   2ec98:	blmi	fee004b4 <mkdtemp@@Base+0xfedae4d8>
   2ec9c:	bmi	fee005b4 <mkdtemp@@Base+0xfedae5d8>
   2eca0:	ldrbtmi	r4, [fp], #-2231	; 0xfffff749
   2eca4:			; <UNDEFINED> instruction: 0xf103447a
   2eca8:	ldrbtmi	r0, [r8], #-864	; 0xfffffca0
   2ecac:			; <UNDEFINED> instruction: 0x8094f8dd
   2ecb0:	ldrmi	fp, [r3], -r8, lsl #30
   2ecb4:			; <UNDEFINED> instruction: 0xee0849b3
   2ecb8:			; <UNDEFINED> instruction: 0xf8cd3a90
   2ecbc:	strmi	fp, [r3], r4, lsr #32
   2ecc0:	svclt	0x00084479
   2ecc4:	tstls	r8, r1, lsl r6
   2ecc8:			; <UNDEFINED> instruction: 0xf8539b0f
   2eccc:	bllt	18b6d68 <mkdtemp@@Base+0x1864d8c>
   2ecd0:	eoreq	pc, r5, r7, asr r8	; <UNPREDICTABLE>
   2ecd4:	andls	r4, r5, #68157440	; 0x4100000
   2ecd8:	blx	ffdecca2 <mkdtemp@@Base+0xffd9acc6>
   2ecdc:	strmi	r9, [r6], -r5, lsl #20
   2ece0:			; <UNDEFINED> instruction: 0xf0002800
   2ece4:			; <UNDEFINED> instruction: 0xf8578106
   2ece8:			; <UNDEFINED> instruction: 0xf7ef0025
   2ecec:	stmdbls	r7, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   2ecf0:	bcs	fe46a558 <mkdtemp@@Base+0xfe41857c>
   2ecf4:	tstls	r1, r8, lsl #22
   2ecf8:			; <UNDEFINED> instruction: 0x96034659
   2ecfc:	andls	r9, r2, r0, lsl #8
   2ed00:	beq	46a568 <mkdtemp@@Base+0x41858c>
   2ed04:	ldc2	0, cr15, [r6, #-0]
   2ed08:			; <UNDEFINED> instruction: 0xf7d64630
   2ed0c:	blls	92a504 <mkdtemp@@Base+0x8d8528>
   2ed10:	strbmi	r9, [sl], -ip, lsl #16
   2ed14:	movwls	r4, #1569	; 0x621
   2ed18:	eorcc	pc, r5, r7, asr r8	; <UNPREDICTABLE>
   2ed1c:	blx	76cd22 <mkdtemp@@Base+0x71ad46>
   2ed20:			; <UNDEFINED> instruction: 0xf0002800
   2ed24:	movwcs	r8, #4330	; 0x10ea
   2ed28:	strcc	r9, [r1, #-786]	; 0xfffffcee
   2ed2c:	bicle	r4, fp, sl, lsr #11
   2ed30:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
   2ed34:			; <UNDEFINED> instruction: 0x901cf8dd
   2ed38:			; <UNDEFINED> instruction: 0xf7d7980c
   2ed3c:	ldcls	12, cr14, [r2], {98}	; 0x62
   2ed40:	movwls	r2, #49920	; 0xc300
   2ed44:	rsble	r2, sl, r0, lsl #24
   2ed48:			; <UNDEFINED> instruction: 0xf7d7980b
   2ed4c:	andcc	lr, r1, r6, lsl #18
   2ed50:	sbcshi	pc, r7, r0, asr #32
   2ed54:	stc	7, cr15, [sl, #-860]	; 0xfffffca4
   2ed58:	movwls	r9, #23307	; 0x5b0b
   2ed5c:	stccs	8, cr6, [r2], {4}
   2ed60:	rschi	pc, r8, r0, asr #32
   2ed64:	strbmi	r9, [r8], -r5, lsl #18
   2ed68:	svc	0x00f4f7d6
   2ed6c:			; <UNDEFINED> instruction: 0xf0003001
   2ed70:	stmdals	sl, {r0, r1, r3, r6, r7, pc}
   2ed74:			; <UNDEFINED> instruction: 0xf7d74649
   2ed78:	andcc	lr, r1, lr, lsl lr
   2ed7c:			; <UNDEFINED> instruction: 0xf7d7d165
   2ed80:	bls	2ea160 <mkdtemp@@Base+0x298184>
   2ed84:	stmdavs	r4, {r0, r2, r9, ip, pc}
   2ed88:			; <UNDEFINED> instruction: 0xf7d64620
   2ed8c:	ldmdbmi	lr!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}^
   2ed90:	strbmi	r9, [fp], -r5, lsl #20
   2ed94:	smccc	1097	; 0x449
   2ed98:	ldmdami	ip!, {ip, pc}^
   2ed9c:			; <UNDEFINED> instruction: 0xf0004478
   2eda0:	stmdals	sl, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2eda4:	cmnle	r8, r0, lsl #16
   2eda8:			; <UNDEFINED> instruction: 0xf06f980b
   2edac:			; <UNDEFINED> instruction: 0xf7d60b17
   2edb0:	stmdals	ip, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   2edb4:	stmdals	pc, {r3, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   2edb8:	stc	7, cr15, [r4, #856]!	; 0x358
   2edbc:			; <UNDEFINED> instruction: 0xf7d79806
   2edc0:			; <UNDEFINED> instruction: 0xf7d7ebb8
   2edc4:			; <UNDEFINED> instruction: 0xf06fecd4
   2edc8:	andvs	r0, r4, r7, lsl fp
   2edcc:			; <UNDEFINED> instruction: 0xf06fe018
   2edd0:	stmdacs	r0, {r0, r8, r9, fp}
   2edd4:			; <UNDEFINED> instruction: 0xf7d7d03a
   2edd8:	stmdals	sl, {r6, r7, fp, sp, lr, pc}
   2eddc:	ldc	7, cr15, [r2, #856]	; 0x358
   2ede0:			; <UNDEFINED> instruction: 0xf7d6980b
   2ede4:	stmdals	ip, {r4, r7, r8, sl, fp, sp, lr, pc}
   2ede8:			; <UNDEFINED> instruction: 0xf7d7b108
   2edec:	stmdals	pc, {r1, r3, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   2edf0:	stc	7, cr15, [r8, #856]	; 0x358
   2edf4:			; <UNDEFINED> instruction: 0xf7d79806
   2edf8:			; <UNDEFINED> instruction: 0xf11beb9c
   2edfc:	rscle	r0, r0, r8, lsl pc
   2ee00:	blmi	1601794 <mkdtemp@@Base+0x15af7b8>
   2ee04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ee08:	blls	508e78 <mkdtemp@@Base+0x4b6e9c>
   2ee0c:			; <UNDEFINED> instruction: 0xf040405a
   2ee10:	ldrbmi	r8, [r8], -r1, lsr #1
   2ee14:	ldc	0, cr11, [sp], #84	; 0x54
   2ee18:	pop	{r2, r8, r9, fp, pc}
   2ee1c:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ee20:	ldm	sl, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ee24:	orrlt	r4, r0, r3, lsl #13
   2ee28:	stc	7, cr15, [r0], #860	; 0x35c
   2ee2c:	strtmi	r9, [r3], sl, lsl #20
   2ee30:	stmdavs	r0, {r0, r2, r9, ip, pc}
   2ee34:	mrc	7, 2, APSR_nzcv, cr0, cr6, {6}
   2ee38:	bls	181398 <mkdtemp@@Base+0x12f3bc>
   2ee3c:	smccc	1097	; 0x449
   2ee40:	ldmdami	r5, {r0, r1, r9, sl, lr}^
   2ee44:			; <UNDEFINED> instruction: 0xf0004478
   2ee48:	stmdals	sl, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   2ee4c:	ldcl	7, cr15, [sl, #-856]	; 0xfffffca8
   2ee50:			; <UNDEFINED> instruction: 0xf7d6980b
   2ee54:	stmdals	ip, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
   2ee58:	stmdacs	r0, {sl, sp}
   2ee5c:	stmdals	pc, {r0, r2, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   2ee60:	ldcl	7, cr15, [r0, #-856]	; 0xfffffca8
   2ee64:			; <UNDEFINED> instruction: 0xf7d79806
   2ee68:	strb	lr, [r9, r4, ror #22]
   2ee6c:			; <UNDEFINED> instruction: 0xf06f980a
   2ee70:	stmdacs	r0, {r0, r8, r9, fp}
   2ee74:	strb	sp, [r9, pc, lsr #3]!
   2ee78:	ldcl	7, cr15, [r8], #-860	; 0xfffffca4
   2ee7c:	strtmi	r6, [r0], -r4, lsl #16
   2ee80:	mcr	7, 1, pc, cr10, cr6, {6}	; <UNPREDICTABLE>
   2ee84:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
   2ee88:	strmi	r3, [r2], -r0, ror #2
   2ee8c:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   2ee90:	blx	e6ae9a <mkdtemp@@Base+0xe18ebe>
   2ee94:	stmdacs	r0, {r1, r3, fp, ip, pc}
   2ee98:			; <UNDEFINED> instruction: 0xf06fd086
   2ee9c:			; <UNDEFINED> instruction: 0xe79a0b17
   2eea0:	stcl	7, cr15, [r4], #-860	; 0xfffffca4
   2eea4:	ldrbmi	r6, [r8], -r4, lsl #16
   2eea8:	svc	0x00c6f7d6
   2eeac:			; <UNDEFINED> instruction: 0xf7d64620
   2eeb0:	ldmdbmi	ip!, {r2, r4, r9, sl, fp, sp, lr, pc}
   2eeb4:	smccc	1097	; 0x449
   2eeb8:	ldmdami	fp!, {r1, r9, sl, lr}
   2eebc:			; <UNDEFINED> instruction: 0xf0004478
   2eec0:	stmdals	sl, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
   2eec4:	mvnle	r2, r0, lsl #16
   2eec8:			; <UNDEFINED> instruction: 0xf7d7e76e
   2eecc:			; <UNDEFINED> instruction: 0x4603ec50
   2eed0:	ldmdavs	ip, {r3, r4, r6, r9, sl, lr}
   2eed4:	stc2l	7, cr15, [ip], #952	; 0x3b8
   2eed8:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
   2eedc:	strmi	r3, [r2], -r0, ror #2
   2eee0:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   2eee4:	blx	3eaeee <mkdtemp@@Base+0x398f12>
   2eee8:	stmdacs	r0, {r1, r3, fp, ip, pc}
   2eeec:	svcge	0x0076f43f
   2eef0:			; <UNDEFINED> instruction: 0x4614e771
   2eef4:	bleq	ab0b8 <mkdtemp@@Base+0x590dc>
   2eef8:			; <UNDEFINED> instruction: 0x4604e7f6
   2eefc:	blcc	2b040 <__read_chk@plt+0x245dc>
   2ef00:	blls	328ed0 <mkdtemp@@Base+0x2d6ef4>
   2ef04:	str	r9, [sp, -r5, lsl #6]!
   2ef08:	ldc	7, cr15, [r0], #-860	; 0xfffffca4
   2ef0c:	movwls	r9, #23307	; 0x5b0b
   2ef10:	strtmi	r6, [r0], -r4, lsl #16
   2ef14:	stcl	7, cr15, [r0, #856]!	; 0x358
   2ef18:	blls	1813b8 <mkdtemp@@Base+0x12f3dc>
   2ef1c:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   2ef20:	andls	r3, r0, r0, ror #2
   2ef24:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   2ef28:	blx	ffb6af30 <mkdtemp@@Base+0xffb18f54>
   2ef2c:	stmdacs	r0, {r1, r3, fp, ip, pc}
   2ef30:			; <UNDEFINED> instruction: 0xe739d1b3
   2ef34:			; <UNDEFINED> instruction: 0xf7d64620
   2ef38:	stmdbmi	r0!, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
   2ef3c:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   2ef40:	strmi	r3, [r3], -r0, ror #2
   2ef44:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   2ef48:	blx	ff76af50 <mkdtemp@@Base+0xff718f74>
   2ef4c:	stmdacs	r0, {r1, r3, fp, ip, pc}
   2ef50:	str	sp, [r9, -r3, lsr #3]!
   2ef54:	ldmdb	sl, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ef58:	bleq	ab11c <mkdtemp@@Base+0x59140>
   2ef5c:	svclt	0x0000e750
   2ef60:	andeq	r0, r0, ip, asr r6
   2ef64:			; <UNDEFINED> instruction: 0x00066cb0
   2ef68:	andeq	r3, r3, r8, ror r0
   2ef6c:	andeq	r3, r3, lr, rrx
   2ef70:	andeq	pc, r2, ip, ror sl	; <UNPREDICTABLE>
   2ef74:			; <UNDEFINED> instruction: 0xfffff21d
   2ef78:	andeq	r3, r3, r2, ror #1
   2ef7c:	strdeq	r4, [r3], -r8
   2ef80:	andeq	r3, r3, sl, asr #32
   2ef84:	muleq	r2, r8, r0
   2ef88:	strdeq	r2, [r3], -r0
   2ef8c:			; <UNDEFINED> instruction: 0x00032fb8
   2ef90:	andeq	r6, r6, ip, ror sl
   2ef94:	andeq	r2, r3, r8, asr #30
   2ef98:	andeq	r2, r3, ip, lsr #30
   2ef9c:	strdeq	r2, [r3], -lr
   2efa0:	andeq	r2, r3, r6, lsr #28
   2efa4:	ldrdeq	r2, [r3], -r0
   2efa8:	andeq	r2, r3, r8, lsl #28
   2efac:	andeq	r2, r3, sl, lsr #29
   2efb0:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   2efb4:	andeq	r2, r3, r6, ror #28
   2efb8:	andeq	r2, r3, lr, lsl #28
   2efbc:	andeq	r2, r3, r6, asr #28
   2efc0:	ldrdeq	r2, [r3], -r6
   2efc4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2efc8:			; <UNDEFINED> instruction: 0x47706818
   2efcc:	andeq	r7, r6, r2, lsr #2
   2efd0:	ldrblt	fp, [r0, #-496]!	; 0xfffffe10
   2efd4:	cfmsub32mi	mvax0, mvfx4, mvfx0, mvfx5
   2efd8:	ldmdami	r0, {sl, sp}
   2efdc:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   2efe0:			; <UNDEFINED> instruction: 0xf025e005
   2efe4:			; <UNDEFINED> instruction: 0x4604f997
   2efe8:	eorseq	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   2efec:	strtmi	fp, [r9], -r8, ror #2
   2eff0:	mcrr	7, 13, pc, sl, cr6	; <UNPREDICTABLE>
   2eff4:	strmi	r2, [r3], -r1, lsl #2
   2eff8:	blcs	40880 <error@@Base+0x1137c>
   2effc:	blmi	2637c8 <mkdtemp@@Base+0x2117ec>
   2f000:	bl	1001f4 <mkdtemp@@Base+0xae218>
   2f004:	stmdavs	r0!, {r2, r6, r7, sl}^
   2f008:			; <UNDEFINED> instruction: 0xf04fbd70
   2f00c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   2f010:	rscscc	pc, pc, pc, asr #32
   2f014:	svclt	0x00004770
   2f018:	andeq	r6, r6, ip, lsl #1
   2f01c:	andeq	r2, r3, r2, lsr #28
   2f020:	andeq	r6, r6, r8, rrx
   2f024:	tstcs	r0, r6, lsl #22
   2f028:	ldrbtmi	r4, [fp], #-2566	; 0xfffff5fa
   2f02c:	and	r4, r3, sl, ror r4
   2f030:	svccs	0x0008f853
   2f034:	ldmdavs	r9, {r1, r4, r8, ip, sp, pc}^
   2f038:	mvnsle	r4, r8, lsl #5
   2f03c:			; <UNDEFINED> instruction: 0x47704610
   2f040:	andeq	r6, r6, lr, lsr r0
   2f044:	ldrdeq	r2, [r3], -r4
   2f048:	ldrblt	fp, [r0, #-504]!	; 0xfffffe08
   2f04c:	ldcmi	6, cr4, [r0, #-24]	; 0xffffffe8
   2f050:	ldmdami	r0, {sl, sp}
   2f054:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   2f058:	and	r3, r5, r8, ror #10
   2f05c:			; <UNDEFINED> instruction: 0xf95af025
   2f060:			; <UNDEFINED> instruction: 0xf8554604
   2f064:	cmnlt	r8, r0, lsr r0
   2f068:			; <UNDEFINED> instruction: 0xf7d64631
   2f06c:	tstcs	r1, lr, lsl #24
   2f070:	strtmi	r4, [r0], -r3, lsl #12
   2f074:	mvnsle	r2, r0, lsl #22
   2f078:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   2f07c:	strbeq	lr, [r4], #2819	; 0xb03
   2f080:	ldcllt	14, cr6, [r0, #-896]!	; 0xfffffc80
   2f084:	rscscc	pc, pc, pc, asr #32
   2f088:			; <UNDEFINED> instruction: 0xf04fbd70
   2f08c:			; <UNDEFINED> instruction: 0x477030ff
   2f090:	andeq	r6, r6, r4, lsl r0
   2f094:			; <UNDEFINED> instruction: 0x00032db2
   2f098:	andeq	r5, r6, lr, ror #31
   2f09c:	tstcs	r0, r7, lsl #22
   2f0a0:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
   2f0a4:	cmncc	r8, #2046820352	; 0x7a000000
   2f0a8:			; <UNDEFINED> instruction: 0xf853e003
   2f0ac:	tstlt	r2, r8, lsl #30
   2f0b0:	addmi	r6, r8, #5832704	; 0x590000
   2f0b4:			; <UNDEFINED> instruction: 0x4610d1f9
   2f0b8:	svclt	0x00004770
   2f0bc:	andeq	r5, r6, r6, asr #31
   2f0c0:	andeq	r2, r3, r4, ror #26
   2f0c4:	andcs	fp, r1, pc, lsl #8
   2f0c8:			; <UNDEFINED> instruction: 0xf7d7b508
   2f0cc:	svclt	0x0000eaf4
   2f0d0:	cfstr64mi	mvdx11, [r5], {112}	; 0x70
   2f0d4:	ldrbtmi	r4, [ip], #-3653	; 0xfffff1bb
   2f0d8:	eorvs	r4, r0, lr, ror r4
   2f0dc:	stmdbcs	r7, {r5, r8, ip, sp, pc}
   2f0e0:	mcrrmi	8, 7, sp, r3, cr0
   2f0e4:	eorvs	r4, r1, ip, ror r4
   2f0e8:	strcs	r4, [r0, #-2370]	; 0xfffff6be
   2f0ec:	ldrbtmi	r4, [r9], #-3138	; 0xfffff3be
   2f0f0:	stmib	r1, {r2, r3, r4, r5, r6, sl, lr}^
   2f0f4:	rsbvs	r5, r3, r1, lsl #10
   2f0f8:	bcs	31d62c <mkdtemp@@Base+0x2cb650>
   2f0fc:	ldm	pc, {r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2f100:	ldrcs	pc, [r4, #-2]
   2f104:	ldfccs	f3, [r7, #-172]!	; 0xffffff54
   2f108:	strbpl	r4, [pc, #-2371]	; 2e7cd <__read_chk@plt+0x27d69>
   2f10c:	ldcllt	7, cr0, [r0, #-364]!	; 0xfffffe94
   2f110:			; <UNDEFINED> instruction: 0x21b84b3a
   2f114:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f118:			; <UNDEFINED> instruction: 0xb1686099
   2f11c:			; <UNDEFINED> instruction: 0xf7d72101
   2f120:	pop	{r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2f124:			; <UNDEFINED> instruction: 0xf7d64070
   2f128:	blmi	d9ea4c <mkdtemp@@Base+0xd4ca70>
   2f12c:			; <UNDEFINED> instruction: 0x460a2118
   2f130:	addsvs	r4, r9, fp, ror r4
   2f134:	mvnsle	r2, r0, lsl #16
   2f138:	tstcs	r1, r2, lsr fp
   2f13c:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2f140:	bl	ff7ed0a4 <mkdtemp@@Base+0xff79b0c8>
   2f144:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2f148:	mrclt	7, 1, APSR_nzcv, cr6, cr6, {6}
   2f14c:	tstcs	r8, lr, lsr #22
   2f150:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f154:			; <UNDEFINED> instruction: 0xe7e06099
   2f158:			; <UNDEFINED> instruction: 0x21204b2c
   2f15c:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f160:	bfi	r6, r9, #1, #26
   2f164:	cmpcs	r0, sl, lsr #22
   2f168:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f16c:	bfi	r6, r9, #1, #20
   2f170:	orrcs	r4, r0, r8, lsr #22
   2f174:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f178:	bfi	r6, r9, #1, #14
   2f17c:	orrcs	r4, r8, r6, lsr #22
   2f180:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f184:	bfi	r6, r9, #1, #8
   2f188:	orrscs	r4, r0, r4, lsr #22
   2f18c:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f190:	bfi	r6, r9, #1, #2
   2f194:	orrscs	r4, r8, r2, lsr #22
   2f198:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f19c:			; <UNDEFINED> instruction: 0xe7bc6099
   2f1a0:	lsrcs	r4, r0, #22
   2f1a4:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f1a8:			; <UNDEFINED> instruction: 0xe7b66099
   2f1ac:			; <UNDEFINED> instruction: 0x21a84b1e
   2f1b0:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f1b4:			; <UNDEFINED> instruction: 0xe7b06099
   2f1b8:	lslscs	r4, ip, fp
   2f1bc:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   2f1c0:			; <UNDEFINED> instruction: 0xe7aa6099
   2f1c4:			; <UNDEFINED> instruction: 0x460b4a1a
   2f1c8:	ldrbtmi	r4, [sl], #-2074	; 0xfffff7e6
   2f1cc:	tstcs	r1, r0, lsr r8
   2f1d0:			; <UNDEFINED> instruction: 0xf7d66800
   2f1d4:	mulcs	r1, r6, sp
   2f1d8:	ldcl	7, cr15, [r0], #-856	; 0xfffffca8
   2f1dc:	bmi	5c0a30 <mkdtemp@@Base+0x56ea54>
   2f1e0:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
   2f1e4:	svclt	0x0000e7f2
   2f1e8:	andeq	r8, r6, sl, lsr r2
   2f1ec:	andeq	r6, r6, r8, lsr #15
   2f1f0:	andeq	r7, r6, r4
   2f1f4:	andeq	r8, r6, r2, lsr #4
   2f1f8:	strdeq	r6, [r6], -r8
   2f1fc:	ldrdeq	r6, [r6], -r2
   2f200:			; <UNDEFINED> instruction: 0x00066fb8
   2f204:	andeq	r0, r0, r8, ror #12
   2f208:	muleq	r6, r6, pc	; <UNPREDICTABLE>
   2f20c:	andeq	r6, r6, sl, lsl #31
   2f210:	andeq	r6, r6, lr, ror pc
   2f214:	andeq	r6, r6, r2, ror pc
   2f218:	andeq	r6, r6, r6, ror #30
   2f21c:	andeq	r6, r6, sl, asr pc
   2f220:	andeq	r6, r6, lr, asr #30
   2f224:	andeq	r6, r6, r2, asr #30
   2f228:	andeq	r6, r6, r6, lsr pc
   2f22c:	andeq	r6, r6, sl, lsr #30
   2f230:	andeq	r2, r3, r6, asr #24
   2f234:	ldrdeq	r0, [r0], -r4
   2f238:	andeq	r2, r3, sl, asr ip
   2f23c:	strmi	r4, [r3], -r7, lsl #20
   2f240:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   2f244:	blcs	21b74c <mkdtemp@@Base+0x1c9770>
   2f248:	bmi	1a5260 <mkdtemp@@Base+0x153284>
   2f24c:	ldrbtmi	r2, [sl], #-0
   2f250:			; <UNDEFINED> instruction: 0x47706013
   2f254:	rscscc	pc, pc, pc, asr #32
   2f258:	svclt	0x00004770
   2f25c:	ldrdeq	r8, [r6], -r0
   2f260:	muleq	r6, sl, lr
   2f264:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   2f268:			; <UNDEFINED> instruction: 0xb1286858
   2f26c:			; <UNDEFINED> instruction: 0xf1a068d8
   2f270:	blx	fec2f280 <mkdtemp@@Base+0xfebdd2a4>
   2f274:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2f278:	svclt	0x00004770
   2f27c:	andeq	r6, r6, r2, lsl #29
   2f280:	vst3.8	{d27,d29,d31}, [pc :256], r0
   2f284:	addlt	r7, r3, r0, asr #5
   2f288:	cmpmi	r1, r0, asr #4	; <UNPREDICTABLE>
   2f28c:			; <UNDEFINED> instruction: 0xf7d64604
   2f290:	blmi	3eade0 <mkdtemp@@Base+0x398e04>
   2f294:	cfstrdne	mvd4, [r2], {123}	; 0x7b
   2f298:	blmi	3a32b0 <mkdtemp@@Base+0x3512d4>
   2f29c:	sbcsvs	r4, r8, fp, ror r4
   2f2a0:	ldclt	0, cr11, [r0, #-12]!
   2f2a4:	ldmpl	fp, {r0, r1, r3, r9, fp, lr}
   2f2a8:			; <UNDEFINED> instruction: 0xf7d7681d
   2f2ac:	stmdavs	r0, {r5, r6, r9, fp, sp, lr, pc}
   2f2b0:	ldc	7, cr15, [r2], {214}	; 0xd6
   2f2b4:	tstcs	r1, r3, lsr #12
   2f2b8:	andls	r4, r0, #2097152	; 0x200000
   2f2bc:	strtmi	r4, [r8], -r6, lsl #20
   2f2c0:			; <UNDEFINED> instruction: 0xf7d6447a
   2f2c4:	andcs	lr, r1, lr, lsl sp
   2f2c8:	bl	ffe6d228 <mkdtemp@@Base+0xffe1b24c>
   2f2cc:	andeq	r6, r6, ip, ror #11
   2f2d0:	andeq	r6, r6, ip, asr #28
   2f2d4:	ldrdeq	r0, [r0], -r4
   2f2d8:	andeq	r2, r3, ip, lsr #23
   2f2dc:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   2f2e0:	smlabteq	r1, r3, r9, lr
   2f2e4:	svclt	0x00004770
   2f2e8:	andeq	r8, r6, r2, lsr r0
   2f2ec:	push	{r4, r5, r6, r8, r9, fp, lr}
   2f2f0:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   2f2f4:	stmdbmi	pc!, {r1, r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
   2f2f8:	bmi	1c00b58 <mkdtemp@@Base+0x1baeb7c>
   2f2fc:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   2f300:			; <UNDEFINED> instruction: 0x91b8f8df
   2f304:	stceq	6, cr15, [r4, #-692]!	; 0xfffffd4c
   2f308:	addmi	r5, r3, #9043968	; 0x8a0000
   2f30c:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
   2f310:	ldmdacs	ip, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   2f314:	andeq	pc, r0, #79	; 0x4f
   2f318:			; <UNDEFINED> instruction: 0x4604db3d
   2f31c:	b	9ed280 <mkdtemp@@Base+0x99b2a4>
   2f320:			; <UNDEFINED> instruction: 0xf8d01e63
   2f324:	strmi	fp, [r5], -r0
   2f328:	vqdmulh.s<illegal width 8>	d2, d0, d6
   2f32c:	ldm	pc, {r0, r1, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   2f330:	strbvc	pc, [fp, #-3]!	; <UNPREDICTABLE>
   2f334:	eorsvs	r0, pc, #4, 8	; 0x4000000
   2f338:	movwcs	r0, #24679	; 0x6067
   2f33c:	svcge	0x00079305
   2f340:	orrvs	pc, r0, #1325400064	; 0x4f000000
   2f344:	andcs	r4, r1, #26214400	; 0x1900000
   2f348:			; <UNDEFINED> instruction: 0x96014638
   2f34c:	andge	pc, r0, sp, asr #17
   2f350:	ldmdami	ip, {r0, r2, r3, r9, ip, sp, lr, pc}
   2f354:	bl	ffded2b4 <mkdtemp@@Base+0xffd9b2d8>
   2f358:	ldrdge	pc, [r4, #-143]!	; 0xffffff71
   2f35c:	addvs	pc, r0, #1325400064	; 0x4f000000
   2f360:			; <UNDEFINED> instruction: 0x46394e58
   2f364:			; <UNDEFINED> instruction: 0x464044fa
   2f368:			; <UNDEFINED> instruction: 0xf8da447e
   2f36c:	blcs	3b384 <error@@Base+0xbe80>
   2f370:			; <UNDEFINED> instruction: 0x2321bf14
   2f374:			; <UNDEFINED> instruction: 0xf023231b
   2f378:	ldmdavs	r3!, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
   2f37c:	subsle	r2, r6, r0, lsl #22
   2f380:	ldmvs	r2!, {r5, r9, sl, lr}
   2f384:	movwls	r4, #22081	; 0x5641
   2f388:	rsbsvs	r2, r4, r0, lsl #8
   2f38c:	blls	1811f4 <mkdtemp@@Base+0x12f218>
   2f390:			; <UNDEFINED> instruction: 0xf8c56073
   2f394:	bmi	135b39c <mkdtemp@@Base+0x13093c0>
   2f398:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   2f39c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f3a0:	ldmdacc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2f3a4:	cmnle	fp, sl, asr r0
   2f3a8:	stceq	6, cr15, [r4, #-52]!	; 0xffffffcc
   2f3ac:	svchi	0x00f0e8bd
   2f3b0:	movwcs	r4, #31302	; 0x7a46
   2f3b4:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   2f3b8:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   2f3bc:	blcs	49530 <error@@Base+0x1a02c>
   2f3c0:	vand	d13, d29, d29
   2f3c4:	stmdbmi	r3, {r2, r3, r4, fp, lr}^
   2f3c8:	orrvs	pc, r0, #1325400064	; 0x4f000000
   2f3cc:	bcs	a9b08 <mkdtemp@@Base+0x57b2c>
   2f3d0:	svcge	0x00074479
   2f3d4:	strbmi	r9, [r0], -r0, lsl #2
   2f3d8:	andcs	r4, r1, #26214400	; 0x1900000
   2f3dc:	stmia	r4!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f3e0:	orrvs	pc, r0, #1325400064	; 0x4f000000
   2f3e4:			; <UNDEFINED> instruction: 0x46194638
   2f3e8:			; <UNDEFINED> instruction: 0xf8cd2201
   2f3ec:	strls	r8, [r1], -r0
   2f3f0:	bl	fea6d350 <mkdtemp@@Base+0xfea1b374>
   2f3f4:	bmi	e692bc <mkdtemp@@Base+0xe172e0>
   2f3f8:	movwls	r2, #21255	; 0x5307
   2f3fc:			; <UNDEFINED> instruction: 0xe7db447a
   2f400:	strls	r4, [r5], #-2614	; 0xfffff5ca
   2f404:			; <UNDEFINED> instruction: 0xe7d7447a
   2f408:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
   2f40c:	blcs	49580 <error@@Base+0x1a07c>
   2f410:	bmi	d63910 <mkdtemp@@Base+0xd11934>
   2f414:	movwls	r2, #21250	; 0x5302
   2f418:			; <UNDEFINED> instruction: 0xe7cd447a
   2f41c:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   2f420:	bllt	fe509594 <mkdtemp@@Base+0xfe4b75b8>
   2f424:	movwcs	r4, #14897	; 0x3a31
   2f428:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   2f42c:			; <UNDEFINED> instruction: 0xf8dae7c4
   2f430:	stmiblt	fp, {r2, ip, sp}
   2f434:	cmnlt	r0, #48, 16	; 0x300000
   2f438:	tstcs	r1, sp, lsr #22
   2f43c:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2f440:	b	17ed3a4 <mkdtemp@@Base+0x179b3c8>
   2f444:	stmdals	r5, {r0, r1, r3, r5, r9, fp, lr}
   2f448:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   2f44c:			; <UNDEFINED> instruction: 0xf7d62101
   2f450:			; <UNDEFINED> instruction: 0xf7d6eecc
   2f454:			; <UNDEFINED> instruction: 0xe79cecb4
   2f458:	vst1.8	{d20-d21}, [pc :128], r7
   2f45c:	ldrmi	r6, [r9], -r0, lsl #7
   2f460:	rscscc	pc, sp, r0, asr #4
   2f464:			; <UNDEFINED> instruction: 0xf8cd447a
   2f468:	stmib	sp, {r3, pc}^
   2f46c:	andcs	r2, r1, #0
   2f470:			; <UNDEFINED> instruction: 0xf7d74638
   2f474:			; <UNDEFINED> instruction: 0x4638e89a
   2f478:	ldmda	lr!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f47c:			; <UNDEFINED> instruction: 0x46024639
   2f480:	ldrdeq	pc, [ip], -sl
   2f484:	stmia	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f488:	movwcs	lr, #14211	; 0x3783
   2f48c:	ldrb	r9, [r6, -r5, lsl #6]
   2f490:	movwls	r2, #21250	; 0x5302
   2f494:	blmi	6a91e8 <mkdtemp@@Base+0x65720c>
   2f498:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2f49c:	bfi	r6, r8, (invalid: 16:11)
   2f4a0:	mrc	7, 5, APSR_nzcv, cr4, cr6, {6}
   2f4a4:	movwcs	r4, #14870	; 0x3a16
   2f4a8:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   2f4ac:	svclt	0x0000e784
   2f4b0:	strdeq	r6, [r6], -r6	; <UNPREDICTABLE>
   2f4b4:	andeq	r6, r6, r4, lsl #11
   2f4b8:	andeq	r0, r0, ip, asr r6
   2f4bc:	andeq	r6, r6, r4, ror r5
   2f4c0:	andeq	r6, r6, r4, lsl #27
   2f4c4:	andeq	r7, r6, r8, lsr #31
   2f4c8:	andeq	r6, r6, r6, ror #9
   2f4cc:	ldrdeq	r2, [r3], -r6
   2f4d0:	andeq	r7, r6, r6, asr pc
   2f4d4:	andeq	r7, r2, r4, asr #4
   2f4d8:	muleq	r3, r8, sl
   2f4dc:	muleq	r3, r8, sl
   2f4e0:	ldrdeq	r6, [r6], -lr
   2f4e4:	andeq	r2, r3, ip, lsl #21
   2f4e8:	andeq	r6, r6, sl, asr #25
   2f4ec:	andeq	r7, r2, lr, lsr r9
   2f4f0:	andeq	r6, r6, ip, lsr #25
   2f4f4:	andeq	sl, r2, r2, lsr #15
   2f4f8:	andeq	r2, r3, r8, asr #20
   2f4fc:	andeq	r0, r0, r8, ror #12
   2f500:	andeq	fp, r2, sl, lsr r1

0002f504 <error@@Base>:
   2f504:	push	{r0, r1, r2, r3}
   2f506:	movs	r0, #2
   2f508:	push	{lr}
   2f50a:	sub	sp, #12
   2f50c:	ldr.w	ip, [pc, #60]	; 2f54c <error@@Base+0x48>
   2f510:	add	r2, sp, #16
   2f512:	ldr	r3, [pc, #60]	; (2f550 <error@@Base+0x4c>)
   2f514:	add	ip, pc
   2f516:	ldr.w	r1, [r2], #4
   2f51a:	ldr.w	r3, [ip, r3]
   2f51e:	ldr	r3, [r3, #0]
   2f520:	str	r3, [sp, #4]
   2f522:	mov.w	r3, #0
   2f526:	str	r2, [sp, #0]
   2f528:	bl	2f2ec <__read_chk@plt+0x28888>
   2f52c:	ldr	r2, [pc, #36]	; (2f554 <error@@Base+0x50>)
   2f52e:	ldr	r3, [pc, #32]	; (2f550 <error@@Base+0x4c>)
   2f530:	add	r2, pc
   2f532:	ldr	r3, [r2, r3]
   2f534:	ldr	r2, [r3, #0]
   2f536:	ldr	r3, [sp, #4]
   2f538:	eors	r2, r3
   2f53a:	bne.n	2f546 <error@@Base+0x42>
   2f53c:	add	sp, #12
   2f53e:	ldr.w	lr, [sp], #4
   2f542:	add	sp, #16
   2f544:	bx	lr
   2f546:	blx	620c <__stack_chk_fail@plt>
   2f54a:	nop
   2f54c:	str	r4, [r5, #52]	; 0x34
   2f54e:	movs	r6, r0
   2f550:	lsls	r4, r3, #25
   2f552:	movs	r0, r0
   2f554:	str	r0, [r2, #52]	; 0x34
   2f556:	movs	r6, r0
   2f558:	push	{r0, r1, r2, r3}
   2f55a:	movs	r0, #3
   2f55c:	push	{lr}
   2f55e:	sub	sp, #12
   2f560:	ldr.w	ip, [pc, #36]	; 2f588 <error@@Base+0x84>
   2f564:	add	r2, sp, #16
   2f566:	ldr	r3, [pc, #36]	; (2f58c <error@@Base+0x88>)
   2f568:	add	ip, pc
   2f56a:	ldr.w	r1, [r2], #4
   2f56e:	ldr.w	r3, [ip, r3]
   2f572:	ldr	r3, [r3, #0]
   2f574:	str	r3, [sp, #4]
   2f576:	mov.w	r3, #0
   2f57a:	str	r2, [sp, #0]
   2f57c:	bl	2f2ec <__read_chk@plt+0x28888>
   2f580:	movs	r0, #255	; 0xff
   2f582:	bl	11a84 <__read_chk@plt+0xb020>
   2f586:	nop
   2f588:	str	r0, [r3, #48]	; 0x30
   2f58a:	movs	r6, r0
   2f58c:	lsls	r4, r3, #25
   2f58e:	movs	r0, r0
   2f590:	push	{r0, r1, r2, r3}
   2f592:	movs	r0, #3
   2f594:	push	{lr}
   2f596:	sub	sp, #12
   2f598:	ldr.w	ip, [pc, #60]	; 2f5d8 <error@@Base+0xd4>
   2f59c:	add	r2, sp, #16
   2f59e:	ldr	r3, [pc, #60]	; (2f5dc <error@@Base+0xd8>)
   2f5a0:	add	ip, pc
   2f5a2:	ldr.w	r1, [r2], #4
   2f5a6:	ldr.w	r3, [ip, r3]
   2f5aa:	ldr	r3, [r3, #0]
   2f5ac:	str	r3, [sp, #4]
   2f5ae:	mov.w	r3, #0
   2f5b2:	str	r2, [sp, #0]
   2f5b4:	bl	2f2ec <__read_chk@plt+0x28888>
   2f5b8:	ldr	r2, [pc, #36]	; (2f5e0 <error@@Base+0xdc>)
   2f5ba:	ldr	r3, [pc, #32]	; (2f5dc <error@@Base+0xd8>)
   2f5bc:	add	r2, pc
   2f5be:	ldr	r3, [r2, r3]
   2f5c0:	ldr	r2, [r3, #0]
   2f5c2:	ldr	r3, [sp, #4]
   2f5c4:	eors	r2, r3
   2f5c6:	bne.n	2f5d2 <error@@Base+0xce>
   2f5c8:	add	sp, #12
   2f5ca:	ldr.w	lr, [sp], #4
   2f5ce:	add	sp, #16
   2f5d0:	bx	lr
   2f5d2:	blx	620c <__stack_chk_fail@plt>
   2f5d6:	nop
   2f5d8:	str	r0, [r4, #44]	; 0x2c
   2f5da:	movs	r6, r0
   2f5dc:	lsls	r4, r3, #25
   2f5de:	movs	r0, r0
   2f5e0:	str	r4, [r0, #44]	; 0x2c
   2f5e2:	movs	r6, r0
   2f5e4:	push	{r0, r1, r2, r3}
   2f5e6:	movs	r0, #4
   2f5e8:	push	{lr}
   2f5ea:	sub	sp, #12
   2f5ec:	ldr.w	ip, [pc, #60]	; 2f62c <error@@Base+0x128>
   2f5f0:	add	r2, sp, #16
   2f5f2:	ldr	r3, [pc, #60]	; (2f630 <error@@Base+0x12c>)
   2f5f4:	add	ip, pc
   2f5f6:	ldr.w	r1, [r2], #4
   2f5fa:	ldr.w	r3, [ip, r3]
   2f5fe:	ldr	r3, [r3, #0]
   2f600:	str	r3, [sp, #4]
   2f602:	mov.w	r3, #0
   2f606:	str	r2, [sp, #0]
   2f608:	bl	2f2ec <__read_chk@plt+0x28888>
   2f60c:	ldr	r2, [pc, #36]	; (2f634 <error@@Base+0x130>)
   2f60e:	ldr	r3, [pc, #32]	; (2f630 <error@@Base+0x12c>)
   2f610:	add	r2, pc
   2f612:	ldr	r3, [r2, r3]
   2f614:	ldr	r2, [r3, #0]
   2f616:	ldr	r3, [sp, #4]
   2f618:	eors	r2, r3
   2f61a:	bne.n	2f626 <error@@Base+0x122>
   2f61c:	add	sp, #12
   2f61e:	ldr.w	lr, [sp], #4
   2f622:	add	sp, #16
   2f624:	bx	lr
   2f626:	blx	620c <__stack_chk_fail@plt>
   2f62a:	nop
   2f62c:	str	r4, [r1, #40]	; 0x28
   2f62e:	movs	r6, r0
   2f630:	lsls	r4, r3, #25
   2f632:	movs	r0, r0
   2f634:	str	r0, [r6, #36]	; 0x24
   2f636:	movs	r6, r0
   2f638:	push	{r0, r1, r2, r3}
   2f63a:	movs	r0, #5
   2f63c:	push	{lr}
   2f63e:	sub	sp, #12
   2f640:	ldr.w	ip, [pc, #60]	; 2f680 <error@@Base+0x17c>
   2f644:	add	r2, sp, #16
   2f646:	ldr	r3, [pc, #60]	; (2f684 <error@@Base+0x180>)
   2f648:	add	ip, pc
   2f64a:	ldr.w	r1, [r2], #4
   2f64e:	ldr.w	r3, [ip, r3]
   2f652:	ldr	r3, [r3, #0]
   2f654:	str	r3, [sp, #4]
   2f656:	mov.w	r3, #0
   2f65a:	str	r2, [sp, #0]
   2f65c:	bl	2f2ec <__read_chk@plt+0x28888>
   2f660:	ldr	r2, [pc, #36]	; (2f688 <error@@Base+0x184>)
   2f662:	ldr	r3, [pc, #32]	; (2f684 <error@@Base+0x180>)
   2f664:	add	r2, pc
   2f666:	ldr	r3, [r2, r3]
   2f668:	ldr	r2, [r3, #0]
   2f66a:	ldr	r3, [sp, #4]
   2f66c:	eors	r2, r3
   2f66e:	bne.n	2f67a <error@@Base+0x176>
   2f670:	add	sp, #12
   2f672:	ldr.w	lr, [sp], #4
   2f676:	add	sp, #16
   2f678:	bx	lr
   2f67a:	blx	620c <__stack_chk_fail@plt>
   2f67e:	nop
   2f680:	str	r0, [r7, #32]
   2f682:	movs	r6, r0
   2f684:	lsls	r4, r3, #25
   2f686:	movs	r0, r0
   2f688:	str	r4, [r3, #32]
   2f68a:	movs	r6, r0
   2f68c:	push	{r0, r1, r2, r3}
   2f68e:	movs	r0, #6
   2f690:	push	{lr}
   2f692:	sub	sp, #12
   2f694:	ldr.w	ip, [pc, #60]	; 2f6d4 <error@@Base+0x1d0>
   2f698:	add	r2, sp, #16
   2f69a:	ldr	r3, [pc, #60]	; (2f6d8 <error@@Base+0x1d4>)
   2f69c:	add	ip, pc
   2f69e:	ldr.w	r1, [r2], #4
   2f6a2:	ldr.w	r3, [ip, r3]
   2f6a6:	ldr	r3, [r3, #0]
   2f6a8:	str	r3, [sp, #4]
   2f6aa:	mov.w	r3, #0
   2f6ae:	str	r2, [sp, #0]
   2f6b0:	bl	2f2ec <__read_chk@plt+0x28888>
   2f6b4:	ldr	r2, [pc, #36]	; (2f6dc <error@@Base+0x1d8>)
   2f6b6:	ldr	r3, [pc, #32]	; (2f6d8 <error@@Base+0x1d4>)
   2f6b8:	add	r2, pc
   2f6ba:	ldr	r3, [r2, r3]
   2f6bc:	ldr	r2, [r3, #0]
   2f6be:	ldr	r3, [sp, #4]
   2f6c0:	eors	r2, r3
   2f6c2:	bne.n	2f6ce <error@@Base+0x1ca>
   2f6c4:	add	sp, #12
   2f6c6:	ldr.w	lr, [sp], #4
   2f6ca:	add	sp, #16
   2f6cc:	bx	lr
   2f6ce:	blx	620c <__stack_chk_fail@plt>
   2f6d2:	nop
   2f6d4:	str	r4, [r4, #28]
   2f6d6:	movs	r6, r0
   2f6d8:	lsls	r4, r3, #25
   2f6da:	movs	r0, r0
   2f6dc:	str	r0, [r1, #28]
   2f6de:	movs	r6, r0
   2f6e0:	push	{r0, r1, r2, r3}
   2f6e2:	movs	r0, #7
   2f6e4:	push	{lr}
   2f6e6:	sub	sp, #12
   2f6e8:	ldr.w	ip, [pc, #60]	; 2f728 <error@@Base+0x224>
   2f6ec:	add	r2, sp, #16
   2f6ee:	ldr	r3, [pc, #60]	; (2f72c <error@@Base+0x228>)
   2f6f0:	add	ip, pc
   2f6f2:	ldr.w	r1, [r2], #4
   2f6f6:	ldr.w	r3, [ip, r3]
   2f6fa:	ldr	r3, [r3, #0]
   2f6fc:	str	r3, [sp, #4]
   2f6fe:	mov.w	r3, #0
   2f702:	str	r2, [sp, #0]
   2f704:	bl	2f2ec <__read_chk@plt+0x28888>
   2f708:	ldr	r2, [pc, #36]	; (2f730 <error@@Base+0x22c>)
   2f70a:	ldr	r3, [pc, #32]	; (2f72c <error@@Base+0x228>)
   2f70c:	add	r2, pc
   2f70e:	ldr	r3, [r2, r3]
   2f710:	ldr	r2, [r3, #0]
   2f712:	ldr	r3, [sp, #4]
   2f714:	eors	r2, r3
   2f716:	bne.n	2f722 <error@@Base+0x21e>
   2f718:	add	sp, #12
   2f71a:	ldr.w	lr, [sp], #4
   2f71e:	add	sp, #16
   2f720:	bx	lr
   2f722:	blx	620c <__stack_chk_fail@plt>
   2f726:	nop
   2f728:	str	r0, [r2, #24]
   2f72a:	movs	r6, r0
   2f72c:	lsls	r4, r3, #25
   2f72e:	movs	r0, r0
   2f730:	str	r4, [r6, #20]
   2f732:	movs	r6, r0
   2f734:	push	{r1, r2, r3}
   2f736:	ldr	r1, [pc, #60]	; (2f774 <error@@Base+0x270>)
   2f738:	push	{lr}
   2f73a:	sub	sp, #8
   2f73c:	ldr	r3, [pc, #56]	; (2f778 <error@@Base+0x274>)
   2f73e:	add	r2, sp, #12
   2f740:	add	r1, pc
   2f742:	ldr	r3, [r1, r3]
   2f744:	ldr.w	r1, [r2], #4
   2f748:	ldr	r3, [r3, #0]
   2f74a:	str	r3, [sp, #4]
   2f74c:	mov.w	r3, #0
   2f750:	str	r2, [sp, #0]
   2f752:	bl	2f2ec <__read_chk@plt+0x28888>
   2f756:	ldr	r2, [pc, #36]	; (2f77c <error@@Base+0x278>)
   2f758:	ldr	r3, [pc, #28]	; (2f778 <error@@Base+0x274>)
   2f75a:	add	r2, pc
   2f75c:	ldr	r3, [r2, r3]
   2f75e:	ldr	r2, [r3, #0]
   2f760:	ldr	r3, [sp, #4]
   2f762:	eors	r2, r3
   2f764:	bne.n	2f770 <error@@Base+0x26c>
   2f766:	add	sp, #8
   2f768:	ldr.w	lr, [sp], #4
   2f76c:	add	sp, #12
   2f76e:	bx	lr
   2f770:	blx	620c <__stack_chk_fail@plt>
   2f774:	str	r0, [r0, #20]
   2f776:	movs	r6, r0
   2f778:	lsls	r4, r3, #25
   2f77a:	movs	r0, r0
   2f77c:	str	r6, [r4, #16]
   2f77e:	movs	r6, r0
   2f780:	ldrb	r3, [r1, #0]
   2f782:	cmp	r3, #0
   2f784:	beq.n	2f802 <error@@Base+0x2fe>
   2f786:	mov	r2, r0
   2f788:	push	{r4, r5, r6, lr}
   2f78a:	b.n	2f7a2 <error@@Base+0x29e>
   2f78c:	ldrb.w	r0, [r2], #1
   2f790:	cbz	r0, 2f7cc <error@@Base+0x2c8>
   2f792:	cmp	r3, #63	; 0x3f
   2f794:	it	ne
   2f796:	cmpne	r0, r3
   2f798:	mov	r0, r2
   2f79a:	bne.n	2f7fe <error@@Base+0x2fa>
   2f79c:	ldrb.w	r3, [r1, #1]!
   2f7a0:	cbz	r3, 2f7ce <error@@Base+0x2ca>
   2f7a2:	cmp	r3, #42	; 0x2a
   2f7a4:	mov	r5, r2
   2f7a6:	bne.n	2f78c <error@@Base+0x288>
   2f7a8:	ldrb	r6, [r1, #1]
   2f7aa:	cbz	r6, 2f7fa <error@@Base+0x2f6>
   2f7ac:	cmp	r6, #63	; 0x3f
   2f7ae:	it	ne
   2f7b0:	cmpne	r6, #42	; 0x2a
   2f7b2:	ldrb	r0, [r2, #0]
   2f7b4:	bne.n	2f7d8 <error@@Base+0x2d4>
   2f7b6:	adds	r4, r1, #1
   2f7b8:	cbz	r0, 2f7cc <error@@Base+0x2c8>
   2f7ba:	mov	r1, r4
   2f7bc:	mov	r0, r5
   2f7be:	bl	2f780 <error@@Base+0x27c>
   2f7c2:	cbnz	r0, 2f7fa <error@@Base+0x2f6>
   2f7c4:	ldrb.w	r3, [r5, #1]!
   2f7c8:	cmp	r3, #0
   2f7ca:	bne.n	2f7ba <error@@Base+0x2b6>
   2f7cc:	pop	{r4, r5, r6, pc}
   2f7ce:	ldrb	r0, [r0, #0]
   2f7d0:	clz	r0, r0
   2f7d4:	lsrs	r0, r0, #5
   2f7d6:	pop	{r4, r5, r6, pc}
   2f7d8:	cmp	r0, #0
   2f7da:	beq.n	2f7cc <error@@Base+0x2c8>
   2f7dc:	adds	r4, r2, #1
   2f7de:	adds	r5, r1, #2
   2f7e0:	b.n	2f7ea <error@@Base+0x2e6>
   2f7e2:	ldrb.w	r0, [r4], #1
   2f7e6:	cmp	r0, #0
   2f7e8:	beq.n	2f7cc <error@@Base+0x2c8>
   2f7ea:	cmp	r6, r0
   2f7ec:	bne.n	2f7e2 <error@@Base+0x2de>
   2f7ee:	mov	r1, r5
   2f7f0:	mov	r0, r4
   2f7f2:	bl	2f780 <error@@Base+0x27c>
   2f7f6:	cmp	r0, #0
   2f7f8:	beq.n	2f7e2 <error@@Base+0x2de>
   2f7fa:	movs	r0, #1
   2f7fc:	pop	{r4, r5, r6, pc}
   2f7fe:	movs	r0, #0
   2f800:	pop	{r4, r5, r6, pc}
   2f802:	ldrb	r0, [r0, #0]
   2f804:	clz	r0, r0
   2f808:	lsrs	r0, r0, #5
   2f80a:	bx	lr
   2f80c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f810:	subw	sp, sp, #1060	; 0x424
   2f814:	mov	r8, r2
   2f816:	ldr	r2, [pc, #304]	; (2f948 <error@@Base+0x444>)
   2f818:	mov	r3, r0
   2f81a:	str	r3, [sp, #16]
   2f81c:	ldr	r3, [pc, #300]	; (2f94c <error@@Base+0x448>)
   2f81e:	add	r2, pc
   2f820:	str	r1, [sp, #12]
   2f822:	mov	r0, r1
   2f824:	ldr	r3, [r2, r3]
   2f826:	ldr	r3, [r3, #0]
   2f828:	str.w	r3, [sp, #1052]	; 0x41c
   2f82c:	mov.w	r3, #0
   2f830:	blx	6578 <strlen@plt>
   2f834:	cbnz	r0, 2f856 <error@@Base+0x352>
   2f836:	movs	r3, #0
   2f838:	str	r3, [sp, #8]
   2f83a:	ldr	r2, [pc, #276]	; (2f950 <error@@Base+0x44c>)
   2f83c:	ldr	r3, [pc, #268]	; (2f94c <error@@Base+0x448>)
   2f83e:	add	r2, pc
   2f840:	ldr	r3, [r2, r3]
   2f842:	ldr	r2, [r3, #0]
   2f844:	ldr.w	r3, [sp, #1052]	; 0x41c
   2f848:	eors	r2, r3
   2f84a:	bne.n	2f942 <error@@Base+0x43e>
   2f84c:	ldr	r0, [sp, #8]
   2f84e:	addw	sp, sp, #1060	; 0x424
   2f852:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f856:	ldr	r3, [sp, #12]
   2f858:	mov	r7, r0
   2f85a:	movw	sl, #1022	; 0x3fe
   2f85e:	ldrb	r4, [r3, #0]
   2f860:	movs	r3, #0
   2f862:	mov	r5, r3
   2f864:	str	r3, [sp, #8]
   2f866:	cmp	r4, #33	; 0x21
   2f868:	itte	eq
   2f86a:	addeq	r5, #1
   2f86c:	moveq	r3, #1
   2f86e:	movne	r3, #0
   2f870:	cmp	r7, r5
   2f872:	str	r3, [sp, #20]
   2f874:	bls.n	2f936 <error@@Base+0x432>
   2f876:	ldr	r2, [sp, #12]
   2f878:	subs	r3, r5, #1
   2f87a:	add.w	r9, sp, #27
   2f87e:	movs	r6, #0
   2f880:	add.w	fp, r2, r3
   2f884:	b.n	2f8c2 <error@@Base+0x3be>
   2f886:	cmp.w	r8, #0
   2f88a:	beq.n	2f8aa <error@@Base+0x3a6>
   2f88c:	blx	63b4 <__ctype_b_loc@plt>
   2f890:	sxth	r3, r4
   2f892:	str	r3, [sp, #4]
   2f894:	ldr	r2, [r0, #0]
   2f896:	ldrh.w	r2, [r2, r3, lsl #1]
   2f89a:	lsls	r3, r2, #23
   2f89c:	bpl.n	2f8aa <error@@Base+0x3a6>
   2f89e:	blx	68b8 <__ctype_tolower_loc@plt>
   2f8a2:	ldr	r3, [sp, #4]
   2f8a4:	ldr	r2, [r0, #0]
   2f8a6:	ldrb.w	r4, [r2, r3, lsl #2]
   2f8aa:	adds	r5, #1
   2f8ac:	adds	r6, #1
   2f8ae:	cmp	r7, r5
   2f8b0:	strb.w	r4, [r9, #1]!
   2f8b4:	ite	hi
   2f8b6:	movhi	r1, #1
   2f8b8:	movls	r1, #0
   2f8ba:	cmp	r6, sl
   2f8bc:	it	hi
   2f8be:	movhi	r1, #0
   2f8c0:	cbz	r1, 2f8ee <error@@Base+0x3ea>
   2f8c2:	ldrb.w	r4, [fp, #1]!
   2f8c6:	cmp	r4, #44	; 0x2c
   2f8c8:	bne.n	2f886 <error@@Base+0x382>
   2f8ca:	cmp	r7, r5
   2f8cc:	bhi.n	2f920 <error@@Base+0x41c>
   2f8ce:	add	r1, sp, #28
   2f8d0:	ldr	r0, [sp, #16]
   2f8d2:	mov.w	r3, #0
   2f8d6:	strb	r3, [r1, r6]
   2f8d8:	bl	2f780 <error@@Base+0x27c>
   2f8dc:	cmp	r0, #0
   2f8de:	beq.n	2f83a <error@@Base+0x336>
   2f8e0:	ldr	r3, [sp, #20]
   2f8e2:	cbnz	r3, 2f93a <error@@Base+0x436>
   2f8e4:	movs	r3, #1
   2f8e6:	str	r3, [sp, #8]
   2f8e8:	cmp	r7, r5
   2f8ea:	bls.n	2f83a <error@@Base+0x336>
   2f8ec:	b.n	2f91a <error@@Base+0x416>
   2f8ee:	movw	r3, #1023	; 0x3ff
   2f8f2:	cmp	r6, r3
   2f8f4:	beq.n	2f836 <error@@Base+0x332>
   2f8f6:	cmp	r7, r5
   2f8f8:	bls.n	2f8ce <error@@Base+0x3ca>
   2f8fa:	ldr	r3, [sp, #12]
   2f8fc:	ldrb	r4, [r3, r5]
   2f8fe:	cmp	r4, #44	; 0x2c
   2f900:	beq.n	2f920 <error@@Base+0x41c>
   2f902:	add	r3, sp, #28
   2f904:	ldr	r0, [sp, #16]
   2f906:	strb	r1, [r3, r6]
   2f908:	mov	r1, r3
   2f90a:	bl	2f780 <error@@Base+0x27c>
   2f90e:	cmp	r0, #0
   2f910:	beq.n	2f866 <error@@Base+0x362>
   2f912:	ldr	r3, [sp, #20]
   2f914:	cbnz	r3, 2f93a <error@@Base+0x436>
   2f916:	movs	r3, #1
   2f918:	str	r3, [sp, #8]
   2f91a:	ldr	r3, [sp, #12]
   2f91c:	ldrb	r4, [r3, r5]
   2f91e:	b.n	2f866 <error@@Base+0x362>
   2f920:	add	r1, sp, #28
   2f922:	ldr	r0, [sp, #16]
   2f924:	mov.w	r3, #0
   2f928:	adds	r5, #1
   2f92a:	strb	r3, [r1, r6]
   2f92c:	bl	2f780 <error@@Base+0x27c>
   2f930:	cmp	r0, #0
   2f932:	beq.n	2f8e8 <error@@Base+0x3e4>
   2f934:	b.n	2f8e0 <error@@Base+0x3dc>
   2f936:	movs	r6, #0
   2f938:	b.n	2f8ce <error@@Base+0x3ca>
   2f93a:	mov.w	r3, #4294967295	; 0xffffffff
   2f93e:	str	r3, [sp, #8]
   2f940:	b.n	2f83a <error@@Base+0x336>
   2f942:	blx	620c <__stack_chk_fail@plt>
   2f946:	nop
   2f948:	str	r2, [r4, #4]
   2f94a:	movs	r6, r0
   2f94c:	lsls	r4, r3, #25
   2f94e:	movs	r0, r0
   2f950:	str	r2, [r0, #4]
   2f952:	movs	r6, r0
   2f954:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f958:	mov	r5, r2
   2f95a:	ldr	r2, [pc, #196]	; (2fa20 <error@@Base+0x51c>)
   2f95c:	sub	sp, #12
   2f95e:	ldr	r3, [pc, #196]	; (2fa24 <error@@Base+0x520>)
   2f960:	mov	r7, r1
   2f962:	add	r2, pc
   2f964:	mov	r4, r0
   2f966:	ldr	r3, [r2, r3]
   2f968:	ldr	r3, [r3, #0]
   2f96a:	str	r3, [sp, #4]
   2f96c:	mov.w	r3, #0
   2f970:	blx	6578 <strlen@plt>
   2f974:	add.w	fp, r0, #1
   2f978:	mov	r0, fp
   2f97a:	blx	656c <malloc@plt>
   2f97e:	mov	r9, r0
   2f980:	mov	r0, r4
   2f982:	blx	6a18 <strdup@plt+0x4>
   2f986:	clz	r3, r0
   2f98a:	lsrs	r3, r3, #5
   2f98c:	cmp.w	r9, #0
   2f990:	it	eq
   2f992:	moveq	r3, #1
   2f994:	cmp	r3, #0
   2f996:	bne.n	2fa10 <error@@Base+0x50c>
   2f998:	and.w	r5, r5, #1
   2f99c:	mov	sl, r0
   2f99e:	mov	r8, sp
   2f9a0:	str	r0, [sp, #0]
   2f9a2:	strb.w	r3, [r9]
   2f9a6:	ldr	r6, [pc, #128]	; (2fa28 <error@@Base+0x524>)
   2f9a8:	add	r6, pc
   2f9aa:	b.n	2f9c2 <error@@Base+0x4be>
   2f9ac:	movs	r2, #0
   2f9ae:	mov	r1, r7
   2f9b0:	bl	2f80c <error@@Base+0x308>
   2f9b4:	sub.w	r0, r0, #1
   2f9b8:	clz	r0, r0
   2f9bc:	lsrs	r0, r0, #5
   2f9be:	cmp	r0, r5
   2f9c0:	bne.n	2f9ee <error@@Base+0x4ea>
   2f9c2:	mov	r1, r6
   2f9c4:	mov	r0, r8
   2f9c6:	blx	6100 <strsep@plt>
   2f9ca:	mov	r4, r0
   2f9cc:	cmp	r0, #0
   2f9ce:	bne.n	2f9ac <error@@Base+0x4a8>
   2f9d0:	mov	r0, sl
   2f9d2:	blx	5904 <free@plt+0x4>
   2f9d6:	ldr	r2, [pc, #84]	; (2fa2c <error@@Base+0x528>)
   2f9d8:	ldr	r3, [pc, #72]	; (2fa24 <error@@Base+0x520>)
   2f9da:	add	r2, pc
   2f9dc:	ldr	r3, [r2, r3]
   2f9de:	ldr	r2, [r3, #0]
   2f9e0:	ldr	r3, [sp, #4]
   2f9e2:	eors	r2, r3
   2f9e4:	bne.n	2fa0c <error@@Base+0x508>
   2f9e6:	mov	r0, r9
   2f9e8:	add	sp, #12
   2f9ea:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f9ee:	ldrb.w	r3, [r9]
   2f9f2:	cbnz	r3, 2fa00 <error@@Base+0x4fc>
   2f9f4:	mov	r1, r4
   2f9f6:	mov	r2, fp
   2f9f8:	mov	r0, r9
   2f9fa:	bl	527a4 <mkdtemp@@Base+0x7c8>
   2f9fe:	b.n	2f9a6 <error@@Base+0x4a2>
   2fa00:	mov	r1, r6
   2fa02:	mov	r2, fp
   2fa04:	mov	r0, r9
   2fa06:	bl	527a4 <mkdtemp@@Base+0x7c8>
   2fa0a:	b.n	2f9f4 <error@@Base+0x4f0>
   2fa0c:	blx	620c <__stack_chk_fail@plt>
   2fa10:	blx	5904 <free@plt+0x4>
   2fa14:	mov	r0, r9
   2fa16:	blx	5904 <free@plt+0x4>
   2fa1a:	mov.w	r9, #0
   2fa1e:	b.n	2f9d6 <error@@Base+0x4d2>
   2fa20:	ldrsh	r6, [r3, r4]
   2fa22:	movs	r6, r0
   2fa24:	lsls	r4, r3, #25
   2fa26:	movs	r0, r0
   2fa28:	ldrb	r4, [r3, #6]
   2fa2a:	movs	r2, r0
   2fa2c:	ldrsh	r6, [r4, r2]
   2fa2e:	movs	r6, r0
   2fa30:	movs	r2, #0
   2fa32:	b.w	2f80c <error@@Base+0x308>
   2fa36:	nop
   2fa38:	push	{r4, r5, lr}
   2fa3a:	sub	sp, #12
   2fa3c:	str	r1, [sp, #4]
   2fa3e:	bl	35a94 <error@@Base+0x6590>
   2fa42:	mov	r4, r0
   2fa44:	bl	38464 <error@@Base+0x8f60>
   2fa48:	ldr	r1, [sp, #4]
   2fa4a:	movs	r2, #1
   2fa4c:	mov	r0, r4
   2fa4e:	bl	2f80c <error@@Base+0x308>
   2fa52:	mov	r5, r0
   2fa54:	mov	r0, r4
   2fa56:	blx	5904 <free@plt+0x4>
   2fa5a:	mov	r0, r5
   2fa5c:	add	sp, #12
   2fa5e:	pop	{r4, r5, pc}
   2fa60:	push	{r4, r5, r6, lr}
   2fa62:	mov	r4, r1
   2fa64:	sub	sp, #8
   2fa66:	mov	r1, r2
   2fa68:	mov	r6, r0
   2fa6a:	mov	r0, r4
   2fa6c:	str	r2, [sp, #4]
   2fa6e:	bl	35f34 <error@@Base+0x6a30>
   2fa72:	adds	r2, r0, #2
   2fa74:	it	eq
   2fa76:	moveq.w	r0, #4294967295	; 0xffffffff
   2fa7a:	beq.n	2fa9a <error@@Base+0x596>
   2fa7c:	clz	r3, r4
   2fa80:	ldr	r1, [sp, #4]
   2fa82:	mov	r5, r0
   2fa84:	lsrs	r3, r3, #5
   2fa86:	cmp	r6, #0
   2fa88:	it	eq
   2fa8a:	moveq	r3, #1
   2fa8c:	cmp.w	r0, #4294967295	; 0xffffffff
   2fa90:	it	eq
   2fa92:	orreq.w	r3, r3, #1
   2fa96:	cbz	r3, 2fa9e <error@@Base+0x59a>
   2fa98:	movs	r0, #0
   2fa9a:	add	sp, #8
   2fa9c:	pop	{r4, r5, r6, pc}
   2fa9e:	mov	r0, r6
   2faa0:	bl	2fa38 <error@@Base+0x534>
   2faa4:	adds	r3, r0, #1
   2faa6:	beq.n	2fa98 <error@@Base+0x594>
   2faa8:	orrs.w	r3, r5, r0
   2faac:	ite	ne
   2faae:	movne	r0, #1
   2fab0:	moveq	r0, #0
   2fab2:	add	sp, #8
   2fab4:	pop	{r4, r5, r6, pc}
   2fab6:	nop
   2fab8:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2fabc:	mov	r4, r0
   2fabe:	mov	r6, r1
   2fac0:	mov	r0, r3
   2fac2:	movs	r1, #64	; 0x40
   2fac4:	mov	r7, r2
   2fac6:	mov	r5, r3
   2fac8:	blx	69cc <strchr@plt>
   2facc:	orr.w	r1, r6, r7
   2fad0:	orrs	r1, r4
   2fad2:	beq.n	2fb12 <error@@Base+0x60e>
   2fad4:	cbz	r0, 2fb06 <error@@Base+0x602>
   2fad6:	mov	r0, r5
   2fad8:	bl	35a94 <error@@Base+0x6590>
   2fadc:	movs	r1, #64	; 0x40
   2fade:	mov	r5, r0
   2fae0:	blx	69cc <strchr@plt>
   2fae4:	movs	r3, #0
   2fae6:	mov	r1, r5
   2fae8:	mov	r8, r0
   2faea:	mov	r0, r4
   2faec:	strb.w	r3, [r8]
   2faf0:	bl	2f780 <error@@Base+0x27c>
   2faf4:	cmp	r0, #1
   2faf6:	mov	r4, r0
   2faf8:	beq.n	2fb2e <error@@Base+0x62a>
   2fafa:	mov	r0, r5
   2fafc:	blx	5904 <free@plt+0x4>
   2fb00:	mov	r0, r4
   2fb02:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   2fb06:	mov	r1, r5
   2fb08:	mov	r0, r4
   2fb0a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   2fb0e:	b.w	2f780 <error@@Base+0x27c>
   2fb12:	mov	r4, r0
   2fb14:	cmp	r0, #0
   2fb16:	beq.n	2fb00 <error@@Base+0x5fc>
   2fb18:	adds	r2, r0, #1
   2fb1a:	mov	r0, r1
   2fb1c:	bl	2fa60 <error@@Base+0x55c>
   2fb20:	lsrs	r0, r0, #31
   2fb22:	bl	544e0 <mkdtemp@@Base+0x2504>
   2fb26:	mov	r4, r0
   2fb28:	mov	r0, r4
   2fb2a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   2fb2e:	add.w	r2, r8, #1
   2fb32:	mov	r1, r7
   2fb34:	mov	r0, r6
   2fb36:	bl	2fa60 <error@@Base+0x55c>
   2fb3a:	mov	r4, r0
   2fb3c:	b.n	2fafa <error@@Base+0x5f6>
   2fb3e:	nop
   2fb40:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fb44:	sub	sp, #188	; 0xbc
   2fb46:	ldr	r3, [pc, #284]	; (2fc64 <error@@Base+0x760>)
   2fb48:	mov	r4, r1
   2fb4a:	str	r2, [sp, #0]
   2fb4c:	add	r6, sp, #16
   2fb4e:	ldr	r2, [pc, #280]	; (2fc68 <error@@Base+0x764>)
   2fb50:	add	r2, pc
   2fb52:	ldr	r3, [r2, r3]
   2fb54:	ldr	r3, [r3, #0]
   2fb56:	str	r3, [sp, #180]	; 0xb4
   2fb58:	mov.w	r3, #0
   2fb5c:	bl	35a94 <error@@Base+0x6590>
   2fb60:	mov	r7, r0
   2fb62:	mov	r0, r4
   2fb64:	str	r7, [sp, #12]
   2fb66:	bl	35a94 <error@@Base+0x6590>
   2fb6a:	ldr	r1, [pc, #256]	; (2fc6c <error@@Base+0x768>)
   2fb6c:	add	r1, pc
   2fb6e:	mov	r8, r0
   2fb70:	mov	r0, r6
   2fb72:	str.w	r8, [sp, #16]
   2fb76:	blx	6100 <strsep@plt>
   2fb7a:	mov	r4, r0
   2fb7c:	cmp	r0, #0
   2fb7e:	beq.n	2fc5c <error@@Base+0x758>
   2fb80:	ldr.w	sl, [pc, #236]	; 2fc70 <error@@Base+0x76c>
   2fb84:	mov	fp, r6
   2fb86:	movs	r5, #0
   2fb88:	add	sl, pc
   2fb8a:	b.n	2fbaa <error@@Base+0x6a6>
   2fb8c:	cmp	r5, #40	; 0x28
   2fb8e:	beq.n	2fbb0 <error@@Base+0x6ac>
   2fb90:	mov	r1, sl
   2fb92:	str.w	r4, [fp, #4]!
   2fb96:	mov	r0, r6
   2fb98:	blx	6100 <strsep@plt>
   2fb9c:	movs	r1, #1
   2fb9e:	mov	r4, r0
   2fba0:	mov	r0, r5
   2fba2:	bl	54314 <mkdtemp@@Base+0x2338>
   2fba6:	mov	r5, r0
   2fba8:	cbz	r4, 2fbb0 <error@@Base+0x6ac>
   2fbaa:	ldrb	r3, [r4, #0]
   2fbac:	cmp	r3, #0
   2fbae:	bne.n	2fb8c <error@@Base+0x688>
   2fbb0:	ldr	r1, [pc, #192]	; (2fc74 <error@@Base+0x770>)
   2fbb2:	add.w	sl, sp, #12
   2fbb6:	add	r1, pc
   2fbb8:	mov	r0, sl
   2fbba:	blx	6100 <strsep@plt>
   2fbbe:	mov	r9, r0
   2fbc0:	cmp	r0, #0
   2fbc2:	beq.n	2fc38 <error@@Base+0x734>
   2fbc4:	ldr	r3, [pc, #176]	; (2fc78 <error@@Base+0x774>)
   2fbc6:	add.w	r4, r6, r5, lsl #2
   2fbca:	add	r3, pc
   2fbcc:	str	r3, [sp, #4]
   2fbce:	ldrb.w	r3, [r9]
   2fbd2:	cbz	r3, 2fc38 <error@@Base+0x734>
   2fbd4:	mov	fp, r6
   2fbd6:	cbnz	r5, 2fbde <error@@Base+0x6da>
   2fbd8:	b.n	2fc2a <error@@Base+0x726>
   2fbda:	cmp	fp, r4
   2fbdc:	beq.n	2fc2a <error@@Base+0x726>
   2fbde:	ldr.w	r1, [fp, #4]!
   2fbe2:	mov	r0, r9
   2fbe4:	blx	66f4 <strcmp@plt+0x4>
   2fbe8:	cmp	r0, #0
   2fbea:	bne.n	2fbda <error@@Base+0x6d6>
   2fbec:	mov	r0, r9
   2fbee:	bl	35a94 <error@@Base+0x6590>
   2fbf2:	ldr	r3, [sp, #0]
   2fbf4:	mov	r4, r0
   2fbf6:	cbz	r3, 2fc06 <error@@Base+0x702>
   2fbf8:	ldr	r0, [sp, #12]
   2fbfa:	cbz	r0, 2fc54 <error@@Base+0x750>
   2fbfc:	mov	r1, r7
   2fbfe:	bl	54378 <mkdtemp@@Base+0x239c>
   2fc02:	ldr	r3, [sp, #0]
   2fc04:	str	r0, [r3, #0]
   2fc06:	mov	r0, r7
   2fc08:	blx	5904 <free@plt+0x4>
   2fc0c:	mov	r0, r8
   2fc0e:	blx	5904 <free@plt+0x4>
   2fc12:	ldr	r2, [pc, #104]	; (2fc7c <error@@Base+0x778>)
   2fc14:	ldr	r3, [pc, #76]	; (2fc64 <error@@Base+0x760>)
   2fc16:	add	r2, pc
   2fc18:	ldr	r3, [r2, r3]
   2fc1a:	ldr	r2, [r3, #0]
   2fc1c:	ldr	r3, [sp, #180]	; 0xb4
   2fc1e:	eors	r2, r3
   2fc20:	bne.n	2fc60 <error@@Base+0x75c>
   2fc22:	mov	r0, r4
   2fc24:	add	sp, #188	; 0xbc
   2fc26:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fc2a:	ldr	r1, [sp, #4]
   2fc2c:	mov	r0, sl
   2fc2e:	blx	6100 <strsep@plt>
   2fc32:	mov	r9, r0
   2fc34:	cmp	r0, #0
   2fc36:	bne.n	2fbce <error@@Base+0x6ca>
   2fc38:	ldr	r4, [sp, #0]
   2fc3a:	cbz	r4, 2fc44 <error@@Base+0x740>
   2fc3c:	mov	r0, r7
   2fc3e:	blx	6578 <strlen@plt>
   2fc42:	str	r0, [r4, #0]
   2fc44:	mov	r0, r7
   2fc46:	movs	r4, #0
   2fc48:	blx	5904 <free@plt+0x4>
   2fc4c:	mov	r0, r8
   2fc4e:	blx	5904 <free@plt+0x4>
   2fc52:	b.n	2fc12 <error@@Base+0x70e>
   2fc54:	mov	r0, r7
   2fc56:	blx	6578 <strlen@plt>
   2fc5a:	b.n	2fc02 <error@@Base+0x6fe>
   2fc5c:	mov	r5, r0
   2fc5e:	b.n	2fbb0 <error@@Base+0x6ac>
   2fc60:	blx	620c <__stack_chk_fail@plt>
   2fc64:	lsls	r4, r3, #25
   2fc66:	movs	r0, r0
   2fc68:	ldrb	r0, [r6, r4]
   2fc6a:	movs	r6, r0
   2fc6c:	strb	r0, [r3, #31]
   2fc6e:	movs	r2, r0
   2fc70:	strb	r4, [r7, #30]
   2fc72:	movs	r2, r0
   2fc74:	strb	r6, [r1, #30]
   2fc76:	movs	r2, r0
   2fc78:	strb	r2, [r7, #29]
   2fc7a:	movs	r2, r0
   2fc7c:	ldrb	r2, [r5, r1]
   2fc7e:	movs	r6, r0
   2fc80:	movs	r2, #1
   2fc82:	b.n	2f954 <error@@Base+0x450>
   2fc84:	movs	r2, #0
   2fc86:	b.n	2f954 <error@@Base+0x450>
   2fc88:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2fc8c:	mov	r4, r1
   2fc8e:	ldr	r3, [r4, #16]
   2fc90:	sub	sp, #32
   2fc92:	ldr	r1, [r1, #4]
   2fc94:	mov	r5, r0
   2fc96:	mov	r0, r4
   2fc98:	ldr.w	sl, [r4, #20]
   2fc9c:	ldr	r7, [r4, #40]	; 0x28
   2fc9e:	ldr.w	r9, [r4, #28]
   2fca2:	ldr.w	r8, [r4, #36]	; 0x24
   2fca6:	str	r1, [sp, #28]
   2fca8:	str	r3, [sp, #24]
   2fcaa:	bl	29dfc <__read_chk@plt+0x23398>
   2fcae:	ldr	r6, [pc, #164]	; (2fd54 <error@@Base+0x850>)
   2fcb0:	ldr	r3, [sp, #24]
   2fcb2:	add	r6, pc
   2fcb4:	ldr	r1, [sp, #28]
   2fcb6:	str.w	sl, [sp]
   2fcba:	mov	r2, r6
   2fcbc:	str.w	r9, [sp, #8]
   2fcc0:	str.w	r8, [sp, #12]
   2fcc4:	str	r7, [sp, #4]
   2fcc6:	str	r0, [sp, #16]
   2fcc8:	ldr	r0, [pc, #140]	; (2fd58 <error@@Base+0x854>)
   2fcca:	add	r0, pc
   2fccc:	bl	2f68c <error@@Base+0x188>
   2fcd0:	ldr	r0, [r4, #40]	; 0x28
   2fcd2:	adds	r3, r0, #1
   2fcd4:	beq.n	2fd1a <error@@Base+0x816>
   2fcd6:	movs	r1, #0
   2fcd8:	blx	638c <shutdown@plt>
   2fcdc:	adds	r0, #1
   2fcde:	beq.n	2fce6 <error@@Base+0x7e2>
   2fce0:	add	sp, #32
   2fce2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2fce6:	blx	676c <__errno_location@plt>
   2fcea:	ldr	r0, [r0, #0]
   2fcec:	cmp	r0, #107	; 0x6b
   2fcee:	beq.n	2fce0 <error@@Base+0x7dc>
   2fcf0:	ldr	r1, [r4, #4]
   2fcf2:	ldr	r3, [r4, #40]	; 0x28
   2fcf4:	ldrd	r5, r4, [r4, #16]
   2fcf8:	str	r1, [sp, #28]
   2fcfa:	str	r3, [sp, #24]
   2fcfc:	blx	5ad8 <strerror@plt+0x4>
   2fd00:	ldr	r3, [sp, #24]
   2fd02:	mov	r2, r6
   2fd04:	ldr	r1, [sp, #28]
   2fd06:	str	r5, [sp, #0]
   2fd08:	str	r4, [sp, #4]
   2fd0a:	str	r0, [sp, #8]
   2fd0c:	ldr	r0, [pc, #76]	; (2fd5c <error@@Base+0x858>)
   2fd0e:	add	r0, pc
   2fd10:	bl	2f504 <error@@Base>
   2fd14:	add	sp, #32
   2fd16:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2fd1a:	add.w	r1, r4, #28
   2fd1e:	mov	r0, r5
   2fd20:	bl	29500 <__read_chk@plt+0x22a9c>
   2fd24:	cmp	r0, #0
   2fd26:	bge.n	2fce0 <error@@Base+0x7dc>
   2fd28:	ldr	r1, [r4, #4]
   2fd2a:	str	r1, [sp, #28]
   2fd2c:	blx	676c <__errno_location@plt>
   2fd30:	ldr	r3, [r4, #28]
   2fd32:	ldrd	r5, r4, [r4, #16]
   2fd36:	str	r3, [sp, #24]
   2fd38:	ldr	r0, [r0, #0]
   2fd3a:	blx	5ad8 <strerror@plt+0x4>
   2fd3e:	ldr	r3, [sp, #24]
   2fd40:	ldr	r1, [sp, #28]
   2fd42:	mov	r2, r6
   2fd44:	str	r4, [sp, #4]
   2fd46:	str	r5, [sp, #0]
   2fd48:	str	r0, [sp, #8]
   2fd4a:	ldr	r0, [pc, #20]	; (2fd60 <error@@Base+0x85c>)
   2fd4c:	add	r0, pc
   2fd4e:	bl	2f590 <error@@Base+0x8c>
   2fd52:	b.n	2fce0 <error@@Base+0x7dc>
   2fd54:	movs	r7, #202	; 0xca
   2fd56:	movs	r3, r0
   2fd58:	movs	r2, #142	; 0x8e
   2fd5a:	movs	r3, r0
   2fd5c:	movs	r2, #126	; 0x7e
   2fd5e:	movs	r3, r0
   2fd60:	movs	r2, #128	; 0x80
   2fd62:	movs	r3, r0
   2fd64:	ldr	r3, [r1, #0]
   2fd66:	cmp	r3, #10
   2fd68:	beq.n	2fdfe <error@@Base+0x8fa>
   2fd6a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2fd6e:	mov	r4, r1
   2fd70:	ldr	r6, [r1, #36]	; 0x24
   2fd72:	sub	sp, #32
   2fd74:	adds	r3, r6, #1
   2fd76:	beq.n	2fd7e <error@@Base+0x87a>
   2fd78:	ldr	r3, [r1, #124]	; 0x7c
   2fd7a:	cmp	r3, #1
   2fd7c:	bls.n	2fd84 <error@@Base+0x880>
   2fd7e:	add	sp, #32
   2fd80:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2fd84:	ldr	r3, [r4, #16]
   2fd86:	mov	r5, r0
   2fd88:	mov	r0, r1
   2fd8a:	ldr	r1, [r1, #4]
   2fd8c:	ldr.w	r8, [r4, #20]
   2fd90:	ldr.w	sl, [r4, #40]	; 0x28
   2fd94:	ldr.w	r9, [r4, #28]
   2fd98:	str	r1, [sp, #28]
   2fd9a:	str	r3, [sp, #24]
   2fd9c:	bl	29dfc <__read_chk@plt+0x23398>
   2fda0:	ldr	r7, [pc, #92]	; (2fe00 <error@@Base+0x8fc>)
   2fda2:	ldr	r3, [sp, #24]
   2fda4:	add	r7, pc
   2fda6:	ldr	r1, [sp, #28]
   2fda8:	adds	r7, #20
   2fdaa:	str.w	sl, [sp, #4]
   2fdae:	str.w	r9, [sp, #8]
   2fdb2:	mov	r2, r7
   2fdb4:	str.w	r8, [sp]
   2fdb8:	str	r6, [sp, #12]
   2fdba:	str	r0, [sp, #16]
   2fdbc:	ldr	r0, [pc, #68]	; (2fe04 <error@@Base+0x900>)
   2fdbe:	add	r0, pc
   2fdc0:	bl	2f68c <error@@Base+0x188>
   2fdc4:	add.w	r1, r4, #36	; 0x24
   2fdc8:	mov	r0, r5
   2fdca:	bl	29500 <__read_chk@plt+0x22a9c>
   2fdce:	cmp	r0, #0
   2fdd0:	bge.n	2fd7e <error@@Base+0x87a>
   2fdd2:	ldr	r1, [r4, #4]
   2fdd4:	str	r1, [sp, #28]
   2fdd6:	blx	676c <__errno_location@plt>
   2fdda:	ldr	r3, [r4, #36]	; 0x24
   2fddc:	ldrd	r5, r4, [r4, #16]
   2fde0:	str	r3, [sp, #24]
   2fde2:	ldr	r0, [r0, #0]
   2fde4:	blx	5ad8 <strerror@plt+0x4>
   2fde8:	ldr	r3, [sp, #24]
   2fdea:	ldr	r1, [sp, #28]
   2fdec:	mov	r2, r7
   2fdee:	str	r4, [sp, #4]
   2fdf0:	str	r5, [sp, #0]
   2fdf2:	str	r0, [sp, #8]
   2fdf4:	ldr	r0, [pc, #16]	; (2fe08 <error@@Base+0x904>)
   2fdf6:	add	r0, pc
   2fdf8:	bl	2f590 <error@@Base+0x8c>
   2fdfc:	b.n	2fd7e <error@@Base+0x87a>
   2fdfe:	bx	lr
   2fe00:	movs	r6, #216	; 0xd8
   2fe02:	movs	r3, r0
   2fe04:	movs	r1, #154	; 0x9a
   2fe06:	movs	r3, r0
   2fe08:	movs	r2, #18
   2fe0a:	movs	r3, r0
   2fe0c:	push	{r4, r5, r6, lr}
   2fe0e:	ldr	r6, [r1, #0]
   2fe10:	cmp	r6, #3
   2fe12:	bhi.n	2fe32 <error@@Base+0x92e>
   2fe14:	ldr	r3, [pc, #36]	; (2fe3c <error@@Base+0x938>)
   2fe16:	mov	r4, r1
   2fe18:	mov	r1, r0
   2fe1a:	ldr	r0, [pc, #36]	; (2fe40 <error@@Base+0x93c>)
   2fe1c:	add	r3, pc
   2fe1e:	mov	r5, r2
   2fe20:	add	r0, pc
   2fe22:	ldr.w	r2, [r3, r6, lsl #2]
   2fe26:	ldr.w	r3, [r3, r5, lsl #2]
   2fe2a:	bl	2f68c <error@@Base+0x188>
   2fe2e:	str	r5, [r4, #0]
   2fe30:	pop	{r4, r5, r6, pc}
   2fe32:	ldr	r0, [pc, #16]	; (2fe44 <error@@Base+0x940>)
   2fe34:	mov	r1, r6
   2fe36:	add	r0, pc
   2fe38:	bl	2dd68 <__read_chk@plt+0x27304>
   2fe3c:	strh	r4, [r1, r4]
   2fe3e:	movs	r6, r0
   2fe40:	movs	r2, #80	; 0x50
   2fe42:	movs	r3, r0
   2fe44:	movs	r2, #22
   2fe46:	movs	r3, r0
   2fe48:	push	{r4, r5, r6, lr}
   2fe4a:	ldr	r6, [r1, #0]
   2fe4c:	cmp	r6, #3
   2fe4e:	bhi.n	2fe72 <error@@Base+0x96e>
   2fe50:	ldr	r3, [pc, #40]	; (2fe7c <error@@Base+0x978>)
   2fe52:	mov	r4, r1
   2fe54:	mov	r1, r0
   2fe56:	ldr	r0, [pc, #40]	; (2fe80 <error@@Base+0x97c>)
   2fe58:	add	r3, pc
   2fe5a:	mov	r5, r2
   2fe5c:	add.w	r6, r3, r6, lsl #2
   2fe60:	add.w	r3, r3, r2, lsl #2
   2fe64:	add	r0, pc
   2fe66:	ldr	r2, [r6, #16]
   2fe68:	ldr	r3, [r3, #16]
   2fe6a:	bl	2f68c <error@@Base+0x188>
   2fe6e:	str	r5, [r4, #0]
   2fe70:	pop	{r4, r5, r6, pc}
   2fe72:	ldr	r0, [pc, #16]	; (2fe84 <error@@Base+0x980>)
   2fe74:	mov	r1, r6
   2fe76:	add	r0, pc
   2fe78:	bl	2dd68 <__read_chk@plt+0x27304>
   2fe7c:	strh	r0, [r2, r3]
   2fe7e:	movs	r6, r0
   2fe80:	movs	r2, #76	; 0x4c
   2fe82:	movs	r3, r0
   2fe84:	movs	r2, #22
   2fe86:	movs	r3, r0
   2fe88:	push	{r3, r4, r5, lr}
   2fe8a:	mov	r5, r0
   2fe8c:	ldr	r0, [pc, #108]	; (2fefc <error@@Base+0x9f8>)
   2fe8e:	mov	r4, r1
   2fe90:	ldr	r1, [r1, #4]
   2fe92:	add	r0, pc
   2fe94:	bl	2f68c <error@@Base+0x188>
   2fe98:	ldr	r2, [r4, #16]
   2fe9a:	cmp	r2, #1
   2fe9c:	bne.n	2fec8 <error@@Base+0x9c4>
   2fe9e:	ldr	r3, [r4, #12]
   2fea0:	cbz	r3, 2feec <error@@Base+0x9e8>
   2fea2:	movs	r1, #96	; 0x60
   2fea4:	mov	r0, r5
   2fea6:	bl	32560 <error@@Base+0x305c>
   2feaa:	cbnz	r0, 2fed6 <error@@Base+0x9d2>
   2feac:	ldr	r1, [r4, #8]
   2feae:	mov	r0, r5
   2feb0:	bl	32498 <error@@Base+0x2f94>
   2feb4:	cbnz	r0, 2fed6 <error@@Base+0x9d2>
   2feb6:	mov	r0, r5
   2feb8:	bl	32628 <error@@Base+0x3124>
   2febc:	cbnz	r0, 2fed6 <error@@Base+0x9d2>
   2febe:	ldr	r3, [r4, #24]
   2fec0:	orr.w	r3, r3, #4
   2fec4:	str	r3, [r4, #24]
   2fec6:	pop	{r3, r4, r5, pc}
   2fec8:	ldr	r0, [pc, #52]	; (2ff00 <error@@Base+0x9fc>)
   2feca:	ldr	r1, [r4, #4]
   2fecc:	add	r0, pc
   2fece:	ldmia.w	sp!, {r3, r4, r5, lr}
   2fed2:	b.w	2f504 <error@@Base>
   2fed6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   2feda:	ldr	r3, [pc, #40]	; (2ff04 <error@@Base+0xa00>)
   2fedc:	add	r3, pc
   2fede:	add.w	r1, r3, #48	; 0x30
   2fee2:	mov	r2, r0
   2fee4:	ldr	r0, [pc, #32]	; (2ff08 <error@@Base+0xa04>)
   2fee6:	add	r0, pc
   2fee8:	bl	2dd68 <__read_chk@plt+0x27304>
   2feec:	ldr	r1, [pc, #28]	; (2ff0c <error@@Base+0xa08>)
   2feee:	ldr	r0, [pc, #32]	; (2ff10 <error@@Base+0xa0c>)
   2fef0:	add	r1, pc
   2fef2:	ldr	r2, [r4, #4]
   2fef4:	adds	r1, #48	; 0x30
   2fef6:	add	r0, pc
   2fef8:	bl	2dd68 <__read_chk@plt+0x27304>
   2fefc:	movs	r2, #58	; 0x3a
   2fefe:	movs	r3, r0
   2ff00:	movs	r2, #52	; 0x34
   2ff02:	movs	r3, r0
   2ff04:	movs	r5, #160	; 0xa0
   2ff06:	movs	r3, r0
   2ff08:	movs	r1, #254	; 0xfe
   2ff0a:	movs	r3, r0
   2ff0c:	movs	r5, #140	; 0x8c
   2ff0e:	movs	r3, r0
   2ff10:	strh	r6, [r6, #6]
   2ff12:	movs	r2, r0
   2ff14:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2ff18:	mov	r4, r1
   2ff1a:	ldr	r3, [r4, #16]
   2ff1c:	mov	r6, r0
   2ff1e:	mov	r0, r1
   2ff20:	ldr	r1, [r1, #4]
   2ff22:	sub	sp, #32
   2ff24:	ldrd	sl, r9, [r4, #32]
   2ff28:	ldr	r7, [r4, #20]
   2ff2a:	ldr.w	r8, [r4, #40]	; 0x28
   2ff2e:	str	r1, [sp, #28]
   2ff30:	str	r3, [sp, #24]
   2ff32:	bl	29dfc <__read_chk@plt+0x23398>
   2ff36:	ldr	r5, [pc, #164]	; (2ffdc <error@@Base+0xad8>)
   2ff38:	ldr	r3, [sp, #24]
   2ff3a:	add	r5, pc
   2ff3c:	ldr	r1, [sp, #28]
   2ff3e:	adds	r5, #64	; 0x40
   2ff40:	str.w	sl, [sp, #8]
   2ff44:	str.w	r9, [sp, #12]
   2ff48:	mov	r2, r5
   2ff4a:	str.w	r8, [sp, #4]
   2ff4e:	str	r7, [sp, #0]
   2ff50:	str	r0, [sp, #16]
   2ff52:	ldr	r0, [pc, #140]	; (2ffe0 <error@@Base+0xadc>)
   2ff54:	add	r0, pc
   2ff56:	bl	2f68c <error@@Base+0x188>
   2ff5a:	ldr	r0, [r4, #40]	; 0x28
   2ff5c:	adds	r3, r0, #1
   2ff5e:	beq.n	2ff70 <error@@Base+0xa6c>
   2ff60:	movs	r1, #1
   2ff62:	blx	638c <shutdown@plt>
   2ff66:	adds	r0, #1
   2ff68:	beq.n	2ffaa <error@@Base+0xaa6>
   2ff6a:	add	sp, #32
   2ff6c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2ff70:	add.w	r1, r4, #32
   2ff74:	mov	r0, r6
   2ff76:	bl	29500 <__read_chk@plt+0x22a9c>
   2ff7a:	cmp	r0, #0
   2ff7c:	bge.n	2ff6a <error@@Base+0xa66>
   2ff7e:	ldr	r1, [r4, #4]
   2ff80:	str	r1, [sp, #28]
   2ff82:	blx	676c <__errno_location@plt>
   2ff86:	ldr	r3, [r4, #32]
   2ff88:	ldrd	r6, r4, [r4, #16]
   2ff8c:	str	r3, [sp, #24]
   2ff8e:	ldr	r0, [r0, #0]
   2ff90:	blx	5ad8 <strerror@plt+0x4>
   2ff94:	ldr	r3, [sp, #24]
   2ff96:	ldr	r1, [sp, #28]
   2ff98:	mov	r2, r5
   2ff9a:	str	r4, [sp, #4]
   2ff9c:	str	r6, [sp, #0]
   2ff9e:	str	r0, [sp, #8]
   2ffa0:	ldr	r0, [pc, #64]	; (2ffe4 <error@@Base+0xae0>)
   2ffa2:	add	r0, pc
   2ffa4:	bl	2f590 <error@@Base+0x8c>
   2ffa8:	b.n	2ff6a <error@@Base+0xa66>
   2ffaa:	ldr	r1, [r4, #4]
   2ffac:	str	r1, [sp, #28]
   2ffae:	blx	676c <__errno_location@plt>
   2ffb2:	ldr	r3, [r4, #40]	; 0x28
   2ffb4:	ldrd	r6, r4, [r4, #16]
   2ffb8:	str	r3, [sp, #24]
   2ffba:	ldr	r0, [r0, #0]
   2ffbc:	blx	5ad8 <strerror@plt+0x4>
   2ffc0:	ldr	r3, [sp, #24]
   2ffc2:	ldr	r1, [sp, #28]
   2ffc4:	mov	r2, r5
   2ffc6:	str	r4, [sp, #4]
   2ffc8:	str	r6, [sp, #0]
   2ffca:	str	r0, [sp, #8]
   2ffcc:	ldr	r0, [pc, #24]	; (2ffe8 <error@@Base+0xae4>)
   2ffce:	add	r0, pc
   2ffd0:	bl	2f68c <error@@Base+0x188>
   2ffd4:	add	sp, #32
   2ffd6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2ffda:	nop
   2ffdc:	movs	r5, #66	; 0x42
   2ffde:	movs	r3, r0
   2ffe0:	movs	r0, #4
   2ffe2:	movs	r3, r0
   2ffe4:	movs	r0, #42	; 0x2a
   2ffe6:	movs	r3, r0
   2ffe8:	subs	r6, r7, #6
   2ffea:	movs	r3, r0
   2ffec:	push	{r3, r4, r5, lr}
   2ffee:	mov	r5, r0
   2fff0:	ldr	r0, [pc, #56]	; (3002c <error@@Base+0xb28>)
   2fff2:	mov	r4, r1
   2fff4:	ldr	r1, [r1, #4]
   2fff6:	add	r0, pc
   2fff8:	bl	2f68c <error@@Base+0x188>
   2fffc:	ldr	r2, [r4, #16]
   2fffe:	cbnz	r2, 3001c <error@@Base+0xb18>
   30000:	ldr	r3, [r4, #0]
   30002:	cmp	r3, #10
   30004:	beq.n	3000e <error@@Base+0xb0a>
   30006:	mov	r0, r5
   30008:	mov	r1, r4
   3000a:	bl	2fc88 <error@@Base+0x784>
   3000e:	ldr	r0, [r4, #4]
   30010:	add.w	r1, r4, #16
   30014:	movs	r2, #1
   30016:	ldmia.w	sp!, {r3, r4, r5, lr}
   3001a:	b.n	2fe0c <error@@Base+0x908>
   3001c:	ldr	r0, [pc, #16]	; (30030 <error@@Base+0xb2c>)
   3001e:	ldr	r1, [r4, #4]
   30020:	add	r0, pc
   30022:	ldmia.w	sp!, {r3, r4, r5, lr}
   30026:	b.w	2f504 <error@@Base>
   3002a:	nop
   3002c:	movs	r1, #54	; 0x36
   3002e:	movs	r3, r0
   30030:	movs	r1, #36	; 0x24
   30032:	movs	r3, r0
   30034:	push	{r3, r4, r5, lr}
   30036:	mov	r5, r0
   30038:	ldr	r0, [pc, #84]	; (30090 <error@@Base+0xb8c>)
   3003a:	mov	r4, r1
   3003c:	ldr	r1, [r1, #4]
   3003e:	add	r0, pc
   30040:	bl	2f68c <error@@Base+0x188>
   30044:	ldr	r0, [r4, #68]	; 0x44
   30046:	bl	1dff8 <__read_chk@plt+0x17594>
   3004a:	cbnz	r0, 30076 <error@@Base+0xb72>
   3004c:	ldr	r2, [r4, #16]
   3004e:	cmp	r2, #1
   30050:	bne.n	30068 <error@@Base+0xb64>
   30052:	ldr	r3, [r4, #24]
   30054:	tst.w	r3, #17
   30058:	beq.n	30084 <error@@Base+0xb80>
   3005a:	ldr	r0, [r4, #4]
   3005c:	add.w	r1, r4, #16
   30060:	movs	r2, #3
   30062:	ldmia.w	sp!, {r3, r4, r5, lr}
   30066:	b.n	2fe0c <error@@Base+0x908>
   30068:	ldr	r0, [pc, #40]	; (30094 <error@@Base+0xb90>)
   3006a:	ldr	r1, [r4, #4]
   3006c:	add	r0, pc
   3006e:	ldmia.w	sp!, {r3, r4, r5, lr}
   30072:	b.w	2f504 <error@@Base>
   30076:	ldr	r0, [pc, #32]	; (30098 <error@@Base+0xb94>)
   30078:	ldr	r1, [r4, #4]
   3007a:	add	r0, pc
   3007c:	ldmia.w	sp!, {r3, r4, r5, lr}
   30080:	b.w	2f504 <error@@Base>
   30084:	mov	r0, r5
   30086:	mov	r1, r4
   30088:	bl	2fe88 <error@@Base+0x984>
   3008c:	b.n	3005a <error@@Base+0xb56>
   3008e:	nop
   30090:	movs	r1, #50	; 0x32
   30092:	movs	r3, r0
   30094:	movs	r1, #80	; 0x50
   30096:	movs	r3, r0
   30098:	movs	r1, #14
   3009a:	movs	r3, r0
   3009c:	push	{r3, r4, r5, lr}
   3009e:	mov	r5, r0
   300a0:	ldr	r0, [pc, #84]	; (300f8 <error@@Base+0xbf4>)
   300a2:	mov	r4, r1
   300a4:	ldr	r1, [r1, #4]
   300a6:	add	r0, pc
   300a8:	bl	2f68c <error@@Base+0x188>
   300ac:	ldr	r0, [r4, #72]	; 0x48
   300ae:	bl	1dff8 <__read_chk@plt+0x17594>
   300b2:	cbnz	r0, 300ea <error@@Base+0xbe6>
   300b4:	ldr	r2, [r4, #20]
   300b6:	cmp	r2, #1
   300b8:	beq.n	300c8 <error@@Base+0xbc4>
   300ba:	ldr	r0, [pc, #64]	; (300fc <error@@Base+0xbf8>)
   300bc:	ldr	r1, [r4, #4]
   300be:	add	r0, pc
   300c0:	ldmia.w	sp!, {r3, r4, r5, lr}
   300c4:	b.w	2f504 <error@@Base>
   300c8:	ldr	r0, [r4, #72]	; 0x48
   300ca:	bl	1de7c <__read_chk@plt+0x17418>
   300ce:	ldr	r3, [r4, #0]
   300d0:	cmp	r3, #10
   300d2:	beq.n	300dc <error@@Base+0xbd8>
   300d4:	mov	r0, r5
   300d6:	mov	r1, r4
   300d8:	bl	2ff14 <error@@Base+0xa10>
   300dc:	ldr	r0, [r4, #4]
   300de:	add.w	r1, r4, #20
   300e2:	movs	r2, #3
   300e4:	ldmia.w	sp!, {r3, r4, r5, lr}
   300e8:	b.n	2fe48 <error@@Base+0x944>
   300ea:	ldr	r0, [pc, #20]	; (30100 <error@@Base+0xbfc>)
   300ec:	ldr	r1, [r4, #4]
   300ee:	add	r0, pc
   300f0:	ldmia.w	sp!, {r3, r4, r5, lr}
   300f4:	b.w	2f504 <error@@Base>
   300f8:	movs	r1, #66	; 0x42
   300fa:	movs	r3, r0
   300fc:	movs	r1, #118	; 0x76
   300fe:	movs	r3, r0
   30100:	movs	r1, #18
   30102:	movs	r3, r0
   30104:	push	{r3, r4, r5, lr}
   30106:	mov	r5, r0
   30108:	ldr	r0, [pc, #44]	; (30138 <error@@Base+0xc34>)
   3010a:	mov	r4, r1
   3010c:	ldr	r1, [r1, #4]
   3010e:	add	r0, pc
   30110:	bl	2f68c <error@@Base+0x188>
   30114:	ldr	r3, [r4, #16]
   30116:	cbnz	r3, 30134 <error@@Base+0xc30>
   30118:	ldr	r3, [r4, #0]
   3011a:	cmp	r3, #10
   3011c:	beq.n	30126 <error@@Base+0xc22>
   3011e:	mov	r0, r5
   30120:	mov	r1, r4
   30122:	bl	2fc88 <error@@Base+0x784>
   30126:	ldr	r0, [r4, #4]
   30128:	add.w	r1, r4, #16
   3012c:	movs	r2, #3
   3012e:	ldmia.w	sp!, {r3, r4, r5, lr}
   30132:	b.n	2fe0c <error@@Base+0x908>
   30134:	pop	{r3, r4, r5, pc}
   30136:	nop
   30138:	movs	r1, #94	; 0x5e
   3013a:	movs	r3, r0
   3013c:	push	{r3, r4, r5, lr}
   3013e:	mov	r5, r0
   30140:	ldr	r0, [pc, #96]	; (301a4 <error@@Base+0xca0>)
   30142:	mov	r4, r1
   30144:	ldr	r1, [r1, #4]
   30146:	add	r0, pc
   30148:	bl	2f68c <error@@Base+0x188>
   3014c:	ldrd	r2, r3, [r4, #20]
   30150:	orr.w	r3, r3, #8
   30154:	str	r3, [r4, #24]
   30156:	cbz	r2, 30192 <error@@Base+0xc8e>
   30158:	cmp	r2, #1
   3015a:	beq.n	3015e <error@@Base+0xc5a>
   3015c:	pop	{r3, r4, r5, pc}
   3015e:	ldr	r0, [r4, #72]	; 0x48
   30160:	bl	1dff8 <__read_chk@plt+0x17594>
   30164:	cmp	r0, #0
   30166:	bne.n	3015c <error@@Base+0xc58>
   30168:	ldr	r3, [r4, #124]	; 0x7c
   3016a:	cmp	r3, #2
   3016c:	bne.n	30186 <error@@Base+0xc82>
   3016e:	ldr	r3, [r4, #36]	; 0x24
   30170:	adds	r3, #1
   30172:	beq.n	30186 <error@@Base+0xc82>
   30174:	ldr	r3, [r4, #24]
   30176:	tst.w	r3, #10
   3017a:	beq.n	3015c <error@@Base+0xc58>
   3017c:	ldr	r0, [r4, #76]	; 0x4c
   3017e:	bl	1dff8 <__read_chk@plt+0x17594>
   30182:	cmp	r0, #0
   30184:	bne.n	3015c <error@@Base+0xc58>
   30186:	mov	r1, r4
   30188:	mov	r0, r5
   3018a:	ldmia.w	sp!, {r3, r4, r5, lr}
   3018e:	b.w	3009c <error@@Base+0xb98>
   30192:	movs	r2, #1
   30194:	ldr	r0, [r4, #4]
   30196:	add.w	r1, r4, #20
   3019a:	bl	2fe48 <error@@Base+0x944>
   3019e:	ldr	r2, [r4, #20]
   301a0:	b.n	30158 <error@@Base+0xc54>
   301a2:	nop
   301a4:	movs	r1, #62	; 0x3e
   301a6:	movs	r3, r0
   301a8:	push	{r3, r4, r5, lr}
   301aa:	mov	r5, r0
   301ac:	ldr	r0, [pc, #144]	; (30240 <error@@Base+0xd3c>)
   301ae:	mov	r4, r1
   301b0:	ldr	r1, [r1, #4]
   301b2:	add	r0, pc
   301b4:	bl	2f68c <error@@Base+0x188>
   301b8:	ldr	r3, [r4, #24]
   301ba:	lsls	r1, r3, #27
   301bc:	bmi.n	301c8 <error@@Base+0xcc4>
   301be:	lsls	r2, r3, #30
   301c0:	bmi.n	3021a <error@@Base+0xd16>
   301c2:	orr.w	r3, r3, #2
   301c6:	str	r3, [r4, #24]
   301c8:	ldr	r3, [r4, #0]
   301ca:	cmp	r3, #10
   301cc:	beq.n	30232 <error@@Base+0xd2e>
   301ce:	ldr	r3, [r4, #20]
   301d0:	cbz	r3, 301f8 <error@@Base+0xcf4>
   301d2:	ldr	r3, [r4, #16]
   301d4:	cbz	r3, 30210 <error@@Base+0xd0c>
   301d6:	cmp	r3, #1
   301d8:	beq.n	301dc <error@@Base+0xcd8>
   301da:	pop	{r3, r4, r5, pc}
   301dc:	ldr	r3, [r4, #24]
   301de:	lsls	r3, r3, #27
   301e0:	bpl.n	30228 <error@@Base+0xd24>
   301e2:	mov	r0, r5
   301e4:	mov	r1, r4
   301e6:	bl	2fd64 <error@@Base+0x860>
   301ea:	ldr	r0, [r4, #4]
   301ec:	add.w	r1, r4, #16
   301f0:	movs	r2, #3
   301f2:	ldmia.w	sp!, {r3, r4, r5, lr}
   301f6:	b.n	2fe0c <error@@Base+0x908>
   301f8:	ldr	r0, [r4, #4]
   301fa:	add.w	r1, r4, #20
   301fe:	movs	r2, #1
   30200:	bl	2fe48 <error@@Base+0x944>
   30204:	ldr	r3, [r4, #16]
   30206:	cmp	r3, #0
   30208:	bne.n	301d6 <error@@Base+0xcd2>
   3020a:	ldr	r3, [r4, #0]
   3020c:	cmp	r3, #10
   3020e:	beq.n	301e2 <error@@Base+0xcde>
   30210:	mov	r1, r4
   30212:	mov	r0, r5
   30214:	bl	2fc88 <error@@Base+0x784>
   30218:	b.n	301e2 <error@@Base+0xcde>
   3021a:	ldr	r0, [pc, #40]	; (30244 <error@@Base+0xd40>)
   3021c:	ldr	r1, [r4, #4]
   3021e:	add	r0, pc
   30220:	bl	2f504 <error@@Base>
   30224:	ldr	r3, [r4, #24]
   30226:	b.n	301c2 <error@@Base+0xcbe>
   30228:	mov	r1, r4
   3022a:	mov	r0, r5
   3022c:	bl	2fe88 <error@@Base+0x984>
   30230:	b.n	301e2 <error@@Base+0xcde>
   30232:	ldr	r0, [r4, #4]
   30234:	add.w	r1, r4, #20
   30238:	movs	r2, #3
   3023a:	bl	2fe48 <error@@Base+0x944>
   3023e:	b.n	301ea <error@@Base+0xce6>
   30240:	movs	r0, #234	; 0xea
   30242:	movs	r3, r0
   30244:	movs	r0, #150	; 0x96
   30246:	movs	r3, r0
   30248:	push	{r4, r5, r6, lr}
   3024a:	mov	r6, r0
   3024c:	ldr	r0, [pc, #220]	; (3032c <error@@Base+0xe28>)
   3024e:	mov	r4, r1
   30250:	ldr	r1, [r1, #4]
   30252:	add	r0, pc
   30254:	ldr	r5, [pc, #216]	; (30330 <error@@Base+0xe2c>)
   30256:	bl	2f68c <error@@Base+0x188>
   3025a:	ldr	r2, [r4, #20]
   3025c:	add	r5, pc
   3025e:	cmp	r2, #1
   30260:	bls.n	30270 <error@@Base+0xd6c>
   30262:	ldr	r0, [pc, #208]	; (30334 <error@@Base+0xe30>)
   30264:	ldr	r1, [r4, #4]
   30266:	add	r0, pc
   30268:	ldmia.w	sp!, {r4, r5, r6, lr}
   3026c:	b.w	2f504 <error@@Base>
   30270:	ldr	r0, [r4, #72]	; 0x48
   30272:	bl	1de7c <__read_chk@plt+0x17418>
   30276:	ldr	r3, [r4, #0]
   30278:	cmp	r3, #10
   3027a:	beq.n	30284 <error@@Base+0xd80>
   3027c:	mov	r1, r4
   3027e:	mov	r0, r6
   30280:	bl	2ff14 <error@@Base+0xa10>
   30284:	ldr	r1, [pc, #176]	; (30338 <error@@Base+0xe34>)
   30286:	ldr.w	r0, [r4, #132]	; 0x84
   3028a:	add	r1, pc
   3028c:	blx	66f4 <strcmp@plt+0x4>
   30290:	ldr	r3, [r4, #4]
   30292:	cbz	r0, 302a2 <error@@Base+0xd9e>
   30294:	add.w	r1, r4, #20
   30298:	mov	r0, r3
   3029a:	ldmia.w	sp!, {r4, r5, r6, lr}
   3029e:	movs	r2, #3
   302a0:	b.n	2fe48 <error@@Base+0x944>
   302a2:	ldr	r0, [pc, #152]	; (3033c <error@@Base+0xe38>)
   302a4:	mov	r1, r3
   302a6:	add	r0, pc
   302a8:	bl	2f68c <error@@Base+0x188>
   302ac:	ldr	r3, [r4, #20]
   302ae:	cmp	r3, #3
   302b0:	beq.n	302f6 <error@@Base+0xdf2>
   302b2:	ldr	r3, [pc, #140]	; (30340 <error@@Base+0xe3c>)
   302b4:	ldr	r3, [r5, r3]
   302b6:	ldr	r3, [r3, #0]
   302b8:	lsls	r3, r3, #5
   302ba:	bpl.n	302f2 <error@@Base+0xdee>
   302bc:	ldr	r3, [r4, #12]
   302be:	cbz	r3, 3031a <error@@Base+0xe16>
   302c0:	movs	r1, #98	; 0x62
   302c2:	mov	r0, r6
   302c4:	bl	32560 <error@@Base+0x305c>
   302c8:	cbnz	r0, 30304 <error@@Base+0xe00>
   302ca:	ldr	r1, [r4, #8]
   302cc:	mov	r0, r6
   302ce:	bl	32498 <error@@Base+0x2f94>
   302d2:	cbnz	r0, 30304 <error@@Base+0xe00>
   302d4:	ldr	r1, [pc, #108]	; (30344 <error@@Base+0xe40>)
   302d6:	mov	r0, r6
   302d8:	add	r1, pc
   302da:	bl	324b0 <error@@Base+0x2fac>
   302de:	cbnz	r0, 30304 <error@@Base+0xe00>
   302e0:	mov	r1, r0
   302e2:	mov	r0, r6
   302e4:	bl	32490 <error@@Base+0x2f8c>
   302e8:	cbnz	r0, 30304 <error@@Base+0xe00>
   302ea:	mov	r0, r6
   302ec:	bl	32628 <error@@Base+0x3124>
   302f0:	cbnz	r0, 30304 <error@@Base+0xe00>
   302f2:	ldr	r3, [r4, #4]
   302f4:	b.n	30294 <error@@Base+0xd90>
   302f6:	ldr	r0, [pc, #80]	; (30348 <error@@Base+0xe44>)
   302f8:	ldr	r1, [r4, #4]
   302fa:	add	r0, pc
   302fc:	bl	2f504 <error@@Base>
   30300:	ldr	r3, [r4, #4]
   30302:	b.n	30294 <error@@Base+0xd90>
   30304:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   30308:	ldr	r3, [pc, #64]	; (3034c <error@@Base+0xe48>)
   3030a:	add	r3, pc
   3030c:	add.w	r1, r3, #84	; 0x54
   30310:	mov	r2, r0
   30312:	ldr	r0, [pc, #60]	; (30350 <error@@Base+0xe4c>)
   30314:	add	r0, pc
   30316:	bl	2dd68 <__read_chk@plt+0x27304>
   3031a:	ldr	r1, [pc, #56]	; (30354 <error@@Base+0xe50>)
   3031c:	ldr	r0, [pc, #56]	; (30358 <error@@Base+0xe54>)
   3031e:	add	r1, pc
   30320:	ldr	r2, [r4, #4]
   30322:	adds	r1, #84	; 0x54
   30324:	add	r0, pc
   30326:	bl	2dd68 <__read_chk@plt+0x27304>
   3032a:	nop
   3032c:	movs	r0, #146	; 0x92
   3032e:	movs	r3, r0
   30330:	ldrsb	r4, [r4, r0]
   30332:	movs	r6, r0
   30334:	movs	r0, #226	; 0xe2
   30336:	movs	r3, r0
   30338:	ldrh	r6, [r6, r1]
   3033a:	movs	r2, r0
   3033c:	movs	r0, #90	; 0x5a
   3033e:	movs	r3, r0
   30340:	lsls	r0, r0, #27
   30342:	movs	r0, r0
   30344:	ldrb	r4, [r1, #19]
   30346:	movs	r2, r0
   30348:	movs	r0, #30
   3034a:	movs	r3, r0
   3034c:	movs	r1, #114	; 0x72
   3034e:	movs	r3, r0
   30350:	adds	r0, r2, #7
   30352:	movs	r3, r0
   30354:	movs	r1, #94	; 0x5e
   30356:	movs	r3, r0
   30358:	ldrb	r0, [r1, #19]
   3035a:	movs	r2, r0
   3035c:	movs	r3, #14
   3035e:	str	r3, [r1, #0]
   30360:	bx	lr
   30362:	nop
   30364:	push	{r4, r5, lr}
   30366:	mov	r4, r1
   30368:	ldr	r1, [r1, #0]
   3036a:	sub	sp, #12
   3036c:	ldr	r3, [pc, #308]	; (304a4 <error@@Base+0xfa0>)
   3036e:	cmp	r1, #14
   30370:	add	r3, pc
   30372:	beq.n	303c2 <error@@Base+0xebe>
   30374:	ldr	r1, [r4, #16]
   30376:	cmp	r1, #3
   30378:	beq.n	30380 <error@@Base+0xe7c>
   3037a:	movs	r0, #0
   3037c:	add	sp, #12
   3037e:	pop	{r4, r5, pc}
   30380:	ldr	r1, [r4, #20]
   30382:	cmp	r1, #3
   30384:	bne.n	3037a <error@@Base+0xe76>
   30386:	ldr	r1, [pc, #288]	; (304a8 <error@@Base+0xfa4>)
   30388:	mov	r5, r0
   3038a:	ldr	r3, [r3, r1]
   3038c:	ldr	r3, [r3, #0]
   3038e:	lsls	r3, r3, #10
   30390:	bpl.n	30398 <error@@Base+0xe94>
   30392:	ldr	r3, [r4, #124]	; 0x7c
   30394:	cmp	r3, #2
   30396:	beq.n	303e0 <error@@Base+0xedc>
   30398:	ldr	r3, [r4, #24]
   3039a:	lsls	r0, r3, #27
   3039c:	bmi.n	303d2 <error@@Base+0xece>
   3039e:	lsls	r1, r3, #31
   303a0:	bmi.n	303aa <error@@Base+0xea6>
   303a2:	cmp	r2, #0
   303a4:	bne.n	30420 <error@@Base+0xf1c>
   303a6:	lsls	r3, r3, #30
   303a8:	bmi.n	30412 <error@@Base+0xf0e>
   303aa:	ldr	r3, [r4, #24]
   303ac:	and.w	r3, r3, #3
   303b0:	cmp	r3, #3
   303b2:	bne.n	3037a <error@@Base+0xe76>
   303b4:	ldr	r0, [pc, #244]	; (304ac <error@@Base+0xfa8>)
   303b6:	ldr	r1, [r4, #4]
   303b8:	add	r0, pc
   303ba:	bl	2f68c <error@@Base+0x188>
   303be:	movs	r0, #1
   303c0:	b.n	3037c <error@@Base+0xe78>
   303c2:	ldr	r0, [pc, #236]	; (304b0 <error@@Base+0xfac>)
   303c4:	ldr	r1, [r4, #4]
   303c6:	add	r0, pc
   303c8:	bl	2f68c <error@@Base+0x188>
   303cc:	movs	r0, #1
   303ce:	add	sp, #12
   303d0:	pop	{r4, r5, pc}
   303d2:	ldr	r0, [pc, #224]	; (304b4 <error@@Base+0xfb0>)
   303d4:	ldr	r1, [r4, #4]
   303d6:	add	r0, pc
   303d8:	bl	2f68c <error@@Base+0x188>
   303dc:	movs	r0, #1
   303de:	b.n	3037c <error@@Base+0xe78>
   303e0:	ldr	r3, [r4, #36]	; 0x24
   303e2:	adds	r3, #1
   303e4:	beq.n	30398 <error@@Base+0xe94>
   303e6:	ldr	r0, [r4, #76]	; 0x4c
   303e8:	str	r2, [sp, #0]
   303ea:	bl	1dff8 <__read_chk@plt+0x17594>
   303ee:	ldr	r2, [sp, #0]
   303f0:	cmp	r0, #0
   303f2:	beq.n	30398 <error@@Base+0xe94>
   303f4:	ldr	r1, [r4, #4]
   303f6:	ldr	r2, [r4, #36]	; 0x24
   303f8:	ldr	r0, [r4, #76]	; 0x4c
   303fa:	str	r1, [sp, #4]
   303fc:	str	r2, [sp, #0]
   303fe:	bl	1dff8 <__read_chk@plt+0x17594>
   30402:	ldrd	r2, r1, [sp]
   30406:	mov	r3, r0
   30408:	ldr	r0, [pc, #172]	; (304b8 <error@@Base+0xfb4>)
   3040a:	add	r0, pc
   3040c:	bl	2f68c <error@@Base+0x188>
   30410:	b.n	3037a <error@@Base+0xe76>
   30412:	ldr	r0, [pc, #168]	; (304bc <error@@Base+0xfb8>)
   30414:	ldr	r1, [r4, #4]
   30416:	add	r0, pc
   30418:	bl	2f68c <error@@Base+0x188>
   3041c:	movs	r0, #1
   3041e:	b.n	3037c <error@@Base+0xe78>
   30420:	ldr	r0, [pc, #156]	; (304c0 <error@@Base+0xfbc>)
   30422:	ldr	r1, [r4, #4]
   30424:	add	r0, pc
   30426:	bl	2f68c <error@@Base+0x188>
   3042a:	ldrd	r2, r3, [r4, #16]
   3042e:	cmp	r3, #3
   30430:	bne.n	30436 <error@@Base+0xf32>
   30432:	cmp	r2, #3
   30434:	beq.n	30442 <error@@Base+0xf3e>
   30436:	ldr	r0, [pc, #140]	; (304c4 <error@@Base+0xfc0>)
   30438:	ldr	r1, [r4, #4]
   3043a:	add	r0, pc
   3043c:	bl	2f504 <error@@Base>
   30440:	b.n	303aa <error@@Base+0xea6>
   30442:	ldr	r3, [r4, #24]
   30444:	lsls	r2, r3, #31
   30446:	bmi.n	30472 <error@@Base+0xf6e>
   30448:	ldr	r3, [r4, #12]
   3044a:	cbz	r3, 30494 <error@@Base+0xf90>
   3044c:	movs	r1, #97	; 0x61
   3044e:	mov	r0, r5
   30450:	bl	32560 <error@@Base+0x305c>
   30454:	cbnz	r0, 3047e <error@@Base+0xf7a>
   30456:	ldr	r1, [r4, #8]
   30458:	mov	r0, r5
   3045a:	bl	32498 <error@@Base+0x2f94>
   3045e:	cbnz	r0, 3047e <error@@Base+0xf7a>
   30460:	mov	r0, r5
   30462:	bl	32628 <error@@Base+0x3124>
   30466:	cbnz	r0, 3047e <error@@Base+0xf7a>
   30468:	ldr	r3, [r4, #24]
   3046a:	orr.w	r3, r3, #1
   3046e:	str	r3, [r4, #24]
   30470:	b.n	303aa <error@@Base+0xea6>
   30472:	ldr	r0, [pc, #84]	; (304c8 <error@@Base+0xfc4>)
   30474:	ldr	r1, [r4, #4]
   30476:	add	r0, pc
   30478:	bl	2f504 <error@@Base>
   3047c:	b.n	303aa <error@@Base+0xea6>
   3047e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   30482:	ldr	r3, [pc, #72]	; (304cc <error@@Base+0xfc8>)
   30484:	add	r3, pc
   30486:	add.w	r1, r3, #100	; 0x64
   3048a:	mov	r2, r0
   3048c:	ldr	r0, [pc, #64]	; (304d0 <error@@Base+0xfcc>)
   3048e:	add	r0, pc
   30490:	bl	2dd68 <__read_chk@plt+0x27304>
   30494:	ldr	r1, [pc, #60]	; (304d4 <error@@Base+0xfd0>)
   30496:	ldr	r0, [pc, #64]	; (304d8 <error@@Base+0xfd4>)
   30498:	add	r1, pc
   3049a:	ldr	r2, [r4, #4]
   3049c:	adds	r1, #100	; 0x64
   3049e:	add	r0, pc
   304a0:	bl	2dd68 <__read_chk@plt+0x27304>
   304a4:	strb	r0, [r2, r4]
   304a6:	movs	r6, r0
   304a8:	lsls	r0, r0, #27
   304aa:	movs	r0, r0
   304ac:	movs	r0, #152	; 0x98
   304ae:	movs	r3, r0
   304b0:	subs	r6, r5, #6
   304b2:	movs	r3, r0
   304b4:	subs	r6, r2, #7
   304b6:	movs	r3, r0
   304b8:	subs	r6, r7, #5
   304ba:	movs	r3, r0
   304bc:	movs	r0, #34	; 0x22
   304be:	movs	r3, r0
   304c0:	subs	r4, r4, #6
   304c2:	movs	r3, r0
   304c4:	subs	r6, r4, #6
   304c6:	movs	r3, r0
   304c8:	subs	r2, r4, #6
   304ca:	movs	r3, r0
   304cc:	subs	r0, r7, #7
   304ce:	movs	r3, r0
   304d0:	adds	r6, r2, #1
   304d2:	movs	r3, r0
   304d4:	subs	r4, r4, #7
   304d6:	movs	r3, r0
   304d8:	ldrb	r6, [r1, #13]
   304da:	movs	r2, r0
   304dc:	movs	r0, r0
   304de:	movs	r0, r0
   304e0:	push	{r4, r5, r6, r7, lr}
   304e2:	sub	sp, #20
   304e4:	ldr	r4, [r0, #0]
   304e6:	ldr.w	r3, [r4, #172]	; 0xac
   304ea:	cmp	r3, #0
   304ec:	beq.w	30606 <error@@Base+0x1102>
   304f0:	movs	r3, #0
   304f2:	mov	r5, r0
   304f4:	mov	r6, r1
   304f6:	str.w	r3, [r4, #172]	; 0xac
   304fa:	cbz	r1, 3050e <error@@Base+0x100a>
   304fc:	ldrd	r0, r3, [r4]
   30500:	cmp	r0, r3
   30502:	beq.n	3050a <error@@Base+0x1006>
   30504:	blx	5e38 <close@plt+0x4>
   30508:	ldr	r0, [r4, #4]
   3050a:	blx	5e38 <close@plt+0x4>
   3050e:	ldr	r0, [r4, #20]
   30510:	movs	r7, #0
   30512:	bl	1dd04 <__read_chk@plt+0x172a0>
   30516:	ldr	r0, [r4, #24]
   30518:	bl	1dd04 <__read_chk@plt+0x172a0>
   3051c:	ldr	r0, [r4, #28]
   3051e:	bl	1dd04 <__read_chk@plt+0x172a0>
   30522:	ldr	r0, [r4, #32]
   30524:	bl	1dd04 <__read_chk@plt+0x172a0>
   30528:	ldr.w	r0, [r4, #196]	; 0xc4
   3052c:	bl	42304 <error@@Base+0x12e00>
   30530:	str.w	r7, [r4, #196]	; 0xc4
   30534:	ldr	r3, [r5, #4]
   30536:	cbz	r3, 30544 <error@@Base+0x1040>
   30538:	ldr	r0, [r3, #8]
   3053a:	cbz	r0, 30544 <error@@Base+0x1040>
   3053c:	bl	42304 <error@@Base+0x12e00>
   30540:	ldr	r3, [r5, #4]
   30542:	str	r7, [r3, #8]
   30544:	ldr.w	r0, [r4, #200]	; 0xc8
   30548:	movs	r7, #0
   3054a:	bl	42304 <error@@Base+0x12e00>
   3054e:	str.w	r7, [r4, #200]	; 0xc8
   30552:	ldr	r3, [r5, #4]
   30554:	cbz	r3, 30562 <error@@Base+0x105e>
   30556:	ldr	r0, [r3, #12]
   30558:	cbz	r0, 30562 <error@@Base+0x105e>
   3055a:	bl	42304 <error@@Base+0x12e00>
   3055e:	ldr	r3, [r5, #4]
   30560:	str	r7, [r3, #12]
   30562:	cmp	r6, #0
   30564:	beq.n	3060a <error@@Base+0x1106>
   30566:	ldr	r0, [r4, #36]	; 0x24
   30568:	cmp	r0, #0
   3056a:	beq.n	305dc <error@@Base+0x10d8>
   3056c:	bl	1dd04 <__read_chk@plt+0x172a0>
   30570:	ldr.w	r3, [r4, #156]	; 0x9c
   30574:	cbz	r3, 3059e <error@@Base+0x109a>
   30576:	ldr	r2, [r4, #104]	; 0x68
   30578:	movs	r1, #0
   3057a:	vldr	d7, [pc, #204]	; 30648 <error@@Base+0x1144>
   3057e:	ldr	r3, [r4, #116]	; 0x74
   30580:	cmp	r2, #0
   30582:	bne.n	3061e <error@@Base+0x111a>
   30584:	ldr	r0, [pc, #200]	; (30650 <error@@Base+0x114c>)
   30586:	strd	r3, r1, [sp]
   3058a:	movs	r3, #0
   3058c:	vstr	d7, [sp, #8]
   30590:	add	r0, pc
   30592:	bl	2f638 <error@@Base+0x134>
   30596:	ldr.w	r3, [r4, #164]	; 0xa4
   3059a:	cmp	r3, #0
   3059c:	beq.n	3063e <error@@Base+0x113a>
   3059e:	ldr.w	r3, [r4, #152]	; 0x98
   305a2:	cbz	r3, 305dc <error@@Base+0x10d8>
   305a4:	ldr	r2, [r4, #60]	; 0x3c
   305a6:	movs	r1, #0
   305a8:	vldr	d7, [pc, #156]	; 30648 <error@@Base+0x1144>
   305ac:	ldr	r3, [r4, #48]	; 0x30
   305ae:	cbz	r2, 305c4 <error@@Base+0x10c0>
   305b0:	vmov	s15, r2
   305b4:	vcvt.f64.u32	d5, s15
   305b8:	vmov	s15, r3
   305bc:	vcvt.f64.u32	d6, s15
   305c0:	vdiv.f64	d7, d6, d5
   305c4:	ldr	r0, [pc, #140]	; (30654 <error@@Base+0x1150>)
   305c6:	strd	r3, r1, [sp]
   305ca:	movs	r3, #0
   305cc:	vstr	d7, [sp, #8]
   305d0:	add	r0, pc
   305d2:	bl	2f638 <error@@Base+0x134>
   305d6:	ldr.w	r3, [r4, #160]	; 0xa0
   305da:	cbz	r3, 30634 <error@@Base+0x1130>
   305dc:	ldr	r0, [r4, #16]
   305de:	movs	r6, #0
   305e0:	bl	2d96c <__read_chk@plt+0x26f08>
   305e4:	ldr	r0, [r4, #12]
   305e6:	bl	2d96c <__read_chk@plt+0x26f08>
   305ea:	strd	r6, r6, [r4, #12]
   305ee:	ldr	r0, [r5, #16]
   305f0:	blx	5904 <free@plt+0x4>
   305f4:	ldr	r0, [r5, #8]
   305f6:	str	r6, [r5, #16]
   305f8:	blx	5904 <free@plt+0x4>
   305fc:	ldr	r0, [r5, #0]
   305fe:	str	r6, [r5, #8]
   30600:	blx	5904 <free@plt+0x4>
   30604:	str	r6, [r5, #0]
   30606:	add	sp, #20
   30608:	pop	{r4, r5, r6, r7, pc}
   3060a:	ldr	r0, [r4, #16]
   3060c:	bl	2d96c <__read_chk@plt+0x26f08>
   30610:	ldr	r0, [r4, #12]
   30612:	bl	2d96c <__read_chk@plt+0x26f08>
   30616:	strd	r6, r6, [r4, #12]
   3061a:	add	sp, #20
   3061c:	pop	{r4, r5, r6, r7, pc}
   3061e:	vmov	s15, r2
   30622:	vcvt.f64.u32	d5, s15
   30626:	vmov	s15, r3
   3062a:	vcvt.f64.u32	d6, s15
   3062e:	vdiv.f64	d7, d6, d5
   30632:	b.n	30584 <error@@Base+0x1080>
   30634:	add.w	r0, r4, #40	; 0x28
   30638:	blx	6130 <inflateEnd@plt>
   3063c:	b.n	305dc <error@@Base+0x10d8>
   3063e:	add.w	r0, r4, #96	; 0x60
   30642:	blx	5c70 <deflateEnd@plt>
   30646:	b.n	3059e <error@@Base+0x109a>
	...
   30650:	subs	r4, r4, #5
   30652:	movs	r3, r0
   30654:	subs	r4, r4, #5
   30656:	movs	r3, r0
   30658:	push	{r4, lr}
   3065a:	mov	r4, r0
   3065c:	ldr	r3, [r0, #0]
   3065e:	add.w	r0, r3, #40	; 0x28
   30662:	ldr.w	r3, [r3, #152]	; 0x98
   30666:	cmp	r3, #1
   30668:	beq.n	30690 <error@@Base+0x118c>
   3066a:	ldr	r1, [pc, #48]	; (3069c <error@@Base+0x1198>)
   3066c:	movs	r2, #56	; 0x38
   3066e:	add	r1, pc
   30670:	blx	5f88 <inflateInit_@plt>
   30674:	adds	r3, r0, #4
   30676:	it	eq
   30678:	mvneq.w	r0, #1
   3067c:	beq.n	30688 <error@@Base+0x1184>
   3067e:	cbnz	r0, 3068a <error@@Base+0x1186>
   30680:	ldr	r3, [r4, #0]
   30682:	movs	r2, #1
   30684:	str.w	r2, [r3, #152]	; 0x98
   30688:	pop	{r4, pc}
   3068a:	mov.w	r0, #4294967295	; 0xffffffff
   3068e:	pop	{r4, pc}
   30690:	blx	6130 <inflateEnd@plt>
   30694:	ldr	r0, [r4, #0]
   30696:	adds	r0, #40	; 0x28
   30698:	b.n	3066a <error@@Base+0x1166>
   3069a:	nop
   3069c:	subs	r6, r0, #4
   3069e:	movs	r3, r0
   306a0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   306a4:	mov	r4, r0
   306a6:	ldr	r3, [r0, #0]
   306a8:	mov	r5, r1
   306aa:	ldr	r0, [pc, #212]	; (30780 <error@@Base+0x127c>)
   306ac:	sub.w	sp, sp, #4096	; 0x1000
   306b0:	ldr	r1, [pc, #208]	; (30784 <error@@Base+0x1280>)
   306b2:	sub	sp, #8
   306b4:	add	r0, pc
   306b6:	ldr.w	r3, [r3, #156]	; 0x9c
   306ba:	mov	r6, r2
   306bc:	add.w	r2, sp, #4096	; 0x1000
   306c0:	ldr	r1, [r0, r1]
   306c2:	cmp	r3, #1
   306c4:	add.w	r2, r2, #4
   306c8:	ldr	r1, [r1, #0]
   306ca:	str	r1, [r2, #0]
   306cc:	mov.w	r1, #0
   306d0:	bne.n	30774 <error@@Base+0x1270>
   306d2:	mov	r0, r5
   306d4:	bl	1dff8 <__read_chk@plt+0x17594>
   306d8:	cbnz	r0, 306fe <error@@Base+0x11fa>
   306da:	movs	r3, #0
   306dc:	ldr	r0, [pc, #168]	; (30788 <error@@Base+0x1284>)
   306de:	add.w	r2, sp, #4096	; 0x1000
   306e2:	ldr	r1, [pc, #160]	; (30784 <error@@Base+0x1280>)
   306e4:	adds	r2, #4
   306e6:	add	r0, pc
   306e8:	ldr	r1, [r0, r1]
   306ea:	ldr	r0, [r1, #0]
   306ec:	ldr	r1, [r2, #0]
   306ee:	eors	r0, r1
   306f0:	bne.n	3077a <error@@Base+0x1276>
   306f2:	mov	r0, r3
   306f4:	add.w	sp, sp, #4096	; 0x1000
   306f8:	add	sp, #8
   306fa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   306fe:	mov	r0, r5
   30700:	ldr	r7, [r4, #0]
   30702:	bl	1e11c <__read_chk@plt+0x176b8>
   30706:	str	r0, [r7, #96]	; 0x60
   30708:	cmp	r0, #0
   3070a:	beq.n	30774 <error@@Base+0x1270>
   3070c:	mov	r0, r5
   3070e:	ldr.w	r8, [r4]
   30712:	bl	1dff8 <__read_chk@plt+0x17594>
   30716:	add	r5, sp, #4
   30718:	mov.w	r7, #4096	; 0x1000
   3071c:	str.w	r0, [r8, #100]	; 0x64
   30720:	ldr	r3, [r4, #0]
   30722:	str	r5, [r3, #108]	; 0x6c
   30724:	movs	r1, #1
   30726:	ldr	r3, [r4, #0]
   30728:	str	r7, [r3, #112]	; 0x70
   3072a:	ldr	r0, [r4, #0]
   3072c:	adds	r0, #96	; 0x60
   3072e:	blx	5a74 <deflate@plt>
   30732:	adds	r3, r0, #4
   30734:	beq.n	30758 <error@@Base+0x1254>
   30736:	cbnz	r0, 3075e <error@@Base+0x125a>
   30738:	ldr	r3, [r4, #0]
   3073a:	mov	r1, r5
   3073c:	mov	r0, r6
   3073e:	ldr	r2, [r3, #112]	; 0x70
   30740:	rsb	r2, r2, #4096	; 0x1000
   30744:	bl	2419c <__read_chk@plt+0x1d738>
   30748:	mov	r3, r0
   3074a:	cmp	r0, #0
   3074c:	bne.n	306dc <error@@Base+0x11d8>
   3074e:	ldr	r3, [r4, #0]
   30750:	ldr	r2, [r3, #112]	; 0x70
   30752:	cmp	r2, #0
   30754:	beq.n	30722 <error@@Base+0x121e>
   30756:	b.n	306da <error@@Base+0x11d6>
   30758:	mvn.w	r3, #1
   3075c:	b.n	306dc <error@@Base+0x11d8>
   3075e:	ldr	r4, [r4, #0]
   30760:	movs	r1, #1
   30762:	ldr.w	r0, [r4, #164]	; 0xa4
   30766:	bl	54314 <mkdtemp@@Base+0x2338>
   3076a:	mvn.w	r3, #3
   3076e:	str.w	r0, [r4, #164]	; 0xa4
   30772:	b.n	306dc <error@@Base+0x11d8>
   30774:	mov.w	r3, #4294967295	; 0xffffffff
   30778:	b.n	306dc <error@@Base+0x11d8>
   3077a:	blx	620c <__stack_chk_fail@plt>
   3077e:	nop
   30780:	str	r4, [r1, r7]
   30782:	movs	r6, r0
   30784:	lsls	r4, r3, #25
   30786:	movs	r0, r0
   30788:	str	r2, [r3, r6]
   3078a:	movs	r6, r0
   3078c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   30790:	mov	r5, r1
   30792:	ldr	r1, [pc, #212]	; (30868 <error@@Base+0x1364>)
   30794:	mov	r6, r2
   30796:	ldr	r2, [pc, #212]	; (3086c <error@@Base+0x1368>)
   30798:	sub.w	sp, sp, #4096	; 0x1000
   3079c:	add	r1, pc
   3079e:	ldr	r7, [r0, #0]
   307a0:	sub	sp, #8
   307a2:	add.w	r3, sp, #4096	; 0x1000
   307a6:	ldr	r2, [r1, r2]
   307a8:	adds	r3, #4
   307aa:	ldr	r2, [r2, #0]
   307ac:	str	r2, [r3, #0]
   307ae:	mov.w	r2, #0
   307b2:	ldr.w	r3, [r7, #152]	; 0x98
   307b6:	cmp	r3, #1
   307b8:	bne.n	3085c <error@@Base+0x1358>
   307ba:	mov	r4, r0
   307bc:	mov	r0, r5
   307be:	bl	1e11c <__read_chk@plt+0x176b8>
   307c2:	str	r0, [r7, #40]	; 0x28
   307c4:	cmp	r0, #0
   307c6:	beq.n	3085c <error@@Base+0x1358>
   307c8:	mov	r0, r5
   307ca:	ldr.w	r8, [r4]
   307ce:	bl	1dff8 <__read_chk@plt+0x17594>
   307d2:	add	r7, sp, #4
   307d4:	mov.w	r5, #4096	; 0x1000
   307d8:	str.w	r0, [r8, #44]	; 0x2c
   307dc:	ldr	r3, [r4, #0]
   307de:	movs	r1, #1
   307e0:	str	r7, [r3, #52]	; 0x34
   307e2:	ldr	r3, [r4, #0]
   307e4:	str	r5, [r3, #56]	; 0x38
   307e6:	ldr	r0, [r4, #0]
   307e8:	adds	r0, #40	; 0x28
   307ea:	blx	5e74 <inflate@plt>
   307ee:	adds	r0, #5
   307f0:	cmp	r0, #5
   307f2:	bhi.n	3083c <error@@Base+0x1338>
   307f4:	tbb	[pc, r0]
   307f8:	lsrs	r5, r5, #28
   307fa:	movs	r2, #47	; 0x2f
   307fc:	lsls	r2, r4, #12
   307fe:	ldr	r3, [r4, #0]
   30800:	mov	r1, r7
   30802:	mov	r0, r6
   30804:	ldr	r2, [r3, #56]	; 0x38
   30806:	rsb	r2, r2, #4096	; 0x1000
   3080a:	bl	2419c <__read_chk@plt+0x1d738>
   3080e:	mov	r3, r0
   30810:	cmp	r0, #0
   30812:	beq.n	307dc <error@@Base+0x12d8>
   30814:	b.n	3081a <error@@Base+0x1316>
   30816:	mvn.w	r3, #1
   3081a:	ldr	r0, [pc, #84]	; (30870 <error@@Base+0x136c>)
   3081c:	add.w	r2, sp, #4096	; 0x1000
   30820:	ldr	r1, [pc, #72]	; (3086c <error@@Base+0x1368>)
   30822:	adds	r2, #4
   30824:	add	r0, pc
   30826:	ldr	r1, [r0, r1]
   30828:	ldr	r0, [r1, #0]
   3082a:	ldr	r1, [r2, #0]
   3082c:	eors	r0, r1
   3082e:	bne.n	30862 <error@@Base+0x135e>
   30830:	mov	r0, r3
   30832:	add.w	sp, sp, #4096	; 0x1000
   30836:	add	sp, #8
   30838:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3083c:	ldr	r4, [r4, #0]
   3083e:	movs	r1, #1
   30840:	ldr.w	r0, [r4, #160]	; 0xa0
   30844:	bl	54314 <mkdtemp@@Base+0x2338>
   30848:	mov.w	r3, #4294967295	; 0xffffffff
   3084c:	str.w	r0, [r4, #160]	; 0xa0
   30850:	b.n	3081a <error@@Base+0x1316>
   30852:	movs	r3, #0
   30854:	b.n	3081a <error@@Base+0x1316>
   30856:	mvn.w	r3, #3
   3085a:	b.n	3081a <error@@Base+0x1316>
   3085c:	mov.w	r3, #4294967295	; 0xffffffff
   30860:	b.n	3081a <error@@Base+0x1316>
   30862:	blx	620c <__stack_chk_fail@plt>
   30866:	nop
   30868:	str	r4, [r4, r3]
   3086a:	movs	r6, r0
   3086c:	lsls	r4, r3, #25
   3086e:	movs	r0, r0
   30870:	str	r4, [r3, r1]
   30872:	movs	r6, r0
   30874:	push	{r3, r4, r5, r6, r7, lr}
   30876:	mov	r3, r2
   30878:	add.w	r2, r1, r2, lsl #2
   3087c:	ldr.w	r6, [r2, #196]	; 0xc4
   30880:	cmp	r6, #0
   30882:	beq.n	30954 <error@@Base+0x1450>
   30884:	mov	r5, r0
   30886:	ldrd	r0, r1, [r1, #12]
   3088a:	ldr	r2, [r6, #16]
   3088c:	cmp	r3, #1
   3088e:	it	eq
   30890:	moveq	r0, r1
   30892:	ldr	r1, [r6, #28]
   30894:	bl	2d9e0 <__read_chk@plt+0x26f7c>
   30898:	mov	r4, r0
   3089a:	cbz	r0, 308a0 <error@@Base+0x139c>
   3089c:	mov	r0, r4
   3089e:	pop	{r3, r4, r5, r6, r7, pc}
   308a0:	bl	1dbe8 <__read_chk@plt+0x17184>
   308a4:	mov	r7, r0
   308a6:	cmp	r0, #0
   308a8:	beq.n	3095a <error@@Base+0x1456>
   308aa:	ldr	r1, [r6, #0]
   308ac:	bl	246ec <__read_chk@plt+0x1dc88>
   308b0:	mov	r4, r0
   308b2:	cbnz	r0, 308c0 <error@@Base+0x13bc>
   308b4:	ldr	r1, [r6, #8]
   308b6:	mov	r0, r7
   308b8:	bl	24384 <__read_chk@plt+0x1d920>
   308bc:	mov	r4, r0
   308be:	cbz	r0, 308ca <error@@Base+0x13c6>
   308c0:	mov	r0, r7
   308c2:	bl	1dd04 <__read_chk@plt+0x172a0>
   308c6:	mov	r0, r4
   308c8:	pop	{r3, r4, r5, r6, r7, pc}
   308ca:	ldr	r1, [r6, #20]
   308cc:	mov	r0, r7
   308ce:	bl	24384 <__read_chk@plt+0x1d920>
   308d2:	mov	r4, r0
   308d4:	cmp	r0, #0
   308d6:	bne.n	308c0 <error@@Base+0x13bc>
   308d8:	ldr	r2, [r6, #12]
   308da:	mov	r0, r7
   308dc:	ldr	r1, [r6, #24]
   308de:	bl	24668 <__read_chk@plt+0x1dc04>
   308e2:	mov	r4, r0
   308e4:	cmp	r0, #0
   308e6:	bne.n	308c0 <error@@Base+0x13bc>
   308e8:	ldr	r2, [r6, #16]
   308ea:	mov	r0, r7
   308ec:	ldr	r1, [r6, #28]
   308ee:	bl	24668 <__read_chk@plt+0x1dc04>
   308f2:	mov	r4, r0
   308f4:	cmp	r0, #0
   308f6:	bne.n	308c0 <error@@Base+0x13bc>
   308f8:	ldr	r0, [r6, #4]
   308fa:	bl	2d594 <__read_chk@plt+0x26b30>
   308fe:	cbnz	r0, 3092c <error@@Base+0x1428>
   30900:	ldr	r1, [r6, #32]
   30902:	mov	r0, r7
   30904:	bl	246ec <__read_chk@plt+0x1dc88>
   30908:	mov	r4, r0
   3090a:	cmp	r0, #0
   3090c:	bne.n	308c0 <error@@Base+0x13bc>
   3090e:	ldr	r1, [r6, #36]	; 0x24
   30910:	mov	r0, r7
   30912:	bl	24384 <__read_chk@plt+0x1d920>
   30916:	mov	r4, r0
   30918:	cmp	r0, #0
   3091a:	bne.n	308c0 <error@@Base+0x13bc>
   3091c:	ldr	r2, [r6, #48]	; 0x30
   3091e:	mov	r0, r7
   30920:	ldr	r1, [r6, #44]	; 0x2c
   30922:	bl	24668 <__read_chk@plt+0x1dc04>
   30926:	mov	r4, r0
   30928:	cmp	r0, #0
   3092a:	bne.n	308c0 <error@@Base+0x13bc>
   3092c:	ldr	r1, [r6, #68]	; 0x44
   3092e:	mov	r0, r7
   30930:	bl	24384 <__read_chk@plt+0x1d920>
   30934:	mov	r4, r0
   30936:	cmp	r0, #0
   30938:	bne.n	308c0 <error@@Base+0x13bc>
   3093a:	ldr	r1, [r6, #76]	; 0x4c
   3093c:	mov	r0, r7
   3093e:	bl	246ec <__read_chk@plt+0x1dc88>
   30942:	mov	r4, r0
   30944:	cmp	r0, #0
   30946:	bne.n	308c0 <error@@Base+0x13bc>
   30948:	mov	r0, r5
   3094a:	mov	r1, r7
   3094c:	bl	2470c <__read_chk@plt+0x1dca8>
   30950:	mov	r4, r0
   30952:	b.n	308c0 <error@@Base+0x13bc>
   30954:	mov.w	r4, #4294967295	; 0xffffffff
   30958:	b.n	3089c <error@@Base+0x1398>
   3095a:	mvn.w	r4, #1
   3095e:	b.n	3089c <error@@Base+0x1398>
   30960:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   30964:	mov	r6, r2
   30966:	ldr	r2, [pc, #348]	; (30ac4 <error@@Base+0x15c0>)
   30968:	sub	sp, #24
   3096a:	ldr	r3, [pc, #348]	; (30ac8 <error@@Base+0x15c4>)
   3096c:	mov	r4, r0
   3096e:	add	r2, pc
   30970:	mov	r5, r1
   30972:	movs	r0, #1
   30974:	movs	r1, #80	; 0x50
   30976:	ldr	r3, [r2, r3]
   30978:	ldr	r3, [r3, #0]
   3097a:	str	r3, [sp, #20]
   3097c:	mov.w	r3, #0
   30980:	movs	r3, #0
   30982:	str	r3, [sp, #4]
   30984:	blx	6460 <calloc@plt+0x4>
   30988:	mov	r7, r0
   3098a:	cmp	r0, #0
   3098c:	beq.w	30ab2 <error@@Base+0x15ae>
   30990:	mov	r0, r4
   30992:	add	r1, sp, #4
   30994:	bl	24738 <__read_chk@plt+0x1dcd4>
   30998:	mov	r4, r0
   3099a:	cbz	r0, 309c0 <error@@Base+0x14bc>
   3099c:	mov	r0, r7
   3099e:	blx	5904 <free@plt+0x4>
   309a2:	ldr	r0, [sp, #4]
   309a4:	bl	1dd04 <__read_chk@plt+0x172a0>
   309a8:	ldr	r2, [pc, #288]	; (30acc <error@@Base+0x15c8>)
   309aa:	ldr	r3, [pc, #284]	; (30ac8 <error@@Base+0x15c4>)
   309ac:	add	r2, pc
   309ae:	ldr	r3, [r2, r3]
   309b0:	ldr	r2, [r3, #0]
   309b2:	ldr	r3, [sp, #20]
   309b4:	eors	r2, r3
   309b6:	bne.n	30ab8 <error@@Base+0x15b4>
   309b8:	mov	r0, r4
   309ba:	add	sp, #24
   309bc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   309c0:	mov	r2, r0
   309c2:	mov	r1, r7
   309c4:	ldr	r0, [sp, #4]
   309c6:	bl	24064 <__read_chk@plt+0x1d600>
   309ca:	mov	r4, r0
   309cc:	cmp	r0, #0
   309ce:	bne.n	3099c <error@@Base+0x1498>
   309d0:	ldr	r0, [sp, #4]
   309d2:	add.w	r1, r7, #8
   309d6:	bl	23d00 <__read_chk@plt+0x1d29c>
   309da:	mov	r4, r0
   309dc:	cmp	r0, #0
   309de:	bne.n	3099c <error@@Base+0x1498>
   309e0:	ldr	r0, [sp, #4]
   309e2:	add.w	r1, r7, #20
   309e6:	bl	23d00 <__read_chk@plt+0x1d29c>
   309ea:	mov	r4, r0
   309ec:	cmp	r0, #0
   309ee:	bne.n	3099c <error@@Base+0x1498>
   309f0:	ldr	r0, [sp, #4]
   309f2:	add	r2, sp, #8
   309f4:	add.w	r1, r7, #24
   309f8:	bl	23fe0 <__read_chk@plt+0x1d57c>
   309fc:	mov	r4, r0
   309fe:	cmp	r0, #0
   30a00:	bne.n	3099c <error@@Base+0x1498>
   30a02:	ldr	r0, [sp, #4]
   30a04:	add	r2, sp, #12
   30a06:	add.w	r1, r7, #28
   30a0a:	bl	23fe0 <__read_chk@plt+0x1d57c>
   30a0e:	mov	r4, r0
   30a10:	cmp	r0, #0
   30a12:	bne.n	3099c <error@@Base+0x1498>
   30a14:	ldr	r0, [r7, #0]
   30a16:	bl	2d5b4 <__read_chk@plt+0x26b50>
   30a1a:	str	r0, [r7, #4]
   30a1c:	cmp	r0, #0
   30a1e:	beq.n	30abc <error@@Base+0x15b8>
   30a20:	bl	2d594 <__read_chk@plt+0x26b30>
   30a24:	cbnz	r0, 30a74 <error@@Base+0x1570>
   30a26:	add.w	r8, r7, #32
   30a2a:	mov	r2, r4
   30a2c:	ldr	r0, [sp, #4]
   30a2e:	mov	r1, r8
   30a30:	bl	24064 <__read_chk@plt+0x1d600>
   30a34:	mov	r4, r0
   30a36:	cmp	r0, #0
   30a38:	bne.n	3099c <error@@Base+0x1498>
   30a3a:	ldr	r1, [r7, #32]
   30a3c:	mov	r0, r8
   30a3e:	bl	366c8 <error@@Base+0x71c4>
   30a42:	mov	r4, r0
   30a44:	cmp	r0, #0
   30a46:	bne.n	3099c <error@@Base+0x1498>
   30a48:	ldr	r0, [sp, #4]
   30a4a:	add.w	r1, r7, #36	; 0x24
   30a4e:	bl	23d00 <__read_chk@plt+0x1d29c>
   30a52:	mov	r4, r0
   30a54:	cmp	r0, #0
   30a56:	bne.n	3099c <error@@Base+0x1498>
   30a58:	ldr	r0, [sp, #4]
   30a5a:	add	r2, sp, #16
   30a5c:	add.w	r1, r7, #44	; 0x2c
   30a60:	bl	23fe0 <__read_chk@plt+0x1d57c>
   30a64:	mov	r4, r0
   30a66:	cmp	r0, #0
   30a68:	bne.n	3099c <error@@Base+0x1498>
   30a6a:	ldr	r3, [sp, #16]
   30a6c:	ldr	r2, [r7, #48]	; 0x30
   30a6e:	cmp	r2, r3
   30a70:	bcc.n	30abc <error@@Base+0x15b8>
   30a72:	str	r3, [r7, #48]	; 0x30
   30a74:	ldr	r0, [sp, #4]
   30a76:	add.w	r1, r7, #68	; 0x44
   30a7a:	bl	23d00 <__read_chk@plt+0x1d29c>
   30a7e:	mov	r4, r0
   30a80:	cmp	r0, #0
   30a82:	bne.n	3099c <error@@Base+0x1498>
   30a84:	mov	r2, r0
   30a86:	add.w	r1, r7, #76	; 0x4c
   30a8a:	ldr	r0, [sp, #4]
   30a8c:	bl	24064 <__read_chk@plt+0x1d600>
   30a90:	mov	r4, r0
   30a92:	cmp	r0, #0
   30a94:	bne.n	3099c <error@@Base+0x1498>
   30a96:	ldr	r0, [sp, #4]
   30a98:	bl	1dff8 <__read_chk@plt+0x17594>
   30a9c:	cbnz	r0, 30abc <error@@Base+0x15b8>
   30a9e:	ldr	r2, [r5, #0]
   30aa0:	adds	r3, r6, #2
   30aa2:	ldrd	r0, r1, [sp, #8]
   30aa6:	strd	r0, r1, [r7, #12]
   30aaa:	str.w	r7, [r2, r3, lsl #2]
   30aae:	mov	r7, r4
   30ab0:	b.n	3099c <error@@Base+0x1498>
   30ab2:	mvn.w	r4, #1
   30ab6:	b.n	3099c <error@@Base+0x1498>
   30ab8:	blx	620c <__stack_chk_fail@plt>
   30abc:	mvn.w	r4, #3
   30ac0:	b.n	3099c <error@@Base+0x1498>
   30ac2:	nop
   30ac4:	ldr	r7, [pc, #72]	; (30b10 <error@@Base+0x160c>)
   30ac6:	movs	r6, r0
   30ac8:	lsls	r4, r3, #25
   30aca:	movs	r0, r0
   30acc:	ldr	r6, [pc, #848]	; (30e20 <error@@Base+0x191c>)
   30ace:	movs	r6, r0
   30ad0:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   30ad4:	ldr	r4, [r0, #0]
   30ad6:	ldr.w	r3, [r4, #184]	; 0xb8
   30ada:	cbz	r3, 30ae2 <error@@Base+0x15de>
   30adc:	ldr.w	r3, [r4, #308]	; 0x134
   30ae0:	cbz	r3, 30ae8 <error@@Base+0x15e4>
   30ae2:	movs	r0, #0
   30ae4:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   30ae8:	ldr	r3, [r0, #4]
   30aea:	ldr	r3, [r3, #72]	; 0x48
   30aec:	cmp	r3, #0
   30aee:	beq.n	30ae2 <error@@Base+0x15de>
   30af0:	ldr.w	r3, [r0, #1056]	; 0x420
   30af4:	lsls	r3, r3, #16
   30af6:	bmi.n	30ae2 <error@@Base+0x15de>
   30af8:	ldr.w	r3, [r4, #236]	; 0xec
   30afc:	mov	r5, r1
   30afe:	cbnz	r3, 30b5e <error@@Base+0x165a>
   30b00:	ldr.w	r3, [r4, #212]	; 0xd4
   30b04:	cmp	r3, #0
   30b06:	beq.n	30ae2 <error@@Base+0x15de>
   30b08:	ldr.w	r2, [r4, #280]	; 0x118
   30b0c:	cbnz	r2, 30b70 <error@@Base+0x166c>
   30b0e:	cmp.w	r3, #2147483648	; 0x80000000
   30b12:	bhi.n	30b5a <error@@Base+0x1656>
   30b14:	ldrd	r8, r9, [r4, #264]	; 0x108
   30b18:	orrs.w	r3, r8, r9
   30b1c:	beq.n	30b44 <error@@Base+0x1640>
   30b1e:	ldr.w	r3, [r4, #200]	; 0xc8
   30b22:	subs	r0, r5, #1
   30b24:	ldr	r6, [r3, #20]
   30b26:	add	r0, r6
   30b28:	mov	r1, r6
   30b2a:	bl	53998 <mkdtemp@@Base+0x19bc>
   30b2e:	ldrd	r2, r3, [r4, #240]	; 0xf0
   30b32:	mul.w	r0, r6, r0
   30b36:	adds	r2, r2, r0
   30b38:	adc.w	r3, r3, #0
   30b3c:	cmp	r9, r3
   30b3e:	it	eq
   30b40:	cmpeq	r8, r2
   30b42:	bcc.n	30b5a <error@@Base+0x1656>
   30b44:	ldrd	r2, r3, [r4, #256]	; 0x100
   30b48:	orrs.w	r1, r2, r3
   30b4c:	beq.n	30ae2 <error@@Base+0x15de>
   30b4e:	ldrd	r0, r1, [r4, #216]	; 0xd8
   30b52:	cmp	r3, r1
   30b54:	it	eq
   30b56:	cmpeq	r2, r0
   30b58:	bcs.n	30ae2 <error@@Base+0x15de>
   30b5a:	movs	r0, #1
   30b5c:	b.n	30ae4 <error@@Base+0x15e0>
   30b5e:	ldr.w	r2, [r4, #280]	; 0x118
   30b62:	cbnz	r2, 30b70 <error@@Base+0x166c>
   30b64:	cmp.w	r3, #2147483648	; 0x80000000
   30b68:	bhi.n	30b5a <error@@Base+0x1656>
   30b6a:	ldr.w	r3, [r4, #212]	; 0xd4
   30b6e:	b.n	30b0e <error@@Base+0x160a>
   30b70:	ldr.w	r0, [r4, #284]	; 0x11c
   30b74:	movs	r3, #0
   30b76:	asrs	r1, r0, #31
   30b78:	bl	5433c <mkdtemp@@Base+0x2360>
   30b7c:	mov	r7, r1
   30b7e:	mov	r6, r0
   30b80:	bl	37fe0 <error@@Base+0x8adc>
   30b84:	asrs	r1, r0, #31
   30b86:	cmp	r0, r6
   30b88:	sbcs.w	r3, r1, r7
   30b8c:	it	lt
   30b8e:	ldrlt.w	r3, [r4, #236]	; 0xec
   30b92:	blt.n	30b64 <error@@Base+0x1660>
   30b94:	b.n	30b5a <error@@Base+0x1656>
   30b96:	nop
   30b98:	push	{r4, lr}
   30b9a:	mov	r4, r0
   30b9c:	ldr	r0, [pc, #68]	; (30be4 <error@@Base+0x16e0>)
   30b9e:	movs	r1, #6
   30ba0:	add	r0, pc
   30ba2:	bl	2f638 <error@@Base+0x134>
   30ba6:	ldr	r0, [r4, #0]
   30ba8:	ldr.w	r3, [r0, #156]	; 0x9c
   30bac:	cmp	r3, #1
   30bae:	beq.n	30bda <error@@Base+0x16d6>
   30bb0:	ldr	r2, [pc, #52]	; (30be8 <error@@Base+0x16e4>)
   30bb2:	movs	r3, #56	; 0x38
   30bb4:	adds	r0, #96	; 0x60
   30bb6:	movs	r1, #6
   30bb8:	add	r2, pc
   30bba:	blx	574c <deflateInit_@plt>
   30bbe:	adds	r3, r0, #4
   30bc0:	it	eq
   30bc2:	mvneq.w	r0, #1
   30bc6:	beq.n	30bce <error@@Base+0x16ca>
   30bc8:	cbz	r0, 30bd0 <error@@Base+0x16cc>
   30bca:	mov.w	r0, #4294967295	; 0xffffffff
   30bce:	pop	{r4, pc}
   30bd0:	ldr	r3, [r4, #0]
   30bd2:	movs	r2, #1
   30bd4:	str.w	r2, [r3, #156]	; 0x9c
   30bd8:	pop	{r4, pc}
   30bda:	adds	r0, #96	; 0x60
   30bdc:	blx	5c70 <deflateEnd@plt>
   30be0:	ldr	r0, [r4, #0]
   30be2:	b.n	30bb0 <error@@Base+0x16ac>
   30be4:	adds	r4, r3, r7
   30be6:	movs	r3, r0
   30be8:	adds	r4, r7, r6
   30bea:	movs	r3, r0
   30bec:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   30bf0:	movs	r2, #1
   30bf2:	ldr	r3, [r0, #0]
   30bf4:	mov	r7, r0
   30bf6:	mov	r8, r2
   30bf8:	movs	r5, #0
   30bfa:	add.w	r6, r3, #196	; 0xc4
   30bfe:	str.w	r2, [r3, #184]	; 0xb8
   30c02:	ldr.w	r4, [r6], #4
   30c06:	cbz	r4, 30c12 <error@@Base+0x170e>
   30c08:	ldr	r3, [r4, #72]	; 0x48
   30c0a:	cbnz	r3, 30c12 <error@@Base+0x170e>
   30c0c:	ldr	r3, [r4, #68]	; 0x44
   30c0e:	cmp	r3, #2
   30c10:	beq.n	30c26 <error@@Base+0x1722>
   30c12:	mov	r0, r5
   30c14:	movs	r1, #1
   30c16:	bl	54314 <mkdtemp@@Base+0x2338>
   30c1a:	movs	r5, #1
   30c1c:	cmp	r0, #2
   30c1e:	bne.n	30c02 <error@@Base+0x16fe>
   30c20:	movs	r0, #0
   30c22:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   30c26:	ldr.w	r9, [r7]
   30c2a:	ldr.w	r3, [r9, #36]	; 0x24
   30c2e:	cbz	r3, 30c4e <error@@Base+0x174a>
   30c30:	cbnz	r5, 30c42 <error@@Base+0x173e>
   30c32:	mov	r0, r7
   30c34:	bl	30658 <error@@Base+0x1154>
   30c38:	cmp	r0, #0
   30c3a:	bne.n	30c22 <error@@Base+0x171e>
   30c3c:	str.w	r8, [r4, #72]	; 0x48
   30c40:	b.n	30c12 <error@@Base+0x170e>
   30c42:	mov	r0, r7
   30c44:	bl	30b98 <error@@Base+0x1694>
   30c48:	cmp	r0, #0
   30c4a:	beq.n	30c3c <error@@Base+0x1738>
   30c4c:	b.n	30c22 <error@@Base+0x171e>
   30c4e:	bl	1dbe8 <__read_chk@plt+0x17184>
   30c52:	str.w	r0, [r9, #36]	; 0x24
   30c56:	cmp	r0, #0
   30c58:	bne.n	30c30 <error@@Base+0x172c>
   30c5a:	mvn.w	r0, #1
   30c5e:	b.n	30c22 <error@@Base+0x171e>
   30c60:	push	{r3, r4, r5, lr}
   30c62:	mov.w	r1, #1088	; 0x440
   30c66:	movs	r0, #1
   30c68:	blx	6460 <calloc@plt+0x4>
   30c6c:	mov	r5, r0
   30c6e:	cmp	r0, #0
   30c70:	beq.n	30d24 <error@@Base+0x1820>
   30c72:	mov.w	r1, #344	; 0x158
   30c76:	movs	r0, #1
   30c78:	blx	6460 <calloc@plt+0x4>
   30c7c:	mov	r4, r0
   30c7e:	cmp	r0, #0
   30c80:	beq.n	30d28 <error@@Base+0x1824>
   30c82:	bl	42420 <error@@Base+0x12f1c>
   30c86:	str	r0, [r5, #4]
   30c88:	cbz	r0, 30cfa <error@@Base+0x17f6>
   30c8a:	bl	1dbe8 <__read_chk@plt+0x17184>
   30c8e:	str	r0, [r4, #20]
   30c90:	cbz	r0, 30cf8 <error@@Base+0x17f4>
   30c92:	bl	1dbe8 <__read_chk@plt+0x17184>
   30c96:	str	r0, [r4, #24]
   30c98:	cbz	r0, 30cf8 <error@@Base+0x17f4>
   30c9a:	bl	1dbe8 <__read_chk@plt+0x17184>
   30c9e:	str	r0, [r4, #28]
   30ca0:	cbz	r0, 30cf8 <error@@Base+0x17f4>
   30ca2:	bl	1dbe8 <__read_chk@plt+0x17184>
   30ca6:	str	r0, [r4, #32]
   30ca8:	cbz	r0, 30cf8 <error@@Base+0x17f4>
   30caa:	movs	r3, #0
   30cac:	add.w	r1, r4, #336	; 0x150
   30cb0:	addw	r2, r5, #1060	; 0x424
   30cb4:	addw	r0, r5, #1068	; 0x42c
   30cb8:	str.w	r3, [r4, #336]	; 0x150
   30cbc:	str.w	r3, [r5, #1060]	; 0x424
   30cc0:	str.w	r3, [r5, #1068]	; 0x42c
   30cc4:	str.w	r3, [r4, #212]	; 0xd4
   30cc8:	str.w	r3, [r4, #236]	; 0xec
   30ccc:	mov.w	r3, #4294967295	; 0xffffffff
   30cd0:	str.w	r1, [r4, #340]	; 0x154
   30cd4:	mov.w	r1, #32768	; 0x8000
   30cd8:	str.w	r2, [r5, #1064]	; 0x428
   30cdc:	movs	r2, #1
   30cde:	str.w	r0, [r5, #1072]	; 0x430
   30ce2:	mov	r0, r5
   30ce4:	str	r4, [r5, #0]
   30ce6:	strd	r3, r3, [r4]
   30cea:	str.w	r3, [r4, #192]	; 0xc0
   30cee:	strd	r1, r2, [r4, #168]	; 0xa8
   30cf2:	str.w	r2, [r4, #308]	; 0x134
   30cf6:	pop	{r3, r4, r5, pc}
   30cf8:	ldr	r0, [r5, #4]
   30cfa:	bl	42460 <error@@Base+0x12f5c>
   30cfe:	mov	r0, r5
   30d00:	blx	5904 <free@plt+0x4>
   30d04:	ldr	r0, [r4, #20]
   30d06:	bl	1dd04 <__read_chk@plt+0x172a0>
   30d0a:	ldr	r0, [r4, #24]
   30d0c:	bl	1dd04 <__read_chk@plt+0x172a0>
   30d10:	ldr	r0, [r4, #32]
   30d12:	bl	1dd04 <__read_chk@plt+0x172a0>
   30d16:	ldr	r0, [r4, #28]
   30d18:	bl	1dd04 <__read_chk@plt+0x172a0>
   30d1c:	mov	r0, r4
   30d1e:	blx	5904 <free@plt+0x4>
   30d22:	movs	r5, #0
   30d24:	mov	r0, r5
   30d26:	pop	{r3, r4, r5, pc}
   30d28:	ldr	r0, [r5, #4]
   30d2a:	bl	42460 <error@@Base+0x12f5c>
   30d2e:	mov	r0, r5
   30d30:	blx	5904 <free@plt+0x4>
   30d34:	mov	r5, r4
   30d36:	b.n	30d24 <error@@Base+0x1820>
   30d38:	ldr	r3, [r0, #0]
   30d3a:	str.w	r1, [r3, #328]	; 0x148
   30d3e:	ldr	r3, [r0, #0]
   30d40:	str.w	r2, [r3, #332]	; 0x14c
   30d44:	bx	lr
   30d46:	nop
   30d48:	ldr	r3, [r0, #0]
   30d4a:	ldr.w	r3, [r3, #308]	; 0x134
   30d4e:	cbnz	r3, 30d5c <error@@Base+0x1858>
   30d50:	ldr	r3, [r0, #4]
   30d52:	ldr	r0, [r3, #72]	; 0x48
   30d54:	clz	r0, r0
   30d58:	lsrs	r0, r0, #5
   30d5a:	bx	lr
   30d5c:	movs	r0, #1
   30d5e:	bx	lr
   30d60:	push	{r4, r5, r6, lr}
   30d62:	cmp	r2, #0
   30d64:	it	gt
   30d66:	cmpgt	r1, #0
   30d68:	ldr	r6, [r0, #0]
   30d6a:	itt	le
   30d6c:	movle.w	r3, #4294967295	; 0xffffffff
   30d70:	strle.w	r3, [r6, #192]	; 0xc0
   30d74:	ble.n	30daa <error@@Base+0x18a6>
   30d76:	mov	r4, r1
   30d78:	movw	r0, #50331	; 0xc49b
   30d7c:	mov	r1, r2
   30d7e:	movt	r0, #32
   30d82:	mov	r5, r2
   30d84:	bl	53c10 <mkdtemp@@Base+0x1c34>
   30d88:	cmp	r0, r4
   30d8a:	itt	lt
   30d8c:	mvnlt.w	r3, #2147483648	; 0x80000000
   30d90:	strlt.w	r3, [r6, #192]	; 0xc0
   30d94:	blt.n	30daa <error@@Base+0x18a6>
   30d96:	mov	r1, r5
   30d98:	mov	r0, r4
   30d9a:	bl	543dc <mkdtemp@@Base+0x2400>
   30d9e:	mov.w	r1, #1000	; 0x3e8
   30da2:	bl	543dc <mkdtemp@@Base+0x2400>
   30da6:	str.w	r0, [r6, #192]	; 0xc0
   30daa:	pop	{r4, r5, r6, pc}
   30dac:	ldr	r3, [r0, #0]
   30dae:	movs	r1, #1
   30db0:	movs	r2, #0
   30db2:	str.w	r1, [r3, #312]	; 0x138
   30db6:	ldr	r3, [r0, #0]
   30db8:	str.w	r2, [r3, #308]	; 0x134
   30dbc:	bx	lr
   30dbe:	nop
   30dc0:	ldr	r3, [r0, #0]
   30dc2:	ldr.w	r0, [r3, #312]	; 0x138
   30dc6:	bx	lr
   30dc8:	push	{r1, r2, r3}
   30dca:	ldr	r2, [pc, #104]	; (30e34 <error@@Base+0x1930>)
   30dcc:	push	{r4, r5, lr}
   30dce:	sub	sp, #8
   30dd0:	ldr	r3, [pc, #100]	; (30e38 <error@@Base+0x1934>)
   30dd2:	add	r2, pc
   30dd4:	ldr	r5, [sp, #20]
   30dd6:	mov	r4, r0
   30dd8:	ldr	r0, [r0, #28]
   30dda:	ldr	r3, [r2, r3]
   30ddc:	ldr	r3, [r3, #0]
   30dde:	str	r3, [sp, #4]
   30de0:	mov.w	r3, #0
   30de4:	blx	5904 <free@plt+0x4>
   30de8:	cbz	r5, 30e24 <error@@Base+0x1920>
   30dea:	add	r3, sp, #24
   30dec:	add.w	r0, r4, #28
   30df0:	mov	r2, r5
   30df2:	movs	r1, #1
   30df4:	str	r3, [sp, #0]
   30df6:	blx	6888 <__vasprintf_chk@plt>
   30dfa:	cmp	r0, #0
   30dfc:	blt.n	30e2a <error@@Base+0x1926>
   30dfe:	ldr	r3, [r4, #28]
   30e00:	cmp	r3, #0
   30e02:	ite	eq
   30e04:	mvneq.w	r0, #1
   30e08:	movne	r0, #0
   30e0a:	ldr	r2, [pc, #48]	; (30e3c <error@@Base+0x1938>)
   30e0c:	ldr	r3, [pc, #40]	; (30e38 <error@@Base+0x1934>)
   30e0e:	add	r2, pc
   30e10:	ldr	r3, [r2, r3]
   30e12:	ldr	r2, [r3, #0]
   30e14:	ldr	r3, [sp, #4]
   30e16:	eors	r2, r3
   30e18:	bne.n	30e30 <error@@Base+0x192c>
   30e1a:	add	sp, #8
   30e1c:	ldmia.w	sp!, {r4, r5, lr}
   30e20:	add	sp, #12
   30e22:	bx	lr
   30e24:	mov	r0, r5
   30e26:	str	r5, [r4, #28]
   30e28:	b.n	30e0a <error@@Base+0x1906>
   30e2a:	mvn.w	r0, #1
   30e2e:	b.n	30e0a <error@@Base+0x1906>
   30e30:	blx	620c <__stack_chk_fail@plt>
   30e34:	ldr	r2, [pc, #696]	; (310f0 <error@@Base+0x1bec>)
   30e36:	movs	r6, r0
   30e38:	lsls	r4, r3, #25
   30e3a:	movs	r0, r0
   30e3c:	ldr	r2, [pc, #456]	; (31008 <error@@Base+0x1b04>)
   30e3e:	movs	r6, r0
   30e40:	ldr	r2, [pc, #184]	; (30efc <error@@Base+0x19f8>)
   30e42:	ldr	r3, [pc, #188]	; (30f00 <error@@Base+0x19fc>)
   30e44:	add	r2, pc
   30e46:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   30e4a:	sub	sp, #276	; 0x114
   30e4c:	ldr	r3, [r2, r3]
   30e4e:	ldr	r3, [r3, #0]
   30e50:	str	r3, [sp, #268]	; 0x10c
   30e52:	mov.w	r3, #0
   30e56:	cmp	r0, #0
   30e58:	beq.n	30ede <error@@Base+0x19da>
   30e5a:	ldr	r4, [r0, #0]
   30e5c:	cmp	r4, #0
   30e5e:	beq.n	30ede <error@@Base+0x19da>
   30e60:	ldr	r3, [r4, #0]
   30e62:	adds	r0, r3, #1
   30e64:	beq.n	30ede <error@@Base+0x19da>
   30e66:	ldr	r2, [r4, #4]
   30e68:	adds	r1, r2, #1
   30e6a:	beq.n	30ede <error@@Base+0x19da>
   30e6c:	cmp	r3, r2
   30e6e:	it	eq
   30e70:	moveq	r0, #1
   30e72:	beq.n	30ee0 <error@@Base+0x19dc>
   30e74:	add	r7, sp, #12
   30e76:	movs	r5, #128	; 0x80
   30e78:	add	r6, sp, #4
   30e7a:	movs	r1, #0
   30e7c:	mov	r2, r5
   30e7e:	mov	r0, r7
   30e80:	str	r5, [sp, #4]
   30e82:	blx	5d94 <memset@plt>
   30e86:	ldr	r0, [r4, #0]
   30e88:	mov	r2, r6
   30e8a:	mov	r1, r7
   30e8c:	blx	5b88 <getpeername@plt>
   30e90:	adds	r0, #1
   30e92:	beq.n	30ede <error@@Base+0x19da>
   30e94:	add.w	r9, sp, #140	; 0x8c
   30e98:	add.w	r8, sp, #8
   30e9c:	mov	r2, r5
   30e9e:	movs	r1, #0
   30ea0:	mov	r0, r9
   30ea2:	str	r5, [sp, #8]
   30ea4:	blx	5d94 <memset@plt>
   30ea8:	ldr	r0, [r4, #4]
   30eaa:	mov	r2, r8
   30eac:	mov	r1, r9
   30eae:	blx	5b88 <getpeername@plt>
   30eb2:	adds	r0, #1
   30eb4:	beq.n	30ede <error@@Base+0x19da>
   30eb6:	ldr	r2, [r6, #0]
   30eb8:	ldr.w	r3, [r8]
   30ebc:	cmp	r2, r3
   30ebe:	bne.n	30ede <error@@Base+0x19da>
   30ec0:	mov	r1, r9
   30ec2:	mov	r0, r7
   30ec4:	blx	67dc <memcmp@plt+0x4>
   30ec8:	cbnz	r0, 30ede <error@@Base+0x19da>
   30eca:	ldrh	r0, [r7, #0]
   30ecc:	bic.w	r0, r0, #8
   30ed0:	uxth	r0, r0
   30ed2:	sub.w	r0, r0, #2
   30ed6:	clz	r0, r0
   30eda:	lsrs	r0, r0, #5
   30edc:	b.n	30ee0 <error@@Base+0x19dc>
   30ede:	movs	r0, #0
   30ee0:	ldr	r2, [pc, #32]	; (30f04 <error@@Base+0x1a00>)
   30ee2:	ldr	r3, [pc, #28]	; (30f00 <error@@Base+0x19fc>)
   30ee4:	add	r2, pc
   30ee6:	ldr	r3, [r2, r3]
   30ee8:	ldr	r2, [r3, #0]
   30eea:	ldr	r3, [sp, #268]	; 0x10c
   30eec:	eors	r2, r3
   30eee:	bne.n	30ef6 <error@@Base+0x19f2>
   30ef0:	add	sp, #276	; 0x114
   30ef2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   30ef6:	blx	620c <__stack_chk_fail@plt>
   30efa:	nop
   30efc:	ldr	r2, [pc, #240]	; (30ff0 <error@@Base+0x1aec>)
   30efe:	movs	r6, r0
   30f00:	lsls	r4, r3, #25
   30f02:	movs	r0, r0
   30f04:	ldr	r1, [pc, #624]	; (31178 <error@@Base+0x1c74>)
   30f06:	movs	r6, r0
   30f08:	cbz	r1, 30f26 <error@@Base+0x1a22>
   30f0a:	push	{r4, r5}
   30f0c:	ldr	r3, [r0, #0]
   30f0e:	ldrd	r4, r5, [r3, #224]	; 0xe0
   30f12:	strd	r4, r5, [r1]
   30f16:	cbz	r2, 30f22 <error@@Base+0x1a1e>
   30f18:	ldr	r3, [r0, #0]
   30f1a:	ldrd	r0, r1, [r3, #248]	; 0xf8
   30f1e:	strd	r0, r1, [r2]
   30f22:	pop	{r4, r5}
   30f24:	bx	lr
   30f26:	cbz	r2, 30f34 <error@@Base+0x1a30>
   30f28:	ldr	r3, [r0, #0]
   30f2a:	ldrd	r0, r1, [r3, #248]	; 0xf8
   30f2e:	strd	r0, r1, [r2]
   30f32:	bx	lr
   30f34:	bx	lr
   30f36:	nop
   30f38:	push	{r4, lr}
   30f3a:	sub	sp, #136	; 0x88
   30f3c:	add	r3, sp, #4
   30f3e:	ldr.w	ip, [pc, #108]	; 30fac <error@@Base+0x1aa8>
   30f42:	mov	r4, r0
   30f44:	movs	r2, #128	; 0x80
   30f46:	mov	r0, r3
   30f48:	ldr	r3, [pc, #100]	; (30fb0 <error@@Base+0x1aac>)
   30f4a:	add	ip, pc
   30f4c:	movs	r1, #0
   30f4e:	ldr.w	r3, [ip, r3]
   30f52:	ldr	r3, [r3, #0]
   30f54:	str	r3, [sp, #132]	; 0x84
   30f56:	mov.w	r3, #0
   30f5a:	str	r2, [sp, #0]
   30f5c:	blx	5d94 <memset@plt>
   30f60:	mov	r2, sp
   30f62:	mov	r3, r0
   30f64:	ldr	r0, [r4, #0]
   30f66:	mov	r1, r3
   30f68:	ldr	r0, [r0, #4]
   30f6a:	blx	68d0 <getsockname@plt>
   30f6e:	adds	r0, #1
   30f70:	it	eq
   30f72:	moveq	r0, #0
   30f74:	beq.n	30f7e <error@@Base+0x1a7a>
   30f76:	ldrh.w	r0, [sp, #4]
   30f7a:	cmp	r0, #10
   30f7c:	beq.n	30f92 <error@@Base+0x1a8e>
   30f7e:	ldr	r2, [pc, #52]	; (30fb4 <error@@Base+0x1ab0>)
   30f80:	ldr	r3, [pc, #44]	; (30fb0 <error@@Base+0x1aac>)
   30f82:	add	r2, pc
   30f84:	ldr	r3, [r2, r3]
   30f86:	ldr	r2, [r3, #0]
   30f88:	ldr	r3, [sp, #132]	; 0x84
   30f8a:	eors	r2, r3
   30f8c:	bne.n	30fa6 <error@@Base+0x1aa2>
   30f8e:	add	sp, #136	; 0x88
   30f90:	pop	{r4, pc}
   30f92:	ldrd	r2, r3, [sp, #12]
   30f96:	orrs	r3, r2
   30f98:	bne.n	30f7e <error@@Base+0x1a7a>
   30f9a:	ldr	r3, [sp, #20]
   30f9c:	cmn.w	r3, #65536	; 0x10000
   30fa0:	it	eq
   30fa2:	moveq	r0, #2
   30fa4:	b.n	30f7e <error@@Base+0x1a7a>
   30fa6:	blx	620c <__stack_chk_fail@plt>
   30faa:	nop
   30fac:	ldr	r1, [pc, #216]	; (31088 <error@@Base+0x1b84>)
   30fae:	movs	r6, r0
   30fb0:	lsls	r4, r3, #25
   30fb2:	movs	r0, r0
   30fb4:	ldr	r0, [pc, #1016]	; (313b0 <error@@Base+0x1eac>)
   30fb6:	movs	r6, r0
   30fb8:	push	{r4, lr}
   30fba:	mov	r4, r0
   30fbc:	ldr	r3, [r0, #0]
   30fbe:	ldr	r0, [r3, #0]
   30fc0:	bl	36c34 <error@@Base+0x7730>
   30fc4:	ldr	r3, [r4, #0]
   30fc6:	ldrd	r3, r0, [r3]
   30fca:	cmp	r0, r3
   30fcc:	bne.n	30fd0 <error@@Base+0x1acc>
   30fce:	pop	{r4, pc}
   30fd0:	ldmia.w	sp!, {r4, lr}
   30fd4:	b.w	36c34 <error@@Base+0x7730>
   30fd8:	ldr	r3, [r0, #0]
   30fda:	ldr	r0, [r3, #0]
   30fdc:	bx	lr
   30fde:	nop
   30fe0:	ldr	r3, [r0, #0]
   30fe2:	ldr	r0, [r3, #4]
   30fe4:	bx	lr
   30fe6:	nop
   30fe8:	ldr	r3, [r0, #8]
   30fea:	cbz	r3, 30ff0 <error@@Base+0x1aec>
   30fec:	mov	r0, r3
   30fee:	bx	lr
   30ff0:	push	{r4, r5, r6, lr}
   30ff2:	mov	r4, r0
   30ff4:	bl	30e40 <error@@Base+0x193c>
   30ff8:	cbz	r0, 3102a <error@@Base+0x1b26>
   30ffa:	ldr	r3, [r4, #0]
   30ffc:	ldr	r5, [r3, #0]
   30ffe:	mov	r0, r5
   31000:	bl	269e0 <__read_chk@plt+0x1ff7c>
   31004:	mov	r3, r0
   31006:	mov	r0, r5
   31008:	str	r3, [r4, #8]
   3100a:	bl	26ab4 <__read_chk@plt+0x20050>
   3100e:	mov	r3, r0
   31010:	mov	r0, r5
   31012:	str	r3, [r4, #12]
   31014:	bl	26a00 <__read_chk@plt+0x1ff9c>
   31018:	mov	r3, r0
   3101a:	mov	r0, r5
   3101c:	str	r3, [r4, #16]
   3101e:	bl	26ab8 <__read_chk@plt+0x20054>
   31022:	ldr	r3, [r4, #8]
   31024:	str	r0, [r4, #20]
   31026:	mov	r0, r3
   31028:	pop	{r4, r5, r6, pc}
   3102a:	ldr	r5, [pc, #32]	; (3104c <error@@Base+0x1b48>)
   3102c:	movw	r6, #65535	; 0xffff
   31030:	add	r5, pc
   31032:	mov	r0, r5
   31034:	bl	35a94 <error@@Base+0x6590>
   31038:	str	r6, [r4, #12]
   3103a:	mov	r3, r0
   3103c:	mov	r0, r5
   3103e:	str	r3, [r4, #8]
   31040:	bl	35a94 <error@@Base+0x6590>
   31044:	ldr	r3, [r4, #8]
   31046:	strd	r0, r6, [r4, #16]
   3104a:	b.n	31026 <error@@Base+0x1b22>
   3104c:	ldr	r6, [pc, #912]	; (313e0 <error@@Base+0x1edc>)
   3104e:	movs	r2, r0
   31050:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   31054:	mov	r5, r0
   31056:	ldr	r0, [pc, #184]	; (31110 <error@@Base+0x1c0c>)
   31058:	sub	sp, #24
   3105a:	mov	r7, r1
   3105c:	mov	r8, r2
   3105e:	add	r0, pc
   31060:	bl	2d5b4 <__read_chk@plt+0x26b50>
   31064:	mov	r4, r0
   31066:	cmp	r0, #0
   31068:	beq.n	31100 <error@@Base+0x1bfc>
   3106a:	cmp	r5, #0
   3106c:	beq.n	310e6 <error@@Base+0x1be2>
   3106e:	ldr	r6, [r5, #0]
   31070:	movs	r3, #0
   31072:	ldr	r2, [pc, #160]	; (31114 <error@@Base+0x1c10>)
   31074:	mov	r1, r4
   31076:	add.w	r0, r6, #16
   3107a:	str	r7, [r6, #0]
   3107c:	add	r2, pc
   3107e:	str.w	r8, [r6, #4]
   31082:	movs	r7, #1
   31084:	strd	r3, r3, [sp]
   31088:	str	r7, [sp, #8]
   3108a:	str	r2, [sp, #20]
   3108c:	bl	2d6a8 <__read_chk@plt+0x26c44>
   31090:	mov	r3, r0
   31092:	cbnz	r0, 310c2 <error@@Base+0x1bbe>
   31094:	strd	r0, r0, [sp, #4]
   31098:	mov	r1, r4
   3109a:	str	r0, [sp, #0]
   3109c:	add.w	r0, r6, #12
   310a0:	ldr	r2, [sp, #20]
   310a2:	bl	2d6a8 <__read_chk@plt+0x26c44>
   310a6:	mov	r3, r0
   310a8:	cbnz	r0, 310c2 <error@@Base+0x1bbe>
   310aa:	str.w	r0, [r6, #200]	; 0xc8
   310ae:	mov	r0, r5
   310b0:	str.w	r3, [r6, #196]	; 0xc4
   310b4:	mov	r4, r5
   310b6:	bl	30fe8 <error@@Base+0x1ae4>
   310ba:	mov	r0, r4
   310bc:	add	sp, #24
   310be:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   310c2:	mov	r0, r3
   310c4:	movs	r4, #0
   310c6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   310ca:	ldr	r1, [pc, #76]	; (31118 <error@@Base+0x1c14>)
   310cc:	add	r1, pc
   310ce:	mov	r2, r0
   310d0:	ldr	r0, [pc, #72]	; (3111c <error@@Base+0x1c18>)
   310d2:	add	r0, pc
   310d4:	bl	2f504 <error@@Base>
   310d8:	mov	r0, r5
   310da:	blx	5904 <free@plt+0x4>
   310de:	mov	r0, r4
   310e0:	add	sp, #24
   310e2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   310e6:	bl	30c60 <error@@Base+0x175c>
   310ea:	mov	r5, r0
   310ec:	cmp	r0, #0
   310ee:	bne.n	3106e <error@@Base+0x1b6a>
   310f0:	mov	r4, r0
   310f2:	ldr	r1, [pc, #44]	; (31120 <error@@Base+0x1c1c>)
   310f4:	ldr	r0, [pc, #44]	; (31124 <error@@Base+0x1c20>)
   310f6:	add	r1, pc
   310f8:	add	r0, pc
   310fa:	bl	2f504 <error@@Base>
   310fe:	b.n	310ba <error@@Base+0x1bb6>
   31100:	ldr	r1, [pc, #36]	; (31128 <error@@Base+0x1c24>)
   31102:	ldr	r0, [pc, #40]	; (3112c <error@@Base+0x1c28>)
   31104:	add	r1, pc
   31106:	add	r0, pc
   31108:	bl	2f504 <error@@Base>
   3110c:	b.n	310ba <error@@Base+0x1bb6>
   3110e:	nop
   31110:	subs	r0, #86	; 0x56
   31112:	movs	r2, r0
   31114:	movs	r3, #32
   31116:	movs	r3, r0
   31118:	subs	r4, r1, r2
   3111a:	movs	r3, r0
   3111c:	asrs	r6, r1, #20
   3111e:	movs	r3, r0
   31120:	subs	r2, r4, r1
   31122:	movs	r3, r0
   31124:	asrs	r0, r1, #19
   31126:	movs	r3, r0
   31128:	subs	r4, r2, r1
   3112a:	movs	r3, r0
   3112c:	asrs	r2, r3, #18
   3112e:	movs	r3, r0
   31130:	ldr	r2, [pc, #180]	; (311e8 <error@@Base+0x1ce4>)
   31132:	ldr	r3, [pc, #184]	; (311ec <error@@Base+0x1ce8>)
   31134:	add	r2, pc
   31136:	push	{r4, r5, r6, r7, lr}
   31138:	subw	sp, sp, #1052	; 0x41c
   3113c:	ldr	r4, [r0, #0]
   3113e:	mov	r7, r0
   31140:	ldr	r3, [r2, r3]
   31142:	ldr	r3, [r3, #0]
   31144:	str.w	r3, [sp, #1044]	; 0x414
   31148:	mov.w	r3, #0
   3114c:	ldr.w	r3, [r4, #300]	; 0x12c
   31150:	cbz	r3, 311ae <error@@Base+0x1caa>
   31152:	ldr.w	r5, [r4, #296]	; 0x128
   31156:	add	r6, sp, #20
   31158:	mov.w	r2, #1024	; 0x400
   3115c:	movs	r1, #97	; 0x61
   3115e:	cmp.w	r5, #262144	; 0x40000
   31162:	mov	r0, r6
   31164:	ite	cc
   31166:	rsbcc	r5, r5, #262144	; 0x40000
   3116a:	movcs.w	r5, #262144	; 0x40000
   3116e:	blx	5d94 <memset@plt>
   31172:	b.n	31182 <error@@Base+0x1c7e>
   31174:	ldr	r0, [r4, #32]
   31176:	mov.w	r2, #1024	; 0x400
   3117a:	mov	r1, r6
   3117c:	bl	2419c <__read_chk@plt+0x1d738>
   31180:	cbnz	r0, 311cc <error@@Base+0x1cc8>
   31182:	ldr	r0, [r4, #32]
   31184:	bl	1dff8 <__read_chk@plt+0x17594>
   31188:	cmp	r0, r5
   3118a:	bcc.n	31174 <error@@Base+0x1c70>
   3118c:	ldr.w	r1, [r4, #208]	; 0xd0
   31190:	ldr	r0, [r4, #32]
   31192:	ldr.w	r6, [r4, #300]	; 0x12c
   31196:	movs	r4, #0
   31198:	str	r1, [sp, #12]
   3119a:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3119e:	ldr	r1, [sp, #12]
   311a0:	mov	r3, r5
   311a2:	strd	r4, r4, [sp]
   311a6:	mov	r2, r0
   311a8:	mov	r0, r6
   311aa:	bl	367b0 <error@@Base+0x72ac>
   311ae:	mov	r0, r7
   311b0:	bl	30fe8 <error@@Base+0x1ae4>
   311b4:	str	r0, [sp, #12]
   311b6:	mov	r0, r7
   311b8:	bl	30fe8 <error@@Base+0x1ae4>
   311bc:	ldr	r0, [pc, #48]	; (311f0 <error@@Base+0x1cec>)
   311be:	ldr	r1, [sp, #12]
   311c0:	add	r0, pc
   311c2:	ldr	r2, [r7, #12]
   311c4:	bl	2f590 <error@@Base+0x8c>
   311c8:	mvn.w	r0, #29
   311cc:	ldr	r2, [pc, #36]	; (311f4 <error@@Base+0x1cf0>)
   311ce:	ldr	r3, [pc, #28]	; (311ec <error@@Base+0x1ce8>)
   311d0:	add	r2, pc
   311d2:	ldr	r3, [r2, r3]
   311d4:	ldr	r2, [r3, #0]
   311d6:	ldr.w	r3, [sp, #1044]	; 0x414
   311da:	eors	r2, r3
   311dc:	bne.n	311e4 <error@@Base+0x1ce0>
   311de:	addw	sp, sp, #1052	; 0x41c
   311e2:	pop	{r4, r5, r6, r7, pc}
   311e4:	blx	620c <__stack_chk_fail@plt>
   311e8:	bxns	r9
   311ea:	movs	r6, r0
   311ec:	lsls	r4, r3, #25
   311ee:	movs	r0, r0
   311f0:	asrs	r4, r7, #16
   311f2:	movs	r3, r0
   311f4:	mov	r8, r6
   311f6:	movs	r6, r0
   311f8:	push	{r4, lr}
   311fa:	mov	r4, r0
   311fc:	bl	30fe8 <error@@Base+0x1ae4>
   31200:	ldr	r0, [r4, #12]
   31202:	pop	{r4, pc}
   31204:	push	{r4, lr}
   31206:	mov	r4, r0
   31208:	bl	30fe8 <error@@Base+0x1ae4>
   3120c:	ldr	r0, [r4, #16]
   3120e:	pop	{r4, pc}
   31210:	push	{r4, lr}
   31212:	mov	r4, r0
   31214:	bl	30fe8 <error@@Base+0x1ae4>
   31218:	ldr	r0, [r4, #20]
   3121a:	pop	{r4, pc}
   3121c:	push	{r3, r4, r5, lr}
   3121e:	ldr	r5, [r0, #24]
   31220:	cbz	r5, 31226 <error@@Base+0x1d22>
   31222:	mov	r0, r5
   31224:	pop	{r3, r4, r5, pc}
   31226:	mov	r4, r0
   31228:	bl	30e40 <error@@Base+0x193c>
   3122c:	cmp	r0, #0
   3122e:	beq.n	31222 <error@@Base+0x1d1e>
   31230:	ldr	r3, [r4, #0]
   31232:	ldr	r0, [r3, #0]
   31234:	bl	36ea0 <error@@Base+0x799c>
   31238:	mov	r5, r0
   3123a:	str	r0, [r4, #24]
   3123c:	mov	r0, r5
   3123e:	pop	{r3, r4, r5, pc}
   31240:	movs	r1, #1
   31242:	b.w	304e0 <error@@Base+0xfdc>
   31246:	nop
   31248:	movs	r1, #0
   3124a:	b.w	304e0 <error@@Base+0xfdc>
   3124e:	nop
   31250:	ldr	r3, [r0, #0]
   31252:	str	r1, [r3, #8]
   31254:	bx	lr
   31256:	nop
   31258:	ldr	r3, [r0, #0]
   3125a:	ldr	r0, [r3, #8]
   3125c:	bx	lr
   3125e:	nop
   31260:	push	{r3, r4, r5, lr}
   31262:	ldr	r3, [r0, #4]
   31264:	cbz	r3, 3127c <error@@Base+0x1d78>
   31266:	adds	r4, r1, #2
   31268:	mov	r5, r0
   3126a:	ldr.w	r0, [r3, r4, lsl #2]
   3126e:	cbz	r0, 3127c <error@@Base+0x1d78>
   31270:	bl	42304 <error@@Base+0x12e00>
   31274:	ldr	r3, [r5, #4]
   31276:	movs	r2, #0
   31278:	str.w	r2, [r3, r4, lsl #2]
   3127c:	pop	{r3, r4, r5, pc}
   3127e:	nop
   31280:	cmp	r1, #1
   31282:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31286:	mov	r8, r0
   31288:	ldr	r5, [r0, #0]
   3128a:	sub	sp, #44	; 0x2c
   3128c:	mov	r6, r1
   3128e:	beq.w	31414 <error@@Base+0x1f10>
   31292:	ldr.w	sl, [pc, #500]	; 31488 <error@@Base+0x1f84>
   31296:	add.w	r9, r5, #12
   3129a:	ldr	r0, [pc, #496]	; (3148c <error@@Base+0x1f88>)
   3129c:	add.w	r7, r5, #208	; 0xd0
   312a0:	add	sl, pc
   312a2:	add	r0, pc
   312a4:	bl	2f68c <error@@Base+0x188>
   312a8:	add.w	r3, r5, #256	; 0x100
   312ac:	str	r3, [sp, #36]	; 0x24
   312ae:	movs	r3, #0
   312b0:	str	r3, [sp, #32]
   312b2:	add.w	r4, r5, r6, lsl #2
   312b6:	ldr.w	r3, [r4, #196]	; 0xc4
   312ba:	cbz	r3, 312fc <error@@Base+0x1df8>
   312bc:	ldrd	r0, r1, [r5, #240]	; 0xf0
   312c0:	mov	r2, sl
   312c2:	ldr	r3, [pc, #460]	; (31490 <error@@Base+0x1f8c>)
   312c4:	strd	r0, r1, [sp, #24]
   312c8:	add	r3, pc
   312ca:	ldrd	fp, ip, [r5, #248]	; 0xf8
   312ce:	add.w	r1, r3, #28
   312d2:	ldr	r0, [pc, #448]	; (31494 <error@@Base+0x1f90>)
   312d4:	strd	fp, ip, [sp, #16]
   312d8:	add	r0, pc
   312da:	ldrd	fp, ip, [r5, #216]	; 0xd8
   312de:	strd	fp, ip, [sp, #8]
   312e2:	ldrd	fp, ip, [r5, #224]	; 0xe0
   312e6:	strd	fp, ip, [sp]
   312ea:	bl	2f638 <error@@Base+0x134>
   312ee:	ldr.w	r0, [r4, #196]	; 0xc4
   312f2:	bl	42304 <error@@Base+0x12e00>
   312f6:	movs	r3, #0
   312f8:	str.w	r3, [r4, #196]	; 0xc4
   312fc:	movs	r2, #0
   312fe:	movs	r3, #0
   31300:	movs	r1, #0
   31302:	strd	r2, r3, [r7, #8]
   31306:	str	r1, [r7, #4]
   31308:	adds	r2, r6, #2
   3130a:	ldr.w	r3, [r8, #4]
   3130e:	ldr.w	r3, [r3, r2, lsl #2]
   31312:	str.w	r3, [r4, #196]	; 0xc4
   31316:	cmp	r3, #0
   31318:	beq.w	31482 <error@@Base+0x1f7e>
   3131c:	ldr.w	r3, [r8, #4]
   31320:	str.w	r1, [r3, r2, lsl #2]
   31324:	ldr.w	r4, [r4, #196]	; 0xc4
   31328:	ldr	r0, [r4, #4]
   3132a:	bl	2d594 <__read_chk@plt+0x26b30>
   3132e:	cmp	r0, #0
   31330:	beq.n	313d4 <error@@Base+0x1ed0>
   31332:	movs	r3, #1
   31334:	str	r3, [r4, #36]	; 0x24
   31336:	ldr.w	r0, [r9]
   3133a:	bl	2d96c <__read_chk@plt+0x26f08>
   3133e:	ldr	r7, [sp, #32]
   31340:	movs	r3, #0
   31342:	str.w	r3, [r9]
   31346:	ldr	r3, [r4, #12]
   31348:	mov	r0, r9
   3134a:	ldr	r2, [r4, #24]
   3134c:	ldr	r1, [r4, #4]
   3134e:	str	r7, [sp, #8]
   31350:	ldr	r7, [r4, #16]
   31352:	str	r7, [sp, #4]
   31354:	ldr	r7, [r4, #28]
   31356:	str	r7, [sp, #0]
   31358:	bl	2d6a8 <__read_chk@plt+0x26c44>
   3135c:	mov	r7, r0
   3135e:	cbnz	r0, 313cc <error@@Base+0x1ec8>
   31360:	ldr.w	r3, [r5, #324]	; 0x144
   31364:	cmp	r3, #0
   31366:	beq.n	31444 <error@@Base+0x1f40>
   31368:	ldr	r3, [r4, #68]	; 0x44
   3136a:	cmp	r3, #1
   3136c:	beq.n	313f2 <error@@Base+0x1eee>
   3136e:	cmp	r3, #2
   31370:	beq.n	313ea <error@@Base+0x1ee6>
   31372:	ldr	r1, [r4, #20]
   31374:	cmp	r1, #15
   31376:	bls.n	31434 <error@@Base+0x1f30>
   31378:	lsls	r1, r1, #1
   3137a:	movs	r3, #1
   3137c:	sub.w	r0, r1, #32
   31380:	rsb	r2, r1, #32
   31384:	lsl.w	r9, r3, r0
   31388:	lsr.w	r2, r3, r2
   3138c:	orr.w	r9, r9, r2
   31390:	lsl.w	r8, r3, r1
   31394:	ldr	r3, [sp, #36]	; 0x24
   31396:	strd	r8, r9, [r3]
   3139a:	ldrd	r0, r1, [r5, #272]	; 0x110
   3139e:	orrs.w	r3, r0, r1
   313a2:	beq.n	313be <error@@Base+0x1eba>
   313a4:	ldr	r2, [r4, #20]
   313a6:	movs	r3, #0
   313a8:	bl	542d8 <mkdtemp@@Base+0x22fc>
   313ac:	ldr	r3, [sp, #36]	; 0x24
   313ae:	cmp	r1, r9
   313b0:	it	eq
   313b2:	cmpeq	r0, r8
   313b4:	itt	cc
   313b6:	movcc	r8, r0
   313b8:	movcc	r9, r1
   313ba:	strd	r8, r9, [r3]
   313be:	ldr	r0, [pc, #216]	; (31498 <error@@Base+0x1f94>)
   313c0:	mov	r2, r8
   313c2:	mov	r3, r9
   313c4:	mov	r1, sl
   313c6:	add	r0, pc
   313c8:	bl	2f638 <error@@Base+0x134>
   313cc:	mov	r0, r7
   313ce:	add	sp, #44	; 0x2c
   313d0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   313d4:	add.w	r0, r4, #32
   313d8:	bl	36760 <error@@Base+0x725c>
   313dc:	mov	r7, r0
   313de:	cmp	r0, #0
   313e0:	beq.n	31332 <error@@Base+0x1e2e>
   313e2:	mov	r0, r7
   313e4:	add	sp, #44	; 0x2c
   313e6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   313ea:	ldr.w	r3, [r5, #184]	; 0xb8
   313ee:	cmp	r3, #0
   313f0:	beq.n	31372 <error@@Base+0x1e6e>
   313f2:	ldr	r3, [r4, #72]	; 0x48
   313f4:	cmp	r3, #0
   313f6:	bne.n	31372 <error@@Base+0x1e6e>
   313f8:	ldr.w	r9, [r8]
   313fc:	ldr.w	r3, [r9, #36]	; 0x24
   31400:	cbz	r3, 31470 <error@@Base+0x1f6c>
   31402:	cmp	r6, #1
   31404:	beq.n	31462 <error@@Base+0x1f5e>
   31406:	mov	r0, r8
   31408:	bl	30658 <error@@Base+0x1154>
   3140c:	cbnz	r0, 3146c <error@@Base+0x1f68>
   3140e:	movs	r3, #1
   31410:	str	r3, [r4, #72]	; 0x48
   31412:	b.n	31372 <error@@Base+0x1e6e>
   31414:	ldr	r0, [pc, #132]	; (3149c <error@@Base+0x1f98>)
   31416:	add.w	r9, r5, #16
   3141a:	ldr.w	sl, [pc, #132]	; 314a0 <error@@Base+0x1f9c>
   3141e:	add.w	r7, r5, #232	; 0xe8
   31422:	add	r0, pc
   31424:	bl	2f68c <error@@Base+0x188>
   31428:	add	sl, pc
   3142a:	add.w	r3, r5, #264	; 0x108
   3142e:	strd	r6, r3, [sp, #32]
   31432:	b.n	312b2 <error@@Base+0x1dae>
   31434:	mov.w	r0, #1073741824	; 0x40000000
   31438:	mov.w	r9, #0
   3143c:	bl	53998 <mkdtemp@@Base+0x19bc>
   31440:	mov	r8, r0
   31442:	b.n	31394 <error@@Base+0x1e90>
   31444:	ldr.w	r0, [r9]
   31448:	bl	2d6a4 <__read_chk@plt+0x26c40>
   3144c:	mov	r1, r0
   3144e:	cmp	r0, #0
   31450:	beq.n	31368 <error@@Base+0x1e64>
   31452:	ldr	r0, [pc, #80]	; (314a4 <error@@Base+0x1fa0>)
   31454:	add	r0, pc
   31456:	bl	2f504 <error@@Base>
   3145a:	movs	r3, #1
   3145c:	str.w	r3, [r5, #324]	; 0x144
   31460:	b.n	31368 <error@@Base+0x1e64>
   31462:	mov	r0, r8
   31464:	bl	30b98 <error@@Base+0x1694>
   31468:	cmp	r0, #0
   3146a:	beq.n	3140e <error@@Base+0x1f0a>
   3146c:	mov	r7, r0
   3146e:	b.n	313cc <error@@Base+0x1ec8>
   31470:	bl	1dbe8 <__read_chk@plt+0x17184>
   31474:	str.w	r0, [r9, #36]	; 0x24
   31478:	cmp	r0, #0
   3147a:	bne.n	31402 <error@@Base+0x1efe>
   3147c:	mvn.w	r7, #1
   31480:	b.n	313cc <error@@Base+0x1ec8>
   31482:	mov.w	r7, #4294967295	; 0xffffffff
   31486:	b.n	313cc <error@@Base+0x1ec8>
   31488:	ldrh	r4, [r3, #10]
   3148a:	movs	r2, r0
   3148c:	asrs	r2, r7, #15
   3148e:	movs	r3, r0
   31490:	adds	r0, r2, r2
   31492:	movs	r3, r0
   31494:	asrs	r4, r1, #13
   31496:	movs	r3, r0
   31498:	asrs	r2, r7, #10
   3149a:	movs	r3, r0
   3149c:	asrs	r2, r7, #9
   3149e:	movs	r3, r0
   314a0:	strh	r0, [r4, #62]	; 0x3e
   314a2:	movs	r2, r0
   314a4:	asrs	r0, r4, #8
   314a6:	movs	r3, r0
   314a8:	subs	r0, #93	; 0x5d
   314aa:	cmp	r0, #2
   314ac:	ite	ls
   314ae:	movls	r0, #0
   314b0:	movhi	r0, #1
   314b2:	bx	lr
   314b4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   314b8:	sub	sp, #116	; 0x74
   314ba:	ldr	r2, [pc, #900]	; (31840 <error@@Base+0x233c>)
   314bc:	ldr	r4, [r0, #0]
   314be:	ldr	r3, [pc, #900]	; (31844 <error@@Base+0x2340>)
   314c0:	add	r2, pc
   314c2:	ldr.w	r7, [r4, #200]	; 0xc8
   314c6:	ldr	r3, [r2, r3]
   314c8:	ldr	r3, [r3, #0]
   314ca:	str	r3, [sp, #108]	; 0x6c
   314cc:	mov.w	r3, #0
   314d0:	str	r0, [sp, #32]
   314d2:	cmp	r7, #0
   314d4:	beq.w	31744 <error@@Base+0x2240>
   314d8:	ldr	r0, [r7, #4]
   314da:	add.w	sl, r7, #32
   314de:	bl	2d594 <__read_chk@plt+0x26b30>
   314e2:	str	r0, [sp, #24]
   314e4:	cbz	r0, 314f4 <error@@Base+0x1ff0>
   314e6:	movs	r3, #4
   314e8:	ldr.w	r8, [r7, #20]
   314ec:	mov.w	sl, #0
   314f0:	str	r3, [sp, #20]
   314f2:	b.n	31504 <error@@Base+0x2000>
   314f4:	ldr	r3, [r7, #36]	; 0x24
   314f6:	ldr.w	r8, [r7, #20]
   314fa:	cmp	r3, #0
   314fc:	bne.w	31736 <error@@Base+0x2232>
   31500:	ldr	r3, [sp, #24]
   31502:	str	r3, [sp, #20]
   31504:	ldr	r0, [r4, #28]
   31506:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3150a:	ldrb.w	r9, [r0, #5]
   3150e:	sub.w	r3, r9, #93	; 0x5d
   31512:	cmp	r3, #2
   31514:	bls.n	31520 <error@@Base+0x201c>
   31516:	ldr	r0, [pc, #816]	; (31848 <error@@Base+0x2344>)
   31518:	mov	r1, r9
   3151a:	add	r0, pc
   3151c:	bl	2f6e0 <error@@Base+0x1dc>
   31520:	ldr	r3, [r7, #72]	; 0x48
   31522:	ldr	r0, [r4, #28]
   31524:	cmp	r3, #0
   31526:	bne.w	31772 <error@@Base+0x226e>
   3152a:	uxtb.w	r6, r8
   3152e:	mov	fp, r8
   31530:	bl	1dff8 <__read_chk@plt+0x17594>
   31534:	ldr	r3, [sp, #20]
   31536:	mov	r1, fp
   31538:	subs	r3, r0, r3
   3153a:	str	r3, [sp, #28]
   3153c:	mov	r0, r3
   3153e:	bl	53bf4 <mkdtemp@@Base+0x1c18>
   31542:	ldr	r3, [sp, #28]
   31544:	ldrb.w	r2, [r4, #288]	; 0x120
   31548:	str	r3, [sp, #36]	; 0x24
   3154a:	str	r2, [sp, #28]
   3154c:	subs	r1, r6, r1
   3154e:	uxtb	r5, r1
   31550:	cmp	r5, #3
   31552:	itt	ls
   31554:	addls	r5, r5, r6
   31556:	uxtbls	r5, r5
   31558:	cbz	r2, 315ae <error@@Base+0x20aa>
   3155a:	mov.w	r1, #4294967295	; 0xffffffff
   3155e:	mov	r0, r8
   31560:	bl	54314 <mkdtemp@@Base+0x2338>
   31564:	ldr	r2, [sp, #28]
   31566:	mov	r1, r2
   31568:	bl	54314 <mkdtemp@@Base+0x2338>
   3156c:	mov	r1, r8
   3156e:	bl	53c10 <mkdtemp@@Base+0x1c34>
   31572:	ldr	r2, [sp, #28]
   31574:	mul.w	r6, r0, r6
   31578:	and.w	r6, r6, #255	; 0xff
   3157c:	strb.w	r6, [r4, #288]	; 0x120
   31580:	cmp	r2, r6
   31582:	bhi.w	3182a <error@@Base+0x2326>
   31586:	ldr	r3, [sp, #36]	; 0x24
   31588:	mov	r1, r6
   3158a:	adds	r0, r5, r3
   3158c:	bl	53bf4 <mkdtemp@@Base+0x1c18>
   31590:	uxtb	r1, r1
   31592:	cmp	r6, r1
   31594:	bcc.w	3182a <error@@Base+0x2326>
   31598:	add	r6, r5
   3159a:	subs	r6, r6, r1
   3159c:	and.w	r6, r6, #255	; 0xff
   315a0:	cmp	r5, r6
   315a2:	bhi.w	3182a <error@@Base+0x2326>
   315a6:	mov	r5, r6
   315a8:	movs	r3, #0
   315aa:	strb.w	r3, [r4, #288]	; 0x120
   315ae:	add.w	r8, sp, #40	; 0x28
   315b2:	ldr	r0, [r4, #28]
   315b4:	mov	r1, r5
   315b6:	mov	r2, r8
   315b8:	bl	1e274 <__read_chk@plt+0x17810>
   315bc:	mov	r6, r0
   315be:	cmp	r0, #0
   315c0:	bne.w	3171c <error@@Base+0x2218>
   315c4:	cbz	r7, 315d2 <error@@Base+0x20ce>
   315c6:	ldr	r0, [r4, #16]
   315c8:	bl	2d5b0 <__read_chk@plt+0x26b4c>
   315cc:	cmp	r0, #0
   315ce:	beq.w	317d8 <error@@Base+0x22d4>
   315d2:	ldr	r0, [sp, #40]	; 0x28
   315d4:	mov.w	r2, #4294967295	; 0xffffffff
   315d8:	mov	r1, r5
   315da:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   315de:	ldr	r0, [r4, #28]
   315e0:	bl	1dff8 <__read_chk@plt+0x17594>
   315e4:	mov	r7, r0
   315e6:	ldr	r0, [r4, #28]
   315e8:	bl	1e11c <__read_chk@plt+0x176b8>
   315ec:	str	r0, [sp, #40]	; 0x28
   315ee:	cmp	r0, #0
   315f0:	beq.w	31830 <error@@Base+0x232c>
   315f4:	subs	r3, r7, #4
   315f6:	lsrs	r2, r3, #24
   315f8:	strb	r2, [r0, #0]
   315fa:	ldr	r2, [sp, #40]	; 0x28
   315fc:	lsrs	r0, r3, #16
   315fe:	lsrs	r1, r3, #8
   31600:	strb	r0, [r2, #1]
   31602:	ldr	r2, [sp, #40]	; 0x28
   31604:	strb	r1, [r2, #2]
   31606:	ldr	r2, [sp, #40]	; 0x28
   31608:	strb	r3, [r2, #3]
   3160a:	ldr	r3, [sp, #40]	; 0x28
   3160c:	strb	r5, [r3, #4]
   3160e:	cmp.w	sl, #0
   31612:	beq.n	31646 <error@@Base+0x2142>
   31614:	ldr.w	r3, [sl, #4]
   31618:	ldr	r0, [r4, #28]
   3161a:	cbz	r3, 31648 <error@@Base+0x2144>
   3161c:	ldr.w	r3, [sl, #24]
   31620:	cbnz	r3, 31648 <error@@Base+0x2144>
   31622:	ldr.w	r1, [r4, #232]	; 0xe8
   31626:	add	r5, sp, #44	; 0x2c
   31628:	str	r1, [sp, #28]
   3162a:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3162e:	movs	r3, #64	; 0x40
   31630:	ldr	r1, [sp, #28]
   31632:	str	r3, [sp, #4]
   31634:	mov	r3, r7
   31636:	str	r5, [sp, #0]
   31638:	mov	r2, r0
   3163a:	mov	r0, sl
   3163c:	bl	367b0 <error@@Base+0x72ac>
   31640:	mov	r6, r0
   31642:	cmp	r0, #0
   31644:	bne.n	3171c <error@@Base+0x2218>
   31646:	ldr	r0, [r4, #28]
   31648:	ldr	r5, [r4, #24]
   3164a:	bl	1dff8 <__read_chk@plt+0x17594>
   3164e:	ldr	r3, [sp, #24]
   31650:	mov	r2, r8
   31652:	adds	r1, r0, r3
   31654:	mov	r0, r5
   31656:	bl	1e274 <__read_chk@plt+0x17810>
   3165a:	mov	r6, r0
   3165c:	cmp	r0, #0
   3165e:	bne.n	3171c <error@@Base+0x2218>
   31660:	ldr.w	r1, [r4, #232]	; 0xe8
   31664:	ldr	r2, [sp, #40]	; 0x28
   31666:	ldr	r0, [r4, #28]
   31668:	ldr	r5, [r4, #16]
   3166a:	str	r1, [sp, #36]	; 0x24
   3166c:	str	r2, [sp, #28]
   3166e:	bl	1e0c0 <__read_chk@plt+0x1765c>
   31672:	ldr	r6, [sp, #20]
   31674:	ldr	r2, [sp, #28]
   31676:	ldr	r1, [sp, #36]	; 0x24
   31678:	mov	r3, r0
   3167a:	mov	r0, r5
   3167c:	ldr	r5, [sp, #24]
   3167e:	str	r5, [sp, #8]
   31680:	subs	r5, r7, r6
   31682:	strd	r5, r6, [sp]
   31686:	bl	2d7f0 <__read_chk@plt+0x26d8c>
   3168a:	mov	r6, r0
   3168c:	cmp	r0, #0
   3168e:	bne.n	3171c <error@@Base+0x2218>
   31690:	cmp.w	sl, #0
   31694:	beq.n	316ba <error@@Base+0x21b6>
   31696:	ldr.w	r3, [sl, #4]
   3169a:	cbz	r3, 316ba <error@@Base+0x21b6>
   3169c:	ldr.w	r3, [sl, #24]
   316a0:	cmp	r3, #0
   316a2:	bne.w	317f4 <error@@Base+0x22f0>
   316a6:	add	r5, sp, #44	; 0x2c
   316a8:	ldr.w	r2, [sl, #8]
   316ac:	mov	r1, r5
   316ae:	ldr	r0, [r4, #24]
   316b0:	bl	2419c <__read_chk@plt+0x1d738>
   316b4:	cmp	r0, #0
   316b6:	bne.w	31810 <error@@Base+0x230c>
   316ba:	ldr.w	r3, [r4, #232]	; 0xe8
   316be:	adds	r3, #1
   316c0:	str.w	r3, [r4, #232]	; 0xe8
   316c4:	cmp	r3, #0
   316c6:	beq.w	31814 <error@@Base+0x2310>
   316ca:	ldr.w	r3, [r4, #236]	; 0xec
   316ce:	adds	r3, #1
   316d0:	str.w	r3, [r4, #236]	; 0xec
   316d4:	cbnz	r3, 316e2 <error@@Base+0x21de>
   316d6:	ldr	r3, [sp, #32]
   316d8:	ldr.w	r3, [r3, #1056]	; 0x420
   316dc:	lsls	r3, r3, #16
   316de:	bpl.w	31836 <error@@Base+0x2332>
   316e2:	mov	r1, fp
   316e4:	mov	r0, r7
   316e6:	bl	53998 <mkdtemp@@Base+0x19bc>
   316ea:	ldrd	r2, r3, [r4, #240]	; 0xf0
   316ee:	ldrd	sl, fp, [r4, #248]	; 0xf8
   316f2:	adds	r2, r2, r0
   316f4:	ldr	r0, [r4, #28]
   316f6:	adc.w	r3, r3, #0
   316fa:	adds.w	sl, sl, r7
   316fe:	adc.w	fp, fp, #0
   31702:	strd	r2, r3, [r4, #240]	; 0xf0
   31706:	strd	sl, fp, [r4, #248]	; 0xf8
   3170a:	bl	1de7c <__read_chk@plt+0x17418>
   3170e:	cmp.w	r9, #21
   31712:	beq.w	3181e <error@@Base+0x231a>
   31716:	cmp.w	r9, #52	; 0x34
   3171a:	beq.n	317e2 <error@@Base+0x22de>
   3171c:	ldr	r2, [pc, #300]	; (3184c <error@@Base+0x2348>)
   3171e:	ldr	r3, [pc, #292]	; (31844 <error@@Base+0x2340>)
   31720:	add	r2, pc
   31722:	ldr	r3, [r2, r3]
   31724:	ldr	r2, [r3, #0]
   31726:	ldr	r3, [sp, #108]	; 0x6c
   31728:	eors	r2, r3
   3172a:	bne.w	3183c <error@@Base+0x2338>
   3172e:	mov	r0, r6
   31730:	add	sp, #116	; 0x74
   31732:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31736:	ldr	r3, [r7, #56]	; 0x38
   31738:	cmp	r3, #0
   3173a:	ite	eq
   3173c:	moveq	r3, #0
   3173e:	movne	r3, #4
   31740:	str	r3, [sp, #20]
   31742:	b.n	31504 <error@@Base+0x2000>
   31744:	ldr	r0, [r4, #28]
   31746:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3174a:	ldrb.w	r9, [r0, #5]
   3174e:	sub.w	r3, r9, #93	; 0x5d
   31752:	cmp	r3, #2
   31754:	bls.n	317c6 <error@@Base+0x22c2>
   31756:	ldr	r0, [pc, #248]	; (31850 <error@@Base+0x234c>)
   31758:	mov.w	fp, #8
   3175c:	mov	r1, r9
   3175e:	mov	r6, fp
   31760:	add	r0, pc
   31762:	mov	r8, fp
   31764:	bl	2f6e0 <error@@Base+0x1dc>
   31768:	mov	sl, r7
   3176a:	ldr	r0, [r4, #28]
   3176c:	strd	r7, r7, [sp, #20]
   31770:	b.n	31530 <error@@Base+0x202c>
   31772:	bl	1dff8 <__read_chk@plt+0x17594>
   31776:	ldr	r0, [r4, #28]
   31778:	movs	r1, #5
   3177a:	bl	1e2a8 <__read_chk@plt+0x17844>
   3177e:	mov	r6, r0
   31780:	cmp	r0, #0
   31782:	bne.n	3171c <error@@Base+0x2218>
   31784:	ldr	r0, [r4, #36]	; 0x24
   31786:	bl	1de7c <__read_chk@plt+0x17418>
   3178a:	ldr	r2, [r4, #36]	; 0x24
   3178c:	ldr	r1, [r4, #28]
   3178e:	ldr	r0, [sp, #32]
   31790:	bl	306a0 <error@@Base+0x119c>
   31794:	mov	r6, r0
   31796:	cmp	r0, #0
   31798:	bne.n	3171c <error@@Base+0x2218>
   3179a:	ldr	r0, [r4, #28]
   3179c:	bl	1de7c <__read_chk@plt+0x17418>
   317a0:	ldr	r1, [pc, #176]	; (31854 <error@@Base+0x2350>)
   317a2:	ldr	r0, [r4, #28]
   317a4:	movs	r2, #5
   317a6:	add	r1, pc
   317a8:	adds	r1, #44	; 0x2c
   317aa:	bl	2419c <__read_chk@plt+0x1d738>
   317ae:	mov	r6, r0
   317b0:	cmp	r0, #0
   317b2:	bne.n	3171c <error@@Base+0x2218>
   317b4:	ldr	r1, [r4, #36]	; 0x24
   317b6:	ldr	r0, [r4, #28]
   317b8:	bl	241fc <__read_chk@plt+0x1d798>
   317bc:	mov	r6, r0
   317be:	cmp	r0, #0
   317c0:	bne.n	3171c <error@@Base+0x2218>
   317c2:	ldr	r0, [r4, #28]
   317c4:	b.n	3152a <error@@Base+0x2026>
   317c6:	mov.w	fp, #8
   317ca:	ldr	r0, [r4, #28]
   317cc:	mov	r6, fp
   317ce:	mov	r8, fp
   317d0:	mov	sl, r7
   317d2:	strd	r7, r7, [sp, #20]
   317d6:	b.n	31530 <error@@Base+0x202c>
   317d8:	ldr	r0, [sp, #40]	; 0x28
   317da:	mov	r1, r5
   317dc:	bl	4e520 <error@@Base+0x1f01c>
   317e0:	b.n	315de <error@@Base+0x20da>
   317e2:	ldr.w	r6, [r4, #180]	; 0xb4
   317e6:	cmp	r6, #0
   317e8:	beq.n	3171c <error@@Base+0x2218>
   317ea:	ldr	r0, [sp, #32]
   317ec:	bl	30bec <error@@Base+0x16e8>
   317f0:	mov	r6, r0
   317f2:	b.n	3171c <error@@Base+0x2218>
   317f4:	movs	r3, #64	; 0x40
   317f6:	ldr.w	r1, [r4, #232]	; 0xe8
   317fa:	add	r5, sp, #44	; 0x2c
   317fc:	ldr	r2, [sp, #40]	; 0x28
   317fe:	strd	r5, r3, [sp]
   31802:	mov	r0, sl
   31804:	mov	r3, r7
   31806:	bl	367b0 <error@@Base+0x72ac>
   3180a:	cmp	r0, #0
   3180c:	beq.w	316a8 <error@@Base+0x21a4>
   31810:	mov	r6, r0
   31812:	b.n	3171c <error@@Base+0x2218>
   31814:	ldr	r0, [pc, #64]	; (31858 <error@@Base+0x2354>)
   31816:	add	r0, pc
   31818:	bl	2f590 <error@@Base+0x8c>
   3181c:	b.n	316ca <error@@Base+0x21c6>
   3181e:	ldr	r0, [sp, #32]
   31820:	movs	r1, #1
   31822:	bl	31280 <error@@Base+0x1d7c>
   31826:	mov	r6, r0
   31828:	b.n	3171c <error@@Base+0x2218>
   3182a:	mvn.w	r6, #9
   3182e:	b.n	3171c <error@@Base+0x2218>
   31830:	mov.w	r6, #4294967295	; 0xffffffff
   31834:	b.n	3171c <error@@Base+0x2218>
   31836:	mvn.w	r6, #38	; 0x26
   3183a:	b.n	3171c <error@@Base+0x2218>
   3183c:	blx	620c <__stack_chk_fail@plt>
   31840:	mvns	r0, r0
   31842:	movs	r6, r0
   31844:	lsls	r4, r3, #25
   31846:	movs	r0, r0
   31848:	asrs	r6, r6, #6
   3184a:	movs	r3, r0
   3184c:	adcs	r0, r4
   3184e:	movs	r6, r0
   31850:	lsrs	r0, r6, #29
   31852:	movs	r3, r0
   31854:	asrs	r2, r6, #14
   31856:	movs	r3, r0
   31858:	lsrs	r6, r3, #26
   3185a:	movs	r3, r0
   3185c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   31860:	mov	r5, r0
   31862:	ldr	r4, [r0, #0]
   31864:	ldr	r0, [r4, #28]
   31866:	bl	1dff8 <__read_chk@plt+0x17594>
   3186a:	cmp	r0, #5
   3186c:	bls.w	319be <error@@Base+0x24ba>
   31870:	ldr	r0, [r4, #28]
   31872:	bl	1e0c0 <__read_chk@plt+0x1765c>
   31876:	ldrb	r6, [r0, #5]
   31878:	subs	r3, r6, #1
   3187a:	cmp	r3, #48	; 0x30
   3187c:	ite	hi
   3187e:	movhi	r3, #0
   31880:	movls	r3, #1
   31882:	cmp	r6, #5
   31884:	it	eq
   31886:	moveq	r3, #0
   31888:	cmp	r3, #0
   3188a:	beq.n	31912 <error@@Base+0x240e>
   3188c:	subs	r3, r6, #6
   3188e:	cmp	r3, #1
   31890:	bls.n	31968 <error@@Base+0x2464>
   31892:	cmp	r6, #20
   31894:	mov	r0, r5
   31896:	beq.w	319a2 <error@@Base+0x249e>
   3189a:	bl	314b4 <error@@Base+0x1fb0>
   3189e:	cmp	r0, #0
   318a0:	bne.n	31964 <error@@Base+0x2460>
   318a2:	cmp	r6, #21
   318a4:	bne.n	31962 <error@@Base+0x245e>
   318a6:	str.w	r0, [r4, #308]	; 0x134
   318aa:	bl	37fe0 <error@@Base+0x8adc>
   318ae:	ldr	r7, [pc, #284]	; (319cc <error@@Base+0x24c8>)
   318b0:	add	r7, pc
   318b2:	str.w	r0, [r4, #284]	; 0x11c
   318b6:	b.n	318d2 <error@@Base+0x23ce>
   318b8:	ldr	r2, [r6, #4]
   318ba:	str	r2, [r3, #4]
   318bc:	ldr	r3, [r6, #4]
   318be:	mov	r0, r6
   318c0:	ldr	r2, [r6, #0]
   318c2:	str	r2, [r3, #0]
   318c4:	blx	5904 <free@plt+0x4>
   318c8:	mov	r0, r5
   318ca:	bl	314b4 <error@@Base+0x1fb0>
   318ce:	cmp	r0, #0
   318d0:	bne.n	31964 <error@@Base+0x2460>
   318d2:	ldr.w	r6, [r4, #336]	; 0x150
   318d6:	cmp	r6, #0
   318d8:	beq.n	31962 <error@@Base+0x245e>
   318da:	ldr	r0, [r6, #12]
   318dc:	ldrb.w	r8, [r6, #8]
   318e0:	bl	1dff8 <__read_chk@plt+0x17594>
   318e4:	mov	r1, r0
   318e6:	mov	r0, r5
   318e8:	bl	30ad0 <error@@Base+0x15cc>
   318ec:	mov	r1, r8
   318ee:	mov	r3, r0
   318f0:	mov	r0, r7
   318f2:	cmp	r3, #0
   318f4:	bne.n	3198a <error@@Base+0x2486>
   318f6:	bl	2f638 <error@@Base+0x134>
   318fa:	ldr	r0, [r4, #28]
   318fc:	bl	1dd04 <__read_chk@plt+0x172a0>
   31900:	ldr	r3, [r6, #12]
   31902:	str	r3, [r4, #28]
   31904:	ldr	r3, [r6, #0]
   31906:	cmp	r3, #0
   31908:	bne.n	318b8 <error@@Base+0x23b4>
   3190a:	ldr	r3, [r6, #4]
   3190c:	str.w	r3, [r4, #340]	; 0x154
   31910:	b.n	318bc <error@@Base+0x23b8>
   31912:	ldr	r0, [r4, #28]
   31914:	bl	1dff8 <__read_chk@plt+0x17594>
   31918:	mov	r1, r0
   3191a:	mov	r0, r5
   3191c:	bl	30ad0 <error@@Base+0x15cc>
   31920:	cbnz	r0, 31978 <error@@Base+0x2474>
   31922:	ldr.w	r3, [r4, #308]	; 0x134
   31926:	cmp	r3, #0
   31928:	beq.n	31892 <error@@Base+0x238e>
   3192a:	movs	r7, #0
   3192c:	ldr	r0, [pc, #160]	; (319d0 <error@@Base+0x24cc>)
   3192e:	mov	r1, r6
   31930:	add	r0, pc
   31932:	bl	2f638 <error@@Base+0x134>
   31936:	movs	r1, #16
   31938:	movs	r0, #1
   3193a:	blx	6460 <calloc@plt+0x4>
   3193e:	cmp	r0, #0
   31940:	beq.n	319c4 <error@@Base+0x24c0>
   31942:	strb	r6, [r0, #8]
   31944:	movs	r2, #0
   31946:	ldr	r3, [r4, #28]
   31948:	str	r2, [r0, #0]
   3194a:	str	r3, [r0, #12]
   3194c:	ldr.w	r3, [r4, #340]	; 0x154
   31950:	str	r3, [r0, #4]
   31952:	str	r0, [r3, #0]
   31954:	str.w	r0, [r4, #340]	; 0x154
   31958:	bl	1dbe8 <__read_chk@plt+0x17184>
   3195c:	str	r0, [r4, #28]
   3195e:	cbz	r0, 319c4 <error@@Base+0x24c0>
   31960:	cbnz	r7, 31998 <error@@Base+0x2494>
   31962:	movs	r0, #0
   31964:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   31968:	ldr	r0, [r4, #28]
   3196a:	bl	1dff8 <__read_chk@plt+0x17594>
   3196e:	mov	r1, r0
   31970:	mov	r0, r5
   31972:	bl	30ad0 <error@@Base+0x15cc>
   31976:	cbz	r0, 319b2 <error@@Base+0x24ae>
   31978:	ldr	r1, [pc, #88]	; (319d4 <error@@Base+0x24d0>)
   3197a:	movs	r7, #1
   3197c:	ldr	r0, [pc, #88]	; (319d8 <error@@Base+0x24d4>)
   3197e:	add	r1, pc
   31980:	add	r0, pc
   31982:	adds	r1, #52	; 0x34
   31984:	bl	2f6e0 <error@@Base+0x1dc>
   31988:	b.n	3192c <error@@Base+0x2428>
   3198a:	ldr	r1, [pc, #80]	; (319dc <error@@Base+0x24d8>)
   3198c:	ldr	r0, [pc, #80]	; (319e0 <error@@Base+0x24dc>)
   3198e:	add	r1, pc
   31990:	add	r0, pc
   31992:	adds	r1, #52	; 0x34
   31994:	bl	2f6e0 <error@@Base+0x1dc>
   31998:	mov	r0, r5
   3199a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   3199e:	b.w	424d0 <error@@Base+0x12fcc>
   319a2:	movs	r3, #1
   319a4:	str.w	r3, [r4, #308]	; 0x134
   319a8:	bl	314b4 <error@@Base+0x1fb0>
   319ac:	cmp	r0, #0
   319ae:	beq.n	31962 <error@@Base+0x245e>
   319b0:	b.n	31964 <error@@Base+0x2460>
   319b2:	ldr.w	r3, [r4, #308]	; 0x134
   319b6:	cmp	r3, #0
   319b8:	beq.w	31892 <error@@Base+0x238e>
   319bc:	b.n	3192a <error@@Base+0x2426>
   319be:	mov.w	r0, #4294967295	; 0xffffffff
   319c2:	b.n	31964 <error@@Base+0x2460>
   319c4:	mvn.w	r0, #1
   319c8:	b.n	31964 <error@@Base+0x2460>
   319ca:	nop
   319cc:	lsrs	r4, r0, #26
   319ce:	movs	r3, r0
   319d0:	lsrs	r4, r1, #23
   319d2:	movs	r3, r0
   319d4:	asrs	r2, r3, #7
   319d6:	movs	r3, r0
   319d8:	lsrs	r0, r5, #21
   319da:	movs	r3, r0
   319dc:	asrs	r2, r1, #7
   319de:	movs	r3, r0
   319e0:	lsrs	r0, r0, #22
   319e2:	movs	r3, r0
   319e4:	push	{r3, r4, r5, lr}
   319e6:	ldr	r5, [r0, #0]
   319e8:	ldr.w	r3, [r5, #292]	; 0x124
   319ec:	cbz	r3, 31a1c <error@@Base+0x2518>
   319ee:	mov	r4, r2
   319f0:	cmp	r3, r4
   319f2:	mov.w	r2, #0
   319f6:	str.w	r2, [r5, #188]	; 0xbc
   319fa:	bls.n	31a06 <error@@Base+0x2502>
   319fc:	movs	r0, #0
   319fe:	subs	r3, r3, r4
   31a00:	str.w	r3, [r5, #292]	; 0x124
   31a04:	pop	{r3, r4, r5, pc}
   31a06:	bl	31130 <error@@Base+0x1c2c>
   31a0a:	cmp	r0, #0
   31a0c:	bne.n	31a04 <error@@Base+0x2500>
   31a0e:	ldr.w	r3, [r5, #292]	; 0x124
   31a12:	movs	r0, #0
   31a14:	subs	r3, r3, r4
   31a16:	str.w	r3, [r5, #292]	; 0x124
   31a1a:	b.n	31a04 <error@@Base+0x2500>
   31a1c:	ldr	r0, [r5, #20]
   31a1e:	ldmia.w	sp!, {r3, r4, r5, lr}
   31a22:	b.w	2419c <__read_chk@plt+0x1d738>
   31a26:	nop
   31a28:	ldr	r3, [r0, #0]
   31a2a:	ldr	r0, [r3, #32]
   31a2c:	b.w	1dff8 <__read_chk@plt+0x17594>
   31a30:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   31a34:	mov	r5, r1
   31a36:	ldr	r7, [r0, #28]
   31a38:	sub	sp, #32
   31a3a:	mov	r4, r0
   31a3c:	mov	r1, r2
   31a3e:	cbz	r7, 31a7c <error@@Base+0x2578>
   31a40:	ldr.w	r8, [pc, #64]	; 31a84 <error@@Base+0x2580>
   31a44:	add	r8, pc
   31a46:	mov	r0, r4
   31a48:	str	r1, [sp, #28]
   31a4a:	bl	30fe8 <error@@Base+0x1ae4>
   31a4e:	mov	r6, r0
   31a50:	mov	r0, r4
   31a52:	bl	30fe8 <error@@Base+0x1ae4>
   31a56:	ldr	r3, [r4, #12]
   31a58:	ldr	r4, [pc, #44]	; (31a88 <error@@Base+0x2584>)
   31a5a:	mov	r0, r5
   31a5c:	ldr	r1, [sp, #28]
   31a5e:	movs	r2, #1
   31a60:	str	r3, [sp, #16]
   31a62:	add	r4, pc
   31a64:	mov.w	r3, #4294967295	; 0xffffffff
   31a68:	str	r6, [sp, #12]
   31a6a:	str.w	r8, [sp, #8]
   31a6e:	strd	r4, r7, [sp]
   31a72:	blx	65a8 <__snprintf_chk@plt>
   31a76:	add	sp, #32
   31a78:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   31a7c:	ldr	r7, [pc, #12]	; (31a8c <error@@Base+0x2588>)
   31a7e:	add	r7, pc
   31a80:	mov	r8, r7
   31a82:	b.n	31a46 <error@@Base+0x2542>
   31a84:	add	r7, sp, #80	; 0x50
   31a86:	movs	r2, r0
   31a88:	lsrs	r6, r4, #19
   31a8a:	movs	r3, r0
   31a8c:	adds	r6, r3, r4
   31a8e:	movs	r3, r0
   31a90:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31a94:	mov	r7, r2
   31a96:	ldr	r2, [pc, #364]	; (31c04 <error@@Base+0x2700>)
   31a98:	mov	r8, r3
   31a9a:	ldr	r3, [pc, #364]	; (31c08 <error@@Base+0x2704>)
   31a9c:	sub.w	sp, sp, #540	; 0x21c
   31aa0:	add	r2, pc
   31aa2:	add.w	sl, sp, #16
   31aa6:	mov	r6, r1
   31aa8:	mov	r4, r0
   31aaa:	ldr	r3, [r2, r3]
   31aac:	add.w	r9, sp, #20
   31ab0:	ldr	r3, [r3, #0]
   31ab2:	str	r3, [sp, #532]	; 0x214
   31ab4:	mov.w	r3, #0
   31ab8:	movs	r3, #0
   31aba:	str.w	r3, [sl]
   31abe:	blx	676c <__errno_location@plt>
   31ac2:	mov	r1, r9
   31ac4:	mov.w	r2, #512	; 0x200
   31ac8:	mov	r5, r0
   31aca:	mov	r0, r4
   31acc:	ldr.w	fp, [r5]
   31ad0:	bl	31a30 <error@@Base+0x252c>
   31ad4:	add.w	r3, r6, #53	; 0x35
   31ad8:	cmp	r3, #29
   31ada:	bhi.n	31b0a <error@@Base+0x2606>
   31adc:	tbb	[pc, r3]
   31ae0:	str	r6, [r2, #84]	; 0x54
   31ae2:	asrs	r5, r2, #20
   31ae4:	asrs	r5, r2, #20
   31ae6:	asrs	r5, r2, #20
   31ae8:	asrs	r5, r2, #20
   31aea:	asrs	r5, r2, #20
   31aec:	asrs	r5, r2, #20
   31aee:	asrs	r5, r2, #20
   31af0:	asrs	r5, r2, #20
   31af2:	asrs	r2, r2, #8
   31af4:	asrs	r2, r2, #8
   31af6:	asrs	r2, r2, #20
   31af8:	asrs	r6, r5, #21
   31afa:	asrs	r5, r2, #20
   31afc:	lsrs	r5, r2, #28
   31afe:	ldr	r3, [r5, #0]
   31b00:	cmp	r3, #104	; 0x68
   31b02:	beq.n	31bf0 <error@@Base+0x26ec>
   31b04:	cbz	r4, 31b0a <error@@Base+0x2606>
   31b06:	ldr	r3, [r4, #4]
   31b08:	cbnz	r3, 31b5c <error@@Base+0x2658>
   31b0a:	mov	r3, r8
   31b0c:	mov	r2, r7
   31b0e:	movs	r1, #1
   31b10:	mov	r0, sl
   31b12:	blx	6888 <__vasprintf_chk@plt>
   31b16:	adds	r0, #1
   31b18:	beq.n	31bce <error@@Base+0x26ca>
   31b1a:	movs	r1, #0
   31b1c:	mov	r0, r4
   31b1e:	bl	304e0 <error@@Base+0xfdc>
   31b22:	ldr.w	r7, [sl]
   31b26:	str.w	fp, [r5]
   31b2a:	cbz	r7, 31b84 <error@@Base+0x2680>
   31b2c:	ldr	r2, [pc, #220]	; (31c0c <error@@Base+0x2708>)
   31b2e:	add	r2, pc
   31b30:	ldr	r3, [r4, #0]
   31b32:	ldr.w	r3, [r3, #180]	; 0xb4
   31b36:	cmp	r3, #0
   31b38:	bne.n	31be4 <error@@Base+0x26e0>
   31b3a:	ldr	r3, [pc, #212]	; (31c10 <error@@Base+0x270c>)
   31b3c:	add	r3, pc
   31b3e:	mov	r0, r6
   31b40:	strd	r2, r3, [sp, #8]
   31b44:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   31b48:	ldr	r3, [sp, #12]
   31b4a:	ldr	r2, [sp, #8]
   31b4c:	mov	r1, r7
   31b4e:	str.w	r9, [sp]
   31b52:	str	r0, [sp, #4]
   31b54:	ldr	r0, [pc, #188]	; (31c14 <error@@Base+0x2710>)
   31b56:	add	r0, pc
   31b58:	bl	2f558 <error@@Base+0x54>
   31b5c:	ldr	r3, [r3, #104]	; 0x68
   31b5e:	cmp	r3, #0
   31b60:	beq.n	31b0a <error@@Base+0x2606>
   31b62:	movs	r1, #0
   31b64:	mov	r0, r4
   31b66:	bl	304e0 <error@@Base+0xfdc>
   31b6a:	mov	r0, r6
   31b6c:	str.w	fp, [r5]
   31b70:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   31b74:	ldr	r3, [r4, #4]
   31b76:	mov	r1, r9
   31b78:	ldr	r3, [r3, #104]	; 0x68
   31b7a:	mov	r2, r0
   31b7c:	ldr	r0, [pc, #152]	; (31c18 <error@@Base+0x2714>)
   31b7e:	add	r0, pc
   31b80:	bl	2f558 <error@@Base+0x54>
   31b84:	ldr	r7, [pc, #148]	; (31c1c <error@@Base+0x2718>)
   31b86:	add	r7, pc
   31b88:	mov	r2, r7
   31b8a:	b.n	31b30 <error@@Base+0x262c>
   31b8c:	movs	r1, #0
   31b8e:	mov	r0, r4
   31b90:	bl	304e0 <error@@Base+0xfdc>
   31b94:	ldr	r3, [r4, #0]
   31b96:	ldr.w	r3, [r3, #180]	; 0xb4
   31b9a:	cbnz	r3, 31bea <error@@Base+0x26e6>
   31b9c:	ldr	r1, [pc, #128]	; (31c20 <error@@Base+0x271c>)
   31b9e:	add	r1, pc
   31ba0:	ldr	r0, [pc, #128]	; (31c24 <error@@Base+0x2720>)
   31ba2:	mov	r2, r9
   31ba4:	add	r0, pc
   31ba6:	bl	2f558 <error@@Base+0x54>
   31baa:	mov	r0, r4
   31bac:	movs	r1, #0
   31bae:	bl	304e0 <error@@Base+0xfdc>
   31bb2:	ldr	r0, [pc, #116]	; (31c28 <error@@Base+0x2724>)
   31bb4:	mov	r1, r9
   31bb6:	add	r0, pc
   31bb8:	bl	2f558 <error@@Base+0x54>
   31bbc:	mov	r0, r4
   31bbe:	movs	r1, #0
   31bc0:	bl	304e0 <error@@Base+0xfdc>
   31bc4:	ldr	r0, [pc, #100]	; (31c2c <error@@Base+0x2728>)
   31bc6:	mov	r1, r9
   31bc8:	add	r0, pc
   31bca:	bl	2f558 <error@@Base+0x54>
   31bce:	mov	r0, r4
   31bd0:	movs	r1, #0
   31bd2:	bl	304e0 <error@@Base+0xfdc>
   31bd6:	ldr	r1, [pc, #88]	; (31c30 <error@@Base+0x272c>)
   31bd8:	ldr	r0, [pc, #88]	; (31c34 <error@@Base+0x2730>)
   31bda:	add	r1, pc
   31bdc:	add	r0, pc
   31bde:	adds	r1, #72	; 0x48
   31be0:	bl	2f558 <error@@Base+0x54>
   31be4:	ldr	r3, [pc, #80]	; (31c38 <error@@Base+0x2734>)
   31be6:	add	r3, pc
   31be8:	b.n	31b3e <error@@Base+0x263a>
   31bea:	ldr	r1, [pc, #80]	; (31c3c <error@@Base+0x2738>)
   31bec:	add	r1, pc
   31bee:	b.n	31ba0 <error@@Base+0x269c>
   31bf0:	mov	r0, r4
   31bf2:	movs	r1, #0
   31bf4:	bl	304e0 <error@@Base+0xfdc>
   31bf8:	ldr	r0, [pc, #68]	; (31c40 <error@@Base+0x273c>)
   31bfa:	mov	r1, r9
   31bfc:	add	r0, pc
   31bfe:	bl	2f558 <error@@Base+0x54>
   31c02:	nop
   31c04:	subs	r5, #224	; 0xe0
   31c06:	movs	r6, r0
   31c08:	lsls	r4, r3, #25
   31c0a:	movs	r0, r0
   31c0c:	str	r2, [sp, #168]	; 0xa8
   31c0e:	movs	r2, r0
   31c10:	strh	r0, [r6, #54]	; 0x36
   31c12:	movs	r2, r0
   31c14:	lsrs	r6, r1, #19
   31c16:	movs	r3, r0
   31c18:	lsrs	r2, r1, #17
   31c1a:	movs	r3, r0
   31c1c:	adds	r6, r2, r0
   31c1e:	movs	r3, r0
   31c20:	strh	r6, [r1, #52]	; 0x34
   31c22:	movs	r2, r0
   31c24:	lsrs	r0, r3, #15
   31c26:	movs	r3, r0
   31c28:	lsrs	r6, r5, #14
   31c2a:	movs	r3, r0
   31c2c:	lsrs	r0, r2, #15
   31c2e:	movs	r3, r0
   31c30:	lsrs	r6, r7, #29
   31c32:	movs	r3, r0
   31c34:	lsrs	r0, r4, #16
   31c36:	movs	r3, r0
   31c38:	lsrs	r6, r6, #13
   31c3a:	movs	r3, r0
   31c3c:	lsrs	r0, r6, #13
   31c3e:	movs	r3, r0
   31c40:	lsrs	r4, r6, #14
   31c42:	movs	r3, r0
   31c44:	ldr.w	ip, [pc, #36]	; 31c6c <error@@Base+0x2768>
   31c48:	push	{r2, r3}
   31c4a:	add	ip, pc
   31c4c:	ldr	r2, [pc, #32]	; (31c70 <error@@Base+0x276c>)
   31c4e:	push	{lr}
   31c50:	sub	sp, #12
   31c52:	ldr.w	r2, [ip, r2]
   31c56:	add	r3, sp, #16
   31c58:	ldr	r2, [r2, #0]
   31c5a:	str	r2, [sp, #4]
   31c5c:	mov.w	r2, #0
   31c60:	ldr.w	r2, [r3], #4
   31c64:	str	r3, [sp, #0]
   31c66:	bl	31a90 <error@@Base+0x258c>
   31c6a:	nop
   31c6c:	subs	r4, #54	; 0x36
   31c6e:	movs	r6, r0
   31c70:	lsls	r4, r3, #25
   31c72:	movs	r0, r0
   31c74:	push	{r4, r5, r6, lr}
   31c76:	ldr	r5, [r0, #0]
   31c78:	ldr	r0, [r5, #24]
   31c7a:	bl	1dff8 <__read_chk@plt+0x17594>
   31c7e:	subs	r4, r0, #0
   31c80:	bgt.n	31c86 <error@@Base+0x2782>
   31c82:	movs	r0, #0
   31c84:	pop	{r4, r5, r6, pc}
   31c86:	ldr	r0, [r5, #24]
   31c88:	ldr	r6, [r5, #4]
   31c8a:	bl	1e0c0 <__read_chk@plt+0x1765c>
   31c8e:	mov	r2, r4
   31c90:	mov	r1, r0
   31c92:	mov	r0, r6
   31c94:	blx	660c <write@plt>
   31c98:	adds	r3, r0, #1
   31c9a:	mov	r1, r0
   31c9c:	beq.n	31caa <error@@Base+0x27a6>
   31c9e:	cbz	r0, 31cc0 <error@@Base+0x27bc>
   31ca0:	ldr	r0, [r5, #24]
   31ca2:	ldmia.w	sp!, {r4, r5, r6, lr}
   31ca6:	b.w	1e2a8 <__read_chk@plt+0x17844>
   31caa:	blx	676c <__errno_location@plt>
   31cae:	ldr	r3, [r0, #0]
   31cb0:	cmp	r3, #11
   31cb2:	it	ne
   31cb4:	cmpne	r3, #4
   31cb6:	it	ne
   31cb8:	mvnne.w	r0, #23
   31cbc:	beq.n	31c82 <error@@Base+0x277e>
   31cbe:	pop	{r4, r5, r6, pc}
   31cc0:	mvn.w	r0, #51	; 0x33
   31cc4:	pop	{r4, r5, r6, pc}
   31cc6:	nop
   31cc8:	ldr	r2, [pc, #308]	; (31e00 <error@@Base+0x28fc>)
   31cca:	movs	r1, #32
   31ccc:	ldr	r3, [pc, #308]	; (31e04 <error@@Base+0x2900>)
   31cce:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   31cd2:	add	r2, pc
   31cd4:	ldr	r4, [r0, #0]
   31cd6:	sub	sp, #32
   31cd8:	ldr	r3, [r2, r3]
   31cda:	mov	r9, r0
   31cdc:	ldr	r0, [r4, #4]
   31cde:	ldr	r3, [r3, #0]
   31ce0:	str	r3, [sp, #28]
   31ce2:	mov.w	r3, #0
   31ce6:	movs	r3, #0
   31ce8:	str	r3, [sp, #8]
   31cea:	bl	54314 <mkdtemp@@Base+0x2338>
   31cee:	movs	r1, #4
   31cf0:	add.w	r3, r0, #31
   31cf4:	bics.w	r0, r0, r0, asr #32
   31cf8:	it	cs
   31cfa:	movcs	r0, r3
   31cfc:	asrs	r0, r0, #5
   31cfe:	blx	6460 <calloc@plt+0x4>
   31d02:	cmp	r0, #0
   31d04:	beq.n	31df4 <error@@Base+0x28f0>
   31d06:	mov	r5, r0
   31d08:	mov	r0, r9
   31d0a:	bl	31c74 <error@@Base+0x2770>
   31d0e:	add.w	r8, sp, #20
   31d12:	mov	sl, r0
   31d14:	mov	r7, r0
   31d16:	cmp	r0, #0
   31d18:	bne.n	31dec <error@@Base+0x28e8>
   31d1a:	ldr.w	r3, [r9]
   31d1e:	ldr	r0, [r3, #24]
   31d20:	bl	1dff8 <__read_chk@plt+0x17594>
   31d24:	cmp	r0, #0
   31d26:	beq.n	31dec <error@@Base+0x28e8>
   31d28:	ldr	r0, [r4, #4]
   31d2a:	movs	r1, #32
   31d2c:	bl	54314 <mkdtemp@@Base+0x2338>
   31d30:	movs	r1, #0
   31d32:	add	r6, sp, #12
   31d34:	add.w	r2, r0, #31
   31d38:	ands.w	r2, r2, r0, asr #32
   31d3c:	it	cc
   31d3e:	movcc	r2, r0
   31d40:	mov	r0, r5
   31d42:	asrs	r2, r2, #5
   31d44:	lsls	r2, r2, #2
   31d46:	blx	5d94 <memset@plt>
   31d4a:	ldr	r0, [r4, #4]
   31d4c:	mov	r1, r5
   31d4e:	bl	4e7b4 <setlogin@@Base+0x8>
   31d52:	ldr.w	r3, [r4, #192]	; 0xc0
   31d56:	cmp	r3, #0
   31d58:	itt	gt
   31d5a:	strgt	r3, [sp, #8]
   31d5c:	movgt	r7, r8
   31d5e:	b.n	31d88 <error@@Base+0x2884>
   31d60:	blx	676c <__errno_location@plt>
   31d64:	ldr	r3, [r0, #0]
   31d66:	cmp	r3, #11
   31d68:	it	ne
   31d6a:	cmpne	r3, #4
   31d6c:	bne.n	31db4 <error@@Base+0x28b0>
   31d6e:	ldr.w	r3, [r4, #192]	; 0xc0
   31d72:	adds	r3, #1
   31d74:	beq.n	31d9a <error@@Base+0x2896>
   31d76:	add	r1, sp, #8
   31d78:	mov	r0, r6
   31d7a:	bl	37d34 <error@@Base+0x8830>
   31d7e:	ldr	r3, [sp, #8]
   31d80:	cmp	r3, #0
   31d82:	ble.n	31dca <error@@Base+0x28c6>
   31d84:	ldr.w	r3, [r4, #192]	; 0xc0
   31d88:	adds	r3, #1
   31d8a:	beq.n	31d9a <error@@Base+0x2896>
   31d8c:	mov	r0, r8
   31d8e:	ldr	r1, [sp, #8]
   31d90:	bl	37c6c <error@@Base+0x8768>
   31d94:	mov	r0, r6
   31d96:	bl	37f84 <error@@Base+0x8a80>
   31d9a:	ldr	r0, [r4, #4]
   31d9c:	movs	r1, #1
   31d9e:	bl	54314 <mkdtemp@@Base+0x2338>
   31da2:	movs	r3, #0
   31da4:	mov	r1, r3
   31da6:	mov	r2, r5
   31da8:	str	r7, [sp, #0]
   31daa:	blx	6374 <select@plt>
   31dae:	cmp	r0, #0
   31db0:	blt.n	31d60 <error@@Base+0x285c>
   31db2:	beq.n	31dca <error@@Base+0x28c6>
   31db4:	mov	r0, r9
   31db6:	bl	31c74 <error@@Base+0x2770>
   31dba:	mov	r3, r0
   31dbc:	cmp	r0, #0
   31dbe:	beq.n	31d1a <error@@Base+0x2816>
   31dc0:	mov	r0, r5
   31dc2:	mov	sl, r3
   31dc4:	blx	5904 <free@plt+0x4>
   31dc8:	b.n	31dd4 <error@@Base+0x28d0>
   31dca:	mov	r0, r5
   31dcc:	mvn.w	sl, #52	; 0x34
   31dd0:	blx	5904 <free@plt+0x4>
   31dd4:	ldr	r2, [pc, #48]	; (31e08 <error@@Base+0x2904>)
   31dd6:	ldr	r3, [pc, #44]	; (31e04 <error@@Base+0x2900>)
   31dd8:	add	r2, pc
   31dda:	ldr	r3, [r2, r3]
   31ddc:	ldr	r2, [r3, #0]
   31dde:	ldr	r3, [sp, #28]
   31de0:	eors	r2, r3
   31de2:	bne.n	31dfa <error@@Base+0x28f6>
   31de4:	mov	r0, sl
   31de6:	add	sp, #32
   31de8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   31dec:	mov	r0, r5
   31dee:	blx	5904 <free@plt+0x4>
   31df2:	b.n	31dd4 <error@@Base+0x28d0>
   31df4:	mvn.w	sl, #1
   31df8:	b.n	31dd4 <error@@Base+0x28d0>
   31dfa:	blx	620c <__stack_chk_fail@plt>
   31dfe:	nop
   31e00:	subs	r3, #174	; 0xae
   31e02:	movs	r6, r0
   31e04:	lsls	r4, r3, #25
   31e06:	movs	r0, r0
   31e08:	subs	r2, #168	; 0xa8
   31e0a:	movs	r6, r0
   31e0c:	push	{r3, lr}
   31e0e:	ldr	r3, [r0, #0]
   31e10:	ldr	r0, [r3, #24]
   31e12:	bl	1dff8 <__read_chk@plt+0x17594>
   31e16:	subs	r0, #0
   31e18:	it	ne
   31e1a:	movne	r0, #1
   31e1c:	pop	{r3, pc}
   31e1e:	nop
   31e20:	push	{r3, lr}
   31e22:	ldr	r3, [r0, #0]
   31e24:	ldr.w	r2, [r3, #176]	; 0xb0
   31e28:	ldr	r0, [r3, #24]
   31e2a:	cbz	r2, 31e3c <error@@Base+0x2938>
   31e2c:	bl	1dff8 <__read_chk@plt+0x17594>
   31e30:	cmp.w	r0, #16384	; 0x4000
   31e34:	ite	cs
   31e36:	movcs	r0, #0
   31e38:	movcc	r0, #1
   31e3a:	pop	{r3, pc}
   31e3c:	bl	1dff8 <__read_chk@plt+0x17594>
   31e40:	cmp.w	r0, #131072	; 0x20000
   31e44:	ite	cs
   31e46:	movcs	r0, #0
   31e48:	movcc	r0, #1
   31e4a:	pop	{r3, pc}
   31e4c:	push	{r4, lr}
   31e4e:	sub	sp, #16
   31e50:	mov	r4, r0
   31e52:	str	r1, [sp, #12]
   31e54:	bl	30e40 <error@@Base+0x193c>
   31e58:	cbz	r0, 31e98 <error@@Base+0x2994>
   31e5a:	ldr	r2, [sp, #12]
   31e5c:	mvn.w	r3, #2147483648	; 0x80000000
   31e60:	cmp	r2, r3
   31e62:	beq.n	31e98 <error@@Base+0x2994>
   31e64:	mov	r0, r4
   31e66:	bl	30f38 <error@@Base+0x1a34>
   31e6a:	cmp	r0, #2
   31e6c:	beq.n	31e9c <error@@Base+0x2998>
   31e6e:	cmp	r0, #10
   31e70:	bne.n	31e98 <error@@Base+0x2994>
   31e72:	ldr	r1, [pc, #136]	; (31efc <error@@Base+0x29f8>)
   31e74:	ldr	r0, [pc, #136]	; (31f00 <error@@Base+0x29fc>)
   31e76:	add	r1, pc
   31e78:	ldr	r2, [sp, #12]
   31e7a:	adds	r1, #88	; 0x58
   31e7c:	add	r0, pc
   31e7e:	bl	2f6e0 <error@@Base+0x1dc>
   31e82:	ldr	r0, [r4, #0]
   31e84:	add	r3, sp, #12
   31e86:	movs	r4, #4
   31e88:	movs	r2, #67	; 0x43
   31e8a:	movs	r1, #41	; 0x29
   31e8c:	ldr	r0, [r0, #0]
   31e8e:	str	r4, [sp, #0]
   31e90:	blx	6368 <setsockopt@plt>
   31e94:	adds	r0, #1
   31e96:	beq.n	31ede <error@@Base+0x29da>
   31e98:	add	sp, #16
   31e9a:	pop	{r4, pc}
   31e9c:	ldr	r1, [pc, #100]	; (31f04 <error@@Base+0x2a00>)
   31e9e:	ldr	r0, [pc, #104]	; (31f08 <error@@Base+0x2a04>)
   31ea0:	add	r1, pc
   31ea2:	ldr	r2, [sp, #12]
   31ea4:	adds	r1, #88	; 0x58
   31ea6:	add	r0, pc
   31ea8:	bl	2f6e0 <error@@Base+0x1dc>
   31eac:	ldr	r0, [r4, #0]
   31eae:	add	r3, sp, #12
   31eb0:	movs	r4, #4
   31eb2:	movs	r2, #1
   31eb4:	movs	r1, #0
   31eb6:	ldr	r0, [r0, #0]
   31eb8:	str	r4, [sp, #0]
   31eba:	blx	6368 <setsockopt@plt>
   31ebe:	adds	r0, #1
   31ec0:	bne.n	31e98 <error@@Base+0x2994>
   31ec2:	blx	676c <__errno_location@plt>
   31ec6:	ldr	r1, [sp, #12]
   31ec8:	str	r1, [sp, #8]
   31eca:	ldr	r0, [r0, #0]
   31ecc:	blx	5ad8 <strerror@plt+0x4>
   31ed0:	ldr	r1, [sp, #8]
   31ed2:	mov	r2, r0
   31ed4:	ldr	r0, [pc, #52]	; (31f0c <error@@Base+0x2a08>)
   31ed6:	add	r0, pc
   31ed8:	bl	2f504 <error@@Base>
   31edc:	b.n	31e98 <error@@Base+0x2994>
   31ede:	blx	676c <__errno_location@plt>
   31ee2:	ldr	r1, [sp, #12]
   31ee4:	str	r1, [sp, #8]
   31ee6:	ldr	r0, [r0, #0]
   31ee8:	blx	5ad8 <strerror@plt+0x4>
   31eec:	ldr	r1, [sp, #8]
   31eee:	mov	r2, r0
   31ef0:	ldr	r0, [pc, #28]	; (31f10 <error@@Base+0x2a0c>)
   31ef2:	add	r0, pc
   31ef4:	bl	2f504 <error@@Base>
   31ef8:	b.n	31e98 <error@@Base+0x2994>
   31efa:	nop
   31efc:	lsrs	r2, r4, #19
   31efe:	movs	r3, r0
   31f00:	lsrs	r4, r7, #7
   31f02:	movs	r3, r0
   31f04:	lsrs	r0, r7, #18
   31f06:	movs	r3, r0
   31f08:	lsrs	r2, r3, #6
   31f0a:	movs	r3, r0
   31f0c:	lsrs	r2, r0, #6
   31f0e:	movs	r3, r0
   31f10:	lsrs	r2, r4, #6
   31f12:	movs	r3, r0
   31f14:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   31f18:	mov	r6, r3
   31f1a:	ldr.w	r8, [r0]
   31f1e:	ldr.w	r3, [r8, #316]	; 0x13c
   31f22:	cbz	r3, 31f28 <error@@Base+0x2a24>
   31f24:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   31f28:	movs	r3, #1
   31f2a:	str.w	r1, [r8, #176]	; 0xb0
   31f2e:	str.w	r3, [r8, #316]	; 0x13c
   31f32:	mov	r4, r0
   31f34:	mov	r5, r1
   31f36:	mov	r7, r2
   31f38:	bl	30e40 <error@@Base+0x193c>
   31f3c:	cmp	r0, #0
   31f3e:	beq.n	31f24 <error@@Base+0x2a20>
   31f40:	ldr.w	r0, [r8]
   31f44:	bl	36d68 <error@@Base+0x7864>
   31f48:	cmp	r5, #0
   31f4a:	ite	ne
   31f4c:	movne	r1, r7
   31f4e:	moveq	r1, r6
   31f50:	mov	r0, r4
   31f52:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   31f56:	b.w	31e4c <error@@Base+0x2948>
   31f5a:	nop
   31f5c:	ldr	r3, [r0, #0]
   31f5e:	ldr.w	r0, [r3, #176]	; 0xb0
   31f62:	bx	lr
   31f64:	push	{r3, r4, r5, lr}
   31f66:	mov	r4, r1
   31f68:	ldr	r5, [r0, #0]
   31f6a:	ldr.w	r3, [r5, #320]	; 0x140
   31f6e:	cbnz	r3, 31f9e <error@@Base+0x2a9a>
   31f70:	sub.w	r3, r1, #4096	; 0x1000
   31f74:	cmp.w	r3, #1044480	; 0xff000
   31f78:	bhi.n	31f90 <error@@Base+0x2a8c>
   31f7a:	ldr	r0, [pc, #56]	; (31fb4 <error@@Base+0x2ab0>)
   31f7c:	movs	r3, #1
   31f7e:	str.w	r3, [r5, #320]	; 0x140
   31f82:	add	r0, pc
   31f84:	bl	2f638 <error@@Base+0x134>
   31f88:	mov	r0, r4
   31f8a:	str.w	r4, [r5, #168]	; 0xa8
   31f8e:	pop	{r3, r4, r5, pc}
   31f90:	ldr	r0, [pc, #36]	; (31fb8 <error@@Base+0x2ab4>)
   31f92:	add	r0, pc
   31f94:	bl	2f590 <error@@Base+0x8c>
   31f98:	mov.w	r0, #4294967295	; 0xffffffff
   31f9c:	pop	{r3, r4, r5, pc}
   31f9e:	ldr	r0, [pc, #28]	; (31fbc <error@@Base+0x2ab8>)
   31fa0:	mov	r2, r1
   31fa2:	ldr.w	r1, [r5, #168]	; 0xa8
   31fa6:	add	r0, pc
   31fa8:	bl	2f590 <error@@Base+0x8c>
   31fac:	mov.w	r0, #4294967295	; 0xffffffff
   31fb0:	pop	{r3, r4, r5, pc}
   31fb2:	nop
   31fb4:	lsrs	r6, r0, #6
   31fb6:	movs	r3, r0
   31fb8:	lsrs	r6, r2, #5
   31fba:	movs	r3, r0
   31fbc:	lsrs	r2, r2, #4
   31fbe:	movs	r3, r0
   31fc0:	push	{r4, lr}
   31fc2:	movs	r1, #1
   31fc4:	ldr	r4, [r0, #0]
   31fc6:	ldr.w	r0, [r4, #188]	; 0xbc
   31fca:	bl	54314 <mkdtemp@@Base+0x2338>
   31fce:	str.w	r0, [r4, #188]	; 0xbc
   31fd2:	pop	{r4, pc}
   31fd4:	ldr	r3, [r0, #0]
   31fd6:	str.w	r1, [r3, #188]	; 0xbc
   31fda:	bx	lr
   31fdc:	ldr	r3, [r0, #0]
   31fde:	ldr.w	r0, [r3, #168]	; 0xa8
   31fe2:	bx	lr
   31fe4:	push	{r4, r5, r6, r7, lr}
   31fe6:	sub	sp, #12
   31fe8:	mov	r4, r0
   31fea:	ldr	r0, [pc, #32]	; (3200c <error@@Base+0x2b08>)
   31fec:	ldr	r7, [sp, #32]
   31fee:	mov	r5, r3
   31ff0:	add	r0, pc
   31ff2:	mov	r6, r2
   31ff4:	str	r7, [sp, #0]
   31ff6:	bl	2f6e0 <error@@Base+0x1dc>
   31ffa:	ldr	r3, [r4, #0]
   31ffc:	strd	r6, r5, [r3, #272]	; 0x110
   32000:	ldr	r3, [r4, #0]
   32002:	str.w	r7, [r3, #280]	; 0x118
   32006:	add	sp, #12
   32008:	pop	{r4, r5, r6, r7, pc}
   3200a:	nop
   3200c:	lsrs	r4, r7, #4
   3200e:	movs	r3, r0
   32010:	push	{r4, lr}
   32012:	ldr	r3, [r0, #0]
   32014:	ldrd	r0, r4, [r3, #280]	; 0x118
   32018:	add	r4, r0
   3201a:	bl	37fe0 <error@@Base+0x8adc>
   3201e:	subs	r0, r4, r0
   32020:	cmp	r0, #1
   32022:	it	lt
   32024:	movlt	r0, #1
   32026:	pop	{r4, pc}
   32028:	ldr	r2, [r0, #0]
   3202a:	movs	r3, #1
   3202c:	str.w	r3, [r2, #180]	; 0xb4
   32030:	ldr	r2, [r0, #4]
   32032:	str	r3, [r2, #24]
   32034:	bx	lr
   32036:	nop
   32038:	ldr	r3, [r0, #0]
   3203a:	movs	r2, #1
   3203c:	str.w	r2, [r3, #184]	; 0xb8
   32040:	bx	lr
   32042:	nop
   32044:	ldr	r3, [r0, #0]
   32046:	ldr	r0, [r3, #20]
   32048:	bx	lr
   3204a:	nop
   3204c:	ldr	r3, [r0, #0]
   3204e:	ldr	r0, [r3, #24]
   32050:	bx	lr
   32052:	nop
   32054:	push	{r3, r4, r5, r6, r7, lr}
   32056:	mov	r6, r0
   32058:	ldr	r7, [r0, #4]
   3205a:	mov	r4, r1
   3205c:	mov	r0, r1
   3205e:	ldr	r5, [r6, #0]
   32060:	ldrd	r1, r2, [r7]
   32064:	bl	24668 <__read_chk@plt+0x1dc04>
   32068:	cbz	r0, 3206c <error@@Base+0x2b68>
   3206a:	pop	{r3, r4, r5, r6, r7, pc}
   3206c:	ldr	r1, [r7, #16]
   3206e:	mov	r0, r4
   32070:	bl	24384 <__read_chk@plt+0x1d920>
   32074:	cmp	r0, #0
   32076:	bne.n	3206a <error@@Base+0x2b66>
   32078:	ldr	r1, [r7, #32]
   3207a:	mov	r0, r4
   3207c:	bl	246ec <__read_chk@plt+0x1dc88>
   32080:	cmp	r0, #0
   32082:	bne.n	3206a <error@@Base+0x2b66>
   32084:	ldr	r1, [r7, #36]	; 0x24
   32086:	mov	r0, r4
   32088:	bl	24384 <__read_chk@plt+0x1d920>
   3208c:	cmp	r0, #0
   3208e:	bne.n	3206a <error@@Base+0x2b66>
   32090:	ldr	r1, [r7, #40]	; 0x28
   32092:	mov	r0, r4
   32094:	bl	24384 <__read_chk@plt+0x1d920>
   32098:	cmp	r0, #0
   3209a:	bne.n	3206a <error@@Base+0x2b66>
   3209c:	ldr	r1, [r7, #44]	; 0x2c
   3209e:	mov	r0, r4
   320a0:	bl	24384 <__read_chk@plt+0x1d920>
   320a4:	cmp	r0, #0
   320a6:	bne.n	3206a <error@@Base+0x2b66>
   320a8:	ldr	r1, [r7, #56]	; 0x38
   320aa:	mov	r0, r4
   320ac:	bl	2470c <__read_chk@plt+0x1dca8>
   320b0:	cmp	r0, #0
   320b2:	bne.n	3206a <error@@Base+0x2b66>
   320b4:	ldr	r1, [r7, #60]	; 0x3c
   320b6:	mov	r0, r4
   320b8:	bl	2470c <__read_chk@plt+0x1dca8>
   320bc:	cmp	r0, #0
   320be:	bne.n	3206a <error@@Base+0x2b66>
   320c0:	ldr	r1, [r7, #64]	; 0x40
   320c2:	mov	r0, r4
   320c4:	bl	2470c <__read_chk@plt+0x1dca8>
   320c8:	cmp	r0, #0
   320ca:	bne.n	3206a <error@@Base+0x2b66>
   320cc:	ldr	r1, [r7, #68]	; 0x44
   320ce:	mov	r0, r4
   320d0:	bl	2470c <__read_chk@plt+0x1dca8>
   320d4:	cmp	r0, #0
   320d6:	bne.n	3206a <error@@Base+0x2b66>
   320d8:	ldr	r1, [r7, #76]	; 0x4c
   320da:	mov	r0, r4
   320dc:	bl	24384 <__read_chk@plt+0x1d920>
   320e0:	cmp	r0, #0
   320e2:	bne.n	3206a <error@@Base+0x2b66>
   320e4:	ldr	r1, [r6, #0]
   320e6:	movs	r2, #1
   320e8:	mov	r0, r4
   320ea:	bl	30874 <error@@Base+0x1370>
   320ee:	cmp	r0, #0
   320f0:	bne.n	3206a <error@@Base+0x2b66>
   320f2:	mov	r2, r0
   320f4:	ldr	r1, [r6, #0]
   320f6:	mov	r0, r4
   320f8:	bl	30874 <error@@Base+0x1370>
   320fc:	cmp	r0, #0
   320fe:	bne.n	3206a <error@@Base+0x2b66>
   32100:	ldrd	r2, r3, [r5, #272]	; 0x110
   32104:	mov	r0, r4
   32106:	bl	24314 <__read_chk@plt+0x1d8b0>
   3210a:	cmp	r0, #0
   3210c:	bne.n	3206a <error@@Base+0x2b66>
   3210e:	ldr.w	r1, [r5, #280]	; 0x118
   32112:	mov	r0, r4
   32114:	bl	24384 <__read_chk@plt+0x1d920>
   32118:	cmp	r0, #0
   3211a:	bne.n	3206a <error@@Base+0x2b66>
   3211c:	ldr.w	r1, [r5, #232]	; 0xe8
   32120:	mov	r0, r4
   32122:	bl	24384 <__read_chk@plt+0x1d920>
   32126:	cmp	r0, #0
   32128:	bne.n	3206a <error@@Base+0x2b66>
   3212a:	ldrd	r2, r3, [r5, #240]	; 0xf0
   3212e:	mov	r0, r4
   32130:	bl	24314 <__read_chk@plt+0x1d8b0>
   32134:	cmp	r0, #0
   32136:	bne.n	3206a <error@@Base+0x2b66>
   32138:	ldr.w	r1, [r5, #236]	; 0xec
   3213c:	mov	r0, r4
   3213e:	bl	24384 <__read_chk@plt+0x1d920>
   32142:	cmp	r0, #0
   32144:	bne.n	3206a <error@@Base+0x2b66>
   32146:	ldrd	r2, r3, [r5, #248]	; 0xf8
   3214a:	mov	r0, r4
   3214c:	bl	24314 <__read_chk@plt+0x1d8b0>
   32150:	cmp	r0, #0
   32152:	bne.n	3206a <error@@Base+0x2b66>
   32154:	ldr.w	r1, [r5, #208]	; 0xd0
   32158:	mov	r0, r4
   3215a:	bl	24384 <__read_chk@plt+0x1d920>
   3215e:	cmp	r0, #0
   32160:	bne.n	3206a <error@@Base+0x2b66>
   32162:	ldrd	r2, r3, [r5, #216]	; 0xd8
   32166:	mov	r0, r4
   32168:	bl	24314 <__read_chk@plt+0x1d8b0>
   3216c:	cmp	r0, #0
   3216e:	bne.w	3206a <error@@Base+0x2b66>
   32172:	ldr.w	r1, [r5, #212]	; 0xd4
   32176:	mov	r0, r4
   32178:	bl	24384 <__read_chk@plt+0x1d920>
   3217c:	cmp	r0, #0
   3217e:	bne.w	3206a <error@@Base+0x2b66>
   32182:	ldrd	r2, r3, [r5, #224]	; 0xe0
   32186:	mov	r0, r4
   32188:	bl	24314 <__read_chk@plt+0x1d8b0>
   3218c:	cmp	r0, #0
   3218e:	bne.w	3206a <error@@Base+0x2b66>
   32192:	ldr	r1, [r5, #20]
   32194:	mov	r0, r4
   32196:	bl	2470c <__read_chk@plt+0x1dca8>
   3219a:	cmp	r0, #0
   3219c:	bne.w	3206a <error@@Base+0x2b66>
   321a0:	ldr	r1, [r5, #24]
   321a2:	mov	r0, r4
   321a4:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   321a8:	b.w	2470c <__read_chk@plt+0x1dca8>
   321ac:	ldr	r2, [pc, #692]	; (32464 <error@@Base+0x2f60>)
   321ae:	ldr	r3, [pc, #696]	; (32468 <error@@Base+0x2f64>)
   321b0:	add	r2, pc
   321b2:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   321b6:	sub	sp, #28
   321b8:	ldr	r3, [r2, r3]
   321ba:	mov	r5, r0
   321bc:	ldr	r7, [r0, #0]
   321be:	mov	r6, r1
   321c0:	ldr	r3, [r3, #0]
   321c2:	str	r3, [sp, #20]
   321c4:	mov.w	r3, #0
   321c8:	bl	42420 <error@@Base+0x12f1c>
   321cc:	cmp	r0, #0
   321ce:	beq.w	32452 <error@@Base+0x2f4e>
   321d2:	adds	r2, r0, #4
   321d4:	mov	r1, r0
   321d6:	mov	r9, r0
   321d8:	mov	r0, r6
   321da:	bl	23fe0 <__read_chk@plt+0x1d57c>
   321de:	mov	r4, r0
   321e0:	cbz	r0, 32206 <error@@Base+0x2d02>
   321e2:	mov	r0, r9
   321e4:	bl	42460 <error@@Base+0x12f5c>
   321e8:	movs	r3, #0
   321ea:	str	r3, [r5, #4]
   321ec:	ldr	r2, [pc, #636]	; (3246c <error@@Base+0x2f68>)
   321ee:	ldr	r3, [pc, #632]	; (32468 <error@@Base+0x2f64>)
   321f0:	add	r2, pc
   321f2:	ldr	r3, [r2, r3]
   321f4:	ldr	r2, [r3, #0]
   321f6:	ldr	r3, [sp, #20]
   321f8:	eors	r2, r3
   321fa:	bne.w	32458 <error@@Base+0x2f54>
   321fe:	mov	r0, r4
   32200:	add	sp, #28
   32202:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   32206:	add.w	r1, r9, #16
   3220a:	mov	r0, r6
   3220c:	bl	23d00 <__read_chk@plt+0x1d29c>
   32210:	mov	r4, r0
   32212:	cmp	r0, #0
   32214:	bne.n	321e2 <error@@Base+0x2cde>
   32216:	mov	r2, r0
   32218:	add.w	r1, r9, #32
   3221c:	mov	r0, r6
   3221e:	bl	24064 <__read_chk@plt+0x1d600>
   32222:	mov	r4, r0
   32224:	cmp	r0, #0
   32226:	bne.n	321e2 <error@@Base+0x2cde>
   32228:	add.w	r1, r9, #36	; 0x24
   3222c:	mov	r0, r6
   3222e:	bl	23d00 <__read_chk@plt+0x1d29c>
   32232:	mov	r4, r0
   32234:	cmp	r0, #0
   32236:	bne.n	321e2 <error@@Base+0x2cde>
   32238:	add.w	r1, r9, #40	; 0x28
   3223c:	mov	r0, r6
   3223e:	bl	23d00 <__read_chk@plt+0x1d29c>
   32242:	mov	r4, r0
   32244:	cmp	r0, #0
   32246:	bne.n	321e2 <error@@Base+0x2cde>
   32248:	add.w	r1, r9, #44	; 0x2c
   3224c:	mov	r0, r6
   3224e:	bl	23d00 <__read_chk@plt+0x1d29c>
   32252:	mov	r4, r0
   32254:	cmp	r0, #0
   32256:	bne.n	321e2 <error@@Base+0x2cde>
   32258:	ldr.w	r1, [r9, #56]	; 0x38
   3225c:	mov	r0, r6
   3225e:	bl	24130 <__read_chk@plt+0x1d6cc>
   32262:	mov	r4, r0
   32264:	cmp	r0, #0
   32266:	bne.n	321e2 <error@@Base+0x2cde>
   32268:	ldr.w	r1, [r9, #60]	; 0x3c
   3226c:	mov	r0, r6
   3226e:	bl	24130 <__read_chk@plt+0x1d6cc>
   32272:	mov	r4, r0
   32274:	cmp	r0, #0
   32276:	bne.n	321e2 <error@@Base+0x2cde>
   32278:	ldr.w	r1, [r9, #64]	; 0x40
   3227c:	mov	r0, r6
   3227e:	bl	24130 <__read_chk@plt+0x1d6cc>
   32282:	mov	r4, r0
   32284:	cmp	r0, #0
   32286:	bne.n	321e2 <error@@Base+0x2cde>
   32288:	ldr.w	r1, [r9, #68]	; 0x44
   3228c:	mov	r0, r6
   3228e:	bl	24130 <__read_chk@plt+0x1d6cc>
   32292:	mov	r4, r0
   32294:	cmp	r0, #0
   32296:	bne.n	321e2 <error@@Base+0x2cde>
   32298:	add.w	r1, r9, #76	; 0x4c
   3229c:	mov	r0, r6
   3229e:	bl	23d00 <__read_chk@plt+0x1d29c>
   322a2:	mov	r4, r0
   322a4:	cmp	r0, #0
   322a6:	bne.n	321e2 <error@@Base+0x2cde>
   322a8:	add.w	r8, r5, #4
   322ac:	movs	r4, #1
   322ae:	str.w	r4, [r9, #24]
   322b2:	str.w	r4, [r9, #72]	; 0x48
   322b6:	ldr	r0, [r5, #4]
   322b8:	bl	42460 <error@@Base+0x12f5c>
   322bc:	mov	r2, r4
   322be:	mov	r1, r8
   322c0:	mov	r0, r6
   322c2:	str.w	r9, [r5, #4]
   322c6:	bl	30960 <error@@Base+0x145c>
   322ca:	mov	r4, r0
   322cc:	cmp	r0, #0
   322ce:	bne.n	321ec <error@@Base+0x2ce8>
   322d0:	mov	r2, r0
   322d2:	mov	r1, r8
   322d4:	mov	r0, r6
   322d6:	bl	30960 <error@@Base+0x145c>
   322da:	mov	r4, r0
   322dc:	cmp	r0, #0
   322de:	bne.n	321ec <error@@Base+0x2ce8>
   322e0:	add.w	r1, r7, #272	; 0x110
   322e4:	mov	r0, r6
   322e6:	bl	23cd4 <__read_chk@plt+0x1d270>
   322ea:	mov	r4, r0
   322ec:	cmp	r0, #0
   322ee:	bne.w	321ec <error@@Base+0x2ce8>
   322f2:	add.w	r1, r7, #280	; 0x118
   322f6:	mov	r0, r6
   322f8:	bl	23d00 <__read_chk@plt+0x1d29c>
   322fc:	mov	r4, r0
   322fe:	cmp	r0, #0
   32300:	bne.w	321ec <error@@Base+0x2ce8>
   32304:	add.w	r1, r7, #232	; 0xe8
   32308:	mov	r0, r6
   3230a:	bl	23d00 <__read_chk@plt+0x1d29c>
   3230e:	mov	r4, r0
   32310:	cmp	r0, #0
   32312:	bne.w	321ec <error@@Base+0x2ce8>
   32316:	add.w	r1, r7, #240	; 0xf0
   3231a:	mov	r0, r6
   3231c:	bl	23cd4 <__read_chk@plt+0x1d270>
   32320:	mov	r4, r0
   32322:	cmp	r0, #0
   32324:	bne.w	321ec <error@@Base+0x2ce8>
   32328:	add.w	r1, r7, #236	; 0xec
   3232c:	mov	r0, r6
   3232e:	bl	23d00 <__read_chk@plt+0x1d29c>
   32332:	mov	r4, r0
   32334:	cmp	r0, #0
   32336:	bne.w	321ec <error@@Base+0x2ce8>
   3233a:	add.w	r1, r7, #248	; 0xf8
   3233e:	mov	r0, r6
   32340:	bl	23cd4 <__read_chk@plt+0x1d270>
   32344:	mov	r4, r0
   32346:	cmp	r0, #0
   32348:	bne.w	321ec <error@@Base+0x2ce8>
   3234c:	add.w	r1, r7, #208	; 0xd0
   32350:	mov	r0, r6
   32352:	bl	23d00 <__read_chk@plt+0x1d29c>
   32356:	mov	r4, r0
   32358:	cmp	r0, #0
   3235a:	bne.w	321ec <error@@Base+0x2ce8>
   3235e:	add.w	r1, r7, #216	; 0xd8
   32362:	mov	r0, r6
   32364:	bl	23cd4 <__read_chk@plt+0x1d270>
   32368:	mov	r4, r0
   3236a:	cmp	r0, #0
   3236c:	bne.w	321ec <error@@Base+0x2ce8>
   32370:	add.w	r1, r7, #212	; 0xd4
   32374:	mov	r0, r6
   32376:	bl	23d00 <__read_chk@plt+0x1d29c>
   3237a:	mov	r4, r0
   3237c:	cmp	r0, #0
   3237e:	bne.w	321ec <error@@Base+0x2ce8>
   32382:	add.w	r1, r7, #224	; 0xe0
   32386:	mov	r0, r6
   32388:	bl	23cd4 <__read_chk@plt+0x1d270>
   3238c:	mov	r4, r0
   3238e:	cmp	r0, #0
   32390:	bne.w	321ec <error@@Base+0x2ce8>
   32394:	bl	37fe0 <error@@Base+0x8adc>
   32398:	mov	r1, r4
   3239a:	str.w	r0, [r7, #284]	; 0x11c
   3239e:	mov	r0, r5
   323a0:	bl	31280 <error@@Base+0x1d7c>
   323a4:	mov	r4, r0
   323a6:	cmp	r0, #0
   323a8:	bne.w	321ec <error@@Base+0x2ce8>
   323ac:	movs	r1, #1
   323ae:	mov	r0, r5
   323b0:	bl	31280 <error@@Base+0x1d7c>
   323b4:	mov	r4, r0
   323b6:	cmp	r0, #0
   323b8:	bne.w	321ec <error@@Base+0x2ce8>
   323bc:	ldr	r1, [pc, #176]	; (32470 <error@@Base+0x2f6c>)
   323be:	ldr	r0, [pc, #180]	; (32474 <error@@Base+0x2f70>)
   323c0:	add	r1, pc
   323c2:	add	r0, pc
   323c4:	adds	r1, #108	; 0x6c
   323c6:	bl	2f638 <error@@Base+0x134>
   323ca:	ldr	r3, [r5, #0]
   323cc:	movs	r2, #1
   323ce:	mov	r0, r5
   323d0:	str.w	r2, [r3, #184]	; 0xb8
   323d4:	ldr	r3, [r5, #0]
   323d6:	str.w	r4, [r3, #308]	; 0x134
   323da:	bl	30bec <error@@Base+0x16e8>
   323de:	mov	r4, r0
   323e0:	cmp	r0, #0
   323e2:	bne.w	321ec <error@@Base+0x2ce8>
   323e6:	ldr	r0, [r7, #20]
   323e8:	bl	1de7c <__read_chk@plt+0x17418>
   323ec:	ldr	r0, [r7, #24]
   323ee:	bl	1de7c <__read_chk@plt+0x17418>
   323f2:	add	r2, sp, #12
   323f4:	add	r1, sp, #4
   323f6:	mov	r0, r6
   323f8:	bl	23f68 <__read_chk@plt+0x1d504>
   323fc:	mov	r4, r0
   323fe:	cmp	r0, #0
   32400:	bne.w	321ec <error@@Base+0x2ce8>
   32404:	add	r2, sp, #16
   32406:	add	r1, sp, #8
   32408:	mov	r0, r6
   3240a:	bl	23f68 <__read_chk@plt+0x1d504>
   3240e:	mov	r4, r0
   32410:	cmp	r0, #0
   32412:	bne.w	321ec <error@@Base+0x2ce8>
   32416:	ldr	r2, [sp, #12]
   32418:	ldr	r1, [sp, #4]
   3241a:	ldr	r0, [r7, #20]
   3241c:	bl	2419c <__read_chk@plt+0x1d738>
   32420:	mov	r4, r0
   32422:	cmp	r0, #0
   32424:	bne.w	321ec <error@@Base+0x2ce8>
   32428:	ldr	r0, [r7, #24]
   3242a:	ldr	r2, [sp, #16]
   3242c:	ldr	r1, [sp, #8]
   3242e:	bl	2419c <__read_chk@plt+0x1d738>
   32432:	mov	r4, r0
   32434:	cmp	r0, #0
   32436:	bne.w	321ec <error@@Base+0x2ce8>
   3243a:	mov	r0, r6
   3243c:	bl	1dff8 <__read_chk@plt+0x17594>
   32440:	cbnz	r0, 3245c <error@@Base+0x2f58>
   32442:	ldr	r1, [pc, #52]	; (32478 <error@@Base+0x2f74>)
   32444:	ldr	r0, [pc, #52]	; (3247c <error@@Base+0x2f78>)
   32446:	add	r1, pc
   32448:	add	r0, pc
   3244a:	adds	r1, #132	; 0x84
   3244c:	bl	2f6e0 <error@@Base+0x1dc>
   32450:	b.n	321ec <error@@Base+0x2ce8>
   32452:	mvn.w	r4, #1
   32456:	b.n	321ec <error@@Base+0x2ce8>
   32458:	blx	620c <__stack_chk_fail@plt>
   3245c:	mvn.w	r4, #3
   32460:	b.n	321ec <error@@Base+0x2ce8>
   32462:	nop
   32464:	adds	r6, #208	; 0xd0
   32466:	movs	r6, r0
   32468:	lsls	r4, r3, #25
   3246a:	movs	r0, r0
   3246c:	adds	r6, #144	; 0x90
   3246e:	movs	r6, r0
   32470:	lsls	r0, r3, #30
   32472:	movs	r3, r0
   32474:	lsls	r6, r1, #22
   32476:	movs	r3, r0
   32478:	lsls	r2, r2, #28
   3247a:	movs	r3, r0
   3247c:	str	r4, [sp, #128]	; 0x80
   3247e:	movs	r2, r0
   32480:	ldr	r3, [r0, #0]
   32482:	ldr	r0, [r3, #28]
   32484:	b.w	2419c <__read_chk@plt+0x1d738>
   32488:	ldr	r3, [r0, #0]
   3248a:	ldr	r0, [r3, #28]
   3248c:	b.w	241fc <__read_chk@plt+0x1d798>
   32490:	ldr	r3, [r0, #0]
   32492:	ldr	r0, [r3, #28]
   32494:	b.w	2443c <__read_chk@plt+0x1d9d8>
   32498:	ldr	r3, [r0, #0]
   3249a:	ldr	r0, [r3, #28]
   3249c:	b.w	24384 <__read_chk@plt+0x1d920>
   324a0:	ldr	r1, [r0, #0]
   324a2:	ldr	r0, [r1, #28]
   324a4:	b.w	24314 <__read_chk@plt+0x1d8b0>
   324a8:	ldr	r3, [r0, #0]
   324aa:	ldr	r0, [r3, #28]
   324ac:	b.w	24668 <__read_chk@plt+0x1dc04>
   324b0:	ldr	r3, [r0, #0]
   324b2:	ldr	r0, [r3, #28]
   324b4:	b.w	246ec <__read_chk@plt+0x1dc88>
   324b8:	ldr	r3, [r0, #0]
   324ba:	ldr	r0, [r3, #28]
   324bc:	b.w	2470c <__read_chk@plt+0x1dca8>
   324c0:	ldr	r3, [r0, #0]
   324c2:	ldr	r0, [r3, #32]
   324c4:	b.w	24738 <__read_chk@plt+0x1dcd4>
   324c8:	ldr	r3, [r0, #0]
   324ca:	ldr	r0, [r3, #28]
   324cc:	b.w	2512c <__read_chk@plt+0x1e6c8>
   324d0:	ldr	r3, [r0, #0]
   324d2:	ldr	r0, [r3, #28]
   324d4:	b.w	25064 <__read_chk@plt+0x1e600>
   324d8:	ldr	r3, [r0, #0]
   324da:	ldr	r0, [r3, #32]
   324dc:	b.w	23c98 <__read_chk@plt+0x1d234>
   324e0:	ldr	r3, [r0, #0]
   324e2:	ldr	r0, [r3, #32]
   324e4:	b.w	23d54 <__read_chk@plt+0x1d2f0>
   324e8:	ldr	r3, [r0, #0]
   324ea:	ldr	r0, [r3, #32]
   324ec:	b.w	23d00 <__read_chk@plt+0x1d29c>
   324f0:	ldr	r3, [r0, #0]
   324f2:	ldr	r0, [r3, #32]
   324f4:	b.w	23cd4 <__read_chk@plt+0x1d270>
   324f8:	ldr	r3, [r0, #0]
   324fa:	ldr	r0, [r3, #32]
   324fc:	b.w	23fe0 <__read_chk@plt+0x1d57c>
   32500:	ldr	r3, [r0, #0]
   32502:	ldr	r0, [r3, #32]
   32504:	b.w	23f68 <__read_chk@plt+0x1d504>
   32508:	ldr	r3, [r0, #0]
   3250a:	ldr	r0, [r3, #32]
   3250c:	b.w	23f08 <__read_chk@plt+0x1d4a4>
   32510:	ldr	r3, [r0, #0]
   32512:	ldr	r0, [r3, #32]
   32514:	b.w	24064 <__read_chk@plt+0x1d600>
   32518:	ldr	r3, [r0, #0]
   3251a:	ldr	r0, [r3, #32]
   3251c:	b.w	24f38 <__read_chk@plt+0x1e4d4>
   32520:	ldr	r3, [r0, #0]
   32522:	ldr	r0, [r3, #32]
   32524:	b.w	24ebc <__read_chk@plt+0x1e458>
   32528:	push	{r3, lr}
   3252a:	ldr	r3, [r0, #0]
   3252c:	ldr	r0, [r3, #32]
   3252e:	bl	1dff8 <__read_chk@plt+0x17594>
   32532:	cmp	r0, #0
   32534:	ite	ne
   32536:	mvnne.w	r0, #22
   3253a:	moveq	r0, #0
   3253c:	pop	{r3, pc}
   3253e:	nop
   32540:	push	{r3, r4, r5, lr}
   32542:	mov	r4, r0
   32544:	ldr	r3, [r0, #0]
   32546:	ldr	r0, [r3, #32]
   32548:	cbz	r1, 32556 <error@@Base+0x3052>
   3254a:	mov	r5, r1
   3254c:	bl	1dff8 <__read_chk@plt+0x17594>
   32550:	str	r0, [r5, #0]
   32552:	ldr	r3, [r4, #0]
   32554:	ldr	r0, [r3, #32]
   32556:	ldmia.w	sp!, {r3, r4, r5, lr}
   3255a:	b.w	1e0c0 <__read_chk@plt+0x1765c>
   3255e:	nop
   32560:	push	{r4, r5, lr}
   32562:	mov	r5, r0
   32564:	ldr	r2, [r0, #0]
   32566:	sub	sp, #20
   32568:	ldr	r0, [pc, #68]	; (325b0 <error@@Base+0x30ac>)
   3256a:	add	r4, sp, #4
   3256c:	ldr	r3, [pc, #68]	; (325b4 <error@@Base+0x30b0>)
   3256e:	add	r0, pc
   32570:	ldr	r3, [r0, r3]
   32572:	ldr	r0, [r2, #28]
   32574:	ldr	r3, [r3, #0]
   32576:	str	r3, [sp, #12]
   32578:	mov.w	r3, #0
   3257c:	movs	r3, #0
   3257e:	strb.w	r1, [sp, #9]
   32582:	strb.w	r3, [sp, #8]
   32586:	str	r3, [sp, #4]
   32588:	bl	1de7c <__read_chk@plt+0x17418>
   3258c:	ldr	r3, [r5, #0]
   3258e:	movs	r2, #6
   32590:	mov	r1, r4
   32592:	ldr	r0, [r3, #28]
   32594:	bl	2419c <__read_chk@plt+0x1d738>
   32598:	ldr	r2, [pc, #28]	; (325b8 <error@@Base+0x30b4>)
   3259a:	ldr	r3, [pc, #24]	; (325b4 <error@@Base+0x30b0>)
   3259c:	add	r2, pc
   3259e:	ldr	r3, [r2, r3]
   325a0:	ldr	r2, [r3, #0]
   325a2:	ldr	r3, [sp, #12]
   325a4:	eors	r2, r3
   325a6:	bne.n	325ac <error@@Base+0x30a8>
   325a8:	add	sp, #20
   325aa:	pop	{r4, r5, pc}
   325ac:	blx	620c <__stack_chk_fail@plt>
   325b0:	adds	r3, #18
   325b2:	movs	r6, r0
   325b4:	lsls	r4, r3, #25
   325b6:	movs	r0, r0
   325b8:	adds	r2, #228	; 0xe4
   325ba:	movs	r6, r0
   325bc:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   325c0:	sub	sp, #8
   325c2:	mov	r8, r0
   325c4:	str	r1, [sp, #4]
   325c6:	movs	r1, #2
   325c8:	ldr	r7, [sp, #4]
   325ca:	bl	32560 <error@@Base+0x305c>
   325ce:	mov	r6, r0
   325d0:	cbz	r0, 325da <error@@Base+0x30d6>
   325d2:	mov	r0, r6
   325d4:	add	sp, #8
   325d6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   325da:	ldr.w	r3, [r8]
   325de:	mov	r1, r7
   325e0:	ldr	r0, [r3, #28]
   325e2:	bl	24384 <__read_chk@plt+0x1d920>
   325e6:	mov	r6, r0
   325e8:	cmp	r0, #0
   325ea:	bne.n	325d2 <error@@Base+0x30ce>
   325ec:	cmp	r7, #0
   325ee:	beq.n	325d2 <error@@Base+0x30ce>
   325f0:	mov	r5, r0
   325f2:	mov	r4, r0
   325f4:	b.n	3260a <error@@Base+0x3106>
   325f6:	ldr.w	r3, [r8]
   325fa:	uxtb	r1, r4
   325fc:	lsrs	r4, r4, #8
   325fe:	ldr	r0, [r3, #28]
   32600:	bl	2443c <__read_chk@plt+0x1d9d8>
   32604:	cbnz	r0, 3261c <error@@Base+0x3118>
   32606:	cmp	r7, r5
   32608:	beq.n	325d2 <error@@Base+0x30ce>
   3260a:	tst.w	r5, #3
   3260e:	add.w	r5, r5, #1
   32612:	bne.n	325f6 <error@@Base+0x30f2>
   32614:	bl	4e48c <error@@Base+0x1ef88>
   32618:	mov	r4, r0
   3261a:	b.n	325f6 <error@@Base+0x30f2>
   3261c:	mov	r6, r0
   3261e:	mov	r0, r6
   32620:	add	sp, #8
   32622:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   32626:	nop
   32628:	push	{r3, r4, r5, r6, r7, lr}
   3262a:	ldr	r4, [r0, #0]
   3262c:	cbz	r4, 32634 <error@@Base+0x3130>
   3262e:	ldr.w	r3, [r4, #312]	; 0x138
   32632:	cbnz	r3, 3263c <error@@Base+0x3138>
   32634:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   32638:	b.w	3185c <error@@Base+0x2358>
   3263c:	ldr	r3, [r0, #4]
   3263e:	cbnz	r3, 32698 <error@@Base+0x3194>
   32640:	ldr	r0, [r4, #28]
   32642:	bl	1dff8 <__read_chk@plt+0x17594>
   32646:	cmp	r0, #5
   32648:	mov	r5, r0
   3264a:	bls.n	32698 <error@@Base+0x3194>
   3264c:	ldr	r0, [r4, #28]
   3264e:	bl	1e11c <__read_chk@plt+0x176b8>
   32652:	ldrb	r7, [r0, #5]
   32654:	mov	r6, r0
   32656:	sub.w	r3, r7, #93	; 0x5d
   3265a:	cmp	r3, #2
   3265c:	bls.n	3266e <error@@Base+0x316a>
   3265e:	ldr	r1, [pc, #64]	; (326a0 <error@@Base+0x319c>)
   32660:	mov	r2, r7
   32662:	ldr	r0, [pc, #64]	; (326a4 <error@@Base+0x31a0>)
   32664:	add	r1, pc
   32666:	add	r0, pc
   32668:	adds	r1, #156	; 0x9c
   3266a:	bl	2f6e0 <error@@Base+0x1dc>
   3266e:	subs	r7, #80	; 0x50
   32670:	cmp	r7, #47	; 0x2f
   32672:	bhi.n	3268e <error@@Base+0x318a>
   32674:	subs	r5, #4
   32676:	strb	r5, [r6, #3]
   32678:	lsrs	r2, r5, #24
   3267a:	lsrs	r3, r5, #16
   3267c:	strb	r2, [r6, #0]
   3267e:	lsrs	r5, r5, #8
   32680:	strb	r3, [r6, #1]
   32682:	strb	r5, [r6, #2]
   32684:	ldrd	r0, r1, [r4, #24]
   32688:	bl	241fc <__read_chk@plt+0x1d798>
   3268c:	cbnz	r0, 32696 <error@@Base+0x3192>
   3268e:	ldr	r0, [r4, #28]
   32690:	bl	1de7c <__read_chk@plt+0x17418>
   32694:	movs	r0, #0
   32696:	pop	{r3, r4, r5, r6, r7, pc}
   32698:	mov.w	r0, #4294967295	; 0xffffffff
   3269c:	pop	{r3, r4, r5, r6, r7, pc}
   3269e:	nop
   326a0:	lsls	r4, r6, #19
   326a2:	movs	r3, r0
   326a4:	lsls	r6, r6, #11
   326a6:	movs	r3, r0
   326a8:	push	{r1, r2, r3}
   326aa:	ldr	r2, [pc, #196]	; (32770 <error@@Base+0x326c>)
   326ac:	ldr	r3, [pc, #196]	; (32774 <error@@Base+0x3270>)
   326ae:	add	r2, pc
   326b0:	push	{r4, r5, r6, lr}
   326b2:	subw	sp, sp, #1044	; 0x414
   326b6:	ldr	r3, [r2, r3]
   326b8:	ldr.w	r2, [sp, #1060]	; 0x424
   326bc:	ldr	r3, [r3, #0]
   326be:	str.w	r3, [sp, #1036]	; 0x40c
   326c2:	mov.w	r3, #0
   326c6:	ldr.w	r3, [r0, #1056]	; 0x420
   326ca:	lsls	r3, r3, #25
   326cc:	bpl.n	326ec <error@@Base+0x31e8>
   326ce:	ldr	r2, [pc, #168]	; (32778 <error@@Base+0x3274>)
   326d0:	ldr	r3, [pc, #160]	; (32774 <error@@Base+0x3270>)
   326d2:	add	r2, pc
   326d4:	ldr	r3, [r2, r3]
   326d6:	ldr	r2, [r3, #0]
   326d8:	ldr.w	r3, [sp, #1036]	; 0x40c
   326dc:	eors	r2, r3
   326de:	bne.n	3276a <error@@Base+0x3266>
   326e0:	addw	sp, sp, #1044	; 0x414
   326e4:	ldmia.w	sp!, {r4, r5, r6, lr}
   326e8:	add	sp, #12
   326ea:	bx	lr
   326ec:	add	r5, sp, #12
   326ee:	mov.w	r3, #1024	; 0x400
   326f2:	mov	r1, r3
   326f4:	add.w	r6, sp, #1064	; 0x428
   326f8:	mov	r4, r0
   326fa:	str	r2, [sp, #0]
   326fc:	mov	r0, r5
   326fe:	movs	r2, #1
   32700:	str	r6, [sp, #4]
   32702:	str	r6, [sp, #8]
   32704:	blx	5b44 <__vsnprintf_chk@plt>
   32708:	ldr	r0, [pc, #112]	; (3277c <error@@Base+0x3278>)
   3270a:	mov	r1, r5
   3270c:	add	r0, pc
   3270e:	bl	2f6e0 <error@@Base+0x1dc>
   32712:	movs	r1, #4
   32714:	mov	r0, r4
   32716:	bl	32560 <error@@Base+0x305c>
   3271a:	cbnz	r0, 32754 <error@@Base+0x3250>
   3271c:	ldr	r3, [r4, #0]
   3271e:	mov	r1, r0
   32720:	ldr	r0, [r3, #28]
   32722:	bl	2443c <__read_chk@plt+0x1d9d8>
   32726:	cbnz	r0, 32754 <error@@Base+0x3250>
   32728:	ldr	r3, [r4, #0]
   3272a:	mov	r1, r5
   3272c:	ldr	r0, [r3, #28]
   3272e:	bl	246ec <__read_chk@plt+0x1dc88>
   32732:	cbnz	r0, 32754 <error@@Base+0x3250>
   32734:	ldr	r3, [r4, #0]
   32736:	ldr	r1, [pc, #72]	; (32780 <error@@Base+0x327c>)
   32738:	ldr	r0, [r3, #28]
   3273a:	add	r1, pc
   3273c:	bl	246ec <__read_chk@plt+0x1dc88>
   32740:	cbnz	r0, 32754 <error@@Base+0x3250>
   32742:	mov	r0, r4
   32744:	bl	32628 <error@@Base+0x3124>
   32748:	cbnz	r0, 32754 <error@@Base+0x3250>
   3274a:	mov	r0, r4
   3274c:	bl	31cc8 <error@@Base+0x27c4>
   32750:	cmp	r0, #0
   32752:	beq.n	326ce <error@@Base+0x31ca>
   32754:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   32758:	ldr	r3, [pc, #40]	; (32784 <error@@Base+0x3280>)
   3275a:	add	r3, pc
   3275c:	add.w	r1, r3, #176	; 0xb0
   32760:	mov	r2, r0
   32762:	ldr	r0, [pc, #36]	; (32788 <error@@Base+0x3284>)
   32764:	add	r0, pc
   32766:	bl	2dd68 <__read_chk@plt+0x27304>
   3276a:	blx	620c <__stack_chk_fail@plt>
   3276e:	nop
   32770:	adds	r1, #210	; 0xd2
   32772:	movs	r6, r0
   32774:	lsls	r4, r3, #25
   32776:	movs	r0, r0
   32778:	adds	r1, #174	; 0xae
   3277a:	movs	r6, r0
   3277c:	lsls	r4, r3, #9
   3277e:	movs	r3, r0
   32780:	lsrs	r2, r4, #17
   32782:	movs	r3, r0
   32784:	lsls	r6, r7, #15
   32786:	movs	r3, r0
   32788:	subs	r6, #176	; 0xb0
   3278a:	movs	r2, r0
   3278c:	push	{r1, r2, r3}
   3278e:	mov.w	r3, #1024	; 0x400
   32792:	push	{r4, r5, r6, lr}
   32794:	subw	sp, sp, #1044	; 0x414
   32798:	addw	r2, sp, #1060	; 0x424
   3279c:	ldr.w	ip, [pc, #140]	; 3282c <error@@Base+0x3328>
   327a0:	ldr	r5, [pc, #140]	; (32830 <error@@Base+0x332c>)
   327a2:	add	r6, sp, #12
   327a4:	ldr.w	r1, [r2], #4
   327a8:	add	ip, pc
   327aa:	mov	r4, r0
   327ac:	mov	r0, r6
   327ae:	str	r2, [sp, #4]
   327b0:	ldr.w	r5, [ip, r5]
   327b4:	ldr	r5, [r5, #0]
   327b6:	str.w	r5, [sp, #1036]	; 0x40c
   327ba:	mov.w	r5, #0
   327be:	str	r1, [sp, #0]
   327c0:	str	r2, [sp, #8]
   327c2:	mov	r1, r3
   327c4:	movs	r2, #1
   327c6:	blx	5b44 <__vsnprintf_chk@plt>
   327ca:	mov	r0, r4
   327cc:	movs	r1, #1
   327ce:	bl	32560 <error@@Base+0x305c>
   327d2:	cbz	r0, 327f2 <error@@Base+0x32ee>
   327d4:	ldr	r2, [pc, #92]	; (32834 <error@@Base+0x3330>)
   327d6:	ldr	r3, [pc, #88]	; (32830 <error@@Base+0x332c>)
   327d8:	add	r2, pc
   327da:	ldr	r3, [r2, r3]
   327dc:	ldr	r2, [r3, #0]
   327de:	ldr.w	r3, [sp, #1036]	; 0x40c
   327e2:	eors	r2, r3
   327e4:	bne.n	32826 <error@@Base+0x3322>
   327e6:	addw	sp, sp, #1044	; 0x414
   327ea:	ldmia.w	sp!, {r4, r5, r6, lr}
   327ee:	add	sp, #12
   327f0:	bx	lr
   327f2:	ldr	r3, [r4, #0]
   327f4:	movs	r1, #2
   327f6:	ldr	r0, [r3, #28]
   327f8:	bl	24384 <__read_chk@plt+0x1d920>
   327fc:	cmp	r0, #0
   327fe:	bne.n	327d4 <error@@Base+0x32d0>
   32800:	ldr	r3, [r4, #0]
   32802:	mov	r1, r6
   32804:	ldr	r0, [r3, #28]
   32806:	bl	246ec <__read_chk@plt+0x1dc88>
   3280a:	cmp	r0, #0
   3280c:	bne.n	327d4 <error@@Base+0x32d0>
   3280e:	ldr	r3, [r4, #0]
   32810:	ldr	r1, [pc, #36]	; (32838 <error@@Base+0x3334>)
   32812:	ldr	r0, [r3, #28]
   32814:	add	r1, pc
   32816:	bl	246ec <__read_chk@plt+0x1dc88>
   3281a:	cmp	r0, #0
   3281c:	bne.n	327d4 <error@@Base+0x32d0>
   3281e:	mov	r0, r4
   32820:	bl	32628 <error@@Base+0x3124>
   32824:	b.n	327d4 <error@@Base+0x32d0>
   32826:	blx	620c <__stack_chk_fail@plt>
   3282a:	nop
   3282c:	adds	r0, #216	; 0xd8
   3282e:	movs	r6, r0
   32830:	lsls	r4, r3, #25
   32832:	movs	r0, r0
   32834:	adds	r0, #168	; 0xa8
   32836:	movs	r6, r0
   32838:	lsrs	r0, r1, #14
   3283a:	movs	r3, r0
   3283c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   32840:	mov	r4, r0
   32842:	ldr	r7, [sp, #24]
   32844:	cbz	r1, 32856 <error@@Base+0x3352>
   32846:	ldr	r0, [r1, #4]
   32848:	mov	r5, r2
   3284a:	ldr.w	r8, [r4]
   3284e:	mov	r6, r3
   32850:	bl	2d5a8 <__read_chk@plt+0x26b44>
   32854:	cbnz	r0, 3286c <error@@Base+0x3368>
   32856:	ldr	r1, [pc, #80]	; (328a8 <error@@Base+0x33a4>)
   32858:	mov	r0, r4
   3285a:	add	r1, pc
   3285c:	bl	3278c <error@@Base+0x3288>
   32860:	cmp	r0, #0
   32862:	it	eq
   32864:	mvneq.w	r0, #29
   32868:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3286c:	cbz	r5, 3287c <error@@Base+0x3378>
   3286e:	ldr	r3, [r5, #24]
   32870:	cmp	r3, #0
   32872:	bne.n	32856 <error@@Base+0x3352>
   32874:	ldr	r3, [r5, #4]
   32876:	cbz	r3, 3287c <error@@Base+0x3378>
   32878:	strd	r6, r5, [r8, #296]	; 0x128
   3287c:	ldr.w	r0, [r8, #20]
   32880:	bl	1dff8 <__read_chk@plt+0x17594>
   32884:	cmp	r0, r7
   32886:	bcs.n	3289e <error@@Base+0x339a>
   32888:	ldr.w	r0, [r8, #20]
   3288c:	bl	1dff8 <__read_chk@plt+0x17594>
   32890:	mov	r3, r0
   32892:	movs	r0, #0
   32894:	subs	r7, r7, r3
   32896:	str.w	r7, [r8, #292]	; 0x124
   3289a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3289e:	mov	r0, r4
   328a0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   328a4:	b.w	31130 <error@@Base+0x1c2c>
   328a8:	lsls	r2, r5, #4
   328aa:	movs	r3, r0
   328ac:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   328b0:	sub	sp, #68	; 0x44
   328b2:	ldr.w	r3, [pc, #1588]	; 32ee8 <error@@Base+0x39e4>
   328b6:	mov	r6, r0
   328b8:	str	r2, [sp, #24]
   328ba:	mov	r7, r1
   328bc:	ldr.w	r2, [pc, #1580]	; 32eec <error@@Base+0x39e8>
   328c0:	ldr	r4, [r0, #0]
   328c2:	add	r2, pc
   328c4:	ldr	r3, [r2, r3]
   328c6:	ldr	r3, [r3, #0]
   328c8:	str	r3, [sp, #60]	; 0x3c
   328ca:	mov.w	r3, #0
   328ce:	ldr.w	r3, [r4, #312]	; 0x138
   328d2:	cmp	r3, #0
   328d4:	bne.w	32ada <error@@Base+0x35d6>
   328d8:	strb	r3, [r1, #0]
   328da:	ldr.w	r9, [r4, #292]	; 0x124
   328de:	cmp.w	r9, #0
   328e2:	bne.n	32958 <error@@Base+0x3454>
   328e4:	ldr.w	r8, [r4, #196]	; 0xc4
   328e8:	cmp.w	r8, #0
   328ec:	beq.n	32978 <error@@Base+0x3474>
   328ee:	ldr.w	r0, [r8, #4]
   328f2:	add.w	r3, r8, #32
   328f6:	str	r3, [sp, #28]
   328f8:	bl	2d594 <__read_chk@plt+0x26b30>
   328fc:	add.w	r3, r8, #68	; 0x44
   32900:	str	r3, [sp, #36]	; 0x24
   32902:	str	r0, [sp, #20]
   32904:	cmp	r0, #0
   32906:	beq.w	32ab8 <error@@Base+0x35b4>
   3290a:	ldr.w	fp, [r8, #20]
   3290e:	str.w	r9, [sp, #32]
   32912:	str.w	r9, [sp, #28]
   32916:	ldr.w	sl, [r4, #304]	; 0x130
   3291a:	cmp.w	sl, #0
   3291e:	beq.w	32c4a <error@@Base+0x3746>
   32922:	mov	r1, fp
   32924:	mov	r0, sl
   32926:	mov.w	r9, #4
   3292a:	bl	53bf4 <mkdtemp@@Base+0x1c18>
   3292e:	cmp	r1, #0
   32930:	beq.n	329ac <error@@Base+0x34a8>
   32932:	ldr.w	r0, [pc, #1468]	; 32ef0 <error@@Base+0x39ec>
   32936:	mov	r3, r1
   32938:	mov	r2, fp
   3293a:	mov	r1, sl
   3293c:	add	r0, pc
   3293e:	bl	2f590 <error@@Base+0x8c>
   32942:	rsb	r3, fp, #262144	; 0x40000
   32946:	ldr	r2, [sp, #28]
   32948:	mov	r1, r8
   3294a:	str	r3, [sp, #0]
   3294c:	mov	r0, r6
   3294e:	movs	r3, #0
   32950:	bl	3283c <error@@Base+0x3338>
   32954:	mov	r5, r0
   32956:	b.n	3295a <error@@Base+0x3456>
   32958:	movs	r5, #0
   3295a:	ldr.w	r2, [pc, #1432]	; 32ef4 <error@@Base+0x39f0>
   3295e:	ldr.w	r3, [pc, #1416]	; 32ee8 <error@@Base+0x39e4>
   32962:	add	r2, pc
   32964:	ldr	r3, [r2, r3]
   32966:	ldr	r2, [r3, #0]
   32968:	ldr	r3, [sp, #60]	; 0x3c
   3296a:	eors	r2, r3
   3296c:	bne.w	32ec6 <error@@Base+0x39c2>
   32970:	mov	r0, r5
   32972:	add	sp, #68	; 0x44
   32974:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32978:	mov.w	fp, #8
   3297c:	str.w	r8, [sp, #36]	; 0x24
   32980:	str.w	r8, [sp, #28]
   32984:	str.w	r8, [sp, #20]
   32988:	ldr.w	r3, [r4, #304]	; 0x130
   3298c:	cmp	r3, #0
   3298e:	beq.w	32b94 <error@@Base+0x3690>
   32992:	rsb	sl, fp, #4
   32996:	ldr	r2, [sp, #20]
   32998:	add	sl, r3
   3299a:	mov	r1, fp
   3299c:	movs	r3, #0
   3299e:	str	r3, [sp, #20]
   329a0:	mov	r0, sl
   329a2:	str	r2, [sp, #32]
   329a4:	bl	53bf4 <mkdtemp@@Base+0x1c18>
   329a8:	cmp	r1, #0
   329aa:	bne.n	32932 <error@@Base+0x342e>
   329ac:	ldr	r2, [sp, #20]
   329ae:	add.w	r3, sl, r9
   329b2:	ldr	r0, [r4, #20]
   329b4:	adds	r2, r3, r2
   329b6:	str	r3, [sp, #40]	; 0x28
   329b8:	str	r2, [sp, #44]	; 0x2c
   329ba:	mov	r5, r2
   329bc:	bl	1dff8 <__read_chk@plt+0x17594>
   329c0:	ldr	r3, [sp, #32]
   329c2:	mov	r2, r5
   329c4:	add	r2, r3
   329c6:	cmp	r0, r2
   329c8:	bcc.n	32958 <error@@Base+0x3454>
   329ca:	ldr	r1, [sp, #28]
   329cc:	ldr	r3, [sp, #40]	; 0x28
   329ce:	cbz	r1, 329dc <error@@Base+0x34d8>
   329d0:	ldr	r2, [r1, #4]
   329d2:	cbz	r2, 329dc <error@@Base+0x34d8>
   329d4:	ldr	r2, [r1, #24]
   329d6:	cmp	r2, #0
   329d8:	bne.w	32cb0 <error@@Base+0x37ac>
   329dc:	ldr	r0, [r4, #32]
   329de:	add	r2, sp, #56	; 0x38
   329e0:	mov	r1, r3
   329e2:	bl	1e274 <__read_chk@plt+0x17810>
   329e6:	mov	r5, r0
   329e8:	cmp	r0, #0
   329ea:	bne.n	3295a <error@@Base+0x3456>
   329ec:	ldr.w	r1, [r4, #208]	; 0xd0
   329f0:	ldr	r2, [sp, #56]	; 0x38
   329f2:	ldr	r0, [r4, #20]
   329f4:	ldr	r5, [r4, #12]
   329f6:	str	r1, [sp, #48]	; 0x30
   329f8:	str	r2, [sp, #40]	; 0x28
   329fa:	bl	1e0c0 <__read_chk@plt+0x1765c>
   329fe:	ldr	r2, [sp, #40]	; 0x28
   32a00:	ldr	r1, [sp, #48]	; 0x30
   32a02:	str.w	sl, [sp]
   32a06:	mov	r3, r0
   32a08:	mov	r0, r5
   32a0a:	ldr	r5, [sp, #20]
   32a0c:	strd	r9, r5, [sp, #4]
   32a10:	bl	2d7f0 <__read_chk@plt+0x26d8c>
   32a14:	mov	r5, r0
   32a16:	cmp	r0, #0
   32a18:	bne.n	3295a <error@@Base+0x3456>
   32a1a:	ldr	r1, [sp, #44]	; 0x2c
   32a1c:	ldr	r0, [r4, #20]
   32a1e:	bl	1e2a8 <__read_chk@plt+0x17844>
   32a22:	mov	r5, r0
   32a24:	cmp	r0, #0
   32a26:	bne.n	3295a <error@@Base+0x3456>
   32a28:	ldr	r3, [sp, #28]
   32a2a:	cmp	r3, #0
   32a2c:	beq.w	32d12 <error@@Base+0x380e>
   32a30:	ldr	r2, [sp, #28]
   32a32:	ldr	r3, [r2, #4]
   32a34:	mov	r5, r2
   32a36:	cmp	r3, #0
   32a38:	beq.w	32d12 <error@@Base+0x380e>
   32a3c:	ldr	r3, [r2, #24]
   32a3e:	cmp	r3, #0
   32a40:	bne.w	32d00 <error@@Base+0x37fc>
   32a44:	ldr.w	r1, [r4, #208]	; 0xd0
   32a48:	ldr	r0, [r4, #32]
   32a4a:	str	r1, [sp, #44]	; 0x2c
   32a4c:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32a50:	mov	r2, r0
   32a52:	ldr	r0, [r4, #32]
   32a54:	str	r2, [sp, #40]	; 0x28
   32a56:	bl	1dff8 <__read_chk@plt+0x17594>
   32a5a:	mov	r3, r0
   32a5c:	ldr	r0, [r4, #20]
   32a5e:	str	r3, [sp, #20]
   32a60:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32a64:	ldr	r3, [sp, #20]
   32a66:	ldrd	r2, r1, [sp, #40]	; 0x28
   32a6a:	str	r0, [sp, #0]
   32a6c:	mov	r0, r5
   32a6e:	ldr	r5, [sp, #32]
   32a70:	str	r5, [sp, #4]
   32a72:	bl	368cc <error@@Base+0x73c8>
   32a76:	mov	r5, r0
   32a78:	cmp	r0, #0
   32a7a:	beq.w	32d00 <error@@Base+0x37fc>
   32a7e:	cmn.w	r0, #30
   32a82:	bne.w	3295a <error@@Base+0x3456>
   32a86:	ldr.w	r0, [pc, #1136]	; 32ef8 <error@@Base+0x39f4>
   32a8a:	add	sl, fp
   32a8c:	add	r0, pc
   32a8e:	bl	2f590 <error@@Base+0x8c>
   32a92:	cmp.w	sl, #262144	; 0x40000
   32a96:	bhi.w	32cfa <error@@Base+0x37f6>
   32a9a:	ldr	r0, [r4, #32]
   32a9c:	rsb	sl, sl, #262144	; 0x40000
   32aa0:	bl	1dff8 <__read_chk@plt+0x17594>
   32aa4:	ldr	r2, [sp, #28]
   32aa6:	mov	r1, r8
   32aa8:	str.w	sl, [sp]
   32aac:	mov	r3, r0
   32aae:	mov	r0, r6
   32ab0:	bl	3283c <error@@Base+0x3338>
   32ab4:	mov	r5, r0
   32ab6:	b.n	3295a <error@@Base+0x3456>
   32ab8:	ldr.w	r3, [r8, #36]	; 0x24
   32abc:	cmp	r3, #0
   32abe:	beq.n	32b8e <error@@Base+0x368a>
   32ac0:	ldr.w	r2, [r8, #40]	; 0x28
   32ac4:	ldr.w	r3, [r8, #56]	; 0x38
   32ac8:	ldr.w	fp, [r8, #20]
   32acc:	str	r2, [sp, #32]
   32ace:	cmp	r3, #0
   32ad0:	bne.w	32916 <error@@Base+0x3412>
   32ad4:	ldr	r3, [sp, #32]
   32ad6:	str	r3, [sp, #20]
   32ad8:	b.n	32988 <error@@Base+0x3484>
   32ada:	ldr	r3, [r0, #4]
   32adc:	cmp	r3, #0
   32ade:	bne.w	32cfa <error@@Base+0x37f6>
   32ae2:	strb	r3, [r1, #0]
   32ae4:	ldr	r0, [r4, #20]
   32ae6:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32aea:	ldr.w	r6, [r4, #304]	; 0x130
   32aee:	mov	r5, r0
   32af0:	cbnz	r6, 32b16 <error@@Base+0x3612>
   32af2:	ldr	r0, [r4, #20]
   32af4:	bl	1dff8 <__read_chk@plt+0x17594>
   32af8:	cmp	r0, #4
   32afa:	bls.w	32958 <error@@Base+0x3454>
   32afe:	ldr	r3, [r5, #0]
   32b00:	movw	r2, #65531	; 0xfffb
   32b04:	movt	r2, #3
   32b08:	rev	r6, r3
   32b0a:	str.w	r6, [r4, #304]	; 0x130
   32b0e:	subs	r1, r6, #5
   32b10:	cmp	r1, r2
   32b12:	bhi.w	32e9e <error@@Base+0x399a>
   32b16:	ldr	r0, [r4, #20]
   32b18:	adds	r6, #4
   32b1a:	bl	1dff8 <__read_chk@plt+0x17594>
   32b1e:	cmp	r6, r0
   32b20:	bhi.w	32958 <error@@Base+0x3454>
   32b24:	ldr	r0, [r4, #32]
   32b26:	bl	1de7c <__read_chk@plt+0x17418>
   32b2a:	adds	r1, r5, #4
   32b2c:	ldr.w	r2, [r4, #304]	; 0x130
   32b30:	ldr	r0, [r4, #32]
   32b32:	bl	2419c <__read_chk@plt+0x1d738>
   32b36:	mov	r5, r0
   32b38:	cmp	r0, #0
   32b3a:	bne.w	3295a <error@@Base+0x3456>
   32b3e:	ldr	r0, [r4, #20]
   32b40:	mov	r1, r6
   32b42:	bl	1e2a8 <__read_chk@plt+0x17844>
   32b46:	mov	r5, r0
   32b48:	cmp	r0, #0
   32b4a:	bne.w	3295a <error@@Base+0x3456>
   32b4e:	mov	r1, r0
   32b50:	ldr	r0, [r4, #32]
   32b52:	bl	23d54 <__read_chk@plt+0x1d2f0>
   32b56:	mov	r5, r0
   32b58:	cmp	r0, #0
   32b5a:	bne.w	3295a <error@@Base+0x3456>
   32b5e:	ldr	r0, [r4, #32]
   32b60:	mov	r1, r7
   32b62:	bl	23d54 <__read_chk@plt+0x1d2f0>
   32b66:	mov	r5, r0
   32b68:	cmp	r0, #0
   32b6a:	bne.w	3295a <error@@Base+0x3456>
   32b6e:	ldrb	r2, [r7, #0]
   32b70:	sub.w	r3, r2, #93	; 0x5d
   32b74:	cmp	r3, #2
   32b76:	bls.n	32b86 <error@@Base+0x3682>
   32b78:	ldr	r1, [pc, #896]	; (32efc <error@@Base+0x39f8>)
   32b7a:	ldr	r0, [pc, #900]	; (32f00 <error@@Base+0x39fc>)
   32b7c:	add	r1, pc
   32b7e:	add	r0, pc
   32b80:	adds	r1, #200	; 0xc8
   32b82:	bl	2f6e0 <error@@Base+0x1dc>
   32b86:	movs	r3, #0
   32b88:	str.w	r3, [r4, #304]	; 0x130
   32b8c:	b.n	3295a <error@@Base+0x3456>
   32b8e:	ldr.w	fp, [r8, #20]
   32b92:	b.n	32988 <error@@Base+0x3484>
   32b94:	ldr	r0, [r4, #20]
   32b96:	bl	1dff8 <__read_chk@plt+0x17594>
   32b9a:	cmp	r0, fp
   32b9c:	bcc.w	32958 <error@@Base+0x3454>
   32ba0:	ldr	r0, [r4, #32]
   32ba2:	bl	1de7c <__read_chk@plt+0x17418>
   32ba6:	ldr	r0, [r4, #32]
   32ba8:	add	r2, sp, #56	; 0x38
   32baa:	mov	r1, fp
   32bac:	bl	1e274 <__read_chk@plt+0x17810>
   32bb0:	mov	r5, r0
   32bb2:	cmp	r0, #0
   32bb4:	bne.w	3295a <error@@Base+0x3456>
   32bb8:	ldr.w	r1, [r4, #232]	; 0xe8
   32bbc:	ldr	r2, [sp, #56]	; 0x38
   32bbe:	ldr	r0, [r4, #20]
   32bc0:	ldr.w	sl, [r4, #12]
   32bc4:	str	r1, [sp, #40]	; 0x28
   32bc6:	str	r2, [sp, #32]
   32bc8:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32bcc:	strd	r5, r5, [sp, #4]
   32bd0:	ldr	r2, [sp, #32]
   32bd2:	ldr	r1, [sp, #40]	; 0x28
   32bd4:	str.w	fp, [sp]
   32bd8:	mov	r3, r0
   32bda:	mov	r0, sl
   32bdc:	bl	2d7f0 <__read_chk@plt+0x26d8c>
   32be0:	mov	r5, r0
   32be2:	cmp	r0, #0
   32be4:	bne.w	3295a <error@@Base+0x3456>
   32be8:	ldr	r0, [r4, #32]
   32bea:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32bee:	ldrb	r3, [r0, #0]
   32bf0:	ldr	r0, [r4, #32]
   32bf2:	mov.w	sl, r3, lsl #24
   32bf6:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32bfa:	mov	r3, r0
   32bfc:	ldr	r0, [r4, #32]
   32bfe:	ldrb	r1, [r3, #1]
   32c00:	orr.w	sl, sl, r1, lsl #16
   32c04:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32c08:	mov	r2, r0
   32c0a:	ldr	r0, [r4, #32]
   32c0c:	ldrb	r1, [r2, #2]
   32c0e:	lsls	r3, r1, #8
   32c10:	str	r3, [sp, #32]
   32c12:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32c16:	ldr	r3, [sp, #32]
   32c18:	movw	r2, #65531	; 0xfffb
   32c1c:	movt	r2, #3
   32c20:	ldrb	r1, [r0, #3]
   32c22:	orr.w	r1, r1, sl
   32c26:	orrs	r1, r3
   32c28:	str.w	r1, [r4, #304]	; 0x130
   32c2c:	subs	r3, r1, #5
   32c2e:	cmp	r3, r2
   32c30:	bhi.w	32e52 <error@@Base+0x394e>
   32c34:	ldr	r0, [r4, #20]
   32c36:	mov	r1, fp
   32c38:	bl	1e2a8 <__read_chk@plt+0x17844>
   32c3c:	mov	r5, r0
   32c3e:	cmp	r0, #0
   32c40:	bne.w	3295a <error@@Base+0x3456>
   32c44:	ldr.w	r3, [r4, #304]	; 0x130
   32c48:	b.n	32992 <error@@Base+0x348e>
   32c4a:	ldr.w	r2, [r4, #208]	; 0xd0
   32c4e:	ldr	r0, [r4, #20]
   32c50:	ldr	r5, [r4, #12]
   32c52:	str	r2, [sp, #44]	; 0x2c
   32c54:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32c58:	str	r0, [sp, #40]	; 0x28
   32c5a:	ldr	r0, [r4, #20]
   32c5c:	bl	1dff8 <__read_chk@plt+0x17594>
   32c60:	ldrd	r3, r2, [sp, #40]	; 0x28
   32c64:	add.w	r1, r4, #304	; 0x130
   32c68:	str	r0, [sp, #0]
   32c6a:	mov	r0, r5
   32c6c:	bl	2d938 <__read_chk@plt+0x26ed4>
   32c70:	cmp	r0, #0
   32c72:	bne.w	32958 <error@@Base+0x3454>
   32c76:	ldr.w	r1, [r4, #304]	; 0x130
   32c7a:	movw	r3, #65531	; 0xfffb
   32c7e:	movt	r3, #3
   32c82:	subs	r2, r1, #5
   32c84:	cmp	r2, r3
   32c86:	bls.n	32ca4 <error@@Base+0x37a0>
   32c88:	ldr	r0, [pc, #632]	; (32f04 <error@@Base+0x3a00>)
   32c8a:	add	r0, pc
   32c8c:	bl	2f590 <error@@Base+0x8c>
   32c90:	ldr	r1, [pc, #628]	; (32f08 <error@@Base+0x3a04>)
   32c92:	mov	r0, r6
   32c94:	add	r1, pc
   32c96:	bl	3278c <error@@Base+0x3288>
   32c9a:	subs	r5, r0, #0
   32c9c:	it	eq
   32c9e:	mvneq.w	r5, #53	; 0x35
   32ca2:	b.n	3295a <error@@Base+0x3456>
   32ca4:	ldr	r0, [r4, #32]
   32ca6:	bl	1de7c <__read_chk@plt+0x17418>
   32caa:	ldr.w	sl, [r4, #304]	; 0x130
   32cae:	b.n	32922 <error@@Base+0x341e>
   32cb0:	ldr.w	r1, [r4, #208]	; 0xd0
   32cb4:	ldr	r0, [r4, #20]
   32cb6:	str	r3, [sp, #52]	; 0x34
   32cb8:	str	r1, [sp, #48]	; 0x30
   32cba:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32cbe:	str	r0, [sp, #40]	; 0x28
   32cc0:	ldr	r0, [r4, #20]
   32cc2:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32cc6:	ldrd	r2, r3, [sp, #40]	; 0x28
   32cca:	ldr	r1, [sp, #48]	; 0x30
   32ccc:	add	r0, r3
   32cce:	ldr	r3, [sp, #32]
   32cd0:	str	r0, [sp, #0]
   32cd2:	ldr	r0, [sp, #28]
   32cd4:	str	r3, [sp, #4]
   32cd6:	ldr	r3, [sp, #52]	; 0x34
   32cd8:	str	r3, [sp, #40]	; 0x28
   32cda:	bl	368cc <error@@Base+0x73c8>
   32cde:	ldr	r3, [sp, #40]	; 0x28
   32ce0:	mov	r5, r0
   32ce2:	cmp	r0, #0
   32ce4:	beq.w	329dc <error@@Base+0x34d8>
   32ce8:	cmn.w	r0, #30
   32cec:	bne.w	3295a <error@@Base+0x3456>
   32cf0:	ldr	r0, [pc, #536]	; (32f0c <error@@Base+0x3a08>)
   32cf2:	add	r0, pc
   32cf4:	bl	2f590 <error@@Base+0x8c>
   32cf8:	b.n	3295a <error@@Base+0x3456>
   32cfa:	mov.w	r5, #4294967295	; 0xffffffff
   32cfe:	b.n	3295a <error@@Base+0x3456>
   32d00:	ldr	r3, [sp, #28]
   32d02:	ldr	r0, [r4, #20]
   32d04:	ldr	r1, [r3, #8]
   32d06:	bl	1e2a8 <__read_chk@plt+0x17844>
   32d0a:	mov	r5, r0
   32d0c:	cmp	r0, #0
   32d0e:	bne.w	3295a <error@@Base+0x3456>
   32d12:	ldr	r2, [sp, #24]
   32d14:	ldr.w	r3, [r4, #208]	; 0xd0
   32d18:	cbz	r2, 32d22 <error@@Base+0x381e>
   32d1a:	ldr	r2, [sp, #24]
   32d1c:	str	r3, [r2, #0]
   32d1e:	ldr.w	r3, [r4, #208]	; 0xd0
   32d22:	adds	r3, #1
   32d24:	str.w	r3, [r4, #208]	; 0xd0
   32d28:	cmp	r3, #0
   32d2a:	beq.w	32e48 <error@@Base+0x3944>
   32d2e:	ldr.w	r3, [r4, #212]	; 0xd4
   32d32:	adds	r3, #1
   32d34:	str.w	r3, [r4, #212]	; 0xd4
   32d38:	cbnz	r3, 32d44 <error@@Base+0x3840>
   32d3a:	ldr.w	r3, [r6, #1056]	; 0x420
   32d3e:	lsls	r3, r3, #16
   32d40:	bpl.w	32ee0 <error@@Base+0x39dc>
   32d44:	ldr.w	r5, [r4, #304]	; 0x130
   32d48:	mov	r1, fp
   32d4a:	adds	r5, #4
   32d4c:	mov	r0, r5
   32d4e:	bl	53998 <mkdtemp@@Base+0x19bc>
   32d52:	ldrd	r2, r3, [r4, #224]	; 0xe0
   32d56:	ldrd	r8, r9, [r4, #216]	; 0xd8
   32d5a:	adds	r2, r2, r5
   32d5c:	adc.w	r3, r3, #0
   32d60:	strd	r2, r3, [r4, #224]	; 0xe0
   32d64:	adds.w	r8, r8, r0
   32d68:	ldr	r0, [r4, #32]
   32d6a:	adc.w	r9, r9, #0
   32d6e:	strd	r8, r9, [r4, #216]	; 0xd8
   32d72:	bl	1e0c0 <__read_chk@plt+0x1765c>
   32d76:	ldrb.w	r8, [r0, #4]
   32d7a:	cmp.w	r8, #3
   32d7e:	bhi.n	32da4 <error@@Base+0x38a0>
   32d80:	ldr	r1, [pc, #396]	; (32f10 <error@@Base+0x3a0c>)
   32d82:	mov	r2, r8
   32d84:	mov	r0, r6
   32d86:	add	r1, pc
   32d88:	bl	3278c <error@@Base+0x3288>
   32d8c:	mov	r5, r0
   32d8e:	cmp	r0, #0
   32d90:	bne.w	3295a <error@@Base+0x3456>
   32d94:	mov	r0, r6
   32d96:	bl	31cc8 <error@@Base+0x27c4>
   32d9a:	subs	r5, r0, #0
   32d9c:	it	eq
   32d9e:	mvneq.w	r5, #53	; 0x35
   32da2:	b.n	3295a <error@@Base+0x3456>
   32da4:	ldr	r0, [r4, #32]
   32da6:	movs	r1, #5
   32da8:	bl	1e2a8 <__read_chk@plt+0x17844>
   32dac:	mov	r5, r0
   32dae:	cmp	r0, #0
   32db0:	bne.w	3295a <error@@Base+0x3456>
   32db4:	ldr	r0, [r4, #32]
   32db6:	mov	r1, r8
   32db8:	bl	1e344 <__read_chk@plt+0x178e0>
   32dbc:	mov	r5, r0
   32dbe:	cmp	r0, #0
   32dc0:	bne.w	3295a <error@@Base+0x3456>
   32dc4:	ldr	r3, [sp, #36]	; 0x24
   32dc6:	cbz	r3, 32dd0 <error@@Base+0x38cc>
   32dc8:	ldr	r3, [sp, #36]	; 0x24
   32dca:	ldr	r3, [r3, #4]
   32dcc:	cmp	r3, #0
   32dce:	bne.n	32e70 <error@@Base+0x396c>
   32dd0:	ldr	r0, [r4, #32]
   32dd2:	mov	r1, r7
   32dd4:	bl	23d54 <__read_chk@plt+0x1d2f0>
   32dd8:	mov	r5, r0
   32dda:	cmp	r0, #0
   32ddc:	bne.w	3295a <error@@Base+0x3456>
   32de0:	ldrb	r2, [r7, #0]
   32de2:	sub.w	r3, r2, #93	; 0x5d
   32de6:	cmp	r3, #2
   32de8:	bls.n	32df6 <error@@Base+0x38f2>
   32dea:	ldr	r0, [pc, #296]	; (32f14 <error@@Base+0x3a10>)
   32dec:	mov	r1, r2
   32dee:	add	r0, pc
   32df0:	bl	2f6e0 <error@@Base+0x1dc>
   32df4:	ldrb	r2, [r7, #0]
   32df6:	subs	r3, r2, #1
   32df8:	uxtb	r3, r3
   32dfa:	cmp	r3, #190	; 0xbe
   32dfc:	bhi.n	32ea4 <error@@Base+0x39a0>
   32dfe:	ldr.w	r8, [r4, #328]	; 0x148
   32e02:	cmp.w	r8, #0
   32e06:	beq.n	32e1a <error@@Base+0x3916>
   32e08:	ldr.w	r3, [r4, #332]	; 0x14c
   32e0c:	mov	r2, r7
   32e0e:	ldr	r1, [r4, #32]
   32e10:	mov	r0, r6
   32e12:	blx	r8
   32e14:	cmp	r0, #0
   32e16:	bne.n	32edc <error@@Base+0x39d8>
   32e18:	ldrb	r2, [r7, #0]
   32e1a:	cmp	r2, #52	; 0x34
   32e1c:	beq.n	32eca <error@@Base+0x39c6>
   32e1e:	movs	r1, #0
   32e20:	mov	r0, r6
   32e22:	str.w	r1, [r4, #304]	; 0x130
   32e26:	bl	30ad0 <error@@Base+0x15cc>
   32e2a:	cmp	r0, #0
   32e2c:	beq.w	3295a <error@@Base+0x3456>
   32e30:	ldr	r1, [pc, #228]	; (32f18 <error@@Base+0x3a14>)
   32e32:	ldr	r0, [pc, #232]	; (32f1c <error@@Base+0x3a18>)
   32e34:	add	r1, pc
   32e36:	add	r0, pc
   32e38:	adds	r1, #228	; 0xe4
   32e3a:	bl	2f6e0 <error@@Base+0x1dc>
   32e3e:	mov	r0, r6
   32e40:	bl	424d0 <error@@Base+0x12fcc>
   32e44:	mov	r5, r0
   32e46:	b.n	3295a <error@@Base+0x3456>
   32e48:	ldr	r0, [pc, #212]	; (32f20 <error@@Base+0x3a1c>)
   32e4a:	add	r0, pc
   32e4c:	bl	2f590 <error@@Base+0x8c>
   32e50:	b.n	32d2e <error@@Base+0x382a>
   32e52:	ldr	r0, [pc, #208]	; (32f24 <error@@Base+0x3a20>)
   32e54:	mov.w	r4, #262144	; 0x40000
   32e58:	add	r0, pc
   32e5a:	bl	2f590 <error@@Base+0x8c>
   32e5e:	mov	r3, r5
   32e60:	ldr	r2, [sp, #28]
   32e62:	mov	r1, r8
   32e64:	mov	r0, r6
   32e66:	str	r4, [sp, #0]
   32e68:	bl	3283c <error@@Base+0x3338>
   32e6c:	mov	r5, r0
   32e6e:	b.n	3295a <error@@Base+0x3456>
   32e70:	ldr	r0, [r4, #36]	; 0x24
   32e72:	bl	1de7c <__read_chk@plt+0x17418>
   32e76:	ldrd	r1, r2, [r4, #32]
   32e7a:	mov	r0, r6
   32e7c:	bl	3078c <error@@Base+0x1288>
   32e80:	mov	r5, r0
   32e82:	cmp	r0, #0
   32e84:	bne.w	3295a <error@@Base+0x3456>
   32e88:	ldr	r0, [r4, #32]
   32e8a:	bl	1de7c <__read_chk@plt+0x17418>
   32e8e:	ldrd	r0, r1, [r4, #32]
   32e92:	bl	241fc <__read_chk@plt+0x1d798>
   32e96:	mov	r5, r0
   32e98:	cmp	r0, #0
   32e9a:	beq.n	32dd0 <error@@Base+0x38cc>
   32e9c:	b.n	3295a <error@@Base+0x3456>
   32e9e:	mvn.w	r5, #2
   32ea2:	b.n	3295a <error@@Base+0x3456>
   32ea4:	ldr	r1, [pc, #128]	; (32f28 <error@@Base+0x3a24>)
   32ea6:	mov	r0, r6
   32ea8:	add	r1, pc
   32eaa:	bl	3278c <error@@Base+0x3288>
   32eae:	mov	r5, r0
   32eb0:	cmp	r0, #0
   32eb2:	bne.w	3295a <error@@Base+0x3456>
   32eb6:	mov	r0, r6
   32eb8:	bl	31cc8 <error@@Base+0x27c4>
   32ebc:	subs	r5, r0, #0
   32ebe:	it	eq
   32ec0:	mvneq.w	r5, #54	; 0x36
   32ec4:	b.n	3295a <error@@Base+0x3456>
   32ec6:	blx	620c <__stack_chk_fail@plt>
   32eca:	ldr.w	r3, [r4, #180]	; 0xb4
   32ece:	cmp	r3, #0
   32ed0:	bne.n	32e1e <error@@Base+0x391a>
   32ed2:	mov	r0, r6
   32ed4:	bl	30bec <error@@Base+0x16e8>
   32ed8:	mov	r5, r0
   32eda:	b.n	32e1e <error@@Base+0x391a>
   32edc:	mov	r5, r0
   32ede:	b.n	3295a <error@@Base+0x3456>
   32ee0:	mvn.w	r5, #38	; 0x26
   32ee4:	b.n	3295a <error@@Base+0x3456>
   32ee6:	nop
   32ee8:	lsls	r4, r3, #25
   32eea:	movs	r0, r0
   32eec:	cmp	r7, #190	; 0xbe
   32eee:	movs	r6, r0
   32ef0:	lsls	r0, r6, #1
   32ef2:	movs	r3, r0
   32ef4:	cmp	r7, #30
   32ef6:	movs	r6, r0
   32ef8:	vhadd.u8	d16, d8, d2
   32efc:	vaddl.u16	q8, d12, d2
   32f00:	ldc2l	0, cr0, [lr, #8]
   32f04:	stc2	0, cr0, [sl, #-8]
   32f08:	ldc2l	0, cr0, [r0], #8
   32f0c:	stc2l	0, cr0, [r2], #8
   32f10:	stc2	0, cr0, [r2], {2}
   32f14:	ldc2	0, cr0, [sl], #-8
   32f18:	stc2	0, cr0, [r4, #-8]!
   32f1c:	ldrh.w	r0, [r2, #2]
   32f20:	umull	r0, r0, r2, r2
   32f24:	smlawb	r0, ip, r2, r0
   32f28:			; <UNDEFINED> instruction: 0xfb980002
   32f2c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32f30:	mov	r7, r2
   32f32:	ldr	r2, [pc, #320]	; (33074 <error@@Base+0x3b70>)
   32f34:	sub	sp, #36	; 0x24
   32f36:	ldr	r3, [pc, #320]	; (33078 <error@@Base+0x3b74>)
   32f38:	mov	r6, r0
   32f3a:	add	r2, pc
   32f3c:	ldr.w	sl, [pc, #316]	; 3307c <error@@Base+0x3b78>
   32f40:	ldr.w	fp, [pc, #316]	; 33080 <error@@Base+0x3b7c>
   32f44:	mov	r5, r1
   32f46:	ldr.w	r9, [pc, #316]	; 33084 <error@@Base+0x3b80>
   32f4a:	add	sl, pc
   32f4c:	ldr	r3, [r2, r3]
   32f4e:	add	fp, pc
   32f50:	ldr.w	r8, [r0]
   32f54:	add	r9, pc
   32f56:	ldr	r3, [r3, #0]
   32f58:	str	r3, [sp, #28]
   32f5a:	mov.w	r3, #0
   32f5e:	mov	r2, r7
   32f60:	mov	r1, r5
   32f62:	mov	r0, r6
   32f64:	movs	r3, #0
   32f66:	str	r3, [sp, #24]
   32f68:	bl	328ac <error@@Base+0x33a8>
   32f6c:	mov	r4, r0
   32f6e:	cbnz	r0, 32f74 <error@@Base+0x3a70>
   32f70:	ldrb	r3, [r5, #0]
   32f72:	cbnz	r3, 32f8c <error@@Base+0x3a88>
   32f74:	ldr	r2, [pc, #272]	; (33088 <error@@Base+0x3b84>)
   32f76:	ldr	r3, [pc, #256]	; (33078 <error@@Base+0x3b74>)
   32f78:	add	r2, pc
   32f7a:	ldr	r3, [r2, r3]
   32f7c:	ldr	r2, [r3, #0]
   32f7e:	ldr	r3, [sp, #28]
   32f80:	eors	r2, r3
   32f82:	bne.n	33070 <error@@Base+0x3b6c>
   32f84:	mov	r0, r4
   32f86:	add	sp, #36	; 0x24
   32f88:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32f8c:	str.w	r0, [r8, #188]	; 0xbc
   32f90:	ldrb	r3, [r5, #0]
   32f92:	subs	r3, #1
   32f94:	cmp	r3, #3
   32f96:	bhi.n	32f74 <error@@Base+0x3a70>
   32f98:	tbb	[pc, r3]
   32f9c:	adds	r1, #53	; 0x35
   32f9e:	lsls	r4, r4, #8
   32fa0:	ldr	r3, [r6, #0]
   32fa2:	movs	r1, #0
   32fa4:	ldr	r0, [r3, #32]
   32fa6:	bl	23d54 <__read_chk@plt+0x1d2f0>
   32faa:	mov	r4, r0
   32fac:	cmp	r0, #0
   32fae:	bne.n	33064 <error@@Base+0x3b60>
   32fb0:	ldr	r3, [r6, #0]
   32fb2:	mov	r2, r0
   32fb4:	add	r1, sp, #24
   32fb6:	ldr	r0, [r3, #32]
   32fb8:	bl	23fe0 <__read_chk@plt+0x1d57c>
   32fbc:	mov	r4, r0
   32fbe:	cmp	r0, #0
   32fc0:	bne.n	33064 <error@@Base+0x3b60>
   32fc2:	ldr	r3, [r6, #0]
   32fc4:	mov	r2, r0
   32fc6:	mov	r1, r0
   32fc8:	ldr	r0, [r3, #32]
   32fca:	bl	23fe0 <__read_chk@plt+0x1d57c>
   32fce:	mov	r4, r0
   32fd0:	cmp	r0, #0
   32fd2:	bne.n	33064 <error@@Base+0x3b60>
   32fd4:	mov	r0, fp
   32fd6:	ldr	r1, [sp, #24]
   32fd8:	bl	2f638 <error@@Base+0x134>
   32fdc:	ldr	r0, [sp, #24]
   32fde:	blx	5904 <free@plt+0x4>
   32fe2:	b.n	32f5e <error@@Base+0x3a5a>
   32fe4:	ldr	r3, [r6, #0]
   32fe6:	add	r1, sp, #20
   32fe8:	ldr	r0, [r3, #32]
   32fea:	bl	23d00 <__read_chk@plt+0x1d29c>
   32fee:	mov	r4, r0
   32ff0:	cmp	r0, #0
   32ff2:	bne.n	32f74 <error@@Base+0x3a70>
   32ff4:	ldr	r1, [sp, #20]
   32ff6:	mov	r0, sl
   32ff8:	bl	2f638 <error@@Base+0x134>
   32ffc:	b.n	32f5e <error@@Base+0x3a5a>
   32ffe:	mov	r0, r9
   33000:	bl	2f6e0 <error@@Base+0x1dc>
   33004:	b.n	32f5e <error@@Base+0x3a5a>
   33006:	ldr	r3, [r6, #0]
   33008:	add	r1, sp, #16
   3300a:	ldr	r0, [r3, #32]
   3300c:	bl	23d00 <__read_chk@plt+0x1d29c>
   33010:	mov	r4, r0
   33012:	cmp	r0, #0
   33014:	bne.n	32f74 <error@@Base+0x3a70>
   33016:	ldr	r3, [r6, #0]
   33018:	mov	r2, r0
   3301a:	add	r1, sp, #24
   3301c:	ldr	r0, [r3, #32]
   3301e:	bl	23fe0 <__read_chk@plt+0x1d57c>
   33022:	mov	r4, r0
   33024:	cmp	r0, #0
   33026:	bne.n	32f74 <error@@Base+0x3a70>
   33028:	ldr	r3, [r6, #0]
   3302a:	ldr.w	r3, [r3, #180]	; 0xb4
   3302e:	cbz	r3, 3306c <error@@Base+0x3b68>
   33030:	ldr	r3, [sp, #16]
   33032:	cmp	r3, #11
   33034:	ite	ne
   33036:	movne	r7, #2
   33038:	moveq	r7, #3
   3303a:	mov	r0, r6
   3303c:	mvn.w	r4, #28
   33040:	bl	30fe8 <error@@Base+0x1ae4>
   33044:	mov	r2, r0
   33046:	mov	r0, r6
   33048:	str	r2, [sp, #12]
   3304a:	bl	30fe8 <error@@Base+0x1ae4>
   3304e:	ldrd	r2, r1, [sp, #12]
   33052:	mov	r0, r7
   33054:	ldr	r5, [sp, #24]
   33056:	ldr	r3, [r6, #12]
   33058:	strd	r1, r5, [sp]
   3305c:	ldr	r1, [pc, #44]	; (3308c <error@@Base+0x3b88>)
   3305e:	add	r1, pc
   33060:	bl	2f734 <error@@Base+0x230>
   33064:	ldr	r0, [sp, #24]
   33066:	blx	5904 <free@plt+0x4>
   3306a:	b.n	32f74 <error@@Base+0x3a70>
   3306c:	movs	r7, #2
   3306e:	b.n	3303a <error@@Base+0x3b36>
   33070:	blx	620c <__stack_chk_fail@plt>
   33074:	cmp	r1, #70	; 0x46
   33076:	movs	r6, r0
   33078:	lsls	r4, r3, #25
   3307a:	movs	r0, r0
   3307c:	usada8	r0, r2, r2, r0
   33080:	smlad	r0, lr, r2, r0
   33084:	mla	r0, ip, r2, r0
   33088:	cmp	r1, #8
   3308a:	movs	r6, r0
   3308c:			; <UNDEFINED> instruction: 0xfa2e0002
   33090:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33094:	mov	sl, r0
   33096:	vpush	{d8}
   3309a:	mov	fp, r1
   3309c:	movs	r1, #32
   3309e:	vmov	s16, r2
   330a2:	ldr	r2, [pc, #368]	; (33214 <error@@Base+0x3d10>)
   330a4:	ldr	r4, [r0, #0]
   330a6:	sub.w	sp, sp, #8192	; 0x2000
   330aa:	ldr	r0, [pc, #364]	; (33218 <error@@Base+0x3d14>)
   330ac:	sub	sp, #44	; 0x2c
   330ae:	add.w	r3, sp, #8192	; 0x2000
   330b2:	add	r0, pc
   330b4:	adds	r3, #36	; 0x24
   330b6:	ldr	r2, [r0, r2]
   330b8:	ldr	r0, [r4, #0]
   330ba:	ldr	r2, [r2, #0]
   330bc:	str	r2, [r3, #0]
   330be:	mov.w	r2, #0
   330c2:	bl	54314 <mkdtemp@@Base+0x2338>
   330c6:	movs	r1, #4
   330c8:	add.w	r3, r0, #31
   330cc:	bics.w	r0, r0, r0, asr #32
   330d0:	it	cs
   330d2:	movcs	r0, r3
   330d4:	asrs	r0, r0, #5
   330d6:	blx	6460 <calloc@plt+0x4>
   330da:	cmp	r0, #0
   330dc:	beq.w	33208 <error@@Base+0x3d04>
   330e0:	mov	r6, r0
   330e2:	mov	r0, sl
   330e4:	bl	31cc8 <error@@Base+0x27c4>
   330e8:	mov	r7, r0
   330ea:	cmp	r0, #0
   330ec:	bne.n	331ca <error@@Base+0x3cc6>
   330ee:	add	r5, sp, #40	; 0x28
   330f0:	mov	r8, r0
   330f2:	sub.w	r9, r5, #20
   330f6:	vmov	r2, s16
   330fa:	mov	r1, fp
   330fc:	mov	r0, sl
   330fe:	bl	32f2c <error@@Base+0x3a28>
   33102:	cmp	r0, #0
   33104:	bne.n	331c8 <error@@Base+0x3cc4>
   33106:	ldrb.w	r7, [fp]
   3310a:	cmp	r7, #0
   3310c:	bne.n	331c8 <error@@Base+0x3cc4>
   3310e:	ldr	r0, [r4, #0]
   33110:	movs	r1, #32
   33112:	bl	54314 <mkdtemp@@Base+0x2338>
   33116:	mov	r1, r7
   33118:	sub.w	r7, r5, #12
   3311c:	add.w	r2, r0, #31
   33120:	ands.w	r2, r2, r0, asr #32
   33124:	it	cc
   33126:	movcc	r2, r0
   33128:	mov	r0, r6
   3312a:	asrs	r2, r2, #5
   3312c:	lsls	r2, r2, #2
   3312e:	blx	5d94 <memset@plt>
   33132:	ldr	r0, [r4, #0]
   33134:	mov	r1, r6
   33136:	bl	4e7b4 <setlogin@@Base+0x8>
   3313a:	ldr.w	r3, [r4, #192]	; 0xc0
   3313e:	cmp	r3, #0
   33140:	itt	gt
   33142:	strgt.w	r3, [r5, #-24]
   33146:	movgt	r8, r9
   33148:	b.n	33176 <error@@Base+0x3c72>
   3314a:	blx	676c <__errno_location@plt>
   3314e:	ldr	r3, [r0, #0]
   33150:	cmp	r3, #11
   33152:	it	ne
   33154:	cmpne	r3, #4
   33156:	bne.n	331f6 <error@@Base+0x3cf2>
   33158:	ldr.w	r3, [r4, #192]	; 0xc0
   3315c:	adds	r3, #1
   3315e:	beq.n	3318a <error@@Base+0x3c86>
   33160:	sub.w	r1, r5, #24
   33164:	mov	r0, r7
   33166:	bl	37d34 <error@@Base+0x8830>
   3316a:	ldr.w	r3, [r5, #-24]
   3316e:	cmp	r3, #0
   33170:	ble.n	331fc <error@@Base+0x3cf8>
   33172:	ldr.w	r3, [r4, #192]	; 0xc0
   33176:	adds	r3, #1
   33178:	beq.n	3318a <error@@Base+0x3c86>
   3317a:	mov	r0, r9
   3317c:	ldr.w	r1, [r5, #-24]
   33180:	bl	37c6c <error@@Base+0x8768>
   33184:	mov	r0, r7
   33186:	bl	37f84 <error@@Base+0x8a80>
   3318a:	ldr	r0, [r4, #0]
   3318c:	movs	r1, #1
   3318e:	bl	54314 <mkdtemp@@Base+0x2338>
   33192:	movs	r3, #0
   33194:	mov	r2, r3
   33196:	mov	r1, r6
   33198:	str.w	r8, [sp]
   3319c:	blx	6374 <select@plt>
   331a0:	cmp	r0, #0
   331a2:	blt.n	3314a <error@@Base+0x3c46>
   331a4:	beq.n	331fc <error@@Base+0x3cf8>
   331a6:	subs	r1, r5, #4
   331a8:	mov.w	r2, #8192	; 0x2000
   331ac:	ldr	r0, [r4, #0]
   331ae:	str	r1, [sp, #12]
   331b0:	blx	5e80 <read@plt>
   331b4:	mov	r2, r0
   331b6:	cbz	r0, 33202 <error@@Base+0x3cfe>
   331b8:	adds	r3, r0, #1
   331ba:	beq.n	331f6 <error@@Base+0x3cf2>
   331bc:	ldr	r1, [sp, #12]
   331be:	mov	r0, sl
   331c0:	bl	319e4 <error@@Base+0x24e0>
   331c4:	cmp	r0, #0
   331c6:	beq.n	330f6 <error@@Base+0x3bf2>
   331c8:	mov	r7, r0
   331ca:	mov	r0, r6
   331cc:	blx	5904 <free@plt+0x4>
   331d0:	ldr	r1, [pc, #72]	; (3321c <error@@Base+0x3d18>)
   331d2:	add.w	r3, sp, #8192	; 0x2000
   331d6:	ldr	r2, [pc, #60]	; (33214 <error@@Base+0x3d10>)
   331d8:	adds	r3, #36	; 0x24
   331da:	add	r1, pc
   331dc:	ldr	r2, [r1, r2]
   331de:	ldr	r1, [r2, #0]
   331e0:	ldr	r2, [r3, #0]
   331e2:	eors	r1, r2
   331e4:	bne.n	3320e <error@@Base+0x3d0a>
   331e6:	mov	r0, r7
   331e8:	add.w	sp, sp, #8192	; 0x2000
   331ec:	add	sp, #44	; 0x2c
   331ee:	vpop	{d8}
   331f2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   331f6:	mvn.w	r7, #23
   331fa:	b.n	331ca <error@@Base+0x3cc6>
   331fc:	mvn.w	r7, #52	; 0x34
   33200:	b.n	331ca <error@@Base+0x3cc6>
   33202:	mvn.w	r7, #51	; 0x33
   33206:	b.n	331ca <error@@Base+0x3cc6>
   33208:	mvn.w	r7, #1
   3320c:	b.n	331d0 <error@@Base+0x3ccc>
   3320e:	blx	620c <__stack_chk_fail@plt>
   33212:	nop
   33214:	lsls	r4, r3, #25
   33216:	movs	r0, r0
   33218:	movs	r7, #206	; 0xce
   3321a:	movs	r6, r0
   3321c:	movs	r6, #166	; 0xa6
   3321e:	movs	r6, r0
   33220:	ldr.w	ip, [pc, #84]	; 33278 <error@@Base+0x3d74>
   33224:	movs	r2, #0
   33226:	ldr	r3, [pc, #84]	; (3327c <error@@Base+0x3d78>)
   33228:	add	ip, pc
   3322a:	push	{lr}
   3322c:	sub	sp, #12
   3322e:	ldr.w	r3, [ip, r3]
   33232:	add.w	r1, sp, #3
   33236:	ldr	r3, [r3, #0]
   33238:	str	r3, [sp, #4]
   3323a:	mov.w	r3, #0
   3323e:	bl	33090 <error@@Base+0x3b8c>
   33242:	cbnz	r0, 3325e <error@@Base+0x3d5a>
   33244:	ldr	r2, [pc, #56]	; (33280 <error@@Base+0x3d7c>)
   33246:	ldr	r3, [pc, #52]	; (3327c <error@@Base+0x3d78>)
   33248:	add	r2, pc
   3324a:	ldrb.w	r0, [sp, #3]
   3324e:	ldr	r3, [r2, r3]
   33250:	ldr	r2, [r3, #0]
   33252:	ldr	r3, [sp, #4]
   33254:	eors	r2, r3
   33256:	bne.n	33274 <error@@Base+0x3d70>
   33258:	add	sp, #12
   3325a:	ldr.w	pc, [sp], #4
   3325e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   33262:	ldr	r3, [pc, #32]	; (33284 <error@@Base+0x3d80>)
   33264:	add	r3, pc
   33266:	add.w	r1, r3, #252	; 0xfc
   3326a:	mov	r2, r0
   3326c:	ldr	r0, [pc, #24]	; (33288 <error@@Base+0x3d84>)
   3326e:	add	r0, pc
   33270:	bl	2dd68 <__read_chk@plt+0x27304>
   33274:	blx	620c <__stack_chk_fail@plt>
   33278:	movs	r6, #88	; 0x58
   3327a:	movs	r6, r0
   3327c:	lsls	r4, r3, #25
   3327e:	movs	r0, r0
   33280:	movs	r6, #56	; 0x38
   33282:	movs	r6, r0
   33284:	ldr??.w	r0, [r4, #2]
   33288:	adds	r3, #166	; 0xa6
   3328a:	movs	r2, r0
   3328c:	push	{r4, r5, lr}
   3328e:	sub	sp, #12
   33290:	ldr	r5, [pc, #84]	; (332e8 <error@@Base+0x3de4>)
   33292:	mov	r4, r1
   33294:	ldr	r3, [pc, #84]	; (332ec <error@@Base+0x3de8>)
   33296:	add.w	r1, sp, #3
   3329a:	add	r5, pc
   3329c:	movs	r2, #0
   3329e:	ldr	r3, [r5, r3]
   332a0:	mov	r5, r0
   332a2:	ldr	r3, [r3, #0]
   332a4:	str	r3, [sp, #4]
   332a6:	mov.w	r3, #0
   332aa:	bl	33090 <error@@Base+0x3b8c>
   332ae:	cbnz	r0, 332b8 <error@@Base+0x3db4>
   332b0:	ldrb.w	r3, [sp, #3]
   332b4:	cmp	r3, r4
   332b6:	bne.n	332cc <error@@Base+0x3dc8>
   332b8:	ldr	r2, [pc, #52]	; (332f0 <error@@Base+0x3dec>)
   332ba:	ldr	r3, [pc, #48]	; (332ec <error@@Base+0x3de8>)
   332bc:	add	r2, pc
   332be:	ldr	r3, [r2, r3]
   332c0:	ldr	r2, [r3, #0]
   332c2:	ldr	r3, [sp, #4]
   332c4:	eors	r2, r3
   332c6:	bne.n	332e2 <error@@Base+0x3dde>
   332c8:	add	sp, #12
   332ca:	pop	{r4, r5, pc}
   332cc:	ldr	r1, [pc, #36]	; (332f4 <error@@Base+0x3df0>)
   332ce:	mov	r2, r4
   332d0:	mov	r0, r5
   332d2:	add	r1, pc
   332d4:	bl	3278c <error@@Base+0x3288>
   332d8:	cmp	r0, #0
   332da:	it	eq
   332dc:	mvneq.w	r0, #54	; 0x36
   332e0:	b.n	332b8 <error@@Base+0x3db4>
   332e2:	blx	620c <__stack_chk_fail@plt>
   332e6:	nop
   332e8:	movs	r5, #230	; 0xe6
   332ea:	movs	r6, r0
   332ec:	lsls	r4, r3, #25
   332ee:	movs	r0, r0
   332f0:	movs	r5, #196	; 0xc4
   332f2:	movs	r6, r0
   332f4:	ldrb.w	r0, [r2, r2]
   332f8:	push	{r1, r2, r3}
   332fa:	ldr	r1, [pc, #164]	; (333a0 <error@@Base+0x3e9c>)
   332fc:	ldr	r2, [pc, #164]	; (333a4 <error@@Base+0x3ea0>)
   332fe:	add	r1, pc
   33300:	ldr	r3, [pc, #164]	; (333a8 <error@@Base+0x3ea4>)
   33302:	push	{r7, lr}
   33304:	add	r3, pc
   33306:	ldr	r2, [r1, r2]
   33308:	subw	sp, sp, #1556	; 0x614
   3330c:	ldr	r2, [r2, #0]
   3330e:	str.w	r2, [sp, #1548]	; 0x60c
   33312:	mov.w	r2, #0
   33316:	ldr	r2, [r3, #0]
   33318:	ldr.w	r5, [sp, #1564]	; 0x61c
   3331c:	cbz	r2, 33326 <error@@Base+0x3e22>
   3331e:	ldr	r0, [pc, #140]	; (333ac <error@@Base+0x3ea8>)
   33320:	add	r0, pc
   33322:	bl	2dd68 <__read_chk@plt+0x27304>
   33326:	add	r6, sp, #12
   33328:	mov.w	r2, #512	; 0x200
   3332c:	mov	r4, r0
   3332e:	movs	r7, #1
   33330:	mov	r1, r6
   33332:	str	r7, [r3, #0]
   33334:	bl	31a30 <error@@Base+0x252c>
   33338:	str	r5, [sp, #0]
   3333a:	add	r5, sp, #524	; 0x20c
   3333c:	mov.w	r3, #1024	; 0x400
   33340:	add.w	ip, sp, #1568	; 0x620
   33344:	mov	r1, r3
   33346:	mov	r2, r7
   33348:	strd	ip, ip, [sp, #4]
   3334c:	ldr.w	r8, [pc, #96]	; 333b0 <error@@Base+0x3eac>
   33350:	mov	r0, r5
   33352:	blx	5b44 <__vsnprintf_chk@plt>
   33356:	ldr	r0, [pc, #92]	; (333b4 <error@@Base+0x3eb0>)
   33358:	add	r8, pc
   3335a:	mov	r2, r5
   3335c:	add	r0, pc
   3335e:	mov	r1, r6
   33360:	bl	2f590 <error@@Base+0x8c>
   33364:	mov	r2, r5
   33366:	mov	r1, r8
   33368:	mov	r0, r4
   3336a:	bl	3278c <error@@Base+0x3288>
   3336e:	cbz	r0, 33382 <error@@Base+0x3e7e>
   33370:	ldr	r3, [pc, #68]	; (333b8 <error@@Base+0x3eb4>)
   33372:	add	r3, pc
   33374:	mov	r1, r0
   33376:	add.w	r3, r3, #268	; 0x10c
   3337a:	mov	r2, r8
   3337c:	mov	r0, r4
   3337e:	bl	31c44 <error@@Base+0x2740>
   33382:	mov	r0, r4
   33384:	bl	31cc8 <error@@Base+0x27c4>
   33388:	cbz	r0, 33390 <error@@Base+0x3e8c>
   3338a:	ldr	r3, [pc, #48]	; (333bc <error@@Base+0x3eb8>)
   3338c:	add	r3, pc
   3338e:	b.n	33374 <error@@Base+0x3e70>
   33390:	mov	r0, r4
   33392:	mov	r1, r7
   33394:	bl	304e0 <error@@Base+0xfdc>
   33398:	movs	r0, #255	; 0xff
   3339a:	bl	11a84 <__read_chk@plt+0xb020>
   3339e:	nop
   333a0:	movs	r5, #130	; 0x82
   333a2:	movs	r6, r0
   333a4:	lsls	r4, r3, #25
   333a6:	movs	r0, r0
   333a8:	ands	r0, r3
   333aa:	movs	r6, r0
   333ac:			; <UNDEFINED> instruction: 0xf7f40002
   333b0:	movs	r2, #220	; 0xdc
   333b2:	movs	r2, r0
   333b4:			; <UNDEFINED> instruction: 0xf7e00002
   333b8:			; <UNDEFINED> instruction: 0xf7e60002
   333bc:			; <UNDEFINED> instruction: 0xf7cc0002
   333c0:	ldr	r3, [r0, #0]
   333c2:	movs	r0, #0
   333c4:	strb.w	r1, [r3, #288]	; 0x120
   333c8:	bx	lr
   333ca:	nop
   333cc:	ldr	r2, [pc, #780]	; (336dc <error@@Base+0x41d8>)
   333ce:	ldr	r3, [pc, #784]	; (336e0 <error@@Base+0x41dc>)
   333d0:	add	r2, pc
   333d2:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   333d6:	sub.w	sp, sp, #1048	; 0x418
   333da:	ldr	r3, [r2, r3]
   333dc:	add.w	r8, sp, #7
   333e0:	ldr	r5, [pc, #768]	; (336e4 <error@@Base+0x41e0>)
   333e2:	mov	r6, r0
   333e4:	ands.w	r0, r1, #8
   333e8:	ldr	r3, [r3, #0]
   333ea:	str.w	r3, [sp, #1044]	; 0x414
   333ee:	mov.w	r3, #0
   333f2:	add	r5, pc
   333f4:	mov.w	r3, #13
   333f8:	and.w	r7, r1, #1
   333fc:	mov	r4, r1
   333fe:	strb.w	r3, [r8]
   33402:	beq.w	33540 <error@@Base+0x403c>
   33406:	ldr	r0, [pc, #736]	; (336e8 <error@@Base+0x41e4>)
   33408:	add	r0, pc
   3340a:	blx	693c <getenv@plt>
   3340e:	cmp	r0, #0
   33410:	beq.w	33566 <error@@Base+0x4062>
   33414:	ldr	r0, [pc, #724]	; (336ec <error@@Base+0x41e8>)
   33416:	add	r0, pc
   33418:	blx	693c <getenv@plt>
   3341c:	cmp	r0, #0
   3341e:	beq.n	334fa <error@@Base+0x3ff6>
   33420:	ldr	r7, [pc, #716]	; (336f0 <error@@Base+0x41ec>)
   33422:	add	r7, pc
   33424:	mov	r0, r7
   33426:	blx	693c <getenv@plt>
   3342a:	cmp	r0, #0
   3342c:	beq.w	3356e <error@@Base+0x406a>
   33430:	mov	r0, r7
   33432:	blx	693c <getenv@plt>
   33436:	mov	r8, r0
   33438:	ands.w	sl, r4, #32768	; 0x8000
   3343c:	beq.n	33444 <error@@Base+0x3f40>
   3343e:	ldr.w	sl, [pc, #692]	; 336f4 <error@@Base+0x41f0>
   33442:	add	sl, pc
   33444:	ldr	r3, [pc, #688]	; (336f8 <error@@Base+0x41f4>)
   33446:	ldr	r3, [r5, r3]
   33448:	ldr	r0, [r3, #0]
   3344a:	blx	67a8 <fflush@plt>
   3344e:	cmp	r0, #0
   33450:	bne.w	3358e <error@@Base+0x408a>
   33454:	cmp.w	r8, #0
   33458:	beq.w	336d2 <error@@Base+0x41ce>
   3345c:	add	r7, sp, #12
   3345e:	mov	r0, r7
   33460:	blx	6a24 <pipe@plt>
   33464:	adds	r0, #1
   33466:	beq.w	3367e <error@@Base+0x417a>
   3346a:	movs	r1, #0
   3346c:	movs	r0, #17
   3346e:	bl	395fc <error@@Base+0xa0f8>
   33472:	mov	r9, r0
   33474:	blx	6218 <fork@plt>
   33478:	mov	r5, r0
   3347a:	adds	r0, r5, #1
   3347c:	beq.w	336ac <error@@Base+0x41a8>
   33480:	cmp	r5, #0
   33482:	bne.w	335a8 <error@@Base+0x40a4>
   33486:	ldr	r0, [r7, #0]
   33488:	blx	5e38 <close@plt+0x4>
   3348c:	movs	r1, #1
   3348e:	ldr	r0, [r7, #4]
   33490:	blx	5fd4 <dup2@plt>
   33494:	mov	r4, r0
   33496:	blx	676c <__errno_location@plt>
   3349a:	adds	r4, #1
   3349c:	mov	r5, r0
   3349e:	beq.w	33698 <error@@Base+0x4194>
   334a2:	cmp.w	sl, #0
   334a6:	beq.n	334b4 <error@@Base+0x3fb0>
   334a8:	ldr	r0, [pc, #592]	; (336fc <error@@Base+0x41f8>)
   334aa:	mov	r1, sl
   334ac:	movs	r2, #1
   334ae:	add	r0, pc
   334b0:	blx	6260 <setenv@plt>
   334b4:	mov	r2, r6
   334b6:	movs	r3, #0
   334b8:	mov	r1, r8
   334ba:	mov	r0, r8
   334bc:	blx	6414 <execlp@plt>
   334c0:	ldr	r0, [r5, #0]
   334c2:	blx	5ad8 <strerror@plt+0x4>
   334c6:	ldr	r1, [pc, #568]	; (33700 <error@@Base+0x41fc>)
   334c8:	mov	r2, r8
   334ca:	add	r1, pc
   334cc:	mov	r3, r0
   334ce:	ldr	r0, [pc, #564]	; (33704 <error@@Base+0x4200>)
   334d0:	add	r0, pc
   334d2:	bl	2dd68 <__read_chk@plt+0x27304>
   334d6:	ldr.w	sl, [pc, #560]	; 33708 <error@@Base+0x4204>
   334da:	movs	r1, #2
   334dc:	orrs	r7, r1
   334de:	add	sl, pc
   334e0:	mov	r0, sl
   334e2:	blx	6034 <open64@plt>
   334e6:	subs.w	r9, r0, #0
   334ea:	blt.n	33576 <error@@Base+0x4072>
   334ec:	mov	r1, r8
   334ee:	movs	r2, #1
   334f0:	blx	660c <write@plt>
   334f4:	mov	r0, r9
   334f6:	blx	5e38 <close@plt+0x4>
   334fa:	add.w	r8, sp, #20
   334fe:	mov	r3, r7
   33500:	mov	r0, r6
   33502:	mov.w	r2, #1024	; 0x400
   33506:	mov	r1, r8
   33508:	bl	52004 <mkdtemp@@Base+0x28>
   3350c:	cbz	r0, 33556 <error@@Base+0x4052>
   3350e:	mov	r0, r8
   33510:	bl	35a94 <error@@Base+0x6590>
   33514:	mov.w	r2, #1024	; 0x400
   33518:	mov	r1, r2
   3351a:	mov	r5, r0
   3351c:	mov	r0, r8
   3351e:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   33522:	ldr	r2, [pc, #488]	; (3370c <error@@Base+0x4208>)
   33524:	ldr	r3, [pc, #440]	; (336e0 <error@@Base+0x41dc>)
   33526:	add	r2, pc
   33528:	ldr	r3, [r2, r3]
   3352a:	ldr	r2, [r3, #0]
   3352c:	ldr.w	r3, [sp, #1044]	; 0x414
   33530:	eors	r2, r3
   33532:	bne.w	336ce <error@@Base+0x41ca>
   33536:	mov	r0, r5
   33538:	add.w	sp, sp, #1048	; 0x418
   3353c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   33540:	lsls	r3, r1, #30
   33542:	bpl.n	334d6 <error@@Base+0x3fd2>
   33544:	blx	626c <isatty@plt>
   33548:	cmp	r0, #0
   3354a:	bne.n	334fa <error@@Base+0x3ff6>
   3354c:	ldr	r0, [pc, #448]	; (33710 <error@@Base+0x420c>)
   3354e:	add	r0, pc
   33550:	bl	2f638 <error@@Base+0x134>
   33554:	b.n	33414 <error@@Base+0x3f10>
   33556:	lsls	r3, r4, #29
   33558:	bmi.n	3356a <error@@Base+0x4066>
   3355a:	ldr	r0, [pc, #440]	; (33714 <error@@Base+0x4210>)
   3355c:	add	r0, pc
   3355e:	bl	35a94 <error@@Base+0x6590>
   33562:	mov	r5, r0
   33564:	b.n	33522 <error@@Base+0x401e>
   33566:	lsls	r4, r4, #29
   33568:	bpl.n	3365c <error@@Base+0x4158>
   3356a:	movs	r5, #0
   3356c:	b.n	33522 <error@@Base+0x401e>
   3356e:	ldr.w	r8, [pc, #424]	; 33718 <error@@Base+0x4214>
   33572:	add	r8, pc
   33574:	b.n	33438 <error@@Base+0x3f34>
   33576:	blx	676c <__errno_location@plt>
   3357a:	ldr	r0, [r0, #0]
   3357c:	blx	5ad8 <strerror@plt+0x4>
   33580:	mov	r1, sl
   33582:	mov	r2, r0
   33584:	ldr	r0, [pc, #404]	; (3371c <error@@Base+0x4218>)
   33586:	add	r0, pc
   33588:	bl	2f638 <error@@Base+0x134>
   3358c:	b.n	33414 <error@@Base+0x3f10>
   3358e:	blx	676c <__errno_location@plt>
   33592:	ldr	r0, [r0, #0]
   33594:	blx	5ad8 <strerror@plt+0x4>
   33598:	ldr	r1, [pc, #388]	; (33720 <error@@Base+0x421c>)
   3359a:	add	r1, pc
   3359c:	mov	r2, r0
   3359e:	ldr	r0, [pc, #388]	; (33724 <error@@Base+0x4220>)
   335a0:	add	r0, pc
   335a2:	bl	2f504 <error@@Base>
   335a6:	b.n	33454 <error@@Base+0x3f50>
   335a8:	ldr	r0, [r7, #4]
   335aa:	add.w	r8, sp, #20
   335ae:	blx	5e38 <close@plt+0x4>
   335b2:	mov.w	sl, #0
   335b6:	movw	r6, #1023	; 0x3ff
   335ba:	b.n	335c6 <error@@Base+0x40c2>
   335bc:	cmp	r0, #0
   335be:	ble.n	335e2 <error@@Base+0x40de>
   335c0:	add	sl, r0
   335c2:	cmp	sl, r6
   335c4:	beq.n	335e2 <error@@Base+0x40de>
   335c6:	add.w	r1, r8, sl
   335ca:	ldr	r0, [r7, #0]
   335cc:	sub.w	r2, r6, sl
   335d0:	blx	5e80 <read@plt>
   335d4:	adds	r1, r0, #1
   335d6:	bne.n	335bc <error@@Base+0x40b8>
   335d8:	blx	676c <__errno_location@plt>
   335dc:	ldr	r3, [r0, #0]
   335de:	cmp	r3, #4
   335e0:	beq.n	335c2 <error@@Base+0x40be>
   335e2:	ldr	r0, [r7, #0]
   335e4:	movs	r3, #0
   335e6:	add	r6, sp, #8
   335e8:	strb.w	r3, [r8, sl]
   335ec:	blx	5e38 <close@plt+0x4>
   335f0:	b.n	335fc <error@@Base+0x40f8>
   335f2:	blx	676c <__errno_location@plt>
   335f6:	ldr	r3, [r0, #0]
   335f8:	cmp	r3, #4
   335fa:	bne.n	33668 <error@@Base+0x4164>
   335fc:	movs	r2, #0
   335fe:	mov	r1, r6
   33600:	mov	r0, r5
   33602:	blx	610c <waitpid@plt>
   33606:	adds	r0, #1
   33608:	beq.n	335f2 <error@@Base+0x40ee>
   3360a:	mov	r1, r9
   3360c:	movs	r0, #17
   3360e:	bl	395fc <error@@Base+0xa0f8>
   33612:	ldr	r3, [r6, #0]
   33614:	ubfx	r2, r3, #8, #8
   33618:	and.w	r3, r3, #127	; 0x7f
   3361c:	orrs.w	r5, r2, r3
   33620:	bne.n	33670 <error@@Base+0x416c>
   33622:	ldr	r1, [pc, #260]	; (33728 <error@@Base+0x4224>)
   33624:	mov	r0, r8
   33626:	add	r1, pc
   33628:	blx	5a34 <strcspn@plt>
   3362c:	mov	r3, r0
   3362e:	mov	r0, r8
   33630:	strb.w	r5, [r8, r3]
   33634:	bl	35a94 <error@@Base+0x6590>
   33638:	mov.w	r2, #1024	; 0x400
   3363c:	mov	r1, r2
   3363e:	mov	r5, r0
   33640:	mov	r0, r8
   33642:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   33646:	cmp	r5, #0
   33648:	bne.w	33522 <error@@Base+0x401e>
   3364c:	lsls	r2, r4, #29
   3364e:	bmi.n	3356a <error@@Base+0x4066>
   33650:	ldr	r0, [pc, #216]	; (3372c <error@@Base+0x4228>)
   33652:	add	r0, pc
   33654:	bl	35a94 <error@@Base+0x6590>
   33658:	mov	r5, r0
   3365a:	b.n	33522 <error@@Base+0x401e>
   3365c:	ldr	r0, [pc, #208]	; (33730 <error@@Base+0x422c>)
   3365e:	add	r0, pc
   33660:	bl	35a94 <error@@Base+0x6590>
   33664:	mov	r5, r0
   33666:	b.n	33522 <error@@Base+0x401e>
   33668:	mov	r1, r9
   3366a:	movs	r0, #17
   3366c:	bl	395fc <error@@Base+0xa0f8>
   33670:	mov.w	r2, #1024	; 0x400
   33674:	mov	r0, r8
   33676:	mov	r1, r2
   33678:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3367c:	b.n	3364c <error@@Base+0x4148>
   3367e:	blx	676c <__errno_location@plt>
   33682:	ldr	r0, [r0, #0]
   33684:	blx	5ad8 <strerror@plt+0x4>
   33688:	ldr	r1, [pc, #168]	; (33734 <error@@Base+0x4230>)
   3368a:	add	r1, pc
   3368c:	mov	r2, r0
   3368e:	ldr	r0, [pc, #168]	; (33738 <error@@Base+0x4234>)
   33690:	add	r0, pc
   33692:	bl	2f504 <error@@Base>
   33696:	b.n	3364c <error@@Base+0x4148>
   33698:	ldr	r0, [r0, #0]
   3369a:	blx	5ad8 <strerror@plt+0x4>
   3369e:	ldr	r1, [pc, #156]	; (3373c <error@@Base+0x4238>)
   336a0:	add	r1, pc
   336a2:	mov	r2, r0
   336a4:	ldr	r0, [pc, #152]	; (33740 <error@@Base+0x423c>)
   336a6:	add	r0, pc
   336a8:	bl	2dd68 <__read_chk@plt+0x27304>
   336ac:	blx	676c <__errno_location@plt>
   336b0:	ldr	r0, [r0, #0]
   336b2:	blx	5ad8 <strerror@plt+0x4>
   336b6:	ldr	r1, [pc, #140]	; (33744 <error@@Base+0x4240>)
   336b8:	add	r1, pc
   336ba:	mov	r2, r0
   336bc:	ldr	r0, [pc, #136]	; (33748 <error@@Base+0x4244>)
   336be:	add	r0, pc
   336c0:	bl	2f504 <error@@Base>
   336c4:	mov	r1, r9
   336c6:	movs	r0, #17
   336c8:	bl	395fc <error@@Base+0xa0f8>
   336cc:	b.n	3364c <error@@Base+0x4148>
   336ce:	blx	620c <__stack_chk_fail@plt>
   336d2:	ldr	r0, [pc, #120]	; (3374c <error@@Base+0x4248>)
   336d4:	add	r0, pc
   336d6:	bl	2dd68 <__read_chk@plt+0x27304>
   336da:	nop
   336dc:	movs	r4, #176	; 0xb0
   336de:	movs	r6, r0
   336e0:	lsls	r4, r3, #25
   336e2:	movs	r0, r0
   336e4:	movs	r4, #142	; 0x8e
   336e6:	movs	r6, r0
   336e8:	asrs	r4, r5, #21
   336ea:	movs	r2, r0
   336ec:	asrs	r6, r3, #21
   336ee:	movs	r2, r0
   336f0:	str.w	r0, [r6, #2]
   336f4:	eors	r2, r4
   336f6:	movs	r2, r0
   336f8:	lsls	r0, r7, #28
   336fa:	movs	r0, r0
   336fc:	str??.w	r0, [sl, r2]
   33700:	strb.w	r0, [r6, #2]
   33704:	strh	r4, [r6, #0]
   33706:	movs	r2, r0
   33708:			; <UNDEFINED> instruction: 0xf7da0002
   3370c:	movs	r3, #90	; 0x5a
   3370e:	movs	r6, r0
   33710:			; <UNDEFINED> instruction: 0xf7460002
   33714:	cdp2	0, 4, cr0, cr0, cr2, {0}
   33718:			; <UNDEFINED> instruction: 0xf70a0002
   3371c:			; <UNDEFINED> instruction: 0xf73e0002
   33720:			; <UNDEFINED> instruction: 0xf7b60002
   33724:	ldrb	r4, [r4, #28]
   33726:	movs	r2, r0
   33728:	ldr	r4, [sp, #856]	; 0x358
   3372a:	movs	r2, r0
   3372c:	stc2l	0, cr0, [sl, #-8]
   33730:	ldc2	0, cr0, [lr, #-8]!
   33734:	movt	r0, #26626	; 0x6802
   33738:	ldrb	r4, [r0, #25]
   3373a:	movs	r2, r0
   3373c:			; <UNDEFINED> instruction: 0xf6b00002
   33740:	asrs	r6, r3, #18
   33742:	movs	r2, r0
   33744:			; <UNDEFINED> instruction: 0xf6980002
   33748:	asrs	r6, r0, #16
   3374a:	movs	r2, r0
   3374c:			; <UNDEFINED> instruction: 0xf6200002
   33750:	push	{r0, r1, r2, r3}
   33752:	mov.w	r3, #1024	; 0x400
   33756:	push	{r4, r5, lr}
   33758:	subw	sp, sp, #1044	; 0x414
   3375c:	ldr.w	ip, [pc, #132]	; 337e4 <error@@Base+0x42e0>
   33760:	add.w	r2, sp, #1056	; 0x420
   33764:	ldr	r5, [pc, #128]	; (337e8 <error@@Base+0x42e4>)
   33766:	add	r4, sp, #12
   33768:	add	ip, pc
   3376a:	ldr.w	r1, [r2], #4
   3376e:	mov	r0, r4
   33770:	ldr.w	r5, [ip, r5]
   33774:	ldr	r5, [r5, #0]
   33776:	str.w	r5, [sp, #1036]	; 0x40c
   3377a:	mov.w	r5, #0
   3377e:	strd	r1, r2, [sp]
   33782:	str	r2, [sp, #8]
   33784:	mov	r1, r3
   33786:	movs	r2, #1
   33788:	blx	5b44 <__vsnprintf_chk@plt>
   3378c:	mov	r0, r4
   3378e:	movw	r1, #32780	; 0x800c
   33792:	bl	333cc <error@@Base+0x3ec8>
   33796:	mov	r4, r0
   33798:	mov	r5, r0
   3379a:	cbz	r0, 337b0 <error@@Base+0x42ac>
   3379c:	ldrb	r3, [r0, #0]
   3379e:	cmp	r3, #10
   337a0:	it	ne
   337a2:	cmpne	r3, #0
   337a4:	it	eq
   337a6:	moveq	r5, #1
   337a8:	bne.n	337d0 <error@@Base+0x42cc>
   337aa:	mov	r0, r4
   337ac:	blx	5904 <free@plt+0x4>
   337b0:	ldr	r2, [pc, #56]	; (337ec <error@@Base+0x42e8>)
   337b2:	ldr	r3, [pc, #52]	; (337e8 <error@@Base+0x42e4>)
   337b4:	add	r2, pc
   337b6:	ldr	r3, [r2, r3]
   337b8:	ldr	r2, [r3, #0]
   337ba:	ldr.w	r3, [sp, #1036]	; 0x40c
   337be:	eors	r2, r3
   337c0:	bne.n	337e0 <error@@Base+0x42dc>
   337c2:	mov	r0, r5
   337c4:	addw	sp, sp, #1044	; 0x414
   337c8:	ldmia.w	sp!, {r4, r5, lr}
   337cc:	add	sp, #16
   337ce:	bx	lr
   337d0:	ldr	r1, [pc, #28]	; (337f0 <error@@Base+0x42ec>)
   337d2:	add	r1, pc
   337d4:	blx	5888 <strcasecmp@plt>
   337d8:	clz	r5, r0
   337dc:	lsrs	r5, r5, #5
   337de:	b.n	337aa <error@@Base+0x42a6>
   337e0:	blx	620c <__stack_chk_fail@plt>
   337e4:	movs	r1, #24
   337e6:	movs	r6, r0
   337e8:	lsls	r4, r3, #25
   337ea:	movs	r0, r0
   337ec:	movs	r0, #204	; 0xcc
   337ee:	movs	r6, r0
   337f0:	movs	r7, #150	; 0x96
   337f2:	movs	r2, r0
   337f4:	push	{r1, r2, r3}
   337f6:	push	{r4, r5, r6, r7, lr}
   337f8:	sub	sp, #24
   337fa:	ldr	r6, [pc, #516]	; (33a00 <error@@Base+0x44fc>)
   337fc:	add	r2, sp, #44	; 0x2c
   337fe:	ldr	r3, [pc, #516]	; (33a04 <error@@Base+0x4500>)
   33800:	movs	r4, #0
   33802:	add	r6, pc
   33804:	ldr.w	r1, [r2], #4
   33808:	mov	r5, r0
   3380a:	add	r0, sp, #16
   3380c:	ldr	r3, [r6, r3]
   3380e:	ldr	r3, [r3, #0]
   33810:	str	r3, [sp, #20]
   33812:	mov.w	r3, #0
   33816:	strd	r2, r4, [sp, #12]
   3381a:	bl	35ab8 <error@@Base+0x65b4>
   3381e:	mov	r0, r4
   33820:	blx	67a8 <fflush@plt>
   33824:	cmp	r0, #0
   33826:	bne.n	338a6 <error@@Base+0x43a2>
   33828:	cbnz	r5, 33836 <error@@Base+0x4332>
   3382a:	movs	r0, #2
   3382c:	blx	626c <isatty@plt>
   33830:	cmp	r0, #0
   33832:	bne.w	3396e <error@@Base+0x446a>
   33836:	ldr	r0, [pc, #464]	; (33a08 <error@@Base+0x4504>)
   33838:	add	r0, pc
   3383a:	blx	693c <getenv@plt>
   3383e:	mov	r5, r0
   33840:	cmp	r0, #0
   33842:	beq.n	3391e <error@@Base+0x441a>
   33844:	ldr	r0, [pc, #452]	; (33a0c <error@@Base+0x4508>)
   33846:	add	r0, pc
   33848:	blx	693c <getenv@plt>
   3384c:	cmp	r0, #0
   3384e:	beq.n	33906 <error@@Base+0x4402>
   33850:	ldrb	r3, [r5, #0]
   33852:	cmp	r3, #0
   33854:	beq.n	33906 <error@@Base+0x4402>
   33856:	movs	r1, #0
   33858:	movs	r0, #17
   3385a:	bl	395fc <error@@Base+0xa0f8>
   3385e:	mov	r6, r0
   33860:	blx	6218 <fork@plt>
   33864:	adds	r2, r0, #1
   33866:	mov	r4, r0
   33868:	beq.w	339a2 <error@@Base+0x449e>
   3386c:	cbz	r0, 338c2 <error@@Base+0x43be>
   3386e:	movs	r1, #8
   33870:	movs	r0, #1
   33872:	blx	6460 <calloc@plt+0x4>
   33876:	mov	r5, r0
   33878:	cmp	r0, #0
   3387a:	beq.w	339ea <error@@Base+0x44e6>
   3387e:	strd	r4, r6, [r0]
   33882:	ldr	r0, [sp, #16]
   33884:	blx	5904 <free@plt+0x4>
   33888:	ldr	r2, [pc, #388]	; (33a10 <error@@Base+0x450c>)
   3388a:	ldr	r3, [pc, #376]	; (33a04 <error@@Base+0x4500>)
   3388c:	add	r2, pc
   3388e:	ldr	r3, [r2, r3]
   33890:	ldr	r2, [r3, #0]
   33892:	ldr	r3, [sp, #20]
   33894:	eors	r2, r3
   33896:	bne.w	339ce <error@@Base+0x44ca>
   3389a:	mov	r0, r5
   3389c:	add	sp, #24
   3389e:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   338a2:	add	sp, #12
   338a4:	bx	lr
   338a6:	blx	676c <__errno_location@plt>
   338aa:	ldr	r0, [r0, #0]
   338ac:	blx	5ad8 <strerror@plt+0x4>
   338b0:	ldr	r1, [pc, #352]	; (33a14 <error@@Base+0x4510>)
   338b2:	add	r1, pc
   338b4:	adds	r1, #12
   338b6:	mov	r2, r0
   338b8:	ldr	r0, [pc, #348]	; (33a18 <error@@Base+0x4514>)
   338ba:	add	r0, pc
   338bc:	bl	2f504 <error@@Base>
   338c0:	b.n	33828 <error@@Base+0x4324>
   338c2:	ldr	r0, [pc, #344]	; (33a1c <error@@Base+0x4518>)
   338c4:	movs	r1, #2
   338c6:	add	r0, pc
   338c8:	blx	6034 <open64@plt>
   338cc:	mov	r6, r0
   338ce:	blx	676c <__errno_location@plt>
   338d2:	adds	r3, r6, #1
   338d4:	mov	r7, r0
   338d6:	beq.n	339d2 <error@@Base+0x44ce>
   338d8:	mov	r1, r4
   338da:	mov	r0, r6
   338dc:	blx	5fd4 <dup2@plt>
   338e0:	adds	r0, #1
   338e2:	beq.n	338f0 <error@@Base+0x43ec>
   338e4:	mov	r0, r6
   338e6:	movs	r1, #1
   338e8:	blx	5fd4 <dup2@plt>
   338ec:	adds	r0, #1
   338ee:	bne.n	33930 <error@@Base+0x442c>
   338f0:	ldr	r0, [r7, #0]
   338f2:	blx	5ad8 <strerror@plt+0x4>
   338f6:	ldr	r1, [pc, #296]	; (33a20 <error@@Base+0x451c>)
   338f8:	add	r1, pc
   338fa:	adds	r1, #12
   338fc:	mov	r2, r0
   338fe:	ldr	r0, [pc, #292]	; (33a24 <error@@Base+0x4520>)
   33900:	add	r0, pc
   33902:	bl	2dd68 <__read_chk@plt+0x27304>
   33906:	ldr	r1, [pc, #288]	; (33a28 <error@@Base+0x4524>)
   33908:	movs	r5, #0
   3390a:	ldr	r0, [pc, #288]	; (33a2c <error@@Base+0x4528>)
   3390c:	add	r1, pc
   3390e:	add	r0, pc
   33910:	adds	r1, #12
   33912:	bl	2f6e0 <error@@Base+0x1dc>
   33916:	ldr	r0, [sp, #16]
   33918:	blx	5904 <free@plt+0x4>
   3391c:	b.n	33888 <error@@Base+0x4384>
   3391e:	ldr	r0, [pc, #272]	; (33a30 <error@@Base+0x452c>)
   33920:	add	r0, pc
   33922:	blx	693c <getenv@plt>
   33926:	cmp	r0, #0
   33928:	beq.n	33906 <error@@Base+0x4402>
   3392a:	ldr	r5, [pc, #264]	; (33a34 <error@@Base+0x4530>)
   3392c:	add	r5, pc
   3392e:	b.n	33856 <error@@Base+0x4352>
   33930:	movs	r0, #3
   33932:	bl	4e610 <error@@Base+0x1f10c>
   33936:	ldr	r1, [pc, #256]	; (33a38 <error@@Base+0x4534>)
   33938:	ldr	r0, [pc, #256]	; (33a3c <error@@Base+0x4538>)
   3393a:	movs	r2, #1
   3393c:	add	r1, pc
   3393e:	add	r0, pc
   33940:	blx	6260 <setenv@plt>
   33944:	ldr	r2, [sp, #16]
   33946:	mov	r3, r4
   33948:	mov	r1, r5
   3394a:	mov	r0, r5
   3394c:	blx	6414 <execlp@plt>
   33950:	ldr	r0, [r7, #0]
   33952:	blx	5ad8 <strerror@plt+0x4>
   33956:	ldr	r1, [pc, #232]	; (33a40 <error@@Base+0x453c>)
   33958:	mov	r2, r5
   3395a:	add	r1, pc
   3395c:	adds	r1, #12
   3395e:	mov	r3, r0
   33960:	ldr	r0, [pc, #224]	; (33a44 <error@@Base+0x4540>)
   33962:	add	r0, pc
   33964:	bl	2f504 <error@@Base>
   33968:	movs	r0, #1
   3396a:	blx	66b4 <_exit@plt>
   3396e:	ldr	r1, [pc, #216]	; (33a48 <error@@Base+0x4544>)
   33970:	movs	r2, #1
   33972:	movs	r0, #2
   33974:	add	r1, pc
   33976:	blx	660c <write@plt>
   3397a:	ldr	r1, [sp, #16]
   3397c:	mov	r0, r1
   3397e:	str	r1, [sp, #4]
   33980:	blx	6578 <strlen@plt>
   33984:	ldr	r1, [sp, #4]
   33986:	mov	r2, r0
   33988:	movs	r0, #2
   3398a:	blx	660c <write@plt>
   3398e:	ldr	r1, [pc, #188]	; (33a4c <error@@Base+0x4548>)
   33990:	movs	r2, #2
   33992:	add	r1, pc
   33994:	mov	r0, r2
   33996:	blx	660c <write@plt>
   3399a:	ldr	r0, [sp, #16]
   3399c:	blx	5904 <free@plt+0x4>
   339a0:	b.n	33888 <error@@Base+0x4384>
   339a2:	blx	676c <__errno_location@plt>
   339a6:	movs	r5, #0
   339a8:	ldr	r0, [r0, #0]
   339aa:	blx	5ad8 <strerror@plt+0x4>
   339ae:	ldr	r1, [pc, #160]	; (33a50 <error@@Base+0x454c>)
   339b0:	add	r1, pc
   339b2:	adds	r1, #12
   339b4:	mov	r2, r0
   339b6:	ldr	r0, [pc, #156]	; (33a54 <error@@Base+0x4550>)
   339b8:	add	r0, pc
   339ba:	bl	2f504 <error@@Base>
   339be:	mov	r1, r6
   339c0:	movs	r0, #17
   339c2:	bl	395fc <error@@Base+0xa0f8>
   339c6:	ldr	r0, [sp, #16]
   339c8:	blx	5904 <free@plt+0x4>
   339cc:	b.n	33888 <error@@Base+0x4384>
   339ce:	blx	620c <__stack_chk_fail@plt>
   339d2:	ldr	r0, [r0, #0]
   339d4:	blx	5ad8 <strerror@plt+0x4>
   339d8:	ldr	r3, [pc, #124]	; (33a58 <error@@Base+0x4554>)
   339da:	add	r3, pc
   339dc:	add.w	r1, r3, #12
   339e0:	mov	r2, r0
   339e2:	ldr	r0, [pc, #120]	; (33a5c <error@@Base+0x4558>)
   339e4:	add	r0, pc
   339e6:	bl	2dd68 <__read_chk@plt+0x27304>
   339ea:	movs	r1, #15
   339ec:	mov	r0, r4
   339ee:	blx	5fb0 <kill@plt+0x4>
   339f2:	ldr	r1, [pc, #108]	; (33a60 <error@@Base+0x455c>)
   339f4:	ldr	r0, [pc, #108]	; (33a64 <error@@Base+0x4560>)
   339f6:	add	r1, pc
   339f8:	add	r0, pc
   339fa:	adds	r1, #12
   339fc:	bl	2dd68 <__read_chk@plt+0x27304>
   33a00:	movs	r0, #126	; 0x7e
   33a02:	movs	r6, r0
   33a04:	lsls	r4, r3, #25
   33a06:	movs	r0, r0
   33a08:			; <UNDEFINED> instruction: 0xf4b00002
   33a0c:	asrs	r6, r5, #4
   33a0e:	movs	r2, r0
   33a10:	subs	r4, r6, #7
   33a12:	movs	r6, r0
   33a14:	eors.w	r0, lr, #8519680	; 0x820000
   33a18:	ldrb	r2, [r1, #16]
   33a1a:	movs	r2, r0
   33a1c:	asrs	r6, r2, #9
   33a1e:	movs	r2, r0
   33a20:	orrs.w	r0, r8, #8519680	; 0x820000
   33a24:	asrs	r4, r0, #9
   33a26:	movs	r2, r0
   33a28:	orr.w	r0, r4, #8519680	; 0x820000
   33a2c:	bic.w	r0, r2, #8519680	; 0x820000
   33a30:	asrs	r4, r2, #1
   33a32:	movs	r2, r0
   33a34:			; <UNDEFINED> instruction: 0xf3500002
   33a38:	lsrs	r0, r7, #29
   33a3a:	movs	r2, r0
   33a3c:			; <UNDEFINED> instruction: 0xf3da0002
   33a40:			; <UNDEFINED> instruction: 0xf3f60002
   33a44:	ldrb	r2, [r4, #14]
   33a46:	movs	r2, r0
   33a48:			; <UNDEFINED> instruction: 0xf3b80002
   33a4c:	ldr	r1, [sp, #424]	; 0x1a8
   33a4e:	movs	r2, r0
   33a50:	usat16	r0, #2, r0
   33a54:	asrs	r4, r1, #4
   33a56:	movs	r2, r0
   33a58:			; <UNDEFINED> instruction: 0xf3760002
   33a5c:	bfi	r0, r0, #0, #3
   33a60:			; <UNDEFINED> instruction: 0xf35a0002
   33a64:	strh	r0, [r4, r4]
   33a66:	movs	r2, r0
   33a68:	push	{r4, lr}
   33a6a:	mov	r4, r0
   33a6c:	cbz	r0, 33a9c <error@@Base+0x4598>
   33a6e:	ldr	r0, [r0, #0]
   33a70:	cmp	r0, #0
   33a72:	ble.n	33a9c <error@@Base+0x4598>
   33a74:	movs	r1, #15
   33a76:	blx	5fb0 <kill@plt+0x4>
   33a7a:	b.n	33a86 <error@@Base+0x4582>
   33a7c:	blx	676c <__errno_location@plt>
   33a80:	ldr	r0, [r0, #0]
   33a82:	cmp	r0, #4
   33a84:	bne.n	33aa6 <error@@Base+0x45a2>
   33a86:	movs	r2, #0
   33a88:	ldr	r0, [r4, #0]
   33a8a:	mov	r1, r2
   33a8c:	blx	610c <waitpid@plt>
   33a90:	adds	r0, #1
   33a92:	beq.n	33a7c <error@@Base+0x4578>
   33a94:	ldr	r1, [r4, #4]
   33a96:	movs	r0, #17
   33a98:	bl	395fc <error@@Base+0xa0f8>
   33a9c:	mov	r0, r4
   33a9e:	ldmia.w	sp!, {r4, lr}
   33aa2:	b.w	5900 <free@plt>
   33aa6:	blx	5ad8 <strerror@plt+0x4>
   33aaa:	ldr	r3, [pc, #16]	; (33abc <error@@Base+0x45b8>)
   33aac:	add	r3, pc
   33aae:	add.w	r1, r3, #28
   33ab2:	mov	r2, r0
   33ab4:	ldr	r0, [pc, #8]	; (33ac0 <error@@Base+0x45bc>)
   33ab6:	add	r0, pc
   33ab8:	bl	2dd68 <__read_chk@plt+0x27304>
   33abc:	subw	r0, r4, #2
   33ac0:	adds	r2, #90	; 0x5a
   33ac2:	movs	r2, r0
   33ac4:	cmp	r0, #15
   33ac6:	bhi.n	33aee <error@@Base+0x45ea>
   33ac8:	cmp	r0, #15
   33aca:	bhi.n	33ae8 <error@@Base+0x45e4>
   33acc:	tbb	[pc, r0]
   33ad0:	lsrs	r2, r1, #32
   33ad2:	cmp	r3, #41	; 0x29
   33ad4:	cmp	r7, #45	; 0x2d
   33ad6:	adds	r3, #49	; 0x31
   33ad8:	subs	r1, #54	; 0x36
   33ada:	subs	r7, #60	; 0x3c
   33adc:	lsrs	r2, r0, #17
   33ade:	movs	r6, #69	; 0x45
   33ae0:	movs	r0, #50	; 0x32
   33ae2:	bx	lr
   33ae4:	movs	r0, #0
   33ae6:	bx	lr
   33ae8:	mov.w	r0, #9600	; 0x2580
   33aec:	bx	lr
   33aee:	movw	r3, #4098	; 0x1002
   33af2:	cmp	r0, r3
   33af4:	beq.n	33b16 <error@@Base+0x4612>
   33af6:	movw	r3, #4099	; 0x1003
   33afa:	cmp	r0, r3
   33afc:	bne.n	33b04 <error@@Base+0x4600>
   33afe:	mov.w	r0, #230400	; 0x38400
   33b02:	bx	lr
   33b04:	movw	r3, #4097	; 0x1001
   33b08:	cmp	r0, r3
   33b0a:	ite	ne
   33b0c:	movne.w	r0, #9600	; 0x2580
   33b10:	moveq.w	r0, #57600	; 0xe100
   33b14:	bx	lr
   33b16:	mov.w	r0, #115200	; 0x1c200
   33b1a:	bx	lr
   33b1c:	mov.w	r0, #38400	; 0x9600
   33b20:	bx	lr
   33b22:	movs	r0, #75	; 0x4b
   33b24:	bx	lr
   33b26:	movs	r0, #110	; 0x6e
   33b28:	bx	lr
   33b2a:	movs	r0, #134	; 0x86
   33b2c:	bx	lr
   33b2e:	movs	r0, #150	; 0x96
   33b30:	bx	lr
   33b32:	movs	r0, #200	; 0xc8
   33b34:	bx	lr
   33b36:	mov.w	r0, #300	; 0x12c
   33b3a:	bx	lr
   33b3c:	mov.w	r0, #600	; 0x258
   33b40:	bx	lr
   33b42:	mov.w	r0, #1200	; 0x4b0
   33b46:	bx	lr
   33b48:	mov.w	r0, #1800	; 0x708
   33b4c:	bx	lr
   33b4e:	mov.w	r0, #2400	; 0x960
   33b52:	bx	lr
   33b54:	mov.w	r0, #4800	; 0x12c0
   33b58:	bx	lr
   33b5a:	mov.w	r0, #19200	; 0x4b00
   33b5e:	bx	lr
   33b60:	cmp.w	r0, #1200	; 0x4b0
   33b64:	beq.n	33c20 <error@@Base+0x471c>
   33b66:	bgt.n	33b82 <error@@Base+0x467e>
   33b68:	cmp	r0, #134	; 0x86
   33b6a:	beq.n	33c1c <error@@Base+0x4718>
   33b6c:	ble.n	33bac <error@@Base+0x46a8>
   33b6e:	cmp.w	r0, #300	; 0x12c
   33b72:	beq.n	33c14 <error@@Base+0x4710>
   33b74:	ble.n	33b9e <error@@Base+0x469a>
   33b76:	cmp.w	r0, #600	; 0x258
   33b7a:	ite	ne
   33b7c:	movne	r0, #13
   33b7e:	moveq	r0, #8
   33b80:	bx	lr
   33b82:	cmp.w	r0, #38400	; 0x9600
   33b86:	beq.n	33c18 <error@@Base+0x4714>
   33b88:	ble.n	33bca <error@@Base+0x46c6>
   33b8a:	cmp.w	r0, #115200	; 0x1c200
   33b8e:	beq.n	33c06 <error@@Base+0x4702>
   33b90:	cmp.w	r0, #230400	; 0x38400
   33b94:	it	eq
   33b96:	movweq	r0, #4099	; 0x1003
   33b9a:	bne.n	33bbc <error@@Base+0x46b8>
   33b9c:	bx	lr
   33b9e:	cmp	r0, #150	; 0x96
   33ba0:	beq.n	33bfe <error@@Base+0x46fa>
   33ba2:	cmp	r0, #200	; 0xc8
   33ba4:	ite	ne
   33ba6:	movne	r0, #13
   33ba8:	moveq	r0, #6
   33baa:	bx	lr
   33bac:	cmp	r0, #75	; 0x4b
   33bae:	beq.n	33c10 <error@@Base+0x470c>
   33bb0:	ble.n	33bde <error@@Base+0x46da>
   33bb2:	cmp	r0, #110	; 0x6e
   33bb4:	ite	ne
   33bb6:	movne	r0, #13
   33bb8:	moveq	r0, #3
   33bba:	bx	lr
   33bbc:	cmp.w	r0, #57600	; 0xe100
   33bc0:	movw	r0, #4097	; 0x1001
   33bc4:	it	ne
   33bc6:	movne	r0, #13
   33bc8:	bx	lr
   33bca:	cmp.w	r0, #4800	; 0x12c0
   33bce:	beq.n	33c0c <error@@Base+0x4708>
   33bd0:	ble.n	33bec <error@@Base+0x46e8>
   33bd2:	cmp.w	r0, #19200	; 0x4b00
   33bd6:	ite	ne
   33bd8:	movne	r0, #13
   33bda:	moveq	r0, #14
   33bdc:	bx	lr
   33bde:	cmp	r0, #0
   33be0:	beq.n	33b9c <error@@Base+0x4698>
   33be2:	cmp	r0, #50	; 0x32
   33be4:	ite	ne
   33be6:	movne	r0, #13
   33be8:	moveq	r0, #1
   33bea:	bx	lr
   33bec:	cmp.w	r0, #1800	; 0x708
   33bf0:	beq.n	33c02 <error@@Base+0x46fe>
   33bf2:	cmp.w	r0, #2400	; 0x960
   33bf6:	ite	ne
   33bf8:	movne	r0, #13
   33bfa:	moveq	r0, #11
   33bfc:	bx	lr
   33bfe:	movs	r0, #5
   33c00:	bx	lr
   33c02:	movs	r0, #10
   33c04:	bx	lr
   33c06:	movw	r0, #4098	; 0x1002
   33c0a:	bx	lr
   33c0c:	movs	r0, #12
   33c0e:	bx	lr
   33c10:	movs	r0, #2
   33c12:	bx	lr
   33c14:	movs	r0, #7
   33c16:	bx	lr
   33c18:	movs	r0, #15
   33c1a:	bx	lr
   33c1c:	movs	r0, #4
   33c1e:	bx	lr
   33c20:	movs	r0, #9
   33c22:	bx	lr
   33c24:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   33c28:	mov	r5, r2
   33c2a:	ldr.w	r2, [pc, #2832]	; 3473c <error@@Base+0x5238>
   33c2e:	sub	sp, #68	; 0x44
   33c30:	ldr.w	r3, [pc, #2828]	; 34740 <error@@Base+0x523c>
   33c34:	mov	r7, r0
   33c36:	add	r2, pc
   33c38:	mov	r6, r1
   33c3a:	ldr.w	r8, [pc, #2824]	; 34744 <error@@Base+0x5240>
   33c3e:	ldr	r3, [r2, r3]
   33c40:	add	r8, pc
   33c42:	ldr	r3, [r3, #0]
   33c44:	str	r3, [sp, #60]	; 0x3c
   33c46:	mov.w	r3, #0
   33c4a:	bl	1dbe8 <__read_chk@plt+0x17184>
   33c4e:	cmp	r0, #0
   33c50:	beq.w	34718 <error@@Base+0x5214>
   33c54:	mov	r4, r0
   33c56:	cmp	r5, #0
   33c58:	beq.w	3434a <error@@Base+0x4e46>
   33c5c:	ldmia	r5!, {r0, r1, r2, r3}
   33c5e:	mov	r9, sp
   33c60:	mov	r6, r9
   33c62:	stmia	r6!, {r0, r1, r2, r3}
   33c64:	ldmia	r5!, {r0, r1, r2, r3}
   33c66:	stmia	r6!, {r0, r1, r2, r3}
   33c68:	ldmia	r5!, {r0, r1, r2, r3}
   33c6a:	stmia	r6!, {r0, r1, r2, r3}
   33c6c:	ldmia.w	r5, {r0, r1, r2}
   33c70:	stmia.w	r6, {r0, r1, r2}
   33c74:	mov	r0, r9
   33c76:	blx	6840 <cfgetospeed@plt>
   33c7a:	bl	33ac4 <error@@Base+0x45c0>
   33c7e:	mov	r6, r0
   33c80:	mov	r0, r9
   33c82:	blx	5b2c <cfgetispeed@plt>
   33c86:	bl	33ac4 <error@@Base+0x45c0>
   33c8a:	movs	r1, #129	; 0x81
   33c8c:	mov	r5, r0
   33c8e:	mov	r0, r4
   33c90:	bl	2443c <__read_chk@plt+0x1d9d8>
   33c94:	cmp	r0, #0
   33c96:	bne.w	34382 <error@@Base+0x4e7e>
   33c9a:	mov	r1, r6
   33c9c:	mov	r0, r4
   33c9e:	bl	24384 <__read_chk@plt+0x1d920>
   33ca2:	cmp	r0, #0
   33ca4:	bne.w	34382 <error@@Base+0x4e7e>
   33ca8:	movs	r1, #128	; 0x80
   33caa:	mov	r0, r4
   33cac:	bl	2443c <__read_chk@plt+0x1d9d8>
   33cb0:	cmp	r0, #0
   33cb2:	bne.w	34382 <error@@Base+0x4e7e>
   33cb6:	mov	r1, r5
   33cb8:	mov	r0, r4
   33cba:	bl	24384 <__read_chk@plt+0x1d920>
   33cbe:	cmp	r0, #0
   33cc0:	bne.w	34382 <error@@Base+0x4e7e>
   33cc4:	movs	r1, #1
   33cc6:	mov	r0, r4
   33cc8:	bl	2443c <__read_chk@plt+0x1d9d8>
   33ccc:	cmp	r0, #0
   33cce:	bne.w	3469a <error@@Base+0x5196>
   33cd2:	ldrb.w	r1, [sp, #17]
   33cd6:	mov	r0, r4
   33cd8:	bl	24384 <__read_chk@plt+0x1d920>
   33cdc:	cmp	r0, #0
   33cde:	bne.w	3469a <error@@Base+0x5196>
   33ce2:	movs	r1, #2
   33ce4:	mov	r0, r4
   33ce6:	bl	2443c <__read_chk@plt+0x1d9d8>
   33cea:	cmp	r0, #0
   33cec:	bne.w	343ca <error@@Base+0x4ec6>
   33cf0:	ldrb.w	r1, [sp, #18]
   33cf4:	mov	r0, r4
   33cf6:	bl	24384 <__read_chk@plt+0x1d920>
   33cfa:	cmp	r0, #0
   33cfc:	bne.w	343ca <error@@Base+0x4ec6>
   33d00:	movs	r1, #3
   33d02:	mov	r0, r4
   33d04:	bl	2443c <__read_chk@plt+0x1d9d8>
   33d08:	cmp	r0, #0
   33d0a:	bne.w	343b8 <error@@Base+0x4eb4>
   33d0e:	ldrb.w	r1, [sp, #19]
   33d12:	mov	r0, r4
   33d14:	bl	24384 <__read_chk@plt+0x1d920>
   33d18:	cmp	r0, #0
   33d1a:	bne.w	343b8 <error@@Base+0x4eb4>
   33d1e:	movs	r1, #4
   33d20:	mov	r0, r4
   33d22:	bl	2443c <__read_chk@plt+0x1d9d8>
   33d26:	cmp	r0, #0
   33d28:	bne.w	343a6 <error@@Base+0x4ea2>
   33d2c:	ldrb.w	r1, [sp, #20]
   33d30:	mov	r0, r4
   33d32:	bl	24384 <__read_chk@plt+0x1d920>
   33d36:	cmp	r0, #0
   33d38:	bne.w	343a6 <error@@Base+0x4ea2>
   33d3c:	movs	r1, #5
   33d3e:	mov	r0, r4
   33d40:	bl	2443c <__read_chk@plt+0x1d9d8>
   33d44:	cmp	r0, #0
   33d46:	bne.w	3461c <error@@Base+0x5118>
   33d4a:	ldrb.w	r1, [sp, #21]
   33d4e:	mov	r0, r4
   33d50:	bl	24384 <__read_chk@plt+0x1d920>
   33d54:	cmp	r0, #0
   33d56:	bne.w	3461c <error@@Base+0x5118>
   33d5a:	movs	r1, #6
   33d5c:	mov	r0, r4
   33d5e:	bl	2443c <__read_chk@plt+0x1d9d8>
   33d62:	cmp	r0, #0
   33d64:	bne.w	3445a <error@@Base+0x4f56>
   33d68:	ldrb.w	r1, [sp, #28]
   33d6c:	mov	r0, r4
   33d6e:	bl	24384 <__read_chk@plt+0x1d920>
   33d72:	cmp	r0, #0
   33d74:	bne.w	3445a <error@@Base+0x4f56>
   33d78:	movs	r1, #7
   33d7a:	mov	r0, r4
   33d7c:	bl	2443c <__read_chk@plt+0x1d9d8>
   33d80:	cmp	r0, #0
   33d82:	bne.w	34448 <error@@Base+0x4f44>
   33d86:	ldrb.w	r1, [sp, #33]	; 0x21
   33d8a:	mov	r0, r4
   33d8c:	bl	24384 <__read_chk@plt+0x1d920>
   33d90:	cmp	r0, #0
   33d92:	bne.w	34448 <error@@Base+0x4f44>
   33d96:	movs	r1, #8
   33d98:	mov	r0, r4
   33d9a:	bl	2443c <__read_chk@plt+0x1d9d8>
   33d9e:	cmp	r0, #0
   33da0:	bne.w	34436 <error@@Base+0x4f32>
   33da4:	ldrb.w	r1, [sp, #25]
   33da8:	mov	r0, r4
   33daa:	bl	24384 <__read_chk@plt+0x1d920>
   33dae:	cmp	r0, #0
   33db0:	bne.w	34436 <error@@Base+0x4f32>
   33db4:	movs	r1, #9
   33db6:	mov	r0, r4
   33db8:	bl	2443c <__read_chk@plt+0x1d9d8>
   33dbc:	cmp	r0, #0
   33dbe:	bne.w	34424 <error@@Base+0x4f20>
   33dc2:	ldrb.w	r1, [sp, #26]
   33dc6:	mov	r0, r4
   33dc8:	bl	24384 <__read_chk@plt+0x1d920>
   33dcc:	cmp	r0, #0
   33dce:	bne.w	34424 <error@@Base+0x4f20>
   33dd2:	movs	r1, #10
   33dd4:	mov	r0, r4
   33dd6:	bl	2443c <__read_chk@plt+0x1d9d8>
   33dda:	cmp	r0, #0
   33ddc:	bne.w	34412 <error@@Base+0x4f0e>
   33de0:	ldrb.w	r1, [sp, #27]
   33de4:	mov	r0, r4
   33de6:	bl	24384 <__read_chk@plt+0x1d920>
   33dea:	cmp	r0, #0
   33dec:	bne.w	34412 <error@@Base+0x4f0e>
   33df0:	movs	r1, #12
   33df2:	mov	r0, r4
   33df4:	bl	2443c <__read_chk@plt+0x1d9d8>
   33df8:	cmp	r0, #0
   33dfa:	bne.w	34400 <error@@Base+0x4efc>
   33dfe:	ldrb.w	r1, [sp, #29]
   33e02:	mov	r0, r4
   33e04:	bl	24384 <__read_chk@plt+0x1d920>
   33e08:	cmp	r0, #0
   33e0a:	bne.w	34400 <error@@Base+0x4efc>
   33e0e:	movs	r1, #13
   33e10:	mov	r0, r4
   33e12:	bl	2443c <__read_chk@plt+0x1d9d8>
   33e16:	cmp	r0, #0
   33e18:	bne.w	343ee <error@@Base+0x4eea>
   33e1c:	ldrb.w	r1, [sp, #31]
   33e20:	mov	r0, r4
   33e22:	bl	24384 <__read_chk@plt+0x1d920>
   33e26:	cmp	r0, #0
   33e28:	bne.w	343ee <error@@Base+0x4eea>
   33e2c:	movs	r1, #14
   33e2e:	mov	r0, r4
   33e30:	bl	2443c <__read_chk@plt+0x1d9d8>
   33e34:	cmp	r0, #0
   33e36:	bne.w	343dc <error@@Base+0x4ed8>
   33e3a:	ldrb.w	r1, [sp, #32]
   33e3e:	mov	r0, r4
   33e40:	bl	24384 <__read_chk@plt+0x1d920>
   33e44:	cmp	r0, #0
   33e46:	bne.w	343dc <error@@Base+0x4ed8>
   33e4a:	movs	r1, #18
   33e4c:	mov	r0, r4
   33e4e:	bl	2443c <__read_chk@plt+0x1d9d8>
   33e52:	cmp	r0, #0
   33e54:	bne.w	344c6 <error@@Base+0x4fc2>
   33e58:	ldrb.w	r1, [sp, #30]
   33e5c:	mov	r0, r4
   33e5e:	bl	24384 <__read_chk@plt+0x1d920>
   33e62:	cmp	r0, #0
   33e64:	bne.w	344c6 <error@@Base+0x4fc2>
   33e68:	movs	r1, #30
   33e6a:	mov	r0, r4
   33e6c:	bl	2443c <__read_chk@plt+0x1d9d8>
   33e70:	cmp	r0, #0
   33e72:	bne.w	344b4 <error@@Base+0x4fb0>
   33e76:	ldr	r1, [sp, #0]
   33e78:	mov	r0, r4
   33e7a:	ubfx	r1, r1, #2, #1
   33e7e:	bl	24384 <__read_chk@plt+0x1d920>
   33e82:	cmp	r0, #0
   33e84:	bne.w	344b4 <error@@Base+0x4fb0>
   33e88:	movs	r1, #31
   33e8a:	mov	r0, r4
   33e8c:	bl	2443c <__read_chk@plt+0x1d9d8>
   33e90:	cmp	r0, #0
   33e92:	bne.w	344a2 <error@@Base+0x4f9e>
   33e96:	ldr	r1, [sp, #0]
   33e98:	mov	r0, r4
   33e9a:	ubfx	r1, r1, #3, #1
   33e9e:	bl	24384 <__read_chk@plt+0x1d920>
   33ea2:	cmp	r0, #0
   33ea4:	bne.w	344a2 <error@@Base+0x4f9e>
   33ea8:	movs	r1, #32
   33eaa:	mov	r0, r4
   33eac:	bl	2443c <__read_chk@plt+0x1d9d8>
   33eb0:	cmp	r0, #0
   33eb2:	bne.w	34664 <error@@Base+0x5160>
   33eb6:	ldr	r1, [sp, #0]
   33eb8:	mov	r0, r4
   33eba:	ubfx	r1, r1, #4, #1
   33ebe:	bl	24384 <__read_chk@plt+0x1d920>
   33ec2:	cmp	r0, #0
   33ec4:	bne.w	34664 <error@@Base+0x5160>
   33ec8:	movs	r1, #33	; 0x21
   33eca:	mov	r0, r4
   33ecc:	bl	2443c <__read_chk@plt+0x1d9d8>
   33ed0:	cmp	r0, #0
   33ed2:	bne.w	34652 <error@@Base+0x514e>
   33ed6:	ldr	r1, [sp, #0]
   33ed8:	mov	r0, r4
   33eda:	ubfx	r1, r1, #5, #1
   33ede:	bl	24384 <__read_chk@plt+0x1d920>
   33ee2:	cmp	r0, #0
   33ee4:	bne.w	34652 <error@@Base+0x514e>
   33ee8:	movs	r1, #34	; 0x22
   33eea:	mov	r0, r4
   33eec:	bl	2443c <__read_chk@plt+0x1d9d8>
   33ef0:	cmp	r0, #0
   33ef2:	bne.w	34640 <error@@Base+0x513c>
   33ef6:	ldr	r1, [sp, #0]
   33ef8:	mov	r0, r4
   33efa:	ubfx	r1, r1, #6, #1
   33efe:	bl	24384 <__read_chk@plt+0x1d920>
   33f02:	cmp	r0, #0
   33f04:	bne.w	34640 <error@@Base+0x513c>
   33f08:	movs	r1, #35	; 0x23
   33f0a:	mov	r0, r4
   33f0c:	bl	2443c <__read_chk@plt+0x1d9d8>
   33f10:	cmp	r0, #0
   33f12:	bne.w	3462e <error@@Base+0x512a>
   33f16:	ldr	r1, [sp, #0]
   33f18:	mov	r0, r4
   33f1a:	ubfx	r1, r1, #7, #1
   33f1e:	bl	24384 <__read_chk@plt+0x1d920>
   33f22:	cmp	r0, #0
   33f24:	bne.w	3462e <error@@Base+0x512a>
   33f28:	movs	r1, #36	; 0x24
   33f2a:	mov	r0, r4
   33f2c:	bl	2443c <__read_chk@plt+0x1d9d8>
   33f30:	cmp	r0, #0
   33f32:	bne.w	34688 <error@@Base+0x5184>
   33f36:	ldr	r1, [sp, #0]
   33f38:	mov	r0, r4
   33f3a:	ubfx	r1, r1, #8, #1
   33f3e:	bl	24384 <__read_chk@plt+0x1d920>
   33f42:	cmp	r0, #0
   33f44:	bne.w	34688 <error@@Base+0x5184>
   33f48:	movs	r1, #37	; 0x25
   33f4a:	mov	r0, r4
   33f4c:	bl	2443c <__read_chk@plt+0x1d9d8>
   33f50:	cmp	r0, #0
   33f52:	bne.w	3460a <error@@Base+0x5106>
   33f56:	ldr	r1, [sp, #0]
   33f58:	mov	r0, r4
   33f5a:	ubfx	r1, r1, #9, #1
   33f5e:	bl	24384 <__read_chk@plt+0x1d920>
   33f62:	cmp	r0, #0
   33f64:	bne.w	3460a <error@@Base+0x5106>
   33f68:	movs	r1, #38	; 0x26
   33f6a:	mov	r0, r4
   33f6c:	bl	2443c <__read_chk@plt+0x1d9d8>
   33f70:	cmp	r0, #0
   33f72:	bne.w	345f8 <error@@Base+0x50f4>
   33f76:	ldr	r1, [sp, #0]
   33f78:	mov	r0, r4
   33f7a:	ubfx	r1, r1, #10, #1
   33f7e:	bl	24384 <__read_chk@plt+0x1d920>
   33f82:	cmp	r0, #0
   33f84:	bne.w	345f8 <error@@Base+0x50f4>
   33f88:	movs	r1, #39	; 0x27
   33f8a:	mov	r0, r4
   33f8c:	bl	2443c <__read_chk@plt+0x1d9d8>
   33f90:	cmp	r0, #0
   33f92:	bne.w	344ea <error@@Base+0x4fe6>
   33f96:	ldr	r1, [sp, #0]
   33f98:	mov	r0, r4
   33f9a:	ubfx	r1, r1, #11, #1
   33f9e:	bl	24384 <__read_chk@plt+0x1d920>
   33fa2:	cmp	r0, #0
   33fa4:	bne.w	344ea <error@@Base+0x4fe6>
   33fa8:	movs	r1, #40	; 0x28
   33faa:	mov	r0, r4
   33fac:	bl	2443c <__read_chk@plt+0x1d9d8>
   33fb0:	cmp	r0, #0
   33fb2:	bne.w	344d8 <error@@Base+0x4fd4>
   33fb6:	ldr	r1, [sp, #0]
   33fb8:	mov	r0, r4
   33fba:	ubfx	r1, r1, #12, #1
   33fbe:	bl	24384 <__read_chk@plt+0x1d920>
   33fc2:	cmp	r0, #0
   33fc4:	bne.w	344d8 <error@@Base+0x4fd4>
   33fc8:	movs	r1, #41	; 0x29
   33fca:	mov	r0, r4
   33fcc:	bl	2443c <__read_chk@plt+0x1d9d8>
   33fd0:	cmp	r0, #0
   33fd2:	bne.w	34676 <error@@Base+0x5172>
   33fd6:	ldr	r1, [sp, #0]
   33fd8:	mov	r0, r4
   33fda:	ubfx	r1, r1, #13, #1
   33fde:	bl	24384 <__read_chk@plt+0x1d920>
   33fe2:	cmp	r0, #0
   33fe4:	bne.w	34676 <error@@Base+0x5172>
   33fe8:	ldr.w	r3, [pc, #1884]	; 34748 <error@@Base+0x5244>
   33fec:	ldr.w	r3, [r8, r3]
   33ff0:	ldr	r3, [r3, #0]
   33ff2:	lsls	r3, r3, #31
   33ff4:	bmi.w	34338 <error@@Base+0x4e34>
   33ff8:	movs	r1, #42	; 0x2a
   33ffa:	mov	r0, r4
   33ffc:	bl	2443c <__read_chk@plt+0x1d9d8>
   34000:	cmp	r0, #0
   34002:	bne.w	34724 <error@@Base+0x5220>
   34006:	ldr	r1, [sp, #0]
   34008:	mov	r0, r4
   3400a:	ubfx	r1, r1, #14, #1
   3400e:	bl	24384 <__read_chk@plt+0x1d920>
   34012:	cmp	r0, #0
   34014:	bne.w	34724 <error@@Base+0x5220>
   34018:	movs	r1, #50	; 0x32
   3401a:	mov	r0, r4
   3401c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34020:	cmp	r0, #0
   34022:	bne.w	3446c <error@@Base+0x4f68>
   34026:	ldr	r1, [sp, #12]
   34028:	mov	r0, r4
   3402a:	and.w	r1, r1, #1
   3402e:	bl	24384 <__read_chk@plt+0x1d920>
   34032:	cmp	r0, #0
   34034:	bne.w	3446c <error@@Base+0x4f68>
   34038:	movs	r1, #51	; 0x33
   3403a:	mov	r0, r4
   3403c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34040:	cmp	r0, #0
   34042:	bne.w	3447e <error@@Base+0x4f7a>
   34046:	ldr	r1, [sp, #12]
   34048:	mov	r0, r4
   3404a:	ubfx	r1, r1, #1, #1
   3404e:	bl	24384 <__read_chk@plt+0x1d920>
   34052:	cmp	r0, #0
   34054:	bne.w	3447e <error@@Base+0x4f7a>
   34058:	movs	r1, #52	; 0x34
   3405a:	mov	r0, r4
   3405c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34060:	cmp	r0, #0
   34062:	bne.w	34490 <error@@Base+0x4f8c>
   34066:	ldr	r1, [sp, #12]
   34068:	mov	r0, r4
   3406a:	ubfx	r1, r1, #2, #1
   3406e:	bl	24384 <__read_chk@plt+0x1d920>
   34072:	cmp	r0, #0
   34074:	bne.w	34490 <error@@Base+0x4f8c>
   34078:	movs	r1, #53	; 0x35
   3407a:	mov	r0, r4
   3407c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34080:	cmp	r0, #0
   34082:	bne.w	346ac <error@@Base+0x51a8>
   34086:	ldr	r1, [sp, #12]
   34088:	mov	r0, r4
   3408a:	ubfx	r1, r1, #3, #1
   3408e:	bl	24384 <__read_chk@plt+0x1d920>
   34092:	cmp	r0, #0
   34094:	bne.w	346ac <error@@Base+0x51a8>
   34098:	movs	r1, #54	; 0x36
   3409a:	mov	r0, r4
   3409c:	bl	2443c <__read_chk@plt+0x1d9d8>
   340a0:	cmp	r0, #0
   340a2:	bne.w	346be <error@@Base+0x51ba>
   340a6:	ldr	r1, [sp, #12]
   340a8:	mov	r0, r4
   340aa:	ubfx	r1, r1, #4, #1
   340ae:	bl	24384 <__read_chk@plt+0x1d920>
   340b2:	cmp	r0, #0
   340b4:	bne.w	346be <error@@Base+0x51ba>
   340b8:	movs	r1, #55	; 0x37
   340ba:	mov	r0, r4
   340bc:	bl	2443c <__read_chk@plt+0x1d9d8>
   340c0:	cmp	r0, #0
   340c2:	bne.w	346d0 <error@@Base+0x51cc>
   340c6:	ldr	r1, [sp, #12]
   340c8:	mov	r0, r4
   340ca:	ubfx	r1, r1, #5, #1
   340ce:	bl	24384 <__read_chk@plt+0x1d920>
   340d2:	cmp	r0, #0
   340d4:	bne.w	346d0 <error@@Base+0x51cc>
   340d8:	movs	r1, #56	; 0x38
   340da:	mov	r0, r4
   340dc:	bl	2443c <__read_chk@plt+0x1d9d8>
   340e0:	cmp	r0, #0
   340e2:	bne.w	346e2 <error@@Base+0x51de>
   340e6:	ldr	r1, [sp, #12]
   340e8:	mov	r0, r4
   340ea:	ubfx	r1, r1, #6, #1
   340ee:	bl	24384 <__read_chk@plt+0x1d920>
   340f2:	cmp	r0, #0
   340f4:	bne.w	346e2 <error@@Base+0x51de>
   340f8:	movs	r1, #57	; 0x39
   340fa:	mov	r0, r4
   340fc:	bl	2443c <__read_chk@plt+0x1d9d8>
   34100:	cmp	r0, #0
   34102:	bne.w	346f4 <error@@Base+0x51f0>
   34106:	ldr	r1, [sp, #12]
   34108:	mov	r0, r4
   3410a:	ubfx	r1, r1, #7, #1
   3410e:	bl	24384 <__read_chk@plt+0x1d920>
   34112:	cmp	r0, #0
   34114:	bne.w	346f4 <error@@Base+0x51f0>
   34118:	movs	r1, #58	; 0x3a
   3411a:	mov	r0, r4
   3411c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34120:	cmp	r0, #0
   34122:	bne.w	34706 <error@@Base+0x5202>
   34126:	ldr	r1, [sp, #12]
   34128:	mov	r0, r4
   3412a:	ubfx	r1, r1, #8, #1
   3412e:	bl	24384 <__read_chk@plt+0x1d920>
   34132:	cmp	r0, #0
   34134:	bne.w	34706 <error@@Base+0x5202>
   34138:	movs	r1, #59	; 0x3b
   3413a:	mov	r0, r4
   3413c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34140:	cmp	r0, #0
   34142:	bne.w	34568 <error@@Base+0x5064>
   34146:	ldr	r1, [sp, #12]
   34148:	mov	r0, r4
   3414a:	ubfx	r1, r1, #15, #1
   3414e:	bl	24384 <__read_chk@plt+0x1d920>
   34152:	cmp	r0, #0
   34154:	bne.w	34568 <error@@Base+0x5064>
   34158:	movs	r1, #60	; 0x3c
   3415a:	mov	r0, r4
   3415c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34160:	cmp	r0, #0
   34162:	bne.w	3457a <error@@Base+0x5076>
   34166:	ldr	r1, [sp, #12]
   34168:	mov	r0, r4
   3416a:	ubfx	r1, r1, #9, #1
   3416e:	bl	24384 <__read_chk@plt+0x1d920>
   34172:	cmp	r0, #0
   34174:	bne.w	3457a <error@@Base+0x5076>
   34178:	movs	r1, #61	; 0x3d
   3417a:	mov	r0, r4
   3417c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34180:	cmp	r0, #0
   34182:	bne.w	3458c <error@@Base+0x5088>
   34186:	ldr	r1, [sp, #12]
   34188:	mov	r0, r4
   3418a:	ubfx	r1, r1, #11, #1
   3418e:	bl	24384 <__read_chk@plt+0x1d920>
   34192:	cmp	r0, #0
   34194:	bne.w	3458c <error@@Base+0x5088>
   34198:	movs	r1, #62	; 0x3e
   3419a:	mov	r0, r4
   3419c:	bl	2443c <__read_chk@plt+0x1d9d8>
   341a0:	cmp	r0, #0
   341a2:	bne.w	3459e <error@@Base+0x509a>
   341a6:	ldr	r1, [sp, #12]
   341a8:	mov	r0, r4
   341aa:	ubfx	r1, r1, #14, #1
   341ae:	bl	24384 <__read_chk@plt+0x1d920>
   341b2:	cmp	r0, #0
   341b4:	bne.w	3459e <error@@Base+0x509a>
   341b8:	movs	r1, #70	; 0x46
   341ba:	mov	r0, r4
   341bc:	bl	2443c <__read_chk@plt+0x1d9d8>
   341c0:	cmp	r0, #0
   341c2:	bne.w	345b0 <error@@Base+0x50ac>
   341c6:	ldr	r1, [sp, #4]
   341c8:	mov	r0, r4
   341ca:	and.w	r1, r1, #1
   341ce:	bl	24384 <__read_chk@plt+0x1d920>
   341d2:	cmp	r0, #0
   341d4:	bne.w	345b0 <error@@Base+0x50ac>
   341d8:	movs	r1, #71	; 0x47
   341da:	mov	r0, r4
   341dc:	bl	2443c <__read_chk@plt+0x1d9d8>
   341e0:	cmp	r0, #0
   341e2:	bne.w	345c2 <error@@Base+0x50be>
   341e6:	ldr	r1, [sp, #4]
   341e8:	mov	r0, r4
   341ea:	ubfx	r1, r1, #1, #1
   341ee:	bl	24384 <__read_chk@plt+0x1d920>
   341f2:	cmp	r0, #0
   341f4:	bne.w	345c2 <error@@Base+0x50be>
   341f8:	movs	r1, #72	; 0x48
   341fa:	mov	r0, r4
   341fc:	bl	2443c <__read_chk@plt+0x1d9d8>
   34200:	cmp	r0, #0
   34202:	bne.w	345d4 <error@@Base+0x50d0>
   34206:	ldr	r1, [sp, #4]
   34208:	mov	r0, r4
   3420a:	ubfx	r1, r1, #2, #1
   3420e:	bl	24384 <__read_chk@plt+0x1d920>
   34212:	cmp	r0, #0
   34214:	bne.w	345d4 <error@@Base+0x50d0>
   34218:	movs	r1, #73	; 0x49
   3421a:	mov	r0, r4
   3421c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34220:	cmp	r0, #0
   34222:	bne.w	345e6 <error@@Base+0x50e2>
   34226:	ldr	r1, [sp, #4]
   34228:	mov	r0, r4
   3422a:	ubfx	r1, r1, #3, #1
   3422e:	bl	24384 <__read_chk@plt+0x1d920>
   34232:	cmp	r0, #0
   34234:	bne.w	345e6 <error@@Base+0x50e2>
   34238:	movs	r1, #74	; 0x4a
   3423a:	mov	r0, r4
   3423c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34240:	cmp	r0, #0
   34242:	bne.w	34520 <error@@Base+0x501c>
   34246:	ldr	r1, [sp, #4]
   34248:	mov	r0, r4
   3424a:	ubfx	r1, r1, #4, #1
   3424e:	bl	24384 <__read_chk@plt+0x1d920>
   34252:	cmp	r0, #0
   34254:	bne.w	34520 <error@@Base+0x501c>
   34258:	movs	r1, #75	; 0x4b
   3425a:	mov	r0, r4
   3425c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34260:	cmp	r0, #0
   34262:	bne.w	34532 <error@@Base+0x502e>
   34266:	ldr	r1, [sp, #4]
   34268:	mov	r0, r4
   3426a:	ubfx	r1, r1, #5, #1
   3426e:	bl	24384 <__read_chk@plt+0x1d920>
   34272:	cmp	r0, #0
   34274:	bne.w	34532 <error@@Base+0x502e>
   34278:	movs	r1, #90	; 0x5a
   3427a:	mov	r0, r4
   3427c:	bl	2443c <__read_chk@plt+0x1d9d8>
   34280:	cmp	r0, #0
   34282:	bne.w	34544 <error@@Base+0x5040>
   34286:	ldr	r1, [sp, #8]
   34288:	mov	r0, r4
   3428a:	ubfx	r1, r1, #5, #1
   3428e:	bl	24384 <__read_chk@plt+0x1d920>
   34292:	cmp	r0, #0
   34294:	bne.w	34544 <error@@Base+0x5040>
   34298:	movs	r1, #91	; 0x5b
   3429a:	mov	r0, r4
   3429c:	bl	2443c <__read_chk@plt+0x1d9d8>
   342a0:	cmp	r0, #0
   342a2:	bne.w	34556 <error@@Base+0x5052>
   342a6:	ldr	r3, [sp, #8]
   342a8:	mov	r0, r4
   342aa:	tst.w	r3, #48	; 0x30
   342ae:	ite	ne
   342b0:	movne	r1, #1
   342b2:	moveq	r1, #0
   342b4:	bl	24384 <__read_chk@plt+0x1d920>
   342b8:	cmp	r0, #0
   342ba:	bne.w	34556 <error@@Base+0x5052>
   342be:	movs	r1, #92	; 0x5c
   342c0:	mov	r0, r4
   342c2:	bl	2443c <__read_chk@plt+0x1d9d8>
   342c6:	cmp	r0, #0
   342c8:	bne.w	344fc <error@@Base+0x4ff8>
   342cc:	ldr	r1, [sp, #8]
   342ce:	mov	r0, r4
   342d0:	ubfx	r1, r1, #8, #1
   342d4:	bl	24384 <__read_chk@plt+0x1d920>
   342d8:	cmp	r0, #0
   342da:	bne.w	344fc <error@@Base+0x4ff8>
   342de:	movs	r1, #93	; 0x5d
   342e0:	mov	r0, r4
   342e2:	bl	2443c <__read_chk@plt+0x1d9d8>
   342e6:	cmp	r0, #0
   342e8:	bne.w	3450e <error@@Base+0x500a>
   342ec:	ldr	r1, [sp, #8]
   342ee:	mov	r0, r4
   342f0:	ubfx	r1, r1, #9, #1
   342f4:	bl	24384 <__read_chk@plt+0x1d920>
   342f8:	cmp	r0, #0
   342fa:	bne.w	3450e <error@@Base+0x500a>
   342fe:	movs	r1, #0
   34300:	mov	r0, r4
   34302:	bl	2443c <__read_chk@plt+0x1d9d8>
   34306:	cmp	r0, #0
   34308:	bne.n	34394 <error@@Base+0x4e90>
   3430a:	mov	r0, r7
   3430c:	mov	r1, r4
   3430e:	bl	324b8 <error@@Base+0x2fb4>
   34312:	cmp	r0, #0
   34314:	bne.n	34394 <error@@Base+0x4e90>
   34316:	mov	r0, r4
   34318:	bl	1dd04 <__read_chk@plt+0x172a0>
   3431c:	ldr.w	r2, [pc, #1068]	; 3474c <error@@Base+0x5248>
   34320:	ldr.w	r3, [pc, #1052]	; 34740 <error@@Base+0x523c>
   34324:	add	r2, pc
   34326:	ldr	r3, [r2, r3]
   34328:	ldr	r2, [r3, #0]
   3432a:	ldr	r3, [sp, #60]	; 0x3c
   3432c:	eors	r2, r3
   3432e:	bne.w	34736 <error@@Base+0x5232>
   34332:	add	sp, #68	; 0x44
   34334:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   34338:	ldr.w	r1, [pc, #1044]	; 34750 <error@@Base+0x524c>
   3433c:	ldr.w	r0, [pc, #1044]	; 34754 <error@@Base+0x5250>
   34340:	add	r1, pc
   34342:	add	r0, pc
   34344:	bl	2f6e0 <error@@Base+0x1dc>
   34348:	b.n	34018 <error@@Base+0x4b14>
   3434a:	adds	r2, r6, #1
   3434c:	beq.n	34374 <error@@Base+0x4e70>
   3434e:	mov	r9, sp
   34350:	mov	r0, r6
   34352:	mov	r1, r9
   34354:	blx	6760 <tcgetattr@plt>
   34358:	adds	r0, #1
   3435a:	bne.w	33c74 <error@@Base+0x4770>
   3435e:	blx	676c <__errno_location@plt>
   34362:	ldr	r0, [r0, #0]
   34364:	blx	5ad8 <strerror@plt+0x4>
   34368:	mov	r1, r0
   3436a:	ldr	r0, [pc, #1004]	; (34758 <error@@Base+0x5254>)
   3436c:	add	r0, pc
   3436e:	bl	2f590 <error@@Base+0x8c>
   34372:	b.n	342fe <error@@Base+0x4dfa>
   34374:	ldr	r1, [pc, #996]	; (3475c <error@@Base+0x5258>)
   34376:	ldr	r0, [pc, #1000]	; (34760 <error@@Base+0x525c>)
   34378:	add	r1, pc
   3437a:	add	r0, pc
   3437c:	bl	2f638 <error@@Base+0x134>
   34380:	b.n	342fe <error@@Base+0x4dfa>
   34382:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34386:	ldr	r1, [pc, #988]	; (34764 <error@@Base+0x5260>)
   34388:	add	r1, pc
   3438a:	mov	r2, r0
   3438c:	ldr	r0, [pc, #984]	; (34768 <error@@Base+0x5264>)
   3438e:	add	r0, pc
   34390:	bl	2dd68 <__read_chk@plt+0x27304>
   34394:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34398:	ldr	r1, [pc, #976]	; (3476c <error@@Base+0x5268>)
   3439a:	add	r1, pc
   3439c:	mov	r2, r0
   3439e:	ldr	r0, [pc, #976]	; (34770 <error@@Base+0x526c>)
   343a0:	add	r0, pc
   343a2:	bl	2dd68 <__read_chk@plt+0x27304>
   343a6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   343aa:	ldr	r1, [pc, #968]	; (34774 <error@@Base+0x5270>)
   343ac:	add	r1, pc
   343ae:	mov	r2, r0
   343b0:	ldr	r0, [pc, #964]	; (34778 <error@@Base+0x5274>)
   343b2:	add	r0, pc
   343b4:	bl	2dd68 <__read_chk@plt+0x27304>
   343b8:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   343bc:	ldr	r1, [pc, #956]	; (3477c <error@@Base+0x5278>)
   343be:	add	r1, pc
   343c0:	mov	r2, r0
   343c2:	ldr	r0, [pc, #956]	; (34780 <error@@Base+0x527c>)
   343c4:	add	r0, pc
   343c6:	bl	2dd68 <__read_chk@plt+0x27304>
   343ca:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   343ce:	ldr	r1, [pc, #948]	; (34784 <error@@Base+0x5280>)
   343d0:	add	r1, pc
   343d2:	mov	r2, r0
   343d4:	ldr	r0, [pc, #944]	; (34788 <error@@Base+0x5284>)
   343d6:	add	r0, pc
   343d8:	bl	2dd68 <__read_chk@plt+0x27304>
   343dc:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   343e0:	ldr	r1, [pc, #936]	; (3478c <error@@Base+0x5288>)
   343e2:	add	r1, pc
   343e4:	mov	r2, r0
   343e6:	ldr	r0, [pc, #936]	; (34790 <error@@Base+0x528c>)
   343e8:	add	r0, pc
   343ea:	bl	2dd68 <__read_chk@plt+0x27304>
   343ee:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   343f2:	ldr	r1, [pc, #928]	; (34794 <error@@Base+0x5290>)
   343f4:	add	r1, pc
   343f6:	mov	r2, r0
   343f8:	ldr	r0, [pc, #924]	; (34798 <error@@Base+0x5294>)
   343fa:	add	r0, pc
   343fc:	bl	2dd68 <__read_chk@plt+0x27304>
   34400:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34404:	ldr	r1, [pc, #916]	; (3479c <error@@Base+0x5298>)
   34406:	add	r1, pc
   34408:	mov	r2, r0
   3440a:	ldr	r0, [pc, #916]	; (347a0 <error@@Base+0x529c>)
   3440c:	add	r0, pc
   3440e:	bl	2dd68 <__read_chk@plt+0x27304>
   34412:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34416:	ldr	r1, [pc, #908]	; (347a4 <error@@Base+0x52a0>)
   34418:	add	r1, pc
   3441a:	mov	r2, r0
   3441c:	ldr	r0, [pc, #904]	; (347a8 <error@@Base+0x52a4>)
   3441e:	add	r0, pc
   34420:	bl	2dd68 <__read_chk@plt+0x27304>
   34424:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34428:	ldr	r1, [pc, #896]	; (347ac <error@@Base+0x52a8>)
   3442a:	add	r1, pc
   3442c:	mov	r2, r0
   3442e:	ldr	r0, [pc, #896]	; (347b0 <error@@Base+0x52ac>)
   34430:	add	r0, pc
   34432:	bl	2dd68 <__read_chk@plt+0x27304>
   34436:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3443a:	ldr	r1, [pc, #888]	; (347b4 <error@@Base+0x52b0>)
   3443c:	add	r1, pc
   3443e:	mov	r2, r0
   34440:	ldr	r0, [pc, #884]	; (347b8 <error@@Base+0x52b4>)
   34442:	add	r0, pc
   34444:	bl	2dd68 <__read_chk@plt+0x27304>
   34448:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3444c:	ldr	r1, [pc, #876]	; (347bc <error@@Base+0x52b8>)
   3444e:	add	r1, pc
   34450:	mov	r2, r0
   34452:	ldr	r0, [pc, #876]	; (347c0 <error@@Base+0x52bc>)
   34454:	add	r0, pc
   34456:	bl	2dd68 <__read_chk@plt+0x27304>
   3445a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3445e:	ldr	r1, [pc, #868]	; (347c4 <error@@Base+0x52c0>)
   34460:	add	r1, pc
   34462:	mov	r2, r0
   34464:	ldr	r0, [pc, #864]	; (347c8 <error@@Base+0x52c4>)
   34466:	add	r0, pc
   34468:	bl	2dd68 <__read_chk@plt+0x27304>
   3446c:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34470:	ldr	r1, [pc, #856]	; (347cc <error@@Base+0x52c8>)
   34472:	add	r1, pc
   34474:	mov	r2, r0
   34476:	ldr	r0, [pc, #856]	; (347d0 <error@@Base+0x52cc>)
   34478:	add	r0, pc
   3447a:	bl	2dd68 <__read_chk@plt+0x27304>
   3447e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34482:	ldr	r1, [pc, #848]	; (347d4 <error@@Base+0x52d0>)
   34484:	add	r1, pc
   34486:	mov	r2, r0
   34488:	ldr	r0, [pc, #844]	; (347d8 <error@@Base+0x52d4>)
   3448a:	add	r0, pc
   3448c:	bl	2dd68 <__read_chk@plt+0x27304>
   34490:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34494:	ldr	r1, [pc, #836]	; (347dc <error@@Base+0x52d8>)
   34496:	add	r1, pc
   34498:	mov	r2, r0
   3449a:	ldr	r0, [pc, #836]	; (347e0 <error@@Base+0x52dc>)
   3449c:	add	r0, pc
   3449e:	bl	2dd68 <__read_chk@plt+0x27304>
   344a2:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   344a6:	ldr	r1, [pc, #828]	; (347e4 <error@@Base+0x52e0>)
   344a8:	add	r1, pc
   344aa:	mov	r2, r0
   344ac:	ldr	r0, [pc, #824]	; (347e8 <error@@Base+0x52e4>)
   344ae:	add	r0, pc
   344b0:	bl	2dd68 <__read_chk@plt+0x27304>
   344b4:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   344b8:	ldr	r1, [pc, #816]	; (347ec <error@@Base+0x52e8>)
   344ba:	add	r1, pc
   344bc:	mov	r2, r0
   344be:	ldr	r0, [pc, #816]	; (347f0 <error@@Base+0x52ec>)
   344c0:	add	r0, pc
   344c2:	bl	2dd68 <__read_chk@plt+0x27304>
   344c6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   344ca:	ldr	r1, [pc, #808]	; (347f4 <error@@Base+0x52f0>)
   344cc:	add	r1, pc
   344ce:	mov	r2, r0
   344d0:	ldr	r0, [pc, #804]	; (347f8 <error@@Base+0x52f4>)
   344d2:	add	r0, pc
   344d4:	bl	2dd68 <__read_chk@plt+0x27304>
   344d8:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   344dc:	ldr	r1, [pc, #796]	; (347fc <error@@Base+0x52f8>)
   344de:	add	r1, pc
   344e0:	mov	r2, r0
   344e2:	ldr	r0, [pc, #796]	; (34800 <error@@Base+0x52fc>)
   344e4:	add	r0, pc
   344e6:	bl	2dd68 <__read_chk@plt+0x27304>
   344ea:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   344ee:	ldr	r1, [pc, #788]	; (34804 <error@@Base+0x5300>)
   344f0:	add	r1, pc
   344f2:	mov	r2, r0
   344f4:	ldr	r0, [pc, #784]	; (34808 <error@@Base+0x5304>)
   344f6:	add	r0, pc
   344f8:	bl	2dd68 <__read_chk@plt+0x27304>
   344fc:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34500:	ldr	r1, [pc, #776]	; (3480c <error@@Base+0x5308>)
   34502:	add	r1, pc
   34504:	mov	r2, r0
   34506:	ldr	r0, [pc, #776]	; (34810 <error@@Base+0x530c>)
   34508:	add	r0, pc
   3450a:	bl	2dd68 <__read_chk@plt+0x27304>
   3450e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34512:	ldr	r1, [pc, #768]	; (34814 <error@@Base+0x5310>)
   34514:	add	r1, pc
   34516:	mov	r2, r0
   34518:	ldr	r0, [pc, #764]	; (34818 <error@@Base+0x5314>)
   3451a:	add	r0, pc
   3451c:	bl	2dd68 <__read_chk@plt+0x27304>
   34520:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34524:	ldr	r1, [pc, #756]	; (3481c <error@@Base+0x5318>)
   34526:	add	r1, pc
   34528:	mov	r2, r0
   3452a:	ldr	r0, [pc, #756]	; (34820 <error@@Base+0x531c>)
   3452c:	add	r0, pc
   3452e:	bl	2dd68 <__read_chk@plt+0x27304>
   34532:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34536:	ldr	r1, [pc, #748]	; (34824 <error@@Base+0x5320>)
   34538:	add	r1, pc
   3453a:	mov	r2, r0
   3453c:	ldr	r0, [pc, #744]	; (34828 <error@@Base+0x5324>)
   3453e:	add	r0, pc
   34540:	bl	2dd68 <__read_chk@plt+0x27304>
   34544:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34548:	ldr	r1, [pc, #736]	; (3482c <error@@Base+0x5328>)
   3454a:	add	r1, pc
   3454c:	mov	r2, r0
   3454e:	ldr	r0, [pc, #736]	; (34830 <error@@Base+0x532c>)
   34550:	add	r0, pc
   34552:	bl	2dd68 <__read_chk@plt+0x27304>
   34556:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3455a:	ldr	r1, [pc, #728]	; (34834 <error@@Base+0x5330>)
   3455c:	add	r1, pc
   3455e:	mov	r2, r0
   34560:	ldr	r0, [pc, #724]	; (34838 <error@@Base+0x5334>)
   34562:	add	r0, pc
   34564:	bl	2dd68 <__read_chk@plt+0x27304>
   34568:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3456c:	ldr	r1, [pc, #716]	; (3483c <error@@Base+0x5338>)
   3456e:	add	r1, pc
   34570:	mov	r2, r0
   34572:	ldr	r0, [pc, #716]	; (34840 <error@@Base+0x533c>)
   34574:	add	r0, pc
   34576:	bl	2dd68 <__read_chk@plt+0x27304>
   3457a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3457e:	ldr	r1, [pc, #708]	; (34844 <error@@Base+0x5340>)
   34580:	add	r1, pc
   34582:	mov	r2, r0
   34584:	ldr	r0, [pc, #704]	; (34848 <error@@Base+0x5344>)
   34586:	add	r0, pc
   34588:	bl	2dd68 <__read_chk@plt+0x27304>
   3458c:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34590:	ldr	r1, [pc, #696]	; (3484c <error@@Base+0x5348>)
   34592:	add	r1, pc
   34594:	mov	r2, r0
   34596:	ldr	r0, [pc, #696]	; (34850 <error@@Base+0x534c>)
   34598:	add	r0, pc
   3459a:	bl	2dd68 <__read_chk@plt+0x27304>
   3459e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   345a2:	ldr	r1, [pc, #688]	; (34854 <error@@Base+0x5350>)
   345a4:	add	r1, pc
   345a6:	mov	r2, r0
   345a8:	ldr	r0, [pc, #684]	; (34858 <error@@Base+0x5354>)
   345aa:	add	r0, pc
   345ac:	bl	2dd68 <__read_chk@plt+0x27304>
   345b0:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   345b4:	ldr	r1, [pc, #676]	; (3485c <error@@Base+0x5358>)
   345b6:	add	r1, pc
   345b8:	mov	r2, r0
   345ba:	ldr	r0, [pc, #676]	; (34860 <error@@Base+0x535c>)
   345bc:	add	r0, pc
   345be:	bl	2dd68 <__read_chk@plt+0x27304>
   345c2:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   345c6:	ldr	r1, [pc, #668]	; (34864 <error@@Base+0x5360>)
   345c8:	add	r1, pc
   345ca:	mov	r2, r0
   345cc:	ldr	r0, [pc, #664]	; (34868 <error@@Base+0x5364>)
   345ce:	add	r0, pc
   345d0:	bl	2dd68 <__read_chk@plt+0x27304>
   345d4:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   345d8:	ldr	r1, [pc, #656]	; (3486c <error@@Base+0x5368>)
   345da:	add	r1, pc
   345dc:	mov	r2, r0
   345de:	ldr	r0, [pc, #656]	; (34870 <error@@Base+0x536c>)
   345e0:	add	r0, pc
   345e2:	bl	2dd68 <__read_chk@plt+0x27304>
   345e6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   345ea:	ldr	r1, [pc, #648]	; (34874 <error@@Base+0x5370>)
   345ec:	add	r1, pc
   345ee:	mov	r2, r0
   345f0:	ldr	r0, [pc, #644]	; (34878 <error@@Base+0x5374>)
   345f2:	add	r0, pc
   345f4:	bl	2dd68 <__read_chk@plt+0x27304>
   345f8:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   345fc:	ldr	r1, [pc, #636]	; (3487c <error@@Base+0x5378>)
   345fe:	add	r1, pc
   34600:	mov	r2, r0
   34602:	ldr	r0, [pc, #636]	; (34880 <error@@Base+0x537c>)
   34604:	add	r0, pc
   34606:	bl	2dd68 <__read_chk@plt+0x27304>
   3460a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3460e:	ldr	r1, [pc, #628]	; (34884 <error@@Base+0x5380>)
   34610:	add	r1, pc
   34612:	mov	r2, r0
   34614:	ldr	r0, [pc, #624]	; (34888 <error@@Base+0x5384>)
   34616:	add	r0, pc
   34618:	bl	2dd68 <__read_chk@plt+0x27304>
   3461c:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34620:	ldr	r1, [pc, #616]	; (3488c <error@@Base+0x5388>)
   34622:	add	r1, pc
   34624:	mov	r2, r0
   34626:	ldr	r0, [pc, #616]	; (34890 <error@@Base+0x538c>)
   34628:	add	r0, pc
   3462a:	bl	2dd68 <__read_chk@plt+0x27304>
   3462e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34632:	ldr	r1, [pc, #608]	; (34894 <error@@Base+0x5390>)
   34634:	add	r1, pc
   34636:	mov	r2, r0
   34638:	ldr	r0, [pc, #604]	; (34898 <error@@Base+0x5394>)
   3463a:	add	r0, pc
   3463c:	bl	2dd68 <__read_chk@plt+0x27304>
   34640:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34644:	ldr	r1, [pc, #596]	; (3489c <error@@Base+0x5398>)
   34646:	add	r1, pc
   34648:	mov	r2, r0
   3464a:	ldr	r0, [pc, #596]	; (348a0 <error@@Base+0x539c>)
   3464c:	add	r0, pc
   3464e:	bl	2dd68 <__read_chk@plt+0x27304>
   34652:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34656:	ldr	r1, [pc, #588]	; (348a4 <error@@Base+0x53a0>)
   34658:	add	r1, pc
   3465a:	mov	r2, r0
   3465c:	ldr	r0, [pc, #584]	; (348a8 <error@@Base+0x53a4>)
   3465e:	add	r0, pc
   34660:	bl	2dd68 <__read_chk@plt+0x27304>
   34664:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34668:	ldr	r1, [pc, #576]	; (348ac <error@@Base+0x53a8>)
   3466a:	add	r1, pc
   3466c:	mov	r2, r0
   3466e:	ldr	r0, [pc, #576]	; (348b0 <error@@Base+0x53ac>)
   34670:	add	r0, pc
   34672:	bl	2dd68 <__read_chk@plt+0x27304>
   34676:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3467a:	ldr	r1, [pc, #568]	; (348b4 <error@@Base+0x53b0>)
   3467c:	add	r1, pc
   3467e:	mov	r2, r0
   34680:	ldr	r0, [pc, #564]	; (348b8 <error@@Base+0x53b4>)
   34682:	add	r0, pc
   34684:	bl	2dd68 <__read_chk@plt+0x27304>
   34688:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3468c:	ldr	r1, [pc, #556]	; (348bc <error@@Base+0x53b8>)
   3468e:	add	r1, pc
   34690:	mov	r2, r0
   34692:	ldr	r0, [pc, #556]	; (348c0 <error@@Base+0x53bc>)
   34694:	add	r0, pc
   34696:	bl	2dd68 <__read_chk@plt+0x27304>
   3469a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3469e:	ldr	r1, [pc, #548]	; (348c4 <error@@Base+0x53c0>)
   346a0:	add	r1, pc
   346a2:	mov	r2, r0
   346a4:	ldr	r0, [pc, #544]	; (348c8 <error@@Base+0x53c4>)
   346a6:	add	r0, pc
   346a8:	bl	2dd68 <__read_chk@plt+0x27304>
   346ac:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   346b0:	ldr	r1, [pc, #536]	; (348cc <error@@Base+0x53c8>)
   346b2:	add	r1, pc
   346b4:	mov	r2, r0
   346b6:	ldr	r0, [pc, #536]	; (348d0 <error@@Base+0x53cc>)
   346b8:	add	r0, pc
   346ba:	bl	2dd68 <__read_chk@plt+0x27304>
   346be:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   346c2:	ldr	r1, [pc, #528]	; (348d4 <error@@Base+0x53d0>)
   346c4:	add	r1, pc
   346c6:	mov	r2, r0
   346c8:	ldr	r0, [pc, #524]	; (348d8 <error@@Base+0x53d4>)
   346ca:	add	r0, pc
   346cc:	bl	2dd68 <__read_chk@plt+0x27304>
   346d0:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   346d4:	ldr	r1, [pc, #516]	; (348dc <error@@Base+0x53d8>)
   346d6:	add	r1, pc
   346d8:	mov	r2, r0
   346da:	ldr	r0, [pc, #516]	; (348e0 <error@@Base+0x53dc>)
   346dc:	add	r0, pc
   346de:	bl	2dd68 <__read_chk@plt+0x27304>
   346e2:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   346e6:	ldr	r1, [pc, #508]	; (348e4 <error@@Base+0x53e0>)
   346e8:	add	r1, pc
   346ea:	mov	r2, r0
   346ec:	ldr	r0, [pc, #504]	; (348e8 <error@@Base+0x53e4>)
   346ee:	add	r0, pc
   346f0:	bl	2dd68 <__read_chk@plt+0x27304>
   346f4:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   346f8:	ldr	r1, [pc, #496]	; (348ec <error@@Base+0x53e8>)
   346fa:	add	r1, pc
   346fc:	mov	r2, r0
   346fe:	ldr	r0, [pc, #496]	; (348f0 <error@@Base+0x53ec>)
   34700:	add	r0, pc
   34702:	bl	2dd68 <__read_chk@plt+0x27304>
   34706:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3470a:	ldr	r1, [pc, #488]	; (348f4 <error@@Base+0x53f0>)
   3470c:	add	r1, pc
   3470e:	mov	r2, r0
   34710:	ldr	r0, [pc, #484]	; (348f8 <error@@Base+0x53f4>)
   34712:	add	r0, pc
   34714:	bl	2dd68 <__read_chk@plt+0x27304>
   34718:	ldr	r1, [pc, #480]	; (348fc <error@@Base+0x53f8>)
   3471a:	ldr	r0, [pc, #484]	; (34900 <error@@Base+0x53fc>)
   3471c:	add	r1, pc
   3471e:	add	r0, pc
   34720:	bl	2dd68 <__read_chk@plt+0x27304>
   34724:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34728:	ldr	r1, [pc, #472]	; (34904 <error@@Base+0x5400>)
   3472a:	add	r1, pc
   3472c:	mov	r2, r0
   3472e:	ldr	r0, [pc, #472]	; (34908 <error@@Base+0x5404>)
   34730:	add	r0, pc
   34732:	bl	2dd68 <__read_chk@plt+0x27304>
   34736:	blx	620c <__stack_chk_fail@plt>
   3473a:	nop
   3473c:	adds	r2, r1, #1
   3473e:	movs	r6, r0
   34740:	lsls	r4, r3, #25
   34742:	movs	r0, r0
   34744:	adds	r0, r0, #1
   34746:	movs	r6, r0
   34748:	lsls	r0, r0, #27
   3474a:	movs	r0, r0
   3474c:	asrs	r4, r3, #21
   3474e:	movs	r6, r0
   34750:	adc.w	r0, ip, r2
   34754:	orn	r0, r2, r2
   34758:	bic.w	r0, r4, r2
   3475c:	adds.w	r0, r4, r2
   34760:	and.w	r0, r2, r2
   34764:	add.w	r0, r4, r2
   34768:	lsrs	r2, r3, #29
   3476a:	movs	r2, r0
   3476c:			; <UNDEFINED> instruction: 0xeaf20002
   34770:	strb	r4, [r3, #8]
   34772:	movs	r2, r0
   34774:			; <UNDEFINED> instruction: 0xeae00002
   34778:	lsrs	r6, r6, #28
   3477a:	movs	r2, r0
   3477c:	pkhbt	r0, lr, r2
   34780:	lsrs	r4, r4, #28
   34782:	movs	r2, r0
   34784:			; <UNDEFINED> instruction: 0xeabc0002
   34788:	lsrs	r2, r2, #28
   3478a:	movs	r2, r0
   3478c:			; <UNDEFINED> instruction: 0xeaaa0002
   34790:	lsrs	r0, r0, #28
   34792:	movs	r2, r0
   34794:	eors.w	r0, r8, r2
   34798:	lsrs	r6, r5, #27
   3479a:	movs	r2, r0
   3479c:	eor.w	r0, r6, r2
   347a0:	lsrs	r4, r3, #27
   347a2:	movs	r2, r0
   347a4:	orns	r0, r4, r2
   347a8:	lsrs	r2, r1, #27
   347aa:	movs	r2, r0
   347ac:	orn	r0, r2, r2
   347b0:	lsrs	r0, r7, #26
   347b2:	movs	r2, r0
   347b4:	orrs.w	r0, r0, r2
   347b8:	lsrs	r6, r4, #26
   347ba:	movs	r2, r0
   347bc:	bics.w	r0, lr, r2
   347c0:	lsrs	r4, r2, #26
   347c2:	movs	r2, r0
   347c4:	bic.w	r0, ip, r2
   347c8:	lsrs	r2, r0, #26
   347ca:	movs	r2, r0
   347cc:	ands.w	r0, sl, r2
   347d0:	lsrs	r0, r6, #25
   347d2:	movs	r2, r0
   347d4:	and.w	r0, r8, r2
   347d8:	lsrs	r6, r3, #25
   347da:	movs	r2, r0
   347dc:	ldrd	r0, r0, [r6, #8]!
   347e0:	lsrs	r4, r1, #25
   347e2:	movs	r2, r0
   347e4:	strd	r0, r0, [r4, #8]!
   347e8:	lsrs	r2, r7, #24
   347ea:	movs	r2, r0
   347ec:	ldrd	r0, r0, [r2, #8]
   347f0:	lsrs	r0, r5, #24
   347f2:	movs	r2, r0
   347f4:	strd	r0, r0, [r0, #8]
   347f8:	lsrs	r6, r2, #24
   347fa:	movs	r2, r0
   347fc:			; <UNDEFINED> instruction: 0xe9ae0002
   34800:	lsrs	r4, r0, #24
   34802:	movs	r2, r0
   34804:			; <UNDEFINED> instruction: 0xe99c0002
   34808:	lsrs	r2, r6, #23
   3480a:	movs	r2, r0
   3480c:			; <UNDEFINED> instruction: 0xe98a0002
   34810:	lsrs	r0, r4, #23
   34812:	movs	r2, r0
   34814:	ldrd	r0, r0, [r8, #-8]!
   34818:	lsrs	r6, r1, #23
   3481a:	movs	r2, r0
   3481c:	strd	r0, r0, [r6, #-8]!
   34820:	lsrs	r4, r7, #22
   34822:	movs	r2, r0
   34824:	ldrd	r0, r0, [r4, #-8]
   34828:	lsrs	r2, r5, #22
   3482a:	movs	r2, r0
   3482c:	strd	r0, r0, [r2, #-8]
   34830:	lsrs	r0, r3, #22
   34832:	movs	r2, r0
   34834:	ldmdb	r0!, {r1}
   34838:	lsrs	r6, r0, #22
   3483a:	movs	r2, r0
   3483c:	ldmdb	lr, {r1}
   34840:	lsrs	r4, r6, #21
   34842:	movs	r2, r0
   34844:	stmdb	ip, {r1}
   34848:	lsrs	r2, r4, #21
   3484a:	movs	r2, r0
   3484c:	ldrd	r0, r0, [sl], #8
   34850:	lsrs	r0, r2, #21
   34852:	movs	r2, r0
   34854:	strd	r0, r0, [r8], #8
   34858:	lsrs	r6, r7, #20
   3485a:	movs	r2, r0
   3485c:			; <UNDEFINED> instruction: 0xe8d60002
   34860:	lsrs	r4, r5, #20
   34862:	movs	r2, r0
   34864:			; <UNDEFINED> instruction: 0xe8c40002
   34868:	lsrs	r2, r3, #20
   3486a:	movs	r2, r0
   3486c:	ldmia.w	r2!, {r1}
   34870:	lsrs	r0, r1, #20
   34872:	movs	r2, r0
   34874:	stmia.w	r0!, {r1}
   34878:	lsrs	r6, r6, #19
   3487a:	movs	r2, r0
   3487c:	stmia.w	lr, {r1}
   34880:	lsrs	r4, r4, #19
   34882:	movs	r2, r0
   34884:	ldrd	r0, r0, [ip], #-8
   34888:	lsrs	r2, r2, #19
   3488a:	movs	r2, r0
   3488c:	strd	r0, r0, [sl], #-8
   34890:	lsrs	r0, r0, #19
   34892:	movs	r2, r0
   34894:			; <UNDEFINED> instruction: 0xe8580002
   34898:	lsrs	r6, r5, #18
   3489a:	movs	r2, r0
   3489c:	strex	r0, r0, [r6, #8]
   348a0:	lsrs	r4, r3, #18
   348a2:	movs	r2, r0
   348a4:			; <UNDEFINED> instruction: 0xe8340002
   348a8:	lsrs	r2, r1, #18
   348aa:	movs	r2, r0
   348ac:			; <UNDEFINED> instruction: 0xe8220002
   348b0:	lsrs	r0, r7, #17
   348b2:	movs	r2, r0
   348b4:			; <UNDEFINED> instruction: 0xe8100002
   348b8:	lsrs	r6, r4, #17
   348ba:	movs	r2, r0
   348bc:	b.n	348bc <error@@Base+0x53b8>
   348be:	movs	r2, r0
   348c0:	lsrs	r4, r2, #17
   348c2:	movs	r2, r0
   348c4:	b.n	348a0 <error@@Base+0x539c>
   348c6:	movs	r2, r0
   348c8:	lsrs	r2, r0, #17
   348ca:	movs	r2, r0
   348cc:	b.n	34884 <error@@Base+0x5380>
   348ce:	movs	r2, r0
   348d0:	lsrs	r0, r6, #16
   348d2:	movs	r2, r0
   348d4:	b.n	34868 <error@@Base+0x5364>
   348d6:	movs	r2, r0
   348d8:	lsrs	r6, r3, #16
   348da:	movs	r2, r0
   348dc:	b.n	3484c <error@@Base+0x5348>
   348de:	movs	r2, r0
   348e0:	lsrs	r4, r1, #16
   348e2:	movs	r2, r0
   348e4:	b.n	34830 <error@@Base+0x532c>
   348e6:	movs	r2, r0
   348e8:	lsrs	r2, r7, #15
   348ea:	movs	r2, r0
   348ec:	b.n	34814 <error@@Base+0x5310>
   348ee:	movs	r2, r0
   348f0:	lsrs	r0, r5, #15
   348f2:	movs	r2, r0
   348f4:	b.n	347f8 <error@@Base+0x52f4>
   348f6:	movs	r2, r0
   348f8:	lsrs	r6, r2, #15
   348fa:	movs	r2, r0
   348fc:	b.n	347e0 <error@@Base+0x52dc>
   348fe:	movs	r2, r0
   34900:	subs	r6, #54	; 0x36
   34902:	movs	r2, r0
   34904:	b.n	347cc <error@@Base+0x52c8>
   34906:	movs	r2, r0
   34908:	lsrs	r0, r7, #14
   3490a:	movs	r2, r0
   3490c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   34910:	sub	sp, #88	; 0x58
   34912:	ldr.w	r4, [pc, #2904]	; 3546c <error@@Base+0x5f68>
   34916:	mov	r6, r1
   34918:	ldr.w	r3, [pc, #2900]	; 35470 <error@@Base+0x5f6c>
   3491c:	add	r2, sp, #20
   3491e:	add	r4, pc
   34920:	add	r1, sp, #8
   34922:	ldr	r3, [r4, r3]
   34924:	ldr	r3, [r3, #0]
   34926:	str	r3, [sp, #84]	; 0x54
   34928:	mov.w	r3, #0
   3492c:	bl	32500 <error@@Base+0x2ffc>
   34930:	cmp	r0, #0
   34932:	bne.w	35364 <error@@Base+0x5e60>
   34936:	ldr	r1, [sp, #20]
   34938:	cbnz	r1, 34956 <error@@Base+0x5452>
   3493a:	ldr.w	r2, [pc, #2872]	; 35474 <error@@Base+0x5f70>
   3493e:	ldr.w	r3, [pc, #2864]	; 35470 <error@@Base+0x5f6c>
   34942:	add	r2, pc
   34944:	ldr	r3, [r2, r3]
   34946:	ldr	r2, [r3, #0]
   34948:	ldr	r3, [sp, #84]	; 0x54
   3494a:	eors	r2, r3
   3494c:	bne.w	35606 <error@@Base+0x6102>
   34950:	add	sp, #88	; 0x58
   34952:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   34956:	mov	r5, r0
   34958:	ldr	r0, [sp, #8]
   3495a:	bl	1dc28 <__read_chk@plt+0x171c4>
   3495e:	mov	r4, r0
   34960:	cmp	r0, #0
   34962:	beq.w	3530c <error@@Base+0x5e08>
   34966:	add	r7, sp, #24
   34968:	mov	r0, r6
   3496a:	mov	r1, r7
   3496c:	blx	6760 <tcgetattr@plt>
   34970:	cmp.w	r0, #4294967295	; 0xffffffff
   34974:	mov	r8, r0
   34976:	beq.w	3531e <error@@Base+0x5e1a>
   3497a:	ldr.w	r8, [pc, #2812]	; 35478 <error@@Base+0x5f74>
   3497e:	ldr.w	sl, [pc, #2812]	; 3547c <error@@Base+0x5f78>
   34982:	ldr.w	r9, [pc, #2812]	; 35480 <error@@Base+0x5f7c>
   34986:	add	r8, pc
   34988:	add	sl, pc
   3498a:	add	r9, pc
   3498c:	mov	r0, r4
   3498e:	bl	1dff8 <__read_chk@plt+0x17594>
   34992:	cmp	r0, #0
   34994:	beq.w	34ace <error@@Base+0x55ca>
   34998:	add.w	r1, sp, #7
   3499c:	mov	r0, r4
   3499e:	bl	23d54 <__read_chk@plt+0x1d2f0>
   349a2:	cmp	r0, #0
   349a4:	bne.w	3534e <error@@Base+0x5e4a>
   349a8:	ldrb.w	r2, [sp, #7]
   349ac:	cmp	r2, #129	; 0x81
   349ae:	bhi.w	34b12 <error@@Base+0x560e>
   349b2:	tbh	[pc, r2, lsl #1]
   349b6:	lsls	r4, r1, #2
   349b8:	lsls	r6, r6, #14
   349ba:	lsls	r7, r5, #13
   349bc:	lsls	r3, r5, #14
   349be:	lsls	r4, r6, #10
   349c0:	lsls	r0, r4, #14
   349c2:	lsls	r2, r5, #12
   349c4:	lsls	r5, r2, #14
   349c6:	lsls	r6, r1, #9
   349c8:	lsls	r4, r1, #15
   349ca:	lsls	r5, r2, #13
   349cc:	lsls	r6, r5, #2
   349ce:	lsls	r1, r0, #15
   349d0:	lsls	r1, r7, #9
   349d2:	lsls	r2, r1, #14
   349d4:	lsls	r6, r5, #2
   349d6:	lsls	r6, r5, #2
   349d8:	lsls	r6, r5, #2
   349da:	lsls	r7, r3, #11
   349dc:	lsls	r6, r5, #2
   349de:	lsls	r6, r5, #2
   349e0:	lsls	r6, r5, #2
   349e2:	lsls	r6, r5, #2
   349e4:	lsls	r6, r5, #2
   349e6:	lsls	r6, r5, #2
   349e8:	lsls	r6, r5, #2
   349ea:	lsls	r6, r5, #2
   349ec:	lsls	r6, r5, #2
   349ee:	lsls	r6, r5, #2
   349f0:	lsls	r6, r5, #2
   349f2:	lsls	r2, r7, #13
   349f4:	lsls	r6, r5, #8
   349f6:	lsls	r2, r3, #12
   349f8:	lsls	r4, r4, #10
   349fa:	lsls	r4, r2, #10
   349fc:	lsls	r4, r0, #10
   349fe:	lsls	r2, r7, #11
   34a00:	lsls	r2, r5, #11
   34a02:	lsls	r2, r1, #12
   34a04:	lsls	r6, r7, #8
   34a06:	lsls	r5, r0, #13
   34a08:	lsls	r5, r6, #12
   34a0a:	lsls	r1, r5, #9
   34a0c:	lsls	r6, r5, #2
   34a0e:	lsls	r6, r5, #2
   34a10:	lsls	r6, r5, #2
   34a12:	lsls	r6, r5, #2
   34a14:	lsls	r6, r5, #2
   34a16:	lsls	r6, r5, #2
   34a18:	lsls	r6, r5, #2
   34a1a:	lsls	r1, r3, #9
   34a1c:	lsls	r7, r1, #11
   34a1e:	lsls	r7, r7, #10
   34a20:	lsls	r0, r4, #13
   34a22:	lsls	r6, r3, #8
   34a24:	lsls	r6, r1, #8
   34a26:	lsls	r6, r1, #6
   34a28:	lsls	r6, r1, #7
   34a2a:	lsls	r6, r1, #5
   34a2c:	lsls	r6, r5, #7
   34a2e:	lsls	r6, r5, #5
   34a30:	lsls	r6, r5, #6
   34a32:	lsls	r6, r5, #4
   34a34:	lsls	r6, r5, #2
   34a36:	lsls	r6, r5, #2
   34a38:	lsls	r6, r5, #2
   34a3a:	lsls	r6, r5, #2
   34a3c:	lsls	r6, r5, #2
   34a3e:	lsls	r6, r5, #2
   34a40:	lsls	r6, r5, #2
   34a42:	lsls	r6, r7, #7
   34a44:	lsls	r6, r7, #5
   34a46:	lsls	r6, r7, #6
   34a48:	lsls	r6, r7, #4
   34a4a:	lsls	r6, r3, #7
   34a4c:	lsls	r6, r3, #5
   34a4e:	lsls	r6, r5, #2
   34a50:	lsls	r6, r5, #2
   34a52:	lsls	r6, r5, #2
   34a54:	lsls	r6, r5, #2
   34a56:	lsls	r6, r5, #2
   34a58:	lsls	r6, r5, #2
   34a5a:	lsls	r6, r5, #2
   34a5c:	lsls	r6, r5, #2
   34a5e:	lsls	r6, r5, #2
   34a60:	lsls	r6, r5, #2
   34a62:	lsls	r6, r5, #2
   34a64:	lsls	r6, r5, #2
   34a66:	lsls	r6, r5, #2
   34a68:	lsls	r6, r5, #2
   34a6a:	lsls	r6, r3, #6
   34a6c:	lsls	r6, r3, #4
   34a6e:	lsls	r6, r1, #4
   34a70:	lsls	r6, r7, #3
   34a72:	lsls	r6, r5, #2
   34a74:	lsls	r6, r5, #2
   34a76:	lsls	r6, r5, #2
   34a78:	lsls	r6, r5, #2
   34a7a:	lsls	r6, r5, #2
   34a7c:	lsls	r6, r5, #2
   34a7e:	lsls	r6, r5, #2
   34a80:	lsls	r6, r5, #2
   34a82:	lsls	r6, r5, #2
   34a84:	lsls	r6, r5, #2
   34a86:	lsls	r6, r5, #2
   34a88:	lsls	r6, r5, #2
   34a8a:	lsls	r6, r5, #2
   34a8c:	lsls	r6, r5, #2
   34a8e:	lsls	r6, r5, #2
   34a90:	lsls	r6, r5, #2
   34a92:	lsls	r6, r5, #2
   34a94:	lsls	r6, r5, #2
   34a96:	lsls	r6, r5, #2
   34a98:	lsls	r6, r5, #2
   34a9a:	lsls	r6, r5, #2
   34a9c:	lsls	r6, r5, #2
   34a9e:	lsls	r6, r5, #2
   34aa0:	lsls	r6, r5, #2
   34aa2:	lsls	r6, r5, #2
   34aa4:	lsls	r6, r5, #2
   34aa6:	lsls	r6, r5, #2
   34aa8:	lsls	r6, r5, #2
   34aaa:	lsls	r6, r5, #2
   34aac:	lsls	r6, r5, #2
   34aae:	lsls	r6, r5, #2
   34ab0:	lsls	r6, r5, #2
   34ab2:	lsls	r6, r5, #2
   34ab4:	lsls	r6, r5, #2
   34ab6:	lsls	r5, r4, #3
   34ab8:	lsls	r4, r1, #3
   34aba:	ldr.w	r3, [pc, #2504]	; 35484 <error@@Base+0x5f80>
   34abe:	ldr.w	r0, [pc, #2504]	; 35488 <error@@Base+0x5f84>
   34ac2:	add	r3, pc
   34ac4:	add	r0, pc
   34ac6:	add.w	r1, r3, #20
   34aca:	bl	2f590 <error@@Base+0x8c>
   34ace:	mov	r0, r4
   34ad0:	bl	1dff8 <__read_chk@plt+0x17594>
   34ad4:	mov	r3, r0
   34ad6:	mov	r0, r4
   34ad8:	str	r3, [sp, #20]
   34ada:	bl	1dd04 <__read_chk@plt+0x172a0>
   34ade:	ldr	r1, [sp, #20]
   34ae0:	cmp	r1, #0
   34ae2:	bne.w	35338 <error@@Base+0x5e34>
   34ae6:	adds	r5, #1
   34ae8:	beq.w	3493a <error@@Base+0x5436>
   34aec:	mov	r2, r7
   34aee:	mov	r0, r6
   34af0:	blx	616c <tcsetattr@plt>
   34af4:	adds	r0, #1
   34af6:	bne.w	3493a <error@@Base+0x5436>
   34afa:	blx	676c <__errno_location@plt>
   34afe:	ldr	r0, [r0, #0]
   34b00:	blx	5ad8 <strerror@plt+0x4>
   34b04:	mov	r1, r0
   34b06:	ldr.w	r0, [pc, #2436]	; 3548c <error@@Base+0x5f88>
   34b0a:	add	r0, pc
   34b0c:	bl	2f590 <error@@Base+0x8c>
   34b10:	b.n	3493a <error@@Base+0x5436>
   34b12:	mov	r1, r2
   34b14:	mov	r0, r8
   34b16:	bl	2f638 <error@@Base+0x134>
   34b1a:	ldrb.w	r2, [sp, #7]
   34b1e:	subs	r3, r2, #1
   34b20:	uxtb	r3, r3
   34b22:	cmp	r3, #158	; 0x9e
   34b24:	bhi.n	34aba <error@@Base+0x55b6>
   34b26:	movs	r1, #0
   34b28:	mov	r0, r4
   34b2a:	bl	23d00 <__read_chk@plt+0x1d29c>
   34b2e:	cmp	r0, #0
   34b30:	beq.w	3498c <error@@Base+0x5488>
   34b34:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   34b38:	ldr.w	r3, [pc, #2388]	; 35490 <error@@Base+0x5f8c>
   34b3c:	add	r3, pc
   34b3e:	add.w	r1, r3, #20
   34b42:	mov	r2, r0
   34b44:	ldr.w	r0, [pc, #2380]	; 35494 <error@@Base+0x5f90>
   34b48:	add	r0, pc
   34b4a:	bl	2dd68 <__read_chk@plt+0x27304>
   34b4e:	add	r1, sp, #12
   34b50:	mov	r0, r4
   34b52:	bl	23d00 <__read_chk@plt+0x1d29c>
   34b56:	cmp	r0, #0
   34b58:	bne.w	355f0 <error@@Base+0x60ec>
   34b5c:	adds	r3, r5, #1
   34b5e:	beq.w	3498c <error@@Base+0x5488>
   34b62:	ldr	r0, [sp, #12]
   34b64:	bl	33b60 <error@@Base+0x465c>
   34b68:	mov	r1, r0
   34b6a:	mov	r0, r7
   34b6c:	blx	584c <cfsetospeed@plt>
   34b70:	adds	r0, #1
   34b72:	bne.w	3498c <error@@Base+0x5488>
   34b76:	ldr	r1, [sp, #12]
   34b78:	mov	r0, sl
   34b7a:	bl	2f504 <error@@Base>
   34b7e:	b.n	3498c <error@@Base+0x5488>
   34b80:	add	r1, sp, #12
   34b82:	mov	r0, r4
   34b84:	bl	23d00 <__read_chk@plt+0x1d29c>
   34b88:	cmp	r0, #0
   34b8a:	bne.w	3537a <error@@Base+0x5e76>
   34b8e:	adds	r2, r5, #1
   34b90:	beq.w	3498c <error@@Base+0x5488>
   34b94:	ldr	r0, [sp, #12]
   34b96:	bl	33b60 <error@@Base+0x465c>
   34b9a:	mov	r1, r0
   34b9c:	mov	r0, r7
   34b9e:	blx	5df8 <cfsetispeed@plt>
   34ba2:	adds	r0, #1
   34ba4:	bne.w	3498c <error@@Base+0x5488>
   34ba8:	ldr	r1, [sp, #12]
   34baa:	mov	r0, r9
   34bac:	bl	2f504 <error@@Base>
   34bb0:	b.n	3498c <error@@Base+0x5488>
   34bb2:	add	r1, sp, #16
   34bb4:	mov	r0, r4
   34bb6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34bba:	cmp	r0, #0
   34bbc:	bne.w	353d2 <error@@Base+0x5ece>
   34bc0:	ldr	r2, [sp, #16]
   34bc2:	ldr	r3, [sp, #32]
   34bc4:	cmp	r2, #0
   34bc6:	beq.w	352c6 <error@@Base+0x5dc2>
   34bca:	orr.w	r3, r3, #512	; 0x200
   34bce:	str	r3, [sp, #32]
   34bd0:	b.n	3498c <error@@Base+0x5488>
   34bd2:	add	r1, sp, #16
   34bd4:	mov	r0, r4
   34bd6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34bda:	cmp	r0, #0
   34bdc:	bne.w	353bc <error@@Base+0x5eb8>
   34be0:	ldr	r3, [sp, #16]
   34be2:	cmp	r3, #0
   34be4:	beq.w	351d6 <error@@Base+0x5cd2>
   34be8:	ldr	r3, [sp, #32]
   34bea:	orr.w	r3, r3, #256	; 0x100
   34bee:	str	r3, [sp, #32]
   34bf0:	b.n	3498c <error@@Base+0x5488>
   34bf2:	add	r1, sp, #16
   34bf4:	mov	r0, r4
   34bf6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34bfa:	cmp	r0, #0
   34bfc:	bne.w	353a6 <error@@Base+0x5ea2>
   34c00:	ldr	r3, [sp, #16]
   34c02:	cmp	r3, #0
   34c04:	beq.w	35236 <error@@Base+0x5d32>
   34c08:	ldr	r3, [sp, #32]
   34c0a:	orr.w	r3, r3, #48	; 0x30
   34c0e:	str	r3, [sp, #32]
   34c10:	b.n	3498c <error@@Base+0x5488>
   34c12:	add	r1, sp, #16
   34c14:	mov	r0, r4
   34c16:	bl	23d00 <__read_chk@plt+0x1d29c>
   34c1a:	cmp	r0, #0
   34c1c:	bne.w	35390 <error@@Base+0x5e8c>
   34c20:	ldr	r3, [sp, #16]
   34c22:	cmp	r3, #0
   34c24:	beq.w	35206 <error@@Base+0x5d02>
   34c28:	ldr	r3, [sp, #36]	; 0x24
   34c2a:	orr.w	r3, r3, #16384	; 0x4000
   34c2e:	str	r3, [sp, #36]	; 0x24
   34c30:	b.n	3498c <error@@Base+0x5488>
   34c32:	add	r1, sp, #16
   34c34:	mov	r0, r4
   34c36:	bl	23d00 <__read_chk@plt+0x1d29c>
   34c3a:	cmp	r0, #0
   34c3c:	bne.w	35728 <error@@Base+0x6224>
   34c40:	ldr	r3, [sp, #16]
   34c42:	cmp	r3, #0
   34c44:	beq.w	35266 <error@@Base+0x5d62>
   34c48:	ldr	r3, [sp, #28]
   34c4a:	orr.w	r3, r3, #8
   34c4e:	str	r3, [sp, #28]
   34c50:	b.n	3498c <error@@Base+0x5488>
   34c52:	add	r1, sp, #16
   34c54:	mov	r0, r4
   34c56:	bl	23d00 <__read_chk@plt+0x1d29c>
   34c5a:	cmp	r0, #0
   34c5c:	bne.w	35712 <error@@Base+0x620e>
   34c60:	ldr	r3, [sp, #16]
   34c62:	cmp	r3, #0
   34c64:	beq.w	351ee <error@@Base+0x5cea>
   34c68:	ldr	r3, [sp, #36]	; 0x24
   34c6a:	orr.w	r3, r3, #256	; 0x100
   34c6e:	str	r3, [sp, #36]	; 0x24
   34c70:	b.n	3498c <error@@Base+0x5488>
   34c72:	add	r1, sp, #16
   34c74:	mov	r0, r4
   34c76:	bl	23d00 <__read_chk@plt+0x1d29c>
   34c7a:	cmp	r0, #0
   34c7c:	bne.w	356fc <error@@Base+0x61f8>
   34c80:	ldr	r3, [sp, #16]
   34c82:	cmp	r3, #0
   34c84:	beq.w	3524e <error@@Base+0x5d4a>
   34c88:	ldr	r3, [sp, #28]
   34c8a:	orr.w	r3, r3, #32
   34c8e:	str	r3, [sp, #28]
   34c90:	b.n	3498c <error@@Base+0x5488>
   34c92:	add	r1, sp, #16
   34c94:	mov	r0, r4
   34c96:	bl	23d00 <__read_chk@plt+0x1d29c>
   34c9a:	cmp	r0, #0
   34c9c:	bne.w	356e6 <error@@Base+0x61e2>
   34ca0:	ldr	r3, [sp, #16]
   34ca2:	cmp	r3, #0
   34ca4:	beq.w	3521e <error@@Base+0x5d1a>
   34ca8:	ldr	r3, [sp, #36]	; 0x24
   34caa:	orr.w	r3, r3, #512	; 0x200
   34cae:	str	r3, [sp, #36]	; 0x24
   34cb0:	b.n	3498c <error@@Base+0x5488>
   34cb2:	add	r1, sp, #16
   34cb4:	mov	r0, r4
   34cb6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34cba:	cmp	r0, #0
   34cbc:	bne.w	356d0 <error@@Base+0x61cc>
   34cc0:	ldr	r3, [sp, #16]
   34cc2:	cmp	r3, #0
   34cc4:	beq.w	3527e <error@@Base+0x5d7a>
   34cc8:	ldr	r3, [sp, #28]
   34cca:	orr.w	r3, r3, #2
   34cce:	str	r3, [sp, #28]
   34cd0:	b.n	3498c <error@@Base+0x5488>
   34cd2:	add	r1, sp, #16
   34cd4:	mov	r0, r4
   34cd6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34cda:	cmp	r0, #0
   34cdc:	bne.w	356ba <error@@Base+0x61b6>
   34ce0:	ldr	r3, [sp, #16]
   34ce2:	cmp	r3, #0
   34ce4:	beq.w	351e2 <error@@Base+0x5cde>
   34ce8:	ldr	r3, [sp, #36]	; 0x24
   34cea:	orr.w	r3, r3, #64	; 0x40
   34cee:	str	r3, [sp, #36]	; 0x24
   34cf0:	b.n	3498c <error@@Base+0x5488>
   34cf2:	add	r1, sp, #16
   34cf4:	mov	r0, r4
   34cf6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34cfa:	cmp	r0, #0
   34cfc:	bne.w	356a4 <error@@Base+0x61a0>
   34d00:	ldr	r3, [sp, #16]
   34d02:	cmp	r3, #0
   34d04:	beq.w	35242 <error@@Base+0x5d3e>
   34d08:	ldr	r3, [sp, #32]
   34d0a:	orr.w	r3, r3, #32
   34d0e:	str	r3, [sp, #32]
   34d10:	b.n	3498c <error@@Base+0x5488>
   34d12:	add	r1, sp, #16
   34d14:	mov	r0, r4
   34d16:	bl	23d00 <__read_chk@plt+0x1d29c>
   34d1a:	cmp	r0, #0
   34d1c:	bne.w	3568e <error@@Base+0x618a>
   34d20:	ldr	r3, [sp, #16]
   34d22:	cmp	r3, #0
   34d24:	beq.w	35212 <error@@Base+0x5d0e>
   34d28:	ldr	r3, [sp, #36]	; 0x24
   34d2a:	orr.w	r3, r3, #2048	; 0x800
   34d2e:	str	r3, [sp, #36]	; 0x24
   34d30:	b.n	3498c <error@@Base+0x5488>
   34d32:	add	r1, sp, #16
   34d34:	mov	r0, r4
   34d36:	bl	23d00 <__read_chk@plt+0x1d29c>
   34d3a:	cmp	r0, #0
   34d3c:	bne.w	35888 <error@@Base+0x6384>
   34d40:	ldr	r3, [sp, #16]
   34d42:	cmp	r3, #0
   34d44:	beq.w	35272 <error@@Base+0x5d6e>
   34d48:	ldr	r3, [sp, #28]
   34d4a:	orr.w	r3, r3, #4
   34d4e:	str	r3, [sp, #28]
   34d50:	b.n	3498c <error@@Base+0x5488>
   34d52:	add	r1, sp, #16
   34d54:	mov	r0, r4
   34d56:	bl	23d00 <__read_chk@plt+0x1d29c>
   34d5a:	cmp	r0, #0
   34d5c:	bne.w	35872 <error@@Base+0x636e>
   34d60:	ldr	r3, [sp, #16]
   34d62:	cmp	r3, #0
   34d64:	beq.w	351fa <error@@Base+0x5cf6>
   34d68:	ldr	r3, [sp, #36]	; 0x24
   34d6a:	orr.w	r3, r3, #128	; 0x80
   34d6e:	str	r3, [sp, #36]	; 0x24
   34d70:	b.n	3498c <error@@Base+0x5488>
   34d72:	add	r1, sp, #16
   34d74:	mov	r0, r4
   34d76:	bl	23d00 <__read_chk@plt+0x1d29c>
   34d7a:	cmp	r0, #0
   34d7c:	bne.w	3585c <error@@Base+0x6358>
   34d80:	ldr	r3, [sp, #16]
   34d82:	cmp	r3, #0
   34d84:	beq.w	3525a <error@@Base+0x5d56>
   34d88:	ldr	r3, [sp, #28]
   34d8a:	orr.w	r3, r3, #16
   34d8e:	str	r3, [sp, #28]
   34d90:	b.n	3498c <error@@Base+0x5488>
   34d92:	add	r1, sp, #16
   34d94:	mov	r0, r4
   34d96:	bl	23d00 <__read_chk@plt+0x1d29c>
   34d9a:	cmp	r0, #0
   34d9c:	bne.w	35846 <error@@Base+0x6342>
   34da0:	ldr	r3, [sp, #16]
   34da2:	cmp	r3, #0
   34da4:	beq.w	3522a <error@@Base+0x5d26>
   34da8:	ldr	r3, [sp, #36]	; 0x24
   34daa:	orr.w	r3, r3, #32768	; 0x8000
   34dae:	str	r3, [sp, #36]	; 0x24
   34db0:	b.n	3498c <error@@Base+0x5488>
   34db2:	add	r1, sp, #16
   34db4:	mov	r0, r4
   34db6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34dba:	cmp	r0, #0
   34dbc:	bne.w	35830 <error@@Base+0x632c>
   34dc0:	ldr	r3, [sp, #16]
   34dc2:	cmp	r3, #0
   34dc4:	beq.w	3528a <error@@Base+0x5d86>
   34dc8:	ldr	r3, [sp, #28]
   34dca:	orr.w	r3, r3, #1
   34dce:	str	r3, [sp, #28]
   34dd0:	b.n	3498c <error@@Base+0x5488>
   34dd2:	add	r1, sp, #16
   34dd4:	mov	r0, r4
   34dd6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34dda:	cmp	r0, #0
   34ddc:	bne.w	3581a <error@@Base+0x6316>
   34de0:	ldr	r3, [sp, #16]
   34de2:	cmp	r3, #0
   34de4:	beq.w	351a6 <error@@Base+0x5ca2>
   34de8:	ldr	r3, [sp, #36]	; 0x24
   34dea:	orr.w	r3, r3, #32
   34dee:	str	r3, [sp, #36]	; 0x24
   34df0:	b.n	3498c <error@@Base+0x5488>
   34df2:	add	r1, sp, #16
   34df4:	mov	r0, r4
   34df6:	bl	23d00 <__read_chk@plt+0x1d29c>
   34dfa:	cmp	r0, #0
   34dfc:	bne.w	35804 <error@@Base+0x6300>
   34e00:	ldr	r3, [sp, #16]
   34e02:	cmp	r3, #0
   34e04:	beq.w	351b2 <error@@Base+0x5cae>
   34e08:	ldr	r3, [sp, #36]	; 0x24
   34e0a:	orr.w	r3, r3, #16
   34e0e:	str	r3, [sp, #36]	; 0x24
   34e10:	b.n	3498c <error@@Base+0x5488>
   34e12:	add	r1, sp, #16
   34e14:	mov	r0, r4
   34e16:	bl	23d00 <__read_chk@plt+0x1d29c>
   34e1a:	cmp	r0, #0
   34e1c:	bne.w	357ee <error@@Base+0x62ea>
   34e20:	ldr	r3, [sp, #16]
   34e22:	cmp	r3, #0
   34e24:	beq.w	35296 <error@@Base+0x5d92>
   34e28:	ldr	r3, [sp, #24]
   34e2a:	orr.w	r3, r3, #8
   34e2e:	str	r3, [sp, #24]
   34e30:	b.n	3498c <error@@Base+0x5488>
   34e32:	add	r1, sp, #16
   34e34:	mov	r0, r4
   34e36:	bl	23d00 <__read_chk@plt+0x1d29c>
   34e3a:	cmp	r0, #0
   34e3c:	bne.w	357d8 <error@@Base+0x62d4>
   34e40:	ldr	r3, [sp, #16]
   34e42:	cmp	r3, #0
   34e44:	beq.w	3518e <error@@Base+0x5c8a>
   34e48:	ldr	r3, [sp, #24]
   34e4a:	orr.w	r3, r3, #2048	; 0x800
   34e4e:	str	r3, [sp, #24]
   34e50:	b.n	3498c <error@@Base+0x5488>
   34e52:	add	r1, sp, #16
   34e54:	mov	r0, r4
   34e56:	bl	23d00 <__read_chk@plt+0x1d29c>
   34e5a:	cmp	r0, #0
   34e5c:	bne.w	357c2 <error@@Base+0x62be>
   34e60:	ldr	r3, [sp, #16]
   34e62:	strb.w	r3, [sp, #49]	; 0x31
   34e66:	b.n	3498c <error@@Base+0x5488>
   34e68:	add	r1, sp, #16
   34e6a:	mov	r0, r4
   34e6c:	bl	23d00 <__read_chk@plt+0x1d29c>
   34e70:	cmp	r0, #0
   34e72:	bne.w	357ac <error@@Base+0x62a8>
   34e76:	ldr	r3, [sp, #16]
   34e78:	cmp	r3, #0
   34e7a:	beq.w	352d0 <error@@Base+0x5dcc>
   34e7e:	ldr	r3, [sp, #36]	; 0x24
   34e80:	orr.w	r3, r3, #1
   34e84:	str	r3, [sp, #36]	; 0x24
   34e86:	b.n	3498c <error@@Base+0x5488>
   34e88:	add	r1, sp, #16
   34e8a:	mov	r0, r4
   34e8c:	bl	23d00 <__read_chk@plt+0x1d29c>
   34e90:	cmp	r0, #0
   34e92:	bne.w	35796 <error@@Base+0x6292>
   34e96:	ldr	r3, [sp, #16]
   34e98:	cmp	r3, #0
   34e9a:	beq.w	35164 <error@@Base+0x5c60>
   34e9e:	ldr	r3, [sp, #24]
   34ea0:	orr.w	r3, r3, #16384	; 0x4000
   34ea4:	str	r3, [sp, #24]
   34ea6:	b.n	3498c <error@@Base+0x5488>
   34ea8:	add	r1, sp, #16
   34eaa:	mov	r0, r4
   34eac:	bl	23d00 <__read_chk@plt+0x1d29c>
   34eb0:	cmp	r0, #0
   34eb2:	bne.w	35780 <error@@Base+0x627c>
   34eb6:	ldr	r3, [sp, #16]
   34eb8:	strb.w	r3, [sp, #55]	; 0x37
   34ebc:	b.n	3498c <error@@Base+0x5488>
   34ebe:	add	r1, sp, #16
   34ec0:	mov	r0, r4
   34ec2:	bl	23d00 <__read_chk@plt+0x1d29c>
   34ec6:	cmp	r0, #0
   34ec8:	bne.w	3576a <error@@Base+0x6266>
   34ecc:	ldr	r3, [sp, #16]
   34ece:	cmp	r3, #0
   34ed0:	beq.w	352ae <error@@Base+0x5daa>
   34ed4:	ldr	r3, [sp, #24]
   34ed6:	orr.w	r3, r3, #128	; 0x80
   34eda:	str	r3, [sp, #24]
   34edc:	b.n	3498c <error@@Base+0x5488>
   34ede:	add	r1, sp, #16
   34ee0:	mov	r0, r4
   34ee2:	bl	23d00 <__read_chk@plt+0x1d29c>
   34ee6:	cmp	r0, #0
   34ee8:	bne.w	35754 <error@@Base+0x6250>
   34eec:	ldr	r3, [sp, #16]
   34eee:	cmp	r3, #0
   34ef0:	beq.w	352f4 <error@@Base+0x5df0>
   34ef4:	ldr	r3, [sp, #24]
   34ef6:	orr.w	r3, r3, #64	; 0x40
   34efa:	str	r3, [sp, #24]
   34efc:	b.n	3498c <error@@Base+0x5488>
   34efe:	add	r1, sp, #16
   34f00:	mov	r0, r4
   34f02:	bl	23d00 <__read_chk@plt+0x1d29c>
   34f06:	cmp	r0, #0
   34f08:	bne.w	3573e <error@@Base+0x623a>
   34f0c:	ldr	r3, [sp, #16]
   34f0e:	cmp	r3, #0
   34f10:	beq.w	35178 <error@@Base+0x5c74>
   34f14:	ldr	r3, [sp, #24]
   34f16:	orr.w	r3, r3, #32
   34f1a:	str	r3, [sp, #24]
   34f1c:	b.n	3498c <error@@Base+0x5488>
   34f1e:	add	r1, sp, #16
   34f20:	mov	r0, r4
   34f22:	bl	23d00 <__read_chk@plt+0x1d29c>
   34f26:	cmp	r0, #0
   34f28:	bne.w	355da <error@@Base+0x60d6>
   34f2c:	ldr	r3, [sp, #16]
   34f2e:	strb.w	r3, [sp, #44]	; 0x2c
   34f32:	b.n	3498c <error@@Base+0x5488>
   34f34:	add	r1, sp, #16
   34f36:	mov	r0, r4
   34f38:	bl	23d00 <__read_chk@plt+0x1d29c>
   34f3c:	cmp	r0, #0
   34f3e:	bne.w	355c4 <error@@Base+0x60c0>
   34f42:	ldr	r3, [sp, #16]
   34f44:	cmp	r3, #0
   34f46:	beq.w	352ba <error@@Base+0x5db6>
   34f4a:	ldr	r3, [sp, #36]	; 0x24
   34f4c:	orr.w	r3, r3, #4
   34f50:	str	r3, [sp, #36]	; 0x24
   34f52:	b.n	3498c <error@@Base+0x5488>
   34f54:	add	r1, sp, #16
   34f56:	mov	r0, r4
   34f58:	bl	23d00 <__read_chk@plt+0x1d29c>
   34f5c:	cmp	r0, #0
   34f5e:	bne.w	355ae <error@@Base+0x60aa>
   34f62:	ldr	r3, [sp, #16]
   34f64:	cmp	r3, #0
   34f66:	beq.w	351be <error@@Base+0x5cba>
   34f6a:	ldr	r3, [sp, #36]	; 0x24
   34f6c:	orr.w	r3, r3, #2
   34f70:	str	r3, [sp, #36]	; 0x24
   34f72:	b.n	3498c <error@@Base+0x5488>
   34f74:	add	r1, sp, #16
   34f76:	mov	r0, r4
   34f78:	bl	23d00 <__read_chk@plt+0x1d29c>
   34f7c:	cmp	r0, #0
   34f7e:	bne.w	35598 <error@@Base+0x6094>
   34f82:	ldr	r3, [sp, #16]
   34f84:	strb.w	r3, [sp, #54]	; 0x36
   34f88:	b.n	3498c <error@@Base+0x5488>
   34f8a:	add	r1, sp, #16
   34f8c:	mov	r0, r4
   34f8e:	bl	23d00 <__read_chk@plt+0x1d29c>
   34f92:	cmp	r0, #0
   34f94:	bne.w	35582 <error@@Base+0x607e>
   34f98:	ldr	r3, [sp, #16]
   34f9a:	cmp	r3, #0
   34f9c:	beq.w	352dc <error@@Base+0x5dd8>
   34fa0:	ldr	r3, [sp, #24]
   34fa2:	orr.w	r3, r3, #512	; 0x200
   34fa6:	str	r3, [sp, #24]
   34fa8:	b.n	3498c <error@@Base+0x5488>
   34faa:	add	r1, sp, #16
   34fac:	mov	r0, r4
   34fae:	bl	23d00 <__read_chk@plt+0x1d29c>
   34fb2:	cmp	r0, #0
   34fb4:	bne.w	3556c <error@@Base+0x6068>
   34fb8:	ldr	r3, [sp, #16]
   34fba:	cmp	r3, #0
   34fbc:	beq.w	352a2 <error@@Base+0x5d9e>
   34fc0:	ldr	r3, [sp, #24]
   34fc2:	orr.w	r3, r3, #256	; 0x100
   34fc6:	str	r3, [sp, #24]
   34fc8:	b.n	3498c <error@@Base+0x5488>
   34fca:	add	r1, sp, #16
   34fcc:	mov	r0, r4
   34fce:	bl	23d00 <__read_chk@plt+0x1d29c>
   34fd2:	cmp	r0, #0
   34fd4:	bne.w	35556 <error@@Base+0x6052>
   34fd8:	ldr	r3, [sp, #16]
   34fda:	cmp	r3, #0
   34fdc:	beq.w	35300 <error@@Base+0x5dfc>
   34fe0:	ldr	r3, [sp, #24]
   34fe2:	orr.w	r3, r3, #1024	; 0x400
   34fe6:	str	r3, [sp, #24]
   34fe8:	b.n	3498c <error@@Base+0x5488>
   34fea:	add	r1, sp, #16
   34fec:	mov	r0, r4
   34fee:	bl	23d00 <__read_chk@plt+0x1d29c>
   34ff2:	cmp	r0, #0
   34ff4:	bne.w	35540 <error@@Base+0x603c>
   34ff8:	ldr	r3, [sp, #16]
   34ffa:	cmp	r3, #0
   34ffc:	beq.w	3519a <error@@Base+0x5c96>
   35000:	ldr	r3, [sp, #24]
   35002:	orr.w	r3, r3, #16
   35006:	str	r3, [sp, #24]
   35008:	b.n	3498c <error@@Base+0x5488>
   3500a:	add	r1, sp, #16
   3500c:	mov	r0, r4
   3500e:	bl	23d00 <__read_chk@plt+0x1d29c>
   35012:	cmp	r0, #0
   35014:	bne.w	3552a <error@@Base+0x6026>
   35018:	ldr	r3, [sp, #16]
   3501a:	strb.w	r3, [sp, #52]	; 0x34
   3501e:	b.n	3498c <error@@Base+0x5488>
   35020:	add	r1, sp, #16
   35022:	mov	r0, r4
   35024:	bl	23d00 <__read_chk@plt+0x1d29c>
   35028:	cmp	r0, #0
   3502a:	bne.w	35514 <error@@Base+0x6010>
   3502e:	ldr	r3, [sp, #16]
   35030:	cmp	r3, #0
   35032:	beq.w	352e8 <error@@Base+0x5de4>
   35036:	ldr	r3, [sp, #24]
   35038:	orr.w	r3, r3, #8192	; 0x2000
   3503c:	str	r3, [sp, #24]
   3503e:	b.n	3498c <error@@Base+0x5488>
   35040:	add	r1, sp, #16
   35042:	mov	r0, r4
   35044:	bl	23d00 <__read_chk@plt+0x1d29c>
   35048:	cmp	r0, #0
   3504a:	bne.w	35456 <error@@Base+0x5f52>
   3504e:	ldr	r3, [sp, #16]
   35050:	cmp	r3, #0
   35052:	beq.w	3516e <error@@Base+0x5c6a>
   35056:	ldr	r3, [sp, #24]
   35058:	orr.w	r3, r3, #4096	; 0x1000
   3505c:	str	r3, [sp, #24]
   3505e:	b.n	3498c <error@@Base+0x5488>
   35060:	add	r1, sp, #16
   35062:	mov	r0, r4
   35064:	bl	23d00 <__read_chk@plt+0x1d29c>
   35068:	cmp	r0, #0
   3506a:	bne.w	35440 <error@@Base+0x5f3c>
   3506e:	ldr	r3, [sp, #16]
   35070:	strb.w	r3, [sp, #51]	; 0x33
   35074:	b.n	3498c <error@@Base+0x5488>
   35076:	add	r1, sp, #16
   35078:	mov	r0, r4
   3507a:	bl	23d00 <__read_chk@plt+0x1d29c>
   3507e:	cmp	r0, #0
   35080:	bne.w	3542a <error@@Base+0x5f26>
   35084:	ldr	r3, [sp, #16]
   35086:	cmp	r3, #0
   35088:	beq.n	35182 <error@@Base+0x5c7e>
   3508a:	ldr	r3, [sp, #36]	; 0x24
   3508c:	orr.w	r3, r3, #8
   35090:	str	r3, [sp, #36]	; 0x24
   35092:	b.n	3498c <error@@Base+0x5488>
   35094:	add	r1, sp, #16
   35096:	mov	r0, r4
   35098:	bl	23d00 <__read_chk@plt+0x1d29c>
   3509c:	cmp	r0, #0
   3509e:	bne.w	35414 <error@@Base+0x5f10>
   350a2:	ldr	r3, [sp, #16]
   350a4:	strb.w	r3, [sp, #42]	; 0x2a
   350a8:	b.n	3498c <error@@Base+0x5488>
   350aa:	add	r1, sp, #16
   350ac:	mov	r0, r4
   350ae:	bl	23d00 <__read_chk@plt+0x1d29c>
   350b2:	cmp	r0, #0
   350b4:	bne.w	353fe <error@@Base+0x5efa>
   350b8:	ldr	r3, [sp, #16]
   350ba:	cmp	r3, #0
   350bc:	beq.w	351ca <error@@Base+0x5cc6>
   350c0:	ldr	r3, [sp, #24]
   350c2:	orr.w	r3, r3, #4
   350c6:	str	r3, [sp, #24]
   350c8:	b.n	3498c <error@@Base+0x5488>
   350ca:	add	r1, sp, #16
   350cc:	mov	r0, r4
   350ce:	bl	23d00 <__read_chk@plt+0x1d29c>
   350d2:	cmp	r0, #0
   350d4:	bne.w	353e8 <error@@Base+0x5ee4>
   350d8:	ldr	r3, [sp, #16]
   350da:	strb.w	r3, [sp, #56]	; 0x38
   350de:	b.n	3498c <error@@Base+0x5488>
   350e0:	add	r1, sp, #16
   350e2:	mov	r0, r4
   350e4:	bl	23d00 <__read_chk@plt+0x1d29c>
   350e8:	cmp	r0, #0
   350ea:	bne.w	35678 <error@@Base+0x6174>
   350ee:	ldr	r3, [sp, #16]
   350f0:	strb.w	r3, [sp, #57]	; 0x39
   350f4:	b.n	3498c <error@@Base+0x5488>
   350f6:	add	r1, sp, #16
   350f8:	mov	r0, r4
   350fa:	bl	23d00 <__read_chk@plt+0x1d29c>
   350fe:	cmp	r0, #0
   35100:	bne.w	35662 <error@@Base+0x615e>
   35104:	ldr	r3, [sp, #16]
   35106:	strb.w	r3, [sp, #45]	; 0x2d
   3510a:	b.n	3498c <error@@Base+0x5488>
   3510c:	add	r1, sp, #16
   3510e:	mov	r0, r4
   35110:	bl	23d00 <__read_chk@plt+0x1d29c>
   35114:	cmp	r0, #0
   35116:	bne.w	3564c <error@@Base+0x6148>
   3511a:	ldr	r3, [sp, #16]
   3511c:	strb.w	r3, [sp, #43]	; 0x2b
   35120:	b.n	3498c <error@@Base+0x5488>
   35122:	add	r1, sp, #16
   35124:	mov	r0, r4
   35126:	bl	23d00 <__read_chk@plt+0x1d29c>
   3512a:	cmp	r0, #0
   3512c:	bne.w	35636 <error@@Base+0x6132>
   35130:	ldr	r3, [sp, #16]
   35132:	strb.w	r3, [sp, #41]	; 0x29
   35136:	b.n	3498c <error@@Base+0x5488>
   35138:	add	r1, sp, #16
   3513a:	mov	r0, r4
   3513c:	bl	23d00 <__read_chk@plt+0x1d29c>
   35140:	cmp	r0, #0
   35142:	bne.w	35620 <error@@Base+0x611c>
   35146:	ldr	r3, [sp, #16]
   35148:	strb.w	r3, [sp, #53]	; 0x35
   3514c:	b.n	3498c <error@@Base+0x5488>
   3514e:	add	r1, sp, #16
   35150:	mov	r0, r4
   35152:	bl	23d00 <__read_chk@plt+0x1d29c>
   35156:	cmp	r0, #0
   35158:	bne.w	3560a <error@@Base+0x6106>
   3515c:	ldr	r3, [sp, #16]
   3515e:	strb.w	r3, [sp, #50]	; 0x32
   35162:	b.n	3498c <error@@Base+0x5488>
   35164:	ldr	r3, [sp, #24]
   35166:	bic.w	r3, r3, #16384	; 0x4000
   3516a:	str	r3, [sp, #24]
   3516c:	b.n	3498c <error@@Base+0x5488>
   3516e:	ldr	r3, [sp, #24]
   35170:	bic.w	r3, r3, #4096	; 0x1000
   35174:	str	r3, [sp, #24]
   35176:	b.n	3498c <error@@Base+0x5488>
   35178:	ldr	r3, [sp, #24]
   3517a:	bic.w	r3, r3, #32
   3517e:	str	r3, [sp, #24]
   35180:	b.n	3498c <error@@Base+0x5488>
   35182:	ldr	r3, [sp, #36]	; 0x24
   35184:	bic.w	r3, r3, #8
   35188:	str	r3, [sp, #36]	; 0x24
   3518a:	b.w	3498c <error@@Base+0x5488>
   3518e:	ldr	r3, [sp, #24]
   35190:	bic.w	r3, r3, #2048	; 0x800
   35194:	str	r3, [sp, #24]
   35196:	b.w	3498c <error@@Base+0x5488>
   3519a:	ldr	r3, [sp, #24]
   3519c:	bic.w	r3, r3, #16
   351a0:	str	r3, [sp, #24]
   351a2:	b.w	3498c <error@@Base+0x5488>
   351a6:	ldr	r3, [sp, #36]	; 0x24
   351a8:	bic.w	r3, r3, #32
   351ac:	str	r3, [sp, #36]	; 0x24
   351ae:	b.w	3498c <error@@Base+0x5488>
   351b2:	ldr	r3, [sp, #36]	; 0x24
   351b4:	bic.w	r3, r3, #16
   351b8:	str	r3, [sp, #36]	; 0x24
   351ba:	b.w	3498c <error@@Base+0x5488>
   351be:	ldr	r3, [sp, #36]	; 0x24
   351c0:	bic.w	r3, r3, #2
   351c4:	str	r3, [sp, #36]	; 0x24
   351c6:	b.w	3498c <error@@Base+0x5488>
   351ca:	ldr	r3, [sp, #24]
   351cc:	bic.w	r3, r3, #4
   351d0:	str	r3, [sp, #24]
   351d2:	b.w	3498c <error@@Base+0x5488>
   351d6:	ldr	r3, [sp, #32]
   351d8:	bic.w	r3, r3, #256	; 0x100
   351dc:	str	r3, [sp, #32]
   351de:	b.w	3498c <error@@Base+0x5488>
   351e2:	ldr	r3, [sp, #36]	; 0x24
   351e4:	bic.w	r3, r3, #64	; 0x40
   351e8:	str	r3, [sp, #36]	; 0x24
   351ea:	b.w	3498c <error@@Base+0x5488>
   351ee:	ldr	r3, [sp, #36]	; 0x24
   351f0:	bic.w	r3, r3, #256	; 0x100
   351f4:	str	r3, [sp, #36]	; 0x24
   351f6:	b.w	3498c <error@@Base+0x5488>
   351fa:	ldr	r3, [sp, #36]	; 0x24
   351fc:	bic.w	r3, r3, #128	; 0x80
   35200:	str	r3, [sp, #36]	; 0x24
   35202:	b.w	3498c <error@@Base+0x5488>
   35206:	ldr	r3, [sp, #36]	; 0x24
   35208:	bic.w	r3, r3, #16384	; 0x4000
   3520c:	str	r3, [sp, #36]	; 0x24
   3520e:	b.w	3498c <error@@Base+0x5488>
   35212:	ldr	r3, [sp, #36]	; 0x24
   35214:	bic.w	r3, r3, #2048	; 0x800
   35218:	str	r3, [sp, #36]	; 0x24
   3521a:	b.w	3498c <error@@Base+0x5488>
   3521e:	ldr	r3, [sp, #36]	; 0x24
   35220:	bic.w	r3, r3, #512	; 0x200
   35224:	str	r3, [sp, #36]	; 0x24
   35226:	b.w	3498c <error@@Base+0x5488>
   3522a:	ldr	r3, [sp, #36]	; 0x24
   3522c:	bic.w	r3, r3, #32768	; 0x8000
   35230:	str	r3, [sp, #36]	; 0x24
   35232:	b.w	3498c <error@@Base+0x5488>
   35236:	ldr	r3, [sp, #32]
   35238:	bic.w	r3, r3, #48	; 0x30
   3523c:	str	r3, [sp, #32]
   3523e:	b.w	3498c <error@@Base+0x5488>
   35242:	ldr	r3, [sp, #32]
   35244:	bic.w	r3, r3, #32
   35248:	str	r3, [sp, #32]
   3524a:	b.w	3498c <error@@Base+0x5488>
   3524e:	ldr	r3, [sp, #28]
   35250:	bic.w	r3, r3, #32
   35254:	str	r3, [sp, #28]
   35256:	b.w	3498c <error@@Base+0x5488>
   3525a:	ldr	r3, [sp, #28]
   3525c:	bic.w	r3, r3, #16
   35260:	str	r3, [sp, #28]
   35262:	b.w	3498c <error@@Base+0x5488>
   35266:	ldr	r3, [sp, #28]
   35268:	bic.w	r3, r3, #8
   3526c:	str	r3, [sp, #28]
   3526e:	b.w	3498c <error@@Base+0x5488>
   35272:	ldr	r3, [sp, #28]
   35274:	bic.w	r3, r3, #4
   35278:	str	r3, [sp, #28]
   3527a:	b.w	3498c <error@@Base+0x5488>
   3527e:	ldr	r3, [sp, #28]
   35280:	bic.w	r3, r3, #2
   35284:	str	r3, [sp, #28]
   35286:	b.w	3498c <error@@Base+0x5488>
   3528a:	ldr	r3, [sp, #28]
   3528c:	bic.w	r3, r3, #1
   35290:	str	r3, [sp, #28]
   35292:	b.w	3498c <error@@Base+0x5488>
   35296:	ldr	r3, [sp, #24]
   35298:	bic.w	r3, r3, #8
   3529c:	str	r3, [sp, #24]
   3529e:	b.w	3498c <error@@Base+0x5488>
   352a2:	ldr	r3, [sp, #24]
   352a4:	bic.w	r3, r3, #256	; 0x100
   352a8:	str	r3, [sp, #24]
   352aa:	b.w	3498c <error@@Base+0x5488>
   352ae:	ldr	r3, [sp, #24]
   352b0:	bic.w	r3, r3, #128	; 0x80
   352b4:	str	r3, [sp, #24]
   352b6:	b.w	3498c <error@@Base+0x5488>
   352ba:	ldr	r3, [sp, #36]	; 0x24
   352bc:	bic.w	r3, r3, #4
   352c0:	str	r3, [sp, #36]	; 0x24
   352c2:	b.w	3498c <error@@Base+0x5488>
   352c6:	bic.w	r3, r3, #512	; 0x200
   352ca:	str	r3, [sp, #32]
   352cc:	b.w	3498c <error@@Base+0x5488>
   352d0:	ldr	r3, [sp, #36]	; 0x24
   352d2:	bic.w	r3, r3, #1
   352d6:	str	r3, [sp, #36]	; 0x24
   352d8:	b.w	3498c <error@@Base+0x5488>
   352dc:	ldr	r3, [sp, #24]
   352de:	bic.w	r3, r3, #512	; 0x200
   352e2:	str	r3, [sp, #24]
   352e4:	b.w	3498c <error@@Base+0x5488>
   352e8:	ldr	r3, [sp, #24]
   352ea:	bic.w	r3, r3, #8192	; 0x2000
   352ee:	str	r3, [sp, #24]
   352f0:	b.w	3498c <error@@Base+0x5488>
   352f4:	ldr	r3, [sp, #24]
   352f6:	bic.w	r3, r3, #64	; 0x40
   352fa:	str	r3, [sp, #24]
   352fc:	b.w	3498c <error@@Base+0x5488>
   35300:	ldr	r3, [sp, #24]
   35302:	bic.w	r3, r3, #1024	; 0x400
   35306:	str	r3, [sp, #24]
   35308:	b.w	3498c <error@@Base+0x5488>
   3530c:	ldr	r1, [pc, #392]	; (35498 <error@@Base+0x5f94>)
   3530e:	ldr	r0, [pc, #396]	; (3549c <error@@Base+0x5f98>)
   35310:	add	r1, pc
   35312:	add	r0, pc
   35314:	adds	r1, #20
   35316:	bl	2f504 <error@@Base>
   3531a:	b.w	3493a <error@@Base+0x5436>
   3531e:	blx	676c <__errno_location@plt>
   35322:	mov	r5, r8
   35324:	ldr	r0, [r0, #0]
   35326:	blx	5ad8 <strerror@plt+0x4>
   3532a:	mov	r1, r0
   3532c:	ldr	r0, [pc, #368]	; (354a0 <error@@Base+0x5f9c>)
   3532e:	add	r0, pc
   35330:	bl	2f590 <error@@Base+0x8c>
   35334:	b.w	3497a <error@@Base+0x5476>
   35338:	ldr	r3, [pc, #360]	; (354a4 <error@@Base+0x5fa0>)
   3533a:	mov	r2, r1
   3533c:	ldr	r0, [pc, #360]	; (354a8 <error@@Base+0x5fa4>)
   3533e:	add	r3, pc
   35340:	add	r0, pc
   35342:	add.w	r1, r3, #20
   35346:	bl	2f590 <error@@Base+0x8c>
   3534a:	b.w	3493a <error@@Base+0x5436>
   3534e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35352:	ldr	r3, [pc, #344]	; (354ac <error@@Base+0x5fa8>)
   35354:	add	r3, pc
   35356:	add.w	r1, r3, #20
   3535a:	mov	r2, r0
   3535c:	ldr	r0, [pc, #336]	; (354b0 <error@@Base+0x5fac>)
   3535e:	add	r0, pc
   35360:	bl	2dd68 <__read_chk@plt+0x27304>
   35364:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35368:	ldr	r3, [pc, #328]	; (354b4 <error@@Base+0x5fb0>)
   3536a:	add	r3, pc
   3536c:	add.w	r1, r3, #20
   35370:	mov	r2, r0
   35372:	ldr	r0, [pc, #324]	; (354b8 <error@@Base+0x5fb4>)
   35374:	add	r0, pc
   35376:	bl	2dd68 <__read_chk@plt+0x27304>
   3537a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3537e:	ldr	r3, [pc, #316]	; (354bc <error@@Base+0x5fb8>)
   35380:	add	r3, pc
   35382:	add.w	r1, r3, #20
   35386:	mov	r2, r0
   35388:	ldr	r0, [pc, #308]	; (354c0 <error@@Base+0x5fbc>)
   3538a:	add	r0, pc
   3538c:	bl	2dd68 <__read_chk@plt+0x27304>
   35390:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35394:	ldr	r3, [pc, #300]	; (354c4 <error@@Base+0x5fc0>)
   35396:	add	r3, pc
   35398:	add.w	r1, r3, #20
   3539c:	mov	r2, r0
   3539e:	ldr	r0, [pc, #296]	; (354c8 <error@@Base+0x5fc4>)
   353a0:	add	r0, pc
   353a2:	bl	2dd68 <__read_chk@plt+0x27304>
   353a6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   353aa:	ldr	r3, [pc, #288]	; (354cc <error@@Base+0x5fc8>)
   353ac:	add	r3, pc
   353ae:	add.w	r1, r3, #20
   353b2:	mov	r2, r0
   353b4:	ldr	r0, [pc, #280]	; (354d0 <error@@Base+0x5fcc>)
   353b6:	add	r0, pc
   353b8:	bl	2dd68 <__read_chk@plt+0x27304>
   353bc:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   353c0:	ldr	r3, [pc, #272]	; (354d4 <error@@Base+0x5fd0>)
   353c2:	add	r3, pc
   353c4:	add.w	r1, r3, #20
   353c8:	mov	r2, r0
   353ca:	ldr	r0, [pc, #268]	; (354d8 <error@@Base+0x5fd4>)
   353cc:	add	r0, pc
   353ce:	bl	2dd68 <__read_chk@plt+0x27304>
   353d2:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   353d6:	ldr	r3, [pc, #260]	; (354dc <error@@Base+0x5fd8>)
   353d8:	add	r3, pc
   353da:	add.w	r1, r3, #20
   353de:	mov	r2, r0
   353e0:	ldr	r0, [pc, #252]	; (354e0 <error@@Base+0x5fdc>)
   353e2:	add	r0, pc
   353e4:	bl	2dd68 <__read_chk@plt+0x27304>
   353e8:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   353ec:	ldr	r3, [pc, #244]	; (354e4 <error@@Base+0x5fe0>)
   353ee:	add	r3, pc
   353f0:	add.w	r1, r3, #20
   353f4:	mov	r2, r0
   353f6:	ldr	r0, [pc, #240]	; (354e8 <error@@Base+0x5fe4>)
   353f8:	add	r0, pc
   353fa:	bl	2dd68 <__read_chk@plt+0x27304>
   353fe:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35402:	ldr	r3, [pc, #232]	; (354ec <error@@Base+0x5fe8>)
   35404:	add	r3, pc
   35406:	add.w	r1, r3, #20
   3540a:	mov	r2, r0
   3540c:	ldr	r0, [pc, #224]	; (354f0 <error@@Base+0x5fec>)
   3540e:	add	r0, pc
   35410:	bl	2dd68 <__read_chk@plt+0x27304>
   35414:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35418:	ldr	r3, [pc, #216]	; (354f4 <error@@Base+0x5ff0>)
   3541a:	add	r3, pc
   3541c:	add.w	r1, r3, #20
   35420:	mov	r2, r0
   35422:	ldr	r0, [pc, #212]	; (354f8 <error@@Base+0x5ff4>)
   35424:	add	r0, pc
   35426:	bl	2dd68 <__read_chk@plt+0x27304>
   3542a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3542e:	ldr	r3, [pc, #204]	; (354fc <error@@Base+0x5ff8>)
   35430:	add	r3, pc
   35432:	add.w	r1, r3, #20
   35436:	mov	r2, r0
   35438:	ldr	r0, [pc, #196]	; (35500 <error@@Base+0x5ffc>)
   3543a:	add	r0, pc
   3543c:	bl	2dd68 <__read_chk@plt+0x27304>
   35440:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35444:	ldr	r3, [pc, #188]	; (35504 <error@@Base+0x6000>)
   35446:	add	r3, pc
   35448:	add.w	r1, r3, #20
   3544c:	mov	r2, r0
   3544e:	ldr	r0, [pc, #184]	; (35508 <error@@Base+0x6004>)
   35450:	add	r0, pc
   35452:	bl	2dd68 <__read_chk@plt+0x27304>
   35456:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3545a:	ldr	r3, [pc, #176]	; (3550c <error@@Base+0x6008>)
   3545c:	add	r3, pc
   3545e:	add.w	r1, r3, #20
   35462:	mov	r2, r0
   35464:	ldr	r0, [pc, #168]	; (35510 <error@@Base+0x600c>)
   35466:	add	r0, pc
   35468:	bl	2dd68 <__read_chk@plt+0x27304>
   3546c:	lsrs	r2, r4, #29
   3546e:	movs	r6, r0
   35470:	lsls	r4, r3, #25
   35472:	movs	r0, r0
   35474:	lsrs	r6, r7, #28
   35476:	movs	r6, r0
   35478:	b.n	34d88 <error@@Base+0x5884>
   3547a:	movs	r2, r0
   3547c:	b.n	34d50 <error@@Base+0x584c>
   3547e:	movs	r2, r0
   35480:	b.n	34d18 <error@@Base+0x5814>
   35482:	movs	r2, r0
   35484:	b.n	35c1c <error@@Base+0x6718>
   35486:	movs	r2, r0
   35488:	b.n	35b7c <error@@Base+0x6678>
   3548a:	movs	r2, r0
   3548c:	b.n	35b4c <error@@Base+0x6648>
   3548e:	movs	r2, r0
   35490:	b.n	35b34 <error@@Base+0x6630>
   35492:	movs	r2, r0
   35494:	ldr	r4, [r6, #36]	; 0x24
   35496:	movs	r2, r0
   35498:	blt.n	35594 <error@@Base+0x6090>
   3549a:	movs	r2, r0
   3549c:	bge.n	353f4 <error@@Base+0x5ef0>
   3549e:	movs	r2, r0
   354a0:	bge.n	35568 <error@@Base+0x6064>
   354a2:	movs	r2, r0
   354a4:	blt.n	35544 <error@@Base+0x6040>
   354a6:	movs	r2, r0
   354a8:	blt.n	354d4 <error@@Base+0x5fd0>
   354aa:	movs	r2, r0
   354ac:	blt.n	35520 <error@@Base+0x601c>
   354ae:	movs	r2, r0
   354b0:	str	r6, [r3, #36]	; 0x24
   354b2:	movs	r2, r0
   354b4:	blt.n	354fc <error@@Base+0x5ff8>
   354b6:	movs	r2, r0
   354b8:	str	r0, [r1, #36]	; 0x24
   354ba:	movs	r2, r0
   354bc:	blt.n	354d8 <error@@Base+0x5fd4>
   354be:	movs	r2, r0
   354c0:	str	r2, [r6, #32]
   354c2:	movs	r2, r0
   354c4:	bge.n	354b4 <error@@Base+0x5fb0>
   354c6:	movs	r2, r0
   354c8:	str	r4, [r3, #32]
   354ca:	movs	r2, r0
   354cc:	bge.n	35490 <error@@Base+0x5f8c>
   354ce:	movs	r2, r0
   354d0:	str	r6, [r0, #32]
   354d2:	movs	r2, r0
   354d4:	bge.n	3546c <error@@Base+0x5f68>
   354d6:	movs	r2, r0
   354d8:	str	r0, [r6, #28]
   354da:	movs	r2, r0
   354dc:	bge.n	35448 <error@@Base+0x5f44>
   354de:	movs	r2, r0
   354e0:	str	r2, [r3, #28]
   354e2:	movs	r2, r0
   354e4:	bge.n	35424 <error@@Base+0x5f20>
   354e6:	movs	r2, r0
   354e8:	str	r4, [r0, #28]
   354ea:	movs	r2, r0
   354ec:	bge.n	35400 <error@@Base+0x5efc>
   354ee:	movs	r2, r0
   354f0:	str	r6, [r5, #24]
   354f2:	movs	r2, r0
   354f4:	bge.n	355dc <error@@Base+0x60d8>
   354f6:	movs	r2, r0
   354f8:	str	r0, [r3, #24]
   354fa:	movs	r2, r0
   354fc:	bge.n	355b8 <error@@Base+0x60b4>
   354fe:	movs	r2, r0
   35500:	str	r2, [r0, #24]
   35502:	movs	r2, r0
   35504:	bge.n	35594 <error@@Base+0x6090>
   35506:	movs	r2, r0
   35508:	str	r4, [r5, #20]
   3550a:	movs	r2, r0
   3550c:	bge.n	35570 <error@@Base+0x606c>
   3550e:	movs	r2, r0
   35510:	str	r6, [r2, #20]
   35512:	movs	r2, r0
   35514:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35518:	ldr	r3, [pc, #900]	; (358a0 <error@@Base+0x639c>)
   3551a:	add	r3, pc
   3551c:	add.w	r1, r3, #20
   35520:	mov	r2, r0
   35522:	ldr	r0, [pc, #896]	; (358a4 <error@@Base+0x63a0>)
   35524:	add	r0, pc
   35526:	bl	2dd68 <__read_chk@plt+0x27304>
   3552a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3552e:	ldr	r3, [pc, #888]	; (358a8 <error@@Base+0x63a4>)
   35530:	add	r3, pc
   35532:	add.w	r1, r3, #20
   35536:	mov	r2, r0
   35538:	ldr	r0, [pc, #880]	; (358ac <error@@Base+0x63a8>)
   3553a:	add	r0, pc
   3553c:	bl	2dd68 <__read_chk@plt+0x27304>
   35540:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35544:	ldr	r3, [pc, #872]	; (358b0 <error@@Base+0x63ac>)
   35546:	add	r3, pc
   35548:	add.w	r1, r3, #20
   3554c:	mov	r2, r0
   3554e:	ldr	r0, [pc, #868]	; (358b4 <error@@Base+0x63b0>)
   35550:	add	r0, pc
   35552:	bl	2dd68 <__read_chk@plt+0x27304>
   35556:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3555a:	ldr	r3, [pc, #860]	; (358b8 <error@@Base+0x63b4>)
   3555c:	add	r3, pc
   3555e:	add.w	r1, r3, #20
   35562:	mov	r2, r0
   35564:	ldr	r0, [pc, #852]	; (358bc <error@@Base+0x63b8>)
   35566:	add	r0, pc
   35568:	bl	2dd68 <__read_chk@plt+0x27304>
   3556c:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35570:	ldr	r3, [pc, #844]	; (358c0 <error@@Base+0x63bc>)
   35572:	add	r3, pc
   35574:	add.w	r1, r3, #20
   35578:	mov	r2, r0
   3557a:	ldr	r0, [pc, #840]	; (358c4 <error@@Base+0x63c0>)
   3557c:	add	r0, pc
   3557e:	bl	2dd68 <__read_chk@plt+0x27304>
   35582:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35586:	ldr	r3, [pc, #832]	; (358c8 <error@@Base+0x63c4>)
   35588:	add	r3, pc
   3558a:	add.w	r1, r3, #20
   3558e:	mov	r2, r0
   35590:	ldr	r0, [pc, #824]	; (358cc <error@@Base+0x63c8>)
   35592:	add	r0, pc
   35594:	bl	2dd68 <__read_chk@plt+0x27304>
   35598:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3559c:	ldr	r3, [pc, #816]	; (358d0 <error@@Base+0x63cc>)
   3559e:	add	r3, pc
   355a0:	add.w	r1, r3, #20
   355a4:	mov	r2, r0
   355a6:	ldr	r0, [pc, #812]	; (358d4 <error@@Base+0x63d0>)
   355a8:	add	r0, pc
   355aa:	bl	2dd68 <__read_chk@plt+0x27304>
   355ae:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   355b2:	ldr	r3, [pc, #804]	; (358d8 <error@@Base+0x63d4>)
   355b4:	add	r3, pc
   355b6:	add.w	r1, r3, #20
   355ba:	mov	r2, r0
   355bc:	ldr	r0, [pc, #796]	; (358dc <error@@Base+0x63d8>)
   355be:	add	r0, pc
   355c0:	bl	2dd68 <__read_chk@plt+0x27304>
   355c4:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   355c8:	ldr	r3, [pc, #788]	; (358e0 <error@@Base+0x63dc>)
   355ca:	add	r3, pc
   355cc:	add.w	r1, r3, #20
   355d0:	mov	r2, r0
   355d2:	ldr	r0, [pc, #784]	; (358e4 <error@@Base+0x63e0>)
   355d4:	add	r0, pc
   355d6:	bl	2dd68 <__read_chk@plt+0x27304>
   355da:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   355de:	ldr	r3, [pc, #776]	; (358e8 <error@@Base+0x63e4>)
   355e0:	add	r3, pc
   355e2:	add.w	r1, r3, #20
   355e6:	mov	r2, r0
   355e8:	ldr	r0, [pc, #768]	; (358ec <error@@Base+0x63e8>)
   355ea:	add	r0, pc
   355ec:	bl	2dd68 <__read_chk@plt+0x27304>
   355f0:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   355f4:	ldr	r3, [pc, #760]	; (358f0 <error@@Base+0x63ec>)
   355f6:	add	r3, pc
   355f8:	add.w	r1, r3, #20
   355fc:	mov	r2, r0
   355fe:	ldr	r0, [pc, #756]	; (358f4 <error@@Base+0x63f0>)
   35600:	add	r0, pc
   35602:	bl	2dd68 <__read_chk@plt+0x27304>
   35606:	blx	620c <__stack_chk_fail@plt>
   3560a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3560e:	ldr	r3, [pc, #744]	; (358f8 <error@@Base+0x63f4>)
   35610:	add	r3, pc
   35612:	add.w	r1, r3, #20
   35616:	mov	r2, r0
   35618:	ldr	r0, [pc, #736]	; (358fc <error@@Base+0x63f8>)
   3561a:	add	r0, pc
   3561c:	bl	2dd68 <__read_chk@plt+0x27304>
   35620:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35624:	ldr	r3, [pc, #728]	; (35900 <error@@Base+0x63fc>)
   35626:	add	r3, pc
   35628:	add.w	r1, r3, #20
   3562c:	mov	r2, r0
   3562e:	ldr	r0, [pc, #724]	; (35904 <error@@Base+0x6400>)
   35630:	add	r0, pc
   35632:	bl	2dd68 <__read_chk@plt+0x27304>
   35636:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3563a:	ldr	r3, [pc, #716]	; (35908 <error@@Base+0x6404>)
   3563c:	add	r3, pc
   3563e:	add.w	r1, r3, #20
   35642:	mov	r2, r0
   35644:	ldr	r0, [pc, #708]	; (3590c <error@@Base+0x6408>)
   35646:	add	r0, pc
   35648:	bl	2dd68 <__read_chk@plt+0x27304>
   3564c:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35650:	ldr	r3, [pc, #700]	; (35910 <error@@Base+0x640c>)
   35652:	add	r3, pc
   35654:	add.w	r1, r3, #20
   35658:	mov	r2, r0
   3565a:	ldr	r0, [pc, #696]	; (35914 <error@@Base+0x6410>)
   3565c:	add	r0, pc
   3565e:	bl	2dd68 <__read_chk@plt+0x27304>
   35662:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35666:	ldr	r3, [pc, #688]	; (35918 <error@@Base+0x6414>)
   35668:	add	r3, pc
   3566a:	add.w	r1, r3, #20
   3566e:	mov	r2, r0
   35670:	ldr	r0, [pc, #680]	; (3591c <error@@Base+0x6418>)
   35672:	add	r0, pc
   35674:	bl	2dd68 <__read_chk@plt+0x27304>
   35678:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3567c:	ldr	r3, [pc, #672]	; (35920 <error@@Base+0x641c>)
   3567e:	add	r3, pc
   35680:	add.w	r1, r3, #20
   35684:	mov	r2, r0
   35686:	ldr	r0, [pc, #668]	; (35924 <error@@Base+0x6420>)
   35688:	add	r0, pc
   3568a:	bl	2dd68 <__read_chk@plt+0x27304>
   3568e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35692:	ldr	r3, [pc, #660]	; (35928 <error@@Base+0x6424>)
   35694:	add	r3, pc
   35696:	add.w	r1, r3, #20
   3569a:	mov	r2, r0
   3569c:	ldr	r0, [pc, #652]	; (3592c <error@@Base+0x6428>)
   3569e:	add	r0, pc
   356a0:	bl	2dd68 <__read_chk@plt+0x27304>
   356a4:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   356a8:	ldr	r3, [pc, #644]	; (35930 <error@@Base+0x642c>)
   356aa:	add	r3, pc
   356ac:	add.w	r1, r3, #20
   356b0:	mov	r2, r0
   356b2:	ldr	r0, [pc, #640]	; (35934 <error@@Base+0x6430>)
   356b4:	add	r0, pc
   356b6:	bl	2dd68 <__read_chk@plt+0x27304>
   356ba:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   356be:	ldr	r3, [pc, #632]	; (35938 <error@@Base+0x6434>)
   356c0:	add	r3, pc
   356c2:	add.w	r1, r3, #20
   356c6:	mov	r2, r0
   356c8:	ldr	r0, [pc, #624]	; (3593c <error@@Base+0x6438>)
   356ca:	add	r0, pc
   356cc:	bl	2dd68 <__read_chk@plt+0x27304>
   356d0:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   356d4:	ldr	r3, [pc, #616]	; (35940 <error@@Base+0x643c>)
   356d6:	add	r3, pc
   356d8:	add.w	r1, r3, #20
   356dc:	mov	r2, r0
   356de:	ldr	r0, [pc, #612]	; (35944 <error@@Base+0x6440>)
   356e0:	add	r0, pc
   356e2:	bl	2dd68 <__read_chk@plt+0x27304>
   356e6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   356ea:	ldr	r3, [pc, #604]	; (35948 <error@@Base+0x6444>)
   356ec:	add	r3, pc
   356ee:	add.w	r1, r3, #20
   356f2:	mov	r2, r0
   356f4:	ldr	r0, [pc, #596]	; (3594c <error@@Base+0x6448>)
   356f6:	add	r0, pc
   356f8:	bl	2dd68 <__read_chk@plt+0x27304>
   356fc:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35700:	ldr	r3, [pc, #588]	; (35950 <error@@Base+0x644c>)
   35702:	add	r3, pc
   35704:	add.w	r1, r3, #20
   35708:	mov	r2, r0
   3570a:	ldr	r0, [pc, #584]	; (35954 <error@@Base+0x6450>)
   3570c:	add	r0, pc
   3570e:	bl	2dd68 <__read_chk@plt+0x27304>
   35712:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35716:	ldr	r3, [pc, #576]	; (35958 <error@@Base+0x6454>)
   35718:	add	r3, pc
   3571a:	add.w	r1, r3, #20
   3571e:	mov	r2, r0
   35720:	ldr	r0, [pc, #568]	; (3595c <error@@Base+0x6458>)
   35722:	add	r0, pc
   35724:	bl	2dd68 <__read_chk@plt+0x27304>
   35728:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3572c:	ldr	r3, [pc, #560]	; (35960 <error@@Base+0x645c>)
   3572e:	add	r3, pc
   35730:	add.w	r1, r3, #20
   35734:	mov	r2, r0
   35736:	ldr	r0, [pc, #556]	; (35964 <error@@Base+0x6460>)
   35738:	add	r0, pc
   3573a:	bl	2dd68 <__read_chk@plt+0x27304>
   3573e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35742:	ldr	r3, [pc, #548]	; (35968 <error@@Base+0x6464>)
   35744:	add	r3, pc
   35746:	add.w	r1, r3, #20
   3574a:	mov	r2, r0
   3574c:	ldr	r0, [pc, #540]	; (3596c <error@@Base+0x6468>)
   3574e:	add	r0, pc
   35750:	bl	2dd68 <__read_chk@plt+0x27304>
   35754:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35758:	ldr	r3, [pc, #532]	; (35970 <error@@Base+0x646c>)
   3575a:	add	r3, pc
   3575c:	add.w	r1, r3, #20
   35760:	mov	r2, r0
   35762:	ldr	r0, [pc, #528]	; (35974 <error@@Base+0x6470>)
   35764:	add	r0, pc
   35766:	bl	2dd68 <__read_chk@plt+0x27304>
   3576a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3576e:	ldr	r3, [pc, #520]	; (35978 <error@@Base+0x6474>)
   35770:	add	r3, pc
   35772:	add.w	r1, r3, #20
   35776:	mov	r2, r0
   35778:	ldr	r0, [pc, #512]	; (3597c <error@@Base+0x6478>)
   3577a:	add	r0, pc
   3577c:	bl	2dd68 <__read_chk@plt+0x27304>
   35780:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35784:	ldr	r3, [pc, #504]	; (35980 <error@@Base+0x647c>)
   35786:	add	r3, pc
   35788:	add.w	r1, r3, #20
   3578c:	mov	r2, r0
   3578e:	ldr	r0, [pc, #500]	; (35984 <error@@Base+0x6480>)
   35790:	add	r0, pc
   35792:	bl	2dd68 <__read_chk@plt+0x27304>
   35796:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3579a:	ldr	r3, [pc, #492]	; (35988 <error@@Base+0x6484>)
   3579c:	add	r3, pc
   3579e:	add.w	r1, r3, #20
   357a2:	mov	r2, r0
   357a4:	ldr	r0, [pc, #484]	; (3598c <error@@Base+0x6488>)
   357a6:	add	r0, pc
   357a8:	bl	2dd68 <__read_chk@plt+0x27304>
   357ac:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   357b0:	ldr	r3, [pc, #476]	; (35990 <error@@Base+0x648c>)
   357b2:	add	r3, pc
   357b4:	add.w	r1, r3, #20
   357b8:	mov	r2, r0
   357ba:	ldr	r0, [pc, #472]	; (35994 <error@@Base+0x6490>)
   357bc:	add	r0, pc
   357be:	bl	2dd68 <__read_chk@plt+0x27304>
   357c2:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   357c6:	ldr	r3, [pc, #464]	; (35998 <error@@Base+0x6494>)
   357c8:	add	r3, pc
   357ca:	add.w	r1, r3, #20
   357ce:	mov	r2, r0
   357d0:	ldr	r0, [pc, #456]	; (3599c <error@@Base+0x6498>)
   357d2:	add	r0, pc
   357d4:	bl	2dd68 <__read_chk@plt+0x27304>
   357d8:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   357dc:	ldr	r3, [pc, #448]	; (359a0 <error@@Base+0x649c>)
   357de:	add	r3, pc
   357e0:	add.w	r1, r3, #20
   357e4:	mov	r2, r0
   357e6:	ldr	r0, [pc, #444]	; (359a4 <error@@Base+0x64a0>)
   357e8:	add	r0, pc
   357ea:	bl	2dd68 <__read_chk@plt+0x27304>
   357ee:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   357f2:	ldr	r3, [pc, #436]	; (359a8 <error@@Base+0x64a4>)
   357f4:	add	r3, pc
   357f6:	add.w	r1, r3, #20
   357fa:	mov	r2, r0
   357fc:	ldr	r0, [pc, #428]	; (359ac <error@@Base+0x64a8>)
   357fe:	add	r0, pc
   35800:	bl	2dd68 <__read_chk@plt+0x27304>
   35804:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35808:	ldr	r3, [pc, #420]	; (359b0 <error@@Base+0x64ac>)
   3580a:	add	r3, pc
   3580c:	add.w	r1, r3, #20
   35810:	mov	r2, r0
   35812:	ldr	r0, [pc, #416]	; (359b4 <error@@Base+0x64b0>)
   35814:	add	r0, pc
   35816:	bl	2dd68 <__read_chk@plt+0x27304>
   3581a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3581e:	ldr	r3, [pc, #408]	; (359b8 <error@@Base+0x64b4>)
   35820:	add	r3, pc
   35822:	add.w	r1, r3, #20
   35826:	mov	r2, r0
   35828:	ldr	r0, [pc, #400]	; (359bc <error@@Base+0x64b8>)
   3582a:	add	r0, pc
   3582c:	bl	2dd68 <__read_chk@plt+0x27304>
   35830:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35834:	ldr	r3, [pc, #392]	; (359c0 <error@@Base+0x64bc>)
   35836:	add	r3, pc
   35838:	add.w	r1, r3, #20
   3583c:	mov	r2, r0
   3583e:	ldr	r0, [pc, #388]	; (359c4 <error@@Base+0x64c0>)
   35840:	add	r0, pc
   35842:	bl	2dd68 <__read_chk@plt+0x27304>
   35846:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3584a:	ldr	r3, [pc, #380]	; (359c8 <error@@Base+0x64c4>)
   3584c:	add	r3, pc
   3584e:	add.w	r1, r3, #20
   35852:	mov	r2, r0
   35854:	ldr	r0, [pc, #372]	; (359cc <error@@Base+0x64c8>)
   35856:	add	r0, pc
   35858:	bl	2dd68 <__read_chk@plt+0x27304>
   3585c:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35860:	ldr	r3, [pc, #364]	; (359d0 <error@@Base+0x64cc>)
   35862:	add	r3, pc
   35864:	add.w	r1, r3, #20
   35868:	mov	r2, r0
   3586a:	ldr	r0, [pc, #360]	; (359d4 <error@@Base+0x64d0>)
   3586c:	add	r0, pc
   3586e:	bl	2dd68 <__read_chk@plt+0x27304>
   35872:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   35876:	ldr	r3, [pc, #352]	; (359d8 <error@@Base+0x64d4>)
   35878:	add	r3, pc
   3587a:	add.w	r1, r3, #20
   3587e:	mov	r2, r0
   35880:	ldr	r0, [pc, #344]	; (359dc <error@@Base+0x64d8>)
   35882:	add	r0, pc
   35884:	bl	2dd68 <__read_chk@plt+0x27304>
   35888:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3588c:	ldr	r3, [pc, #336]	; (359e0 <error@@Base+0x64dc>)
   3588e:	add	r3, pc
   35890:	add.w	r1, r3, #20
   35894:	mov	r2, r0
   35896:	ldr	r0, [pc, #332]	; (359e4 <error@@Base+0x64e0>)
   35898:	add	r0, pc
   3589a:	bl	2dd68 <__read_chk@plt+0x27304>
   3589e:	nop
   358a0:	bls.n	35988 <error@@Base+0x6484>
   358a2:	movs	r2, r0
   358a4:	str	r0, [r3, #8]
   358a6:	movs	r2, r0
   358a8:	bls.n	35964 <error@@Base+0x6460>
   358aa:	movs	r2, r0
   358ac:	str	r2, [r0, #8]
   358ae:	movs	r2, r0
   358b0:	bls.n	35940 <error@@Base+0x643c>
   358b2:	movs	r2, r0
   358b4:	str	r4, [r5, #4]
   358b6:	movs	r2, r0
   358b8:	bls.n	3591c <error@@Base+0x6418>
   358ba:	movs	r2, r0
   358bc:	str	r6, [r2, #4]
   358be:	movs	r2, r0
   358c0:	bls.n	358f8 <error@@Base+0x63f4>
   358c2:	movs	r2, r0
   358c4:	str	r0, [r0, #4]
   358c6:	movs	r2, r0
   358c8:	bls.n	358d4 <error@@Base+0x63d0>
   358ca:	movs	r2, r0
   358cc:	str	r2, [r5, #0]
   358ce:	movs	r2, r0
   358d0:	bhi.n	358b0 <error@@Base+0x63ac>
   358d2:	movs	r2, r0
   358d4:	str	r4, [r2, #0]
   358d6:	movs	r2, r0
   358d8:	bhi.n	3588c <error@@Base+0x6388>
   358da:	movs	r2, r0
   358dc:	ldrsh	r6, [r7, r7]
   358de:	movs	r2, r0
   358e0:	bhi.n	35868 <error@@Base+0x6364>
   358e2:	movs	r2, r0
   358e4:	ldrsh	r0, [r5, r7]
   358e6:	movs	r2, r0
   358e8:	bhi.n	35844 <error@@Base+0x6340>
   358ea:	movs	r2, r0
   358ec:	ldrsh	r2, [r2, r7]
   358ee:	movs	r2, r0
   358f0:	bhi.n	35820 <error@@Base+0x631c>
   358f2:	movs	r2, r0
   358f4:	ldrsh	r4, [r7, r6]
   358f6:	movs	r2, r0
   358f8:	bhi.n	359f4 <error@@Base+0x64f0>
   358fa:	movs	r2, r0
   358fc:	ldrsh	r2, [r4, r6]
   358fe:	movs	r2, r0
   35900:	bhi.n	359d0 <error@@Base+0x64cc>
   35902:	movs	r2, r0
   35904:	ldrsh	r4, [r1, r6]
   35906:	movs	r2, r0
   35908:	bhi.n	359ac <error@@Base+0x64a8>
   3590a:	movs	r2, r0
   3590c:	ldrsh	r6, [r6, r5]
   3590e:	movs	r2, r0
   35910:	bhi.n	35988 <error@@Base+0x6484>
   35912:	movs	r2, r0
   35914:	ldrsh	r0, [r4, r5]
   35916:	movs	r2, r0
   35918:	bhi.n	35964 <error@@Base+0x6460>
   3591a:	movs	r2, r0
   3591c:	ldrsh	r2, [r1, r5]
   3591e:	movs	r2, r0
   35920:	bhi.n	35940 <error@@Base+0x643c>
   35922:	movs	r2, r0
   35924:	ldrsh	r4, [r6, r4]
   35926:	movs	r2, r0
   35928:	bvc.n	3591c <error@@Base+0x6418>
   3592a:	movs	r2, r0
   3592c:	ldrsh	r6, [r3, r4]
   3592e:	movs	r2, r0
   35930:	bvc.n	358f8 <error@@Base+0x63f4>
   35932:	movs	r2, r0
   35934:	ldrsh	r0, [r1, r4]
   35936:	movs	r2, r0
   35938:	bvc.n	358d4 <error@@Base+0x63d0>
   3593a:	movs	r2, r0
   3593c:	ldrsh	r2, [r6, r3]
   3593e:	movs	r2, r0
   35940:	bvc.n	358b0 <error@@Base+0x63ac>
   35942:	movs	r2, r0
   35944:	ldrsh	r4, [r3, r3]
   35946:	movs	r2, r0
   35948:	bvc.n	3588c <error@@Base+0x6388>
   3594a:	movs	r2, r0
   3594c:	ldrsh	r6, [r0, r3]
   3594e:	movs	r2, r0
   35950:	bvc.n	35868 <error@@Base+0x6364>
   35952:	movs	r2, r0
   35954:	ldrsh	r0, [r6, r2]
   35956:	movs	r2, r0
   35958:	bvc.n	35a44 <error@@Base+0x6540>
   3595a:	movs	r2, r0
   3595c:	ldrsh	r2, [r3, r2]
   3595e:	movs	r2, r0
   35960:	bvc.n	35a20 <error@@Base+0x651c>
   35962:	movs	r2, r0
   35964:	ldrsh	r4, [r0, r2]
   35966:	movs	r2, r0
   35968:	bvc.n	359fc <error@@Base+0x64f8>
   3596a:	movs	r2, r0
   3596c:	ldrsh	r6, [r5, r1]
   3596e:	movs	r2, r0
   35970:	bvc.n	359d8 <error@@Base+0x64d4>
   35972:	movs	r2, r0
   35974:	ldrsh	r0, [r3, r1]
   35976:	movs	r2, r0
   35978:	bvc.n	359b4 <error@@Base+0x64b0>
   3597a:	movs	r2, r0
   3597c:	ldrsh	r2, [r0, r1]
   3597e:	movs	r2, r0
   35980:	bvc.n	35990 <error@@Base+0x648c>
   35982:	movs	r2, r0
   35984:	ldrsh	r4, [r5, r0]
   35986:	movs	r2, r0
   35988:	bvs.n	3596c <error@@Base+0x6468>
   3598a:	movs	r2, r0
   3598c:	ldrsh	r6, [r2, r0]
   3598e:	movs	r2, r0
   35990:	bvs.n	35948 <error@@Base+0x6444>
   35992:	movs	r2, r0
   35994:	ldrsh	r0, [r0, r0]
   35996:	movs	r2, r0
   35998:	bvs.n	35924 <error@@Base+0x6420>
   3599a:	movs	r2, r0
   3599c:	ldrb	r2, [r5, r7]
   3599e:	movs	r2, r0
   359a0:	bvs.n	35900 <error@@Base+0x63fc>
   359a2:	movs	r2, r0
   359a4:	ldrb	r4, [r2, r7]
   359a6:	movs	r2, r0
   359a8:	bvs.n	358dc <error@@Base+0x63d8>
   359aa:	movs	r2, r0
   359ac:	ldrb	r6, [r7, r6]
   359ae:	movs	r2, r0
   359b0:	bvs.n	358b8 <error@@Base+0x63b4>
   359b2:	movs	r2, r0
   359b4:	ldrb	r0, [r5, r6]
   359b6:	movs	r2, r0
   359b8:	bvs.n	35a94 <error@@Base+0x6590>
   359ba:	movs	r2, r0
   359bc:	ldrb	r2, [r2, r6]
   359be:	movs	r2, r0
   359c0:	bvs.n	35a70 <error@@Base+0x656c>
   359c2:	movs	r2, r0
   359c4:	ldrb	r4, [r7, r5]
   359c6:	movs	r2, r0
   359c8:	bvs.n	35a4c <error@@Base+0x6548>
   359ca:	movs	r2, r0
   359cc:	ldrb	r6, [r4, r5]
   359ce:	movs	r2, r0
   359d0:	bvs.n	35a28 <error@@Base+0x6524>
   359d2:	movs	r2, r0
   359d4:	ldrb	r0, [r2, r5]
   359d6:	movs	r2, r0
   359d8:	bvs.n	35a04 <error@@Base+0x6500>
   359da:	movs	r2, r0
   359dc:	ldrb	r2, [r7, r4]
   359de:	movs	r2, r0
   359e0:	bpl.n	359e0 <error@@Base+0x64dc>
   359e2:	movs	r2, r0
   359e4:	ldrb	r4, [r4, r4]
   359e6:	movs	r2, r0
   359e8:	push	{r4, lr}
   359ea:	cbz	r0, 359f6 <error@@Base+0x64f2>
   359ec:	mov	r4, r0
   359ee:	blx	656c <malloc@plt>
   359f2:	cbz	r0, 359fe <error@@Base+0x64fa>
   359f4:	pop	{r4, pc}
   359f6:	ldr	r0, [pc, #16]	; (35a08 <error@@Base+0x6504>)
   359f8:	add	r0, pc
   359fa:	bl	2dd68 <__read_chk@plt+0x27304>
   359fe:	ldr	r0, [pc, #12]	; (35a0c <error@@Base+0x6508>)
   35a00:	mov	r1, r4
   35a02:	add	r0, pc
   35a04:	bl	2dd68 <__read_chk@plt+0x27304>
   35a08:	bmi.n	35984 <error@@Base+0x6480>
   35a0a:	movs	r2, r0
   35a0c:	bmi.n	3599c <error@@Base+0x6498>
   35a0e:	movs	r2, r0
   35a10:	cmp	r0, #0
   35a12:	it	ne
   35a14:	cmpne	r1, #0
   35a16:	push	{r3, r4, r5, lr}
   35a18:	beq.n	35a34 <error@@Base+0x6530>
   35a1a:	umull	r2, r3, r0, r1
   35a1e:	mov	r5, r0
   35a20:	mov	r4, r1
   35a22:	cbnz	r3, 35a2c <error@@Base+0x6528>
   35a24:	blx	6460 <calloc@plt+0x4>
   35a28:	cbz	r0, 35a3c <error@@Base+0x6538>
   35a2a:	pop	{r3, r4, r5, pc}
   35a2c:	ldr	r0, [pc, #24]	; (35a48 <error@@Base+0x6544>)
   35a2e:	add	r0, pc
   35a30:	bl	2dd68 <__read_chk@plt+0x27304>
   35a34:	ldr	r0, [pc, #20]	; (35a4c <error@@Base+0x6548>)
   35a36:	add	r0, pc
   35a38:	bl	2dd68 <__read_chk@plt+0x27304>
   35a3c:	ldr	r0, [pc, #16]	; (35a50 <error@@Base+0x654c>)
   35a3e:	mul.w	r1, r5, r4
   35a42:	add	r0, pc
   35a44:	bl	2dd68 <__read_chk@plt+0x27304>
   35a48:	bmi.n	35a08 <error@@Base+0x6504>
   35a4a:	movs	r2, r0
   35a4c:	bmi.n	359d4 <error@@Base+0x64d0>
   35a4e:	movs	r2, r0
   35a50:	bmi.n	35a30 <error@@Base+0x652c>
   35a52:	movs	r2, r0
   35a54:	push	{r3, r4, r5, lr}
   35a56:	mov	r4, r1
   35a58:	mov	r5, r2
   35a5a:	blx	63fc <reallocarray@plt>
   35a5e:	cbz	r0, 35a62 <error@@Base+0x655e>
   35a60:	pop	{r3, r4, r5, pc}
   35a62:	ldr	r0, [pc, #12]	; (35a70 <error@@Base+0x656c>)
   35a64:	mov	r2, r5
   35a66:	mov	r1, r4
   35a68:	add	r0, pc
   35a6a:	bl	2dd68 <__read_chk@plt+0x27304>
   35a6e:	nop
   35a70:	bmi.n	35a64 <error@@Base+0x6560>
   35a72:	movs	r2, r0
   35a74:	push	{r3, r4, r5, lr}
   35a76:	mov	r4, r2
   35a78:	mov	r5, r3
   35a7a:	bl	524c4 <mkdtemp@@Base+0x4e8>
   35a7e:	cbz	r0, 35a82 <error@@Base+0x657e>
   35a80:	pop	{r3, r4, r5, pc}
   35a82:	ldr	r0, [pc, #12]	; (35a90 <error@@Base+0x658c>)
   35a84:	mov	r2, r5
   35a86:	mov	r1, r4
   35a88:	add	r0, pc
   35a8a:	bl	2dd68 <__read_chk@plt+0x27304>
   35a8e:	nop
   35a90:	bpl.n	35abc <error@@Base+0x65b8>
   35a92:	movs	r2, r0
   35a94:	push	{r4, lr}
   35a96:	sub	sp, #8
   35a98:	str	r0, [sp, #4]
   35a9a:	blx	6578 <strlen@plt>
   35a9e:	adds	r2, r0, #1
   35aa0:	str	r2, [sp, #0]
   35aa2:	mov	r0, r2
   35aa4:	bl	359e8 <error@@Base+0x64e4>
   35aa8:	ldrd	r2, r1, [sp]
   35aac:	mov	r4, r0
   35aae:	bl	52814 <mkdtemp@@Base+0x838>
   35ab2:	mov	r0, r4
   35ab4:	add	sp, #8
   35ab6:	pop	{r4, pc}
   35ab8:	mov	r3, r2
   35aba:	mov	r2, r1
   35abc:	push	{r4, lr}
   35abe:	movs	r1, #1
   35ac0:	mov	r4, r0
   35ac2:	blx	6888 <__vasprintf_chk@plt>
   35ac6:	cmp	r0, #0
   35ac8:	blt.n	35ad0 <error@@Base+0x65cc>
   35aca:	ldr	r3, [r4, #0]
   35acc:	cbz	r3, 35ad0 <error@@Base+0x65cc>
   35ace:	pop	{r4, pc}
   35ad0:	ldr	r0, [pc, #4]	; (35ad8 <error@@Base+0x65d4>)
   35ad2:	add	r0, pc
   35ad4:	bl	2dd68 <__read_chk@plt+0x27304>
   35ad8:	bpl.n	35ae8 <error@@Base+0x65e4>
   35ada:	movs	r2, r0
   35adc:	push	{r1, r2, r3}
   35ade:	ldr	r1, [pc, #60]	; (35b1c <error@@Base+0x6618>)
   35ae0:	push	{lr}
   35ae2:	sub	sp, #8
   35ae4:	ldr	r3, [pc, #56]	; (35b20 <error@@Base+0x661c>)
   35ae6:	add	r2, sp, #12
   35ae8:	add	r1, pc
   35aea:	ldr	r3, [r1, r3]
   35aec:	ldr.w	r1, [r2], #4
   35af0:	ldr	r3, [r3, #0]
   35af2:	str	r3, [sp, #4]
   35af4:	mov.w	r3, #0
   35af8:	str	r2, [sp, #0]
   35afa:	bl	35ab8 <error@@Base+0x65b4>
   35afe:	ldr	r2, [pc, #36]	; (35b24 <error@@Base+0x6620>)
   35b00:	ldr	r3, [pc, #28]	; (35b20 <error@@Base+0x661c>)
   35b02:	add	r2, pc
   35b04:	ldr	r3, [r2, r3]
   35b06:	ldr	r2, [r3, #0]
   35b08:	ldr	r3, [sp, #4]
   35b0a:	eors	r2, r3
   35b0c:	bne.n	35b18 <error@@Base+0x6614>
   35b0e:	add	sp, #8
   35b10:	ldr.w	lr, [sp], #4
   35b14:	add	sp, #12
   35b16:	bx	lr
   35b18:	blx	620c <__stack_chk_fail@plt>
   35b1c:	ldc2	0, cr0, [r8, #20]
   35b20:	lsls	r4, r3, #25
   35b22:	movs	r0, r0
   35b24:	ldc2l	0, cr0, [lr, #-20]!	; 0xffffffec
   35b28:	push	{r4, r5, r6, r7}
   35b2a:	mov	r6, r2
   35b2c:	ldrh	r3, [r6, #0]
   35b2e:	ldrh	r2, [r1, #0]
   35b30:	cmp	r2, r3
   35b32:	bne.n	35b52 <error@@Base+0x664e>
   35b34:	mov	r5, r1
   35b36:	mov	r7, r1
   35b38:	mov	r4, r0
   35b3a:	mov	ip, r0
   35b3c:	ldmia	r5!, {r0, r1, r2, r3}
   35b3e:	stmia	r4!, {r0, r1, r2, r3}
   35b40:	ldmia.w	r5, {r0, r1}
   35b44:	stmia.w	r4, {r0, r1}
   35b48:	ldrh	r3, [r7, #0]
   35b4a:	cmp	r3, #2
   35b4c:	beq.n	35b80 <error@@Base+0x667c>
   35b4e:	cmp	r3, #10
   35b50:	beq.n	35b5a <error@@Base+0x6656>
   35b52:	mov.w	r0, #4294967295	; 0xffffffff
   35b56:	pop	{r4, r5, r6, r7}
   35b58:	bx	lr
   35b5a:	ldr	r1, [r7, #20]
   35b5c:	adds	r2, r6, #4
   35b5e:	add.w	r3, ip, #4
   35b62:	add.w	r4, ip, #20
   35b66:	str.w	r1, [ip, #20]
   35b6a:	ldr	r1, [r3, #0]
   35b6c:	ldr.w	r0, [r2], #4
   35b70:	ands	r1, r0
   35b72:	str.w	r1, [r3], #4
   35b76:	cmp	r3, r4
   35b78:	bne.n	35b6a <error@@Base+0x6666>
   35b7a:	movs	r0, #0
   35b7c:	pop	{r4, r5, r6, r7}
   35b7e:	bx	lr
   35b80:	ldr	r2, [r6, #4]
   35b82:	movs	r0, #0
   35b84:	ldr.w	r3, [ip, #4]
   35b88:	ands	r3, r2
   35b8a:	str.w	r3, [ip, #4]
   35b8e:	pop	{r4, r5, r6, r7}
   35b90:	bx	lr
   35b92:	nop
   35b94:	ldr	r2, [pc, #184]	; (35c50 <error@@Base+0x674c>)
   35b96:	ldr	r3, [pc, #188]	; (35c54 <error@@Base+0x6750>)
   35b98:	add	r2, pc
   35b9a:	push	{r4, r5, r6, r7, lr}
   35b9c:	sub	sp, #44	; 0x2c
   35b9e:	ldr	r3, [r2, r3]
   35ba0:	movs	r4, #4
   35ba2:	mov	r5, r1
   35ba4:	add.w	r2, sp, r4
   35ba8:	ldr	r3, [r3, #0]
   35baa:	str	r3, [sp, #36]	; 0x24
   35bac:	mov.w	r3, #0
   35bb0:	movs	r1, #0
   35bb2:	str	r4, [sp, #4]
   35bb4:	str	r1, [sp, #12]
   35bb6:	str	r1, [sp, #0]
   35bb8:	str	r1, [sp, #8]
   35bba:	strd	r1, r1, [sp, #16]
   35bbe:	strd	r1, r1, [sp, #24]
   35bc2:	str	r1, [sp, #32]
   35bc4:	cbz	r0, 35c14 <error@@Base+0x6710>
   35bc6:	mov	r3, sp
   35bc8:	blx	5934 <getaddrinfo@plt>
   35bcc:	ldr	r6, [sp, #0]
   35bce:	mov	r4, r0
   35bd0:	cbnz	r0, 35c10 <error@@Base+0x670c>
   35bd2:	cbz	r6, 35c14 <error@@Base+0x6710>
   35bd4:	ldr	r7, [r6, #20]
   35bd6:	cbz	r7, 35bf0 <error@@Base+0x66ec>
   35bd8:	ldr	r2, [r6, #16]
   35bda:	strd	r0, r0, [r5]
   35bde:	strd	r0, r0, [r5, #8]
   35be2:	strd	r0, r0, [r5, #16]
   35be6:	ldrh	r3, [r7, #0]
   35be8:	cmp	r3, #2
   35bea:	beq.n	35c40 <error@@Base+0x673c>
   35bec:	cmp	r3, #10
   35bee:	beq.n	35c1a <error@@Base+0x6716>
   35bf0:	mov.w	r4, #4294967295	; 0xffffffff
   35bf4:	mov	r0, r6
   35bf6:	blx	58dc <freeaddrinfo@plt>
   35bfa:	ldr	r2, [pc, #92]	; (35c58 <error@@Base+0x6754>)
   35bfc:	ldr	r3, [pc, #84]	; (35c54 <error@@Base+0x6750>)
   35bfe:	add	r2, pc
   35c00:	ldr	r3, [r2, r3]
   35c02:	ldr	r2, [r3, #0]
   35c04:	ldr	r3, [sp, #36]	; 0x24
   35c06:	eors	r2, r3
   35c08:	bne.n	35c4c <error@@Base+0x6748>
   35c0a:	mov	r0, r4
   35c0c:	add	sp, #44	; 0x2c
   35c0e:	pop	{r4, r5, r6, r7, pc}
   35c10:	cmp	r6, #0
   35c12:	bne.n	35bf0 <error@@Base+0x66ec>
   35c14:	mov.w	r4, #4294967295	; 0xffffffff
   35c18:	b.n	35bfa <error@@Base+0x66f6>
   35c1a:	cmp	r2, #27
   35c1c:	bls.n	35bf0 <error@@Base+0x66ec>
   35c1e:	mov	lr, r7
   35c20:	mov	ip, r5
   35c22:	strh.w	r3, [ip], #4
   35c26:	ldr.w	r0, [lr, #8]!
   35c2a:	ldr.w	r3, [lr, #12]
   35c2e:	ldr.w	r1, [lr, #4]
   35c32:	ldr.w	r2, [lr, #8]
   35c36:	stmia.w	ip!, {r0, r1, r2, r3}
   35c3a:	ldr	r3, [r7, #24]
   35c3c:	str	r3, [r5, #20]
   35c3e:	b.n	35bf4 <error@@Base+0x66f0>
   35c40:	cmp	r2, #15
   35c42:	bls.n	35bf0 <error@@Base+0x66ec>
   35c44:	strh	r3, [r5, #0]
   35c46:	ldr	r3, [r7, #4]
   35c48:	str	r3, [r5, #4]
   35c4a:	b.n	35bf4 <error@@Base+0x66f0>
   35c4c:	blx	620c <__stack_chk_fail@plt>
   35c50:	stc2l	0, cr0, [r8], #20
   35c54:	lsls	r4, r3, #25
   35c56:	movs	r0, r0
   35c58:	stc2	0, cr0, [r2], {5}
   35c5c:	cmp	r0, #2
   35c5e:	push	{r3, r4, r5, r6, r7, lr}
   35c60:	mov	r6, r0
   35c62:	mov	r4, r1
   35c64:	mov	r5, r2
   35c66:	beq.n	35cd6 <error@@Base+0x67d2>
   35c68:	cmp	r0, #10
   35c6a:	bne.n	35cd0 <error@@Base+0x67cc>
   35c6c:	cmp	r1, #128	; 0x80
   35c6e:	bhi.n	35cd0 <error@@Base+0x67cc>
   35c70:	cmp	r1, #31
   35c72:	mov.w	r0, #0
   35c76:	strd	r0, r0, [r2]
   35c7a:	it	ls
   35c7c:	movls	r3, #1
   35c7e:	strd	r0, r0, [r2, #8]
   35c82:	strd	r0, r0, [r2, #16]
   35c86:	strh	r6, [r2, #0]
   35c88:	bls.n	35cb2 <error@@Base+0x67ae>
   35c8a:	adds	r6, r5, #4
   35c8c:	mov.w	r7, #4294967295	; 0xffffffff
   35c90:	movs	r1, #1
   35c92:	str.w	r7, [r6], #4
   35c96:	bl	54314 <mkdtemp@@Base+0x2338>
   35c9a:	subs	r4, #32
   35c9c:	cmp	r0, #3
   35c9e:	ite	gt
   35ca0:	movgt	r3, #0
   35ca2:	movle	r3, #1
   35ca4:	cmp	r4, #31
   35ca6:	ite	ls
   35ca8:	movls	r2, #0
   35caa:	andhi.w	r2, r3, #1
   35cae:	cmp	r2, #0
   35cb0:	bne.n	35c90 <error@@Base+0x678c>
   35cb2:	cmp	r4, #0
   35cb4:	it	eq
   35cb6:	moveq	r3, #0
   35cb8:	cbz	r3, 35cfc <error@@Base+0x67f8>
   35cba:	rsb	r1, r4, #32
   35cbe:	add.w	r2, r5, r0, lsl #2
   35cc2:	mov.w	r4, #4294967295	; 0xffffffff
   35cc6:	movs	r0, #0
   35cc8:	lsls	r4, r1
   35cca:	rev	r4, r4
   35ccc:	str	r4, [r2, #4]
   35cce:	pop	{r3, r4, r5, r6, r7, pc}
   35cd0:	mov.w	r0, #4294967295	; 0xffffffff
   35cd4:	pop	{r3, r4, r5, r6, r7, pc}
   35cd6:	cmp	r1, #32
   35cd8:	bhi.n	35cd0 <error@@Base+0x67cc>
   35cda:	movs	r0, #0
   35cdc:	strd	r0, r0, [r2]
   35ce0:	strd	r0, r0, [r2, #8]
   35ce4:	strd	r0, r0, [r2, #16]
   35ce8:	strh	r6, [r2, #0]
   35cea:	cbz	r1, 35cfc <error@@Base+0x67f8>
   35cec:	rsb	r1, r4, #32
   35cf0:	mov.w	r4, #4294967295	; 0xffffffff
   35cf4:	lsls	r4, r1
   35cf6:	rev	r4, r4
   35cf8:	str	r4, [r5, #4]
   35cfa:	pop	{r3, r4, r5, r6, r7, pc}
   35cfc:	movs	r0, #0
   35cfe:	pop	{r3, r4, r5, r6, r7, pc}
   35d00:	ldr.w	ip, [pc, #172]	; 35db0 <error@@Base+0x68ac>
   35d04:	push	{r4, r5, lr}
   35d06:	mov	r5, r0
   35d08:	ldrh	r3, [r0, #0]
   35d0a:	mov	r4, r1
   35d0c:	ldrh	r0, [r1, #0]
   35d0e:	mov	r1, r2
   35d10:	ldr	r2, [pc, #160]	; (35db4 <error@@Base+0x68b0>)
   35d12:	add	ip, pc
   35d14:	cmp	r0, r3
   35d16:	sub	sp, #68	; 0x44
   35d18:	ldr.w	r2, [ip, r2]
   35d1c:	ldr	r2, [r2, #0]
   35d1e:	str	r2, [sp, #60]	; 0x3c
   35d20:	mov.w	r2, #0
   35d24:	bne.n	35d74 <error@@Base+0x6870>
   35d26:	add	r2, sp, #12
   35d28:	str	r2, [sp, #4]
   35d2a:	bl	35c5c <error@@Base+0x6758>
   35d2e:	adds	r0, #1
   35d30:	beq.n	35d74 <error@@Base+0x6870>
   35d32:	ldr	r2, [sp, #4]
   35d34:	add	r0, sp, #36	; 0x24
   35d36:	mov	r1, r5
   35d38:	bl	35b28 <error@@Base+0x6624>
   35d3c:	adds	r0, #1
   35d3e:	beq.n	35d74 <error@@Base+0x6870>
   35d40:	ldrh.w	r2, [sp, #36]	; 0x24
   35d44:	ldrh	r3, [r4, #0]
   35d46:	cmp	r3, r2
   35d48:	bne.n	35d8c <error@@Base+0x6888>
   35d4a:	cmp	r3, #2
   35d4c:	beq.n	35d98 <error@@Base+0x6894>
   35d4e:	cmp	r3, #10
   35d50:	bne.n	35d74 <error@@Base+0x6870>
   35d52:	add	r2, sp, #40	; 0x28
   35d54:	adds	r3, r4, #3
   35d56:	add.w	r5, r4, #19
   35d5a:	ldrb.w	r0, [r2], #1
   35d5e:	ldrb.w	r1, [r3, #1]!
   35d62:	cmp	r0, r1
   35d64:	bne.n	35d72 <error@@Base+0x686e>
   35d66:	cmp	r3, r5
   35d68:	bne.n	35d5a <error@@Base+0x6856>
   35d6a:	ldr	r3, [r4, #20]
   35d6c:	ldr	r2, [sp, #56]	; 0x38
   35d6e:	cmp	r2, r3
   35d70:	beq.n	35d94 <error@@Base+0x6890>
   35d72:	bhi.n	35d90 <error@@Base+0x688c>
   35d74:	mov.w	r0, #4294967295	; 0xffffffff
   35d78:	ldr	r2, [pc, #60]	; (35db8 <error@@Base+0x68b4>)
   35d7a:	ldr	r3, [pc, #56]	; (35db4 <error@@Base+0x68b0>)
   35d7c:	add	r2, pc
   35d7e:	ldr	r3, [r2, r3]
   35d80:	ldr	r2, [r3, #0]
   35d82:	ldr	r3, [sp, #60]	; 0x3c
   35d84:	eors	r2, r3
   35d86:	bne.n	35daa <error@@Base+0x68a6>
   35d88:	add	sp, #68	; 0x44
   35d8a:	pop	{r4, r5, pc}
   35d8c:	cmp	r2, #10
   35d8e:	bne.n	35d74 <error@@Base+0x6870>
   35d90:	movs	r0, #1
   35d92:	b.n	35d78 <error@@Base+0x6874>
   35d94:	movs	r0, #0
   35d96:	b.n	35d78 <error@@Base+0x6874>
   35d98:	ldr	r3, [r4, #4]
   35d9a:	ldr	r2, [sp, #40]	; 0x28
   35d9c:	cmp	r2, r3
   35d9e:	beq.n	35d94 <error@@Base+0x6890>
   35da0:	rev	r2, r2
   35da2:	rev	r3, r3
   35da4:	cmp	r2, r3
   35da6:	bhi.n	35d90 <error@@Base+0x688c>
   35da8:	b.n	35d74 <error@@Base+0x6870>
   35daa:	blx	620c <__stack_chk_fail@plt>
   35dae:	nop
   35db0:	smmls	r0, lr, r5, r0
   35db4:	lsls	r4, r3, #25
   35db6:	movs	r0, r0
   35db8:	mla	r0, r4, r5, r0
   35dbc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35dc0:	mov	r7, r2
   35dc2:	ldr	r2, [pc, #356]	; (35f28 <error@@Base+0x6a24>)
   35dc4:	sub	sp, #172	; 0xac
   35dc6:	ldr	r3, [pc, #356]	; (35f2c <error@@Base+0x6a28>)
   35dc8:	add	r2, pc
   35dca:	ldr	r3, [r2, r3]
   35dcc:	ldr	r3, [r3, #0]
   35dce:	str	r3, [sp, #164]	; 0xa4
   35dd0:	mov.w	r3, #0
   35dd4:	cmp	r0, #0
   35dd6:	beq.w	35f1e <error@@Base+0x6a1a>
   35dda:	add	r6, sp, #100	; 0x64
   35ddc:	mov	r4, r1
   35dde:	movs	r2, #64	; 0x40
   35de0:	mov	r1, r0
   35de2:	mov	r0, r6
   35de4:	bl	52814 <mkdtemp@@Base+0x838>
   35de8:	cmp	r0, #63	; 0x3f
   35dea:	bhi.w	35f1e <error@@Base+0x6a1a>
   35dee:	movs	r1, #47	; 0x2f
   35df0:	mov	r0, r6
   35df2:	blx	69cc <strchr@plt>
   35df6:	mov	r5, r0
   35df8:	cbz	r0, 35e5a <error@@Base+0x6956>
   35dfa:	movs	r3, #0
   35dfc:	movs	r2, #10
   35dfe:	strb.w	r3, [r0], #1
   35e02:	mov	r1, sp
   35e04:	blx	5d60 <strtoul@plt>
   35e08:	ldrb	r3, [r5, #1]
   35e0a:	mov	r8, r0
   35e0c:	cmp	r3, #0
   35e0e:	beq.w	35f1e <error@@Base+0x6a1a>
   35e12:	ldr	r3, [sp, #0]
   35e14:	ldrb	r3, [r3, #0]
   35e16:	cmp	r0, #128	; 0x80
   35e18:	it	ls
   35e1a:	cmpls	r3, #0
   35e1c:	bne.n	35f1e <error@@Base+0x6a1a>
   35e1e:	add.w	r9, sp, #4
   35e22:	mov	r0, r6
   35e24:	mov	r1, r9
   35e26:	bl	35b94 <error@@Base+0x6690>
   35e2a:	adds	r0, #1
   35e2c:	beq.n	35f1e <error@@Base+0x6a1a>
   35e2e:	ldrh.w	ip, [sp, #4]
   35e32:	cmp.w	ip, #2
   35e36:	beq.n	35f00 <error@@Base+0x69fc>
   35e38:	cmp.w	ip, #10
   35e3c:	beq.n	35e7e <error@@Base+0x697a>
   35e3e:	mvn.w	r6, #1
   35e42:	ldr	r2, [pc, #236]	; (35f30 <error@@Base+0x6a2c>)
   35e44:	ldr	r3, [pc, #228]	; (35f2c <error@@Base+0x6a28>)
   35e46:	add	r2, pc
   35e48:	ldr	r3, [r2, r3]
   35e4a:	ldr	r2, [r3, #0]
   35e4c:	ldr	r3, [sp, #164]	; 0xa4
   35e4e:	eors	r2, r3
   35e50:	bne.n	35f24 <error@@Base+0x6a20>
   35e52:	mov	r0, r6
   35e54:	add	sp, #172	; 0xac
   35e56:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35e5a:	add.w	r9, sp, #4
   35e5e:	mov	r0, r6
   35e60:	mov	r1, r9
   35e62:	bl	35b94 <error@@Base+0x6690>
   35e66:	adds	r0, #1
   35e68:	beq.n	35f1e <error@@Base+0x6a1a>
   35e6a:	ldrh.w	ip, [sp, #4]
   35e6e:	cmp.w	ip, #2
   35e72:	beq.n	35f18 <error@@Base+0x6a14>
   35e74:	cmp.w	ip, #10
   35e78:	bne.n	35e3e <error@@Base+0x693a>
   35e7a:	mov.w	r8, #128	; 0x80
   35e7e:	mov	r6, r9
   35e80:	add.w	sl, sp, #28
   35e84:	ldmia	r6!, {r0, r1, r2, r3}
   35e86:	mov	r5, sl
   35e88:	add.w	fp, sp, #52	; 0x34
   35e8c:	stmia	r5!, {r0, r1, r2, r3}
   35e8e:	mov	r2, fp
   35e90:	ldmia.w	r6, {r0, r1}
   35e94:	stmia.w	r5, {r0, r1}
   35e98:	mov	r0, ip
   35e9a:	mov	r1, r8
   35e9c:	bl	35c5c <error@@Base+0x6758>
   35ea0:	adds	r0, #1
   35ea2:	beq.n	35e3e <error@@Base+0x693a>
   35ea4:	ldrh.w	r3, [sp, #52]	; 0x34
   35ea8:	cmp	r3, #2
   35eaa:	beq.n	35f08 <error@@Base+0x6a04>
   35eac:	cmp	r3, #10
   35eae:	bne.n	35e3e <error@@Base+0x693a>
   35eb0:	add	r3, sp, #56	; 0x38
   35eb2:	add	r1, sp, #72	; 0x48
   35eb4:	ldr	r2, [r3, #0]
   35eb6:	mvns	r2, r2
   35eb8:	str.w	r2, [r3], #4
   35ebc:	cmp	r3, r1
   35ebe:	bne.n	35eb4 <error@@Base+0x69b0>
   35ec0:	add	r0, sp, #76	; 0x4c
   35ec2:	mov	r2, fp
   35ec4:	mov	r1, sl
   35ec6:	bl	35b28 <error@@Base+0x6624>
   35eca:	adds	r0, #1
   35ecc:	beq.n	35e3e <error@@Base+0x693a>
   35ece:	ldrh.w	r3, [sp, #76]	; 0x4c
   35ed2:	cmp	r3, #2
   35ed4:	beq.n	35f10 <error@@Base+0x6a0c>
   35ed6:	cmp	r3, #10
   35ed8:	bne.n	35e3e <error@@Base+0x693a>
   35eda:	add	r3, sp, #80	; 0x50
   35edc:	add	r1, sp, #96	; 0x60
   35ede:	ldr.w	r2, [r3], #4
   35ee2:	cmp	r2, #0
   35ee4:	bne.n	35e3e <error@@Base+0x693a>
   35ee6:	cmp	r3, r1
   35ee8:	bne.n	35ede <error@@Base+0x69da>
   35eea:	mov	r5, r9
   35eec:	movs	r6, #0
   35eee:	ldmia	r5!, {r0, r1, r2, r3}
   35ef0:	stmia	r4!, {r0, r1, r2, r3}
   35ef2:	ldmia.w	r5, {r0, r1}
   35ef6:	stmia.w	r4, {r0, r1}
   35efa:	str.w	r8, [r7]
   35efe:	b.n	35e42 <error@@Base+0x693e>
   35f00:	cmp.w	r8, #32
   35f04:	bls.n	35e7e <error@@Base+0x697a>
   35f06:	b.n	35e3e <error@@Base+0x693a>
   35f08:	ldr	r3, [sp, #56]	; 0x38
   35f0a:	mvns	r3, r3
   35f0c:	str	r3, [sp, #56]	; 0x38
   35f0e:	b.n	35ec0 <error@@Base+0x69bc>
   35f10:	ldr	r3, [sp, #80]	; 0x50
   35f12:	cmp	r3, #0
   35f14:	beq.n	35eea <error@@Base+0x69e6>
   35f16:	b.n	35e3e <error@@Base+0x693a>
   35f18:	mov.w	r8, #32
   35f1c:	b.n	35e7e <error@@Base+0x697a>
   35f1e:	mov.w	r6, #4294967295	; 0xffffffff
   35f22:	b.n	35e42 <error@@Base+0x693e>
   35f24:	blx	620c <__stack_chk_fail@plt>
   35f28:			; <UNDEFINED> instruction: 0xfab80005
   35f2c:	lsls	r4, r3, #25
   35f2e:	movs	r0, r0
   35f30:			; <UNDEFINED> instruction: 0xfa3a0005
   35f34:	ldr	r2, [pc, #280]	; (36050 <error@@Base+0x6b4c>)
   35f36:	ldr	r3, [pc, #284]	; (36054 <error@@Base+0x6b50>)
   35f38:	add	r2, pc
   35f3a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35f3e:	sub	sp, #76	; 0x4c
   35f40:	ldr	r3, [r2, r3]
   35f42:	mov	r4, r1
   35f44:	mov	r5, r0
   35f46:	ldr	r3, [r3, #0]
   35f48:	str	r3, [sp, #68]	; 0x44
   35f4a:	mov.w	r3, #0
   35f4e:	cbz	r0, 35f5a <error@@Base+0x6a56>
   35f50:	add	r1, sp, #20
   35f52:	bl	35b94 <error@@Base+0x6690>
   35f56:	cmp	r0, #0
   35f58:	bne.n	36014 <error@@Base+0x6b10>
   35f5a:	mov	r0, r4
   35f5c:	blx	6a18 <strdup@plt+0x4>
   35f60:	mov	r7, r0
   35f62:	str	r0, [sp, #12]
   35f64:	cmp	r0, #0
   35f66:	beq.n	36048 <error@@Base+0x6b44>
   35f68:	ldr.w	r8, [pc, #236]	; 36058 <error@@Base+0x6b54>
   35f6c:	add.w	r9, sp, #12
   35f70:	add.w	sl, sp, #16
   35f74:	add	r6, sp, #44	; 0x2c
   35f76:	add	r8, pc
   35f78:	movs	r3, #0
   35f7a:	str	r3, [sp, #4]
   35f7c:	mov	r1, r8
   35f7e:	mov	r0, r9
   35f80:	blx	6100 <strsep@plt>
   35f84:	mov	fp, r0
   35f86:	cbz	r0, 35fda <error@@Base+0x6ad6>
   35f88:	ldrb.w	r4, [fp]
   35f8c:	cmp	r4, #33	; 0x21
   35f8e:	itet	eq
   35f90:	ldrbeq.w	r2, [fp, #1]
   35f94:	movne	r2, r4
   35f96:	addeq.w	fp, fp, #1
   35f9a:	cmp	r2, #0
   35f9c:	beq.n	36028 <error@@Base+0x6b24>
   35f9e:	mov	r2, sl
   35fa0:	mov	r1, r6
   35fa2:	mov	r0, fp
   35fa4:	bl	35dbc <error@@Base+0x68b8>
   35fa8:	cmn.w	r0, #2
   35fac:	mov	ip, r0
   35fae:	beq.n	36030 <error@@Base+0x6b2c>
   35fb0:	cbnz	r0, 35ff8 <error@@Base+0x6af4>
   35fb2:	cmp	r5, #0
   35fb4:	beq.n	35f7c <error@@Base+0x6a78>
   35fb6:	ldr	r2, [sp, #16]
   35fb8:	add	r0, sp, #20
   35fba:	mov	r1, r6
   35fbc:	bl	35d00 <error@@Base+0x67fc>
   35fc0:	cmp	r0, #0
   35fc2:	bne.n	35f7c <error@@Base+0x6a78>
   35fc4:	cmp	r4, #33	; 0x21
   35fc6:	beq.n	3600c <error@@Base+0x6b08>
   35fc8:	mov	r1, r8
   35fca:	mov	r0, r9
   35fcc:	movs	r3, #1
   35fce:	str	r3, [sp, #4]
   35fd0:	blx	6100 <strsep@plt>
   35fd4:	mov	fp, r0
   35fd6:	cmp	r0, #0
   35fd8:	bne.n	35f88 <error@@Base+0x6a84>
   35fda:	mov	r0, r7
   35fdc:	blx	5904 <free@plt+0x4>
   35fe0:	ldr	r2, [pc, #120]	; (3605c <error@@Base+0x6b58>)
   35fe2:	ldr	r3, [pc, #112]	; (36054 <error@@Base+0x6b50>)
   35fe4:	add	r2, pc
   35fe6:	ldr	r3, [r2, r3]
   35fe8:	ldr	r2, [r3, #0]
   35fea:	ldr	r3, [sp, #68]	; 0x44
   35fec:	eors	r2, r3
   35fee:	bne.n	36044 <error@@Base+0x6b40>
   35ff0:	ldr	r0, [sp, #4]
   35ff2:	add	sp, #76	; 0x4c
   35ff4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35ff8:	cmp	r5, #0
   35ffa:	beq.n	35f7c <error@@Base+0x6a78>
   35ffc:	mov	r1, fp
   35ffe:	mov	r0, r5
   36000:	bl	2f780 <error@@Base+0x27c>
   36004:	cmp	r0, #1
   36006:	bne.n	35f7c <error@@Base+0x6a78>
   36008:	cmp	r4, #33	; 0x21
   3600a:	bne.n	35fc8 <error@@Base+0x6ac4>
   3600c:	mov.w	r3, #4294967295	; 0xffffffff
   36010:	str	r3, [sp, #4]
   36012:	b.n	35fda <error@@Base+0x6ad6>
   36014:	ldr	r1, [pc, #72]	; (36060 <error@@Base+0x6b5c>)
   36016:	mov	r2, r5
   36018:	ldr	r0, [pc, #72]	; (36064 <error@@Base+0x6b60>)
   3601a:	movs	r3, #0
   3601c:	add	r1, pc
   3601e:	str	r3, [sp, #4]
   36020:	add	r0, pc
   36022:	bl	2f68c <error@@Base+0x188>
   36026:	b.n	35fe0 <error@@Base+0x6adc>
   36028:	mvn.w	r3, #1
   3602c:	str	r3, [sp, #4]
   3602e:	b.n	35fda <error@@Base+0x6ad6>
   36030:	ldr	r1, [pc, #52]	; (36068 <error@@Base+0x6b64>)
   36032:	mov	r2, fp
   36034:	ldr	r0, [pc, #52]	; (3606c <error@@Base+0x6b68>)
   36036:	add	r1, pc
   36038:	str.w	ip, [sp, #4]
   3603c:	add	r0, pc
   3603e:	bl	2f68c <error@@Base+0x188>
   36042:	b.n	35fda <error@@Base+0x6ad6>
   36044:	blx	620c <__stack_chk_fail@plt>
   36048:	mov.w	r3, #4294967295	; 0xffffffff
   3604c:	str	r3, [sp, #4]
   3604e:	b.n	35fe0 <error@@Base+0x6adc>
   36050:	vst4.8	{d16-d19}, [r8], r5
   36054:	lsls	r4, r3, #25
   36056:	movs	r0, r0
   36058:	asrs	r6, r1, #15
   3605a:	movs	r2, r0
   3605c:	ldrb.w	r0, [ip, #5]
   36060:	bne.n	360b4 <error@@Base+0x6bb0>
   36062:	movs	r2, r0
   36064:	ldmia	r7, {r5, r6, r7}
   36066:	movs	r2, r0
   36068:	bne.n	36088 <error@@Base+0x6b84>
   3606a:	movs	r2, r0
   3606c:	ldmia	r7, {r3, r5, r6, r7}
   3606e:	movs	r2, r0
   36070:	ldr	r2, [pc, #320]	; (361b4 <error@@Base+0x6cb0>)
   36072:	ldr	r3, [pc, #324]	; (361b8 <error@@Base+0x6cb4>)
   36074:	add	r2, pc
   36076:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3607a:	sub	sp, #76	; 0x4c
   3607c:	ldr	r3, [r2, r3]
   3607e:	mov	r4, r1
   36080:	mov	r5, r0
   36082:	ldr	r3, [r3, #0]
   36084:	str	r3, [sp, #68]	; 0x44
   36086:	mov.w	r3, #0
   3608a:	cbz	r0, 36096 <error@@Base+0x6b92>
   3608c:	add	r1, sp, #20
   3608e:	bl	35b94 <error@@Base+0x6690>
   36092:	cmp	r0, #0
   36094:	bne.n	36196 <error@@Base+0x6c92>
   36096:	mov	r0, r4
   36098:	blx	6a18 <strdup@plt+0x4>
   3609c:	mov	sl, r0
   3609e:	str	r0, [sp, #12]
   360a0:	cmp	r0, #0
   360a2:	beq.w	361aa <error@@Base+0x6ca6>
   360a6:	ldr.w	r9, [pc, #276]	; 361bc <error@@Base+0x6cb8>
   360aa:	add.w	r8, sp, #12
   360ae:	movs	r7, #0
   360b0:	add	r9, pc
   360b2:	add.w	r9, r9, #16
   360b6:	ldr	r6, [pc, #264]	; (361c0 <error@@Base+0x6cbc>)
   360b8:	add	r6, pc
   360ba:	mov	r1, r6
   360bc:	mov	r0, r8
   360be:	blx	6100 <strsep@plt>
   360c2:	mov	r4, r0
   360c4:	cmp	r0, #0
   360c6:	beq.n	36144 <error@@Base+0x6c40>
   360c8:	ldrb	r3, [r4, #0]
   360ca:	cmp	r3, #0
   360cc:	beq.n	36130 <error@@Base+0x6c2c>
   360ce:	blx	6578 <strlen@plt>
   360d2:	cmp	r0, #49	; 0x31
   360d4:	mov	fp, r0
   360d6:	bhi.n	36162 <error@@Base+0x6c5e>
   360d8:	ldr	r1, [pc, #232]	; (361c4 <error@@Base+0x6cc0>)
   360da:	mov	r0, r4
   360dc:	add	r1, pc
   360de:	blx	5dc8 <strspn@plt>
   360e2:	cmp	fp, r0
   360e4:	beq.n	360f6 <error@@Base+0x6bf2>
   360e6:	ldr	r0, [pc, #224]	; (361c8 <error@@Base+0x6cc4>)
   360e8:	mov	r2, r4
   360ea:	mov	r1, r9
   360ec:	mov.w	r7, #4294967295	; 0xffffffff
   360f0:	add	r0, pc
   360f2:	bl	2f504 <error@@Base>
   360f6:	add	r1, sp, #44	; 0x2c
   360f8:	add	r2, sp, #16
   360fa:	mov	r0, r4
   360fc:	str	r1, [sp, #4]
   360fe:	bl	35dbc <error@@Base+0x68b8>
   36102:	adds	r1, r0, #1
   36104:	mov	r3, r0
   36106:	ldr	r1, [sp, #4]
   36108:	beq.n	36178 <error@@Base+0x6c74>
   3610a:	adds	r2, r0, #2
   3610c:	beq.n	36186 <error@@Base+0x6c82>
   3610e:	subs	r0, r5, #0
   36110:	it	ne
   36112:	movne	r0, #1
   36114:	cmp	r3, #0
   36116:	ite	eq
   36118:	moveq	r3, r0
   3611a:	movne	r3, #0
   3611c:	cmp	r3, #0
   3611e:	beq.n	360ba <error@@Base+0x6bb6>
   36120:	ldr	r2, [sp, #16]
   36122:	add	r0, sp, #20
   36124:	bl	35d00 <error@@Base+0x67fc>
   36128:	cmp	r0, #0
   3612a:	it	eq
   3612c:	moveq	r7, #1
   3612e:	b.n	360b6 <error@@Base+0x6bb2>
   36130:	ldr	r1, [pc, #152]	; (361cc <error@@Base+0x6cc8>)
   36132:	mov	r2, sl
   36134:	ldr	r0, [pc, #152]	; (361d0 <error@@Base+0x6ccc>)
   36136:	mov.w	r7, #4294967295	; 0xffffffff
   3613a:	add	r1, pc
   3613c:	add	r0, pc
   3613e:	adds	r1, #16
   36140:	bl	2f504 <error@@Base>
   36144:	mov	r0, sl
   36146:	blx	5904 <free@plt+0x4>
   3614a:	ldr	r2, [pc, #136]	; (361d4 <error@@Base+0x6cd0>)
   3614c:	ldr	r3, [pc, #104]	; (361b8 <error@@Base+0x6cb4>)
   3614e:	add	r2, pc
   36150:	ldr	r3, [r2, r3]
   36152:	ldr	r2, [r3, #0]
   36154:	ldr	r3, [sp, #68]	; 0x44
   36156:	eors	r2, r3
   36158:	bne.n	361b0 <error@@Base+0x6cac>
   3615a:	mov	r0, r7
   3615c:	add	sp, #76	; 0x4c
   3615e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36162:	ldr	r1, [pc, #116]	; (361d8 <error@@Base+0x6cd4>)
   36164:	mov	r2, r4
   36166:	ldr	r0, [pc, #116]	; (361dc <error@@Base+0x6cd8>)
   36168:	mov.w	r7, #4294967295	; 0xffffffff
   3616c:	add	r1, pc
   3616e:	add	r0, pc
   36170:	adds	r1, #16
   36172:	bl	2f504 <error@@Base>
   36176:	b.n	36144 <error@@Base+0x6c40>
   36178:	ldr	r0, [pc, #100]	; (361e0 <error@@Base+0x6cdc>)
   3617a:	mov	r1, r4
   3617c:	mov	r7, r3
   3617e:	add	r0, pc
   36180:	bl	2f504 <error@@Base>
   36184:	b.n	36144 <error@@Base+0x6c40>
   36186:	ldr	r0, [pc, #92]	; (361e4 <error@@Base+0x6ce0>)
   36188:	mov	r1, r4
   3618a:	mov.w	r7, #4294967295	; 0xffffffff
   3618e:	add	r0, pc
   36190:	bl	2f504 <error@@Base>
   36194:	b.n	36144 <error@@Base+0x6c40>
   36196:	ldr	r1, [pc, #80]	; (361e8 <error@@Base+0x6ce4>)
   36198:	mov	r2, r5
   3619a:	ldr	r0, [pc, #80]	; (361ec <error@@Base+0x6ce8>)
   3619c:	movs	r7, #0
   3619e:	add	r1, pc
   361a0:	add	r0, pc
   361a2:	adds	r1, #16
   361a4:	bl	2f68c <error@@Base+0x188>
   361a8:	b.n	3614a <error@@Base+0x6c46>
   361aa:	mov.w	r7, #4294967295	; 0xffffffff
   361ae:	b.n	3614a <error@@Base+0x6c46>
   361b0:	blx	620c <__stack_chk_fail@plt>
   361b4:	strb.w	r0, [ip, r5]
   361b8:	lsls	r4, r3, #25
   361ba:	movs	r0, r0
   361bc:	beq.n	360e8 <error@@Base+0x6be4>
   361be:	movs	r2, r0
   361c0:	asrs	r4, r1, #10
   361c2:	movs	r2, r0
   361c4:	ldmia	r7, {r3, r6, r7}
   361c6:	movs	r2, r0
   361c8:	ldmia	r7, {r4, r6, r7}
   361ca:	movs	r2, r0
   361cc:	beq.n	361e4 <error@@Base+0x6ce0>
   361ce:	movs	r2, r0
   361d0:	ldmia	r7!, {r5}
   361d2:	movs	r2, r0
   361d4:			; <UNDEFINED> instruction: 0xf7320005
   361d8:	ldmia	r7, {r3, r4, r6, r7}
   361da:	movs	r2, r0
   361dc:	ldmia	r7!, {r1, r4}
   361de:	movs	r2, r0
   361e0:	ldmia	r7!, {r1, r2, r4, r5, r6}
   361e2:	movs	r2, r0
   361e4:	ldmia	r7, {r1, r2, r7}
   361e6:	movs	r2, r0
   361e8:	ldmia	r7, {r1, r2, r5, r7}
   361ea:	movs	r2, r0
   361ec:	ldmia	r6, {r5, r6}
   361ee:	movs	r2, r0
   361f0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   361f4:	mov	r7, r1
   361f6:	ldr	r6, [pc, #208]	; (362c8 <error@@Base+0x6dc4>)
   361f8:	sub	sp, #28
   361fa:	ldr	r1, [pc, #208]	; (362cc <error@@Base+0x6dc8>)
   361fc:	mov	r8, r2
   361fe:	add	r6, pc
   36200:	ldr	r4, [pc, #204]	; (362d0 <error@@Base+0x6dcc>)
   36202:	ldr	r5, [pc, #208]	; (362d4 <error@@Base+0x6dd0>)
   36204:	ldr	r1, [r6, r1]
   36206:	add	r4, pc
   36208:	ldrd	r9, sl, [sp, #64]	; 0x40
   3620c:	ldr	r1, [r1, #0]
   3620e:	str	r1, [sp, #20]
   36210:	mov.w	r1, #0
   36214:	mov	r1, r4
   36216:	str	r7, [sp, #12]
   36218:	ldr	r4, [r4, r5]
   3621a:	cmp	r0, r4
   3621c:	ite	eq
   3621e:	moveq	r2, #1
   36220:	movne	r2, #4
   36222:	strh.w	r2, [sp, #16]
   36226:	cbz	r3, 3628c <error@@Base+0x6d88>
   36228:	add.w	fp, sp, #12
   3622c:	mov	r6, r0
   3622e:	mov	r5, r3
   36230:	movs	r4, #0
   36232:	add.w	r1, r8, r4
   36236:	subs	r2, r5, r4
   36238:	mov	r0, r7
   3623a:	blx	r6
   3623c:	adds	r3, r0, #1
   3623e:	mov	r1, r0
   36240:	beq.n	3627a <error@@Base+0x6d76>
   36242:	cbz	r0, 36270 <error@@Base+0x6d6c>
   36244:	add	r4, r0
   36246:	cmp.w	r9, #0
   3624a:	beq.n	36254 <error@@Base+0x6d50>
   3624c:	mov	r0, sl
   3624e:	blx	r9
   36250:	adds	r0, #1
   36252:	beq.n	362ac <error@@Base+0x6da8>
   36254:	cmp	r5, r4
   36256:	bhi.n	36232 <error@@Base+0x6d2e>
   36258:	ldr	r2, [pc, #124]	; (362d8 <error@@Base+0x6dd4>)
   3625a:	ldr	r3, [pc, #112]	; (362cc <error@@Base+0x6dc8>)
   3625c:	add	r2, pc
   3625e:	ldr	r3, [r2, r3]
   36260:	ldr	r2, [r3, #0]
   36262:	ldr	r3, [sp, #20]
   36264:	eors	r2, r3
   36266:	bne.n	362c2 <error@@Base+0x6dbe>
   36268:	mov	r0, r4
   3626a:	add	sp, #28
   3626c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36270:	blx	676c <__errno_location@plt>
   36274:	movs	r3, #32
   36276:	str	r3, [r0, #0]
   36278:	b.n	36258 <error@@Base+0x6d54>
   3627a:	str	r0, [sp, #0]
   3627c:	blx	676c <__errno_location@plt>
   36280:	ldr	r1, [sp, #0]
   36282:	ldr	r2, [r0, #0]
   36284:	cmp	r2, #4
   36286:	beq.n	36290 <error@@Base+0x6d8c>
   36288:	cmp	r2, #11
   3628a:	beq.n	362b6 <error@@Base+0x6db2>
   3628c:	movs	r4, #0
   3628e:	b.n	36258 <error@@Base+0x6d54>
   36290:	strd	r0, r2, [sp]
   36294:	cmp.w	r9, #0
   36298:	beq.n	36254 <error@@Base+0x6d50>
   3629a:	movs	r1, #0
   3629c:	mov	r0, sl
   3629e:	blx	r9
   362a0:	ldrd	r3, r2, [sp]
   362a4:	adds	r0, #1
   362a6:	bne.n	36254 <error@@Base+0x6d50>
   362a8:	str	r2, [r3, #0]
   362aa:	b.n	36258 <error@@Base+0x6d54>
   362ac:	blx	676c <__errno_location@plt>
   362b0:	movs	r3, #4
   362b2:	str	r3, [r0, #0]
   362b4:	b.n	36258 <error@@Base+0x6d54>
   362b6:	mov	r2, r1
   362b8:	mov	r0, fp
   362ba:	movs	r1, #1
   362bc:	blx	5ea4 <poll@plt>
   362c0:	b.n	36254 <error@@Base+0x6d50>
   362c2:	blx	620c <__stack_chk_fail@plt>
   362c6:	nop
   362c8:			; <UNDEFINED> instruction: 0xf6820005
   362cc:	lsls	r4, r3, #25
   362ce:	movs	r0, r0
   362d0:			; <UNDEFINED> instruction: 0xf67a0005
   362d4:	lsls	r4, r6, #26
   362d6:	movs	r0, r0
   362d8:			; <UNDEFINED> instruction: 0xf6240005
   362dc:	push	{r4, lr}
   362de:	sub	sp, #8
   362e0:	movs	r4, #0
   362e2:	strd	r4, r4, [sp]
   362e6:	bl	361f0 <error@@Base+0x6cec>
   362ea:	add	sp, #8
   362ec:	pop	{r4, pc}
   362ee:	nop
   362f0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   362f4:	mov	r7, r0
   362f6:	ldr	r0, [pc, #392]	; (36480 <error@@Base+0x6f7c>)
   362f8:	mov	r8, r1
   362fa:	ldr	r1, [pc, #392]	; (36484 <error@@Base+0x6f80>)
   362fc:	sub.w	sp, sp, #8192	; 0x2000
   36300:	add	r0, pc
   36302:	sub	sp, #36	; 0x24
   36304:	mov	r4, r3
   36306:	add.w	r3, sp, #8192	; 0x2000
   3630a:	ldr	r1, [r0, r1]
   3630c:	adds	r3, #28
   3630e:	ldr	r5, [pc, #376]	; (36488 <error@@Base+0x6f84>)
   36310:	cmp.w	r4, #1024	; 0x400
   36314:	ldr	r1, [r1, #0]
   36316:	str	r1, [r3, #0]
   36318:	mov.w	r1, #0
   3631c:	add.w	r3, sp, #8256	; 0x2040
   36320:	add.w	r3, r3, #8
   36324:	add	r5, pc
   36326:	ldr	r3, [r3, #0]
   36328:	str	r3, [sp, #4]
   3632a:	add.w	r3, sp, #8256	; 0x2040
   3632e:	add.w	r3, r3, #12
   36332:	ldr	r3, [r3, #0]
   36334:	str	r3, [sp, #8]
   36336:	bls.n	36368 <error@@Base+0x6e64>
   36338:	blx	676c <__errno_location@plt>
   3633c:	mov.w	r9, #0
   36340:	movs	r3, #22
   36342:	str	r3, [r0, #0]
   36344:	ldr	r1, [pc, #324]	; (3648c <error@@Base+0x6f88>)
   36346:	add.w	r3, sp, #8192	; 0x2000
   3634a:	ldr	r2, [pc, #312]	; (36484 <error@@Base+0x6f80>)
   3634c:	adds	r3, #28
   3634e:	add	r1, pc
   36350:	ldr	r2, [r1, r2]
   36352:	ldr	r1, [r2, #0]
   36354:	ldr	r2, [r3, #0]
   36356:	eors	r1, r2
   36358:	bne.w	36472 <error@@Base+0x6f6e>
   3635c:	mov	r0, r9
   3635e:	add.w	sp, sp, #8192	; 0x2000
   36362:	add	sp, #36	; 0x24
   36364:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36368:	add	r6, sp, #32
   3636a:	mov	r1, r2
   3636c:	sub.w	sl, r6, #4
   36370:	mov.w	r3, #8192	; 0x2000
   36374:	lsls	r2, r4, #3
   36376:	mov.w	r9, #0
   3637a:	mov	r0, sl
   3637c:	blx	57f8 <__memcpy_chk@plt>
   36380:	ldr	r3, [pc, #268]	; (36490 <error@@Base+0x6f8c>)
   36382:	str.w	r8, [r6, #-12]!
   36386:	ldr	r3, [r5, r3]
   36388:	cmp	r7, r3
   3638a:	ite	eq
   3638c:	moveq	r3, #1
   3638e:	movne	r3, #4
   36390:	strh	r3, [r6, #4]
   36392:	cmp	r4, #0
   36394:	beq.n	36404 <error@@Base+0x6f00>
   36396:	ldr.w	r2, [sl, #4]
   3639a:	cmp	r2, #0
   3639c:	beq.n	36344 <error@@Base+0x6e40>
   3639e:	mov	r2, r4
   363a0:	mov	r1, sl
   363a2:	mov	r0, r8
   363a4:	blx	r7
   363a6:	adds	r3, r0, #1
   363a8:	mov	r5, r0
   363aa:	beq.n	363f4 <error@@Base+0x6ef0>
   363ac:	cbz	r0, 3640a <error@@Base+0x6f06>
   363ae:	add	r9, r0
   363b0:	mov	fp, r0
   363b2:	ldr.w	r3, [sl, #4]
   363b6:	cmp	r3, fp
   363b8:	bhi.n	3642e <error@@Base+0x6f2a>
   363ba:	mov	r0, r4
   363bc:	mov.w	r1, #4294967295	; 0xffffffff
   363c0:	sub.w	fp, fp, r3
   363c4:	bl	54314 <mkdtemp@@Base+0x2338>
   363c8:	add.w	sl, sl, #8
   363cc:	mov	r4, r0
   363ce:	cmp	r0, #0
   363d0:	bne.n	363b2 <error@@Base+0x6eae>
   363d2:	cmp.w	fp, #0
   363d6:	bne.n	36466 <error@@Base+0x6f62>
   363d8:	ldr	r3, [sp, #4]
   363da:	cmp	r3, #0
   363dc:	beq.n	36344 <error@@Base+0x6e40>
   363de:	ldrd	r3, r0, [sp, #4]
   363e2:	mov	r1, r5
   363e4:	blx	r3
   363e6:	adds	r0, #1
   363e8:	bne.n	36344 <error@@Base+0x6e40>
   363ea:	blx	676c <__errno_location@plt>
   363ee:	movs	r3, #4
   363f0:	str	r3, [r0, #0]
   363f2:	b.n	36344 <error@@Base+0x6e40>
   363f4:	blx	676c <__errno_location@plt>
   363f8:	ldr	r3, [r0, #0]
   363fa:	mov	fp, r0
   363fc:	cmp	r3, #4
   363fe:	beq.n	36414 <error@@Base+0x6f10>
   36400:	cmp	r3, #11
   36402:	beq.n	3645a <error@@Base+0x6f56>
   36404:	mov.w	r9, #0
   36408:	b.n	36344 <error@@Base+0x6e40>
   3640a:	blx	676c <__errno_location@plt>
   3640e:	movs	r3, #32
   36410:	str	r3, [r0, #0]
   36412:	b.n	36344 <error@@Base+0x6e40>
   36414:	str	r3, [sp, #12]
   36416:	ldr	r3, [sp, #4]
   36418:	cmp	r3, #0
   3641a:	beq.n	36396 <error@@Base+0x6e92>
   3641c:	ldr	r0, [sp, #8]
   3641e:	movs	r1, #0
   36420:	blx	r3
   36422:	ldr	r3, [sp, #12]
   36424:	adds	r0, #1
   36426:	bne.n	36396 <error@@Base+0x6e92>
   36428:	str.w	r3, [fp]
   3642c:	b.n	36344 <error@@Base+0x6e40>
   3642e:	cmp.w	fp, #0
   36432:	beq.n	36476 <error@@Base+0x6f72>
   36434:	sub.w	r3, r3, fp
   36438:	str.w	r3, [sl, #4]
   3643c:	ldr	r3, [sp, #4]
   3643e:	ldr.w	r1, [sl]
   36442:	add	r1, fp
   36444:	str.w	r1, [sl]
   36448:	cmp	r3, #0
   3644a:	beq.n	36396 <error@@Base+0x6e92>
   3644c:	ldrd	r3, r0, [sp, #4]
   36450:	mov	r1, r5
   36452:	blx	r3
   36454:	adds	r0, #1
   36456:	bne.n	36396 <error@@Base+0x6e92>
   36458:	b.n	363ea <error@@Base+0x6ee6>
   3645a:	mov	r2, r5
   3645c:	movs	r1, #1
   3645e:	mov	r0, r6
   36460:	blx	5ea4 <poll@plt>
   36464:	b.n	36396 <error@@Base+0x6e92>
   36466:	blx	676c <__errno_location@plt>
   3646a:	mov	r9, r4
   3646c:	movs	r3, #14
   3646e:	str	r3, [r0, #0]
   36470:	b.n	36344 <error@@Base+0x6e40>
   36472:	blx	620c <__stack_chk_fail@plt>
   36476:	ldr	r3, [sp, #4]
   36478:	cmp	r3, #0
   3647a:	beq.n	36396 <error@@Base+0x6e92>
   3647c:	b.n	3644c <error@@Base+0x6f48>
   3647e:	nop
   36480:			; <UNDEFINED> instruction: 0xf5800005
   36484:	lsls	r4, r3, #25
   36486:	movs	r0, r0
   36488:	adcs.w	r0, ip, #8716288	; 0x850000
   3648c:			; <UNDEFINED> instruction: 0xf5320005
   36490:	lsls	r0, r5, #26
   36492:	movs	r0, r0
   36494:	push	{r4, lr}
   36496:	sub	sp, #8
   36498:	movs	r4, #0
   3649a:	strd	r4, r4, [sp]
   3649e:	bl	362f0 <error@@Base+0x6dec>
   364a2:	add	sp, #8
   364a4:	pop	{r4, pc}
   364a6:	nop
   364a8:	push	{r3, r4, r5, lr}
   364aa:	mov	r5, r1
   364ac:	mov	r1, r0
   364ae:	ldr	r0, [pc, #80]	; (36500 <error@@Base+0x6ffc>)
   364b0:	mov	r4, r2
   364b2:	mov	r2, r5
   364b4:	add	r0, pc
   364b6:	bl	2f590 <error@@Base+0x8c>
   364ba:	movs	r1, #3
   364bc:	mov	r0, r4
   364be:	bl	32560 <error@@Base+0x305c>
   364c2:	mov	r1, r0
   364c4:	cbnz	r0, 364d2 <error@@Base+0x6fce>
   364c6:	mov	r1, r5
   364c8:	mov	r0, r4
   364ca:	bl	32498 <error@@Base+0x2f94>
   364ce:	mov	r1, r0
   364d0:	cbz	r0, 364e4 <error@@Base+0x6fe0>
   364d2:	ldr	r3, [pc, #48]	; (36504 <error@@Base+0x7000>)
   364d4:	mov	r0, r4
   364d6:	ldr	r2, [pc, #48]	; (36508 <error@@Base+0x7004>)
   364d8:	add	r3, pc
   364da:	add	r2, pc
   364dc:	bl	31c44 <error@@Base+0x2740>
   364e0:	movs	r0, #0
   364e2:	pop	{r3, r4, r5, pc}
   364e4:	mov	r0, r4
   364e6:	bl	32628 <error@@Base+0x3124>
   364ea:	mov	r1, r0
   364ec:	cmp	r0, #0
   364ee:	bne.n	364d2 <error@@Base+0x6fce>
   364f0:	mov	r0, r4
   364f2:	bl	31cc8 <error@@Base+0x27c4>
   364f6:	mov	r1, r0
   364f8:	cmp	r0, #0
   364fa:	beq.n	364e0 <error@@Base+0x6fdc>
   364fc:	b.n	364d2 <error@@Base+0x6fce>
   364fe:	nop
   36500:	ldmia	r4, {r3, r4, r5, r7}
   36502:	movs	r2, r0
   36504:	ldmia	r5, {r2, r5}
   36506:	movs	r2, r0
   36508:	adcs.w	r0, sl, #1
   3650c:	mov	r2, r1
   3650e:	mov	r1, r0
   36510:	ldr	r0, [pc, #12]	; (36520 <error@@Base+0x701c>)
   36512:	push	{r3, lr}
   36514:	add	r0, pc
   36516:	bl	2f590 <error@@Base+0x8c>
   3651a:	movs	r0, #0
   3651c:	pop	{r3, pc}
   3651e:	nop
   36520:	ldmia	r4!, {r7}
   36522:	movs	r2, r0
   36524:	add.w	r3, r0, #28
   36528:	add.w	r2, r0, #1048	; 0x418
   3652c:	str.w	r1, [r3, #4]!
   36530:	cmp	r3, r2
   36532:	bne.n	3652c <error@@Base+0x7028>
   36534:	bx	lr
   36536:	nop
   36538:	cmp	r2, #254	; 0xfe
   3653a:	it	cs
   3653c:	movcs	r2, #254	; 0xfe
   3653e:	cmp	r2, r1
   36540:	bcc.n	36552 <error@@Base+0x704e>
   36542:	add.w	r0, r0, r1, lsl #2
   36546:	adds	r0, #28
   36548:	adds	r1, #1
   3654a:	str.w	r3, [r0, #4]!
   3654e:	cmp	r2, r1
   36550:	bcs.n	36548 <error@@Base+0x7044>
   36552:	bx	lr
   36554:	adds	r1, #8
   36556:	str.w	r2, [r0, r1, lsl #2]
   3655a:	bx	lr
   3655c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   36560:	mov	r4, r2
   36562:	ldr	r2, [pc, #192]	; (36624 <error@@Base+0x7120>)
   36564:	sub	sp, #20
   36566:	ldr	r3, [pc, #192]	; (36628 <error@@Base+0x7124>)
   36568:	add	r7, sp, #8
   3656a:	add	r2, pc
   3656c:	ldr.w	r8, [pc, #188]	; 3662c <error@@Base+0x7128>
   36570:	add.w	r6, sp, #7
   36574:	mov	r9, r0
   36576:	ldr	r3, [r2, r3]
   36578:	add	r8, pc
   3657a:	mov	r5, r1
   3657c:	ldr	r3, [r3, #0]
   3657e:	str	r3, [sp, #12]
   36580:	mov.w	r3, #0
   36584:	mov	r2, r7
   36586:	mov	r1, r6
   36588:	mov	r0, r9
   3658a:	cbnz	r5, 365d8 <error@@Base+0x70d4>
   3658c:	bl	33090 <error@@Base+0x3b8c>
   36590:	cbnz	r0, 365c2 <error@@Base+0x70be>
   36592:	ldrb.w	r0, [sp, #7]
   36596:	subs	r3, r0, #1
   36598:	uxtb	r3, r3
   3659a:	cmp	r3, #253	; 0xfd
   3659c:	bhi.n	365f0 <error@@Base+0x70ec>
   3659e:	add.w	r3, r0, #8
   365a2:	ldr.w	r3, [r9, r3, lsl #2]
   365a6:	cbz	r3, 365f0 <error@@Base+0x70ec>
   365a8:	ldr.w	r2, [r9, #1052]	; 0x41c
   365ac:	cbnz	r2, 36606 <error@@Base+0x7102>
   365ae:	ldr	r1, [sp, #8]
   365b0:	mov	r2, r9
   365b2:	blx	r3
   365b4:	cbnz	r0, 365c2 <error@@Base+0x70be>
   365b6:	cmp	r4, #0
   365b8:	beq.n	36584 <error@@Base+0x7080>
   365ba:	ldr	r3, [r4, #0]
   365bc:	cmp	r3, #0
   365be:	beq.n	36584 <error@@Base+0x7080>
   365c0:	movs	r0, #0
   365c2:	ldr	r2, [pc, #108]	; (36630 <error@@Base+0x712c>)
   365c4:	ldr	r3, [pc, #96]	; (36628 <error@@Base+0x7124>)
   365c6:	add	r2, pc
   365c8:	ldr	r3, [r2, r3]
   365ca:	ldr	r2, [r3, #0]
   365cc:	ldr	r3, [sp, #12]
   365ce:	eors	r2, r3
   365d0:	bne.n	36620 <error@@Base+0x711c>
   365d2:	add	sp, #20
   365d4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   365d8:	bl	32f2c <error@@Base+0x3a28>
   365dc:	cmp	r0, #0
   365de:	bne.n	365c2 <error@@Base+0x70be>
   365e0:	ldrb.w	r0, [sp, #7]
   365e4:	cmp	r0, #0
   365e6:	beq.n	365c0 <error@@Base+0x70bc>
   365e8:	subs	r3, r0, #1
   365ea:	uxtb	r3, r3
   365ec:	cmp	r3, #253	; 0xfd
   365ee:	bls.n	3659e <error@@Base+0x709a>
   365f0:	ldr	r1, [pc, #64]	; (36634 <error@@Base+0x7130>)
   365f2:	mov	r2, r0
   365f4:	mov	r0, r9
   365f6:	add	r1, pc
   365f8:	bl	3278c <error@@Base+0x3288>
   365fc:	cmp	r0, #0
   365fe:	it	eq
   36600:	mvneq.w	r0, #28
   36604:	b.n	365c2 <error@@Base+0x70be>
   36606:	mov	r1, r0
   36608:	mov	r0, r8
   3660a:	bl	2f68c <error@@Base+0x188>
   3660e:	ldr.w	r0, [r9, #1052]	; 0x41c
   36612:	mov.w	r1, #4294967295	; 0xffffffff
   36616:	bl	54314 <mkdtemp@@Base+0x2338>
   3661a:	str.w	r0, [r9, #1052]	; 0x41c
   3661e:	b.n	36584 <error@@Base+0x7080>
   36620:	blx	620c <__stack_chk_fail@plt>
   36624:			; <UNDEFINED> instruction: 0xf3160005
   36628:	lsls	r4, r3, #25
   3662a:	movs	r0, r0
   3662c:	ldmia	r4!, {r3, r6}
   3662e:	movs	r2, r0
   36630:			; <UNDEFINED> instruction: 0xf2ba0005
   36634:	ldmia	r3!, {r1, r2, r5, r6, r7}
   36636:	movs	r2, r0
   36638:	push	{r4, lr}
   3663a:	mov	r4, r0
   3663c:	bl	3655c <error@@Base+0x7058>
   36640:	cbnz	r0, 36644 <error@@Base+0x7140>
   36642:	pop	{r4, pc}
   36644:	ldr	r3, [pc, #20]	; (3665c <error@@Base+0x7158>)
   36646:	mov	r1, r0
   36648:	ldr	r2, [pc, #20]	; (36660 <error@@Base+0x715c>)
   3664a:	mov	r0, r4
   3664c:	add	r3, pc
   3664e:	ldmia.w	sp!, {r4, lr}
   36652:	add	r2, pc
   36654:	adds	r3, #24
   36656:	b.w	31c44 <error@@Base+0x2740>
   3665a:	nop
   3665c:	ldmia	r3!, {r4, r5, r7}
   3665e:	movs	r2, r0
   36660:	vaddl.s32	q8, d2, d1
   36664:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   36668:	movs	r7, #0
   3666a:	ldr.w	r8, [pc, #84]	; 366c0 <error@@Base+0x71bc>
   3666e:	mov	r9, r0
   36670:	ldr.w	sl, [pc, #80]	; 366c4 <error@@Base+0x71c0>
   36674:	mov	r6, r7
   36676:	add	r8, pc
   36678:	movs	r4, #9
   3667a:	add	sl, pc
   3667c:	b.n	36688 <error@@Base+0x7184>
   3667e:	strb.w	r9, [r4, r5]
   36682:	blx	6578 <strlen@plt>
   36686:	mov	r4, r0
   36688:	adds	r5, r6, r4
   3668a:	mov	r0, r7
   3668c:	adds	r1, r5, #2
   3668e:	blx	601c <realloc@plt>
   36692:	adds	r2, r4, #1
   36694:	mov	r1, sl
   36696:	mov	r4, r0
   36698:	add	r0, r6
   3669a:	adds	r6, r5, #1
   3669c:	cbz	r4, 366b6 <error@@Base+0x71b2>
   3669e:	blx	6524 <memcpy@plt+0x4>
   366a2:	ldr.w	sl, [r8, #28]!
   366a6:	mov	r7, r4
   366a8:	mov	r0, sl
   366aa:	cmp.w	sl, #0
   366ae:	bne.n	3667e <error@@Base+0x717a>
   366b0:	mov	r0, r4
   366b2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   366b6:	mov	r0, r7
   366b8:	blx	5904 <free@plt+0x4>
   366bc:	b.n	366b0 <error@@Base+0x71ac>
   366be:	nop
   366c0:			; <UNDEFINED> instruction: 0xead20005
   366c4:	stc2	0, cr0, [r2], {1}
   366c8:	push	{r3, r4, r5, r6, r7, lr}
   366ca:	mov	r6, r0
   366cc:	ldr	r7, [pc, #136]	; (36758 <error@@Base+0x7254>)
   366ce:	mov	r5, r1
   366d0:	ldr	r3, [pc, #136]	; (3675c <error@@Base+0x7258>)
   366d2:	add	r7, pc
   366d4:	add	r3, pc
   366d6:	mov	r1, r3
   366d8:	mov	r0, r5
   366da:	blx	66f4 <strcmp@plt+0x4>
   366de:	mov	r4, r0
   366e0:	cbnz	r0, 366e8 <error@@Base+0x71e4>
   366e2:	cbnz	r6, 366f6 <error@@Base+0x71f2>
   366e4:	mov	r0, r4
   366e6:	pop	{r3, r4, r5, r6, r7, pc}
   366e8:	ldr.w	r3, [r7, #28]!
   366ec:	cmp	r3, #0
   366ee:	bne.n	366d6 <error@@Base+0x71d2>
   366f0:	mvn.w	r4, #9
   366f4:	b.n	366e4 <error@@Base+0x71e0>
   366f6:	ldr	r3, [r7, #4]
   366f8:	cmp	r3, #1
   366fa:	str	r3, [r6, #20]
   366fc:	beq.n	3673a <error@@Base+0x7236>
   366fe:	ldr	r3, [r7, #20]
   36700:	adds	r2, r3, #7
   36702:	bics.w	r3, r3, r3, asr #32
   36706:	it	cs
   36708:	movcs	r3, r2
   3670a:	asrs	r3, r3, #3
   3670c:	str	r3, [r6, #8]
   3670e:	ldr	r3, [r7, #16]
   36710:	str	r0, [r6, #32]
   36712:	adds	r2, r3, #7
   36714:	bics.w	r3, r3, r3, asr #32
   36718:	it	cs
   3671a:	movcs	r3, r2
   3671c:	asrs	r3, r3, #3
   3671e:	str	r3, [r6, #16]
   36720:	ldr	r3, [r7, #12]
   36722:	cmp	r3, #0
   36724:	beq.n	36732 <error@@Base+0x722e>
   36726:	add.w	r2, r3, #7
   3672a:	it	lt
   3672c:	movlt	r3, r2
   3672e:	asrs	r3, r3, #3
   36730:	str	r3, [r6, #8]
   36732:	ldr	r3, [r7, #24]
   36734:	mov	r0, r4
   36736:	str	r3, [r6, #24]
   36738:	pop	{r3, r4, r5, r6, r7, pc}
   3673a:	ldr	r0, [r7, #8]
   3673c:	bl	409b8 <error@@Base+0x114b4>
   36740:	str	r0, [r6, #28]
   36742:	cbz	r0, 36750 <error@@Base+0x724c>
   36744:	ldr	r0, [r7, #8]
   36746:	bl	409b4 <error@@Base+0x114b0>
   3674a:	str	r0, [r6, #8]
   3674c:	str	r0, [r6, #16]
   3674e:	b.n	36720 <error@@Base+0x721c>
   36750:	mvn.w	r4, #1
   36754:	b.n	366e4 <error@@Base+0x71e0>
   36756:	nop
   36758:	orns	r0, r6, r5
   3675c:	umull	r0, r0, r8, r1
   36760:	push	{r4, lr}
   36762:	mov	r4, r0
   36764:	ldr	r0, [r0, #12]
   36766:	cbz	r0, 36776 <error@@Base+0x7272>
   36768:	ldr	r3, [r4, #20]
   3676a:	cmp	r3, #2
   3676c:	beq.n	3677c <error@@Base+0x7278>
   3676e:	cmp	r3, #3
   36770:	beq.n	3679e <error@@Base+0x729a>
   36772:	cmp	r3, #1
   36774:	beq.n	36788 <error@@Base+0x7284>
   36776:	mvn.w	r0, #9
   3677a:	pop	{r4, pc}
   3677c:	bl	3cd50 <error@@Base+0xd84c>
   36780:	str	r0, [r4, #32]
   36782:	cbz	r0, 367a8 <error@@Base+0x72a4>
   36784:	movs	r0, #0
   36786:	pop	{r4, pc}
   36788:	ldr	r3, [r4, #28]
   3678a:	cmp	r3, #0
   3678c:	beq.n	36776 <error@@Base+0x7272>
   3678e:	mov	r1, r0
   36790:	ldr	r2, [r4, #16]
   36792:	mov	r0, r3
   36794:	bl	40a0c <error@@Base+0x11508>
   36798:	cmp	r0, #0
   3679a:	bge.n	36784 <error@@Base+0x7280>
   3679c:	b.n	36776 <error@@Base+0x7272>
   3679e:	bl	3dc50 <error@@Base+0xe74c>
   367a2:	str	r0, [r4, #32]
   367a4:	cmp	r0, #0
   367a6:	bne.n	36784 <error@@Base+0x7280>
   367a8:	mvn.w	r0, #1
   367ac:	pop	{r4, pc}
   367ae:	nop
   367b0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   367b4:	mov	r7, r2
   367b6:	ldr	r2, [pc, #248]	; (368b0 <error@@Base+0x73ac>)
   367b8:	mov	r8, r3
   367ba:	ldr	r3, [pc, #248]	; (368b4 <error@@Base+0x73b0>)
   367bc:	mov	r4, r0
   367be:	add	r2, pc
   367c0:	ldr	r0, [r0, #8]
   367c2:	sub	sp, #16
   367c4:	ldr	r3, [r2, r3]
   367c6:	cmp	r0, #64	; 0x40
   367c8:	ldr	r5, [sp, #40]	; 0x28
   367ca:	ldr	r3, [r3, #0]
   367cc:	str	r3, [sp, #12]
   367ce:	mov.w	r3, #0
   367d2:	bhi.n	368a6 <error@@Base+0x73a2>
   367d4:	ldr	r0, [r4, #20]
   367d6:	mov	r6, r1
   367d8:	cmp	r0, #2
   367da:	beq.n	36800 <error@@Base+0x72fc>
   367dc:	cmp	r0, #3
   367de:	beq.n	36882 <error@@Base+0x737e>
   367e0:	cmp	r0, #1
   367e2:	it	ne
   367e4:	mvnne.w	r0, #9
   367e8:	beq.n	3683a <error@@Base+0x7336>
   367ea:	ldr	r2, [pc, #204]	; (368b8 <error@@Base+0x73b4>)
   367ec:	ldr	r3, [pc, #196]	; (368b4 <error@@Base+0x73b0>)
   367ee:	add	r2, pc
   367f0:	ldr	r3, [r2, r3]
   367f2:	ldr	r2, [r3, #0]
   367f4:	ldr	r3, [sp, #12]
   367f6:	eors	r2, r3
   367f8:	bne.n	368ac <error@@Base+0x73a8>
   367fa:	add	sp, #16
   367fc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   36800:	mov	r2, r8
   36802:	mov	r1, r7
   36804:	ldr	r0, [r4, #32]
   36806:	movs	r3, #0
   36808:	rev	r6, r6
   3680a:	str	r3, [sp, #4]
   3680c:	str	r6, [sp, #8]
   3680e:	bl	3d354 <error@@Base+0xde50>
   36812:	ldr	r1, [pc, #168]	; (368bc <error@@Base+0x73b8>)
   36814:	add	r2, sp, #4
   36816:	ldr	r0, [r4, #32]
   36818:	add	r1, pc
   3681a:	bl	3cfbc <error@@Base+0xdab8>
   3681e:	mov	r0, r5
   36820:	cmp	r5, #0
   36822:	beq.n	367ea <error@@Base+0x72e6>
   36824:	ldr	r2, [r4, #8]
   36826:	ldr	r3, [sp, #44]	; 0x2c
   36828:	ldr	r1, [pc, #148]	; (368c0 <error@@Base+0x73bc>)
   3682a:	cmp	r2, r3
   3682c:	add	r1, pc
   3682e:	it	cs
   36830:	movcs	r2, r3
   36832:	blx	6524 <memcpy@plt+0x4>
   36836:	movs	r0, #0
   36838:	b.n	367ea <error@@Base+0x72e6>
   3683a:	mov	r6, sp
   3683c:	mov	r0, r6
   3683e:	bl	37c44 <error@@Base+0x8740>
   36842:	movs	r2, #0
   36844:	ldr	r0, [r4, #28]
   36846:	mov	r1, r2
   36848:	bl	40a0c <error@@Base+0x11508>
   3684c:	cmp	r0, #0
   3684e:	blt.n	3687c <error@@Base+0x7378>
   36850:	ldr	r0, [r4, #28]
   36852:	mov	r1, r6
   36854:	movs	r2, #4
   36856:	bl	40aa0 <error@@Base+0x1159c>
   3685a:	cmp	r0, #0
   3685c:	blt.n	3687c <error@@Base+0x7378>
   3685e:	ldr	r0, [r4, #28]
   36860:	mov	r2, r8
   36862:	mov	r1, r7
   36864:	bl	40aa0 <error@@Base+0x1159c>
   36868:	cmp	r0, #0
   3686a:	blt.n	3687c <error@@Base+0x7378>
   3686c:	ldr	r1, [pc, #84]	; (368c4 <error@@Base+0x73c0>)
   3686e:	movs	r2, #64	; 0x40
   36870:	ldr	r0, [r4, #28]
   36872:	add	r1, pc
   36874:	bl	40ab0 <error@@Base+0x115ac>
   36878:	cmp	r0, #0
   3687a:	bge.n	3681e <error@@Base+0x731a>
   3687c:	mvn.w	r0, #21
   36880:	b.n	367ea <error@@Base+0x72e6>
   36882:	add	r6, sp, #4
   36884:	mov	r2, r1
   36886:	movs	r3, #0
   36888:	mov	r0, r6
   3688a:	bl	37c20 <error@@Base+0x871c>
   3688e:	mov	r2, r8
   36890:	mov	r1, r7
   36892:	ldr	r0, [r4, #32]
   36894:	bl	3e428 <error@@Base+0xef24>
   36898:	ldr	r1, [pc, #44]	; (368c8 <error@@Base+0x73c4>)
   3689a:	ldr	r0, [r4, #32]
   3689c:	mov	r2, r6
   3689e:	add	r1, pc
   368a0:	bl	3def8 <error@@Base+0xe9f4>
   368a4:	b.n	3681e <error@@Base+0x731a>
   368a6:	mov.w	r0, #4294967295	; 0xffffffff
   368aa:	b.n	367ea <error@@Base+0x72e6>
   368ac:	blx	620c <__stack_chk_fail@plt>
   368b0:			; <UNDEFINED> instruction: 0xf0c20005
   368b4:	lsls	r4, r3, #25
   368b6:	movs	r0, r0
   368b8:	eors.w	r0, r2, #5
   368bc:	lsrs	r4, r1, #12
   368be:	movs	r6, r0
   368c0:	lsrs	r0, r7, #11
   368c2:	movs	r6, r0
   368c4:	lsrs	r2, r6, #10
   368c6:	movs	r6, r0
   368c8:	lsrs	r6, r0, #10
   368ca:	movs	r6, r0
   368cc:	push	{r4, r5, r6, r7, lr}
   368ce:	sub	sp, #84	; 0x54
   368d0:	ldr	r7, [pc, #88]	; (3692c <error@@Base+0x7428>)
   368d2:	ldr	r6, [pc, #92]	; (36930 <error@@Base+0x742c>)
   368d4:	add	r7, pc
   368d6:	ldr	r5, [sp, #108]	; 0x6c
   368d8:	ldr	r6, [r7, r6]
   368da:	ldr	r7, [sp, #104]	; 0x68
   368dc:	ldr	r6, [r6, #0]
   368de:	str	r6, [sp, #76]	; 0x4c
   368e0:	mov.w	r6, #0
   368e4:	ldr	r6, [r0, #8]
   368e6:	cmp	r6, r5
   368e8:	bhi.n	36920 <error@@Base+0x741c>
   368ea:	movs	r5, #64	; 0x40
   368ec:	str	r5, [sp, #4]
   368ee:	add	r5, sp, #12
   368f0:	str	r5, [sp, #0]
   368f2:	mov	r4, r0
   368f4:	bl	367b0 <error@@Base+0x72ac>
   368f8:	cbnz	r0, 3690c <error@@Base+0x7408>
   368fa:	ldr	r2, [r4, #8]
   368fc:	mov	r1, r7
   368fe:	mov	r0, r5
   36900:	bl	5299c <mkdtemp@@Base+0x9c0>
   36904:	cmp	r0, #0
   36906:	it	ne
   36908:	mvnne.w	r0, #29
   3690c:	ldr	r2, [pc, #36]	; (36934 <error@@Base+0x7430>)
   3690e:	ldr	r3, [pc, #32]	; (36930 <error@@Base+0x742c>)
   36910:	add	r2, pc
   36912:	ldr	r3, [r2, r3]
   36914:	ldr	r2, [r3, #0]
   36916:	ldr	r3, [sp, #76]	; 0x4c
   36918:	eors	r2, r3
   3691a:	bne.n	36926 <error@@Base+0x7422>
   3691c:	add	sp, #84	; 0x54
   3691e:	pop	{r4, r5, r6, r7, pc}
   36920:	mvn.w	r0, #9
   36924:	b.n	3690c <error@@Base+0x7408>
   36926:	blx	620c <__stack_chk_fail@plt>
   3692a:	nop
   3692c:	vaddl.s32	q0, d12, d5
   36930:	lsls	r4, r3, #25
   36932:	movs	r0, r0
   36934:	vhadd.s<illegal width 64>	d16, d0, d5
   36938:	push	{r4, lr}
   3693a:	mov	r4, r0
   3693c:	ldr	r3, [r0, #20]
   3693e:	cmp	r3, #2
   36940:	beq.n	36968 <error@@Base+0x7464>
   36942:	cmp	r3, #3
   36944:	beq.n	36956 <error@@Base+0x7452>
   36946:	ldr	r0, [r0, #28]
   36948:	cbz	r0, 3694e <error@@Base+0x744a>
   3694a:	bl	40b04 <error@@Base+0x11600>
   3694e:	movs	r3, #0
   36950:	strd	r3, r3, [r4, #28]
   36954:	pop	{r4, pc}
   36956:	ldr	r0, [r0, #32]
   36958:	cmp	r0, #0
   3695a:	beq.n	3694e <error@@Base+0x744a>
   3695c:	bl	3dc24 <error@@Base+0xe720>
   36960:	movs	r3, #0
   36962:	strd	r3, r3, [r4, #28]
   36966:	pop	{r4, pc}
   36968:	ldr	r0, [r0, #32]
   3696a:	cmp	r0, #0
   3696c:	beq.n	3694e <error@@Base+0x744a>
   3696e:	bl	3cd24 <error@@Base+0xd820>
   36972:	movs	r3, #0
   36974:	strd	r3, r3, [r4, #28]
   36978:	pop	{r4, pc}
   3697a:	nop
   3697c:	ldr	r2, [pc, #128]	; (36a00 <error@@Base+0x74fc>)
   3697e:	ldr	r3, [pc, #132]	; (36a04 <error@@Base+0x7500>)
   36980:	add	r2, pc
   36982:	push	{r4, r5, r6, lr}
   36984:	sub	sp, #8
   36986:	ldr	r3, [r2, r3]
   36988:	ldr	r3, [r3, #0]
   3698a:	str	r3, [sp, #4]
   3698c:	mov.w	r3, #0
   36990:	cbz	r0, 36996 <error@@Base+0x7492>
   36992:	ldrb	r3, [r0, #0]
   36994:	cbnz	r3, 369ac <error@@Base+0x74a8>
   36996:	movs	r0, #0
   36998:	ldr	r2, [pc, #108]	; (36a08 <error@@Base+0x7504>)
   3699a:	ldr	r3, [pc, #104]	; (36a04 <error@@Base+0x7500>)
   3699c:	add	r2, pc
   3699e:	ldr	r3, [r2, r3]
   369a0:	ldr	r2, [r3, #0]
   369a2:	ldr	r3, [sp, #4]
   369a4:	eors	r2, r3
   369a6:	bne.n	369fc <error@@Base+0x74f8>
   369a8:	add	sp, #8
   369aa:	pop	{r4, r5, r6, pc}
   369ac:	blx	6a18 <strdup@plt+0x4>
   369b0:	mov	r6, r0
   369b2:	str	r0, [sp, #0]
   369b4:	cmp	r0, #0
   369b6:	beq.n	36996 <error@@Base+0x7492>
   369b8:	ldr	r1, [pc, #80]	; (36a0c <error@@Base+0x7508>)
   369ba:	mov	r4, sp
   369bc:	mov	r0, r4
   369be:	add	r1, pc
   369c0:	blx	6100 <strsep@plt>
   369c4:	mov	r1, r0
   369c6:	cbz	r0, 369ea <error@@Base+0x74e6>
   369c8:	ldr	r5, [pc, #68]	; (36a10 <error@@Base+0x750c>)
   369ca:	add	r5, pc
   369cc:	b.n	369e4 <error@@Base+0x74e0>
   369ce:	movs	r0, #0
   369d0:	bl	366c8 <error@@Base+0x71c4>
   369d4:	cmp	r0, #0
   369d6:	blt.n	369f4 <error@@Base+0x74f0>
   369d8:	mov	r1, r5
   369da:	mov	r0, r4
   369dc:	blx	6100 <strsep@plt>
   369e0:	mov	r1, r0
   369e2:	cbz	r0, 369ea <error@@Base+0x74e6>
   369e4:	ldrb	r3, [r1, #0]
   369e6:	cmp	r3, #0
   369e8:	bne.n	369ce <error@@Base+0x74ca>
   369ea:	mov	r0, r6
   369ec:	blx	5904 <free@plt+0x4>
   369f0:	movs	r0, #1
   369f2:	b.n	36998 <error@@Base+0x7494>
   369f4:	mov	r0, r6
   369f6:	blx	5904 <free@plt+0x4>
   369fa:	b.n	36996 <error@@Base+0x7492>
   369fc:	blx	620c <__stack_chk_fail@plt>
   36a00:	vhadd.s8	d0, d0, d5
   36a04:	lsls	r4, r3, #25
   36a06:	movs	r0, r0
   36a08:	cdp	0, 14, cr0, cr4, cr5, {0}
   36a0c:	lsrs	r6, r0, #6
   36a0e:	movs	r2, r0
   36a10:	lsrs	r2, r7, #5
   36a12:	movs	r2, r0
   36a14:	movs	r0, r0
   36a16:	movs	r0, r0
   36a18:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   36a1c:	sub	sp, #8
   36a1e:	ldr	r7, [r0, #0]
   36a20:	cmp	r7, #0
   36a22:	beq.n	36acc <error@@Base+0x75c8>
   36a24:	mov	r4, r0
   36a26:	mov	r6, r1
   36a28:	cbnz	r1, 36a84 <error@@Base+0x7580>
   36a2a:	ldr	r1, [pc, #184]	; (36ae4 <error@@Base+0x75e0>)
   36a2c:	add	r1, pc
   36a2e:	mov	r0, r7
   36a30:	blx	5f34 <strpbrk@plt>
   36a34:	mov	r5, r0
   36a36:	str	r0, [r4, #0]
   36a38:	cbz	r0, 36a7c <error@@Base+0x7578>
   36a3a:	ldrb.w	r8, [r0]
   36a3e:	cmp.w	r8, #34	; 0x22
   36a42:	beq.n	36aa6 <error@@Base+0x75a2>
   36a44:	cbz	r6, 36a8a <error@@Base+0x7586>
   36a46:	movs	r3, #0
   36a48:	ldr	r1, [pc, #156]	; (36ae8 <error@@Base+0x75e4>)
   36a4a:	strb	r3, [r0, #0]
   36a4c:	ldr	r5, [r4, #0]
   36a4e:	add	r1, pc
   36a50:	str	r1, [sp, #4]
   36a52:	adds	r0, r5, #1
   36a54:	blx	5dc8 <strspn@plt>
   36a58:	cmp.w	r8, #61	; 0x3d
   36a5c:	ldr	r1, [sp, #4]
   36a5e:	add.w	r0, r0, #1
   36a62:	add.w	r6, r5, r0
   36a66:	str	r6, [r4, #0]
   36a68:	ldrb	r3, [r5, r0]
   36a6a:	sub.w	r3, r3, #61	; 0x3d
   36a6e:	clz	r3, r3
   36a72:	mov.w	r3, r3, lsr #5
   36a76:	it	eq
   36a78:	moveq	r3, #0
   36a7a:	cbnz	r3, 36ad6 <error@@Base+0x75d2>
   36a7c:	mov	r0, r7
   36a7e:	add	sp, #8
   36a80:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   36a84:	ldr	r1, [pc, #100]	; (36aec <error@@Base+0x75e8>)
   36a86:	add	r1, pc
   36a88:	b.n	36a2e <error@@Base+0x752a>
   36a8a:	ldr	r1, [pc, #100]	; (36af0 <error@@Base+0x75ec>)
   36a8c:	strb	r6, [r0, #0]
   36a8e:	ldr	r5, [r4, #0]
   36a90:	add	r1, pc
   36a92:	adds	r0, r5, #1
   36a94:	blx	5dc8 <strspn@plt>
   36a98:	adds	r0, #1
   36a9a:	add	r5, r0
   36a9c:	mov	r0, r7
   36a9e:	str	r5, [r4, #0]
   36aa0:	add	sp, #8
   36aa2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   36aa6:	blx	6578 <strlen@plt>
   36aaa:	adds	r1, r5, #1
   36aac:	mov	r2, r0
   36aae:	mov	r0, r5
   36ab0:	blx	5f04 <memmove@plt>
   36ab4:	ldr	r0, [r4, #0]
   36ab6:	mov	r1, r8
   36ab8:	blx	69cc <strchr@plt>
   36abc:	str	r0, [r4, #0]
   36abe:	cbz	r0, 36acc <error@@Base+0x75c8>
   36ac0:	ldr	r1, [pc, #48]	; (36af4 <error@@Base+0x75f0>)
   36ac2:	movs	r3, #0
   36ac4:	strb	r3, [r0, #0]
   36ac6:	add	r1, pc
   36ac8:	ldr	r5, [r4, #0]
   36aca:	b.n	36a92 <error@@Base+0x758e>
   36acc:	movs	r7, #0
   36ace:	mov	r0, r7
   36ad0:	add	sp, #8
   36ad2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   36ad6:	adds	r0, r6, #1
   36ad8:	blx	5dc8 <strspn@plt>
   36adc:	adds	r0, #1
   36ade:	add	r6, r0
   36ae0:	str	r6, [r4, #0]
   36ae2:	b.n	36a7c <error@@Base+0x7578>
   36ae4:	ldmia	r1!, {r2, r5, r6}
   36ae6:	movs	r2, r0
   36ae8:	ldmia	r1, {r1, r3, r6}
   36aea:	movs	r2, r0
   36aec:	ldmia	r1, {r1}
   36aee:	movs	r2, r0
   36af0:	ldmia	r1!, {r3}
   36af2:	movs	r2, r0
   36af4:	ldmia	r0!, {r1, r4, r6, r7}
   36af6:	movs	r2, r0
   36af8:	ldr	r2, [pc, #268]	; (36c08 <error@@Base+0x7704>)
   36afa:	ldr	r3, [pc, #272]	; (36c0c <error@@Base+0x7708>)
   36afc:	add	r2, pc
   36afe:	push	{r4, r5, r6, r7, lr}
   36b00:	sub	sp, #12
   36b02:	ldr	r3, [r2, r3]
   36b04:	mov	r4, r0
   36b06:	ldr	r3, [r3, #0]
   36b08:	str	r3, [sp, #4]
   36b0a:	mov.w	r3, #0
   36b0e:	blx	6578 <strlen@plt>
   36b12:	adds	r0, #1
   36b14:	bl	359e8 <error@@Base+0x64e4>
   36b18:	ldrb	r3, [r4, #0]
   36b1a:	mov	r7, r0
   36b1c:	cmp	r3, #0
   36b1e:	beq.n	36c00 <error@@Base+0x76fc>
   36b20:	adds	r5, r0, #1
   36b22:	movs	r6, #32
   36b24:	b.n	36b36 <error@@Base+0x7632>
   36b26:	mov	r2, r4
   36b28:	mov	r1, r5
   36b2a:	strb.w	r6, [r5, #-1]
   36b2e:	ldrb	r3, [r2, #1]
   36b30:	adds	r5, #1
   36b32:	adds	r4, r2, #1
   36b34:	cbz	r3, 36b50 <error@@Base+0x764c>
   36b36:	cmp	r3, #37	; 0x25
   36b38:	beq.n	36b6a <error@@Base+0x7666>
   36b3a:	cmp	r3, #43	; 0x2b
   36b3c:	beq.n	36b26 <error@@Base+0x7622>
   36b3e:	mov	r2, r4
   36b40:	strb.w	r3, [r5, #-1]
   36b44:	ldrb	r3, [r2, #1]
   36b46:	mov	r1, r5
   36b48:	adds	r4, r2, #1
   36b4a:	adds	r5, #1
   36b4c:	cmp	r3, #0
   36b4e:	bne.n	36b36 <error@@Base+0x7632>
   36b50:	movs	r3, #0
   36b52:	strb	r3, [r1, #0]
   36b54:	ldr	r2, [pc, #184]	; (36c10 <error@@Base+0x770c>)
   36b56:	ldr	r3, [pc, #180]	; (36c0c <error@@Base+0x7708>)
   36b58:	add	r2, pc
   36b5a:	ldr	r3, [r2, r3]
   36b5c:	ldr	r2, [r3, #0]
   36b5e:	ldr	r3, [sp, #4]
   36b60:	eors	r2, r3
   36b62:	bne.n	36c04 <error@@Base+0x7700>
   36b64:	mov	r0, r7
   36b66:	add	sp, #12
   36b68:	pop	{r4, r5, r6, r7, pc}
   36b6a:	blx	63b4 <__ctype_b_loc@plt>
   36b6e:	ldrb	r3, [r4, #1]
   36b70:	ldr	r2, [r0, #0]
   36b72:	ldrh.w	r1, [r2, r3, lsl #1]
   36b76:	lsls	r1, r1, #19
   36b78:	bpl.n	36bf6 <error@@Base+0x76f2>
   36b7a:	ldrb	r1, [r4, #2]
   36b7c:	ldrh.w	r2, [r2, r1, lsl #1]
   36b80:	lsls	r2, r2, #19
   36b82:	bpl.n	36bf6 <error@@Base+0x76f2>
   36b84:	sub.w	r2, r3, #48	; 0x30
   36b88:	uxtb	r2, r2
   36b8a:	cmp	r2, #9
   36b8c:	bls.n	36be8 <error@@Base+0x76e4>
   36b8e:	sub.w	r2, r3, #97	; 0x61
   36b92:	cmp	r2, #5
   36b94:	bls.n	36bee <error@@Base+0x76ea>
   36b96:	sub.w	r2, r3, #65	; 0x41
   36b9a:	cmp	r2, #5
   36b9c:	bhi.n	36bf6 <error@@Base+0x76f2>
   36b9e:	subs	r3, #55	; 0x37
   36ba0:	strb.w	r3, [sp]
   36ba4:	sub.w	r3, r1, #48	; 0x30
   36ba8:	adds	r2, r4, #2
   36baa:	uxtb	r3, r3
   36bac:	cmp	r3, #9
   36bae:	it	ls
   36bb0:	strbls.w	r3, [sp, #1]
   36bb4:	bls.n	36bd4 <error@@Base+0x76d0>
   36bb6:	sub.w	r3, r1, #97	; 0x61
   36bba:	cmp	r3, #5
   36bbc:	itt	ls
   36bbe:	subls	r1, #87	; 0x57
   36bc0:	strbls.w	r1, [sp, #1]
   36bc4:	bls.n	36bd4 <error@@Base+0x76d0>
   36bc6:	sub.w	r3, r1, #65	; 0x41
   36bca:	cmp	r3, #5
   36bcc:	bhi.n	36bf6 <error@@Base+0x76f2>
   36bce:	subs	r1, #55	; 0x37
   36bd0:	strb.w	r1, [sp, #1]
   36bd4:	ldrb.w	r0, [sp]
   36bd8:	mov	r1, r5
   36bda:	ldrb.w	r3, [sp, #1]
   36bde:	orr.w	r3, r3, r0, lsl #4
   36be2:	strb.w	r3, [r5, #-1]
   36be6:	b.n	36b2e <error@@Base+0x762a>
   36be8:	strb.w	r2, [sp]
   36bec:	b.n	36ba4 <error@@Base+0x76a0>
   36bee:	subs	r3, #87	; 0x57
   36bf0:	strb.w	r3, [sp]
   36bf4:	b.n	36ba4 <error@@Base+0x76a0>
   36bf6:	mov	r0, r7
   36bf8:	movs	r7, #0
   36bfa:	blx	5904 <free@plt+0x4>
   36bfe:	b.n	36b54 <error@@Base+0x7650>
   36c00:	mov	r1, r0
   36c02:	b.n	36b50 <error@@Base+0x764c>
   36c04:	blx	620c <__stack_chk_fail@plt>
   36c08:	stc	0, cr0, [r4, #20]
   36c0c:	lsls	r4, r3, #25
   36c0e:	movs	r0, r0
   36c10:	stc	0, cr0, [r8, #-20]!	; 0xffffffec
   36c14:	ldrb	r3, [r0, #0]
   36c16:	cbz	r3, 36c30 <error@@Base+0x772c>
   36c18:	mov	r2, r0
   36c1a:	b.n	36c22 <error@@Base+0x771e>
   36c1c:	ldrb.w	r3, [r2, #1]!
   36c20:	cbz	r3, 36c30 <error@@Base+0x772c>
   36c22:	cmp	r3, #13
   36c24:	it	ne
   36c26:	cmpne	r3, #10
   36c28:	bne.n	36c1c <error@@Base+0x7718>
   36c2a:	movs	r3, #0
   36c2c:	strb	r3, [r2, #0]
   36c2e:	bx	lr
   36c30:	bx	lr
   36c32:	nop
   36c34:	push	{r4, r5, r6, lr}
   36c36:	movs	r1, #3
   36c38:	mov	r5, r0
   36c3a:	blx	6660 <fcntl64@plt>
   36c3e:	mov	r4, r0
   36c40:	adds	r0, #1
   36c42:	beq.n	36c78 <error@@Base+0x7774>
   36c44:	ands.w	r6, r4, #2048	; 0x800
   36c48:	mov	r1, r5
   36c4a:	bne.n	36c6a <error@@Base+0x7766>
   36c4c:	ldr	r0, [pc, #92]	; (36cac <error@@Base+0x77a8>)
   36c4e:	add	r0, pc
   36c50:	bl	2f68c <error@@Base+0x188>
   36c54:	orr.w	r2, r4, #2048	; 0x800
   36c58:	movs	r1, #4
   36c5a:	mov	r0, r5
   36c5c:	blx	6660 <fcntl64@plt>
   36c60:	adds	r3, r0, #1
   36c62:	mov	r4, r0
   36c64:	beq.n	36c92 <error@@Base+0x778e>
   36c66:	mov	r0, r6
   36c68:	pop	{r4, r5, r6, pc}
   36c6a:	ldr	r0, [pc, #68]	; (36cb0 <error@@Base+0x77ac>)
   36c6c:	movs	r6, #0
   36c6e:	add	r0, pc
   36c70:	bl	2f6e0 <error@@Base+0x1dc>
   36c74:	mov	r0, r6
   36c76:	pop	{r4, r5, r6, pc}
   36c78:	blx	676c <__errno_location@plt>
   36c7c:	mov	r6, r4
   36c7e:	ldr	r0, [r0, #0]
   36c80:	blx	5ad8 <strerror@plt+0x4>
   36c84:	mov	r1, r5
   36c86:	mov	r2, r0
   36c88:	ldr	r0, [pc, #40]	; (36cb4 <error@@Base+0x77b0>)
   36c8a:	add	r0, pc
   36c8c:	bl	2f504 <error@@Base>
   36c90:	b.n	36c66 <error@@Base+0x7762>
   36c92:	blx	676c <__errno_location@plt>
   36c96:	mov	r6, r4
   36c98:	ldr	r0, [r0, #0]
   36c9a:	blx	5ad8 <strerror@plt+0x4>
   36c9e:	mov	r1, r5
   36ca0:	mov	r2, r0
   36ca2:	ldr	r0, [pc, #20]	; (36cb8 <error@@Base+0x77b4>)
   36ca4:	add	r0, pc
   36ca6:	bl	2f638 <error@@Base+0x134>
   36caa:	b.n	36c66 <error@@Base+0x7762>
   36cac:	stmia	r7!, {r1, r2, r3, r4, r5, r6}
   36cae:	movs	r2, r0
   36cb0:	stmia	r7!, {r1, r3, r6}
   36cb2:	movs	r2, r0
   36cb4:	stmia	r7!, {r1, r2, r4}
   36cb6:	movs	r2, r0
   36cb8:	stmia	r7!, {r2, r6}
   36cba:	movs	r2, r0
   36cbc:	push	{r4, r5, r6, lr}
   36cbe:	movs	r1, #3
   36cc0:	mov	r6, r0
   36cc2:	blx	6660 <fcntl64@plt>
   36cc6:	mov	r4, r0
   36cc8:	adds	r0, #1
   36cca:	beq.n	36d02 <error@@Base+0x77fe>
   36ccc:	ands.w	r5, r4, #2048	; 0x800
   36cd0:	mov	r1, r6
   36cd2:	beq.n	36cf6 <error@@Base+0x77f2>
   36cd4:	ldr	r0, [pc, #92]	; (36d34 <error@@Base+0x7830>)
   36cd6:	add	r0, pc
   36cd8:	bl	2f638 <error@@Base+0x134>
   36cdc:	bic.w	r2, r4, #2048	; 0x800
   36ce0:	movs	r1, #4
   36ce2:	mov	r0, r6
   36ce4:	blx	6660 <fcntl64@plt>
   36ce8:	adds	r3, r0, #1
   36cea:	mov	r5, r0
   36cec:	it	ne
   36cee:	movne	r5, #0
   36cf0:	beq.n	36d1c <error@@Base+0x7818>
   36cf2:	mov	r0, r5
   36cf4:	pop	{r4, r5, r6, pc}
   36cf6:	ldr	r0, [pc, #64]	; (36d38 <error@@Base+0x7834>)
   36cf8:	add	r0, pc
   36cfa:	bl	2f6e0 <error@@Base+0x1dc>
   36cfe:	mov	r0, r5
   36d00:	pop	{r4, r5, r6, pc}
   36d02:	blx	676c <__errno_location@plt>
   36d06:	mov	r5, r4
   36d08:	ldr	r0, [r0, #0]
   36d0a:	blx	5ad8 <strerror@plt+0x4>
   36d0e:	mov	r1, r6
   36d10:	mov	r2, r0
   36d12:	ldr	r0, [pc, #40]	; (36d3c <error@@Base+0x7838>)
   36d14:	add	r0, pc
   36d16:	bl	2f504 <error@@Base>
   36d1a:	b.n	36cf2 <error@@Base+0x77ee>
   36d1c:	blx	676c <__errno_location@plt>
   36d20:	ldr	r0, [r0, #0]
   36d22:	blx	5ad8 <strerror@plt+0x4>
   36d26:	mov	r1, r6
   36d28:	mov	r2, r0
   36d2a:	ldr	r0, [pc, #20]	; (36d40 <error@@Base+0x783c>)
   36d2c:	add	r0, pc
   36d2e:	bl	2f638 <error@@Base+0x134>
   36d32:	b.n	36cf2 <error@@Base+0x77ee>
   36d34:	stmia	r7!, {r1, r2, r3, r6}
   36d36:	movs	r2, r0
   36d38:	stmia	r7!, {r2, r4}
   36d3a:	movs	r2, r0
   36d3c:	stmia	r6!, {r2, r3, r7}
   36d3e:	movs	r2, r0
   36d40:	stmia	r7!, {r2, r4}
   36d42:	movs	r2, r0
   36d44:	push	{r4, lr}
   36d46:	mov	r4, r0
   36d48:	adds	r0, #11
   36d4a:	bne.n	36d54 <error@@Base+0x7850>
   36d4c:	blx	676c <__errno_location@plt>
   36d50:	ldr	r0, [r0, #0]
   36d52:	cbnz	r0, 36d5e <error@@Base+0x785a>
   36d54:	mov	r0, r4
   36d56:	ldmia.w	sp!, {r4, lr}
   36d5a:	b.w	67f4 <gai_strerror@plt>
   36d5e:	ldmia.w	sp!, {r4, lr}
   36d62:	b.w	5ad4 <strerror@plt>
   36d66:	nop
   36d68:	push	{r4, r5, r6, lr}
   36d6a:	sub	sp, #32
   36d6c:	ldr	r5, [pc, #160]	; (36e10 <error@@Base+0x790c>)
   36d6e:	add	r3, sp, #20
   36d70:	ldr	r4, [pc, #160]	; (36e14 <error@@Base+0x7910>)
   36d72:	add	r1, sp, #24
   36d74:	add	r5, pc
   36d76:	str	r3, [sp, #12]
   36d78:	str	r1, [sp, #0]
   36d7a:	movs	r2, #1
   36d7c:	ldr	r4, [r5, r4]
   36d7e:	movs	r1, #6
   36d80:	movs	r5, #4
   36d82:	ldr	r4, [r4, #0]
   36d84:	str	r4, [sp, #28]
   36d86:	mov.w	r4, #0
   36d8a:	mov	r4, r0
   36d8c:	str	r5, [sp, #24]
   36d8e:	blx	5870 <getsockopt@plt>
   36d92:	ldr	r3, [sp, #12]
   36d94:	adds	r0, #1
   36d96:	beq.n	36df6 <error@@Base+0x78f2>
   36d98:	ldr	r2, [sp, #20]
   36d9a:	cmp	r2, #1
   36d9c:	beq.n	36dd4 <error@@Base+0x78d0>
   36d9e:	ldr	r0, [pc, #120]	; (36e18 <error@@Base+0x7914>)
   36da0:	movs	r6, #1
   36da2:	mov	r1, r4
   36da4:	str	r3, [sp, #12]
   36da6:	add	r0, pc
   36da8:	str	r6, [sp, #20]
   36daa:	bl	2f68c <error@@Base+0x188>
   36dae:	ldr	r3, [sp, #12]
   36db0:	mov	r2, r6
   36db2:	mov	r0, r4
   36db4:	movs	r1, #6
   36db6:	str	r5, [sp, #0]
   36db8:	blx	6368 <setsockopt@plt>
   36dbc:	adds	r0, #1
   36dbe:	beq.n	36de0 <error@@Base+0x78dc>
   36dc0:	ldr	r2, [pc, #88]	; (36e1c <error@@Base+0x7918>)
   36dc2:	ldr	r3, [pc, #80]	; (36e14 <error@@Base+0x7910>)
   36dc4:	add	r2, pc
   36dc6:	ldr	r3, [r2, r3]
   36dc8:	ldr	r2, [r3, #0]
   36dca:	ldr	r3, [sp, #28]
   36dcc:	eors	r2, r3
   36dce:	bne.n	36e0c <error@@Base+0x7908>
   36dd0:	add	sp, #32
   36dd2:	pop	{r4, r5, r6, pc}
   36dd4:	ldr	r0, [pc, #72]	; (36e20 <error@@Base+0x791c>)
   36dd6:	mov	r1, r4
   36dd8:	add	r0, pc
   36dda:	bl	2f68c <error@@Base+0x188>
   36dde:	b.n	36dc0 <error@@Base+0x78bc>
   36de0:	blx	676c <__errno_location@plt>
   36de4:	ldr	r0, [r0, #0]
   36de6:	blx	5ad8 <strerror@plt+0x4>
   36dea:	mov	r1, r0
   36dec:	ldr	r0, [pc, #52]	; (36e24 <error@@Base+0x7920>)
   36dee:	add	r0, pc
   36df0:	bl	2f504 <error@@Base>
   36df4:	b.n	36dc0 <error@@Base+0x78bc>
   36df6:	blx	676c <__errno_location@plt>
   36dfa:	ldr	r0, [r0, #0]
   36dfc:	blx	5ad8 <strerror@plt+0x4>
   36e00:	mov	r1, r0
   36e02:	ldr	r0, [pc, #36]	; (36e28 <error@@Base+0x7924>)
   36e04:	add	r0, pc
   36e06:	bl	2f638 <error@@Base+0x134>
   36e0a:	b.n	36dc0 <error@@Base+0x78bc>
   36e0c:	blx	620c <__stack_chk_fail@plt>
   36e10:	add.w	r0, ip, r5
   36e14:	lsls	r4, r3, #25
   36e16:	movs	r0, r0
   36e18:	stmia	r6!, {r1, r2, r4, r5, r6, r7}
   36e1a:	movs	r2, r0
   36e1c:			; <UNDEFINED> instruction: 0xeabc0005
   36e20:	stmia	r6!, {r2, r3, r5, r7}
   36e22:	movs	r2, r0
   36e24:	stmia	r6!, {r1, r3, r6, r7}
   36e26:	movs	r2, r0
   36e28:	stmia	r6!, {r5, r6}
   36e2a:	movs	r2, r0
   36e2c:	push	{r4, r5, lr}
   36e2e:	sub	sp, #20
   36e30:	ldr	r5, [pc, #92]	; (36e90 <error@@Base+0x798c>)
   36e32:	movs	r3, #4
   36e34:	ldr	r4, [pc, #92]	; (36e94 <error@@Base+0x7990>)
   36e36:	movs	r1, #1
   36e38:	add	r5, pc
   36e3a:	str	r3, [sp, #0]
   36e3c:	movs	r2, #2
   36e3e:	add	r3, sp, #8
   36e40:	ldr	r4, [r5, r4]
   36e42:	mov	r5, r0
   36e44:	ldr	r4, [r4, #0]
   36e46:	str	r4, [sp, #12]
   36e48:	mov.w	r4, #0
   36e4c:	str	r1, [sp, #8]
   36e4e:	blx	6368 <setsockopt@plt>
   36e52:	adds	r3, r0, #1
   36e54:	it	ne
   36e56:	movne	r4, #0
   36e58:	beq.n	36e70 <error@@Base+0x796c>
   36e5a:	ldr	r2, [pc, #60]	; (36e98 <error@@Base+0x7994>)
   36e5c:	ldr	r3, [pc, #52]	; (36e94 <error@@Base+0x7990>)
   36e5e:	add	r2, pc
   36e60:	ldr	r3, [r2, r3]
   36e62:	ldr	r2, [r3, #0]
   36e64:	ldr	r3, [sp, #12]
   36e66:	eors	r2, r3
   36e68:	bne.n	36e8a <error@@Base+0x7986>
   36e6a:	mov	r0, r4
   36e6c:	add	sp, #20
   36e6e:	pop	{r4, r5, pc}
   36e70:	mov	r4, r0
   36e72:	blx	676c <__errno_location@plt>
   36e76:	ldr	r0, [r0, #0]
   36e78:	blx	5ad8 <strerror@plt+0x4>
   36e7c:	mov	r1, r5
   36e7e:	mov	r2, r0
   36e80:	ldr	r0, [pc, #24]	; (36e9c <error@@Base+0x7998>)
   36e82:	add	r0, pc
   36e84:	bl	2f504 <error@@Base>
   36e88:	b.n	36e5a <error@@Base+0x7956>
   36e8a:	blx	620c <__stack_chk_fail@plt>
   36e8e:	nop
   36e90:	orr.w	r0, r8, r5
   36e94:	lsls	r4, r3, #25
   36e96:	movs	r0, r0
   36e98:	bic.w	r0, r2, r5
   36e9c:	stmia	r6!, {r1, r2, r4, r6}
   36e9e:	movs	r2, r0
   36ea0:	b.w	53598 <mkdtemp@@Base+0x15bc>
   36ea4:	b.w	53624 <mkdtemp@@Base+0x1648>
   36ea8:	movs	r1, #1
   36eaa:	b.n	36a18 <error@@Base+0x7514>
   36eac:	movs	r1, #0
   36eae:	b.n	36a18 <error@@Base+0x7514>
   36eb0:	push	{r3, r4, r5, lr}
   36eb2:	movs	r1, #28
   36eb4:	mov	r5, r0
   36eb6:	movs	r0, #1
   36eb8:	bl	35a10 <error@@Base+0x650c>
   36ebc:	mov	r4, r0
   36ebe:	ldr	r0, [r5, #0]
   36ec0:	bl	35a94 <error@@Base+0x6590>
   36ec4:	str	r0, [r4, #0]
   36ec6:	ldr	r0, [r5, #4]
   36ec8:	bl	35a94 <error@@Base+0x6590>
   36ecc:	str	r0, [r4, #4]
   36ece:	ldr	r0, [r5, #16]
   36ed0:	bl	35a94 <error@@Base+0x6590>
   36ed4:	str	r0, [r4, #16]
   36ed6:	ldr	r3, [r5, #8]
   36ed8:	str	r3, [r4, #8]
   36eda:	ldr	r3, [r5, #12]
   36edc:	str	r3, [r4, #12]
   36ede:	ldr	r0, [r5, #20]
   36ee0:	bl	35a94 <error@@Base+0x6590>
   36ee4:	str	r0, [r4, #20]
   36ee6:	ldr	r0, [r5, #24]
   36ee8:	bl	35a94 <error@@Base+0x6590>
   36eec:	mov	r3, r0
   36eee:	mov	r0, r4
   36ef0:	str	r3, [r4, #24]
   36ef2:	pop	{r3, r4, r5, pc}
   36ef4:	push	{r4, r5, lr}
   36ef6:	sub	sp, #28
   36ef8:	movw	r4, #65535	; 0xffff
   36efc:	movs	r5, #0
   36efe:	strd	r4, r5, [sp]
   36f02:	add	r3, sp, #16
   36f04:	ldr	r4, [pc, #76]	; (36f54 <error@@Base+0x7a50>)
   36f06:	movs	r2, #0
   36f08:	ldr	r1, [pc, #76]	; (36f58 <error@@Base+0x7a54>)
   36f0a:	add	r4, pc
   36f0c:	str	r3, [sp, #8]
   36f0e:	movs	r3, #0
   36f10:	ldr	r1, [r4, r1]
   36f12:	mov	r4, r0
   36f14:	ldr	r1, [r1, #0]
   36f16:	str	r1, [sp, #20]
   36f18:	mov.w	r1, #0
   36f1c:	bl	52868 <mkdtemp@@Base+0x88c>
   36f20:	ldr	r3, [sp, #16]
   36f22:	cbz	r3, 36f36 <error@@Base+0x7a32>
   36f24:	ldr	r1, [pc, #52]	; (36f5c <error@@Base+0x7a58>)
   36f26:	mov	r0, r4
   36f28:	add	r1, pc
   36f2a:	blx	5e1c <getservbyname@plt>
   36f2e:	cbz	r0, 36f4a <error@@Base+0x7a46>
   36f30:	ldr	r0, [r0, #8]
   36f32:	rev16	r0, r0
   36f34:	uxth	r0, r0
   36f36:	ldr	r2, [pc, #40]	; (36f60 <error@@Base+0x7a5c>)
   36f38:	ldr	r3, [pc, #28]	; (36f58 <error@@Base+0x7a54>)
   36f3a:	add	r2, pc
   36f3c:	ldr	r3, [r2, r3]
   36f3e:	ldr	r2, [r3, #0]
   36f40:	ldr	r3, [sp, #20]
   36f42:	eors	r2, r3
   36f44:	bne.n	36f50 <error@@Base+0x7a4c>
   36f46:	add	sp, #28
   36f48:	pop	{r4, r5, pc}
   36f4a:	mov.w	r0, #4294967295	; 0xffffffff
   36f4e:	b.n	36f36 <error@@Base+0x7a32>
   36f50:	blx	620c <__stack_chk_fail@plt>
   36f54:	ldrd	r0, r0, [r6, #-20]!
   36f58:	lsls	r4, r3, #25
   36f5a:	movs	r0, r0
   36f5c:	add.w	r0, r4, #1
   36f60:	strd	r0, r0, [r6, #-20]
   36f64:	ldr	r2, [pc, #204]	; (37034 <error@@Base+0x7b30>)
   36f66:	ldr	r3, [pc, #208]	; (37038 <error@@Base+0x7b34>)
   36f68:	add	r2, pc
   36f6a:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   36f6e:	sub	sp, #24
   36f70:	ldr	r3, [r2, r3]
   36f72:	movs	r6, #0
   36f74:	mov	r8, r0
   36f76:	ldr	r3, [r3, #0]
   36f78:	str	r3, [sp, #20]
   36f7a:	mov.w	r3, #0
   36f7e:	str	r6, [sp, #16]
   36f80:	cbz	r1, 36fde <error@@Base+0x7ada>
   36f82:	mvn.w	r3, #2147483648	; 0x80000000
   36f86:	str	r3, [r1, #0]
   36f88:	mov	r4, r1
   36f8a:	bl	35a94 <error@@Base+0x6590>
   36f8e:	movs	r1, #58	; 0x3a
   36f90:	mov	r7, r0
   36f92:	blx	69cc <strchr@plt>
   36f96:	mov	r5, r0
   36f98:	cmp	r0, #0
   36f9a:	beq.n	3701c <error@@Base+0x7b18>
   36f9c:	mov	r1, r6
   36f9e:	strb.w	r6, [r0], #1
   36fa2:	bl	36f64 <error@@Base+0x7a60>
   36fa6:	mov	r1, r6
   36fa8:	str	r0, [r4, #0]
   36faa:	mov	r0, r7
   36fac:	bl	36f64 <error@@Base+0x7a60>
   36fb0:	mov	r5, r0
   36fb2:	mov	r0, r7
   36fb4:	blx	5904 <free@plt+0x4>
   36fb8:	ldr	r2, [r4, #0]
   36fba:	movw	r3, #65534	; 0xfffe
   36fbe:	movt	r3, #32767	; 0x7fff
   36fc2:	cmp	r2, r3
   36fc4:	beq.n	37012 <error@@Base+0x7b0e>
   36fc6:	ldr	r2, [pc, #116]	; (3703c <error@@Base+0x7b38>)
   36fc8:	ldr	r3, [pc, #108]	; (37038 <error@@Base+0x7b34>)
   36fca:	add	r2, pc
   36fcc:	ldr	r3, [r2, r3]
   36fce:	ldr	r2, [r3, #0]
   36fd0:	ldr	r3, [sp, #20]
   36fd2:	eors	r2, r3
   36fd4:	bne.n	3702e <error@@Base+0x7b2a>
   36fd6:	mov	r0, r5
   36fd8:	add	sp, #24
   36fda:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   36fde:	ldr	r1, [pc, #96]	; (37040 <error@@Base+0x7b3c>)
   36fe0:	mvn.w	r5, #2147483648	; 0x80000000
   36fe4:	add	r1, pc
   36fe6:	blx	5888 <strcasecmp@plt>
   36fea:	cmp	r0, #0
   36fec:	beq.n	36fc6 <error@@Base+0x7ac2>
   36fee:	add	r3, sp, #16
   36ff0:	movs	r5, #0
   36ff2:	str	r3, [sp, #8]
   36ff4:	mov	r0, r8
   36ff6:	movs	r3, #0
   36ff8:	movw	r4, #65533	; 0xfffd
   36ffc:	movs	r2, #0
   36ffe:	movt	r4, #32767	; 0x7fff
   37002:	strd	r4, r5, [sp]
   37006:	bl	52868 <mkdtemp@@Base+0x88c>
   3700a:	ldr	r3, [sp, #16]
   3700c:	mov	r5, r0
   3700e:	cmp	r3, #0
   37010:	beq.n	36fc6 <error@@Base+0x7ac2>
   37012:	movw	r5, #65534	; 0xfffe
   37016:	movt	r5, #32767	; 0x7fff
   3701a:	b.n	36fc6 <error@@Base+0x7ac2>
   3701c:	mov	r0, r7
   3701e:	blx	5904 <free@plt+0x4>
   37022:	mov	r1, r5
   37024:	mov	r0, r8
   37026:	bl	36f64 <error@@Base+0x7a60>
   3702a:	mov	r5, r0
   3702c:	b.n	36fc6 <error@@Base+0x7ac2>
   3702e:	blx	620c <__stack_chk_fail@plt>
   37032:	nop
   37034:	ldmdb	r8, {r0, r2}
   37038:	lsls	r4, r3, #25
   3703a:	movs	r0, r0
   3703c:	ldmia.w	r6!, {r0, r2}
   37040:	lsls	r4, r7, #18
   37042:	movs	r2, r0
   37044:	ldr	r2, [pc, #340]	; (3719c <error@@Base+0x7c98>)
   37046:	ldr	r3, [pc, #344]	; (371a0 <error@@Base+0x7c9c>)
   37048:	add	r2, pc
   3704a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3704e:	sub	sp, #20
   37050:	ldr	r3, [r2, r3]
   37052:	mov	r9, r0
   37054:	movs	r4, #0
   37056:	ldr	r3, [r3, #0]
   37058:	str	r3, [sp, #12]
   3705a:	mov.w	r3, #0
   3705e:	blx	676c <__errno_location@plt>
   37062:	str	r4, [r0, #0]
   37064:	cmp.w	r9, #0
   37068:	beq.n	37152 <error@@Base+0x7c4e>
   3706a:	ldrb.w	r2, [r9]
   3706e:	cmp	r2, #0
   37070:	beq.n	37152 <error@@Base+0x7c4e>
   37072:	movw	r7, #6699	; 0x1a2b
   37076:	mov.w	sl, #14976	; 0x3a80
   3707a:	movt	r7, #9
   3707e:	movt	sl, #9
   37082:	add.w	r8, sp, #8
   37086:	mov	r6, r0
   37088:	movs	r5, #1
   3708a:	mov.w	r3, #20864	; 0x5180
   3708e:	movt	r3, #1
   37092:	str	r3, [sp, #4]
   37094:	movs	r2, #10
   37096:	mov	r1, r8
   37098:	mov	r0, r9
   3709a:	blx	58f4 <strtol@plt>
   3709e:	ldr	r2, [sp, #8]
   370a0:	cmp	r2, r9
   370a2:	mov	fp, r0
   370a4:	beq.n	37152 <error@@Base+0x7c4e>
   370a6:	ldr	r3, [r6, #0]
   370a8:	cmp	r3, #34	; 0x22
   370aa:	beq.n	37148 <error@@Base+0x7c44>
   370ac:	cmp.w	fp, #0
   370b0:	blt.n	37152 <error@@Base+0x7c4e>
   370b2:	adds	r3, r2, #1
   370b4:	str	r3, [sp, #8]
   370b6:	ldrb	r3, [r2, #0]
   370b8:	cmp	r3, #0
   370ba:	beq.n	3718a <error@@Base+0x7c86>
   370bc:	subs	r3, #68	; 0x44
   370be:	uxtb	r2, r3
   370c0:	cmp	r2, #51	; 0x33
   370c2:	bhi.n	37152 <error@@Base+0x7c4e>
   370c4:	cmp	r3, #51	; 0x33
   370c6:	bhi.n	37152 <error@@Base+0x7c4e>
   370c8:	tbb	[pc, r3]
   370cc:	muls	r5, r2
   370ce:	muls	r3, r0
   370d0:	orrs	r2, r7
   370d2:	muls	r3, r0
   370d4:	subs	r3, r0, r1
   370d6:	muls	r3, r0
   370d8:	muls	r3, r0
   370da:	ldr	r3, [r0, r5]
   370dc:	muls	r3, r0
   370de:	str	r3, [r0, r5]
   370e0:	muls	r3, r0
   370e2:	muls	r3, r0
   370e4:	muls	r3, r0
   370e6:	muls	r3, r0
   370e8:	muls	r3, r0
   370ea:	muls	r3, r0
   370ec:	muls	r5, r2
   370ee:	muls	r3, r0
   370f0:	orrs	r2, r7
   370f2:	muls	r3, r0
   370f4:	subs	r3, r0, r1
   370f6:	muls	r3, r0
   370f8:	muls	r3, r0
   370fa:	ldr	r3, [r0, r5]
   370fc:	muls	r3, r0
   370fe:	str	r3, [r0, r5]
   37100:	movw	r0, #8738	; 0x2222
   37104:	movt	r0, #546	; 0x222
   37108:	movs	r5, #60	; 0x3c
   3710a:	cmp	r0, fp
   3710c:	ble.n	37152 <error@@Base+0x7c4e>
   3710e:	mov	r1, fp
   37110:	mov	r0, r5
   37112:	bl	543dc <mkdtemp@@Base+0x2400>
   37116:	mov	r1, r0
   37118:	mvn.w	r0, #2147483648	; 0x80000000
   3711c:	str	r1, [sp, #0]
   3711e:	bl	54378 <mkdtemp@@Base+0x239c>
   37122:	cmp	r0, r4
   37124:	ble.n	37152 <error@@Base+0x7c4e>
   37126:	mov	r0, r4
   37128:	ldr	r1, [sp, #0]
   3712a:	bl	54314 <mkdtemp@@Base+0x2338>
   3712e:	subs	r4, r0, #0
   37130:	blt.n	37152 <error@@Base+0x7c4e>
   37132:	ldr.w	r9, [sp, #8]
   37136:	ldrb.w	r2, [r9]
   3713a:	cmp	r2, #0
   3713c:	bne.n	37094 <error@@Base+0x7b90>
   3713e:	b.n	37156 <error@@Base+0x7c52>
   37140:	mov	r0, r7
   37142:	mov.w	r5, #3600	; 0xe10
   37146:	b.n	3710a <error@@Base+0x7c06>
   37148:	add.w	r3, r0, #2147483648	; 0x80000000
   3714c:	subs	r3, #1
   3714e:	adds	r3, #3
   37150:	bls.n	370ac <error@@Base+0x7ba8>
   37152:	mov.w	r4, #4294967295	; 0xffffffff
   37156:	ldr	r2, [pc, #76]	; (371a4 <error@@Base+0x7ca0>)
   37158:	ldr	r3, [pc, #68]	; (371a0 <error@@Base+0x7c9c>)
   3715a:	add	r2, pc
   3715c:	ldr	r3, [r2, r3]
   3715e:	ldr	r2, [r3, #0]
   37160:	ldr	r3, [sp, #12]
   37162:	eors	r2, r3
   37164:	bne.n	37198 <error@@Base+0x7c94>
   37166:	mov	r0, r4
   37168:	add	sp, #20
   3716a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3716e:	movw	r0, #3550	; 0xdde
   37172:	mov	r5, sl
   37174:	b.n	3710a <error@@Base+0x7c06>
   37176:	ldr	r5, [sp, #4]
   37178:	movw	r0, #24855	; 0x6117
   3717c:	b.n	3710a <error@@Base+0x7c06>
   3717e:	mov	r1, r5
   37180:	mvn.w	r0, #2147483648	; 0x80000000
   37184:	bl	53c10 <mkdtemp@@Base+0x1c34>
   37188:	b.n	3710a <error@@Base+0x7c06>
   3718a:	mov	r1, r5
   3718c:	mvn.w	r0, #2147483648	; 0x80000000
   37190:	str	r2, [sp, #8]
   37192:	bl	53c10 <mkdtemp@@Base+0x1c34>
   37196:	b.n	3710a <error@@Base+0x7c06>
   37198:	blx	620c <__stack_chk_fail@plt>
   3719c:			; <UNDEFINED> instruction: 0xe8380005
   371a0:	lsls	r4, r3, #25
   371a2:	movs	r0, r0
   371a4:	b.n	36ff4 <error@@Base+0x7af0>
   371a6:	movs	r5, r0
   371a8:	ldr	r2, [pc, #108]	; (37218 <error@@Base+0x7d14>)
   371aa:	cmp	r1, #22
   371ac:	it	ne
   371ae:	cmpne	r1, #0
   371b0:	ldr	r3, [pc, #104]	; (3721c <error@@Base+0x7d18>)
   371b2:	add	r2, pc
   371b4:	push	{lr}
   371b6:	sub	sp, #20
   371b8:	ldr	r3, [r2, r3]
   371ba:	ldr	r3, [r3, #0]
   371bc:	str	r3, [sp, #12]
   371be:	mov.w	r3, #0
   371c2:	beq.n	371fa <error@@Base+0x7cf6>
   371c4:	ldr	r2, [pc, #88]	; (37220 <error@@Base+0x7d1c>)
   371c6:	mov	r3, r0
   371c8:	str	r1, [sp, #0]
   371ca:	add	r0, sp, #8
   371cc:	add	r2, pc
   371ce:	movs	r1, #1
   371d0:	blx	6338 <__asprintf_chk@plt>
   371d4:	adds	r0, #1
   371d6:	beq.n	37204 <error@@Base+0x7d00>
   371d8:	ldr	r0, [pc, #72]	; (37224 <error@@Base+0x7d20>)
   371da:	ldr	r1, [sp, #8]
   371dc:	add	r0, pc
   371de:	bl	2f6e0 <error@@Base+0x1dc>
   371e2:	ldr	r0, [sp, #8]
   371e4:	ldr	r2, [pc, #64]	; (37228 <error@@Base+0x7d24>)
   371e6:	ldr	r3, [pc, #52]	; (3721c <error@@Base+0x7d18>)
   371e8:	add	r2, pc
   371ea:	ldr	r3, [r2, r3]
   371ec:	ldr	r2, [r3, #0]
   371ee:	ldr	r3, [sp, #12]
   371f0:	eors	r2, r3
   371f2:	bne.n	37200 <error@@Base+0x7cfc>
   371f4:	add	sp, #20
   371f6:	ldr.w	pc, [sp], #4
   371fa:	bl	35a94 <error@@Base+0x6590>
   371fe:	b.n	371e4 <error@@Base+0x7ce0>
   37200:	blx	620c <__stack_chk_fail@plt>
   37204:	blx	676c <__errno_location@plt>
   37208:	ldr	r0, [r0, #0]
   3720a:	blx	5ad8 <strerror@plt+0x4>
   3720e:	mov	r1, r0
   37210:	ldr	r0, [pc, #24]	; (3722c <error@@Base+0x7d28>)
   37212:	add	r0, pc
   37214:	bl	2dd68 <__read_chk@plt+0x27304>
   37218:	b.n	36fb8 <error@@Base+0x7ab4>
   3721a:	movs	r5, r0
   3721c:	lsls	r4, r3, #25
   3721e:	movs	r0, r0
   37220:	stmia	r3!, {r4, r5}
   37222:	movs	r2, r0
   37224:	stmia	r3!, {r2, r6}
   37226:	movs	r2, r0
   37228:	b.n	36f5c <error@@Base+0x7a58>
   3722a:	movs	r5, r0
   3722c:	stmia	r2!, {r1, r4, r5, r6, r7}
   3722e:	movs	r2, r0
   37230:	push	{r4, r5, r6, lr}
   37232:	mov	r4, r0
   37234:	cbz	r0, 3725c <error@@Base+0x7d58>
   37236:	ldr	r5, [r0, #0]
   37238:	cbz	r5, 3725e <error@@Base+0x7d5a>
   3723a:	ldrb	r3, [r5, #0]
   3723c:	mov	r6, r1
   3723e:	cmp	r3, #91	; 0x5b
   37240:	beq.n	37268 <error@@Base+0x7d64>
   37242:	ldr	r1, [pc, #84]	; (37298 <error@@Base+0x7d94>)
   37244:	mov	r0, r5
   37246:	add	r1, pc
   37248:	blx	5f34 <strpbrk@plt>
   3724c:	mov	r3, r0
   3724e:	cbz	r0, 3728e <error@@Base+0x7d8a>
   37250:	ldrb	r2, [r3, #0]
   37252:	cmp	r2, #47	; 0x2f
   37254:	beq.n	3727e <error@@Base+0x7d7a>
   37256:	cmp	r2, #58	; 0x3a
   37258:	beq.n	3727e <error@@Base+0x7d7a>
   3725a:	cbz	r2, 37262 <error@@Base+0x7d5e>
   3725c:	movs	r5, #0
   3725e:	mov	r0, r5
   37260:	pop	{r4, r5, r6, pc}
   37262:	mov	r0, r5
   37264:	str	r2, [r4, #0]
   37266:	pop	{r4, r5, r6, pc}
   37268:	movs	r1, #93	; 0x5d
   3726a:	mov	r0, r5
   3726c:	blx	69cc <strchr@plt>
   37270:	mov	r3, r0
   37272:	cmp	r0, #0
   37274:	beq.n	3725c <error@@Base+0x7d58>
   37276:	ldrb	r2, [r3, #1]
   37278:	adds	r3, #1
   3727a:	cmp	r2, #47	; 0x2f
   3727c:	bne.n	37256 <error@@Base+0x7d52>
   3727e:	cbz	r6, 37282 <error@@Base+0x7d7e>
   37280:	strb	r2, [r6, #0]
   37282:	movs	r2, #0
   37284:	mov	r0, r5
   37286:	strb.w	r2, [r3], #1
   3728a:	str	r3, [r4, #0]
   3728c:	pop	{r4, r5, r6, pc}
   3728e:	mov	r0, r5
   37290:	blx	6578 <strlen@plt>
   37294:	adds	r3, r5, r0
   37296:	b.n	37250 <error@@Base+0x7d4c>
   37298:	stmia	r2!, {r1, r2, r3, r5, r6, r7}
   3729a:	movs	r2, r0
   3729c:	movs	r1, #0
   3729e:	b.w	37230 <error@@Base+0x7d2c>
   372a2:	nop
   372a4:	push	{r4, lr}
   372a6:	mov	r4, r0
   372a8:	ldrb	r3, [r0, #0]
   372aa:	cmp	r3, #91	; 0x5b
   372ac:	bne.n	372c0 <error@@Base+0x7dbc>
   372ae:	blx	6578 <strlen@plt>
   372b2:	subs	r0, #1
   372b4:	ldrb	r3, [r4, r0]
   372b6:	cmp	r3, #93	; 0x5d
   372b8:	ittt	eq
   372ba:	moveq	r3, #0
   372bc:	strbeq	r3, [r4, r0]
   372be:	addeq	r4, #1
   372c0:	mov	r0, r4
   372c2:	pop	{r4, pc}
   372c4:	ldrb	r3, [r0, #0]
   372c6:	cmp	r3, #58	; 0x3a
   372c8:	beq.n	372fe <error@@Base+0x7dfa>
   372ca:	sub.w	r2, r3, #91	; 0x5b
   372ce:	clz	r2, r2
   372d2:	lsrs	r2, r2, #5
   372d4:	cbnz	r3, 372e8 <error@@Base+0x7de4>
   372d6:	b.n	372fe <error@@Base+0x7dfa>
   372d8:	cmp	r3, #93	; 0x5d
   372da:	bne.n	37302 <error@@Base+0x7dfe>
   372dc:	ldrb	r3, [r0, #1]
   372de:	cmp	r3, #58	; 0x3a
   372e0:	beq.n	3730c <error@@Base+0x7e08>
   372e2:	ldrb	r3, [r0, #1]
   372e4:	adds	r0, #1
   372e6:	cbz	r3, 372fe <error@@Base+0x7dfa>
   372e8:	cmp	r3, #64	; 0x40
   372ea:	bne.n	372d8 <error@@Base+0x7dd4>
   372ec:	ldrb	r3, [r0, #1]
   372ee:	cmp	r3, #91	; 0x5b
   372f0:	bne.n	372e2 <error@@Base+0x7dde>
   372f2:	ldrb	r3, [r0, #2]
   372f4:	adds	r0, #1
   372f6:	adds	r0, #1
   372f8:	movs	r2, #1
   372fa:	cmp	r3, #0
   372fc:	bne.n	372e8 <error@@Base+0x7de4>
   372fe:	movs	r0, #0
   37300:	bx	lr
   37302:	cmp	r3, #58	; 0x3a
   37304:	bne.n	37314 <error@@Base+0x7e10>
   37306:	cmp	r2, #0
   37308:	bne.n	372e2 <error@@Base+0x7dde>
   3730a:	bx	lr
   3730c:	cmp	r2, #0
   3730e:	beq.n	372e2 <error@@Base+0x7dde>
   37310:	adds	r0, #1
   37312:	bx	lr
   37314:	cmp	r3, #47	; 0x2f
   37316:	bne.n	372e2 <error@@Base+0x7dde>
   37318:	movs	r0, #0
   3731a:	bx	lr
   3731c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   37320:	mov	r6, r2
   37322:	mov	r5, r3
   37324:	mov	r7, r1
   37326:	cbz	r1, 3732c <error@@Base+0x7e28>
   37328:	movs	r3, #0
   3732a:	str	r3, [r1, #0]
   3732c:	cbz	r6, 37332 <error@@Base+0x7e2e>
   3732e:	movs	r3, #0
   37330:	str	r3, [r6, #0]
   37332:	cbz	r5, 37338 <error@@Base+0x7e34>
   37334:	movs	r3, #0
   37336:	str	r3, [r5, #0]
   37338:	bl	35a94 <error@@Base+0x6590>
   3733c:	mov	r8, r0
   3733e:	bl	372c4 <error@@Base+0x7dc0>
   37342:	mov	r4, r0
   37344:	cmp	r0, #0
   37346:	beq.n	373d4 <error@@Base+0x7ed0>
   37348:	ldrb	r3, [r0, #1]
   3734a:	movs	r2, #0
   3734c:	adds	r0, #1
   3734e:	strb.w	r2, [r0, #-1]
   37352:	cbz	r3, 373b6 <error@@Base+0x7eb2>
   37354:	bl	35a94 <error@@Base+0x6590>
   37358:	movs	r1, #64	; 0x40
   3735a:	mov	r9, r0
   3735c:	mov	r0, r8
   3735e:	blx	6864 <strrchr@plt>
   37362:	mov	r4, r0
   37364:	cbz	r0, 373c6 <error@@Base+0x7ec2>
   37366:	movs	r3, #0
   37368:	strb.w	r3, [r0], #1
   3736c:	bl	372a4 <error@@Base+0x7da0>
   37370:	bl	35a94 <error@@Base+0x6590>
   37374:	ldrb.w	r4, [r8]
   37378:	mov	sl, r0
   3737a:	cbnz	r4, 373bc <error@@Base+0x7eb8>
   3737c:	cbz	r7, 37382 <error@@Base+0x7e7e>
   3737e:	str	r4, [r7, #0]
   37380:	movs	r4, #0
   37382:	cbz	r6, 3738c <error@@Base+0x7e88>
   37384:	str.w	sl, [r6]
   37388:	mov.w	sl, #0
   3738c:	cbz	r5, 37398 <error@@Base+0x7e94>
   3738e:	str.w	r9, [r5]
   37392:	mov.w	r9, #0
   37396:	mov	r5, r9
   37398:	mov	r0, r8
   3739a:	blx	5904 <free@plt+0x4>
   3739e:	mov	r0, r4
   373a0:	blx	5904 <free@plt+0x4>
   373a4:	mov	r0, sl
   373a6:	blx	5904 <free@plt+0x4>
   373aa:	mov	r0, r9
   373ac:	blx	5904 <free@plt+0x4>
   373b0:	mov	r0, r5
   373b2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   373b6:	ldr	r0, [pc, #40]	; (373e0 <error@@Base+0x7edc>)
   373b8:	add	r0, pc
   373ba:	b.n	37354 <error@@Base+0x7e50>
   373bc:	mov	r0, r8
   373be:	bl	35a94 <error@@Base+0x6590>
   373c2:	mov	r4, r0
   373c4:	b.n	3737c <error@@Base+0x7e78>
   373c6:	mov	r0, r8
   373c8:	bl	372a4 <error@@Base+0x7da0>
   373cc:	bl	35a94 <error@@Base+0x6590>
   373d0:	mov	sl, r0
   373d2:	b.n	3737c <error@@Base+0x7e78>
   373d4:	mov	r9, r0
   373d6:	mov	sl, r0
   373d8:	mov.w	r5, #4294967295	; 0xffffffff
   373dc:	b.n	37398 <error@@Base+0x7e94>
   373de:	nop
   373e0:	cdp2	0, 8, cr0, cr8, cr1, {0}
   373e4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   373e8:	mov	r7, r2
   373ea:	ldr	r2, [pc, #236]	; (374d8 <error@@Base+0x7fd4>)
   373ec:	mov	r5, r3
   373ee:	ldr	r3, [pc, #236]	; (374dc <error@@Base+0x7fd8>)
   373f0:	sub	sp, #12
   373f2:	add	r2, pc
   373f4:	mov	r8, r1
   373f6:	ldr	r3, [r2, r3]
   373f8:	ldr	r3, [r3, #0]
   373fa:	str	r3, [sp, #4]
   373fc:	mov.w	r3, #0
   37400:	cbz	r1, 37406 <error@@Base+0x7f02>
   37402:	movs	r3, #0
   37404:	str	r3, [r1, #0]
   37406:	cbz	r7, 3740c <error@@Base+0x7f08>
   37408:	movs	r3, #0
   3740a:	str	r3, [r7, #0]
   3740c:	cbz	r5, 37414 <error@@Base+0x7f10>
   3740e:	mov.w	r3, #4294967295	; 0xffffffff
   37412:	str	r3, [r5, #0]
   37414:	blx	6a18 <strdup@plt+0x4>
   37418:	mov	r4, r0
   3741a:	str	r0, [sp, #0]
   3741c:	cmp	r0, #0
   3741e:	beq.n	374d2 <error@@Base+0x7fce>
   37420:	movs	r1, #64	; 0x40
   37422:	blx	6864 <strrchr@plt>
   37426:	mov	r6, r0
   37428:	cmp	r0, #0
   3742a:	beq.n	374ca <error@@Base+0x7fc6>
   3742c:	movs	r3, #0
   3742e:	strb	r3, [r0, #0]
   37430:	ldrb	r3, [r4, #0]
   37432:	cbnz	r3, 37466 <error@@Base+0x7f62>
   37434:	movs	r6, #0
   37436:	mov.w	r5, #4294967295	; 0xffffffff
   3743a:	mov	r9, r6
   3743c:	mov	r0, r4
   3743e:	blx	5904 <free@plt+0x4>
   37442:	mov	r0, r9
   37444:	blx	5904 <free@plt+0x4>
   37448:	mov	r0, r6
   3744a:	blx	5904 <free@plt+0x4>
   3744e:	ldr	r2, [pc, #144]	; (374e0 <error@@Base+0x7fdc>)
   37450:	ldr	r3, [pc, #136]	; (374dc <error@@Base+0x7fd8>)
   37452:	add	r2, pc
   37454:	ldr	r3, [r2, r3]
   37456:	ldr	r2, [r3, #0]
   37458:	ldr	r3, [sp, #4]
   3745a:	eors	r2, r3
   3745c:	bne.n	374ce <error@@Base+0x7fca>
   3745e:	mov	r0, r5
   37460:	add	sp, #12
   37462:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   37466:	mov	r0, r4
   37468:	blx	6a18 <strdup@plt+0x4>
   3746c:	mov	r9, r0
   3746e:	cmp	r0, #0
   37470:	beq.n	37434 <error@@Base+0x7f30>
   37472:	adds	r6, #1
   37474:	str	r6, [sp, #0]
   37476:	movs	r1, #0
   37478:	mov	r0, sp
   3747a:	bl	37230 <error@@Base+0x7d2c>
   3747e:	mov	r6, r0
   37480:	cbz	r0, 374c4 <error@@Base+0x7fc0>
   37482:	ldrb	r6, [r0, #0]
   37484:	cbz	r6, 374c4 <error@@Base+0x7fc0>
   37486:	bl	372a4 <error@@Base+0x7da0>
   3748a:	bl	35a94 <error@@Base+0x6590>
   3748e:	ldr	r3, [sp, #0]
   37490:	mov	r6, r0
   37492:	cbz	r3, 37498 <error@@Base+0x7f94>
   37494:	ldrb	r2, [r3, #0]
   37496:	cbnz	r2, 374ba <error@@Base+0x7fb6>
   37498:	mov.w	r0, #4294967295	; 0xffffffff
   3749c:	cmp.w	r8, #0
   374a0:	beq.n	374aa <error@@Base+0x7fa6>
   374a2:	str.w	r9, [r8]
   374a6:	mov.w	r9, #0
   374aa:	cbz	r7, 374b0 <error@@Base+0x7fac>
   374ac:	str	r6, [r7, #0]
   374ae:	movs	r6, #0
   374b0:	cmp	r5, #0
   374b2:	beq.n	3743c <error@@Base+0x7f38>
   374b4:	str	r0, [r5, #0]
   374b6:	movs	r5, #0
   374b8:	b.n	3743c <error@@Base+0x7f38>
   374ba:	mov	r0, r3
   374bc:	bl	36ef4 <error@@Base+0x79f0>
   374c0:	cmp	r0, #0
   374c2:	bgt.n	3749c <error@@Base+0x7f98>
   374c4:	mov.w	r5, #4294967295	; 0xffffffff
   374c8:	b.n	3743c <error@@Base+0x7f38>
   374ca:	mov	r9, r0
   374cc:	b.n	37476 <error@@Base+0x7f72>
   374ce:	blx	620c <__stack_chk_fail@plt>
   374d2:	mov.w	r5, #4294967295	; 0xffffffff
   374d6:	b.n	3744e <error@@Base+0x7f4a>
   374d8:	b.n	36df8 <error@@Base+0x78f4>
   374da:	movs	r5, r0
   374dc:	lsls	r4, r3, #25
   374de:	movs	r0, r0
   374e0:	b.n	36d40 <error@@Base+0x783c>
   374e2:	movs	r5, r0
   374e4:	push	{r1, r2, r3}
   374e6:	movs	r1, #1
   374e8:	push	{r4, r5, r6, lr}
   374ea:	sub	sp, #20
   374ec:	ldr	r6, [pc, #128]	; (37570 <error@@Base+0x806c>)
   374ee:	add	r3, sp, #36	; 0x24
   374f0:	ldr	r5, [pc, #128]	; (37574 <error@@Base+0x8070>)
   374f2:	mov	r4, r0
   374f4:	add	r6, pc
   374f6:	ldr.w	r2, [r3], #4
   374fa:	add	r0, sp, #8
   374fc:	ldr	r5, [r6, r5]
   374fe:	ldr	r5, [r5, #0]
   37500:	str	r5, [sp, #12]
   37502:	mov.w	r5, #0
   37506:	str	r3, [sp, #4]
   37508:	blx	6888 <__vasprintf_chk@plt>
   3750c:	adds	r0, #1
   3750e:	beq.n	37564 <error@@Base+0x8060>
   37510:	ldr	r0, [r4, #0]
   37512:	ldr	r1, [r4, #8]
   37514:	cbz	r0, 3755e <error@@Base+0x805a>
   37516:	ldr	r3, [r4, #4]
   37518:	adds	r3, #2
   3751a:	cmp	r3, r1
   3751c:	ite	cs
   3751e:	lslcs	r5, r1, #1
   37520:	movcc	r5, r1
   37522:	movs	r3, #4
   37524:	mov	r2, r5
   37526:	bl	35a74 <error@@Base+0x6570>
   3752a:	ldr	r3, [r4, #4]
   3752c:	ldr	r2, [sp, #8]
   3752e:	movs	r1, #0
   37530:	adds	r6, r3, #1
   37532:	strd	r6, r5, [r4, #4]
   37536:	str	r0, [r4, #0]
   37538:	str.w	r2, [r0, r3, lsl #2]
   3753c:	ldrd	r3, r2, [r4]
   37540:	str.w	r1, [r3, r2, lsl #2]
   37544:	ldr	r2, [pc, #48]	; (37578 <error@@Base+0x8074>)
   37546:	ldr	r3, [pc, #44]	; (37574 <error@@Base+0x8070>)
   37548:	add	r2, pc
   3754a:	ldr	r3, [r2, r3]
   3754c:	ldr	r2, [r3, #0]
   3754e:	ldr	r3, [sp, #12]
   37550:	eors	r2, r3
   37552:	bne.n	3756c <error@@Base+0x8068>
   37554:	add	sp, #20
   37556:	ldmia.w	sp!, {r4, r5, r6, lr}
   3755a:	add	sp, #12
   3755c:	bx	lr
   3755e:	movs	r5, #32
   37560:	str	r0, [r4, #4]
   37562:	b.n	37522 <error@@Base+0x801e>
   37564:	ldr	r0, [pc, #20]	; (3757c <error@@Base+0x8078>)
   37566:	add	r0, pc
   37568:	bl	2dd68 <__read_chk@plt+0x27304>
   3756c:	blx	620c <__stack_chk_fail@plt>
   37570:	b.n	37c8c <error@@Base+0x8788>
   37572:	movs	r5, r0
   37574:	lsls	r4, r3, #25
   37576:	movs	r0, r0
   37578:	b.n	37bec <error@@Base+0x86e8>
   3757a:	movs	r5, r0
   3757c:	itee	le
   3757e:	movle	r2, r0
   37580:	pushgt	{r2, r3}
   37582:	pushgt	{r4, r5, lr}
   37584:	sub	sp, #20
   37586:	ldr.w	lr, [pc, #120]	; 37600 <error@@Base+0x80fc>
   3758a:	add	r3, sp, #32
   3758c:	ldr.w	ip, [pc, #116]	; 37604 <error@@Base+0x8100>
   37590:	mov	r5, r0
   37592:	add	lr, pc
   37594:	ldr.w	r2, [r3], #4
   37598:	add	r0, sp, #8
   3759a:	mov	r4, r1
   3759c:	ldr.w	ip, [lr, ip]
   375a0:	movs	r1, #1
   375a2:	ldr.w	ip, [ip]
   375a6:	str.w	ip, [sp, #12]
   375aa:	mov.w	ip, #0
   375ae:	str	r3, [sp, #4]
   375b0:	blx	6888 <__vasprintf_chk@plt>
   375b4:	adds	r0, #1
   375b6:	beq.n	375ea <error@@Base+0x80e6>
   375b8:	ldr	r2, [r5, #4]
   375ba:	cmp	r2, r4
   375bc:	bls.n	375f6 <error@@Base+0x80f2>
   375be:	ldr	r3, [r5, #0]
   375c0:	ldr.w	r0, [r3, r4, lsl #2]
   375c4:	blx	5904 <free@plt+0x4>
   375c8:	ldr	r3, [r5, #0]
   375ca:	ldr	r2, [sp, #8]
   375cc:	str.w	r2, [r3, r4, lsl #2]
   375d0:	ldr	r2, [pc, #52]	; (37608 <error@@Base+0x8104>)
   375d2:	ldr	r3, [pc, #48]	; (37604 <error@@Base+0x8100>)
   375d4:	add	r2, pc
   375d6:	ldr	r3, [r2, r3]
   375d8:	ldr	r2, [r3, #0]
   375da:	ldr	r3, [sp, #12]
   375dc:	eors	r2, r3
   375de:	bne.n	375f2 <error@@Base+0x80ee>
   375e0:	add	sp, #20
   375e2:	ldmia.w	sp!, {r4, r5, lr}
   375e6:	add	sp, #8
   375e8:	bx	lr
   375ea:	ldr	r0, [pc, #32]	; (3760c <error@@Base+0x8108>)
   375ec:	add	r0, pc
   375ee:	bl	2dd68 <__read_chk@plt+0x27304>
   375f2:	blx	620c <__stack_chk_fail@plt>
   375f6:	ldr	r0, [pc, #24]	; (37610 <error@@Base+0x810c>)
   375f8:	mov	r1, r4
   375fa:	add	r0, pc
   375fc:	bl	2dd68 <__read_chk@plt+0x27304>
   37600:	b.n	37be0 <error@@Base+0x86dc>
   37602:	movs	r5, r0
   37604:	lsls	r4, r3, #25
   37606:	movs	r0, r0
   37608:	b.n	37b64 <error@@Base+0x8660>
   3760a:	movs	r5, r0
   3760c:	it	vs
   3760e:	movvs	r2, r0
   37610:	itte	vc
   37612:	movvc	r2, r0
   37614:	pushvc	{r3, r4, r5, lr}
   37616:	movvs	r5, r0
   37618:	ldr	r0, [r0, #0]
   3761a:	cbz	r0, 37640 <error@@Base+0x813c>
   3761c:	ldr	r3, [r5, #4]
   3761e:	cbz	r3, 37634 <error@@Base+0x8130>
   37620:	movs	r4, #0
   37622:	ldr.w	r0, [r0, r4, lsl #2]
   37626:	adds	r4, #1
   37628:	blx	5904 <free@plt+0x4>
   3762c:	ldrd	r0, r3, [r5]
   37630:	cmp	r3, r4
   37632:	bhi.n	37622 <error@@Base+0x811e>
   37634:	blx	5904 <free@plt+0x4>
   37638:	movs	r3, #0
   3763a:	strd	r3, r3, [r5, #4]
   3763e:	str	r3, [r5, #0]
   37640:	pop	{r3, r4, r5, pc}
   37642:	nop
   37644:	push	{r4, r5, r6, r7, lr}
   37646:	mov	r6, r1
   37648:	ldr	r1, [pc, #280]	; (37764 <error@@Base+0x8260>)
   3764a:	sub	sp, #156	; 0x9c
   3764c:	ldr	r2, [pc, #280]	; (37768 <error@@Base+0x8264>)
   3764e:	add	r1, pc
   37650:	ldrb	r3, [r0, #0]
   37652:	ldr	r2, [r1, r2]
   37654:	cmp	r3, #126	; 0x7e
   37656:	ldr	r2, [r2, #0]
   37658:	str	r2, [sp, #148]	; 0x94
   3765a:	mov.w	r2, #0
   3765e:	bne.n	376e2 <error@@Base+0x81de>
   37660:	mov	r4, r0
   37662:	adds	r4, #1
   37664:	movs	r1, #47	; 0x2f
   37666:	mov	r0, r4
   37668:	blx	69cc <strchr@plt>
   3766c:	cmp	r0, #0
   3766e:	it	ne
   37670:	cmpne	r4, r0
   37672:	mov	r5, r0
   37674:	bcs.n	376c2 <error@@Base+0x81be>
   37676:	mov	r1, r4
   37678:	bl	54378 <mkdtemp@@Base+0x239c>
   3767c:	cmp	r0, #127	; 0x7f
   3767e:	mov	r6, r0
   37680:	bhi.n	37750 <error@@Base+0x824c>
   37682:	add	r7, sp, #20
   37684:	movs	r3, #128	; 0x80
   37686:	mov	r2, r0
   37688:	mov	r1, r4
   3768a:	mov	r0, r7
   3768c:	blx	57f8 <__memcpy_chk@plt>
   37690:	add	r3, sp, #152	; 0x98
   37692:	add	r6, r3
   37694:	mov	r0, r7
   37696:	movs	r3, #0
   37698:	strb.w	r3, [r6, #-132]
   3769c:	blx	578c <getpwnam@plt>
   376a0:	cmp	r0, #0
   376a2:	beq.n	37746 <error@@Base+0x8242>
   376a4:	ldr	r2, [r0, #20]
   376a6:	mov	r0, r2
   376a8:	str	r2, [sp, #12]
   376aa:	blx	6578 <strlen@plt>
   376ae:	ldr	r2, [sp, #12]
   376b0:	cbz	r0, 376fa <error@@Base+0x81f6>
   376b2:	add	r0, r2
   376b4:	ldrb.w	r3, [r0, #-1]
   376b8:	cmp	r3, #47	; 0x2f
   376ba:	beq.n	37732 <error@@Base+0x822e>
   376bc:	ldr	r3, [pc, #172]	; (3776c <error@@Base+0x8268>)
   376be:	add	r3, pc
   376c0:	b.n	376fe <error@@Base+0x81fa>
   376c2:	mov	r0, r6
   376c4:	blx	5c28 <getpwuid@plt>
   376c8:	cmp	r0, #0
   376ca:	beq.n	37758 <error@@Base+0x8254>
   376cc:	ldr	r2, [r0, #20]
   376ce:	mov	r0, r2
   376d0:	str	r2, [sp, #12]
   376d2:	blx	6578 <strlen@plt>
   376d6:	ldr	r2, [sp, #12]
   376d8:	cbnz	r0, 3771e <error@@Base+0x821a>
   376da:	ldr	r3, [pc, #148]	; (37770 <error@@Base+0x826c>)
   376dc:	add	r3, pc
   376de:	cbz	r5, 37700 <error@@Base+0x81fc>
   376e0:	b.n	376fe <error@@Base+0x81fa>
   376e2:	bl	35a94 <error@@Base+0x6590>
   376e6:	ldr	r2, [pc, #140]	; (37774 <error@@Base+0x8270>)
   376e8:	ldr	r3, [pc, #124]	; (37768 <error@@Base+0x8264>)
   376ea:	add	r2, pc
   376ec:	ldr	r3, [r2, r3]
   376ee:	ldr	r2, [r3, #0]
   376f0:	ldr	r3, [sp, #148]	; 0x94
   376f2:	eors	r2, r3
   376f4:	bne.n	37742 <error@@Base+0x823e>
   376f6:	add	sp, #156	; 0x9c
   376f8:	pop	{r4, r5, r6, r7, pc}
   376fa:	ldr	r3, [pc, #124]	; (37778 <error@@Base+0x8274>)
   376fc:	add	r3, pc
   376fe:	adds	r4, r5, #1
   37700:	ldr	r1, [pc, #120]	; (3777c <error@@Base+0x8278>)
   37702:	add	r0, sp, #16
   37704:	str	r4, [sp, #0]
   37706:	add	r1, pc
   37708:	bl	35adc <error@@Base+0x65d8>
   3770c:	cmp.w	r0, #4096	; 0x1000
   37710:	it	lt
   37712:	ldrlt	r0, [sp, #16]
   37714:	blt.n	376e6 <error@@Base+0x81e2>
   37716:	ldr	r0, [pc, #104]	; (37780 <error@@Base+0x827c>)
   37718:	add	r0, pc
   3771a:	bl	2dd68 <__read_chk@plt+0x27304>
   3771e:	add	r0, r2
   37720:	ldrb.w	r3, [r0, #-1]
   37724:	cmp	r3, #47	; 0x2f
   37726:	beq.n	37738 <error@@Base+0x8234>
   37728:	ldr	r3, [pc, #88]	; (37784 <error@@Base+0x8280>)
   3772a:	add	r3, pc
   3772c:	cmp	r5, #0
   3772e:	beq.n	37700 <error@@Base+0x81fc>
   37730:	b.n	376fe <error@@Base+0x81fa>
   37732:	ldr	r3, [pc, #84]	; (37788 <error@@Base+0x8284>)
   37734:	add	r3, pc
   37736:	b.n	376fe <error@@Base+0x81fa>
   37738:	ldr	r3, [pc, #80]	; (3778c <error@@Base+0x8288>)
   3773a:	add	r3, pc
   3773c:	cmp	r5, #0
   3773e:	beq.n	37700 <error@@Base+0x81fc>
   37740:	b.n	376fe <error@@Base+0x81fa>
   37742:	blx	620c <__stack_chk_fail@plt>
   37746:	ldr	r0, [pc, #72]	; (37790 <error@@Base+0x828c>)
   37748:	mov	r1, r7
   3774a:	add	r0, pc
   3774c:	bl	2dd68 <__read_chk@plt+0x27304>
   37750:	ldr	r0, [pc, #64]	; (37794 <error@@Base+0x8290>)
   37752:	add	r0, pc
   37754:	bl	2dd68 <__read_chk@plt+0x27304>
   37758:	ldr	r0, [pc, #60]	; (37798 <error@@Base+0x8294>)
   3775a:	mov	r1, r6
   3775c:	add	r0, pc
   3775e:	bl	2dd68 <__read_chk@plt+0x27304>
   37762:	nop
   37764:	b.n	37bcc <error@@Base+0x86c8>
   37766:	movs	r5, r0
   37768:	lsls	r4, r3, #25
   3776a:	movs	r0, r0
   3776c:	cbnz	r6, 377ae <error@@Base+0x82aa>
   3776e:	movs	r2, r0
   37770:	cbnz	r0, 377ac <error@@Base+0x82a8>
   37772:	movs	r2, r0
   37774:	b.n	37aa4 <error@@Base+0x85a0>
   37776:	movs	r5, r0
   37778:	cbnz	r0, 377ac <error@@Base+0x82a8>
   3777a:	movs	r2, r0
   3777c:	b.n	37d9c <error@@Base+0x8898>
   3777e:	movs	r1, r0
   37780:	ite	eq
   37782:	moveq	r2, r0
   37784:	cbnz	r2, 377ac <error@@Base+0x82a8>	; unpredictable <IT:ne>
   37786:	movs	r2, r0
   37788:	pop	{r3, r5, r6}
   3778a:	movs	r2, r0
   3778c:	pop	{r1, r5, r6}
   3778e:	movs	r2, r0
   37790:	bkpt	0x008a
   37792:	movs	r2, r0
   37794:	bkpt	0x0056
   37796:	movs	r2, r0
   37798:	bkpt	0x00a0
   3779a:	movs	r2, r0
   3779c:	push	{r0, r1, r2, r3}
   3779e:	ldr	r2, [pc, #380]	; (3791c <error@@Base+0x8418>)
   377a0:	ldr	r3, [pc, #380]	; (37920 <error@@Base+0x841c>)
   377a2:	add	r2, pc
   377a4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   377a8:	sub	sp, #148	; 0x94
   377aa:	ldr	r3, [r2, r3]
   377ac:	ldr	r7, [sp, #184]	; 0xb8
   377ae:	ldr	r3, [r3, #0]
   377b0:	str	r3, [sp, #140]	; 0x8c
   377b2:	mov.w	r3, #0
   377b6:	bl	1dbe8 <__read_chk@plt+0x17184>
   377ba:	cmp	r0, #0
   377bc:	beq.w	378e0 <error@@Base+0x83dc>
   377c0:	add	r4, sp, #188	; 0xbc
   377c2:	add.w	r9, sp, #12
   377c6:	mov	sl, r0
   377c8:	movs	r5, #0
   377ca:	mov	r0, r4
   377cc:	mov	r3, r9
   377ce:	str	r4, [sp, #8]
   377d0:	b.n	377d4 <error@@Base+0x82d0>
   377d2:	mov	r0, r1
   377d4:	ldr.w	r2, [r4, r5, lsl #3]
   377d8:	str	r2, [r3, #0]
   377da:	cbz	r2, 377fa <error@@Base+0x82f6>
   377dc:	ldr	r2, [r0, #4]
   377de:	add.w	r1, r0, #8
   377e2:	str	r2, [r3, #4]
   377e4:	cmp	r2, #0
   377e6:	beq.n	378d4 <error@@Base+0x83d0>
   377e8:	adds	r5, #1
   377ea:	adds	r3, #8
   377ec:	cmp	r5, #16
   377ee:	bne.n	377d2 <error@@Base+0x82ce>
   377f0:	ldr	r3, [r0, #8]
   377f2:	adds	r0, #12
   377f4:	str	r0, [sp, #8]
   377f6:	cmp	r3, #0
   377f8:	bne.n	378c8 <error@@Base+0x83c4>
   377fa:	ldrb	r3, [r7, #0]
   377fc:	cbnz	r3, 3781a <error@@Base+0x8316>
   377fe:	b.n	3788a <error@@Base+0x8386>
   37800:	ldrb	r1, [r7, #0]
   37802:	mov	r8, r7
   37804:	mov	r0, sl
   37806:	bl	2443c <__read_chk@plt+0x1d9d8>
   3780a:	cmp	r0, #0
   3780c:	bne.n	378b6 <error@@Base+0x83b2>
   3780e:	ldrb.w	r3, [r8, #1]
   37812:	add.w	r7, r8, #1
   37816:	cmp	r3, #0
   37818:	beq.n	3788a <error@@Base+0x8386>
   3781a:	cmp	r3, #37	; 0x25
   3781c:	bne.n	37800 <error@@Base+0x82fc>
   3781e:	ldrb	r1, [r7, #1]
   37820:	add.w	r8, r7, #1
   37824:	cmp	r1, #37	; 0x25
   37826:	beq.n	37804 <error@@Base+0x8300>
   37828:	cmp	r1, #0
   3782a:	beq.n	3790e <error@@Base+0x840a>
   3782c:	mov	fp, r1
   3782e:	cbz	r5, 3787c <error@@Base+0x8378>
   37830:	movs	r4, #1
   37832:	b.n	3783e <error@@Base+0x833a>
   37834:	cmp	r4, r5
   37836:	add.w	r3, r4, #1
   3783a:	beq.n	3787c <error@@Base+0x8378>
   3783c:	mov	r4, r3
   3783e:	add.w	r3, r9, r4, lsl #3
   37842:	str	r1, [sp, #4]
   37844:	subs	r6, r4, #1
   37846:	ldr.w	r0, [r3, #-8]
   3784a:	blx	69cc <strchr@plt>
   3784e:	ldr	r1, [sp, #4]
   37850:	cmp	r0, #0
   37852:	beq.n	37834 <error@@Base+0x8330>
   37854:	add	r3, sp, #144	; 0x90
   37856:	add.w	r3, r3, r6, lsl #3
   3785a:	ldr.w	r1, [r3, #-128]
   3785e:	mov	r0, r1
   37860:	str	r1, [sp, #4]
   37862:	blx	6578 <strlen@plt>
   37866:	ldr	r1, [sp, #4]
   37868:	mov	r2, r0
   3786a:	mov	r0, sl
   3786c:	bl	2419c <__read_chk@plt+0x1d738>
   37870:	cmp	r0, #0
   37872:	bne.n	378fc <error@@Base+0x83f8>
   37874:	cmp	r6, r5
   37876:	bcc.n	3780e <error@@Base+0x830a>
   37878:	ldrb.w	fp, [r7, #1]
   3787c:	ldr	r1, [pc, #164]	; (37924 <error@@Base+0x8420>)
   3787e:	mov	r2, fp
   37880:	ldr	r0, [pc, #164]	; (37928 <error@@Base+0x8424>)
   37882:	add	r1, pc
   37884:	add	r0, pc
   37886:	bl	2dd68 <__read_chk@plt+0x27304>
   3788a:	mov	r0, sl
   3788c:	bl	24cc4 <__read_chk@plt+0x1e260>
   37890:	mov	r4, r0
   37892:	cbz	r0, 378f0 <error@@Base+0x83ec>
   37894:	mov	r0, sl
   37896:	bl	1dd04 <__read_chk@plt+0x172a0>
   3789a:	ldr	r2, [pc, #144]	; (3792c <error@@Base+0x8428>)
   3789c:	ldr	r3, [pc, #128]	; (37920 <error@@Base+0x841c>)
   3789e:	add	r2, pc
   378a0:	ldr	r3, [r2, r3]
   378a2:	ldr	r2, [r3, #0]
   378a4:	ldr	r3, [sp, #140]	; 0x8c
   378a6:	eors	r2, r3
   378a8:	bne.n	378ec <error@@Base+0x83e8>
   378aa:	mov	r0, r4
   378ac:	add	sp, #148	; 0x94
   378ae:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   378b2:	add	sp, #16
   378b4:	bx	lr
   378b6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   378ba:	ldr	r1, [pc, #116]	; (37930 <error@@Base+0x842c>)
   378bc:	add	r1, pc
   378be:	mov	r2, r0
   378c0:	ldr	r0, [pc, #112]	; (37934 <error@@Base+0x8430>)
   378c2:	add	r0, pc
   378c4:	bl	2dd68 <__read_chk@plt+0x27304>
   378c8:	ldr	r1, [pc, #108]	; (37938 <error@@Base+0x8434>)
   378ca:	ldr	r0, [pc, #112]	; (3793c <error@@Base+0x8438>)
   378cc:	add	r1, pc
   378ce:	add	r0, pc
   378d0:	bl	2dd68 <__read_chk@plt+0x27304>
   378d4:	ldr	r1, [pc, #104]	; (37940 <error@@Base+0x843c>)
   378d6:	ldr	r0, [pc, #108]	; (37944 <error@@Base+0x8440>)
   378d8:	add	r1, pc
   378da:	add	r0, pc
   378dc:	bl	2dd68 <__read_chk@plt+0x27304>
   378e0:	ldr	r1, [pc, #100]	; (37948 <error@@Base+0x8444>)
   378e2:	ldr	r0, [pc, #104]	; (3794c <error@@Base+0x8448>)
   378e4:	add	r1, pc
   378e6:	add	r0, pc
   378e8:	bl	2dd68 <__read_chk@plt+0x27304>
   378ec:	blx	620c <__stack_chk_fail@plt>
   378f0:	ldr	r1, [pc, #92]	; (37950 <error@@Base+0x844c>)
   378f2:	ldr	r0, [pc, #96]	; (37954 <error@@Base+0x8450>)
   378f4:	add	r1, pc
   378f6:	add	r0, pc
   378f8:	bl	2dd68 <__read_chk@plt+0x27304>
   378fc:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   37900:	ldr	r1, [pc, #84]	; (37958 <error@@Base+0x8454>)
   37902:	add	r1, pc
   37904:	mov	r2, r0
   37906:	ldr	r0, [pc, #84]	; (3795c <error@@Base+0x8458>)
   37908:	add	r0, pc
   3790a:	bl	2dd68 <__read_chk@plt+0x27304>
   3790e:	ldr	r1, [pc, #80]	; (37960 <error@@Base+0x845c>)
   37910:	ldr	r0, [pc, #80]	; (37964 <error@@Base+0x8460>)
   37912:	add	r1, pc
   37914:	add	r0, pc
   37916:	bl	2dd68 <__read_chk@plt+0x27304>
   3791a:	nop
   3791c:	b.n	37adc <error@@Base+0x85d8>
   3791e:	movs	r5, r0
   37920:	lsls	r4, r3, #25
   37922:	movs	r0, r0
   37924:	stmia	r3!, {r1, r2, r4, r5}
   37926:	movs	r2, r0
   37928:	bkpt	0x0020
   3792a:	movs	r2, r0
   3792c:	svc	226	; 0xe2
   3792e:	movs	r5, r0
   37930:	stmia	r2!, {r2, r3, r4, r5, r6, r7}
   37932:	movs	r2, r0
   37934:	pop	{r1, r2, r4, r5, r7, pc}
   37936:	movs	r2, r0
   37938:	stmia	r2!, {r2, r3, r5, r6, r7}
   3793a:	movs	r2, r0
   3793c:	pop	{r1, r2, r4, r7, pc}
   3793e:	movs	r2, r0
   37940:	stmia	r2!, {r5, r6, r7}
   37942:	movs	r2, r0
   37944:	pop	{r1, r4, r5, r6, pc}
   37946:	movs	r2, r0
   37948:	stmia	r2!, {r2, r4, r6, r7}
   3794a:	movs	r2, r0
   3794c:	lsrs	r6, r5, #17
   3794e:	movs	r2, r0
   37950:	stmia	r2!, {r2, r6, r7}
   37952:	movs	r2, r0
   37954:	subs	r6, #50	; 0x32
   37956:	movs	r2, r0
   37958:	stmia	r2!, {r1, r2, r4, r5, r7}
   3795a:	movs	r2, r0
   3795c:	subs	r0, #248	; 0xf8
   3795e:	movs	r2, r0
   37960:	stmia	r2!, {r1, r2, r5, r7}
   37962:	movs	r2, r0
   37964:	pop	{r2, r3, r4, r5, r6, pc}
   37966:	movs	r2, r0
   37968:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3796c:	mov	r6, r0
   3796e:	ldr	r0, [r0, #24]
   37970:	mov	r7, r1
   37972:	bl	44680 <error@@Base+0x1517c>
   37976:	cbnz	r0, 37984 <error@@Base+0x8480>
   37978:	ldr	r3, [r6, #24]
   3797a:	cmp	r3, r7
   3797c:	beq.n	37984 <error@@Base+0x8480>
   3797e:	movs	r0, #0
   37980:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   37984:	ldr	r3, [r6, #16]
   37986:	ands.w	r5, r3, #2
   3798a:	bne.n	3797e <error@@Base+0x847a>
   3798c:	lsls	r3, r3, #27
   3798e:	it	pl
   37990:	movpl	r0, #1
   37992:	bpl.n	37980 <error@@Base+0x847c>
   37994:	ldr	r0, [r6, #28]
   37996:	blx	5bd4 <getgrgid@plt>
   3799a:	mov	r8, r0
   3799c:	cmp	r0, #0
   3799e:	beq.n	3797e <error@@Base+0x847a>
   379a0:	blx	64c4 <getpwent@plt>
   379a4:	mov	r4, r0
   379a6:	cbz	r0, 379cc <error@@Base+0x84c8>
   379a8:	ldr	r2, [r4, #12]
   379aa:	ldr.w	r3, [r8, #8]
   379ae:	cmp	r2, r3
   379b0:	bne.n	379a0 <error@@Base+0x849c>
   379b2:	mov	r0, r5
   379b4:	movs	r1, #1
   379b6:	bl	54314 <mkdtemp@@Base+0x2338>
   379ba:	ldr	r3, [r4, #8]
   379bc:	cmp	r7, r3
   379be:	mov	r5, r0
   379c0:	bne.n	3797e <error@@Base+0x847a>
   379c2:	blx	64c4 <getpwent@plt>
   379c6:	mov	r4, r0
   379c8:	cmp	r0, #0
   379ca:	bne.n	379a8 <error@@Base+0x84a4>
   379cc:	blx	62f0 <endpwent@plt>
   379d0:	ldr	r0, [r6, #24]
   379d2:	blx	5c28 <getpwuid@plt>
   379d6:	cmp	r0, #0
   379d8:	beq.n	3797e <error@@Base+0x847a>
   379da:	ldr.w	r4, [r8, #12]
   379de:	ldr	r1, [r4, #0]
   379e0:	cbz	r1, 379f6 <error@@Base+0x84f2>
   379e2:	ldr	r0, [r0, #0]
   379e4:	blx	66f4 <strcmp@plt+0x4>
   379e8:	cmp	r0, #0
   379ea:	bne.n	3797e <error@@Base+0x847a>
   379ec:	ldr	r0, [r4, #4]
   379ee:	clz	r0, r0
   379f2:	lsrs	r0, r0, #5
   379f4:	b.n	37980 <error@@Base+0x847c>
   379f6:	subs	r0, r5, #0
   379f8:	it	ne
   379fa:	movne	r0, #1
   379fc:	b.n	37980 <error@@Base+0x847c>
   379fe:	nop
   37a00:	b.w	536c0 <mkdtemp@@Base+0x16e4>
   37a04:	ldr	r0, [pc, #168]	; (37ab0 <error@@Base+0x85ac>)
   37a06:	movs	r1, #2
   37a08:	push	{r3, r4, r5, r6, r7, lr}
   37a0a:	add	r0, pc
   37a0c:	blx	6034 <open64@plt>
   37a10:	ldr	r7, [pc, #160]	; (37ab4 <error@@Base+0x85b0>)
   37a12:	add	r7, pc
   37a14:	adds	r3, r0, #1
   37a16:	beq.n	37a8a <error@@Base+0x8586>
   37a18:	movs	r1, #1
   37a1a:	mov	r6, r0
   37a1c:	bl	54314 <mkdtemp@@Base+0x2338>
   37a20:	cmp	r0, #2
   37a22:	mov	r4, r0
   37a24:	ble.n	37a36 <error@@Base+0x8532>
   37a26:	b.n	37a7a <error@@Base+0x8576>
   37a28:	mov	r0, r4
   37a2a:	movs	r1, #1
   37a2c:	bl	54314 <mkdtemp@@Base+0x2338>
   37a30:	cmp	r0, #3
   37a32:	mov	r4, r0
   37a34:	beq.n	37a7a <error@@Base+0x8576>
   37a36:	movs	r1, #3
   37a38:	mov	r0, r4
   37a3a:	blx	6660 <fcntl64@plt>
   37a3e:	adds	r0, #1
   37a40:	bne.n	37a28 <error@@Base+0x8524>
   37a42:	blx	676c <__errno_location@plt>
   37a46:	ldr	r3, [r0, #0]
   37a48:	mov	r5, r0
   37a4a:	cmp	r3, #9
   37a4c:	bne.n	37a28 <error@@Base+0x8524>
   37a4e:	mov	r1, r4
   37a50:	mov	r0, r6
   37a52:	blx	5fd4 <dup2@plt>
   37a56:	adds	r0, #1
   37a58:	bne.n	37a28 <error@@Base+0x8524>
   37a5a:	ldr	r3, [pc, #92]	; (37ab8 <error@@Base+0x85b4>)
   37a5c:	ldr	r0, [r5, #0]
   37a5e:	ldr	r3, [r7, r3]
   37a60:	ldr	r4, [r3, #0]
   37a62:	blx	5ad8 <strerror@plt+0x4>
   37a66:	ldr	r2, [pc, #84]	; (37abc <error@@Base+0x85b8>)
   37a68:	movs	r1, #1
   37a6a:	add	r2, pc
   37a6c:	mov	r3, r0
   37a6e:	mov	r0, r4
   37a70:	blx	5d00 <__fprintf_chk@plt>
   37a74:	movs	r0, #1
   37a76:	blx	5abc <exit@plt>
   37a7a:	cmp	r6, #2
   37a7c:	bgt.n	37a80 <error@@Base+0x857c>
   37a7e:	pop	{r3, r4, r5, r6, r7, pc}
   37a80:	mov	r0, r6
   37a82:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   37a86:	b.w	5e34 <close@plt>
   37a8a:	ldr	r3, [pc, #44]	; (37ab8 <error@@Base+0x85b4>)
   37a8c:	ldr	r3, [r7, r3]
   37a8e:	ldr	r4, [r3, #0]
   37a90:	blx	676c <__errno_location@plt>
   37a94:	ldr	r0, [r0, #0]
   37a96:	blx	5ad8 <strerror@plt+0x4>
   37a9a:	ldr	r2, [pc, #36]	; (37ac0 <error@@Base+0x85bc>)
   37a9c:	movs	r1, #1
   37a9e:	add	r2, pc
   37aa0:	mov	r3, r0
   37aa2:	mov	r0, r4
   37aa4:	blx	5d00 <__fprintf_chk@plt>
   37aa8:	movs	r0, #1
   37aaa:	blx	5abc <exit@plt>
   37aae:	nop
   37ab0:	bne.n	37ad8 <error@@Base+0x85d4>
   37ab2:	movs	r1, r0
   37ab4:	udf	#110	; 0x6e
   37ab6:	movs	r5, r0
   37ab8:	lsls	r4, r2, #27
   37aba:	movs	r0, r0
   37abc:	pop	{r1, r4, r5, r6}
   37abe:	movs	r2, r0
   37ac0:	pop	{r1, r2, r3, r4}
   37ac2:	movs	r2, r0
   37ac4:	ldr	r2, [pc, #140]	; (37b54 <error@@Base+0x8650>)
   37ac6:	cmp.w	r1, #65536	; 0x10000
   37aca:	ldr	r3, [pc, #140]	; (37b58 <error@@Base+0x8654>)
   37acc:	add	r2, pc
   37ace:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   37ad2:	sub	sp, #20
   37ad4:	ldr	r3, [r2, r3]
   37ad6:	ldr	r3, [r3, #0]
   37ad8:	str	r3, [sp, #12]
   37ada:	mov.w	r3, #0
   37ade:	bhi.n	37b42 <error@@Base+0x863e>
   37ae0:	mov.w	r8, r1, lsl #1
   37ae4:	mov	r4, r0
   37ae6:	movs	r0, #1
   37ae8:	add	r8, r0
   37aea:	mov	r5, r1
   37aec:	mov	r1, r8
   37aee:	bl	35a10 <error@@Base+0x650c>
   37af2:	mov	r7, r0
   37af4:	cbz	r5, 37b2a <error@@Base+0x8626>
   37af6:	ldr.w	r9, [pc, #100]	; 37b5c <error@@Base+0x8658>
   37afa:	subs	r5, #1
   37afc:	add	r5, r4
   37afe:	add	r6, sp, #8
   37b00:	add	r9, pc
   37b02:	subs	r4, #1
   37b04:	ldrb.w	ip, [r4, #1]!
   37b08:	movs	r3, #3
   37b0a:	mov	r1, r3
   37b0c:	movs	r2, #1
   37b0e:	mov	r0, r6
   37b10:	str.w	r9, [sp]
   37b14:	str.w	ip, [sp, #4]
   37b18:	blx	65a8 <__snprintf_chk@plt>
   37b1c:	mov	r2, r8
   37b1e:	mov	r1, r6
   37b20:	mov	r0, r7
   37b22:	bl	527a4 <mkdtemp@@Base+0x7c8>
   37b26:	cmp	r4, r5
   37b28:	bne.n	37b04 <error@@Base+0x8600>
   37b2a:	ldr	r2, [pc, #52]	; (37b60 <error@@Base+0x865c>)
   37b2c:	ldr	r3, [pc, #40]	; (37b58 <error@@Base+0x8654>)
   37b2e:	add	r2, pc
   37b30:	ldr	r3, [r2, r3]
   37b32:	ldr	r2, [r3, #0]
   37b34:	ldr	r3, [sp, #12]
   37b36:	eors	r2, r3
   37b38:	bne.n	37b4e <error@@Base+0x864a>
   37b3a:	mov	r0, r7
   37b3c:	add	sp, #20
   37b3e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   37b42:	ldr	r0, [pc, #32]	; (37b64 <error@@Base+0x8660>)
   37b44:	add	r0, pc
   37b46:	bl	35a94 <error@@Base+0x6590>
   37b4a:	mov	r7, r0
   37b4c:	b.n	37b2a <error@@Base+0x8626>
   37b4e:	blx	620c <__stack_chk_fail@plt>
   37b52:	nop
   37b54:	ble.n	37ac0 <error@@Base+0x85bc>
   37b56:	movs	r5, r0
   37b58:	lsls	r4, r3, #25
   37b5a:	movs	r0, r0
   37b5c:	asrs	r0, r7, #1
   37b5e:	movs	r2, r0
   37b60:	ble.n	37c08 <error@@Base+0x8704>
   37b62:	movs	r5, r0
   37b64:	cbnz	r4, 37bd0 <error@@Base+0x86cc>
   37b66:	movs	r2, r0
   37b68:	push	{r2, r3}
   37b6a:	push	{r4, r5, r6, lr}
   37b6c:	sub	sp, #24
   37b6e:	ldr	r6, [pc, #124]	; (37bec <error@@Base+0x86e8>)
   37b70:	add	r2, sp, #40	; 0x28
   37b72:	mov	r5, r1
   37b74:	ldr	r1, [pc, #120]	; (37bf0 <error@@Base+0x86ec>)
   37b76:	add	r6, pc
   37b78:	ldr.w	r3, [r2], #4
   37b7c:	mov	r4, r0
   37b7e:	add	r0, sp, #12
   37b80:	ldr	r1, [r6, r1]
   37b82:	ldr	r1, [r1, #0]
   37b84:	str	r1, [sp, #20]
   37b86:	mov.w	r1, #0
   37b8a:	mov	r1, r3
   37b8c:	str	r2, [sp, #8]
   37b8e:	bl	35ab8 <error@@Base+0x65b4>
   37b92:	ldr	r2, [r4, #0]
   37b94:	cbz	r2, 37bd6 <error@@Base+0x86d2>
   37b96:	ldrb	r3, [r2, #0]
   37b98:	cbz	r3, 37bd6 <error@@Base+0x86d2>
   37b9a:	cbz	r5, 37be2 <error@@Base+0x86de>
   37b9c:	ldr	r6, [sp, #12]
   37b9e:	mov	r3, r5
   37ba0:	ldr	r1, [pc, #80]	; (37bf4 <error@@Base+0x86f0>)
   37ba2:	add	r0, sp, #16
   37ba4:	add	r1, pc
   37ba6:	str	r6, [sp, #0]
   37ba8:	bl	35adc <error@@Base+0x65d8>
   37bac:	ldr	r0, [sp, #12]
   37bae:	blx	5904 <free@plt+0x4>
   37bb2:	ldr	r0, [r4, #0]
   37bb4:	blx	5904 <free@plt+0x4>
   37bb8:	ldr	r3, [sp, #16]
   37bba:	str	r3, [r4, #0]
   37bbc:	ldr	r2, [pc, #56]	; (37bf8 <error@@Base+0x86f4>)
   37bbe:	ldr	r3, [pc, #48]	; (37bf0 <error@@Base+0x86ec>)
   37bc0:	add	r2, pc
   37bc2:	ldr	r3, [r2, r3]
   37bc4:	ldr	r2, [r3, #0]
   37bc6:	ldr	r3, [sp, #20]
   37bc8:	eors	r2, r3
   37bca:	bne.n	37be8 <error@@Base+0x86e4>
   37bcc:	add	sp, #24
   37bce:	ldmia.w	sp!, {r4, r5, r6, lr}
   37bd2:	add	sp, #8
   37bd4:	bx	lr
   37bd6:	mov	r0, r2
   37bd8:	blx	5904 <free@plt+0x4>
   37bdc:	ldr	r3, [sp, #12]
   37bde:	str	r3, [r4, #0]
   37be0:	b.n	37bbc <error@@Base+0x86b8>
   37be2:	ldr	r5, [pc, #24]	; (37bfc <error@@Base+0x86f8>)
   37be4:	add	r5, pc
   37be6:	b.n	37b9c <error@@Base+0x8698>
   37be8:	blx	620c <__stack_chk_fail@plt>
   37bec:	ble.n	37c04 <error@@Base+0x8700>
   37bee:	movs	r5, r0
   37bf0:	lsls	r4, r3, #25
   37bf2:	movs	r0, r0
   37bf4:	udf	#112	; 0x70
   37bf6:	movs	r1, r0
   37bf8:	bgt.n	37b7c <error@@Base+0x8678>
   37bfa:	movs	r5, r0
   37bfc:			; <UNDEFINED> instruction: 0xb7b8
   37bfe:	movs	r2, r0
   37c00:	ldr	r1, [r0, #0]
   37c02:	ldr	r0, [r0, #4]
   37c04:	rev	r1, r1
   37c06:	rev	r0, r0
   37c08:	bx	lr
   37c0a:	nop
   37c0c:	ldr	r0, [r0, #0]
   37c0e:	rev	r0, r0
   37c10:	bx	lr
   37c12:	nop
   37c14:	ldr	r0, [r0, #0]
   37c16:	bx	lr
   37c18:	ldrh	r0, [r0, #0]
   37c1a:	rev16	r0, r0
   37c1c:	uxth	r0, r0
   37c1e:	bx	lr
   37c20:	push	{r4}
   37c22:	lsrs	r1, r3, #16
   37c24:	lsrs	r4, r3, #24
   37c26:	strb	r3, [r0, #3]
   37c28:	strb	r2, [r0, #7]
   37c2a:	lsrs	r3, r3, #8
   37c2c:	strb	r4, [r0, #0]
   37c2e:	strb	r1, [r0, #1]
   37c30:	lsrs	r1, r2, #24
   37c32:	strb	r3, [r0, #2]
   37c34:	lsrs	r3, r2, #16
   37c36:	ldr.w	r4, [sp], #4
   37c3a:	lsrs	r2, r2, #8
   37c3c:	strb	r1, [r0, #4]
   37c3e:	strb	r3, [r0, #5]
   37c40:	strb	r2, [r0, #6]
   37c42:	bx	lr
   37c44:	lsrs	r2, r1, #24
   37c46:	lsrs	r3, r1, #16
   37c48:	strb	r1, [r0, #3]
   37c4a:	lsrs	r1, r1, #8
   37c4c:	strb	r2, [r0, #0]
   37c4e:	strb	r3, [r0, #1]
   37c50:	strb	r1, [r0, #2]
   37c52:	bx	lr
   37c54:	lsrs	r2, r1, #8
   37c56:	lsrs	r3, r1, #16
   37c58:	strb	r1, [r0, #0]
   37c5a:	lsrs	r1, r1, #24
   37c5c:	strb	r2, [r0, #1]
   37c5e:	strb	r3, [r0, #2]
   37c60:	strb	r1, [r0, #3]
   37c62:	bx	lr
   37c64:	strb	r1, [r0, #1]
   37c66:	lsrs	r1, r1, #8
   37c68:	strb	r1, [r0, #0]
   37c6a:	bx	lr
   37c6c:	bic.w	r2, r1, r1, asr #31
   37c70:	movw	r3, #19923	; 0x4dd3
   37c74:	movt	r3, #4194	; 0x1062
   37c78:	mov.w	r1, #1000	; 0x3e8
   37c7c:	push	{r4, lr}
   37c7e:	umull	r4, r3, r3, r2
   37c82:	mov	r4, r0
   37c84:	lsrs	r3, r3, #6
   37c86:	str	r3, [r0, #0]
   37c88:	mls	r0, r1, r3, r2
   37c8c:	bl	543dc <mkdtemp@@Base+0x2400>
   37c90:	str	r0, [r4, #4]
   37c92:	pop	{r4, pc}
   37c94:	push	{r4, r5, r6, lr}
   37c96:	sub	sp, #16
   37c98:	ldr	r6, [pc, #132]	; (37d20 <error@@Base+0x881c>)
   37c9a:	mov	r4, r0
   37c9c:	ldr	r2, [pc, #132]	; (37d24 <error@@Base+0x8820>)
   37c9e:	ldr	r3, [pc, #136]	; (37d28 <error@@Base+0x8824>)
   37ca0:	add	r6, pc
   37ca2:	add	r2, pc
   37ca4:	ldr	r5, [r6, #0]
   37ca6:	ldr	r3, [r2, r3]
   37ca8:	ldr	r3, [r3, #0]
   37caa:	str	r3, [sp, #12]
   37cac:	mov.w	r3, #0
   37cb0:	cbnz	r5, 37d00 <error@@Base+0x87fc>
   37cb2:	mov	r1, r0
   37cb4:	movs	r0, #7
   37cb6:	blx	5fec <clock_gettime@plt>
   37cba:	cbnz	r0, 37cd0 <error@@Base+0x87cc>
   37cbc:	ldr	r2, [pc, #108]	; (37d2c <error@@Base+0x8828>)
   37cbe:	ldr	r3, [pc, #104]	; (37d28 <error@@Base+0x8824>)
   37cc0:	add	r2, pc
   37cc2:	ldr	r3, [r2, r3]
   37cc4:	ldr	r2, [r3, #0]
   37cc6:	ldr	r3, [sp, #12]
   37cc8:	eors	r2, r3
   37cca:	bne.n	37d1a <error@@Base+0x8816>
   37ccc:	add	sp, #16
   37cce:	pop	{r4, r5, r6, pc}
   37cd0:	mov	r1, r4
   37cd2:	movs	r0, #1
   37cd4:	blx	5fec <clock_gettime@plt>
   37cd8:	cmp	r0, #0
   37cda:	beq.n	37cbc <error@@Base+0x87b8>
   37cdc:	mov	r0, r5
   37cde:	mov	r1, r4
   37ce0:	blx	5fec <clock_gettime@plt>
   37ce4:	cmp	r0, #0
   37ce6:	beq.n	37cbc <error@@Base+0x87b8>
   37ce8:	blx	676c <__errno_location@plt>
   37cec:	ldr	r0, [r0, #0]
   37cee:	blx	5ad8 <strerror@plt+0x4>
   37cf2:	mov	r1, r0
   37cf4:	ldr	r0, [pc, #56]	; (37d30 <error@@Base+0x882c>)
   37cf6:	add	r0, pc
   37cf8:	bl	2f6e0 <error@@Base+0x1dc>
   37cfc:	movs	r3, #1
   37cfe:	str	r3, [r6, #0]
   37d00:	movs	r1, #0
   37d02:	add	r0, sp, #4
   37d04:	blx	581c <gettimeofday@plt>
   37d08:	ldr	r3, [sp, #4]
   37d0a:	ldr	r0, [sp, #8]
   37d0c:	mov.w	r1, #1000	; 0x3e8
   37d10:	str	r3, [r4, #0]
   37d12:	bl	543dc <mkdtemp@@Base+0x2400>
   37d16:	str	r0, [r4, #4]
   37d18:	b.n	37cbc <error@@Base+0x87b8>
   37d1a:	blx	620c <__stack_chk_fail@plt>
   37d1e:	nop
   37d20:	movt	r0, #18437	; 0x4805
   37d24:	blt.n	37ce4 <error@@Base+0x87e0>
   37d26:	movs	r5, r0
   37d28:	lsls	r4, r3, #25
   37d2a:	movs	r0, r0
   37d2c:	blt.n	37cb0 <error@@Base+0x87ac>
   37d2e:	movs	r5, r0
   37d30:	rev	r2, r1
   37d32:	movs	r2, r0
   37d34:	ldr	r2, [pc, #164]	; (37ddc <error@@Base+0x88d8>)
   37d36:	ldr	r3, [pc, #168]	; (37de0 <error@@Base+0x88dc>)
   37d38:	add	r2, pc
   37d3a:	push	{r4, r5, r6, r7, lr}
   37d3c:	sub	sp, #20
   37d3e:	ldr	r3, [r2, r3]
   37d40:	mov	r7, r0
   37d42:	add	r0, sp, #4
   37d44:	mov	r5, r1
   37d46:	ldr	r3, [r3, #0]
   37d48:	str	r3, [sp, #12]
   37d4a:	mov.w	r3, #0
   37d4e:	bl	37c94 <error@@Base+0x8790>
   37d52:	ldr	r3, [sp, #8]
   37d54:	movw	r4, #19923	; 0x4dd3
   37d58:	movt	r4, #4194	; 0x1062
   37d5c:	ldr	r1, [r7, #0]
   37d5e:	ldr	r0, [sp, #4]
   37d60:	smull	r2, r4, r4, r3
   37d64:	asrs	r3, r3, #31
   37d66:	rsb	r4, r3, r4, asr #6
   37d6a:	bl	54378 <mkdtemp@@Base+0x239c>
   37d6e:	ldr	r1, [r7, #4]
   37d70:	mov	r6, r0
   37d72:	mov	r0, r4
   37d74:	bl	54378 <mkdtemp@@Base+0x239c>
   37d78:	subs	r4, r0, #0
   37d7a:	bge.n	37d98 <error@@Base+0x8894>
   37d7c:	mov	r0, r6
   37d7e:	mov.w	r1, #4294967295	; 0xffffffff
   37d82:	bl	54314 <mkdtemp@@Base+0x2338>
   37d86:	movw	r1, #16960	; 0x4240
   37d8a:	movt	r1, #15
   37d8e:	mov	r6, r0
   37d90:	mov	r0, r4
   37d92:	bl	54314 <mkdtemp@@Base+0x2338>
   37d96:	mov	r4, r0
   37d98:	mov.w	r1, #1000	; 0x3e8
   37d9c:	mov	r0, r6
   37d9e:	bl	543dc <mkdtemp@@Base+0x2400>
   37da2:	movw	r3, #19923	; 0x4dd3
   37da6:	movt	r3, #4194	; 0x1062
   37daa:	asrs	r1, r4, #31
   37dac:	smull	r3, r4, r3, r4
   37db0:	rsb	r1, r1, r4, asr #6
   37db4:	bl	54314 <mkdtemp@@Base+0x2338>
   37db8:	mov	r1, r0
   37dba:	ldr	r0, [r5, #0]
   37dbc:	bl	54378 <mkdtemp@@Base+0x239c>
   37dc0:	ldr	r2, [pc, #32]	; (37de4 <error@@Base+0x88e0>)
   37dc2:	ldr	r3, [pc, #28]	; (37de0 <error@@Base+0x88dc>)
   37dc4:	add	r2, pc
   37dc6:	str	r0, [r5, #0]
   37dc8:	ldr	r3, [r2, r3]
   37dca:	ldr	r2, [r3, #0]
   37dcc:	ldr	r3, [sp, #12]
   37dce:	eors	r2, r3
   37dd0:	bne.n	37dd6 <error@@Base+0x88d2>
   37dd2:	add	sp, #20
   37dd4:	pop	{r4, r5, r6, r7, pc}
   37dd6:	blx	620c <__stack_chk_fail@plt>
   37dda:	nop
   37ddc:	blt.n	37e70 <error@@Base+0x896c>
   37dde:	movs	r5, r0
   37de0:	lsls	r4, r3, #25
   37de2:	movs	r0, r0
   37de4:	bge.n	37d60 <error@@Base+0x885c>
   37de6:	movs	r5, r0
   37de8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   37dec:	mov	r6, r2
   37dee:	ldr	r2, [pc, #172]	; (37e9c <error@@Base+0x8998>)
   37df0:	sub	sp, #28
   37df2:	ldr	r3, [pc, #172]	; (37ea0 <error@@Base+0x899c>)
   37df4:	add.w	r8, sp, #12
   37df8:	add	r2, pc
   37dfa:	mov	r5, r0
   37dfc:	mov	r0, r8
   37dfe:	mov	r7, r1
   37e00:	ldr	r3, [r2, r3]
   37e02:	add.w	r9, sp, #4
   37e06:	ldr	r3, [r3, #0]
   37e08:	str	r3, [sp, #20]
   37e0a:	mov.w	r3, #0
   37e0e:	bl	37c94 <error@@Base+0x8790>
   37e12:	ldr	r3, [sp, #16]
   37e14:	movw	r1, #19923	; 0x4dd3
   37e18:	movt	r1, #4194	; 0x1062
   37e1c:	ldr	r4, [sp, #12]
   37e1e:	strh.w	r6, [sp, #16]
   37e22:	smull	r2, r1, r1, r3
   37e26:	asrs	r3, r3, #31
   37e28:	str	r5, [sp, #12]
   37e2a:	str	r4, [sp, #4]
   37e2c:	rsb	r3, r3, r1, asr #6
   37e30:	str	r3, [sp, #8]
   37e32:	blx	676c <__errno_location@plt>
   37e36:	mov	r6, r0
   37e38:	b.n	37e6a <error@@Base+0x8966>
   37e3a:	movs	r1, #1
   37e3c:	mov	r0, r8
   37e3e:	blx	5ea4 <poll@plt>
   37e42:	ldr	r5, [r6, #0]
   37e44:	mov	r1, r7
   37e46:	mov	r4, r0
   37e48:	mov	r0, r9
   37e4a:	bl	37d34 <error@@Base+0x8830>
   37e4e:	cmp	r4, #0
   37e50:	str	r5, [r6, #0]
   37e52:	bgt.n	37e8e <error@@Base+0x898a>
   37e54:	sub.w	r3, r4, #4294967295	; 0xffffffff
   37e58:	cmp	r5, #11
   37e5a:	clz	r3, r3
   37e5e:	mov.w	r3, r3, lsr #5
   37e62:	it	eq
   37e64:	moveq	r3, #0
   37e66:	cbnz	r3, 37e92 <error@@Base+0x898e>
   37e68:	cbz	r4, 37e70 <error@@Base+0x896c>
   37e6a:	ldr	r2, [r7, #0]
   37e6c:	cmp	r2, #0
   37e6e:	bge.n	37e3a <error@@Base+0x8936>
   37e70:	mov.w	r0, #4294967295	; 0xffffffff
   37e74:	movs	r3, #110	; 0x6e
   37e76:	str	r3, [r6, #0]
   37e78:	ldr	r2, [pc, #40]	; (37ea4 <error@@Base+0x89a0>)
   37e7a:	ldr	r3, [pc, #36]	; (37ea0 <error@@Base+0x899c>)
   37e7c:	add	r2, pc
   37e7e:	ldr	r3, [r2, r3]
   37e80:	ldr	r2, [r3, #0]
   37e82:	ldr	r3, [sp, #20]
   37e84:	eors	r2, r3
   37e86:	bne.n	37e98 <error@@Base+0x8994>
   37e88:	add	sp, #28
   37e8a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   37e8e:	movs	r0, #0
   37e90:	b.n	37e78 <error@@Base+0x8974>
   37e92:	mov.w	r0, #4294967295	; 0xffffffff
   37e96:	b.n	37e78 <error@@Base+0x8974>
   37e98:	blx	620c <__stack_chk_fail@plt>
   37e9c:	bge.n	37db0 <error@@Base+0x88ac>
   37e9e:	movs	r5, r0
   37ea0:	lsls	r4, r3, #25
   37ea2:	movs	r0, r0
   37ea4:	bge.n	37eb0 <error@@Base+0x89ac>
   37ea6:	movs	r5, r0
   37ea8:	movs	r2, #1
   37eaa:	b.n	37de8 <error@@Base+0x88e4>
   37eac:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   37eb0:	mov	r5, r1
   37eb2:	ldr	r1, [pc, #192]	; (37f74 <error@@Base+0x8a70>)
   37eb4:	mov	r6, r2
   37eb6:	ldr	r2, [pc, #192]	; (37f78 <error@@Base+0x8a74>)
   37eb8:	sub	sp, #24
   37eba:	add	r1, pc
   37ebc:	mov	r4, r3
   37ebe:	movs	r7, #4
   37ec0:	movs	r3, #0
   37ec2:	ldr	r2, [r1, r2]
   37ec4:	mov	r8, r0
   37ec6:	ldr	r2, [r2, #0]
   37ec8:	str	r2, [sp, #20]
   37eca:	mov.w	r2, #0
   37ece:	strd	r3, r7, [sp, #12]
   37ed2:	cmp	r4, #0
   37ed4:	beq.n	37f40 <error@@Base+0x8a3c>
   37ed6:	ldr	r3, [r4, #0]
   37ed8:	cmp	r3, #0
   37eda:	ble.n	37f40 <error@@Base+0x8a3c>
   37edc:	bl	36c34 <error@@Base+0x7730>
   37ee0:	mov	r2, r6
   37ee2:	mov	r1, r5
   37ee4:	mov	r0, r8
   37ee6:	blx	6408 <connect@plt>
   37eea:	cbz	r0, 37f20 <error@@Base+0x8a1c>
   37eec:	blx	676c <__errno_location@plt>
   37ef0:	ldr	r3, [r0, #0]
   37ef2:	mov	r5, r0
   37ef4:	cmp	r3, #115	; 0x73
   37ef6:	bne.n	37f4e <error@@Base+0x8a4a>
   37ef8:	mov	r1, r4
   37efa:	movs	r2, #5
   37efc:	mov	r0, r8
   37efe:	bl	37de8 <error@@Base+0x88e4>
   37f02:	adds	r0, #1
   37f04:	beq.n	37f4e <error@@Base+0x8a4a>
   37f06:	add	r3, sp, #12
   37f08:	add	r1, sp, #16
   37f0a:	mov	r2, r7
   37f0c:	str	r1, [sp, #0]
   37f0e:	mov	r0, r8
   37f10:	movs	r1, #1
   37f12:	blx	5870 <getsockopt@plt>
   37f16:	adds	r3, r0, #1
   37f18:	mov	r4, r0
   37f1a:	beq.n	37f5c <error@@Base+0x8a58>
   37f1c:	ldr	r3, [sp, #12]
   37f1e:	cbnz	r3, 37f54 <error@@Base+0x8a50>
   37f20:	mov	r0, r8
   37f22:	movs	r4, #0
   37f24:	bl	36cbc <error@@Base+0x77b8>
   37f28:	ldr	r2, [pc, #80]	; (37f7c <error@@Base+0x8a78>)
   37f2a:	ldr	r3, [pc, #76]	; (37f78 <error@@Base+0x8a74>)
   37f2c:	add	r2, pc
   37f2e:	ldr	r3, [r2, r3]
   37f30:	ldr	r2, [r3, #0]
   37f32:	ldr	r3, [sp, #20]
   37f34:	eors	r2, r3
   37f36:	bne.n	37f6e <error@@Base+0x8a6a>
   37f38:	mov	r0, r4
   37f3a:	add	sp, #24
   37f3c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   37f40:	mov	r2, r6
   37f42:	mov	r1, r5
   37f44:	mov	r0, r8
   37f46:	blx	6408 <connect@plt>
   37f4a:	mov	r4, r0
   37f4c:	b.n	37f28 <error@@Base+0x8a24>
   37f4e:	mov.w	r4, #4294967295	; 0xffffffff
   37f52:	b.n	37f28 <error@@Base+0x8a24>
   37f54:	mov.w	r4, #4294967295	; 0xffffffff
   37f58:	str	r3, [r5, #0]
   37f5a:	b.n	37f28 <error@@Base+0x8a24>
   37f5c:	ldr	r0, [r5, #0]
   37f5e:	blx	5ad8 <strerror@plt+0x4>
   37f62:	mov	r1, r0
   37f64:	ldr	r0, [pc, #24]	; (37f80 <error@@Base+0x8a7c>)
   37f66:	add	r0, pc
   37f68:	bl	2f638 <error@@Base+0x134>
   37f6c:	b.n	37f28 <error@@Base+0x8a24>
   37f6e:	blx	620c <__stack_chk_fail@plt>
   37f72:	nop
   37f74:	bls.n	37f04 <error@@Base+0x8a00>
   37f76:	movs	r5, r0
   37f78:	lsls	r4, r3, #25
   37f7a:	movs	r0, r0
   37f7c:	bls.n	38028 <error@@Base+0x8b24>
   37f7e:	movs	r5, r0
   37f80:			; <UNDEFINED> instruction: 0xb7ae
   37f82:	movs	r2, r0
   37f84:	ldr	r2, [pc, #76]	; (37fd4 <error@@Base+0x8ad0>)
   37f86:	ldr	r3, [pc, #80]	; (37fd8 <error@@Base+0x8ad4>)
   37f88:	add	r2, pc
   37f8a:	push	{r4, lr}
   37f8c:	sub	sp, #16
   37f8e:	ldr	r3, [r2, r3]
   37f90:	mov	r4, r0
   37f92:	add	r0, sp, #4
   37f94:	ldr	r3, [r3, #0]
   37f96:	str	r3, [sp, #12]
   37f98:	mov.w	r3, #0
   37f9c:	bl	37c94 <error@@Base+0x8790>
   37fa0:	ldr	r3, [sp, #8]
   37fa2:	movw	r2, #19923	; 0x4dd3
   37fa6:	movt	r2, #4194	; 0x1062
   37faa:	ldr	r1, [sp, #4]
   37fac:	smull	r0, r2, r2, r3
   37fb0:	asrs	r3, r3, #31
   37fb2:	str	r1, [r4, #0]
   37fb4:	rsb	r3, r3, r2, asr #6
   37fb8:	ldr	r2, [pc, #32]	; (37fdc <error@@Base+0x8ad8>)
   37fba:	str	r3, [r4, #4]
   37fbc:	ldr	r3, [pc, #24]	; (37fd8 <error@@Base+0x8ad4>)
   37fbe:	add	r2, pc
   37fc0:	ldr	r3, [r2, r3]
   37fc2:	ldr	r2, [r3, #0]
   37fc4:	ldr	r3, [sp, #12]
   37fc6:	eors	r2, r3
   37fc8:	bne.n	37fce <error@@Base+0x8aca>
   37fca:	add	sp, #16
   37fcc:	pop	{r4, pc}
   37fce:	blx	620c <__stack_chk_fail@plt>
   37fd2:	nop
   37fd4:	bhi.n	37fc8 <error@@Base+0x8ac4>
   37fd6:	movs	r5, r0
   37fd8:	lsls	r4, r3, #25
   37fda:	movs	r0, r0
   37fdc:	bhi.n	37f64 <error@@Base+0x8a60>
   37fde:	movs	r5, r0
   37fe0:	ldr	r2, [pc, #52]	; (38018 <error@@Base+0x8b14>)
   37fe2:	ldr	r3, [pc, #56]	; (3801c <error@@Base+0x8b18>)
   37fe4:	add	r2, pc
   37fe6:	push	{lr}
   37fe8:	sub	sp, #20
   37fea:	ldr	r3, [r2, r3]
   37fec:	add	r0, sp, #4
   37fee:	ldr	r3, [r3, #0]
   37ff0:	str	r3, [sp, #12]
   37ff2:	mov.w	r3, #0
   37ff6:	bl	37c94 <error@@Base+0x8790>
   37ffa:	ldr	r2, [pc, #36]	; (38020 <error@@Base+0x8b1c>)
   37ffc:	ldr	r3, [pc, #28]	; (3801c <error@@Base+0x8b18>)
   37ffe:	add	r2, pc
   38000:	ldr	r0, [sp, #4]
   38002:	ldr	r3, [r2, r3]
   38004:	ldr	r2, [r3, #0]
   38006:	ldr	r3, [sp, #12]
   38008:	eors	r2, r3
   3800a:	bne.n	38012 <error@@Base+0x8b0e>
   3800c:	add	sp, #20
   3800e:	ldr.w	pc, [sp], #4
   38012:	blx	620c <__stack_chk_fail@plt>
   38016:	nop
   38018:	bhi.n	37f54 <error@@Base+0x8a50>
   3801a:	movs	r5, r0
   3801c:	lsls	r4, r3, #25
   3801e:	movs	r0, r0
   38020:	bhi.n	37f28 <error@@Base+0x8a24>
   38022:	movs	r5, r0
   38024:	ldr	r2, [pc, #88]	; (38080 <error@@Base+0x8b7c>)
   38026:	ldr	r3, [pc, #92]	; (38084 <error@@Base+0x8b80>)
   38028:	add	r2, pc
   3802a:	push	{lr}
   3802c:	sub	sp, #20
   3802e:	ldr	r3, [r2, r3]
   38030:	add	r0, sp, #4
   38032:	ldr	r3, [r3, #0]
   38034:	str	r3, [sp, #12]
   38036:	mov.w	r3, #0
   3803a:	bl	37c94 <error@@Base+0x8790>
   3803e:	vldr	s15, [sp, #8]
   38042:	ldr	r2, [pc, #68]	; (38088 <error@@Base+0x8b84>)
   38044:	ldr	r3, [pc, #60]	; (38084 <error@@Base+0x8b80>)
   38046:	vldr	d5, [pc, #48]	; 38078 <error@@Base+0x8b74>
   3804a:	add	r2, pc
   3804c:	ldr	r3, [r2, r3]
   3804e:	vcvt.f64.s32	d7, s15
   38052:	ldr	r2, [r3, #0]
   38054:	ldr	r3, [sp, #12]
   38056:	eors	r2, r3
   38058:	vdiv.f64	d6, d7, d5
   3805c:	vldr	s15, [sp, #4]
   38060:	vcvt.f64.s32	d0, s15
   38064:	vadd.f64	d0, d6, d0
   38068:	bne.n	38070 <error@@Base+0x8b6c>
   3806a:	add	sp, #20
   3806c:	ldr.w	pc, [sp], #4
   38070:	blx	620c <__stack_chk_fail@plt>
   38074:	nop.w
   38078:	movs	r0, r0
   3807a:	movs	r0, r0
   3807c:	ldmia	r5, {r0, r2, r5, r6}
   3807e:	rors	r5, r1
   38080:	bhi.n	38134 <error@@Base+0x8c30>
   38082:	movs	r5, r0
   38084:	lsls	r4, r3, #25
   38086:	movs	r0, r0
   38088:	bhi.n	380f8 <error@@Base+0x8bf4>
   3808a:	movs	r5, r0
   3808c:	push	{r4, r5}
   3808e:	mov	r5, r3
   38090:	ldr	r1, [sp, #8]
   38092:	movs	r3, #0
   38094:	mov	r4, r2
   38096:	strd	r3, r3, [r0, #32]
   3809a:	strd	r4, r5, [r0, #8]
   3809e:	movs	r4, #0
   380a0:	movs	r5, #0
   380a2:	str	r1, [r0, #0]
   380a4:	strd	r4, r5, [r0, #24]
   380a8:	strd	r1, r3, [r0, #16]
   380ac:	pop	{r4, r5}
   380ae:	strd	r3, r3, [r0, #40]	; 0x28
   380b2:	bx	lr
   380b4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   380b8:	mov	r4, r0
   380ba:	vpush	{d8}
   380be:	ldr	r2, [pc, #568]	; (382f8 <error@@Base+0x8df4>)
   380c0:	ldr	r3, [pc, #568]	; (382fc <error@@Base+0x8df8>)
   380c2:	add	r2, pc
   380c4:	sub	sp, #44	; 0x2c
   380c6:	ldrd	r6, r7, [r0, #24]
   380ca:	ldr	r3, [r2, r3]
   380cc:	adds	r6, r6, r1
   380ce:	ldr	r3, [r3, #0]
   380d0:	str	r3, [sp, #36]	; 0x24
   380d2:	mov.w	r3, #0
   380d6:	ldr	r3, [r0, #32]
   380d8:	adc.w	r7, r7, #0
   380dc:	strd	r6, r7, [r0, #24]
   380e0:	cbnz	r3, 380ea <error@@Base+0x8be6>
   380e2:	ldr	r3, [r0, #36]	; 0x24
   380e4:	add	r0, sp, #28
   380e6:	cmp	r3, #0
   380e8:	beq.n	381d0 <error@@Base+0x8ccc>
   380ea:	ldrd	r2, r3, [r4, #16]
   380ee:	cmp	r7, r3
   380f0:	it	eq
   380f2:	cmpeq	r6, r2
   380f4:	bcs.n	38112 <error@@Base+0x8c0e>
   380f6:	ldr	r2, [pc, #520]	; (38300 <error@@Base+0x8dfc>)
   380f8:	ldr	r3, [pc, #512]	; (382fc <error@@Base+0x8df8>)
   380fa:	add	r2, pc
   380fc:	ldr	r3, [r2, r3]
   380fe:	ldr	r2, [r3, #0]
   38100:	ldr	r3, [sp, #36]	; 0x24
   38102:	eors	r2, r3
   38104:	bne.w	382ec <error@@Base+0x8de8>
   38108:	add	sp, #44	; 0x2c
   3810a:	vpop	{d8}
   3810e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38112:	add	r7, sp, #28
   38114:	movw	r5, #19923	; 0x4dd3
   38118:	movt	r5, #4194	; 0x1062
   3811c:	mov	r0, r7
   3811e:	bl	37c94 <error@@Base+0x8790>
   38122:	ldr	r3, [sp, #32]
   38124:	ldr	r1, [r4, #32]
   38126:	ldr	r0, [sp, #28]
   38128:	smull	r2, r5, r5, r3
   3812c:	asrs	r3, r3, #31
   3812e:	rsb	r5, r3, r5, asr #6
   38132:	bl	54378 <mkdtemp@@Base+0x239c>
   38136:	ldr	r1, [r4, #36]	; 0x24
   38138:	mov	r3, r0
   3813a:	mov	r0, r5
   3813c:	str	r3, [r4, #40]	; 0x28
   3813e:	mov	r5, r3
   38140:	bl	54378 <mkdtemp@@Base+0x239c>
   38144:	cmp	r0, #0
   38146:	mov	r6, r0
   38148:	str	r0, [r4, #44]	; 0x2c
   3814a:	blt.w	3826c <error@@Base+0x8d68>
   3814e:	cbnz	r5, 38156 <error@@Base+0x8c52>
   38150:	ldr	r3, [r4, #44]	; 0x2c
   38152:	cmp	r3, #0
   38154:	beq.n	380f6 <error@@Base+0x8bf2>
   38156:	ldrd	r0, r1, [r4, #24]
   3815a:	lsls	r1, r1, #3
   3815c:	orr.w	r1, r1, r0, lsr #29
   38160:	lsls	r0, r0, #3
   38162:	strd	r0, r1, [r4, #24]
   38166:	bl	541cc <mkdtemp@@Base+0x21f0>
   3816a:	vldr	d7, [pc, #388]	; 382f0 <error@@Base+0x8dec>
   3816e:	vmov	d8, r0, r1
   38172:	ldrd	r0, r1, [r4, #8]
   38176:	vmul.f64	d8, d8, d7
   3817a:	bl	541cc <mkdtemp@@Base+0x21f0>
   3817e:	vmov	d7, r0, r1
   38182:	vdiv.f64	d7, d8, d7
   38186:	vmov	r0, r1, d7
   3818a:	bl	54500 <mkdtemp@@Base+0x2524>
   3818e:	movs	r3, #0
   38190:	movw	r2, #16960	; 0x4240
   38194:	movt	r2, #15
   38198:	mov	sl, r1
   3819a:	mov	fp, r0
   3819c:	bl	542d8 <mkdtemp@@Base+0x22fc>
   381a0:	mov	r1, sl
   381a2:	movw	r2, #16960	; 0x4240
   381a6:	movs	r3, #0
   381a8:	movt	r2, #15
   381ac:	mov	r6, r0
   381ae:	mov	r0, fp
   381b0:	str	r6, [r4, #32]
   381b2:	bl	542d8 <mkdtemp@@Base+0x22fc>
   381b6:	cmp	r6, r5
   381b8:	mov	sl, r2
   381ba:	str	r2, [r4, #36]	; 0x24
   381bc:	beq.n	382ae <error@@Base+0x8daa>
   381be:	ite	gt
   381c0:	movgt	r3, #1
   381c2:	movle	r3, #0
   381c4:	cbnz	r3, 381f0 <error@@Base+0x8cec>
   381c6:	mov	r0, r7
   381c8:	movs	r2, #0
   381ca:	movs	r3, #0
   381cc:	strd	r2, r3, [r4, #24]
   381d0:	bl	37c94 <error@@Base+0x8790>
   381d4:	ldr	r3, [sp, #32]
   381d6:	movw	r2, #19923	; 0x4dd3
   381da:	movt	r2, #4194	; 0x1062
   381de:	ldr	r1, [sp, #28]
   381e0:	smull	r0, r2, r2, r3
   381e4:	asrs	r3, r3, #31
   381e6:	str	r1, [r4, #32]
   381e8:	rsb	r3, r3, r2, asr #6
   381ec:	str	r3, [r4, #36]	; 0x24
   381ee:	b.n	380f6 <error@@Base+0x8bf2>
   381f0:	mov	r1, r5
   381f2:	mov	r0, r6
   381f4:	bl	54378 <mkdtemp@@Base+0x239c>
   381f8:	ldr	r1, [r4, #44]	; 0x2c
   381fa:	mov	r6, r0
   381fc:	mov	r0, sl
   381fe:	str	r6, [r4, #40]	; 0x28
   38200:	bl	54378 <mkdtemp@@Base+0x239c>
   38204:	cmp	r0, #0
   38206:	mov	r5, r0
   38208:	str	r0, [r4, #44]	; 0x2c
   3820a:	blt.n	3828c <error@@Base+0x8d88>
   3820c:	cmp	r6, #0
   3820e:	beq.n	382be <error@@Base+0x8dba>
   38210:	ldr	r0, [r4, #0]
   38212:	ldr	r1, [r4, #20]
   38214:	str	r0, [sp, #4]
   38216:	ldr	r0, [r4, #16]
   38218:	lsrs	r3, r1, #1
   3821a:	lsrs	r2, r0, #1
   3821c:	ldr	r0, [sp, #4]
   3821e:	orr.w	r2, r2, r1, lsl #31
   38222:	movs	r1, #0
   38224:	cmp	r3, r1
   38226:	strd	r2, r3, [r4, #16]
   3822a:	mov.w	r0, r0, lsr #2
   3822e:	it	eq
   38230:	cmpeq	r2, r0
   38232:	it	cc
   38234:	strdcc	r0, r1, [r4, #16]
   38238:	mov	r0, r5
   3823a:	mov.w	r1, #1000	; 0x3e8
   3823e:	str	r6, [sp, #12]
   38240:	bl	543dc <mkdtemp@@Base+0x2400>
   38244:	add	r6, sp, #20
   38246:	add	r5, sp, #12
   38248:	str	r0, [sp, #16]
   3824a:	b.n	3825e <error@@Base+0x8d5a>
   3824c:	blx	676c <__errno_location@plt>
   38250:	ldr	r3, [r0, #0]
   38252:	cmp	r3, #4
   38254:	bne.n	381c6 <error@@Base+0x8cc2>
   38256:	ldmia.w	r6, {r0, r1}
   3825a:	stmia.w	r5, {r0, r1}
   3825e:	mov	r1, r6
   38260:	mov	r0, r5
   38262:	blx	5d6c <nanosleep@plt>
   38266:	adds	r0, #1
   38268:	beq.n	3824c <error@@Base+0x8d48>
   3826a:	b.n	381c6 <error@@Base+0x8cc2>
   3826c:	mov	r0, r5
   3826e:	mov.w	r1, #4294967295	; 0xffffffff
   38272:	bl	54314 <mkdtemp@@Base+0x2338>
   38276:	movw	r1, #16960	; 0x4240
   3827a:	movt	r1, #15
   3827e:	mov	r5, r0
   38280:	mov	r0, r6
   38282:	str	r5, [r4, #40]	; 0x28
   38284:	bl	54314 <mkdtemp@@Base+0x2338>
   38288:	str	r0, [r4, #44]	; 0x2c
   3828a:	b.n	3814e <error@@Base+0x8c4a>
   3828c:	mov	r0, r6
   3828e:	mov.w	r1, #4294967295	; 0xffffffff
   38292:	bl	54314 <mkdtemp@@Base+0x2338>
   38296:	movw	r1, #16960	; 0x4240
   3829a:	movt	r1, #15
   3829e:	mov	r6, r0
   382a0:	mov	r0, r5
   382a2:	str	r6, [r4, #40]	; 0x28
   382a4:	bl	54314 <mkdtemp@@Base+0x2338>
   382a8:	mov	r5, r0
   382aa:	str	r0, [r4, #44]	; 0x2c
   382ac:	b.n	3820c <error@@Base+0x8d08>
   382ae:	ldr	r3, [r4, #44]	; 0x2c
   382b0:	cmp	sl, r3
   382b2:	ite	le
   382b4:	movle	r3, #0
   382b6:	movgt	r3, #1
   382b8:	cmp	r3, #0
   382ba:	bne.n	381f0 <error@@Base+0x8cec>
   382bc:	b.n	381c6 <error@@Base+0x8cc2>
   382be:	movw	r3, #9999	; 0x270f
   382c2:	cmp	r5, r3
   382c4:	bgt.n	38238 <error@@Base+0x8d34>
   382c6:	ldrd	r3, r1, [r4, #16]
   382ca:	ldr	r2, [r4, #0]
   382cc:	adds.w	r8, r3, r3
   382d0:	mov.w	r3, #0
   382d4:	adc.w	r9, r1, r1
   382d8:	strd	r8, r9, [r4, #16]
   382dc:	lsls	r2, r2, #3
   382de:	cmp	r3, r9
   382e0:	it	eq
   382e2:	cmpeq	r2, r8
   382e4:	it	cc
   382e6:	strdcc	r2, r3, [r4, #16]
   382ea:	b.n	38238 <error@@Base+0x8d34>
   382ec:	blx	620c <__stack_chk_fail@plt>
   382f0:	movs	r0, r0
   382f2:	movs	r0, r0
   382f4:	strh	r0, [r0, #36]	; 0x24
   382f6:	asrs	r6, r5
   382f8:	bvc.n	38278 <error@@Base+0x8d74>
   382fa:	movs	r5, r0
   382fc:	lsls	r4, r3, #25
   382fe:	movs	r0, r0
   38300:	bvc.n	38210 <error@@Base+0x8d0c>
   38302:	movs	r5, r0
   38304:	push	{r4, r5, r6, lr}
   38306:	mov	r5, r0
   38308:	ldr	r0, [pc, #96]	; (3836c <error@@Base+0x8e68>)
   3830a:	sub	sp, #8
   3830c:	mov	r4, r1
   3830e:	add	r0, pc
   38310:	blx	693c <getenv@plt>
   38314:	cbz	r0, 38340 <error@@Base+0x8e3c>
   38316:	ldr	r6, [pc, #88]	; (38370 <error@@Base+0x8e6c>)
   38318:	mov.w	r3, #4294967295	; 0xffffffff
   3831c:	str	r0, [sp, #4]
   3831e:	movs	r2, #1
   38320:	add	r6, pc
   38322:	mov	r1, r4
   38324:	mov	r0, r5
   38326:	str	r6, [sp, #0]
   38328:	blx	65a8 <__snprintf_chk@plt>
   3832c:	cmp	r0, #0
   3832e:	ite	gt
   38330:	movgt	r3, #1
   38332:	movle	r3, #0
   38334:	cmp	r0, r4
   38336:	ite	cs
   38338:	movcs	r0, #0
   3833a:	andcc.w	r0, r3, #1
   3833e:	cbnz	r0, 3835a <error@@Base+0x8e56>
   38340:	ldr	r2, [pc, #48]	; (38374 <error@@Base+0x8e70>)
   38342:	mov	r1, r4
   38344:	mov	r0, r5
   38346:	add	r2, pc
   38348:	blx	5e10 <snprintf@plt>
   3834c:	cmp	r0, r4
   3834e:	ite	cc
   38350:	movcc	r4, #0
   38352:	movcs	r4, #1
   38354:	orrs.w	r3, r4, r0, lsr #31
   38358:	bne.n	3835e <error@@Base+0x8e5a>
   3835a:	add	sp, #8
   3835c:	pop	{r4, r5, r6, pc}
   3835e:	ldr	r1, [pc, #24]	; (38378 <error@@Base+0x8e74>)
   38360:	ldr	r0, [pc, #24]	; (3837c <error@@Base+0x8e78>)
   38362:	add	r1, pc
   38364:	add	r0, pc
   38366:	adds	r1, #16
   38368:	bl	2dd68 <__read_chk@plt+0x27304>
   3836c:	push	{r1, r2, r4}
   3836e:	movs	r2, r0
   38370:	push	{r2, r5}
   38372:	movs	r2, r0
   38374:	cbz	r6, 383f0 <error@@Base+0x8eec>
   38376:	movs	r2, r0
   38378:			; <UNDEFINED> instruction: 0xb856
   3837a:	movs	r2, r0
   3837c:	cbz	r4, 383fc <error@@Base+0x8ef8>
   3837e:	movs	r2, r0
   38380:	ldr	r2, [pc, #116]	; (383f8 <error@@Base+0x8ef4>)
   38382:	ldr	r3, [pc, #120]	; (383fc <error@@Base+0x8ef8>)
   38384:	add	r2, pc
   38386:	push	{r4, r5, r6, lr}
   38388:	sub	sp, #8
   3838a:	ldr	r3, [r2, r3]
   3838c:	ldr	r3, [r3, #0]
   3838e:	str	r3, [sp, #4]
   38390:	mov.w	r3, #0
   38394:	cbz	r0, 383ec <error@@Base+0x8ee8>
   38396:	ldr	r1, [pc, #104]	; (38400 <error@@Base+0x8efc>)
   38398:	mov	r5, r0
   3839a:	ldr	r6, [pc, #104]	; (38404 <error@@Base+0x8f00>)
   3839c:	movs	r4, #0
   3839e:	add	r1, pc
   383a0:	add	r6, pc
   383a2:	b.n	383ac <error@@Base+0x8ea8>
   383a4:	adds	r4, #1
   383a6:	ldr.w	r1, [r6, r4, lsl #3]
   383aa:	cbz	r1, 383d4 <error@@Base+0x8ed0>
   383ac:	mov	r0, r5
   383ae:	blx	5888 <strcasecmp@plt>
   383b2:	cmp	r0, #0
   383b4:	bne.n	383a4 <error@@Base+0x8ea0>
   383b6:	ldr	r3, [pc, #80]	; (38408 <error@@Base+0x8f04>)
   383b8:	add	r3, pc
   383ba:	add.w	r4, r3, r4, lsl #3
   383be:	ldr	r0, [r4, #4]
   383c0:	ldr	r2, [pc, #72]	; (3840c <error@@Base+0x8f08>)
   383c2:	ldr	r3, [pc, #56]	; (383fc <error@@Base+0x8ef8>)
   383c4:	add	r2, pc
   383c6:	ldr	r3, [r2, r3]
   383c8:	ldr	r2, [r3, #0]
   383ca:	ldr	r3, [sp, #4]
   383cc:	eors	r2, r3
   383ce:	bne.n	383f2 <error@@Base+0x8eee>
   383d0:	add	sp, #8
   383d2:	pop	{r4, r5, r6, pc}
   383d4:	mov	r2, r1
   383d6:	mov	r0, r5
   383d8:	mov	r1, sp
   383da:	blx	58f4 <strtol@plt>
   383de:	ldrb	r3, [r5, #0]
   383e0:	cbz	r3, 383ec <error@@Base+0x8ee8>
   383e2:	ldr	r3, [sp, #0]
   383e4:	ldrb	r3, [r3, #0]
   383e6:	cbnz	r3, 383ec <error@@Base+0x8ee8>
   383e8:	cmp	r0, #255	; 0xff
   383ea:	bls.n	383c0 <error@@Base+0x8ebc>
   383ec:	mov.w	r0, #4294967295	; 0xffffffff
   383f0:	b.n	383c0 <error@@Base+0x8ebc>
   383f2:	blx	620c <__stack_chk_fail@plt>
   383f6:	nop
   383f8:	bmi.n	383f4 <error@@Base+0x8ef0>
   383fa:	movs	r5, r0
   383fc:	lsls	r4, r3, #25
   383fe:	movs	r0, r0
   38400:	stmia	r5!, {r1, r2, r4}
   38402:	movs	r1, r0
   38404:	ldmia	r7, {r2, r7}
   38406:	movs	r5, r0
   38408:	ldmia	r7!, {r2, r3, r5, r6}
   3840a:	movs	r5, r0
   3840c:	bmi.n	38388 <error@@Base+0x8e84>
   3840e:	movs	r5, r0
   38410:	push	{r4, r5, lr}
   38412:	mvn.w	r1, #2147483648	; 0x80000000
   38416:	ldr	r3, [pc, #60]	; (38454 <error@@Base+0x8f50>)
   38418:	sub	sp, #12
   3841a:	ldr	r4, [pc, #60]	; (38458 <error@@Base+0x8f54>)
   3841c:	add	r3, pc
   3841e:	add	r4, pc
   38420:	b.n	3842a <error@@Base+0x8f26>
   38422:	ldr.w	r4, [r3, #8]!
   38426:	cbz	r4, 38434 <error@@Base+0x8f30>
   38428:	ldr	r1, [r3, #4]
   3842a:	cmp	r0, r1
   3842c:	bne.n	38422 <error@@Base+0x8f1e>
   3842e:	mov	r0, r4
   38430:	add	sp, #12
   38432:	pop	{r4, r5, pc}
   38434:	ldr	r2, [pc, #36]	; (3845c <error@@Base+0x8f58>)
   38436:	movs	r3, #5
   38438:	ldr	r5, [pc, #36]	; (38460 <error@@Base+0x8f5c>)
   3843a:	mov	r1, r3
   3843c:	add	r2, pc
   3843e:	str	r0, [sp, #4]
   38440:	adds	r4, r2, #4
   38442:	add	r5, pc
   38444:	movs	r2, #1
   38446:	str	r5, [sp, #0]
   38448:	mov	r0, r4
   3844a:	blx	65a8 <__snprintf_chk@plt>
   3844e:	mov	r0, r4
   38450:	add	sp, #12
   38452:	pop	{r4, r5, pc}
   38454:	ldmia	r7!, {r3}
   38456:	movs	r5, r0
   38458:	stmia	r4!, {r1, r2, r4, r7}
   3845a:	movs	r1, r0
   3845c:	vhadd.s32	d0, d8, d5
   38460:	add	r4, pc, #296	; (adr r4, 3858c <error@@Base+0x9088>)
   38462:	movs	r2, r0
   38464:	push	{r3, r4, r5, lr}
   38466:	ldrb	r5, [r0, #0]
   38468:	cbz	r5, 38480 <error@@Base+0x8f7c>
   3846a:	mov	r4, r0
   3846c:	blx	68b8 <__ctype_tolower_loc@plt>
   38470:	ldr	r3, [r0, #0]
   38472:	ldr.w	r3, [r3, r5, lsl #2]
   38476:	strb	r3, [r4, #0]
   38478:	ldrb.w	r5, [r4, #1]!
   3847c:	cmp	r5, #0
   3847e:	bne.n	38470 <error@@Base+0x8f6c>
   38480:	pop	{r3, r4, r5, pc}
   38482:	nop
   38484:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   38488:	sub	sp, #120	; 0x78
   3848a:	ldr	r4, [pc, #340]	; (385e0 <error@@Base+0x90dc>)
   3848c:	add.w	r8, sp, #4
   38490:	ldr	r3, [pc, #336]	; (385e4 <error@@Base+0x90e0>)
   38492:	mov	r5, r0
   38494:	add	r4, pc
   38496:	mov	r7, r1
   38498:	mov	r6, r2
   3849a:	movs	r1, #0
   3849c:	ldr	r3, [r4, r3]
   3849e:	movs	r2, #110	; 0x6e
   384a0:	mov	r0, r8
   384a2:	movs	r4, #1
   384a4:	ldr	r3, [r3, #0]
   384a6:	str	r3, [sp, #116]	; 0x74
   384a8:	mov.w	r3, #0
   384ac:	blx	5d94 <memset@plt>
   384b0:	add.w	r0, sp, #6
   384b4:	mov	r1, r5
   384b6:	movs	r2, #108	; 0x6c
   384b8:	strh.w	r4, [sp, #4]
   384bc:	bl	52814 <mkdtemp@@Base+0x838>
   384c0:	cmp	r0, #107	; 0x6b
   384c2:	bhi.n	38534 <error@@Base+0x9030>
   384c4:	mov	r1, r4
   384c6:	mov	r0, r4
   384c8:	movs	r2, #0
   384ca:	blx	6230 <socket@plt>
   384ce:	adds	r1, r0, #1
   384d0:	mov	r4, r0
   384d2:	beq.n	385b8 <error@@Base+0x90b4>
   384d4:	cmp	r6, #1
   384d6:	beq.n	3850e <error@@Base+0x900a>
   384d8:	movs	r2, #110	; 0x6e
   384da:	mov	r1, r8
   384dc:	mov	r0, r4
   384de:	blx	60f4 <bind@plt>
   384e2:	adds	r2, r0, #1
   384e4:	mov	r6, r0
   384e6:	beq.n	38552 <error@@Base+0x904e>
   384e8:	mov	r1, r7
   384ea:	mov	r0, r4
   384ec:	blx	5e04 <listen@plt>
   384f0:	adds	r3, r0, #1
   384f2:	mov	r6, r0
   384f4:	beq.n	38582 <error@@Base+0x907e>
   384f6:	ldr	r2, [pc, #240]	; (385e8 <error@@Base+0x90e4>)
   384f8:	ldr	r3, [pc, #232]	; (385e4 <error@@Base+0x90e0>)
   384fa:	add	r2, pc
   384fc:	ldr	r3, [r2, r3]
   384fe:	ldr	r2, [r3, #0]
   38500:	ldr	r3, [sp, #116]	; 0x74
   38502:	eors	r2, r3
   38504:	bne.n	385da <error@@Base+0x90d6>
   38506:	mov	r0, r4
   38508:	add	sp, #120	; 0x78
   3850a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3850e:	mov	r0, r5
   38510:	blx	5f58 <unlink@plt>
   38514:	cmp	r0, #0
   38516:	beq.n	384d8 <error@@Base+0x8fd4>
   38518:	blx	676c <__errno_location@plt>
   3851c:	ldr	r0, [r0, #0]
   3851e:	cmp	r0, #2
   38520:	beq.n	384d8 <error@@Base+0x8fd4>
   38522:	blx	5ad8 <strerror@plt+0x4>
   38526:	mov	r1, r5
   38528:	mov	r2, r0
   3852a:	ldr	r0, [pc, #192]	; (385ec <error@@Base+0x90e8>)
   3852c:	add	r0, pc
   3852e:	bl	2f504 <error@@Base>
   38532:	b.n	384d8 <error@@Base+0x8fd4>
   38534:	ldr	r1, [pc, #184]	; (385f0 <error@@Base+0x90ec>)
   38536:	mov	r2, r5
   38538:	ldr	r0, [pc, #184]	; (385f4 <error@@Base+0x90f0>)
   3853a:	mov.w	r4, #4294967295	; 0xffffffff
   3853e:	add	r1, pc
   38540:	add	r0, pc
   38542:	adds	r1, #32
   38544:	bl	2f504 <error@@Base>
   38548:	blx	676c <__errno_location@plt>
   3854c:	movs	r3, #36	; 0x24
   3854e:	str	r3, [r0, #0]
   38550:	b.n	384f6 <error@@Base+0x8ff2>
   38552:	blx	676c <__errno_location@plt>
   38556:	ldr.w	r8, [r0]
   3855a:	mov	r7, r0
   3855c:	mov	r0, r8
   3855e:	blx	5ad8 <strerror@plt+0x4>
   38562:	ldr	r1, [pc, #148]	; (385f8 <error@@Base+0x90f4>)
   38564:	mov	r2, r5
   38566:	add	r1, pc
   38568:	adds	r1, #32
   3856a:	mov	r3, r0
   3856c:	ldr	r0, [pc, #140]	; (385fc <error@@Base+0x90f8>)
   3856e:	add	r0, pc
   38570:	bl	2f504 <error@@Base>
   38574:	mov	r0, r4
   38576:	blx	5e38 <close@plt+0x4>
   3857a:	mov	r4, r6
   3857c:	str.w	r8, [r7]
   38580:	b.n	384f6 <error@@Base+0x8ff2>
   38582:	blx	676c <__errno_location@plt>
   38586:	ldr.w	r8, [r0]
   3858a:	mov	r7, r0
   3858c:	mov	r0, r8
   3858e:	blx	5ad8 <strerror@plt+0x4>
   38592:	ldr	r1, [pc, #108]	; (38600 <error@@Base+0x90fc>)
   38594:	mov	r2, r5
   38596:	add	r1, pc
   38598:	adds	r1, #32
   3859a:	mov	r3, r0
   3859c:	ldr	r0, [pc, #100]	; (38604 <error@@Base+0x9100>)
   3859e:	add	r0, pc
   385a0:	bl	2f504 <error@@Base>
   385a4:	mov	r0, r4
   385a6:	blx	5e38 <close@plt+0x4>
   385aa:	mov	r0, r5
   385ac:	blx	5f58 <unlink@plt>
   385b0:	mov	r4, r6
   385b2:	str.w	r8, [r7]
   385b6:	b.n	384f6 <error@@Base+0x8ff2>
   385b8:	blx	676c <__errno_location@plt>
   385bc:	ldr	r6, [r0, #0]
   385be:	mov	r5, r0
   385c0:	mov	r0, r6
   385c2:	blx	5ad8 <strerror@plt+0x4>
   385c6:	ldr	r1, [pc, #64]	; (38608 <error@@Base+0x9104>)
   385c8:	add	r1, pc
   385ca:	adds	r1, #32
   385cc:	mov	r2, r0
   385ce:	ldr	r0, [pc, #60]	; (3860c <error@@Base+0x9108>)
   385d0:	add	r0, pc
   385d2:	bl	2f504 <error@@Base>
   385d6:	str	r6, [r5, #0]
   385d8:	b.n	384f6 <error@@Base+0x8ff2>
   385da:	blx	620c <__stack_chk_fail@plt>
   385de:	nop
   385e0:	bcc.n	385bc <error@@Base+0x90b8>
   385e2:	movs	r5, r0
   385e4:	lsls	r4, r3, #25
   385e6:	movs	r0, r0
   385e8:	bcc.n	384f8 <error@@Base+0x8ff4>
   385ea:	movs	r5, r0
   385ec:	uxth	r0, r2
   385ee:	movs	r2, r0
   385f0:			; <UNDEFINED> instruction: 0xb67a
   385f2:	movs	r2, r0
   385f4:	sxth	r0, r7
   385f6:	movs	r2, r0
   385f8:			; <UNDEFINED> instruction: 0xb652
   385fa:	movs	r2, r0
   385fc:	sxtb	r2, r4
   385fe:	movs	r2, r0
   38600:			; <UNDEFINED> instruction: 0xb622
   38602:	movs	r2, r0
   38604:	sxtb	r2, r2
   38606:	movs	r2, r0
   38608:	push	{r4, r5, r6, r7, lr}
   3860a:	movs	r2, r0
   3860c:	cbz	r0, 38646 <error@@Base+0x9142>
   3860e:	movs	r2, r0
   38610:	ldr.w	ip, [pc, #108]	; 38680 <error@@Base+0x917c>
   38614:	ldr	r3, [pc, #108]	; (38684 <error@@Base+0x9180>)
   38616:	add	ip, pc
   38618:	ldr	r1, [pc, #108]	; (38688 <error@@Base+0x9184>)
   3861a:	push	{r4, lr}
   3861c:	mov	r4, r0
   3861e:	ldr	r0, [pc, #108]	; (3868c <error@@Base+0x9188>)
   38620:	sub	sp, #16
   38622:	ldr.w	r3, [ip, r3]
   38626:	add	r1, pc
   38628:	add	r0, pc
   3862a:	adds	r1, #48	; 0x30
   3862c:	mov	r2, r4
   3862e:	ldr	r3, [r3, #0]
   38630:	str	r3, [sp, #12]
   38632:	mov.w	r3, #0
   38636:	movs	r3, #1
   38638:	str	r3, [sp, #8]
   3863a:	bl	2f6e0 <error@@Base+0x1dc>
   3863e:	movs	r2, #4
   38640:	add	r3, sp, #8
   38642:	str	r2, [sp, #0]
   38644:	mov	r0, r4
   38646:	movs	r2, #26
   38648:	movs	r1, #41	; 0x29
   3864a:	blx	6368 <setsockopt@plt>
   3864e:	adds	r0, #1
   38650:	beq.n	38666 <error@@Base+0x9162>
   38652:	ldr	r2, [pc, #60]	; (38690 <error@@Base+0x918c>)
   38654:	ldr	r3, [pc, #44]	; (38684 <error@@Base+0x9180>)
   38656:	add	r2, pc
   38658:	ldr	r3, [r2, r3]
   3865a:	ldr	r2, [r3, #0]
   3865c:	ldr	r3, [sp, #12]
   3865e:	eors	r2, r3
   38660:	bne.n	3867c <error@@Base+0x9178>
   38662:	add	sp, #16
   38664:	pop	{r4, pc}
   38666:	blx	676c <__errno_location@plt>
   3866a:	ldr	r0, [r0, #0]
   3866c:	blx	5ad8 <strerror@plt+0x4>
   38670:	mov	r1, r0
   38672:	ldr	r0, [pc, #32]	; (38694 <error@@Base+0x9190>)
   38674:	add	r0, pc
   38676:	bl	2f504 <error@@Base>
   3867a:	b.n	38652 <error@@Base+0x914e>
   3867c:	blx	620c <__stack_chk_fail@plt>
   38680:	bcs.n	38758 <error@@Base+0x9254>
   38682:	movs	r5, r0
   38684:	lsls	r4, r3, #25
   38686:	movs	r0, r0
   38688:	push	{r1, r4, r7, lr}
   3868a:	movs	r2, r0
   3868c:	cbz	r4, 386ca <error@@Base+0x91c6>
   3868e:	movs	r2, r0
   38690:	bcs.n	386e8 <error@@Base+0x91e4>
   38692:	movs	r5, r0
   38694:	cbz	r0, 386c8 <error@@Base+0x91c4>
   38696:	movs	r2, r0
   38698:	push	{r3, r4, r6, lr}
   3869a:	mov	r6, r0
   3869c:	mov	r4, r1
   3869e:	ldr	r0, [r0, #0]
   386a0:	ldr	r1, [r1, #0]
   386a2:	clz	r3, r0
   386a6:	clz	r2, r1
   386aa:	lsrs	r3, r3, #5
   386ac:	lsrs	r2, r2, #5
   386ae:	cmp	r2, r3
   386b0:	bne.n	38724 <error@@Base+0x9220>
   386b2:	cbz	r0, 386ba <error@@Base+0x91b6>
   386b4:	blx	66f4 <strcmp@plt+0x4>
   386b8:	cbnz	r0, 38724 <error@@Base+0x9220>
   386ba:	ldr	r2, [r6, #4]
   386bc:	ldr	r3, [r4, #4]
   386be:	cmp	r2, r3
   386c0:	bne.n	38724 <error@@Base+0x9220>
   386c2:	ldr	r0, [r6, #8]
   386c4:	ldr	r1, [r4, #8]
   386c6:	clz	r2, r0
   386ca:	clz	r3, r1
   386ce:	lsrs	r2, r2, #5
   386d0:	lsrs	r3, r3, #5
   386d2:	cmp	r2, r3
   386d4:	bne.n	38724 <error@@Base+0x9220>
   386d6:	cbz	r0, 386de <error@@Base+0x91da>
   386d8:	blx	66f4 <strcmp@plt+0x4>
   386dc:	cbnz	r0, 38724 <error@@Base+0x9220>
   386de:	ldr	r0, [r6, #12]
   386e0:	ldr	r1, [r4, #12]
   386e2:	clz	r2, r0
   386e6:	clz	r3, r1
   386ea:	lsrs	r2, r2, #5
   386ec:	lsrs	r3, r3, #5
   386ee:	cmp	r2, r3
   386f0:	bne.n	38724 <error@@Base+0x9220>
   386f2:	cbz	r0, 386fa <error@@Base+0x91f6>
   386f4:	blx	66f4 <strcmp@plt+0x4>
   386f8:	cbnz	r0, 38724 <error@@Base+0x9220>
   386fa:	ldr	r2, [r6, #16]
   386fc:	ldr	r3, [r4, #16]
   386fe:	cmp	r2, r3
   38700:	bne.n	38724 <error@@Base+0x9220>
   38702:	ldr	r0, [r6, #20]
   38704:	ldr	r1, [r4, #20]
   38706:	clz	r2, r0
   3870a:	clz	r3, r1
   3870e:	lsrs	r2, r2, #5
   38710:	lsrs	r3, r3, #5
   38712:	cmp	r2, r3
   38714:	bne.n	38724 <error@@Base+0x9220>
   38716:	cbz	r0, 38728 <error@@Base+0x9224>
   38718:	blx	66f4 <strcmp@plt+0x4>
   3871c:	clz	r0, r0
   38720:	lsrs	r0, r0, #5
   38722:	pop	{r3, r4, r6, pc}
   38724:	movs	r0, #0
   38726:	pop	{r3, r4, r6, pc}
   38728:	movs	r0, #1
   3872a:	pop	{r3, r4, r6, pc}
   3872c:	ldr	r0, [pc, #68]	; (38774 <error@@Base+0x9270>)
   3872e:	mov.w	r1, #256	; 0x100
   38732:	push	{r3, r4, r5, lr}
   38734:	add	r0, pc
   38736:	blx	6034 <open64@plt>
   3873a:	cmp	r0, #0
   3873c:	bge.n	3874e <error@@Base+0x924a>
   3873e:	blx	5a10 <getppid@plt>
   38742:	cmp	r0, #1
   38744:	mov	r4, r0
   38746:	beq.n	38758 <error@@Base+0x9254>
   38748:	movs	r4, #0
   3874a:	mov	r0, r4
   3874c:	pop	{r3, r4, r5, pc}
   3874e:	movs	r4, #0
   38750:	blx	5e38 <close@plt+0x4>
   38754:	mov	r0, r4
   38756:	pop	{r3, r4, r5, pc}
   38758:	movs	r0, #0
   3875a:	blx	58d0 <getsid@plt>
   3875e:	mov	r5, r0
   38760:	blx	57ec <getpid@plt>
   38764:	cmp	r5, r0
   38766:	bne.n	38748 <error@@Base+0x9244>
   38768:	ldr	r0, [pc, #12]	; (38778 <error@@Base+0x9274>)
   3876a:	add	r0, pc
   3876c:	bl	2f6e0 <error@@Base+0x1dc>
   38770:	b.n	3874a <error@@Base+0x9246>
   38772:	nop
   38774:	add	r5, pc, #528	; (adr r5, 38988 <error@@Base+0x9484>)
   38776:	movs	r2, r0
   38778:	sub	sp, #408	; 0x198
   3877a:	movs	r2, r0
   3877c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38780:	sub	sp, #12
   38782:	mov	r6, r0
   38784:	mov	r5, r1
   38786:	str	r1, [sp, #4]
   38788:	movs	r0, #1
   3878a:	movs	r1, #4
   3878c:	mov	fp, r2
   3878e:	bl	35a10 <error@@Base+0x650c>
   38792:	movs	r4, #0
   38794:	str.w	r4, [fp]
   38798:	str	r4, [r5, #0]
   3879a:	ldrb	r7, [r6, #0]
   3879c:	mov	r9, r0
   3879e:	cmp	r7, #0
   387a0:	beq.n	388a2 <error@@Base+0x939e>
   387a2:	mov	r5, r4
   387a4:	mov	r3, r4
   387a6:	b.n	387bc <error@@Base+0x92b8>
   387a8:	mov	r0, r4
   387aa:	movs	r1, #1
   387ac:	bl	54314 <mkdtemp@@Base+0x2338>
   387b0:	mov	r4, r0
   387b2:	ldrb	r7, [r6, r4]
   387b4:	mov	r3, r4
   387b6:	cmp	r7, #0
   387b8:	beq.w	388c4 <error@@Base+0x93c0>
   387bc:	cmp	r7, #9
   387be:	it	ne
   387c0:	cmpne	r7, #32
   387c2:	ite	eq
   387c4:	moveq.w	r8, #1
   387c8:	movne.w	r8, #0
   387cc:	beq.n	387a8 <error@@Base+0x92a4>
   387ce:	cmp	r7, #92	; 0x5c
   387d0:	beq.n	388d0 <error@@Base+0x93cc>
   387d2:	cmp	r7, #34	; 0x22
   387d4:	it	ne
   387d6:	cmpne	r7, #39	; 0x27
   387d8:	ite	eq
   387da:	moveq.w	r8, #1
   387de:	movne.w	r8, #0
   387e2:	bne.n	387f0 <error@@Base+0x92ec>
   387e4:	mov	r0, r4
   387e6:	movs	r1, #1
   387e8:	bl	54314 <mkdtemp@@Base+0x2338>
   387ec:	mov	r8, r7
   387ee:	mov	r4, r0
   387f0:	movs	r1, #2
   387f2:	mov	r0, r5
   387f4:	bl	54314 <mkdtemp@@Base+0x2338>
   387f8:	movs	r2, #4
   387fa:	mov	r1, r0
   387fc:	mov	r0, r9
   387fe:	bl	35a54 <error@@Base+0x6550>
   38802:	mov	r9, r0
   38804:	adds	r0, r6, r4
   38806:	blx	6578 <strlen@plt>
   3880a:	movs	r1, #1
   3880c:	add.w	sl, r9, r5, lsl #2
   38810:	mov	r7, r0
   38812:	mov	r0, r5
   38814:	bl	54314 <mkdtemp@@Base+0x2338>
   38818:	adds	r1, r7, #1
   3881a:	mov	r3, r0
   3881c:	movs	r0, #1
   3881e:	mov	r7, r3
   38820:	bl	35a10 <error@@Base+0x650c>
   38824:	movs	r3, #0
   38826:	str.w	r0, [r9, r5, lsl #2]
   3882a:	str.w	r3, [sl, #4]
   3882e:	ldrb	r5, [r6, r4]
   38830:	cbz	r5, 3889c <error@@Base+0x9398>
   38832:	mov	sl, r0
   38834:	b.n	38852 <error@@Base+0x934e>
   38836:	mov	r4, r0
   38838:	cmp.w	r8, #0
   3883c:	bne.n	388b2 <error@@Base+0x93ae>
   3883e:	cmp	r5, #9
   38840:	it	ne
   38842:	cmpne	r5, #32
   38844:	beq.n	388b6 <error@@Base+0x93b2>
   38846:	strb.w	r5, [sl]
   3884a:	ldrb	r5, [r6, r4]
   3884c:	add.w	sl, sl, #1
   38850:	cbz	r5, 3889c <error@@Base+0x9398>
   38852:	movs	r1, #1
   38854:	mov	r0, r4
   38856:	bl	54314 <mkdtemp@@Base+0x2338>
   3885a:	cmp	r5, #92	; 0x5c
   3885c:	mov	r2, r0
   3885e:	bne.n	38836 <error@@Base+0x9332>
   38860:	add.w	ip, r6, r4
   38864:	mov	r0, r4
   38866:	movs	r1, #2
   38868:	ldrb.w	r4, [ip, #1]
   3886c:	cmp	r4, #34	; 0x22
   3886e:	it	ne
   38870:	cmpne	r4, #39	; 0x27
   38872:	ite	eq
   38874:	moveq.w	ip, #1
   38878:	movne.w	ip, #0
   3887c:	cmp	r4, #92	; 0x5c
   3887e:	ite	ne
   38880:	movne	r3, ip
   38882:	orreq.w	r3, ip, #1
   38886:	cbz	r3, 388c8 <error@@Base+0x93c4>
   38888:	strb.w	r4, [sl]
   3888c:	add.w	sl, sl, #1
   38890:	bl	54314 <mkdtemp@@Base+0x2338>
   38894:	mov	r4, r0
   38896:	ldrb	r5, [r6, r4]
   38898:	cmp	r5, #0
   3889a:	bne.n	38852 <error@@Base+0x934e>
   3889c:	cmp.w	r8, #0
   388a0:	bne.n	388fa <error@@Base+0x93f6>
   388a2:	ldr	r3, [sp, #4]
   388a4:	movs	r0, #0
   388a6:	str	r7, [r3, #0]
   388a8:	str.w	r9, [fp]
   388ac:	add	sp, #12
   388ae:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   388b2:	cmp	r5, r8
   388b4:	bne.n	38846 <error@@Base+0x9342>
   388b6:	mov	r4, r2
   388b8:	mov	r5, r7
   388ba:	ldrb	r7, [r6, r4]
   388bc:	mov	r3, r4
   388be:	cmp	r7, #0
   388c0:	bne.w	387bc <error@@Base+0x92b8>
   388c4:	mov	r7, r5
   388c6:	b.n	388a2 <error@@Base+0x939e>
   388c8:	mov	r4, r2
   388ca:	strb.w	r5, [sl]
   388ce:	b.n	3884a <error@@Base+0x9346>
   388d0:	add	r3, r6
   388d2:	ldrb	r3, [r3, #1]
   388d4:	cmp	r3, #34	; 0x22
   388d6:	it	ne
   388d8:	cmpne	r3, #39	; 0x27
   388da:	ite	eq
   388dc:	moveq	r7, #1
   388de:	movne	r7, #0
   388e0:	cmp	r3, #92	; 0x5c
   388e2:	it	eq
   388e4:	orreq.w	r7, r7, #1
   388e8:	cbz	r7, 388f6 <error@@Base+0x93f2>
   388ea:	mov	r0, r4
   388ec:	movs	r1, #1
   388ee:	bl	54314 <mkdtemp@@Base+0x2338>
   388f2:	mov	r4, r0
   388f4:	b.n	387f0 <error@@Base+0x92ec>
   388f6:	mov	r8, r7
   388f8:	b.n	387f0 <error@@Base+0x92ec>
   388fa:	cmp.w	r9, #0
   388fe:	beq.n	38922 <error@@Base+0x941e>
   38900:	add.w	r7, r9, r7, lsl #2
   38904:	mov	r4, r9
   38906:	ldr.w	r0, [r4], #4
   3890a:	blx	5904 <free@plt+0x4>
   3890e:	cmp	r7, r4
   38910:	bne.n	38906 <error@@Base+0x9402>
   38912:	mov	r0, r9
   38914:	blx	5904 <free@plt+0x4>
   38918:	mvn.w	r0, #3
   3891c:	add	sp, #12
   3891e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38922:	mvn.w	r0, #3
   38926:	b.n	388ac <error@@Base+0x93a8>
   38928:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3892c:	sub	sp, #12
   3892e:	mov	fp, r0
   38930:	mov	r7, r1
   38932:	bl	1dbe8 <__read_chk@plt+0x17184>
   38936:	cmp	r0, #0
   38938:	beq.w	38ac0 <error@@Base+0x95bc>
   3893c:	mov	sl, r0
   3893e:	bl	1dbe8 <__read_chk@plt+0x17184>
   38942:	mov	r6, r0
   38944:	cmp	r0, #0
   38946:	beq.w	38ac0 <error@@Base+0x95bc>
   3894a:	cmp.w	fp, #0
   3894e:	itt	gt
   38950:	subgt	r7, #4
   38952:	movgt.w	r9, #0
   38956:	ble.n	38a04 <error@@Base+0x9500>
   38958:	mov	r0, r6
   3895a:	bl	1de7c <__read_chk@plt+0x17418>
   3895e:	ldr.w	r3, [r7, #4]!
   38962:	ldrb	r4, [r3, #0]
   38964:	cmp	r4, #0
   38966:	beq.w	38aa0 <error@@Base+0x959c>
   3896a:	mov.w	r8, #0
   3896e:	mov	r5, r8
   38970:	cmp	r4, #39	; 0x27
   38972:	bhi.n	389a4 <error@@Base+0x94a0>
   38974:	cmp	r4, #8
   38976:	bls.n	389a8 <error@@Base+0x94a4>
   38978:	sub.w	r3, r4, #9
   3897c:	cmp	r3, #30
   3897e:	bhi.n	389a8 <error@@Base+0x94a4>
   38980:	tbb	[pc, r3]
   38984:	asrs	r6, r6, #9
   38986:	asrs	r2, r2, #8
   38988:	asrs	r2, r2, #8
   3898a:	asrs	r2, r2, #8
   3898c:	asrs	r2, r2, #8
   3898e:	asrs	r2, r2, #8
   38990:	asrs	r2, r2, #8
   38992:	asrs	r2, r2, #8
   38994:	asrs	r2, r2, #8
   38996:	asrs	r2, r2, #8
   38998:	asrs	r2, r2, #8
   3899a:	strb	r2, [r2, #24]
   3899c:	str	r2, [r2, #80]	; 0x50
   3899e:	asrs	r2, r2, #8
   389a0:	asrs	r2, r2, #8
   389a2:	lsls	r5, r4, #1
   389a4:	cmp	r4, #92	; 0x5c
   389a6:	beq.n	38a4e <error@@Base+0x954a>
   389a8:	mov	r1, r4
   389aa:	mov	r0, r6
   389ac:	bl	2443c <__read_chk@plt+0x1d9d8>
   389b0:	cmp	r0, #0
   389b2:	bne.n	38a5a <error@@Base+0x9556>
   389b4:	mov	r0, r5
   389b6:	movs	r1, #1
   389b8:	bl	54314 <mkdtemp@@Base+0x2338>
   389bc:	ldr	r3, [r7, #0]
   389be:	ldrb	r4, [r3, r0]
   389c0:	mov	r5, r0
   389c2:	cmp	r4, #0
   389c4:	bne.n	38970 <error@@Base+0x946c>
   389c6:	cmp.w	r9, #0
   389ca:	bne.n	38a7e <error@@Base+0x957a>
   389cc:	cmp.w	r8, #0
   389d0:	beq.n	38ab2 <error@@Base+0x95ae>
   389d2:	movs	r1, #34	; 0x22
   389d4:	mov	r0, sl
   389d6:	bl	2443c <__read_chk@plt+0x1d9d8>
   389da:	cmp	r0, #0
   389dc:	bne.n	38a8a <error@@Base+0x9586>
   389de:	mov	r1, r6
   389e0:	mov	r0, sl
   389e2:	bl	241fc <__read_chk@plt+0x1d798>
   389e6:	cmp	r0, #0
   389e8:	bne.n	38a8a <error@@Base+0x9586>
   389ea:	movs	r1, #34	; 0x22
   389ec:	mov	r0, sl
   389ee:	bl	2443c <__read_chk@plt+0x1d9d8>
   389f2:	cmp	r0, #0
   389f4:	bne.n	38a8a <error@@Base+0x9586>
   389f6:	mov	r0, r9
   389f8:	movs	r1, #1
   389fa:	bl	54314 <mkdtemp@@Base+0x2338>
   389fe:	cmp	fp, r0
   38a00:	mov	r9, r0
   38a02:	bne.n	38958 <error@@Base+0x9454>
   38a04:	mov	r0, sl
   38a06:	bl	1dff8 <__read_chk@plt+0x17594>
   38a0a:	adds	r0, #1
   38a0c:	blx	656c <malloc@plt>
   38a10:	mov	r4, r0
   38a12:	cmp	r0, #0
   38a14:	beq.n	38ace <error@@Base+0x95ca>
   38a16:	mov	r0, sl
   38a18:	bl	1e0c0 <__read_chk@plt+0x1765c>
   38a1c:	str	r0, [sp, #4]
   38a1e:	mov	r0, sl
   38a20:	bl	1dff8 <__read_chk@plt+0x17594>
   38a24:	ldr	r1, [sp, #4]
   38a26:	mov	r2, r0
   38a28:	mov	r0, r4
   38a2a:	blx	6524 <memcpy@plt+0x4>
   38a2e:	mov	r0, sl
   38a30:	bl	1dff8 <__read_chk@plt+0x17594>
   38a34:	movs	r2, #0
   38a36:	mov	r3, r0
   38a38:	mov	r0, sl
   38a3a:	strb	r2, [r4, r3]
   38a3c:	bl	1dd04 <__read_chk@plt+0x172a0>
   38a40:	mov	r0, r6
   38a42:	bl	1dd04 <__read_chk@plt+0x172a0>
   38a46:	mov	r0, r4
   38a48:	add	sp, #12
   38a4a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38a4e:	movs	r1, #92	; 0x5c
   38a50:	mov	r0, r6
   38a52:	bl	2443c <__read_chk@plt+0x1d9d8>
   38a56:	cmp	r0, #0
   38a58:	beq.n	389a8 <error@@Base+0x94a4>
   38a5a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   38a5e:	ldr	r3, [pc, #124]	; (38adc <error@@Base+0x95d8>)
   38a60:	add	r3, pc
   38a62:	add.w	r1, r3, #64	; 0x40
   38a66:	mov	r2, r0
   38a68:	ldr	r0, [pc, #116]	; (38ae0 <error@@Base+0x95dc>)
   38a6a:	add	r0, pc
   38a6c:	bl	2dd68 <__read_chk@plt+0x27304>
   38a70:	mov	r1, r4
   38a72:	mov	r0, r6
   38a74:	bl	2443c <__read_chk@plt+0x1d9d8>
   38a78:	mov.w	r8, #1
   38a7c:	b.n	389b0 <error@@Base+0x94ac>
   38a7e:	movs	r1, #32
   38a80:	mov	r0, sl
   38a82:	bl	2443c <__read_chk@plt+0x1d9d8>
   38a86:	cmp	r0, #0
   38a88:	beq.n	389cc <error@@Base+0x94c8>
   38a8a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   38a8e:	ldr	r3, [pc, #84]	; (38ae4 <error@@Base+0x95e0>)
   38a90:	add	r3, pc
   38a92:	add.w	r1, r3, #64	; 0x40
   38a96:	mov	r2, r0
   38a98:	ldr	r0, [pc, #76]	; (38ae8 <error@@Base+0x95e4>)
   38a9a:	add	r0, pc
   38a9c:	bl	2dd68 <__read_chk@plt+0x27304>
   38aa0:	cmp.w	r9, #0
   38aa4:	beq.n	38ab2 <error@@Base+0x95ae>
   38aa6:	movs	r1, #32
   38aa8:	mov	r0, sl
   38aaa:	bl	2443c <__read_chk@plt+0x1d9d8>
   38aae:	cmp	r0, #0
   38ab0:	bne.n	38a8a <error@@Base+0x9586>
   38ab2:	mov	r1, r6
   38ab4:	mov	r0, sl
   38ab6:	bl	241fc <__read_chk@plt+0x1d798>
   38aba:	cmp	r0, #0
   38abc:	beq.n	389f6 <error@@Base+0x94f2>
   38abe:	b.n	38a8a <error@@Base+0x9586>
   38ac0:	ldr	r1, [pc, #40]	; (38aec <error@@Base+0x95e8>)
   38ac2:	ldr	r0, [pc, #44]	; (38af0 <error@@Base+0x95ec>)
   38ac4:	add	r1, pc
   38ac6:	add	r0, pc
   38ac8:	adds	r1, #64	; 0x40
   38aca:	bl	2dd68 <__read_chk@plt+0x27304>
   38ace:	ldr	r1, [pc, #36]	; (38af4 <error@@Base+0x95f0>)
   38ad0:	ldr	r0, [pc, #36]	; (38af8 <error@@Base+0x95f4>)
   38ad2:	add	r1, pc
   38ad4:	add	r0, pc
   38ad6:	adds	r1, #64	; 0x40
   38ad8:	bl	2dd68 <__read_chk@plt+0x27304>
   38adc:	cbz	r0, 38af6 <error@@Base+0x95f2>
   38ade:	movs	r2, r0
   38ae0:	add	r4, sp, #56	; 0x38
   38ae2:	movs	r2, r0
   38ae4:	cbz	r0, 38af2 <error@@Base+0x95ee>
   38ae6:	movs	r2, r0
   38ae8:	ldmia	r0!, {r1, r2, r3, r6}
   38aea:	movs	r1, r0
   38aec:	sub	sp, #464	; 0x1d0
   38aee:	movs	r2, r0
   38af0:			; <UNDEFINED> instruction: 0xfa8e0001
   38af4:	sub	sp, #408	; 0x198
   38af6:	movs	r2, r0
   38af8:	add	r5, sp, #576	; 0x240
   38afa:	movs	r2, r0
   38afc:	stmdb	sp!, {r4, r6, r7, r8, r9, sl, lr}
   38b00:	mov	r9, r2
   38b02:	ldr	r2, [pc, #172]	; (38bb0 <error@@Base+0x96ac>)
   38b04:	mov	sl, r3
   38b06:	ldr	r3, [pc, #172]	; (38bb4 <error@@Base+0x96b0>)
   38b08:	sub	sp, #20
   38b0a:	add	r2, pc
   38b0c:	add	r7, sp, #8
   38b0e:	mov	r6, r0
   38b10:	mov	r8, r1
   38b12:	ldr	r3, [r2, r3]
   38b14:	ldr	r3, [r3, #0]
   38b16:	str	r3, [sp, #12]
   38b18:	mov.w	r3, #0
   38b1c:	b.n	38b28 <error@@Base+0x9624>
   38b1e:	blx	676c <__errno_location@plt>
   38b22:	ldr	r0, [r0, #0]
   38b24:	cmp	r0, #4
   38b26:	bne.n	38b6a <error@@Base+0x9666>
   38b28:	movs	r2, #0
   38b2a:	mov	r1, r7
   38b2c:	mov	r0, r6
   38b2e:	blx	610c <waitpid@plt>
   38b32:	adds	r3, r0, #1
   38b34:	mov	r4, r0
   38b36:	beq.n	38b1e <error@@Base+0x961a>
   38b38:	ldr	r1, [sp, #8]
   38b3a:	and.w	r3, r1, #127	; 0x7f
   38b3e:	adds	r2, r3, #1
   38b40:	sbfx	r2, r2, #1, #7
   38b44:	cmp	r2, #0
   38b46:	bgt.n	38b9a <error@@Base+0x9696>
   38b48:	tst.w	r1, #65280	; 0xff00
   38b4c:	ubfx	r4, r1, #8, #8
   38b50:	bne.n	38b7c <error@@Base+0x9678>
   38b52:	ldr	r2, [pc, #100]	; (38bb8 <error@@Base+0x96b4>)
   38b54:	ldr	r3, [pc, #92]	; (38bb4 <error@@Base+0x96b0>)
   38b56:	add	r2, pc
   38b58:	ldr	r3, [r2, r3]
   38b5a:	ldr	r2, [r3, #0]
   38b5c:	ldr	r3, [sp, #12]
   38b5e:	eors	r2, r3
   38b60:	bne.n	38bac <error@@Base+0x96a8>
   38b62:	mov	r0, r4
   38b64:	add	sp, #20
   38b66:	ldmia.w	sp!, {r4, r6, r7, r8, r9, sl, pc}
   38b6a:	blx	5ad8 <strerror@plt+0x4>
   38b6e:	mov	r1, r8
   38b70:	mov	r2, r0
   38b72:	ldr	r0, [pc, #72]	; (38bbc <error@@Base+0x96b8>)
   38b74:	add	r0, pc
   38b76:	bl	2f504 <error@@Base>
   38b7a:	b.n	38b52 <error@@Base+0x964e>
   38b7c:	cmp.w	sl, #0
   38b80:	ldr	r1, [pc, #60]	; (38bc0 <error@@Base+0x96bc>)
   38b82:	str	r4, [sp, #0]
   38b84:	mov	r3, r9
   38b86:	add	r1, pc
   38b88:	mov	r2, r8
   38b8a:	ite	ne
   38b8c:	movne	r0, #5
   38b8e:	moveq	r0, #3
   38b90:	bl	2f734 <error@@Base+0x230>
   38b94:	mov.w	r4, #4294967295	; 0xffffffff
   38b98:	b.n	38b52 <error@@Base+0x964e>
   38b9a:	ldr	r0, [pc, #40]	; (38bc4 <error@@Base+0x96c0>)
   38b9c:	mov	r2, r9
   38b9e:	mov	r1, r8
   38ba0:	mov.w	r4, #4294967295	; 0xffffffff
   38ba4:	add	r0, pc
   38ba6:	bl	2f504 <error@@Base>
   38baa:	b.n	38b52 <error@@Base+0x964e>
   38bac:	blx	620c <__stack_chk_fail@plt>
   38bb0:	ldmia	r5, {r1, r2, r4, r5, r6}
   38bb2:	movs	r5, r0
   38bb4:	lsls	r4, r3, #25
   38bb6:	movs	r0, r0
   38bb8:	ldmia	r5, {r1, r3, r5}
   38bba:	movs	r5, r0
   38bbc:	b.n	38ef8 <error@@Base+0x99f4>
   38bbe:	movs	r1, r0
   38bc0:	add	r5, sp, #56	; 0x38
   38bc2:	movs	r2, r0
   38bc4:	add	r4, sp, #848	; 0x350
   38bc6:	movs	r2, r0
   38bc8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   38bcc:	sub.w	sp, sp, #8320	; 0x2080
   38bd0:	ldr.w	lr, [pc, #344]	; 38d2c <error@@Base+0x9828>
   38bd4:	sub	sp, #4
   38bd6:	ldr.w	ip, [pc, #344]	; 38d30 <error@@Base+0x982c>
   38bda:	mov	r7, r3
   38bdc:	add	lr, pc
   38bde:	add.w	r3, sp, #8256	; 0x2040
   38be2:	adds	r3, #60	; 0x3c
   38be4:	add	r4, sp, #124	; 0x7c
   38be6:	ldr.w	ip, [lr, ip]
   38bea:	mov	r5, r1
   38bec:	mov	r6, r2
   38bee:	mov	r1, r4
   38bf0:	ldr.w	ip, [ip]
   38bf4:	str.w	ip, [r3]
   38bf8:	mov.w	ip, #0
   38bfc:	add.w	r3, sp, #8320	; 0x2080
   38c00:	mov.w	r2, #4096	; 0x1000
   38c04:	adds	r3, #32
   38c06:	mov	r9, r0
   38c08:	ldr.w	r8, [r3]
   38c0c:	blx	666c <__realpath_chk@plt>
   38c10:	cmp	r0, #0
   38c12:	beq.n	38cf6 <error@@Base+0x97f2>
   38c14:	cbz	r6, 38c2c <error@@Base+0x9728>
   38c16:	add.w	r1, sp, #4192	; 0x1060
   38c1a:	mov	r0, r6
   38c1c:	adds	r1, #28
   38c1e:	mov.w	r2, #4096	; 0x1000
   38c22:	blx	666c <__realpath_chk@plt>
   38c26:	subs	r6, r0, #0
   38c28:	it	ne
   38c2a:	movne	r6, #1
   38c2c:	ldr	r3, [r5, #16]
   38c2e:	and.w	r3, r3, #61440	; 0xf000
   38c32:	cmp.w	r3, #32768	; 0x8000
   38c36:	bne.n	38cea <error@@Base+0x97e6>
   38c38:	mov	r0, r5
   38c3a:	mov	r1, r7
   38c3c:	bl	37968 <error@@Base+0x8464>
   38c40:	cmp	r0, #0
   38c42:	beq.n	38cf0 <error@@Base+0x97ec>
   38c44:	add	r5, sp, #16
   38c46:	mov	r0, r4
   38c48:	blx	5b08 <dirname@plt>
   38c4c:	mov	r1, r0
   38c4e:	cmp	r0, #0
   38c50:	beq.n	38cd2 <error@@Base+0x97ce>
   38c52:	mov.w	r2, #4096	; 0x1000
   38c56:	mov	r0, r4
   38c58:	bl	52814 <mkdtemp@@Base+0x838>
   38c5c:	mov	r2, r5
   38c5e:	mov	r1, r4
   38c60:	movs	r0, #3
   38c62:	blx	5970 <__xstat64@plt>
   38c66:	adds	r0, #1
   38c68:	beq.n	38cb0 <error@@Base+0x97ac>
   38c6a:	mov	r1, r7
   38c6c:	mov	r0, r5
   38c6e:	bl	37968 <error@@Base+0x8464>
   38c72:	cbz	r0, 38cb0 <error@@Base+0x97ac>
   38c74:	cbz	r6, 38c84 <error@@Base+0x9780>
   38c76:	add.w	r0, sp, #4192	; 0x1060
   38c7a:	mov	r1, r4
   38c7c:	adds	r0, #28
   38c7e:	blx	66f4 <strcmp@plt+0x4>
   38c82:	cbz	r0, 38c90 <error@@Base+0x978c>
   38c84:	ldrh	r3, [r4, #0]
   38c86:	cmp	r3, #47	; 0x2f
   38c88:	beq.n	38c8e <error@@Base+0x978a>
   38c8a:	cmp	r3, #46	; 0x2e
   38c8c:	bne.n	38c46 <error@@Base+0x9742>
   38c8e:	movs	r0, #0
   38c90:	ldr	r1, [pc, #160]	; (38d34 <error@@Base+0x9830>)
   38c92:	add.w	r3, sp, #8256	; 0x2040
   38c96:	ldr	r2, [pc, #152]	; (38d30 <error@@Base+0x982c>)
   38c98:	adds	r3, #60	; 0x3c
   38c9a:	add	r1, pc
   38c9c:	ldr	r2, [r1, r2]
   38c9e:	ldr	r1, [r2, #0]
   38ca0:	ldr	r2, [r3, #0]
   38ca2:	eors	r1, r2
   38ca4:	bne.n	38d28 <error@@Base+0x9824>
   38ca6:	add.w	sp, sp, #8320	; 0x2080
   38caa:	add	sp, #4
   38cac:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   38cb0:	ldr	r5, [pc, #132]	; (38d38 <error@@Base+0x9834>)
   38cb2:	add	r5, pc
   38cb4:	add.w	r1, sp, #8320	; 0x2080
   38cb8:	str	r4, [sp, #4]
   38cba:	adds	r1, #36	; 0x24
   38cbc:	mov	r0, r8
   38cbe:	mov.w	r3, #4294967295	; 0xffffffff
   38cc2:	movs	r2, #1
   38cc4:	ldr	r1, [r1, #0]
   38cc6:	str	r5, [sp, #0]
   38cc8:	blx	65a8 <__snprintf_chk@plt>
   38ccc:	mov.w	r0, #4294967295	; 0xffffffff
   38cd0:	b.n	38c90 <error@@Base+0x978c>
   38cd2:	add.w	r3, sp, #8320	; 0x2080
   38cd6:	ldr	r2, [pc, #100]	; (38d3c <error@@Base+0x9838>)
   38cd8:	mov	r0, r8
   38cda:	adds	r3, #36	; 0x24
   38cdc:	add	r2, pc
   38cde:	ldr	r1, [r3, #0]
   38ce0:	blx	5e10 <snprintf@plt>
   38ce4:	mov.w	r0, #4294967295	; 0xffffffff
   38ce8:	b.n	38c90 <error@@Base+0x978c>
   38cea:	ldr	r5, [pc, #84]	; (38d40 <error@@Base+0x983c>)
   38cec:	add	r5, pc
   38cee:	b.n	38cb4 <error@@Base+0x97b0>
   38cf0:	ldr	r5, [pc, #80]	; (38d44 <error@@Base+0x9840>)
   38cf2:	add	r5, pc
   38cf4:	b.n	38cb4 <error@@Base+0x97b0>
   38cf6:	blx	676c <__errno_location@plt>
   38cfa:	ldr	r0, [r0, #0]
   38cfc:	blx	5ad8 <strerror@plt+0x4>
   38d00:	ldr	r1, [pc, #68]	; (38d48 <error@@Base+0x9844>)
   38d02:	str.w	r9, [sp, #4]
   38d06:	movs	r2, #1
   38d08:	add	r1, pc
   38d0a:	str	r1, [sp, #0]
   38d0c:	add.w	r1, sp, #8320	; 0x2080
   38d10:	adds	r1, #36	; 0x24
   38d12:	mov	r3, r0
   38d14:	mov	r0, r8
   38d16:	str	r3, [sp, #8]
   38d18:	mov.w	r3, #4294967295	; 0xffffffff
   38d1c:	ldr	r1, [r1, #0]
   38d1e:	blx	65a8 <__snprintf_chk@plt>
   38d22:	mov.w	r0, #4294967295	; 0xffffffff
   38d26:	b.n	38c90 <error@@Base+0x978c>
   38d28:	blx	620c <__stack_chk_fail@plt>
   38d2c:	ldmia	r4!, {r2, r5, r7}
   38d2e:	movs	r5, r0
   38d30:	lsls	r4, r3, #25
   38d32:	movs	r0, r0
   38d34:	ldmia	r3!, {r1, r2, r5, r6, r7}
   38d36:	movs	r5, r0
   38d38:	add	r4, sp, #408	; 0x198
   38d3a:	movs	r2, r0
   38d3c:	add	r4, sp, #160	; 0xa0
   38d3e:	movs	r2, r0
   38d40:	add	r3, sp, #864	; 0x360
   38d42:	movs	r2, r0
   38d44:	add	r3, sp, #952	; 0x3b8
   38d46:	movs	r2, r0
   38d48:	add	r3, sp, #656	; 0x290
   38d4a:	movs	r2, r0
   38d4c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   38d50:	mov	r6, r3
   38d52:	ldr	r4, [pc, #124]	; (38dd0 <error@@Base+0x98cc>)
   38d54:	sub	sp, #128	; 0x80
   38d56:	ldr	r3, [pc, #124]	; (38dd4 <error@@Base+0x98d0>)
   38d58:	add	r7, sp, #16
   38d5a:	add	r4, pc
   38d5c:	mov	r8, r1
   38d5e:	mov	r5, r2
   38d60:	mov	r1, r0
   38d62:	ldr	r3, [r4, r3]
   38d64:	mov	r2, r7
   38d66:	movs	r0, #3
   38d68:	ldr	r3, [r3, #0]
   38d6a:	str	r3, [sp, #124]	; 0x7c
   38d6c:	mov.w	r3, #0
   38d70:	blx	5dac <__fxstat64@plt>
   38d74:	adds	r3, r0, #1
   38d76:	beq.n	38da4 <error@@Base+0x98a0>
   38d78:	ldr	r3, [sp, #152]	; 0x98
   38d7a:	mov	r1, r7
   38d7c:	str	r6, [sp, #0]
   38d7e:	mov	r0, r8
   38d80:	str	r3, [sp, #4]
   38d82:	ldr	r3, [r5, #8]
   38d84:	ldr	r2, [r5, #20]
   38d86:	bl	38bc8 <error@@Base+0x96c4>
   38d8a:	mov	r4, r0
   38d8c:	ldr	r2, [pc, #72]	; (38dd8 <error@@Base+0x98d4>)
   38d8e:	ldr	r3, [pc, #68]	; (38dd4 <error@@Base+0x98d0>)
   38d90:	add	r2, pc
   38d92:	ldr	r3, [r2, r3]
   38d94:	ldr	r2, [r3, #0]
   38d96:	ldr	r3, [sp, #124]	; 0x7c
   38d98:	eors	r2, r3
   38d9a:	bne.n	38dcc <error@@Base+0x98c8>
   38d9c:	mov	r0, r4
   38d9e:	add	sp, #128	; 0x80
   38da0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   38da4:	mov	r4, r0
   38da6:	blx	676c <__errno_location@plt>
   38daa:	ldr	r0, [r0, #0]
   38dac:	blx	5ad8 <strerror@plt+0x4>
   38db0:	ldr	r1, [pc, #40]	; (38ddc <error@@Base+0x98d8>)
   38db2:	movs	r2, #1
   38db4:	str.w	r8, [sp, #4]
   38db8:	add	r1, pc
   38dba:	str	r1, [sp, #0]
   38dbc:	ldr	r1, [sp, #152]	; 0x98
   38dbe:	mov	r3, r0
   38dc0:	mov	r0, r6
   38dc2:	str	r3, [sp, #8]
   38dc4:	mov	r3, r4
   38dc6:	blx	65a8 <__snprintf_chk@plt>
   38dca:	b.n	38d8c <error@@Base+0x9888>
   38dcc:	blx	620c <__stack_chk_fail@plt>
   38dd0:	ldmia	r3!, {r1, r2, r5}
   38dd2:	movs	r5, r0
   38dd4:	lsls	r4, r3, #25
   38dd6:	movs	r0, r0
   38dd8:	ldmia	r2!, {r4, r5, r6, r7}
   38dda:	movs	r5, r0
   38ddc:	add	r3, sp, #544	; 0x220
   38dde:	movs	r2, r0
   38de0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38de4:	sub	sp, #28
   38de6:	mov	sl, r1
   38de8:	mov	r9, r0
   38dea:	movs	r1, #61	; 0x3d
   38dec:	mov	r0, r2
   38dee:	mov	r6, r2
   38df0:	mov	r8, r3
   38df2:	str.w	sl, [sp, #20]
   38df6:	blx	69cc <strchr@plt>
   38dfa:	cmp	r0, #0
   38dfc:	bne.n	38e9e <error@@Base+0x999a>
   38dfe:	ldr.w	r7, [r9]
   38e02:	cmp	r7, #0
   38e04:	beq.n	38eb6 <error@@Base+0x99b2>
   38e06:	mov	r0, r6
   38e08:	blx	6578 <strlen@plt>
   38e0c:	ldr.w	fp, [r7]
   38e10:	mov	sl, r0
   38e12:	cmp.w	fp, #0
   38e16:	beq.n	38f14 <error@@Base+0x9a10>
   38e18:	movs	r4, #0
   38e1a:	mov	r2, sl
   38e1c:	mov	r1, r6
   38e1e:	mov	r0, fp
   38e20:	lsls	r5, r4, #2
   38e22:	blx	59c4 <strncmp@plt>
   38e26:	cbnz	r0, 38e30 <error@@Base+0x992c>
   38e28:	ldrb.w	r3, [fp, sl]
   38e2c:	cmp	r3, #61	; 0x3d
   38e2e:	beq.n	38eae <error@@Base+0x99aa>
   38e30:	adds	r4, #1
   38e32:	adds	r5, #4
   38e34:	ldr.w	fp, [r7, r4, lsl #2]
   38e38:	cmp.w	fp, #0
   38e3c:	bne.n	38e1a <error@@Base+0x9916>
   38e3e:	ldr	r3, [sp, #20]
   38e40:	ldr	r1, [r3, #0]
   38e42:	subs	r3, r1, #1
   38e44:	cmp	r4, r3
   38e46:	itt	cc
   38e48:	addcc	r4, #1
   38e4a:	lslcc	r4, r4, #2
   38e4c:	bcs.n	38eec <error@@Base+0x99e8>
   38e4e:	movs	r3, #0
   38e50:	str	r3, [r7, r4]
   38e52:	mov	r0, r6
   38e54:	blx	6578 <strlen@plt>
   38e58:	mov	r4, r0
   38e5a:	mov	r0, r8
   38e5c:	blx	6578 <strlen@plt>
   38e60:	add	r0, r4
   38e62:	adds	r0, #2
   38e64:	bl	359e8 <error@@Base+0x64e4>
   38e68:	mov	r9, r0
   38e6a:	mov	r0, r6
   38e6c:	str.w	r9, [r7, r5]
   38e70:	blx	6578 <strlen@plt>
   38e74:	ldr	r5, [pc, #172]	; (38f24 <error@@Base+0x9a20>)
   38e76:	add	r5, pc
   38e78:	mov	r4, r0
   38e7a:	mov	r0, r8
   38e7c:	blx	6578 <strlen@plt>
   38e80:	mov.w	r3, #4294967295	; 0xffffffff
   38e84:	movs	r2, #1
   38e86:	str.w	r8, [sp, #8]
   38e8a:	str	r6, [sp, #4]
   38e8c:	str	r5, [sp, #0]
   38e8e:	adds	r1, r4, r0
   38e90:	mov	r0, r9
   38e92:	adds	r1, #2
   38e94:	blx	65a8 <__snprintf_chk@plt>
   38e98:	add	sp, #28
   38e9a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38e9e:	ldr	r0, [pc, #136]	; (38f28 <error@@Base+0x9a24>)
   38ea0:	mov	r1, r6
   38ea2:	add	r0, pc
   38ea4:	add	sp, #28
   38ea6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38eaa:	b.w	2f504 <error@@Base>
   38eae:	mov	r0, fp
   38eb0:	blx	5904 <free@plt+0x4>
   38eb4:	b.n	38e52 <error@@Base+0x994e>
   38eb6:	ldr	r3, [sp, #20]
   38eb8:	ldr	r5, [r3, #0]
   38eba:	cmp	r5, #0
   38ebc:	bne.n	38e06 <error@@Base+0x9902>
   38ebe:	movs	r0, #4
   38ec0:	movs	r4, #1
   38ec2:	bl	359e8 <error@@Base+0x64e4>
   38ec6:	ldr	r3, [sp, #20]
   38ec8:	str.w	r0, [r9]
   38ecc:	str	r5, [r0, #0]
   38ece:	mov	r0, r6
   38ed0:	str	r4, [r3, #0]
   38ed2:	blx	6578 <strlen@plt>
   38ed6:	ldr.w	r7, [r9]
   38eda:	mov	r1, r4
   38edc:	movs	r4, #4
   38ede:	ldr.w	fp, [r7]
   38ee2:	mov	sl, r0
   38ee4:	cmp.w	fp, #0
   38ee8:	bne.n	38e18 <error@@Base+0x9914>
   38eea:	b.n	38ef8 <error@@Base+0x99f4>
   38eec:	cmp.w	r1, #1000	; 0x3e8
   38ef0:	itt	cc
   38ef2:	addcc	r4, #1
   38ef4:	lslcc	r4, r4, #2
   38ef6:	bcs.n	38f1a <error@@Base+0x9a16>
   38ef8:	add.w	fp, r1, #50	; 0x32
   38efc:	mov	r0, r7
   38efe:	movs	r2, #4
   38f00:	mov	r1, fp
   38f02:	bl	35a54 <error@@Base+0x6550>
   38f06:	ldr	r3, [sp, #20]
   38f08:	str.w	r0, [r9]
   38f0c:	mov	r7, r0
   38f0e:	str.w	fp, [r3]
   38f12:	b.n	38e4e <error@@Base+0x994a>
   38f14:	mov	r4, fp
   38f16:	mov	r5, fp
   38f18:	b.n	38e3e <error@@Base+0x993a>
   38f1a:	ldr	r0, [pc, #16]	; (38f2c <error@@Base+0x9a28>)
   38f1c:	add	r0, pc
   38f1e:	bl	2dd68 <__read_chk@plt+0x27304>
   38f22:	nop
   38f24:	add	r3, sp, #184	; 0xb8
   38f26:	movs	r2, r0
   38f28:	add	r2, sp, #728	; 0x2d8
   38f2a:	movs	r2, r0
   38f2c:	add	r2, sp, #400	; 0x190
   38f2e:	movs	r2, r0
   38f30:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38f34:	sub	sp, #12
   38f36:	mov	r9, r1
   38f38:	mov	r8, r2
   38f3a:	mov	r6, r0
   38f3c:	blx	6578 <strlen@plt>
   38f40:	cmp	r0, #0
   38f42:	beq.n	39006 <error@@Base+0x9b02>
   38f44:	mov	r7, r0
   38f46:	blx	63b4 <__ctype_b_loc@plt>
   38f4a:	ldrb.w	fp, [r6]
   38f4e:	ldr	r3, [r0, #0]
   38f50:	mov	sl, r0
   38f52:	ldrh.w	r3, [r3, fp, lsl #1]
   38f56:	and.w	r3, r3, #3072	; 0xc00
   38f5a:	cmp	r3, #0
   38f5c:	beq.n	3901a <error@@Base+0x9b16>
   38f5e:	blx	68b8 <__ctype_tolower_loc@plt>
   38f62:	subs	r1, r6, #1
   38f64:	add	r1, r7
   38f66:	mov	r4, r6
   38f68:	movs	r5, #0
   38f6a:	b.n	38f70 <error@@Base+0x9a6c>
   38f6c:	ldrb.w	fp, [r4, #1]!
   38f70:	ldr	r3, [r0, #0]
   38f72:	ldrb.w	r3, [r3, fp, lsl #2]
   38f76:	cmp.w	r9, #0
   38f7a:	beq.n	38f7e <error@@Base+0x9a7a>
   38f7c:	strb	r3, [r4, #0]
   38f7e:	cmp	r5, #46	; 0x2e
   38f80:	it	eq
   38f82:	cmpeq	r3, #46	; 0x2e
   38f84:	sub.w	r2, r3, #45	; 0x2d
   38f88:	mov	r5, r3
   38f8a:	beq.n	38fd2 <error@@Base+0x9ace>
   38f8c:	cmp	r2, #1
   38f8e:	bls.n	38fac <error@@Base+0x9aa8>
   38f90:	ldr.w	r2, [sl]
   38f94:	subs.w	ip, r3, #95	; 0x5f
   38f98:	it	ne
   38f9a:	movne.w	ip, #1
   38f9e:	ldrh.w	r3, [r2, r3, lsl #1]
   38fa2:	eor.w	r3, r3, #8
   38fa6:	ands.w	r3, ip, r3, lsr #3
   38faa:	bne.n	39028 <error@@Base+0x9b24>
   38fac:	cmp	r1, r4
   38fae:	bne.n	38f6c <error@@Base+0x9a68>
   38fb0:	subs	r7, #1
   38fb2:	movs	r0, #1
   38fb4:	ldrb	r3, [r6, r7]
   38fb6:	cmp	r3, #46	; 0x2e
   38fb8:	itt	eq
   38fba:	moveq	r3, #0
   38fbc:	strbeq	r3, [r6, r7]
   38fbe:	cmp.w	r8, #0
   38fc2:	beq.n	38fcc <error@@Base+0x9ac8>
   38fc4:	movs	r0, #1
   38fc6:	movs	r3, #0
   38fc8:	str.w	r3, [r8]
   38fcc:	add	sp, #12
   38fce:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38fd2:	ldr	r4, [pc, #100]	; (39038 <error@@Base+0x9b34>)
   38fd4:	mov.w	r3, #256	; 0x100
   38fd8:	ldr	r0, [pc, #96]	; (3903c <error@@Base+0x9b38>)
   38fda:	add	r4, pc
   38fdc:	add	r0, pc
   38fde:	adds	r0, #12
   38fe0:	mov	r1, r3
   38fe2:	movs	r2, #1
   38fe4:	str	r6, [sp, #4]
   38fe6:	str	r4, [sp, #0]
   38fe8:	blx	65a8 <__snprintf_chk@plt>
   38fec:	mov	r0, r8
   38fee:	cmp.w	r8, #0
   38ff2:	beq.n	38fcc <error@@Base+0x9ac8>
   38ff4:	ldr	r3, [pc, #72]	; (39040 <error@@Base+0x9b3c>)
   38ff6:	movs	r0, #0
   38ff8:	add	r3, pc
   38ffa:	adds	r3, #12
   38ffc:	str.w	r3, [r8]
   39000:	add	sp, #12
   39002:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39006:	ldr	r0, [pc, #60]	; (39044 <error@@Base+0x9b40>)
   39008:	mov.w	r2, #256	; 0x100
   3900c:	ldr	r1, [pc, #56]	; (39048 <error@@Base+0x9b44>)
   3900e:	add	r0, pc
   39010:	add	r1, pc
   39012:	adds	r0, #12
   39014:	bl	52814 <mkdtemp@@Base+0x838>
   39018:	b.n	38fec <error@@Base+0x9ae8>
   3901a:	ldr	r4, [pc, #48]	; (3904c <error@@Base+0x9b48>)
   3901c:	mov.w	r3, #256	; 0x100
   39020:	ldr	r0, [pc, #44]	; (39050 <error@@Base+0x9b4c>)
   39022:	add	r4, pc
   39024:	add	r0, pc
   39026:	b.n	38fde <error@@Base+0x9ada>
   39028:	ldr	r4, [pc, #40]	; (39054 <error@@Base+0x9b50>)
   3902a:	mov.w	r3, #256	; 0x100
   3902e:	ldr	r0, [pc, #40]	; (39058 <error@@Base+0x9b54>)
   39030:	add	r4, pc
   39032:	add	r0, pc
   39034:	b.n	38fde <error@@Base+0x9ada>
   39036:	nop
   39038:	add	r2, sp, #104	; 0x68
   3903a:	movs	r2, r0
   3903c:	b.n	39750 <error@@Base+0xa24c>
   3903e:	movs	r5, r0
   39040:	b.n	3971c <error@@Base+0xa218>
   39042:	movs	r5, r0
   39044:	b.n	396f4 <error@@Base+0xa1f0>
   39046:	movs	r5, r0
   39048:	add	r1, sp, #624	; 0x270
   3904a:	movs	r2, r0
   3904c:	add	r1, sp, #632	; 0x278
   3904e:	movs	r2, r0
   39050:	b.n	396d4 <error@@Base+0xa1d0>
   39052:	movs	r5, r0
   39054:	add	r1, sp, #1008	; 0x3f0
   39056:	movs	r2, r0
   39058:	b.n	396c0 <error@@Base+0xa1bc>
   3905a:	movs	r5, r0
   3905c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39060:	mov	r6, r2
   39062:	ldr	r2, [pc, #484]	; (39248 <error@@Base+0x9d44>)
   39064:	mov	r7, r3
   39066:	ldr	r3, [pc, #484]	; (3924c <error@@Base+0x9d48>)
   39068:	sub	sp, #28
   3906a:	add	r2, pc
   3906c:	mov	r4, r1
   3906e:	ldr	r3, [r2, r3]
   39070:	ldr	r3, [r3, #0]
   39072:	str	r3, [sp, #20]
   39074:	mov.w	r3, #0
   39078:	str	r0, [sp, #0]
   3907a:	blx	6578 <strlen@plt>
   3907e:	ldr	r1, [sp, #0]
   39080:	ldr.w	r9, [sp, #64]	; 0x40
   39084:	mov	r5, r0
   39086:	mov	r0, r4
   39088:	mov	r2, r5
   3908a:	blx	59c4 <strncmp@plt>
   3908e:	ldr.w	sl, [sp, #68]	; 0x44
   39092:	cbnz	r0, 3909c <error@@Base+0x9b98>
   39094:	ldrb	r3, [r4, r5]
   39096:	adds	r2, r4, r5
   39098:	cmp	r3, #58	; 0x3a
   3909a:	beq.n	390ba <error@@Base+0x9bb6>
   3909c:	mov.w	r8, #1
   390a0:	ldr	r2, [pc, #428]	; (39250 <error@@Base+0x9d4c>)
   390a2:	ldr	r3, [pc, #424]	; (3924c <error@@Base+0x9d48>)
   390a4:	add	r2, pc
   390a6:	ldr	r3, [r2, r3]
   390a8:	ldr	r2, [r3, #0]
   390aa:	ldr	r3, [sp, #20]
   390ac:	eors	r2, r3
   390ae:	bne.w	39242 <error@@Base+0x9d3e>
   390b2:	mov	r0, r8
   390b4:	add	sp, #28
   390b6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   390ba:	ldrb	r3, [r2, #1]
   390bc:	cmp	r3, #47	; 0x2f
   390be:	bne.n	3909c <error@@Base+0x9b98>
   390c0:	ldrb.w	r8, [r2, #2]
   390c4:	subs.w	r8, r8, #47	; 0x2f
   390c8:	bne.n	3909c <error@@Base+0x9b98>
   390ca:	adds	r0, r5, #3
   390cc:	add	r0, r4
   390ce:	cbz	r6, 390d4 <error@@Base+0x9bd0>
   390d0:	str.w	r8, [r6]
   390d4:	cbz	r7, 390da <error@@Base+0x9bd6>
   390d6:	movs	r3, #0
   390d8:	str	r3, [r7, #0]
   390da:	cmp.w	r9, #0
   390de:	beq.n	390e8 <error@@Base+0x9be4>
   390e0:	mov.w	r3, #4294967295	; 0xffffffff
   390e4:	str.w	r3, [r9]
   390e8:	cmp.w	sl, #0
   390ec:	beq.n	390f4 <error@@Base+0x9bf0>
   390ee:	movs	r3, #0
   390f0:	str.w	r3, [sl]
   390f4:	bl	35a94 <error@@Base+0x6590>
   390f8:	movs	r1, #64	; 0x40
   390fa:	mov	fp, r0
   390fc:	str	r0, [sp, #16]
   390fe:	blx	69cc <strchr@plt>
   39102:	mov	r5, r0
   39104:	cbz	r0, 39132 <error@@Base+0x9c2e>
   39106:	movs	r3, #0
   39108:	strb	r3, [r0, #0]
   3910a:	ldr	r4, [sp, #16]
   3910c:	movs	r1, #59	; 0x3b
   3910e:	mov	r0, r4
   39110:	blx	69cc <strchr@plt>
   39114:	cbz	r0, 3911c <error@@Base+0x9c18>
   39116:	movs	r3, #0
   39118:	strb	r3, [r0, #0]
   3911a:	ldr	r4, [sp, #16]
   3911c:	ldrb	r3, [r4, #0]
   3911e:	cmp	r3, #0
   39120:	beq.n	391ae <error@@Base+0x9caa>
   39122:	mov	r0, r4
   39124:	bl	36af8 <error@@Base+0x75f4>
   39128:	cmp	r0, #0
   3912a:	beq.n	391ae <error@@Base+0x9caa>
   3912c:	adds	r3, r5, #1
   3912e:	mov	r5, r0
   39130:	str	r3, [sp, #16]
   39132:	add.w	r1, sp, #15
   39136:	add	r0, sp, #16
   39138:	bl	37230 <error@@Base+0x7d2c>
   3913c:	mov	r3, r0
   3913e:	cmp	r0, #0
   39140:	beq.n	39200 <error@@Base+0x9cfc>
   39142:	ldrb	r4, [r0, #0]
   39144:	cmp	r4, #0
   39146:	beq.n	391d6 <error@@Base+0x9cd2>
   39148:	bl	372a4 <error@@Base+0x7da0>
   3914c:	bl	35a94 <error@@Base+0x6590>
   39150:	movs	r2, #0
   39152:	mov	r1, r2
   39154:	str	r0, [sp, #0]
   39156:	bl	38f30 <error@@Base+0x9a2c>
   3915a:	ldr	r3, [sp, #0]
   3915c:	cmp	r0, #0
   3915e:	beq.n	39208 <error@@Base+0x9d04>
   39160:	ldr	r4, [sp, #16]
   39162:	cmp	r4, #0
   39164:	beq.n	391e0 <error@@Base+0x9cdc>
   39166:	ldrb	r2, [r4, #0]
   39168:	cbz	r2, 391de <error@@Base+0x9cda>
   3916a:	ldrb.w	r2, [sp, #15]
   3916e:	cmp	r2, #58	; 0x3a
   39170:	it	ne
   39172:	movne.w	r2, #4294967295	; 0xffffffff
   39176:	beq.n	39210 <error@@Base+0x9d0c>
   39178:	mov	r0, r4
   3917a:	strd	r3, r2, [sp]
   3917e:	bl	36af8 <error@@Base+0x75f4>
   39182:	ldrd	r3, r2, [sp]
   39186:	mov	r4, r0
   39188:	cbz	r0, 391fa <error@@Base+0x9cf6>
   3918a:	cbz	r6, 39190 <error@@Base+0x9c8c>
   3918c:	str	r5, [r6, #0]
   3918e:	movs	r5, #0
   39190:	cbz	r7, 39196 <error@@Base+0x9c92>
   39192:	str	r3, [r7, #0]
   39194:	movs	r3, #0
   39196:	cmp.w	r9, #0
   3919a:	beq.n	391a0 <error@@Base+0x9c9c>
   3919c:	str.w	r2, [r9]
   391a0:	cmp.w	sl, #0
   391a4:	beq.n	391b8 <error@@Base+0x9cb4>
   391a6:	str.w	r4, [sl]
   391aa:	movs	r4, #0
   391ac:	b.n	391b8 <error@@Base+0x9cb4>
   391ae:	movs	r4, #0
   391b0:	mov.w	r8, #4294967295	; 0xffffffff
   391b4:	mov	r3, r4
   391b6:	mov	r5, r4
   391b8:	mov	r0, fp
   391ba:	str	r3, [sp, #0]
   391bc:	blx	5904 <free@plt+0x4>
   391c0:	mov	r0, r5
   391c2:	blx	5904 <free@plt+0x4>
   391c6:	ldr	r3, [sp, #0]
   391c8:	mov	r0, r3
   391ca:	blx	5904 <free@plt+0x4>
   391ce:	mov	r0, r4
   391d0:	blx	5904 <free@plt+0x4>
   391d4:	b.n	390a0 <error@@Base+0x9b9c>
   391d6:	mov.w	r8, #4294967295	; 0xffffffff
   391da:	mov	r3, r4
   391dc:	b.n	391b8 <error@@Base+0x9cb4>
   391de:	mov	r4, r2
   391e0:	mov.w	r2, #4294967295	; 0xffffffff
   391e4:	b.n	3918a <error@@Base+0x9c86>
   391e6:	strd	r3, r0, [sp]
   391ea:	mov	r0, r4
   391ec:	bl	36ef4 <error@@Base+0x79f0>
   391f0:	ldrd	r3, r1, [sp]
   391f4:	subs	r2, r0, #0
   391f6:	bgt.n	3923e <error@@Base+0x9d3a>
   391f8:	mov	r4, r1
   391fa:	mov.w	r8, #4294967295	; 0xffffffff
   391fe:	b.n	391b8 <error@@Base+0x9cb4>
   39200:	mov	r4, r0
   39202:	mov.w	r8, #4294967295	; 0xffffffff
   39206:	b.n	391b8 <error@@Base+0x9cb4>
   39208:	mov	r4, r0
   3920a:	mov.w	r8, #4294967295	; 0xffffffff
   3920e:	b.n	391b8 <error@@Base+0x9cb4>
   39210:	movs	r1, #47	; 0x2f
   39212:	mov	r0, r4
   39214:	blx	69cc <strchr@plt>
   39218:	ldr	r3, [sp, #0]
   3921a:	cmp	r0, #0
   3921c:	beq.n	391e6 <error@@Base+0x9ce2>
   3921e:	movs	r4, #0
   39220:	strb	r4, [r0, #0]
   39222:	str	r0, [sp, #0]
   39224:	ldr	r0, [sp, #16]
   39226:	str	r3, [sp, #4]
   39228:	bl	36ef4 <error@@Base+0x79f0>
   3922c:	ldr	r3, [sp, #4]
   3922e:	subs	r2, r0, #0
   39230:	ble.n	391fa <error@@Base+0x9cf6>
   39232:	ldr	r1, [sp, #0]
   39234:	adds	r4, r1, #1
   39236:	str	r4, [sp, #16]
   39238:	ldrb	r1, [r1, #1]
   3923a:	cmp	r1, #0
   3923c:	bne.n	39178 <error@@Base+0x9c74>
   3923e:	mov	r4, r1
   39240:	b.n	3918a <error@@Base+0x9c86>
   39242:	blx	620c <__stack_chk_fail@plt>
   39246:	nop
   39248:	ldmia	r0!, {r1, r2, r4}
   3924a:	movs	r5, r0
   3924c:	lsls	r4, r3, #25
   3924e:	movs	r0, r0
   39250:	stmia	r7!, {r2, r3, r4, r6, r7}
   39252:	movs	r5, r0
   39254:	push	{r3, r4, r5, lr}
   39256:	ldrb	r4, [r0, #0]
   39258:	cbz	r4, 39282 <error@@Base+0x9d7e>
   3925a:	mov	r5, r0
   3925c:	blx	63b4 <__ctype_b_loc@plt>
   39260:	ldr	r2, [r0, #0]
   39262:	ldrh.w	r3, [r2, r4, lsl #1]
   39266:	subs	r4, #95	; 0x5f
   39268:	eor.w	r3, r3, #8
   3926c:	it	ne
   3926e:	movne	r4, #1
   39270:	ands.w	r3, r4, r3, lsr #3
   39274:	bne.n	39282 <error@@Base+0x9d7e>
   39276:	ldrb.w	r4, [r5, #1]!
   3927a:	cmp	r4, #0
   3927c:	bne.n	39262 <error@@Base+0x9d5e>
   3927e:	movs	r0, #1
   39280:	pop	{r3, r4, r5, pc}
   39282:	movs	r0, #0
   39284:	pop	{r3, r4, r5, pc}
   39286:	nop
   39288:	ldr	r2, [pc, #96]	; (392ec <error@@Base+0x9de8>)
   3928a:	ldr	r3, [pc, #100]	; (392f0 <error@@Base+0x9dec>)
   3928c:	add	r2, pc
   3928e:	push	{r4, r6, r7, lr}
   39290:	sub	sp, #24
   39292:	ldr	r3, [r2, r3]
   39294:	movs	r2, #0
   39296:	ldr	r3, [r3, #0]
   39298:	str	r3, [sp, #20]
   3929a:	mov.w	r3, #0
   3929e:	str	r2, [sp, #16]
   392a0:	cbz	r0, 392e2 <error@@Base+0x9dde>
   392a2:	ldrb	r3, [r0, #0]
   392a4:	cbnz	r3, 392c0 <error@@Base+0x9dbc>
   392a6:	ldr	r3, [pc, #76]	; (392f4 <error@@Base+0x9df0>)
   392a8:	add	r3, pc
   392aa:	ldr	r1, [pc, #76]	; (392f8 <error@@Base+0x9df4>)
   392ac:	ldr	r2, [pc, #64]	; (392f0 <error@@Base+0x9dec>)
   392ae:	add	r1, pc
   392b0:	ldr	r2, [r1, r2]
   392b2:	ldr	r1, [r2, #0]
   392b4:	ldr	r2, [sp, #20]
   392b6:	eors	r1, r2
   392b8:	bne.n	392e8 <error@@Base+0x9de4>
   392ba:	mov	r0, r3
   392bc:	add	sp, #24
   392be:	pop	{r4, r6, r7, pc}
   392c0:	add	r3, sp, #16
   392c2:	mvn.w	r6, #2147483648	; 0x80000000
   392c6:	str	r3, [sp, #8]
   392c8:	movs	r7, #0
   392ca:	movs	r3, #0
   392cc:	movs	r2, #0
   392ce:	strd	r6, r7, [sp]
   392d2:	mov	r4, r1
   392d4:	bl	52868 <mkdtemp@@Base+0x88c>
   392d8:	ldr	r3, [sp, #16]
   392da:	cmp	r3, #0
   392dc:	bne.n	392aa <error@@Base+0x9da6>
   392de:	str	r0, [r4, #0]
   392e0:	b.n	392aa <error@@Base+0x9da6>
   392e2:	ldr	r3, [pc, #24]	; (392fc <error@@Base+0x9df8>)
   392e4:	add	r3, pc
   392e6:	b.n	392aa <error@@Base+0x9da6>
   392e8:	blx	620c <__stack_chk_fail@plt>
   392ec:	stmia	r5!, {r2, r4, r5, r6, r7}
   392ee:	movs	r5, r0
   392f0:	lsls	r4, r3, #25
   392f2:	movs	r0, r0
   392f4:	add	r7, pc, #736	; (adr r7, 395d8 <error@@Base+0xa0d4>)
   392f6:	movs	r2, r0
   392f8:	stmia	r5!, {r1, r4, r6, r7}
   392fa:	movs	r5, r0
   392fc:	add	r7, pc, #496	; (adr r7, 394f0 <error@@Base+0x9fec>)
   392fe:	movs	r2, r0
   39300:	ldr	r2, [pc, #256]	; (39404 <error@@Base+0x9f00>)
   39302:	ldr	r3, [pc, #260]	; (39408 <error@@Base+0x9f04>)
   39304:	add	r2, pc
   39306:	push	{r4, r5, r6, r7, lr}
   39308:	sub	sp, #116	; 0x74
   3930a:	ldr	r3, [r2, r3]
   3930c:	movs	r2, #0
   3930e:	mov	r5, r1
   39310:	mov	r4, r0
   39312:	ldr	r3, [r3, #0]
   39314:	str	r3, [sp, #108]	; 0x6c
   39316:	mov.w	r3, #0
   3931a:	movs	r3, #0
   3931c:	strd	r2, r3, [r1]
   39320:	blx	6578 <strlen@plt>
   39324:	cmp	r0, #12
   39326:	beq.n	39348 <error@@Base+0x9e44>
   39328:	cmp	r0, #14
   3932a:	beq.n	393ca <error@@Base+0x9ec6>
   3932c:	cmp	r0, #8
   3932e:	beq.n	393a6 <error@@Base+0x9ea2>
   39330:	mvn.w	r0, #3
   39334:	ldr	r2, [pc, #212]	; (3940c <error@@Base+0x9f08>)
   39336:	ldr	r3, [pc, #208]	; (39408 <error@@Base+0x9f04>)
   39338:	add	r2, pc
   3933a:	ldr	r3, [r2, r3]
   3933c:	ldr	r2, [r3, #0]
   3933e:	ldr	r3, [sp, #108]	; 0x6c
   39340:	eors	r2, r3
   39342:	bne.n	39400 <error@@Base+0x9efc>
   39344:	add	sp, #116	; 0x74
   39346:	pop	{r4, r5, r6, r7, pc}
   39348:	ldr	r2, [pc, #196]	; (39410 <error@@Base+0x9f0c>)
   3934a:	add	r6, sp, #76	; 0x4c
   3934c:	movs	r3, #32
   3934e:	str	r4, [sp, #4]
   39350:	add	r2, pc
   39352:	mov	r0, r6
   39354:	str	r2, [sp, #0]
   39356:	mov	r1, r3
   39358:	add.w	r2, r4, #10
   3935c:	str	r2, [sp, #20]
   3935e:	add.w	r2, r4, #8
   39362:	str	r2, [sp, #16]
   39364:	adds	r2, r4, #6
   39366:	adds	r4, #4
   39368:	strd	r4, r2, [sp, #8]
   3936c:	movs	r2, #1
   3936e:	blx	65a8 <__snprintf_chk@plt>
   39372:	ldr	r7, [pc, #160]	; (39414 <error@@Base+0x9f10>)
   39374:	add	r7, pc
   39376:	add	r4, sp, #32
   39378:	movs	r2, #44	; 0x2c
   3937a:	movs	r1, #0
   3937c:	mov	r0, r4
   3937e:	blx	5d94 <memset@plt>
   39382:	mov	r2, r4
   39384:	mov	r1, r7
   39386:	mov	r0, r6
   39388:	blx	62a8 <strptime@plt>
   3938c:	cmp	r0, #0
   3938e:	beq.n	39330 <error@@Base+0x9e2c>
   39390:	mov	r0, r4
   39392:	blx	68f4 <mktime@plt>
   39396:	cmp	r0, #0
   39398:	blt.n	39330 <error@@Base+0x9e2c>
   3939a:	asrs	r3, r0, #31
   3939c:	mov	r2, r0
   3939e:	movs	r0, #0
   393a0:	strd	r2, r3, [r5]
   393a4:	b.n	39334 <error@@Base+0x9e30>
   393a6:	ldr	r2, [pc, #112]	; (39418 <error@@Base+0x9f14>)
   393a8:	add	r6, sp, #76	; 0x4c
   393aa:	movs	r3, #32
   393ac:	ldr	r7, [pc, #108]	; (3941c <error@@Base+0x9f18>)
   393ae:	add	r2, pc
   393b0:	str	r4, [sp, #4]
   393b2:	str	r2, [sp, #0]
   393b4:	mov	r0, r6
   393b6:	adds	r2, r4, #6
   393b8:	mov	r1, r3
   393ba:	adds	r4, #4
   393bc:	strd	r4, r2, [sp, #8]
   393c0:	movs	r2, #1
   393c2:	add	r7, pc
   393c4:	blx	65a8 <__snprintf_chk@plt>
   393c8:	b.n	39376 <error@@Base+0x9e72>
   393ca:	ldr	r2, [pc, #84]	; (39420 <error@@Base+0x9f1c>)
   393cc:	add	r6, sp, #76	; 0x4c
   393ce:	movs	r3, #32
   393d0:	ldr	r7, [pc, #80]	; (39424 <error@@Base+0x9f20>)
   393d2:	add	r2, pc
   393d4:	str	r4, [sp, #4]
   393d6:	str	r2, [sp, #0]
   393d8:	mov	r0, r6
   393da:	add.w	r2, r4, #12
   393de:	mov	r1, r3
   393e0:	str	r2, [sp, #24]
   393e2:	add.w	r2, r4, #10
   393e6:	str	r2, [sp, #20]
   393e8:	add.w	r2, r4, #8
   393ec:	str	r2, [sp, #16]
   393ee:	adds	r2, r4, #6
   393f0:	adds	r4, #4
   393f2:	strd	r4, r2, [sp, #8]
   393f6:	movs	r2, #1
   393f8:	add	r7, pc
   393fa:	blx	65a8 <__snprintf_chk@plt>
   393fe:	b.n	39376 <error@@Base+0x9e72>
   39400:	blx	620c <__stack_chk_fail@plt>
   39404:	stmia	r5!, {r2, r3, r4, r5, r6}
   39406:	movs	r5, r0
   39408:	lsls	r4, r3, #25
   3940a:	movs	r0, r0
   3940c:	stmia	r5!, {r3, r6}
   3940e:	movs	r5, r0
   39410:	add	r7, pc, #272	; (adr r7, 39524 <error@@Base+0xa020>)
   39412:	movs	r2, r0
   39414:	add	r7, pc, #0	; (adr r7, 39418 <error@@Base+0x9f14>)
   39416:	movs	r2, r0
   39418:	add	r6, pc, #856	; (adr r6, 39774 <error@@Base+0xa270>)
   3941a:	movs	r2, r0
   3941c:	add	r6, pc, #664	; (adr r6, 396b8 <error@@Base+0xa1b4>)
   3941e:	movs	r2, r0
   39420:	add	r6, pc, #888	; (adr r6, 3979c <error@@Base+0xa298>)
   39422:	movs	r2, r0
   39424:	ldr	r5, [pc, #800]	; (39748 <error@@Base+0xa244>)
   39426:	movs	r2, r0
   39428:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   3942c:	mov	r6, r2
   3942e:	ldr	r2, [pc, #96]	; (39490 <error@@Base+0x9f8c>)
   39430:	mov	r7, r3
   39432:	ldr	r3, [pc, #96]	; (39494 <error@@Base+0x9f90>)
   39434:	sub	sp, #68	; 0x44
   39436:	add	r2, pc
   39438:	mov.w	r9, #0
   3943c:	cmp	r9, r1
   3943e:	mvn.w	r8, #2147483648	; 0x80000000
   39442:	ldr	r3, [r2, r3]
   39444:	it	eq
   39446:	cmpeq	r8, r0
   39448:	ldr	r3, [r3, #0]
   3944a:	str	r3, [sp, #60]	; 0x3c
   3944c:	mov.w	r3, #0
   39450:	add	r3, sp, #16
   39452:	it	cs
   39454:	movcs	r4, r0
   39456:	add	r0, sp, #12
   39458:	mov	r1, r3
   3945a:	it	cc
   3945c:	movcc	r4, r8
   3945e:	str	r3, [sp, #4]
   39460:	str	r4, [sp, #12]
   39462:	blx	5798 <localtime_r@plt>
   39466:	ldr	r2, [pc, #48]	; (39498 <error@@Base+0x9f94>)
   39468:	mov	r1, r7
   3946a:	ldr	r3, [sp, #4]
   3946c:	mov	r0, r6
   3946e:	add	r2, pc
   39470:	blx	5d78 <strftime@plt>
   39474:	ldr	r2, [pc, #36]	; (3949c <error@@Base+0x9f98>)
   39476:	ldr	r3, [pc, #28]	; (39494 <error@@Base+0x9f90>)
   39478:	add	r2, pc
   3947a:	ldr	r3, [r2, r3]
   3947c:	ldr	r2, [r3, #0]
   3947e:	ldr	r3, [sp, #60]	; 0x3c
   39480:	eors	r2, r3
   39482:	bne.n	3948a <error@@Base+0x9f86>
   39484:	add	sp, #68	; 0x44
   39486:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   3948a:	blx	620c <__stack_chk_fail@plt>
   3948e:	nop
   39490:	stmia	r4!, {r1, r3, r6}
   39492:	movs	r5, r0
   39494:	lsls	r4, r3, #25
   39496:	movs	r0, r0
   39498:	ldr	r5, [pc, #328]	; (395e4 <error@@Base+0xa0e0>)
   3949a:	movs	r2, r0
   3949c:	stmia	r4!, {r3}
   3949e:	movs	r5, r0
   394a0:	ldrb	r0, [r0, #0]
   394a2:	sub.w	r0, r0, #47	; 0x2f
   394a6:	clz	r0, r0
   394aa:	lsrs	r0, r0, #5
   394ac:	bx	lr
   394ae:	nop
   394b0:	ldr	r2, [r0, #0]
   394b2:	ldrb	r3, [r2, #0]
   394b4:	cmp	r3, #9
   394b6:	it	ne
   394b8:	cmpne	r3, #32
   394ba:	bne.n	394c8 <error@@Base+0x9fc4>
   394bc:	ldrb.w	r3, [r2, #1]!
   394c0:	cmp	r3, #9
   394c2:	it	ne
   394c4:	cmpne	r3, #32
   394c6:	beq.n	394bc <error@@Base+0x9fb8>
   394c8:	str	r2, [r0, #0]
   394ca:	bx	lr
   394cc:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   394d0:	mov	r6, r2
   394d2:	mov	r4, r1
   394d4:	mov	r8, r0
   394d6:	blx	6578 <strlen@plt>
   394da:	ldr	r5, [r6, #0]
   394dc:	mov	r7, r0
   394de:	cbz	r4, 394f0 <error@@Base+0x9fec>
   394e0:	ldr	r1, [pc, #48]	; (39514 <error@@Base+0xa010>)
   394e2:	movs	r2, #3
   394e4:	mov	r0, r5
   394e6:	movs	r4, #0
   394e8:	add	r1, pc
   394ea:	blx	6320 <strncasecmp@plt>
   394ee:	cbz	r0, 39508 <error@@Base+0xa004>
   394f0:	mov	r1, r8
   394f2:	mov	r2, r7
   394f4:	mov	r0, r5
   394f6:	blx	6320 <strncasecmp@plt>
   394fa:	cbnz	r0, 3950e <error@@Base+0xa00a>
   394fc:	eor.w	r0, r4, #1
   39500:	add	r5, r7
   39502:	str	r5, [r6, #0]
   39504:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   39508:	adds	r5, #3
   3950a:	movs	r4, #1
   3950c:	b.n	394f0 <error@@Base+0x9fec>
   3950e:	mov.w	r0, #4294967295	; 0xffffffff
   39512:	b.n	39504 <error@@Base+0xa000>
   39514:	add	r5, pc, #928	; (adr r5, 398b8 <error@@Base+0xa3b4>)
   39516:	movs	r2, r0
   39518:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3951c:	mov	r7, r0
   3951e:	ldr	r5, [r0, #0]
   39520:	movs	r0, #0
   39522:	str	r0, [r1, #0]
   39524:	mov	r8, r1
   39526:	ldrb	r3, [r5, #0]
   39528:	cmp	r3, #34	; 0x22
   3952a:	bne.n	3958e <error@@Base+0xa08a>
   3952c:	adds	r4, r5, #1
   3952e:	mov	r0, r4
   39530:	blx	6578 <strlen@plt>
   39534:	adds	r0, #1
   39536:	blx	656c <malloc@plt>
   3953a:	cmp	r0, #0
   3953c:	beq.n	395a8 <error@@Base+0xa0a4>
   3953e:	ldrb	r5, [r5, #1]
   39540:	cmp	r5, #34	; 0x22
   39542:	it	ne
   39544:	cmpne	r5, #0
   39546:	ittte	ne
   39548:	addne.w	r2, r0, #4294967295	; 0xffffffff
   3954c:	rsbne	r1, r0, #2
   39550:	movne	r6, #1
   39552:	moveq	r6, #0
   39554:	bne.n	39584 <error@@Base+0xa080>
   39556:	cbz	r5, 39598 <error@@Base+0xa094>
   39558:	adds	r4, #1
   3955a:	movs	r3, #0
   3955c:	str	r4, [r7, #0]
   3955e:	strb	r3, [r0, r6]
   39560:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   39564:	ldrb	r5, [r4, #1]
   39566:	cmp	r5, #34	; 0x22
   39568:	it	eq
   3956a:	addeq	r4, #2
   3956c:	beq.n	39574 <error@@Base+0xa070>
   3956e:	ldrb	r5, [r4, #0]
   39570:	mov	r3, r4
   39572:	mov	r4, r6
   39574:	adds	r6, r1, r2
   39576:	strb.w	r5, [r2, #1]!
   3957a:	ldrb	r5, [r3, #1]
   3957c:	cmp	r5, #0
   3957e:	it	ne
   39580:	cmpne	r5, #34	; 0x22
   39582:	beq.n	39556 <error@@Base+0xa052>
   39584:	adds	r3, r4, #1
   39586:	cmp	r5, #92	; 0x5c
   39588:	mov	r6, r3
   3958a:	bne.n	3956e <error@@Base+0xa06a>
   3958c:	b.n	39564 <error@@Base+0xa060>
   3958e:	ldr	r3, [pc, #36]	; (395b4 <error@@Base+0xa0b0>)
   39590:	add	r3, pc
   39592:	str	r3, [r1, #0]
   39594:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   39598:	ldr	r3, [pc, #28]	; (395b8 <error@@Base+0xa0b4>)
   3959a:	add	r3, pc
   3959c:	str.w	r3, [r8]
   395a0:	blx	5904 <free@plt+0x4>
   395a4:	mov	r0, r5
   395a6:	b.n	39560 <error@@Base+0xa05c>
   395a8:	ldr	r3, [pc, #16]	; (395bc <error@@Base+0xa0b8>)
   395aa:	add	r3, pc
   395ac:	str.w	r3, [r8]
   395b0:	b.n	39560 <error@@Base+0xa05c>
   395b2:	nop
   395b4:	add	r5, pc, #272	; (adr r5, 396c8 <error@@Base+0xa1c4>)
   395b6:	movs	r2, r0
   395b8:	add	r5, pc, #312	; (adr r5, 396f4 <error@@Base+0xa1f0>)
   395ba:	movs	r2, r0
   395bc:	add	r6, r5
   395be:	movs	r2, r0
   395c0:	push	{r4, r5, r6, lr}
   395c2:	sub	sp, #8
   395c4:	mov	r5, r0
   395c6:	mov	r0, r1
   395c8:	str	r1, [sp, #4]
   395ca:	blx	6578 <strlen@plt>
   395ce:	ldr	r6, [r5, #0]
   395d0:	ldr	r1, [sp, #4]
   395d2:	mov	r4, r0
   395d4:	mov	r0, r6
   395d6:	mov	r2, r4
   395d8:	blx	6320 <strncasecmp@plt>
   395dc:	cbnz	r0, 395e8 <error@@Base+0xa0e4>
   395de:	ldrb	r3, [r6, r4]
   395e0:	cmp	r3, #61	; 0x3d
   395e2:	beq.n	395ee <error@@Base+0xa0ea>
   395e4:	add	sp, #8
   395e6:	pop	{r4, r5, r6, pc}
   395e8:	movs	r0, #0
   395ea:	add	sp, #8
   395ec:	pop	{r4, r5, r6, pc}
   395ee:	adds	r4, #1
   395f0:	movs	r0, #1
   395f2:	add	r4, r6
   395f4:	str	r4, [r5, #0]
   395f6:	add	sp, #8
   395f8:	pop	{r4, r5, r6, pc}
   395fa:	nop
   395fc:	push	{r4, r5, r6, lr}
   395fe:	sub	sp, #296	; 0x128
   39600:	add	r3, sp, #16
   39602:	ldr.w	ip, [pc, #132]	; 39688 <error@@Base+0xa184>
   39606:	mov	r5, r0
   39608:	add	r6, sp, #12
   3960a:	mov	r0, r3
   3960c:	ldr	r3, [pc, #124]	; (3968c <error@@Base+0xa188>)
   3960e:	add	ip, pc
   39610:	mov	r4, r1
   39612:	movs	r2, #136	; 0x88
   39614:	movs	r1, #0
   39616:	ldr.w	r3, [ip, r3]
   3961a:	ldr	r3, [r3, #0]
   3961c:	str	r3, [sp, #292]	; 0x124
   3961e:	mov.w	r3, #0
   39622:	blx	5d94 <memset@plt>
   39626:	str	r4, [r6, #0]
   39628:	blx	5ca0 <sigfillset@plt>
   3962c:	cmp	r5, #14
   3962e:	add	r2, sp, #152	; 0x98
   39630:	mov	r1, r6
   39632:	mov	r0, r5
   39634:	itt	ne
   39636:	movne.w	r3, #268435456	; 0x10000000
   3963a:	strne.w	r3, [r6, #132]	; 0x84
   3963e:	blx	6420 <sigaction@plt>
   39642:	adds	r3, r0, #1
   39644:	mov	r4, r0
   39646:	it	ne
   39648:	ldrne	r0, [sp, #152]	; 0x98
   3964a:	beq.n	39660 <error@@Base+0xa15c>
   3964c:	ldr	r2, [pc, #64]	; (39690 <error@@Base+0xa18c>)
   3964e:	ldr	r3, [pc, #60]	; (3968c <error@@Base+0xa188>)
   39650:	add	r2, pc
   39652:	ldr	r3, [r2, r3]
   39654:	ldr	r2, [r3, #0]
   39656:	ldr	r3, [sp, #292]	; 0x124
   39658:	eors	r2, r3
   3965a:	bne.n	39682 <error@@Base+0xa17e>
   3965c:	add	sp, #296	; 0x128
   3965e:	pop	{r4, r5, r6, pc}
   39660:	mov	r0, r5
   39662:	blx	57e0 <strsignal@plt>
   39666:	str	r0, [sp, #4]
   39668:	blx	676c <__errno_location@plt>
   3966c:	ldr	r0, [r0, #0]
   3966e:	blx	5ad8 <strerror@plt+0x4>
   39672:	ldr	r1, [sp, #4]
   39674:	mov	r2, r0
   39676:	ldr	r0, [pc, #28]	; (39694 <error@@Base+0xa190>)
   39678:	add	r0, pc
   3967a:	bl	2f6e0 <error@@Base+0x1dc>
   3967e:	mov	r0, r4
   39680:	b.n	3964c <error@@Base+0xa148>
   39682:	blx	620c <__stack_chk_fail@plt>
   39686:	nop
   39688:	stmia	r2!, {r1, r4, r5, r6}
   3968a:	movs	r5, r0
   3968c:	lsls	r4, r3, #25
   3968e:	movs	r0, r0
   39690:	stmia	r2!, {r4, r5}
   39692:	movs	r5, r0
   39694:	add	r4, pc, #528	; (adr r4, 398a8 <error@@Base+0xa3a4>)
   39696:	movs	r2, r0
   39698:	push	{r4, lr}
   3969a:	movs	r0, #14
   3969c:	blx	5c04 <nl_langinfo@plt>
   396a0:	ldr	r1, [pc, #68]	; (396e8 <error@@Base+0xa1e4>)
   396a2:	add	r1, pc
   396a4:	mov	r4, r0
   396a6:	blx	66f4 <strcmp@plt+0x4>
   396aa:	cbz	r0, 396e4 <error@@Base+0xa1e0>
   396ac:	ldr	r1, [pc, #60]	; (396ec <error@@Base+0xa1e8>)
   396ae:	mov	r0, r4
   396b0:	add	r1, pc
   396b2:	blx	66f4 <strcmp@plt+0x4>
   396b6:	cbz	r0, 396e4 <error@@Base+0xa1e0>
   396b8:	ldr	r1, [pc, #52]	; (396f0 <error@@Base+0xa1ec>)
   396ba:	mov	r0, r4
   396bc:	add	r1, pc
   396be:	blx	66f4 <strcmp@plt+0x4>
   396c2:	cbz	r0, 396e4 <error@@Base+0xa1e0>
   396c4:	ldr	r1, [pc, #44]	; (396f4 <error@@Base+0xa1f0>)
   396c6:	mov	r0, r4
   396c8:	add	r1, pc
   396ca:	blx	66f4 <strcmp@plt+0x4>
   396ce:	cbz	r0, 396e4 <error@@Base+0xa1e0>
   396d0:	ldr	r1, [pc, #36]	; (396f8 <error@@Base+0xa1f4>)
   396d2:	mov	r0, r4
   396d4:	add	r1, pc
   396d6:	blx	66f4 <strcmp@plt+0x4>
   396da:	cbz	r0, 396e4 <error@@Base+0xa1e0>
   396dc:	ldrb	r0, [r4, #0]
   396de:	subs	r0, #0
   396e0:	it	ne
   396e2:	movne	r0, #1
   396e4:	pop	{r4, pc}
   396e6:	nop
   396e8:	add	r5, pc, #520	; (adr r5, 398f4 <error@@Base+0xa3f0>)
   396ea:	movs	r2, r0
   396ec:	add	r5, pc, #496	; (adr r5, 398e0 <error@@Base+0xa3dc>)
   396ee:	movs	r2, r0
   396f0:	add	r5, pc, #496	; (adr r5, 398e4 <error@@Base+0xa3e0>)
   396f2:	movs	r2, r0
   396f4:	add	r5, pc, #512	; (adr r5, 398f8 <error@@Base+0xa3f4>)
   396f6:	movs	r2, r0
   396f8:	add	r5, pc, #512	; (adr r5, 398fc <error@@Base+0xa3f8>)
   396fa:	movs	r2, r0
   396fc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39700:	mov	r5, r0
   39702:	vpush	{d8-d9}
   39706:	mov	r4, r2
   39708:	mov	r6, r3
   3970a:	mov	r9, r1
   3970c:	mov	r2, r6
   3970e:	movs	r1, #1
   39710:	sub	sp, #44	; 0x2c
   39712:	add	r0, sp, #28
   39714:	str	r5, [sp, #16]
   39716:	ldr	r5, [pc, #836]	; (39a5c <error@@Base+0xa558>)
   39718:	str	r4, [sp, #8]
   3971a:	ldr	r4, [pc, #836]	; (39a60 <error@@Base+0xa55c>)
   3971c:	add	r5, pc
   3971e:	ldr	r3, [sp, #96]	; 0x60
   39720:	ldr	r4, [r5, r4]
   39722:	movs	r5, #0
   39724:	ldr	r4, [r4, #0]
   39726:	str	r4, [sp, #36]	; 0x24
   39728:	mov.w	r4, #0
   3972c:	str	r5, [sp, #28]
   3972e:	blx	6888 <__vasprintf_chk@plt>
   39732:	subs	r4, r0, #0
   39734:	ble.w	3995c <error@@Base+0xa458>
   39738:	ldr.w	r8, [sp, #28]
   3973c:	mov	r0, r8
   3973e:	blx	6578 <strlen@plt>
   39742:	adds	r3, r0, #1
   39744:	str	r3, [sp, #12]
   39746:	mov	r0, r3
   39748:	blx	656c <malloc@plt>
   3974c:	mov	fp, r0
   3974e:	cmp	r0, #0
   39750:	beq.w	399f8 <error@@Base+0xa4f4>
   39754:	mov	r3, r9
   39756:	cmp	r3, #0
   39758:	it	lt
   3975a:	mvnlt.w	r3, #2147483648	; 0x80000000
   3975e:	vmov	s16, r3
   39762:	ldr	r3, [sp, #8]
   39764:	cmp	r3, #0
   39766:	beq.w	399ac <error@@Base+0xa4a8>
   3976a:	ldr	r3, [r3, #0]
   3976c:	ldrb.w	r4, [r8]
   39770:	vmov	s17, r3
   39774:	cmp	r4, #0
   39776:	beq.w	399dc <error@@Base+0xa4d8>
   3977a:	add	r3, sp, #32
   3977c:	mov	r7, fp
   3977e:	mov.w	r9, #1
   39782:	movs	r4, #0
   39784:	vmov	s18, r3
   39788:	str	r4, [sp, #4]
   3978a:	blx	66a8 <__ctype_get_mb_cur_max@plt>
   3978e:	mov	r1, r8
   39790:	mov	r2, r0
   39792:	vmov	r0, s18
   39796:	blx	59dc <mbtowc@plt>
   3979a:	adds	r2, r0, #1
   3979c:	mov	r6, r0
   3979e:	beq.w	39994 <error@@Base+0xa490>
   397a2:	ldr	r3, [sp, #8]
   397a4:	ldr	r0, [sp, #32]
   397a6:	cmp	r3, #0
   397a8:	beq.w	39942 <error@@Base+0xa43e>
   397ac:	blx	5f10 <wcwidth@plt>
   397b0:	adds	r3, r0, #1
   397b2:	mov	r5, r0
   397b4:	beq.n	3987c <error@@Base+0xa378>
   397b6:	cmp	r0, #0
   397b8:	blt.n	39886 <error@@Base+0xa382>
   397ba:	cmp.w	r9, #0
   397be:	beq.n	39816 <error@@Base+0xa312>
   397c0:	mov	r1, fp
   397c2:	mov	r0, r7
   397c4:	bl	54378 <mkdtemp@@Base+0x239c>
   397c8:	mov	r1, r6
   397ca:	mov	sl, r0
   397cc:	vmov	r0, s16
   397d0:	bl	54378 <mkdtemp@@Base+0x239c>
   397d4:	cmp	sl, r0
   397d6:	bge.w	39956 <error@@Base+0xa452>
   397da:	vmov	r0, s17
   397de:	mov	r1, r5
   397e0:	bl	54378 <mkdtemp@@Base+0x239c>
   397e4:	ldr	r3, [sp, #4]
   397e6:	cmp	r0, r3
   397e8:	blt.w	39956 <error@@Base+0xa452>
   397ec:	ldr	r1, [sp, #12]
   397ee:	adds	r3, r7, r6
   397f0:	add.w	r2, fp, r1
   397f4:	cmp	r3, r2
   397f6:	bcs.w	3996e <error@@Base+0xa46a>
   397fa:	mov	r1, r5
   397fc:	ldr	r0, [sp, #4]
   397fe:	str	r3, [sp, #20]
   39800:	bl	54314 <mkdtemp@@Base+0x2338>
   39804:	ldr	r3, [sp, #20]
   39806:	mov	r2, r6
   39808:	mov	r1, r8
   3980a:	mov	r5, r0
   3980c:	mov	r0, r7
   3980e:	str	r5, [sp, #4]
   39810:	mov	r7, r3
   39812:	blx	6524 <memcpy@plt+0x4>
   39816:	cmp	r4, #0
   39818:	add	r8, r6
   3981a:	blt.n	39826 <error@@Base+0xa322>
   3981c:	mov	r0, r4
   3981e:	mov	r1, r6
   39820:	bl	54314 <mkdtemp@@Base+0x2338>
   39824:	mov	r4, r0
   39826:	ldrb.w	r3, [r8]
   3982a:	cmp	r3, #0
   3982c:	bne.n	3978a <error@@Base+0xa286>
   3982e:	ldr	r0, [sp, #28]
   39830:	eor.w	r9, r9, #1
   39834:	blx	5904 <free@plt+0x4>
   39838:	vmov	r3, s16
   3983c:	movs	r2, #0
   3983e:	strb	r2, [r7, #0]
   39840:	ldr	r2, [sp, #16]
   39842:	str.w	fp, [r2]
   39846:	ldr	r2, [sp, #8]
   39848:	cmp	r4, r3
   3984a:	ite	ge
   3984c:	movge	r3, #0
   3984e:	andlt.w	r3, r9, #1
   39852:	cbz	r2, 39858 <error@@Base+0xa354>
   39854:	ldr	r1, [sp, #4]
   39856:	str	r1, [r2, #0]
   39858:	cmp	r3, #0
   3985a:	bne.w	399d6 <error@@Base+0xa4d2>
   3985e:	ldr	r2, [pc, #516]	; (39a64 <error@@Base+0xa560>)
   39860:	ldr	r3, [pc, #508]	; (39a60 <error@@Base+0xa55c>)
   39862:	add	r2, pc
   39864:	ldr	r3, [r2, r3]
   39866:	ldr	r2, [r3, #0]
   39868:	ldr	r3, [sp, #36]	; 0x24
   3986a:	eors	r2, r3
   3986c:	bne.w	39a56 <error@@Base+0xa552>
   39870:	mov	r0, r4
   39872:	add	sp, #44	; 0x2c
   39874:	vpop	{d8-d9}
   39878:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3987c:	bl	39698 <error@@Base+0xa194>
   39880:	cmp	r0, #0
   39882:	bne.w	399d2 <error@@Base+0xa4ce>
   39886:	cmp	r6, #0
   39888:	ble.n	39826 <error@@Base+0xa322>
   3988a:	mov	r3, r6
   3988c:	mov	r5, r8
   3988e:	mov	r6, r9
   39890:	mov	r9, r3
   39892:	cmp	r6, #0
   39894:	beq.n	3993c <error@@Base+0xa438>
   39896:	mov	r1, fp
   39898:	mov	r0, r7
   3989a:	bl	54378 <mkdtemp@@Base+0x239c>
   3989e:	mvn.w	r1, #3
   398a2:	mov	sl, r0
   398a4:	vmov	r0, s16
   398a8:	bl	54314 <mkdtemp@@Base+0x2338>
   398ac:	cmp	sl, r0
   398ae:	bge.n	3993a <error@@Base+0xa436>
   398b0:	vmov	r0, s17
   398b4:	mvn.w	r1, #3
   398b8:	bl	54314 <mkdtemp@@Base+0x2338>
   398bc:	ldr	r3, [sp, #4]
   398be:	cmp	r0, r3
   398c0:	blt.n	3993a <error@@Base+0xa436>
   398c2:	ldr	r1, [sp, #12]
   398c4:	adds	r3, r7, #4
   398c6:	add.w	r2, fp, r1
   398ca:	cmp	r3, r2
   398cc:	bcc.n	398f6 <error@@Base+0xa3f2>
   398ce:	vmov	r3, s16
   398d2:	add.w	r2, r1, #128	; 0x80
   398d6:	mov	r0, fp
   398d8:	cmp	r2, r3
   398da:	it	cs
   398dc:	movcs	r2, r3
   398de:	movs	r3, #1
   398e0:	str	r2, [sp, #12]
   398e2:	bl	524c4 <mkdtemp@@Base+0x4e8>
   398e6:	ldr	r2, [sp, #12]
   398e8:	cmp	r0, #0
   398ea:	beq.w	39a16 <error@@Base+0xa512>
   398ee:	add.w	r7, r0, sl
   398f2:	mov	fp, r0
   398f4:	str	r2, [sp, #12]
   398f6:	movs	r3, #0
   398f8:	movw	r2, #1025	; 0x401
   398fc:	ldrb	r1, [r5, #0]
   398fe:	mov	r0, r7
   39900:	bl	529c8 <mkdtemp@@Base+0x9ec>
   39904:	mov	r1, r7
   39906:	mov	r7, r0
   39908:	bl	54378 <mkdtemp@@Base+0x239c>
   3990c:	mov	sl, r0
   3990e:	ldr	r0, [sp, #4]
   39910:	mov	r1, sl
   39912:	bl	54314 <mkdtemp@@Base+0x2338>
   39916:	str	r0, [sp, #4]
   39918:	cmp	r4, #0
   3991a:	add.w	r5, r5, #1
   3991e:	blt.n	3992a <error@@Base+0xa426>
   39920:	mov	r0, r4
   39922:	mov	r1, sl
   39924:	bl	54314 <mkdtemp@@Base+0x2338>
   39928:	mov	r4, r0
   3992a:	add.w	r3, r8, r9
   3992e:	subs	r3, r3, r5
   39930:	cmp	r3, #0
   39932:	bgt.n	39892 <error@@Base+0xa38e>
   39934:	mov	r9, r6
   39936:	mov	r8, r5
   39938:	b.n	39826 <error@@Base+0xa322>
   3993a:	movs	r6, #0
   3993c:	mov.w	sl, #4
   39940:	b.n	39918 <error@@Base+0xa414>
   39942:	sub.w	r3, r0, #9
   39946:	cmp	r0, #13
   39948:	it	ne
   3994a:	cmpne	r3, #1
   3994c:	it	ls
   3994e:	ldrls	r5, [sp, #8]
   39950:	bls.w	397ba <error@@Base+0xa2b6>
   39954:	b.n	397ac <error@@Base+0xa2a8>
   39956:	mov.w	r9, #0
   3995a:	b.n	39816 <error@@Base+0xa312>
   3995c:	ldr	r3, [sp, #8]
   3995e:	cbz	r3, 39962 <error@@Base+0xa45e>
   39960:	str	r5, [r3, #0]
   39962:	cmp	r4, #0
   39964:	bne.n	39a06 <error@@Base+0xa502>
   39966:	ldr	r3, [sp, #28]
   39968:	ldr	r2, [sp, #16]
   3996a:	str	r3, [r2, #0]
   3996c:	b.n	3985e <error@@Base+0xa35a>
   3996e:	vmov	r3, s16
   39972:	add.w	r2, r1, #128	; 0x80
   39976:	mov	r0, fp
   39978:	cmp	r2, r3
   3997a:	it	cs
   3997c:	movcs	r2, r3
   3997e:	movs	r3, #1
   39980:	str	r2, [sp, #12]
   39982:	bl	524c4 <mkdtemp@@Base+0x4e8>
   39986:	cmp	r0, #0
   39988:	beq.n	39a34 <error@@Base+0xa530>
   3998a:	add.w	r7, r0, sl
   3998e:	mov	fp, r0
   39990:	adds	r3, r7, r6
   39992:	b.n	397fa <error@@Base+0xa2f6>
   39994:	blx	66a8 <__ctype_get_mb_cur_max@plt>
   39998:	movs	r1, #0
   3999a:	mov	r2, r0
   3999c:	mov	r0, r1
   3999e:	blx	59dc <mbtowc@plt>
   399a2:	bl	39698 <error@@Base+0xa194>
   399a6:	cbnz	r0, 39a12 <error@@Base+0xa50e>
   399a8:	movs	r6, #1
   399aa:	b.n	3988a <error@@Base+0xa386>
   399ac:	ldrb.w	r5, [r8]
   399b0:	mvn.w	r3, #2147483648	; 0x80000000
   399b4:	vmov	s17, r3
   399b8:	cmp	r5, #0
   399ba:	bne.w	3977a <error@@Base+0xa276>
   399be:	mov	r0, r8
   399c0:	mov	r4, r5
   399c2:	blx	5904 <free@plt+0x4>
   399c6:	ldr	r3, [sp, #16]
   399c8:	strb.w	r5, [fp]
   399cc:	str.w	fp, [r3]
   399d0:	b.n	3985e <error@@Base+0xa35a>
   399d2:	mov	r4, r5
   399d4:	b.n	3982e <error@@Base+0xa32a>
   399d6:	mov.w	r4, #4294967295	; 0xffffffff
   399da:	b.n	3985e <error@@Base+0xa35a>
   399dc:	mov	r0, r8
   399de:	str	r4, [sp, #4]
   399e0:	blx	5904 <free@plt+0x4>
   399e4:	ldr	r3, [sp, #16]
   399e6:	strb.w	r4, [fp]
   399ea:	str.w	fp, [r3]
   399ee:	ldr	r3, [sp, #8]
   399f0:	mov	r2, r3
   399f2:	ldr	r3, [sp, #4]
   399f4:	str	r3, [r2, #0]
   399f6:	b.n	3985e <error@@Base+0xa35a>
   399f8:	mov	r0, r8
   399fa:	blx	5904 <free@plt+0x4>
   399fe:	ldr	r3, [sp, #8]
   39a00:	cbz	r3, 39a06 <error@@Base+0xa502>
   39a02:	str.w	fp, [r3]
   39a06:	ldr	r2, [sp, #16]
   39a08:	movs	r3, #0
   39a0a:	mov.w	r4, #4294967295	; 0xffffffff
   39a0e:	str	r3, [r2, #0]
   39a10:	b.n	3985e <error@@Base+0xa35a>
   39a12:	mov	r4, r6
   39a14:	b.n	3982e <error@@Base+0xa32a>
   39a16:	str	r0, [sp, #12]
   39a18:	mov.w	r4, #4294967295	; 0xffffffff
   39a1c:	ldr	r0, [sp, #28]
   39a1e:	blx	5904 <free@plt+0x4>
   39a22:	ldr	r3, [sp, #12]
   39a24:	strb	r3, [r7, #0]
   39a26:	ldr	r3, [sp, #16]
   39a28:	str.w	fp, [r3]
   39a2c:	ldr	r3, [sp, #8]
   39a2e:	cmp	r3, #0
   39a30:	bne.n	399ee <error@@Base+0xa4ea>
   39a32:	b.n	3985e <error@@Base+0xa35a>
   39a34:	str	r0, [sp, #12]
   39a36:	ldr	r0, [sp, #28]
   39a38:	blx	5904 <free@plt+0x4>
   39a3c:	ldr	r3, [sp, #12]
   39a3e:	strb	r3, [r7, #0]
   39a40:	ldr	r3, [sp, #16]
   39a42:	str.w	fp, [r3]
   39a46:	ldr	r3, [sp, #8]
   39a48:	cmp	r3, #0
   39a4a:	beq.n	399d6 <error@@Base+0xa4d2>
   39a4c:	ldr	r2, [sp, #4]
   39a4e:	mov.w	r4, #4294967295	; 0xffffffff
   39a52:	str	r2, [r3, #0]
   39a54:	b.n	3985e <error@@Base+0xa35a>
   39a56:	blx	620c <__stack_chk_fail@plt>
   39a5a:	nop
   39a5c:	stmia	r1!, {r2, r5, r6}
   39a5e:	movs	r5, r0
   39a60:	lsls	r4, r3, #25
   39a62:	movs	r0, r0
   39a64:	stmia	r0!, {r1, r2, r3, r4}
   39a66:	movs	r5, r0
   39a68:	push	{r3}
   39a6a:	ldr.w	ip, [pc, #100]	; 39ad0 <error@@Base+0xa5cc>
   39a6e:	push	{r4, r5, r6, lr}
   39a70:	sub	sp, #28
   39a72:	add	r4, sp, #44	; 0x2c
   39a74:	ldr	r6, [pc, #92]	; (39ad4 <error@@Base+0xa5d0>)
   39a76:	add	ip, pc
   39a78:	mov	r5, r0
   39a7a:	ldr.w	r3, [r4], #4
   39a7e:	add	r0, sp, #16
   39a80:	ldr.w	r6, [ip, r6]
   39a84:	ldr	r6, [r6, #0]
   39a86:	str	r6, [sp, #20]
   39a88:	mov.w	r6, #0
   39a8c:	str	r4, [sp, #0]
   39a8e:	mov	r6, r1
   39a90:	str	r4, [sp, #12]
   39a92:	bl	396fc <error@@Base+0xa1f8>
   39a96:	ldr	r1, [sp, #16]
   39a98:	mov	r4, r0
   39a9a:	cbz	r1, 39ac6 <error@@Base+0xa5c2>
   39a9c:	mov	r2, r6
   39a9e:	mov	r0, r5
   39aa0:	bl	52814 <mkdtemp@@Base+0x838>
   39aa4:	ldr	r0, [sp, #16]
   39aa6:	blx	5904 <free@plt+0x4>
   39aaa:	ldr	r2, [pc, #44]	; (39ad8 <error@@Base+0xa5d4>)
   39aac:	ldr	r3, [pc, #36]	; (39ad4 <error@@Base+0xa5d0>)
   39aae:	add	r2, pc
   39ab0:	ldr	r3, [r2, r3]
   39ab2:	ldr	r2, [r3, #0]
   39ab4:	ldr	r3, [sp, #20]
   39ab6:	eors	r2, r3
   39ab8:	bne.n	39aca <error@@Base+0xa5c6>
   39aba:	mov	r0, r4
   39abc:	add	sp, #28
   39abe:	ldmia.w	sp!, {r4, r5, r6, lr}
   39ac2:	add	sp, #4
   39ac4:	bx	lr
   39ac6:	strb	r1, [r5, #0]
   39ac8:	b.n	39aaa <error@@Base+0xa5a6>
   39aca:	blx	620c <__stack_chk_fail@plt>
   39ace:	nop
   39ad0:	bkpt	0x000a
   39ad2:	movs	r5, r0
   39ad4:	lsls	r4, r3, #25
   39ad6:	movs	r0, r0
   39ad8:	pop	{r1, r4, r6, r7, pc}
   39ada:	movs	r5, r0
   39adc:	ldr.w	ip, [pc, #96]	; 39b40 <error@@Base+0xa63c>
   39ae0:	mov	r3, r1
   39ae2:	push	{r4, r5, lr}
   39ae4:	add	ip, pc
   39ae6:	ldr	r4, [pc, #92]	; (39b44 <error@@Base+0xa640>)
   39ae8:	sub	sp, #20
   39aea:	mov	r5, r0
   39aec:	mvn.w	r1, #2147483648	; 0x80000000
   39af0:	str	r2, [sp, #0]
   39af2:	add	r0, sp, #8
   39af4:	ldr.w	r4, [ip, r4]
   39af8:	movs	r2, #0
   39afa:	ldr	r4, [r4, #0]
   39afc:	str	r4, [sp, #12]
   39afe:	mov.w	r4, #0
   39b02:	bl	396fc <error@@Base+0xa1f8>
   39b06:	subs	r4, r0, #0
   39b08:	blt.n	39b36 <error@@Base+0xa632>
   39b0a:	ldr	r0, [sp, #8]
   39b0c:	mov	r1, r5
   39b0e:	blx	6930 <fputs@plt>
   39b12:	adds	r0, #1
   39b14:	ldr	r0, [sp, #8]
   39b16:	it	eq
   39b18:	moveq.w	r4, #4294967295	; 0xffffffff
   39b1c:	blx	5904 <free@plt+0x4>
   39b20:	ldr	r2, [pc, #36]	; (39b48 <error@@Base+0xa644>)
   39b22:	ldr	r3, [pc, #32]	; (39b44 <error@@Base+0xa640>)
   39b24:	add	r2, pc
   39b26:	ldr	r3, [r2, r3]
   39b28:	ldr	r2, [r3, #0]
   39b2a:	ldr	r3, [sp, #12]
   39b2c:	eors	r2, r3
   39b2e:	bne.n	39b3c <error@@Base+0xa638>
   39b30:	mov	r0, r4
   39b32:	add	sp, #20
   39b34:	pop	{r4, r5, pc}
   39b36:	mov.w	r4, #4294967295	; 0xffffffff
   39b3a:	b.n	39b20 <error@@Base+0xa61c>
   39b3c:	blx	620c <__stack_chk_fail@plt>
   39b40:	pop	{r2, r3, r4, r7, pc}
   39b42:	movs	r5, r0
   39b44:	lsls	r4, r3, #25
   39b46:	movs	r0, r0
   39b48:	pop	{r2, r3, r4, r6, pc}
   39b4a:	movs	r5, r0
   39b4c:	push	{r1, r2, r3}
   39b4e:	ldr	r1, [pc, #60]	; (39b8c <error@@Base+0xa688>)
   39b50:	push	{lr}
   39b52:	sub	sp, #8
   39b54:	ldr	r3, [pc, #56]	; (39b90 <error@@Base+0xa68c>)
   39b56:	add	r2, sp, #12
   39b58:	add	r1, pc
   39b5a:	ldr	r3, [r1, r3]
   39b5c:	ldr.w	r1, [r2], #4
   39b60:	ldr	r3, [r3, #0]
   39b62:	str	r3, [sp, #4]
   39b64:	mov.w	r3, #0
   39b68:	str	r2, [sp, #0]
   39b6a:	bl	39adc <error@@Base+0xa5d8>
   39b6e:	ldr	r2, [pc, #36]	; (39b94 <error@@Base+0xa690>)
   39b70:	ldr	r3, [pc, #28]	; (39b90 <error@@Base+0xa68c>)
   39b72:	add	r2, pc
   39b74:	ldr	r3, [r2, r3]
   39b76:	ldr	r2, [r3, #0]
   39b78:	ldr	r3, [sp, #4]
   39b7a:	eors	r2, r3
   39b7c:	bne.n	39b88 <error@@Base+0xa684>
   39b7e:	add	sp, #8
   39b80:	ldr.w	lr, [sp], #4
   39b84:	add	sp, #12
   39b86:	bx	lr
   39b88:	blx	620c <__stack_chk_fail@plt>
   39b8c:	pop	{r3, r5, pc}
   39b8e:	movs	r5, r0
   39b90:	lsls	r4, r3, #25
   39b92:	movs	r0, r0
   39b94:	pop	{r1, r2, r3, pc}
   39b96:	movs	r5, r0
   39b98:	ldr.w	ip, [pc, #76]	; 39be8 <error@@Base+0xa6e4>
   39b9c:	push	{r0, r1, r2, r3}
   39b9e:	add	ip, pc
   39ba0:	ldr	r0, [pc, #72]	; (39bec <error@@Base+0xa6e8>)
   39ba2:	push	{lr}
   39ba4:	sub	sp, #12
   39ba6:	ldr.w	r0, [ip, r0]
   39baa:	add	r2, sp, #16
   39bac:	ldr	r3, [pc, #64]	; (39bf0 <error@@Base+0xa6ec>)
   39bae:	ldr	r0, [r0, #0]
   39bb0:	str	r0, [sp, #4]
   39bb2:	mov.w	r0, #0
   39bb6:	ldr.w	r1, [r2], #4
   39bba:	ldr	r0, [pc, #56]	; (39bf4 <error@@Base+0xa6f0>)
   39bbc:	add	r3, pc
   39bbe:	str	r2, [sp, #0]
   39bc0:	ldr	r3, [r3, r0]
   39bc2:	ldr	r0, [r3, #0]
   39bc4:	bl	39adc <error@@Base+0xa5d8>
   39bc8:	ldr	r2, [pc, #44]	; (39bf8 <error@@Base+0xa6f4>)
   39bca:	ldr	r3, [pc, #32]	; (39bec <error@@Base+0xa6e8>)
   39bcc:	add	r2, pc
   39bce:	ldr	r3, [r2, r3]
   39bd0:	ldr	r2, [r3, #0]
   39bd2:	ldr	r3, [sp, #4]
   39bd4:	eors	r2, r3
   39bd6:	bne.n	39be2 <error@@Base+0xa6de>
   39bd8:	add	sp, #12
   39bda:	ldr.w	lr, [sp], #4
   39bde:	add	sp, #16
   39be0:	bx	lr
   39be2:	blx	620c <__stack_chk_fail@plt>
   39be6:	nop
   39be8:	pop	{r1, r5, r6, r7}
   39bea:	movs	r5, r0
   39bec:	lsls	r4, r3, #25
   39bee:	movs	r0, r0
   39bf0:	pop	{r2, r6, r7}
   39bf2:	movs	r5, r0
   39bf4:	lsls	r0, r7, #28
   39bf6:	movs	r0, r0
   39bf8:	pop	{r2, r4, r5, r7}
   39bfa:	movs	r5, r0
   39bfc:	ldr	r1, [pc, #208]	; (39cd0 <error@@Base+0xa7cc>)
   39bfe:	ldr	r2, [pc, #212]	; (39cd4 <error@@Base+0xa7d0>)
   39c00:	add	r1, pc
   39c02:	ldr	r3, [pc, #212]	; (39cd8 <error@@Base+0xa7d4>)
   39c04:	push	{r4, r5, r6, lr}
   39c06:	add	r3, pc
   39c08:	ldr	r2, [r1, r2]
   39c0a:	sub	sp, #24
   39c0c:	ldr	r5, [pc, #204]	; (39cdc <error@@Base+0xa7d8>)
   39c0e:	add	r4, sp, #4
   39c10:	ldr	r2, [r2, #0]
   39c12:	str	r2, [sp, #20]
   39c14:	mov.w	r2, #0
   39c18:	add	r6, sp, #8
   39c1a:	ldmia	r3, {r0, r1, r2, r3}
   39c1c:	add	r5, pc
   39c1e:	stmia.w	r4, {r0, r1, r2, r3}
   39c22:	mov	r0, r5
   39c24:	blx	693c <getenv@plt>
   39c28:	mov	r4, r0
   39c2a:	cbz	r0, 39c66 <error@@Base+0xa762>
   39c2c:	ldr	r1, [pc, #176]	; (39ce0 <error@@Base+0xa7dc>)
   39c2e:	movs	r2, #2
   39c30:	add	r1, pc
   39c32:	blx	6320 <strncasecmp@plt>
   39c36:	cbnz	r0, 39c6e <error@@Base+0xa76a>
   39c38:	ldr	r1, [pc, #168]	; (39ce4 <error@@Base+0xa7e0>)
   39c3a:	mov	r0, r4
   39c3c:	add	r1, pc
   39c3e:	blx	6184 <strcasestr@plt>
   39c42:	cbz	r0, 39c8e <error@@Base+0xa78a>
   39c44:	ldr	r1, [pc, #160]	; (39ce8 <error@@Base+0xa7e4>)
   39c46:	movs	r0, #0
   39c48:	add	r1, pc
   39c4a:	blx	647c <setlocale@plt+0x4>
   39c4e:	cmp	r0, #0
   39c50:	beq.n	39cbc <error@@Base+0xa7b8>
   39c52:	ldr	r2, [pc, #152]	; (39cec <error@@Base+0xa7e8>)
   39c54:	ldr	r3, [pc, #124]	; (39cd4 <error@@Base+0xa7d0>)
   39c56:	add	r2, pc
   39c58:	ldr	r3, [r2, r3]
   39c5a:	ldr	r2, [r3, #0]
   39c5c:	ldr	r3, [sp, #20]
   39c5e:	eors	r2, r3
   39c60:	bne.n	39cca <error@@Base+0xa7c6>
   39c62:	add	sp, #24
   39c64:	pop	{r4, r5, r6, pc}
   39c66:	ldr.w	r5, [r6], #4
   39c6a:	cmp	r5, #0
   39c6c:	bne.n	39c22 <error@@Base+0xa71e>
   39c6e:	ldr	r2, [pc, #128]	; (39cf0 <error@@Base+0xa7ec>)
   39c70:	ldr	r3, [pc, #96]	; (39cd4 <error@@Base+0xa7d0>)
   39c72:	add	r2, pc
   39c74:	ldr	r3, [r2, r3]
   39c76:	ldr	r2, [r3, #0]
   39c78:	ldr	r3, [sp, #20]
   39c7a:	eors	r2, r3
   39c7c:	bne.n	39cca <error@@Base+0xa7c6>
   39c7e:	ldr	r1, [pc, #116]	; (39cf4 <error@@Base+0xa7f0>)
   39c80:	movs	r0, #0
   39c82:	add	r1, pc
   39c84:	add	sp, #24
   39c86:	ldmia.w	sp!, {r4, r5, r6, lr}
   39c8a:	b.w	6478 <setlocale@plt>
   39c8e:	ldr	r1, [pc, #104]	; (39cf8 <error@@Base+0xa7f4>)
   39c90:	mov	r0, r4
   39c92:	add	r1, pc
   39c94:	blx	6184 <strcasestr@plt>
   39c98:	cmp	r0, #0
   39c9a:	bne.n	39c44 <error@@Base+0xa740>
   39c9c:	ldr	r2, [pc, #92]	; (39cfc <error@@Base+0xa7f8>)
   39c9e:	ldr	r3, [pc, #52]	; (39cd4 <error@@Base+0xa7d0>)
   39ca0:	add	r2, pc
   39ca2:	ldr	r3, [r2, r3]
   39ca4:	ldr	r2, [r3, #0]
   39ca6:	ldr	r3, [sp, #20]
   39ca8:	eors	r2, r3
   39caa:	bne.n	39cca <error@@Base+0xa7c6>
   39cac:	ldr	r1, [pc, #80]	; (39d00 <error@@Base+0xa7fc>)
   39cae:	movs	r0, #0
   39cb0:	add	r1, pc
   39cb2:	add	sp, #24
   39cb4:	ldmia.w	sp!, {r4, r5, r6, lr}
   39cb8:	b.w	6478 <setlocale@plt>
   39cbc:	ldr	r1, [pc, #68]	; (39d04 <error@@Base+0xa800>)
   39cbe:	add	r1, pc
   39cc0:	blx	647c <setlocale@plt+0x4>
   39cc4:	cmp	r0, #0
   39cc6:	bne.n	39c52 <error@@Base+0xa74e>
   39cc8:	b.n	39c9c <error@@Base+0xa798>
   39cca:	blx	620c <__stack_chk_fail@plt>
   39cce:	nop
   39cd0:	pop	{r7}
   39cd2:	movs	r5, r0
   39cd4:	lsls	r4, r3, #25
   39cd6:	movs	r0, r0
   39cd8:	stmia	r4!, {r1, r4, r5, r6, r7}
   39cda:	movs	r5, r0
   39cdc:	ldr	r7, [sp, #944]	; 0x3b0
   39cde:	movs	r2, r0
   39ce0:	add	r0, pc, #160	; (adr r0, 39d84 <error@@Base+0xa880>)
   39ce2:	movs	r2, r0
   39ce4:	ldr	r7, [sp, #928]	; 0x3a0
   39ce6:	movs	r2, r0
   39ce8:	add	r0, pc, #112	; (adr r0, 39d5c <error@@Base+0xa858>)
   39cea:	movs	r2, r0
   39cec:	pop	{r1, r3, r5}
   39cee:	movs	r5, r0
   39cf0:	pop	{r1, r2, r3}
   39cf2:	movs	r5, r0
   39cf4:	str	r7, [sp, #104]	; 0x68
   39cf6:	movs	r2, r0
   39cf8:	ldr	r7, [sp, #808]	; 0x328
   39cfa:	movs	r2, r0
   39cfc:	cbnz	r0, 39d78 <error@@Base+0xa874>
   39cfe:	movs	r5, r0
   39d00:	cbnz	r4, 39d6a <error@@Base+0xa866>
   39d02:	movs	r1, r0
   39d04:	ldr	r7, [sp, #696]	; 0x2b8
   39d06:	movs	r2, r0
   39d08:	ldr	r2, [pc, #224]	; (39dec <error@@Base+0xa8e8>)
   39d0a:	ldr	r3, [pc, #228]	; (39df0 <error@@Base+0xa8ec>)
   39d0c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   39d10:	add	r2, pc
   39d12:	sub	sp, #76	; 0x4c
   39d14:	ldr.w	r9, [pc, #220]	; 39df4 <error@@Base+0xa8f0>
   39d18:	add	r7, sp, #24
   39d1a:	ldr.w	r8, [pc, #220]	; 39df8 <error@@Base+0xa8f4>
   39d1e:	str	r1, [sp, #64]	; 0x40
   39d20:	mov	r6, r1
   39d22:	str	r0, [sp, #16]
   39d24:	movs	r1, #16
   39d26:	ldr	r3, [r2, r3]
   39d28:	add	r9, pc
   39d2a:	add	r2, sp, #52	; 0x34
   39d2c:	add	r8, pc
   39d2e:	ldr	r3, [r3, #0]
   39d30:	str	r3, [sp, #68]	; 0x44
   39d32:	mov.w	r3, #0
   39d36:	mov	r5, r0
   39d38:	movs	r3, #0
   39d3a:	str	r3, [r7, #4]
   39d3c:	strb.w	r3, [sp, #7]
   39d40:	str	r3, [sp, #24]
   39d42:	strd	r2, r1, [sp, #40]	; 0x28
   39d46:	movs	r2, #4
   39d48:	str	r3, [r7, #24]
   39d4a:	movs	r3, #1
   39d4c:	strh.w	r2, [sp, #20]
   39d50:	strd	r1, r3, [sp, #52]	; 0x34
   39d54:	str	r3, [sp, #60]	; 0x3c
   39d56:	str	r3, [sp, #12]
   39d58:	str	r3, [sp, #36]	; 0x24
   39d5a:	add.w	r3, sp, #7
   39d5e:	str	r3, [sp, #8]
   39d60:	add	r3, sp, #8
   39d62:	str	r3, [sp, #32]
   39d64:	b.n	39d8e <error@@Base+0xa88a>
   39d66:	blx	676c <__errno_location@plt>
   39d6a:	ldr	r0, [r0, #0]
   39d6c:	cmp	r0, #4
   39d6e:	it	ne
   39d70:	cmpne	r0, #11
   39d72:	bne.n	39dd0 <error@@Base+0xa8cc>
   39d74:	blx	5ad8 <strerror@plt+0x4>
   39d78:	mov	r2, r6
   39d7a:	mov	r1, r9
   39d7c:	mov	r3, r0
   39d7e:	mov	r0, r8
   39d80:	bl	2f6e0 <error@@Base+0x1dc>
   39d84:	add	r0, sp, #16
   39d86:	mov	r2, r4
   39d88:	movs	r1, #1
   39d8a:	blx	5ea4 <poll@plt>
   39d8e:	movs	r2, #0
   39d90:	mov	r1, r7
   39d92:	mov	r0, r5
   39d94:	blx	6810 <sendmsg@plt>
   39d98:	adds	r3, r0, #1
   39d9a:	mov	r4, r0
   39d9c:	beq.n	39d66 <error@@Base+0xa862>
   39d9e:	cmp	r0, #1
   39da0:	bne.n	39dbc <error@@Base+0xa8b8>
   39da2:	movs	r4, #0
   39da4:	ldr	r2, [pc, #84]	; (39dfc <error@@Base+0xa8f8>)
   39da6:	ldr	r3, [pc, #72]	; (39df0 <error@@Base+0xa8ec>)
   39da8:	add	r2, pc
   39daa:	ldr	r3, [r2, r3]
   39dac:	ldr	r2, [r3, #0]
   39dae:	ldr	r3, [sp, #68]	; 0x44
   39db0:	eors	r2, r3
   39db2:	bne.n	39de6 <error@@Base+0xa8e2>
   39db4:	mov	r0, r4
   39db6:	add	sp, #76	; 0x4c
   39db8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   39dbc:	ldr	r1, [pc, #64]	; (39e00 <error@@Base+0xa8fc>)
   39dbe:	mov	r2, r4
   39dc0:	ldr	r0, [pc, #64]	; (39e04 <error@@Base+0xa900>)
   39dc2:	mov.w	r4, #4294967295	; 0xffffffff
   39dc6:	add	r1, pc
   39dc8:	add	r0, pc
   39dca:	bl	2f504 <error@@Base>
   39dce:	b.n	39da4 <error@@Base+0xa8a0>
   39dd0:	blx	5ad8 <strerror@plt+0x4>
   39dd4:	ldr	r1, [pc, #48]	; (39e08 <error@@Base+0xa904>)
   39dd6:	mov	r2, r6
   39dd8:	add	r1, pc
   39dda:	mov	r3, r0
   39ddc:	ldr	r0, [pc, #44]	; (39e0c <error@@Base+0xa908>)
   39dde:	add	r0, pc
   39de0:	bl	2f504 <error@@Base>
   39de4:	b.n	39da4 <error@@Base+0xa8a0>
   39de6:	blx	620c <__stack_chk_fail@plt>
   39dea:	nop
   39dec:	cbnz	r0, 39e4c <error@@Base+0xa948>
   39dee:	movs	r5, r0
   39df0:	lsls	r4, r3, #25
   39df2:	movs	r0, r0
   39df4:	ldr	r7, [sp, #1008]	; 0x3f0
   39df6:	movs	r2, r0
   39df8:	ldr	r7, [sp, #304]	; 0x130
   39dfa:	movs	r2, r0
   39dfc:	revsh	r0, r3
   39dfe:	movs	r5, r0
   39e00:	ldr	r7, [sp, #376]	; 0x178
   39e02:	movs	r2, r0
   39e04:	ldr	r6, [sp, #784]	; 0x310
   39e06:	movs	r2, r0
   39e08:	ldr	r7, [sp, #304]	; 0x130
   39e0a:	movs	r2, r0
   39e0c:	ldr	r6, [sp, #616]	; 0x268
   39e0e:	movs	r2, r0
   39e10:	ldr	r2, [pc, #276]	; (39f28 <error@@Base+0xaa24>)
   39e12:	ldr	r3, [pc, #280]	; (39f2c <error@@Base+0xaa28>)
   39e14:	add	r2, pc
   39e16:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   39e1a:	sub	sp, #72	; 0x48
   39e1c:	ldr	r5, [pc, #272]	; (39f30 <error@@Base+0xaa2c>)
   39e1e:	add	r7, sp, #24
   39e20:	ldr	r3, [r2, r3]
   39e22:	mov	r6, r0
   39e24:	ldr.w	r8, [pc, #268]	; 39f34 <error@@Base+0xaa30>
   39e28:	add	r5, pc
   39e2a:	ldr	r3, [r3, #0]
   39e2c:	str	r3, [sp, #68]	; 0x44
   39e2e:	mov.w	r3, #0
   39e32:	add	r2, sp, #52	; 0x34
   39e34:	movs	r3, #0
   39e36:	str	r2, [sp, #40]	; 0x28
   39e38:	strd	r3, r3, [sp, #52]	; 0x34
   39e3c:	add.w	r2, sp, #7
   39e40:	str	r3, [r7, #4]
   39e42:	adds	r5, #12
   39e44:	str	r3, [sp, #24]
   39e46:	add	r8, pc
   39e48:	str	r3, [r7, #24]
   39e4a:	strd	r3, r3, [sp, #60]	; 0x3c
   39e4e:	movs	r3, #1
   39e50:	str	r0, [sp, #16]
   39e52:	strd	r2, r3, [sp, #8]
   39e56:	movs	r2, #16
   39e58:	str	r3, [sp, #36]	; 0x24
   39e5a:	strh.w	r3, [sp, #20]
   39e5e:	add	r3, sp, #8
   39e60:	str	r2, [sp, #44]	; 0x2c
   39e62:	str	r3, [sp, #32]
   39e64:	b.n	39e8c <error@@Base+0xa988>
   39e66:	blx	676c <__errno_location@plt>
   39e6a:	ldr	r0, [r0, #0]
   39e6c:	cmp	r0, #4
   39e6e:	it	ne
   39e70:	cmpne	r0, #11
   39e72:	bne.n	39f0c <error@@Base+0xaa08>
   39e74:	blx	5ad8 <strerror@plt+0x4>
   39e78:	mov	r1, r5
   39e7a:	mov	r2, r0
   39e7c:	mov	r0, r8
   39e7e:	bl	2f6e0 <error@@Base+0x1dc>
   39e82:	add	r0, sp, #16
   39e84:	mov	r2, r4
   39e86:	movs	r1, #1
   39e88:	blx	5ea4 <poll@plt>
   39e8c:	movs	r2, #0
   39e8e:	mov	r1, r7
   39e90:	mov	r0, r6
   39e92:	blx	5ef8 <recvmsg@plt>
   39e96:	adds	r3, r0, #1
   39e98:	mov	r4, r0
   39e9a:	beq.n	39e66 <error@@Base+0xa962>
   39e9c:	cmp	r0, #1
   39e9e:	bne.n	39ecc <error@@Base+0xa9c8>
   39ea0:	ldr	r3, [sp, #44]	; 0x2c
   39ea2:	cmp	r3, #11
   39ea4:	bls.n	39ef8 <error@@Base+0xa9f4>
   39ea6:	ldr	r2, [sp, #40]	; 0x28
   39ea8:	cbz	r2, 39ef8 <error@@Base+0xa9f4>
   39eaa:	ldr	r3, [r2, #8]
   39eac:	cmp	r3, #1
   39eae:	it	eq
   39eb0:	ldreq	r4, [r2, #12]
   39eb2:	bne.n	39ee2 <error@@Base+0xa9de>
   39eb4:	ldr	r2, [pc, #128]	; (39f38 <error@@Base+0xaa34>)
   39eb6:	ldr	r3, [pc, #116]	; (39f2c <error@@Base+0xaa28>)
   39eb8:	add	r2, pc
   39eba:	ldr	r3, [r2, r3]
   39ebc:	ldr	r2, [r3, #0]
   39ebe:	ldr	r3, [sp, #68]	; 0x44
   39ec0:	eors	r2, r3
   39ec2:	bne.n	39f24 <error@@Base+0xaa20>
   39ec4:	mov	r0, r4
   39ec6:	add	sp, #72	; 0x48
   39ec8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   39ecc:	ldr	r1, [pc, #108]	; (39f3c <error@@Base+0xaa38>)
   39ece:	mov	r2, r4
   39ed0:	ldr	r0, [pc, #108]	; (39f40 <error@@Base+0xaa3c>)
   39ed2:	mov.w	r4, #4294967295	; 0xffffffff
   39ed6:	add	r1, pc
   39ed8:	add	r0, pc
   39eda:	adds	r1, #12
   39edc:	bl	2f504 <error@@Base>
   39ee0:	b.n	39eb4 <error@@Base+0xa9b0>
   39ee2:	ldr	r1, [pc, #96]	; (39f44 <error@@Base+0xaa40>)
   39ee4:	mov	r2, r4
   39ee6:	ldr	r0, [pc, #96]	; (39f48 <error@@Base+0xaa44>)
   39ee8:	mov.w	r4, #4294967295	; 0xffffffff
   39eec:	add	r1, pc
   39eee:	add	r0, pc
   39ef0:	adds	r1, #12
   39ef2:	bl	2f504 <error@@Base>
   39ef6:	b.n	39eb4 <error@@Base+0xa9b0>
   39ef8:	ldr	r1, [pc, #80]	; (39f4c <error@@Base+0xaa48>)
   39efa:	mov.w	r4, #4294967295	; 0xffffffff
   39efe:	ldr	r0, [pc, #80]	; (39f50 <error@@Base+0xaa4c>)
   39f00:	add	r1, pc
   39f02:	add	r0, pc
   39f04:	adds	r1, #12
   39f06:	bl	2f504 <error@@Base>
   39f0a:	b.n	39eb4 <error@@Base+0xa9b0>
   39f0c:	blx	5ad8 <strerror@plt+0x4>
   39f10:	ldr	r3, [pc, #64]	; (39f54 <error@@Base+0xaa50>)
   39f12:	add	r3, pc
   39f14:	add.w	r1, r3, #12
   39f18:	mov	r2, r0
   39f1a:	ldr	r0, [pc, #60]	; (39f58 <error@@Base+0xaa54>)
   39f1c:	add	r0, pc
   39f1e:	bl	2f504 <error@@Base>
   39f22:	b.n	39eb4 <error@@Base+0xa9b0>
   39f24:	blx	620c <__stack_chk_fail@plt>
   39f28:	rev16	r4, r5
   39f2a:	movs	r5, r0
   39f2c:	lsls	r4, r3, #25
   39f2e:	movs	r0, r0
   39f30:	ldr	r6, [sp, #1008]	; 0x3f0
   39f32:	movs	r2, r0
   39f34:	ldr	r6, [sp, #440]	; 0x1b8
   39f36:	movs	r2, r0
   39f38:	cbnz	r0, 39f6e <error@@Base+0xaa6a>
   39f3a:	movs	r5, r0
   39f3c:	ldr	r6, [sp, #312]	; 0x138
   39f3e:	movs	r2, r0
   39f40:	ldr	r5, [sp, #944]	; 0x3b0
   39f42:	movs	r2, r0
   39f44:	ldr	r6, [sp, #224]	; 0xe0
   39f46:	movs	r2, r0
   39f48:	ldr	r6, [sp, #104]	; 0x68
   39f4a:	movs	r2, r0
   39f4c:	ldr	r6, [sp, #144]	; 0x90
   39f4e:	movs	r2, r0
   39f50:	ldr	r5, [sp, #952]	; 0x3b8
   39f52:	movs	r2, r0
   39f54:	ldr	r6, [sp, #72]	; 0x48
   39f56:	movs	r2, r0
   39f58:	ldr	r5, [sp, #608]	; 0x260
   39f5a:	movs	r2, r0
   39f5c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39f60:	mov	r6, r2
   39f62:	ldr	r2, [pc, #396]	; (3a0f0 <error@@Base+0xabec>)
   39f64:	mov	r5, r3
   39f66:	ldr	r3, [pc, #396]	; (3a0f4 <error@@Base+0xabf0>)
   39f68:	sub	sp, #132	; 0x84
   39f6a:	add	r2, pc
   39f6c:	mov	r4, r0
   39f6e:	movs	r0, #1
   39f70:	mov	r7, r1
   39f72:	ldr	r3, [r2, r3]
   39f74:	ldr	r3, [r3, #0]
   39f76:	str	r3, [sp, #124]	; 0x7c
   39f78:	mov.w	r3, #0
   39f7c:	bl	40710 <error@@Base+0x1120c>
   39f80:	mov	r8, r0
   39f82:	cbz	r6, 39f88 <error@@Base+0xaa84>
   39f84:	movs	r3, #0
   39f86:	str	r3, [r6, #0]
   39f88:	cbz	r7, 39f8e <error@@Base+0xaa8a>
   39f8a:	movs	r3, #0
   39f8c:	str	r3, [r7, #0]
   39f8e:	cmp	r4, #0
   39f90:	beq.w	3a0de <error@@Base+0xabda>
   39f94:	ldr	r3, [r4, #12]
   39f96:	cmp	r3, #0
   39f98:	beq.w	3a0de <error@@Base+0xabda>
   39f9c:	ldr	r0, [r4, #0]
   39f9e:	bl	1ece4 <__read_chk@plt+0x18280>
   39fa2:	cmp	r0, #1
   39fa4:	bne.w	3a0de <error@@Base+0xabda>
   39fa8:	cmp.w	r8, #0
   39fac:	beq.w	3a0e4 <error@@Base+0xabe0>
   39fb0:	add.w	r9, sp, #60	; 0x3c
   39fb4:	mov	r1, r5
   39fb6:	movs	r3, #64	; 0x40
   39fb8:	ldr	r2, [sp, #168]	; 0xa8
   39fba:	str	r3, [sp, #0]
   39fbc:	mov	r3, r9
   39fbe:	bl	408b8 <error@@Base+0x113b4>
   39fc2:	mov	r5, r0
   39fc4:	cbz	r0, 39ffa <error@@Base+0xaaf6>
   39fc6:	mov.w	r8, #0
   39fca:	mov	r4, r8
   39fcc:	movs	r2, #64	; 0x40
   39fce:	mov	r0, r9
   39fd0:	mov	r1, r2
   39fd2:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   39fd6:	mov	r0, r4
   39fd8:	blx	5c34 <DSA_SIG_free@plt>
   39fdc:	mov	r0, r8
   39fde:	bl	1dd04 <__read_chk@plt+0x172a0>
   39fe2:	ldr	r2, [pc, #276]	; (3a0f8 <error@@Base+0xabf4>)
   39fe4:	ldr	r3, [pc, #268]	; (3a0f4 <error@@Base+0xabf0>)
   39fe6:	add	r2, pc
   39fe8:	ldr	r3, [r2, r3]
   39fea:	ldr	r2, [r3, #0]
   39fec:	ldr	r3, [sp, #124]	; 0x7c
   39fee:	eors	r2, r3
   39ff0:	bne.n	3a0ea <error@@Base+0xabe6>
   39ff2:	mov	r0, r5
   39ff4:	add	sp, #132	; 0x84
   39ff6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39ffa:	ldr	r2, [r4, #12]
   39ffc:	mov	r1, r8
   39ffe:	mov	r0, r9
   3a000:	blx	6804 <DSA_do_sign@plt>
   3a004:	mov	r4, r0
   3a006:	cmp	r0, #0
   3a008:	beq.n	3a0d0 <error@@Base+0xabcc>
   3a00a:	add	r2, sp, #16
   3a00c:	add	r1, sp, #12
   3a00e:	blx	6654 <DSA_SIG_get0@plt>
   3a012:	ldr	r0, [sp, #12]
   3a014:	blx	6690 <BN_num_bits@plt>
   3a018:	movs	r1, #7
   3a01a:	bl	54314 <mkdtemp@@Base+0x2338>
   3a01e:	adds	r1, r0, #7
   3a020:	ands.w	r1, r1, r0, asr #32
   3a024:	it	cc
   3a026:	movcc	r1, r0
   3a028:	ldr	r0, [sp, #16]
   3a02a:	asrs	r5, r1, #3
   3a02c:	blx	6690 <BN_num_bits@plt>
   3a030:	movs	r1, #7
   3a032:	bl	54314 <mkdtemp@@Base+0x2338>
   3a036:	adds	r3, r0, #7
   3a038:	bics.w	r0, r0, r0, asr #32
   3a03c:	it	cs
   3a03e:	movcs	r0, r3
   3a040:	cmp	r0, #167	; 0xa7
   3a042:	it	ls
   3a044:	cmpls	r5, #20
   3a046:	mov.w	r8, r0, asr #3
   3a04a:	itt	hi
   3a04c:	movhi.w	r5, #4294967295	; 0xffffffff
   3a050:	movhi.w	r8, #0
   3a054:	bhi.n	39fcc <error@@Base+0xaac8>
   3a056:	add.w	sl, sp, #20
   3a05a:	movs	r2, #40	; 0x28
   3a05c:	mov	r1, r2
   3a05e:	mov	r0, sl
   3a060:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a064:	rsb	r1, r5, #20
   3a068:	add	r1, sl
   3a06a:	ldr	r0, [sp, #12]
   3a06c:	blx	6450 <BN_bn2bin@plt>
   3a070:	rsb	r1, r8, #40	; 0x28
   3a074:	add	r1, sl
   3a076:	ldr	r0, [sp, #16]
   3a078:	blx	6450 <BN_bn2bin@plt>
   3a07c:	bl	1dbe8 <__read_chk@plt+0x17184>
   3a080:	mov	r8, r0
   3a082:	cbz	r0, 3a0d8 <error@@Base+0xabd4>
   3a084:	ldr	r1, [pc, #116]	; (3a0fc <error@@Base+0xabf8>)
   3a086:	add	r1, pc
   3a088:	bl	246ec <__read_chk@plt+0x1dc88>
   3a08c:	mov	r5, r0
   3a08e:	cmp	r0, #0
   3a090:	bne.n	39fcc <error@@Base+0xaac8>
   3a092:	mov	r1, sl
   3a094:	movs	r2, #40	; 0x28
   3a096:	mov	r0, r8
   3a098:	bl	24668 <__read_chk@plt+0x1dc04>
   3a09c:	mov	r5, r0
   3a09e:	cmp	r0, #0
   3a0a0:	bne.n	39fcc <error@@Base+0xaac8>
   3a0a2:	mov	r0, r8
   3a0a4:	bl	1dff8 <__read_chk@plt+0x17594>
   3a0a8:	mov	sl, r0
   3a0aa:	cbz	r7, 3a0c6 <error@@Base+0xabc2>
   3a0ac:	blx	656c <malloc@plt>
   3a0b0:	mov	fp, r0
   3a0b2:	str	r0, [r7, #0]
   3a0b4:	cbz	r0, 3a0d8 <error@@Base+0xabd4>
   3a0b6:	mov	r0, r8
   3a0b8:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3a0bc:	mov	r2, sl
   3a0be:	mov	r1, r0
   3a0c0:	mov	r0, fp
   3a0c2:	blx	6524 <memcpy@plt+0x4>
   3a0c6:	cmp	r6, #0
   3a0c8:	beq.n	39fcc <error@@Base+0xaac8>
   3a0ca:	str.w	sl, [r6]
   3a0ce:	b.n	39fcc <error@@Base+0xaac8>
   3a0d0:	mov	r8, r0
   3a0d2:	mvn.w	r5, #21
   3a0d6:	b.n	39fcc <error@@Base+0xaac8>
   3a0d8:	mvn.w	r5, #1
   3a0dc:	b.n	39fcc <error@@Base+0xaac8>
   3a0de:	mvn.w	r5, #9
   3a0e2:	b.n	39fe2 <error@@Base+0xaade>
   3a0e4:	mov.w	r5, #4294967295	; 0xffffffff
   3a0e8:	b.n	39fe2 <error@@Base+0xaade>
   3a0ea:	blx	620c <__stack_chk_fail@plt>
   3a0ee:	nop
   3a0f0:	cbnz	r6, 3a0f8 <error@@Base+0xabf4>
   3a0f2:	movs	r5, r0
   3a0f4:	lsls	r4, r3, #25
   3a0f6:	movs	r0, r0
   3a0f8:			; <UNDEFINED> instruction: 0xb89a
   3a0fa:	movs	r5, r0
   3a0fc:	orrs	r6, r2
   3a0fe:	movs	r2, r0
   3a100:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a104:	sub	sp, #100	; 0x64
   3a106:	mov	r7, r2
   3a108:	ldr	r2, [pc, #496]	; (3a2fc <error@@Base+0xadf8>)
   3a10a:	str	r3, [sp, #12]
   3a10c:	mov	r5, r0
   3a10e:	ldr	r3, [pc, #496]	; (3a300 <error@@Base+0xadfc>)
   3a110:	add	r2, pc
   3a112:	movs	r0, #1
   3a114:	movs	r4, #0
   3a116:	mov	r6, r1
   3a118:	ldr	r3, [r2, r3]
   3a11a:	ldr	r3, [r3, #0]
   3a11c:	str	r3, [sp, #92]	; 0x5c
   3a11e:	mov.w	r3, #0
   3a122:	str	r4, [sp, #16]
   3a124:	bl	40710 <error@@Base+0x1120c>
   3a128:	str	r4, [sp, #24]
   3a12a:	cmp	r5, #0
   3a12c:	beq.w	3a2ac <error@@Base+0xada8>
   3a130:	ldr	r3, [r5, #12]
   3a132:	cmp	r3, #0
   3a134:	beq.w	3a2ac <error@@Base+0xada8>
   3a138:	mov	r9, r0
   3a13a:	ldr	r0, [r5, #0]
   3a13c:	bl	1ece4 <__read_chk@plt+0x18280>
   3a140:	cmp	r0, #1
   3a142:	bne.w	3a2ac <error@@Base+0xada8>
   3a146:	clz	r4, r7
   3a14a:	lsrs	r4, r4, #5
   3a14c:	cmp	r6, #0
   3a14e:	it	eq
   3a150:	moveq	r4, #1
   3a152:	cmp	r4, #0
   3a154:	bne.w	3a2ac <error@@Base+0xada8>
   3a158:	cmp.w	r9, #0
   3a15c:	beq.w	3a2b2 <error@@Base+0xadae>
   3a160:	mov	r0, r6
   3a162:	mov	r1, r7
   3a164:	bl	1dc28 <__read_chk@plt+0x171c4>
   3a168:	mov	r6, r0
   3a16a:	cmp	r0, #0
   3a16c:	beq.w	3a2c6 <error@@Base+0xadc2>
   3a170:	add	r1, sp, #24
   3a172:	mov	r2, r4
   3a174:	bl	24064 <__read_chk@plt+0x1d600>
   3a178:	cbz	r0, 3a1de <error@@Base+0xacda>
   3a17a:	movs	r4, #0
   3a17c:	add.w	fp, sp, #28
   3a180:	mvn.w	r7, #3
   3a184:	mov	r8, r4
   3a186:	mov	sl, r4
   3a188:	movs	r2, #64	; 0x40
   3a18a:	mov	r0, fp
   3a18c:	mov	r1, r2
   3a18e:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a192:	mov	r0, sl
   3a194:	blx	5c34 <DSA_SIG_free@plt>
   3a198:	mov	r0, r8
   3a19a:	blx	61b8 <BN_clear_free@plt+0x4>
   3a19e:	mov	r0, r4
   3a1a0:	blx	61b8 <BN_clear_free@plt+0x4>
   3a1a4:	mov	r0, r6
   3a1a6:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a1aa:	ldr	r0, [sp, #24]
   3a1ac:	blx	5904 <free@plt+0x4>
   3a1b0:	ldr	r0, [sp, #16]
   3a1b2:	cbz	r0, 3a1c4 <error@@Base+0xacc0>
   3a1b4:	ldr	r1, [sp, #20]
   3a1b6:	mov.w	r2, #4294967295	; 0xffffffff
   3a1ba:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a1be:	ldr	r0, [sp, #16]
   3a1c0:	blx	5904 <free@plt+0x4>
   3a1c4:	ldr	r2, [pc, #316]	; (3a304 <error@@Base+0xae00>)
   3a1c6:	ldr	r3, [pc, #312]	; (3a300 <error@@Base+0xadfc>)
   3a1c8:	add	r2, pc
   3a1ca:	ldr	r3, [r2, r3]
   3a1cc:	ldr	r2, [r3, #0]
   3a1ce:	ldr	r3, [sp, #92]	; 0x5c
   3a1d0:	eors	r2, r3
   3a1d2:	bne.w	3a2f6 <error@@Base+0xadf2>
   3a1d6:	mov	r0, r7
   3a1d8:	add	sp, #100	; 0x64
   3a1da:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a1de:	add	r2, sp, #20
   3a1e0:	add	r1, sp, #16
   3a1e2:	mov	r0, r6
   3a1e4:	bl	23fe0 <__read_chk@plt+0x1d57c>
   3a1e8:	mov	r4, r0
   3a1ea:	cmp	r0, #0
   3a1ec:	bne.n	3a17a <error@@Base+0xac76>
   3a1ee:	ldr	r0, [pc, #280]	; (3a308 <error@@Base+0xae04>)
   3a1f0:	ldr	r1, [sp, #24]
   3a1f2:	add	r0, pc
   3a1f4:	blx	66f4 <strcmp@plt+0x4>
   3a1f8:	cbz	r0, 3a208 <error@@Base+0xad04>
   3a1fa:	add.w	fp, sp, #28
   3a1fe:	mvn.w	r7, #12
   3a202:	mov	r8, r4
   3a204:	mov	sl, r4
   3a206:	b.n	3a188 <error@@Base+0xac84>
   3a208:	mov	r0, r6
   3a20a:	bl	1dff8 <__read_chk@plt+0x17594>
   3a20e:	cmp	r0, #0
   3a210:	bne.n	3a29c <error@@Base+0xad98>
   3a212:	ldr	r3, [sp, #20]
   3a214:	cmp	r3, #40	; 0x28
   3a216:	bne.n	3a17a <error@@Base+0xac76>
   3a218:	blx	64f0 <DSA_SIG_new@plt>
   3a21c:	mov	sl, r0
   3a21e:	cmp	r0, #0
   3a220:	beq.n	3a2b8 <error@@Base+0xadb4>
   3a222:	blx	6870 <BN_new@plt>
   3a226:	mov	r8, r0
   3a228:	cmp	r0, #0
   3a22a:	beq.n	3a2d6 <error@@Base+0xadd2>
   3a22c:	blx	6870 <BN_new@plt>
   3a230:	mov	r4, r0
   3a232:	cmp	r0, #0
   3a234:	beq.n	3a2e2 <error@@Base+0xadde>
   3a236:	ldr	r0, [sp, #16]
   3a238:	mov	r2, r8
   3a23a:	movs	r1, #20
   3a23c:	blx	57a4 <BN_bin2bn@plt>
   3a240:	cmp	r0, #0
   3a242:	beq.n	3a2cc <error@@Base+0xadc8>
   3a244:	ldr	r0, [sp, #16]
   3a246:	movs	r1, #20
   3a248:	mov	r2, r4
   3a24a:	add	r0, r1
   3a24c:	blx	57a4 <BN_bin2bn@plt>
   3a250:	cmp	r0, #0
   3a252:	beq.n	3a2cc <error@@Base+0xadc8>
   3a254:	mov	r2, r4
   3a256:	mov	r1, r8
   3a258:	mov	r0, sl
   3a25a:	blx	5928 <DSA_SIG_set0@plt>
   3a25e:	cbz	r0, 3a2cc <error@@Base+0xadc8>
   3a260:	add.w	fp, sp, #28
   3a264:	movs	r0, #64	; 0x40
   3a266:	ldr	r1, [sp, #12]
   3a268:	movs	r4, #0
   3a26a:	str	r0, [sp, #0]
   3a26c:	mov	r3, fp
   3a26e:	ldr	r2, [sp, #136]	; 0x88
   3a270:	movs	r0, #1
   3a272:	bl	408b8 <error@@Base+0x113b4>
   3a276:	mov	r8, r4
   3a278:	mov	r7, r0
   3a27a:	cmp	r0, #0
   3a27c:	bne.n	3a188 <error@@Base+0xac84>
   3a27e:	ldr	r3, [r5, #12]
   3a280:	mov	r1, r9
   3a282:	mov	r2, sl
   3a284:	mov	r0, fp
   3a286:	blx	63f0 <DSA_do_verify@plt>
   3a28a:	cbz	r0, 3a2ec <error@@Base+0xade8>
   3a28c:	cmp	r0, #1
   3a28e:	mov.w	r4, #0
   3a292:	mov	r8, r4
   3a294:	it	ne
   3a296:	mvnne.w	r7, #21
   3a29a:	b.n	3a188 <error@@Base+0xac84>
   3a29c:	movs	r4, #0
   3a29e:	add.w	fp, sp, #28
   3a2a2:	mvn.w	r7, #22
   3a2a6:	mov	r8, r4
   3a2a8:	mov	sl, r4
   3a2aa:	b.n	3a188 <error@@Base+0xac84>
   3a2ac:	mvn.w	r7, #9
   3a2b0:	b.n	3a1c4 <error@@Base+0xacc0>
   3a2b2:	mov.w	r7, #4294967295	; 0xffffffff
   3a2b6:	b.n	3a1c4 <error@@Base+0xacc0>
   3a2b8:	add.w	fp, sp, #28
   3a2bc:	mov	r4, r0
   3a2be:	mov	r8, r0
   3a2c0:	mvn.w	r7, #1
   3a2c4:	b.n	3a188 <error@@Base+0xac84>
   3a2c6:	mvn.w	r7, #1
   3a2ca:	b.n	3a1c4 <error@@Base+0xacc0>
   3a2cc:	add.w	fp, sp, #28
   3a2d0:	mvn.w	r7, #21
   3a2d4:	b.n	3a188 <error@@Base+0xac84>
   3a2d6:	add.w	fp, sp, #28
   3a2da:	mov	r4, r0
   3a2dc:	mvn.w	r7, #1
   3a2e0:	b.n	3a188 <error@@Base+0xac84>
   3a2e2:	add.w	fp, sp, #28
   3a2e6:	mvn.w	r7, #1
   3a2ea:	b.n	3a188 <error@@Base+0xac84>
   3a2ec:	mov	r4, r0
   3a2ee:	mvn.w	r7, #20
   3a2f2:	mov	r8, r0
   3a2f4:	b.n	3a188 <error@@Base+0xac84>
   3a2f6:	blx	620c <__stack_chk_fail@plt>
   3a2fa:	nop
   3a2fc:			; <UNDEFINED> instruction: 0xb770
   3a2fe:	movs	r5, r0
   3a300:	lsls	r4, r3, #25
   3a302:	movs	r0, r0
   3a304:			; <UNDEFINED> instruction: 0xb6b8
   3a306:	movs	r5, r0
   3a308:	sbcs	r2, r5
   3a30a:	movs	r2, r0
   3a30c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a310:	mov	r7, r1
   3a312:	ldr	r1, [pc, #364]	; (3a480 <error@@Base+0xaf7c>)
   3a314:	mov	r8, r3
   3a316:	ldr	r3, [pc, #364]	; (3a484 <error@@Base+0xaf80>)
   3a318:	sub	sp, #100	; 0x64
   3a31a:	add	r1, pc
   3a31c:	mov	r4, r0
   3a31e:	mov	r6, r2
   3a320:	ldr	r3, [r1, r3]
   3a322:	ldr	r3, [r3, #0]
   3a324:	str	r3, [sp, #92]	; 0x5c
   3a326:	mov.w	r3, #0
   3a32a:	cbz	r2, 3a330 <error@@Base+0xae2c>
   3a32c:	movs	r3, #0
   3a32e:	str	r3, [r2, #0]
   3a330:	cbz	r7, 3a336 <error@@Base+0xae32>
   3a332:	movs	r3, #0
   3a334:	str	r3, [r7, #0]
   3a336:	cmp	r4, #0
   3a338:	beq.w	3a470 <error@@Base+0xaf6c>
   3a33c:	ldr	r3, [r4, #20]
   3a33e:	cmp	r3, #0
   3a340:	beq.w	3a470 <error@@Base+0xaf6c>
   3a344:	ldr	r0, [r4, #0]
   3a346:	bl	1ece4 <__read_chk@plt+0x18280>
   3a34a:	cmp	r0, #2
   3a34c:	bne.w	3a470 <error@@Base+0xaf6c>
   3a350:	ldr	r0, [r4, #16]
   3a352:	bl	1edf0 <__read_chk@plt+0x1838c>
   3a356:	adds	r3, r0, #1
   3a358:	mov	r5, r0
   3a35a:	beq.w	3a476 <error@@Base+0xaf72>
   3a35e:	bl	40710 <error@@Base+0x1120c>
   3a362:	mov	r9, r0
   3a364:	cmp	r0, #0
   3a366:	beq.w	3a476 <error@@Base+0xaf72>
   3a36a:	add.w	sl, sp, #28
   3a36e:	mov	r0, r5
   3a370:	movs	r2, #64	; 0x40
   3a372:	mov	r1, r8
   3a374:	str	r2, [sp, #0]
   3a376:	mov	r3, sl
   3a378:	ldr	r2, [sp, #136]	; 0x88
   3a37a:	bl	408b8 <error@@Base+0x113b4>
   3a37e:	mov	r5, r0
   3a380:	cbz	r0, 3a3be <error@@Base+0xaeba>
   3a382:	mov.w	r9, #0
   3a386:	mov	fp, r9
   3a388:	mov	r8, r9
   3a38a:	movs	r2, #64	; 0x40
   3a38c:	mov	r0, sl
   3a38e:	mov	r1, r2
   3a390:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a394:	mov	r0, fp
   3a396:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a39a:	mov	r0, r9
   3a39c:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a3a0:	mov	r0, r8
   3a3a2:	blx	623c <ECDSA_SIG_free@plt>
   3a3a6:	ldr	r2, [pc, #224]	; (3a488 <error@@Base+0xaf84>)
   3a3a8:	ldr	r3, [pc, #216]	; (3a484 <error@@Base+0xaf80>)
   3a3aa:	add	r2, pc
   3a3ac:	ldr	r3, [r2, r3]
   3a3ae:	ldr	r2, [r3, #0]
   3a3b0:	ldr	r3, [sp, #92]	; 0x5c
   3a3b2:	eors	r2, r3
   3a3b4:	bne.n	3a47c <error@@Base+0xaf78>
   3a3b6:	mov	r0, r5
   3a3b8:	add	sp, #100	; 0x64
   3a3ba:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a3be:	ldr	r2, [r4, #20]
   3a3c0:	mov	r1, r9
   3a3c2:	mov	r0, sl
   3a3c4:	blx	5d18 <ECDSA_do_sign@plt>
   3a3c8:	mov	r8, r0
   3a3ca:	cmp	r0, #0
   3a3cc:	beq.n	3a45e <error@@Base+0xaf5a>
   3a3ce:	bl	1dbe8 <__read_chk@plt+0x17184>
   3a3d2:	mov	r9, r0
   3a3d4:	cmp	r0, #0
   3a3d6:	beq.n	3a468 <error@@Base+0xaf64>
   3a3d8:	bl	1dbe8 <__read_chk@plt+0x17184>
   3a3dc:	mov	fp, r0
   3a3de:	cmp	r0, #0
   3a3e0:	beq.n	3a458 <error@@Base+0xaf54>
   3a3e2:	add	r2, sp, #24
   3a3e4:	add	r1, sp, #20
   3a3e6:	mov	r0, r8
   3a3e8:	blx	66cc <ECDSA_SIG_get0@plt>
   3a3ec:	ldr	r1, [sp, #20]
   3a3ee:	mov	r0, r9
   3a3f0:	bl	25064 <__read_chk@plt+0x1e600>
   3a3f4:	mov	r5, r0
   3a3f6:	cmp	r0, #0
   3a3f8:	bne.n	3a38a <error@@Base+0xae86>
   3a3fa:	ldr	r1, [sp, #24]
   3a3fc:	mov	r0, r9
   3a3fe:	bl	25064 <__read_chk@plt+0x1e600>
   3a402:	mov	r5, r0
   3a404:	cmp	r0, #0
   3a406:	bne.n	3a38a <error@@Base+0xae86>
   3a408:	mov	r0, r4
   3a40a:	bl	1e964 <__read_chk@plt+0x17f00>
   3a40e:	mov	r1, r0
   3a410:	mov	r0, fp
   3a412:	bl	246ec <__read_chk@plt+0x1dc88>
   3a416:	mov	r5, r0
   3a418:	cmp	r0, #0
   3a41a:	bne.n	3a38a <error@@Base+0xae86>
   3a41c:	mov	r1, r9
   3a41e:	mov	r0, fp
   3a420:	bl	2470c <__read_chk@plt+0x1dca8>
   3a424:	mov	r5, r0
   3a426:	cmp	r0, #0
   3a428:	bne.n	3a38a <error@@Base+0xae86>
   3a42a:	mov	r0, fp
   3a42c:	bl	1dff8 <__read_chk@plt+0x17594>
   3a430:	mov	r4, r0
   3a432:	cbz	r7, 3a450 <error@@Base+0xaf4c>
   3a434:	blx	656c <malloc@plt>
   3a438:	str	r0, [r7, #0]
   3a43a:	str	r0, [sp, #12]
   3a43c:	cbz	r0, 3a458 <error@@Base+0xaf54>
   3a43e:	mov	r0, fp
   3a440:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3a444:	ldr	r3, [sp, #12]
   3a446:	mov	r2, r4
   3a448:	mov	r1, r0
   3a44a:	mov	r0, r3
   3a44c:	blx	6524 <memcpy@plt+0x4>
   3a450:	cmp	r6, #0
   3a452:	beq.n	3a38a <error@@Base+0xae86>
   3a454:	str	r4, [r6, #0]
   3a456:	b.n	3a38a <error@@Base+0xae86>
   3a458:	mvn.w	r5, #1
   3a45c:	b.n	3a38a <error@@Base+0xae86>
   3a45e:	mov	r9, r0
   3a460:	mov	fp, r0
   3a462:	mvn.w	r5, #21
   3a466:	b.n	3a38a <error@@Base+0xae86>
   3a468:	mov	fp, r0
   3a46a:	mvn.w	r5, #1
   3a46e:	b.n	3a38a <error@@Base+0xae86>
   3a470:	mvn.w	r5, #9
   3a474:	b.n	3a3a6 <error@@Base+0xaea2>
   3a476:	mov.w	r5, #4294967295	; 0xffffffff
   3a47a:	b.n	3a3a6 <error@@Base+0xaea2>
   3a47c:	blx	620c <__stack_chk_fail@plt>
   3a480:	push	{r1, r2, r5, r6, lr}
   3a482:	movs	r5, r0
   3a484:	lsls	r4, r3, #25
   3a486:	movs	r0, r0
   3a488:	push	{r1, r2, r4, r6, r7}
   3a48a:	movs	r5, r0
   3a48c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a490:	mov	r7, r2
   3a492:	ldr	r2, [pc, #440]	; (3a64c <error@@Base+0xb148>)
   3a494:	mov	r8, r3
   3a496:	ldr	r3, [pc, #440]	; (3a650 <error@@Base+0xb14c>)
   3a498:	sub	sp, #100	; 0x64
   3a49a:	add	r2, pc
   3a49c:	mov	r4, r0
   3a49e:	movs	r0, #0
   3a4a0:	ldr	r3, [r2, r3]
   3a4a2:	ldr	r3, [r3, #0]
   3a4a4:	str	r3, [sp, #92]	; 0x5c
   3a4a6:	mov.w	r3, #0
   3a4aa:	strd	r0, r0, [sp, #12]
   3a4ae:	strd	r0, r0, [sp, #20]
   3a4b2:	cmp	r4, #0
   3a4b4:	beq.w	3a61a <error@@Base+0xb116>
   3a4b8:	ldr	r3, [r4, #20]
   3a4ba:	cmp	r3, #0
   3a4bc:	beq.w	3a61a <error@@Base+0xb116>
   3a4c0:	ldr	r0, [r4, #0]
   3a4c2:	mov	r6, r1
   3a4c4:	bl	1ece4 <__read_chk@plt+0x18280>
   3a4c8:	cmp	r0, #2
   3a4ca:	bne.w	3a61a <error@@Base+0xb116>
   3a4ce:	clz	r0, r7
   3a4d2:	lsrs	r0, r0, #5
   3a4d4:	cmp	r6, #0
   3a4d6:	ite	ne
   3a4d8:	movne	r5, r0
   3a4da:	moveq	r5, #1
   3a4dc:	cmp	r5, #0
   3a4de:	bne.w	3a61a <error@@Base+0xb116>
   3a4e2:	ldr	r0, [r4, #16]
   3a4e4:	bl	1edf0 <__read_chk@plt+0x1838c>
   3a4e8:	cmp.w	r0, #4294967295	; 0xffffffff
   3a4ec:	mov	r9, r0
   3a4ee:	beq.w	3a620 <error@@Base+0xb11c>
   3a4f2:	bl	40710 <error@@Base+0x1120c>
   3a4f6:	mov	sl, r0
   3a4f8:	cmp	r0, #0
   3a4fa:	beq.w	3a620 <error@@Base+0xb11c>
   3a4fe:	mov	r0, r6
   3a500:	mov	r1, r7
   3a502:	bl	1dc28 <__read_chk@plt+0x171c4>
   3a506:	mov	r6, r0
   3a508:	cmp	r0, #0
   3a50a:	beq.w	3a626 <error@@Base+0xb122>
   3a50e:	add	r1, sp, #24
   3a510:	mov	r2, r5
   3a512:	bl	24064 <__read_chk@plt+0x1d600>
   3a516:	cbz	r0, 3a568 <error@@Base+0xb064>
   3a518:	add.w	fp, sp, #28
   3a51c:	mvn.w	r5, #3
   3a520:	movs	r7, #0
   3a522:	movs	r2, #64	; 0x40
   3a524:	mov	r0, fp
   3a526:	mov	r1, r2
   3a528:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a52c:	ldr	r0, [sp, #20]
   3a52e:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a532:	mov	r0, r6
   3a534:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a538:	mov	r0, r7
   3a53a:	blx	623c <ECDSA_SIG_free@plt>
   3a53e:	ldr	r0, [sp, #12]
   3a540:	blx	61b8 <BN_clear_free@plt+0x4>
   3a544:	ldr	r0, [sp, #16]
   3a546:	blx	61b8 <BN_clear_free@plt+0x4>
   3a54a:	ldr	r0, [sp, #24]
   3a54c:	blx	5904 <free@plt+0x4>
   3a550:	ldr	r2, [pc, #256]	; (3a654 <error@@Base+0xb150>)
   3a552:	ldr	r3, [pc, #252]	; (3a650 <error@@Base+0xb14c>)
   3a554:	add	r2, pc
   3a556:	ldr	r3, [r2, r3]
   3a558:	ldr	r2, [r3, #0]
   3a55a:	ldr	r3, [sp, #92]	; 0x5c
   3a55c:	eors	r2, r3
   3a55e:	bne.n	3a640 <error@@Base+0xb13c>
   3a560:	mov	r0, r5
   3a562:	add	sp, #100	; 0x64
   3a564:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a568:	add	r1, sp, #20
   3a56a:	mov	r0, r6
   3a56c:	bl	24738 <__read_chk@plt+0x1dcd4>
   3a570:	cmp	r0, #0
   3a572:	bne.n	3a518 <error@@Base+0xb014>
   3a574:	mov	r0, r4
   3a576:	bl	1e964 <__read_chk@plt+0x17f00>
   3a57a:	ldr	r1, [sp, #24]
   3a57c:	blx	66f4 <strcmp@plt+0x4>
   3a580:	cbz	r0, 3a58e <error@@Base+0xb08a>
   3a582:	add.w	fp, sp, #28
   3a586:	mvn.w	r5, #12
   3a58a:	movs	r7, #0
   3a58c:	b.n	3a522 <error@@Base+0xb01e>
   3a58e:	mov	r0, r6
   3a590:	bl	1dff8 <__read_chk@plt+0x17594>
   3a594:	cmp	r0, #0
   3a596:	bne.n	3a60e <error@@Base+0xb10a>
   3a598:	ldr	r0, [sp, #20]
   3a59a:	add	r1, sp, #12
   3a59c:	bl	24ebc <__read_chk@plt+0x1e458>
   3a5a0:	cmp	r0, #0
   3a5a2:	bne.n	3a518 <error@@Base+0xb014>
   3a5a4:	ldr	r0, [sp, #20]
   3a5a6:	add	r1, sp, #16
   3a5a8:	bl	24ebc <__read_chk@plt+0x1e458>
   3a5ac:	mov	r5, r0
   3a5ae:	cmp	r0, #0
   3a5b0:	bne.n	3a518 <error@@Base+0xb014>
   3a5b2:	blx	604c <ECDSA_SIG_new@plt>
   3a5b6:	mov	r7, r0
   3a5b8:	cmp	r0, #0
   3a5ba:	beq.n	3a636 <error@@Base+0xb132>
   3a5bc:	ldrd	r1, r2, [sp, #12]
   3a5c0:	blx	5a4c <ECDSA_SIG_set0@plt>
   3a5c4:	cbz	r0, 3a62c <error@@Base+0xb128>
   3a5c6:	ldr	r0, [sp, #20]
   3a5c8:	add.w	fp, sp, #28
   3a5cc:	strd	r5, r5, [sp, #12]
   3a5d0:	bl	1dff8 <__read_chk@plt+0x17594>
   3a5d4:	mvn.w	r5, #22
   3a5d8:	cmp	r0, #0
   3a5da:	bne.n	3a522 <error@@Base+0xb01e>
   3a5dc:	add.w	fp, sp, #28
   3a5e0:	movs	r2, #64	; 0x40
   3a5e2:	mov	r1, r8
   3a5e4:	str	r2, [sp, #0]
   3a5e6:	mov	r0, r9
   3a5e8:	ldr	r2, [sp, #136]	; 0x88
   3a5ea:	mov	r3, fp
   3a5ec:	bl	408b8 <error@@Base+0x113b4>
   3a5f0:	mov	r5, r0
   3a5f2:	cmp	r0, #0
   3a5f4:	bne.n	3a522 <error@@Base+0xb01e>
   3a5f6:	ldr	r3, [r4, #20]
   3a5f8:	mov	r1, sl
   3a5fa:	mov	r2, r7
   3a5fc:	mov	r0, fp
   3a5fe:	blx	66c0 <ECDSA_do_verify@plt>
   3a602:	cbz	r0, 3a644 <error@@Base+0xb140>
   3a604:	cmp	r0, #1
   3a606:	it	ne
   3a608:	mvnne.w	r5, #21
   3a60c:	b.n	3a522 <error@@Base+0xb01e>
   3a60e:	add.w	fp, sp, #28
   3a612:	mvn.w	r5, #22
   3a616:	movs	r7, #0
   3a618:	b.n	3a522 <error@@Base+0xb01e>
   3a61a:	mvn.w	r5, #9
   3a61e:	b.n	3a550 <error@@Base+0xb04c>
   3a620:	mov.w	r5, #4294967295	; 0xffffffff
   3a624:	b.n	3a550 <error@@Base+0xb04c>
   3a626:	mvn.w	r5, #1
   3a62a:	b.n	3a550 <error@@Base+0xb04c>
   3a62c:	add.w	fp, sp, #28
   3a630:	mvn.w	r5, #21
   3a634:	b.n	3a522 <error@@Base+0xb01e>
   3a636:	add.w	fp, sp, #28
   3a63a:	mvn.w	r5, #1
   3a63e:	b.n	3a522 <error@@Base+0xb01e>
   3a640:	blx	620c <__stack_chk_fail@plt>
   3a644:	mvn.w	r5, #20
   3a648:	b.n	3a522 <error@@Base+0xb01e>
   3a64a:	nop
   3a64c:	cbz	r6, 3a6c8 <error@@Base+0xb1c4>
   3a64e:	movs	r5, r0
   3a650:	lsls	r4, r3, #25
   3a652:	movs	r0, r0
   3a654:	cbz	r4, 3a6a2 <error@@Base+0xb19e>
   3a656:	movs	r5, r0
   3a658:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a65c:	mov	r7, r2
   3a65e:	vpush	{d8}
   3a662:	mov	sl, r3
   3a664:	ldr	r2, [pc, #760]	; (3a960 <error@@Base+0xb45c>)
   3a666:	mov	r4, r0
   3a668:	ldr	r3, [pc, #760]	; (3a964 <error@@Base+0xb460>)
   3a66a:	mov	r5, r1
   3a66c:	add	r2, pc
   3a66e:	sub	sp, #156	; 0x9c
   3a670:	ldr	r6, [sp, #208]	; 0xd0
   3a672:	str	r6, [sp, #16]
   3a674:	ldr	r3, [r2, r3]
   3a676:	ldr	r3, [r3, #0]
   3a678:	str	r3, [sp, #148]	; 0x94
   3a67a:	mov.w	r3, #0
   3a67e:	movs	r3, #0
   3a680:	strd	r3, r3, [sp, #32]
   3a684:	strd	r3, r3, [sp, #44]	; 0x2c
   3a688:	cbz	r6, 3a68c <error@@Base+0xb188>
   3a68a:	str	r3, [r6, #0]
   3a68c:	cmp	r4, #0
   3a68e:	beq.w	3a900 <error@@Base+0xb3fc>
   3a692:	ldr	r3, [r4, #20]
   3a694:	cmp	r3, #0
   3a696:	beq.w	3a900 <error@@Base+0xb3fc>
   3a69a:	ldr	r0, [r4, #0]
   3a69c:	bl	1ece4 <__read_chk@plt+0x18280>
   3a6a0:	cmp	r0, #10
   3a6a2:	bne.w	3a900 <error@@Base+0xb3fc>
   3a6a6:	clz	r3, r7
   3a6aa:	lsrs	r3, r3, #5
   3a6ac:	cmp	r5, #0
   3a6ae:	ite	ne
   3a6b0:	movne	r6, r3
   3a6b2:	moveq	r6, #1
   3a6b4:	cmp	r6, #0
   3a6b6:	bne.w	3a900 <error@@Base+0xb3fc>
   3a6ba:	ldr	r2, [r4, #16]
   3a6bc:	movw	r3, #415	; 0x19f
   3a6c0:	cmp	r2, r3
   3a6c2:	bne.w	3a906 <error@@Base+0xb402>
   3a6c6:	mov	r0, r5
   3a6c8:	mov	r1, r7
   3a6ca:	bl	1dc28 <__read_chk@plt+0x171c4>
   3a6ce:	mov	r5, r0
   3a6d0:	cmp	r0, #0
   3a6d2:	beq.w	3a916 <error@@Base+0xb412>
   3a6d6:	add	r1, sp, #48	; 0x30
   3a6d8:	mov	r2, r6
   3a6da:	bl	24064 <__read_chk@plt+0x1d600>
   3a6de:	cmp	r0, #0
   3a6e0:	beq.n	3a784 <error@@Base+0xb280>
   3a6e2:	add.w	r7, sp, #31
   3a6e6:	add.w	r8, sp, #40	; 0x28
   3a6ea:	movs	r6, #0
   3a6ec:	mvn.w	fp, #3
   3a6f0:	mov	r9, r6
   3a6f2:	str	r6, [sp, #12]
   3a6f4:	add	r3, sp, #52	; 0x34
   3a6f6:	add.w	sl, sp, #116	; 0x74
   3a6fa:	vmov	s16, r3
   3a6fe:	add	r3, sp, #84	; 0x54
   3a700:	str	r3, [sp, #8]
   3a702:	movs	r2, #1
   3a704:	mov	r0, r7
   3a706:	mov	r1, r2
   3a708:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a70c:	movs	r2, #4
   3a70e:	mov	r1, r2
   3a710:	mov	r0, r8
   3a712:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a716:	movs	r2, #32
   3a718:	mov	r1, r2
   3a71a:	vmov	r0, s16
   3a71e:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a722:	movs	r2, #32
   3a724:	mov	r1, r2
   3a726:	mov	r0, sl
   3a728:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a72c:	movs	r2, #32
   3a72e:	mov	r1, r2
   3a730:	ldr	r0, [sp, #8]
   3a732:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3a736:	mov	r0, r6
   3a738:	bl	23bc4 <__read_chk@plt+0x1d160>
   3a73c:	mov	r0, r9
   3a73e:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a742:	ldr	r0, [sp, #44]	; 0x2c
   3a744:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a748:	mov	r0, r5
   3a74a:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a74e:	ldr	r0, [sp, #12]
   3a750:	blx	623c <ECDSA_SIG_free@plt>
   3a754:	ldr	r0, [sp, #32]
   3a756:	blx	61b8 <BN_clear_free@plt+0x4>
   3a75a:	ldr	r0, [sp, #36]	; 0x24
   3a75c:	blx	61b8 <BN_clear_free@plt+0x4>
   3a760:	ldr	r0, [sp, #48]	; 0x30
   3a762:	blx	5904 <free@plt+0x4>
   3a766:	ldr	r2, [pc, #512]	; (3a968 <error@@Base+0xb464>)
   3a768:	ldr	r3, [pc, #504]	; (3a964 <error@@Base+0xb460>)
   3a76a:	add	r2, pc
   3a76c:	ldr	r3, [r2, r3]
   3a76e:	ldr	r2, [r3, #0]
   3a770:	ldr	r3, [sp, #148]	; 0x94
   3a772:	eors	r2, r3
   3a774:	bne.w	3a932 <error@@Base+0xb42e>
   3a778:	mov	r0, fp
   3a77a:	add	sp, #156	; 0x9c
   3a77c:	vpop	{d8}
   3a780:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a784:	add	r1, sp, #44	; 0x2c
   3a786:	mov	r0, r5
   3a788:	bl	24738 <__read_chk@plt+0x1dcd4>
   3a78c:	cmp	r0, #0
   3a78e:	bne.n	3a6e2 <error@@Base+0xb1de>
   3a790:	add.w	r7, sp, #31
   3a794:	mov	r0, r5
   3a796:	mov	r1, r7
   3a798:	bl	23d54 <__read_chk@plt+0x1d2f0>
   3a79c:	cmp	r0, #0
   3a79e:	bne.n	3a6e6 <error@@Base+0xb1e2>
   3a7a0:	add.w	r8, sp, #40	; 0x28
   3a7a4:	mov	r0, r5
   3a7a6:	mov	r1, r8
   3a7a8:	bl	23d00 <__read_chk@plt+0x1d29c>
   3a7ac:	cmp	r0, #0
   3a7ae:	bne.n	3a6ea <error@@Base+0xb1e6>
   3a7b0:	mov	r0, r4
   3a7b2:	bl	1e964 <__read_chk@plt+0x17f00>
   3a7b6:	ldr	r1, [sp, #48]	; 0x30
   3a7b8:	blx	66f4 <strcmp@plt+0x4>
   3a7bc:	mov	r6, r0
   3a7be:	cbz	r0, 3a7cc <error@@Base+0xb2c8>
   3a7c0:	movs	r6, #0
   3a7c2:	mvn.w	fp, #12
   3a7c6:	mov	r9, r6
   3a7c8:	str	r6, [sp, #12]
   3a7ca:	b.n	3a6f4 <error@@Base+0xb1f0>
   3a7cc:	mov	r0, r5
   3a7ce:	bl	1dff8 <__read_chk@plt+0x17594>
   3a7d2:	cmp	r0, #0
   3a7d4:	bne.w	3a90c <error@@Base+0xb408>
   3a7d8:	ldr	r0, [sp, #44]	; 0x2c
   3a7da:	add	r1, sp, #32
   3a7dc:	bl	24ebc <__read_chk@plt+0x1e458>
   3a7e0:	cmp	r0, #0
   3a7e2:	bne.n	3a6ea <error@@Base+0xb1e6>
   3a7e4:	ldr	r0, [sp, #44]	; 0x2c
   3a7e6:	add	r1, sp, #36	; 0x24
   3a7e8:	bl	24ebc <__read_chk@plt+0x1e458>
   3a7ec:	mov	r6, r0
   3a7ee:	cmp	r0, #0
   3a7f0:	bne.w	3a6ea <error@@Base+0xb1e6>
   3a7f4:	blx	604c <ECDSA_SIG_new@plt>
   3a7f8:	str	r0, [sp, #12]
   3a7fa:	cmp	r0, #0
   3a7fc:	beq.w	3a91c <error@@Base+0xb418>
   3a800:	ldrd	r1, r2, [sp, #32]
   3a804:	blx	5a4c <ECDSA_SIG_set0@plt>
   3a808:	cmp	r0, #0
   3a80a:	beq.w	3a928 <error@@Base+0xb424>
   3a80e:	ldr	r0, [sp, #44]	; 0x2c
   3a810:	mvn.w	fp, #22
   3a814:	strd	r6, r6, [sp, #32]
   3a818:	bl	1dff8 <__read_chk@plt+0x17594>
   3a81c:	mov	r9, r6
   3a81e:	str	r0, [sp, #8]
   3a820:	cmp	r0, #0
   3a822:	bne.w	3a6f4 <error@@Base+0xb1f0>
   3a826:	bl	1dbe8 <__read_chk@plt+0x17184>
   3a82a:	mov	r9, r0
   3a82c:	cmp	r0, #0
   3a82e:	beq.n	3a920 <error@@Base+0xb41c>
   3a830:	add	r0, sp, #52	; 0x34
   3a832:	ldr	r2, [sp, #200]	; 0xc8
   3a834:	mov	r1, sl
   3a836:	movs	r6, #32
   3a838:	mov	r3, r0
   3a83a:	vmov	s16, r0
   3a83e:	str	r6, [sp, #0]
   3a840:	movs	r0, #2
   3a842:	bl	408b8 <error@@Base+0x113b4>
   3a846:	mov	fp, r0
   3a848:	cmp	r0, #0
   3a84a:	bne.n	3a93e <error@@Base+0xb43a>
   3a84c:	ldr	r1, [r4, #52]	; 0x34
   3a84e:	add	r0, sp, #84	; 0x54
   3a850:	str	r0, [sp, #8]
   3a852:	mov	r0, r1
   3a854:	str	r1, [sp, #20]
   3a856:	blx	6578 <strlen@plt>
   3a85a:	str	r6, [sp, #0]
   3a85c:	ldr	r6, [sp, #8]
   3a85e:	ldr	r1, [sp, #20]
   3a860:	mov	r3, r6
   3a862:	mov	r2, r0
   3a864:	movs	r0, #2
   3a866:	bl	408b8 <error@@Base+0x113b4>
   3a86a:	mov	fp, r0
   3a86c:	cmp	r0, #0
   3a86e:	bne.n	3a936 <error@@Base+0xb432>
   3a870:	movs	r2, #32
   3a872:	mov	r1, r6
   3a874:	mov	r0, r9
   3a876:	bl	2419c <__read_chk@plt+0x1d738>
   3a87a:	mov	fp, r0
   3a87c:	cmp	r0, #0
   3a87e:	bne.n	3a936 <error@@Base+0xb432>
   3a880:	ldrb.w	r1, [sp, #31]
   3a884:	mov	r0, r9
   3a886:	bl	2443c <__read_chk@plt+0x1d9d8>
   3a88a:	mov	fp, r0
   3a88c:	cmp	r0, #0
   3a88e:	bne.n	3a936 <error@@Base+0xb432>
   3a890:	ldr	r1, [sp, #40]	; 0x28
   3a892:	mov	r0, r9
   3a894:	bl	24384 <__read_chk@plt+0x1d920>
   3a898:	mov	fp, r0
   3a89a:	cmp	r0, #0
   3a89c:	bne.n	3a936 <error@@Base+0xb432>
   3a89e:	vmov	r1, s16
   3a8a2:	movs	r2, #32
   3a8a4:	mov	r0, r9
   3a8a6:	bl	2419c <__read_chk@plt+0x1d738>
   3a8aa:	mov	fp, r0
   3a8ac:	cmp	r0, #0
   3a8ae:	bne.n	3a936 <error@@Base+0xb432>
   3a8b0:	add.w	sl, sp, #116	; 0x74
   3a8b4:	movs	r3, #32
   3a8b6:	mov	r1, r9
   3a8b8:	movs	r0, #2
   3a8ba:	mov	r2, sl
   3a8bc:	bl	40944 <error@@Base+0x11440>
   3a8c0:	mov	fp, r0
   3a8c2:	cmp	r0, #0
   3a8c4:	bne.n	3a95c <error@@Base+0xb458>
   3a8c6:	movs	r1, #8
   3a8c8:	movs	r0, #1
   3a8ca:	blx	6460 <calloc@plt+0x4>
   3a8ce:	mov	r6, r0
   3a8d0:	cmp	r0, #0
   3a8d2:	beq.n	3a956 <error@@Base+0xb452>
   3a8d4:	ldr	r0, [sp, #40]	; 0x28
   3a8d6:	movs	r1, #32
   3a8d8:	ldrb.w	ip, [sp, #31]
   3a8dc:	ldr	r2, [sp, #12]
   3a8de:	str	r0, [r6, #0]
   3a8e0:	mov	r0, sl
   3a8e2:	ldr	r3, [r4, #20]
   3a8e4:	strb.w	ip, [r6, #4]
   3a8e8:	blx	66c0 <ECDSA_do_verify@plt>
   3a8ec:	cbz	r0, 3a950 <error@@Base+0xb44c>
   3a8ee:	cmp	r0, #1
   3a8f0:	bne.n	3a94a <error@@Base+0xb446>
   3a8f2:	ldr	r3, [sp, #16]
   3a8f4:	cmp	r3, #0
   3a8f6:	beq.w	3a702 <error@@Base+0xb1fe>
   3a8fa:	str	r6, [r3, #0]
   3a8fc:	mov	r6, fp
   3a8fe:	b.n	3a702 <error@@Base+0xb1fe>
   3a900:	mvn.w	fp, #9
   3a904:	b.n	3a766 <error@@Base+0xb262>
   3a906:	mov.w	fp, #4294967295	; 0xffffffff
   3a90a:	b.n	3a766 <error@@Base+0xb262>
   3a90c:	mvn.w	fp, #22
   3a910:	mov	r9, r6
   3a912:	str	r6, [sp, #12]
   3a914:	b.n	3a6f4 <error@@Base+0xb1f0>
   3a916:	mvn.w	fp, #1
   3a91a:	b.n	3a766 <error@@Base+0xb262>
   3a91c:	ldr.w	r9, [sp, #12]
   3a920:	mov	r6, r9
   3a922:	mvn.w	fp, #1
   3a926:	b.n	3a6f4 <error@@Base+0xb1f0>
   3a928:	mov	r6, r0
   3a92a:	mvn.w	fp, #21
   3a92e:	mov	r9, r0
   3a930:	b.n	3a6f4 <error@@Base+0xb1f0>
   3a932:	blx	620c <__stack_chk_fail@plt>
   3a936:	add.w	sl, sp, #116	; 0x74
   3a93a:	movs	r6, #0
   3a93c:	b.n	3a702 <error@@Base+0xb1fe>
   3a93e:	ldr	r6, [sp, #8]
   3a940:	add	r3, sp, #84	; 0x54
   3a942:	add.w	sl, sp, #116	; 0x74
   3a946:	str	r3, [sp, #8]
   3a948:	b.n	3a702 <error@@Base+0xb1fe>
   3a94a:	mvn.w	fp, #21
   3a94e:	b.n	3a702 <error@@Base+0xb1fe>
   3a950:	mvn.w	fp, #20
   3a954:	b.n	3a702 <error@@Base+0xb1fe>
   3a956:	mvn.w	fp, #1
   3a95a:	b.n	3a702 <error@@Base+0xb1fe>
   3a95c:	movs	r6, #0
   3a95e:	b.n	3a702 <error@@Base+0xb1fe>
   3a960:	sxth	r4, r2
   3a962:	movs	r5, r0
   3a964:	lsls	r4, r3, #25
   3a966:	movs	r0, r0
   3a968:	cbz	r6, 3a970 <error@@Base+0xb46c>
   3a96a:	movs	r5, r0
   3a96c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a970:	mov	r9, r2
   3a972:	ldr	r2, [pc, #600]	; (3abcc <error@@Base+0xb6c8>)
   3a974:	sub	sp, #140	; 0x8c
   3a976:	mov	r6, r3
   3a978:	ldr	r3, [pc, #596]	; (3abd0 <error@@Base+0xb6cc>)
   3a97a:	add	r2, pc
   3a97c:	ldr	r7, [sp, #184]	; 0xb8
   3a97e:	mov	r5, r1
   3a980:	movs	r1, #0
   3a982:	ldr	r3, [r2, r3]
   3a984:	mov	r4, r0
   3a986:	movs	r2, #0
   3a988:	ldr	r3, [r3, #0]
   3a98a:	str	r3, [sp, #132]	; 0x84
   3a98c:	mov.w	r3, #0
   3a990:	movs	r3, #0
   3a992:	str	r1, [sp, #40]	; 0x28
   3a994:	strd	r2, r3, [sp, #56]	; 0x38
   3a998:	cbz	r7, 3a99c <error@@Base+0xb498>
   3a99a:	str	r1, [r7, #0]
   3a99c:	cmp	r4, #0
   3a99e:	beq.n	3aa5a <error@@Base+0xb556>
   3a9a0:	ldr	r0, [r4, #0]
   3a9a2:	bl	1ece4 <__read_chk@plt+0x18280>
   3a9a6:	cmp	r0, #12
   3a9a8:	bne.n	3aa5a <error@@Base+0xb556>
   3a9aa:	ldr	r3, [r4, #28]
   3a9ac:	cmp	r3, #0
   3a9ae:	beq.n	3aa5a <error@@Base+0xb556>
   3a9b0:	clz	r0, r9
   3a9b4:	lsrs	r0, r0, #5
   3a9b6:	cmp	r5, #0
   3a9b8:	ite	ne
   3a9ba:	movne	r8, r0
   3a9bc:	moveq.w	r8, #1
   3a9c0:	cmp.w	r8, #0
   3a9c4:	bne.n	3aa5a <error@@Base+0xb556>
   3a9c6:	mov	r0, r5
   3a9c8:	mov	r1, r9
   3a9ca:	bl	1dc28 <__read_chk@plt+0x171c4>
   3a9ce:	mov	r5, r0
   3a9d0:	cmp	r0, #0
   3a9d2:	beq.w	3ab8c <error@@Base+0xb688>
   3a9d6:	add	r1, sp, #40	; 0x28
   3a9d8:	mov	r2, r8
   3a9da:	bl	24064 <__read_chk@plt+0x1d600>
   3a9de:	cbz	r0, 3aa1a <error@@Base+0xb516>
   3a9e0:	movs	r6, #0
   3a9e2:	mvn.w	r4, #3
   3a9e6:	mov	r8, r6
   3a9e8:	mov	r0, r6
   3a9ea:	bl	23bc4 <__read_chk@plt+0x1d160>
   3a9ee:	mov	r0, r5
   3a9f0:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a9f4:	mov	r0, r8
   3a9f6:	bl	1dd04 <__read_chk@plt+0x172a0>
   3a9fa:	ldr	r0, [sp, #40]	; 0x28
   3a9fc:	blx	5904 <free@plt+0x4>
   3aa00:	ldr	r2, [pc, #464]	; (3abd4 <error@@Base+0xb6d0>)
   3aa02:	ldr	r3, [pc, #460]	; (3abd0 <error@@Base+0xb6cc>)
   3aa04:	add	r2, pc
   3aa06:	ldr	r3, [r2, r3]
   3aa08:	ldr	r2, [r3, #0]
   3aa0a:	ldr	r3, [sp, #132]	; 0x84
   3aa0c:	eors	r2, r3
   3aa0e:	bne.w	3aba2 <error@@Base+0xb69e>
   3aa12:	mov	r0, r4
   3aa14:	add	sp, #140	; 0x8c
   3aa16:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3aa1a:	add	r2, sp, #52	; 0x34
   3aa1c:	add	r1, sp, #44	; 0x2c
   3aa1e:	mov	r0, r5
   3aa20:	bl	23f68 <__read_chk@plt+0x1d504>
   3aa24:	cmp	r0, #0
   3aa26:	bne.n	3a9e0 <error@@Base+0xb4dc>
   3aa28:	add.w	r1, sp, #39	; 0x27
   3aa2c:	mov	r0, r5
   3aa2e:	bl	23d54 <__read_chk@plt+0x1d2f0>
   3aa32:	cmp	r0, #0
   3aa34:	bne.n	3a9e0 <error@@Base+0xb4dc>
   3aa36:	add	r1, sp, #48	; 0x30
   3aa38:	mov	r0, r5
   3aa3a:	bl	23d00 <__read_chk@plt+0x1d29c>
   3aa3e:	cmp	r0, #0
   3aa40:	bne.n	3a9e0 <error@@Base+0xb4dc>
   3aa42:	mov	r0, r4
   3aa44:	bl	1e964 <__read_chk@plt+0x17f00>
   3aa48:	ldr	r1, [sp, #40]	; 0x28
   3aa4a:	blx	66f4 <strcmp@plt+0x4>
   3aa4e:	cbz	r0, 3aa60 <error@@Base+0xb55c>
   3aa50:	movs	r6, #0
   3aa52:	mvn.w	r4, #12
   3aa56:	mov	r8, r6
   3aa58:	b.n	3a9e8 <error@@Base+0xb4e4>
   3aa5a:	mvn.w	r4, #9
   3aa5e:	b.n	3aa00 <error@@Base+0xb4fc>
   3aa60:	mov	r0, r5
   3aa62:	bl	1dff8 <__read_chk@plt+0x17594>
   3aa66:	cmp	r0, #0
   3aa68:	bne.w	3ab82 <error@@Base+0xb67e>
   3aa6c:	ldr	r3, [sp, #52]	; 0x34
   3aa6e:	cmp	r3, #64	; 0x40
   3aa70:	bhi.n	3a9e0 <error@@Base+0xb4dc>
   3aa72:	ldr	r1, [r4, #52]	; 0x34
   3aa74:	add.w	sl, sp, #68	; 0x44
   3aa78:	mov.w	r9, #32
   3aa7c:	mov	r0, r1
   3aa7e:	str	r1, [sp, #16]
   3aa80:	blx	6578 <strlen@plt>
   3aa84:	ldr	r1, [sp, #16]
   3aa86:	mov	r3, sl
   3aa88:	str.w	r9, [sp]
   3aa8c:	mov	r2, r0
   3aa8e:	movs	r0, #2
   3aa90:	bl	408b8 <error@@Base+0x113b4>
   3aa94:	cmp	r0, #0
   3aa96:	bne.n	3ab92 <error@@Base+0xb68e>
   3aa98:	add.w	fp, sp, #100	; 0x64
   3aa9c:	ldr	r2, [sp, #176]	; 0xb0
   3aa9e:	mov	r1, r6
   3aaa0:	movs	r0, #2
   3aaa2:	mov	r3, fp
   3aaa4:	str.w	r9, [sp]
   3aaa8:	bl	408b8 <error@@Base+0x113b4>
   3aaac:	cmp	r0, #0
   3aaae:	bne.n	3ab92 <error@@Base+0xb68e>
   3aab0:	movs	r1, #8
   3aab2:	movs	r0, #1
   3aab4:	blx	6460 <calloc@plt+0x4>
   3aab8:	mov	r6, r0
   3aaba:	cmp	r0, #0
   3aabc:	beq.n	3abb0 <error@@Base+0xb6ac>
   3aabe:	ldr	r2, [sp, #48]	; 0x30
   3aac0:	ldrb.w	r3, [sp, #39]	; 0x27
   3aac4:	str	r2, [r0, #0]
   3aac6:	strb	r3, [r0, #4]
   3aac8:	bl	1dbe8 <__read_chk@plt+0x17184>
   3aacc:	mov	r8, r0
   3aace:	cmp	r0, #0
   3aad0:	beq.n	3ab9c <error@@Base+0xb698>
   3aad2:	ldr	r2, [sp, #52]	; 0x34
   3aad4:	ldr	r1, [sp, #44]	; 0x2c
   3aad6:	bl	2419c <__read_chk@plt+0x1d738>
   3aada:	cmp	r0, #0
   3aadc:	bne.n	3ab9c <error@@Base+0xb698>
   3aade:	mov	r2, r9
   3aae0:	mov	r1, sl
   3aae2:	mov	r0, r8
   3aae4:	bl	2419c <__read_chk@plt+0x1d738>
   3aae8:	cmp	r0, #0
   3aaea:	bne.n	3ab9c <error@@Base+0xb698>
   3aaec:	ldrb.w	r1, [sp, #39]	; 0x27
   3aaf0:	mov	r0, r8
   3aaf2:	bl	2443c <__read_chk@plt+0x1d9d8>
   3aaf6:	cmp	r0, #0
   3aaf8:	bne.n	3ab9c <error@@Base+0xb698>
   3aafa:	ldr	r1, [sp, #48]	; 0x30
   3aafc:	mov	r0, r8
   3aafe:	bl	24384 <__read_chk@plt+0x1d920>
   3ab02:	cmp	r0, #0
   3ab04:	bne.n	3ab9c <error@@Base+0xb698>
   3ab06:	mov	r1, fp
   3ab08:	movs	r2, #32
   3ab0a:	mov	r0, r8
   3ab0c:	bl	2419c <__read_chk@plt+0x1d738>
   3ab10:	cmp	r0, #0
   3ab12:	bne.n	3ab9c <error@@Base+0xb698>
   3ab14:	mov	r0, r8
   3ab16:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3ab1a:	mov	r2, r0
   3ab1c:	mov	r0, r8
   3ab1e:	str	r2, [sp, #28]
   3ab20:	bl	1dff8 <__read_chk@plt+0x17594>
   3ab24:	movs	r3, #0
   3ab26:	mov	r2, r0
   3ab28:	mov	sl, r0
   3ab2a:	strd	r2, r3, [sp, #16]
   3ab2e:	strd	r2, r3, [sp, #56]	; 0x38
   3ab32:	blx	656c <malloc@plt>
   3ab36:	mov	r9, r0
   3ab38:	cbz	r0, 3ab9c <error@@Base+0xb698>
   3ab3a:	ldr	r3, [r4, #28]
   3ab3c:	add	r1, sp, #56	; 0x38
   3ab3e:	ldrd	fp, ip, [sp, #16]
   3ab42:	ldr	r2, [sp, #28]
   3ab44:	str	r3, [sp, #8]
   3ab46:	strd	fp, ip, [sp]
   3ab4a:	bl	40d8c <error@@Base+0x11888>
   3ab4e:	mov	r4, r0
   3ab50:	cbnz	r0, 3abb8 <error@@Base+0xb6b4>
   3ab52:	ldr	r1, [sp, #52]	; 0x34
   3ab54:	ldrd	r2, r3, [sp, #16]
   3ab58:	subs	r2, r2, r1
   3ab5a:	ldrd	r0, r1, [sp, #56]	; 0x38
   3ab5e:	sbc.w	r3, r3, #0
   3ab62:	cmp	r3, r1
   3ab64:	it	eq
   3ab66:	cmpeq	r2, r0
   3ab68:	beq.n	3aba6 <error@@Base+0xb6a2>
   3ab6a:	mvn.w	r4, #20
   3ab6e:	mov	r0, r9
   3ab70:	mov	r1, sl
   3ab72:	mov.w	r2, #4294967295	; 0xffffffff
   3ab76:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3ab7a:	mov	r0, r9
   3ab7c:	blx	5904 <free@plt+0x4>
   3ab80:	b.n	3a9e8 <error@@Base+0xb4e4>
   3ab82:	movs	r6, #0
   3ab84:	mvn.w	r4, #22
   3ab88:	mov	r8, r6
   3ab8a:	b.n	3a9e8 <error@@Base+0xb4e4>
   3ab8c:	mvn.w	r4, #1
   3ab90:	b.n	3aa00 <error@@Base+0xb4fc>
   3ab92:	movs	r6, #0
   3ab94:	mvn.w	r4, #9
   3ab98:	mov	r8, r6
   3ab9a:	b.n	3a9e8 <error@@Base+0xb4e4>
   3ab9c:	mvn.w	r4, #1
   3aba0:	b.n	3a9e8 <error@@Base+0xb4e4>
   3aba2:	blx	620c <__stack_chk_fail@plt>
   3aba6:	cmp	r7, #0
   3aba8:	beq.n	3ab6e <error@@Base+0xb66a>
   3abaa:	str	r6, [r7, #0]
   3abac:	mov	r6, r4
   3abae:	b.n	3ab6e <error@@Base+0xb66a>
   3abb0:	mov	r8, r0
   3abb2:	mvn.w	r4, #1
   3abb6:	b.n	3a9e8 <error@@Base+0xb4e4>
   3abb8:	mov	r2, r0
   3abba:	ldr	r1, [pc, #28]	; (3abd8 <error@@Base+0xb6d4>)
   3abbc:	ldr	r0, [pc, #28]	; (3abdc <error@@Base+0xb6d8>)
   3abbe:	mvn.w	r4, #20
   3abc2:	add	r1, pc
   3abc4:	add	r0, pc
   3abc6:	bl	2f68c <error@@Base+0x188>
   3abca:	b.n	3ab6e <error@@Base+0xb66a>
   3abcc:	add	r7, sp, #24
   3abce:	movs	r5, r0
   3abd0:	lsls	r4, r3, #25
   3abd2:	movs	r0, r0
   3abd4:	add	r6, sp, #496	; 0x1f0
   3abd6:	movs	r5, r0
   3abd8:	str	r1, [sp, #664]	; 0x298
   3abda:	movs	r2, r0
   3abdc:	str	r1, [sp, #496]	; 0x1f0
   3abde:	movs	r2, r0
   3abe0:	ldr	r1, [pc, #52]	; (3ac18 <error@@Base+0xb714>)
   3abe2:	push	{r4, lr}
   3abe4:	add	r1, pc
   3abe6:	mov	r4, r0
   3abe8:	blx	66f4 <strcmp@plt+0x4>
   3abec:	cbz	r0, 3ac10 <error@@Base+0xb70c>
   3abee:	ldr	r1, [pc, #44]	; (3ac1c <error@@Base+0xb718>)
   3abf0:	mov	r0, r4
   3abf2:	add	r1, pc
   3abf4:	blx	66f4 <strcmp@plt+0x4>
   3abf8:	cbz	r0, 3ac14 <error@@Base+0xb710>
   3abfa:	ldr	r1, [pc, #36]	; (3ac20 <error@@Base+0xb71c>)
   3abfc:	mov	r0, r4
   3abfe:	add	r1, pc
   3ac00:	blx	66f4 <strcmp@plt+0x4>
   3ac04:	cmp	r0, #0
   3ac06:	ite	ne
   3ac08:	movne.w	r0, #4294967295	; 0xffffffff
   3ac0c:	moveq	r0, #4
   3ac0e:	pop	{r4, pc}
   3ac10:	movs	r0, #1
   3ac12:	pop	{r4, pc}
   3ac14:	movs	r0, #2
   3ac16:	pop	{r4, pc}
   3ac18:	adds	r7, #172	; 0xac
   3ac1a:	movs	r2, r0
   3ac1c:	b.n	3ad0c <error@@Base+0xb808>
   3ac1e:	movs	r1, r0
   3ac20:	b.n	3ad18 <error@@Base+0xb814>
   3ac22:	movs	r1, r0
   3ac24:	push	{r3, r4, r5, lr}
   3ac26:	mov	r5, r0
   3ac28:	bl	3abe0 <error@@Base+0xb6dc>
   3ac2c:	mov	r4, r0
   3ac2e:	adds	r0, #1
   3ac30:	bne.n	3ac5a <error@@Base+0xb756>
   3ac32:	ldr	r1, [pc, #52]	; (3ac68 <error@@Base+0xb764>)
   3ac34:	mov	r0, r5
   3ac36:	add	r1, pc
   3ac38:	blx	66f4 <strcmp@plt+0x4>
   3ac3c:	cbz	r0, 3ac5e <error@@Base+0xb75a>
   3ac3e:	ldr	r1, [pc, #44]	; (3ac6c <error@@Base+0xb768>)
   3ac40:	mov	r0, r5
   3ac42:	add	r1, pc
   3ac44:	blx	66f4 <strcmp@plt+0x4>
   3ac48:	cbz	r0, 3ac64 <error@@Base+0xb760>
   3ac4a:	ldr	r1, [pc, #36]	; (3ac70 <error@@Base+0xb76c>)
   3ac4c:	mov	r0, r5
   3ac4e:	add	r1, pc
   3ac50:	blx	66f4 <strcmp@plt+0x4>
   3ac54:	cmp	r0, #0
   3ac56:	it	eq
   3ac58:	moveq	r4, #4
   3ac5a:	mov	r0, r4
   3ac5c:	pop	{r3, r4, r5, pc}
   3ac5e:	movs	r4, #1
   3ac60:	mov	r0, r4
   3ac62:	pop	{r3, r4, r5, pc}
   3ac64:	movs	r4, #2
   3ac66:	b.n	3ac5a <error@@Base+0xb756>
   3ac68:	adds	r7, #230	; 0xe6
   3ac6a:	movs	r2, r0
   3ac6c:	lsrs	r6, r2, #17
   3ac6e:	movs	r2, r0
   3ac70:	lsrs	r6, r4, #16
   3ac72:	movs	r2, r0
   3ac74:	ldr	r2, [pc, #352]	; (3add8 <error@@Base+0xb8d4>)
   3ac76:	ldr	r3, [pc, #356]	; (3addc <error@@Base+0xb8d8>)
   3ac78:	add	r2, pc
   3ac7a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ac7e:	sub	sp, #36	; 0x24
   3ac80:	ldr	r3, [r2, r3]
   3ac82:	ldr	r3, [r3, #0]
   3ac84:	str	r3, [sp, #28]
   3ac86:	mov.w	r3, #0
   3ac8a:	cmp	r0, #0
   3ac8c:	beq.w	3adce <error@@Base+0xb8ca>
   3ac90:	ldr	r3, [r0, #8]
   3ac92:	mov	r4, r0
   3ac94:	cmp	r3, #0
   3ac96:	beq.w	3adce <error@@Base+0xb8ca>
   3ac9a:	ldr	r0, [r0, #0]
   3ac9c:	mov	fp, r1
   3ac9e:	bl	1ece4 <__read_chk@plt+0x18280>
   3aca2:	mov	r5, r0
   3aca4:	cmp	r0, #0
   3aca6:	bne.w	3adce <error@@Base+0xb8ca>
   3acaa:	add	r3, sp, #24
   3acac:	mov	r2, r0
   3acae:	mov	r1, r0
   3acb0:	ldr	r0, [r4, #8]
   3acb2:	blx	5a04 <RSA_get0_key@plt>
   3acb6:	ldr	r0, [r4, #8]
   3acb8:	add	r2, sp, #20
   3acba:	add	r1, sp, #16
   3acbc:	blx	65e4 <RSA_get0_factors@plt>
   3acc0:	blx	6858 <BN_CTX_new@plt>
   3acc4:	mov	r8, r0
   3acc6:	cmp	r0, #0
   3acc8:	beq.n	3adc8 <error@@Base+0xb8c4>
   3acca:	blx	6870 <BN_new@plt>
   3acce:	mov	r6, r0
   3acd0:	cmp	r0, #0
   3acd2:	beq.n	3adc8 <error@@Base+0xb8c4>
   3acd4:	blx	6870 <BN_new@plt>
   3acd8:	mov	r9, r0
   3acda:	cmp	r0, #0
   3acdc:	beq.n	3adc8 <error@@Base+0xb8c4>
   3acde:	blx	6870 <BN_new@plt>
   3ace2:	mov	sl, r0
   3ace4:	cmp	r0, #0
   3ace6:	beq.n	3adc8 <error@@Base+0xb8c4>
   3ace8:	ldr	r0, [sp, #24]
   3acea:	blx	58b8 <BN_dup@plt>
   3acee:	mov	r7, r0
   3acf0:	cmp	r0, #0
   3acf2:	beq.n	3ad76 <error@@Base+0xb872>
   3acf4:	mov	r0, fp
   3acf6:	blx	58b8 <BN_dup@plt>
   3acfa:	mov	fp, r0
   3acfc:	cmp	r0, #0
   3acfe:	beq.n	3ad7e <error@@Base+0xb87a>
   3ad00:	movs	r1, #4
   3ad02:	mov	r0, r6
   3ad04:	blx	5bec <BN_set_flags@plt>
   3ad08:	movs	r1, #4
   3ad0a:	mov	r0, r7
   3ad0c:	blx	5bec <BN_set_flags@plt>
   3ad10:	ldr	r1, [sp, #20]
   3ad12:	str	r1, [sp, #12]
   3ad14:	blx	5834 <BN_value_one@plt>
   3ad18:	ldr	r1, [sp, #12]
   3ad1a:	mov	r2, r0
   3ad1c:	mov	r0, r6
   3ad1e:	blx	5958 <BN_sub@plt>
   3ad22:	cbz	r0, 3ad36 <error@@Base+0xb832>
   3ad24:	mov	r3, r6
   3ad26:	mov	r2, r7
   3ad28:	mov	r1, r9
   3ad2a:	movs	r0, #0
   3ad2c:	str.w	r8, [sp]
   3ad30:	blx	69c0 <BN_div@plt>
   3ad34:	cbnz	r0, 3ad84 <error@@Base+0xb880>
   3ad36:	mvn.w	r5, #21
   3ad3a:	mov	r0, r6
   3ad3c:	blx	61b8 <BN_clear_free@plt+0x4>
   3ad40:	mov	r0, r7
   3ad42:	blx	61b8 <BN_clear_free@plt+0x4>
   3ad46:	mov	r0, sl
   3ad48:	blx	61b8 <BN_clear_free@plt+0x4>
   3ad4c:	mov	r0, r9
   3ad4e:	blx	61b8 <BN_clear_free@plt+0x4>
   3ad52:	mov	r0, fp
   3ad54:	blx	61b8 <BN_clear_free@plt+0x4>
   3ad58:	mov	r0, r8
   3ad5a:	blx	635c <BN_CTX_free@plt>
   3ad5e:	ldr	r2, [pc, #128]	; (3ade0 <error@@Base+0xb8dc>)
   3ad60:	ldr	r3, [pc, #120]	; (3addc <error@@Base+0xb8d8>)
   3ad62:	add	r2, pc
   3ad64:	ldr	r3, [r2, r3]
   3ad66:	ldr	r2, [r3, #0]
   3ad68:	ldr	r3, [sp, #28]
   3ad6a:	eors	r2, r3
   3ad6c:	bne.n	3add4 <error@@Base+0xb8d0>
   3ad6e:	mov	r0, r5
   3ad70:	add	sp, #36	; 0x24
   3ad72:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ad76:	mov	fp, r0
   3ad78:	mvn.w	r5, #1
   3ad7c:	b.n	3ad3a <error@@Base+0xb836>
   3ad7e:	mvn.w	r5, #1
   3ad82:	b.n	3ad3a <error@@Base+0xb836>
   3ad84:	ldr	r1, [sp, #16]
   3ad86:	str	r1, [sp, #12]
   3ad88:	blx	5834 <BN_value_one@plt>
   3ad8c:	ldr	r1, [sp, #12]
   3ad8e:	mov	r2, r0
   3ad90:	mov	r0, r6
   3ad92:	blx	5958 <BN_sub@plt>
   3ad96:	cmp	r0, #0
   3ad98:	beq.n	3ad36 <error@@Base+0xb832>
   3ad9a:	mov	r3, r6
   3ad9c:	mov	r2, r7
   3ad9e:	mov	r1, sl
   3ada0:	movs	r0, #0
   3ada2:	str.w	r8, [sp]
   3ada6:	blx	69c0 <BN_div@plt>
   3adaa:	cmp	r0, #0
   3adac:	beq.n	3ad36 <error@@Base+0xb832>
   3adae:	ldr	r0, [r4, #8]
   3adb0:	mov	r3, fp
   3adb2:	mov	r2, r9
   3adb4:	mov	r1, sl
   3adb6:	blx	5afc <RSA_set0_crt_params@plt>
   3adba:	cmp	r0, #0
   3adbc:	beq.n	3ad36 <error@@Base+0xb832>
   3adbe:	mov.w	fp, #0
   3adc2:	mov	sl, fp
   3adc4:	mov	r9, fp
   3adc6:	b.n	3ad3a <error@@Base+0xb836>
   3adc8:	mvn.w	r5, #1
   3adcc:	b.n	3ad5e <error@@Base+0xb85a>
   3adce:	mvn.w	r5, #9
   3add2:	b.n	3ad5e <error@@Base+0xb85a>
   3add4:	blx	620c <__stack_chk_fail@plt>
   3add8:	add	r4, sp, #32
   3adda:	movs	r5, r0
   3addc:	lsls	r4, r3, #25
   3adde:	movs	r0, r0
   3ade0:	add	r3, sp, #120	; 0x78
   3ade2:	movs	r5, r0
   3ade4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ade8:	mov	r9, r1
   3adea:	ldr	r1, [pc, #512]	; (3afec <error@@Base+0xbae8>)
   3adec:	mov	r5, r3
   3adee:	ldr	r3, [pc, #512]	; (3aff0 <error@@Base+0xbaec>)
   3adf0:	sub	sp, #100	; 0x64
   3adf2:	add	r1, pc
   3adf4:	mov	r4, r0
   3adf6:	mov	r8, r2
   3adf8:	ldr	r0, [sp, #140]	; 0x8c
   3adfa:	ldr	r3, [r1, r3]
   3adfc:	ldr	r3, [r3, #0]
   3adfe:	str	r3, [sp, #92]	; 0x5c
   3ae00:	mov.w	r3, #0
   3ae04:	cbz	r2, 3ae0a <error@@Base+0xb906>
   3ae06:	movs	r3, #0
   3ae08:	str	r3, [r2, #0]
   3ae0a:	cmp.w	r9, #0
   3ae0e:	beq.n	3ae16 <error@@Base+0xb912>
   3ae10:	movs	r3, #0
   3ae12:	str.w	r3, [r9]
   3ae16:	cbz	r0, 3ae20 <error@@Base+0xb91c>
   3ae18:	ldrb	r3, [r0, #0]
   3ae1a:	cmp	r3, #0
   3ae1c:	bne.w	3af84 <error@@Base+0xba80>
   3ae20:	cmp	r4, #0
   3ae22:	beq.w	3af9a <error@@Base+0xba96>
   3ae26:	ldr	r3, [r4, #8]
   3ae28:	cmp	r3, #0
   3ae2a:	beq.w	3af9a <error@@Base+0xba96>
   3ae2e:	movs	r7, #1
   3ae30:	ldr	r0, [r4, #0]
   3ae32:	bl	1ece4 <__read_chk@plt+0x18280>
   3ae36:	mov	r3, r0
   3ae38:	cmp	r0, #0
   3ae3a:	bne.w	3af9a <error@@Base+0xba96>
   3ae3e:	mov	r2, r0
   3ae40:	add	r1, sp, #20
   3ae42:	ldr	r0, [r4, #8]
   3ae44:	blx	5a04 <RSA_get0_key@plt>
   3ae48:	ldr	r0, [sp, #20]
   3ae4a:	blx	6690 <BN_num_bits@plt>
   3ae4e:	cmp.w	r0, #1024	; 0x400
   3ae52:	blt.w	3afd4 <error@@Base+0xbad0>
   3ae56:	ldr	r0, [r4, #8]
   3ae58:	blx	5b70 <RSA_size@plt>
   3ae5c:	subs	r3, r0, #1
   3ae5e:	mov	r6, r0
   3ae60:	cmp.w	r3, #2048	; 0x800
   3ae64:	bcs.w	3af9a <error@@Base+0xba96>
   3ae68:	subs	r3, r7, #1
   3ae6a:	cmp	r3, #3
   3ae6c:	itt	hi
   3ae6e:	movhi.w	r3, #4294967295	; 0xffffffff
   3ae72:	strhi	r3, [sp, #8]
   3ae74:	bls.n	3aed2 <error@@Base+0xb9ce>
   3ae76:	mov	r0, r7
   3ae78:	bl	40710 <error@@Base+0x1120c>
   3ae7c:	str	r0, [sp, #12]
   3ae7e:	cmp	r0, #0
   3ae80:	beq.w	3afda <error@@Base+0xbad6>
   3ae84:	add.w	fp, sp, #28
   3ae88:	mov	r1, r5
   3ae8a:	movs	r0, #64	; 0x40
   3ae8c:	ldr	r2, [sp, #136]	; 0x88
   3ae8e:	str	r0, [sp, #0]
   3ae90:	mov	r3, fp
   3ae92:	mov	r0, r7
   3ae94:	bl	408b8 <error@@Base+0x113b4>
   3ae98:	mov	r5, r0
   3ae9a:	cbz	r0, 3aede <error@@Base+0xb9da>
   3ae9c:	movs	r4, #0
   3ae9e:	mov	sl, r4
   3aea0:	movs	r2, #64	; 0x40
   3aea2:	mov	r0, fp
   3aea4:	mov	r1, r2
   3aea6:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3aeaa:	mov	r0, sl
   3aeac:	mov	r1, r6
   3aeae:	bl	5044c <__b64_pton@@Base+0x19f4>
   3aeb2:	mov	r0, r4
   3aeb4:	bl	1dd04 <__read_chk@plt+0x172a0>
   3aeb8:	ldr	r2, [pc, #312]	; (3aff4 <error@@Base+0xbaf0>)
   3aeba:	ldr	r3, [pc, #308]	; (3aff0 <error@@Base+0xbaec>)
   3aebc:	add	r2, pc
   3aebe:	ldr	r3, [r2, r3]
   3aec0:	ldr	r2, [r3, #0]
   3aec2:	ldr	r3, [sp, #92]	; 0x5c
   3aec4:	eors	r2, r3
   3aec6:	bne.w	3afe0 <error@@Base+0xbadc>
   3aeca:	mov	r0, r5
   3aecc:	add	sp, #100	; 0x64
   3aece:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3aed2:	ldr	r2, [pc, #292]	; (3aff8 <error@@Base+0xbaf4>)
   3aed4:	add	r2, pc
   3aed6:	ldr.w	r3, [r2, r3, lsl #2]
   3aeda:	str	r3, [sp, #8]
   3aedc:	b.n	3ae76 <error@@Base+0xb972>
   3aede:	mov	r0, r6
   3aee0:	blx	656c <malloc@plt>
   3aee4:	mov	sl, r0
   3aee6:	cmp	r0, #0
   3aee8:	beq.n	3afe4 <error@@Base+0xbae0>
   3aeea:	ldr	r1, [r4, #8]
   3aeec:	mov	r3, sl
   3aeee:	add	r4, sp, #24
   3aef0:	ldrd	r0, r2, [sp, #8]
   3aef4:	str	r4, [sp, #0]
   3aef6:	str	r1, [sp, #4]
   3aef8:	mov	r1, fp
   3aefa:	blx	6284 <RSA_sign@plt>
   3aefe:	cmp	r0, #1
   3af00:	itt	ne
   3af02:	movne	r4, r5
   3af04:	mvnne.w	r5, #21
   3af08:	bne.n	3aea0 <error@@Base+0xb99c>
   3af0a:	ldr	r2, [sp, #24]
   3af0c:	cmp	r2, r6
   3af0e:	bcc.n	3afa0 <error@@Base+0xba9c>
   3af10:	bhi.n	3afba <error@@Base+0xbab6>
   3af12:	bl	1dbe8 <__read_chk@plt+0x17184>
   3af16:	mov	r4, r0
   3af18:	cmp	r0, #0
   3af1a:	beq.n	3afce <error@@Base+0xbaca>
   3af1c:	cmp	r7, #2
   3af1e:	beq.n	3afc8 <error@@Base+0xbac4>
   3af20:	cmp	r7, #4
   3af22:	beq.n	3afc2 <error@@Base+0xbabe>
   3af24:	cmp	r7, #1
   3af26:	it	ne
   3af28:	movne	r1, #0
   3af2a:	bne.n	3af30 <error@@Base+0xba2c>
   3af2c:	ldr	r1, [pc, #204]	; (3affc <error@@Base+0xbaf8>)
   3af2e:	add	r1, pc
   3af30:	mov	r0, r4
   3af32:	bl	246ec <__read_chk@plt+0x1dc88>
   3af36:	mov	r5, r0
   3af38:	cmp	r0, #0
   3af3a:	bne.n	3aea0 <error@@Base+0xb99c>
   3af3c:	mov	r2, r6
   3af3e:	mov	r1, sl
   3af40:	mov	r0, r4
   3af42:	bl	24668 <__read_chk@plt+0x1dc04>
   3af46:	mov	r5, r0
   3af48:	cmp	r0, #0
   3af4a:	bne.n	3aea0 <error@@Base+0xb99c>
   3af4c:	mov	r0, r4
   3af4e:	bl	1dff8 <__read_chk@plt+0x17594>
   3af52:	str	r0, [sp, #24]
   3af54:	cmp.w	r9, #0
   3af58:	beq.n	3af76 <error@@Base+0xba72>
   3af5a:	blx	656c <malloc@plt>
   3af5e:	mov	r7, r0
   3af60:	str.w	r0, [r9]
   3af64:	cbz	r0, 3afce <error@@Base+0xbaca>
   3af66:	mov	r0, r4
   3af68:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3af6c:	ldr	r2, [sp, #24]
   3af6e:	mov	r1, r0
   3af70:	mov	r0, r7
   3af72:	blx	6524 <memcpy@plt+0x4>
   3af76:	cmp.w	r8, #0
   3af7a:	beq.n	3aea0 <error@@Base+0xb99c>
   3af7c:	ldr	r2, [sp, #24]
   3af7e:	str.w	r2, [r8]
   3af82:	b.n	3aea0 <error@@Base+0xb99c>
   3af84:	bl	3ac24 <error@@Base+0xb720>
   3af88:	mov	r7, r0
   3af8a:	cbz	r4, 3af9a <error@@Base+0xba96>
   3af8c:	ldr	r3, [r4, #8]
   3af8e:	cmp.w	r0, #4294967295	; 0xffffffff
   3af92:	it	ne
   3af94:	cmpne	r3, #0
   3af96:	bne.w	3ae30 <error@@Base+0xb92c>
   3af9a:	mvn.w	r5, #9
   3af9e:	b.n	3aeb8 <error@@Base+0xb9b4>
   3afa0:	subs	r4, r6, r2
   3afa2:	mov	r1, sl
   3afa4:	add.w	r0, sl, r4
   3afa8:	blx	5f04 <memmove@plt>
   3afac:	mov	r1, r4
   3afae:	mov.w	r2, #4294967295	; 0xffffffff
   3afb2:	mov	r0, sl
   3afb4:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3afb8:	b.n	3af12 <error@@Base+0xba0e>
   3afba:	mov	r4, r5
   3afbc:	mov.w	r5, #4294967295	; 0xffffffff
   3afc0:	b.n	3aea0 <error@@Base+0xb99c>
   3afc2:	ldr	r1, [pc, #60]	; (3b000 <error@@Base+0xbafc>)
   3afc4:	add	r1, pc
   3afc6:	b.n	3af30 <error@@Base+0xba2c>
   3afc8:	ldr	r1, [pc, #56]	; (3b004 <error@@Base+0xbb00>)
   3afca:	add	r1, pc
   3afcc:	b.n	3af30 <error@@Base+0xba2c>
   3afce:	mvn.w	r5, #1
   3afd2:	b.n	3aea0 <error@@Base+0xb99c>
   3afd4:	mvn.w	r5, #55	; 0x37
   3afd8:	b.n	3aeb8 <error@@Base+0xb9b4>
   3afda:	mov.w	r5, #4294967295	; 0xffffffff
   3afde:	b.n	3aeb8 <error@@Base+0xb9b4>
   3afe0:	blx	620c <__stack_chk_fail@plt>
   3afe4:	mov	r4, r0
   3afe6:	mvn.w	r5, #1
   3afea:	b.n	3aea0 <error@@Base+0xb99c>
   3afec:	add	r2, sp, #568	; 0x238
   3afee:	movs	r5, r0
   3aff0:	lsls	r4, r3, #25
   3aff2:	movs	r0, r0
   3aff4:	add	r1, sp, #784	; 0x310
   3aff6:	movs	r5, r0
   3aff8:	ldrh	r4, [r5, #52]	; 0x34
   3affa:	movs	r2, r0
   3affc:	adds	r4, #98	; 0x62
   3affe:	movs	r2, r0
   3b000:	bgt.n	3af6c <error@@Base+0xba68>
   3b002:	movs	r1, r0
   3b004:	bgt.n	3af44 <error@@Base+0xba40>
   3b006:	movs	r1, r0
   3b008:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b00c:	mov	r7, r2
   3b00e:	ldr	r2, [pc, #720]	; (3b2e0 <error@@Base+0xbddc>)
   3b010:	mov	r6, r3
   3b012:	ldr	r3, [pc, #720]	; (3b2e4 <error@@Base+0xbde0>)
   3b014:	sub	sp, #108	; 0x6c
   3b016:	add	r2, pc
   3b018:	ldr.w	r8, [sp, #148]	; 0x94
   3b01c:	ldr	r3, [r2, r3]
   3b01e:	ldr	r3, [r3, #0]
   3b020:	str	r3, [sp, #100]	; 0x64
   3b022:	mov.w	r3, #0
   3b026:	movs	r3, #0
   3b028:	strd	r3, r3, [sp, #24]
   3b02c:	str	r3, [sp, #32]
   3b02e:	cmp	r0, #0
   3b030:	beq.w	3b206 <error@@Base+0xbd02>
   3b034:	ldr	r3, [r0, #8]
   3b036:	mov	r4, r0
   3b038:	cmp	r3, #0
   3b03a:	beq.w	3b206 <error@@Base+0xbd02>
   3b03e:	ldr	r0, [r0, #0]
   3b040:	mov	r5, r1
   3b042:	bl	1ece4 <__read_chk@plt+0x18280>
   3b046:	cmp	r0, #0
   3b048:	bne.w	3b206 <error@@Base+0xbd02>
   3b04c:	clz	r3, r7
   3b050:	lsrs	r3, r3, #5
   3b052:	cmp	r5, #0
   3b054:	ite	ne
   3b056:	movne	r2, r3
   3b058:	moveq	r2, #1
   3b05a:	cmp	r2, #0
   3b05c:	bne.w	3b206 <error@@Base+0xbd02>
   3b060:	ldr	r0, [r4, #8]
   3b062:	add	r1, sp, #20
   3b064:	mov	r3, r2
   3b066:	str	r2, [sp, #8]
   3b068:	blx	5a04 <RSA_get0_key@plt>
   3b06c:	ldr	r0, [sp, #20]
   3b06e:	blx	6690 <BN_num_bits@plt>
   3b072:	cmp.w	r0, #1024	; 0x400
   3b076:	blt.w	3b22a <error@@Base+0xbd26>
   3b07a:	mov	r0, r5
   3b07c:	mov	r1, r7
   3b07e:	bl	1dc28 <__read_chk@plt+0x171c4>
   3b082:	mov	r5, r0
   3b084:	cmp	r0, #0
   3b086:	beq.w	3b230 <error@@Base+0xbd2c>
   3b08a:	ldr	r2, [sp, #8]
   3b08c:	add	r1, sp, #24
   3b08e:	bl	24064 <__read_chk@plt+0x1d600>
   3b092:	cbnz	r0, 3b0de <error@@Base+0xbbda>
   3b094:	ldr	r0, [sp, #24]
   3b096:	bl	3abe0 <error@@Base+0xb6dc>
   3b09a:	adds	r2, r0, #1
   3b09c:	mov	r7, r0
   3b09e:	beq.n	3b13e <error@@Base+0xbc3a>
   3b0a0:	cmp.w	r8, #0
   3b0a4:	beq.n	3b0d2 <error@@Base+0xbbce>
   3b0a6:	ldr	r1, [pc, #576]	; (3b2e8 <error@@Base+0xbde4>)
   3b0a8:	mov	r0, r8
   3b0aa:	add	r1, pc
   3b0ac:	blx	66f4 <strcmp@plt+0x4>
   3b0b0:	cbz	r0, 3b0d2 <error@@Base+0xbbce>
   3b0b2:	mov	r0, r8
   3b0b4:	bl	3ac24 <error@@Base+0xb720>
   3b0b8:	adds	r3, r0, #1
   3b0ba:	beq.w	3b20c <error@@Base+0xbd08>
   3b0be:	cmp	r7, r0
   3b0c0:	beq.n	3b0d2 <error@@Base+0xbbce>
   3b0c2:	ldr.w	fp, [sp, #32]
   3b0c6:	add.w	r8, sp, #36	; 0x24
   3b0ca:	ldr	r2, [sp, #28]
   3b0cc:	mvn.w	r6, #20
   3b0d0:	b.n	3b0ec <error@@Base+0xbbe8>
   3b0d2:	add	r2, sp, #28
   3b0d4:	add	r1, sp, #32
   3b0d6:	mov	r0, r5
   3b0d8:	bl	23fe0 <__read_chk@plt+0x1d57c>
   3b0dc:	cbz	r0, 3b124 <error@@Base+0xbc20>
   3b0de:	ldr.w	fp, [sp, #32]
   3b0e2:	add.w	r8, sp, #36	; 0x24
   3b0e6:	ldr	r2, [sp, #28]
   3b0e8:	mvn.w	r6, #3
   3b0ec:	mov	r1, r2
   3b0ee:	mov	r0, fp
   3b0f0:	bl	5044c <__b64_pton@@Base+0x19f4>
   3b0f4:	ldr	r0, [sp, #24]
   3b0f6:	blx	5904 <free@plt+0x4>
   3b0fa:	mov	r0, r5
   3b0fc:	bl	1dd04 <__read_chk@plt+0x172a0>
   3b100:	movs	r2, #64	; 0x40
   3b102:	mov	r0, r8
   3b104:	mov	r1, r2
   3b106:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3b10a:	ldr	r2, [pc, #480]	; (3b2ec <error@@Base+0xbde8>)
   3b10c:	ldr	r3, [pc, #468]	; (3b2e4 <error@@Base+0xbde0>)
   3b10e:	add	r2, pc
   3b110:	ldr	r3, [r2, r3]
   3b112:	ldr	r2, [r3, #0]
   3b114:	ldr	r3, [sp, #100]	; 0x64
   3b116:	eors	r2, r3
   3b118:	bne.w	3b29e <error@@Base+0xbd9a>
   3b11c:	mov	r0, r6
   3b11e:	add	sp, #108	; 0x6c
   3b120:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b124:	mov	r0, r5
   3b126:	bl	1dff8 <__read_chk@plt+0x17594>
   3b12a:	mov	r9, r0
   3b12c:	cbz	r0, 3b14e <error@@Base+0xbc4a>
   3b12e:	ldr.w	fp, [sp, #32]
   3b132:	add.w	r8, sp, #36	; 0x24
   3b136:	ldr	r2, [sp, #28]
   3b138:	mvn.w	r6, #22
   3b13c:	b.n	3b0ec <error@@Base+0xbbe8>
   3b13e:	ldr.w	fp, [sp, #32]
   3b142:	add.w	r8, sp, #36	; 0x24
   3b146:	ldr	r2, [sp, #28]
   3b148:	mvn.w	r6, #12
   3b14c:	b.n	3b0ec <error@@Base+0xbbe8>
   3b14e:	ldr	r0, [r4, #8]
   3b150:	blx	5b70 <RSA_size@plt>
   3b154:	ldr	r2, [sp, #28]
   3b156:	cmp	r2, r0
   3b158:	mov	r8, r0
   3b15a:	bhi.n	3b21c <error@@Base+0xbd18>
   3b15c:	bcs.n	3b190 <error@@Base+0xbc8c>
   3b15e:	ldr.w	fp, [sp, #32]
   3b162:	mov	r1, r0
   3b164:	sub.w	sl, r0, r2
   3b168:	mov	r0, fp
   3b16a:	blx	601c <realloc@plt>
   3b16e:	mov	r1, r0
   3b170:	str	r0, [sp, #32]
   3b172:	cmp	r0, #0
   3b174:	beq.w	3b2ca <error@@Base+0xbdc6>
   3b178:	ldr	r2, [sp, #28]
   3b17a:	add	r0, sl
   3b17c:	blx	5f04 <memmove@plt>
   3b180:	ldr	r0, [sp, #32]
   3b182:	mov	r1, sl
   3b184:	mov.w	r2, #4294967295	; 0xffffffff
   3b188:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3b18c:	str.w	r8, [sp, #28]
   3b190:	mov	r0, r7
   3b192:	bl	40710 <error@@Base+0x1120c>
   3b196:	mov	sl, r0
   3b198:	cbnz	r0, 3b1aa <error@@Base+0xbca6>
   3b19a:	ldr.w	fp, [sp, #32]
   3b19e:	add.w	r8, sp, #36	; 0x24
   3b1a2:	ldr	r2, [sp, #28]
   3b1a4:	mov.w	r6, #4294967295	; 0xffffffff
   3b1a8:	b.n	3b0ec <error@@Base+0xbbe8>
   3b1aa:	add.w	r8, sp, #36	; 0x24
   3b1ae:	ldr	r2, [sp, #144]	; 0x90
   3b1b0:	mov	r1, r6
   3b1b2:	movs	r0, #64	; 0x40
   3b1b4:	mov	r3, r8
   3b1b6:	str	r0, [sp, #0]
   3b1b8:	mov	r0, r7
   3b1ba:	bl	408b8 <error@@Base+0x113b4>
   3b1be:	ldrd	r2, fp, [sp, #28]
   3b1c2:	mov	r6, r0
   3b1c4:	cmp	r0, #0
   3b1c6:	bne.n	3b0ec <error@@Base+0xbbe8>
   3b1c8:	cmp	r7, #2
   3b1ca:	beq.n	3b242 <error@@Base+0xbd3e>
   3b1cc:	cmp	r7, #4
   3b1ce:	beq.n	3b236 <error@@Base+0xbd32>
   3b1d0:	cmp	r7, #1
   3b1d2:	it	ne
   3b1d4:	mvnne.w	r6, #9
   3b1d8:	bne.n	3b0ec <error@@Base+0xbbe8>
   3b1da:	ldr	r3, [pc, #276]	; (3b2f0 <error@@Base+0xbdec>)
   3b1dc:	movs	r6, #15
   3b1de:	add	r3, pc
   3b1e0:	adds	r3, #56	; 0x38
   3b1e2:	str	r3, [sp, #8]
   3b1e4:	mov	r0, r7
   3b1e6:	str	r2, [sp, #12]
   3b1e8:	ldr	r7, [r4, #8]
   3b1ea:	bl	40710 <error@@Base+0x1120c>
   3b1ee:	cmp	sl, r0
   3b1f0:	beq.n	3b24e <error@@Base+0xbd4a>
   3b1f2:	movs	r4, #0
   3b1f4:	mvn.w	r6, #9
   3b1f8:	mov	r1, r9
   3b1fa:	mov	r0, r4
   3b1fc:	bl	5044c <__b64_pton@@Base+0x19f4>
   3b200:	ldrd	r2, fp, [sp, #28]
   3b204:	b.n	3b0ec <error@@Base+0xbbe8>
   3b206:	mvn.w	r6, #9
   3b20a:	b.n	3b10a <error@@Base+0xbc06>
   3b20c:	ldr.w	fp, [sp, #32]
   3b210:	add.w	r8, sp, #36	; 0x24
   3b214:	ldr	r2, [sp, #28]
   3b216:	mvn.w	r6, #9
   3b21a:	b.n	3b0ec <error@@Base+0xbbe8>
   3b21c:	ldr.w	fp, [sp, #32]
   3b220:	add.w	r8, sp, #36	; 0x24
   3b224:	mvn.w	r6, #10
   3b228:	b.n	3b0ec <error@@Base+0xbbe8>
   3b22a:	mvn.w	r6, #55	; 0x37
   3b22e:	b.n	3b10a <error@@Base+0xbc06>
   3b230:	mvn.w	r6, #1
   3b234:	b.n	3b10a <error@@Base+0xbc06>
   3b236:	ldr	r3, [pc, #188]	; (3b2f4 <error@@Base+0xbdf0>)
   3b238:	movs	r6, #19
   3b23a:	add	r3, pc
   3b23c:	adds	r3, #36	; 0x24
   3b23e:	str	r3, [sp, #8]
   3b240:	b.n	3b1e4 <error@@Base+0xbce0>
   3b242:	ldr	r3, [pc, #180]	; (3b2f8 <error@@Base+0xbdf4>)
   3b244:	movs	r6, #19
   3b246:	add	r3, pc
   3b248:	adds	r3, #16
   3b24a:	str	r3, [sp, #8]
   3b24c:	b.n	3b1e4 <error@@Base+0xbce0>
   3b24e:	mov	r0, r7
   3b250:	blx	5b70 <RSA_size@plt>
   3b254:	subs	r3, r0, #1
   3b256:	mov	r9, r0
   3b258:	cmp.w	r3, #2048	; 0x800
   3b25c:	bcs.n	3b1f2 <error@@Base+0xbcee>
   3b25e:	ldr	r2, [sp, #12]
   3b260:	cmp	r2, r0
   3b262:	ite	ls
   3b264:	movls	r3, #0
   3b266:	movhi	r3, #1
   3b268:	cmp	r2, #0
   3b26a:	it	eq
   3b26c:	moveq	r3, #1
   3b26e:	cmp	r3, #0
   3b270:	bne.n	3b1f2 <error@@Base+0xbcee>
   3b272:	blx	656c <malloc@plt>
   3b276:	mov	r4, r0
   3b278:	cbz	r0, 3b2da <error@@Base+0xbdd6>
   3b27a:	ldr	r2, [sp, #12]
   3b27c:	mov	r3, r7
   3b27e:	mov	r1, fp
   3b280:	mov	r0, r2
   3b282:	movs	r2, #1
   3b284:	str	r2, [sp, #0]
   3b286:	mov	r2, r4
   3b288:	blx	57c8 <RSA_public_decrypt@plt>
   3b28c:	cmp	r0, #0
   3b28e:	blt.n	3b2c4 <error@@Base+0xbdc0>
   3b290:	add.w	r3, sl, r6
   3b294:	cmp	r3, r0
   3b296:	beq.n	3b2a2 <error@@Base+0xbd9e>
   3b298:	mvn.w	r6, #3
   3b29c:	b.n	3b1f8 <error@@Base+0xbcf4>
   3b29e:	blx	620c <__stack_chk_fail@plt>
   3b2a2:	mov	r2, r6
   3b2a4:	ldr	r1, [sp, #8]
   3b2a6:	mov	r0, r4
   3b2a8:	bl	5299c <mkdtemp@@Base+0x9c0>
   3b2ac:	mov	r2, sl
   3b2ae:	mov	r1, r8
   3b2b0:	mov	r7, r0
   3b2b2:	adds	r0, r4, r6
   3b2b4:	bl	5299c <mkdtemp@@Base+0x9c0>
   3b2b8:	orrs.w	r6, r7, r0
   3b2bc:	it	ne
   3b2be:	mvnne.w	r6, #20
   3b2c2:	b.n	3b1f8 <error@@Base+0xbcf4>
   3b2c4:	mvn.w	r6, #21
   3b2c8:	b.n	3b1f8 <error@@Base+0xbcf4>
   3b2ca:	ldr	r2, [sp, #28]
   3b2cc:	add.w	r8, sp, #36	; 0x24
   3b2d0:	mvn.w	r6, #1
   3b2d4:	str.w	fp, [sp, #32]
   3b2d8:	b.n	3b0ec <error@@Base+0xbbe8>
   3b2da:	mvn.w	r6, #1
   3b2de:	b.n	3b1f8 <error@@Base+0xbcf4>
   3b2e0:	add	r0, sp, #424	; 0x1a8
   3b2e2:	movs	r5, r0
   3b2e4:	lsls	r4, r3, #25
   3b2e6:	movs	r0, r0
   3b2e8:	adds	r3, #114	; 0x72
   3b2ea:	movs	r2, r0
   3b2ec:	add	r7, pc, #456	; (adr r7, 3b4b8 <error@@Base+0xbfb4>)
   3b2ee:	movs	r5, r0
   3b2f0:	ldrh	r2, [r4, #28]
   3b2f2:	movs	r2, r0
   3b2f4:	ldrh	r6, [r0, #26]
   3b2f6:	movs	r2, r0
   3b2f8:	ldrh	r2, [r7, #24]
   3b2fa:	movs	r2, r0
   3b2fc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   3b300:	mov	r7, r0
   3b302:	mov	r8, r2
   3b304:	mov	r0, r2
   3b306:	ldr	r2, [pc, #192]	; (3b3c8 <error@@Base+0xbec4>)
   3b308:	sub	sp, #28
   3b30a:	ldr	r3, [pc, #192]	; (3b3cc <error@@Base+0xbec8>)
   3b30c:	mov	r6, r1
   3b30e:	add	r2, pc
   3b310:	ldr.w	r9, [pc, #188]	; 3b3d0 <error@@Base+0xbecc>
   3b314:	ldr	r5, [pc, #188]	; (3b3d4 <error@@Base+0xbed0>)
   3b316:	ldr	r3, [r2, r3]
   3b318:	add	r9, pc
   3b31a:	add	r5, pc
   3b31c:	ldr	r3, [r3, #0]
   3b31e:	str	r3, [sp, #20]
   3b320:	mov.w	r3, #0
   3b324:	bl	1dff8 <__read_chk@plt+0x17594>
   3b328:	mov	r2, r6
   3b32a:	mov	r1, r9
   3b32c:	mov	r4, r0
   3b32e:	ldr	r0, [pc, #168]	; (3b3d8 <error@@Base+0xbed4>)
   3b330:	add	r0, pc
   3b332:	bl	2f6e0 <error@@Base+0x1dc>
   3b336:	add	r2, sp, #12
   3b338:	adds	r1, r4, #1
   3b33a:	str	r2, [sp, #4]
   3b33c:	mov	r0, r2
   3b33e:	bl	37c44 <error@@Base+0x8740>
   3b342:	ldr	r0, [pc, #152]	; (3b3dc <error@@Base+0xbed8>)
   3b344:	strb.w	r6, [sp, #16]
   3b348:	mov	r1, r7
   3b34a:	ldr	r2, [sp, #4]
   3b34c:	movs	r3, #5
   3b34e:	ldr	r6, [r5, r0]
   3b350:	mov	r0, r6
   3b352:	bl	362dc <error@@Base+0x6dd8>
   3b356:	cmp	r0, #5
   3b358:	bne.n	3b38a <error@@Base+0xbe86>
   3b35a:	mov	r0, r8
   3b35c:	bl	1e11c <__read_chk@plt+0x176b8>
   3b360:	mov	r3, r4
   3b362:	mov	r1, r7
   3b364:	mov	r2, r0
   3b366:	mov	r0, r6
   3b368:	bl	362dc <error@@Base+0x6dd8>
   3b36c:	cmp	r0, r4
   3b36e:	it	eq
   3b370:	moveq	r0, #0
   3b372:	bne.n	3b3a6 <error@@Base+0xbea2>
   3b374:	ldr	r2, [pc, #104]	; (3b3e0 <error@@Base+0xbedc>)
   3b376:	ldr	r3, [pc, #84]	; (3b3cc <error@@Base+0xbec8>)
   3b378:	add	r2, pc
   3b37a:	ldr	r3, [r2, r3]
   3b37c:	ldr	r2, [r3, #0]
   3b37e:	ldr	r3, [sp, #20]
   3b380:	eors	r2, r3
   3b382:	bne.n	3b3c2 <error@@Base+0xbebe>
   3b384:	add	sp, #28
   3b386:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   3b38a:	blx	676c <__errno_location@plt>
   3b38e:	ldr	r0, [r0, #0]
   3b390:	blx	5ad8 <strerror@plt+0x4>
   3b394:	mov	r1, r9
   3b396:	mov	r2, r0
   3b398:	ldr	r0, [pc, #72]	; (3b3e4 <error@@Base+0xbee0>)
   3b39a:	add	r0, pc
   3b39c:	bl	2f504 <error@@Base>
   3b3a0:	mov.w	r0, #4294967295	; 0xffffffff
   3b3a4:	b.n	3b374 <error@@Base+0xbe70>
   3b3a6:	blx	676c <__errno_location@plt>
   3b3aa:	ldr	r0, [r0, #0]
   3b3ac:	blx	5ad8 <strerror@plt+0x4>
   3b3b0:	mov	r1, r9
   3b3b2:	mov	r2, r0
   3b3b4:	ldr	r0, [pc, #48]	; (3b3e8 <error@@Base+0xbee4>)
   3b3b6:	add	r0, pc
   3b3b8:	bl	2f504 <error@@Base>
   3b3bc:	mov.w	r0, #4294967295	; 0xffffffff
   3b3c0:	b.n	3b374 <error@@Base+0xbe70>
   3b3c2:	blx	620c <__stack_chk_fail@plt>
   3b3c6:	nop
   3b3c8:	add	r5, pc, #456	; (adr r5, 3b594 <error@@Base+0xc090>)
   3b3ca:	movs	r5, r0
   3b3cc:	lsls	r4, r3, #25
   3b3ce:	movs	r0, r0
   3b3d0:	ldrh	r0, [r3, #24]
   3b3d2:	movs	r2, r0
   3b3d4:	add	r5, pc, #408	; (adr r5, 3b570 <error@@Base+0xc06c>)
   3b3d6:	movs	r5, r0
   3b3d8:	strb	r4, [r5, #24]
   3b3da:	movs	r2, r0
   3b3dc:	lsls	r4, r5, #28
   3b3de:	movs	r0, r0
   3b3e0:	add	r5, pc, #32	; (adr r5, 3b404 <error@@Base+0xbf00>)
   3b3e2:	movs	r5, r0
   3b3e4:	ldrh	r6, [r5, #16]
   3b3e6:	movs	r2, r0
   3b3e8:	ldrh	r2, [r2, #16]
   3b3ea:	movs	r2, r0
   3b3ec:	ldr	r2, [pc, #256]	; (3b4f0 <error@@Base+0xbfec>)
   3b3ee:	ldr	r3, [pc, #260]	; (3b4f4 <error@@Base+0xbff0>)
   3b3f0:	add	r2, pc
   3b3f2:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3b3f6:	mov	r5, r0
   3b3f8:	ldr	r0, [pc, #252]	; (3b4f8 <error@@Base+0xbff4>)
   3b3fa:	sub	sp, #24
   3b3fc:	ldr	r3, [r2, r3]
   3b3fe:	mov	r6, r1
   3b400:	add	r0, pc
   3b402:	ldr	r4, [pc, #248]	; (3b4fc <error@@Base+0xbff8>)
   3b404:	ldr	r3, [r3, #0]
   3b406:	str	r3, [sp, #20]
   3b408:	mov.w	r3, #0
   3b40c:	bl	2f6e0 <error@@Base+0x1dc>
   3b410:	ldr	r0, [pc, #236]	; (3b500 <error@@Base+0xbffc>)
   3b412:	add	r4, pc
   3b414:	add	r7, sp, #16
   3b416:	mov	r1, r5
   3b418:	movs	r3, #4
   3b41a:	ldr.w	r8, [r4, r0]
   3b41e:	mov	r2, r7
   3b420:	mov	r0, r8
   3b422:	bl	362dc <error@@Base+0x6dd8>
   3b426:	cmp	r0, #4
   3b428:	bne.n	3b478 <error@@Base+0xbf74>
   3b42a:	mov	r0, r7
   3b42c:	bl	37c0c <error@@Base+0x8708>
   3b430:	cmp.w	r0, #262144	; 0x40000
   3b434:	mov	r4, r0
   3b436:	str	r0, [sp, #4]
   3b438:	bhi.n	3b49c <error@@Base+0xbf98>
   3b43a:	mov	r0, r6
   3b43c:	bl	1de7c <__read_chk@plt+0x17418>
   3b440:	mov	r0, r6
   3b442:	add	r2, sp, #12
   3b444:	mov	r1, r4
   3b446:	bl	1e274 <__read_chk@plt+0x17810>
   3b44a:	mov	r6, r0
   3b44c:	str	r0, [sp, #4]
   3b44e:	cbnz	r0, 3b4b2 <error@@Base+0xbfae>
   3b450:	ldr	r2, [sp, #12]
   3b452:	mov	r1, r5
   3b454:	mov	r0, r8
   3b456:	mov	r3, r4
   3b458:	bl	362dc <error@@Base+0x6dd8>
   3b45c:	cmp	r0, r4
   3b45e:	bne.n	3b4cc <error@@Base+0xbfc8>
   3b460:	ldr	r2, [pc, #160]	; (3b504 <error@@Base+0xc000>)
   3b462:	ldr	r3, [pc, #144]	; (3b4f4 <error@@Base+0xbff0>)
   3b464:	add	r2, pc
   3b466:	ldr	r3, [r2, r3]
   3b468:	ldr	r2, [r3, #0]
   3b46a:	ldr	r3, [sp, #20]
   3b46c:	eors	r2, r3
   3b46e:	bne.n	3b4ec <error@@Base+0xbfe8>
   3b470:	mov	r0, r6
   3b472:	add	sp, #24
   3b474:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3b478:	blx	676c <__errno_location@plt>
   3b47c:	mov.w	r6, #4294967295	; 0xffffffff
   3b480:	ldr	r0, [r0, #0]
   3b482:	cmp	r0, #32
   3b484:	beq.n	3b460 <error@@Base+0xbf5c>
   3b486:	blx	5ad8 <strerror@plt+0x4>
   3b48a:	ldr	r1, [pc, #124]	; (3b508 <error@@Base+0xc004>)
   3b48c:	add	r1, pc
   3b48e:	adds	r1, #16
   3b490:	mov	r2, r0
   3b492:	ldr	r0, [pc, #120]	; (3b50c <error@@Base+0xc008>)
   3b494:	add	r0, pc
   3b496:	bl	2f504 <error@@Base>
   3b49a:	b.n	3b460 <error@@Base+0xbf5c>
   3b49c:	ldr	r1, [pc, #112]	; (3b510 <error@@Base+0xc00c>)
   3b49e:	mov	r2, r0
   3b4a0:	ldr	r0, [pc, #112]	; (3b514 <error@@Base+0xc010>)
   3b4a2:	mov.w	r6, #4294967295	; 0xffffffff
   3b4a6:	add	r1, pc
   3b4a8:	add	r0, pc
   3b4aa:	adds	r1, #16
   3b4ac:	bl	2f504 <error@@Base>
   3b4b0:	b.n	3b460 <error@@Base+0xbf5c>
   3b4b2:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3b4b6:	ldr	r1, [pc, #96]	; (3b518 <error@@Base+0xc014>)
   3b4b8:	mov.w	r6, #4294967295	; 0xffffffff
   3b4bc:	add	r1, pc
   3b4be:	adds	r1, #16
   3b4c0:	mov	r2, r0
   3b4c2:	ldr	r0, [pc, #88]	; (3b51c <error@@Base+0xc018>)
   3b4c4:	add	r0, pc
   3b4c6:	bl	2f504 <error@@Base>
   3b4ca:	b.n	3b460 <error@@Base+0xbf5c>
   3b4cc:	blx	676c <__errno_location@plt>
   3b4d0:	mov.w	r6, #4294967295	; 0xffffffff
   3b4d4:	ldr	r0, [r0, #0]
   3b4d6:	blx	5ad8 <strerror@plt+0x4>
   3b4da:	ldr	r1, [pc, #68]	; (3b520 <error@@Base+0xc01c>)
   3b4dc:	add	r1, pc
   3b4de:	adds	r1, #16
   3b4e0:	mov	r2, r0
   3b4e2:	ldr	r0, [pc, #64]	; (3b524 <error@@Base+0xc020>)
   3b4e4:	add	r0, pc
   3b4e6:	bl	2f504 <error@@Base>
   3b4ea:	b.n	3b460 <error@@Base+0xbf5c>
   3b4ec:	blx	620c <__stack_chk_fail@plt>
   3b4f0:	add	r4, pc, #576	; (adr r4, 3b734 <error@@Base+0xc230>)
   3b4f2:	movs	r5, r0
   3b4f4:	lsls	r4, r3, #25
   3b4f6:	movs	r0, r0
   3b4f8:	ldrh	r0, [r3, #14]
   3b4fa:	movs	r2, r0
   3b4fc:	add	r4, pc, #440	; (adr r4, 3b6b8 <error@@Base+0xc1b4>)
   3b4fe:	movs	r5, r0
   3b500:	lsls	r4, r6, #26
   3b502:	movs	r0, r0
   3b504:	add	r4, pc, #112	; (adr r4, 3b578 <error@@Base+0xc074>)
   3b506:	movs	r5, r0
   3b508:	ldrh	r4, [r4, #12]
   3b50a:	movs	r2, r0
   3b50c:	ldrh	r4, [r3, #10]
   3b50e:	movs	r2, r0
   3b510:	ldrh	r2, [r1, #12]
   3b512:	movs	r2, r0
   3b514:	ldrh	r4, [r3, #10]
   3b516:	movs	r2, r0
   3b518:	ldrh	r4, [r6, #10]
   3b51a:	movs	r2, r0
   3b51c:	ldr	r6, [sp, #144]	; 0x90
   3b51e:	movs	r1, r0
   3b520:	ldrh	r4, [r2, #10]
   3b522:	movs	r2, r0
   3b524:	ldrh	r4, [r7, #8]
   3b526:	movs	r2, r0
   3b528:	push	{r3, r4, r5, lr}
   3b52a:	ldr	r5, [sp, #16]
   3b52c:	ldr	r4, [r5, #0]
   3b52e:	cmp	r4, #8
   3b530:	bhi.n	3b540 <error@@Base+0xc03c>
   3b532:	tbb	[pc, r4]
   3b536:	adds	r6, r1, r4
   3b538:	adds	r4, #44	; 0x2c
   3b53a:	lsls	r5, r0, #20
   3b53c:	lsls	r5, r0, #20
   3b53e:	movs	r2, r7
   3b540:	movs	r4, #0
   3b542:	strb	r4, [r0, #0]
   3b544:	movs	r0, #0
   3b546:	strb	r0, [r1, #0]
   3b548:	movs	r1, #0
   3b54a:	str	r1, [r2, #0]
   3b54c:	mov	r0, r1
   3b54e:	str	r1, [r3, #0]
   3b550:	pop	{r3, r4, r5, pc}
   3b552:	movs	r4, #1
   3b554:	strb	r4, [r0, #0]
   3b556:	ldrb	r4, [r1, #0]
   3b558:	cbnz	r4, 3b572 <error@@Base+0xc06e>
   3b55a:	movs	r4, #1
   3b55c:	strb	r4, [r1, #0]
   3b55e:	ldrb	r1, [r0, #0]
   3b560:	cmp	r1, #0
   3b562:	beq.n	3b548 <error@@Base+0xc044>
   3b564:	movs	r1, #1
   3b566:	b.n	3b582 <error@@Base+0xc07e>
   3b568:	movs	r4, #2
   3b56a:	strb	r4, [r0, #0]
   3b56c:	ldrb	r4, [r1, #0]
   3b56e:	cmp	r4, #0
   3b570:	beq.n	3b55a <error@@Base+0xc056>
   3b572:	cmp	r4, #1
   3b574:	beq.n	3b564 <error@@Base+0xc060>
   3b576:	cmp	r4, #2
   3b578:	bne.n	3b544 <error@@Base+0xc040>
   3b57a:	ldrb	r1, [r0, #0]
   3b57c:	cmp	r1, #0
   3b57e:	beq.n	3b548 <error@@Base+0xc044>
   3b580:	movs	r1, #2
   3b582:	mov	r0, r5
   3b584:	bl	1f3f8 <__read_chk@plt+0x18994>
   3b588:	cbnz	r0, 3b5b6 <error@@Base+0xc0b2>
   3b58a:	movs	r0, #1
   3b58c:	pop	{r3, r4, r5, pc}
   3b58e:	movs	r4, #3
   3b590:	strb	r4, [r0, #0]
   3b592:	ldrb	r4, [r1, #0]
   3b594:	cmp	r4, #0
   3b596:	bne.n	3b572 <error@@Base+0xc06e>
   3b598:	movs	r4, #2
   3b59a:	strb	r4, [r1, #0]
   3b59c:	b.n	3b57a <error@@Base+0xc076>
   3b59e:	movs	r4, #4
   3b5a0:	strb	r4, [r0, #0]
   3b5a2:	ldrb	r4, [r1, #0]
   3b5a4:	cmp	r4, #0
   3b5a6:	beq.n	3b598 <error@@Base+0xc094>
   3b5a8:	b.n	3b572 <error@@Base+0xc06e>
   3b5aa:	movs	r4, #5
   3b5ac:	strb	r4, [r0, #0]
   3b5ae:	ldrb	r4, [r1, #0]
   3b5b0:	cmp	r4, #0
   3b5b2:	beq.n	3b598 <error@@Base+0xc094>
   3b5b4:	b.n	3b572 <error@@Base+0xc06e>
   3b5b6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3b5ba:	ldr	r1, [pc, #12]	; (3b5c8 <error@@Base+0xc0c4>)
   3b5bc:	add	r1, pc
   3b5be:	mov	r2, r0
   3b5c0:	ldr	r0, [pc, #8]	; (3b5cc <error@@Base+0xc0c8>)
   3b5c2:	add	r0, pc
   3b5c4:	bl	2dd68 <__read_chk@plt+0x27304>
   3b5c8:	ldrh	r0, [r2, #26]
   3b5ca:	movs	r2, r0
   3b5cc:	ldrh	r6, [r1, #4]
   3b5ce:	movs	r2, r0
   3b5d0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b5d4:	mov	r5, r2
   3b5d6:	vpush	{d8-d9}
   3b5da:	mov	r6, r0
   3b5dc:	ldr	r1, [pc, #676]	; (3b884 <error@@Base+0xc380>)
   3b5de:	movs	r4, #0
   3b5e0:	ldr	r0, [pc, #676]	; (3b888 <error@@Base+0xc384>)
   3b5e2:	add	r1, pc
   3b5e4:	sub	sp, #68	; 0x44
   3b5e6:	add	r0, pc
   3b5e8:	str	r2, [sp, #8]
   3b5ea:	ldr	r2, [pc, #672]	; (3b88c <error@@Base+0xc388>)
   3b5ec:	str	r3, [sp, #12]
   3b5ee:	ldr	r2, [r1, r2]
   3b5f0:	ldr	r2, [r2, #0]
   3b5f2:	str	r2, [sp, #60]	; 0x3c
   3b5f4:	mov.w	r2, #0
   3b5f8:	str	r4, [r3, #0]
   3b5fa:	str	r4, [sp, #20]
   3b5fc:	strb.w	r4, [sp, #19]
   3b600:	bl	2f6e0 <error@@Base+0x1dc>
   3b604:	cmp	r5, #0
   3b606:	beq.w	3b874 <error@@Base+0xc370>
   3b60a:	cmp	r6, #0
   3b60c:	beq.w	3b866 <error@@Base+0xc362>
   3b610:	add.w	sl, sp, #28
   3b614:	add.w	r9, sp, #24
   3b618:	mov	r1, r4
   3b61a:	mov	r0, r6
   3b61c:	mov	r2, sl
   3b61e:	mov	r3, r9
   3b620:	str	r4, [sp, #32]
   3b622:	strd	r4, r4, [sp, #40]	; 0x28
   3b626:	strd	r4, r4, [sp, #48]	; 0x30
   3b62a:	str	r4, [sp, #56]	; 0x38
   3b62c:	movs	r4, #2
   3b62e:	str	r4, [sp, #36]	; 0x24
   3b630:	movs	r4, #4
   3b632:	str	r4, [sp, #28]
   3b634:	blx	5934 <getaddrinfo@plt>
   3b638:	cmp	r0, #0
   3b63a:	beq.w	3b852 <error@@Base+0xc34e>
   3b63e:	movs	r3, #1
   3b640:	add	r2, sp, #20
   3b642:	mov	r0, r6
   3b644:	str	r2, [sp, #0]
   3b646:	mov	r1, r3
   3b648:	movs	r2, #44	; 0x2c
   3b64a:	bl	50ad4 <__b64_pton@@Base+0x207c>
   3b64e:	cmp	r0, #0
   3b650:	bne.w	3b758 <error@@Base+0xc254>
   3b654:	ldr	r3, [sp, #20]
   3b656:	ldr	r2, [r3, #0]
   3b658:	lsls	r2, r2, #31
   3b65a:	bmi.w	3b796 <error@@Base+0xc292>
   3b65e:	ldr	r0, [pc, #560]	; (3b890 <error@@Base+0xc38c>)
   3b660:	ldr	r1, [r3, #16]
   3b662:	add	r0, pc
   3b664:	bl	2f638 <error@@Base+0x134>
   3b668:	add.w	r3, sp, #18
   3b66c:	add.w	fp, sp, #19
   3b670:	mov	r2, r9
   3b672:	vmov	s17, r3
   3b676:	mov	r0, r3
   3b678:	ldr	r3, [sp, #8]
   3b67a:	mov	r1, fp
   3b67c:	str	r3, [sp, #0]
   3b67e:	mov	r3, sl
   3b680:	bl	3b528 <error@@Base+0xc024>
   3b684:	cmp	r0, #0
   3b686:	beq.w	3b83e <error@@Base+0xc33a>
   3b68a:	ldr	r3, [sp, #20]
   3b68c:	ldr	r2, [r3, #16]
   3b68e:	cmp	r2, #0
   3b690:	beq.w	3b7be <error@@Base+0xc2ba>
   3b694:	ldr	r1, [sp, #12]
   3b696:	ldr	r2, [r1, #0]
   3b698:	orr.w	r2, r2, #1
   3b69c:	str	r2, [r1, #0]
   3b69e:	ldr	r2, [r3, #16]
   3b6a0:	cmp	r2, #0
   3b6a2:	beq.w	3b7be <error@@Base+0xc2ba>
   3b6a6:	ldr	r2, [pc, #492]	; (3b894 <error@@Base+0xc390>)
   3b6a8:	movs	r4, #0
   3b6aa:	add	r2, pc
   3b6ac:	vmov	s16, r2
   3b6b0:	ldr	r2, [pc, #484]	; (3b898 <error@@Base+0xc394>)
   3b6b2:	add	r2, pc
   3b6b4:	vmov	s18, r2
   3b6b8:	b.n	3b6f6 <error@@Base+0xc1f2>
   3b6ba:	ldr	r0, [sp, #24]
   3b6bc:	strb.w	r7, [sp, #19]
   3b6c0:	blx	5904 <free@plt+0x4>
   3b6c4:	ldr	r3, [sp, #8]
   3b6c6:	mov	r2, r9
   3b6c8:	vmov	r0, s17
   3b6cc:	mov	r1, fp
   3b6ce:	str	r3, [sp, #0]
   3b6d0:	mov	r3, sl
   3b6d2:	bl	3b528 <error@@Base+0xc024>
   3b6d6:	cmp	r0, #0
   3b6d8:	beq.w	3b7fe <error@@Base+0xc2fa>
   3b6dc:	ldrb.w	r3, [sp, #18]
   3b6e0:	cmp	r3, r8
   3b6e2:	beq.w	3b7f2 <error@@Base+0xc2ee>
   3b6e6:	mov	r0, r6
   3b6e8:	adds	r4, #1
   3b6ea:	blx	5904 <free@plt+0x4>
   3b6ee:	ldr	r3, [sp, #20]
   3b6f0:	ldr	r2, [r3, #16]
   3b6f2:	cmp	r2, r4
   3b6f4:	bls.n	3b7be <error@@Base+0xc2ba>
   3b6f6:	ldr	r3, [r3, #28]
   3b6f8:	add.w	r2, r3, r4, lsl #3
   3b6fc:	ldr.w	r0, [r3, r4, lsl #3]
   3b700:	cmp	r0, #1
   3b702:	ble.n	3b7ac <error@@Base+0xc2a8>
   3b704:	mvn.w	r1, #1
   3b708:	ldr	r6, [r2, #4]
   3b70a:	bl	54314 <mkdtemp@@Base+0x2338>
   3b70e:	ldrb.w	r8, [r6]
   3b712:	ldrb	r7, [r6, #1]
   3b714:	mov	r5, r0
   3b716:	cmp	r0, #0
   3b718:	beq.n	3b7e6 <error@@Base+0xc2e2>
   3b71a:	bl	359e8 <error@@Base+0x64e4>
   3b71e:	adds	r1, r6, #2
   3b720:	mov	r2, r5
   3b722:	mov	r6, r0
   3b724:	blx	6524 <memcpy@plt+0x4>
   3b728:	ldrb.w	r3, [sp, #19]
   3b72c:	cmp	r3, r7
   3b72e:	bne.n	3b6ba <error@@Base+0xc1b6>
   3b730:	ldrb.w	r3, [sp, #18]
   3b734:	cmp	r3, r8
   3b736:	bne.n	3b6e6 <error@@Base+0xc1e2>
   3b738:	ldr	r3, [sp, #28]
   3b73a:	cmp	r3, r5
   3b73c:	bne.n	3b6e6 <error@@Base+0xc1e2>
   3b73e:	ldr	r0, [sp, #24]
   3b740:	mov	r2, r5
   3b742:	mov	r1, r6
   3b744:	bl	5299c <mkdtemp@@Base+0x9c0>
   3b748:	cmp	r0, #0
   3b74a:	bne.n	3b6e6 <error@@Base+0xc1e2>
   3b74c:	ldr	r2, [sp, #12]
   3b74e:	ldr	r3, [r2, #0]
   3b750:	orr.w	r3, r3, #2
   3b754:	str	r3, [r2, #0]
   3b756:	b.n	3b6e6 <error@@Base+0xc1e2>
   3b758:	subs	r0, #1
   3b75a:	cmp	r0, #4
   3b75c:	bhi.w	3b87c <error@@Base+0xc378>
   3b760:	tbb	[pc, r0]
   3b764:	ldr	r3, [r0, #32]
   3b766:	str	r7, [r4, #68]	; 0x44
   3b768:	lsls	r1, r4, #1
   3b76a:	ldr	r1, [pc, #304]	; (3b89c <error@@Base+0xc398>)
   3b76c:	add	r1, pc
   3b76e:	ldr	r0, [pc, #304]	; (3b8a0 <error@@Base+0xc39c>)
   3b770:	mov.w	r4, #4294967295	; 0xffffffff
   3b774:	add	r0, pc
   3b776:	bl	2f5e4 <error@@Base+0xe0>
   3b77a:	ldr	r2, [pc, #296]	; (3b8a4 <error@@Base+0xc3a0>)
   3b77c:	ldr	r3, [pc, #268]	; (3b88c <error@@Base+0xc388>)
   3b77e:	add	r2, pc
   3b780:	ldr	r3, [r2, r3]
   3b782:	ldr	r2, [r3, #0]
   3b784:	ldr	r3, [sp, #60]	; 0x3c
   3b786:	eors	r2, r3
   3b788:	bne.n	3b870 <error@@Base+0xc36c>
   3b78a:	mov	r0, r4
   3b78c:	add	sp, #68	; 0x44
   3b78e:	vpop	{d8-d9}
   3b792:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b796:	ldr	r1, [sp, #12]
   3b798:	ldr	r0, [pc, #268]	; (3b8a8 <error@@Base+0xc3a4>)
   3b79a:	ldr	r2, [r1, #0]
   3b79c:	add	r0, pc
   3b79e:	orr.w	r2, r2, #4
   3b7a2:	str	r2, [r1, #0]
   3b7a4:	ldr	r1, [r3, #16]
   3b7a6:	bl	2f638 <error@@Base+0x134>
   3b7aa:	b.n	3b668 <error@@Base+0xc164>
   3b7ac:	vmov	r0, s16
   3b7b0:	adds	r4, #1
   3b7b2:	bl	2f5e4 <error@@Base+0xe0>
   3b7b6:	ldr	r3, [sp, #20]
   3b7b8:	ldr	r2, [r3, #16]
   3b7ba:	cmp	r2, r4
   3b7bc:	bhi.n	3b6f6 <error@@Base+0xc1f2>
   3b7be:	ldr	r0, [sp, #24]
   3b7c0:	blx	5904 <free@plt+0x4>
   3b7c4:	ldr	r0, [sp, #20]
   3b7c6:	bl	50a58 <__b64_pton@@Base+0x2000>
   3b7ca:	ldr	r3, [sp, #12]
   3b7cc:	ldr	r3, [r3, #0]
   3b7ce:	ands.w	r4, r3, #1
   3b7d2:	beq.n	3b81c <error@@Base+0xc318>
   3b7d4:	ands.w	r4, r3, #2
   3b7d8:	beq.n	3b812 <error@@Base+0xc30e>
   3b7da:	ldr	r0, [pc, #208]	; (3b8ac <error@@Base+0xc3a8>)
   3b7dc:	movs	r4, #0
   3b7de:	add	r0, pc
   3b7e0:	bl	2f638 <error@@Base+0x134>
   3b7e4:	b.n	3b77a <error@@Base+0xc276>
   3b7e6:	vmov	r0, s18
   3b7ea:	bl	35a94 <error@@Base+0x6590>
   3b7ee:	mov	r6, r0
   3b7f0:	b.n	3b728 <error@@Base+0xc224>
   3b7f2:	ldrb.w	r3, [sp, #19]
   3b7f6:	cmp	r3, r7
   3b7f8:	bne.w	3b6e6 <error@@Base+0xc1e2>
   3b7fc:	b.n	3b738 <error@@Base+0xc234>
   3b7fe:	ldr	r0, [pc, #176]	; (3b8b0 <error@@Base+0xc3ac>)
   3b800:	mov.w	r4, #4294967295	; 0xffffffff
   3b804:	add	r0, pc
   3b806:	bl	2f504 <error@@Base>
   3b80a:	ldr	r0, [sp, #20]
   3b80c:	bl	50a58 <__b64_pton@@Base+0x2000>
   3b810:	b.n	3b77a <error@@Base+0xc276>
   3b812:	ldr	r0, [pc, #160]	; (3b8b4 <error@@Base+0xc3b0>)
   3b814:	add	r0, pc
   3b816:	bl	2f638 <error@@Base+0x134>
   3b81a:	b.n	3b77a <error@@Base+0xc276>
   3b81c:	ldr	r0, [pc, #152]	; (3b8b8 <error@@Base+0xc3b4>)
   3b81e:	add	r0, pc
   3b820:	bl	2f638 <error@@Base+0x134>
   3b824:	b.n	3b77a <error@@Base+0xc276>
   3b826:	ldr	r1, [pc, #148]	; (3b8bc <error@@Base+0xc3b8>)
   3b828:	add	r1, pc
   3b82a:	b.n	3b76e <error@@Base+0xc26a>
   3b82c:	ldr	r1, [pc, #144]	; (3b8c0 <error@@Base+0xc3bc>)
   3b82e:	add	r1, pc
   3b830:	b.n	3b76e <error@@Base+0xc26a>
   3b832:	ldr	r1, [pc, #144]	; (3b8c4 <error@@Base+0xc3c0>)
   3b834:	add	r1, pc
   3b836:	b.n	3b76e <error@@Base+0xc26a>
   3b838:	ldr	r1, [pc, #140]	; (3b8c8 <error@@Base+0xc3c4>)
   3b83a:	add	r1, pc
   3b83c:	b.n	3b76e <error@@Base+0xc26a>
   3b83e:	ldr	r0, [pc, #140]	; (3b8cc <error@@Base+0xc3c8>)
   3b840:	mov.w	r4, #4294967295	; 0xffffffff
   3b844:	add	r0, pc
   3b846:	bl	2f504 <error@@Base>
   3b84a:	ldr	r0, [sp, #20]
   3b84c:	bl	50a58 <__b64_pton@@Base+0x2000>
   3b850:	b.n	3b77a <error@@Base+0xc276>
   3b852:	ldr	r0, [sp, #24]
   3b854:	blx	58dc <freeaddrinfo@plt>
   3b858:	ldr	r0, [pc, #116]	; (3b8d0 <error@@Base+0xc3cc>)
   3b85a:	mov.w	r4, #4294967295	; 0xffffffff
   3b85e:	add	r0, pc
   3b860:	bl	2f638 <error@@Base+0x134>
   3b864:	b.n	3b77a <error@@Base+0xc276>
   3b866:	ldr	r0, [pc, #108]	; (3b8d4 <error@@Base+0xc3d0>)
   3b868:	add	r0, pc
   3b86a:	bl	2f504 <error@@Base>
   3b86e:	b.n	3b858 <error@@Base+0xc354>
   3b870:	blx	620c <__stack_chk_fail@plt>
   3b874:	ldr	r0, [pc, #96]	; (3b8d8 <error@@Base+0xc3d4>)
   3b876:	add	r0, pc
   3b878:	bl	2dd68 <__read_chk@plt+0x27304>
   3b87c:	ldr	r1, [pc, #92]	; (3b8dc <error@@Base+0xc3d8>)
   3b87e:	add	r1, pc
   3b880:	b.n	3b76e <error@@Base+0xc26a>
   3b882:	nop
   3b884:	add	r2, pc, #632	; (adr r2, 3bb00 <error@@Base+0xc5fc>)
   3b886:	movs	r5, r0
   3b888:	ldrh	r6, [r4, #6]
   3b88a:	movs	r2, r0
   3b88c:	lsls	r4, r3, #25
   3b88e:	movs	r0, r0
   3b890:	ldrh	r2, [r5, #8]
   3b892:	movs	r2, r0
   3b894:	ldrh	r2, [r6, #8]
   3b896:	movs	r2, r0
   3b898:	ldrb	r2, [r5, #19]
   3b89a:	movs	r2, r0
   3b89c:	strh	r0, [r2, #58]	; 0x3a
   3b89e:	movs	r2, r0
   3b8a0:	strh	r4, [r3, #62]	; 0x3e
   3b8a2:	movs	r2, r0
   3b8a4:	add	r1, pc, #8	; (adr r1, 3b8b0 <error@@Base+0xc3ac>)
   3b8a6:	movs	r5, r0
   3b8a8:	strh	r4, [r1, #62]	; 0x3e
   3b8aa:	movs	r2, r0
   3b8ac:	ldrh	r6, [r0, #2]
   3b8ae:	movs	r2, r0
   3b8b0:	strh	r4, [r7, #62]	; 0x3e
   3b8b2:	movs	r2, r0
   3b8b4:	ldrh	r4, [r7, #0]
   3b8b6:	movs	r2, r0
   3b8b8:	ldrh	r2, [r4, #2]
   3b8ba:	movs	r2, r0
   3b8bc:	strh	r4, [r3, #50]	; 0x32
   3b8be:	movs	r2, r0
   3b8c0:	strh	r2, [r0, #50]	; 0x32
   3b8c2:	movs	r2, r0
   3b8c4:	strh	r4, [r6, #50]	; 0x32
   3b8c6:	movs	r2, r0
   3b8c8:	strh	r6, [r3, #50]	; 0x32
   3b8ca:	movs	r2, r0
   3b8cc:	strh	r0, [r6, #58]	; 0x3a
   3b8ce:	movs	r2, r0
   3b8d0:	strh	r6, [r0, #54]	; 0x36
   3b8d2:	movs	r2, r0
   3b8d4:	strh	r4, [r1, #52]	; 0x34
   3b8d6:	movs	r2, r0
   3b8d8:	strh	r2, [r5, #50]	; 0x32
   3b8da:	movs	r2, r0
   3b8dc:	movs	r1, #74	; 0x4a
   3b8de:	movs	r2, r0
   3b8e0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b8e4:	sub	sp, #60	; 0x3c
   3b8e6:	mov	r5, r2
   3b8e8:	ldr	r2, [pc, #240]	; (3b9dc <error@@Base+0xc4d8>)
   3b8ea:	str	r3, [sp, #28]
   3b8ec:	add.w	fp, sp, #48	; 0x30
   3b8f0:	ldr	r3, [pc, #236]	; (3b9e0 <error@@Base+0xc4dc>)
   3b8f2:	add	r2, pc
   3b8f4:	strd	r1, r0, [sp, #20]
   3b8f8:	add.w	sl, sp, #44	; 0x2c
   3b8fc:	ldr	r7, [pc, #228]	; (3b9e4 <error@@Base+0xc4e0>)
   3b8fe:	add.w	r9, sp, #43	; 0x2b
   3b902:	ldr	r3, [r2, r3]
   3b904:	add.w	r8, sp, #42	; 0x2a
   3b908:	add	r7, pc
   3b90a:	movs	r6, #1
   3b90c:	ldr	r3, [r3, #0]
   3b90e:	str	r3, [sp, #52]	; 0x34
   3b910:	mov.w	r3, #0
   3b914:	ldr	r3, [pc, #208]	; (3b9e8 <error@@Base+0xc4e4>)
   3b916:	movs	r4, #0
   3b918:	strb.w	r4, [sp, #42]	; 0x2a
   3b91c:	add	r3, pc
   3b91e:	str	r3, [sp, #32]
   3b920:	ldr	r3, [pc, #200]	; (3b9ec <error@@Base+0xc4e8>)
   3b922:	add	r3, pc
   3b924:	str	r3, [sp, #36]	; 0x24
   3b926:	ldr	r3, [sp, #20]
   3b928:	mov	r2, sl
   3b92a:	mov	r1, r9
   3b92c:	mov	r0, r8
   3b92e:	strb.w	r6, [sp, #43]	; 0x2b
   3b932:	str	r3, [sp, #0]
   3b934:	mov	r3, fp
   3b936:	bl	3b528 <error@@Base+0xc024>
   3b93a:	cbnz	r0, 3b960 <error@@Base+0xc45c>
   3b93c:	cmp	r6, #2
   3b93e:	bne.n	3b95c <error@@Base+0xc458>
   3b940:	cmp	r4, #0
   3b942:	beq.n	3b9c6 <error@@Base+0xc4c2>
   3b944:	ldr	r2, [pc, #168]	; (3b9f0 <error@@Base+0xc4ec>)
   3b946:	ldr	r3, [pc, #152]	; (3b9e0 <error@@Base+0xc4dc>)
   3b948:	add	r2, pc
   3b94a:	ldr	r3, [r2, r3]
   3b94c:	ldr	r2, [r3, #0]
   3b94e:	ldr	r3, [sp, #52]	; 0x34
   3b950:	eors	r2, r3
   3b952:	bne.n	3b9d6 <error@@Base+0xc4d2>
   3b954:	mov	r0, r4
   3b956:	add	sp, #60	; 0x3c
   3b958:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b95c:	movs	r6, #2
   3b95e:	b.n	3b926 <error@@Base+0xc422>
   3b960:	ldr	r1, [sp, #28]
   3b962:	ldrb.w	r2, [sp, #42]	; 0x2a
   3b966:	ldrb.w	r3, [sp, #43]	; 0x2b
   3b96a:	cbnz	r1, 3b9aa <error@@Base+0xc4a6>
   3b96c:	str	r3, [sp, #4]
   3b96e:	movs	r1, #1
   3b970:	str	r2, [sp, #0]
   3b972:	mov	r0, r5
   3b974:	ldr	r3, [sp, #24]
   3b976:	ldr	r2, [sp, #32]
   3b978:	blx	5d00 <__fprintf_chk@plt>
   3b97c:	ldr	r3, [sp, #48]	; 0x30
   3b97e:	movs	r4, #0
   3b980:	cbz	r3, 3b998 <error@@Base+0xc494>
   3b982:	ldr	r3, [sp, #44]	; 0x2c
   3b984:	movs	r1, #1
   3b986:	mov	r2, r7
   3b988:	mov	r0, r5
   3b98a:	ldrb	r3, [r3, r4]
   3b98c:	add	r4, r1
   3b98e:	blx	5d00 <__fprintf_chk@plt>
   3b992:	ldr	r3, [sp, #48]	; 0x30
   3b994:	cmp	r3, r4
   3b996:	bhi.n	3b982 <error@@Base+0xc47e>
   3b998:	mov	r1, r5
   3b99a:	movs	r0, #10
   3b99c:	blx	64d4 <fputc@plt+0x4>
   3b9a0:	ldr	r0, [sp, #44]	; 0x2c
   3b9a2:	blx	5904 <free@plt+0x4>
   3b9a6:	movs	r4, #1
   3b9a8:	b.n	3b93c <error@@Base+0xc438>
   3b9aa:	ldr	r1, [sp, #48]	; 0x30
   3b9ac:	movs	r0, #44	; 0x2c
   3b9ae:	str	r3, [sp, #12]
   3b9b0:	adds	r1, #2
   3b9b2:	str	r2, [sp, #8]
   3b9b4:	str	r0, [sp, #0]
   3b9b6:	mov	r0, r5
   3b9b8:	str	r1, [sp, #4]
   3b9ba:	movs	r1, #1
   3b9bc:	ldr	r3, [sp, #24]
   3b9be:	ldr	r2, [sp, #36]	; 0x24
   3b9c0:	blx	5d00 <__fprintf_chk@plt>
   3b9c4:	b.n	3b97c <error@@Base+0xc478>
   3b9c6:	ldr	r1, [pc, #44]	; (3b9f4 <error@@Base+0xc4f0>)
   3b9c8:	ldr	r0, [pc, #44]	; (3b9f8 <error@@Base+0xc4f4>)
   3b9ca:	add	r1, pc
   3b9cc:	add	r0, pc
   3b9ce:	adds	r1, #16
   3b9d0:	bl	2f504 <error@@Base>
   3b9d4:	b.n	3b944 <error@@Base+0xc440>
   3b9d6:	blx	620c <__stack_chk_fail@plt>
   3b9da:	nop
   3b9dc:	ldr	r7, [sp, #568]	; 0x238
   3b9de:	movs	r5, r0
   3b9e0:	lsls	r4, r3, #25
   3b9e2:	movs	r0, r0
   3b9e4:	bcs.n	3bac8 <error@@Base+0xc5c4>
   3b9e6:	movs	r1, r0
   3b9e8:	strh	r4, [r5, #60]	; 0x3c
   3b9ea:	movs	r2, r0
   3b9ec:	strh	r6, [r0, #60]	; 0x3c
   3b9ee:	movs	r2, r0
   3b9f0:	ldr	r7, [sp, #224]	; 0xe0
   3b9f2:	movs	r5, r0
   3b9f4:	strh	r2, [r0, #58]	; 0x3a
   3b9f6:	movs	r2, r0
   3b9f8:	strh	r0, [r2, #56]	; 0x38
   3b9fa:	movs	r2, r0
   3b9fc:	ldr	r2, [pc, #124]	; (3ba7c <error@@Base+0xc578>)
   3b9fe:	ldr	r3, [pc, #128]	; (3ba80 <error@@Base+0xc57c>)
   3ba00:	add	r2, pc
   3ba02:	push	{lr}
   3ba04:	sub	sp, #68	; 0x44
   3ba06:	ldr	r3, [r2, r3]
   3ba08:	ldr	r3, [r3, #0]
   3ba0a:	str	r3, [sp, #60]	; 0x3c
   3ba0c:	mov.w	r3, #0
   3ba10:	bl	4e860 <setlogin@@Base+0xb4>
   3ba14:	blx	5d30 <OpenSSL_version_num@plt>
   3ba18:	mov	r1, r0
   3ba1a:	movw	r0, #4207	; 0x106f
   3ba1e:	movt	r0, #4112	; 0x1010
   3ba22:	bl	4e824 <setlogin@@Base+0x78>
   3ba26:	cbz	r0, 3ba5a <error@@Base+0xc556>
   3ba28:	blx	594c <RAND_status@plt>
   3ba2c:	cmp	r0, #1
   3ba2e:	bne.n	3ba74 <error@@Base+0xc570>
   3ba30:	add	r0, sp, #12
   3ba32:	movs	r1, #48	; 0x30
   3ba34:	str	r0, [sp, #4]
   3ba36:	bl	4e520 <error@@Base+0x1f01c>
   3ba3a:	movs	r2, #48	; 0x30
   3ba3c:	ldr	r0, [sp, #4]
   3ba3e:	mov	r1, r2
   3ba40:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3ba44:	ldr	r2, [pc, #60]	; (3ba84 <error@@Base+0xc580>)
   3ba46:	ldr	r3, [pc, #56]	; (3ba80 <error@@Base+0xc57c>)
   3ba48:	add	r2, pc
   3ba4a:	ldr	r3, [r2, r3]
   3ba4c:	ldr	r2, [r3, #0]
   3ba4e:	ldr	r3, [sp, #60]	; 0x3c
   3ba50:	eors	r2, r3
   3ba52:	bne.n	3ba70 <error@@Base+0xc56c>
   3ba54:	add	sp, #68	; 0x44
   3ba56:	ldr.w	pc, [sp], #4
   3ba5a:	blx	5d30 <OpenSSL_version_num@plt>
   3ba5e:	movw	r1, #4207	; 0x106f
   3ba62:	movt	r1, #4112	; 0x1010
   3ba66:	mov	r2, r0
   3ba68:	ldr	r0, [pc, #28]	; (3ba88 <error@@Base+0xc584>)
   3ba6a:	add	r0, pc
   3ba6c:	bl	2dd68 <__read_chk@plt+0x27304>
   3ba70:	blx	620c <__stack_chk_fail@plt>
   3ba74:	ldr	r0, [pc, #20]	; (3ba8c <error@@Base+0xc588>)
   3ba76:	add	r0, pc
   3ba78:	bl	2dd68 <__read_chk@plt+0x27304>
   3ba7c:	ldr	r6, [sp, #512]	; 0x200
   3ba7e:	movs	r5, r0
   3ba80:	lsls	r4, r3, #25
   3ba82:	movs	r0, r0
   3ba84:	ldr	r6, [sp, #224]	; 0xe0
   3ba86:	movs	r5, r0
   3ba88:	strh	r2, [r0, #54]	; 0x36
   3ba8a:	movs	r2, r0
   3ba8c:	strh	r2, [r6, #54]	; 0x36
   3ba8e:	movs	r2, r0
   3ba90:	ldr	r3, [pc, #12]	; (3baa0 <error@@Base+0xc59c>)
   3ba92:	add	r3, pc
   3ba94:	ldr	r0, [r3, #0]
   3ba96:	subs	r0, #0
   3ba98:	it	ne
   3ba9a:	movne	r0, #1
   3ba9c:	bx	lr
   3ba9e:	nop
   3baa0:	cbnz	r6, 3bada <error@@Base+0xc5d6>
   3baa2:	movs	r5, r0
   3baa4:	ldr.w	ip, [pc, #64]	; 3bae8 <error@@Base+0xc5e4>
   3baa8:	ldr	r3, [pc, #64]	; (3baec <error@@Base+0xc5e8>)
   3baaa:	add	ip, pc
   3baac:	push	{r4, lr}
   3baae:	sub	sp, #16
   3bab0:	ldr.w	r3, [ip, r3]
   3bab4:	mov	r4, r1
   3bab6:	add	r2, sp, #8
   3bab8:	add	r1, sp, #4
   3baba:	ldr	r3, [r3, #0]
   3babc:	str	r3, [sp, #12]
   3babe:	mov.w	r3, #0
   3bac2:	bl	23fe0 <__read_chk@plt+0x1d57c>
   3bac6:	cbnz	r0, 3bad0 <error@@Base+0xc5cc>
   3bac8:	ldrd	r2, r3, [sp, #4]
   3bacc:	strd	r3, r2, [r4]
   3bad0:	ldr	r2, [pc, #28]	; (3baf0 <error@@Base+0xc5ec>)
   3bad2:	ldr	r3, [pc, #24]	; (3baec <error@@Base+0xc5e8>)
   3bad4:	add	r2, pc
   3bad6:	ldr	r3, [r2, r3]
   3bad8:	ldr	r2, [r3, #0]
   3bada:	ldr	r3, [sp, #12]
   3badc:	eors	r2, r3
   3bade:	bne.n	3bae4 <error@@Base+0xc5e0>
   3bae0:	add	sp, #16
   3bae2:	pop	{r4, pc}
   3bae4:	blx	620c <__stack_chk_fail@plt>
   3bae8:	ldr	r5, [sp, #856]	; 0x358
   3baea:	movs	r5, r0
   3baec:	lsls	r4, r3, #25
   3baee:	movs	r0, r0
   3baf0:	ldr	r5, [sp, #688]	; 0x2b0
   3baf2:	movs	r5, r0
   3baf4:	ldr.w	ip, [pc, #64]	; 3bb38 <error@@Base+0xc634>
   3baf8:	ldr	r3, [pc, #64]	; (3bb3c <error@@Base+0xc638>)
   3bafa:	add	ip, pc
   3bafc:	push	{r4, lr}
   3bafe:	sub	sp, #16
   3bb00:	ldr.w	r3, [ip, r3]
   3bb04:	mov	r4, r1
   3bb06:	add	r2, sp, #8
   3bb08:	add	r1, sp, #4
   3bb0a:	ldr	r3, [r3, #0]
   3bb0c:	str	r3, [sp, #12]
   3bb0e:	mov.w	r3, #0
   3bb12:	bl	324f8 <error@@Base+0x2ff4>
   3bb16:	cbnz	r0, 3bb20 <error@@Base+0xc61c>
   3bb18:	ldrd	r2, r3, [sp, #4]
   3bb1c:	strd	r3, r2, [r4]
   3bb20:	ldr	r2, [pc, #28]	; (3bb40 <error@@Base+0xc63c>)
   3bb22:	ldr	r3, [pc, #24]	; (3bb3c <error@@Base+0xc638>)
   3bb24:	add	r2, pc
   3bb26:	ldr	r3, [r2, r3]
   3bb28:	ldr	r2, [r3, #0]
   3bb2a:	ldr	r3, [sp, #12]
   3bb2c:	eors	r2, r3
   3bb2e:	bne.n	3bb34 <error@@Base+0xc630>
   3bb30:	add	sp, #16
   3bb32:	pop	{r4, pc}
   3bb34:	blx	620c <__stack_chk_fail@plt>
   3bb38:	ldr	r5, [sp, #536]	; 0x218
   3bb3a:	movs	r5, r0
   3bb3c:	lsls	r4, r3, #25
   3bb3e:	movs	r0, r0
   3bb40:	ldr	r5, [sp, #368]	; 0x170
   3bb42:	movs	r5, r0
   3bb44:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bb48:	mov	r9, r0
   3bb4a:	vpush	{d8-d10}
   3bb4e:	ldr	r4, [pc, #668]	; (3bdec <error@@Base+0xc8e8>)
   3bb50:	vmov	s16, r2
   3bb54:	ldr	r2, [pc, #664]	; (3bdf0 <error@@Base+0xc8ec>)
   3bb56:	vmov	s17, r3
   3bb5a:	ldr	r3, [pc, #664]	; (3bdf4 <error@@Base+0xc8f0>)
   3bb5c:	sub	sp, #108	; 0x6c
   3bb5e:	add	r2, pc
   3bb60:	add	r4, pc
   3bb62:	str	r1, [sp, #8]
   3bb64:	ldr	r3, [r2, r3]
   3bb66:	ldr	r5, [r4, #0]
   3bb68:	ldr	r3, [r3, #0]
   3bb6a:	str	r3, [sp, #100]	; 0x64
   3bb6c:	mov.w	r3, #0
   3bb70:	ldr	r3, [sp, #168]	; 0xa8
   3bb72:	vmov	s18, r3
   3bb76:	cbz	r5, 3bb90 <error@@Base+0xc68c>
   3bb78:	ldr	r0, [r5, #0]
   3bb7a:	mov	r4, r5
   3bb7c:	cbz	r0, 3bb8a <error@@Base+0xc686>
   3bb7e:	blx	5904 <free@plt+0x4>
   3bb82:	ldr.w	r0, [r4, #8]!
   3bb86:	cmp	r0, #0
   3bb88:	bne.n	3bb7e <error@@Base+0xc67a>
   3bb8a:	mov	r0, r5
   3bb8c:	blx	5904 <free@plt+0x4>
   3bb90:	ldr.w	r3, [r9]
   3bb94:	adds	r3, #1
   3bb96:	lsls	r0, r3, #3
   3bb98:	bl	359e8 <error@@Base+0x64e4>
   3bb9c:	ldr	r3, [pc, #600]	; (3bdf8 <error@@Base+0xc8f4>)
   3bb9e:	add	r3, pc
   3bba0:	str	r0, [r3, #0]
   3bba2:	bl	1dbe8 <__read_chk@plt+0x17184>
   3bba6:	mov	r4, r0
   3bba8:	cmp	r0, #0
   3bbaa:	beq.w	3bdda <error@@Base+0xc8d6>
   3bbae:	vmov	r0, s18
   3bbb2:	bl	35a94 <error@@Base+0x6590>
   3bbb6:	ldr.w	r2, [r9]
   3bbba:	mov	r5, r2
   3bbbc:	vmov	s19, r0
   3bbc0:	str	r0, [sp, #28]
   3bbc2:	cmp	r2, #0
   3bbc4:	beq.w	3bd44 <error@@Base+0xc840>
   3bbc8:	ldr	r3, [pc, #560]	; (3bdfc <error@@Base+0xc8f8>)
   3bbca:	ldr.w	fp, [pc, #564]	; 3be00 <error@@Base+0xc8fc>
   3bbce:	add	r3, pc
   3bbd0:	add	fp, pc
   3bbd2:	vmov	s20, r3
   3bbd6:	movs	r3, #0
   3bbd8:	mov	r5, r3
   3bbda:	str	r3, [sp, #12]
   3bbdc:	mvn.w	r3, #1
   3bbe0:	str	r3, [sp, #16]
   3bbe2:	b.n	3bbf0 <error@@Base+0xc6ec>
   3bbe4:	ldr.w	r2, [r9]
   3bbe8:	adds	r5, #1
   3bbea:	cmp	r2, r5
   3bbec:	bls.w	3bd40 <error@@Base+0xc83c>
   3bbf0:	ldr.w	r3, [r9, #4]
   3bbf4:	lsls	r1, r5, #3
   3bbf6:	str	r1, [sp, #4]
   3bbf8:	adds	r1, r3, r1
   3bbfa:	ldr.w	r3, [r3, r5, lsl #3]
   3bbfe:	cmp	r3, #127	; 0x7f
   3bc00:	bhi.n	3bbe8 <error@@Base+0xc6e4>
   3bc02:	vmov	r3, s17
   3bc06:	movs	r0, #0
   3bc08:	vmov	r2, s16
   3bc0c:	ldr	r6, [sp, #8]
   3bc0e:	blx	r6
   3bc10:	cmp	r0, #0
   3bc12:	beq.n	3bbe4 <error@@Base+0xc6e0>
   3bc14:	ldr.w	r3, [r9, #4]
   3bc18:	movs	r2, #6
   3bc1a:	ldr	r6, [sp, #4]
   3bc1c:	movs	r0, #0
   3bc1e:	strb.w	r2, [sp, #32]
   3bc22:	ldr	r3, [r3, r6]
   3bc24:	strb.w	r3, [sp, #33]	; 0x21
   3bc28:	bl	40744 <error@@Base+0x11240>
   3bc2c:	mov	r7, r0
   3bc2e:	cmp	r0, #0
   3bc30:	beq.w	3bdba <error@@Base+0xc8b6>
   3bc34:	add	r1, sp, #32
   3bc36:	movs	r2, #2
   3bc38:	bl	407d8 <error@@Base+0x112d4>
   3bc3c:	str	r0, [sp, #16]
   3bc3e:	cmp	r0, #0
   3bc40:	bne.w	3bdba <error@@Base+0xc8b6>
   3bc44:	ldr.w	r3, [r9, #4]
   3bc48:	mov	r0, r7
   3bc4a:	adds	r1, r3, r6
   3bc4c:	ldr	r2, [r3, r6]
   3bc4e:	ldr	r1, [r1, #4]
   3bc50:	bl	407d8 <error@@Base+0x112d4>
   3bc54:	str	r0, [sp, #16]
   3bc56:	cmp	r0, #0
   3bc58:	bne.w	3bdba <error@@Base+0xc8b6>
   3bc5c:	add.w	r8, sp, #36	; 0x24
   3bc60:	movs	r2, #64	; 0x40
   3bc62:	mov	r0, r7
   3bc64:	mov	r1, r8
   3bc66:	bl	4081c <error@@Base+0x11318>
   3bc6a:	str	r0, [sp, #16]
   3bc6c:	cmp	r0, #0
   3bc6e:	bne.w	3bdba <error@@Base+0xc8b6>
   3bc72:	mov	r0, r7
   3bc74:	add.w	sl, sp, #28
   3bc78:	bl	4089c <error@@Base+0x11398>
   3bc7c:	ldr	r6, [sp, #16]
   3bc7e:	mov	r0, r6
   3bc80:	bl	40710 <error@@Base+0x1120c>
   3bc84:	lsls	r0, r0, #1
   3bc86:	bl	359e8 <error@@Base+0x64e4>
   3bc8a:	mov	r7, r0
   3bc8c:	mov	r0, r6
   3bc8e:	bl	40710 <error@@Base+0x1120c>
   3bc92:	mov	r1, r0
   3bc94:	mov	r0, r6
   3bc96:	str	r1, [sp, #20]
   3bc98:	bl	40710 <error@@Base+0x1120c>
   3bc9c:	ldr	r1, [sp, #20]
   3bc9e:	mov	r2, r7
   3bca0:	lsls	r3, r0, #1
   3bca2:	mov	r0, r8
   3bca4:	bl	4e910 <__b64_ntop@@Base>
   3bca8:	mov	r8, r0
   3bcaa:	vmov	r0, s18
   3bcae:	blx	6578 <strlen@plt>
   3bcb2:	vmov	r1, s18
   3bcb6:	mov	r2, r0
   3bcb8:	vmov	r0, s19
   3bcbc:	blx	6790 <strncpy@plt>
   3bcc0:	vmov	r1, s20
   3bcc4:	mov	r3, r0
   3bcc6:	mov	r0, sl
   3bcc8:	str	r3, [sp, #28]
   3bcca:	blx	6100 <strsep@plt>
   3bcce:	mov	r6, r0
   3bcd0:	cbnz	r0, 3bd16 <error@@Base+0xc812>
   3bcd2:	b.n	3bd1c <error@@Base+0xc818>
   3bcd4:	mov	r0, r4
   3bcd6:	bl	1dff8 <__read_chk@plt+0x17594>
   3bcda:	cbz	r0, 3bce8 <error@@Base+0xc7e4>
   3bcdc:	movs	r1, #44	; 0x2c
   3bcde:	mov	r0, r4
   3bce0:	bl	2443c <__read_chk@plt+0x1d9d8>
   3bce4:	cmp	r0, #0
   3bce6:	bne.n	3bda8 <error@@Base+0xc8a4>
   3bce8:	mov	r0, r6
   3bcea:	blx	6578 <strlen@plt>
   3bcee:	mov	r1, r6
   3bcf0:	mov	r2, r0
   3bcf2:	mov	r0, r4
   3bcf4:	bl	2419c <__read_chk@plt+0x1d738>
   3bcf8:	cmp	r0, #0
   3bcfa:	bne.n	3bd96 <error@@Base+0xc892>
   3bcfc:	mov	r2, r8
   3bcfe:	mov	r1, r7
   3bd00:	mov	r0, r4
   3bd02:	bl	2419c <__read_chk@plt+0x1d738>
   3bd06:	cmp	r0, #0
   3bd08:	bne.n	3bd96 <error@@Base+0xc892>
   3bd0a:	mov	r1, fp
   3bd0c:	mov	r0, sl
   3bd0e:	blx	6100 <strsep@plt>
   3bd12:	mov	r6, r0
   3bd14:	cbz	r0, 3bd1c <error@@Base+0xc818>
   3bd16:	ldrb	r3, [r6, #0]
   3bd18:	cmp	r3, #0
   3bd1a:	bne.n	3bcd4 <error@@Base+0xc7d0>
   3bd1c:	ldr	r2, [pc, #228]	; (3be04 <error@@Base+0xc900>)
   3bd1e:	movs	r1, #1
   3bd20:	ldr	r0, [sp, #12]
   3bd22:	add	r2, pc
   3bd24:	ldr.w	r3, [r9, #4]
   3bd28:	ldr	r6, [sp, #4]
   3bd2a:	ldr	r2, [r2, #0]
   3bd2c:	add	r6, r3
   3bd2e:	add.w	r3, r2, r0, lsl #3
   3bd32:	str	r6, [r3, #4]
   3bd34:	str.w	r7, [r2, r0, lsl #3]
   3bd38:	bl	54314 <mkdtemp@@Base+0x2338>
   3bd3c:	str	r0, [sp, #12]
   3bd3e:	b.n	3bbe4 <error@@Base+0xc6e0>
   3bd40:	ldr	r3, [sp, #12]
   3bd42:	lsls	r5, r3, #3
   3bd44:	vmov	r0, s19
   3bd48:	blx	5904 <free@plt+0x4>
   3bd4c:	ldr	r3, [pc, #184]	; (3be08 <error@@Base+0xc904>)
   3bd4e:	movs	r2, #0
   3bd50:	mov	r0, r4
   3bd52:	add	r3, pc
   3bd54:	ldr	r3, [r3, #0]
   3bd56:	adds	r1, r3, r5
   3bd58:	str	r2, [r1, #4]
   3bd5a:	str	r2, [r3, r5]
   3bd5c:	bl	24cc4 <__read_chk@plt+0x1e260>
   3bd60:	mov	r5, r0
   3bd62:	cmp	r0, #0
   3bd64:	beq.n	3bdce <error@@Base+0xc8ca>
   3bd66:	mov	r0, r4
   3bd68:	bl	1dd04 <__read_chk@plt+0x172a0>
   3bd6c:	ldrb	r3, [r5, #0]
   3bd6e:	cbz	r3, 3bd8c <error@@Base+0xc888>
   3bd70:	ldr	r2, [pc, #152]	; (3be0c <error@@Base+0xc908>)
   3bd72:	ldr	r3, [pc, #128]	; (3bdf4 <error@@Base+0xc8f0>)
   3bd74:	add	r2, pc
   3bd76:	ldr	r3, [r2, r3]
   3bd78:	ldr	r2, [r3, #0]
   3bd7a:	ldr	r3, [sp, #100]	; 0x64
   3bd7c:	eors	r2, r3
   3bd7e:	bne.n	3bde6 <error@@Base+0xc8e2>
   3bd80:	mov	r0, r5
   3bd82:	add	sp, #108	; 0x6c
   3bd84:	vpop	{d8-d10}
   3bd88:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bd8c:	mov	r0, r5
   3bd8e:	mov	r5, r3
   3bd90:	blx	5904 <free@plt+0x4>
   3bd94:	b.n	3bd70 <error@@Base+0xc86c>
   3bd96:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3bd9a:	ldr	r1, [pc, #116]	; (3be10 <error@@Base+0xc90c>)
   3bd9c:	add	r1, pc
   3bd9e:	mov	r2, r0
   3bda0:	ldr	r0, [pc, #112]	; (3be14 <error@@Base+0xc910>)
   3bda2:	add	r0, pc
   3bda4:	bl	2dd68 <__read_chk@plt+0x27304>
   3bda8:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3bdac:	ldr	r1, [pc, #104]	; (3be18 <error@@Base+0xc914>)
   3bdae:	add	r1, pc
   3bdb0:	mov	r2, r0
   3bdb2:	ldr	r0, [pc, #104]	; (3be1c <error@@Base+0xc918>)
   3bdb4:	add	r0, pc
   3bdb6:	bl	2dd68 <__read_chk@plt+0x27304>
   3bdba:	ldr	r0, [sp, #16]
   3bdbc:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3bdc0:	ldr	r1, [pc, #92]	; (3be20 <error@@Base+0xc91c>)
   3bdc2:	add	r1, pc
   3bdc4:	mov	r2, r0
   3bdc6:	ldr	r0, [pc, #92]	; (3be24 <error@@Base+0xc920>)
   3bdc8:	add	r0, pc
   3bdca:	bl	2dd68 <__read_chk@plt+0x27304>
   3bdce:	ldr	r1, [pc, #88]	; (3be28 <error@@Base+0xc924>)
   3bdd0:	ldr	r0, [pc, #88]	; (3be2c <error@@Base+0xc928>)
   3bdd2:	add	r1, pc
   3bdd4:	add	r0, pc
   3bdd6:	bl	2dd68 <__read_chk@plt+0x27304>
   3bdda:	ldr	r1, [pc, #84]	; (3be30 <error@@Base+0xc92c>)
   3bddc:	ldr	r0, [pc, #84]	; (3be34 <error@@Base+0xc930>)
   3bdde:	add	r1, pc
   3bde0:	add	r0, pc
   3bde2:	bl	2dd68 <__read_chk@plt+0x27304>
   3bde6:	blx	620c <__stack_chk_fail@plt>
   3bdea:	nop
   3bdec:	cbnz	r0, 3bdf4 <error@@Base+0xc8f0>
   3bdee:	movs	r5, r0
   3bdf0:	ldr	r5, [sp, #136]	; 0x88
   3bdf2:	movs	r5, r0
   3bdf4:	lsls	r4, r3, #25
   3bdf6:	movs	r0, r0
   3bdf8:			; <UNDEFINED> instruction: 0xb8d2
   3bdfa:	movs	r5, r0
   3bdfc:			; <UNDEFINED> instruction: 0xb776
   3bdfe:	movs	r1, r0
   3be00:			; <UNDEFINED> instruction: 0xb774
   3be02:	movs	r1, r0
   3be04:			; <UNDEFINED> instruction: 0xb74e
   3be06:	movs	r5, r0
   3be08:			; <UNDEFINED> instruction: 0xb71e
   3be0a:	movs	r5, r0
   3be0c:	ldr	r3, [sp, #48]	; 0x30
   3be0e:	movs	r5, r0
   3be10:	strh	r0, [r1, #36]	; 0x24
   3be12:	movs	r2, r0
   3be14:	strh	r6, [r2, #32]
   3be16:	movs	r2, r0
   3be18:	strh	r6, [r6, #34]	; 0x22
   3be1a:	movs	r2, r0
   3be1c:	strh	r0, [r5, #30]
   3be1e:	movs	r2, r0
   3be20:	strh	r2, [r4, #34]	; 0x22
   3be22:	movs	r2, r0
   3be24:	strh	r4, [r7, #28]
   3be26:	movs	r2, r0
   3be28:	strh	r2, [r2, #34]	; 0x22
   3be2a:	movs	r2, r0
   3be2c:	ldr??.w	r0, [r4, r1]
   3be30:	strh	r6, [r0, #34]	; 0x22
   3be32:	movs	r2, r0
   3be34:	stmia	r7!, {r2, r4, r5, r6}
   3be36:	movs	r1, r0
   3be38:	stmdb	sp!, {r5, r6, r7, r8, lr}
   3be3c:	mov	r8, r2
   3be3e:	ldr	r2, [pc, #88]	; (3be98 <error@@Base+0xc994>)
   3be40:	sub	sp, #28
   3be42:	ldr	r3, [pc, #88]	; (3be9c <error@@Base+0xc998>)
   3be44:	mov	r6, r0
   3be46:	add	r2, pc
   3be48:	add	r0, sp, #16
   3be4a:	mov	r7, r1
   3be4c:	add	r1, sp, #12
   3be4e:	ldr	r3, [r2, r3]
   3be50:	movs	r5, #0
   3be52:	ldr	r3, [r3, #0]
   3be54:	str	r3, [sp, #20]
   3be56:	mov.w	r3, #0
   3be5a:	str	r5, [sp, #12]
   3be5c:	blx	69e4 <gss_indicate_mechs@plt>
   3be60:	lsrs	r0, r0, #16
   3be62:	lsls	r0, r0, #16
   3be64:	cbnz	r0, 3be8e <error@@Base+0xc98a>
   3be66:	ldr	r1, [pc, #56]	; (3bea0 <error@@Base+0xc99c>)
   3be68:	mov	r3, r7
   3be6a:	ldr	r0, [sp, #12]
   3be6c:	mov	r2, r6
   3be6e:	add	r1, pc
   3be70:	str.w	r8, [sp]
   3be74:	bl	3bb44 <error@@Base+0xc640>
   3be78:	ldr	r2, [pc, #40]	; (3bea4 <error@@Base+0xc9a0>)
   3be7a:	ldr	r3, [pc, #32]	; (3be9c <error@@Base+0xc998>)
   3be7c:	add	r2, pc
   3be7e:	ldr	r3, [r2, r3]
   3be80:	ldr	r2, [r3, #0]
   3be82:	ldr	r3, [sp, #20]
   3be84:	eors	r2, r3
   3be86:	bne.n	3be92 <error@@Base+0xc98e>
   3be88:	add	sp, #28
   3be8a:	ldmia.w	sp!, {r5, r6, r7, r8, pc}
   3be8e:	mov	r0, r5
   3be90:	b.n	3be78 <error@@Base+0xc974>
   3be92:	blx	620c <__stack_chk_fail@plt>
   3be96:	nop
   3be98:	ldr	r2, [sp, #232]	; 0xe8
   3be9a:	movs	r5, r0
   3be9c:	lsls	r4, r3, #25
   3be9e:	movs	r0, r0
   3bea0:	lsls	r7, r1, #22
   3bea2:	movs	r0, r0
   3bea4:	ldr	r2, [sp, #16]
   3bea6:	movs	r5, r0
   3bea8:	cbz	r0, 3bebc <error@@Base+0xc9b8>
   3beaa:	ldr	r0, [r0, #16]
   3beac:	cbz	r0, 3bebc <error@@Base+0xc9b8>
   3beae:	push	{r4, lr}
   3beb0:	ldr	r4, [r0, #0]
   3beb2:	cmp	r4, r2
   3beb4:	it	ne
   3beb6:	movne	r0, #0
   3beb8:	beq.n	3bebe <error@@Base+0xc9ba>
   3beba:	pop	{r4, pc}
   3bebc:	bx	lr
   3bebe:	ldr	r0, [r0, #4]
   3bec0:	blx	67dc <memcmp@plt+0x4>
   3bec4:	clz	r0, r0
   3bec8:	lsrs	r0, r0, #5
   3beca:	pop	{r4, pc}
   3becc:	push	{r3, r4, r5, r6, r7, lr}
   3bece:	mov	r4, r0
   3bed0:	ldr	r3, [r0, #16]
   3bed2:	mov	r6, r1
   3bed4:	mov	r5, r2
   3bed6:	cbz	r3, 3bee4 <error@@Base+0xc9e0>
   3bed8:	ldr	r0, [r3, #4]
   3beda:	blx	5904 <free@plt+0x4>
   3bede:	ldr	r0, [r4, #16]
   3bee0:	blx	5904 <free@plt+0x4>
   3bee4:	movs	r1, #8
   3bee6:	movs	r0, #1
   3bee8:	bl	35a10 <error@@Base+0x650c>
   3beec:	str	r0, [r4, #16]
   3beee:	str	r5, [r0, #0]
   3bef0:	mov	r0, r5
   3bef2:	ldr	r7, [r4, #16]
   3bef4:	bl	359e8 <error@@Base+0x64e4>
   3bef8:	mov	r2, r5
   3befa:	mov	r1, r6
   3befc:	str	r0, [r7, #4]
   3befe:	ldr	r3, [r4, #16]
   3bf00:	ldr	r0, [r3, #4]
   3bf02:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   3bf06:	b.w	6520 <memcpy@plt>
   3bf0a:	nop
   3bf0c:	subs	r2, #10
   3bf0e:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3bf12:	mov	r8, r0
   3bf14:	mov	r7, r1
   3bf16:	cmp	r2, #6
   3bf18:	bhi.n	3bf8e <error@@Base+0xca8a>
   3bf1a:	tbb	[pc, r2]
   3bf1e:	adds	r1, #83	; 0x53
   3bf20:	lsls	r4, r0, #16
   3bf22:	orrs	r3, r7
   3bf24:	lsls	r3, r1, #1
   3bf26:	mov	r0, r1
   3bf28:	blx	6578 <strlen@plt>
   3bf2c:	cmp	r0, #19
   3bf2e:	it	hi
   3bf30:	addhi	r7, #19
   3bf32:	bls.n	3bf8e <error@@Base+0xca8a>
   3bf34:	ldr	r3, [pc, #164]	; (3bfdc <error@@Base+0xcad8>)
   3bf36:	add	r3, pc
   3bf38:	ldr	r5, [r3, #0]
   3bf3a:	ldr	r1, [r5, #0]
   3bf3c:	cmp	r1, #0
   3bf3e:	beq.n	3bfd4 <error@@Base+0xcad0>
   3bf40:	movs	r4, #0
   3bf42:	mov	r3, r5
   3bf44:	b.n	3bf50 <error@@Base+0xca4c>
   3bf46:	adds	r4, #8
   3bf48:	adds	r3, r4, r5
   3bf4a:	ldr	r1, [r5, r4]
   3bf4c:	mov	r6, r3
   3bf4e:	cbz	r1, 3bf5c <error@@Base+0xca58>
   3bf50:	mov	r0, r7
   3bf52:	mov	r6, r3
   3bf54:	blx	66f4 <strcmp@plt+0x4>
   3bf58:	cmp	r0, #0
   3bf5a:	bne.n	3bf46 <error@@Base+0xca42>
   3bf5c:	ldr	r3, [r6, #4]
   3bf5e:	cmp.w	r8, #0
   3bf62:	it	ne
   3bf64:	cmpne	r3, #0
   3bf66:	beq.n	3bf78 <error@@Base+0xca74>
   3bf68:	ldrd	r2, r1, [r3]
   3bf6c:	mov	r0, r8
   3bf6e:	bl	3becc <error@@Base+0xc9c8>
   3bf72:	ldr	r3, [pc, #108]	; (3bfe0 <error@@Base+0xcadc>)
   3bf74:	add	r3, pc
   3bf76:	ldr	r5, [r3, #0]
   3bf78:	add	r4, r5
   3bf7a:	ldr	r0, [r4, #4]
   3bf7c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3bf80:	mov	r0, r1
   3bf82:	blx	6578 <strlen@plt>
   3bf86:	cmp	r0, #17
   3bf88:	it	hi
   3bf8a:	addhi	r7, #17
   3bf8c:	bhi.n	3bf34 <error@@Base+0xca30>
   3bf8e:	movs	r0, #0
   3bf90:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3bf94:	mov	r0, r1
   3bf96:	blx	6578 <strlen@plt>
   3bf9a:	cmp	r0, #13
   3bf9c:	it	hi
   3bf9e:	addhi	r7, #13
   3bfa0:	bhi.n	3bf34 <error@@Base+0xca30>
   3bfa2:	b.n	3bf8e <error@@Base+0xca8a>
   3bfa4:	mov	r0, r1
   3bfa6:	blx	6578 <strlen@plt>
   3bfaa:	cmp	r0, #20
   3bfac:	it	hi
   3bfae:	addhi	r7, #20
   3bfb0:	bhi.n	3bf34 <error@@Base+0xca30>
   3bfb2:	b.n	3bf8e <error@@Base+0xca8a>
   3bfb4:	mov	r0, r1
   3bfb6:	blx	6578 <strlen@plt>
   3bfba:	cmp	r0, #22
   3bfbc:	it	hi
   3bfbe:	addhi	r7, #22
   3bfc0:	bhi.n	3bf34 <error@@Base+0xca30>
   3bfc2:	b.n	3bf8e <error@@Base+0xca8a>
   3bfc4:	mov	r0, r1
   3bfc6:	blx	6578 <strlen@plt>
   3bfca:	cmp	r0, #16
   3bfcc:	it	hi
   3bfce:	addhi	r7, #16
   3bfd0:	bhi.n	3bf34 <error@@Base+0xca30>
   3bfd2:	b.n	3bf8e <error@@Base+0xca8a>
   3bfd4:	mov	r4, r1
   3bfd6:	mov	r6, r5
   3bfd8:	b.n	3bf5c <error@@Base+0xca58>
   3bfda:	nop
   3bfdc:	push	{r1, r3, r4, r5, lr}
   3bfde:	movs	r5, r0
   3bfe0:	push	{r2, r3, r4, r5, r6, r7}
   3bfe2:	movs	r5, r0
   3bfe4:	ldrd	r2, r1, [r1]
   3bfe8:	b.w	3becc <error@@Base+0xc9c8>
   3bfec:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3bff0:	mov	r6, r2
   3bff2:	ldr	r2, [pc, #312]	; (3c12c <error@@Base+0xcc28>)
   3bff4:	sub	sp, #32
   3bff6:	ldr	r3, [pc, #312]	; (3c130 <error@@Base+0xcc2c>)
   3bff8:	mov	r5, r0
   3bffa:	add	r2, pc
   3bffc:	mov	r7, r1
   3bffe:	ldr	r3, [r2, r3]
   3c000:	ldr	r3, [r3, #0]
   3c002:	str	r3, [sp, #28]
   3c004:	mov.w	r3, #0
   3c008:	movs	r3, #0
   3c00a:	strd	r3, r3, [sp, #20]
   3c00e:	bl	1dbe8 <__read_chk@plt+0x17184>
   3c012:	cmp	r0, #0
   3c014:	beq.w	3c11a <error@@Base+0xcc16>
   3c018:	mov	r4, r0
   3c01a:	cbz	r7, 3c020 <error@@Base+0xcb1c>
   3c01c:	ldr	r3, [r5, #0]
   3c01e:	str	r3, [r7, #0]
   3c020:	cbz	r6, 3c026 <error@@Base+0xcb22>
   3c022:	ldr	r3, [r5, #4]
   3c024:	str	r3, [r6, #0]
   3c026:	add	r7, sp, #12
   3c028:	add	r6, sp, #20
   3c02a:	add.w	r8, sp, #16
   3c02e:	movs	r3, #0
   3c030:	str	r3, [sp, #16]
   3c032:	str	r6, [sp, #4]
   3c034:	movs	r2, #1
   3c036:	str.w	r8, [sp]
   3c03a:	mov	r0, r7
   3c03c:	ldr	r1, [r5, #0]
   3c03e:	ldr	r3, [r5, #16]
   3c040:	blx	5c58 <gss_display_status@plt>
   3c044:	ldrd	r2, r1, [sp, #20]
   3c048:	mov	r0, r4
   3c04a:	bl	2419c <__read_chk@plt+0x1d738>
   3c04e:	cmp	r0, #0
   3c050:	bne.n	3c0d8 <error@@Base+0xcbd4>
   3c052:	movs	r1, #10
   3c054:	mov	r0, r4
   3c056:	bl	2443c <__read_chk@plt+0x1d9d8>
   3c05a:	cmp	r0, #0
   3c05c:	bne.n	3c0d8 <error@@Base+0xcbd4>
   3c05e:	mov	r1, r6
   3c060:	mov	r0, r7
   3c062:	blx	5b38 <gss_release_buffer@plt>
   3c066:	ldr	r3, [sp, #16]
   3c068:	cmp	r3, #0
   3c06a:	bne.n	3c032 <error@@Base+0xcb2e>
   3c06c:	str	r6, [sp, #4]
   3c06e:	movs	r2, #2
   3c070:	str.w	r8, [sp]
   3c074:	mov	r0, r7
   3c076:	ldr	r1, [r5, #4]
   3c078:	ldr	r3, [r5, #16]
   3c07a:	blx	5c58 <gss_display_status@plt>
   3c07e:	ldrd	r2, r1, [sp, #20]
   3c082:	mov	r0, r4
   3c084:	bl	2419c <__read_chk@plt+0x1d738>
   3c088:	cbnz	r0, 3c0ee <error@@Base+0xcbea>
   3c08a:	movs	r1, #10
   3c08c:	mov	r0, r4
   3c08e:	bl	2443c <__read_chk@plt+0x1d9d8>
   3c092:	cbnz	r0, 3c0ee <error@@Base+0xcbea>
   3c094:	mov	r1, r6
   3c096:	mov	r0, r7
   3c098:	blx	5b38 <gss_release_buffer@plt>
   3c09c:	ldr	r3, [sp, #16]
   3c09e:	cmp	r3, #0
   3c0a0:	bne.n	3c06c <error@@Base+0xcb68>
   3c0a2:	movs	r1, #10
   3c0a4:	mov	r0, r4
   3c0a6:	bl	2443c <__read_chk@plt+0x1d9d8>
   3c0aa:	cbnz	r0, 3c104 <error@@Base+0xcc00>
   3c0ac:	mov	r0, r4
   3c0ae:	bl	1e0c0 <__read_chk@plt+0x1765c>
   3c0b2:	bl	35a94 <error@@Base+0x6590>
   3c0b6:	mov	r3, r0
   3c0b8:	mov	r0, r4
   3c0ba:	mov	r4, r3
   3c0bc:	bl	1dd04 <__read_chk@plt+0x172a0>
   3c0c0:	ldr	r2, [pc, #112]	; (3c134 <error@@Base+0xcc30>)
   3c0c2:	ldr	r3, [pc, #108]	; (3c130 <error@@Base+0xcc2c>)
   3c0c4:	add	r2, pc
   3c0c6:	ldr	r3, [r2, r3]
   3c0c8:	ldr	r2, [r3, #0]
   3c0ca:	ldr	r3, [sp, #28]
   3c0cc:	eors	r2, r3
   3c0ce:	bne.n	3c128 <error@@Base+0xcc24>
   3c0d0:	mov	r0, r4
   3c0d2:	add	sp, #32
   3c0d4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3c0d8:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3c0dc:	ldr	r3, [pc, #88]	; (3c138 <error@@Base+0xcc34>)
   3c0de:	add	r3, pc
   3c0e0:	add.w	r1, r3, #24
   3c0e4:	mov	r2, r0
   3c0e6:	ldr	r0, [pc, #84]	; (3c13c <error@@Base+0xcc38>)
   3c0e8:	add	r0, pc
   3c0ea:	bl	2dd68 <__read_chk@plt+0x27304>
   3c0ee:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3c0f2:	ldr	r3, [pc, #76]	; (3c140 <error@@Base+0xcc3c>)
   3c0f4:	add	r3, pc
   3c0f6:	add.w	r1, r3, #24
   3c0fa:	mov	r2, r0
   3c0fc:	ldr	r0, [pc, #68]	; (3c144 <error@@Base+0xcc40>)
   3c0fe:	add	r0, pc
   3c100:	bl	2dd68 <__read_chk@plt+0x27304>
   3c104:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3c108:	ldr	r3, [pc, #60]	; (3c148 <error@@Base+0xcc44>)
   3c10a:	add	r3, pc
   3c10c:	add.w	r1, r3, #24
   3c110:	mov	r2, r0
   3c112:	ldr	r0, [pc, #56]	; (3c14c <error@@Base+0xcc48>)
   3c114:	add	r0, pc
   3c116:	bl	2dd68 <__read_chk@plt+0x27304>
   3c11a:	ldr	r1, [pc, #52]	; (3c150 <error@@Base+0xcc4c>)
   3c11c:	ldr	r0, [pc, #52]	; (3c154 <error@@Base+0xcc50>)
   3c11e:	add	r1, pc
   3c120:	add	r0, pc
   3c122:	adds	r1, #24
   3c124:	bl	2dd68 <__read_chk@plt+0x27304>
   3c128:	blx	620c <__stack_chk_fail@plt>
   3c12c:	ldr	r0, [sp, #536]	; 0x218
   3c12e:	movs	r5, r0
   3c130:	lsls	r4, r3, #25
   3c132:	movs	r0, r0
   3c134:	str	r7, [sp, #752]	; 0x2f0
   3c136:	movs	r5, r0
   3c138:	strh	r6, [r0, #10]
   3c13a:	movs	r2, r0
   3c13c:	str	r2, [sp, #0]
   3c13e:	movs	r1, r0
   3c140:	strh	r0, [r6, #8]
   3c142:	movs	r2, r0
   3c144:	str	r1, [sp, #936]	; 0x3a8
   3c146:	movs	r1, r0
   3c148:	strh	r2, [r3, #8]
   3c14a:	movs	r2, r0
   3c14c:	str	r1, [sp, #848]	; 0x350
   3c14e:	movs	r1, r0
   3c150:	strh	r6, [r0, #8]
   3c152:	movs	r2, r0
   3c154:	stmia	r4!, {r2, r4, r5}
   3c156:	movs	r1, r0
   3c158:	movs	r2, #0
   3c15a:	push	{r4, lr}
   3c15c:	mov	r1, r2
   3c15e:	bl	3bfec <error@@Base+0xcae8>
   3c162:	mov	r4, r0
   3c164:	ldr	r0, [pc, #16]	; (3c178 <error@@Base+0xcc74>)
   3c166:	mov	r1, r4
   3c168:	add	r0, pc
   3c16a:	bl	2f638 <error@@Base+0x134>
   3c16e:	mov	r0, r4
   3c170:	ldmia.w	sp!, {r4, lr}
   3c174:	b.w	5900 <free@plt>
   3c178:	str	r4, [sp, #816]	; 0x330
   3c17a:	movs	r1, r0
   3c17c:	push	{r4, lr}
   3c17e:	movs	r1, #32
   3c180:	mov	r4, r0
   3c182:	movs	r0, #1
   3c184:	bl	35a10 <error@@Base+0x650c>
   3c188:	movs	r3, #0
   3c18a:	str	r0, [r4, #0]
   3c18c:	str	r3, [r0, #8]
   3c18e:	ldr	r2, [r4, #0]
   3c190:	str	r3, [r2, #12]
   3c192:	ldr	r2, [r4, #0]
   3c194:	str	r3, [r2, #16]
   3c196:	ldr	r2, [r4, #0]
   3c198:	str	r3, [r2, #20]
   3c19a:	ldr	r2, [r4, #0]
   3c19c:	str	r3, [r2, #24]
   3c19e:	ldr	r2, [r4, #0]
   3c1a0:	str	r3, [r2, #28]
   3c1a2:	pop	{r4, pc}
   3c1a4:	ldr	r2, [pc, #164]	; (3c24c <error@@Base+0xcd48>)
   3c1a6:	ldr	r3, [pc, #168]	; (3c250 <error@@Base+0xcd4c>)
   3c1a8:	add	r2, pc
   3c1aa:	push	{r4, lr}
   3c1ac:	mov	r4, r0
   3c1ae:	ldr	r0, [r0, #0]
   3c1b0:	sub	sp, #8
   3c1b2:	ldr	r3, [r2, r3]
   3c1b4:	ldr	r3, [r3, #0]
   3c1b6:	str	r3, [sp, #4]
   3c1b8:	mov.w	r3, #0
   3c1bc:	cmp	r0, #0
   3c1be:	beq.n	3c234 <error@@Base+0xcd30>
   3c1c0:	ldr	r3, [r0, #8]
   3c1c2:	cbz	r3, 3c1d2 <error@@Base+0xccce>
   3c1c4:	add.w	r1, r0, #8
   3c1c8:	movs	r2, #0
   3c1ca:	mov	r0, sp
   3c1cc:	blx	646c <gss_delete_sec_context@plt>
   3c1d0:	ldr	r0, [r4, #0]
   3c1d2:	ldr	r3, [r0, #12]
   3c1d4:	cbz	r3, 3c1e2 <error@@Base+0xccde>
   3c1d6:	add.w	r1, r0, #12
   3c1da:	mov	r0, sp
   3c1dc:	blx	67e8 <gss_release_name@plt>
   3c1e0:	ldr	r0, [r4, #0]
   3c1e2:	ldr	r3, [r0, #16]
   3c1e4:	cbz	r3, 3c1fc <error@@Base+0xccf8>
   3c1e6:	ldr	r0, [r3, #4]
   3c1e8:	blx	5904 <free@plt+0x4>
   3c1ec:	ldr	r3, [r4, #0]
   3c1ee:	ldr	r0, [r3, #16]
   3c1f0:	blx	5904 <free@plt+0x4>
   3c1f4:	ldr	r3, [r4, #0]
   3c1f6:	movs	r2, #0
   3c1f8:	str	r2, [r3, #16]
   3c1fa:	ldr	r0, [r4, #0]
   3c1fc:	ldr	r3, [r0, #20]
   3c1fe:	cbz	r3, 3c20c <error@@Base+0xcd08>
   3c200:	add.w	r1, r0, #20
   3c204:	mov	r0, sp
   3c206:	blx	5f94 <gss_release_cred@plt>
   3c20a:	ldr	r0, [r4, #0]
   3c20c:	ldr	r3, [r0, #24]
   3c20e:	cbz	r3, 3c21c <error@@Base+0xcd18>
   3c210:	add.w	r1, r0, #24
   3c214:	mov	r0, sp
   3c216:	blx	67e8 <gss_release_name@plt>
   3c21a:	ldr	r0, [r4, #0]
   3c21c:	ldr	r3, [r0, #28]
   3c21e:	cbz	r3, 3c22c <error@@Base+0xcd28>
   3c220:	add.w	r1, r0, #28
   3c224:	mov	r0, sp
   3c226:	blx	5f94 <gss_release_cred@plt>
   3c22a:	ldr	r0, [r4, #0]
   3c22c:	blx	5904 <free@plt+0x4>
   3c230:	movs	r3, #0
   3c232:	str	r3, [r4, #0]
   3c234:	ldr	r2, [pc, #28]	; (3c254 <error@@Base+0xcd50>)
   3c236:	ldr	r3, [pc, #24]	; (3c250 <error@@Base+0xcd4c>)
   3c238:	add	r2, pc
   3c23a:	ldr	r3, [r2, r3]
   3c23c:	ldr	r2, [r3, #0]
   3c23e:	ldr	r3, [sp, #4]
   3c240:	eors	r2, r3
   3c242:	bne.n	3c248 <error@@Base+0xcd44>
   3c244:	add	sp, #8
   3c246:	pop	{r4, pc}
   3c248:	blx	620c <__stack_chk_fail@plt>
   3c24c:	str	r6, [sp, #864]	; 0x360
   3c24e:	movs	r5, r0
   3c250:	lsls	r4, r3, #25
   3c252:	movs	r0, r0
   3c254:	str	r6, [sp, #288]	; 0x120
   3c256:	movs	r5, r0
   3c258:	push	{r4, r5, r6, r7, lr}
   3c25a:	mov	r4, r0
   3c25c:	sub	sp, #44	; 0x2c
   3c25e:	mov	r5, r2
   3c260:	mov	r6, r3
   3c262:	movs	r7, #34	; 0x22
   3c264:	cbnz	r1, 3c298 <error@@Base+0xcd94>
   3c266:	ldr	r3, [r4, #16]
   3c268:	movs	r1, #0
   3c26a:	ldr	r2, [sp, #64]	; 0x40
   3c26c:	adds	r0, r4, #4
   3c26e:	str	r6, [sp, #24]
   3c270:	str	r5, [sp, #16]
   3c272:	str	r2, [sp, #28]
   3c274:	add.w	r2, r4, #8
   3c278:	strd	r3, r7, [sp]
   3c27c:	str	r1, [sp, #32]
   3c27e:	str	r1, [sp, #20]
   3c280:	strd	r1, r1, [sp, #8]
   3c284:	ldr	r3, [r4, #12]
   3c286:	ldr	r1, [r4, #28]
   3c288:	blx	5c7c <gss_init_sec_context@plt>
   3c28c:	lsrs	r3, r0, #16
   3c28e:	str	r0, [r4, #0]
   3c290:	lsls	r3, r3, #16
   3c292:	cbnz	r3, 3c2a4 <error@@Base+0xcda0>
   3c294:	add	sp, #44	; 0x2c
   3c296:	pop	{r4, r5, r6, r7, pc}
   3c298:	ldr	r0, [pc, #20]	; (3c2b0 <error@@Base+0xcdac>)
   3c29a:	movs	r7, #35	; 0x23
   3c29c:	add	r0, pc
   3c29e:	bl	2f638 <error@@Base+0x134>
   3c2a2:	b.n	3c266 <error@@Base+0xcd62>
   3c2a4:	mov	r0, r4
   3c2a6:	bl	3c158 <error@@Base+0xcc54>
   3c2aa:	ldr	r0, [r4, #0]
   3c2ac:	add	sp, #44	; 0x2c
   3c2ae:	pop	{r4, r5, r6, r7, pc}
   3c2b0:	ldrb	r0, [r7, #28]
   3c2b2:	movs	r2, r0
   3c2b4:	push	{r4, r5, lr}
   3c2b6:	mov	r2, r1
   3c2b8:	ldr	r5, [pc, #104]	; (3c324 <error@@Base+0xce20>)
   3c2ba:	sub	sp, #20
   3c2bc:	ldr	r3, [pc, #104]	; (3c328 <error@@Base+0xce24>)
   3c2be:	mov	r4, r0
   3c2c0:	add	r5, pc
   3c2c2:	ldr	r1, [pc, #104]	; (3c32c <error@@Base+0xce28>)
   3c2c4:	mov	r0, sp
   3c2c6:	ldr	r3, [r5, r3]
   3c2c8:	add	r1, pc
   3c2ca:	ldr	r5, [pc, #100]	; (3c330 <error@@Base+0xce2c>)
   3c2cc:	ldr	r3, [r3, #0]
   3c2ce:	str	r3, [sp, #12]
   3c2d0:	mov.w	r3, #0
   3c2d4:	bl	35adc <error@@Base+0x65d8>
   3c2d8:	ldr	r0, [sp, #0]
   3c2da:	add	r5, pc
   3c2dc:	str	r0, [sp, #8]
   3c2de:	blx	6578 <strlen@plt>
   3c2e2:	ldr	r2, [pc, #80]	; (3c334 <error@@Base+0xce30>)
   3c2e4:	add.w	r3, r4, #12
   3c2e8:	add	r1, sp, #4
   3c2ea:	str	r0, [sp, #4]
   3c2ec:	adds	r0, r4, #4
   3c2ee:	ldr	r2, [r5, r2]
   3c2f0:	ldr	r2, [r2, #0]
   3c2f2:	blx	619c <gss_import_name@plt>
   3c2f6:	str	r0, [r4, #0]
   3c2f8:	cbnz	r0, 3c316 <error@@Base+0xce12>
   3c2fa:	ldr	r0, [sp, #8]
   3c2fc:	blx	5904 <free@plt+0x4>
   3c300:	ldr	r2, [pc, #52]	; (3c338 <error@@Base+0xce34>)
   3c302:	ldr	r3, [pc, #36]	; (3c328 <error@@Base+0xce24>)
   3c304:	add	r2, pc
   3c306:	ldr	r0, [r4, #0]
   3c308:	ldr	r3, [r2, r3]
   3c30a:	ldr	r2, [r3, #0]
   3c30c:	ldr	r3, [sp, #12]
   3c30e:	eors	r2, r3
   3c310:	bne.n	3c31e <error@@Base+0xce1a>
   3c312:	add	sp, #20
   3c314:	pop	{r4, r5, pc}
   3c316:	mov	r0, r4
   3c318:	bl	3c158 <error@@Base+0xcc54>
   3c31c:	b.n	3c2fa <error@@Base+0xcdf6>
   3c31e:	blx	620c <__stack_chk_fail@plt>
   3c322:	nop
   3c324:	str	r5, [sp, #768]	; 0x300
   3c326:	movs	r5, r0
   3c328:	lsls	r4, r3, #25
   3c32a:	movs	r0, r0
   3c32c:	ldrb	r4, [r4, #28]
   3c32e:	movs	r2, r0
   3c330:	str	r5, [sp, #664]	; 0x298
   3c332:	movs	r5, r0
   3c334:	lsls	r0, r3, #25
   3c336:	movs	r0, r0
   3c338:	str	r5, [sp, #496]	; 0x1f0
   3c33a:	movs	r5, r0
   3c33c:	ldr	r2, [pc, #172]	; (3c3ec <error@@Base+0xcee8>)
   3c33e:	ldr	r3, [pc, #176]	; (3c3f0 <error@@Base+0xceec>)
   3c340:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3c344:	add	r2, pc
   3c346:	sub	sp, #40	; 0x28
   3c348:	mov	r4, r0
   3c34a:	mov	r0, r1
   3c34c:	add	r6, sp, #24
   3c34e:	str	r1, [sp, #32]
   3c350:	add	r5, sp, #20
   3c352:	ldr	r3, [r2, r3]
   3c354:	add.w	r8, r4, #4
   3c358:	add	r7, sp, #16
   3c35a:	ldr	r3, [r3, #0]
   3c35c:	str	r3, [sp, #36]	; 0x24
   3c35e:	mov.w	r3, #0
   3c362:	blx	6578 <strlen@plt>
   3c366:	mov	r1, r6
   3c368:	mov	r3, r0
   3c36a:	mov	r0, r5
   3c36c:	str	r3, [sp, #28]
   3c36e:	blx	5740 <gss_create_empty_oid_set@plt>
   3c372:	ldr	r1, [r4, #16]
   3c374:	mov	r2, r6
   3c376:	mov	r0, r5
   3c378:	blx	6178 <gss_add_oid_set_member@plt>
   3c37c:	ldr	r3, [pc, #116]	; (3c3f4 <error@@Base+0xcef0>)
   3c37e:	ldr	r2, [pc, #120]	; (3c3f8 <error@@Base+0xcef4>)
   3c380:	add	r1, sp, #28
   3c382:	add	r3, pc
   3c384:	mov	r0, r8
   3c386:	ldr	r2, [r3, r2]
   3c388:	mov	r3, r7
   3c38a:	ldr	r2, [r2, #0]
   3c38c:	blx	619c <gss_import_name@plt>
   3c390:	str	r0, [r4, #0]
   3c392:	cbz	r0, 3c3be <error@@Base+0xceba>
   3c394:	mov	r1, r7
   3c396:	mov	r0, r5
   3c398:	blx	67e8 <gss_release_name@plt>
   3c39c:	mov	r1, r6
   3c39e:	mov	r0, r5
   3c3a0:	blx	659c <gss_release_oid_set@plt>
   3c3a4:	ldr	r0, [r4, #0]
   3c3a6:	cbnz	r0, 3c3dc <error@@Base+0xced8>
   3c3a8:	ldr	r2, [pc, #80]	; (3c3fc <error@@Base+0xcef8>)
   3c3aa:	ldr	r3, [pc, #68]	; (3c3f0 <error@@Base+0xceec>)
   3c3ac:	add	r2, pc
   3c3ae:	ldr	r3, [r2, r3]
   3c3b0:	ldr	r2, [r3, #0]
   3c3b2:	ldr	r3, [sp, #36]	; 0x24
   3c3b4:	eors	r2, r3
   3c3b6:	bne.n	3c3e6 <error@@Base+0xcee2>
   3c3b8:	add	sp, #40	; 0x28
   3c3ba:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3c3be:	add.w	r1, r4, #28
   3c3c2:	mov	r2, r0
   3c3c4:	movs	r3, #1
   3c3c6:	str	r0, [sp, #12]
   3c3c8:	strd	r3, r1, [sp]
   3c3cc:	str	r0, [sp, #8]
   3c3ce:	mov	r0, r8
   3c3d0:	ldr	r3, [sp, #24]
   3c3d2:	ldr	r1, [sp, #16]
   3c3d4:	blx	5cf4 <gss_acquire_cred@plt>
   3c3d8:	str	r0, [r4, #0]
   3c3da:	b.n	3c394 <error@@Base+0xce90>
   3c3dc:	mov	r0, r4
   3c3de:	bl	3c158 <error@@Base+0xcc54>
   3c3e2:	ldr	r0, [r4, #0]
   3c3e4:	b.n	3c3a8 <error@@Base+0xcea4>
   3c3e6:	blx	620c <__stack_chk_fail@plt>
   3c3ea:	nop
   3c3ec:	str	r5, [sp, #240]	; 0xf0
   3c3ee:	movs	r5, r0
   3c3f0:	lsls	r4, r3, #25
   3c3f2:	movs	r0, r0
   3c3f4:	str	r4, [sp, #1016]	; 0x3f8
   3c3f6:	movs	r5, r0
   3c3f8:	lsls	r4, r1, #26
   3c3fa:	movs	r0, r0
   3c3fc:	str	r4, [sp, #848]	; 0x350
   3c3fe:	movs	r5, r0
   3c400:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3c404:	mov	r4, r2
   3c406:	ldr	r2, [pc, #224]	; (3c4e8 <error@@Base+0xcfe4>)
   3c408:	mov	r6, r3
   3c40a:	ldr	r3, [pc, #224]	; (3c4ec <error@@Base+0xcfe8>)
   3c40c:	sub	sp, #32
   3c40e:	add	r2, pc
   3c410:	add	r5, sp, #16
   3c412:	mov	r8, r1
   3c414:	ldr	r3, [r2, r3]
   3c416:	ldr	r3, [r3, #0]
   3c418:	str	r3, [sp, #28]
   3c41a:	mov.w	r3, #0
   3c41e:	movs	r3, #0
   3c420:	strd	r3, r3, [sp, #20]
   3c424:	str	r3, [sp, #16]
   3c426:	cbz	r0, 3c42a <error@@Base+0xcf26>
   3c428:	mov	r5, r0
   3c42a:	ldr.w	r2, [r8]
   3c42e:	cmp	r2, #6
   3c430:	bne.n	3c440 <error@@Base+0xcf3c>
   3c432:	ldr	r1, [pc, #188]	; (3c4f0 <error@@Base+0xcfec>)
   3c434:	ldr.w	r0, [r8, #4]
   3c438:	add	r1, pc
   3c43a:	blx	67dc <memcmp@plt+0x4>
   3c43e:	cbz	r0, 3c47e <error@@Base+0xcf7a>
   3c440:	mov	r0, r5
   3c442:	movs	r7, #0
   3c444:	bl	3c17c <error@@Base+0xcc78>
   3c448:	ldrd	r2, r1, [r8]
   3c44c:	ldr	r0, [r5, #0]
   3c44e:	movt	r7, #65535	; 0xffff
   3c452:	bl	3becc <error@@Base+0xc9c8>
   3c456:	mov	r1, r4
   3c458:	ldr	r0, [r5, #0]
   3c45a:	bl	3c2b4 <error@@Base+0xcdb0>
   3c45e:	ands.w	r4, r0, r7
   3c462:	ite	eq
   3c464:	moveq	r3, #1
   3c466:	movne	r3, #0
   3c468:	cmp	r6, #0
   3c46a:	it	eq
   3c46c:	moveq	r3, #0
   3c46e:	cbnz	r3, 3c494 <error@@Base+0xcf90>
   3c470:	cbz	r4, 3c4a4 <error@@Base+0xcfa0>
   3c472:	mov	r0, r5
   3c474:	bl	3c1a4 <error@@Base+0xcca0>
   3c478:	clz	r0, r4
   3c47c:	lsrs	r0, r0, #5
   3c47e:	ldr	r2, [pc, #116]	; (3c4f4 <error@@Base+0xcff0>)
   3c480:	ldr	r3, [pc, #104]	; (3c4ec <error@@Base+0xcfe8>)
   3c482:	add	r2, pc
   3c484:	ldr	r3, [r2, r3]
   3c486:	ldr	r2, [r3, #0]
   3c488:	ldr	r3, [sp, #28]
   3c48a:	eors	r2, r3
   3c48c:	bne.n	3c4e2 <error@@Base+0xcfde>
   3c48e:	add	sp, #32
   3c490:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3c494:	ldr	r0, [r5, #0]
   3c496:	mov	r1, r6
   3c498:	bl	3c33c <error@@Base+0xce38>
   3c49c:	and.w	r4, r0, r7
   3c4a0:	cmp	r4, #0
   3c4a2:	bne.n	3c472 <error@@Base+0xcf6e>
   3c4a4:	add	r7, sp, #20
   3c4a6:	ldr	r0, [r5, #0]
   3c4a8:	mov	r2, r4
   3c4aa:	mov	r1, r4
   3c4ac:	mov	r3, r7
   3c4ae:	str	r4, [sp, #0]
   3c4b0:	bl	3c258 <error@@Base+0xcd54>
   3c4b4:	add.w	r8, sp, #12
   3c4b8:	mov	r1, r7
   3c4ba:	mov	r6, r0
   3c4bc:	mov	r0, r8
   3c4be:	blx	5b38 <gss_release_buffer@plt>
   3c4c2:	ldr	r1, [r5, #0]
   3c4c4:	ldr	r3, [r1, #8]
   3c4c6:	cbz	r3, 3c4d2 <error@@Base+0xcfce>
   3c4c8:	adds	r1, #8
   3c4ca:	mov	r2, r4
   3c4cc:	mov	r0, r8
   3c4ce:	blx	646c <gss_delete_sec_context@plt>
   3c4d2:	lsrs	r4, r6, #16
   3c4d4:	lsls	r4, r4, #16
   3c4d6:	cmp	r4, #0
   3c4d8:	bne.n	3c472 <error@@Base+0xcf6e>
   3c4da:	ldr	r3, [sp, #16]
   3c4dc:	cmp	r3, #0
   3c4de:	bne.n	3c472 <error@@Base+0xcf6e>
   3c4e0:	b.n	3c478 <error@@Base+0xcf74>
   3c4e2:	blx	620c <__stack_chk_fail@plt>
   3c4e6:	nop
   3c4e8:	str	r4, [sp, #456]	; 0x1c8
   3c4ea:	movs	r5, r0
   3c4ec:	lsls	r4, r3, #25
   3c4ee:	movs	r0, r0
   3c4f0:	ldrb	r4, [r0, #21]
   3c4f2:	movs	r2, r0
   3c4f4:	str	r3, [sp, #1016]	; 0x3f8
   3c4f6:	movs	r5, r0
   3c4f8:	cbz	r0, 3c522 <error@@Base+0xd01e>
   3c4fa:	push	{r4, lr}
   3c4fc:	sub	sp, #8
   3c4fe:	mov	r3, r1
   3c500:	mov	r4, r0
   3c502:	str	r2, [sp, #0]
   3c504:	adds	r0, #4
   3c506:	ldr	r1, [r0, #4]
   3c508:	movs	r2, #0
   3c50a:	blx	6918 <gss_get_mic@plt>
   3c50e:	str	r0, [r4, #0]
   3c510:	cbnz	r0, 3c516 <error@@Base+0xd012>
   3c512:	add	sp, #8
   3c514:	pop	{r4, pc}
   3c516:	mov	r0, r4
   3c518:	bl	3c158 <error@@Base+0xcc54>
   3c51c:	ldr	r0, [r4, #0]
   3c51e:	add	sp, #8
   3c520:	pop	{r4, pc}
   3c522:	mov.w	r0, #4294967295	; 0xffffffff
   3c526:	bx	lr
   3c528:	cbz	r0, 3c546 <error@@Base+0xd042>
   3c52a:	push	{r4, lr}
   3c52c:	sub	sp, #8
   3c52e:	mov	r4, r0
   3c530:	mov	r3, r2
   3c532:	movs	r0, #0
   3c534:	mov	r2, r1
   3c536:	ldr	r1, [r4, #8]
   3c538:	str	r0, [sp, #0]
   3c53a:	adds	r0, r4, #4
   3c53c:	blx	5ce8 <gss_verify_mic@plt>
   3c540:	str	r0, [r4, #0]
   3c542:	add	sp, #8
   3c544:	pop	{r4, pc}
   3c546:	mov.w	r0, #4294967295	; 0xffffffff
   3c54a:	bx	lr
   3c54c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3c550:	mov	r8, r1
   3c552:	ldr	r5, [pc, #96]	; (3c5b4 <error@@Base+0xd0b0>)
   3c554:	mov	r7, r2
   3c556:	mov	r6, r3
   3c558:	mov	r4, r0
   3c55a:	bl	1de7c <__read_chk@plt+0x17418>
   3c55e:	ldr	r2, [pc, #88]	; (3c5b8 <error@@Base+0xd0b4>)
   3c560:	ldr	r3, [pc, #88]	; (3c5bc <error@@Base+0xd0b8>)
   3c562:	add	r5, pc
   3c564:	mov	r0, r4
   3c566:	ldr	r2, [r5, r2]
   3c568:	ldr	r3, [r5, r3]
   3c56a:	ldr	r2, [r2, #0]
   3c56c:	ldr	r1, [r3, #0]
   3c56e:	bl	24668 <__read_chk@plt+0x1dc04>
   3c572:	cbnz	r0, 3c5a0 <error@@Base+0xd09c>
   3c574:	movs	r1, #50	; 0x32
   3c576:	mov	r0, r4
   3c578:	bl	2443c <__read_chk@plt+0x1d9d8>
   3c57c:	cbnz	r0, 3c5a0 <error@@Base+0xd09c>
   3c57e:	mov	r1, r8
   3c580:	mov	r0, r4
   3c582:	bl	246ec <__read_chk@plt+0x1dc88>
   3c586:	cbnz	r0, 3c5a0 <error@@Base+0xd09c>
   3c588:	mov	r1, r7
   3c58a:	mov	r0, r4
   3c58c:	bl	246ec <__read_chk@plt+0x1dc88>
   3c590:	cbnz	r0, 3c5a0 <error@@Base+0xd09c>
   3c592:	mov	r1, r6
   3c594:	mov	r0, r4
   3c596:	bl	246ec <__read_chk@plt+0x1dc88>
   3c59a:	cbnz	r0, 3c5a0 <error@@Base+0xd09c>
   3c59c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3c5a0:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   3c5a4:	ldr	r1, [pc, #24]	; (3c5c0 <error@@Base+0xd0bc>)
   3c5a6:	add	r1, pc
   3c5a8:	adds	r1, #48	; 0x30
   3c5aa:	mov	r2, r0
   3c5ac:	ldr	r0, [pc, #20]	; (3c5c4 <error@@Base+0xd0c0>)
   3c5ae:	add	r0, pc
   3c5b0:	bl	2dd68 <__read_chk@plt+0x27304>
   3c5b4:	str	r3, [sp, #120]	; 0x78
   3c5b6:	movs	r5, r0
   3c5b8:	lsls	r0, r3, #28
   3c5ba:	movs	r0, r0
   3c5bc:	lsls	r4, r3, #27
   3c5be:	movs	r0, r0
   3c5c0:	ldrb	r6, [r7, #17]
   3c5c2:	movs	r2, r0
   3c5c4:	ldrh	r2, [r7, #40]	; 0x28
   3c5c6:	movs	r1, r0
   3c5c8:	ldr	r2, [pc, #236]	; (3c6b8 <error@@Base+0xd1b4>)
   3c5ca:	ldr	r3, [pc, #240]	; (3c6bc <error@@Base+0xd1b8>)
   3c5cc:	add	r2, pc
   3c5ce:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3c5d2:	mov	r4, r0
   3c5d4:	ldr	r3, [r2, r3]
   3c5d6:	sub	sp, #24
   3c5d8:	movs	r0, #0
   3c5da:	ldr	r3, [r3, #0]
   3c5dc:	str	r3, [sp, #20]
   3c5de:	mov.w	r3, #0
   3c5e2:	blx	6730 <time@plt>
   3c5e6:	mov	r5, r0
   3c5e8:	cbnz	r4, 3c63a <error@@Base+0xd136>
   3c5ea:	ldr	r6, [pc, #212]	; (3c6c0 <error@@Base+0xd1bc>)
   3c5ec:	add	r6, pc
   3c5ee:	ldr	r3, [r6, #16]
   3c5f0:	subs	r3, r0, r3
   3c5f2:	cmp	r3, #9
   3c5f4:	bls.n	3c622 <error@@Base+0xd11e>
   3c5f6:	ldr	r3, [r6, #12]
   3c5f8:	str	r0, [r6, #16]
   3c5fa:	cbz	r3, 3c622 <error@@Base+0xd11e>
   3c5fc:	add.w	r8, r6, #20
   3c600:	add	r7, sp, #12
   3c602:	add	r3, sp, #8
   3c604:	mov	r1, r4
   3c606:	mov	r2, r8
   3c608:	mov	r0, r7
   3c60a:	str	r4, [sp, #4]
   3c60c:	str	r4, [sp, #0]
   3c60e:	blx	5f7c <gss_inquire_cred@plt>
   3c612:	cmp.w	r0, #720896	; 0xb0000
   3c616:	beq.n	3c622 <error@@Base+0xd11e>
   3c618:	movs	r4, #0
   3c61a:	movt	r4, #65535	; 0xffff
   3c61e:	tst	r0, r4
   3c620:	beq.n	3c67e <error@@Base+0xd17a>
   3c622:	movs	r0, #0
   3c624:	ldr	r2, [pc, #156]	; (3c6c4 <error@@Base+0xd1c0>)
   3c626:	ldr	r3, [pc, #148]	; (3c6bc <error@@Base+0xd1b8>)
   3c628:	add	r2, pc
   3c62a:	ldr	r3, [r2, r3]
   3c62c:	ldr	r2, [r3, #0]
   3c62e:	ldr	r3, [sp, #20]
   3c630:	eors	r2, r3
   3c632:	bne.n	3c6b4 <error@@Base+0xd1b0>
   3c634:	add	sp, #24
   3c636:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3c63a:	ldr	r0, [pc, #140]	; (3c6c8 <error@@Base+0xd1c4>)
   3c63c:	add	r7, sp, #12
   3c63e:	add	r0, pc
   3c640:	bl	2f638 <error@@Base+0x134>
   3c644:	ldr	r1, [pc, #132]	; (3c6cc <error@@Base+0xd1c8>)
   3c646:	add	r1, pc
   3c648:	ldr	r3, [r1, #4]
   3c64a:	cbz	r3, 3c654 <error@@Base+0xd150>
   3c64c:	adds	r1, #4
   3c64e:	mov	r0, r7
   3c650:	blx	67e8 <gss_release_name@plt>
   3c654:	ldr	r6, [pc, #120]	; (3c6d0 <error@@Base+0xd1cc>)
   3c656:	movs	r1, #0
   3c658:	mov	r0, r7
   3c65a:	str	r1, [sp, #4]
   3c65c:	add	r6, pc
   3c65e:	str	r1, [sp, #0]
   3c660:	add.w	r3, r6, #8
   3c664:	adds	r2, r6, #4
   3c666:	blx	5f7c <gss_inquire_cred@plt>
   3c66a:	lsrs	r0, r0, #16
   3c66c:	lsls	r0, r0, #16
   3c66e:	cmp	r0, #0
   3c670:	bne.n	3c622 <error@@Base+0xd11e>
   3c672:	ldr	r2, [r4, #16]
   3c674:	ldr	r3, [r6, #8]
   3c676:	str	r2, [r6, #12]
   3c678:	add	r5, r3
   3c67a:	str	r5, [r6, #8]
   3c67c:	b.n	3c624 <error@@Base+0xd120>
   3c67e:	ldr	r2, [r6, #20]
   3c680:	add	r3, sp, #16
   3c682:	ldr	r1, [r6, #4]
   3c684:	mov	r0, r7
   3c686:	blx	57d4 <gss_compare_name@plt>
   3c68a:	mov	r1, r8
   3c68c:	mov	r3, r0
   3c68e:	mov	r0, r7
   3c690:	mov	r7, r3
   3c692:	blx	67e8 <gss_release_name@plt>
   3c696:	tst	r7, r4
   3c698:	bne.n	3c622 <error@@Base+0xd11e>
   3c69a:	ldr	r3, [sp, #16]
   3c69c:	cmp	r3, #0
   3c69e:	beq.n	3c622 <error@@Base+0xd11e>
   3c6a0:	ldr	r3, [sp, #8]
   3c6a2:	ldr	r1, [r6, #8]
   3c6a4:	sub.w	r2, r3, #10
   3c6a8:	adds	r0, r2, r5
   3c6aa:	cmp	r0, r1
   3c6ac:	ite	ls
   3c6ae:	movls	r0, #0
   3c6b0:	movhi	r0, #1
   3c6b2:	b.n	3c624 <error@@Base+0xd120>
   3c6b4:	blx	620c <__stack_chk_fail@plt>
   3c6b8:	str	r2, [sp, #720]	; 0x2d0
   3c6ba:	movs	r5, r0
   3c6bc:	lsls	r4, r3, #25
   3c6be:	movs	r0, r0
   3c6c0:	add	r6, sp, #528	; 0x210
   3c6c2:	movs	r5, r0
   3c6c4:	str	r2, [sp, #352]	; 0x160
   3c6c6:	movs	r5, r0
   3c6c8:	ldrb	r6, [r6, #14]
   3c6ca:	movs	r2, r0
   3c6cc:	add	r6, sp, #168	; 0xa8
   3c6ce:	movs	r5, r0
   3c6d0:	add	r6, sp, #80	; 0x50
   3c6d2:	movs	r5, r0
   3c6d4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c6d8:	sub.w	ip, r1, #8
   3c6dc:	sub	sp, #60	; 0x3c
   3c6de:	add.w	fp, r0, #1144	; 0x478
   3c6e2:	mov.w	sl, #0
   3c6e6:	str	r1, [sp, #44]	; 0x2c
   3c6e8:	mov	lr, ip
   3c6ea:	ldrd	r3, r4, [ip, #8]!
   3c6ee:	ldrd	r1, r0, [fp]
   3c6f2:	add.w	fp, fp, #8
   3c6f6:	strd	r3, r4, [sp, #32]
   3c6fa:	mov	r3, r4
   3c6fc:	adds	r3, #1
   3c6fe:	beq.n	3c7a2 <error@@Base+0xd29e>
   3c700:	ldr.w	r4, [fp, #-24]
   3c704:	mov	r3, sl
   3c706:	umull	r5, r6, r4, r0
   3c70a:	ldr.w	r4, [fp, #-20]
   3c70e:	umlal	r5, r6, r1, r4
   3c712:	ldr.w	r4, [fp, #-20]
   3c716:	mov	r2, r6
   3c718:	mov	r9, r5
   3c71a:	umlal	r2, r3, r0, r4
   3c71e:	ldr.w	r4, [fp, #-24]
   3c722:	mov	r5, sl
   3c724:	mov	r6, r9
   3c726:	umlal	r5, r6, r1, r4
   3c72a:	lsls	r4, r2, #4
   3c72c:	subs	r4, r4, r2
   3c72e:	mov	r0, r5
   3c730:	mov.w	r5, r3, lsl #4
   3c734:	orr.w	r5, r5, r2, lsr #28
   3c738:	sbc.w	r5, r5, r3
   3c73c:	adds	r4, r4, r4
   3c73e:	adcs	r5, r5
   3c740:	adds	r4, r4, r4
   3c742:	adcs	r5, r5
   3c744:	subs	r4, r4, r2
   3c746:	sbc.w	r5, r5, r3
   3c74a:	adds	r3, r4, r0
   3c74c:	str	r3, [sp, #0]
   3c74e:	adc.w	r3, r5, r6
   3c752:	str	r3, [sp, #4]
   3c754:	ldrd	r3, r4, [sp]
   3c758:	cmp	r4, r9
   3c75a:	it	eq
   3c75c:	cmpeq	r3, sl
   3c75e:	bcs.n	3c76c <error@@Base+0xd268>
   3c760:	adds	r3, #59	; 0x3b
   3c762:	str	r3, [sp, #0]
   3c764:	ldr	r3, [sp, #4]
   3c766:	adc.w	r3, r3, #0
   3c76a:	str	r3, [sp, #4]
   3c76c:	ldrd	r3, r4, [sp]
   3c770:	movs	r0, #0
   3c772:	ldrd	r7, r8, [sp, #32]
   3c776:	movs	r1, #0
   3c778:	adds	r5, r7, r3
   3c77a:	adcs.w	r6, r8, r4
   3c77e:	mov	r2, r5
   3c780:	itt	cs
   3c782:	movcs	r0, #1
   3c784:	movcs	r1, #0
   3c786:	orrs	r1, r0
   3c788:	mov	r3, r6
   3c78a:	beq.n	3c792 <error@@Base+0xd28e>
   3c78c:	adds	r2, #59	; 0x3b
   3c78e:	adc.w	r3, r3, #0
   3c792:	strd	r2, r3, [fp, #-8]
   3c796:	ldr	r3, [sp, #44]	; 0x2c
   3c798:	cmp	r3, lr
   3c79a:	bne.n	3c6e8 <error@@Base+0xd1e4>
   3c79c:	add	sp, #60	; 0x3c
   3c79e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c7a2:	ldrd	r6, r7, [fp, #-24]
   3c7a6:	mov	r5, sl
   3c7a8:	umull	r2, r3, r6, r0
   3c7ac:	umlal	r2, r3, r1, r7
   3c7b0:	mov	r4, r3
   3c7b2:	mov	r9, r2
   3c7b4:	umlal	r4, r5, r0, r7
   3c7b8:	mov	r2, sl
   3c7ba:	mov	r3, r9
   3c7bc:	umlal	r2, r3, r1, r6
   3c7c0:	lsls	r0, r5, #4
   3c7c2:	lsls	r1, r4, #4
   3c7c4:	subs	r1, r1, r4
   3c7c6:	orr.w	r0, r0, r4, lsr #28
   3c7ca:	sbc.w	r0, r0, r5
   3c7ce:	adds	r1, r1, r1
   3c7d0:	adcs	r0, r0
   3c7d2:	adds	r1, r1, r1
   3c7d4:	adcs	r0, r0
   3c7d6:	subs	r1, r1, r4
   3c7d8:	sbc.w	r0, r0, r5
   3c7dc:	adds	r1, r1, r2
   3c7de:	adc.w	r3, r0, r3
   3c7e2:	str	r1, [sp, #24]
   3c7e4:	str	r3, [sp, #28]
   3c7e6:	ldrd	r3, r4, [sp, #24]
   3c7ea:	cmp	r4, r9
   3c7ec:	it	eq
   3c7ee:	cmpeq	r3, sl
   3c7f0:	bcs.n	3c7fe <error@@Base+0xd2fa>
   3c7f2:	adds	r3, #59	; 0x3b
   3c7f4:	str	r3, [sp, #24]
   3c7f6:	ldr	r3, [sp, #28]
   3c7f8:	adc.w	r3, r3, #0
   3c7fc:	str	r3, [sp, #28]
   3c7fe:	ldrd	r1, r2, [sp, #24]
   3c802:	mov.w	r4, #4294967295	; 0xffffffff
   3c806:	subs.w	r3, r1, #60	; 0x3c
   3c80a:	str	r3, [sp, #8]
   3c80c:	adc.w	r3, r2, #4294967295	; 0xffffffff
   3c810:	str	r3, [sp, #12]
   3c812:	ldrd	r8, r9, [sp, #8]
   3c816:	mvn.w	r3, #60	; 0x3c
   3c81a:	cmp	r4, r9
   3c81c:	it	eq
   3c81e:	cmpeq	r3, r8
   3c820:	bcc.n	3c82e <error@@Base+0xd32a>
   3c822:	adds.w	r3, r1, #4294967295	; 0xffffffff
   3c826:	str	r3, [sp, #8]
   3c828:	adc.w	r3, r2, #4294967295	; 0xffffffff
   3c82c:	str	r3, [sp, #12]
   3c82e:	ldrd	r0, r1, [sp, #8]
   3c832:	mov	r5, sl
   3c834:	umull	r2, r3, r1, r6
   3c838:	strd	r0, r1, [fp, #-8]
   3c83c:	ldr	r0, [sp, #8]
   3c83e:	ldr.w	r1, [ip]
   3c842:	subs	r1, #59	; 0x3b
   3c844:	str	r1, [sp, #48]	; 0x30
   3c846:	umlal	r2, r3, r7, r0
   3c84a:	ldr.w	r1, [ip, #4]
   3c84e:	adc.w	r1, r1, #4294967295	; 0xffffffff
   3c852:	str	r1, [sp, #52]	; 0x34
   3c854:	mov	r1, sl
   3c856:	mov	r4, r3
   3c858:	ldr	r3, [sp, #12]
   3c85a:	mov	r9, r2
   3c85c:	mov	r2, r9
   3c85e:	umlal	r4, r5, r7, r3
   3c862:	umlal	r1, r2, r6, r0
   3c866:	lsls	r0, r5, #4
   3c868:	orr.w	r0, r0, r4, lsr #28
   3c86c:	mov	r3, r2
   3c86e:	mov	r2, r1
   3c870:	lsls	r1, r4, #4
   3c872:	subs	r1, r1, r4
   3c874:	sbc.w	r0, r0, r5
   3c878:	adds	r1, r1, r1
   3c87a:	adcs	r0, r0
   3c87c:	adds	r1, r1, r1
   3c87e:	adcs	r0, r0
   3c880:	subs	r1, r1, r4
   3c882:	sbc.w	r0, r0, r5
   3c886:	adds	r1, r1, r2
   3c888:	adc.w	r3, r0, r3
   3c88c:	str	r1, [sp, #16]
   3c88e:	str	r3, [sp, #20]
   3c890:	ldrd	r3, r4, [sp, #16]
   3c894:	cmp	r4, r9
   3c896:	it	eq
   3c898:	cmpeq	r3, sl
   3c89a:	bcs.n	3c8a8 <error@@Base+0xd3a4>
   3c89c:	adds	r3, #59	; 0x3b
   3c89e:	str	r3, [sp, #16]
   3c8a0:	ldr	r3, [sp, #20]
   3c8a2:	adc.w	r3, r3, #0
   3c8a6:	str	r3, [sp, #20]
   3c8a8:	ldrd	r3, r4, [sp, #48]	; 0x30
   3c8ac:	movs	r0, #0
   3c8ae:	ldrd	r5, r6, [sp, #16]
   3c8b2:	movs	r1, #0
   3c8b4:	adds	r7, r3, r5
   3c8b6:	adcs.w	r8, r4, r6
   3c8ba:	mov	r2, r7
   3c8bc:	itt	cs
   3c8be:	movcs	r0, #1
   3c8c0:	movcs	r1, #0
   3c8c2:	orrs	r1, r0
   3c8c4:	mov	r3, r8
   3c8c6:	beq.w	3c792 <error@@Base+0xd28e>
   3c8ca:	b.n	3c78c <error@@Base+0xd288>
   3c8cc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c8d0:	mov	r7, r1
   3c8d2:	ldr	r1, [pc, #244]	; (3c9c8 <error@@Base+0xd4c4>)
   3c8d4:	mov	r9, r3
   3c8d6:	ldr	r3, [pc, #244]	; (3c9cc <error@@Base+0xd4c8>)
   3c8d8:	sub	sp, #52	; 0x34
   3c8da:	add	r1, pc
   3c8dc:	cmp.w	r9, #15
   3c8e0:	mov.w	r4, #1
   3c8e4:	it	le
   3c8e6:	addle	r6, sp, #28
   3c8e8:	ldr	r3, [r1, r3]
   3c8ea:	it	le
   3c8ec:	addle.w	r8, sp, #12
   3c8f0:	mov.w	r1, #0
   3c8f4:	mov	fp, r0
   3c8f6:	ldr	r3, [r3, #0]
   3c8f8:	str	r3, [sp, #44]	; 0x2c
   3c8fa:	mov.w	r3, #0
   3c8fe:	strd	r1, r1, [sp, #12]
   3c902:	strd	r1, r1, [sp, #20]
   3c906:	strb.w	r2, [sp, #19]
   3c90a:	strb.w	r4, [sp, #27]
   3c90e:	ble.n	3c9ae <error@@Base+0xd4aa>
   3c910:	sub.w	r3, r9, #16
   3c914:	add.w	r5, r0, #16
   3c918:	add	r6, sp, #28
   3c91a:	add.w	r8, sp, #12
   3c91e:	lsrs	r3, r3, #4
   3c920:	str	r3, [sp, #4]
   3c922:	add.w	sl, r3, #2
   3c926:	mov	r2, r7
   3c928:	mov	r1, r6
   3c92a:	mov	r0, r8
   3c92c:	adds	r5, #16
   3c92e:	blx	59a0 <AES_encrypt@plt>
   3c932:	mov	ip, r6
   3c934:	ldmia.w	ip!, {r0, r1, r2, r3}
   3c938:	str.w	r0, [r5, #-32]
   3c93c:	mov	r0, r4
   3c93e:	str.w	r1, [r5, #-28]
   3c942:	movs	r1, #1
   3c944:	str.w	r2, [r5, #-24]
   3c948:	str.w	r3, [r5, #-20]
   3c94c:	bl	54314 <mkdtemp@@Base+0x2338>
   3c950:	cmp	r0, sl
   3c952:	mov	r4, r0
   3c954:	strb.w	r0, [sp, #27]
   3c958:	bne.n	3c926 <error@@Base+0xd422>
   3c95a:	mov	r0, r9
   3c95c:	mvn.w	r1, #15
   3c960:	bl	54314 <mkdtemp@@Base+0x2338>
   3c964:	ldr	r5, [sp, #4]
   3c966:	mvn.w	r1, #15
   3c96a:	mov	r4, r0
   3c96c:	mov	r0, r5
   3c96e:	bl	543dc <mkdtemp@@Base+0x2400>
   3c972:	mov	r1, r4
   3c974:	bl	54314 <mkdtemp@@Base+0x2338>
   3c978:	mov	r2, r5
   3c97a:	adds	r2, #1
   3c97c:	add.w	fp, fp, r2, lsl #4
   3c980:	mov	r9, r0
   3c982:	cbnz	r0, 3c9ae <error@@Base+0xd4aa>
   3c984:	movs	r2, #16
   3c986:	mov	r0, r8
   3c988:	mov	r1, r2
   3c98a:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3c98e:	movs	r2, #16
   3c990:	mov	r1, r2
   3c992:	mov	r0, r6
   3c994:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3c998:	ldr	r2, [pc, #52]	; (3c9d0 <error@@Base+0xd4cc>)
   3c99a:	ldr	r3, [pc, #48]	; (3c9cc <error@@Base+0xd4c8>)
   3c99c:	add	r2, pc
   3c99e:	ldr	r3, [r2, r3]
   3c9a0:	ldr	r2, [r3, #0]
   3c9a2:	ldr	r3, [sp, #44]	; 0x2c
   3c9a4:	eors	r2, r3
   3c9a6:	bne.n	3c9c4 <error@@Base+0xd4c0>
   3c9a8:	add	sp, #52	; 0x34
   3c9aa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c9ae:	mov	r2, r7
   3c9b0:	mov	r1, r6
   3c9b2:	mov	r0, r8
   3c9b4:	blx	59a0 <AES_encrypt@plt>
   3c9b8:	mov	r2, r9
   3c9ba:	mov	r1, r6
   3c9bc:	mov	r0, fp
   3c9be:	blx	6524 <memcpy@plt+0x4>
   3c9c2:	b.n	3c984 <error@@Base+0xd480>
   3c9c4:	blx	620c <__stack_chk_fail@plt>
   3c9c8:	ldrh	r6, [r4, #60]	; 0x3c
   3c9ca:	movs	r5, r0
   3c9cc:	lsls	r4, r3, #25
   3c9ce:	movs	r0, r0
   3c9d0:	ldrh	r4, [r4, #54]	; 0x36
   3c9d2:	movs	r5, r0
   3c9d4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c9d8:	sub	sp, #60	; 0x3c
   3c9da:	lsrs	r3, r3, #5
   3c9dc:	mov	sl, r0
   3c9de:	str	r3, [sp, #16]
   3c9e0:	mov	r9, r1
   3c9e2:	ldr	r3, [r2, #8]
   3c9e4:	ldr	r0, [r2, #0]
   3c9e6:	str	r2, [sp, #52]	; 0x34
   3c9e8:	str	r3, [sp, #8]
   3c9ea:	ldr	r3, [r2, #12]
   3c9ec:	str	r0, [sp, #0]
   3c9ee:	ldr	r0, [r2, #4]
   3c9f0:	str	r3, [sp, #12]
   3c9f2:	ldr.w	r3, [sl]
   3c9f6:	str	r0, [sp, #4]
   3c9f8:	str	r3, [sp, #20]
   3c9fa:	ldr.w	r3, [sl, #4]
   3c9fe:	str	r3, [sp, #24]
   3ca00:	ldr.w	r3, [sl, #8]
   3ca04:	str	r3, [sp, #28]
   3ca06:	ldr.w	r3, [sl, #12]
   3ca0a:	str	r3, [sp, #48]	; 0x30
   3ca0c:	mov	r0, r9
   3ca0e:	add.w	sl, sl, #32
   3ca12:	bl	37c14 <error@@Base+0x8710>
   3ca16:	mov	fp, r0
   3ca18:	add.w	r0, r9, #4
   3ca1c:	bl	37c14 <error@@Base+0x8710>
   3ca20:	mov	r3, r0
   3ca22:	add.w	r0, r9, #8
   3ca26:	str	r3, [sp, #32]
   3ca28:	bl	37c14 <error@@Base+0x8710>
   3ca2c:	mov	r5, r0
   3ca2e:	add.w	r0, r9, #12
   3ca32:	bl	37c14 <error@@Base+0x8710>
   3ca36:	mov	r8, r0
   3ca38:	add.w	r0, r9, #16
   3ca3c:	bl	37c14 <error@@Base+0x8710>
   3ca40:	mov	r7, r0
   3ca42:	add.w	r0, r9, #20
   3ca46:	bl	37c14 <error@@Base+0x8710>
   3ca4a:	mov	r6, r0
   3ca4c:	add.w	r0, r9, #24
   3ca50:	bl	37c14 <error@@Base+0x8710>
   3ca54:	mov	r4, r0
   3ca56:	add.w	r0, r9, #28
   3ca5a:	bl	37c14 <error@@Base+0x8710>
   3ca5e:	ldr.w	r3, [sl, #4]
   3ca62:	ldr.w	r2, [sl, #-12]
   3ca66:	add.w	r9, r9, #32
   3ca6a:	ldr	r1, [sp, #24]
   3ca6c:	str	r3, [sp, #24]
   3ca6e:	add.w	ip, r6, r2
   3ca72:	ldr.w	lr, [sl, #-16]
   3ca76:	vmov	s15, r0
   3ca7a:	mov	r0, r3
   3ca7c:	ldr	r3, [sp, #32]
   3ca7e:	add	r6, r0
   3ca80:	add	r1, r3
   3ca82:	add	r2, r3
   3ca84:	umull	r0, r1, r1, ip
   3ca88:	umull	r2, r3, r2, r6
   3ca8c:	ldr.w	r6, [sl]
   3ca90:	strd	r0, r1, [sp, #32]
   3ca94:	add.w	ip, r7, r6
   3ca98:	ldr	r1, [sp, #20]
   3ca9a:	str	r6, [sp, #20]
   3ca9c:	strd	r2, r3, [sp, #40]	; 0x28
   3caa0:	add.w	r3, lr, r7
   3caa4:	ldrd	r6, r7, [sp, #32]
   3caa8:	add.w	r2, r1, fp
   3caac:	ldr.w	r0, [sl, #8]
   3cab0:	add	fp, lr
   3cab2:	ldr.w	lr, [sl, #-8]
   3cab6:	umlal	r6, r7, r3, r2
   3caba:	ldrd	r2, r3, [sp, #40]	; 0x28
   3cabe:	ldr	r1, [sp, #28]
   3cac0:	str	r0, [sp, #28]
   3cac2:	umlal	r2, r3, ip, fp
   3cac6:	add.w	ip, r4, lr
   3caca:	add	r4, r0
   3cacc:	vmov	r0, s15
   3cad0:	add	r1, r5
   3cad2:	add	r5, lr
   3cad4:	ldr.w	lr, [sp, #48]	; 0x30
   3cad8:	umlal	r6, r7, ip, r1
   3cadc:	ldr.w	r1, [sl, #-4]
   3cae0:	umlal	r2, r3, r4, r5
   3cae4:	add	lr, r8
   3cae6:	ldr.w	r5, [sl, #12]
   3caea:	add	r8, r1
   3caec:	str	r5, [sp, #48]	; 0x30
   3caee:	adds	r4, r0, r1
   3caf0:	ldr	r1, [sp, #0]
   3caf2:	add	r0, r5
   3caf4:	umlal	r6, r7, r4, lr
   3caf8:	umlal	r2, r3, r0, r8
   3cafc:	adds	r1, r1, r6
   3cafe:	str	r1, [sp, #0]
   3cb00:	ldr	r1, [sp, #4]
   3cb02:	adc.w	r1, r7, r1
   3cb06:	str	r1, [sp, #4]
   3cb08:	ldr	r1, [sp, #8]
   3cb0a:	adds	r1, r1, r2
   3cb0c:	str	r1, [sp, #8]
   3cb0e:	ldr	r1, [sp, #12]
   3cb10:	adc.w	r1, r3, r1
   3cb14:	ldr	r3, [sp, #16]
   3cb16:	str	r1, [sp, #12]
   3cb18:	subs	r3, #1
   3cb1a:	str	r3, [sp, #16]
   3cb1c:	bne.w	3ca0c <error@@Base+0xd508>
   3cb20:	ldr	r3, [sp, #52]	; 0x34
   3cb22:	ldr	r1, [sp, #0]
   3cb24:	ldr	r2, [sp, #12]
   3cb26:	str	r1, [r3, #0]
   3cb28:	ldr	r1, [sp, #4]
   3cb2a:	str	r2, [r3, #12]
   3cb2c:	str	r1, [r3, #4]
   3cb2e:	ldr	r1, [sp, #8]
   3cb30:	str	r1, [r3, #8]
   3cb32:	add	sp, #60	; 0x3c
   3cb34:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cb38:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3cb3c:	mov	r6, r0
   3cb3e:	ldr.w	r4, [r0, #1104]	; 0x450
   3cb42:	sub	sp, #8
   3cb44:	mov	r7, r1
   3cb46:	cmp	r4, #0
   3cb48:	bne.n	3cbfa <error@@Base+0xd6f6>
   3cb4a:	ldr.w	r0, [r0, #1108]	; 0x454
   3cb4e:	add.w	r8, r6, #1112	; 0x458
   3cb52:	cbnz	r0, 3cbac <error@@Base+0xd6a8>
   3cb54:	lsls	r3, r6, #30
   3cb56:	add.w	r1, r6, #1040	; 0x410
   3cb5a:	beq.w	3cc7a <error@@Base+0xd776>
   3cb5e:	add.w	r4, r6, #1072	; 0x430
   3cb62:	mov	r5, r1
   3cb64:	strb.w	r0, [r5], #1
   3cb68:	tst.w	r5, #3
   3cb6c:	sub.w	r2, r4, r5
   3cb70:	mov	r3, r5
   3cb72:	bne.n	3cb64 <error@@Base+0xd660>
   3cb74:	cmp	r2, #3
   3cb76:	ble.n	3cb88 <error@@Base+0xd684>
   3cb78:	mov	r0, r3
   3cb7a:	movs	r4, #0
   3cb7c:	subs	r2, #4
   3cb7e:	str.w	r4, [r0], #4
   3cb82:	cmp	r2, #3
   3cb84:	mov	r3, r0
   3cb86:	bhi.n	3cb7c <error@@Base+0xd678>
   3cb88:	cbz	r2, 3cb96 <error@@Base+0xd692>
   3cb8a:	add	r2, r3
   3cb8c:	movs	r0, #0
   3cb8e:	strb.w	r0, [r3], #1
   3cb92:	cmp	r3, r2
   3cb94:	bne.n	3cb8e <error@@Base+0xd68a>
   3cb96:	ldr.w	r0, [r6, #1108]	; 0x454
   3cb9a:	add.w	r8, r6, #1112	; 0x458
   3cb9e:	movs	r3, #32
   3cba0:	add	r0, r6
   3cba2:	mov	r2, r8
   3cba4:	bl	3c9d4 <error@@Base+0xd4d0>
   3cba8:	ldr.w	r0, [r6, #1108]	; 0x454
   3cbac:	ldr.w	r3, [r8]
   3cbb0:	lsls	r0, r0, #3
   3cbb2:	ldr.w	r2, [r8, #4]
   3cbb6:	add.w	r1, r6, #1120	; 0x460
   3cbba:	adds	r3, r3, r0
   3cbbc:	mov.w	r5, r0, asr #31
   3cbc0:	adc.w	r2, r5, r2
   3cbc4:	strd	r3, r2, [r7]
   3cbc8:	ldr.w	r3, [r6, #1120]	; 0x460
   3cbcc:	mov	r4, r0
   3cbce:	ldr.w	r2, [r6, #1124]	; 0x464
   3cbd2:	movs	r0, #0
   3cbd4:	adds	r3, r3, r4
   3cbd6:	mov.w	r4, #0
   3cbda:	str	r3, [r7, #8]
   3cbdc:	adc.w	r2, r5, r2
   3cbe0:	movs	r5, #0
   3cbe2:	str	r2, [r7, #12]
   3cbe4:	str.w	r0, [r6, #1108]	; 0x454
   3cbe8:	str.w	r0, [r6, #1104]	; 0x450
   3cbec:	strd	r4, r5, [r8]
   3cbf0:	strd	r4, r5, [r1]
   3cbf4:	add	sp, #8
   3cbf6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3cbfa:	movs	r1, #31
   3cbfc:	mov	r0, r4
   3cbfe:	bl	54314 <mkdtemp@@Base+0x2338>
   3cc02:	mov	r1, r4
   3cc04:	add.w	r5, r6, #1040	; 0x410
   3cc08:	add	r4, r5
   3cc0a:	bic.w	r3, r0, #31
   3cc0e:	str	r3, [sp, #4]
   3cc10:	mov	r0, r3
   3cc12:	bl	54378 <mkdtemp@@Base+0x239c>
   3cc16:	ldr	r3, [sp, #4]
   3cc18:	cmp	r0, #3
   3cc1a:	ble.n	3cc4c <error@@Base+0xd748>
   3cc1c:	lsls	r2, r4, #30
   3cc1e:	beq.n	3cc3c <error@@Base+0xd738>
   3cc20:	add.w	ip, r4, r0
   3cc24:	mov	r2, r4
   3cc26:	movs	r1, #0
   3cc28:	strb.w	r1, [r2], #1
   3cc2c:	tst.w	r2, #3
   3cc30:	sub.w	r0, ip, r2
   3cc34:	mov	r4, r2
   3cc36:	bne.n	3cc28 <error@@Base+0xd724>
   3cc38:	cmp	r0, #3
   3cc3a:	ble.n	3cc4c <error@@Base+0xd748>
   3cc3c:	mov	r2, r4
   3cc3e:	movs	r1, #0
   3cc40:	subs	r0, #4
   3cc42:	str.w	r1, [r2], #4
   3cc46:	cmp	r0, #3
   3cc48:	mov	r4, r2
   3cc4a:	bhi.n	3cc40 <error@@Base+0xd73c>
   3cc4c:	adds	r2, r4, r0
   3cc4e:	movs	r1, #0
   3cc50:	cbz	r0, 3cc5a <error@@Base+0xd756>
   3cc52:	strb.w	r1, [r4], #1
   3cc56:	cmp	r4, r2
   3cc58:	bne.n	3cc52 <error@@Base+0xd74e>
   3cc5a:	ldr.w	r0, [r6, #1108]	; 0x454
   3cc5e:	add.w	r8, r6, #1112	; 0x458
   3cc62:	mov	r1, r5
   3cc64:	add	r0, r6
   3cc66:	mov	r2, r8
   3cc68:	bl	3c9d4 <error@@Base+0xd4d0>
   3cc6c:	ldr.w	r1, [r6, #1104]	; 0x450
   3cc70:	ldr.w	r0, [r6, #1108]	; 0x454
   3cc74:	bl	54314 <mkdtemp@@Base+0x2338>
   3cc78:	b.n	3cbac <error@@Base+0xd6a8>
   3cc7a:	mov	r3, r1
   3cc7c:	movs	r2, #32
   3cc7e:	b.n	3cb78 <error@@Base+0xd674>
   3cc80:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   3cc84:	add.w	r9, r0, #1040	; 0x410
   3cc88:	ldr.w	r8, [r0, #1104]	; 0x450
   3cc8c:	mov	r4, r0
   3cc8e:	mov	r5, r2
   3cc90:	mov	r6, r1
   3cc92:	add.w	r7, r8, r2
   3cc96:	cmp	r7, #63	; 0x3f
   3cc98:	it	ls
   3cc9a:	addls	r9, r8
   3cc9c:	bls.n	3ccac <error@@Base+0xd7a8>
   3cc9e:	cmp.w	r8, #0
   3cca2:	bne.n	3cce8 <error@@Base+0xd7e4>
   3cca4:	cmp	r5, #63	; 0x3f
   3cca6:	it	ls
   3cca8:	movls	r7, r5
   3ccaa:	bhi.n	3ccbe <error@@Base+0xd7ba>
   3ccac:	mov	r2, r5
   3ccae:	mov	r1, r6
   3ccb0:	mov	r0, r9
   3ccb2:	blx	6524 <memcpy@plt+0x4>
   3ccb6:	str.w	r7, [r4, #1104]	; 0x450
   3ccba:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   3ccbe:	bic.w	r8, r5, #63	; 0x3f
   3ccc2:	ldr.w	r0, [r4, #1108]	; 0x454
   3ccc6:	mov	r1, r6
   3ccc8:	add.w	r2, r4, #1112	; 0x458
   3cccc:	mov	r3, r8
   3ccce:	add	r0, r4
   3ccd0:	bl	3c9d4 <error@@Base+0xd4d0>
   3ccd4:	sub.w	r5, r5, r8
   3ccd8:	ldr.w	r3, [r4, #1108]	; 0x454
   3ccdc:	add	r6, r8
   3ccde:	mov	r7, r5
   3cce0:	add	r3, r8
   3cce2:	str.w	r3, [r4, #1108]	; 0x454
   3cce6:	b.n	3ccac <error@@Base+0xd7a8>
   3cce8:	rsb	r2, r8, #64	; 0x40
   3ccec:	add.w	r0, r9, r8
   3ccf0:	add	r6, r2
   3ccf2:	blx	6524 <memcpy@plt+0x4>
   3ccf6:	ldr.w	r0, [r4, #1108]	; 0x454
   3ccfa:	add.w	r2, r4, #1112	; 0x458
   3ccfe:	movs	r3, #64	; 0x40
   3cd00:	mov	r1, r9
   3cd02:	add	r0, r4
   3cd04:	subs	r5, #64	; 0x40
   3cd06:	bl	3c9d4 <error@@Base+0xd4d0>
   3cd0a:	ldr.w	r0, [r4, #1108]	; 0x454
   3cd0e:	movs	r1, #64	; 0x40
   3cd10:	add	r5, r8
   3cd12:	bl	54314 <mkdtemp@@Base+0x2338>
   3cd16:	cmp	r5, #63	; 0x3f
   3cd18:	it	ls
   3cd1a:	movls	r7, r5
   3cd1c:	str.w	r0, [r4, #1108]	; 0x454
   3cd20:	bls.n	3ccac <error@@Base+0xd7a8>
   3cd22:	b.n	3ccbe <error@@Base+0xd7ba>
   3cd24:	cbz	r0, 3cd4a <error@@Base+0xd846>
   3cd26:	push	{lr}
   3cd28:	sub	sp, #12
   3cd2a:	ldr.w	r0, [r0, #1516]	; 0x5ec
   3cd2e:	mov.w	r2, #4294967295	; 0xffffffff
   3cd32:	mov.w	r1, #1536	; 0x600
   3cd36:	str	r0, [sp, #4]
   3cd38:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3cd3c:	ldr	r0, [sp, #4]
   3cd3e:	blx	5904 <free@plt+0x4>
   3cd42:	movs	r0, #1
   3cd44:	add	sp, #12
   3cd46:	ldr.w	pc, [sp], #4
   3cd4a:	movs	r0, #1
   3cd4c:	bx	lr
   3cd4e:	nop
   3cd50:	ldr	r2, [pc, #604]	; (3cfb0 <error@@Base+0xdaac>)
   3cd52:	mov.w	r1, #1536	; 0x600
   3cd56:	ldr	r3, [pc, #604]	; (3cfb4 <error@@Base+0xdab0>)
   3cd58:	add	r2, pc
   3cd5a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cd5e:	mov	r8, r0
   3cd60:	ldr	r3, [r2, r3]
   3cd62:	sub	sp, #420	; 0x1a4
   3cd64:	movs	r0, #1
   3cd66:	ldr	r3, [r3, #0]
   3cd68:	str	r3, [sp, #412]	; 0x19c
   3cd6a:	mov.w	r3, #0
   3cd6e:	bl	35a10 <error@@Base+0x650c>
   3cd72:	mov	r5, r0
   3cd74:	cmp	r0, #0
   3cd76:	beq.w	3cf94 <error@@Base+0xda90>
   3cd7a:	and.w	r1, r0, #15
   3cd7e:	movs	r0, #16
   3cd80:	bl	54378 <mkdtemp@@Base+0x239c>
   3cd84:	add	r6, sp, #8
   3cd86:	add	r7, sp, #252	; 0xfc
   3cd88:	movs	r1, #128	; 0x80
   3cd8a:	mov	r2, r6
   3cd8c:	adds	r4, r5, r0
   3cd8e:	mov	r0, r8
   3cd90:	add.w	r9, r4, #1240	; 0x4d8
   3cd94:	mov.w	r8, #0
   3cd98:	str.w	r5, [r4, #1516]	; 0x5ec
   3cd9c:	add.w	r5, r4, #1272	; 0x4f8
   3cda0:	blx	68dc <AES_set_encrypt_key@plt>
   3cda4:	movs	r3, #16
   3cda6:	mov	r1, r6
   3cda8:	mov	r0, r7
   3cdaa:	movs	r2, #0
   3cdac:	bl	3c8cc <error@@Base+0xd3c8>
   3cdb0:	mov	r2, r5
   3cdb2:	movs	r1, #128	; 0x80
   3cdb4:	mov	r0, r7
   3cdb6:	blx	68dc <AES_set_encrypt_key@plt>
   3cdba:	mov	r2, r5
   3cdbc:	mov	r1, r9
   3cdbe:	add.w	r0, r4, #1256	; 0x4e8
   3cdc2:	str.w	r8, [r4, #1256]	; 0x4e8
   3cdc6:	add.w	r9, r4, #1040	; 0x410
   3cdca:	str.w	r8, [r4, #1260]	; 0x4ec
   3cdce:	mov	r5, r4
   3cdd0:	str.w	r8, [r4, #1264]	; 0x4f0
   3cdd4:	str.w	r8, [r4, #1268]	; 0x4f4
   3cdd8:	blx	59a0 <AES_encrypt@plt>
   3cddc:	movs	r2, #16
   3cdde:	mov	r1, r2
   3cde0:	mov	r0, r7
   3cde2:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3cde6:	mov	r1, r8
   3cde8:	mov.w	r2, #1240	; 0x4d8
   3cdec:	mov	r0, r4
   3cdee:	blx	5d94 <memset@plt>
   3cdf2:	mov	r0, r4
   3cdf4:	mov	r1, r6
   3cdf6:	mov.w	r3, #1040	; 0x410
   3cdfa:	movs	r2, #1
   3cdfc:	bl	3c8cc <error@@Base+0xd3c8>
   3ce00:	mov	r0, r5
   3ce02:	bl	37c0c <error@@Base+0x8708>
   3ce06:	str.w	r0, [r5], #4
   3ce0a:	cmp	r9, r5
   3ce0c:	bne.n	3ce00 <error@@Base+0xd8fc>
   3ce0e:	add.w	r1, r4, #1112	; 0x458
   3ce12:	add.w	r0, r4, #1120	; 0x460
   3ce16:	movs	r2, #0
   3ce18:	mov.w	r8, #0
   3ce1c:	str.w	r2, [r4, #1108]	; 0x454
   3ce20:	mov.w	r9, #0
   3ce24:	str.w	r2, [r4, #1104]	; 0x450
   3ce28:	movs	r3, #160	; 0xa0
   3ce2a:	strd	r8, r9, [r1]
   3ce2e:	movs	r2, #2
   3ce30:	strd	r8, r9, [r0]
   3ce34:	mov	r1, r6
   3ce36:	mov	r0, r7
   3ce38:	add.w	fp, r4, #1128	; 0x468
   3ce3c:	bl	3c8cc <error@@Base+0xd3c8>
   3ce40:	mov	r3, r7
   3ce42:	ldmia	r3!, {r0, r1}
   3ce44:	add.w	r2, r4, #1136	; 0x470
   3ce48:	str	r2, [sp, #0]
   3ce4a:	mov.w	r8, #1
   3ce4e:	mov.w	r9, #0
   3ce52:	add.w	r5, r4, #1160	; 0x488
   3ce56:	str.w	r1, [r4, #1132]	; 0x46c
   3ce5a:	str.w	r0, [r4, #1128]	; 0x468
   3ce5e:	addw	r0, r4, #1132	; 0x46c
   3ce62:	bl	37c0c <error@@Base+0x8708>
   3ce66:	mov	sl, r0
   3ce68:	mov	r0, fp
   3ce6a:	bl	37c0c <error@@Base+0x8708>
   3ce6e:	bic.w	r3, sl, #4261412864	; 0xfe000000
   3ce72:	add.w	r1, r4, #1144	; 0x478
   3ce76:	str.w	r3, [r4, #1128]	; 0x468
   3ce7a:	add	r3, sp, #276	; 0x114
   3ce7c:	addw	fp, r4, #1164	; 0x48c
   3ce80:	add.w	sl, r4, #1224	; 0x4c8
   3ce84:	bic.w	r0, r0, #4261412864	; 0xfe000000
   3ce88:	str.w	r0, [r4, #1132]	; 0x46c
   3ce8c:	strd	r8, r9, [r1]
   3ce90:	ldmia	r3!, {r0, r1}
   3ce92:	str.w	r1, [r4, #1140]	; 0x474
   3ce96:	str.w	r0, [r4, #1136]	; 0x470
   3ce9a:	addw	r0, r4, #1140	; 0x474
   3ce9e:	bl	37c0c <error@@Base+0x8708>
   3cea2:	ldr	r2, [sp, #0]
   3cea4:	mov	r3, r0
   3cea6:	mov	r0, r2
   3cea8:	strd	r3, r2, [sp]
   3ceac:	bl	37c0c <error@@Base+0x8708>
   3ceb0:	ldr	r2, [sp, #4]
   3ceb2:	add.w	r1, r4, #1152	; 0x480
   3ceb6:	ldr	r3, [sp, #0]
   3ceb8:	bic.w	r3, r3, #4261412864	; 0xfe000000
   3cebc:	str.w	r3, [r4, #1136]	; 0x470
   3cec0:	movs	r3, #160	; 0xa0
   3cec2:	bic.w	r0, r0, #4261412864	; 0xfe000000
   3cec6:	str	r0, [r2, #4]
   3cec8:	strd	r8, r9, [r1]
   3cecc:	movs	r2, #3
   3cece:	mov	r1, r6
   3ced0:	mov	r0, r7
   3ced2:	bl	3c8cc <error@@Base+0xd3c8>
   3ced6:	add.w	lr, sp, #284	; 0x11c
   3ceda:	add.w	ip, sp, #348	; 0x15c
   3cede:	mov	r8, r5
   3cee0:	ldmia.w	lr!, {r0, r1, r2, r3}
   3cee4:	str.w	r0, [r4, #1160]	; 0x488
   3cee8:	str	r1, [r5, #4]
   3ceea:	str	r2, [r5, #8]
   3ceec:	str	r3, [r5, #12]
   3ceee:	ldmia.w	lr!, {r0, r1, r2, r3}
   3cef2:	str	r0, [r5, #16]
   3cef4:	str	r1, [r5, #20]
   3cef6:	str	r2, [r5, #24]
   3cef8:	str	r3, [r5, #28]
   3cefa:	ldmia.w	ip!, {r0, r1, r2, r3}
   3cefe:	str.w	r0, [r4, #1192]	; 0x4a8
   3cf02:	str.w	r1, [r4, #1196]	; 0x4ac
   3cf06:	str.w	r2, [r4, #1200]	; 0x4b0
   3cf0a:	str.w	r3, [r4, #1204]	; 0x4b4
   3cf0e:	ldmia.w	ip!, {r0, r1, r2, r3}
   3cf12:	str.w	r0, [r4, #1208]	; 0x4b8
   3cf16:	str.w	r1, [r4, #1212]	; 0x4bc
   3cf1a:	str.w	r2, [r4, #1216]	; 0x4c0
   3cf1e:	str.w	r3, [r4, #1220]	; 0x4c4
   3cf22:	mov	r0, fp
   3cf24:	add.w	fp, fp, #8
   3cf28:	bl	37c0c <error@@Base+0x8708>
   3cf2c:	mov	r9, r0
   3cf2e:	mov	r0, r8
   3cf30:	bl	37c0c <error@@Base+0x8708>
   3cf34:	add.w	r8, r8, #8
   3cf38:	str.w	r0, [r8, #-4]
   3cf3c:	cmp	r8, sl
   3cf3e:	str.w	r9, [fp, #-12]
   3cf42:	bne.n	3cf22 <error@@Base+0xda1e>
   3cf44:	ldrd	r0, r1, [r5]
   3cf48:	mvn.w	r2, #4
   3cf4c:	movs	r3, #15
   3cf4e:	bl	542d8 <mkdtemp@@Base+0x22fc>
   3cf52:	strd	r2, r3, [r5], #8
   3cf56:	cmp	r5, sl
   3cf58:	bne.n	3cf44 <error@@Base+0xda40>
   3cf5a:	movs	r2, #4
   3cf5c:	mov	r1, r6
   3cf5e:	movs	r3, #8
   3cf60:	mov	r0, r5
   3cf62:	bl	3c8cc <error@@Base+0xd3c8>
   3cf66:	mov	r0, r5
   3cf68:	bl	37c0c <error@@Base+0x8708>
   3cf6c:	mov	r5, r4
   3cf6e:	mov	r3, r0
   3cf70:	addw	r0, r4, #1228	; 0x4cc
   3cf74:	str.w	r3, [r4, #1224]	; 0x4c8
   3cf78:	bl	37c0c <error@@Base+0x8708>
   3cf7c:	movs	r2, #160	; 0xa0
   3cf7e:	mov	r1, r2
   3cf80:	str.w	r0, [r4, #1228]	; 0x4cc
   3cf84:	mov	r0, r7
   3cf86:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3cf8a:	movs	r2, #244	; 0xf4
   3cf8c:	mov	r0, r6
   3cf8e:	mov	r1, r2
   3cf90:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3cf94:	ldr	r2, [pc, #32]	; (3cfb8 <error@@Base+0xdab4>)
   3cf96:	ldr	r3, [pc, #28]	; (3cfb4 <error@@Base+0xdab0>)
   3cf98:	add	r2, pc
   3cf9a:	ldr	r3, [r2, r3]
   3cf9c:	ldr	r2, [r3, #0]
   3cf9e:	ldr	r3, [sp, #412]	; 0x19c
   3cfa0:	eors	r2, r3
   3cfa2:	bne.n	3cfac <error@@Base+0xdaa8>
   3cfa4:	mov	r0, r5
   3cfa6:	add	sp, #420	; 0x1a4
   3cfa8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cfac:	blx	620c <__stack_chk_fail@plt>
   3cfb0:	ldrh	r0, [r5, #24]
   3cfb2:	movs	r5, r0
   3cfb4:	lsls	r4, r3, #25
   3cfb6:	movs	r0, r0
   3cfb8:	ldrh	r0, [r5, #6]
   3cfba:	movs	r5, r0
   3cfbc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cfc0:	sub	sp, #76	; 0x4c
   3cfc2:	mov	r6, r1
   3cfc4:	ldr	r1, [pc, #896]	; (3d348 <error@@Base+0xde44>)
   3cfc6:	str	r2, [sp, #28]
   3cfc8:	mov	r7, r0
   3cfca:	ldr	r2, [pc, #896]	; (3d34c <error@@Base+0xde48>)
   3cfcc:	add	r1, pc
   3cfce:	ldr.w	r3, [r0, #1232]	; 0x4d0
   3cfd2:	ldr	r2, [r1, r2]
   3cfd4:	cmp.w	r3, #1024	; 0x400
   3cfd8:	ldr	r2, [r2, #0]
   3cfda:	str	r2, [sp, #68]	; 0x44
   3cfdc:	mov.w	r2, #0
   3cfe0:	bls.w	3d1cc <error@@Base+0xdcc8>
   3cfe4:	ubfx	r3, r3, #0, #10
   3cfe8:	cmp	r3, #0
   3cfea:	bne.w	3d1ba <error@@Base+0xdcb6>
   3cfee:	mov	sl, r6
   3cff0:	add.w	r3, r7, #1144	; 0x478
   3cff4:	add.w	fp, r7, #1160	; 0x488
   3cff8:	add.w	r2, r7, #1224	; 0x4c8
   3cffc:	str	r3, [sp, #32]
   3cffe:	str	r2, [sp, #24]
   3d000:	str	r3, [sp, #8]
   3d002:	str.w	fp, [sp, #36]	; 0x24
   3d006:	strd	r7, r6, [sp, #40]	; 0x28
   3d00a:	strd	r4, r5, [sp]
   3d00e:	ldr	r3, [sp, #8]
   3d010:	mov.w	r4, #4294967295	; 0xffffffff
   3d014:	ldrd	r0, r1, [r3], #8
   3d018:	cmp	r4, r1
   3d01a:	str	r3, [sp, #8]
   3d01c:	mvn.w	r3, #59	; 0x3b
   3d020:	it	eq
   3d022:	cmpeq	r3, r0
   3d024:	itt	cs
   3d026:	uxthcs	r2, r0
   3d028:	movcs.w	ip, #0
   3d02c:	bcs.n	3d03e <error@@Base+0xdb3a>
   3d02e:	adds	r0, #59	; 0x3b
   3d030:	ldr	r3, [sp, #8]
   3d032:	adc.w	r1, r1, #0
   3d036:	mov	r2, r0
   3d038:	mov	ip, r1
   3d03a:	strd	r0, r1, [r3, #-8]
   3d03e:	ldr.w	r4, [fp]
   3d042:	lsrs	r5, r1, #16
   3d044:	uxth.w	lr, r1
   3d048:	lsrs	r3, r0, #16
   3d04a:	str	r3, [sp, #20]
   3d04c:	umull	r0, r1, r4, r5
   3d050:	ldr.w	r3, [fp, #28]
   3d054:	ldr.w	r4, [fp, #24]
   3d058:	ldr.w	r6, [fp, #8]
   3d05c:	mul.w	r3, r2, r3
   3d060:	umull	r8, r9, r6, lr
   3d064:	mla	ip, ip, r4, r3
   3d068:	ldr.w	r3, [fp, #12]
   3d06c:	umull	r6, r7, r4, r2
   3d070:	ldr.w	r4, [fp, #4]
   3d074:	ldr	r2, [sp, #20]
   3d076:	mla	r9, lr, r3, r9
   3d07a:	add	r7, ip
   3d07c:	mla	r1, r5, r4, r1
   3d080:	ldr.w	r4, [fp, #16]
   3d084:	umull	r4, r5, r4, r2
   3d088:	adds	r2, r0, r6
   3d08a:	ldr	r0, [sp, #20]
   3d08c:	adc.w	r3, r1, r7
   3d090:	ldr.w	r6, [fp, #20]
   3d094:	adds.w	r2, r2, r8
   3d098:	adc.w	r3, r3, r9
   3d09c:	adds	r2, r2, r4
   3d09e:	mov.w	r1, #0
   3d0a2:	mla	r5, r0, r6, r5
   3d0a6:	adc.w	r3, r5, r3
   3d0aa:	and.w	r5, r3, #15
   3d0ae:	lsrs	r3, r3, #4
   3d0b0:	adds	r0, r3, r3
   3d0b2:	adc.w	r4, r1, r1
   3d0b6:	adds	r0, r0, r0
   3d0b8:	adcs	r4, r4
   3d0ba:	adds	r0, r0, r3
   3d0bc:	adc.w	r1, r4, r1
   3d0c0:	adds	r3, r0, r2
   3d0c2:	str	r3, [sp, #0]
   3d0c4:	adc.w	r3, r1, r5
   3d0c8:	str	r3, [sp, #4]
   3d0ca:	movs	r4, #15
   3d0cc:	ldrd	r1, r2, [sp]
   3d0d0:	mvn.w	r3, #5
   3d0d4:	cmp	r4, r2
   3d0d6:	it	eq
   3d0d8:	cmpeq	r3, r1
   3d0da:	bcs.n	3d0e8 <error@@Base+0xdbe4>
   3d0dc:	adds	r3, r1, #5
   3d0de:	str	r3, [sp, #0]
   3d0e0:	ldr	r3, [sp, #4]
   3d0e2:	sbc.w	r3, r3, #15
   3d0e6:	str	r3, [sp, #4]
   3d0e8:	ldr	r3, [sp, #24]
   3d0ea:	mov	r0, sl
   3d0ec:	add.w	fp, fp, #32
   3d0f0:	add.w	sl, sl, #4
   3d0f4:	ldr.w	r1, [r3], #4
   3d0f8:	str	r3, [sp, #24]
   3d0fa:	ldr	r3, [sp, #0]
   3d0fc:	eors	r1, r3
   3d0fe:	bl	37c44 <error@@Base+0x8740>
   3d102:	ldr	r3, [sp, #36]	; 0x24
   3d104:	ldr	r2, [sp, #8]
   3d106:	cmp	r3, r2
   3d108:	bne.n	3d00e <error@@Base+0xdb0a>
   3d10a:	ldrd	r7, r6, [sp, #40]	; 0x28
   3d10e:	add.w	r5, r7, #1112	; 0x458
   3d112:	add.w	r4, r7, #1120	; 0x460
   3d116:	movs	r0, #0
   3d118:	movs	r2, #0
   3d11a:	str.w	r0, [r7, #1108]	; 0x454
   3d11e:	movs	r3, #0
   3d120:	str.w	r0, [r7, #1104]	; 0x450
   3d124:	add.w	r1, r7, #1152	; 0x480
   3d128:	strd	r2, r3, [r5]
   3d12c:	add.w	r5, r7, #1240	; 0x4d8
   3d130:	strd	r2, r3, [r4]
   3d134:	movs	r2, #1
   3d136:	str.w	r0, [r7, #1232]	; 0x4d0
   3d13a:	movs	r3, #0
   3d13c:	ldr	r0, [sp, #32]
   3d13e:	strd	r2, r3, [r0]
   3d142:	strd	r2, r3, [r1]
   3d146:	ldr	r1, [sp, #28]
   3d148:	ldr.w	r0, [r7, #1260]	; 0x4ec
   3d14c:	ldr	r3, [r1, #4]
   3d14e:	ldrb	r4, [r1, #7]
   3d150:	ubfx	r2, r3, #24, #8
   3d154:	bic.w	r2, r2, #1
   3d158:	and.w	r4, r4, #1
   3d15c:	bfi	r3, r2, #24, #8
   3d160:	cmp	r3, r0
   3d162:	it	ne
   3d164:	ldrne	r2, [r1, #0]
   3d166:	bne.n	3d174 <error@@Base+0xdc70>
   3d168:	ldr	r2, [sp, #28]
   3d16a:	ldr.w	r1, [r7, #1256]	; 0x4e8
   3d16e:	ldr	r2, [r2, #0]
   3d170:	cmp	r2, r1
   3d172:	beq.n	3d18a <error@@Base+0xdc86>
   3d174:	str.w	r2, [r7, #1256]	; 0x4e8
   3d178:	add.w	r0, r7, #1256	; 0x4e8
   3d17c:	add.w	r2, r7, #1272	; 0x4f8
   3d180:	mov	r1, r5
   3d182:	str.w	r3, [r7, #1260]	; 0x4ec
   3d186:	blx	59a0 <AES_encrypt@plt>
   3d18a:	add.w	r3, r5, r4, lsl #3
   3d18e:	ldr	r2, [r6, #4]
   3d190:	ldr.w	r1, [r5, r4, lsl #3]
   3d194:	ldr	r0, [r3, #4]
   3d196:	ldr	r3, [r6, #0]
   3d198:	eors	r2, r0
   3d19a:	str	r2, [r6, #4]
   3d19c:	ldr	r2, [pc, #432]	; (3d350 <error@@Base+0xde4c>)
   3d19e:	eors	r3, r1
   3d1a0:	str	r3, [r6, #0]
   3d1a2:	ldr	r3, [pc, #424]	; (3d34c <error@@Base+0xde48>)
   3d1a4:	add	r2, pc
   3d1a6:	ldr	r3, [r2, r3]
   3d1a8:	ldr	r2, [r3, #0]
   3d1aa:	ldr	r3, [sp, #68]	; 0x44
   3d1ac:	eors	r2, r3
   3d1ae:	bne.w	3d344 <error@@Base+0xde40>
   3d1b2:	movs	r0, #1
   3d1b4:	add	sp, #76	; 0x4c
   3d1b6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d1ba:	add	r1, sp, #48	; 0x30
   3d1bc:	str	r1, [sp, #0]
   3d1be:	bl	3cb38 <error@@Base+0xd634>
   3d1c2:	ldr	r1, [sp, #0]
   3d1c4:	mov	r0, r7
   3d1c6:	bl	3c6d4 <error@@Base+0xd1d0>
   3d1ca:	b.n	3cfee <error@@Base+0xdaea>
   3d1cc:	add	r1, sp, #48	; 0x30
   3d1ce:	bl	3cb38 <error@@Base+0xd634>
   3d1d2:	ldrd	r5, r2, [sp, #48]	; 0x30
   3d1d6:	ldr.w	r3, [r7, #1168]	; 0x490
   3d1da:	ldr.w	r4, [r7, #1160]	; 0x488
   3d1de:	mov.w	ip, r5, lsr #16
   3d1e2:	uxth	r1, r2
   3d1e4:	lsrs	r2, r2, #16
   3d1e6:	ldr.w	r0, [r7, #1176]	; 0x498
   3d1ea:	uxth	r5, r5
   3d1ec:	umull	sl, fp, r3, r1
   3d1f0:	ldr.w	r3, [r7, #1172]	; 0x494
   3d1f4:	umull	r8, r9, r4, r2
   3d1f8:	ldr.w	r4, [r7, #1180]	; 0x49c
   3d1fc:	mla	fp, r1, r3, fp
   3d200:	ldr.w	r3, [r7, #1164]	; 0x48c
   3d204:	umull	r0, r1, r0, ip
   3d208:	adds.w	lr, sl, r8
   3d20c:	mla	r9, r2, r3, r9
   3d210:	ldr.w	r3, [r7, #1184]	; 0x4a0
   3d214:	umull	r2, r3, r3, r5
   3d218:	mla	r1, ip, r4, r1
   3d21c:	ldr.w	r4, [r7, #1188]	; 0x4a4
   3d220:	adc.w	ip, fp, r9
   3d224:	adds.w	lr, r0, lr
   3d228:	mvn.w	r0, #5
   3d22c:	mla	r3, r5, r4, r3
   3d230:	adc.w	ip, r1, ip
   3d234:	adds.w	lr, r2, lr
   3d238:	mov.w	r2, #0
   3d23c:	mov.w	r1, #15
   3d240:	adc.w	ip, r3, ip
   3d244:	and.w	r5, ip, #15
   3d248:	mov.w	ip, ip, lsr #4
   3d24c:	adds.w	r3, ip, ip
   3d250:	adcs	r2, r2
   3d252:	adds	r3, r3, r3
   3d254:	adcs	r2, r2
   3d256:	adds.w	r3, r3, ip
   3d25a:	adc.w	r2, r2, #0
   3d25e:	adds.w	r3, r3, lr
   3d262:	str	r3, [sp, #0]
   3d264:	adc.w	r3, r2, r5
   3d268:	str	r3, [sp, #4]
   3d26a:	ldrd	r3, r4, [sp]
   3d26e:	cmp	r1, r4
   3d270:	it	eq
   3d272:	cmpeq	r0, r3
   3d274:	bcs.n	3d27a <error@@Base+0xdd76>
   3d276:	adds	r3, #5
   3d278:	str	r3, [sp, #0]
   3d27a:	ldr	r3, [sp, #0]
   3d27c:	mov	r0, r6
   3d27e:	ldr.w	r1, [r7, #1224]	; 0x4c8
   3d282:	eors	r1, r3
   3d284:	bl	37c44 <error@@Base+0x8740>
   3d288:	ldrd	r5, r2, [sp, #56]	; 0x38
   3d28c:	ldr.w	r3, [r7, #1200]	; 0x4b0
   3d290:	ldr.w	r4, [r7, #1192]	; 0x4a8
   3d294:	mov.w	ip, r5, lsr #16
   3d298:	uxth	r1, r2
   3d29a:	lsrs	r2, r2, #16
   3d29c:	ldr.w	r0, [r7, #1208]	; 0x4b8
   3d2a0:	uxth	r5, r5
   3d2a2:	umull	sl, fp, r3, r1
   3d2a6:	ldr.w	r3, [r7, #1204]	; 0x4b4
   3d2aa:	umull	r8, r9, r4, r2
   3d2ae:	ldr.w	r4, [r7, #1212]	; 0x4bc
   3d2b2:	mla	fp, r1, r3, fp
   3d2b6:	ldr.w	r3, [r7, #1196]	; 0x4ac
   3d2ba:	umull	r0, r1, r0, ip
   3d2be:	adds.w	lr, sl, r8
   3d2c2:	mla	r9, r2, r3, r9
   3d2c6:	ldr.w	r3, [r7, #1216]	; 0x4c0
   3d2ca:	mvn.w	r8, #5
   3d2ce:	umull	r2, r3, r3, r5
   3d2d2:	mla	r1, ip, r4, r1
   3d2d6:	ldr.w	r4, [r7, #1220]	; 0x4c4
   3d2da:	adc.w	ip, fp, r9
   3d2de:	adds.w	lr, r0, lr
   3d2e2:	mov.w	r9, #15
   3d2e6:	add.w	r0, r6, #4
   3d2ea:	mla	r3, r5, r4, r3
   3d2ee:	adc.w	ip, r1, ip
   3d2f2:	adds.w	lr, r2, lr
   3d2f6:	adc.w	ip, r3, ip
   3d2fa:	movs	r3, #0
   3d2fc:	and.w	r2, ip, #15
   3d300:	mov.w	ip, ip, lsr #4
   3d304:	adds.w	r1, ip, ip
   3d308:	adcs	r3, r3
   3d30a:	adds	r1, r1, r1
   3d30c:	adcs	r3, r3
   3d30e:	adds.w	ip, r1, ip
   3d312:	adc.w	r3, r3, #0
   3d316:	adds.w	r1, ip, lr
   3d31a:	adcs	r3, r2
   3d31c:	str	r1, [sp, #8]
   3d31e:	str	r3, [sp, #12]
   3d320:	ldrd	r3, r4, [sp, #8]
   3d324:	cmp	r9, r4
   3d326:	it	eq
   3d328:	cmpeq	r8, r3
   3d32a:	bcs.n	3d330 <error@@Base+0xde2c>
   3d32c:	adds	r3, #5
   3d32e:	str	r3, [sp, #8]
   3d330:	add.w	r3, r7, #1144	; 0x478
   3d334:	ldr.w	r1, [r7, #1228]	; 0x4cc
   3d338:	str	r3, [sp, #32]
   3d33a:	ldr	r3, [sp, #8]
   3d33c:	eors	r1, r3
   3d33e:	bl	37c44 <error@@Base+0x8740>
   3d342:	b.n	3d10e <error@@Base+0xdc0a>
   3d344:	blx	620c <__stack_chk_fail@plt>
   3d348:	ldrh	r4, [r6, #4]
   3d34a:	movs	r5, r0
   3d34c:	lsls	r4, r3, #25
   3d34e:	movs	r0, r0
   3d350:	strh	r4, [r3, #54]	; 0x36
   3d352:	movs	r5, r0
   3d354:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d358:	sub	sp, #28
   3d35a:	ldr	r7, [pc, #292]	; (3d480 <error@@Base+0xdf7c>)
   3d35c:	mov	r4, r0
   3d35e:	ldr	r6, [pc, #292]	; (3d484 <error@@Base+0xdf80>)
   3d360:	mov	r5, r2
   3d362:	add	r7, pc
   3d364:	ldr.w	r3, [r0, #1232]	; 0x4d0
   3d368:	ldr	r6, [r7, r6]
   3d36a:	adds	r7, r3, r2
   3d36c:	cmp.w	r7, #1024	; 0x400
   3d370:	ldr	r6, [r6, #0]
   3d372:	str	r6, [sp, #20]
   3d374:	mov.w	r6, #0
   3d378:	bls.n	3d410 <error@@Base+0xdf0c>
   3d37a:	cmp.w	r3, #1024	; 0x400
   3d37e:	mov	r6, r1
   3d380:	beq.n	3d436 <error@@Base+0xdf32>
   3d382:	ubfx	r3, r3, #0, #10
   3d386:	add	r2, r3
   3d388:	cmp.w	r2, #1024	; 0x400
   3d38c:	bcc.n	3d408 <error@@Base+0xdf04>
   3d38e:	cmp	r3, #0
   3d390:	bne.n	3d46c <error@@Base+0xdf68>
   3d392:	cmp.w	r5, #1024	; 0x400
   3d396:	blt.n	3d408 <error@@Base+0xdf04>
   3d398:	sub.w	sl, r5, #1024	; 0x400
   3d39c:	mov	r7, sp
   3d39e:	mov.w	r8, #8192	; 0x2000
   3d3a2:	mov.w	r9, #0
   3d3a6:	mov.w	sl, sl, lsr #10
   3d3aa:	add.w	fp, sl, #1
   3d3ae:	add.w	fp, r6, fp, lsl #10
   3d3b2:	mov.w	r3, #1024	; 0x400
   3d3b6:	mov	r1, r6
   3d3b8:	mov	r2, r7
   3d3ba:	mov	r0, r4
   3d3bc:	add	r6, r3
   3d3be:	strd	r8, r9, [sp]
   3d3c2:	strd	r8, r9, [sp, #8]
   3d3c6:	bl	3c9d4 <error@@Base+0xd4d0>
   3d3ca:	ldr.w	r3, [r4, #1232]	; 0x4d0
   3d3ce:	mov	r1, r7
   3d3d0:	mov	r0, r4
   3d3d2:	add.w	r3, r3, #1024	; 0x400
   3d3d6:	str.w	r3, [r4, #1232]	; 0x4d0
   3d3da:	bl	3c6d4 <error@@Base+0xd1d0>
   3d3de:	cmp	r6, fp
   3d3e0:	bne.n	3d3b2 <error@@Base+0xdeae>
   3d3e2:	mov	r0, r5
   3d3e4:	mov.w	r1, #64512	; 0xfc00
   3d3e8:	movt	r1, #65535	; 0xffff
   3d3ec:	bl	54314 <mkdtemp@@Base+0x2338>
   3d3f0:	mov.w	r1, #64512	; 0xfc00
   3d3f4:	movt	r1, #65535	; 0xffff
   3d3f8:	mov	r5, r0
   3d3fa:	mov	r0, sl
   3d3fc:	bl	543dc <mkdtemp@@Base+0x2400>
   3d400:	mov	r1, r5
   3d402:	bl	54314 <mkdtemp@@Base+0x2338>
   3d406:	mov	r5, r0
   3d408:	cbz	r5, 3d41e <error@@Base+0xdf1a>
   3d40a:	mov	r1, r6
   3d40c:	mov	r2, r5
   3d40e:	mov	r0, r4
   3d410:	bl	3cc80 <error@@Base+0xd77c>
   3d414:	ldr.w	r2, [r4, #1232]	; 0x4d0
   3d418:	add	r2, r5
   3d41a:	str.w	r2, [r4, #1232]	; 0x4d0
   3d41e:	ldr	r2, [pc, #104]	; (3d488 <error@@Base+0xdf84>)
   3d420:	ldr	r3, [pc, #96]	; (3d484 <error@@Base+0xdf80>)
   3d422:	add	r2, pc
   3d424:	ldr	r3, [r2, r3]
   3d426:	ldr	r2, [r3, #0]
   3d428:	ldr	r3, [sp, #20]
   3d42a:	eors	r2, r3
   3d42c:	bne.n	3d47c <error@@Base+0xdf78>
   3d42e:	movs	r0, #1
   3d430:	add	sp, #28
   3d432:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d436:	cmn.w	r2, #1024	; 0x400
   3d43a:	bcs.n	3d40a <error@@Base+0xdf06>
   3d43c:	mov	r9, r1
   3d43e:	mov.w	r8, #0
   3d442:	mov	r7, sp
   3d444:	mov	r1, r6
   3d446:	mov	r2, r8
   3d448:	mov	r0, r4
   3d44a:	bl	3cc80 <error@@Base+0xd77c>
   3d44e:	mov	r1, r7
   3d450:	mov	r0, r4
   3d452:	mov	r6, r9
   3d454:	bl	3cb38 <error@@Base+0xd634>
   3d458:	ldr.w	r3, [r4, #1232]	; 0x4d0
   3d45c:	mov	r1, r7
   3d45e:	mov	r0, r4
   3d460:	add	r3, r8
   3d462:	str.w	r3, [r4, #1232]	; 0x4d0
   3d466:	bl	3c6d4 <error@@Base+0xd1d0>
   3d46a:	b.n	3d392 <error@@Base+0xde8e>
   3d46c:	sub.w	r5, r5, #1024	; 0x400
   3d470:	rsb	r8, r3, #1024	; 0x400
   3d474:	add	r5, r3
   3d476:	add.w	r9, r1, r8
   3d47a:	b.n	3d442 <error@@Base+0xdf3e>
   3d47c:	blx	620c <__stack_chk_fail@plt>
   3d480:	strh	r6, [r3, #40]	; 0x28
   3d482:	movs	r5, r0
   3d484:	lsls	r4, r3, #25
   3d486:	movs	r0, r0
   3d488:	strh	r6, [r3, #34]	; 0x22
   3d48a:	movs	r5, r0
   3d48c:	add.w	r3, r1, #24
   3d490:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d494:	add.w	sl, r0, #1208	; 0x4b8
   3d498:	sub	sp, #52	; 0x34
   3d49a:	sub.w	fp, r1, #8
   3d49e:	mov	ip, r3
   3d4a0:	strd	r8, r9, [sp]
   3d4a4:	ldrd	r3, r4, [fp, #8]!
   3d4a8:	ldrd	r1, r0, [sl]
   3d4ac:	add.w	sl, sl, #8
   3d4b0:	strd	r3, r4, [sp, #24]
   3d4b4:	mov	r3, r4
   3d4b6:	adds	r3, #1
   3d4b8:	beq.n	3d554 <error@@Base+0xe050>
   3d4ba:	ldr.w	lr, [sl, #-40]
   3d4be:	movs	r3, #0
   3d4c0:	ldr.w	r4, [sl, #-36]
   3d4c4:	mov	r6, r3
   3d4c6:	umull	r8, r9, lr, r0
   3d4ca:	umlal	r8, r9, r1, r4
   3d4ce:	ldr.w	r4, [sl, #-36]
   3d4d2:	mov	r2, r9
   3d4d4:	mov	r5, r8
   3d4d6:	umlal	r2, r3, r0, r4
   3d4da:	mov	r4, r6
   3d4dc:	umlal	r4, r5, r1, lr
   3d4e0:	mov	r0, r4
   3d4e2:	mov	r1, r5
   3d4e4:	lsls	r4, r2, #4
   3d4e6:	lsls	r5, r3, #4
   3d4e8:	subs	r4, r4, r2
   3d4ea:	orr.w	r5, r5, r2, lsr #28
   3d4ee:	sbc.w	r5, r5, r3
   3d4f2:	adds	r4, r4, r4
   3d4f4:	adcs	r5, r5
   3d4f6:	adds	r4, r4, r4
   3d4f8:	adcs	r5, r5
   3d4fa:	subs	r4, r4, r2
   3d4fc:	sbc.w	r5, r5, r3
   3d500:	adds	r3, r4, r0
   3d502:	str	r3, [sp, #0]
   3d504:	adc.w	r3, r5, r1
   3d508:	str	r3, [sp, #4]
   3d50a:	ldrd	r3, r4, [sp]
   3d50e:	cmp	r4, r8
   3d510:	it	eq
   3d512:	cmpeq	r3, r6
   3d514:	bcs.n	3d520 <error@@Base+0xe01c>
   3d516:	adds	r3, #59	; 0x3b
   3d518:	str	r3, [sp, #0]
   3d51a:	ldr	r3, [sp, #4]
   3d51c:	adcs	r3, r6
   3d51e:	str	r3, [sp, #4]
   3d520:	ldrd	r3, r4, [sp, #24]
   3d524:	movs	r0, #0
   3d526:	ldrd	r7, r8, [sp]
   3d52a:	movs	r1, #0
   3d52c:	adds	r5, r3, r7
   3d52e:	adcs.w	r6, r4, r8
   3d532:	mov	r2, r5
   3d534:	itt	cs
   3d536:	movcs	r0, #1
   3d538:	movcs	r1, #0
   3d53a:	orrs	r1, r0
   3d53c:	mov	r3, r6
   3d53e:	beq.n	3d546 <error@@Base+0xe042>
   3d540:	adds	r2, #59	; 0x3b
   3d542:	adc.w	r3, r3, #0
   3d546:	cmp	ip, fp
   3d548:	strd	r2, r3, [sl, #-8]
   3d54c:	bne.n	3d4a4 <error@@Base+0xdfa0>
   3d54e:	add	sp, #52	; 0x34
   3d550:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d554:	ldrd	r5, r4, [sl, #-40]	; 0x28
   3d558:	movs	r7, #0
   3d55a:	mov	r8, r7
   3d55c:	umull	r2, r3, r5, r0
   3d560:	umlal	r2, r3, r1, r4
   3d564:	mov	r6, r3
   3d566:	mov	r9, r2
   3d568:	mov	r3, r7
   3d56a:	mov	r2, r6
   3d56c:	mov	r6, r7
   3d56e:	mov	r7, r9
   3d570:	umlal	r2, r3, r0, r4
   3d574:	umlal	r6, r7, r1, r5
   3d578:	mov	r0, r6
   3d57a:	mov	r1, r7
   3d57c:	lsls	r6, r2, #4
   3d57e:	lsls	r7, r3, #4
   3d580:	subs	r6, r6, r2
   3d582:	orr.w	r7, r7, r2, lsr #28
   3d586:	sbc.w	r7, r7, r3
   3d58a:	adds	r6, r6, r6
   3d58c:	adcs	r7, r7
   3d58e:	adds	r6, r6, r6
   3d590:	adcs	r7, r7
   3d592:	subs	r6, r6, r2
   3d594:	sbc.w	r7, r7, r3
   3d598:	adds	r3, r6, r0
   3d59a:	str	r3, [sp, #16]
   3d59c:	adc.w	r3, r7, r1
   3d5a0:	str	r3, [sp, #20]
   3d5a2:	ldrd	r2, r3, [sp, #16]
   3d5a6:	cmp	r3, r9
   3d5a8:	it	eq
   3d5aa:	cmpeq	r2, r8
   3d5ac:	bcs.n	3d5bc <error@@Base+0xe0b8>
   3d5ae:	adds.w	r3, r2, #59	; 0x3b
   3d5b2:	str	r3, [sp, #16]
   3d5b4:	ldr	r3, [sp, #20]
   3d5b6:	adc.w	r3, r3, r8
   3d5ba:	str	r3, [sp, #20]
   3d5bc:	ldrd	r1, r2, [sp, #16]
   3d5c0:	mov.w	r7, #4294967295	; 0xffffffff
   3d5c4:	mvn.w	r6, #60	; 0x3c
   3d5c8:	subs.w	r3, r1, #60	; 0x3c
   3d5cc:	str	r3, [sp, #32]
   3d5ce:	adc.w	r3, r2, #4294967295	; 0xffffffff
   3d5d2:	str	r3, [sp, #36]	; 0x24
   3d5d4:	ldrd	r8, r9, [sp, #32]
   3d5d8:	cmp	r7, r9
   3d5da:	it	eq
   3d5dc:	cmpeq	r6, r8
   3d5de:	bcc.n	3d5ec <error@@Base+0xe0e8>
   3d5e0:	adds.w	r3, r1, #4294967295	; 0xffffffff
   3d5e4:	str	r3, [sp, #32]
   3d5e6:	adc.w	r3, r2, #4294967295	; 0xffffffff
   3d5ea:	str	r3, [sp, #36]	; 0x24
   3d5ec:	ldrd	r0, r1, [sp, #32]
   3d5f0:	movs	r7, #0
   3d5f2:	str	r7, [sp, #24]
   3d5f4:	umull	r2, r3, r1, r5
   3d5f8:	mov	r8, r0
   3d5fa:	mov	r9, r1
   3d5fc:	strd	r0, r1, [sl, #-8]
   3d600:	mov	r0, r8
   3d602:	ldr.w	r1, [fp]
   3d606:	subs	r1, #59	; 0x3b
   3d608:	str	r1, [sp, #40]	; 0x28
   3d60a:	umlal	r2, r3, r4, r8
   3d60e:	ldr.w	r1, [fp, #4]
   3d612:	adc.w	r1, r1, #4294967295	; 0xffffffff
   3d616:	str	r1, [sp, #44]	; 0x2c
   3d618:	mov	r6, r3
   3d61a:	str	r2, [sp, #28]
   3d61c:	umlal	r6, r7, r4, r9
   3d620:	ldrd	r8, r9, [sp, #24]
   3d624:	umlal	r8, r9, r5, r0
   3d628:	lsls	r1, r6, #4
   3d62a:	lsls	r0, r7, #4
   3d62c:	subs	r1, r1, r6
   3d62e:	orr.w	r0, r0, r6, lsr #28
   3d632:	sbc.w	r0, r0, r7
   3d636:	adds	r1, r1, r1
   3d638:	adcs	r0, r0
   3d63a:	adds	r1, r1, r1
   3d63c:	adcs	r0, r0
   3d63e:	subs	r1, r1, r6
   3d640:	sbc.w	r0, r0, r7
   3d644:	adds.w	r1, r1, r8
   3d648:	mov	r3, r9
   3d64a:	str	r1, [sp, #8]
   3d64c:	adc.w	r3, r0, r3
   3d650:	str	r3, [sp, #12]
   3d652:	ldrd	r3, r4, [sp, #8]
   3d656:	ldrd	r8, r9, [sp, #24]
   3d65a:	cmp	r4, r9
   3d65c:	it	eq
   3d65e:	cmpeq	r3, r8
   3d660:	bcs.n	3d66e <error@@Base+0xe16a>
   3d662:	adds	r3, #59	; 0x3b
   3d664:	str	r3, [sp, #8]
   3d666:	ldr	r3, [sp, #12]
   3d668:	adc.w	r3, r3, #0
   3d66c:	str	r3, [sp, #12]
   3d66e:	ldrd	r3, r4, [sp, #40]	; 0x28
   3d672:	movs	r0, #0
   3d674:	ldrd	r5, r6, [sp, #8]
   3d678:	movs	r1, #0
   3d67a:	adds	r7, r3, r5
   3d67c:	adcs.w	r8, r4, r6
   3d680:	mov	r2, r7
   3d682:	itt	cs
   3d684:	movcs	r0, #1
   3d686:	movcs	r1, #0
   3d688:	orrs	r1, r0
   3d68a:	mov	r3, r8
   3d68c:	beq.w	3d546 <error@@Base+0xe042>
   3d690:	b.n	3d540 <error@@Base+0xe03c>
   3d692:	nop
   3d694:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d698:	mov	r7, r1
   3d69a:	ldr	r1, [pc, #204]	; (3d768 <error@@Base+0xe264>)
   3d69c:	sub.w	sl, r3, #16
   3d6a0:	mov	fp, r3
   3d6a2:	ldr	r3, [pc, #200]	; (3d76c <error@@Base+0xe268>)
   3d6a4:	add	r1, pc
   3d6a6:	sub	sp, #44	; 0x2c
   3d6a8:	mov.w	sl, sl, lsr #4
   3d6ac:	add.w	r4, r0, #16
   3d6b0:	ldr	r3, [r1, r3]
   3d6b2:	movs	r0, #1
   3d6b4:	add.w	r9, sl, #2
   3d6b8:	add	r6, sp, #20
   3d6ba:	add.w	r8, sp, #4
   3d6be:	mov	r5, r0
   3d6c0:	ldr	r3, [r3, #0]
   3d6c2:	str	r3, [sp, #36]	; 0x24
   3d6c4:	mov.w	r3, #0
   3d6c8:	movs	r1, #0
   3d6ca:	strd	r1, r1, [sp, #4]
   3d6ce:	strd	r1, r1, [sp, #12]
   3d6d2:	strb.w	r2, [sp, #11]
   3d6d6:	strb.w	r0, [sp, #19]
   3d6da:	mov	r2, r7
   3d6dc:	mov	r1, r6
   3d6de:	mov	r0, r8
   3d6e0:	adds	r4, #16
   3d6e2:	blx	59a0 <AES_encrypt@plt>
   3d6e6:	mov	ip, r6
   3d6e8:	ldmia.w	ip!, {r0, r1, r2, r3}
   3d6ec:	str.w	r0, [r4, #-32]
   3d6f0:	mov	r0, r5
   3d6f2:	str.w	r1, [r4, #-28]
   3d6f6:	movs	r1, #1
   3d6f8:	str.w	r2, [r4, #-24]
   3d6fc:	str.w	r3, [r4, #-20]
   3d700:	bl	54314 <mkdtemp@@Base+0x2338>
   3d704:	cmp	r0, r9
   3d706:	mov	r5, r0
   3d708:	strb.w	r0, [sp, #19]
   3d70c:	bne.n	3d6da <error@@Base+0xe1d6>
   3d70e:	mvn.w	r1, #15
   3d712:	mov	r0, fp
   3d714:	bl	54314 <mkdtemp@@Base+0x2338>
   3d718:	mvn.w	r1, #15
   3d71c:	mov	r4, r0
   3d71e:	mov	r0, sl
   3d720:	bl	543dc <mkdtemp@@Base+0x2400>
   3d724:	mov	r1, r4
   3d726:	bl	54314 <mkdtemp@@Base+0x2338>
   3d72a:	cbnz	r0, 3d756 <error@@Base+0xe252>
   3d72c:	movs	r2, #16
   3d72e:	mov	r0, r8
   3d730:	mov	r1, r2
   3d732:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3d736:	movs	r2, #16
   3d738:	mov	r1, r2
   3d73a:	mov	r0, r6
   3d73c:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3d740:	ldr	r2, [pc, #44]	; (3d770 <error@@Base+0xe26c>)
   3d742:	ldr	r3, [pc, #40]	; (3d76c <error@@Base+0xe268>)
   3d744:	add	r2, pc
   3d746:	ldr	r3, [r2, r3]
   3d748:	ldr	r2, [r3, #0]
   3d74a:	ldr	r3, [sp, #36]	; 0x24
   3d74c:	eors	r2, r3
   3d74e:	bne.n	3d762 <error@@Base+0xe25e>
   3d750:	add	sp, #44	; 0x2c
   3d752:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d756:	mov	r2, r7
   3d758:	mov	r1, r6
   3d75a:	mov	r0, r8
   3d75c:	blx	59a0 <AES_encrypt@plt>
   3d760:	b.n	3d72c <error@@Base+0xe228>
   3d762:	blx	620c <__stack_chk_fail@plt>
   3d766:	nop
   3d768:	strh	r4, [r3, #14]
   3d76a:	movs	r5, r0
   3d76c:	lsls	r4, r3, #25
   3d76e:	movs	r0, r0
   3d770:	strh	r4, [r7, #8]
   3d772:	movs	r5, r0
   3d774:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d778:	sub	sp, #124	; 0x7c
   3d77a:	lsrs	r3, r3, #5
   3d77c:	mov	fp, r0
   3d77e:	str	r3, [sp, #56]	; 0x38
   3d780:	ldr	r3, [r2, #8]
   3d782:	ldr	r0, [r2, #0]
   3d784:	str	r2, [sp, #116]	; 0x74
   3d786:	str	r3, [sp, #32]
   3d788:	ldr	r3, [r2, #12]
   3d78a:	str	r0, [sp, #24]
   3d78c:	ldr	r0, [r2, #4]
   3d78e:	str	r3, [sp, #36]	; 0x24
   3d790:	ldr	r3, [r2, #16]
   3d792:	str	r0, [sp, #28]
   3d794:	str	r3, [sp, #40]	; 0x28
   3d796:	ldr	r3, [r2, #20]
   3d798:	str	r3, [sp, #44]	; 0x2c
   3d79a:	ldr	r3, [r2, #24]
   3d79c:	str	r3, [sp, #48]	; 0x30
   3d79e:	ldr	r3, [r2, #28]
   3d7a0:	str	r3, [sp, #52]	; 0x34
   3d7a2:	ldr.w	r3, [fp]
   3d7a6:	str	r3, [sp, #60]	; 0x3c
   3d7a8:	ldr.w	r3, [fp, #4]
   3d7ac:	str	r3, [sp, #64]	; 0x40
   3d7ae:	ldr.w	r3, [fp, #8]
   3d7b2:	str	r3, [sp, #68]	; 0x44
   3d7b4:	ldr.w	r3, [fp, #12]
   3d7b8:	str	r3, [sp, #72]	; 0x48
   3d7ba:	ldr.w	r3, [fp, #16]
   3d7be:	str	r3, [sp, #20]
   3d7c0:	ldr.w	r3, [fp, #20]
   3d7c4:	str	r3, [sp, #80]	; 0x50
   3d7c6:	ldr.w	r3, [fp, #24]
   3d7ca:	str	r3, [sp, #84]	; 0x54
   3d7cc:	ldr.w	r3, [fp, #28]
   3d7d0:	str	r1, [sp, #0]
   3d7d2:	str	r3, [sp, #112]	; 0x70
   3d7d4:	ldr	r4, [sp, #0]
   3d7d6:	add.w	fp, fp, #32
   3d7da:	mov	r0, r4
   3d7dc:	bl	37c14 <error@@Base+0x8710>
   3d7e0:	mov	r8, r0
   3d7e2:	adds	r0, r4, #4
   3d7e4:	bl	37c14 <error@@Base+0x8710>
   3d7e8:	mov	sl, r0
   3d7ea:	add.w	r0, r4, #8
   3d7ee:	bl	37c14 <error@@Base+0x8710>
   3d7f2:	mov	r7, r0
   3d7f4:	add.w	r0, r4, #12
   3d7f8:	str	r7, [sp, #4]
   3d7fa:	bl	37c14 <error@@Base+0x8710>
   3d7fe:	mov	r5, r0
   3d800:	add.w	r0, r4, #16
   3d804:	str	r5, [sp, #16]
   3d806:	bl	37c14 <error@@Base+0x8710>
   3d80a:	mov	r9, r0
   3d80c:	add.w	r0, r4, #20
   3d810:	bl	37c14 <error@@Base+0x8710>
   3d814:	mov	r2, r0
   3d816:	add.w	r0, r4, #24
   3d81a:	str	r2, [sp, #88]	; 0x58
   3d81c:	bl	37c14 <error@@Base+0x8710>
   3d820:	str	r4, [sp, #0]
   3d822:	mov	r6, r0
   3d824:	add.w	r0, r4, #28
   3d828:	str	r6, [sp, #8]
   3d82a:	bl	37c14 <error@@Base+0x8710>
   3d82e:	ldr.w	r2, [fp, #4]
   3d832:	ldr	r3, [sp, #64]	; 0x40
   3d834:	ldr	r1, [sp, #80]	; 0x50
   3d836:	mov	r7, r2
   3d838:	str	r2, [sp, #64]	; 0x40
   3d83a:	ldr.w	r2, [fp, #20]
   3d83e:	add	r3, sl
   3d840:	mov	r6, r2
   3d842:	str	r2, [sp, #80]	; 0x50
   3d844:	ldr	r2, [sp, #88]	; 0x58
   3d846:	add.w	lr, r1, r2
   3d84a:	add.w	ip, r2, r7
   3d84e:	add	r1, sl
   3d850:	umull	r4, r5, r3, lr
   3d854:	ldr.w	r3, [fp, #36]	; 0x24
   3d858:	add	r3, r2
   3d85a:	add	r2, r6
   3d85c:	vmov	s15, r0
   3d860:	umull	r0, r1, r1, ip
   3d864:	add.w	ip, sl, r7
   3d868:	add	sl, r6
   3d86a:	umull	r6, r7, ip, r2
   3d86e:	ldr.w	ip, [sp, #68]	; 0x44
   3d872:	umull	r2, r3, r3, sl
   3d876:	strd	r0, r1, [sp, #88]	; 0x58
   3d87a:	ldr	r1, [sp, #60]	; 0x3c
   3d87c:	strd	r6, r7, [sp, #96]	; 0x60
   3d880:	add	r1, r8
   3d882:	ldr	r7, [sp, #4]
   3d884:	ldr.w	r0, [fp]
   3d888:	strd	r2, r3, [sp, #104]	; 0x68
   3d88c:	add	ip, r7
   3d88e:	ldr	r3, [sp, #20]
   3d890:	add.w	sl, r9, r0
   3d894:	ldr	r2, [sp, #84]	; 0x54
   3d896:	add.w	lr, r3, r9
   3d89a:	add	r3, r8
   3d89c:	str	r0, [sp, #60]	; 0x3c
   3d89e:	umlal	r4, r5, lr, r1
   3d8a2:	ldr.w	r1, [fp, #16]
   3d8a6:	str	r1, [sp, #20]
   3d8a8:	ldr	r1, [sp, #8]
   3d8aa:	add.w	lr, r2, r1
   3d8ae:	add	r2, r7
   3d8b0:	ldrd	r6, r7, [sp, #88]	; 0x58
   3d8b4:	umlal	r4, r5, lr, ip
   3d8b8:	ldr	r1, [sp, #72]	; 0x48
   3d8ba:	umlal	r6, r7, sl, r3
   3d8be:	ldr.w	r3, [fp, #32]
   3d8c2:	add.w	ip, r8, r0
   3d8c6:	vmov	r0, s15
   3d8ca:	strd	r4, r5, [sp, #72]	; 0x48
   3d8ce:	add	r3, r9
   3d8d0:	strd	r6, r7, [sp, #88]	; 0x58
   3d8d4:	ldr	r7, [sp, #20]
   3d8d6:	ldrd	r5, r6, [sp, #96]	; 0x60
   3d8da:	add	r9, r7
   3d8dc:	add	r8, r7
   3d8de:	ldr	r7, [sp, #16]
   3d8e0:	umlal	r5, r6, r9, ip
   3d8e4:	add	r1, r7
   3d8e6:	strd	r5, r6, [sp, #96]	; 0x60
   3d8ea:	ldrd	r5, r6, [sp, #104]	; 0x68
   3d8ee:	umlal	r5, r6, r3, r8
   3d8f2:	strd	r5, r6, [sp, #104]	; 0x68
   3d8f6:	ldr.w	r5, [fp, #8]
   3d8fa:	ldr.w	r3, [fp, #24]
   3d8fe:	ldr.w	ip, [sp, #112]	; 0x70
   3d902:	ldr	r6, [sp, #0]
   3d904:	mov	r4, r3
   3d906:	str	r3, [sp, #84]	; 0x54
   3d908:	ldr	r3, [sp, #8]
   3d90a:	add.w	lr, ip, r0
   3d90e:	adds	r6, #32
   3d910:	add	ip, r7
   3d912:	str	r6, [sp, #0]
   3d914:	add	r3, r5
   3d916:	ldrd	r6, r7, [sp, #88]	; 0x58
   3d91a:	ldrd	r8, r9, [sp, #72]	; 0x48
   3d91e:	str	r5, [sp, #68]	; 0x44
   3d920:	umlal	r6, r7, r3, r2
   3d924:	ldr.w	r3, [fp, #40]	; 0x28
   3d928:	umlal	r8, r9, lr, r1
   3d92c:	mov	r1, r4
   3d92e:	strd	r6, r7, [sp, #88]	; 0x58
   3d932:	ldr	r7, [sp, #4]
   3d934:	adds	r2, r7, r5
   3d936:	add	r7, r4
   3d938:	ldr	r4, [sp, #8]
   3d93a:	add	r3, r4
   3d93c:	mov	r6, r4
   3d93e:	ldrd	r4, r5, [sp, #104]	; 0x68
   3d942:	add	r6, r1
   3d944:	ldr	r1, [sp, #24]
   3d946:	umlal	r4, r5, r3, r7
   3d94a:	adds.w	r1, r1, r8
   3d94e:	str	r1, [sp, #24]
   3d950:	ldr.w	r1, [fp, #44]	; 0x2c
   3d954:	ldr.w	r7, [fp, #28]
   3d958:	strd	r4, r5, [sp, #8]
   3d95c:	add.w	lr, r0, r7
   3d960:	ldrd	r3, r4, [sp, #96]	; 0x60
   3d964:	ldr.w	r5, [fp, #12]
   3d968:	str	r1, [sp, #4]
   3d96a:	umlal	r3, r4, r6, r2
   3d96e:	add.w	r6, r0, r5
   3d972:	ldr	r1, [sp, #4]
   3d974:	str	r5, [sp, #72]	; 0x48
   3d976:	add	r0, r1
   3d978:	ldr	r1, [sp, #32]
   3d97a:	str	r7, [sp, #112]	; 0x70
   3d97c:	mov	r2, r3
   3d97e:	mov	r3, r4
   3d980:	ldr	r4, [sp, #28]
   3d982:	adc.w	r4, r4, r9
   3d986:	ldrd	r9, sl, [sp, #88]	; 0x58
   3d98a:	str	r4, [sp, #28]
   3d98c:	ldr	r4, [sp, #16]
   3d98e:	umlal	r9, sl, r6, ip
   3d992:	add.w	r8, r4, r5
   3d996:	add	r4, r7
   3d998:	adds.w	r1, r1, r9
   3d99c:	str	r1, [sp, #32]
   3d99e:	umlal	r2, r3, lr, r8
   3d9a2:	ldrd	r8, r9, [sp, #8]
   3d9a6:	ldr	r5, [sp, #36]	; 0x24
   3d9a8:	mov	r7, sl
   3d9aa:	umlal	r8, r9, r0, r4
   3d9ae:	ldr	r4, [sp, #40]	; 0x28
   3d9b0:	adc.w	r5, r7, r5
   3d9b4:	str	r5, [sp, #36]	; 0x24
   3d9b6:	ldr	r5, [sp, #44]	; 0x2c
   3d9b8:	adds	r4, r4, r2
   3d9ba:	str	r4, [sp, #40]	; 0x28
   3d9bc:	adc.w	r5, r3, r5
   3d9c0:	ldr	r3, [sp, #48]	; 0x30
   3d9c2:	mov	r1, r9
   3d9c4:	str	r5, [sp, #44]	; 0x2c
   3d9c6:	adds.w	r3, r3, r8
   3d9ca:	str	r3, [sp, #48]	; 0x30
   3d9cc:	ldr	r3, [sp, #52]	; 0x34
   3d9ce:	adc.w	r3, r1, r3
   3d9d2:	str	r3, [sp, #52]	; 0x34
   3d9d4:	ldr	r3, [sp, #56]	; 0x38
   3d9d6:	subs	r3, #1
   3d9d8:	str	r3, [sp, #56]	; 0x38
   3d9da:	bne.w	3d7d4 <error@@Base+0xe2d0>
   3d9de:	ldr	r3, [sp, #116]	; 0x74
   3d9e0:	ldr	r1, [sp, #24]
   3d9e2:	ldr	r2, [sp, #52]	; 0x34
   3d9e4:	str	r4, [r3, #16]
   3d9e6:	str	r1, [r3, #0]
   3d9e8:	ldr	r1, [sp, #28]
   3d9ea:	str	r5, [r3, #20]
   3d9ec:	str	r2, [r3, #28]
   3d9ee:	str	r1, [r3, #4]
   3d9f0:	ldr	r1, [sp, #32]
   3d9f2:	str	r1, [r3, #8]
   3d9f4:	ldr	r1, [sp, #36]	; 0x24
   3d9f6:	str	r1, [r3, #12]
   3d9f8:	ldr	r1, [sp, #48]	; 0x30
   3d9fa:	str	r1, [r3, #24]
   3d9fc:	add	sp, #124	; 0x7c
   3d9fe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3da02:	nop
   3da04:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3da08:	mov	r6, r0
   3da0a:	ldr.w	r4, [r0, #1136]	; 0x470
   3da0e:	sub	sp, #8
   3da10:	mov	r7, r1
   3da12:	cmp	r4, #0
   3da14:	bne.n	3daf8 <error@@Base+0xe5f4>
   3da16:	ldr.w	r0, [r0, #1140]	; 0x474
   3da1a:	add.w	r8, r6, #1144	; 0x478
   3da1e:	cbnz	r0, 3da78 <error@@Base+0xe574>
   3da20:	lsls	r3, r6, #30
   3da22:	add.w	r1, r6, #1072	; 0x430
   3da26:	beq.w	3db78 <error@@Base+0xe674>
   3da2a:	add.w	r4, r6, #1104	; 0x450
   3da2e:	mov	r5, r1
   3da30:	strb.w	r0, [r5], #1
   3da34:	tst.w	r5, #3
   3da38:	sub.w	r2, r4, r5
   3da3c:	mov	r3, r5
   3da3e:	bne.n	3da30 <error@@Base+0xe52c>
   3da40:	cmp	r2, #3
   3da42:	ble.n	3da54 <error@@Base+0xe550>
   3da44:	mov	r0, r3
   3da46:	movs	r4, #0
   3da48:	subs	r2, #4
   3da4a:	str.w	r4, [r0], #4
   3da4e:	cmp	r2, #3
   3da50:	mov	r3, r0
   3da52:	bhi.n	3da48 <error@@Base+0xe544>
   3da54:	cbz	r2, 3da62 <error@@Base+0xe55e>
   3da56:	add	r2, r3
   3da58:	movs	r0, #0
   3da5a:	strb.w	r0, [r3], #1
   3da5e:	cmp	r3, r2
   3da60:	bne.n	3da5a <error@@Base+0xe556>
   3da62:	ldr.w	r0, [r6, #1140]	; 0x474
   3da66:	add.w	r8, r6, #1144	; 0x478
   3da6a:	movs	r3, #32
   3da6c:	add	r0, r6
   3da6e:	mov	r2, r8
   3da70:	bl	3d774 <error@@Base+0xe270>
   3da74:	ldr.w	r0, [r6, #1140]	; 0x474
   3da78:	ldr.w	r3, [r8]
   3da7c:	lsls	r0, r0, #3
   3da7e:	ldr.w	r2, [r8, #4]
   3da82:	add.w	ip, r6, #1152	; 0x480
   3da86:	asrs	r5, r0, #31
   3da88:	adds	r3, r3, r0
   3da8a:	adc.w	r2, r5, r2
   3da8e:	strd	r3, r2, [r7]
   3da92:	ldr.w	r3, [r6, #1152]	; 0x480
   3da96:	mov	r4, r0
   3da98:	ldr.w	r2, [r6, #1156]	; 0x484
   3da9c:	add.w	r0, r6, #1160	; 0x488
   3daa0:	adds	r3, r3, r4
   3daa2:	str	r3, [r7, #8]
   3daa4:	adc.w	r2, r5, r2
   3daa8:	str	r2, [r7, #12]
   3daaa:	ldr.w	r3, [r6, #1160]	; 0x488
   3daae:	add.w	r1, r6, #1168	; 0x490
   3dab2:	ldr.w	r2, [r6, #1164]	; 0x48c
   3dab6:	mov.w	lr, #0
   3daba:	adds	r3, r3, r4
   3dabc:	str	r3, [r7, #16]
   3dabe:	adc.w	r2, r5, r2
   3dac2:	str	r2, [r7, #20]
   3dac4:	ldr.w	r3, [r6, #1168]	; 0x490
   3dac8:	ldr.w	r2, [r6, #1172]	; 0x494
   3dacc:	adds	r3, r3, r4
   3dace:	str	r3, [r7, #24]
   3dad0:	adc.w	r4, r2, r5
   3dad4:	movs	r3, #0
   3dad6:	str	r4, [r7, #28]
   3dad8:	movs	r2, #0
   3dada:	str.w	lr, [r6, #1140]	; 0x474
   3dade:	str.w	lr, [r6, #1136]	; 0x470
   3dae2:	strd	r2, r3, [r8]
   3dae6:	strd	r2, r3, [ip]
   3daea:	strd	r2, r3, [r0]
   3daee:	strd	r2, r3, [r1]
   3daf2:	add	sp, #8
   3daf4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3daf8:	movs	r1, #31
   3dafa:	mov	r0, r4
   3dafc:	bl	54314 <mkdtemp@@Base+0x2338>
   3db00:	mov	r1, r4
   3db02:	add.w	r5, r6, #1072	; 0x430
   3db06:	add	r4, r5
   3db08:	bic.w	r3, r0, #31
   3db0c:	str	r3, [sp, #4]
   3db0e:	mov	r0, r3
   3db10:	bl	54378 <mkdtemp@@Base+0x239c>
   3db14:	ldr	r3, [sp, #4]
   3db16:	cmp	r0, #3
   3db18:	ble.n	3db4a <error@@Base+0xe646>
   3db1a:	lsls	r2, r4, #30
   3db1c:	beq.n	3db3a <error@@Base+0xe636>
   3db1e:	add.w	ip, r4, r0
   3db22:	mov	r2, r4
   3db24:	movs	r1, #0
   3db26:	strb.w	r1, [r2], #1
   3db2a:	tst.w	r2, #3
   3db2e:	sub.w	r0, ip, r2
   3db32:	mov	r4, r2
   3db34:	bne.n	3db26 <error@@Base+0xe622>
   3db36:	cmp	r0, #3
   3db38:	ble.n	3db4a <error@@Base+0xe646>
   3db3a:	mov	r2, r4
   3db3c:	movs	r1, #0
   3db3e:	subs	r0, #4
   3db40:	str.w	r1, [r2], #4
   3db44:	cmp	r0, #3
   3db46:	mov	r4, r2
   3db48:	bhi.n	3db3e <error@@Base+0xe63a>
   3db4a:	adds	r2, r4, r0
   3db4c:	movs	r1, #0
   3db4e:	cbz	r0, 3db58 <error@@Base+0xe654>
   3db50:	strb.w	r1, [r4], #1
   3db54:	cmp	r4, r2
   3db56:	bne.n	3db50 <error@@Base+0xe64c>
   3db58:	ldr.w	r0, [r6, #1140]	; 0x474
   3db5c:	add.w	r8, r6, #1144	; 0x478
   3db60:	mov	r1, r5
   3db62:	add	r0, r6
   3db64:	mov	r2, r8
   3db66:	bl	3d774 <error@@Base+0xe270>
   3db6a:	ldr.w	r1, [r6, #1136]	; 0x470
   3db6e:	ldr.w	r0, [r6, #1140]	; 0x474
   3db72:	bl	54314 <mkdtemp@@Base+0x2338>
   3db76:	b.n	3da78 <error@@Base+0xe574>
   3db78:	mov	r3, r1
   3db7a:	movs	r2, #32
   3db7c:	b.n	3da44 <error@@Base+0xe540>
   3db7e:	nop
   3db80:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   3db84:	add.w	r9, r0, #1072	; 0x430
   3db88:	ldr.w	r8, [r0, #1136]	; 0x470
   3db8c:	mov	r4, r0
   3db8e:	mov	r5, r2
   3db90:	mov	r6, r1
   3db92:	add.w	r7, r8, r2
   3db96:	cmp	r7, #63	; 0x3f
   3db98:	it	ls
   3db9a:	addls	r9, r8
   3db9c:	bls.n	3dbac <error@@Base+0xe6a8>
   3db9e:	cmp.w	r8, #0
   3dba2:	bne.n	3dbe8 <error@@Base+0xe6e4>
   3dba4:	cmp	r5, #63	; 0x3f
   3dba6:	it	ls
   3dba8:	movls	r7, r5
   3dbaa:	bhi.n	3dbbe <error@@Base+0xe6ba>
   3dbac:	mov	r2, r5
   3dbae:	mov	r1, r6
   3dbb0:	mov	r0, r9
   3dbb2:	blx	6524 <memcpy@plt+0x4>
   3dbb6:	str.w	r7, [r4, #1136]	; 0x470
   3dbba:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   3dbbe:	bic.w	r8, r5, #63	; 0x3f
   3dbc2:	ldr.w	r0, [r4, #1140]	; 0x474
   3dbc6:	mov	r1, r6
   3dbc8:	add.w	r2, r4, #1144	; 0x478
   3dbcc:	mov	r3, r8
   3dbce:	add	r0, r4
   3dbd0:	bl	3d774 <error@@Base+0xe270>
   3dbd4:	sub.w	r5, r5, r8
   3dbd8:	ldr.w	r3, [r4, #1140]	; 0x474
   3dbdc:	add	r6, r8
   3dbde:	mov	r7, r5
   3dbe0:	add	r3, r8
   3dbe2:	str.w	r3, [r4, #1140]	; 0x474
   3dbe6:	b.n	3dbac <error@@Base+0xe6a8>
   3dbe8:	rsb	r2, r8, #64	; 0x40
   3dbec:	add.w	r0, r9, r8
   3dbf0:	add	r6, r2
   3dbf2:	blx	6524 <memcpy@plt+0x4>
   3dbf6:	ldr.w	r0, [r4, #1140]	; 0x474
   3dbfa:	add.w	r2, r4, #1144	; 0x478
   3dbfe:	movs	r3, #64	; 0x40
   3dc00:	mov	r1, r9
   3dc02:	add	r0, r4
   3dc04:	subs	r5, #64	; 0x40
   3dc06:	bl	3d774 <error@@Base+0xe270>
   3dc0a:	ldr.w	r0, [r4, #1140]	; 0x474
   3dc0e:	movs	r1, #64	; 0x40
   3dc10:	add	r5, r8
   3dc12:	bl	54314 <mkdtemp@@Base+0x2338>
   3dc16:	cmp	r5, #63	; 0x3f
   3dc18:	it	ls
   3dc1a:	movls	r7, r5
   3dc1c:	str.w	r0, [r4, #1140]	; 0x474
   3dc20:	bls.n	3dbac <error@@Base+0xe6a8>
   3dc22:	b.n	3dbbe <error@@Base+0xe6ba>
   3dc24:	cbz	r0, 3dc4a <error@@Base+0xe746>
   3dc26:	push	{lr}
   3dc28:	sub	sp, #12
   3dc2a:	ldr.w	r0, [r0, #1668]	; 0x684
   3dc2e:	mov.w	r2, #4294967295	; 0xffffffff
   3dc32:	mov.w	r1, #1688	; 0x698
   3dc36:	str	r0, [sp, #4]
   3dc38:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3dc3c:	ldr	r0, [sp, #4]
   3dc3e:	blx	5904 <free@plt+0x4>
   3dc42:	movs	r0, #1
   3dc44:	add	sp, #12
   3dc46:	ldr.w	pc, [sp], #4
   3dc4a:	movs	r0, #1
   3dc4c:	bx	lr
   3dc4e:	nop
   3dc50:	ldr	r2, [pc, #664]	; (3deec <error@@Base+0xe9e8>)
   3dc52:	mov.w	r1, #1688	; 0x698
   3dc56:	ldr	r3, [pc, #664]	; (3def0 <error@@Base+0xe9ec>)
   3dc58:	add	r2, pc
   3dc5a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dc5e:	mov	r8, r0
   3dc60:	ldr	r3, [r2, r3]
   3dc62:	sub.w	sp, sp, #540	; 0x21c
   3dc66:	movs	r0, #1
   3dc68:	ldr	r3, [r3, #0]
   3dc6a:	str	r3, [sp, #532]	; 0x214
   3dc6c:	mov.w	r3, #0
   3dc70:	bl	35a10 <error@@Base+0x650c>
   3dc74:	mov	r5, r0
   3dc76:	cmp	r0, #0
   3dc78:	beq.w	3decc <error@@Base+0xe9c8>
   3dc7c:	and.w	r1, r0, #15
   3dc80:	movs	r0, #16
   3dc82:	bl	54378 <mkdtemp@@Base+0x239c>
   3dc86:	add	r7, sp, #244	; 0xf4
   3dc88:	mov	r6, sp
   3dc8a:	movs	r1, #128	; 0x80
   3dc8c:	mov	r2, r6
   3dc8e:	adds	r4, r5, r0
   3dc90:	mov	r0, r8
   3dc92:	add.w	r9, r4, #1392	; 0x570
   3dc96:	mov.w	r8, #0
   3dc9a:	str.w	r5, [r4, #1668]	; 0x684
   3dc9e:	add.w	r5, r4, #1424	; 0x590
   3dca2:	blx	68dc <AES_set_encrypt_key@plt>
   3dca6:	movs	r3, #16
   3dca8:	mov	r1, r6
   3dcaa:	mov	r0, r7
   3dcac:	movs	r2, #0
   3dcae:	bl	3d694 <error@@Base+0xe190>
   3dcb2:	mov	r2, r5
   3dcb4:	movs	r1, #128	; 0x80
   3dcb6:	mov	r0, r7
   3dcb8:	blx	68dc <AES_set_encrypt_key@plt>
   3dcbc:	mov	r2, r5
   3dcbe:	mov	r1, r9
   3dcc0:	add.w	r0, r4, #1408	; 0x580
   3dcc4:	str.w	r8, [r4, #1408]	; 0x580
   3dcc8:	add.w	r9, r4, #1072	; 0x430
   3dccc:	str.w	r8, [r4, #1412]	; 0x584
   3dcd0:	mov	r5, r4
   3dcd2:	str.w	r8, [r4, #1416]	; 0x588
   3dcd6:	str.w	r8, [r4, #1420]	; 0x58c
   3dcda:	blx	59a0 <AES_encrypt@plt>
   3dcde:	movs	r2, #16
   3dce0:	mov	r1, r2
   3dce2:	mov	r0, r7
   3dce4:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3dce8:	mov	r1, r8
   3dcea:	mov.w	r2, #1392	; 0x570
   3dcee:	mov	r0, r4
   3dcf0:	blx	5d94 <memset@plt>
   3dcf4:	mov	r0, r4
   3dcf6:	mov	r1, r6
   3dcf8:	mov.w	r3, #1072	; 0x430
   3dcfc:	movs	r2, #1
   3dcfe:	bl	3d694 <error@@Base+0xe190>
   3dd02:	mov	r0, r5
   3dd04:	bl	37c0c <error@@Base+0x8708>
   3dd08:	str.w	r0, [r5], #4
   3dd0c:	cmp	r5, r9
   3dd0e:	bne.n	3dd02 <error@@Base+0xe7fe>
   3dd10:	add.w	r3, r4, #1144	; 0x478
   3dd14:	add.w	r2, r4, #1152	; 0x480
   3dd18:	add.w	r1, r4, #1160	; 0x488
   3dd1c:	add.w	r0, r4, #1168	; 0x490
   3dd20:	mov.w	r8, #0
   3dd24:	mov.w	r9, #0
   3dd28:	movs	r5, #0
   3dd2a:	str.w	r5, [r4, #1140]	; 0x474
   3dd2e:	str.w	r5, [r4, #1136]	; 0x470
   3dd32:	add.w	fp, r4, #1208	; 0x4b8
   3dd36:	strd	r8, r9, [r3]
   3dd3a:	mov.w	r3, #288	; 0x120
   3dd3e:	strd	r8, r9, [r2]
   3dd42:	movs	r2, #2
   3dd44:	strd	r8, r9, [r1]
   3dd48:	mov	r1, r6
   3dd4a:	strd	r8, r9, [r0]
   3dd4e:	mov	r0, r7
   3dd50:	bl	3d694 <error@@Base+0xe190>
   3dd54:	add.w	r5, r4, #1176	; 0x498
   3dd58:	mov	r8, r7
   3dd5a:	mov	r2, r8
   3dd5c:	add.w	r8, r8, #24
   3dd60:	ldmia	r2!, {r0, r1}
   3dd62:	mov	r2, r5
   3dd64:	str	r0, [r5, #0]
   3dd66:	str.w	r1, [r2, #4]!
   3dd6a:	mov	r0, r2
   3dd6c:	bl	37c0c <error@@Base+0x8708>
   3dd70:	mov	sl, r0
   3dd72:	mov	r0, r5
   3dd74:	bl	37c0c <error@@Base+0x8708>
   3dd78:	bic.w	r2, sl, #4261412864	; 0xfe000000
   3dd7c:	movs	r3, #0
   3dd7e:	bic.w	r0, r0, #4261412864	; 0xfe000000
   3dd82:	strd	r2, r0, [r5]
   3dd86:	adds	r5, #8
   3dd88:	movs	r2, #1
   3dd8a:	strd	r2, r3, [r5, #24]
   3dd8e:	cmp	r5, fp
   3dd90:	bne.n	3dd5a <error@@Base+0xe856>
   3dd92:	add.w	r8, sp, #276	; 0x114
   3dd96:	mov.w	r3, #288	; 0x120
   3dd9a:	movs	r2, #3
   3dd9c:	mov	r1, r6
   3dd9e:	mov	r0, r7
   3dda0:	add	r5, sp, #340	; 0x154
   3dda2:	bl	3d694 <error@@Base+0xe190>
   3dda6:	ldmia.w	r8!, {r0, r1, r2, r3}
   3ddaa:	add.w	lr, sp, #404	; 0x194
   3ddae:	add.w	ip, sp, #468	; 0x1d4
   3ddb2:	addw	r9, r4, #1244	; 0x4dc
   3ddb6:	str.w	r0, [r4, #1240]	; 0x4d8
   3ddba:	str.w	r1, [r4, #1244]	; 0x4dc
   3ddbe:	str.w	r2, [r4, #1248]	; 0x4e0
   3ddc2:	str.w	r3, [r4, #1252]	; 0x4e4
   3ddc6:	ldmia.w	r8!, {r0, r1, r2, r3}
   3ddca:	add.w	r8, r4, #1240	; 0x4d8
   3ddce:	str.w	r0, [r4, #1256]	; 0x4e8
   3ddd2:	str.w	r1, [r4, #1260]	; 0x4ec
   3ddd6:	str.w	r2, [r4, #1264]	; 0x4f0
   3ddda:	str.w	r3, [r4, #1268]	; 0x4f4
   3ddde:	ldmia	r5!, {r0, r1, r2, r3}
   3dde0:	str.w	r0, [r4, #1272]	; 0x4f8
   3dde4:	str.w	r1, [r4, #1276]	; 0x4fc
   3dde8:	str.w	r2, [r4, #1280]	; 0x500
   3ddec:	str.w	r3, [r4, #1284]	; 0x504
   3ddf0:	ldmia	r5!, {r0, r1, r2, r3}
   3ddf2:	add.w	r5, r4, #1368	; 0x558
   3ddf6:	str.w	r0, [r4, #1288]	; 0x508
   3ddfa:	str.w	r1, [r4, #1292]	; 0x50c
   3ddfe:	str.w	r2, [r4, #1296]	; 0x510
   3de02:	str.w	r3, [r4, #1300]	; 0x514
   3de06:	ldmia.w	lr!, {r0, r1, r2, r3}
   3de0a:	str.w	r0, [r4, #1304]	; 0x518
   3de0e:	str.w	r1, [r4, #1308]	; 0x51c
   3de12:	str.w	r2, [r4, #1312]	; 0x520
   3de16:	str.w	r3, [r4, #1316]	; 0x524
   3de1a:	ldmia.w	lr!, {r0, r1, r2, r3}
   3de1e:	str.w	r0, [r4, #1320]	; 0x528
   3de22:	str.w	r1, [r4, #1324]	; 0x52c
   3de26:	str.w	r2, [r4, #1328]	; 0x530
   3de2a:	str.w	r3, [r4, #1332]	; 0x534
   3de2e:	ldmia.w	ip!, {r0, r1, r2, r3}
   3de32:	str.w	r0, [r4, #1336]	; 0x538
   3de36:	str.w	r1, [r4, #1340]	; 0x53c
   3de3a:	str.w	r2, [r4, #1344]	; 0x540
   3de3e:	str.w	r3, [r4, #1348]	; 0x544
   3de42:	ldmia.w	ip!, {r0, r1, r2, r3}
   3de46:	str.w	r0, [r4, #1352]	; 0x548
   3de4a:	str.w	r1, [r4, #1356]	; 0x54c
   3de4e:	str.w	r2, [r4, #1360]	; 0x550
   3de52:	str.w	r3, [r4, #1364]	; 0x554
   3de56:	mov	r0, r9
   3de58:	add.w	r9, r9, #8
   3de5c:	bl	37c0c <error@@Base+0x8708>
   3de60:	mov	sl, r0
   3de62:	mov	r0, r8
   3de64:	bl	37c0c <error@@Base+0x8708>
   3de68:	add.w	r8, r8, #8
   3de6c:	str.w	r0, [r8, #-4]
   3de70:	cmp	r8, r5
   3de72:	str.w	sl, [r9, #-12]
   3de76:	bne.n	3de56 <error@@Base+0xe952>
   3de78:	add.w	r8, r4, #1232	; 0x4d0
   3de7c:	add.w	r9, r4, #1360	; 0x550
   3de80:	ldrd	r0, r1, [r8, #8]!
   3de84:	mvn.w	r2, #4
   3de88:	movs	r3, #15
   3de8a:	bl	542d8 <mkdtemp@@Base+0x22fc>
   3de8e:	cmp	r8, r9
   3de90:	strd	r2, r3, [r8]
   3de94:	bne.n	3de80 <error@@Base+0xe97c>
   3de96:	movs	r3, #16
   3de98:	mov	r0, r5
   3de9a:	movs	r2, #4
   3de9c:	mov	r1, r6
   3de9e:	add.w	r8, r4, #1384	; 0x568
   3dea2:	bl	3d694 <error@@Base+0xe190>
   3dea6:	mov	r0, r5
   3dea8:	bl	37c0c <error@@Base+0x8708>
   3deac:	str.w	r0, [r5], #4
   3deb0:	cmp	r8, r5
   3deb2:	bne.n	3dea6 <error@@Base+0xe9a2>
   3deb4:	mov.w	r2, #288	; 0x120
   3deb8:	mov	r0, r7
   3deba:	mov	r1, r2
   3debc:	mov	r5, r4
   3debe:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3dec2:	movs	r2, #244	; 0xf4
   3dec4:	mov	r0, r6
   3dec6:	mov	r1, r2
   3dec8:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   3decc:	ldr	r2, [pc, #36]	; (3def4 <error@@Base+0xe9f0>)
   3dece:	ldr	r3, [pc, #32]	; (3def0 <error@@Base+0xe9ec>)
   3ded0:	add	r2, pc
   3ded2:	ldr	r3, [r2, r3]
   3ded4:	ldr	r2, [r3, #0]
   3ded6:	ldr	r3, [sp, #532]	; 0x214
   3ded8:	eors	r2, r3
   3deda:	bne.n	3dee6 <error@@Base+0xe9e2>
   3dedc:	mov	r0, r5
   3dede:	add.w	sp, sp, #540	; 0x21c
   3dee2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dee6:	blx	620c <__stack_chk_fail@plt>
   3deea:	nop
   3deec:	ldrb	r0, [r5, #16]
   3deee:	movs	r5, r0
   3def0:	lsls	r4, r3, #25
   3def2:	movs	r0, r0
   3def4:	ldrb	r0, [r6, #6]
   3def6:	movs	r5, r0
   3def8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3defc:	sub	sp, #100	; 0x64
   3defe:	mov	sl, r1
   3df00:	ldr.w	r1, [pc, #1304]	; 3e41c <error@@Base+0xef18>
   3df04:	str	r2, [sp, #40]	; 0x28
   3df06:	mov	r7, r0
   3df08:	ldr.w	r2, [pc, #1300]	; 3e420 <error@@Base+0xef1c>
   3df0c:	add	r1, pc
   3df0e:	ldr.w	r3, [r0, #1384]	; 0x568
   3df12:	ldr	r2, [r1, r2]
   3df14:	cmp.w	r3, #1024	; 0x400
   3df18:	ldr	r2, [r2, #0]
   3df1a:	str	r2, [sp, #92]	; 0x5c
   3df1c:	mov.w	r2, #0
   3df20:	bls.w	3e12e <error@@Base+0xec2a>
   3df24:	ubfx	r3, r3, #0, #10
   3df28:	cmp	r3, #0
   3df2a:	bne.w	3e11c <error@@Base+0xec18>
   3df2e:	add.w	r6, r7, #1208	; 0x4b8
   3df32:	add.w	fp, r7, #1240	; 0x4d8
   3df36:	add.w	r3, r7, #1368	; 0x558
   3df3a:	str	r6, [sp, #32]
   3df3c:	str	r3, [sp, #24]
   3df3e:	str.w	fp, [sp, #44]	; 0x2c
   3df42:	str.w	sl, [sp, #16]
   3df46:	strd	r7, sl, [sp, #48]	; 0x30
   3df4a:	ldrd	r0, r1, [r6], #8
   3df4e:	mov.w	r4, #4294967295	; 0xffffffff
   3df52:	mvn.w	r3, #59	; 0x3b
   3df56:	cmp	r4, r1
   3df58:	it	eq
   3df5a:	cmpeq	r3, r0
   3df5c:	itt	cs
   3df5e:	uxthcs	r2, r0
   3df60:	movcs.w	lr, #0
   3df64:	bcs.n	3df74 <error@@Base+0xea70>
   3df66:	adds	r0, #59	; 0x3b
   3df68:	adc.w	r1, r1, #0
   3df6c:	strd	r0, r1, [r6, #-8]
   3df70:	mov	r2, r0
   3df72:	mov	lr, r1
   3df74:	uxth	r3, r1
   3df76:	str	r3, [sp, #8]
   3df78:	ldr.w	r3, [fp, #28]
   3df7c:	lsrs	r5, r1, #16
   3df7e:	ldr.w	r4, [fp]
   3df82:	mov.w	ip, r0, lsr #16
   3df86:	str	r3, [sp, #0]
   3df88:	ldr.w	r3, [fp, #8]
   3df8c:	umull	r0, r1, r4, r5
   3df90:	mov	r9, r3
   3df92:	ldr	r3, [sp, #8]
   3df94:	ldr.w	r4, [fp, #24]
   3df98:	umull	r9, sl, r9, r3
   3df9c:	ldr	r3, [sp, #0]
   3df9e:	mul.w	r3, r2, r3
   3dfa2:	mla	lr, lr, r4, r3
   3dfa6:	umull	r3, r4, r4, r2
   3dfaa:	ldr.w	r2, [fp, #4]
   3dfae:	mla	r1, r5, r2, r1
   3dfb2:	ldr.w	r2, [fp, #16]
   3dfb6:	strd	r3, r4, [sp]
   3dfba:	ldr	r3, [sp, #4]
   3dfbc:	umull	r4, r5, r2, ip
   3dfc0:	add	r3, lr
   3dfc2:	ldr.w	r2, [fp, #12]
   3dfc6:	str	r3, [sp, #4]
   3dfc8:	ldr	r3, [sp, #8]
   3dfca:	mla	sl, r3, r2, sl
   3dfce:	ldr	r3, [sp, #0]
   3dfd0:	adds	r2, r0, r3
   3dfd2:	ldr.w	r0, [fp, #20]
   3dfd6:	ldr	r3, [sp, #4]
   3dfd8:	mla	r5, ip, r0, r5
   3dfdc:	adc.w	r3, r1, r3
   3dfe0:	adds.w	r2, r2, r9
   3dfe4:	mov.w	r1, #0
   3dfe8:	adc.w	r3, r3, sl
   3dfec:	adds	r2, r2, r4
   3dfee:	adc.w	r3, r5, r3
   3dff2:	and.w	r5, r3, #15
   3dff6:	lsrs	r3, r3, #4
   3dff8:	adds	r0, r3, r3
   3dffa:	adc.w	r4, r1, r1
   3dffe:	adds	r0, r0, r0
   3e000:	adcs	r4, r4
   3e002:	adds	r0, r0, r3
   3e004:	adc.w	r1, r4, r1
   3e008:	adds	r7, r0, r2
   3e00a:	adc.w	r8, r1, r5
   3e00e:	movs	r4, #15
   3e010:	cmp	r4, r8
   3e012:	mvn.w	r3, #5
   3e016:	it	eq
   3e018:	cmpeq	r3, r7
   3e01a:	bcs.n	3e01e <error@@Base+0xeb1a>
   3e01c:	adds	r7, #5
   3e01e:	ldr	r3, [sp, #24]
   3e020:	add.w	fp, fp, #32
   3e024:	ldr.w	r1, [r3], #4
   3e028:	eors	r1, r7
   3e02a:	str	r3, [sp, #24]
   3e02c:	ldr	r3, [sp, #16]
   3e02e:	mov	r0, r3
   3e030:	adds	r3, #4
   3e032:	str	r3, [sp, #16]
   3e034:	bl	37c44 <error@@Base+0x8740>
   3e038:	ldr	r3, [sp, #44]	; 0x2c
   3e03a:	cmp	r3, r6
   3e03c:	bne.n	3df4a <error@@Base+0xea46>
   3e03e:	ldrd	r7, sl, [sp, #48]	; 0x30
   3e042:	add.w	r1, r7, #1144	; 0x478
   3e046:	add.w	r4, r7, #1152	; 0x480
   3e04a:	add.w	r0, r7, #1168	; 0x490
   3e04e:	add.w	r6, r7, #1160	; 0x488
   3e052:	movs	r2, #0
   3e054:	movs	r3, #0
   3e056:	movs	r5, #0
   3e058:	str.w	r5, [r7, #1140]	; 0x474
   3e05c:	str.w	r5, [r7, #1136]	; 0x470
   3e060:	strd	r2, r3, [r1]
   3e064:	add.w	r1, r7, #1216	; 0x4c0
   3e068:	strd	r2, r3, [r4]
   3e06c:	add.w	r4, r7, #1224	; 0x4c8
   3e070:	strd	r2, r3, [r6]
   3e074:	strd	r2, r3, [r0]
   3e078:	movs	r2, #1
   3e07a:	str.w	r5, [r7, #1384]	; 0x568
   3e07e:	movs	r3, #0
   3e080:	ldr	r5, [sp, #32]
   3e082:	add.w	r0, r7, #1232	; 0x4d0
   3e086:	strd	r2, r3, [r5]
   3e08a:	add.w	r5, r7, #1392	; 0x570
   3e08e:	strd	r2, r3, [r1]
   3e092:	ldr	r1, [sp, #40]	; 0x28
   3e094:	strd	r2, r3, [r4]
   3e098:	strd	r2, r3, [r0]
   3e09c:	ldr.w	r2, [r7, #1412]	; 0x584
   3e0a0:	ldr	r3, [r1, #4]
   3e0a2:	cmp	r3, r2
   3e0a4:	it	ne
   3e0a6:	ldrne	r2, [r1, #0]
   3e0a8:	bne.n	3e0b6 <error@@Base+0xebb2>
   3e0aa:	ldr	r2, [sp, #40]	; 0x28
   3e0ac:	ldr.w	r1, [r7, #1408]	; 0x580
   3e0b0:	ldr	r2, [r2, #0]
   3e0b2:	cmp	r2, r1
   3e0b4:	beq.n	3e0cc <error@@Base+0xebc8>
   3e0b6:	str.w	r2, [r7, #1408]	; 0x580
   3e0ba:	add.w	r0, r7, #1408	; 0x580
   3e0be:	add.w	r2, r7, #1424	; 0x590
   3e0c2:	mov	r1, r5
   3e0c4:	str.w	r3, [r7, #1412]	; 0x584
   3e0c8:	blx	59a0 <AES_encrypt@plt>
   3e0cc:	ldr	r0, [r5, #4]
   3e0ce:	ldr.w	r1, [r7, #1392]	; 0x570
   3e0d2:	ldr.w	r2, [sl, #4]
   3e0d6:	ldr.w	r3, [sl]
   3e0da:	eors	r2, r0
   3e0dc:	str.w	r2, [sl, #4]
   3e0e0:	eors	r3, r1
   3e0e2:	str.w	r3, [sl]
   3e0e6:	ldr.w	r0, [r7, #1400]	; 0x578
   3e0ea:	ldr.w	r2, [sl, #8]
   3e0ee:	ldr.w	r1, [r7, #1404]	; 0x57c
   3e0f2:	ldr.w	r3, [sl, #12]
   3e0f6:	eors	r2, r0
   3e0f8:	str.w	r2, [sl, #8]
   3e0fc:	ldr	r2, [pc, #804]	; (3e424 <error@@Base+0xef20>)
   3e0fe:	eors	r3, r1
   3e100:	str.w	r3, [sl, #12]
   3e104:	ldr	r3, [pc, #792]	; (3e420 <error@@Base+0xef1c>)
   3e106:	add	r2, pc
   3e108:	ldr	r3, [r2, r3]
   3e10a:	ldr	r2, [r3, #0]
   3e10c:	ldr	r3, [sp, #92]	; 0x5c
   3e10e:	eors	r2, r3
   3e110:	bne.w	3e418 <error@@Base+0xef14>
   3e114:	movs	r0, #1
   3e116:	add	sp, #100	; 0x64
   3e118:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e11c:	add	r1, sp, #56	; 0x38
   3e11e:	str	r1, [sp, #0]
   3e120:	bl	3da04 <error@@Base+0xe500>
   3e124:	ldr	r1, [sp, #0]
   3e126:	mov	r0, r7
   3e128:	bl	3d48c <error@@Base+0xdf88>
   3e12c:	b.n	3df2e <error@@Base+0xea2a>
   3e12e:	add	r1, sp, #56	; 0x38
   3e130:	movs	r6, #0
   3e132:	bl	3da04 <error@@Base+0xe500>
   3e136:	ldrd	r5, r1, [sp, #56]	; 0x38
   3e13a:	ldr.w	r0, [r7, #1240]	; 0x4d8
   3e13e:	ldr.w	r3, [r7, #1248]	; 0x4e0
   3e142:	lsrs	r4, r5, #16
   3e144:	mov.w	lr, r1, lsr #16
   3e148:	uxth	r2, r1
   3e14a:	ldr.w	r1, [r7, #1244]	; 0x4dc
   3e14e:	uxth	r5, r5
   3e150:	umull	r8, r9, r0, lr
   3e154:	umull	fp, ip, r3, r2
   3e158:	ldr.w	r3, [r7, #1252]	; 0x4e4
   3e15c:	mla	r1, lr, r1, r9
   3e160:	strd	r8, r9, [sp, #32]
   3e164:	mla	ip, r2, r3, ip
   3e168:	ldr.w	r3, [r7, #1256]	; 0x4e8
   3e16c:	str	r1, [sp, #36]	; 0x24
   3e16e:	ldr.w	r1, [r7, #1264]	; 0x4f0
   3e172:	umull	r2, r3, r3, r4
   3e176:	umull	r8, r9, r1, r5
   3e17a:	ldr	r1, [sp, #32]
   3e17c:	adds.w	r0, fp, r1
   3e180:	ldr.w	r1, [r7, #1260]	; 0x4ec
   3e184:	mla	r3, r4, r1, r3
   3e188:	ldr	r1, [sp, #36]	; 0x24
   3e18a:	adc.w	r4, ip, r1
   3e18e:	ldr.w	r1, [r7, #1268]	; 0x4f4
   3e192:	adds	r0, r2, r0
   3e194:	mvn.w	r2, #5
   3e198:	adc.w	r4, r3, r4
   3e19c:	adds.w	r0, r8, r0
   3e1a0:	mla	r9, r5, r1, r9
   3e1a4:	mov.w	r3, #15
   3e1a8:	adc.w	r4, r9, r4
   3e1ac:	and.w	ip, r4, #15
   3e1b0:	lsrs	r4, r4, #4
   3e1b2:	adds	r1, r4, r4
   3e1b4:	adc.w	r5, r6, r6
   3e1b8:	adds	r1, r1, r1
   3e1ba:	adcs	r5, r5
   3e1bc:	adds	r1, r1, r4
   3e1be:	adc.w	r5, r6, r5
   3e1c2:	adds	r1, r1, r0
   3e1c4:	str	r1, [sp, #0]
   3e1c6:	adc.w	r1, r5, ip
   3e1ca:	str	r1, [sp, #4]
   3e1cc:	ldrd	r0, r1, [sp]
   3e1d0:	cmp	r3, r1
   3e1d2:	it	eq
   3e1d4:	cmpeq	r2, r0
   3e1d6:	bcs.n	3e1dc <error@@Base+0xecd8>
   3e1d8:	adds	r3, r0, #5
   3e1da:	str	r3, [sp, #0]
   3e1dc:	ldr	r3, [sp, #0]
   3e1de:	mov	r0, sl
   3e1e0:	ldr.w	r1, [r7, #1368]	; 0x558
   3e1e4:	movs	r6, #0
   3e1e6:	eors	r1, r3
   3e1e8:	bl	37c44 <error@@Base+0x8740>
   3e1ec:	ldrd	r5, r2, [sp, #64]	; 0x40
   3e1f0:	ldr.w	r0, [r7, #1272]	; 0x4f8
   3e1f4:	ldr.w	r3, [r7, #1280]	; 0x500
   3e1f8:	mov.w	lr, r5, lsr #16
   3e1fc:	uxth	r4, r2
   3e1fe:	lsrs	r2, r2, #16
   3e200:	uxth	r5, r5
   3e202:	umull	r0, r1, r0, r2
   3e206:	umull	fp, ip, r3, r4
   3e20a:	ldr.w	r3, [r7, #1284]	; 0x504
   3e20e:	strd	r0, r1, [sp]
   3e212:	ldr.w	r1, [r7, #1288]	; 0x508
   3e216:	mla	ip, r4, r3, ip
   3e21a:	ldr.w	r3, [r7, #1276]	; 0x4fc
   3e21e:	umull	r8, r9, r1, lr
   3e222:	ldr	r1, [sp, #4]
   3e224:	ldr.w	r4, [r7, #1292]	; 0x50c
   3e228:	mla	r3, r2, r3, r1
   3e22c:	ldr	r1, [sp, #0]
   3e22e:	mla	r9, lr, r4, r9
   3e232:	adds.w	r0, fp, r1
   3e236:	str	r3, [sp, #4]
   3e238:	ldr.w	r3, [r7, #1296]	; 0x510
   3e23c:	ldr	r1, [sp, #4]
   3e23e:	umull	r2, r3, r3, r5
   3e242:	adc.w	r4, ip, r1
   3e246:	ldr.w	r1, [r7, #1300]	; 0x514
   3e24a:	adds.w	ip, r8, r0
   3e24e:	adc.w	r4, r9, r4
   3e252:	adds.w	ip, r2, ip
   3e256:	mov.w	r9, #15
   3e25a:	mvn.w	r8, #5
   3e25e:	add.w	r0, sl, #4
   3e262:	mla	r3, r5, r1, r3
   3e266:	adc.w	r4, r3, r4
   3e26a:	and.w	r2, r4, #15
   3e26e:	lsrs	r4, r4, #4
   3e270:	adds	r1, r4, r4
   3e272:	adc.w	r3, r6, r6
   3e276:	adds	r1, r1, r1
   3e278:	adcs	r3, r3
   3e27a:	adds	r4, r1, r4
   3e27c:	adc.w	r6, r3, r6
   3e280:	adds.w	r3, r4, ip
   3e284:	str	r3, [sp, #8]
   3e286:	adc.w	r3, r6, r2
   3e28a:	str	r3, [sp, #12]
   3e28c:	ldrd	r3, r4, [sp, #8]
   3e290:	cmp	r9, r4
   3e292:	it	eq
   3e294:	cmpeq	r8, r3
   3e296:	bcs.n	3e29c <error@@Base+0xed98>
   3e298:	adds	r3, #5
   3e29a:	str	r3, [sp, #8]
   3e29c:	ldr	r3, [sp, #8]
   3e29e:	ldr.w	r1, [r7, #1372]	; 0x55c
   3e2a2:	eors	r1, r3
   3e2a4:	bl	37c44 <error@@Base+0x8740>
   3e2a8:	ldrd	r5, r2, [sp, #72]	; 0x48
   3e2ac:	ldr.w	r3, [r7, #1312]	; 0x520
   3e2b0:	ldr.w	r6, [r7, #1304]	; 0x518
   3e2b4:	lsrs	r4, r5, #16
   3e2b6:	uxth	r1, r2
   3e2b8:	lsrs	r2, r2, #16
   3e2ba:	ldr.w	r0, [r7, #1320]	; 0x528
   3e2be:	uxth	r5, r5
   3e2c0:	umull	fp, ip, r3, r1
   3e2c4:	ldr.w	r3, [r7, #1316]	; 0x524
   3e2c8:	umull	r8, r9, r6, r2
   3e2cc:	ldr.w	r6, [r7, #1324]	; 0x52c
   3e2d0:	mla	ip, r1, r3, ip
   3e2d4:	ldr.w	r3, [r7, #1308]	; 0x51c
   3e2d8:	umull	r0, r1, r0, r4
   3e2dc:	adds.w	lr, fp, r8
   3e2e0:	mla	r9, r2, r3, r9
   3e2e4:	ldr.w	r3, [r7, #1328]	; 0x530
   3e2e8:	umull	r2, r3, r3, r5
   3e2ec:	adc.w	ip, ip, r9
   3e2f0:	mla	r1, r4, r6, r1
   3e2f4:	ldr.w	r4, [r7, #1332]	; 0x534
   3e2f8:	adds.w	lr, r0, lr
   3e2fc:	add.w	r0, sl, #8
   3e300:	mla	r3, r5, r4, r3
   3e304:	adc.w	ip, r1, ip
   3e308:	adds.w	lr, r2, lr
   3e30c:	mov.w	r5, #15
   3e310:	mvn.w	r4, #5
   3e314:	adc.w	ip, r3, ip
   3e318:	movs	r3, #0
   3e31a:	and.w	r2, ip, #15
   3e31e:	mov.w	ip, ip, lsr #4
   3e322:	adds.w	r1, ip, ip
   3e326:	adcs	r3, r3
   3e328:	adds	r1, r1, r1
   3e32a:	adcs	r3, r3
   3e32c:	adds.w	ip, r1, ip
   3e330:	adc.w	r6, r3, #0
   3e334:	adds.w	r3, ip, lr
   3e338:	str	r3, [sp, #16]
   3e33a:	adc.w	r3, r6, r2
   3e33e:	str	r3, [sp, #20]
   3e340:	ldrd	r2, r3, [sp, #16]
   3e344:	cmp	r5, r3
   3e346:	it	eq
   3e348:	cmpeq	r4, r2
   3e34a:	bcs.n	3e350 <error@@Base+0xee4c>
   3e34c:	adds	r3, r2, #5
   3e34e:	str	r3, [sp, #16]
   3e350:	ldr	r3, [sp, #16]
   3e352:	ldr.w	r1, [r7, #1376]	; 0x560
   3e356:	eors	r1, r3
   3e358:	bl	37c44 <error@@Base+0x8740>
   3e35c:	ldrd	r5, r2, [sp, #80]	; 0x50
   3e360:	ldr.w	r3, [r7, #1344]	; 0x540
   3e364:	ldr.w	r6, [r7, #1336]	; 0x538
   3e368:	lsrs	r4, r5, #16
   3e36a:	uxth	r1, r2
   3e36c:	lsrs	r2, r2, #16
   3e36e:	ldr.w	r0, [r7, #1352]	; 0x548
   3e372:	uxth	r5, r5
   3e374:	umull	fp, ip, r3, r1
   3e378:	ldr.w	r3, [r7, #1348]	; 0x544
   3e37c:	umull	r8, r9, r6, r2
   3e380:	ldr.w	r6, [r7, #1356]	; 0x54c
   3e384:	mla	ip, r1, r3, ip
   3e388:	ldr.w	r3, [r7, #1340]	; 0x53c
   3e38c:	umull	r0, r1, r0, r4
   3e390:	adds.w	lr, fp, r8
   3e394:	mla	r9, r2, r3, r9
   3e398:	ldr.w	r3, [r7, #1360]	; 0x550
   3e39c:	umull	r2, r3, r3, r5
   3e3a0:	adc.w	ip, ip, r9
   3e3a4:	mla	r1, r4, r6, r1
   3e3a8:	ldr.w	r4, [r7, #1364]	; 0x554
   3e3ac:	adds.w	lr, r0, lr
   3e3b0:	add.w	r0, sl, #12
   3e3b4:	mla	r3, r5, r4, r3
   3e3b8:	adc.w	ip, r1, ip
   3e3bc:	adds.w	lr, r2, lr
   3e3c0:	mov.w	r5, #15
   3e3c4:	mvn.w	r4, #5
   3e3c8:	adc.w	ip, r3, ip
   3e3cc:	movs	r3, #0
   3e3ce:	and.w	r2, ip, #15
   3e3d2:	mov.w	ip, ip, lsr #4
   3e3d6:	adds.w	r1, ip, ip
   3e3da:	adcs	r3, r3
   3e3dc:	adds	r1, r1, r1
   3e3de:	adcs	r3, r3
   3e3e0:	adds.w	ip, r1, ip
   3e3e4:	adc.w	r6, r3, #0
   3e3e8:	adds.w	r3, ip, lr
   3e3ec:	str	r3, [sp, #24]
   3e3ee:	adc.w	r3, r6, r2
   3e3f2:	str	r3, [sp, #28]
   3e3f4:	ldrd	r2, r3, [sp, #24]
   3e3f8:	cmp	r5, r3
   3e3fa:	it	eq
   3e3fc:	cmpeq	r4, r2
   3e3fe:	bcs.n	3e404 <error@@Base+0xef00>
   3e400:	adds	r3, r2, #5
   3e402:	str	r3, [sp, #24]
   3e404:	add.w	r3, r7, #1208	; 0x4b8
   3e408:	ldr.w	r1, [r7, #1380]	; 0x564
   3e40c:	str	r3, [sp, #32]
   3e40e:	ldr	r3, [sp, #24]
   3e410:	eors	r1, r3
   3e412:	bl	37c44 <error@@Base+0x8740>
   3e416:	b.n	3e042 <error@@Base+0xeb3e>
   3e418:	blx	620c <__stack_chk_fail@plt>
   3e41c:	ldrb	r4, [r6, #5]
   3e41e:	movs	r5, r0
   3e420:	lsls	r4, r3, #25
   3e422:	movs	r0, r0
   3e424:	strb	r2, [r7, #29]
   3e426:	movs	r5, r0
   3e428:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e42c:	sub	sp, #44	; 0x2c
   3e42e:	ldr	r7, [pc, #300]	; (3e55c <error@@Base+0xf058>)
   3e430:	mov	r4, r0
   3e432:	ldr	r6, [pc, #300]	; (3e560 <error@@Base+0xf05c>)
   3e434:	mov	r5, r2
   3e436:	add	r7, pc
   3e438:	ldr.w	r3, [r0, #1384]	; 0x568
   3e43c:	ldr	r6, [r7, r6]
   3e43e:	adds	r7, r3, r2
   3e440:	cmp.w	r7, #1024	; 0x400
   3e444:	ldr	r6, [r6, #0]
   3e446:	str	r6, [sp, #36]	; 0x24
   3e448:	mov.w	r6, #0
   3e44c:	bls.n	3e4ec <error@@Base+0xefe8>
   3e44e:	cmp.w	r3, #1024	; 0x400
   3e452:	mov	r6, r1
   3e454:	beq.n	3e512 <error@@Base+0xf00e>
   3e456:	ubfx	r3, r3, #0, #10
   3e45a:	add	r2, r3
   3e45c:	cmp.w	r2, #1024	; 0x400
   3e460:	bcc.n	3e4e4 <error@@Base+0xefe0>
   3e462:	cmp	r3, #0
   3e464:	bne.n	3e548 <error@@Base+0xf044>
   3e466:	cmp.w	r5, #1024	; 0x400
   3e46a:	blt.n	3e4e4 <error@@Base+0xefe0>
   3e46c:	sub.w	sl, r5, #1024	; 0x400
   3e470:	mov	r7, sp
   3e472:	mov.w	r8, #8192	; 0x2000
   3e476:	mov.w	r9, #0
   3e47a:	mov.w	sl, sl, lsr #10
   3e47e:	add.w	fp, sl, #1
   3e482:	add.w	fp, r6, fp, lsl #10
   3e486:	mov.w	r3, #1024	; 0x400
   3e48a:	mov	r1, r6
   3e48c:	mov	r2, r7
   3e48e:	mov	r0, r4
   3e490:	add	r6, r3
   3e492:	strd	r8, r9, [sp]
   3e496:	strd	r8, r9, [sp, #8]
   3e49a:	strd	r8, r9, [sp, #16]
   3e49e:	strd	r8, r9, [sp, #24]
   3e4a2:	bl	3d774 <error@@Base+0xe270>
   3e4a6:	ldr.w	r3, [r4, #1384]	; 0x568
   3e4aa:	mov	r1, r7
   3e4ac:	mov	r0, r4
   3e4ae:	add.w	r3, r3, #1024	; 0x400
   3e4b2:	str.w	r3, [r4, #1384]	; 0x568
   3e4b6:	bl	3d48c <error@@Base+0xdf88>
   3e4ba:	cmp	r6, fp
   3e4bc:	bne.n	3e486 <error@@Base+0xef82>
   3e4be:	mov	r0, r5
   3e4c0:	mov.w	r1, #64512	; 0xfc00
   3e4c4:	movt	r1, #65535	; 0xffff
   3e4c8:	bl	54314 <mkdtemp@@Base+0x2338>
   3e4cc:	mov.w	r1, #64512	; 0xfc00
   3e4d0:	movt	r1, #65535	; 0xffff
   3e4d4:	mov	r5, r0
   3e4d6:	mov	r0, sl
   3e4d8:	bl	543dc <mkdtemp@@Base+0x2400>
   3e4dc:	mov	r1, r5
   3e4de:	bl	54314 <mkdtemp@@Base+0x2338>
   3e4e2:	mov	r5, r0
   3e4e4:	cbz	r5, 3e4fa <error@@Base+0xeff6>
   3e4e6:	mov	r1, r6
   3e4e8:	mov	r2, r5
   3e4ea:	mov	r0, r4
   3e4ec:	bl	3db80 <error@@Base+0xe67c>
   3e4f0:	ldr.w	r2, [r4, #1384]	; 0x568
   3e4f4:	add	r2, r5
   3e4f6:	str.w	r2, [r4, #1384]	; 0x568
   3e4fa:	ldr	r2, [pc, #104]	; (3e564 <error@@Base+0xf060>)
   3e4fc:	ldr	r3, [pc, #96]	; (3e560 <error@@Base+0xf05c>)
   3e4fe:	add	r2, pc
   3e500:	ldr	r3, [r2, r3]
   3e502:	ldr	r2, [r3, #0]
   3e504:	ldr	r3, [sp, #36]	; 0x24
   3e506:	eors	r2, r3
   3e508:	bne.n	3e558 <error@@Base+0xf054>
   3e50a:	movs	r0, #1
   3e50c:	add	sp, #44	; 0x2c
   3e50e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e512:	cmn.w	r2, #1024	; 0x400
   3e516:	bcs.n	3e4e6 <error@@Base+0xefe2>
   3e518:	mov	r9, r1
   3e51a:	mov.w	r8, #0
   3e51e:	mov	r7, sp
   3e520:	mov	r1, r6
   3e522:	mov	r2, r8
   3e524:	mov	r0, r4
   3e526:	bl	3db80 <error@@Base+0xe67c>
   3e52a:	mov	r1, r7
   3e52c:	mov	r0, r4
   3e52e:	mov	r6, r9
   3e530:	bl	3da04 <error@@Base+0xe500>
   3e534:	ldr.w	r3, [r4, #1384]	; 0x568
   3e538:	mov	r1, r7
   3e53a:	mov	r0, r4
   3e53c:	add	r3, r8
   3e53e:	str.w	r3, [r4, #1384]	; 0x568
   3e542:	bl	3d48c <error@@Base+0xdf88>
   3e546:	b.n	3e466 <error@@Base+0xef62>
   3e548:	sub.w	r5, r5, #1024	; 0x400
   3e54c:	rsb	r8, r3, #1024	; 0x400
   3e550:	add	r5, r3
   3e552:	add.w	r9, r1, r8
   3e556:	b.n	3e51e <error@@Base+0xf01a>
   3e558:	blx	620c <__stack_chk_fail@plt>
   3e55c:	strb	r2, [r1, #17]
   3e55e:	movs	r5, r0
   3e560:	lsls	r4, r3, #25
   3e562:	movs	r0, r0
   3e564:	strb	r2, [r0, #14]
   3e566:	movs	r5, r0
   3e568:	mov.w	r0, #4294967295	; 0xffffffff
   3e56c:	bx	lr
   3e56e:	nop
   3e570:	ldr	r3, [pc, #56]	; (3e5ac <error@@Base+0xf0a8>)
   3e572:	ldr	r2, [pc, #60]	; (3e5b0 <error@@Base+0xf0ac>)
   3e574:	add	r3, pc
   3e576:	push	{r4, r5, r6, lr}
   3e578:	ldr	r3, [r3, r2]
   3e57a:	ldr	r4, [r3, #0]
   3e57c:	cbz	r4, 3e5a4 <error@@Base+0xf0a0>
   3e57e:	ldr	r6, [pc, #52]	; (3e5b4 <error@@Base+0xf0b0>)
   3e580:	mov	r5, r0
   3e582:	add	r6, pc
   3e584:	b.n	3e58a <error@@Base+0xf086>
   3e586:	ldr	r4, [r4, #108]	; 0x6c
   3e588:	cbz	r4, 3e5a4 <error@@Base+0xf0a0>
   3e58a:	mov	r1, r4
   3e58c:	mov	r0, r6
   3e58e:	ldr	r2, [r4, #0]
   3e590:	bl	2f638 <error@@Base+0x134>
   3e594:	ldr	r1, [r4, #0]
   3e596:	mov	r0, r5
   3e598:	blx	66f4 <strcmp@plt+0x4>
   3e59c:	cmp	r0, #0
   3e59e:	bne.n	3e586 <error@@Base+0xf082>
   3e5a0:	mov	r0, r4
   3e5a2:	pop	{r4, r5, r6, pc}
   3e5a4:	movs	r4, #0
   3e5a6:	mov	r0, r4
   3e5a8:	pop	{r4, r5, r6, pc}
   3e5aa:	nop
   3e5ac:	strb	r4, [r1, #12]
   3e5ae:	movs	r5, r0
   3e5b0:	lsls	r0, r4, #28
   3e5b2:	movs	r0, r0
   3e5b4:	ldrb	r6, [r4, r3]
   3e5b6:	movs	r2, r0
   3e5b8:	clz	r3, r1
   3e5bc:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   3e5c0:	lsrs	r3, r3, #5
   3e5c2:	mov	r7, r2
   3e5c4:	ldr	r2, [pc, #280]	; (3e6e0 <error@@Base+0xf1dc>)
   3e5c6:	cmp	r0, #0
   3e5c8:	ite	ne
   3e5ca:	movne	r5, r3
   3e5cc:	moveq	r5, #1
   3e5ce:	ldr	r3, [pc, #276]	; (3e6e4 <error@@Base+0xf1e0>)
   3e5d0:	add	r2, pc
   3e5d2:	sub.w	sp, sp, #1040	; 0x410
   3e5d6:	ldr	r3, [r2, r3]
   3e5d8:	ldr	r3, [r3, #0]
   3e5da:	str.w	r3, [sp, #1036]	; 0x40c
   3e5de:	mov.w	r3, #0
   3e5e2:	cmp	r5, #0
   3e5e4:	bne.n	3e692 <error@@Base+0xf18e>
   3e5e6:	ldr	r3, [r0, #100]	; 0x64
   3e5e8:	mov	r6, r0
   3e5ea:	cmp	r3, #0
   3e5ec:	beq.n	3e692 <error@@Base+0xf18e>
   3e5ee:	ldr	r2, [pc, #248]	; (3e6e8 <error@@Base+0xf1e4>)
   3e5f0:	mov	r4, r1
   3e5f2:	ldr	r3, [r1, #96]	; 0x60
   3e5f4:	add	r2, pc
   3e5f6:	and.w	r3, r3, #256	; 0x100
   3e5fa:	ldr	r2, [r2, #0]
   3e5fc:	cmp	r2, #0
   3e5fe:	beq.n	3e6a0 <error@@Base+0xf19c>
   3e600:	cmp	r3, #0
   3e602:	bne.n	3e676 <error@@Base+0xf172>
   3e604:	add	r5, sp, #12
   3e606:	ldr	r2, [pc, #228]	; (3e6ec <error@@Base+0xf1e8>)
   3e608:	mov.w	r3, #1024	; 0x400
   3e60c:	str	r1, [sp, #4]
   3e60e:	add	r2, pc
   3e610:	mov	r1, r3
   3e612:	str	r2, [sp, #0]
   3e614:	mov	r0, r5
   3e616:	movs	r2, #1
   3e618:	blx	65a8 <__snprintf_chk@plt>
   3e61c:	mov	r0, r5
   3e61e:	movs	r1, #4
   3e620:	bl	333cc <error@@Base+0x3ec8>
   3e624:	mov	r8, r0
   3e626:	cmp	r0, #0
   3e628:	beq.n	3e6ca <error@@Base+0xf1c6>
   3e62a:	blx	6578 <strlen@plt>
   3e62e:	ldr	r5, [r6, #8]
   3e630:	mov	r1, r7
   3e632:	mov	r2, r8
   3e634:	ldr	r5, [r5, #76]	; 0x4c
   3e636:	mov	r3, r0
   3e638:	ldr.w	r0, [r4, #160]	; 0xa0
   3e63c:	blx	r5
   3e63e:	mov	r5, r0
   3e640:	mov	r0, r8
   3e642:	blx	6578 <strlen@plt>
   3e646:	mov	r1, r0
   3e648:	mov	r0, r8
   3e64a:	bl	5044c <__b64_pton@@Base+0x19f4>
   3e64e:	bics.w	r0, r5, #256	; 0x100
   3e652:	itt	eq
   3e654:	moveq	r3, #1
   3e656:	streq.w	r3, [r4, #164]	; 0xa4
   3e65a:	bne.n	3e6b4 <error@@Base+0xf1b0>
   3e65c:	ldr	r2, [pc, #144]	; (3e6f0 <error@@Base+0xf1ec>)
   3e65e:	ldr	r3, [pc, #132]	; (3e6e4 <error@@Base+0xf1e0>)
   3e660:	add	r2, pc
   3e662:	ldr	r3, [r2, r3]
   3e664:	ldr	r2, [r3, #0]
   3e666:	ldr.w	r3, [sp, #1036]	; 0x40c
   3e66a:	eors	r2, r3
   3e66c:	bne.n	3e6dc <error@@Base+0xf1d8>
   3e66e:	add.w	sp, sp, #1040	; 0x410
   3e672:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   3e676:	ldr	r0, [pc, #124]	; (3e6f4 <error@@Base+0xf1f0>)
   3e678:	add	r0, pc
   3e67a:	bl	2f5e4 <error@@Base+0xe0>
   3e67e:	ldr	r6, [r6, #8]
   3e680:	mov	r3, r5
   3e682:	mov	r2, r5
   3e684:	ldr.w	r0, [r4, #160]	; 0xa0
   3e688:	mov	r1, r7
   3e68a:	ldr	r5, [r6, #76]	; 0x4c
   3e68c:	blx	r5
   3e68e:	mov	r5, r0
   3e690:	b.n	3e64e <error@@Base+0xf14a>
   3e692:	ldr	r0, [pc, #100]	; (3e6f8 <error@@Base+0xf1f4>)
   3e694:	add	r0, pc
   3e696:	bl	2f504 <error@@Base>
   3e69a:	mov.w	r0, #4294967295	; 0xffffffff
   3e69e:	b.n	3e65c <error@@Base+0xf158>
   3e6a0:	cbnz	r3, 3e6c4 <error@@Base+0xf1c0>
   3e6a2:	ldr	r1, [pc, #88]	; (3e6fc <error@@Base+0xf1f8>)
   3e6a4:	add	r1, pc
   3e6a6:	ldr	r0, [pc, #88]	; (3e700 <error@@Base+0xf1fc>)
   3e6a8:	add	r0, pc
   3e6aa:	bl	2f504 <error@@Base>
   3e6ae:	mov.w	r0, #4294967295	; 0xffffffff
   3e6b2:	b.n	3e65c <error@@Base+0xf158>
   3e6b4:	ldr	r0, [pc, #76]	; (3e704 <error@@Base+0xf200>)
   3e6b6:	mov	r1, r5
   3e6b8:	add	r0, pc
   3e6ba:	bl	2f504 <error@@Base>
   3e6be:	mov.w	r0, #4294967295	; 0xffffffff
   3e6c2:	b.n	3e65c <error@@Base+0xf158>
   3e6c4:	ldr	r1, [pc, #64]	; (3e708 <error@@Base+0xf204>)
   3e6c6:	add	r1, pc
   3e6c8:	b.n	3e6a6 <error@@Base+0xf1a2>
   3e6ca:	ldr	r1, [pc, #64]	; (3e70c <error@@Base+0xf208>)
   3e6cc:	ldr	r0, [pc, #64]	; (3e710 <error@@Base+0xf20c>)
   3e6ce:	add	r1, pc
   3e6d0:	add	r0, pc
   3e6d2:	bl	2f638 <error@@Base+0x134>
   3e6d6:	mov.w	r0, #4294967295	; 0xffffffff
   3e6da:	b.n	3e65c <error@@Base+0xf158>
   3e6dc:	blx	620c <__stack_chk_fail@plt>
   3e6e0:	strb	r0, [r6, #10]
   3e6e2:	movs	r5, r0
   3e6e4:	lsls	r4, r3, #25
   3e6e6:	movs	r0, r0
   3e6e8:	ldrh	r0, [r3, #52]	; 0x34
   3e6ea:	movs	r5, r0
   3e6ec:	ldrb	r2, [r3, r3]
   3e6ee:	movs	r2, r0
   3e6f0:	strb	r0, [r4, #8]
   3e6f2:	movs	r5, r0
   3e6f4:	ldrb	r0, [r1, r1]
   3e6f6:	movs	r2, r0
   3e6f8:	ldrh	r4, [r6, r7]
   3e6fa:	movs	r2, r0
   3e6fc:	ldr	r4, [pc, #992]	; (3eae0 <error@@Base+0xf5dc>)
   3e6fe:	movs	r2, r0
   3e700:	ldrb	r4, [r0, r0]
   3e702:	movs	r2, r0
   3e704:	ldrb	r0, [r4, r1]
   3e706:	movs	r2, r0
   3e708:	ldrh	r6, [r5, r6]
   3e70a:	movs	r2, r0
   3e70c:	str	r2, [r3, #80]	; 0x50
   3e70e:	movs	r2, r0
   3e710:	ldrb	r0, [r6, r0]
   3e712:	movs	r2, r0
   3e714:	push	{r3, r4, r5, lr}
   3e716:	cbz	r0, 3e734 <error@@Base+0xf230>
   3e718:	ldr	r3, [r0, #0]
   3e71a:	cbz	r3, 3e734 <error@@Base+0xf230>
   3e71c:	mov	r2, r1
   3e71e:	ldr	r1, [r3, #100]	; 0x64
   3e720:	cbz	r1, 3e734 <error@@Base+0xf230>
   3e722:	ldr	r1, [r0, #4]
   3e724:	movs	r5, #168	; 0xa8
   3e726:	ldr	r4, [r3, #96]	; 0x60
   3e728:	mov	r0, r3
   3e72a:	mla	r1, r5, r1, r4
   3e72e:	ldmia.w	sp!, {r3, r4, r5, lr}
   3e732:	b.n	3e5b8 <error@@Base+0xf0b4>
   3e734:	ldr	r0, [pc, #12]	; (3e744 <error@@Base+0xf240>)
   3e736:	add	r0, pc
   3e738:	bl	2f504 <error@@Base>
   3e73c:	mov.w	r0, #4294967295	; 0xffffffff
   3e740:	pop	{r3, r4, r5, pc}
   3e742:	nop
   3e744:	ldrh	r2, [r2, r5]
   3e746:	movs	r2, r0
   3e748:	ldr	r1, [pc, #52]	; (3e780 <error@@Base+0xf27c>)
   3e74a:	mov	r2, r0
   3e74c:	push	{r3, r4, r5, lr}
   3e74e:	add	r1, pc
   3e750:	ldr	r0, [pc, #48]	; (3e784 <error@@Base+0xf280>)
   3e752:	adds	r1, #20
   3e754:	ldr	r4, [pc, #48]	; (3e788 <error@@Base+0xf284>)
   3e756:	ldr	r5, [pc, #52]	; (3e78c <error@@Base+0xf288>)
   3e758:	add	r0, pc
   3e75a:	add	r4, pc
   3e75c:	bl	2f504 <error@@Base>
   3e760:	add	r5, pc
   3e762:	adds	r4, #20
   3e764:	b.n	3e774 <error@@Base+0xf270>
   3e766:	blx	690c <ERR_error_string@plt>
   3e76a:	mov	r1, r4
   3e76c:	mov	r2, r0
   3e76e:	mov	r0, r5
   3e770:	bl	2f504 <error@@Base>
   3e774:	blx	5c4c <ERR_get_error@plt>
   3e778:	movs	r1, #0
   3e77a:	cmp	r0, #0
   3e77c:	bne.n	3e766 <error@@Base+0xf262>
   3e77e:	pop	{r3, r4, r5, pc}
   3e780:	str	r2, [r3, #72]	; 0x48
   3e782:	movs	r2, r0
   3e784:	ldrb	r4, [r7, #26]
   3e786:	movs	r1, r0
   3e788:	str	r6, [r1, #72]	; 0x48
   3e78a:	movs	r2, r0
   3e78c:	ldrh	r4, [r1, r7]
   3e78e:	movs	r2, r0
   3e790:	subs	r3, r1, #1
   3e792:	push	{r4, r5}
   3e794:	add	r3, r0
   3e796:	sub	sp, #8
   3e798:	rsb	r4, r0, #1
   3e79c:	movs	r5, #0
   3e79e:	str	r0, [sp, #4]
   3e7a0:	strb.w	r5, [r3], #-1
   3e7a4:	cmp	r0, r3
   3e7a6:	add.w	r2, r4, r3
   3e7aa:	beq.n	3e7b6 <error@@Base+0xf2b2>
   3e7ac:	cmp	r1, r2
   3e7ae:	beq.n	3e7a0 <error@@Base+0xf29c>
   3e7b0:	ldrb	r2, [r3, #0]
   3e7b2:	cmp	r2, #32
   3e7b4:	beq.n	3e7a0 <error@@Base+0xf29c>
   3e7b6:	add	sp, #8
   3e7b8:	pop	{r4, r5}
   3e7ba:	bx	lr
   3e7bc:	push	{r4, r5, r6, r7, lr}
   3e7be:	movs	r4, #168	; 0xa8
   3e7c0:	mla	r4, r4, r2, r1
   3e7c4:	ldr	r1, [pc, #144]	; (3e858 <error@@Base+0xf354>)
   3e7c6:	sub	sp, #12
   3e7c8:	ldr	r2, [pc, #144]	; (3e85c <error@@Base+0xf358>)
   3e7ca:	add	r1, pc
   3e7cc:	mov	r5, r0
   3e7ce:	ldr	r6, [sp, #32]
   3e7d0:	ldr	r2, [r1, r2]
   3e7d2:	mov	r1, r3
   3e7d4:	ldr.w	r7, [r4, #160]	; 0xa0
   3e7d8:	ldr	r2, [r2, #0]
   3e7da:	str	r2, [sp, #4]
   3e7dc:	mov.w	r2, #0
   3e7e0:	ldr	r3, [r0, #108]	; 0x6c
   3e7e2:	mov	r2, r6
   3e7e4:	movs	r0, #0
   3e7e6:	str	r0, [sp, #0]
   3e7e8:	mov	r0, r7
   3e7ea:	ldr	r4, [sp, #36]	; 0x24
   3e7ec:	blx	r3
   3e7ee:	cbnz	r0, 3e842 <error@@Base+0xf33e>
   3e7f0:	mov	r1, r4
   3e7f2:	mov	r3, sp
   3e7f4:	ldr	r4, [r5, #112]	; 0x70
   3e7f6:	movs	r2, #1
   3e7f8:	mov	r0, r7
   3e7fa:	blx	r4
   3e7fc:	ldr	r1, [sp, #0]
   3e7fe:	mov	r3, r0
   3e800:	cbnz	r0, 3e80a <error@@Base+0xf306>
   3e802:	cmp	r1, #1
   3e804:	it	eq
   3e806:	moveq	r4, r0
   3e808:	beq.n	3e818 <error@@Base+0xf314>
   3e80a:	ldr	r0, [pc, #84]	; (3e860 <error@@Base+0xf35c>)
   3e80c:	mov	r2, r6
   3e80e:	mov.w	r4, #4294967295	; 0xffffffff
   3e812:	add	r0, pc
   3e814:	bl	2f638 <error@@Base+0x134>
   3e818:	ldr	r3, [r5, #116]	; 0x74
   3e81a:	mov	r0, r7
   3e81c:	blx	r3
   3e81e:	cbnz	r0, 3e836 <error@@Base+0xf332>
   3e820:	ldr	r2, [pc, #64]	; (3e864 <error@@Base+0xf360>)
   3e822:	ldr	r3, [pc, #56]	; (3e85c <error@@Base+0xf358>)
   3e824:	add	r2, pc
   3e826:	ldr	r3, [r2, r3]
   3e828:	ldr	r2, [r3, #0]
   3e82a:	ldr	r3, [sp, #4]
   3e82c:	eors	r2, r3
   3e82e:	bne.n	3e854 <error@@Base+0xf350>
   3e830:	mov	r0, r4
   3e832:	add	sp, #12
   3e834:	pop	{r4, r5, r6, r7, pc}
   3e836:	mov	r1, r0
   3e838:	ldr	r0, [pc, #44]	; (3e868 <error@@Base+0xf364>)
   3e83a:	add	r0, pc
   3e83c:	bl	2f504 <error@@Base>
   3e840:	b.n	3e820 <error@@Base+0xf31c>
   3e842:	mov	r2, r0
   3e844:	ldr	r0, [pc, #36]	; (3e86c <error@@Base+0xf368>)
   3e846:	mov	r1, r6
   3e848:	mov.w	r4, #4294967295	; 0xffffffff
   3e84c:	add	r0, pc
   3e84e:	bl	2f504 <error@@Base>
   3e852:	b.n	3e820 <error@@Base+0xf31c>
   3e854:	blx	620c <__stack_chk_fail@plt>
   3e858:	strb	r6, [r6, #2]
   3e85a:	movs	r5, r0
   3e85c:	lsls	r4, r3, #25
   3e85e:	movs	r0, r0
   3e860:	ldrh	r2, [r4, r5]
   3e862:	movs	r2, r0
   3e864:	strb	r4, [r3, #1]
   3e866:	movs	r5, r0
   3e868:	ldrh	r6, [r5, r5]
   3e86a:	movs	r2, r0
   3e86c:	ldrh	r4, [r7, r3]
   3e86e:	movs	r2, r0
   3e870:	push	{r3, r4, r5, r6, r7, lr}
   3e872:	mov	r5, r0
   3e874:	ldr	r0, [pc, #112]	; (3e8e8 <error@@Base+0xf3e4>)
   3e876:	mov	r1, r5
   3e878:	ldr	r3, [r5, #100]	; 0x64
   3e87a:	ldr	r2, [r5, #104]	; 0x68
   3e87c:	add	r0, pc
   3e87e:	bl	2f638 <error@@Base+0x134>
   3e882:	ldr	r3, [r5, #100]	; 0x64
   3e884:	cmp	r3, #0
   3e886:	beq.n	3e8e6 <error@@Base+0xf3e2>
   3e888:	ldr	r2, [r5, #88]	; 0x58
   3e88a:	ldr	r1, [r5, #8]
   3e88c:	cbz	r2, 3e8c2 <error@@Base+0xf3be>
   3e88e:	ldr	r7, [pc, #92]	; (3e8ec <error@@Base+0xf3e8>)
   3e890:	movs	r4, #0
   3e892:	movs	r6, #168	; 0xa8
   3e894:	add	r7, pc
   3e896:	b.n	3e8a2 <error@@Base+0xf39e>
   3e898:	ldr	r1, [r5, #8]
   3e89a:	ldr	r2, [r5, #88]	; 0x58
   3e89c:	adds	r4, #1
   3e89e:	cmp	r4, r2
   3e8a0:	bcs.n	3e8c2 <error@@Base+0xf3be>
   3e8a2:	ldr	r3, [r5, #96]	; 0x60
   3e8a4:	mla	r3, r6, r4, r3
   3e8a8:	ldr.w	r0, [r3, #160]	; 0xa0
   3e8ac:	cmp	r0, #0
   3e8ae:	beq.n	3e89c <error@@Base+0xf398>
   3e8b0:	ldr	r3, [r1, #56]	; 0x38
   3e8b2:	blx	r3
   3e8b4:	cmp	r0, #0
   3e8b6:	beq.n	3e898 <error@@Base+0xf394>
   3e8b8:	mov	r1, r0
   3e8ba:	mov	r0, r7
   3e8bc:	bl	2f504 <error@@Base>
   3e8c0:	b.n	3e898 <error@@Base+0xf394>
   3e8c2:	ldr	r3, [r1, #8]
   3e8c4:	movs	r0, #0
   3e8c6:	blx	r3
   3e8c8:	cbnz	r0, 3e8da <error@@Base+0xf3d6>
   3e8ca:	movs	r3, #0
   3e8cc:	ldr	r0, [r5, #4]
   3e8ce:	str	r3, [r5, #100]	; 0x64
   3e8d0:	str	r3, [r5, #8]
   3e8d2:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   3e8d6:	b.w	5b50 <dlclose@plt>
   3e8da:	mov	r1, r0
   3e8dc:	ldr	r0, [pc, #16]	; (3e8f0 <error@@Base+0xf3ec>)
   3e8de:	add	r0, pc
   3e8e0:	bl	2f504 <error@@Base>
   3e8e4:	b.n	3e8ca <error@@Base+0xf3c6>
   3e8e6:	pop	{r3, r4, r5, r6, r7, pc}
   3e8e8:	ldrh	r4, [r1, r5]
   3e8ea:	movs	r2, r0
   3e8ec:	ldrh	r0, [r5, r5]
   3e8ee:	movs	r2, r0
   3e8f0:	ldrh	r2, [r7, r4]
   3e8f2:	movs	r2, r0
   3e8f4:	push	{r4, lr}
   3e8f6:	mov	r4, r0
   3e8f8:	ldr	r0, [pc, #72]	; (3e944 <error@@Base+0xf440>)
   3e8fa:	mov	r1, r4
   3e8fc:	ldr	r2, [r4, #104]	; 0x68
   3e8fe:	add	r0, pc
   3e900:	bl	2f638 <error@@Base+0x134>
   3e904:	ldr	r0, [r4, #104]	; 0x68
   3e906:	mov.w	r1, #4294967295	; 0xffffffff
   3e90a:	bl	54314 <mkdtemp@@Base+0x2338>
   3e90e:	cmp	r0, #0
   3e910:	str	r0, [r4, #104]	; 0x68
   3e912:	ble.n	3e916 <error@@Base+0xf412>
   3e914:	pop	{r4, pc}
   3e916:	ldr	r3, [r4, #100]	; 0x64
   3e918:	cbnz	r3, 3e936 <error@@Base+0xf432>
   3e91a:	ldr	r0, [r4, #0]
   3e91c:	blx	5904 <free@plt+0x4>
   3e920:	ldr	r0, [r4, #92]	; 0x5c
   3e922:	blx	5904 <free@plt+0x4>
   3e926:	ldr	r0, [r4, #96]	; 0x60
   3e928:	blx	5904 <free@plt+0x4>
   3e92c:	mov	r0, r4
   3e92e:	ldmia.w	sp!, {r4, lr}
   3e932:	b.w	5900 <free@plt>
   3e936:	ldr	r0, [pc, #16]	; (3e948 <error@@Base+0xf444>)
   3e938:	mov	r1, r4
   3e93a:	add	r0, pc
   3e93c:	bl	2f504 <error@@Base>
   3e940:	b.n	3e91a <error@@Base+0xf416>
   3e942:	nop
   3e944:	ldrh	r2, [r6, r4]
   3e946:	movs	r2, r0
   3e948:	ldrh	r6, [r3, r4]
   3e94a:	movs	r2, r0
   3e94c:	push	{r4, r5, lr}
   3e94e:	mov	r2, r0
   3e950:	ldr	r5, [pc, #52]	; (3e988 <error@@Base+0xf484>)
   3e952:	sub	sp, #12
   3e954:	ldr	r0, [pc, #52]	; (3e98c <error@@Base+0xf488>)
   3e956:	mov	r4, r1
   3e958:	add	r5, pc
   3e95a:	str	r3, [sp, #0]
   3e95c:	add.w	r1, r5, #32
   3e960:	add	r0, pc
   3e962:	mov	r3, r4
   3e964:	bl	2f638 <error@@Base+0x134>
   3e968:	cbz	r4, 3e984 <error@@Base+0xf480>
   3e96a:	ldr	r0, [r4, #0]
   3e96c:	cbz	r0, 3e972 <error@@Base+0xf46e>
   3e96e:	bl	3e8f4 <error@@Base+0xf3f0>
   3e972:	ldr	r0, [r4, #8]
   3e974:	blx	5904 <free@plt+0x4>
   3e978:	mov	r0, r4
   3e97a:	add	sp, #12
   3e97c:	ldmia.w	sp!, {r4, r5, lr}
   3e980:	b.w	5900 <free@plt>
   3e984:	add	sp, #12
   3e986:	pop	{r4, r5, pc}
   3e988:	str	r0, [r2, #40]	; 0x28
   3e98a:	movs	r2, r0
   3e98c:	ldrh	r0, [r4, r4]
   3e98e:	movs	r2, r0
   3e990:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   3e994:	sub	sp, #8
   3e996:	ldr.w	sl, [pc, #212]	; 3ea6c <error@@Base+0xf568>
   3e99a:	mov	r5, r0
   3e99c:	ldr	r7, [sp, #40]	; 0x28
   3e99e:	mov	r9, r1
   3e9a0:	add	sl, pc
   3e9a2:	mov	r8, r2
   3e9a4:	mov	r6, r3
   3e9a6:	ldr.w	r4, [sl, #4]
   3e9aa:	cbz	r4, 3e9fc <error@@Base+0xf4f8>
   3e9ac:	movs	r1, #16
   3e9ae:	movs	r0, #1
   3e9b0:	bl	35a10 <error@@Base+0x650c>
   3e9b4:	movs	r1, #1
   3e9b6:	mov	r4, r0
   3e9b8:	str	r5, [r0, #0]
   3e9ba:	ldr	r0, [r5, #104]	; 0x68
   3e9bc:	bl	54314 <mkdtemp@@Base+0x2338>
   3e9c0:	str	r0, [r5, #104]	; 0x68
   3e9c2:	str.w	r9, [r4, #4]
   3e9c6:	ldr	r0, [r6, #0]
   3e9c8:	cmp	r0, #0
   3e9ca:	str	r0, [r4, #12]
   3e9cc:	ble.n	3e9de <error@@Base+0xf4da>
   3e9ce:	bl	359e8 <error@@Base+0x64e4>
   3e9d2:	ldr	r2, [r4, #12]
   3e9d4:	str	r0, [r4, #8]
   3e9d6:	ldr.w	r1, [r8]
   3e9da:	blx	6524 <memcpy@plt+0x4>
   3e9de:	ldr	r5, [pc, #144]	; (3ea70 <error@@Base+0xf56c>)
   3e9e0:	mov	r0, r7
   3e9e2:	add	r5, pc
   3e9e4:	ldr	r1, [r5, #4]
   3e9e6:	blx	67b4 <RSA_set_method@plt>
   3e9ea:	ldr	r1, [r5, #8]
   3e9ec:	mov	r2, r4
   3e9ee:	mov	r0, r7
   3e9f0:	blx	5988 <RSA_set_ex_data@plt>
   3e9f4:	movs	r0, #0
   3e9f6:	add	sp, #8
   3e9f8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   3e9fc:	blx	66e4 <RSA_get_default_method@plt>
   3ea00:	blx	5ed4 <RSA_meth_dup@plt>
   3ea04:	str.w	r0, [sl, #4]
   3ea08:	cbz	r0, 3ea66 <error@@Base+0xf562>
   3ea0a:	ldr.w	ip, [pc, #104]	; 3ea74 <error@@Base+0xf570>
   3ea0e:	mov	r3, r4
   3ea10:	ldr	r2, [pc, #100]	; (3ea78 <error@@Base+0xf574>)
   3ea12:	mov	r1, r4
   3ea14:	add	ip, pc
   3ea16:	movs	r0, #9
   3ea18:	add	r2, pc
   3ea1a:	str	r4, [sp, #0]
   3ea1c:	str.w	ip, [sp, #4]
   3ea20:	blx	5a8c <CRYPTO_get_ex_new_index@plt>
   3ea24:	str.w	r0, [sl, #8]
   3ea28:	adds	r0, #1
   3ea2a:	beq.n	3ea66 <error@@Base+0xf562>
   3ea2c:	ldr	r1, [pc, #76]	; (3ea7c <error@@Base+0xf578>)
   3ea2e:	ldr.w	r0, [sl, #4]
   3ea32:	add	r1, pc
   3ea34:	blx	6648 <RSA_meth_set1_name@plt>
   3ea38:	cbz	r0, 3ea58 <error@@Base+0xf554>
   3ea3a:	ldr	r1, [pc, #68]	; (3ea80 <error@@Base+0xf57c>)
   3ea3c:	ldr.w	r0, [sl, #4]
   3ea40:	add	r1, pc
   3ea42:	blx	6224 <RSA_meth_set_priv_enc@plt>
   3ea46:	cbz	r0, 3ea58 <error@@Base+0xf554>
   3ea48:	ldr	r1, [pc, #56]	; (3ea84 <error@@Base+0xf580>)
   3ea4a:	ldr.w	r0, [sl, #4]
   3ea4e:	add	r1, pc
   3ea50:	blx	6834 <RSA_meth_set_priv_dec@plt>
   3ea54:	cmp	r0, #0
   3ea56:	bne.n	3e9ac <error@@Base+0xf4a8>
   3ea58:	ldr	r1, [pc, #44]	; (3ea88 <error@@Base+0xf584>)
   3ea5a:	ldr	r0, [pc, #48]	; (3ea8c <error@@Base+0xf588>)
   3ea5c:	add	r1, pc
   3ea5e:	add	r0, pc
   3ea60:	adds	r1, #48	; 0x30
   3ea62:	bl	2f504 <error@@Base>
   3ea66:	mov.w	r0, #4294967295	; 0xffffffff
   3ea6a:	b.n	3e9f6 <error@@Base+0xf4f2>
   3ea6c:	ldrh	r4, [r5, #22]
   3ea6e:	movs	r5, r0
   3ea70:	ldrh	r2, [r5, #20]
   3ea72:	movs	r5, r0
   3ea74:	vminnm.f16	<illegal reg q7.5>, <illegal reg q10.5>, <illegal reg q15.5>
   3ea78:	ldrh	r4, [r0, r2]
   3ea7a:	movs	r2, r0
   3ea7c:	ldrh	r2, [r7, r1]
   3ea7e:	movs	r2, r0
   3ea80:	lsrs	r5, r2, #7
   3ea82:	movs	r0, r0
   3ea84:			; <UNDEFINED> instruction: 0xfb17ffff
   3ea88:	str	r4, [r1, #24]
   3ea8a:	movs	r2, r0
   3ea8c:	ldrh	r6, [r2, r1]
   3ea8e:	movs	r2, r0
   3ea90:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   3ea94:	mov	r6, r2
   3ea96:	ldr.w	sl, [pc, #220]	; 3eb74 <error@@Base+0xf670>
   3ea9a:	mov	r7, r3
   3ea9c:	ldr	r2, [pc, #216]	; (3eb78 <error@@Base+0xf674>)
   3ea9e:	sub	sp, #16
   3eaa0:	ldr	r3, [pc, #216]	; (3eb7c <error@@Base+0xf678>)
   3eaa2:	add	sl, pc
   3eaa4:	add	r2, pc
   3eaa6:	ldr.w	r9, [sp, #48]	; 0x30
   3eaaa:	ldr.w	r4, [sl, #12]
   3eaae:	mov	r5, r0
   3eab0:	ldr	r3, [r2, r3]
   3eab2:	mov	r8, r1
   3eab4:	ldr	r3, [r3, #0]
   3eab6:	str	r3, [sp, #12]
   3eab8:	mov.w	r3, #0
   3eabc:	movs	r3, #0
   3eabe:	str	r3, [sp, #8]
   3eac0:	cbz	r4, 3eb1c <error@@Base+0xf618>
   3eac2:	movs	r1, #16
   3eac4:	movs	r0, #1
   3eac6:	bl	35a10 <error@@Base+0x650c>
   3eaca:	movs	r1, #1
   3eacc:	mov	r4, r0
   3eace:	str	r5, [r0, #0]
   3ead0:	ldr	r0, [r5, #104]	; 0x68
   3ead2:	bl	54314 <mkdtemp@@Base+0x2338>
   3ead6:	str	r0, [r5, #104]	; 0x68
   3ead8:	str.w	r8, [r4, #4]
   3eadc:	ldr	r0, [r7, #0]
   3eade:	ldr	r5, [pc, #160]	; (3eb80 <error@@Base+0xf67c>)
   3eae0:	str	r0, [r4, #12]
   3eae2:	add	r5, pc
   3eae4:	bl	359e8 <error@@Base+0x64e4>
   3eae8:	ldr	r2, [r4, #12]
   3eaea:	str	r0, [r4, #8]
   3eaec:	ldr	r1, [r6, #0]
   3eaee:	blx	6524 <memcpy@plt+0x4>
   3eaf2:	ldr	r1, [r5, #12]
   3eaf4:	mov	r0, r9
   3eaf6:	blx	60b8 <EC_KEY_set_method@plt>
   3eafa:	ldr	r1, [r5, #16]
   3eafc:	mov	r2, r4
   3eafe:	mov	r0, r9
   3eb00:	blx	6444 <EC_KEY_set_ex_data@plt>
   3eb04:	movs	r0, #0
   3eb06:	ldr	r2, [pc, #124]	; (3eb84 <error@@Base+0xf680>)
   3eb08:	ldr	r3, [pc, #112]	; (3eb7c <error@@Base+0xf678>)
   3eb0a:	add	r2, pc
   3eb0c:	ldr	r3, [r2, r3]
   3eb0e:	ldr	r2, [r3, #0]
   3eb10:	ldr	r3, [sp, #12]
   3eb12:	eors	r2, r3
   3eb14:	bne.n	3eb6e <error@@Base+0xf66a>
   3eb16:	add	sp, #16
   3eb18:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   3eb1c:	ldr.w	ip, [pc, #104]	; 3eb88 <error@@Base+0xf684>
   3eb20:	mov	r3, r4
   3eb22:	ldr	r2, [pc, #104]	; (3eb8c <error@@Base+0xf688>)
   3eb24:	mov	r1, r4
   3eb26:	add	ip, pc
   3eb28:	movs	r0, #8
   3eb2a:	add	r2, pc
   3eb2c:	str	r4, [sp, #0]
   3eb2e:	str.w	ip, [sp, #4]
   3eb32:	blx	5a8c <CRYPTO_get_ex_new_index@plt>
   3eb36:	str.w	r0, [sl, #16]
   3eb3a:	adds	r0, #1
   3eb3c:	beq.n	3eb68 <error@@Base+0xf664>
   3eb3e:	blx	6590 <EC_KEY_OpenSSL@plt>
   3eb42:	blx	6724 <EC_KEY_METHOD_new@plt>
   3eb46:	str.w	r0, [sl, #12]
   3eb4a:	cbz	r0, 3eb68 <error@@Base+0xf664>
   3eb4c:	add	r1, sp, #8
   3eb4e:	mov	r3, r4
   3eb50:	mov	r2, r4
   3eb52:	blx	6278 <EC_KEY_METHOD_get_sign@plt>
   3eb56:	ldr	r3, [pc, #56]	; (3eb90 <error@@Base+0xf68c>)
   3eb58:	ldr.w	r0, [sl, #12]
   3eb5c:	mov	r2, r4
   3eb5e:	ldr	r1, [sp, #8]
   3eb60:	add	r3, pc
   3eb62:	blx	5cb8 <EC_KEY_METHOD_set_sign@plt>
   3eb66:	b.n	3eac2 <error@@Base+0xf5be>
   3eb68:	mov.w	r0, #4294967295	; 0xffffffff
   3eb6c:	b.n	3eb06 <error@@Base+0xf602>
   3eb6e:	blx	620c <__stack_chk_fail@plt>
   3eb72:	nop
   3eb74:	ldrh	r2, [r5, #14]
   3eb76:	movs	r5, r0
   3eb78:	ldr	r4, [r3, #92]	; 0x5c
   3eb7a:	movs	r5, r0
   3eb7c:	lsls	r4, r3, #25
   3eb7e:	movs	r0, r0
   3eb80:	ldrh	r2, [r5, #12]
   3eb82:	movs	r5, r0
   3eb84:	ldr	r6, [r6, #84]	; 0x54
   3eb86:	movs	r5, r0
   3eb88:	mcr2	15, 1, pc, cr3, cr15, {7}	; <UNPREDICTABLE>
   3eb8c:	ldr	r2, [r5, r6]
   3eb8e:	movs	r2, r0
   3eb90:	lsrs	r5, r0, #6
   3eb92:	movs	r0, r0
   3eb94:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eb98:	movs	r4, #168	; 0xa8
   3eb9a:	vpush	{d8-d9}
   3eb9e:	mul.w	r4, r4, r1
   3eba2:	ldr.w	r5, [pc, #1484]	; 3f170 <error@@Base+0xfc6c>
   3eba6:	movs	r7, #4
   3eba8:	add	r5, pc
   3ebaa:	sub	sp, #404	; 0x194
   3ebac:	ldr.w	sl, [r0, #8]
   3ebb0:	add.w	fp, sp, #80	; 0x50
   3ebb4:	add.w	r8, sp, #60	; 0x3c
   3ebb8:	str	r1, [sp, #44]	; 0x2c
   3ebba:	add	r6, sp, #56	; 0x38
   3ebbc:	ldr.w	r1, [pc, #1460]	; 3f174 <error@@Base+0xfc70>
   3ebc0:	str	r4, [sp, #28]
   3ebc2:	ldr	r1, [r5, r1]
   3ebc4:	add	r5, sp, #64	; 0x40
   3ebc6:	ldr	r1, [r1, #0]
   3ebc8:	str	r1, [sp, #396]	; 0x18c
   3ebca:	mov.w	r1, #0
   3ebce:	ldr	r1, [r0, #96]	; 0x60
   3ebd0:	str	r3, [sp, #40]	; 0x28
   3ebd2:	add	r1, r4
   3ebd4:	ldr	r3, [sp, #456]	; 0x1c8
   3ebd6:	str	r0, [sp, #20]
   3ebd8:	ldr.w	r1, [r1, #160]	; 0xa0
   3ebdc:	str	r5, [sp, #12]
   3ebde:	movs	r5, #2
   3ebe0:	str	r2, [sp, #32]
   3ebe2:	movs	r2, #1
   3ebe4:	vmov	s16, r1
   3ebe8:	mov	r0, r1
   3ebea:	ldr.w	r4, [sl, #108]	; 0x6c
   3ebee:	movs	r1, #0
   3ebf0:	str.w	r6, [fp, #4]
   3ebf4:	str	r1, [sp, #64]	; 0x40
   3ebf6:	str	r1, [sp, #92]	; 0x5c
   3ebf8:	str	r1, [sp, #96]	; 0x60
   3ebfa:	str	r1, [sp, #100]	; 0x64
   3ebfc:	str.w	r1, [r8]
   3ec00:	str.w	r1, [fp]
   3ec04:	mov	r1, fp
   3ec06:	str.w	r7, [fp, #8]
   3ec0a:	str	r5, [sp, #56]	; 0x38
   3ec0c:	str	r3, [sp, #16]
   3ec0e:	blx	r4
   3ec10:	cmp	r0, #0
   3ec12:	bne.w	3f0ac <error@@Base+0xfba8>
   3ec16:	ldr.w	r3, [pc, #1376]	; 3f178 <error@@Base+0xfc74>
   3ec1a:	add	r3, pc
   3ec1c:	vmov	s18, r3
   3ec20:	ldr.w	r3, [pc, #1368]	; 3f17c <error@@Base+0xfc78>
   3ec24:	add	r3, pc
   3ec26:	vmov	s19, r3
   3ec2a:	ldr.w	r3, [pc, #1364]	; 3f180 <error@@Base+0xfc7c>
   3ec2e:	add	r3, pc
   3ec30:	str	r3, [sp, #48]	; 0x30
   3ec32:	vmov	r0, s16
   3ec36:	movs	r2, #1
   3ec38:	ldr.w	r4, [sl, #112]	; 0x70
   3ec3c:	mov	r1, r8
   3ec3e:	ldr	r3, [sp, #12]
   3ec40:	blx	r4
   3ec42:	cmp	r0, #0
   3ec44:	bne.w	3efd8 <error@@Base+0xfad4>
   3ec48:	ldr	r3, [sp, #12]
   3ec4a:	ldr	r4, [r3, #0]
   3ec4c:	cmp	r4, #0
   3ec4e:	beq.w	3efe6 <error@@Base+0xfae2>
   3ec52:	add	r6, sp, #68	; 0x44
   3ec54:	mov.w	r2, #256	; 0x100
   3ec58:	movs	r3, #4
   3ec5a:	movs	r1, #255	; 0xff
   3ec5c:	str.w	r2, [fp]
   3ec60:	add.w	r9, sp, #140	; 0x8c
   3ec64:	str.w	r3, [fp, #8]
   3ec68:	movs	r5, #3
   3ec6a:	str.w	r1, [fp, #20]
   3ec6e:	movs	r3, #2
   3ec70:	ldr.w	r1, [r8]
   3ec74:	mov	r2, fp
   3ec76:	str	r0, [r6, #0]
   3ec78:	ldr.w	r4, [sl, #100]	; 0x64
   3ec7c:	vmov	r0, s16
   3ec80:	str.w	r6, [fp, #4]
   3ec84:	str.w	r5, [fp, #12]
   3ec88:	str.w	r9, [fp, #16]
   3ec8c:	blx	r4
   3ec8e:	mov	r1, r0
   3ec90:	cmp	r0, #0
   3ec92:	bne.w	3f08a <error@@Base+0xfb86>
   3ec96:	ldr.w	r3, [fp, #20]
   3ec9a:	ldr	r7, [r6, #0]
   3ec9c:	strb.w	r0, [r9, r3]
   3eca0:	cbz	r7, 3ecbc <error@@Base+0xf7b8>
   3eca2:	cmp	r7, #3
   3eca4:	beq.w	3edf4 <error@@Base+0xf8f0>
   3eca8:	ldr.w	r0, [pc, #1240]	; 3f184 <error@@Base+0xfc80>
   3ecac:	add	r0, pc
   3ecae:	bl	2f504 <error@@Base>
   3ecb2:	vmov	r0, s18
   3ecb6:	bl	2f504 <error@@Base>
   3ecba:	b.n	3ec32 <error@@Base+0xf72e>
   3ecbc:	add	r0, sp, #108	; 0x6c
   3ecbe:	mov	r1, r7
   3ecc0:	movs	r2, #32
   3ecc2:	add	r4, sp, #104	; 0x68
   3ecc4:	vmov	s17, r0
   3ecc8:	blx	5d94 <memset@plt>
   3eccc:	ldr	r6, [sp, #20]
   3ecce:	mov.w	r0, #258	; 0x102
   3ecd2:	ldr	r1, [sp, #28]
   3ecd4:	mov.w	r2, #288	; 0x120
   3ecd8:	str	r0, [r4, #0]
   3ecda:	ldr	r3, [r6, #96]	; 0x60
   3ecdc:	str	r2, [r4, #12]
   3ecde:	mov.w	r2, #290	; 0x122
   3ece2:	adds	r1, r3, r1
   3ece4:	str	r2, [r4, #24]
   3ece6:	ldr	r6, [r6, #8]
   3ece8:	mov	r3, r5
   3ecea:	ldr.w	r7, [r1, #160]	; 0xa0
   3ecee:	mov	r2, r4
   3ecf0:	ldr.w	r1, [r8]
   3ecf4:	ldr	r5, [r6, #100]	; 0x64
   3ecf6:	mov	r0, r7
   3ecf8:	blx	r5
   3ecfa:	cmp	r0, #0
   3ecfc:	bne.w	3f094 <error@@Base+0xfb90>
   3ed00:	ldr	r3, [r4, #20]
   3ed02:	cmp	r3, #0
   3ed04:	beq.w	3f05a <error@@Base+0xfb56>
   3ed08:	ldr	r3, [r4, #32]
   3ed0a:	mov	r5, r4
   3ed0c:	cmp	r3, #0
   3ed0e:	beq.w	3f05a <error@@Base+0xfb56>
   3ed12:	ldr	r1, [r5, #8]
   3ed14:	cmp	r1, #0
   3ed16:	bne.w	3efce <error@@Base+0xfaca>
   3ed1a:	adds	r5, #12
   3ed1c:	cmp	r5, r9
   3ed1e:	bne.n	3ed12 <error@@Base+0xf80e>
   3ed20:	ldr	r5, [r6, #100]	; 0x64
   3ed22:	mov	r0, r7
   3ed24:	ldr.w	r1, [r8]
   3ed28:	movs	r3, #3
   3ed2a:	mov	r2, r4
   3ed2c:	blx	r5
   3ed2e:	mov	r6, r0
   3ed30:	cmp	r0, #0
   3ed32:	bne.w	3f014 <error@@Base+0xfb10>
   3ed36:	blx	6828 <RSA_new@plt>
   3ed3a:	mov	r5, r0
   3ed3c:	cmp	r0, #0
   3ed3e:	beq.w	3f0f6 <error@@Base+0xfbf2>
   3ed42:	ldrd	r0, r1, [r4, #16]
   3ed46:	mov	r2, r6
   3ed48:	blx	57a4 <BN_bin2bn@plt>
   3ed4c:	mov	r2, r6
   3ed4e:	mov	r3, r0
   3ed50:	ldrd	r0, r1, [r4, #28]
   3ed54:	str	r3, [sp, #24]
   3ed56:	blx	57a4 <BN_bin2bn@plt>
   3ed5a:	ldr	r3, [sp, #24]
   3ed5c:	clz	r7, r0
   3ed60:	mov	r2, r0
   3ed62:	lsrs	r7, r7, #5
   3ed64:	cmp	r3, #0
   3ed66:	it	eq
   3ed68:	moveq	r7, #1
   3ed6a:	cmp	r7, #0
   3ed6c:	bne.w	3f080 <error@@Base+0xfb7c>
   3ed70:	mov	r1, r3
   3ed72:	mov	r0, r5
   3ed74:	mov	r3, r7
   3ed76:	blx	673c <RSA_set0_key@plt>
   3ed7a:	cmp	r0, #0
   3ed7c:	beq.w	3f15c <error@@Base+0xfc58>
   3ed80:	vmov	r2, s17
   3ed84:	add	r3, sp, #112	; 0x70
   3ed86:	ldr	r1, [sp, #44]	; 0x2c
   3ed88:	mov	r6, r7
   3ed8a:	ldr	r0, [sp, #20]
   3ed8c:	str	r5, [sp, #0]
   3ed8e:	bl	3e990 <error@@Base+0xf48c>
   3ed92:	str	r0, [sp, #24]
   3ed94:	cmp	r0, #0
   3ed96:	beq.w	3f062 <error@@Base+0xfb5e>
   3ed9a:	ldr	r0, [r4, #4]
   3ed9c:	blx	5904 <free@plt+0x4>
   3eda0:	ldr	r0, [r4, #16]
   3eda2:	blx	5904 <free@plt+0x4>
   3eda6:	ldr	r0, [r4, #28]
   3eda8:	blx	5904 <free@plt+0x4>
   3edac:	mov	r0, r5
   3edae:	blx	6924 <RSA_free@plt>
   3edb2:	cmp	r6, #0
   3edb4:	beq.w	3ecb2 <error@@Base+0xf7ae>
   3edb8:	ldr	r3, [sp, #16]
   3edba:	ldr	r4, [r3, #0]
   3edbc:	cmp	r4, #0
   3edbe:	ble.w	3ef5e <error@@Base+0xfa5a>
   3edc2:	ldr	r7, [sp, #32]
   3edc4:	movs	r5, #0
   3edc6:	ldr	r4, [sp, #16]
   3edc8:	b.n	3eddc <error@@Base+0xf8d8>
   3edca:	mov	r0, r5
   3edcc:	movs	r1, #1
   3edce:	bl	54314 <mkdtemp@@Base+0x2338>
   3edd2:	ldr	r3, [r4, #0]
   3edd4:	cmp	r0, r3
   3edd6:	mov	r5, r0
   3edd8:	bge.w	3ef5c <error@@Base+0xfa58>
   3eddc:	ldr	r3, [r7, #0]
   3edde:	mov	r0, r6
   3ede0:	ldr.w	r1, [r3, r5, lsl #2]
   3ede4:	bl	1f2fc <__read_chk@plt+0x18898>
   3ede8:	cmp	r0, #0
   3edea:	beq.n	3edca <error@@Base+0xf8c6>
   3edec:	mov	r0, r6
   3edee:	bl	1ee18 <__read_chk@plt+0x183b4>
   3edf2:	b.n	3ec32 <error@@Base+0xf72e>
   3edf4:	add	r0, sp, #108	; 0x6c
   3edf6:	movs	r2, #32
   3edf8:	add	r3, sp, #72	; 0x48
   3edfa:	str	r1, [sp, #72]	; 0x48
   3edfc:	str	r3, [sp, #24]
   3edfe:	vmov	s17, r0
   3ee02:	str	r1, [sp, #76]	; 0x4c
   3ee04:	blx	5d94 <memset@plt>
   3ee08:	ldr	r0, [sp, #20]
   3ee0a:	add	r4, sp, #104	; 0x68
   3ee0c:	mov.w	r2, #258	; 0x102
   3ee10:	movw	r1, #385	; 0x181
   3ee14:	str	r2, [r4, #0]
   3ee16:	add	r6, sp, #76	; 0x4c
   3ee18:	ldr	r3, [r0, #96]	; 0x60
   3ee1a:	ldr	r2, [sp, #28]
   3ee1c:	str	r1, [r4, #12]
   3ee1e:	adds	r2, r3, r2
   3ee20:	ldr	r1, [r0, #8]
   3ee22:	mov.w	r3, #384	; 0x180
   3ee26:	str	r3, [r4, #24]
   3ee28:	mov	r3, r7
   3ee2a:	ldr.w	r7, [r2, #160]	; 0xa0
   3ee2e:	ldr	r5, [r1, #100]	; 0x64
   3ee30:	mov	r2, r4
   3ee32:	str	r1, [sp, #36]	; 0x24
   3ee34:	mov	r0, r7
   3ee36:	ldr.w	r1, [r8]
   3ee3a:	blx	r5
   3ee3c:	cmp	r0, #0
   3ee3e:	bne.w	3f0a0 <error@@Base+0xfb9c>
   3ee42:	ldr	r3, [r4, #20]
   3ee44:	cmp	r3, #0
   3ee46:	beq.w	3f050 <error@@Base+0xfb4c>
   3ee4a:	ldr	r3, [r4, #32]
   3ee4c:	mov	r5, r4
   3ee4e:	cmp	r3, #0
   3ee50:	beq.w	3f050 <error@@Base+0xfb4c>
   3ee54:	ldr	r1, [r5, #8]
   3ee56:	cmp	r1, #0
   3ee58:	bne.w	3efc4 <error@@Base+0xfac0>
   3ee5c:	adds	r5, #12
   3ee5e:	cmp	r9, r5
   3ee60:	bne.n	3ee54 <error@@Base+0xf950>
   3ee62:	ldr	r3, [sp, #36]	; 0x24
   3ee64:	mov	r0, r7
   3ee66:	ldr.w	r1, [r8]
   3ee6a:	mov	r2, r4
   3ee6c:	ldr	r5, [r3, #100]	; 0x64
   3ee6e:	movs	r3, #3
   3ee70:	blx	r5
   3ee72:	mov	r5, r0
   3ee74:	cmp	r0, #0
   3ee76:	bne.w	3f024 <error@@Base+0xfb20>
   3ee7a:	blx	61f4 <EC_KEY_new@plt>
   3ee7e:	ldr	r3, [sp, #24]
   3ee80:	str	r0, [r3, #0]
   3ee82:	cmp	r0, #0
   3ee84:	beq.w	3f102 <error@@Base+0xfbfe>
   3ee88:	ldr	r3, [r4, #28]
   3ee8a:	mov	r1, r6
   3ee8c:	ldr	r2, [r4, #32]
   3ee8e:	mov	r0, r5
   3ee90:	str	r3, [r6, #0]
   3ee92:	blx	699c <d2i_ECPKParameters@plt>
   3ee96:	mov	r7, r0
   3ee98:	cmp	r0, #0
   3ee9a:	beq.w	3f10c <error@@Base+0xfc08>
   3ee9e:	ldr	r3, [sp, #24]
   3eea0:	mov	r1, r0
   3eea2:	ldr	r0, [r3, #0]
   3eea4:	blx	62b4 <EC_KEY_set_group@plt>
   3eea8:	cmp	r0, #0
   3eeaa:	beq.w	3f116 <error@@Base+0xfc12>
   3eeae:	ldr	r2, [r4, #20]
   3eeb0:	cmp	r2, #2
   3eeb2:	bls.w	3f0bc <error@@Base+0xfbb8>
   3eeb6:	ldr	r3, [r4, #16]
   3eeb8:	mov	r1, r6
   3eeba:	mov	r0, r5
   3eebc:	str	r3, [r6, #0]
   3eebe:	blx	5b7c <d2i_ASN1_OCTET_STRING@plt>
   3eec2:	str	r0, [sp, #36]	; 0x24
   3eec4:	cmp	r0, #0
   3eec6:	beq.w	3f120 <error@@Base+0xfc1c>
   3eeca:	ldr	r2, [sp, #36]	; 0x24
   3eecc:	mov	r1, r6
   3eece:	ldr	r0, [sp, #24]
   3eed0:	ldr	r3, [r2, #8]
   3eed2:	str	r3, [r6, #0]
   3eed4:	ldr	r2, [r2, #0]
   3eed6:	blx	591c <o2i_ECPublicKey@plt>
   3eeda:	mov	r6, r0
   3eedc:	cmp	r0, #0
   3eede:	beq.w	3f12a <error@@Base+0xfc26>
   3eee2:	ldr	r3, [sp, #24]
   3eee4:	ldr	r0, [r3, #0]
   3eee6:	bl	1fbd4 <__read_chk@plt+0x19170>
   3eeea:	subs	r3, r0, #0
   3eeec:	str	r3, [sp, #52]	; 0x34
   3eeee:	blt.w	3f0ea <error@@Base+0xfbe6>
   3eef2:	ldr	r3, [sp, #24]
   3eef4:	movs	r6, #0
   3eef6:	vmov	r2, s17
   3eefa:	ldr	r1, [sp, #44]	; 0x2c
   3eefc:	ldr	r5, [r3, #0]
   3eefe:	add	r3, sp, #112	; 0x70
   3ef00:	ldr	r0, [sp, #20]
   3ef02:	str	r5, [sp, #0]
   3ef04:	bl	3ea90 <error@@Base+0xf58c>
   3ef08:	cbnz	r0, 3ef32 <error@@Base+0xfa2e>
   3ef0a:	movs	r0, #15
   3ef0c:	bl	1ef74 <__read_chk@plt+0x18510>
   3ef10:	mov	r6, r0
   3ef12:	cmp	r0, #0
   3ef14:	beq.w	3f14e <error@@Base+0xfc4a>
   3ef18:	ldr	r1, [sp, #24]
   3ef1a:	ldr	r2, [sp, #52]	; 0x34
   3ef1c:	ldr	r3, [r1, #0]
   3ef1e:	str	r2, [r0, #16]
   3ef20:	movs	r2, #2
   3ef22:	str	r2, [r0, #0]
   3ef24:	movs	r2, #0
   3ef26:	str	r3, [r0, #20]
   3ef28:	ldr	r3, [r0, #4]
   3ef2a:	str	r2, [r1, #0]
   3ef2c:	orr.w	r3, r3, #1
   3ef30:	str	r3, [r0, #4]
   3ef32:	ldr	r0, [r4, #4]
   3ef34:	blx	5904 <free@plt+0x4>
   3ef38:	ldr	r0, [r4, #16]
   3ef3a:	blx	5904 <free@plt+0x4>
   3ef3e:	ldr	r0, [r4, #28]
   3ef40:	blx	5904 <free@plt+0x4>
   3ef44:	ldr	r3, [sp, #24]
   3ef46:	ldr	r0, [r3, #0]
   3ef48:	cmp	r0, #0
   3ef4a:	bne.w	3f16a <error@@Base+0xfc66>
   3ef4e:	mov	r0, r7
   3ef50:	blx	6678 <EC_GROUP_free@plt>
   3ef54:	ldr	r0, [sp, #36]	; 0x24
   3ef56:	blx	6508 <ASN1_OCTET_STRING_free@plt>
   3ef5a:	b.n	3edb2 <error@@Base+0xf8ae>
   3ef5c:	mov	r4, r3
   3ef5e:	movs	r1, #1
   3ef60:	mov	r0, r4
   3ef62:	bl	54314 <mkdtemp@@Base+0x2338>
   3ef66:	mov	r1, r4
   3ef68:	ldr	r4, [sp, #32]
   3ef6a:	movs	r3, #4
   3ef6c:	mov	r2, r0
   3ef6e:	ldr	r0, [r4, #0]
   3ef70:	bl	35a74 <error@@Base+0x6570>
   3ef74:	ldr	r3, [sp, #16]
   3ef76:	str	r0, [r4, #0]
   3ef78:	ldr	r3, [r3, #0]
   3ef7a:	str.w	r6, [r0, r3, lsl #2]
   3ef7e:	ldr	r3, [sp, #40]	; 0x28
   3ef80:	cbz	r3, 3efac <error@@Base+0xfaa8>
   3ef82:	ldr	r5, [sp, #16]
   3ef84:	movs	r1, #1
   3ef86:	ldr	r4, [r5, #0]
   3ef88:	mov	r0, r4
   3ef8a:	bl	54314 <mkdtemp@@Base+0x2338>
   3ef8e:	ldr	r6, [sp, #40]	; 0x28
   3ef90:	mov	r1, r4
   3ef92:	movs	r3, #4
   3ef94:	mov	r2, r0
   3ef96:	ldr	r0, [r6, #0]
   3ef98:	bl	35a74 <error@@Base+0x6570>
   3ef9c:	str	r0, [r6, #0]
   3ef9e:	mov	r4, r0
   3efa0:	mov	r0, r9
   3efa2:	ldr	r5, [r5, #0]
   3efa4:	bl	35a94 <error@@Base+0x6590>
   3efa8:	str.w	r0, [r4, r5, lsl #2]
   3efac:	ldr	r4, [sp, #16]
   3efae:	movs	r1, #1
   3efb0:	ldr	r0, [r4, #0]
   3efb2:	bl	54314 <mkdtemp@@Base+0x2338>
   3efb6:	mov	r1, r0
   3efb8:	vmov	r0, s19
   3efbc:	str	r1, [r4, #0]
   3efbe:	bl	2f638 <error@@Base+0x134>
   3efc2:	b.n	3ec32 <error@@Base+0xf72e>
   3efc4:	movs	r0, #1
   3efc6:	bl	35a10 <error@@Base+0x650c>
   3efca:	str	r0, [r5, #4]
   3efcc:	b.n	3ee5c <error@@Base+0xf958>
   3efce:	movs	r0, #1
   3efd0:	bl	35a10 <error@@Base+0x650c>
   3efd4:	str	r0, [r5, #4]
   3efd6:	b.n	3ed1a <error@@Base+0xf816>
   3efd8:	mov	r1, r0
   3efda:	ldr	r0, [pc, #428]	; (3f188 <error@@Base+0xfc84>)
   3efdc:	add	r0, pc
   3efde:	bl	2f504 <error@@Base>
   3efe2:	mov.w	r4, #4294967295	; 0xffffffff
   3efe6:	vmov	r0, s16
   3efea:	ldr.w	r3, [sl, #116]	; 0x74
   3efee:	blx	r3
   3eff0:	cmp	r0, #0
   3eff2:	bne.w	3f13e <error@@Base+0xfc3a>
   3eff6:	ldr	r2, [pc, #404]	; (3f18c <error@@Base+0xfc88>)
   3eff8:	ldr	r3, [pc, #376]	; (3f174 <error@@Base+0xfc70>)
   3effa:	add	r2, pc
   3effc:	ldr	r3, [r2, r3]
   3effe:	ldr	r2, [r3, #0]
   3f000:	ldr	r3, [sp, #396]	; 0x18c
   3f002:	eors	r2, r3
   3f004:	bne.w	3f158 <error@@Base+0xfc54>
   3f008:	mov	r0, r4
   3f00a:	add	sp, #404	; 0x194
   3f00c:	vpop	{d8-d9}
   3f010:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f014:	mov	r1, r0
   3f016:	ldr	r0, [pc, #376]	; (3f190 <error@@Base+0xfc8c>)
   3f018:	movs	r6, #0
   3f01a:	add	r0, pc
   3f01c:	mov	r5, r6
   3f01e:	bl	2f504 <error@@Base>
   3f022:	b.n	3ed9a <error@@Base+0xf896>
   3f024:	mov	r1, r0
   3f026:	ldr	r0, [pc, #364]	; (3f194 <error@@Base+0xfc90>)
   3f028:	add	r0, pc
   3f02a:	bl	2f504 <error@@Base>
   3f02e:	ldr	r0, [r4, #4]
   3f030:	blx	5904 <free@plt+0x4>
   3f034:	ldr	r0, [r4, #16]
   3f036:	blx	5904 <free@plt+0x4>
   3f03a:	ldr	r0, [r4, #28]
   3f03c:	blx	5904 <free@plt+0x4>
   3f040:	ldr	r3, [sp, #24]
   3f042:	ldr	r0, [r3, #0]
   3f044:	cmp	r0, #0
   3f046:	beq.w	3ecb2 <error@@Base+0xf7ae>
   3f04a:	blx	5ebc <EC_KEY_free@plt>
   3f04e:	b.n	3ecb2 <error@@Base+0xf7ae>
   3f050:	ldr	r0, [pc, #324]	; (3f198 <error@@Base+0xfc94>)
   3f052:	add	r0, pc
   3f054:	bl	2f504 <error@@Base>
   3f058:	b.n	3ecb2 <error@@Base+0xf7ae>
   3f05a:	ldr	r0, [sp, #48]	; 0x30
   3f05c:	bl	2f504 <error@@Base>
   3f060:	b.n	3ecb2 <error@@Base+0xf7ae>
   3f062:	movs	r0, #15
   3f064:	bl	1ef74 <__read_chk@plt+0x18510>
   3f068:	ldr	r2, [sp, #24]
   3f06a:	mov	r6, r0
   3f06c:	cmp	r0, #0
   3f06e:	beq.n	3f134 <error@@Base+0xfc30>
   3f070:	ldr	r3, [r0, #4]
   3f072:	str	r5, [r0, #8]
   3f074:	mov	r5, r2
   3f076:	orr.w	r3, r3, #1
   3f07a:	str	r2, [r0, #0]
   3f07c:	str	r3, [r0, #4]
   3f07e:	b.n	3ed9a <error@@Base+0xf896>
   3f080:	ldr	r0, [pc, #280]	; (3f19c <error@@Base+0xfc98>)
   3f082:	add	r0, pc
   3f084:	bl	2f504 <error@@Base>
   3f088:	b.n	3ed9a <error@@Base+0xf896>
   3f08a:	ldr	r0, [pc, #276]	; (3f1a0 <error@@Base+0xfc9c>)
   3f08c:	add	r0, pc
   3f08e:	bl	2f504 <error@@Base>
   3f092:	b.n	3efe2 <error@@Base+0xfade>
   3f094:	mov	r1, r0
   3f096:	ldr	r0, [pc, #268]	; (3f1a4 <error@@Base+0xfca0>)
   3f098:	add	r0, pc
   3f09a:	bl	2f504 <error@@Base>
   3f09e:	b.n	3ecb2 <error@@Base+0xf7ae>
   3f0a0:	mov	r1, r0
   3f0a2:	ldr	r0, [pc, #260]	; (3f1a8 <error@@Base+0xfca4>)
   3f0a4:	add	r0, pc
   3f0a6:	bl	2f504 <error@@Base>
   3f0aa:	b.n	3ecb2 <error@@Base+0xf7ae>
   3f0ac:	mov	r1, r0
   3f0ae:	ldr	r0, [pc, #252]	; (3f1ac <error@@Base+0xfca8>)
   3f0b0:	mov.w	r4, #4294967295	; 0xffffffff
   3f0b4:	add	r0, pc
   3f0b6:	bl	2f504 <error@@Base>
   3f0ba:	b.n	3efe6 <error@@Base+0xfae2>
   3f0bc:	ldr	r0, [pc, #240]	; (3f1b0 <error@@Base+0xfcac>)
   3f0be:	add	r0, pc
   3f0c0:	bl	2f504 <error@@Base>
   3f0c4:	ldr	r0, [r4, #4]
   3f0c6:	blx	5904 <free@plt+0x4>
   3f0ca:	ldr	r0, [r4, #16]
   3f0cc:	blx	5904 <free@plt+0x4>
   3f0d0:	ldr	r0, [r4, #28]
   3f0d2:	blx	5904 <free@plt+0x4>
   3f0d6:	ldr	r3, [sp, #24]
   3f0d8:	ldr	r6, [r3, #0]
   3f0da:	cbz	r6, 3f0e2 <error@@Base+0xfbde>
   3f0dc:	mov	r0, r6
   3f0de:	blx	5ebc <EC_KEY_free@plt>
   3f0e2:	mov	r0, r7
   3f0e4:	blx	6678 <EC_GROUP_free@plt>
   3f0e8:	b.n	3ecb2 <error@@Base+0xf7ae>
   3f0ea:	ldr	r0, [pc, #200]	; (3f1b4 <error@@Base+0xfcb0>)
   3f0ec:	mov	r6, r5
   3f0ee:	add	r0, pc
   3f0f0:	bl	2f504 <error@@Base>
   3f0f4:	b.n	3ef32 <error@@Base+0xfa2e>
   3f0f6:	ldr	r0, [pc, #192]	; (3f1b8 <error@@Base+0xfcb4>)
   3f0f8:	mov	r6, r5
   3f0fa:	add	r0, pc
   3f0fc:	bl	2f504 <error@@Base>
   3f100:	b.n	3ed9a <error@@Base+0xf896>
   3f102:	ldr	r0, [pc, #184]	; (3f1bc <error@@Base+0xfcb8>)
   3f104:	add	r0, pc
   3f106:	bl	2f504 <error@@Base>
   3f10a:	b.n	3f02e <error@@Base+0xfb2a>
   3f10c:	ldr	r0, [pc, #176]	; (3f1c0 <error@@Base+0xfcbc>)
   3f10e:	add	r0, pc
   3f110:	bl	3e748 <error@@Base+0xf244>
   3f114:	b.n	3f02e <error@@Base+0xfb2a>
   3f116:	ldr	r0, [pc, #172]	; (3f1c4 <error@@Base+0xfcc0>)
   3f118:	add	r0, pc
   3f11a:	bl	3e748 <error@@Base+0xf244>
   3f11e:	b.n	3f0c4 <error@@Base+0xfbc0>
   3f120:	ldr	r0, [pc, #164]	; (3f1c8 <error@@Base+0xfcc4>)
   3f122:	add	r0, pc
   3f124:	bl	3e748 <error@@Base+0xf244>
   3f128:	b.n	3f0c4 <error@@Base+0xfbc0>
   3f12a:	ldr	r0, [pc, #160]	; (3f1cc <error@@Base+0xfcc8>)
   3f12c:	add	r0, pc
   3f12e:	bl	3e748 <error@@Base+0xf244>
   3f132:	b.n	3ef32 <error@@Base+0xfa2e>
   3f134:	ldr	r0, [pc, #152]	; (3f1d0 <error@@Base+0xfccc>)
   3f136:	add	r0, pc
   3f138:	bl	2f504 <error@@Base>
   3f13c:	b.n	3ed9a <error@@Base+0xf896>
   3f13e:	mov	r1, r0
   3f140:	ldr	r0, [pc, #144]	; (3f1d4 <error@@Base+0xfcd0>)
   3f142:	mov.w	r4, #4294967295	; 0xffffffff
   3f146:	add	r0, pc
   3f148:	bl	2f504 <error@@Base>
   3f14c:	b.n	3eff6 <error@@Base+0xfaf2>
   3f14e:	ldr	r0, [pc, #136]	; (3f1d8 <error@@Base+0xfcd4>)
   3f150:	add	r0, pc
   3f152:	bl	2f504 <error@@Base>
   3f156:	b.n	3ef32 <error@@Base+0xfa2e>
   3f158:	blx	620c <__stack_chk_fail@plt>
   3f15c:	ldr	r1, [pc, #124]	; (3f1dc <error@@Base+0xfcd8>)
   3f15e:	ldr	r0, [pc, #128]	; (3f1e0 <error@@Base+0xfcdc>)
   3f160:	add	r1, pc
   3f162:	add	r0, pc
   3f164:	adds	r1, #76	; 0x4c
   3f166:	bl	2dd68 <__read_chk@plt+0x27304>
   3f16a:	blx	5ebc <EC_KEY_free@plt>
   3f16e:	b.n	3ef4e <error@@Base+0xfa4a>
   3f170:	ldr	r0, [r3, #76]	; 0x4c
   3f172:	movs	r5, r0
   3f174:	lsls	r4, r3, #25
   3f176:	movs	r0, r0
   3f178:	ldrh	r6, [r0, r1]
   3f17a:	movs	r2, r0
   3f17c:	ldrh	r0, [r2, r1]
   3f17e:	movs	r2, r0
   3f180:	ldr	r6, [r2, r4]
   3f182:	movs	r2, r0
   3f184:	ldr	r4, [r2, r6]
   3f186:	movs	r2, r0
   3f188:	strb	r4, [r5, r4]
   3f18a:	movs	r2, r0
   3f18c:	ldr	r6, [r0, #8]
   3f18e:	movs	r5, r0
   3f190:	strb	r2, [r1, r4]
   3f192:	movs	r2, r0
   3f194:	strb	r4, [r7, r3]
   3f196:	movs	r2, r0
   3f198:	strb	r2, [r6, r3]
   3f19a:	movs	r2, r0
   3f19c:	strb	r6, [r5, r3]
   3f19e:	movs	r2, r0
   3f1a0:	strb	r0, [r3, r2]
   3f1a2:	movs	r2, r0
   3f1a4:	strb	r4, [r1, r2]
   3f1a6:	movs	r2, r0
   3f1a8:	strb	r0, [r0, r2]
   3f1aa:	movs	r2, r0
   3f1ac:	strb	r4, [r6, r0]
   3f1ae:	movs	r2, r0
   3f1b0:	strb	r2, [r3, r4]
   3f1b2:	movs	r2, r0
   3f1b4:	strb	r2, [r7, r4]
   3f1b6:	movs	r2, r0
   3f1b8:	strb	r6, [r4, r1]
   3f1ba:	movs	r2, r0
   3f1bc:	strb	r4, [r1, r2]
   3f1be:	movs	r2, r0
   3f1c0:	strb	r6, [r2, r2]
   3f1c2:	movs	r2, r0
   3f1c4:	strb	r0, [r5, r2]
   3f1c6:	movs	r2, r0
   3f1c8:	strb	r6, [r1, r3]
   3f1ca:	movs	r2, r0
   3f1cc:	strb	r4, [r4, r3]
   3f1ce:	movs	r2, r0
   3f1d0:	cmp	r2, #242	; 0xf2
   3f1d2:	movs	r2, r0
   3f1d4:	strh	r2, [r4, r1]
   3f1d6:	movs	r2, r0
   3f1d8:	cmp	r2, #216	; 0xd8
   3f1da:	movs	r2, r0
   3f1dc:	ldrh	r0, [r1, r2]
   3f1de:	movs	r2, r0
   3f1e0:	strb	r2, [r4, r0]
   3f1e2:	movs	r2, r0
   3f1e4:	ldr	r2, [pc, #508]	; (3f3e4 <error@@Base+0xfee0>)
   3f1e6:	ldr	r3, [pc, #512]	; (3f3e8 <error@@Base+0xfee4>)
   3f1e8:	add	r2, pc
   3f1ea:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   3f1ee:	sub	sp, #108	; 0x6c
   3f1f0:	ldr	r5, [r0, #0]
   3f1f2:	ldr	r3, [r2, r3]
   3f1f4:	ldr	r3, [r3, #0]
   3f1f6:	str	r3, [sp, #100]	; 0x64
   3f1f8:	mov.w	r3, #0
   3f1fc:	cmp	r5, #0
   3f1fe:	beq.w	3f398 <error@@Base+0xfe94>
   3f202:	ldr	r3, [r5, #100]	; 0x64
   3f204:	cmp	r3, #0
   3f206:	beq.w	3f398 <error@@Base+0xfe94>
   3f20a:	ldr	r2, [r0, #4]
   3f20c:	mov	r8, r1
   3f20e:	ldr	r1, [r5, #96]	; 0x60
   3f210:	movs	r6, #168	; 0xa8
   3f212:	ldr.w	r9, [r5, #8]
   3f216:	mov	r4, r0
   3f218:	mla	r6, r6, r2, r1
   3f21c:	ldr	r3, [r6, #96]	; 0x60
   3f21e:	ands.w	r7, r3, #4
   3f222:	beq.n	3f230 <error@@Base+0xfd2c>
   3f224:	ldr.w	r3, [r6, #164]	; 0xa4
   3f228:	movs	r7, #0
   3f22a:	cmp	r3, #0
   3f22c:	beq.w	3f338 <error@@Base+0xfe34>
   3f230:	ldr	r3, [r4, #12]
   3f232:	movs	r0, #4
   3f234:	str	r0, [sp, #72]	; 0x48
   3f236:	mov.w	ip, #1
   3f23a:	ldr	r0, [r4, #8]
   3f23c:	mov.w	lr, #258	; 0x102
   3f240:	str	r3, [sp, #84]	; 0x54
   3f242:	add	r3, sp, #64	; 0x40
   3f244:	str.w	lr, [sp, #76]	; 0x4c
   3f248:	mov.w	lr, #3
   3f24c:	str	r0, [sp, #80]	; 0x50
   3f24e:	mov.w	r0, #264	; 0x108
   3f252:	str.w	ip, [sp, #96]	; 0x60
   3f256:	str	r0, [sp, #88]	; 0x58
   3f258:	add.w	r0, sp, #30
   3f25c:	str	r0, [sp, #92]	; 0x5c
   3f25e:	ldr	r0, [r5, #8]
   3f260:	add	r5, sp, #32
   3f262:	str.w	lr, [sp]
   3f266:	str	r5, [sp, #4]
   3f268:	str	r3, [sp, #20]
   3f26a:	strb.w	ip, [sp, #30]
   3f26e:	mov.w	ip, #0
   3f272:	str.w	lr, [sp, #36]	; 0x24
   3f276:	str.w	ip, [sp, #64]	; 0x40
   3f27a:	add.w	ip, sp, #36	; 0x24
   3f27e:	str.w	ip, [sp, #68]	; 0x44
   3f282:	bl	3e7bc <error@@Base+0xf2b8>
   3f286:	ldr	r3, [sp, #20]
   3f288:	cmp	r0, #0
   3f28a:	blt.n	3f34c <error@@Base+0xfe48>
   3f28c:	ldr.w	r5, [r9, #172]	; 0xac
   3f290:	movs	r3, #0
   3f292:	ldr.w	r0, [r6, #160]	; 0xa0
   3f296:	add	r1, sp, #40	; 0x28
   3f298:	ldr	r2, [sp, #32]
   3f29a:	str.w	r8, [sp, #40]	; 0x28
   3f29e:	strd	r3, r3, [sp, #44]	; 0x2c
   3f2a2:	blx	r5
   3f2a4:	mov	r5, r0
   3f2a6:	cmp	r0, #0
   3f2a8:	bne.w	3f3b2 <error@@Base+0xfeae>
   3f2ac:	ldr	r2, [r4, #0]
   3f2ae:	ldr	r6, [sp, #32]
   3f2b0:	strb.w	r0, [sp, #31]
   3f2b4:	cmp	r2, #0
   3f2b6:	beq.n	3f3a6 <error@@Base+0xfea2>
   3f2b8:	ldr	r3, [r2, #100]	; 0x64
   3f2ba:	cmp	r3, #0
   3f2bc:	beq.n	3f3a6 <error@@Base+0xfea2>
   3f2be:	ldr	r1, [r4, #4]
   3f2c0:	mov.w	ip, #168	; 0xa8
   3f2c4:	ldr	r0, [r2, #96]	; 0x60
   3f2c6:	movs	r3, #1
   3f2c8:	ldr	r2, [r2, #8]
   3f2ca:	movw	r8, #514	; 0x202
   3f2ce:	str	r3, [sp, #60]	; 0x3c
   3f2d0:	mla	r0, ip, r1, r0
   3f2d4:	ldr.w	r9, [r2, #100]	; 0x64
   3f2d8:	add.w	r1, sp, #31
   3f2dc:	add	r2, sp, #52	; 0x34
   3f2de:	str	r1, [sp, #56]	; 0x38
   3f2e0:	mov	r1, r6
   3f2e2:	str.w	r8, [sp, #52]	; 0x34
   3f2e6:	ldr.w	r0, [r0, #160]	; 0xa0
   3f2ea:	blx	r9
   3f2ec:	cmp	r0, #0
   3f2ee:	bne.n	3f3c2 <error@@Base+0xfebe>
   3f2f0:	ldrb.w	r5, [sp, #31]
   3f2f4:	eor.w	r7, r7, #1
   3f2f8:	ldr.w	r9, [pc, #240]	; 3f3ec <error@@Base+0xfee8>
   3f2fc:	subs	r5, #0
   3f2fe:	ldr	r0, [pc, #240]	; (3f3f0 <error@@Base+0xfeec>)
   3f300:	add	r9, pc
   3f302:	str.w	r8, [sp, #4]
   3f306:	it	ne
   3f308:	movne	r5, #1
   3f30a:	str	r6, [sp, #0]
   3f30c:	str	r5, [sp, #8]
   3f30e:	add.w	r1, r9, #100	; 0x64
   3f312:	ldrd	r2, r3, [r4]
   3f316:	add	r0, pc
   3f318:	bl	2f638 <error@@Base+0x134>
   3f31c:	tst	r5, r7
   3f31e:	bne.n	3f372 <error@@Base+0xfe6e>
   3f320:	movs	r0, #0
   3f322:	ldr	r2, [pc, #208]	; (3f3f4 <error@@Base+0xfef0>)
   3f324:	ldr	r3, [pc, #192]	; (3f3e8 <error@@Base+0xfee4>)
   3f326:	add	r2, pc
   3f328:	ldr	r3, [r2, r3]
   3f32a:	ldr	r2, [r3, #0]
   3f32c:	ldr	r3, [sp, #100]	; 0x64
   3f32e:	eors	r2, r3
   3f330:	bne.n	3f3de <error@@Base+0xfeda>
   3f332:	add	sp, #108	; 0x6c
   3f334:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   3f338:	movs	r1, #1
   3f33a:	bl	3e714 <error@@Base+0xf210>
   3f33e:	cmp	r0, #0
   3f340:	blt.n	3f3d0 <error@@Base+0xfecc>
   3f342:	ldr	r5, [r4, #0]
   3f344:	movs	r7, #1
   3f346:	ldr	r2, [r4, #4]
   3f348:	ldr	r1, [r5, #96]	; 0x60
   3f34a:	b.n	3f230 <error@@Base+0xfd2c>
   3f34c:	ldr	r0, [r4, #0]
   3f34e:	mov.w	ip, #2
   3f352:	ldr	r2, [r4, #4]
   3f354:	ldr	r1, [r0, #96]	; 0x60
   3f356:	ldr	r0, [r0, #8]
   3f358:	strd	ip, r5, [sp]
   3f35c:	bl	3e7bc <error@@Base+0xf2b8>
   3f360:	cmp	r0, #0
   3f362:	bge.n	3f28c <error@@Base+0xfd88>
   3f364:	ldr	r0, [pc, #144]	; (3f3f8 <error@@Base+0xfef4>)
   3f366:	add	r0, pc
   3f368:	bl	2f504 <error@@Base>
   3f36c:	mov.w	r0, #4294967295	; 0xffffffff
   3f370:	b.n	3f322 <error@@Base+0xfe1e>
   3f372:	ldr	r0, [pc, #136]	; (3f3fc <error@@Base+0xfef8>)
   3f374:	add.w	r1, r9, #132	; 0x84
   3f378:	add	r0, pc
   3f37a:	bl	2f638 <error@@Base+0x134>
   3f37e:	mov	r0, r4
   3f380:	movs	r1, #2
   3f382:	bl	3e714 <error@@Base+0xf210>
   3f386:	cmp	r0, #0
   3f388:	bge.n	3f320 <error@@Base+0xfe1c>
   3f38a:	ldr	r0, [pc, #116]	; (3f400 <error@@Base+0xfefc>)
   3f38c:	add	r0, pc
   3f38e:	bl	2f504 <error@@Base>
   3f392:	mov.w	r0, #4294967295	; 0xffffffff
   3f396:	b.n	3f322 <error@@Base+0xfe1e>
   3f398:	ldr	r0, [pc, #104]	; (3f404 <error@@Base+0xff00>)
   3f39a:	add	r0, pc
   3f39c:	bl	2f504 <error@@Base>
   3f3a0:	mov.w	r0, #4294967295	; 0xffffffff
   3f3a4:	b.n	3f322 <error@@Base+0xfe1e>
   3f3a6:	ldr	r0, [pc, #96]	; (3f408 <error@@Base+0xff04>)
   3f3a8:	add	r0, pc
   3f3aa:	bl	2f504 <error@@Base>
   3f3ae:	movs	r0, #0
   3f3b0:	b.n	3f322 <error@@Base+0xfe1e>
   3f3b2:	mov	r1, r0
   3f3b4:	ldr	r0, [pc, #84]	; (3f40c <error@@Base+0xff08>)
   3f3b6:	add	r0, pc
   3f3b8:	bl	2f504 <error@@Base>
   3f3bc:	mov.w	r0, #4294967295	; 0xffffffff
   3f3c0:	b.n	3f322 <error@@Base+0xfe1e>
   3f3c2:	mov	r1, r0
   3f3c4:	ldr	r0, [pc, #72]	; (3f410 <error@@Base+0xff0c>)
   3f3c6:	add	r0, pc
   3f3c8:	bl	2f504 <error@@Base>
   3f3cc:	mov	r0, r5
   3f3ce:	b.n	3f322 <error@@Base+0xfe1e>
   3f3d0:	ldr	r0, [pc, #64]	; (3f414 <error@@Base+0xff10>)
   3f3d2:	add	r0, pc
   3f3d4:	bl	2f504 <error@@Base>
   3f3d8:	mov.w	r0, #4294967295	; 0xffffffff
   3f3dc:	b.n	3f322 <error@@Base+0xfe1e>
   3f3de:	blx	620c <__stack_chk_fail@plt>
   3f3e2:	nop
   3f3e4:	str	r0, [r3, #104]	; 0x68
   3f3e6:	movs	r5, r0
   3f3e8:	lsls	r4, r3, #25
   3f3ea:	movs	r0, r0
   3f3ec:	ldr	r0, [r5, r3]
   3f3ee:	movs	r2, r0
   3f3f0:	strh	r6, [r5, r6]
   3f3f2:	movs	r2, r0
   3f3f4:	str	r2, [r3, #84]	; 0x54
   3f3f6:	movs	r5, r0
   3f3f8:	strh	r6, [r5, r4]
   3f3fa:	movs	r2, r0
   3f3fc:	strh	r4, [r0, r6]
   3f3fe:	movs	r2, r0
   3f400:	strh	r4, [r0, r6]
   3f402:	movs	r2, r0
   3f404:	ldr	r6, [pc, #952]	; (3f7c0 <error@@Base+0x102bc>)
   3f406:	movs	r2, r0
   3f408:	ldr	r6, [pc, #896]	; (3f78c <error@@Base+0x10288>)
   3f40a:	movs	r2, r0
   3f40c:	strh	r6, [r6, r3]
   3f40e:	movs	r2, r0
   3f410:	str	r6, [r3, r5]
   3f412:	movs	r2, r0
   3f414:	strh	r2, [r6, r2]
   3f416:	movs	r2, r0
   3f418:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   3f41c:	mov	r9, r2
   3f41e:	ldr	r2, [pc, #172]	; (3f4cc <error@@Base+0xffc8>)
   3f420:	mov	r6, r3
   3f422:	ldr	r4, [pc, #172]	; (3f4d0 <error@@Base+0xffcc>)
   3f424:	mov	r8, r0
   3f426:	mov	r0, r3
   3f428:	ldr	r3, [pc, #168]	; (3f4d4 <error@@Base+0xffd0>)
   3f42a:	add	r2, pc
   3f42c:	add	r4, pc
   3f42e:	sub	sp, #20
   3f430:	mov	r7, r1
   3f432:	ldr	r3, [r2, r3]
   3f434:	ldr	r1, [r4, #8]
   3f436:	ldr	r3, [r3, #0]
   3f438:	str	r3, [sp, #12]
   3f43a:	mov.w	r3, #0
   3f43e:	movs	r3, #0
   3f440:	str	r3, [sp, #8]
   3f442:	blx	5bbc <RSA_get_ex_data@plt>
   3f446:	cmp	r0, #0
   3f448:	beq.n	3f4b8 <error@@Base+0xffb4>
   3f44a:	movs	r1, #1
   3f44c:	mov	r4, r0
   3f44e:	bl	3f1e4 <error@@Base+0xfce0>
   3f452:	adds	r3, r0, #1
   3f454:	mov	r5, r0
   3f456:	beq.n	3f4ae <error@@Base+0xffaa>
   3f458:	ldr	r3, [r4, #0]
   3f45a:	movs	r1, #168	; 0xa8
   3f45c:	ldr	r4, [r4, #4]
   3f45e:	mov	r0, r6
   3f460:	ldr	r2, [r3, #96]	; 0x60
   3f462:	ldr	r5, [r3, #8]
   3f464:	mla	r4, r1, r4, r2
   3f468:	blx	5b70 <RSA_size@plt>
   3f46c:	mov	r3, r9
   3f46e:	mov	r2, r8
   3f470:	mov	r1, r7
   3f472:	str	r0, [sp, #8]
   3f474:	ldr.w	r0, [r4, #160]	; 0xa0
   3f478:	add	r4, sp, #8
   3f47a:	str	r4, [sp, #0]
   3f47c:	ldr.w	r4, [r5, #176]	; 0xb0
   3f480:	blx	r4
   3f482:	cbnz	r0, 3f49e <error@@Base+0xff9a>
   3f484:	ldr	r5, [sp, #8]
   3f486:	ldr	r2, [pc, #80]	; (3f4d8 <error@@Base+0xffd4>)
   3f488:	ldr	r3, [pc, #72]	; (3f4d4 <error@@Base+0xffd0>)
   3f48a:	add	r2, pc
   3f48c:	ldr	r3, [r2, r3]
   3f48e:	ldr	r2, [r3, #0]
   3f490:	ldr	r3, [sp, #12]
   3f492:	eors	r2, r3
   3f494:	bne.n	3f4c8 <error@@Base+0xffc4>
   3f496:	mov	r0, r5
   3f498:	add	sp, #20
   3f49a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   3f49e:	mov	r1, r0
   3f4a0:	ldr	r0, [pc, #56]	; (3f4dc <error@@Base+0xffd8>)
   3f4a2:	mov.w	r5, #4294967295	; 0xffffffff
   3f4a6:	add	r0, pc
   3f4a8:	bl	2f504 <error@@Base>
   3f4ac:	b.n	3f486 <error@@Base+0xff82>
   3f4ae:	ldr	r0, [pc, #48]	; (3f4e0 <error@@Base+0xffdc>)
   3f4b0:	add	r0, pc
   3f4b2:	bl	2f504 <error@@Base>
   3f4b6:	b.n	3f486 <error@@Base+0xff82>
   3f4b8:	ldr	r0, [pc, #40]	; (3f4e4 <error@@Base+0xffe0>)
   3f4ba:	mov	r1, r6
   3f4bc:	mov.w	r5, #4294967295	; 0xffffffff
   3f4c0:	add	r0, pc
   3f4c2:	bl	2f504 <error@@Base>
   3f4c6:	b.n	3f486 <error@@Base+0xff82>
   3f4c8:	blx	620c <__stack_chk_fail@plt>
   3f4cc:	str	r6, [r2, #68]	; 0x44
   3f4ce:	movs	r5, r0
   3f4d0:	strh	r0, [r4, #2]
   3f4d2:	movs	r5, r0
   3f4d4:	lsls	r4, r3, #25
   3f4d6:	movs	r0, r0
   3f4d8:	str	r6, [r6, #60]	; 0x3c
   3f4da:	movs	r5, r0
   3f4dc:	strh	r2, [r1, r3]
   3f4de:	movs	r2, r0
   3f4e0:	strh	r0, [r5, r2]
   3f4e2:	movs	r2, r0
   3f4e4:	strh	r4, [r6, r1]
   3f4e6:	movs	r2, r0
   3f4e8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   3f4ec:	mov	r8, r1
   3f4ee:	sub	sp, #20
   3f4f0:	ldr	r1, [pc, #336]	; (3f644 <error@@Base+0x10140>)
   3f4f2:	ldr	r3, [pc, #340]	; (3f648 <error@@Base+0x10144>)
   3f4f4:	mov	r7, r0
   3f4f6:	ldr	r2, [pc, #340]	; (3f64c <error@@Base+0x10148>)
   3f4f8:	add	r1, pc
   3f4fa:	ldr	r6, [sp, #48]	; 0x30
   3f4fc:	add	r3, pc
   3f4fe:	movs	r5, #0
   3f500:	ldr	r2, [r1, r2]
   3f502:	mov	r0, r6
   3f504:	ldr	r1, [r3, #16]
   3f506:	ldr	r2, [r2, #0]
   3f508:	str	r2, [sp, #12]
   3f50a:	mov.w	r2, #0
   3f50e:	str	r5, [sp, #8]
   3f510:	blx	6028 <EC_KEY_get_ex_data@plt>
   3f514:	mov	r4, r0
   3f516:	cmp	r0, #0
   3f518:	beq.n	3f60e <error@@Base+0x1010a>
   3f51a:	movw	r1, #4161	; 0x1041
   3f51e:	bl	3f1e4 <error@@Base+0xfce0>
   3f522:	adds	r0, #1
   3f524:	beq.n	3f602 <error@@Base+0x100fe>
   3f526:	ldr	r3, [r4, #0]
   3f528:	movs	r1, #168	; 0xa8
   3f52a:	ldr	r4, [r4, #4]
   3f52c:	mov	r0, r6
   3f52e:	ldr	r2, [r3, #96]	; 0x60
   3f530:	ldr.w	r9, [r3, #8]
   3f534:	mla	r4, r1, r4, r2
   3f538:	blx	6a4c <ECDSA_size@plt>
   3f53c:	str	r0, [sp, #8]
   3f53e:	bl	359e8 <error@@Base+0x64e4>
   3f542:	mov	r2, r8
   3f544:	mov	r1, r7
   3f546:	mov	r6, r0
   3f548:	mov	r3, r0
   3f54a:	ldr.w	r0, [r4, #160]	; 0xa0
   3f54e:	add	r4, sp, #8
   3f550:	str	r4, [sp, #0]
   3f552:	ldr.w	r4, [r9, #176]	; 0xb0
   3f556:	blx	r4
   3f558:	cmp	r0, #0
   3f55a:	bne.n	3f5f2 <error@@Base+0x100ee>
   3f55c:	ldr	r5, [sp, #8]
   3f55e:	sub.w	r3, r5, #64	; 0x40
   3f562:	cmp	r3, #68	; 0x44
   3f564:	bhi.n	3f56c <error@@Base+0x10068>
   3f566:	ands.w	r8, r5, #1
   3f56a:	beq.n	3f5a4 <error@@Base+0x100a0>
   3f56c:	ldr	r0, [pc, #224]	; (3f650 <error@@Base+0x1014c>)
   3f56e:	movs	r5, #0
   3f570:	mov	r7, r5
   3f572:	mov	r4, r5
   3f574:	add	r0, pc
   3f576:	bl	3e748 <error@@Base+0xf244>
   3f57a:	mov	r0, r7
   3f57c:	blx	63c0 <BN_free@plt>
   3f580:	mov	r0, r5
   3f582:	blx	63c0 <BN_free@plt>
   3f586:	mov	r0, r6
   3f588:	blx	5904 <free@plt+0x4>
   3f58c:	ldr	r2, [pc, #196]	; (3f654 <error@@Base+0x10150>)
   3f58e:	ldr	r3, [pc, #188]	; (3f64c <error@@Base+0x10148>)
   3f590:	add	r2, pc
   3f592:	ldr	r3, [r2, r3]
   3f594:	ldr	r2, [r3, #0]
   3f596:	ldr	r3, [sp, #12]
   3f598:	eors	r2, r3
   3f59a:	bne.n	3f63e <error@@Base+0x1013a>
   3f59c:	mov	r0, r4
   3f59e:	add	sp, #20
   3f5a0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   3f5a4:	blx	604c <ECDSA_SIG_new@plt>
   3f5a8:	lsrs	r5, r5, #1
   3f5aa:	mov	r4, r0
   3f5ac:	cbz	r0, 3f618 <error@@Base+0x10114>
   3f5ae:	mov	r2, r8
   3f5b0:	mov	r1, r5
   3f5b2:	mov	r0, r6
   3f5b4:	blx	57a4 <BN_bin2bn@plt>
   3f5b8:	mov	r7, r0
   3f5ba:	cbz	r0, 3f5de <error@@Base+0x100da>
   3f5bc:	adds	r0, r6, r5
   3f5be:	mov	r1, r5
   3f5c0:	mov	r2, r8
   3f5c2:	blx	57a4 <BN_bin2bn@plt>
   3f5c6:	mov	r5, r0
   3f5c8:	cbz	r0, 3f5de <error@@Base+0x100da>
   3f5ca:	mov	r2, r0
   3f5cc:	mov	r1, r7
   3f5ce:	mov	r0, r4
   3f5d0:	blx	5a4c <ECDSA_SIG_set0@plt>
   3f5d4:	mov	r9, r0
   3f5d6:	cbz	r0, 3f626 <error@@Base+0x10122>
   3f5d8:	mov	r5, r8
   3f5da:	mov	r7, r8
   3f5dc:	b.n	3f57a <error@@Base+0x10076>
   3f5de:	ldr	r0, [pc, #120]	; (3f658 <error@@Base+0x10154>)
   3f5e0:	add	r0, pc
   3f5e2:	bl	3e748 <error@@Base+0xf244>
   3f5e6:	mov	r0, r4
   3f5e8:	movs	r4, #0
   3f5ea:	blx	623c <ECDSA_SIG_free@plt>
   3f5ee:	mov	r5, r4
   3f5f0:	b.n	3f57a <error@@Base+0x10076>
   3f5f2:	mov	r1, r0
   3f5f4:	ldr	r0, [pc, #100]	; (3f65c <error@@Base+0x10158>)
   3f5f6:	mov	r7, r5
   3f5f8:	mov	r4, r5
   3f5fa:	add	r0, pc
   3f5fc:	bl	2f504 <error@@Base>
   3f600:	b.n	3f57a <error@@Base+0x10076>
   3f602:	ldr	r0, [pc, #92]	; (3f660 <error@@Base+0x1015c>)
   3f604:	mov	r4, r5
   3f606:	add	r0, pc
   3f608:	bl	2f504 <error@@Base>
   3f60c:	b.n	3f58c <error@@Base+0x10088>
   3f60e:	ldr	r0, [pc, #84]	; (3f664 <error@@Base+0x10160>)
   3f610:	add	r0, pc
   3f612:	bl	3e748 <error@@Base+0xf244>
   3f616:	b.n	3f58c <error@@Base+0x10088>
   3f618:	ldr	r0, [pc, #76]	; (3f668 <error@@Base+0x10164>)
   3f61a:	mov	r5, r4
   3f61c:	mov	r7, r4
   3f61e:	add	r0, pc
   3f620:	bl	2f504 <error@@Base>
   3f624:	b.n	3f57a <error@@Base+0x10076>
   3f626:	ldr	r1, [pc, #68]	; (3f66c <error@@Base+0x10168>)
   3f628:	ldr	r0, [pc, #68]	; (3f670 <error@@Base+0x1016c>)
   3f62a:	add	r1, pc
   3f62c:	add	r0, pc
   3f62e:	adds	r1, #148	; 0x94
   3f630:	bl	2f504 <error@@Base>
   3f634:	mov	r0, r4
   3f636:	blx	623c <ECDSA_SIG_free@plt>
   3f63a:	mov	r4, r9
   3f63c:	b.n	3f57a <error@@Base+0x10076>
   3f63e:	blx	620c <__stack_chk_fail@plt>
   3f642:	nop
   3f644:	str	r0, [r1, #56]	; 0x38
   3f646:	movs	r5, r0
   3f648:	ldrb	r0, [r2, #30]
   3f64a:	movs	r5, r0
   3f64c:	lsls	r4, r3, #25
   3f64e:	movs	r0, r0
   3f650:	strh	r4, [r7, r0]
   3f652:	movs	r2, r0
   3f654:	str	r0, [r6, #44]	; 0x2c
   3f656:	movs	r5, r0
   3f658:	str	r0, [r2, r7]
   3f65a:	movs	r2, r0
   3f65c:	str	r6, [r6, r5]
   3f65e:	movs	r2, r0
   3f660:	str	r2, [r2, r5]
   3f662:	movs	r2, r0
   3f664:	str	r4, [r6, r5]
   3f666:	movs	r2, r0
   3f668:	str	r2, [r5, r6]
   3f66a:	movs	r2, r0
   3f66c:	strb	r6, [r7, r6]
   3f66e:	movs	r2, r0
   3f670:	str	r4, [r6, r6]
   3f672:	movs	r2, r0
   3f674:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f678:	movs	r4, #168	; 0xa8
   3f67a:	vpush	{d8-d10}
   3f67e:	mul.w	r4, r4, r1
   3f682:	ldr.w	r5, [pc, #1156]	; 3fb08 <error@@Base+0x10604>
   3f686:	mov	fp, r2
   3f688:	movs	r6, #4
   3f68a:	add	r5, pc
   3f68c:	sub	sp, #108	; 0x6c
   3f68e:	ldr.w	r8, [r0, #8]
   3f692:	str	r1, [sp, #24]
   3f694:	ldr.w	r1, [pc, #1140]	; 3fb0c <error@@Base+0x10608>
   3f698:	str	r4, [sp, #16]
   3f69a:	ldr	r1, [r5, r1]
   3f69c:	add	r5, sp, #52	; 0x34
   3f69e:	ldr	r1, [r1, #0]
   3f6a0:	str	r1, [sp, #100]	; 0x64
   3f6a2:	mov.w	r1, #0
   3f6a6:	ldr	r1, [r0, #96]	; 0x60
   3f6a8:	str	r0, [sp, #12]
   3f6aa:	movs	r0, #1
   3f6ac:	adds	r4, r1, r4
   3f6ae:	vmov	s18, r5
   3f6b2:	mov	r1, r5
   3f6b4:	mov	r2, r0
   3f6b6:	ldr.w	r7, [r4, #160]	; 0xa0
   3f6ba:	movs	r5, #0
   3f6bc:	str	r0, [sp, #32]
   3f6be:	strd	r5, r5, [sp, #36]	; 0x24
   3f6c2:	str	r5, [sp, #52]	; 0x34
   3f6c4:	mov	r0, r7
   3f6c6:	add	r5, sp, #32
   3f6c8:	ldr.w	r4, [r8, #108]	; 0x6c
   3f6cc:	str	r5, [sp, #56]	; 0x38
   3f6ce:	str	r6, [sp, #60]	; 0x3c
   3f6d0:	ldr	r5, [sp, #168]	; 0xa8
   3f6d2:	str	r3, [sp, #20]
   3f6d4:	blx	r4
   3f6d6:	cmp	r0, #0
   3f6d8:	bne.w	3f9f8 <error@@Base+0x104f4>
   3f6dc:	add	r3, sp, #40	; 0x28
   3f6de:	vmov	s17, r3
   3f6e2:	add	r3, sp, #36	; 0x24
   3f6e4:	vmov	s16, r3
   3f6e8:	ldr.w	r3, [pc, #1060]	; 3fb10 <error@@Base+0x1060c>
   3f6ec:	add	r3, pc
   3f6ee:	vmov	s20, r3
   3f6f2:	ldr.w	r3, [pc, #1056]	; 3fb14 <error@@Base+0x10610>
   3f6f6:	add	r3, pc
   3f6f8:	vmov	s21, r3
   3f6fc:	ldr.w	r3, [pc, #1048]	; 3fb18 <error@@Base+0x10614>
   3f700:	add	r3, pc
   3f702:	str	r3, [sp, #28]
   3f704:	vmov	r3, s17
   3f708:	movs	r2, #1
   3f70a:	vmov	r1, s16
   3f70e:	mov	r0, r7
   3f710:	ldr.w	r4, [r8, #112]	; 0x70
   3f714:	blx	r4
   3f716:	cmp	r0, #0
   3f718:	bne.w	3f8da <error@@Base+0x103d6>
   3f71c:	ldr	r4, [sp, #40]	; 0x28
   3f71e:	cmp	r4, #0
   3f720:	beq.w	3f8e8 <error@@Base+0x103e4>
   3f724:	movs	r3, #128	; 0x80
   3f726:	movs	r2, #4
   3f728:	str	r0, [sp, #44]	; 0x2c
   3f72a:	mov	r0, r7
   3f72c:	str	r3, [sp, #52]	; 0x34
   3f72e:	add	r3, sp, #44	; 0x2c
   3f730:	str	r2, [sp, #60]	; 0x3c
   3f732:	str	r3, [sp, #56]	; 0x38
   3f734:	movs	r3, #1
   3f736:	vmov	r2, s18
   3f73a:	ldr.w	r4, [r8, #100]	; 0x64
   3f73e:	ldr	r1, [sp, #36]	; 0x24
   3f740:	blx	r4
   3f742:	cmp	r0, #0
   3f744:	bne.w	3f9e6 <error@@Base+0x104e2>
   3f748:	ldr	r1, [sp, #44]	; 0x2c
   3f74a:	cmp	r1, #0
   3f74c:	bne.w	3f87c <error@@Base+0x10378>
   3f750:	add	r0, sp, #68	; 0x44
   3f752:	movs	r2, #32
   3f754:	add	r4, sp, #64	; 0x40
   3f756:	vmov	s19, r0
   3f75a:	blx	5d94 <memset@plt>
   3f75e:	ldr	r2, [sp, #12]
   3f760:	movw	r0, #257	; 0x101
   3f764:	ldr	r1, [sp, #16]
   3f766:	str	r0, [sp, #76]	; 0x4c
   3f768:	ldr	r3, [r2, #96]	; 0x60
   3f76a:	ldr.w	sl, [r2, #8]
   3f76e:	mov	r2, r4
   3f770:	add	r3, r1
   3f772:	mov.w	r1, #258	; 0x102
   3f776:	str	r1, [sp, #64]	; 0x40
   3f778:	movs	r1, #17
   3f77a:	ldr.w	r9, [r3, #160]	; 0xa0
   3f77e:	movs	r3, #3
   3f780:	str	r1, [sp, #88]	; 0x58
   3f782:	ldr.w	r6, [sl, #100]	; 0x64
   3f786:	ldr	r1, [sp, #36]	; 0x24
   3f788:	mov	r0, r9
   3f78a:	blx	r6
   3f78c:	cmp	r0, #0
   3f78e:	bne.w	3fada <error@@Base+0x105d6>
   3f792:	ldr	r3, [sp, #84]	; 0x54
   3f794:	cmp	r3, #0
   3f796:	beq.w	3fac6 <error@@Base+0x105c2>
   3f79a:	ldr	r3, [sp, #96]	; 0x60
   3f79c:	cmp	r3, #0
   3f79e:	beq.w	3fac6 <error@@Base+0x105c2>
   3f7a2:	add	r3, sp, #100	; 0x64
   3f7a4:	str	r5, [sp, #8]
   3f7a6:	mov	r6, r4
   3f7a8:	mov	r5, r3
   3f7aa:	ldr	r1, [r6, #8]
   3f7ac:	cmp	r1, #0
   3f7ae:	bne.n	3f872 <error@@Base+0x1036e>
   3f7b0:	adds	r6, #12
   3f7b2:	cmp	r5, r6
   3f7b4:	bne.n	3f7aa <error@@Base+0x102a6>
   3f7b6:	ldr.w	r6, [sl, #100]	; 0x64
   3f7ba:	mov	r2, r4
   3f7bc:	ldr	r1, [sp, #36]	; 0x24
   3f7be:	mov	r0, r9
   3f7c0:	movs	r3, #3
   3f7c2:	ldr	r5, [sp, #8]
   3f7c4:	blx	r6
   3f7c6:	mov	r6, r0
   3f7c8:	cmp	r0, #0
   3f7ca:	bne.n	3f886 <error@@Base+0x10382>
   3f7cc:	ldr	r3, [sp, #92]	; 0x5c
   3f7ce:	add	r4, sp, #48	; 0x30
   3f7d0:	ldr	r2, [sp, #84]	; 0x54
   3f7d2:	mov	r1, r4
   3f7d4:	str	r3, [sp, #48]	; 0x30
   3f7d6:	blx	5f70 <d2i_X509_NAME@plt>
   3f7da:	mov	r9, r0
   3f7dc:	cmp	r0, #0
   3f7de:	beq.n	3f8ce <error@@Base+0x103ca>
   3f7e0:	mov	r2, r6
   3f7e2:	mov	r1, r6
   3f7e4:	blx	6438 <X509_NAME_oneline@plt>
   3f7e8:	str	r0, [sp, #8]
   3f7ea:	cmp	r0, #0
   3f7ec:	beq.n	3f8ce <error@@Base+0x103ca>
   3f7ee:	mov	r0, r9
   3f7f0:	blx	65b4 <X509_NAME_free@plt>
   3f7f4:	ldr	r3, [sp, #92]	; 0x5c
   3f7f6:	ldr	r2, [sp, #96]	; 0x60
   3f7f8:	mov	r1, r4
   3f7fa:	movs	r0, #0
   3f7fc:	str	r3, [sp, #48]	; 0x30
   3f7fe:	blx	60d0 <d2i_X509@plt>
   3f802:	mov	r6, r0
   3f804:	cmp	r0, #0
   3f806:	beq.w	3f9cc <error@@Base+0x104c8>
   3f80a:	blx	5c40 <X509_get_pubkey@plt>
   3f80e:	mov	r4, r0
   3f810:	cmp	r0, #0
   3f812:	beq.w	3f9da <error@@Base+0x104d6>
   3f816:	blx	6070 <EVP_PKEY_base_id@plt>
   3f81a:	cmp	r0, #6
   3f81c:	mov	r0, r4
   3f81e:	beq.n	3f914 <error@@Base+0x10410>
   3f820:	blx	6070 <EVP_PKEY_base_id@plt>
   3f824:	cmp.w	r0, #408	; 0x198
   3f828:	bne.w	3f9bc <error@@Base+0x104b8>
   3f82c:	mov	r0, r4
   3f82e:	blx	6748 <EVP_PKEY_get0_EC_KEY@plt>
   3f832:	mov	r9, r0
   3f834:	cmp	r0, #0
   3f836:	beq.w	3faae <error@@Base+0x105aa>
   3f83a:	mov	r0, r4
   3f83c:	blx	6748 <EVP_PKEY_get0_EC_KEY@plt>
   3f840:	blx	5840 <EC_KEY_dup@plt>
   3f844:	mov	r9, r0
   3f846:	cmp	r0, #0
   3f848:	beq.w	3fa34 <error@@Base+0x10530>
   3f84c:	bl	1fbd4 <__read_chk@plt+0x19170>
   3f850:	subs	r4, r0, #0
   3f852:	blt.w	3faba <error@@Base+0x105b6>
   3f856:	vmov	r2, s19
   3f85a:	add	r3, sp, #72	; 0x48
   3f85c:	ldr	r1, [sp, #24]
   3f85e:	ldr	r0, [sp, #12]
   3f860:	str.w	r9, [sp]
   3f864:	bl	3ea90 <error@@Base+0xf58c>
   3f868:	cmp	r0, #0
   3f86a:	beq.w	3fa08 <error@@Base+0x10504>
   3f86e:	movs	r4, #0
   3f870:	b.n	3f89a <error@@Base+0x10396>
   3f872:	movs	r0, #1
   3f874:	bl	35a10 <error@@Base+0x650c>
   3f878:	str	r0, [r6, #4]
   3f87a:	b.n	3f7b0 <error@@Base+0x102ac>
   3f87c:	vmov	r0, s20
   3f880:	bl	2f504 <error@@Base>
   3f884:	b.n	3f704 <error@@Base+0x10200>
   3f886:	mov	r1, r0
   3f888:	ldr	r0, [pc, #656]	; (3fb1c <error@@Base+0x10618>)
   3f88a:	movs	r3, #0
   3f88c:	str	r3, [sp, #8]
   3f88e:	add	r0, pc
   3f890:	mov	r9, r3
   3f892:	bl	2f504 <error@@Base>
   3f896:	ldr	r4, [sp, #8]
   3f898:	mov	r6, r4
   3f89a:	ldr	r0, [sp, #68]	; 0x44
   3f89c:	blx	5904 <free@plt+0x4>
   3f8a0:	ldr	r0, [sp, #80]	; 0x50
   3f8a2:	blx	5904 <free@plt+0x4>
   3f8a6:	ldr	r0, [sp, #92]	; 0x5c
   3f8a8:	blx	5904 <free@plt+0x4>
   3f8ac:	mov	r0, r6
   3f8ae:	blx	59ac <X509_free@plt>
   3f8b2:	mov	r0, r4
   3f8b4:	blx	6924 <RSA_free@plt>
   3f8b8:	mov	r0, r9
   3f8ba:	blx	5ebc <EC_KEY_free@plt>
   3f8be:	ldr	r0, [sp, #8]
   3f8c0:	blx	5904 <free@plt+0x4>
   3f8c4:	vmov	r0, s21
   3f8c8:	bl	2f504 <error@@Base>
   3f8cc:	b.n	3f704 <error@@Base+0x10200>
   3f8ce:	ldr	r0, [pc, #592]	; (3fb20 <error@@Base+0x1061c>)
   3f8d0:	add	r0, pc
   3f8d2:	bl	35a94 <error@@Base+0x6590>
   3f8d6:	str	r0, [sp, #8]
   3f8d8:	b.n	3f7ee <error@@Base+0x102ea>
   3f8da:	mov	r1, r0
   3f8dc:	ldr	r0, [pc, #580]	; (3fb24 <error@@Base+0x10620>)
   3f8de:	add	r0, pc
   3f8e0:	bl	2f504 <error@@Base>
   3f8e4:	mov.w	r4, #4294967295	; 0xffffffff
   3f8e8:	ldr.w	r3, [r8, #116]	; 0x74
   3f8ec:	mov	r0, r7
   3f8ee:	blx	r3
   3f8f0:	cmp	r0, #0
   3f8f2:	bne.w	3faf2 <error@@Base+0x105ee>
   3f8f6:	ldr	r2, [pc, #560]	; (3fb28 <error@@Base+0x10624>)
   3f8f8:	ldr	r3, [pc, #528]	; (3fb0c <error@@Base+0x10608>)
   3f8fa:	add	r2, pc
   3f8fc:	ldr	r3, [r2, r3]
   3f8fe:	ldr	r2, [r3, #0]
   3f900:	ldr	r3, [sp, #100]	; 0x64
   3f902:	eors	r2, r3
   3f904:	bne.w	3fb02 <error@@Base+0x105fe>
   3f908:	mov	r0, r4
   3f90a:	add	sp, #108	; 0x6c
   3f90c:	vpop	{d8-d10}
   3f910:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f914:	blx	62e4 <EVP_PKEY_get0_RSA@plt>
   3f918:	mov	r9, r0
   3f91a:	cmp	r0, #0
   3f91c:	beq.w	3faa2 <error@@Base+0x1059e>
   3f920:	mov	r0, r4
   3f922:	blx	62e4 <EVP_PKEY_get0_RSA@plt>
   3f926:	blx	6118 <RSAPublicKey_dup@plt>
   3f92a:	mov	r4, r0
   3f92c:	cmp	r0, #0
   3f92e:	beq.n	3fa28 <error@@Base+0x10524>
   3f930:	str	r0, [sp, #0]
   3f932:	add	r3, sp, #72	; 0x48
   3f934:	vmov	r2, s19
   3f938:	ldr	r1, [sp, #24]
   3f93a:	ldr	r0, [sp, #12]
   3f93c:	bl	3e990 <error@@Base+0xf48c>
   3f940:	mov	r9, r0
   3f942:	cmp	r0, #0
   3f944:	bne.n	3f9f2 <error@@Base+0x104ee>
   3f946:	movs	r0, #15
   3f948:	bl	1ef74 <__read_chk@plt+0x18510>
   3f94c:	mov	sl, r0
   3f94e:	cmp	r0, #0
   3f950:	beq.w	3face <error@@Base+0x105ca>
   3f954:	ldr	r3, [r0, #4]
   3f956:	str	r4, [r0, #8]
   3f958:	orr.w	r3, r3, #1
   3f95c:	str.w	r9, [r0]
   3f960:	str	r3, [r0, #4]
   3f962:	ldr	r0, [sp, #68]	; 0x44
   3f964:	blx	5904 <free@plt+0x4>
   3f968:	ldr	r0, [sp, #80]	; 0x50
   3f96a:	blx	5904 <free@plt+0x4>
   3f96e:	ldr	r0, [sp, #92]	; 0x5c
   3f970:	blx	5904 <free@plt+0x4>
   3f974:	mov	r0, r6
   3f976:	blx	59ac <X509_free@plt>
   3f97a:	movs	r0, #0
   3f97c:	blx	6924 <RSA_free@plt>
   3f980:	movs	r0, #0
   3f982:	blx	5ebc <EC_KEY_free@plt>
   3f986:	ldr	r4, [r5, #0]
   3f988:	cmp	r4, #0
   3f98a:	it	gt
   3f98c:	movgt	r6, #0
   3f98e:	bgt.n	3f9a2 <error@@Base+0x1049e>
   3f990:	b.n	3fa40 <error@@Base+0x1053c>
   3f992:	mov	r0, r6
   3f994:	movs	r1, #1
   3f996:	bl	54314 <mkdtemp@@Base+0x2338>
   3f99a:	ldr	r4, [r5, #0]
   3f99c:	cmp	r0, r4
   3f99e:	mov	r6, r0
   3f9a0:	bge.n	3fa40 <error@@Base+0x1053c>
   3f9a2:	ldr.w	r3, [fp]
   3f9a6:	mov	r0, sl
   3f9a8:	ldr.w	r1, [r3, r6, lsl #2]
   3f9ac:	bl	1f2fc <__read_chk@plt+0x18898>
   3f9b0:	cmp	r0, #0
   3f9b2:	beq.n	3f992 <error@@Base+0x1048e>
   3f9b4:	mov	r0, sl
   3f9b6:	bl	1ee18 <__read_chk@plt+0x183b4>
   3f9ba:	b.n	3f704 <error@@Base+0x10200>
   3f9bc:	ldr	r0, [pc, #364]	; (3fb2c <error@@Base+0x10628>)
   3f9be:	mov.w	r9, #0
   3f9c2:	mov	r4, r9
   3f9c4:	add	r0, pc
   3f9c6:	bl	2f504 <error@@Base>
   3f9ca:	b.n	3f89a <error@@Base+0x10396>
   3f9cc:	ldr	r0, [pc, #352]	; (3fb30 <error@@Base+0x1062c>)
   3f9ce:	mov	r9, r6
   3f9d0:	mov	r4, r6
   3f9d2:	add	r0, pc
   3f9d4:	bl	2f504 <error@@Base>
   3f9d8:	b.n	3f89a <error@@Base+0x10396>
   3f9da:	ldr	r0, [pc, #344]	; (3fb34 <error@@Base+0x10630>)
   3f9dc:	mov	r9, r4
   3f9de:	add	r0, pc
   3f9e0:	bl	2f504 <error@@Base>
   3f9e4:	b.n	3f89a <error@@Base+0x10396>
   3f9e6:	mov	r1, r0
   3f9e8:	ldr	r0, [pc, #332]	; (3fb38 <error@@Base+0x10634>)
   3f9ea:	add	r0, pc
   3f9ec:	bl	2f504 <error@@Base>
   3f9f0:	b.n	3f8e4 <error@@Base+0x103e0>
   3f9f2:	mov.w	r9, #0
   3f9f6:	b.n	3f89a <error@@Base+0x10396>
   3f9f8:	mov	r1, r0
   3f9fa:	ldr	r0, [pc, #320]	; (3fb3c <error@@Base+0x10638>)
   3f9fc:	mov.w	r4, #4294967295	; 0xffffffff
   3fa00:	add	r0, pc
   3fa02:	bl	2f504 <error@@Base>
   3fa06:	b.n	3f8e8 <error@@Base+0x103e4>
   3fa08:	movs	r0, #15
   3fa0a:	bl	1ef74 <__read_chk@plt+0x18510>
   3fa0e:	mov	sl, r0
   3fa10:	cmp	r0, #0
   3fa12:	beq.n	3fae6 <error@@Base+0x105e2>
   3fa14:	ldr	r3, [r0, #4]
   3fa16:	movs	r2, #2
   3fa18:	str.w	r9, [r0, #20]
   3fa1c:	orr.w	r3, r3, #1
   3fa20:	str	r4, [r0, #16]
   3fa22:	strd	r2, r3, [r0]
   3fa26:	b.n	3f962 <error@@Base+0x1045e>
   3fa28:	ldr	r0, [pc, #276]	; (3fb40 <error@@Base+0x1063c>)
   3fa2a:	mov	r9, r4
   3fa2c:	add	r0, pc
   3fa2e:	bl	2f504 <error@@Base>
   3fa32:	b.n	3f89a <error@@Base+0x10396>
   3fa34:	ldr	r0, [pc, #268]	; (3fb44 <error@@Base+0x10640>)
   3fa36:	mov	r4, r9
   3fa38:	add	r0, pc
   3fa3a:	bl	2f504 <error@@Base>
   3fa3e:	b.n	3f89a <error@@Base+0x10396>
   3fa40:	movs	r1, #1
   3fa42:	mov	r0, r4
   3fa44:	bl	54314 <mkdtemp@@Base+0x2338>
   3fa48:	movs	r3, #4
   3fa4a:	mov	r1, r4
   3fa4c:	mov	r2, r0
   3fa4e:	ldr.w	r0, [fp]
   3fa52:	bl	35a74 <error@@Base+0x6570>
   3fa56:	str.w	r0, [fp]
   3fa5a:	ldr	r3, [r5, #0]
   3fa5c:	str.w	sl, [r0, r3, lsl #2]
   3fa60:	ldr	r3, [sp, #20]
   3fa62:	cbz	r3, 3fa8c <error@@Base+0x10588>
   3fa64:	ldr	r4, [r5, #0]
   3fa66:	movs	r1, #1
   3fa68:	mov	r0, r4
   3fa6a:	bl	54314 <mkdtemp@@Base+0x2338>
   3fa6e:	ldr	r6, [sp, #20]
   3fa70:	mov	r1, r4
   3fa72:	movs	r3, #4
   3fa74:	mov	r2, r0
   3fa76:	ldr	r0, [r6, #0]
   3fa78:	bl	35a74 <error@@Base+0x6570>
   3fa7c:	str	r0, [r6, #0]
   3fa7e:	mov	r4, r0
   3fa80:	ldr	r0, [sp, #8]
   3fa82:	ldr	r6, [r5, #0]
   3fa84:	bl	35a94 <error@@Base+0x6590>
   3fa88:	str.w	r0, [r4, r6, lsl #2]
   3fa8c:	ldr	r0, [r5, #0]
   3fa8e:	movs	r1, #1
   3fa90:	bl	54314 <mkdtemp@@Base+0x2338>
   3fa94:	mov	r1, r0
   3fa96:	ldr	r0, [pc, #176]	; (3fb48 <error@@Base+0x10644>)
   3fa98:	str	r1, [r5, #0]
   3fa9a:	add	r0, pc
   3fa9c:	bl	2f638 <error@@Base+0x134>
   3faa0:	b.n	3f704 <error@@Base+0x10200>
   3faa2:	ldr	r0, [pc, #168]	; (3fb4c <error@@Base+0x10648>)
   3faa4:	mov	r4, r9
   3faa6:	add	r0, pc
   3faa8:	bl	2f504 <error@@Base>
   3faac:	b.n	3f89a <error@@Base+0x10396>
   3faae:	ldr	r0, [pc, #160]	; (3fb50 <error@@Base+0x1064c>)
   3fab0:	mov	r4, r9
   3fab2:	add	r0, pc
   3fab4:	bl	2f504 <error@@Base>
   3fab8:	b.n	3f89a <error@@Base+0x10396>
   3faba:	ldr	r0, [pc, #152]	; (3fb54 <error@@Base+0x10650>)
   3fabc:	movs	r4, #0
   3fabe:	add	r0, pc
   3fac0:	bl	2f504 <error@@Base>
   3fac4:	b.n	3f89a <error@@Base+0x10396>
   3fac6:	ldr	r0, [sp, #28]
   3fac8:	bl	2f504 <error@@Base>
   3facc:	b.n	3f8c4 <error@@Base+0x103c0>
   3face:	ldr	r0, [pc, #136]	; (3fb58 <error@@Base+0x10654>)
   3fad0:	mov	r9, sl
   3fad2:	add	r0, pc
   3fad4:	bl	2f504 <error@@Base>
   3fad8:	b.n	3f89a <error@@Base+0x10396>
   3fada:	mov	r1, r0
   3fadc:	ldr	r0, [pc, #124]	; (3fb5c <error@@Base+0x10658>)
   3fade:	add	r0, pc
   3fae0:	bl	2f504 <error@@Base>
   3fae4:	b.n	3f8c4 <error@@Base+0x103c0>
   3fae6:	ldr	r0, [pc, #120]	; (3fb60 <error@@Base+0x1065c>)
   3fae8:	mov	r4, sl
   3faea:	add	r0, pc
   3faec:	bl	2f504 <error@@Base>
   3faf0:	b.n	3f89a <error@@Base+0x10396>
   3faf2:	mov	r1, r0
   3faf4:	ldr	r0, [pc, #108]	; (3fb64 <error@@Base+0x10660>)
   3faf6:	mov.w	r4, #4294967295	; 0xffffffff
   3fafa:	add	r0, pc
   3fafc:	bl	2f504 <error@@Base>
   3fb00:	b.n	3f8f6 <error@@Base+0x103f2>
   3fb02:	blx	620c <__stack_chk_fail@plt>
   3fb06:	nop
   3fb08:	str	r6, [r6, #28]
   3fb0a:	movs	r5, r0
   3fb0c:	lsls	r4, r3, #25
   3fb0e:	movs	r0, r0
   3fb10:	str	r0, [r1, r7]
   3fb12:	movs	r2, r0
   3fb14:	ldr	r7, [pc, #424]	; (3fcc0 <error@@Base+0x107bc>)
   3fb16:	movs	r2, r0
   3fb18:	ldr	r6, [pc, #272]	; (3fc2c <error@@Base+0x10728>)
   3fb1a:	movs	r2, r0
   3fb1c:	ldr	r4, [pc, #600]	; (3fd78 <error@@Base+0x10874>)
   3fb1e:	movs	r2, r0
   3fb20:	ldr	r7, [pc, #176]	; (3fbd4 <error@@Base+0x106d0>)
   3fb22:	movs	r2, r0
   3fb24:	ldr	r4, [pc, #168]	; (3fbd0 <error@@Base+0x106cc>)
   3fb26:	movs	r2, r0
   3fb28:	ldrsh	r6, [r0, r6]
   3fb2a:	movs	r5, r0
   3fb2c:	ldr	r6, [pc, #832]	; (3fe70 <error@@Base+0x1096c>)
   3fb2e:	movs	r2, r0
   3fb30:	ldr	r6, [pc, #232]	; (3fc1c <error@@Base+0x10718>)
   3fb32:	movs	r2, r0
   3fb34:	ldr	r6, [pc, #248]	; (3fc30 <error@@Base+0x1072c>)
   3fb36:	movs	r2, r0
   3fb38:	ldr	r3, [pc, #232]	; (3fc24 <error@@Base+0x10720>)
   3fb3a:	movs	r2, r0
   3fb3c:	ldr	r2, [pc, #928]	; (3fee0 <error@@Base+0x109dc>)
   3fb3e:	movs	r2, r0
   3fb40:	ldr	r6, [pc, #144]	; (3fbd4 <error@@Base+0x106d0>)
   3fb42:	movs	r2, r0
   3fb44:	ldr	r6, [pc, #288]	; (3fc68 <error@@Base+0x10764>)
   3fb46:	movs	r2, r0
   3fb48:	ldr	r3, [pc, #872]	; (3feb4 <error@@Base+0x109b0>)
   3fb4a:	movs	r2, r0
   3fb4c:	ldr	r5, [pc, #568]	; (3fd88 <error@@Base+0x10884>)
   3fb4e:	movs	r2, r0
   3fb50:	ldr	r5, [pc, #728]	; (3fe2c <error@@Base+0x10928>)
   3fb52:	movs	r2, r0
   3fb54:	ldr	r3, [pc, #424]	; (3fd00 <error@@Base+0x107fc>)
   3fb56:	movs	r2, r0
   3fb58:	movs	r1, #86	; 0x56
   3fb5a:	movs	r2, r0
   3fb5c:	ldr	r2, [pc, #280]	; (3fc78 <error@@Base+0x10774>)
   3fb5e:	movs	r2, r0
   3fb60:	movs	r1, #62	; 0x3e
   3fb62:	movs	r2, r0
   3fb64:	ldr	r0, [pc, #696]	; (3fe20 <error@@Base+0x1091c>)
   3fb66:	movs	r2, r0
   3fb68:	ldr	r1, [pc, #28]	; (3fb88 <error@@Base+0x10684>)
   3fb6a:	ldr	r3, [pc, #32]	; (3fb8c <error@@Base+0x10688>)
   3fb6c:	ldr	r2, [pc, #32]	; (3fb90 <error@@Base+0x1068c>)
   3fb6e:	add	r1, pc
   3fb70:	add	r3, pc
   3fb72:	push	{r4}
   3fb74:	mov	r4, r0
   3fb76:	str	r4, [r1, #0]
   3fb78:	movs	r0, #0
   3fb7a:	ldr	r3, [r3, r2]
   3fb7c:	strd	r0, r3, [r3]
   3fb80:	ldr.w	r4, [sp], #4
   3fb84:	bx	lr
   3fb86:	nop
   3fb88:	ldrb	r6, [r3, #4]
   3fb8a:	movs	r5, r0
   3fb8c:	ldrb	r0, [r2, r4]
   3fb8e:	movs	r5, r0
   3fb90:	lsls	r0, r4, #28
   3fb92:	movs	r0, r0
   3fb94:	push	{r3, r4, r5, lr}
   3fb96:	ldr	r3, [pc, #52]	; (3fbcc <error@@Base+0x106c8>)
   3fb98:	ldr	r2, [pc, #52]	; (3fbd0 <error@@Base+0x106cc>)
   3fb9a:	add	r3, pc
   3fb9c:	ldr	r5, [r3, r2]
   3fb9e:	ldr	r4, [r5, #0]
   3fba0:	cbnz	r4, 3fbbc <error@@Base+0x106b8>
   3fba2:	b.n	3fbc8 <error@@Base+0x106c4>
   3fba4:	str	r2, [r3, #112]	; 0x70
   3fba6:	ldrd	r3, r2, [r4, #108]	; 0x6c
   3fbaa:	mov	r0, r4
   3fbac:	str	r3, [r2, #0]
   3fbae:	bl	3e870 <error@@Base+0xf36c>
   3fbb2:	mov	r0, r4
   3fbb4:	bl	3e8f4 <error@@Base+0xf3f0>
   3fbb8:	ldr	r4, [r5, #0]
   3fbba:	cbz	r4, 3fbc8 <error@@Base+0x106c4>
   3fbbc:	ldrd	r3, r2, [r4, #108]	; 0x6c
   3fbc0:	cmp	r3, #0
   3fbc2:	bne.n	3fba4 <error@@Base+0x106a0>
   3fbc4:	str	r2, [r5, #4]
   3fbc6:	b.n	3fbaa <error@@Base+0x106a6>
   3fbc8:	pop	{r3, r4, r5, pc}
   3fbca:	nop
   3fbcc:	ldrb	r6, [r4, r3]
   3fbce:	movs	r5, r0
   3fbd0:	lsls	r0, r4, #28
   3fbd2:	movs	r0, r0
   3fbd4:	push	{r4, lr}
   3fbd6:	bl	3e570 <error@@Base+0xf06c>
   3fbda:	ldr	r1, [pc, #52]	; (3fc10 <error@@Base+0x1070c>)
   3fbdc:	add	r1, pc
   3fbde:	cbz	r0, 3fc08 <error@@Base+0x10704>
   3fbe0:	ldrd	r3, r2, [r0, #108]	; 0x6c
   3fbe4:	mov	r4, r0
   3fbe6:	cbz	r3, 3fc00 <error@@Base+0x106fc>
   3fbe8:	str	r2, [r3, #112]	; 0x70
   3fbea:	ldrd	r3, r2, [r0, #108]	; 0x6c
   3fbee:	mov	r0, r4
   3fbf0:	str	r3, [r2, #0]
   3fbf2:	bl	3e870 <error@@Base+0xf36c>
   3fbf6:	mov	r0, r4
   3fbf8:	bl	3e8f4 <error@@Base+0xf3f0>
   3fbfc:	movs	r0, #0
   3fbfe:	pop	{r4, pc}
   3fc00:	ldr	r0, [pc, #16]	; (3fc14 <error@@Base+0x10710>)
   3fc02:	ldr	r1, [r1, r0]
   3fc04:	str	r2, [r1, #4]
   3fc06:	b.n	3fbee <error@@Base+0x106ea>
   3fc08:	mov.w	r0, #4294967295	; 0xffffffff
   3fc0c:	pop	{r4, pc}
   3fc0e:	nop
   3fc10:	ldrb	r4, [r4, r2]
   3fc12:	movs	r5, r0
   3fc14:	lsls	r0, r4, #28
   3fc16:	movs	r0, r0
   3fc18:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fc1c:	mov	r9, r3
   3fc1e:	vpush	{d8}
   3fc22:	mov	sl, r2
   3fc24:	ldr.w	r3, [pc, #1232]	; 400f8 <error@@Base+0x10bf4>
   3fc28:	mov	r5, r0
   3fc2a:	sub	sp, #60	; 0x3c
   3fc2c:	str	r1, [sp, #16]
   3fc2e:	ldr.w	r1, [pc, #1228]	; 400fc <error@@Base+0x10bf8>
   3fc32:	add	r1, pc
   3fc34:	ldr	r3, [r1, r3]
   3fc36:	ldr	r3, [r3, #0]
   3fc38:	str	r3, [sp, #52]	; 0x34
   3fc3a:	mov.w	r3, #0
   3fc3e:	ldr.w	r3, [pc, #1216]	; 40100 <error@@Base+0x10bfc>
   3fc42:	add	r3, pc
   3fc44:	str	r3, [sp, #20]
   3fc46:	mov	r2, r3
   3fc48:	movs	r3, #0
   3fc4a:	str	r3, [sp, #44]	; 0x2c
   3fc4c:	cmp.w	sl, #0
   3fc50:	beq.n	3fc56 <error@@Base+0x10752>
   3fc52:	str.w	r3, [sl]
   3fc56:	cmp.w	r9, #0
   3fc5a:	beq.n	3fc62 <error@@Base+0x1075e>
   3fc5c:	movs	r3, #0
   3fc5e:	str.w	r3, [r9]
   3fc62:	mov	r0, r5
   3fc64:	bl	3e570 <error@@Base+0xf06c>
   3fc68:	cbz	r0, 3fca4 <error@@Base+0x107a0>
   3fc6a:	ldr.w	r1, [pc, #1176]	; 40104 <error@@Base+0x10c00>
   3fc6e:	mov	r2, r5
   3fc70:	ldr.w	r0, [pc, #1172]	; 40108 <error@@Base+0x10c04>
   3fc74:	add	r1, pc
   3fc76:	add	r0, pc
   3fc78:	adds	r1, #164	; 0xa4
   3fc7a:	bl	2f638 <error@@Base+0x134>
   3fc7e:	mov.w	r7, #4294967295	; 0xffffffff
   3fc82:	ldr.w	r2, [pc, #1160]	; 4010c <error@@Base+0x10c08>
   3fc86:	ldr.w	r3, [pc, #1136]	; 400f8 <error@@Base+0x10bf4>
   3fc8a:	add	r2, pc
   3fc8c:	ldr	r3, [r2, r3]
   3fc8e:	ldr	r2, [r3, #0]
   3fc90:	ldr	r3, [sp, #52]	; 0x34
   3fc92:	eors	r2, r3
   3fc94:	bne.w	400f4 <error@@Base+0x10bf0>
   3fc98:	mov	r0, r7
   3fc9a:	add	sp, #60	; 0x3c
   3fc9c:	vpop	{d8}
   3fca0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fca4:	movs	r1, #2
   3fca6:	mov	r0, r5
   3fca8:	blx	5fa0 <dlopen@plt>
   3fcac:	mov	r6, r0
   3fcae:	cmp	r0, #0
   3fcb0:	beq.w	3ff20 <error@@Base+0x10a1c>
   3fcb4:	ldr.w	r1, [pc, #1112]	; 40110 <error@@Base+0x10c0c>
   3fcb8:	add	r1, pc
   3fcba:	blx	6954 <dlsym@plt>
   3fcbe:	mov	r7, r0
   3fcc0:	cmp	r0, #0
   3fcc2:	beq.w	3ff32 <error@@Base+0x10a2e>
   3fcc6:	movs	r1, #116	; 0x74
   3fcc8:	movs	r0, #1
   3fcca:	bl	35a10 <error@@Base+0x650c>
   3fcce:	mov	r4, r0
   3fcd0:	mov	r0, r5
   3fcd2:	bl	35a94 <error@@Base+0x6590>
   3fcd6:	str	r6, [r4, #4]
   3fcd8:	mov	r3, r0
   3fcda:	add	r0, sp, #44	; 0x2c
   3fcdc:	str	r3, [r4, #0]
   3fcde:	blx	r7
   3fce0:	mov	r2, r0
   3fce2:	cmp	r0, #0
   3fce4:	bne.w	3ff8e <error@@Base+0x10a8a>
   3fce8:	ldr	r3, [sp, #44]	; 0x2c
   3fcea:	str	r3, [r4, #8]
   3fcec:	ldr	r3, [r3, #4]
   3fcee:	blx	r3
   3fcf0:	cmp	r0, #0
   3fcf2:	bne.w	3ff9e <error@@Base+0x10a9a>
   3fcf6:	ldr	r3, [sp, #44]	; 0x2c
   3fcf8:	add.w	r0, r4, #12
   3fcfc:	ldr	r3, [r3, #12]
   3fcfe:	blx	r3
   3fd00:	mov	r7, r0
   3fd02:	cmp	r0, #0
   3fd04:	bne.w	3ff4c <error@@Base+0x10a48>
   3fd08:	add.w	r2, r4, #14
   3fd0c:	add.w	fp, r4, #52	; 0x34
   3fd10:	movs	r1, #32
   3fd12:	str	r2, [sp, #24]
   3fd14:	mov	r0, r2
   3fd16:	add.w	r8, r4, #88	; 0x58
   3fd1a:	bl	3e790 <error@@Base+0xf28c>
   3fd1e:	mov	r0, fp
   3fd20:	movs	r1, #32
   3fd22:	bl	3e790 <error@@Base+0xf28c>
   3fd26:	ldrb.w	r1, [r4, #85]	; 0x55
   3fd2a:	ldrb	r3, [r4, #12]
   3fd2c:	ldr	r0, [pc, #996]	; (40114 <error@@Base+0x10c10>)
   3fd2e:	str	r1, [sp, #12]
   3fd30:	mov	r1, r5
   3fd32:	ldrb.w	ip, [r4, #84]	; 0x54
   3fd36:	add	r0, pc
   3fd38:	str.w	fp, [sp, #4]
   3fd3c:	ldr	r2, [sp, #24]
   3fd3e:	str.w	ip, [sp, #8]
   3fd42:	ldrb.w	ip, [r4, #13]
   3fd46:	str.w	ip, [sp]
   3fd4a:	bl	2f638 <error@@Base+0x134>
   3fd4e:	ldr	r3, [sp, #44]	; 0x2c
   3fd50:	mov	r1, r7
   3fd52:	mov	r2, r8
   3fd54:	movs	r0, #1
   3fd56:	ldr	r3, [r3, #20]
   3fd58:	blx	r3
   3fd5a:	cmp	r0, #0
   3fd5c:	bne.w	4007e <error@@Base+0x10b7a>
   3fd60:	ldr	r0, [r4, #88]	; 0x58
   3fd62:	cmp	r0, #0
   3fd64:	beq.w	40068 <error@@Base+0x10b64>
   3fd68:	movs	r1, #4
   3fd6a:	bl	35a10 <error@@Base+0x650c>
   3fd6e:	ldr	r3, [sp, #44]	; 0x2c
   3fd70:	mov	r2, r8
   3fd72:	str	r0, [r4, #92]	; 0x5c
   3fd74:	mov	r1, r0
   3fd76:	ldr	r3, [r3, #20]
   3fd78:	movs	r0, #1
   3fd7a:	blx	r3
   3fd7c:	mov	fp, r0
   3fd7e:	cmp	r0, #0
   3fd80:	bne.w	3ffb0 <error@@Base+0x10aac>
   3fd84:	movs	r1, #168	; 0xa8
   3fd86:	ldr	r0, [r4, #88]	; 0x58
   3fd88:	bl	35a10 <error@@Base+0x650c>
   3fd8c:	ldr	r2, [r4, #88]	; 0x58
   3fd8e:	movs	r1, #1
   3fd90:	str.w	fp, [sp, #40]	; 0x28
   3fd94:	mov	r3, r0
   3fd96:	strd	r0, r1, [r4, #96]	; 0x60
   3fd9a:	cmp	r2, #0
   3fd9c:	beq.w	4000a <error@@Base+0x10b06>
   3fda0:	ldr	r2, [pc, #884]	; (40118 <error@@Base+0x10c14>)
   3fda2:	ldr	r1, [pc, #888]	; (4011c <error@@Base+0x10c18>)
   3fda4:	add	r2, pc
   3fda6:	strd	sl, r9, [sp, #32]
   3fdaa:	add	r1, pc
   3fdac:	adds	r2, #164	; 0xa4
   3fdae:	mov	r9, r5
   3fdb0:	vmov	s16, r1
   3fdb4:	vmov	s17, r2
   3fdb8:	b.n	3fe70 <error@@Base+0x1096c>
   3fdba:	ldr	r3, [pc, #868]	; (40120 <error@@Base+0x10c1c>)
   3fdbc:	add	r3, pc
   3fdbe:	ldr	r3, [r3, #0]
   3fdc0:	cmp	r3, #0
   3fdc2:	bne.w	3ffe4 <error@@Base+0x10ae0>
   3fdc6:	ldr	r2, [sp, #16]
   3fdc8:	cmp	r2, #0
   3fdca:	beq.w	400ea <error@@Base+0x10be6>
   3fdce:	ldrb	r2, [r2, #0]
   3fdd0:	cmp	r2, #0
   3fdd2:	beq.w	400ea <error@@Base+0x10be6>
   3fdd6:	ldr	r0, [r4, #92]	; 0x5c
   3fdd8:	mov	r2, r3
   3fdda:	ldr	r6, [sp, #24]
   3fddc:	movs	r1, #6
   3fdde:	ldr	r0, [r0, r6]
   3fde0:	add	r6, sp, #48	; 0x30
   3fde2:	str	r6, [sp, #0]
   3fde4:	ldr.w	r6, [r8, #52]	; 0x34
   3fde8:	blx	r6
   3fdea:	cmp	r0, #0
   3fdec:	bne.w	3ff14 <error@@Base+0x10a10>
   3fdf0:	ldr	r2, [sp, #16]
   3fdf2:	ldrb	r3, [r2, #0]
   3fdf4:	cbz	r3, 3fe1c <error@@Base+0x10918>
   3fdf6:	mov	r0, r2
   3fdf8:	mov	sl, r2
   3fdfa:	blx	6578 <strlen@plt>
   3fdfe:	ldr.w	r6, [r8, #76]	; 0x4c
   3fe02:	mov	r2, sl
   3fe04:	movs	r1, #1
   3fe06:	mov	r3, r0
   3fe08:	ldr	r0, [sp, #48]	; 0x30
   3fe0a:	blx	r6
   3fe0c:	bics.w	r3, r0, #256	; 0x100
   3fe10:	itt	eq
   3fe12:	moveq	r3, #1
   3fe14:	streq.w	r3, [r7, #164]	; 0xa4
   3fe18:	bne.w	4008e <error@@Base+0x10b8a>
   3fe1c:	ldr	r3, [sp, #48]	; 0x30
   3fe1e:	str.w	r3, [r7, #160]	; 0xa0
   3fe22:	ldr	r7, [sp, #32]
   3fe24:	mov	r2, r7
   3fe26:	cbz	r7, 3fe62 <error@@Base+0x1095e>
   3fe28:	ldr.w	r8, [sp, #36]	; 0x24
   3fe2c:	add	r6, sp, #40	; 0x28
   3fe2e:	mov	r1, fp
   3fe30:	mov	r0, r4
   3fe32:	str	r6, [sp, #0]
   3fe34:	mov	r3, r8
   3fe36:	bl	3eb94 <error@@Base+0xf690>
   3fe3a:	mov	r3, r8
   3fe3c:	mov	r2, r7
   3fe3e:	mov	r1, fp
   3fe40:	mov	r0, r4
   3fe42:	str	r6, [sp, #0]
   3fe44:	bl	3f674 <error@@Base+0x10170>
   3fe48:	ldr	r3, [sp, #40]	; 0x28
   3fe4a:	cbnz	r3, 3fe62 <error@@Base+0x1095e>
   3fe4c:	ldr	r1, [r4, #96]	; 0x60
   3fe4e:	add	r1, r5
   3fe50:	ldr.w	r3, [r1, #164]	; 0xa4
   3fe54:	cbnz	r3, 3fe62 <error@@Base+0x1095e>
   3fe56:	ldr	r3, [pc, #716]	; (40124 <error@@Base+0x10c20>)
   3fe58:	add	r3, pc
   3fe5a:	ldr	r3, [r3, #0]
   3fe5c:	cmp	r3, #0
   3fe5e:	bne.w	400b2 <error@@Base+0x10bae>
   3fe62:	ldr	r3, [r4, #88]	; 0x58
   3fe64:	add.w	fp, fp, #1
   3fe68:	cmp	fp, r3
   3fe6a:	bcs.w	40008 <error@@Base+0x10b04>
   3fe6e:	ldr	r3, [r4, #96]	; 0x60
   3fe70:	movs	r5, #168	; 0xa8
   3fe72:	ldr	r0, [r4, #92]	; 0x5c
   3fe74:	mul.w	r5, r5, fp
   3fe78:	ldr	r2, [sp, #44]	; 0x2c
   3fe7a:	mov.w	r1, fp, lsl #2
   3fe7e:	ldr.w	r0, [r0, fp, lsl #2]
   3fe82:	str	r1, [sp, #24]
   3fe84:	add.w	r8, r3, r5
   3fe88:	ldr	r2, [r2, #28]
   3fe8a:	mov	r1, r8
   3fe8c:	blx	r2
   3fe8e:	mov	r6, r0
   3fe90:	cmp	r0, #0
   3fe92:	bne.w	3ffd4 <error@@Base+0x10ad0>
   3fe96:	ldr.w	r2, [r8, #96]	; 0x60
   3fe9a:	lsls	r3, r2, #21
   3fe9c:	bpl.w	3ffc2 <error@@Base+0x10abe>
   3fea0:	add.w	sl, r8, #32
   3fea4:	add.w	r7, r8, #64	; 0x40
   3fea8:	mov	r0, r8
   3feaa:	movs	r1, #32
   3feac:	bl	3e790 <error@@Base+0xf28c>
   3feb0:	mov	r0, sl
   3feb2:	movs	r1, #32
   3feb4:	add.w	r3, r8, #80	; 0x50
   3feb8:	str	r3, [sp, #28]
   3feba:	bl	3e790 <error@@Base+0xf28c>
   3febe:	mov	r0, r7
   3fec0:	movs	r1, #16
   3fec2:	bl	3e790 <error@@Base+0xf28c>
   3fec6:	ldr	r0, [sp, #28]
   3fec8:	movs	r1, #16
   3feca:	bl	3e790 <error@@Base+0xf28c>
   3fece:	ldr.w	r1, [r8, #96]	; 0x60
   3fed2:	mov	r3, r8
   3fed4:	str	r7, [sp, #4]
   3fed6:	mov	r2, fp
   3fed8:	str.w	sl, [sp]
   3fedc:	str	r1, [sp, #12]
   3fede:	mov	r1, r9
   3fee0:	str	r0, [sp, #8]
   3fee2:	vmov	r0, s16
   3fee6:	bl	2f638 <error@@Base+0x134>
   3feea:	ldr	r7, [r4, #96]	; 0x60
   3feec:	ldr.w	r8, [r4, #8]
   3fef0:	add	r7, r5
   3fef2:	ldr	r3, [r7, #96]	; 0x60
   3fef4:	ands.w	r3, r3, #4
   3fef8:	bne.w	3fdba <error@@Base+0x108b6>
   3fefc:	ldr	r1, [r4, #92]	; 0x5c
   3fefe:	add	r6, sp, #48	; 0x30
   3ff00:	ldr	r0, [sp, #24]
   3ff02:	mov	r2, r3
   3ff04:	ldr	r0, [r1, r0]
   3ff06:	movs	r1, #6
   3ff08:	str	r6, [sp, #0]
   3ff0a:	ldr.w	r6, [r8, #52]	; 0x34
   3ff0e:	blx	r6
   3ff10:	cmp	r0, #0
   3ff12:	beq.n	3fe1c <error@@Base+0x10918>
   3ff14:	mov	r1, r0
   3ff16:	ldr	r0, [pc, #528]	; (40128 <error@@Base+0x10c24>)
   3ff18:	add	r0, pc
   3ff1a:	bl	2f504 <error@@Base>
   3ff1e:	b.n	3fe62 <error@@Base+0x1095e>
   3ff20:	blx	5810 <dlerror@plt>
   3ff24:	mov	r1, r5
   3ff26:	mov	r2, r0
   3ff28:	ldr	r0, [pc, #512]	; (4012c <error@@Base+0x10c28>)
   3ff2a:	add	r0, pc
   3ff2c:	bl	2f504 <error@@Base>
   3ff30:	b.n	3fc7e <error@@Base+0x1077a>
   3ff32:	blx	5810 <dlerror@plt>
   3ff36:	mov.w	r7, #4294967295	; 0xffffffff
   3ff3a:	mov	r1, r0
   3ff3c:	ldr	r0, [pc, #496]	; (40130 <error@@Base+0x10c2c>)
   3ff3e:	add	r0, pc
   3ff40:	bl	2f504 <error@@Base>
   3ff44:	mov	r0, r6
   3ff46:	blx	5b54 <dlclose@plt+0x4>
   3ff4a:	b.n	3fc82 <error@@Base+0x1077e>
   3ff4c:	mov	r2, r0
   3ff4e:	ldr	r0, [pc, #484]	; (40134 <error@@Base+0x10c30>)
   3ff50:	mov	r1, r5
   3ff52:	mov.w	r7, #4294967295	; 0xffffffff
   3ff56:	add	r0, pc
   3ff58:	bl	2f504 <error@@Base>
   3ff5c:	ldr	r3, [sp, #44]	; 0x2c
   3ff5e:	movs	r0, #0
   3ff60:	ldr	r3, [r3, #8]
   3ff62:	blx	r3
   3ff64:	cbnz	r0, 3ff80 <error@@Base+0x10a7c>
   3ff66:	ldr	r0, [r4, #0]
   3ff68:	blx	5904 <free@plt+0x4>
   3ff6c:	ldr	r0, [r4, #92]	; 0x5c
   3ff6e:	blx	5904 <free@plt+0x4>
   3ff72:	ldr	r0, [r4, #96]	; 0x60
   3ff74:	blx	5904 <free@plt+0x4>
   3ff78:	mov	r0, r4
   3ff7a:	blx	5904 <free@plt+0x4>
   3ff7e:	b.n	3ff44 <error@@Base+0x10a40>
   3ff80:	mov	r2, r0
   3ff82:	ldr	r0, [pc, #436]	; (40138 <error@@Base+0x10c34>)
   3ff84:	mov	r1, r5
   3ff86:	add	r0, pc
   3ff88:	bl	2f504 <error@@Base>
   3ff8c:	b.n	3ff66 <error@@Base+0x10a62>
   3ff8e:	ldr	r0, [pc, #428]	; (4013c <error@@Base+0x10c38>)
   3ff90:	mov	r1, r5
   3ff92:	mov.w	r7, #4294967295	; 0xffffffff
   3ff96:	add	r0, pc
   3ff98:	bl	2f504 <error@@Base>
   3ff9c:	b.n	3ff66 <error@@Base+0x10a62>
   3ff9e:	mov	r2, r0
   3ffa0:	ldr	r0, [pc, #412]	; (40140 <error@@Base+0x10c3c>)
   3ffa2:	mov	r1, r5
   3ffa4:	mov.w	r7, #4294967295	; 0xffffffff
   3ffa8:	add	r0, pc
   3ffaa:	bl	2f504 <error@@Base>
   3ffae:	b.n	3ff66 <error@@Base+0x10a62>
   3ffb0:	mov	r2, r0
   3ffb2:	ldr	r0, [pc, #400]	; (40144 <error@@Base+0x10c40>)
   3ffb4:	mov	r1, r5
   3ffb6:	mov.w	r7, #4294967295	; 0xffffffff
   3ffba:	add	r0, pc
   3ffbc:	bl	2f504 <error@@Base>
   3ffc0:	b.n	3ff5c <error@@Base+0x10a58>
   3ffc2:	ldr	r0, [pc, #388]	; (40148 <error@@Base+0x10c44>)
   3ffc4:	mov	r3, fp
   3ffc6:	vmov	r1, s17
   3ffca:	mov	r2, r9
   3ffcc:	add	r0, pc
   3ffce:	bl	2f68c <error@@Base+0x188>
   3ffd2:	b.n	3fe62 <error@@Base+0x1095e>
   3ffd4:	mov	r3, r0
   3ffd6:	ldr	r0, [pc, #372]	; (4014c <error@@Base+0x10c48>)
   3ffd8:	mov	r2, fp
   3ffda:	mov	r1, r9
   3ffdc:	add	r0, pc
   3ffde:	bl	2f504 <error@@Base>
   3ffe2:	b.n	3fe62 <error@@Base+0x1095e>
   3ffe4:	ldr	r0, [r4, #92]	; 0x5c
   3ffe6:	mov	r3, r6
   3ffe8:	mov	r2, r6
   3ffea:	ldr	r6, [sp, #24]
   3ffec:	movs	r1, #6
   3ffee:	ldr	r0, [r0, r6]
   3fff0:	add	r6, sp, #48	; 0x30
   3fff2:	str	r6, [sp, #0]
   3fff4:	ldr.w	r6, [r8, #52]	; 0x34
   3fff8:	blx	r6
   3fffa:	cmp	r0, #0
   3fffc:	bne.n	3ff14 <error@@Base+0x10a10>
   3fffe:	ldr	r3, [sp, #16]
   40000:	cmp	r3, #0
   40002:	bne.w	3fdf0 <error@@Base+0x108ec>
   40006:	b.n	3fe1c <error@@Base+0x10918>
   40008:	mov	r5, r9
   4000a:	ldr	r2, [pc, #324]	; (40150 <error@@Base+0x10c4c>)
   4000c:	movs	r3, #0
   4000e:	ldr	r0, [sp, #20]
   40010:	movs	r1, #1
   40012:	str	r3, [r4, #108]	; 0x6c
   40014:	add.w	r3, r4, #108	; 0x6c
   40018:	ldr	r6, [r0, r2]
   4001a:	ldr	r2, [r6, #4]
   4001c:	str	r2, [r4, #112]	; 0x70
   4001e:	str	r4, [r2, #0]
   40020:	str	r3, [r6, #4]
   40022:	ldr	r0, [r4, #104]	; 0x68
   40024:	bl	54314 <mkdtemp@@Base+0x2338>
   40028:	ldr	r7, [sp, #40]	; 0x28
   4002a:	cmp	r7, #0
   4002c:	str	r0, [r4, #104]	; 0x68
   4002e:	bgt.w	3fc82 <error@@Base+0x1077e>
   40032:	ldrd	r3, r2, [r4, #108]	; 0x6c
   40036:	cbz	r3, 40064 <error@@Base+0x10b60>
   40038:	str	r2, [r3, #112]	; 0x70
   4003a:	ldrd	r3, r2, [r4, #108]	; 0x6c
   4003e:	mov	r0, r4
   40040:	str	r3, [r2, #0]
   40042:	bl	3e870 <error@@Base+0xf36c>
   40046:	mov	r0, r4
   40048:	bl	3e8f4 <error@@Base+0xf3f0>
   4004c:	cmp	r7, #0
   4004e:	bne.w	3fc82 <error@@Base+0x1077e>
   40052:	ldr	r1, [pc, #256]	; (40154 <error@@Base+0x10c50>)
   40054:	mov	r2, r5
   40056:	ldr	r0, [pc, #256]	; (40158 <error@@Base+0x10c54>)
   40058:	add	r1, pc
   4005a:	add	r0, pc
   4005c:	adds	r1, #192	; 0xc0
   4005e:	bl	2f638 <error@@Base+0x134>
   40062:	b.n	3fc82 <error@@Base+0x1077e>
   40064:	str	r2, [r6, #4]
   40066:	b.n	4003e <error@@Base+0x10b3a>
   40068:	ldr	r1, [pc, #240]	; (4015c <error@@Base+0x10c58>)
   4006a:	mov	r2, r5
   4006c:	ldr	r0, [pc, #240]	; (40160 <error@@Base+0x10c5c>)
   4006e:	mvn.w	r7, #2
   40072:	add	r1, pc
   40074:	add	r0, pc
   40076:	adds	r1, #164	; 0xa4
   40078:	bl	2f638 <error@@Base+0x134>
   4007c:	b.n	3ff5c <error@@Base+0x10a58>
   4007e:	mov	r1, r0
   40080:	ldr	r0, [pc, #224]	; (40164 <error@@Base+0x10c60>)
   40082:	mov.w	r7, #4294967295	; 0xffffffff
   40086:	add	r0, pc
   40088:	bl	2f504 <error@@Base>
   4008c:	b.n	3ff5c <error@@Base+0x10a58>
   4008e:	mov	r1, r0
   40090:	ldr	r0, [pc, #212]	; (40168 <error@@Base+0x10c64>)
   40092:	add	r0, pc
   40094:	bl	2f504 <error@@Base>
   40098:	ldr.w	r3, [r8, #56]	; 0x38
   4009c:	ldr	r0, [sp, #48]	; 0x30
   4009e:	blx	r3
   400a0:	cmp	r0, #0
   400a2:	beq.w	3fe62 <error@@Base+0x1095e>
   400a6:	mov	r1, r0
   400a8:	ldr	r0, [pc, #192]	; (4016c <error@@Base+0x10c68>)
   400aa:	add	r0, pc
   400ac:	bl	2f504 <error@@Base>
   400b0:	b.n	3fe62 <error@@Base+0x1095e>
   400b2:	movs	r2, #1
   400b4:	mov	r0, r4
   400b6:	bl	3e5b8 <error@@Base+0xf0b4>
   400ba:	cmp	r0, #0
   400bc:	blt.n	400e0 <error@@Base+0x10bdc>
   400be:	ldr	r7, [sp, #36]	; 0x24
   400c0:	mov	r1, fp
   400c2:	ldr	r5, [sp, #32]
   400c4:	mov	r0, r4
   400c6:	str	r6, [sp, #0]
   400c8:	mov	r3, r7
   400ca:	mov	r2, r5
   400cc:	bl	3eb94 <error@@Base+0xf690>
   400d0:	mov	r3, r7
   400d2:	mov	r2, r5
   400d4:	mov	r1, fp
   400d6:	mov	r0, r4
   400d8:	str	r6, [sp, #0]
   400da:	bl	3f674 <error@@Base+0x10170>
   400de:	b.n	3fe62 <error@@Base+0x1095e>
   400e0:	ldr	r0, [pc, #140]	; (40170 <error@@Base+0x10c6c>)
   400e2:	add	r0, pc
   400e4:	bl	2f504 <error@@Base>
   400e8:	b.n	3fe62 <error@@Base+0x1095e>
   400ea:	ldr	r0, [pc, #136]	; (40174 <error@@Base+0x10c70>)
   400ec:	add	r0, pc
   400ee:	bl	2f504 <error@@Base>
   400f2:	b.n	3fe62 <error@@Base+0x1095e>
   400f4:	blx	620c <__stack_chk_fail@plt>
   400f8:	lsls	r4, r3, #25
   400fa:	movs	r0, r0
   400fc:	ldrb	r6, [r1, r1]
   400fe:	movs	r5, r0
   40100:	ldrb	r6, [r7, r0]
   40102:	movs	r5, r0
   40104:	ldr	r7, [pc, #464]	; (402d8 <error@@Base+0x10dd4>)
   40106:	movs	r2, r0
   40108:	ldr	r4, [pc, #424]	; (402b4 <error@@Base+0x10db0>)
   4010a:	movs	r2, r0
   4010c:	ldrh	r6, [r6, r7]
   4010e:	movs	r5, r0
   40110:	ldr	r4, [pc, #400]	; (402a4 <error@@Base+0x10da0>)
   40112:	movs	r2, r0
   40114:	ldr	r4, [pc, #648]	; (403a0 <error@@Base+0x10e9c>)
   40116:	movs	r2, r0
   40118:	ldr	r6, [pc, #272]	; (4022c <error@@Base+0x10d28>)
   4011a:	movs	r2, r0
   4011c:	ldr	r5, [pc, #440]	; (402d8 <error@@Base+0x10dd4>)
   4011e:	movs	r2, r0
   40120:	strb	r0, [r2, #27]
   40122:	movs	r5, r0
   40124:	strb	r4, [r6, #24]
   40126:	movs	r5, r0
   40128:	ldr	r4, [pc, #416]	; (402cc <error@@Base+0x10dc8>)
   4012a:	movs	r2, r0
   4012c:	ldr	r1, [pc, #872]	; (40498 <error@@Base+0x10f94>)
   4012e:	movs	r2, r0
   40130:	ldr	r1, [pc, #968]	; (404fc <error@@Base+0x10ff8>)
   40132:	movs	r2, r0
   40134:	ldr	r2, [pc, #360]	; (402a0 <error@@Base+0x10d9c>)
   40136:	movs	r2, r0
   40138:	ldr	r4, [pc, #88]	; (40194 <error@@Base+0x10c90>)
   4013a:	movs	r2, r0
   4013c:	ldr	r1, [pc, #760]	; (40438 <error@@Base+0x10f34>)
   4013e:	movs	r2, r0
   40140:	ldr	r1, [pc, #880]	; (404b4 <error@@Base+0x10fb0>)
   40142:	movs	r2, r0
   40144:	ldr	r2, [pc, #776]	; (40450 <error@@Base+0x10f4c>)
   40146:	movs	r2, r0
   40148:	ldr	r3, [pc, #64]	; (4018c <error@@Base+0x10c88>)
   4014a:	movs	r2, r0
   4014c:	ldr	r2, [pc, #816]	; (40480 <error@@Base+0x10f7c>)
   4014e:	movs	r2, r0
   40150:	lsls	r0, r4, #28
   40152:	movs	r0, r0
   40154:	ldr	r3, [pc, #576]	; (40398 <error@@Base+0x10e94>)
   40156:	movs	r2, r0
   40158:	ldr	r3, [pc, #424]	; (40304 <error@@Base+0x10e00>)
   4015a:	movs	r2, r0
   4015c:	ldr	r3, [pc, #472]	; (40338 <error@@Base+0x10e34>)
   4015e:	movs	r2, r0
   40160:	ldr	r1, [pc, #912]	; (404f4 <error@@Base+0x10ff0>)
   40162:	movs	r2, r0
   40164:	ldr	r1, [pc, #728]	; (40440 <error@@Base+0x10f3c>)
   40166:	movs	r2, r0
   40168:	cmp	r6, r0
   4016a:	movs	r2, r0
   4016c:	muls	r2, r2
   4016e:	movs	r2, r0
   40170:	cmp	sl, r4
   40172:	movs	r2, r0
   40174:	ldr	r2, [pc, #528]	; (40388 <error@@Base+0x10e84>)
   40176:	movs	r2, r0
   40178:	cmp	r2, #64	; 0x40
   4017a:	bne.n	4019e <error@@Base+0x10c9a>
   4017c:	push	{r3, r4, r5, lr}
   4017e:	mov.w	r2, #256	; 0x100
   40182:	mov	r4, r0
   40184:	mov	r5, r1
   40186:	bl	48624 <error@@Base+0x19120>
   4018a:	add.w	r0, r4, #64	; 0x40
   4018e:	add.w	r1, r5, #32
   40192:	mov.w	r2, #256	; 0x100
   40196:	bl	48624 <error@@Base+0x19120>
   4019a:	movs	r0, #0
   4019c:	pop	{r3, r4, r5, pc}
   4019e:	mvn.w	r0, #9
   401a2:	bx	lr
   401a4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   401a8:	mov	r4, r0
   401aa:	vpush	{d8}
   401ae:	mov	sl, r1
   401b0:	ldr	r6, [pc, #356]	; (40318 <error@@Base+0x10e14>)
   401b2:	mov.w	r9, #0
   401b6:	ldr.w	ip, [pc, #356]	; 4031c <error@@Base+0x10e18>
   401ba:	add	r6, pc
   401bc:	sub	sp, #84	; 0x54
   401be:	add	ip, pc
   401c0:	ldrd	r0, r1, [r6]
   401c4:	mov	r6, r2
   401c6:	str	r6, [sp, #0]
   401c8:	mov	r6, r3
   401ca:	ldr	r3, [pc, #340]	; (40320 <error@@Base+0x10e1c>)
   401cc:	add.w	fp, sp, #20
   401d0:	add	r5, sp, #44	; 0x2c
   401d2:	add.w	r8, sp, #12
   401d6:	stmia.w	fp, {r0, r1}
   401da:	movs	r2, #32
   401dc:	ldr.w	r3, [ip, r3]
   401e0:	mov	r1, r9
   401e2:	ldr	r7, [sp, #140]	; 0x8c
   401e4:	mov	r0, r5
   401e6:	ldr	r3, [r3, #0]
   401e8:	str	r3, [sp, #76]	; 0x4c
   401ea:	mov.w	r3, #0
   401ee:	blx	5d94 <memset@plt>
   401f2:	mov	r0, r4
   401f4:	mov	r1, r8
   401f6:	mov	r2, r9
   401f8:	rev.w	r3, sl
   401fc:	strd	r9, r3, [sp, #12]
   40200:	bl	48674 <error@@Base+0x19170>
   40204:	movs	r3, #32
   40206:	mov	r0, r4
   40208:	mov	r2, r5
   4020a:	mov	r1, r5
   4020c:	bl	4868c <error@@Base+0x19188>
   40210:	ldr	r3, [sp, #132]	; 0x84
   40212:	cmp	r7, #0
   40214:	beq.n	402a2 <error@@Base+0x10d9e>
   40216:	ldr	r2, [sp, #132]	; 0x84
   40218:	adds	r7, r6, r3
   4021a:	ldr	r3, [sp, #0]
   4021c:	add.w	sl, r3, r2
   40220:	cbz	r2, 4023c <error@@Base+0x10d38>
   40222:	add.w	r0, r4, #64	; 0x40
   40226:	mov	r2, r9
   40228:	mov	r1, r8
   4022a:	str	r0, [sp, #4]
   4022c:	bl	48674 <error@@Base+0x19170>
   40230:	ldr	r3, [sp, #132]	; 0x84
   40232:	ldr	r2, [sp, #0]
   40234:	mov	r1, r6
   40236:	ldr	r0, [sp, #4]
   40238:	bl	4868c <error@@Base+0x19188>
   4023c:	mov	r2, fp
   4023e:	mov	r1, r8
   40240:	mov	r0, r4
   40242:	add.w	r9, sp, #28
   40246:	bl	48674 <error@@Base+0x19170>
   4024a:	mov	r1, r7
   4024c:	ldr	r3, [sp, #128]	; 0x80
   4024e:	mov	r2, sl
   40250:	mov	r0, r4
   40252:	movs	r7, #0
   40254:	bl	4868c <error@@Base+0x19188>
   40258:	ldrd	r2, r3, [sp, #128]	; 0x80
   4025c:	ldr	r1, [sp, #0]
   4025e:	adds	r2, r3, r2
   40260:	mov	r3, r5
   40262:	adds	r0, r1, r2
   40264:	bl	47ecc <error@@Base+0x189c8>
   40268:	movs	r2, #16
   4026a:	mov	r0, r9
   4026c:	mov	r1, r2
   4026e:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   40272:	movs	r2, #8
   40274:	mov	r1, r2
   40276:	mov	r0, r8
   40278:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4027c:	movs	r2, #32
   4027e:	mov	r1, r2
   40280:	mov	r0, r5
   40282:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   40286:	ldr	r2, [pc, #156]	; (40324 <error@@Base+0x10e20>)
   40288:	ldr	r3, [pc, #148]	; (40320 <error@@Base+0x10e1c>)
   4028a:	add	r2, pc
   4028c:	ldr	r3, [r2, r3]
   4028e:	ldr	r2, [r3, #0]
   40290:	ldr	r3, [sp, #76]	; 0x4c
   40292:	eors	r2, r3
   40294:	bne.n	402f6 <error@@Base+0x10df2>
   40296:	mov	r0, r7
   40298:	add	sp, #84	; 0x54
   4029a:	vpop	{d8}
   4029e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   402a2:	ldr	r2, [sp, #128]	; 0x80
   402a4:	add.w	r9, sp, #28
   402a8:	mov	r1, r6
   402aa:	adds	r2, r3, r2
   402ac:	mov	r0, r9
   402ae:	adds	r7, r6, r2
   402b0:	mov	r3, r5
   402b2:	bl	47ecc <error@@Base+0x189c8>
   402b6:	mov	r0, r9
   402b8:	mov	r1, r7
   402ba:	movs	r2, #16
   402bc:	bl	5299c <mkdtemp@@Base+0x9c0>
   402c0:	mov	r7, r0
   402c2:	cbnz	r0, 402f0 <error@@Base+0x10dec>
   402c4:	ldr	r3, [sp, #132]	; 0x84
   402c6:	ldr	r2, [sp, #132]	; 0x84
   402c8:	add.w	sl, r6, r3
   402cc:	ldr	r3, [sp, #0]
   402ce:	add	r3, r2
   402d0:	vmov	s16, r3
   402d4:	cbnz	r2, 402fa <error@@Base+0x10df6>
   402d6:	mov	r2, fp
   402d8:	mov	r1, r8
   402da:	mov	r0, r4
   402dc:	bl	48674 <error@@Base+0x19170>
   402e0:	vmov	r2, s16
   402e4:	ldr	r3, [sp, #128]	; 0x80
   402e6:	mov	r1, sl
   402e8:	mov	r0, r4
   402ea:	bl	4868c <error@@Base+0x19188>
   402ee:	b.n	40268 <error@@Base+0x10d64>
   402f0:	mvn.w	r7, #29
   402f4:	b.n	40268 <error@@Base+0x10d64>
   402f6:	blx	620c <__stack_chk_fail@plt>
   402fa:	add.w	r0, r4, #64	; 0x40
   402fe:	mov	r2, r7
   40300:	mov	r1, r8
   40302:	str	r0, [sp, #4]
   40304:	bl	48674 <error@@Base+0x19170>
   40308:	ldr	r3, [sp, #132]	; 0x84
   4030a:	ldr	r2, [sp, #0]
   4030c:	mov	r1, r6
   4030e:	ldr	r0, [sp, #4]
   40310:	bl	4868c <error@@Base+0x19188>
   40314:	b.n	402d6 <error@@Base+0x10dd2>
   40316:	nop
   40318:	ldr	r3, [pc, #8]	; (40324 <error@@Base+0x10e20>)
   4031a:	movs	r2, r0
   4031c:	ldrsb	r2, [r0, r3]
   4031e:	movs	r5, r0
   40320:	lsls	r4, r3, #25
   40322:	movs	r0, r0
   40324:	strb	r6, [r6, r7]
   40326:	movs	r5, r0
   40328:	push	{r4, r5, r6, r7, lr}
   4032a:	mov	r5, r2
   4032c:	sub	sp, #28
   4032e:	ldr	r2, [pc, #96]	; (40390 <error@@Base+0x10e8c>)
   40330:	mov	r7, r3
   40332:	ldr	r3, [pc, #96]	; (40394 <error@@Base+0x10e90>)
   40334:	add	r2, pc
   40336:	ldr	r4, [sp, #48]	; 0x30
   40338:	ldr	r3, [r2, r3]
   4033a:	cmp	r4, #3
   4033c:	ldr	r3, [r3, #0]
   4033e:	str	r3, [sp, #20]
   40340:	mov.w	r3, #0
   40344:	bls.n	40384 <error@@Base+0x10e80>
   40346:	movs	r4, #0
   40348:	adds	r0, #64	; 0x40
   4034a:	mov	r6, r1
   4034c:	mov	r2, r4
   4034e:	add	r1, sp, #12
   40350:	str	r0, [sp, #4]
   40352:	rev	r5, r5
   40354:	strd	r4, r5, [sp, #12]
   40358:	bl	48674 <error@@Base+0x19170>
   4035c:	ldr	r0, [sp, #4]
   4035e:	movs	r3, #4
   40360:	add	r2, sp, #8
   40362:	mov	r1, r7
   40364:	bl	4868c <error@@Base+0x19188>
   40368:	ldr	r3, [sp, #8]
   4036a:	mov	r0, r4
   4036c:	rev	r3, r3
   4036e:	str	r3, [r6, #0]
   40370:	ldr	r2, [pc, #36]	; (40398 <error@@Base+0x10e94>)
   40372:	ldr	r3, [pc, #32]	; (40394 <error@@Base+0x10e90>)
   40374:	add	r2, pc
   40376:	ldr	r3, [r2, r3]
   40378:	ldr	r2, [r3, #0]
   4037a:	ldr	r3, [sp, #20]
   4037c:	eors	r2, r3
   4037e:	bne.n	4038a <error@@Base+0x10e86>
   40380:	add	sp, #28
   40382:	pop	{r4, r5, r6, r7, pc}
   40384:	mvn.w	r0, #2
   40388:	b.n	40370 <error@@Base+0x10e6c>
   4038a:	blx	620c <__stack_chk_fail@plt>
   4038e:	nop
   40390:	strb	r4, [r1, r5]
   40392:	movs	r5, r0
   40394:	lsls	r4, r3, #25
   40396:	movs	r0, r0
   40398:	strb	r4, [r1, r4]
   4039a:	movs	r5, r0
   4039c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   403a0:	mov	r7, r1
   403a2:	ldr	r1, [pc, #308]	; (404d8 <error@@Base+0x10fd4>)
   403a4:	mov	r8, r3
   403a6:	ldr	r3, [pc, #308]	; (404dc <error@@Base+0x10fd8>)
   403a8:	sub	sp, #36	; 0x24
   403aa:	add	r1, pc
   403ac:	mov	r4, r0
   403ae:	ldr.w	sl, [sp, #72]	; 0x48
   403b2:	mov	r6, r2
   403b4:	ldr	r3, [r1, r3]
   403b6:	ldr	r3, [r3, #0]
   403b8:	str	r3, [sp, #28]
   403ba:	mov.w	r3, #0
   403be:	cbz	r2, 403c4 <error@@Base+0x10ec0>
   403c0:	movs	r3, #0
   403c2:	str	r3, [r2, #0]
   403c4:	cbz	r7, 403ca <error@@Base+0x10ec6>
   403c6:	movs	r3, #0
   403c8:	str	r3, [r7, #0]
   403ca:	cmp	r4, #0
   403cc:	beq.n	404c6 <error@@Base+0x10fc2>
   403ce:	ldr	r0, [r4, #0]
   403d0:	bl	1ece4 <__read_chk@plt+0x18280>
   403d4:	cmp	r0, #3
   403d6:	bne.n	404c6 <error@@Base+0x10fc2>
   403d8:	ldr.w	r9, [r4, #24]
   403dc:	movw	r4, #65470	; 0xffbe
   403e0:	movt	r4, #32767	; 0x7fff
   403e4:	cmp	sl, r4
   403e6:	ite	ls
   403e8:	movls	r4, #0
   403ea:	movhi	r4, #1
   403ec:	cmp.w	r9, #0
   403f0:	it	eq
   403f2:	moveq	r4, #1
   403f4:	cmp	r4, #0
   403f6:	bne.n	404c6 <error@@Base+0x10fc2>
   403f8:	add.w	fp, sl, #64	; 0x40
   403fc:	strd	fp, r4, [sp, #16]
   40400:	mov	r0, fp
   40402:	blx	656c <malloc@plt>
   40406:	mov	r5, r0
   40408:	cmp	r0, #0
   4040a:	beq.n	404cc <error@@Base+0x10fc8>
   4040c:	mov	r2, r8
   4040e:	str.w	r9, [sp, #8]
   40412:	mov	r8, sl
   40414:	mov.w	r9, #0
   40418:	add	r1, sp, #16
   4041a:	strd	r8, r9, [sp]
   4041e:	bl	40c08 <error@@Base+0x11704>
   40422:	cbnz	r0, 40434 <error@@Base+0x10f30>
   40424:	ldrd	r2, r3, [sp, #16]
   40428:	cmp	r9, r3
   4042a:	it	eq
   4042c:	cmpeq	sl, r2
   4042e:	it	cs
   40430:	movcs	r4, r0
   40432:	bcc.n	40468 <error@@Base+0x10f64>
   40434:	mvn.w	r8, #9
   40438:	mov	r0, r4
   4043a:	bl	1dd04 <__read_chk@plt+0x172a0>
   4043e:	mov	r0, r5
   40440:	mov	r1, fp
   40442:	mov.w	r2, #4294967295	; 0xffffffff
   40446:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4044a:	mov	r0, r5
   4044c:	blx	5904 <free@plt+0x4>
   40450:	ldr	r2, [pc, #140]	; (404e0 <error@@Base+0x10fdc>)
   40452:	ldr	r3, [pc, #136]	; (404dc <error@@Base+0x10fd8>)
   40454:	add	r2, pc
   40456:	ldr	r3, [r2, r3]
   40458:	ldr	r2, [r3, #0]
   4045a:	ldr	r3, [sp, #28]
   4045c:	eors	r2, r3
   4045e:	bne.n	404d2 <error@@Base+0x10fce>
   40460:	mov	r0, r8
   40462:	add	sp, #36	; 0x24
   40464:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40468:	bl	1dbe8 <__read_chk@plt+0x17184>
   4046c:	mov	r4, r0
   4046e:	cbz	r0, 404c0 <error@@Base+0x10fbc>
   40470:	ldr	r1, [pc, #112]	; (404e4 <error@@Base+0x10fe0>)
   40472:	add	r1, pc
   40474:	bl	246ec <__read_chk@plt+0x1dc88>
   40478:	mov	r8, r0
   4047a:	cmp	r0, #0
   4047c:	bne.n	40438 <error@@Base+0x10f34>
   4047e:	ldr	r2, [sp, #16]
   40480:	mov	r1, r5
   40482:	mov	r0, r4
   40484:	sub.w	r2, r2, sl
   40488:	bl	24668 <__read_chk@plt+0x1dc04>
   4048c:	mov	r8, r0
   4048e:	cmp	r0, #0
   40490:	bne.n	40438 <error@@Base+0x10f34>
   40492:	mov	r0, r4
   40494:	bl	1dff8 <__read_chk@plt+0x17594>
   40498:	mov	r9, r0
   4049a:	cbz	r7, 404b6 <error@@Base+0x10fb2>
   4049c:	blx	656c <malloc@plt>
   404a0:	mov	sl, r0
   404a2:	str	r0, [r7, #0]
   404a4:	cbz	r0, 404c0 <error@@Base+0x10fbc>
   404a6:	mov	r0, r4
   404a8:	bl	1e0c0 <__read_chk@plt+0x1765c>
   404ac:	mov	r2, r9
   404ae:	mov	r1, r0
   404b0:	mov	r0, sl
   404b2:	blx	6524 <memcpy@plt+0x4>
   404b6:	cmp	r6, #0
   404b8:	beq.n	40438 <error@@Base+0x10f34>
   404ba:	str.w	r9, [r6]
   404be:	b.n	40438 <error@@Base+0x10f34>
   404c0:	mvn.w	r8, #1
   404c4:	b.n	40438 <error@@Base+0x10f34>
   404c6:	mvn.w	r8, #9
   404ca:	b.n	40450 <error@@Base+0x10f4c>
   404cc:	mvn.w	r8, #1
   404d0:	b.n	40450 <error@@Base+0x10f4c>
   404d2:	blx	620c <__stack_chk_fail@plt>
   404d6:	nop
   404d8:	strb	r6, [r2, r3]
   404da:	movs	r5, r0
   404dc:	lsls	r4, r3, #25
   404de:	movs	r0, r0
   404e0:	strb	r4, [r5, r0]
   404e2:	movs	r5, r0
   404e4:	bgt.n	40504 <error@@Base+0x11000>
   404e6:	movs	r1, r0
   404e8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   404ec:	mov	r7, r2
   404ee:	ldr	r2, [pc, #436]	; (406a4 <error@@Base+0x111a0>)
   404f0:	mov	fp, r3
   404f2:	ldr	r3, [pc, #436]	; (406a8 <error@@Base+0x111a4>)
   404f4:	sub	sp, #52	; 0x34
   404f6:	add	r2, pc
   404f8:	ldr	r3, [r2, r3]
   404fa:	movs	r2, #0
   404fc:	ldr	r3, [r3, #0]
   404fe:	str	r3, [sp, #44]	; 0x2c
   40500:	mov.w	r3, #0
   40504:	movs	r3, #0
   40506:	str	r3, [sp, #20]
   40508:	movs	r3, #0
   4050a:	strd	r2, r3, [sp, #32]
   4050e:	cmp	r0, #0
   40510:	beq.w	4065a <error@@Base+0x11156>
   40514:	mov	sl, r0
   40516:	ldr	r0, [r0, #0]
   40518:	mov	r5, r1
   4051a:	bl	1ece4 <__read_chk@plt+0x18280>
   4051e:	cmp	r0, #3
   40520:	bne.w	4065a <error@@Base+0x11156>
   40524:	ldr.w	r3, [sl, #28]
   40528:	cmp	r3, #0
   4052a:	beq.w	4065a <error@@Base+0x11156>
   4052e:	clz	r3, r5
   40532:	ldr	r2, [sp, #88]	; 0x58
   40534:	movw	r4, #65470	; 0xffbe
   40538:	movt	r4, #32767	; 0x7fff
   4053c:	lsrs	r3, r3, #5
   4053e:	cmp	r2, r4
   40540:	it	hi
   40542:	orrhi.w	r3, r3, #1
   40546:	cmp	r7, #0
   40548:	ite	ne
   4054a:	movne	r4, r3
   4054c:	moveq	r4, #1
   4054e:	cmp	r4, #0
   40550:	bne.w	4065a <error@@Base+0x11156>
   40554:	mov	r0, r5
   40556:	mov	r1, r7
   40558:	bl	1dc28 <__read_chk@plt+0x171c4>
   4055c:	mov	r5, r0
   4055e:	cmp	r0, #0
   40560:	beq.w	4067a <error@@Base+0x11176>
   40564:	mov	r2, r4
   40566:	add	r1, sp, #20
   40568:	bl	24064 <__read_chk@plt+0x1d600>
   4056c:	mov	r4, r0
   4056e:	cbz	r0, 40594 <error@@Base+0x11090>
   40570:	mov	r0, r5
   40572:	bl	1dd04 <__read_chk@plt+0x172a0>
   40576:	ldr	r0, [sp, #20]
   40578:	blx	5904 <free@plt+0x4>
   4057c:	ldr	r2, [pc, #300]	; (406ac <error@@Base+0x111a8>)
   4057e:	ldr	r3, [pc, #296]	; (406a8 <error@@Base+0x111a4>)
   40580:	add	r2, pc
   40582:	ldr	r3, [r2, r3]
   40584:	ldr	r2, [r3, #0]
   40586:	ldr	r3, [sp, #44]	; 0x2c
   40588:	eors	r2, r3
   4058a:	bne.n	40680 <error@@Base+0x1117c>
   4058c:	mov	r0, r4
   4058e:	add	sp, #52	; 0x34
   40590:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40594:	add	r2, sp, #28
   40596:	add	r1, sp, #24
   40598:	mov	r0, r5
   4059a:	bl	23f68 <__read_chk@plt+0x1d504>
   4059e:	mov	r4, r0
   405a0:	cmp	r0, #0
   405a2:	bne.n	40570 <error@@Base+0x1106c>
   405a4:	ldr	r0, [pc, #264]	; (406b0 <error@@Base+0x111ac>)
   405a6:	ldr	r1, [sp, #20]
   405a8:	add	r0, pc
   405aa:	blx	66f4 <strcmp@plt+0x4>
   405ae:	cbz	r0, 405b6 <error@@Base+0x110b2>
   405b0:	mvn.w	r4, #12
   405b4:	b.n	40570 <error@@Base+0x1106c>
   405b6:	mov	r0, r5
   405b8:	bl	1dff8 <__read_chk@plt+0x17594>
   405bc:	cmp	r0, #0
   405be:	bne.n	40660 <error@@Base+0x1115c>
   405c0:	ldr.w	r8, [sp, #28]
   405c4:	cmp.w	r8, #64	; 0x40
   405c8:	it	hi
   405ca:	mvnhi.w	r4, #3
   405ce:	bhi.n	40570 <error@@Base+0x1106c>
   405d0:	ldr	r3, [sp, #88]	; 0x58
   405d2:	str	r4, [sp, #36]	; 0x24
   405d4:	add.w	r6, r8, r3
   405d8:	str	r6, [sp, #32]
   405da:	mov	r0, r6
   405dc:	blx	656c <malloc@plt>
   405e0:	mov	r7, r0
   405e2:	cmp	r0, #0
   405e4:	beq.n	4069c <error@@Base+0x11198>
   405e6:	mov	r0, r6
   405e8:	blx	656c <malloc@plt>
   405ec:	mov	r9, r0
   405ee:	cmp	r0, #0
   405f0:	beq.n	40684 <error@@Base+0x11180>
   405f2:	ldr	r1, [sp, #24]
   405f4:	mov	r2, r8
   405f6:	mov	r0, r7
   405f8:	blx	6524 <memcpy@plt+0x4>
   405fc:	ldr	r2, [sp, #88]	; 0x58
   405fe:	mov	r1, fp
   40600:	add.w	r0, r7, r8
   40604:	blx	6524 <memcpy@plt+0x4>
   40608:	ldr.w	r3, [sl, #28]
   4060c:	add	r1, sp, #32
   4060e:	str	r4, [sp, #4]
   40610:	mov	r2, r7
   40612:	mov	r0, r9
   40614:	str	r6, [sp, #0]
   40616:	str	r3, [sp, #8]
   40618:	bl	40d8c <error@@Base+0x11888>
   4061c:	mov	r4, r0
   4061e:	cbnz	r0, 40666 <error@@Base+0x11162>
   40620:	ldrd	r0, r1, [sp, #32]
   40624:	mov.w	fp, #0
   40628:	ldr	r3, [sp, #88]	; 0x58
   4062a:	cmp	fp, r1
   4062c:	ite	eq
   4062e:	cmpeq	r3, r0
   40630:	mvnne.w	r4, #20
   40634:	mov	r1, r6
   40636:	mov.w	r2, #4294967295	; 0xffffffff
   4063a:	mov	r0, r7
   4063c:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   40640:	mov	r0, r7
   40642:	blx	5904 <free@plt+0x4>
   40646:	mov	r0, r9
   40648:	mov	r1, r6
   4064a:	mov.w	r2, #4294967295	; 0xffffffff
   4064e:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   40652:	mov	r0, r9
   40654:	blx	5904 <free@plt+0x4>
   40658:	b.n	40570 <error@@Base+0x1106c>
   4065a:	mvn.w	r4, #9
   4065e:	b.n	4057c <error@@Base+0x11078>
   40660:	mvn.w	r4, #22
   40664:	b.n	40570 <error@@Base+0x1106c>
   40666:	mov	r2, r0
   40668:	ldr	r1, [pc, #72]	; (406b4 <error@@Base+0x111b0>)
   4066a:	ldr	r0, [pc, #76]	; (406b8 <error@@Base+0x111b4>)
   4066c:	mvn.w	r4, #20
   40670:	add	r1, pc
   40672:	add	r0, pc
   40674:	bl	2f68c <error@@Base+0x188>
   40678:	b.n	40634 <error@@Base+0x11130>
   4067a:	mvn.w	r4, #1
   4067e:	b.n	4057c <error@@Base+0x11078>
   40680:	blx	620c <__stack_chk_fail@plt>
   40684:	mov	r0, r7
   40686:	mov	r1, r6
   40688:	mov.w	r2, #4294967295	; 0xffffffff
   4068c:	mvn.w	r4, #1
   40690:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   40694:	mov	r0, r7
   40696:	blx	5904 <free@plt+0x4>
   4069a:	b.n	40570 <error@@Base+0x1106c>
   4069c:	mvn.w	r4, #1
   406a0:	b.n	40570 <error@@Base+0x1106c>
   406a2:	nop
   406a4:	strh	r2, [r1, r6]
   406a6:	movs	r5, r0
   406a8:	lsls	r4, r3, #25
   406aa:	movs	r0, r0
   406ac:	strh	r0, [r0, r4]
   406ae:	movs	r5, r0
   406b0:	bge.n	40664 <error@@Base+0x11160>
   406b2:	movs	r1, r0
   406b4:	mov	r4, sl
   406b6:	movs	r2, r0
   406b8:	adds	r6, #206	; 0xce
   406ba:	movs	r2, r0
   406bc:	push	{r4, r5, r6, lr}
   406be:	mov	r6, r0
   406c0:	ldr	r4, [pc, #32]	; (406e4 <error@@Base+0x111e0>)
   406c2:	movs	r5, #0
   406c4:	ldr	r1, [pc, #32]	; (406e8 <error@@Base+0x111e4>)
   406c6:	add	r4, pc
   406c8:	add	r1, pc
   406ca:	b.n	406d6 <error@@Base+0x111d2>
   406cc:	ldr.w	r5, [r4, #16]!
   406d0:	adds	r3, r5, #1
   406d2:	beq.n	406e0 <error@@Base+0x111dc>
   406d4:	ldr	r1, [r4, #4]
   406d6:	mov	r0, r6
   406d8:	blx	5888 <strcasecmp@plt>
   406dc:	cmp	r0, #0
   406de:	bne.n	406cc <error@@Base+0x111c8>
   406e0:	mov	r0, r5
   406e2:	pop	{r4, r5, r6, pc}
   406e4:	str	r2, [r5, r0]
   406e6:	movs	r5, r0
   406e8:	mov	r0, r2
   406ea:	movs	r2, r0
   406ec:	cmp	r0, #4
   406ee:	bhi.n	40706 <error@@Base+0x11202>
   406f0:	ldr	r3, [pc, #24]	; (4070c <error@@Base+0x11208>)
   406f2:	lsls	r2, r0, #4
   406f4:	add	r3, pc
   406f6:	adds	r1, r3, r2
   406f8:	ldr	r3, [r3, r2]
   406fa:	cmp	r0, r3
   406fc:	bne.n	40706 <error@@Base+0x11202>
   406fe:	ldr	r0, [r1, #12]
   40700:	cbz	r0, 40708 <error@@Base+0x11204>
   40702:	ldr	r0, [r1, #4]
   40704:	bx	lr
   40706:	movs	r0, #0
   40708:	bx	lr
   4070a:	nop
   4070c:	ldr	r7, [pc, #1008]	; (40b00 <error@@Base+0x115fc>)
   4070e:	movs	r5, r0
   40710:	cmp	r0, #4
   40712:	bhi.n	4072a <error@@Base+0x11226>
   40714:	ldr	r3, [pc, #24]	; (40730 <error@@Base+0x1122c>)
   40716:	lsls	r2, r0, #4
   40718:	add	r3, pc
   4071a:	adds	r1, r3, r2
   4071c:	ldr	r3, [r3, r2]
   4071e:	cmp	r0, r3
   40720:	bne.n	4072a <error@@Base+0x11226>
   40722:	ldr	r0, [r1, #12]
   40724:	cbz	r0, 4072c <error@@Base+0x11228>
   40726:	ldr	r0, [r1, #8]
   40728:	bx	lr
   4072a:	movs	r0, #0
   4072c:	bx	lr
   4072e:	nop
   40730:	ldr	r7, [pc, #864]	; (40a94 <error@@Base+0x11590>)
   40732:	movs	r5, r0
   40734:	push	{r3, lr}
   40736:	ldr	r0, [r0, #4]
   40738:	blx	5eb0 <EVP_MD_CTX_md@plt>
   4073c:	ldmia.w	sp!, {r3, lr}
   40740:	b.w	5b60 <EVP_MD_block_size@plt>
   40744:	cmp	r0, #4
   40746:	push	{r4, r5, r6, lr}
   40748:	bhi.n	4078a <error@@Base+0x11286>
   4074a:	ldr	r3, [pc, #96]	; (407ac <error@@Base+0x112a8>)
   4074c:	lsls	r2, r0, #4
   4074e:	mov	r4, r0
   40750:	add	r3, pc
   40752:	adds	r1, r3, r2
   40754:	ldr	r3, [r3, r2]
   40756:	cmp	r0, r3
   40758:	bne.n	4078a <error@@Base+0x11286>
   4075a:	ldr	r6, [r1, #12]
   4075c:	cbz	r6, 4078a <error@@Base+0x11286>
   4075e:	movs	r1, #8
   40760:	movs	r0, #1
   40762:	blx	6460 <calloc@plt+0x4>
   40766:	mov	r5, r0
   40768:	cbz	r0, 4078a <error@@Base+0x11286>
   4076a:	str	r4, [r0, #0]
   4076c:	blx	6350 <EVP_MD_CTX_new@plt>
   40770:	mov	r4, r0
   40772:	str	r0, [r5, #4]
   40774:	cbz	r0, 407a2 <error@@Base+0x1129e>
   40776:	blx	r6
   40778:	movs	r2, #0
   4077a:	mov	r1, r0
   4077c:	mov	r0, r4
   4077e:	blx	5af0 <EVP_DigestInit_ex@plt>
   40782:	cmp	r0, #1
   40784:	bne.n	40790 <error@@Base+0x1128c>
   40786:	mov	r0, r5
   40788:	pop	{r4, r5, r6, pc}
   4078a:	movs	r5, #0
   4078c:	mov	r0, r5
   4078e:	pop	{r4, r5, r6, pc}
   40790:	ldr	r0, [r5, #4]
   40792:	blx	6754 <EVP_MD_CTX_free@plt>
   40796:	mov	r0, r5
   40798:	movs	r1, #8
   4079a:	movs	r5, #0
   4079c:	bl	5044c <__b64_pton@@Base+0x19f4>
   407a0:	b.n	40786 <error@@Base+0x11282>
   407a2:	mov	r0, r5
   407a4:	mov	r5, r4
   407a6:	blx	5904 <free@plt+0x4>
   407aa:	b.n	40786 <error@@Base+0x11282>
   407ac:	ldr	r7, [pc, #640]	; (40a30 <error@@Base+0x1152c>)
   407ae:	movs	r5, r0
   407b0:	push	{r3, lr}
   407b2:	mov	r3, r1
   407b4:	ldr	r2, [r3, #0]
   407b6:	ldr	r1, [r0, #0]
   407b8:	cmp	r1, r2
   407ba:	bne.n	407d0 <error@@Base+0x112cc>
   407bc:	ldr	r1, [r0, #4]
   407be:	ldr	r0, [r3, #4]
   407c0:	blx	613c <EVP_MD_CTX_copy_ex@plt>
   407c4:	cmp	r0, #0
   407c6:	ite	ne
   407c8:	movne	r0, #0
   407ca:	mvneq.w	r0, #21
   407ce:	pop	{r3, pc}
   407d0:	mvn.w	r0, #9
   407d4:	pop	{r3, pc}
   407d6:	nop
   407d8:	push	{r3, lr}
   407da:	ldr	r0, [r0, #4]
   407dc:	blx	6a58 <EVP_DigestUpdate@plt>
   407e0:	cmp	r0, #1
   407e2:	ite	ne
   407e4:	mvnne.w	r0, #21
   407e8:	moveq	r0, #0
   407ea:	pop	{r3, pc}
   407ec:	push	{r4, r5, lr}
   407ee:	mov	r5, r0
   407f0:	sub	sp, #12
   407f2:	mov	r0, r1
   407f4:	mov	r4, r1
   407f6:	bl	1e0c0 <__read_chk@plt+0x1765c>
   407fa:	str	r0, [sp, #4]
   407fc:	mov	r0, r4
   407fe:	bl	1dff8 <__read_chk@plt+0x17594>
   40802:	ldr	r1, [sp, #4]
   40804:	mov	r2, r0
   40806:	ldr	r0, [r5, #4]
   40808:	blx	6a58 <EVP_DigestUpdate@plt>
   4080c:	cmp	r0, #1
   4080e:	ite	ne
   40810:	mvnne.w	r0, #21
   40814:	moveq	r0, #0
   40816:	add	sp, #12
   40818:	pop	{r4, r5, pc}
   4081a:	nop
   4081c:	push	{r4, r5, r6, lr}
   4081e:	sub	sp, #8
   40820:	ldr	r5, [pc, #104]	; (4088c <error@@Base+0x11388>)
   40822:	ldr	r3, [pc, #108]	; (40890 <error@@Base+0x1138c>)
   40824:	add	r5, pc
   40826:	ldr	r4, [r0, #0]
   40828:	ldr	r3, [r5, r3]
   4082a:	cmp	r4, #4
   4082c:	ldr	r3, [r3, #0]
   4082e:	str	r3, [sp, #4]
   40830:	mov.w	r3, #0
   40834:	bhi.n	4087c <error@@Base+0x11378>
   40836:	ldr	r3, [pc, #92]	; (40894 <error@@Base+0x11390>)
   40838:	lsls	r5, r4, #4
   4083a:	add	r3, pc
   4083c:	adds	r6, r3, r5
   4083e:	ldr	r3, [r3, r5]
   40840:	cmp	r4, r3
   40842:	bne.n	4087c <error@@Base+0x11378>
   40844:	ldr	r3, [r6, #12]
   40846:	cbz	r3, 4087c <error@@Base+0x11378>
   40848:	ldr	r4, [r6, #8]
   4084a:	str	r2, [sp, #0]
   4084c:	cmp	r4, r2
   4084e:	bhi.n	4087c <error@@Base+0x11378>
   40850:	ldr	r0, [r0, #4]
   40852:	mov	r2, sp
   40854:	blx	60a0 <EVP_DigestFinal_ex@plt>
   40858:	cmp	r0, #1
   4085a:	bne.n	40882 <error@@Base+0x1137e>
   4085c:	ldr	r0, [sp, #0]
   4085e:	subs	r0, r0, r4
   40860:	it	ne
   40862:	movne	r0, #1
   40864:	bl	544e0 <mkdtemp@@Base+0x2504>
   40868:	ldr	r2, [pc, #44]	; (40898 <error@@Base+0x11394>)
   4086a:	ldr	r3, [pc, #36]	; (40890 <error@@Base+0x1138c>)
   4086c:	add	r2, pc
   4086e:	ldr	r3, [r2, r3]
   40870:	ldr	r2, [r3, #0]
   40872:	ldr	r3, [sp, #4]
   40874:	eors	r2, r3
   40876:	bne.n	40888 <error@@Base+0x11384>
   40878:	add	sp, #8
   4087a:	pop	{r4, r5, r6, pc}
   4087c:	mvn.w	r0, #9
   40880:	b.n	40868 <error@@Base+0x11364>
   40882:	mvn.w	r0, #21
   40886:	b.n	40868 <error@@Base+0x11364>
   40888:	blx	620c <__stack_chk_fail@plt>
   4088c:	str	r4, [r3, r1]
   4088e:	movs	r5, r0
   40890:	lsls	r4, r3, #25
   40892:	movs	r0, r0
   40894:	ldr	r6, [pc, #728]	; (40b70 <error@@Base+0x1166c>)
   40896:	movs	r5, r0
   40898:	str	r4, [r2, r0]
   4089a:	movs	r5, r0
   4089c:	cbz	r0, 408b4 <error@@Base+0x113b0>
   4089e:	push	{r4, lr}
   408a0:	mov	r4, r0
   408a2:	ldr	r0, [r0, #4]
   408a4:	blx	6754 <EVP_MD_CTX_free@plt>
   408a8:	mov	r0, r4
   408aa:	movs	r1, #8
   408ac:	ldmia.w	sp!, {r4, lr}
   408b0:	b.w	5044c <__b64_pton@@Base+0x19f4>
   408b4:	bx	lr
   408b6:	nop
   408b8:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   408bc:	mov	r8, r2
   408be:	ldr	r2, [pc, #116]	; (40934 <error@@Base+0x11430>)
   408c0:	mov	r7, r3
   408c2:	ldr	r3, [pc, #116]	; (40938 <error@@Base+0x11434>)
   408c4:	sub	sp, #16
   408c6:	add	r2, pc
   408c8:	cmp	r0, #4
   408ca:	ldr	r3, [r2, r3]
   408cc:	ldr	r3, [r3, #0]
   408ce:	str	r3, [sp, #12]
   408d0:	mov.w	r3, #0
   408d4:	ldr	r3, [sp, #40]	; 0x28
   408d6:	bhi.n	40928 <error@@Base+0x11424>
   408d8:	ldr	r4, [pc, #96]	; (4093c <error@@Base+0x11438>)
   408da:	lsls	r6, r0, #4
   408dc:	mov	r5, r1
   408de:	add	r4, pc
   408e0:	adds	r2, r4, r6
   408e2:	ldr	r1, [r4, r6]
   408e4:	cmp	r0, r1
   408e6:	bne.n	40928 <error@@Base+0x11424>
   408e8:	ldr	r1, [r2, #12]
   408ea:	cbz	r1, 40928 <error@@Base+0x11424>
   408ec:	ldr	r2, [r2, #8]
   408ee:	cmp	r2, r3
   408f0:	bhi.n	40928 <error@@Base+0x11424>
   408f2:	str	r3, [sp, #8]
   408f4:	movs	r4, #0
   408f6:	blx	r1
   408f8:	add	r3, sp, #8
   408fa:	mov	r2, r7
   408fc:	mov	r1, r8
   408fe:	str	r4, [sp, #4]
   40900:	str	r0, [sp, #0]
   40902:	mov	r0, r5
   40904:	blx	59d0 <EVP_Digest@plt>
   40908:	cmp	r0, r4
   4090a:	ite	ne
   4090c:	movne	r0, r4
   4090e:	mvneq.w	r0, #21
   40912:	ldr	r2, [pc, #44]	; (40940 <error@@Base+0x1143c>)
   40914:	ldr	r3, [pc, #32]	; (40938 <error@@Base+0x11434>)
   40916:	add	r2, pc
   40918:	ldr	r3, [r2, r3]
   4091a:	ldr	r2, [r3, #0]
   4091c:	ldr	r3, [sp, #12]
   4091e:	eors	r2, r3
   40920:	bne.n	4092e <error@@Base+0x1142a>
   40922:	add	sp, #16
   40924:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   40928:	mvn.w	r0, #9
   4092c:	b.n	40912 <error@@Base+0x1140e>
   4092e:	blx	620c <__stack_chk_fail@plt>
   40932:	nop
   40934:	ldr	r7, [pc, #744]	; (40c20 <error@@Base+0x1171c>)
   40936:	movs	r5, r0
   40938:	lsls	r4, r3, #25
   4093a:	movs	r0, r0
   4093c:	ldr	r6, [pc, #72]	; (40988 <error@@Base+0x11484>)
   4093e:	movs	r5, r0
   40940:	ldr	r7, [pc, #424]	; (40aec <error@@Base+0x115e8>)
   40942:	movs	r5, r0
   40944:	push	{r4, r5, r6, r7, lr}
   40946:	mov	r5, r0
   40948:	sub	sp, #20
   4094a:	mov	r0, r1
   4094c:	mov	r6, r2
   4094e:	mov	r7, r3
   40950:	mov	r4, r1
   40952:	bl	1e0c0 <__read_chk@plt+0x1765c>
   40956:	mov	r1, r0
   40958:	mov	r0, r4
   4095a:	str	r1, [sp, #12]
   4095c:	bl	1dff8 <__read_chk@plt+0x17594>
   40960:	ldr	r1, [sp, #12]
   40962:	mov	r3, r6
   40964:	str	r7, [sp, #0]
   40966:	mov	r2, r0
   40968:	mov	r0, r5
   4096a:	bl	408b8 <error@@Base+0x113b4>
   4096e:	add	sp, #20
   40970:	pop	{r4, r5, r6, r7, pc}
   40972:	nop
   40974:	push	{r4, lr}
   40976:	mov	r4, r0
   40978:	ldr	r0, [r0, #4]
   4097a:	bl	4089c <error@@Base+0x11398>
   4097e:	ldr	r0, [r4, #8]
   40980:	bl	4089c <error@@Base+0x11398>
   40984:	ldr	r0, [r4, #12]
   40986:	bl	4089c <error@@Base+0x11398>
   4098a:	ldr	r0, [r4, #16]
   4098c:	cbz	r0, 4099e <error@@Base+0x1149a>
   4098e:	ldr	r1, [r4, #20]
   40990:	mov.w	r2, #4294967295	; 0xffffffff
   40994:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   40998:	ldr	r0, [r4, #16]
   4099a:	blx	5904 <free@plt+0x4>
   4099e:	mov	r0, r4
   409a0:	mov.w	r2, #4294967295	; 0xffffffff
   409a4:	movs	r1, #24
   409a6:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   409aa:	mov	r0, r4
   409ac:	ldmia.w	sp!, {r4, lr}
   409b0:	b.w	5900 <free@plt>
   409b4:	b.w	40710 <error@@Base+0x1120c>
   409b8:	push	{r3, r4, r5, lr}
   409ba:	movs	r1, #24
   409bc:	mov	r5, r0
   409be:	movs	r0, #1
   409c0:	blx	6460 <calloc@plt+0x4>
   409c4:	mov	r4, r0
   409c6:	cbz	r0, 409fc <error@@Base+0x114f8>
   409c8:	str	r5, [r0, #0]
   409ca:	mov	r0, r5
   409cc:	bl	40744 <error@@Base+0x11240>
   409d0:	str	r0, [r4, #4]
   409d2:	cbz	r0, 40a00 <error@@Base+0x114fc>
   409d4:	mov	r0, r5
   409d6:	bl	40744 <error@@Base+0x11240>
   409da:	str	r0, [r4, #8]
   409dc:	cbz	r0, 40a00 <error@@Base+0x114fc>
   409de:	mov	r0, r5
   409e0:	bl	40744 <error@@Base+0x11240>
   409e4:	str	r0, [r4, #12]
   409e6:	cbz	r0, 40a00 <error@@Base+0x114fc>
   409e8:	ldr	r0, [r4, #4]
   409ea:	bl	40734 <error@@Base+0x11230>
   409ee:	mov	r1, r0
   409f0:	movs	r0, #1
   409f2:	str	r1, [r4, #20]
   409f4:	blx	6460 <calloc@plt+0x4>
   409f8:	str	r0, [r4, #16]
   409fa:	cbz	r0, 40a00 <error@@Base+0x114fc>
   409fc:	mov	r0, r4
   409fe:	pop	{r3, r4, r5, pc}
   40a00:	mov	r0, r4
   40a02:	movs	r4, #0
   40a04:	bl	40974 <error@@Base+0x11470>
   40a08:	mov	r0, r4
   40a0a:	pop	{r3, r4, r5, pc}
   40a0c:	push	{r4, r5, r6, lr}
   40a0e:	mov	r4, r0
   40a10:	sub	sp, #8
   40a12:	cmp	r1, #0
   40a14:	beq.n	40a7e <error@@Base+0x1157a>
   40a16:	ldrd	r3, r6, [r0, #16]
   40a1a:	cmp	r6, r2
   40a1c:	bcs.n	40a90 <error@@Base+0x1158c>
   40a1e:	str	r6, [sp, #0]
   40a20:	ldr	r0, [r0, #0]
   40a22:	bl	408b8 <error@@Base+0x113b4>
   40a26:	cmp	r0, #0
   40a28:	blt.n	40a98 <error@@Base+0x11594>
   40a2a:	ldr	r2, [r4, #20]
   40a2c:	movs	r3, #0
   40a2e:	cbz	r2, 40a42 <error@@Base+0x1153e>
   40a30:	ldr	r1, [r4, #16]
   40a32:	ldrb	r2, [r1, r3]
   40a34:	eor.w	r2, r2, #54	; 0x36
   40a38:	strb	r2, [r1, r3]
   40a3a:	ldr	r2, [r4, #20]
   40a3c:	adds	r3, #1
   40a3e:	cmp	r2, r3
   40a40:	bhi.n	40a30 <error@@Base+0x1152c>
   40a42:	ldr	r1, [r4, #16]
   40a44:	ldr	r0, [r4, #4]
   40a46:	bl	407d8 <error@@Base+0x112d4>
   40a4a:	cmp	r0, #0
   40a4c:	blt.n	40a98 <error@@Base+0x11594>
   40a4e:	ldr	r2, [r4, #20]
   40a50:	cbz	r2, 40a66 <error@@Base+0x11562>
   40a52:	movs	r3, #0
   40a54:	ldr	r1, [r4, #16]
   40a56:	ldrb	r2, [r1, r3]
   40a58:	eor.w	r2, r2, #106	; 0x6a
   40a5c:	strb	r2, [r1, r3]
   40a5e:	ldr	r2, [r4, #20]
   40a60:	adds	r3, #1
   40a62:	cmp	r2, r3
   40a64:	bhi.n	40a54 <error@@Base+0x11550>
   40a66:	ldr	r1, [r4, #16]
   40a68:	ldr	r0, [r4, #8]
   40a6a:	bl	407d8 <error@@Base+0x112d4>
   40a6e:	cmp	r0, #0
   40a70:	blt.n	40a98 <error@@Base+0x11594>
   40a72:	ldrd	r0, r1, [r4, #16]
   40a76:	mov.w	r2, #4294967295	; 0xffffffff
   40a7a:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   40a7e:	ldr	r1, [r4, #12]
   40a80:	ldr	r0, [r4, #4]
   40a82:	bl	407b0 <error@@Base+0x112ac>
   40a86:	lsrs	r0, r0, #31
   40a88:	bl	544e0 <mkdtemp@@Base+0x2504>
   40a8c:	add	sp, #8
   40a8e:	pop	{r4, r5, r6, pc}
   40a90:	mov	r0, r3
   40a92:	blx	6524 <memcpy@plt+0x4>
   40a96:	b.n	40a2a <error@@Base+0x11526>
   40a98:	mov.w	r0, #4294967295	; 0xffffffff
   40a9c:	b.n	40a8c <error@@Base+0x11588>
   40a9e:	nop
   40aa0:	ldr	r0, [r0, #12]
   40aa2:	b.w	407d8 <error@@Base+0x112d4>
   40aa6:	nop
   40aa8:	ldr	r0, [r0, #12]
   40aaa:	b.w	407ec <error@@Base+0x112e8>
   40aae:	nop
   40ab0:	push	{r3, r4, r5, r6, r7, lr}
   40ab2:	mov	r4, r0
   40ab4:	ldr	r0, [r0, #0]
   40ab6:	mov	r6, r2
   40ab8:	mov	r7, r1
   40aba:	bl	40710 <error@@Base+0x1120c>
   40abe:	cmp	r0, r6
   40ac0:	bhi.n	40afc <error@@Base+0x115f8>
   40ac2:	mov	r5, r0
   40ac4:	mov	r2, r0
   40ac6:	ldrd	r0, r1, [r4, #12]
   40aca:	bl	4081c <error@@Base+0x11318>
   40ace:	cbnz	r0, 40afc <error@@Base+0x115f8>
   40ad0:	ldrd	r0, r1, [r4, #8]
   40ad4:	bl	407b0 <error@@Base+0x112ac>
   40ad8:	cmp	r0, #0
   40ada:	blt.n	40afc <error@@Base+0x115f8>
   40adc:	ldrd	r0, r1, [r4, #12]
   40ae0:	mov	r2, r5
   40ae2:	bl	407d8 <error@@Base+0x112d4>
   40ae6:	cmp	r0, #0
   40ae8:	blt.n	40afc <error@@Base+0x115f8>
   40aea:	ldr	r0, [r4, #12]
   40aec:	mov	r2, r6
   40aee:	mov	r1, r7
   40af0:	bl	4081c <error@@Base+0x11318>
   40af4:	lsrs	r0, r0, #31
   40af6:	bl	544e0 <mkdtemp@@Base+0x2504>
   40afa:	pop	{r3, r4, r5, r6, r7, pc}
   40afc:	mov.w	r0, #4294967295	; 0xffffffff
   40b00:	pop	{r3, r4, r5, r6, r7, pc}
   40b02:	nop
   40b04:	cbz	r0, 40b08 <error@@Base+0x11604>
   40b06:	b.n	40974 <error@@Base+0x11470>
   40b08:	bx	lr
   40b0a:	nop
   40b0c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   40b10:	subs	r4, r2, #1
   40b12:	ldrd	r8, r9, [sp, #24]
   40b16:	add.w	r7, r2, #31
   40b1a:	add.w	r5, r3, #31
   40b1e:	mov	ip, r3
   40b20:	ldrb.w	r6, [r4, #1]!
   40b24:	cmp	r4, r7
   40b26:	strb.w	r6, [r5, #1]!
   40b2a:	bne.n	40b20 <error@@Base+0x1161c>
   40b2c:	cmp.w	r9, #0
   40b30:	it	eq
   40b32:	cmpeq.w	r8, #65	; 0x41
   40b36:	bcc.n	40b52 <error@@Base+0x1164e>
   40b38:	add.w	r4, r8, #4294967295	; 0xffffffff
   40b3c:	add.w	r2, r1, #63	; 0x3f
   40b40:	add	r4, r1
   40b42:	add.w	r1, ip, #63	; 0x3f
   40b46:	ldrb.w	r3, [r2, #1]!
   40b4a:	cmp	r2, r4
   40b4c:	strb.w	r3, [r1, #1]!
   40b50:	bne.n	40b46 <error@@Base+0x11642>
   40b52:	mov	r2, r8
   40b54:	mov	r3, r9
   40b56:	mov	r1, ip
   40b58:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   40b5c:	b.w	41008 <error@@Base+0x11b04>
   40b60:	ldr	r2, [pc, #152]	; (40bfc <error@@Base+0x116f8>)
   40b62:	ldr	r3, [pc, #156]	; (40c00 <error@@Base+0x116fc>)
   40b64:	add	r2, pc
   40b66:	push	{r4, r5, r6, lr}
   40b68:	sub.w	sp, sp, #712	; 0x2c8
   40b6c:	ldr	r3, [r2, r3]
   40b6e:	mov	r4, r1
   40b70:	add	r6, sp, #644	; 0x284
   40b72:	mov	r5, r0
   40b74:	movs	r1, #32
   40b76:	mov	r0, r4
   40b78:	ldr	r3, [r3, #0]
   40b7a:	str	r3, [sp, #708]	; 0x2c4
   40b7c:	mov.w	r3, #0
   40b80:	bl	4e520 <error@@Base+0x1f01c>
   40b84:	mov	r1, r4
   40b86:	mov	r0, r6
   40b88:	movs	r2, #32
   40b8a:	movs	r3, #0
   40b8c:	bl	41008 <error@@Base+0x11b04>
   40b90:	ldrb.w	r3, [sp, #675]	; 0x2a3
   40b94:	mov	r1, r6
   40b96:	add	r6, sp, #4
   40b98:	ldrb.w	r2, [sp, #644]	; 0x284
   40b9c:	and.w	r3, r3, #127	; 0x7f
   40ba0:	mov	r0, r6
   40ba2:	orr.w	r3, r3, #64	; 0x40
   40ba6:	bic.w	r2, r2, #7
   40baa:	strb.w	r3, [sp, #675]	; 0x2a3
   40bae:	strb.w	r2, [sp, #644]	; 0x284
   40bb2:	bl	48e50 <error@@Base+0x1994c>
   40bb6:	mov	r1, r6
   40bb8:	add	r6, sp, #132	; 0x84
   40bba:	mov	r0, r6
   40bbc:	bl	49cbc <error@@Base+0x1a7b8>
   40bc0:	mov	r1, r6
   40bc2:	mov	r0, r5
   40bc4:	bl	498b8 <error@@Base+0x1a3b4>
   40bc8:	add.w	r1, r4, #31
   40bcc:	subs	r3, r5, #1
   40bce:	add.w	r0, r5, #31
   40bd2:	ldrb.w	r2, [r3, #1]!
   40bd6:	cmp	r3, r0
   40bd8:	strb.w	r2, [r1, #1]!
   40bdc:	bne.n	40bd2 <error@@Base+0x116ce>
   40bde:	ldr	r2, [pc, #36]	; (40c04 <error@@Base+0x11700>)
   40be0:	ldr	r3, [pc, #28]	; (40c00 <error@@Base+0x116fc>)
   40be2:	add	r2, pc
   40be4:	ldr	r3, [r2, r3]
   40be6:	ldr	r2, [r3, #0]
   40be8:	ldr	r3, [sp, #708]	; 0x2c4
   40bea:	eors	r2, r3
   40bec:	bne.n	40bf6 <error@@Base+0x116f2>
   40bee:	movs	r0, #0
   40bf0:	add.w	sp, sp, #712	; 0x2c8
   40bf4:	pop	{r4, r5, r6, pc}
   40bf6:	blx	620c <__stack_chk_fail@plt>
   40bfa:	nop
   40bfc:	ldr	r5, [pc, #112]	; (40c70 <error@@Base+0x1176c>)
   40bfe:	movs	r5, r0
   40c00:	lsls	r4, r3, #25
   40c02:	movs	r0, r0
   40c04:	ldr	r4, [pc, #632]	; (40e80 <error@@Base+0x1197c>)
   40c06:	movs	r5, r0
   40c08:	ldr.w	ip, [pc, #372]	; 40d80 <error@@Base+0x1187c>
   40c0c:	movs	r3, #0
   40c0e:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40c12:	add	ip, pc
   40c14:	ldr	r5, [pc, #364]	; (40d84 <error@@Base+0x11880>)
   40c16:	subw	sp, sp, #1180	; 0x49c
   40c1a:	add.w	r8, sp, #980	; 0x3d4
   40c1e:	mov	r7, r1
   40c20:	ldr.w	sl, [sp, #1224]	; 0x4c8
   40c24:	mov	r6, r0
   40c26:	ldr.w	r5, [ip, r5]
   40c2a:	mov	r4, r2
   40c2c:	mov	r0, r8
   40c2e:	movs	r2, #32
   40c30:	ldr	r5, [r5, #0]
   40c32:	str.w	r5, [sp, #1172]	; 0x494
   40c36:	mov.w	r5, #0
   40c3a:	add.w	r5, sp, #1216	; 0x4c0
   40c3e:	mov	r1, sl
   40c40:	ldrd	fp, ip, [r5]
   40c44:	strd	fp, ip, [sp, #8]
   40c48:	bl	41008 <error@@Base+0x11b04>
   40c4c:	ldr	r1, [sp, #8]
   40c4e:	ldrb.w	r3, [sp, #1011]	; 0x3f3
   40c52:	adds.w	fp, r1, #64	; 0x40
   40c56:	ldr	r1, [sp, #12]
   40c58:	and.w	r3, r3, #127	; 0x7f
   40c5c:	ldrb.w	r2, [sp, #980]	; 0x3d4
   40c60:	adc.w	r9, r1, #0
   40c64:	ldrd	r0, r1, [sp, #8]
   40c68:	orr.w	r3, r3, #64	; 0x40
   40c6c:	strb.w	r3, [sp, #1011]	; 0x3f3
   40c70:	orrs.w	r3, r0, r1
   40c74:	bic.w	r2, r2, #7
   40c78:	str.w	fp, [r7]
   40c7c:	str.w	r9, [r7, #4]
   40c80:	strb.w	r2, [sp, #980]	; 0x3d4
   40c84:	beq.n	40c9a <error@@Base+0x11796>
   40c86:	subs	r3, r4, #1
   40c88:	add.w	r2, r6, #63	; 0x3f
   40c8c:	adds	r0, r3, r0
   40c8e:	ldrb.w	r1, [r3, #1]!
   40c92:	cmp	r3, r0
   40c94:	strb.w	r1, [r2, #1]!
   40c98:	bne.n	40c8e <error@@Base+0x1178a>
   40c9a:	add.w	r7, r6, #31
   40c9e:	addw	r3, sp, #1011	; 0x3f3
   40ca2:	addw	r0, sp, #1043	; 0x413
   40ca6:	mov	r2, r7
   40ca8:	ldrb.w	r1, [r3, #1]!
   40cac:	cmp	r3, r0
   40cae:	strb.w	r1, [r2, #1]!
   40cb2:	bne.n	40ca8 <error@@Base+0x117a4>
   40cb4:	ldrd	r0, r1, [sp, #8]
   40cb8:	addw	r5, sp, #1044	; 0x414
   40cbc:	add	r4, sp, #20
   40cbe:	adds.w	r2, r0, #32
   40cc2:	mov	r0, r5
   40cc4:	adc.w	r3, r1, #0
   40cc8:	add.w	r1, r6, #32
   40ccc:	bl	41008 <error@@Base+0x11b04>
   40cd0:	mov	r1, r5
   40cd2:	mov	r0, r4
   40cd4:	addw	r5, sp, #915	; 0x393
   40cd8:	bl	48ecc <error@@Base+0x199c8>
   40cdc:	add	r0, sp, #404	; 0x194
   40cde:	mov	r1, r4
   40ce0:	str	r0, [sp, #8]
   40ce2:	bl	49cbc <error@@Base+0x1a7b8>
   40ce6:	ldr	r0, [sp, #8]
   40ce8:	mov	r1, r0
   40cea:	add	r0, sp, #916	; 0x394
   40cec:	bl	498b8 <error@@Base+0x1a3b4>
   40cf0:	subs	r3, r6, #1
   40cf2:	addw	r1, sp, #947	; 0x3b3
   40cf6:	ldrb.w	r2, [r5, #1]!
   40cfa:	cmp	r5, r1
   40cfc:	strb.w	r2, [r3, #1]!
   40d00:	bne.n	40cf6 <error@@Base+0x117f2>
   40d02:	str.w	r9, [sp, #4]
   40d06:	addw	r9, sp, #1108	; 0x454
   40d0a:	mov	r3, r6
   40d0c:	mov	r1, r6
   40d0e:	add	r6, sp, #148	; 0x94
   40d10:	add.w	r2, sl, #32
   40d14:	mov	r0, r9
   40d16:	str.w	fp, [sp]
   40d1a:	bl	40b0c <error@@Base+0x11608>
   40d1e:	mov	r1, r9
   40d20:	mov	r0, r6
   40d22:	bl	48ecc <error@@Base+0x199c8>
   40d26:	add	r2, sp, #276	; 0x114
   40d28:	mov	r1, r8
   40d2a:	str	r2, [sp, #8]
   40d2c:	mov	r0, r2
   40d2e:	bl	48e50 <error@@Base+0x1994c>
   40d32:	ldr	r2, [sp, #8]
   40d34:	mov	r1, r6
   40d36:	mov	r0, r6
   40d38:	bl	49038 <error@@Base+0x19b34>
   40d3c:	mov	r2, r4
   40d3e:	mov	r1, r6
   40d40:	mov	r0, r6
   40d42:	bl	48fc8 <error@@Base+0x19ac4>
   40d46:	add	r0, sp, #948	; 0x3b4
   40d48:	mov	r1, r6
   40d4a:	bl	48f54 <error@@Base+0x19a50>
   40d4e:	addw	r2, sp, #979	; 0x3d3
   40d52:	ldrb.w	r3, [r5, #1]!
   40d56:	cmp	r5, r2
   40d58:	strb.w	r3, [r7, #1]!
   40d5c:	bne.n	40d52 <error@@Base+0x1184e>
   40d5e:	ldr	r2, [pc, #40]	; (40d88 <error@@Base+0x11884>)
   40d60:	ldr	r3, [pc, #32]	; (40d84 <error@@Base+0x11880>)
   40d62:	add	r2, pc
   40d64:	ldr	r3, [r2, r3]
   40d66:	ldr	r2, [r3, #0]
   40d68:	ldr.w	r3, [sp, #1172]	; 0x494
   40d6c:	eors	r2, r3
   40d6e:	bne.n	40d7a <error@@Base+0x11876>
   40d70:	movs	r0, #0
   40d72:	addw	sp, sp, #1180	; 0x49c
   40d76:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40d7a:	blx	620c <__stack_chk_fail@plt>
   40d7e:	nop
   40d80:	ldr	r4, [pc, #440]	; (40f3c <error@@Base+0x11a38>)
   40d82:	movs	r5, r0
   40d84:	lsls	r4, r3, #25
   40d86:	movs	r0, r0
   40d88:	ldr	r3, [pc, #120]	; (40e04 <error@@Base+0x11900>)
   40d8a:	movs	r5, r0
   40d8c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40d90:	mov	r5, r2
   40d92:	ldr	r2, [pc, #336]	; (40ee4 <error@@Base+0x119e0>)
   40d94:	subw	sp, sp, #1404	; 0x57c
   40d98:	ldr	r3, [pc, #332]	; (40ee8 <error@@Base+0x119e4>)
   40d9a:	add	r2, pc
   40d9c:	ldr.w	sl, [pc, #332]	; 40eec <error@@Base+0x119e8>
   40da0:	ldr	r3, [r2, r3]
   40da2:	mov.w	r2, #4294967295	; 0xffffffff
   40da6:	add	sl, pc
   40da8:	ldr	r3, [r3, #0]
   40daa:	str.w	r3, [sp, #1396]	; 0x574
   40dae:	mov.w	r3, #0
   40db2:	mov.w	r3, #4294967295	; 0xffffffff
   40db6:	strd	r2, r3, [r1]
   40dba:	add.w	r3, sp, #1440	; 0x5a0
   40dbe:	ldr.w	r2, [sp, #1448]	; 0x5a8
   40dc2:	ldrd	r3, r4, [r3]
   40dc6:	cmp	r4, #0
   40dc8:	it	eq
   40dca:	cmpeq	r3, #64	; 0x40
   40dcc:	bcc.w	40ed8 <error@@Base+0x119d4>
   40dd0:	add.w	fp, sp, #276	; 0x114
   40dd4:	mov	r9, r1
   40dd6:	mov	r8, r0
   40dd8:	mov	r1, r2
   40dda:	mov	r0, fp
   40ddc:	str	r2, [sp, #8]
   40dde:	bl	49744 <error@@Base+0x1a240>
   40de2:	cmp	r0, #0
   40de4:	bne.n	40ed8 <error@@Base+0x119d4>
   40de6:	add.w	r4, r8, #4294967295	; 0xffffffff
   40dea:	ldr	r2, [sp, #8]
   40dec:	subs	r3, r5, #1
   40dee:	add.w	ip, r5, #31
   40df2:	mov	r0, r4
   40df4:	ldrb.w	r1, [r3, #1]!
   40df8:	cmp	r3, ip
   40dfa:	strb.w	r1, [r0, #1]!
   40dfe:	bne.n	40df4 <error@@Base+0x118f0>
   40e00:	add.w	r3, sp, #1440	; 0x5a0
   40e04:	ldrd	r0, r1, [r3]
   40e08:	mov	r3, r8
   40e0a:	strd	r0, r1, [sp]
   40e0e:	addw	r0, sp, #1332	; 0x534
   40e12:	mov	r1, r5
   40e14:	str	r0, [sp, #8]
   40e16:	bl	40b0c <error@@Base+0x11608>
   40e1a:	ldr	r0, [sp, #8]
   40e1c:	add	r2, sp, #20
   40e1e:	str	r2, [sp, #12]
   40e20:	mov	r1, r0
   40e22:	mov	r0, r2
   40e24:	bl	48ecc <error@@Base+0x199c8>
   40e28:	add	r3, sp, #148	; 0x94
   40e2a:	add.w	r1, r5, #32
   40e2e:	str	r3, [sp, #8]
   40e30:	mov	r0, r3
   40e32:	bl	48e50 <error@@Base+0x1994c>
   40e36:	ldr.w	ip, [pc, #184]	; 40ef0 <error@@Base+0x119ec>
   40e3a:	ldr	r3, [sp, #8]
   40e3c:	mov	r1, fp
   40e3e:	add.w	fp, sp, #788	; 0x314
   40e42:	ldr	r2, [sp, #12]
   40e44:	ldr.w	ip, [sl, ip]
   40e48:	addw	sl, sp, #1300	; 0x514
   40e4c:	mov	r0, fp
   40e4e:	str	r3, [sp, #0]
   40e50:	mov	r3, ip
   40e52:	bl	49958 <error@@Base+0x1a454>
   40e56:	mov	r1, fp
   40e58:	mov	r0, sl
   40e5a:	bl	498b8 <error@@Base+0x1a3b4>
   40e5e:	mov	r1, sl
   40e60:	mov	r0, r5
   40e62:	bl	40ef8 <error@@Base+0x119f4>
   40e66:	ldr.w	r3, [sp, #1440]	; 0x5a0
   40e6a:	subs.w	r6, r3, #64	; 0x40
   40e6e:	ldr.w	r3, [sp, #1444]	; 0x5a4
   40e72:	adc.w	r7, r3, #4294967295	; 0xffffffff
   40e76:	cbnz	r0, 40eb8 <error@@Base+0x119b4>
   40e78:	orrs.w	r3, r6, r7
   40e7c:	beq.n	40e9a <error@@Base+0x11996>
   40e7e:	add.w	r1, r5, #63	; 0x3f
   40e82:	mov	r2, r1
   40e84:	subs	r2, #62	; 0x3e
   40e86:	ldrb.w	ip, [r1, #1]!
   40e8a:	subs	r2, r2, r5
   40e8c:	movs	r3, #0
   40e8e:	cmp	r3, r7
   40e90:	it	eq
   40e92:	cmpeq	r2, r6
   40e94:	strb.w	ip, [r4, #1]!
   40e98:	bcc.n	40e82 <error@@Base+0x1197e>
   40e9a:	strd	r6, r7, [r9]
   40e9e:	ldr	r2, [pc, #84]	; (40ef4 <error@@Base+0x119f0>)
   40ea0:	ldr	r3, [pc, #68]	; (40ee8 <error@@Base+0x119e4>)
   40ea2:	add	r2, pc
   40ea4:	ldr	r3, [r2, r3]
   40ea6:	ldr	r2, [r3, #0]
   40ea8:	ldr.w	r3, [sp, #1396]	; 0x574
   40eac:	eors	r2, r3
   40eae:	bne.n	40ede <error@@Base+0x119da>
   40eb0:	addw	sp, sp, #1404	; 0x57c
   40eb4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40eb8:	orrs.w	r3, r6, r7
   40ebc:	beq.n	40e9e <error@@Base+0x1199a>
   40ebe:	movs	r1, #0
   40ec0:	mov	r2, r4
   40ec2:	adds	r2, #2
   40ec4:	sub.w	r2, r2, r8
   40ec8:	movs	r3, #0
   40eca:	cmp	r3, r7
   40ecc:	strb.w	r1, [r4, #1]!
   40ed0:	it	eq
   40ed2:	cmpeq	r2, r6
   40ed4:	bcc.n	40ec0 <error@@Base+0x119bc>
   40ed6:	b.n	40e9e <error@@Base+0x1199a>
   40ed8:	mov.w	r0, #4294967295	; 0xffffffff
   40edc:	b.n	40e9e <error@@Base+0x1199a>
   40ede:	blx	620c <__stack_chk_fail@plt>
   40ee2:	nop
   40ee4:	ldr	r2, [pc, #920]	; (41280 <error@@Base+0x11d7c>)
   40ee6:	movs	r5, r0
   40ee8:	lsls	r4, r3, #25
   40eea:	movs	r0, r0
   40eec:	ldr	r2, [pc, #872]	; (41258 <error@@Base+0x11d54>)
   40eee:	movs	r5, r0
   40ef0:	lsls	r0, r2, #27
   40ef2:	movs	r0, r0
   40ef4:	ldr	r1, [pc, #888]	; (41270 <error@@Base+0x11d6c>)
   40ef6:	movs	r5, r0
   40ef8:	push	{r4, r5, r6}
   40efa:	ldrb	r2, [r1, #0]
   40efc:	ldrb	r5, [r1, #1]
   40efe:	ldrb	r3, [r0, #0]
   40f00:	ldrb	r4, [r0, #1]
   40f02:	eors	r3, r2
   40f04:	ldrb	r2, [r0, #2]
   40f06:	eors	r4, r5
   40f08:	ldrb	r5, [r1, #2]
   40f0a:	orrs	r3, r4
   40f0c:	ldrb	r4, [r0, #3]
   40f0e:	eors	r2, r5
   40f10:	ldrb	r5, [r1, #3]
   40f12:	orrs	r3, r2
   40f14:	ldrb	r2, [r0, #4]
   40f16:	eors	r4, r5
   40f18:	ldrb	r5, [r1, #4]
   40f1a:	orrs	r3, r4
   40f1c:	ldrb	r4, [r0, #5]
   40f1e:	eors	r2, r5
   40f20:	ldrb	r5, [r1, #5]
   40f22:	orrs	r3, r2
   40f24:	ldrb	r2, [r0, #6]
   40f26:	eors	r4, r5
   40f28:	ldrb	r5, [r1, #6]
   40f2a:	orrs	r3, r4
   40f2c:	ldrb	r4, [r0, #7]
   40f2e:	eors	r2, r5
   40f30:	ldrb	r5, [r1, #7]
   40f32:	orrs	r3, r2
   40f34:	ldrb	r2, [r0, #8]
   40f36:	eors	r4, r5
   40f38:	ldrb	r5, [r1, #8]
   40f3a:	orrs	r3, r4
   40f3c:	ldrb	r4, [r0, #9]
   40f3e:	eors	r2, r5
   40f40:	ldrb	r5, [r1, #9]
   40f42:	orrs	r3, r2
   40f44:	ldrb	r2, [r0, #10]
   40f46:	eors	r4, r5
   40f48:	ldrb	r5, [r1, #10]
   40f4a:	orrs	r3, r4
   40f4c:	ldrb	r4, [r0, #11]
   40f4e:	eors	r2, r5
   40f50:	ldrb	r5, [r1, #11]
   40f52:	orrs	r3, r2
   40f54:	ldrb	r2, [r0, #12]
   40f56:	eors	r4, r5
   40f58:	ldrb	r5, [r1, #12]
   40f5a:	orrs	r3, r4
   40f5c:	ldrb	r4, [r0, #13]
   40f5e:	eors	r2, r5
   40f60:	ldrb	r5, [r1, #13]
   40f62:	orrs	r3, r2
   40f64:	ldrb	r2, [r0, #14]
   40f66:	eors	r4, r5
   40f68:	ldrb	r5, [r1, #14]
   40f6a:	orrs	r3, r4
   40f6c:	ldrb	r4, [r0, #15]
   40f6e:	eors	r2, r5
   40f70:	ldrb	r5, [r1, #15]
   40f72:	orrs	r3, r2
   40f74:	ldrb	r2, [r0, #16]
   40f76:	eors	r4, r5
   40f78:	ldrb	r5, [r1, #16]
   40f7a:	orrs	r3, r4
   40f7c:	ldrb	r4, [r0, #17]
   40f7e:	eors	r2, r5
   40f80:	ldrb	r5, [r1, #17]
   40f82:	orrs	r3, r2
   40f84:	ldrb	r2, [r0, #18]
   40f86:	eors	r4, r5
   40f88:	ldrb	r5, [r1, #18]
   40f8a:	orrs	r3, r4
   40f8c:	ldrb	r4, [r0, #19]
   40f8e:	eors	r2, r5
   40f90:	ldrb	r5, [r1, #19]
   40f92:	orrs	r3, r2
   40f94:	ldrb	r2, [r0, #20]
   40f96:	eors	r4, r5
   40f98:	ldrb	r5, [r1, #20]
   40f9a:	orrs	r3, r4
   40f9c:	ldrb	r4, [r0, #21]
   40f9e:	eors	r2, r5
   40fa0:	ldrb	r5, [r1, #21]
   40fa2:	orrs	r3, r2
   40fa4:	ldrb	r2, [r0, #22]
   40fa6:	eors	r4, r5
   40fa8:	ldrb	r5, [r1, #22]
   40faa:	orrs	r3, r4
   40fac:	ldrb	r4, [r0, #23]
   40fae:	eors	r2, r5
   40fb0:	ldrb	r5, [r1, #23]
   40fb2:	orrs	r3, r2
   40fb4:	ldrb	r2, [r0, #24]
   40fb6:	eors	r4, r5
   40fb8:	ldrb	r5, [r1, #24]
   40fba:	orrs	r3, r4
   40fbc:	ldrb	r4, [r0, #25]
   40fbe:	eors	r2, r5
   40fc0:	ldrb	r5, [r1, #25]
   40fc2:	orrs	r3, r2
   40fc4:	ldrb	r2, [r0, #26]
   40fc6:	eors	r4, r5
   40fc8:	ldrb	r5, [r1, #26]
   40fca:	orrs	r3, r4
   40fcc:	ldrb	r6, [r1, #28]
   40fce:	eors	r2, r5
   40fd0:	ldrb	r4, [r0, #27]
   40fd2:	ldrb	r5, [r1, #27]
   40fd4:	orrs	r3, r2
   40fd6:	ldrb	r2, [r0, #28]
   40fd8:	eors	r4, r5
   40fda:	ldrb	r5, [r0, #29]
   40fdc:	eors	r2, r6
   40fde:	ldrb	r6, [r1, #29]
   40fe0:	orrs	r3, r4
   40fe2:	ldrb	r4, [r0, #30]
   40fe4:	orrs	r3, r2
   40fe6:	eors	r5, r6
   40fe8:	ldrb	r6, [r1, #30]
   40fea:	ldrb	r2, [r0, #31]
   40fec:	orr.w	r0, r3, r5
   40ff0:	ldrb	r3, [r1, #31]
   40ff2:	eor.w	r1, r4, r6
   40ff6:	orrs	r0, r1
   40ff8:	eors	r3, r2
   40ffa:	orrs	r0, r3
   40ffc:	subs	r0, #1
   40ffe:	pop	{r4, r5, r6}
   41000:	lsrs	r0, r0, #31
   41002:	subs	r0, #1
   41004:	bx	lr
   41006:	nop
   41008:	push	{r4, r5, lr}
   4100a:	sub	sp, #20
   4100c:	mov	r4, r1
   4100e:	str	r2, [sp, #8]
   41010:	str	r0, [sp, #12]
   41012:	blx	653c <EVP_sha512@plt>
   41016:	movs	r3, #0
   41018:	ldrd	r1, r2, [sp, #8]
   4101c:	mov	r5, r0
   4101e:	mov	r0, r4
   41020:	strd	r5, r3, [sp]
   41024:	blx	59d0 <EVP_Digest@plt>
   41028:	clz	r0, r0
   4102c:	lsrs	r0, r0, #5
   4102e:	bl	544e0 <mkdtemp@@Base+0x2504>
   41032:	add	sp, #20
   41034:	pop	{r4, r5, pc}
   41036:	nop
   41038:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4103c:	ldr.w	sl, [r1]
   41040:	cmp.w	sl, #0
   41044:	beq.n	4108e <error@@Base+0x11b8a>
   41046:	movs	r7, #0
   41048:	mov	r8, r0
   4104a:	mov	r6, r1
   4104c:	mov	r5, r7
   4104e:	b.n	41054 <error@@Base+0x11b50>
   41050:	strb.w	r8, [r4, r9]
   41054:	mov	r0, sl
   41056:	blx	6578 <strlen@plt>
   4105a:	add.w	r9, r5, r0
   4105e:	mov	r4, r0
   41060:	add.w	r1, r9, #2
   41064:	mov	r0, r7
   41066:	blx	601c <realloc@plt>
   4106a:	adds	r2, r4, #1
   4106c:	mov	r1, sl
   4106e:	mov	r4, r0
   41070:	add	r0, r5
   41072:	add.w	r5, r9, #1
   41076:	cbz	r4, 41092 <error@@Base+0x11b8e>
   41078:	blx	6524 <memcpy@plt+0x4>
   4107c:	ldr.w	sl, [r6, #16]!
   41080:	mov	r7, r4
   41082:	cmp.w	sl, #0
   41086:	bne.n	41050 <error@@Base+0x11b4c>
   41088:	mov	r0, r4
   4108a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4108e:	mov	r4, sl
   41090:	b.n	41088 <error@@Base+0x11b84>
   41092:	mov	r0, r7
   41094:	blx	5904 <free@plt+0x4>
   41098:	b.n	41088 <error@@Base+0x11b84>
   4109a:	nop
   4109c:	ldr	r0, [pc, #100]	; (41104 <error@@Base+0x11c00>)
   4109e:	push	{r4, r5, r6, lr}
   410a0:	add	r0, pc
   410a2:	mov	r5, r2
   410a4:	ldr	r6, [r2, #4]
   410a6:	bl	2f638 <error@@Base+0x134>
   410aa:	ldr	r2, [pc, #92]	; (41108 <error@@Base+0x11c04>)
   410ac:	mov	r0, r5
   410ae:	movs	r1, #21
   410b0:	add	r2, pc
   410b2:	bl	36554 <error@@Base+0x7050>
   410b6:	ldr	r2, [pc, #84]	; (4110c <error@@Base+0x11c08>)
   410b8:	mov	r0, r5
   410ba:	movs	r1, #20
   410bc:	add	r2, pc
   410be:	bl	36554 <error@@Base+0x7050>
   410c2:	mov	r0, r5
   410c4:	bl	32528 <error@@Base+0x3024>
   410c8:	mov	r4, r0
   410ca:	cbz	r0, 410d0 <error@@Base+0x11bcc>
   410cc:	mov	r0, r4
   410ce:	pop	{r4, r5, r6, pc}
   410d0:	mov	r1, r0
   410d2:	mov	r0, r5
   410d4:	bl	31280 <error@@Base+0x1d7c>
   410d8:	mov	r4, r0
   410da:	cmp	r0, #0
   410dc:	bne.n	410cc <error@@Base+0x11bc8>
   410de:	ldr	r3, [r6, #76]	; 0x4c
   410e0:	movs	r2, #1
   410e2:	ldr	r0, [r6, #60]	; 0x3c
   410e4:	bic.w	r3, r3, #2
   410e8:	strd	r2, r3, [r6, #72]	; 0x48
   410ec:	bl	1de7c <__read_chk@plt+0x17418>
   410f0:	ldr	r3, [r6, #76]	; 0x4c
   410f2:	ldr	r0, [r6, #28]
   410f4:	bic.w	r3, r3, #1
   410f8:	str	r3, [r6, #76]	; 0x4c
   410fa:	blx	5904 <free@plt+0x4>
   410fe:	mov	r0, r4
   41100:	str	r4, [r6, #28]
   41102:	pop	{r4, r5, r6, pc}
   41104:	subs	r4, #92	; 0x5c
   41106:	movs	r2, r0
   41108:	lsls	r5, r3, #1
   4110a:	movs	r0, r0
   4110c:	lsrs	r1, r6, #12
   4110e:	movs	r0, r0
   41110:	push	{r3, r4, r5, lr}
   41112:	mov	r5, r1
   41114:	mov	r1, r0
   41116:	ldr	r0, [pc, #44]	; (41144 <error@@Base+0x11c40>)
   41118:	mov	r4, r2
   4111a:	mov	r2, r5
   4111c:	add	r0, pc
   4111e:	bl	2f504 <error@@Base>
   41122:	mov	r0, r4
   41124:	movs	r1, #3
   41126:	bl	32560 <error@@Base+0x305c>
   4112a:	cbz	r0, 4112e <error@@Base+0x11c2a>
   4112c:	pop	{r3, r4, r5, pc}
   4112e:	mov	r1, r5
   41130:	mov	r0, r4
   41132:	bl	32498 <error@@Base+0x2f94>
   41136:	cmp	r0, #0
   41138:	bne.n	4112c <error@@Base+0x11c28>
   4113a:	mov	r0, r4
   4113c:	ldmia.w	sp!, {r3, r4, r5, lr}
   41140:	b.w	32628 <error@@Base+0x3124>
   41144:	subs	r3, #252	; 0xfc
   41146:	movs	r2, r0
   41148:	push	{r4, r5, r6, lr}
   4114a:	mov	r6, r0
   4114c:	ldr	r5, [pc, #76]	; (4119c <error@@Base+0x11c98>)
   4114e:	ldr	r0, [pc, #80]	; (411a0 <error@@Base+0x11c9c>)
   41150:	add	r5, pc
   41152:	add	r0, pc
   41154:	b.n	4115c <error@@Base+0x11c58>
   41156:	ldr.w	r0, [r5, #16]!
   4115a:	cbz	r0, 4116c <error@@Base+0x11c68>
   4115c:	mov	r1, r6
   4115e:	mov	r4, r5
   41160:	blx	66f4 <strcmp@plt+0x4>
   41164:	cmp	r0, #0
   41166:	bne.n	41156 <error@@Base+0x11c52>
   41168:	mov	r0, r4
   4116a:	pop	{r4, r5, r6, pc}
   4116c:	ldr	r5, [pc, #52]	; (411a4 <error@@Base+0x11ca0>)
   4116e:	movs	r2, #13
   41170:	ldr	r4, [pc, #52]	; (411a8 <error@@Base+0x11ca4>)
   41172:	add	r5, pc
   41174:	add	r4, pc
   41176:	adds	r5, #224	; 0xe0
   41178:	b.n	4118a <error@@Base+0x11c86>
   4117a:	ldr.w	r4, [r5, #16]!
   4117e:	mov	r0, r4
   41180:	cmp	r4, #0
   41182:	beq.n	41168 <error@@Base+0x11c64>
   41184:	blx	6578 <strlen@plt>
   41188:	mov	r2, r0
   4118a:	mov	r0, r4
   4118c:	mov	r1, r6
   4118e:	mov	r4, r5
   41190:	blx	59c4 <strncmp@plt>
   41194:	cmp	r0, #0
   41196:	bne.n	4117a <error@@Base+0x11c76>
   41198:	mov	r0, r4
   4119a:	pop	{r4, r5, r6, pc}
   4119c:	cmp	r4, r5
   4119e:	movs	r5, r0
   411a0:	subs	r3, #234	; 0xea
   411a2:	movs	r2, r0
   411a4:	cmp	r2, r1
   411a6:	movs	r5, r0
   411a8:	subs	r3, #228	; 0xe4
   411aa:	movs	r2, r0
   411ac:	push	{r4, r5, r6, r7, lr}
   411ae:	sub	sp, #12
   411b0:	ldr	r3, [r0, #4]
   411b2:	ldr	r6, [pc, #116]	; (41228 <error@@Base+0x11d24>)
   411b4:	ldr	r3, [r3, #24]
   411b6:	add	r6, pc
   411b8:	cbnz	r3, 411be <error@@Base+0x11cba>
   411ba:	add	sp, #12
   411bc:	pop	{r4, r5, r6, r7, pc}
   411be:	mov	r4, r1
   411c0:	mov	r5, r0
   411c2:	bl	30fe0 <error@@Base+0x1adc>
   411c6:	ldr	r7, [pc, #100]	; (4122c <error@@Base+0x11d28>)
   411c8:	mov	r1, r0
   411ca:	mov	r0, r4
   411cc:	str	r1, [sp, #4]
   411ce:	blx	6578 <strlen@plt>
   411d2:	ldr	r6, [r6, r7]
   411d4:	mov	r2, r4
   411d6:	ldr	r1, [sp, #4]
   411d8:	mov	r3, r0
   411da:	mov	r0, r6
   411dc:	bl	362dc <error@@Base+0x6dd8>
   411e0:	mov	r3, r0
   411e2:	mov	r0, r4
   411e4:	mov	r4, r3
   411e6:	blx	6578 <strlen@plt>
   411ea:	cmp	r4, r0
   411ec:	beq.n	4120c <error@@Base+0x11d08>
   411ee:	blx	676c <__errno_location@plt>
   411f2:	ldr	r0, [r0, #0]
   411f4:	blx	5ad8 <strerror@plt+0x4>
   411f8:	ldr	r1, [pc, #52]	; (41230 <error@@Base+0x11d2c>)
   411fa:	add	r1, pc
   411fc:	mov	r2, r0
   411fe:	ldr	r0, [pc, #52]	; (41234 <error@@Base+0x11d30>)
   41200:	add	r0, pc
   41202:	add	sp, #12
   41204:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   41208:	b.w	2f504 <error@@Base>
   4120c:	mov	r0, r5
   4120e:	bl	30fe0 <error@@Base+0x1adc>
   41212:	ldr	r2, [pc, #36]	; (41238 <error@@Base+0x11d34>)
   41214:	movs	r3, #2
   41216:	add	r2, pc
   41218:	mov	r1, r0
   4121a:	mov	r0, r6
   4121c:	bl	362dc <error@@Base+0x6dd8>
   41220:	cmp	r0, #2
   41222:	bne.n	411ee <error@@Base+0x11cea>
   41224:	b.n	411ba <error@@Base+0x11cb6>
   41226:	nop
   41228:	mov	sl, r9
   4122a:	movs	r5, r0
   4122c:	lsls	r4, r5, #28
   4122e:	movs	r0, r0
   41230:	mov	r2, r2
   41232:	movs	r2, r0
   41234:	subs	r3, #104	; 0x68
   41236:	movs	r2, r0
   41238:	stmia	r0!, {r1, r2, r5, r6, r7}
   4123a:	movs	r1, r0
   4123c:	push	{r4, r5, r6, lr}
   4123e:	subs	r4, r0, #4
   41240:	add.w	r5, r0, #36	; 0x24
   41244:	mov	r6, r0
   41246:	ldr.w	r0, [r4, #4]!
   4124a:	blx	5904 <free@plt+0x4>
   4124e:	cmp	r4, r5
   41250:	bne.n	41246 <error@@Base+0x11d42>
   41252:	mov	r0, r6
   41254:	ldmia.w	sp!, {r4, r5, r6, lr}
   41258:	b.w	5900 <free@plt>
   4125c:	ldr	r1, [pc, #4]	; (41264 <error@@Base+0x11d60>)
   4125e:	add	r1, pc
   41260:	b.n	41038 <error@@Base+0x11b34>
   41262:	nop
   41264:	sbcs	r6, r3
   41266:	movs	r5, r0
   41268:	ldr	r1, [pc, #4]	; (41270 <error@@Base+0x11d6c>)
   4126a:	add	r1, pc
   4126c:	adds	r1, #224	; 0xe0
   4126e:	b.n	41038 <error@@Base+0x11b34>
   41270:	sbcs	r2, r2
   41272:	movs	r5, r0
   41274:	ldr	r2, [pc, #160]	; (41318 <error@@Base+0x11e14>)
   41276:	ldr	r3, [pc, #164]	; (4131c <error@@Base+0x11e18>)
   41278:	add	r2, pc
   4127a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4127e:	sub	sp, #12
   41280:	ldr	r3, [r2, r3]
   41282:	ldr	r3, [r3, #0]
   41284:	str	r3, [sp, #4]
   41286:	mov.w	r3, #0
   4128a:	cbz	r0, 41292 <error@@Base+0x11d8e>
   4128c:	ldrb	r3, [r0, #0]
   4128e:	mov	r6, r0
   41290:	cbnz	r3, 412aa <error@@Base+0x11da6>
   41292:	movs	r0, #0
   41294:	ldr	r2, [pc, #136]	; (41320 <error@@Base+0x11e1c>)
   41296:	ldr	r3, [pc, #132]	; (4131c <error@@Base+0x11e18>)
   41298:	add	r2, pc
   4129a:	ldr	r3, [r2, r3]
   4129c:	ldr	r2, [r3, #0]
   4129e:	ldr	r3, [sp, #4]
   412a0:	eors	r2, r3
   412a2:	bne.n	41312 <error@@Base+0x11e0e>
   412a4:	add	sp, #12
   412a6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   412aa:	blx	6a18 <strdup@plt+0x4>
   412ae:	mov	r8, r0
   412b0:	str	r0, [sp, #0]
   412b2:	cmp	r0, #0
   412b4:	beq.n	41292 <error@@Base+0x11d8e>
   412b6:	ldr	r1, [pc, #108]	; (41324 <error@@Base+0x11e20>)
   412b8:	mov	r7, sp
   412ba:	mov	r0, r7
   412bc:	add	r1, pc
   412be:	blx	6100 <strsep@plt>
   412c2:	mov	r4, r0
   412c4:	cbz	r0, 412ea <error@@Base+0x11de6>
   412c6:	ldr.w	r9, [pc, #96]	; 41328 <error@@Base+0x11e24>
   412ca:	add	r9, pc
   412cc:	b.n	412e4 <error@@Base+0x11de0>
   412ce:	mov	r0, r4
   412d0:	bl	41148 <error@@Base+0x11c44>
   412d4:	mov	r5, r0
   412d6:	cbz	r0, 412fe <error@@Base+0x11dfa>
   412d8:	mov	r1, r9
   412da:	mov	r0, r7
   412dc:	blx	6100 <strsep@plt>
   412e0:	mov	r4, r0
   412e2:	cbz	r0, 412ea <error@@Base+0x11de6>
   412e4:	ldrb	r3, [r4, #0]
   412e6:	cmp	r3, #0
   412e8:	bne.n	412ce <error@@Base+0x11dca>
   412ea:	ldr	r0, [pc, #64]	; (4132c <error@@Base+0x11e28>)
   412ec:	mov	r1, r6
   412ee:	add	r0, pc
   412f0:	bl	2f6e0 <error@@Base+0x1dc>
   412f4:	mov	r0, r8
   412f6:	blx	5904 <free@plt+0x4>
   412fa:	movs	r0, #1
   412fc:	b.n	41294 <error@@Base+0x11d90>
   412fe:	ldr	r0, [pc, #48]	; (41330 <error@@Base+0x11e2c>)
   41300:	mov	r1, r4
   41302:	add	r0, pc
   41304:	bl	2f504 <error@@Base>
   41308:	mov	r0, r8
   4130a:	blx	5904 <free@plt+0x4>
   4130e:	mov	r0, r5
   41310:	b.n	41294 <error@@Base+0x11d90>
   41312:	blx	620c <__stack_chk_fail@plt>
   41316:	nop
   41318:	mov	r0, r1
   4131a:	movs	r5, r0
   4131c:	lsls	r4, r3, #25
   4131e:	movs	r0, r0
   41320:	cmp	r8, sp
   41322:	movs	r5, r0
   41324:	str	r0, [r1, #8]
   41326:	movs	r1, r0
   41328:	str	r2, [r7, #4]
   4132a:	movs	r1, r0
   4132c:	subs	r2, #182	; 0xb6
   4132e:	movs	r2, r0
   41330:	subs	r2, #122	; 0x7a
   41332:	movs	r2, r0
   41334:	ldr	r2, [pc, #316]	; (41474 <error@@Base+0x11f70>)
   41336:	ldr	r3, [pc, #320]	; (41478 <error@@Base+0x11f74>)
   41338:	add	r2, pc
   4133a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4133e:	sub	sp, #8
   41340:	ldr	r3, [r2, r3]
   41342:	mov	r6, r1
   41344:	ldr	r3, [r3, #0]
   41346:	str	r3, [sp, #4]
   41348:	mov.w	r3, #0
   4134c:	cmp	r0, #0
   4134e:	beq.n	4144a <error@@Base+0x11f46>
   41350:	ldrb	r3, [r0, #0]
   41352:	mov	r4, r0
   41354:	cmp	r3, #0
   41356:	beq.n	4144a <error@@Base+0x11f46>
   41358:	cmp	r1, #0
   4135a:	beq.n	4142c <error@@Base+0x11f28>
   4135c:	ldrb	r3, [r1, #0]
   4135e:	cmp	r3, #0
   41360:	beq.n	4142c <error@@Base+0x11f28>
   41362:	mov	r0, r1
   41364:	blx	6578 <strlen@plt>
   41368:	cmp.w	r0, #1048576	; 0x100000
   4136c:	mov	r7, r0
   4136e:	it	hi
   41370:	movhi	r6, #0
   41372:	bhi.n	41414 <error@@Base+0x11f10>
   41374:	mov	r0, r4
   41376:	adds	r7, #2
   41378:	blx	6578 <strlen@plt>
   4137c:	mov	r5, r0
   4137e:	mov	r0, r6
   41380:	blx	6a18 <strdup@plt+0x4>
   41384:	add	r5, r7
   41386:	mov	sl, r0
   41388:	str	r0, [sp, #0]
   4138a:	cmp	r0, #0
   4138c:	beq.n	4146a <error@@Base+0x11f66>
   4138e:	mov	r1, r5
   41390:	movs	r0, #1
   41392:	blx	6460 <calloc@plt+0x4>
   41396:	mov	r6, r0
   41398:	cmp	r0, #0
   4139a:	beq.n	4146a <error@@Base+0x11f66>
   4139c:	mov	r1, r4
   4139e:	mov	r2, r5
   413a0:	bl	52814 <mkdtemp@@Base+0x838>
   413a4:	ldr	r1, [pc, #212]	; (4147c <error@@Base+0x11f78>)
   413a6:	mov	r7, sp
   413a8:	add	r1, pc
   413aa:	mov	r0, r7
   413ac:	blx	6100 <strsep@plt>
   413b0:	mov	r4, r0
   413b2:	cmp	r0, #0
   413b4:	beq.n	41462 <error@@Base+0x11f5e>
   413b6:	ldr.w	r9, [pc, #200]	; 41480 <error@@Base+0x11f7c>
   413ba:	ldr.w	r8, [pc, #200]	; 41484 <error@@Base+0x11f80>
   413be:	add	r9, pc
   413c0:	add	r8, pc
   413c2:	b.n	413d6 <error@@Base+0x11ed2>
   413c4:	blx	5904 <free@plt+0x4>
   413c8:	mov	r1, r8
   413ca:	mov	r0, r7
   413cc:	blx	6100 <strsep@plt>
   413d0:	mov	r4, r0
   413d2:	cmp	r0, #0
   413d4:	beq.n	41462 <error@@Base+0x11f5e>
   413d6:	ldrb	r3, [r4, #0]
   413d8:	cmp	r3, #0
   413da:	beq.n	41462 <error@@Base+0x11f5e>
   413dc:	movs	r2, #0
   413de:	mov	r1, r4
   413e0:	mov	r0, r6
   413e2:	bl	2fb40 <error@@Base+0x63c>
   413e6:	cmp	r0, #0
   413e8:	bne.n	413c4 <error@@Base+0x11ec0>
   413ea:	mov	r2, r5
   413ec:	mov	r1, r9
   413ee:	mov	r0, r6
   413f0:	bl	527a4 <mkdtemp@@Base+0x7c8>
   413f4:	cmp	r5, r0
   413f6:	bls.n	41406 <error@@Base+0x11f02>
   413f8:	mov	r1, r4
   413fa:	mov	r2, r5
   413fc:	mov	r0, r6
   413fe:	bl	527a4 <mkdtemp@@Base+0x7c8>
   41402:	cmp	r5, r0
   41404:	bhi.n	413c8 <error@@Base+0x11ec4>
   41406:	mov	r0, sl
   41408:	blx	5904 <free@plt+0x4>
   4140c:	mov	r0, r6
   4140e:	blx	5904 <free@plt+0x4>
   41412:	movs	r6, #0
   41414:	ldr	r2, [pc, #112]	; (41488 <error@@Base+0x11f84>)
   41416:	ldr	r3, [pc, #96]	; (41478 <error@@Base+0x11f74>)
   41418:	add	r2, pc
   4141a:	ldr	r3, [r2, r3]
   4141c:	ldr	r2, [r3, #0]
   4141e:	ldr	r3, [sp, #4]
   41420:	eors	r2, r3
   41422:	bne.n	4145e <error@@Base+0x11f5a>
   41424:	mov	r0, r6
   41426:	add	sp, #8
   41428:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4142c:	ldr	r2, [pc, #92]	; (4148c <error@@Base+0x11f88>)
   4142e:	ldr	r3, [pc, #72]	; (41478 <error@@Base+0x11f74>)
   41430:	add	r2, pc
   41432:	ldr	r3, [r2, r3]
   41434:	ldr	r2, [r3, #0]
   41436:	ldr	r3, [sp, #4]
   41438:	eors	r2, r3
   4143a:	it	eq
   4143c:	moveq	r0, r4
   4143e:	bne.n	4145e <error@@Base+0x11f5a>
   41440:	add	sp, #8
   41442:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   41446:	b.w	6a14 <strdup@plt>
   4144a:	ldr	r2, [pc, #68]	; (41490 <error@@Base+0x11f8c>)
   4144c:	ldr	r3, [pc, #40]	; (41478 <error@@Base+0x11f74>)
   4144e:	add	r2, pc
   41450:	ldr	r3, [r2, r3]
   41452:	ldr	r2, [r3, #0]
   41454:	ldr	r3, [sp, #4]
   41456:	eors	r2, r3
   41458:	it	eq
   4145a:	moveq	r0, r6
   4145c:	beq.n	41440 <error@@Base+0x11f3c>
   4145e:	blx	620c <__stack_chk_fail@plt>
   41462:	mov	r0, sl
   41464:	blx	5904 <free@plt+0x4>
   41468:	b.n	41414 <error@@Base+0x11f10>
   4146a:	mov	r0, sl
   4146c:	movs	r6, #0
   4146e:	blx	5904 <free@plt+0x4>
   41472:	b.n	41414 <error@@Base+0x11f10>
   41474:	cmp	r0, r9
   41476:	movs	r5, r0
   41478:	lsls	r4, r3, #25
   4147a:	movs	r0, r0
   4147c:	ldrsh	r4, [r3, r6]
   4147e:	movs	r1, r0
   41480:	ldrsh	r6, [r0, r6]
   41482:	movs	r1, r0
   41484:	ldrsh	r4, [r0, r6]
   41486:	movs	r1, r0
   41488:	add	r0, sp
   4148a:	movs	r5, r0
   4148c:	add	r0, sl
   4148e:	movs	r5, r0
   41490:	add	r2, r6
   41492:	movs	r5, r0
   41494:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41498:	clz	r3, r2
   4149c:	ldr	r5, [pc, #364]	; (4160c <error@@Base+0x12108>)
   4149e:	sub	sp, #20
   414a0:	ldr	r4, [pc, #364]	; (41610 <error@@Base+0x1210c>)
   414a2:	lsrs	r3, r3, #5
   414a4:	add	r5, pc
   414a6:	cmp	r1, #0
   414a8:	it	eq
   414aa:	moveq	r3, #1
   414ac:	ldr	r4, [r5, r4]
   414ae:	ldr	r4, [r4, #0]
   414b0:	str	r4, [sp, #12]
   414b2:	mov.w	r4, #0
   414b6:	cmp	r0, #0
   414b8:	ite	ne
   414ba:	movne	r4, r3
   414bc:	moveq	r4, #1
   414be:	cmp	r4, #0
   414c0:	bne.w	415f6 <error@@Base+0x120f2>
   414c4:	ldr.w	r8, [r0]
   414c8:	mov	r6, r2
   414ca:	mov	r3, r1
   414cc:	mov	r7, r0
   414ce:	cmp.w	r8, #0
   414d2:	beq.n	4155c <error@@Base+0x12058>
   414d4:	ldrb.w	r2, [r8]
   414d8:	cmp	r2, #0
   414da:	beq.n	4155c <error@@Base+0x12058>
   414dc:	str	r4, [r0, #0]
   414de:	ldrb.w	r2, [r8]
   414e2:	cmp	r2, #43	; 0x2b
   414e4:	beq.n	415aa <error@@Base+0x120a6>
   414e6:	cmp	r2, #45	; 0x2d
   414e8:	beq.n	415c2 <error@@Base+0x120be>
   414ea:	cmp	r2, #94	; 0x5e
   414ec:	beq.n	415dc <error@@Base+0x120d8>
   414ee:	mov	r0, r8
   414f0:	blx	6a18 <strdup@plt+0x4>
   414f4:	strd	r0, r0, [sp, #4]
   414f8:	cmp	r0, #0
   414fa:	beq.w	41600 <error@@Base+0x120fc>
   414fe:	ldr.w	r9, [pc, #276]	; 41614 <error@@Base+0x12110>
   41502:	movs	r4, #0
   41504:	add.w	sl, sp, #8
   41508:	mov	r5, r4
   4150a:	add	r9, pc
   4150c:	b.n	41540 <error@@Base+0x1203c>
   4150e:	ldrb.w	r3, [fp]
   41512:	cmp	r3, #33	; 0x21
   41514:	beq.n	41586 <error@@Base+0x12082>
   41516:	mov	r0, r4
   41518:	blx	5904 <free@plt+0x4>
   4151c:	mov	r1, fp
   4151e:	mov	r0, r6
   41520:	bl	2fc84 <error@@Base+0x780>
   41524:	mov	r4, r0
   41526:	cmp	r0, #0
   41528:	beq.n	415a4 <error@@Base+0x120a0>
   4152a:	mov	r1, r0
   4152c:	mov	r0, r5
   4152e:	bl	41334 <error@@Base+0x11e30>
   41532:	mov	r3, r0
   41534:	cmp	r0, #0
   41536:	beq.n	415a4 <error@@Base+0x120a0>
   41538:	mov	r0, r5
   4153a:	mov	r5, r3
   4153c:	blx	5904 <free@plt+0x4>
   41540:	mov	r1, r9
   41542:	mov	r0, sl
   41544:	blx	6100 <strsep@plt>
   41548:	mov	fp, r0
   4154a:	cmp	r0, #0
   4154c:	bne.n	4150e <error@@Base+0x1200a>
   4154e:	cbz	r5, 41586 <error@@Base+0x12082>
   41550:	ldrb	r3, [r5, #0]
   41552:	cbz	r3, 41586 <error@@Base+0x12082>
   41554:	str	r5, [r7, #0]
   41556:	mov	r6, r0
   41558:	mov	r5, r0
   4155a:	b.n	4158a <error@@Base+0x12086>
   4155c:	mov	r0, r3
   4155e:	blx	6a18 <strdup@plt+0x4>
   41562:	cmp	r0, #0
   41564:	str	r0, [r7, #0]
   41566:	ite	eq
   41568:	mvneq.w	r6, #1
   4156c:	movne	r6, #0
   4156e:	ldr	r2, [pc, #168]	; (41618 <error@@Base+0x12114>)
   41570:	ldr	r3, [pc, #156]	; (41610 <error@@Base+0x1210c>)
   41572:	add	r2, pc
   41574:	ldr	r3, [r2, r3]
   41576:	ldr	r2, [r3, #0]
   41578:	ldr	r3, [sp, #12]
   4157a:	eors	r2, r3
   4157c:	bne.n	415fc <error@@Base+0x120f8>
   4157e:	mov	r0, r6
   41580:	add	sp, #20
   41582:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41586:	mvn.w	r6, #9
   4158a:	mov	r0, r4
   4158c:	blx	5904 <free@plt+0x4>
   41590:	ldr	r0, [sp, #4]
   41592:	blx	5904 <free@plt+0x4>
   41596:	mov	r0, r8
   41598:	blx	5904 <free@plt+0x4>
   4159c:	mov	r0, r5
   4159e:	blx	5904 <free@plt+0x4>
   415a2:	b.n	4156e <error@@Base+0x1206a>
   415a4:	mvn.w	r6, #1
   415a8:	b.n	4158a <error@@Base+0x12086>
   415aa:	mov	r0, r1
   415ac:	add.w	r1, r8, #1
   415b0:	bl	41334 <error@@Base+0x11e30>
   415b4:	mov	r5, r0
   415b6:	cbz	r0, 415d2 <error@@Base+0x120ce>
   415b8:	mov	r0, r8
   415ba:	mov	r8, r5
   415bc:	blx	5904 <free@plt+0x4>
   415c0:	b.n	414ee <error@@Base+0x11fea>
   415c2:	mov	r0, r1
   415c4:	add.w	r1, r8, #1
   415c8:	bl	2fc80 <error@@Base+0x77c>
   415cc:	mov	r5, r0
   415ce:	str	r0, [r7, #0]
   415d0:	cbnz	r0, 415ec <error@@Base+0x120e8>
   415d2:	mov	r4, r5
   415d4:	mvn.w	r6, #1
   415d8:	str	r5, [sp, #4]
   415da:	b.n	4158a <error@@Base+0x12086>
   415dc:	add.w	r0, r8, #1
   415e0:	bl	41334 <error@@Base+0x11e30>
   415e4:	mov	r5, r0
   415e6:	cmp	r0, #0
   415e8:	bne.n	415b8 <error@@Base+0x120b4>
   415ea:	b.n	415d2 <error@@Base+0x120ce>
   415ec:	mov	r0, r8
   415ee:	mov	r6, r4
   415f0:	blx	5904 <free@plt+0x4>
   415f4:	b.n	4156e <error@@Base+0x1206a>
   415f6:	mvn.w	r6, #9
   415fa:	b.n	4156e <error@@Base+0x1206a>
   415fc:	blx	620c <__stack_chk_fail@plt>
   41600:	ldr	r5, [sp, #4]
   41602:	mvn.w	r6, #1
   41606:	mov	r4, r5
   41608:	b.n	4158a <error@@Base+0x12086>
   4160a:	nop
   4160c:	mvns	r4, r3
   4160e:	movs	r5, r0
   41610:	lsls	r4, r3, #25
   41612:	movs	r0, r0
   41614:	ldrsh	r2, [r7, r0]
   41616:	movs	r1, r0
   41618:	orrs	r6, r1
   4161a:	movs	r5, r0
   4161c:	ldr	r2, [pc, #172]	; (416cc <error@@Base+0x121c8>)
   4161e:	ldr	r3, [pc, #176]	; (416d0 <error@@Base+0x121cc>)
   41620:	add	r2, pc
   41622:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   41626:	sub	sp, #12
   41628:	ldr	r3, [r2, r3]
   4162a:	mov	r5, r0
   4162c:	ldr	r3, [r3, #0]
   4162e:	str	r3, [sp, #4]
   41630:	mov.w	r3, #0
   41634:	cmp	r0, #0
   41636:	beq.n	416c4 <error@@Base+0x121c0>
   41638:	ldrb	r3, [r0, #0]
   4163a:	cbnz	r3, 41654 <error@@Base+0x12150>
   4163c:	mov	r0, r3
   4163e:	ldr	r2, [pc, #148]	; (416d4 <error@@Base+0x121d0>)
   41640:	ldr	r3, [pc, #140]	; (416d0 <error@@Base+0x121cc>)
   41642:	add	r2, pc
   41644:	ldr	r3, [r2, r3]
   41646:	ldr	r2, [r3, #0]
   41648:	ldr	r3, [sp, #4]
   4164a:	eors	r2, r3
   4164c:	bne.n	416c8 <error@@Base+0x121c4>
   4164e:	add	sp, #12
   41650:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   41654:	bl	35a94 <error@@Base+0x6590>
   41658:	ldr	r1, [pc, #124]	; (416d8 <error@@Base+0x121d4>)
   4165a:	mov	r6, sp
   4165c:	add	r1, pc
   4165e:	mov	r8, r0
   41660:	mov	r0, r6
   41662:	str.w	r8, [sp]
   41666:	blx	6100 <strsep@plt>
   4166a:	mov	r4, r0
   4166c:	cbz	r0, 416a0 <error@@Base+0x1219c>
   4166e:	ldr	r7, [pc, #108]	; (416dc <error@@Base+0x121d8>)
   41670:	ldr.w	r9, [pc, #108]	; 416e0 <error@@Base+0x121dc>
   41674:	add	r7, pc
   41676:	add	r9, pc
   41678:	b.n	4169a <error@@Base+0x12196>
   4167a:	movs	r2, #4
   4167c:	mov	r1, r7
   4167e:	mov	r0, r4
   41680:	blx	59c4 <strncmp@plt>
   41684:	cbnz	r0, 416b4 <error@@Base+0x121b0>
   41686:	mov	r0, r4
   41688:	bl	41148 <error@@Base+0x11c44>
   4168c:	cbz	r0, 416b4 <error@@Base+0x121b0>
   4168e:	mov	r1, r9
   41690:	mov	r0, r6
   41692:	blx	6100 <strsep@plt>
   41696:	mov	r4, r0
   41698:	cbz	r0, 416a0 <error@@Base+0x1219c>
   4169a:	ldrb	r3, [r4, #0]
   4169c:	cmp	r3, #0
   4169e:	bne.n	4167a <error@@Base+0x12176>
   416a0:	ldr	r0, [pc, #64]	; (416e4 <error@@Base+0x121e0>)
   416a2:	mov	r1, r5
   416a4:	add	r0, pc
   416a6:	bl	2f6e0 <error@@Base+0x1dc>
   416aa:	mov	r0, r8
   416ac:	blx	5904 <free@plt+0x4>
   416b0:	movs	r0, #1
   416b2:	b.n	4163e <error@@Base+0x1213a>
   416b4:	ldr	r0, [pc, #48]	; (416e8 <error@@Base+0x121e4>)
   416b6:	mov	r1, r4
   416b8:	add	r0, pc
   416ba:	bl	2f504 <error@@Base>
   416be:	mov	r0, r8
   416c0:	blx	5904 <free@plt+0x4>
   416c4:	movs	r0, #0
   416c6:	b.n	4163e <error@@Base+0x1213a>
   416c8:	blx	620c <__stack_chk_fail@plt>
   416cc:	negs	r0, r4
   416ce:	movs	r5, r0
   416d0:	lsls	r4, r3, #25
   416d2:	movs	r0, r0
   416d4:	tst	r6, r7
   416d6:	movs	r5, r0
   416d8:	ldrb	r0, [r5, r3]
   416da:	movs	r1, r0
   416dc:	adds	r7, #68	; 0x44
   416de:	movs	r2, r0
   416e0:	ldrb	r6, [r1, r3]
   416e2:	movs	r1, r0
   416e4:	adds	r6, #252	; 0xfc
   416e6:	movs	r2, r0
   416e8:	adds	r6, #196	; 0xc4
   416ea:	movs	r2, r0
   416ec:	push	{r4, r5, r6, lr}
   416ee:	mov	r6, r1
   416f0:	mov	r5, r0
   416f2:	bl	1de7c <__read_chk@plt+0x17418>
   416f6:	movs	r4, #16
   416f8:	movs	r1, #0
   416fa:	mov	r0, r5
   416fc:	bl	2443c <__read_chk@plt+0x1d9d8>
   41700:	cbnz	r0, 41724 <error@@Base+0x12220>
   41702:	subs	r4, #1
   41704:	bne.n	416f8 <error@@Base+0x121f4>
   41706:	subs	r4, r6, #4
   41708:	adds	r6, #36	; 0x24
   4170a:	ldr.w	r1, [r4, #4]!
   4170e:	mov	r0, r5
   41710:	bl	246ec <__read_chk@plt+0x1dc88>
   41714:	cbnz	r0, 41724 <error@@Base+0x12220>
   41716:	cmp	r6, r4
   41718:	bne.n	4170a <error@@Base+0x12206>
   4171a:	mov	r1, r0
   4171c:	mov	r0, r5
   4171e:	bl	2443c <__read_chk@plt+0x1d9d8>
   41722:	cbz	r0, 41726 <error@@Base+0x12222>
   41724:	pop	{r4, r5, r6, pc}
   41726:	mov	r1, r0
   41728:	mov	r0, r5
   4172a:	ldmia.w	sp!, {r4, r5, r6, lr}
   4172e:	b.w	24384 <__read_chk@plt+0x1d920>
   41732:	nop
   41734:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   41738:	mov	r8, r2
   4173a:	ldr	r2, [pc, #316]	; (41878 <error@@Base+0x12374>)
   4173c:	sub	sp, #24
   4173e:	ldr	r3, [pc, #316]	; (4187c <error@@Base+0x12378>)
   41740:	mov	r5, r0
   41742:	add	r2, pc
   41744:	mov	r9, r1
   41746:	movs	r0, #10
   41748:	movs	r1, #4
   4174a:	ldr	r3, [r2, r3]
   4174c:	ldr	r3, [r3, #0]
   4174e:	str	r3, [sp, #20]
   41750:	mov.w	r3, #0
   41754:	movs	r3, #0
   41756:	str.w	r3, [r8]
   4175a:	blx	6460 <calloc@plt+0x4>
   4175e:	cmp	r0, #0
   41760:	beq.w	41872 <error@@Base+0x1236e>
   41764:	mov	r4, r0
   41766:	mov	r0, r5
   41768:	bl	1dd94 <__read_chk@plt+0x17330>
   4176c:	mov	r5, r0
   4176e:	cmp	r0, #0
   41770:	beq.n	417fa <error@@Base+0x122f6>
   41772:	movs	r1, #16
   41774:	bl	1e2a8 <__read_chk@plt+0x17844>
   41778:	mov	sl, r0
   4177a:	cmp	r0, #0
   4177c:	bne.n	41858 <error@@Base+0x12354>
   4177e:	ldr	r7, [pc, #256]	; (41880 <error@@Base+0x1237c>)
   41780:	mov	r1, r0
   41782:	ldr	r6, [pc, #256]	; (41884 <error@@Base+0x12380>)
   41784:	add	r7, pc
   41786:	str	r0, [sp, #16]
   41788:	add	r6, pc
   4178a:	b.n	417aa <error@@Base+0x122a6>
   4178c:	ldr	r3, [sp, #16]
   4178e:	mov	r0, r6
   41790:	add.w	r1, r7, r3, lsl #2
   41794:	ldr.w	r2, [r4, r3, lsl #2]
   41798:	ldr.w	r1, [r1, #352]	; 0x160
   4179c:	bl	2f68c <error@@Base+0x188>
   417a0:	ldr	r3, [sp, #16]
   417a2:	adds	r1, r3, #1
   417a4:	str	r1, [sp, #16]
   417a6:	cmp	r1, #9
   417a8:	bhi.n	41800 <error@@Base+0x122fc>
   417aa:	add.w	r1, r4, r1, lsl #2
   417ae:	movs	r2, #0
   417b0:	mov	r0, r5
   417b2:	bl	24064 <__read_chk@plt+0x1d600>
   417b6:	mov	sl, r0
   417b8:	cmp	r0, #0
   417ba:	beq.n	4178c <error@@Base+0x12288>
   417bc:	ldr	r2, [sp, #16]
   417be:	str	r2, [sp, #4]
   417c0:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   417c4:	ldr	r1, [pc, #192]	; (41888 <error@@Base+0x12384>)
   417c6:	ldr	r2, [sp, #4]
   417c8:	add	r1, pc
   417ca:	adds	r1, #12
   417cc:	mov	r3, r0
   417ce:	ldr	r0, [pc, #188]	; (4188c <error@@Base+0x12388>)
   417d0:	add	r0, pc
   417d2:	bl	2f504 <error@@Base>
   417d6:	mov	r0, r4
   417d8:	bl	4123c <error@@Base+0x11d38>
   417dc:	mov	r0, r5
   417de:	bl	1dd04 <__read_chk@plt+0x172a0>
   417e2:	ldr	r2, [pc, #172]	; (41890 <error@@Base+0x1238c>)
   417e4:	ldr	r3, [pc, #148]	; (4187c <error@@Base+0x12378>)
   417e6:	add	r2, pc
   417e8:	ldr	r3, [r2, r3]
   417ea:	ldr	r2, [r3, #0]
   417ec:	ldr	r3, [sp, #20]
   417ee:	eors	r2, r3
   417f0:	bne.n	4186e <error@@Base+0x1236a>
   417f2:	mov	r0, sl
   417f4:	add	sp, #24
   417f6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   417fa:	mvn.w	sl, #1
   417fe:	b.n	417d6 <error@@Base+0x122d2>
   41800:	add.w	r1, sp, #15
   41804:	mov	r0, r5
   41806:	bl	23d54 <__read_chk@plt+0x1d2f0>
   4180a:	mov	sl, r0
   4180c:	cbnz	r0, 41840 <error@@Base+0x1233c>
   4180e:	add	r1, sp, #16
   41810:	mov	r0, r5
   41812:	bl	23d00 <__read_chk@plt+0x1d29c>
   41816:	mov	sl, r0
   41818:	cbnz	r0, 41840 <error@@Base+0x1233c>
   4181a:	ldrb.w	r1, [sp, #15]
   4181e:	cmp.w	r9, #0
   41822:	beq.n	41828 <error@@Base+0x12324>
   41824:	str.w	r1, [r9]
   41828:	ldr	r0, [pc, #104]	; (41894 <error@@Base+0x12390>)
   4182a:	add	r0, pc
   4182c:	bl	2f68c <error@@Base+0x188>
   41830:	ldr	r0, [pc, #100]	; (41898 <error@@Base+0x12394>)
   41832:	ldr	r1, [sp, #16]
   41834:	add	r0, pc
   41836:	bl	2f68c <error@@Base+0x188>
   4183a:	str.w	r4, [r8]
   4183e:	b.n	417dc <error@@Base+0x122d8>
   41840:	mov	r0, sl
   41842:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   41846:	ldr	r1, [pc, #84]	; (4189c <error@@Base+0x12398>)
   41848:	add	r1, pc
   4184a:	adds	r1, #12
   4184c:	mov	r2, r0
   4184e:	ldr	r0, [pc, #80]	; (418a0 <error@@Base+0x1239c>)
   41850:	add	r0, pc
   41852:	bl	2f504 <error@@Base>
   41856:	b.n	417d6 <error@@Base+0x122d2>
   41858:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   4185c:	ldr	r1, [pc, #68]	; (418a4 <error@@Base+0x123a0>)
   4185e:	add	r1, pc
   41860:	adds	r1, #12
   41862:	mov	r2, r0
   41864:	ldr	r0, [pc, #64]	; (418a8 <error@@Base+0x123a4>)
   41866:	add	r0, pc
   41868:	bl	2f504 <error@@Base>
   4186c:	b.n	417d6 <error@@Base+0x122d2>
   4186e:	blx	620c <__stack_chk_fail@plt>
   41872:	mvn.w	sl, #1
   41876:	b.n	417e2 <error@@Base+0x122de>
   41878:	asrs	r6, r7
   4187a:	movs	r5, r0
   4187c:	lsls	r4, r3, #25
   4187e:	movs	r0, r0
   41880:	subs	r4, #120	; 0x78
   41882:	movs	r5, r0
   41884:	ldr	r6, [pc, #560]	; (41ab8 <error@@Base+0x125b4>)
   41886:	movs	r1, r0
   41888:	eors	r4, r0
   4188a:	movs	r2, r0
   4188c:	adds	r6, #8
   4188e:	movs	r2, r0
   41890:	lsls	r2, r3
   41892:	movs	r5, r0
   41894:	adds	r5, #218	; 0xda
   41896:	movs	r2, r0
   41898:	adds	r5, #232	; 0xe8
   4189a:	movs	r2, r0
   4189c:	subs	r7, #196	; 0xc4
   4189e:	movs	r2, r0
   418a0:	adds	r5, #164	; 0xa4
   418a2:	movs	r2, r0
   418a4:	subs	r7, #174	; 0xae
   418a6:	movs	r2, r0
   418a8:	adds	r5, #90	; 0x5a
   418aa:	movs	r2, r0
   418ac:	cbz	r0, 418b0 <error@@Base+0x123ac>
   418ae:	b.n	4123c <error@@Base+0x11d38>
   418b0:	bx	lr
   418b2:	nop
   418b4:	ldr	r3, [pc, #200]	; (41980 <error@@Base+0x1247c>)
   418b6:	movs	r2, #49	; 0x31
   418b8:	push	{r4, r5, r6, lr}
   418ba:	add	r3, pc
   418bc:	mov	r5, r0
   418be:	movs	r1, #1
   418c0:	bl	36538 <error@@Base+0x7034>
   418c4:	mov	r0, r5
   418c6:	movs	r1, #21
   418c8:	bl	32560 <error@@Base+0x305c>
   418cc:	mov	r4, r0
   418ce:	cbz	r0, 418d4 <error@@Base+0x123d0>
   418d0:	mov	r0, r4
   418d2:	pop	{r4, r5, r6, pc}
   418d4:	mov	r0, r5
   418d6:	bl	32628 <error@@Base+0x3124>
   418da:	mov	r4, r0
   418dc:	cmp	r0, #0
   418de:	bne.n	418d0 <error@@Base+0x123cc>
   418e0:	ldr	r0, [pc, #160]	; (41984 <error@@Base+0x12480>)
   418e2:	add	r0, pc
   418e4:	bl	2f638 <error@@Base+0x134>
   418e8:	ldr	r2, [pc, #156]	; (41988 <error@@Base+0x12484>)
   418ea:	movs	r1, #21
   418ec:	mov	r0, r5
   418ee:	add	r2, pc
   418f0:	bl	36554 <error@@Base+0x7050>
   418f4:	ldr	r3, [r5, #4]
   418f6:	ldr	r2, [r3, #52]	; 0x34
   418f8:	cbz	r2, 41950 <error@@Base+0x1244c>
   418fa:	ldr	r3, [r3, #76]	; 0x4c
   418fc:	lsls	r3, r3, #30
   418fe:	bpl.n	41950 <error@@Base+0x1244c>
   41900:	ldr	r0, [pc, #136]	; (4198c <error@@Base+0x12488>)
   41902:	add	r0, pc
   41904:	bl	2f638 <error@@Base+0x134>
   41908:	movs	r2, #1
   4190a:	mov	r1, r2
   4190c:	movs	r3, #44	; 0x2c
   4190e:	mov	r0, r4
   41910:	bl	1ea54 <__read_chk@plt+0x17ff0>
   41914:	mov	r6, r0
   41916:	cbz	r0, 4197a <error@@Base+0x12476>
   41918:	movs	r1, #7
   4191a:	mov	r0, r5
   4191c:	bl	32560 <error@@Base+0x305c>
   41920:	cbnz	r0, 4195c <error@@Base+0x12458>
   41922:	movs	r1, #1
   41924:	mov	r0, r5
   41926:	bl	32498 <error@@Base+0x2f94>
   4192a:	cbnz	r0, 4195c <error@@Base+0x12458>
   4192c:	ldr	r1, [pc, #96]	; (41990 <error@@Base+0x1248c>)
   4192e:	mov	r0, r5
   41930:	add	r1, pc
   41932:	bl	324b0 <error@@Base+0x2fac>
   41936:	cbnz	r0, 4195c <error@@Base+0x12458>
   41938:	mov	r1, r6
   4193a:	mov	r0, r5
   4193c:	bl	324b0 <error@@Base+0x2fac>
   41940:	cbnz	r0, 4195c <error@@Base+0x12458>
   41942:	mov	r0, r5
   41944:	bl	32628 <error@@Base+0x3124>
   41948:	cbnz	r0, 4195c <error@@Base+0x12458>
   4194a:	mov	r0, r6
   4194c:	blx	5904 <free@plt+0x4>
   41950:	ldr	r0, [pc, #64]	; (41994 <error@@Base+0x12490>)
   41952:	add	r0, pc
   41954:	bl	2f638 <error@@Base+0x134>
   41958:	mov	r0, r4
   4195a:	pop	{r4, r5, r6, pc}
   4195c:	mov	r4, r0
   4195e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   41962:	ldr	r1, [pc, #52]	; (41998 <error@@Base+0x12494>)
   41964:	add	r1, pc
   41966:	adds	r1, #28
   41968:	mov	r2, r0
   4196a:	ldr	r0, [pc, #48]	; (4199c <error@@Base+0x12498>)
   4196c:	add	r0, pc
   4196e:	bl	2f504 <error@@Base>
   41972:	mov	r0, r6
   41974:	blx	5904 <free@plt+0x4>
   41978:	b.n	418d0 <error@@Base+0x123cc>
   4197a:	mvn.w	r4, #1
   4197e:	b.n	418d0 <error@@Base+0x123cc>
   41980:	ldr.w	pc, [r3, #255]!
   41984:	adds	r5, #74	; 0x4a
   41986:	movs	r2, r0
   41988:	bl	fffed98a <mkdtemp@@Base+0xfff9b9ae>
   4198c:	adds	r5, #66	; 0x42
   4198e:	movs	r2, r0
   41990:	adds	r5, #48	; 0x30
   41992:	movs	r2, r0
   41994:	adds	r5, #30
   41996:	movs	r2, r0
   41998:	subs	r6, #168	; 0xa8
   4199a:	movs	r2, r0
   4199c:	nop	{6}
   4199e:	movs	r1, r0
   419a0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   419a4:	mov	r5, r2
   419a6:	vpush	{d8}
   419aa:	ldr	r2, [pc, #292]	; (41ad0 <error@@Base+0x125cc>)
   419ac:	ldr	r3, [pc, #292]	; (41ad4 <error@@Base+0x125d0>)
   419ae:	add	r2, pc
   419b0:	ldr	r0, [pc, #292]	; (41ad8 <error@@Base+0x125d4>)
   419b2:	sub	sp, #36	; 0x24
   419b4:	ldr.w	fp, [r5, #4]
   419b8:	ldr	r3, [r2, r3]
   419ba:	add	r0, pc
   419bc:	ldr	r3, [r3, #0]
   419be:	str	r3, [sp, #28]
   419c0:	mov.w	r3, #0
   419c4:	bl	2f638 <error@@Base+0x134>
   419c8:	ldr	r2, [pc, #272]	; (41adc <error@@Base+0x125d8>)
   419ca:	mov	r0, r5
   419cc:	movs	r1, #7
   419ce:	add	r2, pc
   419d0:	bl	36554 <error@@Base+0x7050>
   419d4:	add	r1, sp, #12
   419d6:	mov	r0, r5
   419d8:	bl	324e8 <error@@Base+0x2fe4>
   419dc:	mov	r4, r0
   419de:	cmp	r0, #0
   419e0:	bne.n	41a9c <error@@Base+0x12598>
   419e2:	ldr	r3, [sp, #12]
   419e4:	cmp	r3, #0
   419e6:	beq.n	41ab8 <error@@Base+0x125b4>
   419e8:	ldr	r3, [pc, #244]	; (41ae0 <error@@Base+0x125dc>)
   419ea:	add.w	r9, sp, #16
   419ee:	ldr.w	r8, [pc, #244]	; 41ae4 <error@@Base+0x125e0>
   419f2:	mov	r6, r0
   419f4:	add	r3, pc
   419f6:	ldr.w	sl, [pc, #240]	; 41ae8 <error@@Base+0x125e4>
   419fa:	adds	r3, #48	; 0x30
   419fc:	add	r8, pc
   419fe:	add	sl, pc
   41a00:	add.w	r8, r8, #48	; 0x30
   41a04:	vmov	s16, r3
   41a08:	ldr	r3, [pc, #224]	; (41aec <error@@Base+0x125e8>)
   41a0a:	add	r3, pc
   41a0c:	vmov	s17, r3
   41a10:	b.n	41a4e <error@@Base+0x1254a>
   41a12:	ldr	r3, [sp, #20]
   41a14:	mov	r1, r4
   41a16:	ldr	r2, [sp, #24]
   41a18:	mov	r0, r3
   41a1a:	str	r3, [sp, #4]
   41a1c:	blx	6778 <memchr@plt>
   41a20:	ldr	r3, [sp, #4]
   41a22:	mov	r4, r0
   41a24:	cbnz	r0, 41a88 <error@@Base+0x12584>
   41a26:	ldr	r0, [pc, #200]	; (41af0 <error@@Base+0x125ec>)
   41a28:	mov	r2, r7
   41a2a:	mov	r1, r8
   41a2c:	add	r0, pc
   41a2e:	bl	2f638 <error@@Base+0x134>
   41a32:	ldr	r3, [sp, #20]
   41a34:	str	r4, [sp, #20]
   41a36:	str.w	r3, [fp, #48]	; 0x30
   41a3a:	ldr	r0, [sp, #16]
   41a3c:	adds	r6, #1
   41a3e:	blx	5904 <free@plt+0x4>
   41a42:	ldr	r0, [sp, #20]
   41a44:	blx	5904 <free@plt+0x4>
   41a48:	ldr	r3, [sp, #12]
   41a4a:	cmp	r3, r6
   41a4c:	bls.n	41ab8 <error@@Base+0x125b4>
   41a4e:	movs	r2, #0
   41a50:	mov	r1, r9
   41a52:	mov	r0, r5
   41a54:	bl	32510 <error@@Base+0x300c>
   41a58:	mov	r4, r0
   41a5a:	cbnz	r0, 41a9c <error@@Base+0x12598>
   41a5c:	add	r2, sp, #24
   41a5e:	add	r1, sp, #20
   41a60:	mov	r0, r5
   41a62:	bl	324f8 <error@@Base+0x2ff4>
   41a66:	mov	r4, r0
   41a68:	cbnz	r0, 41ac2 <error@@Base+0x125be>
   41a6a:	ldr	r7, [sp, #16]
   41a6c:	mov	r1, sl
   41a6e:	mov	r0, r7
   41a70:	blx	66f4 <strcmp@plt+0x4>
   41a74:	cmp	r0, #0
   41a76:	beq.n	41a12 <error@@Base+0x1250e>
   41a78:	vmov	r1, s16
   41a7c:	mov	r2, r7
   41a7e:	vmov	r0, s17
   41a82:	bl	2f638 <error@@Base+0x134>
   41a86:	b.n	41a3a <error@@Base+0x12536>
   41a88:	ldr	r1, [pc, #104]	; (41af4 <error@@Base+0x125f0>)
   41a8a:	mov	r2, r7
   41a8c:	ldr	r0, [pc, #104]	; (41af8 <error@@Base+0x125f4>)
   41a8e:	mvn.w	r4, #3
   41a92:	add	r1, pc
   41a94:	add	r0, pc
   41a96:	adds	r1, #48	; 0x30
   41a98:	bl	2f504 <error@@Base>
   41a9c:	ldr	r2, [pc, #92]	; (41afc <error@@Base+0x125f8>)
   41a9e:	ldr	r3, [pc, #52]	; (41ad4 <error@@Base+0x125d0>)
   41aa0:	add	r2, pc
   41aa2:	ldr	r3, [r2, r3]
   41aa4:	ldr	r2, [r3, #0]
   41aa6:	ldr	r3, [sp, #28]
   41aa8:	eors	r2, r3
   41aaa:	bne.n	41aca <error@@Base+0x125c6>
   41aac:	mov	r0, r4
   41aae:	add	sp, #36	; 0x24
   41ab0:	vpop	{d8}
   41ab4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41ab8:	mov	r0, r5
   41aba:	bl	32528 <error@@Base+0x3024>
   41abe:	mov	r4, r0
   41ac0:	b.n	41a9c <error@@Base+0x12598>
   41ac2:	ldr	r0, [sp, #16]
   41ac4:	blx	5904 <free@plt+0x4>
   41ac8:	b.n	41a9c <error@@Base+0x12598>
   41aca:	blx	620c <__stack_chk_fail@plt>
   41ace:	nop
   41ad0:	subs	r6, #210	; 0xd2
   41ad2:	movs	r5, r0
   41ad4:	lsls	r4, r3, #25
   41ad6:	movs	r0, r0
   41ad8:	adds	r4, #210	; 0xd2
   41ada:	movs	r2, r0
   41adc:	bl	fff81ade <mkdtemp@@Base+0xfff2fb02>
   41ae0:	subs	r6, #24
   41ae2:	movs	r2, r0
   41ae4:	subs	r6, #16
   41ae6:	movs	r2, r0
   41ae8:	adds	r4, #98	; 0x62
   41aea:	movs	r2, r0
   41aec:	adds	r4, #190	; 0xbe
   41aee:	movs	r2, r0
   41af0:	adds	r4, #144	; 0x90
   41af2:	movs	r2, r0
   41af4:	subs	r5, #122	; 0x7a
   41af6:	movs	r2, r0
   41af8:	adds	r4, #20
   41afa:	movs	r2, r0
   41afc:	subs	r5, #224	; 0xe0
   41afe:	movs	r5, r0
   41b00:	push	{r4, r5, r6, lr}
   41b02:	ldr	r6, [r0, #4]
   41b04:	cmp	r6, #0
   41b06:	beq.n	41ba2 <error@@Base+0x1269e>
   41b08:	ldr	r3, [r6, #76]	; 0x4c
   41b0a:	ands.w	r3, r3, #1
   41b0e:	it	ne
   41b10:	movne	r4, #0
   41b12:	beq.n	41b18 <error@@Base+0x12614>
   41b14:	mov	r0, r4
   41b16:	pop	{r4, r5, r6, pc}
   41b18:	mov	r5, r0
   41b1a:	str	r3, [r6, #72]	; 0x48
   41b1c:	ldr	r0, [r6, #56]	; 0x38
   41b1e:	bl	1dff8 <__read_chk@plt+0x17594>
   41b22:	cmp	r0, #15
   41b24:	ldr	r0, [r6, #56]	; 0x38
   41b26:	bls.n	41b86 <error@@Base+0x12682>
   41b28:	bl	1e11c <__read_chk@plt+0x176b8>
   41b2c:	cmp	r0, #0
   41b2e:	beq.n	41bb6 <error@@Base+0x126b2>
   41b30:	movs	r1, #16
   41b32:	bl	4e520 <error@@Base+0x1f01c>
   41b36:	movs	r1, #20
   41b38:	mov	r0, r5
   41b3a:	bl	32560 <error@@Base+0x305c>
   41b3e:	mov	r4, r0
   41b40:	cbnz	r0, 41b4e <error@@Base+0x1264a>
   41b42:	ldr	r1, [r6, #56]	; 0x38
   41b44:	mov	r0, r5
   41b46:	bl	32488 <error@@Base+0x2f84>
   41b4a:	mov	r4, r0
   41b4c:	cbz	r0, 41b68 <error@@Base+0x12664>
   41b4e:	mov	r0, r4
   41b50:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   41b54:	ldr	r1, [pc, #116]	; (41bcc <error@@Base+0x126c8>)
   41b56:	add	r1, pc
   41b58:	adds	r1, #68	; 0x44
   41b5a:	mov	r2, r0
   41b5c:	ldr	r0, [pc, #112]	; (41bd0 <error@@Base+0x126cc>)
   41b5e:	add	r0, pc
   41b60:	bl	2f504 <error@@Base>
   41b64:	mov	r0, r4
   41b66:	pop	{r4, r5, r6, pc}
   41b68:	mov	r0, r5
   41b6a:	bl	32628 <error@@Base+0x3124>
   41b6e:	mov	r4, r0
   41b70:	cmp	r0, #0
   41b72:	bne.n	41b4e <error@@Base+0x1264a>
   41b74:	ldr	r0, [pc, #92]	; (41bd4 <error@@Base+0x126d0>)
   41b76:	add	r0, pc
   41b78:	bl	2f638 <error@@Base+0x134>
   41b7c:	ldr	r3, [r6, #76]	; 0x4c
   41b7e:	orr.w	r3, r3, #1
   41b82:	str	r3, [r6, #76]	; 0x4c
   41b84:	b.n	41b14 <error@@Base+0x12610>
   41b86:	bl	1dff8 <__read_chk@plt+0x17594>
   41b8a:	ldr	r1, [pc, #76]	; (41bd8 <error@@Base+0x126d4>)
   41b8c:	movs	r3, #16
   41b8e:	mvn.w	r4, #3
   41b92:	add	r1, pc
   41b94:	adds	r1, #68	; 0x44
   41b96:	mov	r2, r0
   41b98:	ldr	r0, [pc, #64]	; (41bdc <error@@Base+0x126d8>)
   41b9a:	add	r0, pc
   41b9c:	bl	2f504 <error@@Base>
   41ba0:	b.n	41b14 <error@@Base+0x12610>
   41ba2:	ldr	r1, [pc, #60]	; (41be0 <error@@Base+0x126dc>)
   41ba4:	mov.w	r4, #4294967295	; 0xffffffff
   41ba8:	ldr	r0, [pc, #56]	; (41be4 <error@@Base+0x126e0>)
   41baa:	add	r1, pc
   41bac:	add	r0, pc
   41bae:	adds	r1, #68	; 0x44
   41bb0:	bl	2f504 <error@@Base>
   41bb4:	b.n	41b14 <error@@Base+0x12610>
   41bb6:	ldr	r1, [pc, #48]	; (41be8 <error@@Base+0x126e4>)
   41bb8:	mov.w	r4, #4294967295	; 0xffffffff
   41bbc:	ldr	r0, [pc, #44]	; (41bec <error@@Base+0x126e8>)
   41bbe:	add	r1, pc
   41bc0:	add	r0, pc
   41bc2:	adds	r1, #68	; 0x44
   41bc4:	bl	2f504 <error@@Base>
   41bc8:	b.n	41b14 <error@@Base+0x12610>
   41bca:	nop
   41bcc:	subs	r4, #182	; 0xb6
   41bce:	movs	r2, r0
   41bd0:	adds	r3, #194	; 0xc2
   41bd2:	movs	r2, r0
   41bd4:	adds	r3, #194	; 0xc2
   41bd6:	movs	r2, r0
   41bd8:	subs	r4, #122	; 0x7a
   41bda:	movs	r2, r0
   41bdc:	adds	r3, #82	; 0x52
   41bde:	movs	r2, r0
   41be0:	subs	r4, #98	; 0x62
   41be2:	movs	r2, r0
   41be4:	adds	r3, #52	; 0x34
   41be6:	movs	r2, r0
   41be8:	subs	r4, #78	; 0x4e
   41bea:	movs	r2, r0
   41bec:	adds	r3, #76	; 0x4c
   41bee:	movs	r2, r0
   41bf0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41bf4:	mov	r5, r2
   41bf6:	vpush	{d8-d9}
   41bfa:	ldr.w	r2, [pc, #1628]	; 42258 <error@@Base+0x12d54>
   41bfe:	ldr.w	r3, [pc, #1628]	; 4225c <error@@Base+0x12d58>
   41c02:	add	r2, pc
   41c04:	ldr.w	r0, [pc, #1624]	; 42260 <error@@Base+0x12d5c>
   41c08:	ldr	r7, [r5, #4]
   41c0a:	sub	sp, #68	; 0x44
   41c0c:	ldr	r3, [r2, r3]
   41c0e:	add	r0, pc
   41c10:	ldr	r3, [r3, #0]
   41c12:	str	r3, [sp, #60]	; 0x3c
   41c14:	mov.w	r3, #0
   41c18:	bl	2f638 <error@@Base+0x134>
   41c1c:	cmp	r7, #0
   41c1e:	beq.w	4202a <error@@Base+0x12b26>
   41c22:	movs	r2, #0
   41c24:	movs	r1, #20
   41c26:	mov	r0, r5
   41c28:	bl	36554 <error@@Base+0x7050>
   41c2c:	add	r1, sp, #44	; 0x2c
   41c2e:	mov	r0, r5
   41c30:	bl	32540 <error@@Base+0x303c>
   41c34:	ldr	r2, [sp, #44]	; 0x2c
   41c36:	mov	r1, r0
   41c38:	ldr	r0, [r7, #60]	; 0x3c
   41c3a:	bl	2419c <__read_chk@plt+0x1d738>
   41c3e:	mov	r4, r0
   41c40:	cbnz	r0, 41c78 <error@@Base+0x12774>
   41c42:	movs	r6, #16
   41c44:	movs	r1, #0
   41c46:	mov	r0, r5
   41c48:	bl	324e0 <error@@Base+0x2fdc>
   41c4c:	mov	r4, r0
   41c4e:	cbnz	r0, 41c9a <error@@Base+0x12796>
   41c50:	subs	r6, #1
   41c52:	bne.n	41c44 <error@@Base+0x12740>
   41c54:	movs	r6, #10
   41c56:	movs	r2, #0
   41c58:	mov	r0, r5
   41c5a:	mov	r1, r2
   41c5c:	bl	324f8 <error@@Base+0x2ff4>
   41c60:	mov	r4, r0
   41c62:	cmp	r0, #0
   41c64:	bne.w	41ff4 <error@@Base+0x12af0>
   41c68:	subs	r6, #1
   41c6a:	bne.n	41c56 <error@@Base+0x12752>
   41c6c:	mov	r1, r6
   41c6e:	mov	r0, r5
   41c70:	bl	324e0 <error@@Base+0x2fdc>
   41c74:	mov	r4, r0
   41c76:	cbz	r0, 41cb4 <error@@Base+0x127b0>
   41c78:	ldr.w	r2, [pc, #1512]	; 42264 <error@@Base+0x12d60>
   41c7c:	ldr.w	r3, [pc, #1500]	; 4225c <error@@Base+0x12d58>
   41c80:	add	r2, pc
   41c82:	ldr	r3, [r2, r3]
   41c84:	ldr	r2, [r3, #0]
   41c86:	ldr	r3, [sp, #60]	; 0x3c
   41c88:	eors	r2, r3
   41c8a:	bne.w	42136 <error@@Base+0x12c32>
   41c8e:	mov	r0, r4
   41c90:	add	sp, #68	; 0x44
   41c92:	vpop	{d8-d9}
   41c96:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41c9a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   41c9e:	ldr.w	r1, [pc, #1480]	; 42268 <error@@Base+0x12d64>
   41ca2:	add	r1, pc
   41ca4:	adds	r1, #88	; 0x58
   41ca6:	mov	r2, r0
   41ca8:	ldr.w	r0, [pc, #1472]	; 4226c <error@@Base+0x12d68>
   41cac:	add	r0, pc
   41cae:	bl	2f504 <error@@Base>
   41cb2:	b.n	41c78 <error@@Base+0x12774>
   41cb4:	mov	r1, r6
   41cb6:	mov	r0, r5
   41cb8:	bl	324e8 <error@@Base+0x2fe4>
   41cbc:	mov	r4, r0
   41cbe:	cmp	r0, #0
   41cc0:	bne.n	41c78 <error@@Base+0x12774>
   41cc2:	mov	r0, r5
   41cc4:	bl	32528 <error@@Base+0x3024>
   41cc8:	mov	r4, r0
   41cca:	cmp	r0, #0
   41ccc:	bne.n	41c78 <error@@Base+0x12774>
   41cce:	ldr	r3, [r7, #76]	; 0x4c
   41cd0:	lsls	r4, r3, #31
   41cd2:	bmi.n	41ce0 <error@@Base+0x127dc>
   41cd4:	mov	r0, r5
   41cd6:	bl	41b00 <error@@Base+0x125fc>
   41cda:	mov	r4, r0
   41cdc:	cmp	r0, #0
   41cde:	bne.n	41c78 <error@@Base+0x12774>
   41ce0:	ldr.w	fp, [r5, #4]
   41ce4:	movs	r3, #0
   41ce6:	strd	r3, r3, [sp, #48]	; 0x30
   41cea:	ldr.w	r3, [fp, #24]
   41cee:	cmp	r3, #0
   41cf0:	beq.w	42018 <error@@Base+0x12b14>
   41cf4:	ldr.w	r1, [pc, #1400]	; 42270 <error@@Base+0x12d6c>
   41cf8:	add	r1, pc
   41cfa:	ldr.w	r0, [pc, #1400]	; 42274 <error@@Base+0x12d70>
   41cfe:	add	r0, pc
   41d00:	bl	2f68c <error@@Base+0x188>
   41d04:	ldr.w	r0, [fp, #56]	; 0x38
   41d08:	add	r2, sp, #48	; 0x30
   41d0a:	movs	r1, #0
   41d0c:	bl	41734 <error@@Base+0x12230>
   41d10:	mov	r4, r0
   41d12:	cmp	r0, #0
   41d14:	bne.w	42014 <error@@Base+0x12b10>
   41d18:	ldr.w	r3, [fp, #24]
   41d1c:	cmp	r3, #0
   41d1e:	bne.w	4201e <error@@Base+0x12b1a>
   41d22:	ldr.w	r1, [pc, #1364]	; 42278 <error@@Base+0x12d74>
   41d26:	add	r1, pc
   41d28:	ldr.w	r0, [pc, #1360]	; 4227c <error@@Base+0x12d78>
   41d2c:	add	r0, pc
   41d2e:	bl	2f68c <error@@Base+0x188>
   41d32:	ldr.w	r0, [fp, #60]	; 0x3c
   41d36:	add	r2, sp, #52	; 0x34
   41d38:	add	r1, sp, #56	; 0x38
   41d3a:	bl	41734 <error@@Base+0x12230>
   41d3e:	mov	r4, r0
   41d40:	cmp	r0, #0
   41d42:	bne.w	42014 <error@@Base+0x12b10>
   41d46:	ldr.w	sl, [sp, #52]	; 0x34
   41d4a:	ldr	r2, [sp, #48]	; 0x30
   41d4c:	ldr.w	r3, [fp, #24]
   41d50:	ldr.w	r1, [sl]
   41d54:	str	r2, [sp, #8]
   41d56:	cmp	r3, #0
   41d58:	beq.w	42024 <error@@Base+0x12b20>
   41d5c:	ldr.w	r3, [fp, #76]	; 0x4c
   41d60:	lsls	r0, r3, #30
   41d62:	bmi.w	42074 <error@@Base+0x12b70>
   41d66:	mov	r0, r1
   41d68:	ldr	r1, [r2, #0]
   41d6a:	str.w	sl, [sp, #8]
   41d6e:	mov	sl, r2
   41d70:	movs	r2, #0
   41d72:	bl	2fb40 <error@@Base+0x63c>
   41d76:	mov	r1, r0
   41d78:	str.w	r0, [fp, #28]
   41d7c:	cmp	r0, #0
   41d7e:	beq.w	4203e <error@@Base+0x12b3a>
   41d82:	ldr.w	r0, [pc, #1276]	; 42280 <error@@Base+0x12d7c>
   41d86:	add	r0, pc
   41d88:	bl	2f638 <error@@Base+0x134>
   41d8c:	ldr.w	r8, [fp, #28]
   41d90:	cmp.w	r8, #0
   41d94:	beq.w	421a6 <error@@Base+0x12ca2>
   41d98:	mov	r0, r8
   41d9a:	bl	41148 <error@@Base+0x11c44>
   41d9e:	cmp	r0, #0
   41da0:	beq.w	42180 <error@@Base+0x12c7c>
   41da4:	ldr	r3, [r0, #4]
   41da6:	movs	r2, #0
   41da8:	str.w	r3, [fp, #44]	; 0x2c
   41dac:	ldr	r3, [r0, #12]
   41dae:	str.w	r3, [fp, #80]	; 0x50
   41db2:	ldr	r3, [r0, #8]
   41db4:	str.w	r3, [fp, #84]	; 0x54
   41db8:	ldr	r3, [sp, #8]
   41dba:	ldr.w	r1, [sl, #4]
   41dbe:	ldr	r0, [r3, #4]
   41dc0:	bl	2fb40 <error@@Base+0x63c>
   41dc4:	str.w	r0, [fp, #32]
   41dc8:	cmp	r0, #0
   41dca:	beq.w	42062 <error@@Base+0x12b5e>
   41dce:	mov	r1, r0
   41dd0:	ldr.w	r0, [pc, #1200]	; 42284 <error@@Base+0x12d80>
   41dd4:	add	r0, pc
   41dd6:	bl	2f638 <error@@Base+0x134>
   41dda:	ldr.w	r0, [fp, #32]
   41dde:	cmp	r0, #0
   41de0:	beq.w	421ac <error@@Base+0x12ca8>
   41de4:	bl	1e9c8 <__read_chk@plt+0x17f64>
   41de8:	cmp	r0, #15
   41dea:	str.w	r0, [fp, #36]	; 0x24
   41dee:	beq.w	42214 <error@@Base+0x12d10>
   41df2:	ldr.w	r0, [fp, #32]
   41df6:	add.w	r3, fp, #8
   41dfa:	str	r3, [sp, #16]
   41dfc:	bl	1ea08 <__read_chk@plt+0x17fa4>
   41e00:	ldr	r3, [sp, #16]
   41e02:	str	r7, [sp, #12]
   41e04:	strd	r6, r4, [sp, #32]
   41e08:	str	r3, [sp, #24]
   41e0a:	movs	r3, #0
   41e0c:	str	r3, [sp, #20]
   41e0e:	ldr.w	r3, [pc, #1144]	; 42288 <error@@Base+0x12d84>
   41e12:	add	r3, pc
   41e14:	vmov	s16, r3
   41e18:	ldr.w	r3, [pc, #1136]	; 4228c <error@@Base+0x12d88>
   41e1c:	add	r3, pc
   41e1e:	vmov	s17, r3
   41e22:	ldr.w	r3, [pc, #1132]	; 42290 <error@@Base+0x12d8c>
   41e26:	add	r3, pc
   41e28:	vmov	s18, r3
   41e2c:	str.w	r0, [fp, #40]	; 0x28
   41e30:	movs	r1, #80	; 0x50
   41e32:	movs	r0, #1
   41e34:	blx	6460 <calloc@plt+0x4>
   41e38:	mov	r6, r0
   41e3a:	cmp	r0, #0
   41e3c:	beq.w	4220a <error@@Base+0x12d06>
   41e40:	ldr	r3, [sp, #24]
   41e42:	ldr.w	r8, [sp, #20]
   41e46:	str.w	r0, [r3], #4
   41e4a:	str	r3, [sp, #24]
   41e4c:	ldr.w	r3, [fp, #24]
   41e50:	cbz	r3, 41e58 <error@@Base+0x12954>
   41e52:	ldr	r3, [sp, #20]
   41e54:	eor.w	r8, r3, #1
   41e58:	ldr	r0, [sp, #8]
   41e5a:	rsb	r3, r8, #3
   41e5e:	movs	r2, #0
   41e60:	rsb	r4, r8, #7
   41e64:	ldr.w	r1, [sl, r3, lsl #2]
   41e68:	mov.w	r9, r3, lsl #2
   41e6c:	ldr.w	r0, [r0, r3, lsl #2]
   41e70:	bl	2fb40 <error@@Base+0x63c>
   41e74:	mov	r7, r0
   41e76:	cmp	r0, #0
   41e78:	beq.w	42202 <error@@Base+0x12cfe>
   41e7c:	bl	2d5b4 <__read_chk@plt+0x26b50>
   41e80:	str	r0, [r6, #4]
   41e82:	cmp	r0, #0
   41e84:	beq.w	421ce <error@@Base+0x12cca>
   41e88:	str	r7, [r6, #0]
   41e8a:	movs	r7, #0
   41e8c:	str	r7, [r6, #8]
   41e8e:	str	r7, [r6, #28]
   41e90:	bl	2d598 <__read_chk@plt+0x26b34>
   41e94:	str	r7, [r6, #24]
   41e96:	str	r0, [r6, #16]
   41e98:	ldr	r0, [r6, #4]
   41e9a:	bl	2d574 <__read_chk@plt+0x26b10>
   41e9e:	mov	r3, r0
   41ea0:	ldr	r0, [r6, #4]
   41ea2:	str	r3, [r6, #12]
   41ea4:	bl	2d570 <__read_chk@plt+0x26b0c>
   41ea8:	mov	r3, r0
   41eaa:	ldr	r0, [r6, #4]
   41eac:	str	r3, [r6, #20]
   41eae:	bl	2d594 <__read_chk@plt+0x26b30>
   41eb2:	mov	r7, r0
   41eb4:	cbnz	r0, 41ef4 <error@@Base+0x129f0>
   41eb6:	add.w	r3, r6, #32
   41eba:	str	r3, [sp, #28]
   41ebc:	ldr	r3, [sp, #8]
   41ebe:	rsb	r0, r8, #5
   41ec2:	mov	r2, r7
   41ec4:	ldr.w	r1, [sl, r0, lsl #2]
   41ec8:	mov.w	r9, r0, lsl #2
   41ecc:	ldr.w	r0, [r3, r0, lsl #2]
   41ed0:	bl	2fb40 <error@@Base+0x63c>
   41ed4:	mov	r1, r0
   41ed6:	cmp	r0, #0
   41ed8:	beq.w	4224e <error@@Base+0x12d4a>
   41edc:	ldr	r3, [sp, #28]
   41ede:	str	r1, [sp, #28]
   41ee0:	mov	r0, r3
   41ee2:	bl	366c8 <error@@Base+0x71c4>
   41ee6:	ldr	r1, [sp, #28]
   41ee8:	cmp	r0, #0
   41eea:	blt.w	4222c <error@@Base+0x12d28>
   41eee:	str	r1, [r6, #32]
   41ef0:	str	r7, [r6, #44]	; 0x2c
   41ef2:	str	r7, [r6, #36]	; 0x24
   41ef4:	ldr	r3, [sp, #8]
   41ef6:	movs	r2, #0
   41ef8:	ldr.w	r1, [sl, r4, lsl #2]
   41efc:	ldr.w	r0, [r3, r4, lsl #2]
   41f00:	lsls	r3, r4, #2
   41f02:	str	r3, [sp, #28]
   41f04:	bl	2fb40 <error@@Base+0x63c>
   41f08:	mov	r4, r0
   41f0a:	cmp	r0, #0
   41f0c:	beq.w	421c6 <error@@Base+0x12cc2>
   41f10:	vmov	r1, s16
   41f14:	blx	66f4 <strcmp@plt+0x4>
   41f18:	cmp	r0, #0
   41f1a:	bne.w	42050 <error@@Base+0x12b4c>
   41f1e:	movs	r3, #2
   41f20:	str	r3, [r6, #68]	; 0x44
   41f22:	str	r4, [r6, #76]	; 0x4c
   41f24:	cmp.w	r8, #0
   41f28:	beq.w	4204a <error@@Base+0x12b46>
   41f2c:	ldr	r1, [pc, #868]	; (42294 <error@@Base+0x12d90>)
   41f2e:	add	r1, pc
   41f30:	ldr	r2, [r6, #0]
   41f32:	cmp	r7, #0
   41f34:	bne.w	42044 <error@@Base+0x12b40>
   41f38:	ldr	r3, [r6, #32]
   41f3a:	ldr	r0, [pc, #860]	; (42298 <error@@Base+0x12d94>)
   41f3c:	str	r4, [sp, #0]
   41f3e:	add	r0, pc
   41f40:	bl	2f638 <error@@Base+0x134>
   41f44:	ldr	r3, [sp, #20]
   41f46:	cmp	r3, #0
   41f48:	beq.w	4209c <error@@Base+0x12b98>
   41f4c:	ldr	r7, [sp, #12]
   41f4e:	add.w	r9, fp, #16
   41f52:	ldrd	r6, r4, [sp, #32]
   41f56:	mov.w	sl, #0
   41f5a:	ldr	r3, [sp, #16]
   41f5c:	ldr.w	r8, [r3], #4
   41f60:	ldrd	r1, r2, [r8, #16]
   41f64:	str	r3, [sp, #16]
   41f66:	ldr.w	r3, [r8, #12]
   41f6a:	ldr.w	r0, [r8, #4]
   41f6e:	cmp	r3, r2
   41f70:	it	cc
   41f72:	movcc	r3, r2
   41f74:	ldr.w	r2, [r8, #48]	; 0x30
   41f78:	cmp	r1, r3
   41f7a:	it	cc
   41f7c:	movcc	r1, r3
   41f7e:	cmp	r2, r1
   41f80:	it	cc
   41f82:	movcc	r2, r1
   41f84:	cmp	r6, r2
   41f86:	it	cc
   41f88:	movcc	r6, r2
   41f8a:	bl	2d578 <__read_chk@plt+0x26b14>
   41f8e:	cmp	r0, sl
   41f90:	bcs.n	42068 <error@@Base+0x12b64>
   41f92:	ldrd	r1, r3, [r8, #16]
   41f96:	ldr.w	r2, [r8, #48]	; 0x30
   41f9a:	cmp	r3, r1
   41f9c:	it	cc
   41f9e:	movcc	r3, r1
   41fa0:	cmp	r3, r2
   41fa2:	it	cc
   41fa4:	movcc	r3, r2
   41fa6:	cmp	sl, r3
   41fa8:	it	cc
   41faa:	movcc	sl, r3
   41fac:	ldr	r3, [sp, #16]
   41fae:	cmp	r9, r3
   41fb0:	bne.n	41f5a <error@@Base+0x12a56>
   41fb2:	ldr	r3, [sp, #56]	; 0x38
   41fb4:	strd	r6, sl, [fp, #16]
   41fb8:	ldr	r6, [sp, #48]	; 0x30
   41fba:	cmp	r3, #0
   41fbc:	bne.n	420b4 <error@@Base+0x12bb0>
   41fbe:	mov	r4, r3
   41fc0:	cbz	r6, 41fc8 <error@@Base+0x12ac4>
   41fc2:	mov	r0, r6
   41fc4:	bl	4123c <error@@Base+0x11d38>
   41fc8:	ldr	r0, [sp, #52]	; 0x34
   41fca:	cbz	r0, 41fd0 <error@@Base+0x12acc>
   41fcc:	bl	4123c <error@@Base+0x11d38>
   41fd0:	cmp	r4, #0
   41fd2:	bne.w	41c78 <error@@Base+0x12774>
   41fd6:	ldr	r2, [r7, #44]	; 0x2c
   41fd8:	cmp	r2, #16
   41fda:	bhi.w	4213a <error@@Base+0x12c36>
   41fde:	add.w	r3, r2, #32
   41fe2:	ldr.w	r3, [r7, r3, lsl #2]
   41fe6:	cmp	r3, #0
   41fe8:	beq.w	4213a <error@@Base+0x12c36>
   41fec:	mov	r0, r5
   41fee:	blx	r3
   41ff0:	mov	r4, r0
   41ff2:	b.n	41c78 <error@@Base+0x12774>
   41ff4:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   41ff8:	ldr	r1, [pc, #672]	; (4229c <error@@Base+0x12d98>)
   41ffa:	add	r1, pc
   41ffc:	adds	r1, #88	; 0x58
   41ffe:	mov	r2, r0
   42000:	ldr	r0, [pc, #668]	; (422a0 <error@@Base+0x12d9c>)
   42002:	add	r0, pc
   42004:	bl	2f504 <error@@Base>
   42008:	b.n	41c78 <error@@Base+0x12774>
   4200a:	ldr	r4, [sp, #8]
   4200c:	ldr	r0, [pc, #660]	; (422a4 <error@@Base+0x12da0>)
   4200e:	add	r0, pc
   42010:	bl	2f68c <error@@Base+0x188>
   42014:	ldr	r6, [sp, #48]	; 0x30
   42016:	b.n	41fc0 <error@@Base+0x12abc>
   42018:	ldr	r1, [pc, #652]	; (422a8 <error@@Base+0x12da4>)
   4201a:	add	r1, pc
   4201c:	b.n	41cfa <error@@Base+0x127f6>
   4201e:	ldr	r1, [pc, #652]	; (422ac <error@@Base+0x12da8>)
   42020:	add	r1, pc
   42022:	b.n	41d28 <error@@Base+0x12824>
   42024:	ldr	r3, [sp, #8]
   42026:	ldr	r0, [r3, #0]
   42028:	b.n	41d70 <error@@Base+0x1286c>
   4202a:	ldr	r1, [pc, #644]	; (422b0 <error@@Base+0x12dac>)
   4202c:	mov.w	r4, #4294967295	; 0xffffffff
   42030:	ldr	r0, [pc, #640]	; (422b4 <error@@Base+0x12db0>)
   42032:	add	r1, pc
   42034:	add	r0, pc
   42036:	adds	r1, #88	; 0x58
   42038:	bl	2f504 <error@@Base>
   4203c:	b.n	41c78 <error@@Base+0x12774>
   4203e:	ldr	r1, [pc, #632]	; (422b8 <error@@Base+0x12db4>)
   42040:	add	r1, pc
   42042:	b.n	41d82 <error@@Base+0x1287e>
   42044:	ldr	r3, [pc, #628]	; (422bc <error@@Base+0x12db8>)
   42046:	add	r3, pc
   42048:	b.n	41f3a <error@@Base+0x12a36>
   4204a:	ldr	r1, [pc, #628]	; (422c0 <error@@Base+0x12dbc>)
   4204c:	add	r1, pc
   4204e:	b.n	41f30 <error@@Base+0x12a2c>
   42050:	vmov	r1, s17
   42054:	mov	r0, r4
   42056:	blx	66f4 <strcmp@plt+0x4>
   4205a:	cbnz	r0, 420a2 <error@@Base+0x12b9e>
   4205c:	movs	r3, #1
   4205e:	str	r3, [r6, #68]	; 0x44
   42060:	b.n	41f22 <error@@Base+0x12a1e>
   42062:	ldr	r0, [pc, #608]	; (422c4 <error@@Base+0x12dc0>)
   42064:	add	r0, pc
   42066:	b.n	41dce <error@@Base+0x128ca>
   42068:	ldr.w	r0, [r8, #4]
   4206c:	bl	2d578 <__read_chk@plt+0x26b14>
   42070:	mov	sl, r0
   42072:	b.n	41f92 <error@@Base+0x12a8e>
   42074:	ldr	r0, [pc, #592]	; (422c8 <error@@Base+0x12dc4>)
   42076:	mov	r2, r4
   42078:	add	r0, pc
   4207a:	bl	2fb40 <error@@Base+0x63c>
   4207e:	subs	r3, r0, #0
   42080:	it	ne
   42082:	movne	r3, #1
   42084:	str.w	r3, [fp, #52]	; 0x34
   42088:	blx	5904 <free@plt+0x4>
   4208c:	ldr	r2, [sp, #8]
   4208e:	ldr.w	r0, [sl]
   42092:	str.w	sl, [sp, #8]
   42096:	ldr	r1, [r2, #0]
   42098:	mov	sl, r2
   4209a:	b.n	41d70 <error@@Base+0x1286c>
   4209c:	movs	r3, #1
   4209e:	str	r3, [sp, #20]
   420a0:	b.n	41e30 <error@@Base+0x1292c>
   420a2:	vmov	r1, s18
   420a6:	mov	r0, r4
   420a8:	blx	66f4 <strcmp@plt+0x4>
   420ac:	cmp	r0, #0
   420ae:	bne.n	42150 <error@@Base+0x12c4c>
   420b0:	str	r0, [r6, #68]	; 0x44
   420b2:	b.n	41f22 <error@@Base+0x12a1e>
   420b4:	ldr.w	r9, [pc, #532]	; 422cc <error@@Base+0x12dc8>
   420b8:	ldr.w	fp, [sp, #52]	; 0x34
   420bc:	add	r9, pc
   420be:	ldr.w	r3, [r9]
   420c2:	adds	r1, r3, #1
   420c4:	itt	ne
   420c6:	strne	r4, [sp, #8]
   420c8:	movne.w	sl, #0
   420cc:	bne.n	420d8 <error@@Base+0x12bd4>
   420ce:	b.n	4200c <error@@Base+0x12b08>
   420d0:	ldr.w	r3, [r9, #4]!
   420d4:	adds	r2, r3, #1
   420d6:	beq.n	4200a <error@@Base+0x12b06>
   420d8:	ldr.w	r0, [r6, r3, lsl #2]
   420dc:	movs	r1, #44	; 0x2c
   420de:	blx	69cc <strchr@plt>
   420e2:	cbz	r0, 420e8 <error@@Base+0x12be4>
   420e4:	strb.w	sl, [r0]
   420e8:	ldr.w	r3, [r9]
   420ec:	movs	r1, #44	; 0x2c
   420ee:	ldr.w	r4, [fp, r3, lsl #2]
   420f2:	mov.w	r8, r3, lsl #2
   420f6:	mov	r0, r4
   420f8:	blx	69cc <strchr@plt>
   420fc:	cbz	r0, 4210e <error@@Base+0x12c0a>
   420fe:	strb.w	sl, [r0]
   42102:	ldr.w	r3, [r9]
   42106:	ldr.w	r4, [fp, r3, lsl #2]
   4210a:	mov.w	r8, r3, lsl #2
   4210e:	ldr.w	r8, [r6, r8]
   42112:	mov	r1, r4
   42114:	mov	r0, r8
   42116:	blx	66f4 <strcmp@plt+0x4>
   4211a:	cmp	r0, #0
   4211c:	beq.n	420d0 <error@@Base+0x12bcc>
   4211e:	ldr	r0, [pc, #432]	; (422d0 <error@@Base+0x12dcc>)
   42120:	mov	r2, r4
   42122:	mov	r1, r8
   42124:	ldr	r4, [sp, #8]
   42126:	add	r0, pc
   42128:	bl	2f68c <error@@Base+0x188>
   4212c:	movs	r3, #1
   4212e:	ldr	r6, [sp, #48]	; 0x30
   42130:	str.w	r3, [r5, #1052]	; 0x41c
   42134:	b.n	41fc0 <error@@Base+0x12abc>
   42136:	blx	620c <__stack_chk_fail@plt>
   4213a:	ldr	r3, [pc, #408]	; (422d4 <error@@Base+0x12dd0>)
   4213c:	mov.w	r4, #4294967295	; 0xffffffff
   42140:	ldr	r0, [pc, #404]	; (422d8 <error@@Base+0x12dd4>)
   42142:	add	r3, pc
   42144:	add	r0, pc
   42146:	add.w	r1, r3, #88	; 0x58
   4214a:	bl	2f504 <error@@Base>
   4214e:	b.n	41c78 <error@@Base+0x12774>
   42150:	ldr	r1, [pc, #392]	; (422dc <error@@Base+0x12dd8>)
   42152:	mov	r9, r4
   42154:	ldr	r0, [pc, #392]	; (422e0 <error@@Base+0x12ddc>)
   42156:	mov	r2, r4
   42158:	add	r1, pc
   4215a:	ldr	r7, [sp, #12]
   4215c:	add	r0, pc
   4215e:	adds	r1, #164	; 0xa4
   42160:	bl	2f504 <error@@Base>
   42164:	mov	r0, r9
   42166:	mov.w	r4, #4294967295	; 0xffffffff
   4216a:	blx	5904 <free@plt+0x4>
   4216e:	ldr	r3, [sp, #52]	; 0x34
   42170:	movs	r2, #0
   42172:	ldr	r0, [sp, #28]
   42174:	ldr	r1, [r3, r0]
   42176:	str.w	r1, [fp, #104]	; 0x68
   4217a:	str	r2, [r3, r0]
   4217c:	ldr	r6, [sp, #48]	; 0x30
   4217e:	b.n	41fc0 <error@@Base+0x12abc>
   42180:	ldr	r3, [pc, #352]	; (422e4 <error@@Base+0x12de0>)
   42182:	mov	r2, r8
   42184:	ldr	r0, [pc, #352]	; (422e8 <error@@Base+0x12de4>)
   42186:	mov.w	r4, #4294967295	; 0xffffffff
   4218a:	add	r3, pc
   4218c:	add	r0, pc
   4218e:	add.w	r1, r3, #108	; 0x6c
   42192:	bl	2f504 <error@@Base>
   42196:	ldr	r3, [sp, #52]	; 0x34
   42198:	movs	r2, #0
   4219a:	ldr	r1, [r3, #0]
   4219c:	str.w	r1, [fp, #104]	; 0x68
   421a0:	str	r2, [r3, #0]
   421a2:	ldr	r6, [sp, #48]	; 0x30
   421a4:	b.n	41fc0 <error@@Base+0x12abc>
   421a6:	mvn.w	r4, #33	; 0x21
   421aa:	b.n	42196 <error@@Base+0x12c92>
   421ac:	mvn.w	r4, #34	; 0x22
   421b0:	ldr	r0, [sp, #52]	; 0x34
   421b2:	movs	r3, #0
   421b4:	ldr	r6, [sp, #48]	; 0x30
   421b6:	ldr	r2, [r0, #4]
   421b8:	str.w	r2, [fp, #104]	; 0x68
   421bc:	str	r3, [r0, #4]
   421be:	cmp	r6, #0
   421c0:	bne.w	41fc2 <error@@Base+0x12abe>
   421c4:	b.n	41fcc <error@@Base+0x12ac8>
   421c6:	ldr	r7, [sp, #12]
   421c8:	mvn.w	r4, #32
   421cc:	b.n	4216e <error@@Base+0x12c6a>
   421ce:	ldr	r1, [pc, #284]	; (422ec <error@@Base+0x12de8>)
   421d0:	mov	r2, r7
   421d2:	ldr	r0, [pc, #284]	; (422f0 <error@@Base+0x12dec>)
   421d4:	mov.w	r4, #4294967295	; 0xffffffff
   421d8:	add	r1, pc
   421da:	str	r2, [sp, #8]
   421dc:	add	r0, pc
   421de:	adds	r1, #140	; 0x8c
   421e0:	ldr	r7, [sp, #12]
   421e2:	bl	2f504 <error@@Base>
   421e6:	ldr	r2, [sp, #8]
   421e8:	mov	r0, r2
   421ea:	blx	5904 <free@plt+0x4>
   421ee:	ldr	r3, [sp, #52]	; 0x34
   421f0:	movs	r2, #0
   421f2:	ldr.w	r1, [r3, r9]
   421f6:	str.w	r1, [fp, #104]	; 0x68
   421fa:	str.w	r2, [r3, r9]
   421fe:	ldr	r6, [sp, #48]	; 0x30
   42200:	b.n	41fc0 <error@@Base+0x12abc>
   42202:	ldr	r7, [sp, #12]
   42204:	mvn.w	r4, #30
   42208:	b.n	421ee <error@@Base+0x12cea>
   4220a:	ldr	r7, [sp, #12]
   4220c:	mvn.w	r4, #1
   42210:	ldr	r6, [sp, #48]	; 0x30
   42212:	b.n	41fc0 <error@@Base+0x12abc>
   42214:	ldr	r1, [pc, #220]	; (422f4 <error@@Base+0x12df0>)
   42216:	mov.w	r4, #4294967295	; 0xffffffff
   4221a:	ldr	r0, [pc, #220]	; (422f8 <error@@Base+0x12df4>)
   4221c:	add	r1, pc
   4221e:	ldr.w	r2, [fp, #32]
   42222:	adds	r1, #120	; 0x78
   42224:	add	r0, pc
   42226:	bl	2f504 <error@@Base>
   4222a:	b.n	421b0 <error@@Base+0x12cac>
   4222c:	mov	r2, r1
   4222e:	ldr	r1, [pc, #204]	; (422fc <error@@Base+0x12df8>)
   42230:	ldr	r0, [pc, #204]	; (42300 <error@@Base+0x12dfc>)
   42232:	mov.w	r4, #4294967295	; 0xffffffff
   42236:	add	r1, pc
   42238:	str	r2, [sp, #8]
   4223a:	add	r0, pc
   4223c:	adds	r1, #152	; 0x98
   4223e:	ldr	r7, [sp, #12]
   42240:	bl	2f504 <error@@Base>
   42244:	ldr	r2, [sp, #8]
   42246:	mov	r0, r2
   42248:	blx	5904 <free@plt+0x4>
   4224c:	b.n	421ee <error@@Base+0x12cea>
   4224e:	ldr	r7, [sp, #12]
   42250:	mvn.w	r4, #31
   42254:	b.n	421ee <error@@Base+0x12cea>
   42256:	nop
   42258:	subs	r4, #126	; 0x7e
   4225a:	movs	r5, r0
   4225c:	lsls	r4, r3, #25
   4225e:	movs	r0, r0
   42260:	adds	r3, #122	; 0x7a
   42262:	movs	r2, r0
   42264:	subs	r4, #0
   42266:	movs	r5, r0
   42268:	subs	r3, #106	; 0x6a
   4226a:	movs	r2, r0
   4226c:	adds	r2, #248	; 0xf8
   4226e:	movs	r2, r0
   42270:	adds	r2, #108	; 0x6c
   42272:	movs	r2, r0
   42274:	adds	r2, #218	; 0xda
   42276:	movs	r2, r0
   42278:	adds	r2, #62	; 0x3e
   4227a:	movs	r2, r0
   4227c:	adds	r2, #200	; 0xc8
   4227e:	movs	r2, r0
   42280:	adds	r2, #138	; 0x8a
   42282:	movs	r2, r0
   42284:	adds	r2, #112	; 0x70
   42286:	movs	r2, r0
   42288:	adds	r2, #170	; 0xaa
   4228a:	movs	r2, r0
   4228c:	adds	r2, #180	; 0xb4
   4228e:	movs	r2, r0
   42290:	cmp	r2, #142	; 0x8e
   42292:	movs	r1, r0
   42294:	adds	r0, #46	; 0x2e
   42296:	movs	r2, r0
   42298:	adds	r1, #194	; 0xc2
   4229a:	movs	r2, r0
   4229c:	subs	r0, #18
   4229e:	movs	r2, r0
   422a0:	cmp	r7, #186	; 0xba
   422a2:	movs	r2, r0
   422a4:	adds	r1, #30
   422a6:	movs	r2, r0
   422a8:	cmp	r7, #90	; 0x5a
   422aa:	movs	r2, r0
   422ac:	cmp	r7, #84	; 0x54
   422ae:	movs	r2, r0
   422b0:	adds	r7, #218	; 0xda
   422b2:	movs	r2, r0
   422b4:	cmp	r6, #172	; 0xac
   422b6:	movs	r2, r0
   422b8:	cmp	r7, #16
   422ba:	movs	r2, r0
   422bc:	cmp	r7, #54	; 0x36
   422be:	movs	r2, r0
   422c0:	cmp	r7, #32
   422c2:	movs	r2, r0
   422c4:	cmp	r6, #236	; 0xec
   422c6:	movs	r2, r0
   422c8:	str	r6, [sp, #80]	; 0x50
   422ca:	movs	r1, r0
   422cc:	eors	r4, r1
   422ce:	movs	r5, r0
   422d0:	adds	r0, #22
   422d2:	movs	r2, r0
   422d4:	adds	r6, #202	; 0xca
   422d6:	movs	r2, r0
   422d8:	adds	r0, #28
   422da:	movs	r2, r0
   422dc:	adds	r6, #180	; 0xb4
   422de:	movs	r2, r0
   422e0:	cmp	r7, #124	; 0x7c
   422e2:	movs	r2, r0
   422e4:	adds	r6, #130	; 0x82
   422e6:	movs	r2, r0
   422e8:	cmp	r6, #152	; 0x98
   422ea:	movs	r2, r0
   422ec:	adds	r6, #52	; 0x34
   422ee:	movs	r2, r0
   422f0:	cmp	r6, #172	; 0xac
   422f2:	movs	r2, r0
   422f4:	adds	r5, #240	; 0xf0
   422f6:	movs	r2, r0
   422f8:	cmp	r6, #60	; 0x3c
   422fa:	movs	r2, r0
   422fc:	adds	r5, #214	; 0xd6
   422fe:	movs	r2, r0
   42300:	cmp	r6, #106	; 0x6a
   42302:	movs	r2, r0
   42304:	cmp	r0, #0
   42306:	beq.n	423ac <error@@Base+0x12ea8>
   42308:	push	{r3, r4, r5, lr}
   4230a:	mov	r4, r0
   4230c:	ldr	r0, [r0, #24]
   4230e:	cbz	r0, 42324 <error@@Base+0x12e20>
   42310:	ldr	r1, [r4, #12]
   42312:	mov.w	r2, #4294967295	; 0xffffffff
   42316:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4231a:	ldr	r0, [r4, #24]
   4231c:	blx	5904 <free@plt+0x4>
   42320:	movs	r3, #0
   42322:	str	r3, [r4, #24]
   42324:	ldr	r0, [r4, #28]
   42326:	cbz	r0, 4233c <error@@Base+0x12e38>
   42328:	ldr	r1, [r4, #16]
   4232a:	mov.w	r2, #4294967295	; 0xffffffff
   4232e:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   42332:	ldr	r0, [r4, #28]
   42334:	blx	5904 <free@plt+0x4>
   42338:	movs	r3, #0
   4233a:	str	r3, [r4, #28]
   4233c:	ldr	r0, [r4, #0]
   4233e:	add.w	r5, r4, #32
   42342:	blx	5904 <free@plt+0x4>
   42346:	mov.w	r2, #4294967295	; 0xffffffff
   4234a:	movs	r1, #32
   4234c:	mov	r0, r4
   4234e:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   42352:	ldr	r0, [r4, #76]	; 0x4c
   42354:	blx	5904 <free@plt+0x4>
   42358:	add.w	r0, r4, #68	; 0x44
   4235c:	mov.w	r2, #4294967295	; 0xffffffff
   42360:	movs	r1, #12
   42362:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   42366:	mov	r0, r5
   42368:	bl	36938 <error@@Base+0x7434>
   4236c:	ldr	r0, [r4, #44]	; 0x2c
   4236e:	cbz	r0, 42384 <error@@Base+0x12e80>
   42370:	ldr	r1, [r4, #48]	; 0x30
   42372:	mov.w	r2, #4294967295	; 0xffffffff
   42376:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4237a:	ldr	r0, [r4, #44]	; 0x2c
   4237c:	blx	5904 <free@plt+0x4>
   42380:	movs	r3, #0
   42382:	str	r3, [r4, #44]	; 0x2c
   42384:	ldr	r0, [r4, #32]
   42386:	blx	5904 <free@plt+0x4>
   4238a:	mov	r0, r5
   4238c:	mov.w	r2, #4294967295	; 0xffffffff
   42390:	movs	r1, #36	; 0x24
   42392:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   42396:	mov	r0, r4
   42398:	mov.w	r2, #4294967295	; 0xffffffff
   4239c:	movs	r1, #80	; 0x50
   4239e:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   423a2:	mov	r0, r4
   423a4:	ldmia.w	sp!, {r3, r4, r5, lr}
   423a8:	b.w	5900 <free@plt>
   423ac:	bx	lr
   423ae:	nop
   423b0:	push	{r3, r4, r5, lr}
   423b2:	mov	r4, r0
   423b4:	ldr.w	r0, [r0, #196]	; 0xc4
   423b8:	movs	r5, #0
   423ba:	blx	6700 <DH_free@plt>
   423be:	ldr.w	r0, [r4, #212]	; 0xd4
   423c2:	blx	5ebc <EC_KEY_free@plt>
   423c6:	ldr	r0, [r4, #8]
   423c8:	bl	42304 <error@@Base+0x12e00>
   423cc:	ldr	r0, [r4, #12]
   423ce:	str	r5, [r4, #8]
   423d0:	bl	42304 <error@@Base+0x12e00>
   423d4:	ldr	r0, [r4, #60]	; 0x3c
   423d6:	str	r5, [r4, #12]
   423d8:	bl	1dd04 <__read_chk@plt+0x172a0>
   423dc:	ldr	r0, [r4, #56]	; 0x38
   423de:	bl	1dd04 <__read_chk@plt+0x172a0>
   423e2:	ldr	r0, [r4, #64]	; 0x40
   423e4:	bl	1dd04 <__read_chk@plt+0x172a0>
   423e8:	ldr	r0, [r4, #68]	; 0x44
   423ea:	bl	1dd04 <__read_chk@plt+0x172a0>
   423ee:	ldr.w	r0, [r4, #1884]	; 0x75c
   423f2:	bl	1dd04 <__read_chk@plt+0x172a0>
   423f6:	ldr	r0, [r4, #0]
   423f8:	blx	5904 <free@plt+0x4>
   423fc:	ldr	r0, [r4, #96]	; 0x60
   423fe:	blx	5904 <free@plt+0x4>
   42402:	ldr	r0, [r4, #104]	; 0x68
   42404:	blx	5904 <free@plt+0x4>
   42408:	ldr	r0, [r4, #32]
   4240a:	blx	5904 <free@plt+0x4>
   4240e:	ldr	r0, [r4, #28]
   42410:	blx	5904 <free@plt+0x4>
   42414:	mov	r0, r4
   42416:	ldmia.w	sp!, {r3, r4, r5, lr}
   4241a:	b.w	5900 <free@plt>
   4241e:	nop
   42420:	push	{r4, lr}
   42422:	mov.w	r1, #1888	; 0x760
   42426:	movs	r0, #1
   42428:	blx	6460 <calloc@plt+0x4>
   4242c:	mov	r4, r0
   4242e:	cbz	r0, 42450 <error@@Base+0x12f4c>
   42430:	bl	1dbe8 <__read_chk@plt+0x17184>
   42434:	str	r0, [r4, #60]	; 0x3c
   42436:	cbz	r0, 42454 <error@@Base+0x12f50>
   42438:	bl	1dbe8 <__read_chk@plt+0x17184>
   4243c:	str	r0, [r4, #56]	; 0x38
   4243e:	cbz	r0, 42454 <error@@Base+0x12f50>
   42440:	bl	1dbe8 <__read_chk@plt+0x17184>
   42444:	str	r0, [r4, #64]	; 0x40
   42446:	cbz	r0, 42454 <error@@Base+0x12f50>
   42448:	bl	1dbe8 <__read_chk@plt+0x17184>
   4244c:	str	r0, [r4, #68]	; 0x44
   4244e:	cbz	r0, 42454 <error@@Base+0x12f50>
   42450:	mov	r0, r4
   42452:	pop	{r4, pc}
   42454:	mov	r0, r4
   42456:	movs	r4, #0
   42458:	bl	423b0 <error@@Base+0x12eac>
   4245c:	mov	r0, r4
   4245e:	pop	{r4, pc}
   42460:	cbz	r0, 42464 <error@@Base+0x12f60>
   42462:	b.n	423b0 <error@@Base+0x12eac>
   42464:	bx	lr
   42466:	nop
   42468:	push	{r4, r5, r6, lr}
   4246a:	mov	r4, r0
   4246c:	ldr	r3, [r0, #4]
   4246e:	ldr	r0, [r3, #56]	; 0x38
   42470:	bl	416ec <error@@Base+0x121e8>
   42474:	mov	r5, r0
   42476:	cbnz	r0, 42498 <error@@Base+0x12f94>
   42478:	ldr	r0, [r4, #4]
   4247a:	movs	r2, #49	; 0x31
   4247c:	ldr	r3, [pc, #28]	; (4249c <error@@Base+0x12f98>)
   4247e:	movs	r1, #1
   42480:	movs	r6, #2
   42482:	add	r3, pc
   42484:	str	r6, [r0, #76]	; 0x4c
   42486:	mov	r0, r4
   42488:	bl	36538 <error@@Base+0x7034>
   4248c:	ldr	r2, [pc, #16]	; (424a0 <error@@Base+0x12f9c>)
   4248e:	mov	r0, r4
   42490:	movs	r1, #20
   42492:	add	r2, pc
   42494:	bl	36554 <error@@Base+0x7050>
   42498:	mov	r0, r5
   4249a:	pop	{r4, r5, r6, pc}
   4249c:	stc	15, cr15, [fp], {255}	; 0xff
   424a0:	bl	fff9e4a2 <mkdtemp@@Base+0xfff4c4c6>
   424a4:	push	{r3, r4, r5, lr}
   424a6:	mov	r5, r0
   424a8:	bl	42468 <error@@Base+0x12f64>
   424ac:	mov	r4, r0
   424ae:	cbz	r0, 424b4 <error@@Base+0x12fb0>
   424b0:	mov	r0, r4
   424b2:	pop	{r3, r4, r5, pc}
   424b4:	mov	r0, r5
   424b6:	bl	41b00 <error@@Base+0x125fc>
   424ba:	mov	r4, r0
   424bc:	cmp	r0, #0
   424be:	beq.n	424b0 <error@@Base+0x12fac>
   424c0:	ldr	r0, [r5, #4]
   424c2:	cbz	r0, 424c8 <error@@Base+0x12fc4>
   424c4:	bl	423b0 <error@@Base+0x12eac>
   424c8:	movs	r3, #0
   424ca:	mov	r0, r4
   424cc:	str	r3, [r5, #4]
   424ce:	pop	{r3, r4, r5, pc}
   424d0:	push	{r3, lr}
   424d2:	ldr	r3, [r0, #4]
   424d4:	cbz	r3, 424fa <error@@Base+0x12ff6>
   424d6:	ldr	r2, [r3, #72]	; 0x48
   424d8:	cbz	r2, 424e6 <error@@Base+0x12fe2>
   424da:	movs	r2, #0
   424dc:	str	r2, [r3, #72]	; 0x48
   424de:	ldmia.w	sp!, {r3, lr}
   424e2:	b.w	41b00 <error@@Base+0x125fc>
   424e6:	ldr	r1, [pc, #36]	; (4250c <error@@Base+0x13008>)
   424e8:	ldr	r0, [pc, #36]	; (42510 <error@@Base+0x1300c>)
   424ea:	add	r1, pc
   424ec:	add	r0, pc
   424ee:	adds	r1, #176	; 0xb0
   424f0:	bl	2f504 <error@@Base>
   424f4:	mov.w	r0, #4294967295	; 0xffffffff
   424f8:	pop	{r3, pc}
   424fa:	ldr	r1, [pc, #24]	; (42514 <error@@Base+0x13010>)
   424fc:	ldr	r0, [pc, #24]	; (42518 <error@@Base+0x13014>)
   424fe:	add	r1, pc
   42500:	add	r0, pc
   42502:	adds	r1, #176	; 0xb0
   42504:	bl	2f504 <error@@Base>
   42508:	b.n	424f4 <error@@Base+0x12ff0>
   4250a:	nop
   4250c:	adds	r3, #34	; 0x22
   4250e:	movs	r2, r0
   42510:	cmp	r4, #152	; 0x98
   42512:	movs	r2, r0
   42514:	adds	r3, #14
   42516:	movs	r2, r0
   42518:	cmp	r4, #120	; 0x78
   4251a:	movs	r2, r0
   4251c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42520:	mov	fp, r3
   42522:	vpush	{d8}
   42526:	ldr	r3, [pc, #628]	; (4279c <error@@Base+0x13298>)
   42528:	vmov	s17, r2
   4252c:	ldr	r2, [pc, #624]	; (427a0 <error@@Base+0x1329c>)
   4252e:	sub	sp, #68	; 0x44
   42530:	ldr.w	r9, [r0, #4]
   42534:	add	r2, pc
   42536:	vmov	s16, r1
   4253a:	str	r0, [sp, #12]
   4253c:	ldr	r3, [r2, r3]
   4253e:	mov	r8, r9
   42540:	ldr	r3, [r3, #0]
   42542:	str	r3, [sp, #60]	; 0x3c
   42544:	mov.w	r3, #0
   42548:	ldr.w	r3, [r9]
   4254c:	cmp	r3, #0
   4254e:	beq.w	42756 <error@@Base+0x13252>
   42552:	movs	r7, #0
   42554:	add.w	r3, sp, #35	; 0x23
   42558:	str	r3, [sp, #16]
   4255a:	add	r3, sp, #36	; 0x24
   4255c:	str	r3, [sp, #8]
   4255e:	ldr.w	r0, [r8, #80]	; 0x50
   42562:	add.w	r3, r7, #65	; 0x41
   42566:	ldr.w	sl, [r9, #16]
   4256a:	strb.w	r3, [sp, #35]	; 0x23
   4256e:	bl	40710 <error@@Base+0x1120c>
   42572:	mov	r4, r0
   42574:	cmp	r0, #0
   42576:	beq.w	4277c <error@@Base+0x13278>
   4257a:	add.w	r0, sl, #4294967295	; 0xffffffff
   4257e:	mov	r1, r4
   42580:	add	r0, r4
   42582:	bl	53998 <mkdtemp@@Base+0x19bc>
   42586:	mul.w	r1, r4, r0
   4258a:	movs	r0, #1
   4258c:	blx	6460 <calloc@plt+0x4>
   42590:	mov	r5, r0
   42592:	cmp	r0, #0
   42594:	beq.w	42784 <error@@Base+0x13280>
   42598:	ldr.w	r0, [r8, #80]	; 0x50
   4259c:	bl	40744 <error@@Base+0x11240>
   425a0:	mov	r6, r0
   425a2:	cbz	r0, 425c8 <error@@Base+0x130c4>
   425a4:	mov	r1, fp
   425a6:	bl	407ec <error@@Base+0x112e8>
   425aa:	cbnz	r0, 425c8 <error@@Base+0x130c4>
   425ac:	vmov	r2, s17
   425b0:	mov	r0, r6
   425b2:	vmov	r1, s16
   425b6:	bl	407d8 <error@@Base+0x112d4>
   425ba:	cbnz	r0, 425c8 <error@@Base+0x130c4>
   425bc:	ldr	r1, [sp, #16]
   425be:	movs	r2, #1
   425c0:	mov	r0, r6
   425c2:	bl	407d8 <error@@Base+0x112d4>
   425c6:	cbz	r0, 4261a <error@@Base+0x13116>
   425c8:	ldr	r1, [pc, #472]	; (427a4 <error@@Base+0x132a0>)
   425ca:	mvn.w	r3, #21
   425ce:	ldr	r0, [pc, #472]	; (427a8 <error@@Base+0x132a4>)
   425d0:	add	r1, pc
   425d2:	str	r3, [sp, #4]
   425d4:	add	r0, pc
   425d6:	adds	r1, #192	; 0xc0
   425d8:	bl	2f504 <error@@Base>
   425dc:	mov	r0, r5
   425de:	blx	5904 <free@plt+0x4>
   425e2:	mov	r0, r6
   425e4:	bl	4089c <error@@Base+0x11398>
   425e8:	cbz	r7, 425fc <error@@Base+0x130f8>
   425ea:	add	r4, sp, #36	; 0x24
   425ec:	add.w	r7, r4, r7, lsl #2
   425f0:	ldr.w	r0, [r4], #4
   425f4:	blx	5904 <free@plt+0x4>
   425f8:	cmp	r4, r7
   425fa:	bne.n	425f0 <error@@Base+0x130ec>
   425fc:	ldr	r2, [pc, #428]	; (427ac <error@@Base+0x132a8>)
   425fe:	ldr	r3, [pc, #412]	; (4279c <error@@Base+0x13298>)
   42600:	add	r2, pc
   42602:	ldr	r3, [r2, r3]
   42604:	ldr	r2, [r3, #0]
   42606:	ldr	r3, [sp, #60]	; 0x3c
   42608:	eors	r2, r3
   4260a:	bne.w	42790 <error@@Base+0x1328c>
   4260e:	ldr	r0, [sp, #4]
   42610:	add	sp, #68	; 0x44
   42612:	vpop	{d8}
   42616:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4261a:	ldr.w	r2, [r8, #4]
   4261e:	mov	r0, r6
   42620:	ldr.w	r1, [r8]
   42624:	bl	407d8 <error@@Base+0x112d4>
   42628:	cmp	r0, #0
   4262a:	bne.n	425c8 <error@@Base+0x130c4>
   4262c:	mov	r2, r4
   4262e:	mov	r1, r5
   42630:	mov	r0, r6
   42632:	bl	4081c <error@@Base+0x11318>
   42636:	str	r0, [sp, #4]
   42638:	cmp	r0, #0
   4263a:	bne.n	425c8 <error@@Base+0x130c4>
   4263c:	mov	r0, r6
   4263e:	bl	4089c <error@@Base+0x11398>
   42642:	cmp	sl, r4
   42644:	bls.n	426ba <error@@Base+0x131b6>
   42646:	strd	r7, r9, [sp, #24]
   4264a:	mov	r6, sl
   4264c:	vmov	r9, s16
   42650:	mov	r7, r4
   42652:	vmov	sl, s17
   42656:	str	r4, [sp, #20]
   42658:	b.n	42694 <error@@Base+0x13190>
   4265a:	mov	r1, fp
   4265c:	bl	407ec <error@@Base+0x112e8>
   42660:	cbnz	r0, 426a2 <error@@Base+0x1319e>
   42662:	mov	r2, sl
   42664:	mov	r1, r9
   42666:	mov	r0, r4
   42668:	bl	407d8 <error@@Base+0x112d4>
   4266c:	cbnz	r0, 426a2 <error@@Base+0x1319e>
   4266e:	mov	r2, r7
   42670:	mov	r1, r5
   42672:	mov	r0, r4
   42674:	bl	407d8 <error@@Base+0x112d4>
   42678:	cbnz	r0, 426a2 <error@@Base+0x1319e>
   4267a:	ldr	r2, [sp, #20]
   4267c:	adds	r1, r5, r7
   4267e:	mov	r0, r4
   42680:	bl	4081c <error@@Base+0x11318>
   42684:	cbnz	r0, 426a2 <error@@Base+0x1319e>
   42686:	ldr	r3, [sp, #20]
   42688:	mov	r0, r4
   4268a:	add	r7, r3
   4268c:	bl	4089c <error@@Base+0x11398>
   42690:	cmp	r6, r7
   42692:	bls.n	426b6 <error@@Base+0x131b2>
   42694:	ldr.w	r0, [r8, #80]	; 0x50
   42698:	bl	40744 <error@@Base+0x11240>
   4269c:	mov	r4, r0
   4269e:	cmp	r0, #0
   426a0:	bne.n	4265a <error@@Base+0x13156>
   426a2:	ldr	r1, [pc, #268]	; (427b0 <error@@Base+0x132ac>)
   426a4:	mvn.w	r3, #21
   426a8:	ldr	r0, [pc, #264]	; (427b4 <error@@Base+0x132b0>)
   426aa:	mov	r6, r4
   426ac:	ldr	r7, [sp, #24]
   426ae:	add	r1, pc
   426b0:	add	r0, pc
   426b2:	str	r3, [sp, #4]
   426b4:	b.n	425d6 <error@@Base+0x130d2>
   426b6:	ldrd	r7, r9, [sp, #24]
   426ba:	ldr	r3, [sp, #8]
   426bc:	movs	r0, #0
   426be:	str.w	r5, [r3, r7, lsl #2]
   426c2:	adds	r7, #1
   426c4:	bl	4089c <error@@Base+0x11398>
   426c8:	cmp	r7, #6
   426ca:	beq.n	426d4 <error@@Base+0x131d0>
   426cc:	ldr	r3, [sp, #12]
   426ce:	ldr.w	r8, [r3, #4]
   426d2:	b.n	4255e <error@@Base+0x1305a>
   426d4:	ldr.w	r3, [r9, #24]
   426d8:	ldr.w	r0, [r9, #8]
   426dc:	cmp	r3, #0
   426de:	add	r3, sp, #64	; 0x40
   426e0:	ite	eq
   426e2:	moveq	r1, #4
   426e4:	movne	r1, #0
   426e6:	add	r1, r3
   426e8:	ite	ne
   426ea:	movne	r2, #8
   426ec:	moveq	r2, #12
   426ee:	add	r2, r3
   426f0:	ldr.w	r4, [r1, #-28]
   426f4:	add	r1, sp, #64	; 0x40
   426f6:	ite	ne
   426f8:	movne	r3, #16
   426fa:	moveq	r3, #20
   426fc:	add	r3, r1
   426fe:	ldr.w	r1, [r2, #-28]
   42702:	str	r4, [r0, #28]
   42704:	ldr.w	r2, [r3, #-28]
   42708:	ldr.w	r3, [r9, #8]
   4270c:	str	r1, [r3, #24]
   4270e:	ldr.w	r3, [r9, #8]
   42712:	str	r2, [r3, #44]	; 0x2c
   42714:	ldr.w	r3, [r9, #24]
   42718:	ldr.w	r0, [r9, #12]
   4271c:	cmp	r3, #0
   4271e:	add	r3, sp, #64	; 0x40
   42720:	ite	ne
   42722:	movne	r1, #4
   42724:	moveq	r1, #0
   42726:	add	r1, r3
   42728:	ite	eq
   4272a:	moveq	r2, #8
   4272c:	movne	r2, #12
   4272e:	add	r2, r3
   42730:	ldr.w	r4, [r1, #-28]
   42734:	add	r1, sp, #64	; 0x40
   42736:	ite	ne
   42738:	movne	r3, #20
   4273a:	moveq	r3, #16
   4273c:	add	r3, r1
   4273e:	ldr.w	r1, [r2, #-28]
   42742:	str	r4, [r0, #28]
   42744:	ldr.w	r2, [r3, #-28]
   42748:	ldr.w	r3, [r9, #12]
   4274c:	str	r1, [r3, #24]
   4274e:	ldr.w	r3, [r9, #12]
   42752:	str	r2, [r3, #44]	; 0x2c
   42754:	b.n	425fc <error@@Base+0x130f8>
   42756:	vmov	r0, s17
   4275a:	vstr	s17, [r9, #4]
   4275e:	blx	656c <malloc@plt>
   42762:	str.w	r0, [r9]
   42766:	cbz	r0, 42794 <error@@Base+0x13290>
   42768:	vmov	r2, s17
   4276c:	vmov	r1, s16
   42770:	blx	6524 <memcpy@plt+0x4>
   42774:	ldr	r3, [sp, #12]
   42776:	ldr.w	r8, [r3, #4]
   4277a:	b.n	42552 <error@@Base+0x1304e>
   4277c:	mvn.w	r3, #9
   42780:	str	r3, [sp, #4]
   42782:	b.n	425e8 <error@@Base+0x130e4>
   42784:	bl	4089c <error@@Base+0x11398>
   42788:	mvn.w	r3, #1
   4278c:	str	r3, [sp, #4]
   4278e:	b.n	425e8 <error@@Base+0x130e4>
   42790:	blx	620c <__stack_chk_fail@plt>
   42794:	mvn.w	r3, #1
   42798:	str	r3, [sp, #4]
   4279a:	b.n	425fc <error@@Base+0x130f8>
   4279c:	lsls	r4, r3, #25
   4279e:	movs	r0, r0
   427a0:	adds	r3, #76	; 0x4c
   427a2:	movs	r5, r0
   427a4:	adds	r2, #60	; 0x3c
   427a6:	movs	r2, r0
   427a8:	cmp	r3, #196	; 0xc4
   427aa:	movs	r2, r0
   427ac:	adds	r2, #128	; 0x80
   427ae:	movs	r5, r0
   427b0:	adds	r1, #94	; 0x5e
   427b2:	movs	r2, r0
   427b4:	cmp	r2, #252	; 0xfc
   427b6:	movs	r2, r0
   427b8:	push	{r3, r4, r5, r6, r7, lr}
   427ba:	movs	r3, #0
   427bc:	ldr	r4, [r0, #4]
   427be:	str	r3, [r2, #0]
   427c0:	str	r3, [r1, #0]
   427c2:	ldr	r3, [r4, #112]	; 0x70
   427c4:	cbz	r3, 427f4 <error@@Base+0x132f0>
   427c6:	mov	r5, r2
   427c8:	ldr	r2, [r4, #116]	; 0x74
   427ca:	cbz	r2, 427f4 <error@@Base+0x132f0>
   427cc:	mov	r6, r0
   427ce:	mov	r7, r1
   427d0:	mov	r2, r0
   427d2:	ldrd	r0, r1, [r4, #36]	; 0x24
   427d6:	blx	r3
   427d8:	mov	r2, r6
   427da:	str	r0, [r5, #0]
   427dc:	ldr	r3, [r4, #116]	; 0x74
   427de:	ldrd	r0, r1, [r4, #36]	; 0x24
   427e2:	blx	r3
   427e4:	str	r0, [r7, #0]
   427e6:	ldr	r3, [r5, #0]
   427e8:	cmp	r3, #0
   427ea:	ite	ne
   427ec:	movne	r0, #0
   427ee:	mvneq.w	r0, #35	; 0x23
   427f2:	pop	{r3, r4, r5, r6, r7, pc}
   427f4:	ldr	r1, [pc, #16]	; (42808 <error@@Base+0x13304>)
   427f6:	ldr	r0, [pc, #20]	; (4280c <error@@Base+0x13308>)
   427f8:	add	r1, pc
   427fa:	add	r0, pc
   427fc:	adds	r1, #204	; 0xcc
   427fe:	bl	2f504 <error@@Base>
   42802:	mvn.w	r0, #9
   42806:	pop	{r3, r4, r5, r6, r7, pc}
   42808:	adds	r0, #20
   4280a:	movs	r2, r0
   4280c:	cmp	r1, #194	; 0xc2
   4280e:	movs	r2, r0
   42810:	push	{r3, r4, r5, lr}
   42812:	mov	r3, r0
   42814:	ldr	r2, [r0, #4]
   42816:	ldr	r4, [r2, #108]	; 0x6c
   42818:	cbz	r4, 42846 <error@@Base+0x13342>
   4281a:	ldr	r5, [r2, #36]	; 0x24
   4281c:	mov	r0, r1
   4281e:	ldr	r1, [r1, #0]
   42820:	cmp	r1, r5
   42822:	bne.n	42840 <error@@Base+0x1333c>
   42824:	cmp	r1, #2
   42826:	beq.n	42838 <error@@Base+0x13334>
   42828:	mov	r1, r3
   4282a:	blx	r4
   4282c:	adds	r3, r0, #1
   4282e:	ite	ne
   42830:	movne	r0, #0
   42832:	mvneq.w	r0, #20
   42836:	pop	{r3, r4, r5, pc}
   42838:	ldr	r2, [r2, #40]	; 0x28
   4283a:	ldr	r1, [r0, #16]
   4283c:	cmp	r1, r2
   4283e:	beq.n	42828 <error@@Base+0x13324>
   42840:	mvn.w	r0, #12
   42844:	pop	{r3, r4, r5, pc}
   42846:	ldr	r1, [pc, #20]	; (4285c <error@@Base+0x13358>)
   42848:	ldr	r0, [pc, #20]	; (42860 <error@@Base+0x1335c>)
   4284a:	add	r1, pc
   4284c:	add	r0, pc
   4284e:	adds	r1, #224	; 0xe0
   42850:	bl	2f504 <error@@Base>
   42854:	mvn.w	r0, #9
   42858:	pop	{r3, r4, r5, pc}
   4285a:	nop
   4285c:	cmp	r7, #194	; 0xc2
   4285e:	movs	r2, r0
   42860:	cmp	r1, #140	; 0x8c
   42862:	movs	r2, r0
   42864:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42868:	sub	sp, #52	; 0x34
   4286a:	mov	r8, r2
   4286c:	ldr.w	r2, [pc, #1220]	; 42d34 <error@@Base+0x13830>
   42870:	str	r1, [sp, #28]
   42872:	mov	r4, r3
   42874:	ldr.w	r1, [pc, #1216]	; 42d38 <error@@Base+0x13834>
   42878:	mov	r6, r0
   4287a:	ldr	r3, [r0, #4]
   4287c:	add	r1, pc
   4287e:	ldr.w	r9, [pc, #1212]	; 42d3c <error@@Base+0x13838>
   42882:	ldr	r2, [r1, r2]
   42884:	add	r9, pc
   42886:	ldr	r2, [r2, #0]
   42888:	str	r2, [sp, #44]	; 0x2c
   4288a:	mov.w	r2, #0
   4288e:	ldr	r2, [r3, #24]
   42890:	ldrd	r7, r3, [r3, #64]	; 0x40
   42894:	cmp	r2, #0
   42896:	ite	eq
   42898:	moveq	r5, r7
   4289a:	movne	r5, r3
   4289c:	mov	r0, r5
   4289e:	it	eq
   428a0:	moveq	r7, r3
   428a2:	bl	1de7c <__read_chk@plt+0x17418>
   428a6:	cbz	r4, 428c2 <error@@Base+0x133be>
   428a8:	ldrb	r3, [r4, #0]
   428aa:	cbz	r3, 428c2 <error@@Base+0x133be>
   428ac:	cmp.w	r8, #0
   428b0:	beq.w	42ab6 <error@@Base+0x135b2>
   428b4:	ldr.w	r2, [pc, #1160]	; 42d40 <error@@Base+0x1383c>
   428b8:	ldr.w	r1, [pc, #1160]	; 42d44 <error@@Base+0x13840>
   428bc:	add	r2, pc
   428be:	add	r1, pc
   428c0:	b.n	428d8 <error@@Base+0x133d4>
   428c2:	cmp.w	r8, #0
   428c6:	bne.w	429fe <error@@Base+0x134fa>
   428ca:	ldr.w	r2, [pc, #1148]	; 42d48 <error@@Base+0x13844>
   428ce:	ldr.w	r1, [pc, #1148]	; 42d4c <error@@Base+0x13848>
   428d2:	add	r2, pc
   428d4:	add	r1, pc
   428d6:	mov	r4, r2
   428d8:	str	r1, [sp, #0]
   428da:	movs	r3, #0
   428dc:	ldr.w	r1, [pc, #1136]	; 42d50 <error@@Base+0x1384c>
   428e0:	mov	r0, r5
   428e2:	str	r4, [sp, #8]
   428e4:	str	r2, [sp, #4]
   428e6:	add	r1, pc
   428e8:	movs	r2, #2
   428ea:	bl	242c8 <__read_chk@plt+0x1d864>
   428ee:	mov	r4, r0
   428f0:	cmp	r0, #0
   428f2:	bne.w	42a8a <error@@Base+0x13586>
   428f6:	mov	r0, r6
   428f8:	bl	30fe0 <error@@Base+0x1adc>
   428fc:	mov	r1, r0
   428fe:	mov	r0, r5
   42900:	str	r1, [sp, #24]
   42902:	bl	1e11c <__read_chk@plt+0x176b8>
   42906:	mov	r2, r0
   42908:	mov	r0, r5
   4290a:	str	r2, [sp, #20]
   4290c:	bl	1dff8 <__read_chk@plt+0x17594>
   42910:	ldr.w	ip, [pc, #1088]	; 42d54 <error@@Base+0x13850>
   42914:	ldrd	r2, r1, [sp, #20]
   42918:	mov	r3, r0
   4291a:	ldr.w	r0, [r9, ip]
   4291e:	bl	362dc <error@@Base+0x6dd8>
   42922:	mov	r8, r0
   42924:	mov	r0, r5
   42926:	bl	1dff8 <__read_chk@plt+0x17594>
   4292a:	cmp	r8, r0
   4292c:	bne.w	42c1e <error@@Base+0x1371a>
   42930:	movs	r1, #2
   42932:	mov	r0, r5
   42934:	bl	1e344 <__read_chk@plt+0x178e0>
   42938:	mov	r4, r0
   4293a:	cmp	r0, #0
   4293c:	bne.w	42aa6 <error@@Base+0x135a2>
   42940:	mov	r0, r5
   42942:	bl	24cc4 <__read_chk@plt+0x1e260>
   42946:	mov	sl, r0
   42948:	cmp	r0, #0
   4294a:	beq.w	42c44 <error@@Base+0x13740>
   4294e:	mov	r1, r0
   42950:	ldr.w	r0, [pc, #1028]	; 42d58 <error@@Base+0x13854>
   42954:	add.w	fp, sp, #28
   42958:	add	r0, pc
   4295a:	bl	2f638 <error@@Base+0x134>
   4295e:	ldr	r3, [pc, #1020]	; (42d5c <error@@Base+0x13858>)
   42960:	add	r3, pc
   42962:	adds	r3, #244	; 0xf4
   42964:	str	r3, [sp, #20]
   42966:	ldr	r3, [pc, #1016]	; (42d60 <error@@Base+0x1385c>)
   42968:	add	r3, pc
   4296a:	str	r3, [sp, #24]
   4296c:	mov	r0, r7
   4296e:	bl	1de7c <__read_chk@plt+0x17418>
   42972:	add.w	r8, sp, #35	; 0x23
   42976:	movs	r5, #0
   42978:	ldr	r3, [sp, #28]
   4297a:	cmp	r3, #0
   4297c:	ble.n	4298e <error@@Base+0x1348a>
   4297e:	mov	r0, r6
   42980:	bl	30fd8 <error@@Base+0x1ad4>
   42984:	mov	r1, fp
   42986:	bl	37ea8 <error@@Base+0x89a4>
   4298a:	adds	r0, #1
   4298c:	beq.n	42a5c <error@@Base+0x13558>
   4298e:	mov	r0, r6
   42990:	bl	30fd8 <error@@Base+0x1ad4>
   42994:	ldr.w	ip, [pc, #972]	; 42d64 <error@@Base+0x13860>
   42998:	movs	r3, #1
   4299a:	mov	r2, r8
   4299c:	mov	r1, r0
   4299e:	ldr.w	r0, [r9, ip]
   429a2:	bl	362dc <error@@Base+0x6dd8>
   429a6:	cmp	r0, #1
   429a8:	beq.n	42a0a <error@@Base+0x13506>
   429aa:	blx	676c <__errno_location@plt>
   429ae:	ldr	r0, [r0, #0]
   429b0:	cmp	r0, #32
   429b2:	beq.w	42bea <error@@Base+0x136e6>
   429b6:	blx	5ad8 <strerror@plt+0x4>
   429ba:	ldr	r1, [pc, #940]	; (42d68 <error@@Base+0x13864>)
   429bc:	movs	r7, #0
   429be:	mvn.w	r4, #23
   429c2:	add	r1, pc
   429c4:	mov	r5, r7
   429c6:	adds	r1, #244	; 0xf4
   429c8:	mov	r2, r0
   429ca:	ldr	r0, [pc, #928]	; (42d6c <error@@Base+0x13868>)
   429cc:	add	r0, pc
   429ce:	bl	2f504 <error@@Base>
   429d2:	mov	r0, sl
   429d4:	blx	5904 <free@plt+0x4>
   429d8:	mov	r0, r5
   429da:	blx	5904 <free@plt+0x4>
   429de:	mov	r0, r7
   429e0:	blx	5904 <free@plt+0x4>
   429e4:	ldr	r2, [pc, #904]	; (42d70 <error@@Base+0x1386c>)
   429e6:	ldr	r3, [pc, #844]	; (42d34 <error@@Base+0x13830>)
   429e8:	add	r2, pc
   429ea:	ldr	r3, [r2, r3]
   429ec:	ldr	r2, [r3, #0]
   429ee:	ldr	r3, [sp, #44]	; 0x2c
   429f0:	eors	r2, r3
   429f2:	bne.w	42c8e <error@@Base+0x1378a>
   429f6:	mov	r0, r4
   429f8:	add	sp, #52	; 0x34
   429fa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   429fe:	ldr	r2, [pc, #884]	; (42d74 <error@@Base+0x13870>)
   42a00:	ldr	r1, [pc, #884]	; (42d78 <error@@Base+0x13874>)
   42a02:	add	r2, pc
   42a04:	add	r1, pc
   42a06:	mov	r4, r2
   42a08:	b.n	428d8 <error@@Base+0x133d4>
   42a0a:	ldrb.w	r1, [sp, #35]	; 0x23
   42a0e:	cmp	r1, #13
   42a10:	beq.n	42a86 <error@@Base+0x13582>
   42a12:	cmp	r1, #10
   42a14:	beq.n	42ad4 <error@@Base+0x135d0>
   42a16:	cmp	r1, #0
   42a18:	it	eq
   42a1a:	moveq	r5, #1
   42a1c:	cmp	r5, #0
   42a1e:	bne.n	42ac0 <error@@Base+0x135bc>
   42a20:	mov	r0, r7
   42a22:	bl	2443c <__read_chk@plt+0x1d9d8>
   42a26:	mov	r8, r0
   42a28:	cmp	r0, #0
   42a2a:	bne.w	42bd0 <error@@Base+0x136cc>
   42a2e:	mov	r0, r7
   42a30:	bl	1dff8 <__read_chk@plt+0x17594>
   42a34:	cmp.w	r0, #8192	; 0x2000
   42a38:	bls.n	42972 <error@@Base+0x1346e>
   42a3a:	ldr	r1, [pc, #832]	; (42d7c <error@@Base+0x13878>)
   42a3c:	mov	r7, r8
   42a3e:	ldr	r0, [pc, #832]	; (42d80 <error@@Base+0x1387c>)
   42a40:	mov	r5, r8
   42a42:	add	r1, pc
   42a44:	add	r0, pc
   42a46:	adds	r1, #244	; 0xf4
   42a48:	bl	2f504 <error@@Base>
   42a4c:	ldr	r1, [pc, #820]	; (42d84 <error@@Base+0x13880>)
   42a4e:	mov	r0, r6
   42a50:	mvn.w	r4, #3
   42a54:	add	r1, pc
   42a56:	bl	411ac <error@@Base+0x11ca8>
   42a5a:	b.n	429d2 <error@@Base+0x134ce>
   42a5c:	blx	676c <__errno_location@plt>
   42a60:	ldr	r0, [r0, #0]
   42a62:	cmp	r0, #110	; 0x6e
   42a64:	beq.w	42c02 <error@@Base+0x136fe>
   42a68:	blx	5ad8 <strerror@plt+0x4>
   42a6c:	ldr	r1, [pc, #792]	; (42d88 <error@@Base+0x13884>)
   42a6e:	movs	r7, #0
   42a70:	mvn.w	r4, #23
   42a74:	add	r1, pc
   42a76:	mov	r5, r7
   42a78:	adds	r1, #244	; 0xf4
   42a7a:	mov	r2, r0
   42a7c:	ldr	r0, [pc, #780]	; (42d8c <error@@Base+0x13888>)
   42a7e:	add	r0, pc
   42a80:	bl	2f504 <error@@Base>
   42a84:	b.n	429d2 <error@@Base+0x134ce>
   42a86:	mov	r5, r0
   42a88:	b.n	42978 <error@@Base+0x13474>
   42a8a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   42a8e:	ldr	r1, [pc, #768]	; (42d90 <error@@Base+0x1388c>)
   42a90:	add	r1, pc
   42a92:	mov	r2, r0
   42a94:	ldr	r0, [pc, #764]	; (42d94 <error@@Base+0x13890>)
   42a96:	add	r0, pc
   42a98:	movs	r7, #0
   42a9a:	adds	r1, #244	; 0xf4
   42a9c:	bl	2f504 <error@@Base>
   42aa0:	mov	r5, r7
   42aa2:	mov	sl, r7
   42aa4:	b.n	429d2 <error@@Base+0x134ce>
   42aa6:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   42aaa:	ldr	r1, [pc, #748]	; (42d98 <error@@Base+0x13894>)
   42aac:	add	r1, pc
   42aae:	mov	r2, r0
   42ab0:	ldr	r0, [pc, #744]	; (42d9c <error@@Base+0x13898>)
   42ab2:	add	r0, pc
   42ab4:	b.n	42a98 <error@@Base+0x13594>
   42ab6:	ldr	r2, [pc, #744]	; (42da0 <error@@Base+0x1389c>)
   42ab8:	ldr	r1, [pc, #744]	; (42da4 <error@@Base+0x138a0>)
   42aba:	add	r2, pc
   42abc:	add	r1, pc
   42abe:	b.n	428d8 <error@@Base+0x133d4>
   42ac0:	ldr	r1, [pc, #740]	; (42da8 <error@@Base+0x138a4>)
   42ac2:	movs	r7, #0
   42ac4:	ldr	r0, [pc, #740]	; (42dac <error@@Base+0x138a8>)
   42ac6:	mov	r5, r7
   42ac8:	add	r1, pc
   42aca:	add	r0, pc
   42acc:	adds	r1, #244	; 0xf4
   42ace:	bl	2f504 <error@@Base>
   42ad2:	b.n	42a4c <error@@Base+0x13548>
   42ad4:	mov	r0, r7
   42ad6:	bl	1dff8 <__read_chk@plt+0x17594>
   42ada:	cmp	r0, #4
   42adc:	bls.n	42b7c <error@@Base+0x13678>
   42ade:	mov	r0, r7
   42ae0:	bl	1e0c0 <__read_chk@plt+0x1765c>
   42ae4:	ldrb	r3, [r0, #0]
   42ae6:	cmp	r3, #83	; 0x53
   42ae8:	bne.n	42b7c <error@@Base+0x13678>
   42aea:	ldrb	r3, [r0, #1]
   42aec:	adds	r0, #1
   42aee:	cmp	r3, #83	; 0x53
   42af0:	bne.n	42b7c <error@@Base+0x13678>
   42af2:	ldrb.w	r3, [r0, #1]!
   42af6:	cmp	r3, #72	; 0x48
   42af8:	bne.n	42b7c <error@@Base+0x13678>
   42afa:	ldrb	r3, [r0, #1]
   42afc:	cmp	r3, #45	; 0x2d
   42afe:	bne.n	42b7c <error@@Base+0x13678>
   42b00:	mov	r0, r7
   42b02:	bl	24cc4 <__read_chk@plt+0x1e260>
   42b06:	mov	r5, r0
   42b08:	cmp	r0, #0
   42b0a:	beq.w	42d22 <error@@Base+0x1381e>
   42b0e:	mov	r0, r7
   42b10:	bl	1dff8 <__read_chk@plt+0x17594>
   42b14:	mov	r1, r0
   42b16:	movs	r0, #1
   42b18:	blx	6460 <calloc@plt+0x4>
   42b1c:	mov	r7, r0
   42b1e:	cmp	r0, #0
   42b20:	beq.w	42d0e <error@@Base+0x1380a>
   42b24:	ldr	r1, [pc, #648]	; (42db0 <error@@Base+0x138ac>)
   42b26:	add	r3, sp, #40	; 0x28
   42b28:	str	r0, [sp, #0]
   42b2a:	add	r2, sp, #36	; 0x24
   42b2c:	add	r1, pc
   42b2e:	mov	r0, r5
   42b30:	blx	6064 <__isoc99_sscanf@plt>
   42b34:	cmp	r0, #3
   42b36:	bne.w	42d02 <error@@Base+0x137fe>
   42b3a:	ldr	r0, [pc, #632]	; (42db4 <error@@Base+0x138b0>)
   42b3c:	mov	r3, r7
   42b3e:	ldrd	r1, r2, [sp, #36]	; 0x24
   42b42:	add	r0, pc
   42b44:	bl	2f638 <error@@Base+0x134>
   42b48:	mov	r0, r7
   42b4a:	bl	2dab8 <__read_chk@plt+0x27054>
   42b4e:	ldr	r2, [sp, #36]	; 0x24
   42b50:	cmp	r2, #1
   42b52:	mov	r4, r0
   42b54:	str.w	r0, [r6, #1056]	; 0x420
   42b58:	beq.w	42c92 <error@@Base+0x1378e>
   42b5c:	cmp	r2, #2
   42b5e:	beq.w	42c9a <error@@Base+0x13796>
   42b62:	ldr	r0, [pc, #596]	; (42db8 <error@@Base+0x138b4>)
   42b64:	movs	r1, #2
   42b66:	mvn.w	r4, #37	; 0x25
   42b6a:	add	r0, pc
   42b6c:	bl	2f504 <error@@Base>
   42b70:	ldr	r1, [pc, #584]	; (42dbc <error@@Base+0x138b8>)
   42b72:	mov	r0, r6
   42b74:	add	r1, pc
   42b76:	bl	411ac <error@@Base+0x11ca8>
   42b7a:	b.n	429d2 <error@@Base+0x134ce>
   42b7c:	mov	r0, r7
   42b7e:	bl	24cc4 <__read_chk@plt+0x1e260>
   42b82:	mov	r5, r0
   42b84:	cmp	r0, #0
   42b86:	beq.n	42c78 <error@@Base+0x13774>
   42b88:	ldr	r3, [r6, #4]
   42b8a:	ldr.w	r8, [r3, #24]
   42b8e:	cmp.w	r8, #0
   42b92:	bne.n	42c5c <error@@Base+0x13758>
   42b94:	mov	r3, r0
   42b96:	mov	r2, r4
   42b98:	ldrd	r1, r0, [sp, #20]
   42b9c:	adds	r4, #1
   42b9e:	bl	2f638 <error@@Base+0x134>
   42ba2:	mov	r0, r5
   42ba4:	blx	5904 <free@plt+0x4>
   42ba8:	cmp.w	r4, #1024	; 0x400
   42bac:	bne.w	4296c <error@@Base+0x13468>
   42bb0:	ldr	r1, [pc, #524]	; (42dc0 <error@@Base+0x138bc>)
   42bb2:	mov	r0, r6
   42bb4:	mov	r7, r8
   42bb6:	mov	r5, r8
   42bb8:	add	r1, pc
   42bba:	bl	411ac <error@@Base+0x11ca8>
   42bbe:	ldr	r0, [pc, #516]	; (42dc4 <error@@Base+0x138c0>)
   42bc0:	mov	r2, r4
   42bc2:	ldr	r1, [sp, #20]
   42bc4:	add	r0, pc
   42bc6:	mvn.w	r4, #3
   42bca:	bl	2f504 <error@@Base>
   42bce:	b.n	429d2 <error@@Base+0x134ce>
   42bd0:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   42bd4:	ldr	r1, [pc, #496]	; (42dc8 <error@@Base+0x138c4>)
   42bd6:	mov	r7, r5
   42bd8:	mov	r4, r8
   42bda:	add	r1, pc
   42bdc:	adds	r1, #244	; 0xf4
   42bde:	mov	r2, r0
   42be0:	ldr	r0, [pc, #488]	; (42dcc <error@@Base+0x138c8>)
   42be2:	add	r0, pc
   42be4:	bl	2f504 <error@@Base>
   42be8:	b.n	429d2 <error@@Base+0x134ce>
   42bea:	ldr	r1, [pc, #484]	; (42dd0 <error@@Base+0x138cc>)
   42bec:	movs	r7, #0
   42bee:	ldr	r0, [pc, #484]	; (42dd4 <error@@Base+0x138d0>)
   42bf0:	mov	r5, r7
   42bf2:	add	r1, pc
   42bf4:	mvn.w	r4, #51	; 0x33
   42bf8:	add	r0, pc
   42bfa:	adds	r1, #244	; 0xf4
   42bfc:	bl	2f504 <error@@Base>
   42c00:	b.n	429d2 <error@@Base+0x134ce>
   42c02:	ldr	r1, [pc, #468]	; (42dd8 <error@@Base+0x138d4>)
   42c04:	mov	r0, r6
   42c06:	movs	r7, #0
   42c08:	mvn.w	r4, #52	; 0x34
   42c0c:	add	r1, pc
   42c0e:	mov	r5, r7
   42c10:	bl	411ac <error@@Base+0x11ca8>
   42c14:	ldr	r0, [pc, #452]	; (42ddc <error@@Base+0x138d8>)
   42c16:	add	r0, pc
   42c18:	bl	2f504 <error@@Base>
   42c1c:	b.n	429d2 <error@@Base+0x134ce>
   42c1e:	blx	676c <__errno_location@plt>
   42c22:	mov	r7, r4
   42c24:	mov	r5, r4
   42c26:	mov	sl, r4
   42c28:	mvn.w	r4, #23
   42c2c:	ldr	r0, [r0, #0]
   42c2e:	blx	5ad8 <strerror@plt+0x4>
   42c32:	ldr	r1, [pc, #428]	; (42de0 <error@@Base+0x138dc>)
   42c34:	add	r1, pc
   42c36:	adds	r1, #244	; 0xf4
   42c38:	mov	r2, r0
   42c3a:	ldr	r0, [pc, #424]	; (42de4 <error@@Base+0x138e0>)
   42c3c:	add	r0, pc
   42c3e:	bl	2f504 <error@@Base>
   42c42:	b.n	429d2 <error@@Base+0x134ce>
   42c44:	ldr	r1, [pc, #416]	; (42de8 <error@@Base+0x138e4>)
   42c46:	mov	r7, r0
   42c48:	ldr	r0, [pc, #416]	; (42dec <error@@Base+0x138e8>)
   42c4a:	mov	r5, sl
   42c4c:	add	r1, pc
   42c4e:	mvn.w	r4, #1
   42c52:	add	r0, pc
   42c54:	adds	r1, #244	; 0xf4
   42c56:	bl	2f504 <error@@Base>
   42c5a:	b.n	429d2 <error@@Base+0x134ce>
   42c5c:	ldr	r1, [pc, #400]	; (42df0 <error@@Base+0x138ec>)
   42c5e:	mov	r2, r0
   42c60:	ldr	r0, [pc, #400]	; (42df4 <error@@Base+0x138f0>)
   42c62:	add	r1, pc
   42c64:	add	r0, pc
   42c66:	adds	r1, #244	; 0xf4
   42c68:	bl	2f504 <error@@Base>
   42c6c:	mov	r0, r5
   42c6e:	movs	r5, #0
   42c70:	blx	5904 <free@plt+0x4>
   42c74:	mov	r7, r5
   42c76:	b.n	42a4c <error@@Base+0x13548>
   42c78:	ldr	r1, [pc, #380]	; (42df8 <error@@Base+0x138f4>)
   42c7a:	mov	r7, r0
   42c7c:	ldr	r0, [pc, #380]	; (42dfc <error@@Base+0x138f8>)
   42c7e:	mvn.w	r4, #1
   42c82:	add	r1, pc
   42c84:	add	r0, pc
   42c86:	adds	r1, #244	; 0xf4
   42c88:	bl	2f504 <error@@Base>
   42c8c:	b.n	429d2 <error@@Base+0x134ce>
   42c8e:	blx	620c <__stack_chk_fail@plt>
   42c92:	ldr	r3, [sp, #40]	; 0x28
   42c94:	cmp	r3, #99	; 0x63
   42c96:	bne.w	42b62 <error@@Base+0x1365e>
   42c9a:	ldr	r3, [r6, #4]
   42c9c:	ldr	r3, [r3, #24]
   42c9e:	cbz	r3, 42ca8 <error@@Base+0x137a4>
   42ca0:	lsls	r2, r4, #9
   42ca2:	bmi.n	42ce0 <error@@Base+0x137dc>
   42ca4:	lsls	r3, r4, #20
   42ca6:	bmi.n	42cbe <error@@Base+0x137ba>
   42ca8:	ands.w	r4, r4, #8192	; 0x2000
   42cac:	beq.w	429d2 <error@@Base+0x134ce>
   42cb0:	ldr	r0, [pc, #332]	; (42e00 <error@@Base+0x138fc>)
   42cb2:	mov	r1, r7
   42cb4:	movs	r4, #0
   42cb6:	add	r0, pc
   42cb8:	bl	2f590 <error@@Base+0x8c>
   42cbc:	b.n	429d2 <error@@Base+0x134ce>
   42cbe:	mov	r0, r6
   42cc0:	mvn.w	r4, #51	; 0x33
   42cc4:	bl	30fe8 <error@@Base+0x1ae4>
   42cc8:	str	r0, [sp, #20]
   42cca:	mov	r0, r6
   42ccc:	bl	311f8 <error@@Base+0x1cf4>
   42cd0:	ldr	r1, [sp, #20]
   42cd2:	mov	r3, r5
   42cd4:	mov	r2, r0
   42cd6:	ldr	r0, [pc, #300]	; (42e04 <error@@Base+0x13900>)
   42cd8:	add	r0, pc
   42cda:	bl	2f590 <error@@Base+0x8c>
   42cde:	b.n	429d2 <error@@Base+0x134ce>
   42ce0:	mov	r0, r6
   42ce2:	mvn.w	r4, #51	; 0x33
   42ce6:	bl	30fe8 <error@@Base+0x1ae4>
   42cea:	str	r0, [sp, #20]
   42cec:	mov	r0, r6
   42cee:	bl	311f8 <error@@Base+0x1cf4>
   42cf2:	ldr	r1, [sp, #20]
   42cf4:	mov	r3, r5
   42cf6:	mov	r2, r0
   42cf8:	ldr	r0, [pc, #268]	; (42e08 <error@@Base+0x13904>)
   42cfa:	add	r0, pc
   42cfc:	bl	2f590 <error@@Base+0x8c>
   42d00:	b.n	429d2 <error@@Base+0x134ce>
   42d02:	ldr	r0, [pc, #264]	; (42e0c <error@@Base+0x13908>)
   42d04:	mov	r1, r5
   42d06:	add	r0, pc
   42d08:	bl	2f504 <error@@Base>
   42d0c:	b.n	42a4c <error@@Base+0x13548>
   42d0e:	ldr	r1, [pc, #256]	; (42e10 <error@@Base+0x1390c>)
   42d10:	mvn.w	r4, #1
   42d14:	ldr	r0, [pc, #252]	; (42e14 <error@@Base+0x13910>)
   42d16:	add	r1, pc
   42d18:	add	r0, pc
   42d1a:	adds	r1, #244	; 0xf4
   42d1c:	bl	2f504 <error@@Base>
   42d20:	b.n	429d2 <error@@Base+0x134ce>
   42d22:	ldr	r1, [pc, #244]	; (42e18 <error@@Base+0x13914>)
   42d24:	ldr	r0, [pc, #244]	; (42e1c <error@@Base+0x13918>)
   42d26:	add	r1, pc
   42d28:	add	r0, pc
   42d2a:	adds	r1, #244	; 0xf4
   42d2c:	bl	2f504 <error@@Base>
   42d30:	b.n	42b0e <error@@Base+0x1360a>
   42d32:	nop
   42d34:	lsls	r4, r3, #25
   42d36:	movs	r0, r0
   42d38:	adds	r0, #4
   42d3a:	movs	r5, r0
   42d3c:	cmp	r7, #252	; 0xfc
   42d3e:	movs	r5, r0
   42d40:	add	r0, pc, #624	; (adr r0, 42fb4 <error@@Base+0x13ab0>)
   42d42:	movs	r1, r0
   42d44:	cmp	r0, #14
   42d46:	movs	r1, r0
   42d48:	lsrs	r2, r1, #11
   42d4a:	movs	r2, r0
   42d4c:	cmp	r1, #36	; 0x24
   42d4e:	movs	r2, r0
   42d50:	cmp	r1, #34	; 0x22
   42d52:	movs	r2, r0
   42d54:	lsls	r4, r5, #28
   42d56:	movs	r0, r0
   42d58:	cmp	r0, #228	; 0xe4
   42d5a:	movs	r2, r0
   42d5c:	cmp	r6, #172	; 0xac
   42d5e:	movs	r2, r0
   42d60:	cmp	r2, #120	; 0x78
   42d62:	movs	r2, r0
   42d64:	lsls	r4, r6, #26
   42d66:	movs	r0, r0
   42d68:	cmp	r6, #74	; 0x4a
   42d6a:	movs	r2, r0
   42d6c:	cmp	r1, #120	; 0x78
   42d6e:	movs	r2, r0
   42d70:	cmp	r6, #152	; 0x98
   42d72:	movs	r5, r0
   42d74:	lsrs	r2, r3, #6
   42d76:	movs	r2, r0
   42d78:	movs	r6, #200	; 0xc8
   42d7a:	movs	r1, r0
   42d7c:	cmp	r5, #202	; 0xca
   42d7e:	movs	r2, r0
   42d80:	cmp	r1, #64	; 0x40
   42d82:	movs	r2, r0
   42d84:	cmp	r1, #240	; 0xf0
   42d86:	movs	r2, r0
   42d88:	cmp	r5, #152	; 0x98
   42d8a:	movs	r2, r0
   42d8c:	subs	r3, #150	; 0x96
   42d8e:	movs	r1, r0
   42d90:	cmp	r5, #124	; 0x7c
   42d92:	movs	r2, r0
   42d94:	ldmia	r7!, {r1, r3}
   42d96:	movs	r1, r0
   42d98:	cmp	r5, #96	; 0x60
   42d9a:	movs	r2, r0
   42d9c:	movs	r7, #110	; 0x6e
   42d9e:	movs	r2, r0
   42da0:	ldr	r6, [sp, #632]	; 0x278
   42da2:	movs	r1, r0
   42da4:	movs	r7, #60	; 0x3c
   42da6:	movs	r2, r0
   42da8:	cmp	r5, #68	; 0x44
   42daa:	movs	r2, r0
   42dac:	cmp	r0, #142	; 0x8e
   42dae:	movs	r2, r0
   42db0:	cmp	r0, #204	; 0xcc
   42db2:	movs	r2, r0
   42db4:	cmp	r1, #38	; 0x26
   42db6:	movs	r2, r0
   42db8:	cmp	r1, #62	; 0x3e
   42dba:	movs	r2, r0
   42dbc:	cmp	r1, #96	; 0x60
   42dbe:	movs	r2, r0
   42dc0:	movs	r6, #160	; 0xa0
   42dc2:	movs	r2, r0
   42dc4:	movs	r6, #188	; 0xbc
   42dc6:	movs	r2, r0
   42dc8:	cmp	r4, #50	; 0x32
   42dca:	movs	r2, r0
   42dcc:	strh	r6, [r3, #48]	; 0x30
   42dce:	movs	r1, r0
   42dd0:	cmp	r4, #26
   42dd2:	movs	r2, r0
   42dd4:	movs	r7, #36	; 0x24
   42dd6:	movs	r2, r0
   42dd8:	movs	r6, #176	; 0xb0
   42dda:	movs	r2, r0
   42ddc:	movs	r6, #218	; 0xda
   42dde:	movs	r2, r0
   42de0:	cmp	r3, #216	; 0xd8
   42de2:	movs	r2, r0
   42de4:	movs	r1, #44	; 0x2c
   42de6:	movs	r2, r0
   42de8:	cmp	r3, #192	; 0xc0
   42dea:	movs	r2, r0
   42dec:	ldrh	r6, [r2, #22]
   42dee:	movs	r1, r0
   42df0:	cmp	r3, #170	; 0xaa
   42df2:	movs	r2, r0
   42df4:	movs	r7, #68	; 0x44
   42df6:	movs	r2, r0
   42df8:	cmp	r3, #138	; 0x8a
   42dfa:	movs	r2, r0
   42dfc:	ldrh	r4, [r4, #20]
   42dfe:	movs	r1, r0
   42e00:	cmp	r0, #158	; 0x9e
   42e02:	movs	r2, r0
   42e04:	cmp	r0, #76	; 0x4c
   42e06:	movs	r2, r0
   42e08:	movs	r7, #250	; 0xfa
   42e0a:	movs	r2, r0
   42e0c:	movs	r7, #6
   42e0e:	movs	r2, r0
   42e10:	cmp	r2, #246	; 0xf6
   42e12:	movs	r2, r0
   42e14:	str	r0, [r0, #0]
   42e16:	movs	r1, r0
   42e18:	cmp	r2, #230	; 0xe6
   42e1a:	movs	r2, r0
   42e1c:	ldrh	r0, [r0, #16]
   42e1e:	movs	r1, r0
   42e20:	push	{r4, r5, r6, lr}
   42e22:	mov	r5, r2
   42e24:	ldr	r2, [pc, #272]	; (42f38 <error@@Base+0x13a34>)
   42e26:	sub	sp, #16
   42e28:	ldr	r3, [pc, #272]	; (42f3c <error@@Base+0x13a38>)
   42e2a:	add	r2, pc
   42e2c:	ldr	r0, [pc, #272]	; (42f40 <error@@Base+0x13a3c>)
   42e2e:	ldr	r6, [r5, #4]
   42e30:	ldr	r3, [r2, r3]
   42e32:	add	r0, pc
   42e34:	ldr	r3, [r3, #0]
   42e36:	str	r3, [sp, #12]
   42e38:	mov.w	r3, #0
   42e3c:	movs	r3, #0
   42e3e:	strd	r3, r3, [sp]
   42e42:	bl	2f638 <error@@Base+0x134>
   42e46:	mov	r0, r5
   42e48:	mov	r1, sp
   42e4a:	bl	32520 <error@@Base+0x301c>
   42e4e:	cbz	r0, 42e74 <error@@Base+0x13970>
   42e50:	mov	r4, r0
   42e52:	ldr	r0, [sp, #0]
   42e54:	blx	61b8 <BN_clear_free@plt+0x4>
   42e58:	ldr	r0, [sp, #4]
   42e5a:	blx	61b8 <BN_clear_free@plt+0x4>
   42e5e:	ldr	r2, [pc, #228]	; (42f44 <error@@Base+0x13a40>)
   42e60:	ldr	r3, [pc, #216]	; (42f3c <error@@Base+0x13a38>)
   42e62:	add	r2, pc
   42e64:	ldr	r3, [r2, r3]
   42e66:	ldr	r2, [r3, #0]
   42e68:	ldr	r3, [sp, #12]
   42e6a:	eors	r2, r3
   42e6c:	bne.n	42f32 <error@@Base+0x13a2e>
   42e6e:	mov	r0, r4
   42e70:	add	sp, #16
   42e72:	pop	{r4, r5, r6, pc}
   42e74:	add	r1, sp, #4
   42e76:	mov	r0, r5
   42e78:	bl	32520 <error@@Base+0x301c>
   42e7c:	mov	r4, r0
   42e7e:	cbnz	r0, 42ee6 <error@@Base+0x139e2>
   42e80:	mov	r0, r5
   42e82:	bl	32528 <error@@Base+0x3024>
   42e86:	mov	r4, r0
   42e88:	ldr	r0, [sp, #0]
   42e8a:	cmp	r4, #0
   42e8c:	bne.n	42e54 <error@@Base+0x13950>
   42e8e:	blx	6690 <BN_num_bits@plt>
   42e92:	subs	r3, r0, #0
   42e94:	itt	lt
   42e96:	ldrlt	r0, [sp, #0]
   42e98:	mvnlt.w	r4, #27
   42e9c:	blt.n	42e54 <error@@Base+0x13950>
   42e9e:	ldr.w	r2, [r6, #200]	; 0xc8
   42ea2:	ldr	r0, [sp, #0]
   42ea4:	cmp	r2, r3
   42ea6:	bhi.n	42f24 <error@@Base+0x13a20>
   42ea8:	ldr.w	r2, [r6, #204]	; 0xcc
   42eac:	cmp	r3, r2
   42eae:	bhi.n	42f24 <error@@Base+0x13a20>
   42eb0:	mov	r1, r0
   42eb2:	ldr	r0, [sp, #4]
   42eb4:	bl	47b88 <error@@Base+0x18684>
   42eb8:	str.w	r0, [r6, #196]	; 0xc4
   42ebc:	cbz	r0, 42f2a <error@@Base+0x13a26>
   42ebe:	ldr	r1, [r6, #16]
   42ec0:	strd	r4, r4, [sp]
   42ec4:	lsls	r1, r1, #3
   42ec6:	bl	47a2c <error@@Base+0x18528>
   42eca:	mov	r4, r0
   42ecc:	cbnz	r0, 42ee6 <error@@Base+0x139e2>
   42ece:	mov	r2, r0
   42ed0:	add	r1, sp, #8
   42ed2:	ldr.w	r0, [r6, #196]	; 0xc4
   42ed6:	blx	5828 <DH_get0_key@plt>
   42eda:	movs	r1, #32
   42edc:	mov	r0, r5
   42ede:	bl	32560 <error@@Base+0x305c>
   42ee2:	mov	r4, r0
   42ee4:	cbz	r0, 42eea <error@@Base+0x139e6>
   42ee6:	ldr	r0, [sp, #0]
   42ee8:	b.n	42e54 <error@@Base+0x13950>
   42eea:	ldr	r1, [sp, #8]
   42eec:	mov	r0, r5
   42eee:	bl	324d0 <error@@Base+0x2fcc>
   42ef2:	mov	r4, r0
   42ef4:	cmp	r0, #0
   42ef6:	bne.n	42ee6 <error@@Base+0x139e2>
   42ef8:	mov	r0, r5
   42efa:	bl	32628 <error@@Base+0x3124>
   42efe:	mov	r4, r0
   42f00:	cmp	r0, #0
   42f02:	bne.n	42ee6 <error@@Base+0x139e2>
   42f04:	ldr	r0, [pc, #64]	; (42f48 <error@@Base+0x13a44>)
   42f06:	add	r0, pc
   42f08:	bl	2f638 <error@@Base+0x134>
   42f0c:	mov	r2, r4
   42f0e:	mov	r0, r5
   42f10:	movs	r1, #31
   42f12:	bl	36554 <error@@Base+0x7050>
   42f16:	ldr	r2, [pc, #52]	; (42f4c <error@@Base+0x13a48>)
   42f18:	mov	r0, r5
   42f1a:	movs	r1, #33	; 0x21
   42f1c:	add	r2, pc
   42f1e:	bl	36554 <error@@Base+0x7050>
   42f22:	b.n	42ee6 <error@@Base+0x139e2>
   42f24:	mvn.w	r4, #27
   42f28:	b.n	42e54 <error@@Base+0x13950>
   42f2a:	ldr	r0, [sp, #0]
   42f2c:	mvn.w	r4, #1
   42f30:	b.n	42e54 <error@@Base+0x13950>
   42f32:	blx	620c <__stack_chk_fail@plt>
   42f36:	nop
   42f38:	cmp	r2, #86	; 0x56
   42f3a:	movs	r5, r0
   42f3c:	lsls	r4, r3, #25
   42f3e:	movs	r0, r0
   42f40:	cmp	r2, #234	; 0xea
   42f42:	movs	r2, r0
   42f44:	cmp	r2, #30
   42f46:	movs	r5, r0
   42f48:	cmp	r2, #54	; 0x36
   42f4a:	movs	r2, r0
   42f4c:	movs	r1, r6
   42f4e:	movs	r0, r0
   42f50:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42f54:	mov	r5, r2
   42f56:	vpush	{d8}
   42f5a:	movs	r4, #0
   42f5c:	ldr	r2, [pc, #564]	; (43194 <error@@Base+0x13c90>)
   42f5e:	ldr	r3, [pc, #568]	; (43198 <error@@Base+0x13c94>)
   42f60:	add	r2, pc
   42f62:	ldr	r0, [pc, #568]	; (4319c <error@@Base+0x13c98>)
   42f64:	sub	sp, #204	; 0xcc
   42f66:	ldr	r7, [r5, #4]
   42f68:	ldr	r3, [r2, r3]
   42f6a:	add	r0, pc
   42f6c:	ldr	r3, [r3, #0]
   42f6e:	str	r3, [sp, #196]	; 0xc4
   42f70:	mov.w	r3, #0
   42f74:	str	r4, [sp, #96]	; 0x60
   42f76:	strd	r4, r4, [sp, #112]	; 0x70
   42f7a:	str	r4, [sp, #120]	; 0x78
   42f7c:	bl	2f638 <error@@Base+0x134>
   42f80:	add	r1, sp, #112	; 0x70
   42f82:	mov	r0, r5
   42f84:	bl	324c0 <error@@Base+0x2fbc>
   42f88:	cbz	r0, 42ff2 <error@@Base+0x13aee>
   42f8a:	add.w	r8, sp, #132	; 0x84
   42f8e:	vmov	s16, r4
   42f92:	mov	r9, r0
   42f94:	mov	r6, r4
   42f96:	movs	r2, #64	; 0x40
   42f98:	mov	r0, r8
   42f9a:	mov	r1, r2
   42f9c:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   42fa0:	ldr.w	r0, [r7, #196]	; 0xc4
   42fa4:	blx	6700 <DH_free@plt>
   42fa8:	movs	r3, #0
   42faa:	ldr	r0, [sp, #96]	; 0x60
   42fac:	str.w	r3, [r7, #196]	; 0xc4
   42fb0:	blx	61b8 <BN_clear_free@plt+0x4>
   42fb4:	vmov	r0, s16
   42fb8:	bl	1dd04 <__read_chk@plt+0x172a0>
   42fbc:	ldr	r0, [sp, #116]	; 0x74
   42fbe:	bl	1ee18 <__read_chk@plt+0x183b4>
   42fc2:	mov	r0, r6
   42fc4:	bl	1dd04 <__read_chk@plt+0x172a0>
   42fc8:	ldr	r0, [sp, #112]	; 0x70
   42fca:	bl	1dd04 <__read_chk@plt+0x172a0>
   42fce:	ldr	r0, [sp, #120]	; 0x78
   42fd0:	blx	5904 <free@plt+0x4>
   42fd4:	ldr	r2, [pc, #456]	; (431a0 <error@@Base+0x13c9c>)
   42fd6:	ldr	r3, [pc, #448]	; (43198 <error@@Base+0x13c94>)
   42fd8:	add	r2, pc
   42fda:	ldr	r3, [r2, r3]
   42fdc:	ldr	r2, [r3, #0]
   42fde:	ldr	r3, [sp, #196]	; 0xc4
   42fe0:	eors	r2, r3
   42fe2:	bne.w	43184 <error@@Base+0x13c80>
   42fe6:	mov	r0, r9
   42fe8:	add	sp, #204	; 0xcc
   42fea:	vpop	{d8}
   42fee:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42ff2:	ldr	r0, [sp, #112]	; 0x70
   42ff4:	bl	1dd94 <__read_chk@plt+0x17330>
   42ff8:	mov	r6, r0
   42ffa:	cmp	r0, #0
   42ffc:	beq.w	43176 <error@@Base+0x13c72>
   43000:	add	r1, sp, #116	; 0x74
   43002:	bl	2145c <__read_chk@plt+0x1a9f8>
   43006:	mov	r9, r0
   43008:	cbnz	r0, 43016 <error@@Base+0x13b12>
   4300a:	ldr	r1, [sp, #116]	; 0x74
   4300c:	mov	r0, r5
   4300e:	bl	42810 <error@@Base+0x1330c>
   43012:	mov	r9, r0
   43014:	cbz	r0, 43020 <error@@Base+0x13b1c>
   43016:	vmov	s16, r4
   4301a:	add.w	r8, sp, #132	; 0x84
   4301e:	b.n	42f96 <error@@Base+0x13a92>
   43020:	add	r1, sp, #96	; 0x60
   43022:	mov	r0, r5
   43024:	bl	32520 <error@@Base+0x301c>
   43028:	mov	r9, r0
   4302a:	cmp	r0, #0
   4302c:	bne.n	43016 <error@@Base+0x13b12>
   4302e:	add	r2, sp, #124	; 0x7c
   43030:	add	r1, sp, #120	; 0x78
   43032:	mov	r0, r5
   43034:	bl	324f8 <error@@Base+0x2ff4>
   43038:	mov	r9, r0
   4303a:	cmp	r0, #0
   4303c:	bne.n	43016 <error@@Base+0x13b12>
   4303e:	mov	r0, r5
   43040:	bl	32528 <error@@Base+0x3024>
   43044:	mov	r9, r0
   43046:	cmp	r0, #0
   43048:	bne.n	43016 <error@@Base+0x13b12>
   4304a:	bl	1dbe8 <__read_chk@plt+0x17184>
   4304e:	vmov	s16, r0
   43052:	cmp	r0, #0
   43054:	beq.w	43188 <error@@Base+0x13c84>
   43058:	mov	r2, r0
   4305a:	ldr	r1, [sp, #96]	; 0x60
   4305c:	mov	r0, r7
   4305e:	bl	4a810 <error@@Base+0x1b30c>
   43062:	mov	r9, r0
   43064:	cmp	r0, #0
   43066:	bne.n	4301a <error@@Base+0x13b16>
   43068:	ldr.w	r3, [r5, #1056]	; 0x420
   4306c:	add	r1, sp, #100	; 0x64
   4306e:	ldr.w	r0, [r7, #196]	; 0xc4
   43072:	movs	r2, #0
   43074:	lsls	r3, r3, #17
   43076:	add.w	r8, sp, #132	; 0x84
   4307a:	itt	mi
   4307c:	movmi.w	r3, #4294967295	; 0xffffffff
   43080:	strdmi	r3, r3, [r7, #200]	; 0xc8
   43084:	blx	5828 <DH_get0_key@plt>
   43088:	ldr.w	r0, [r7, #196]	; 0xc4
   4308c:	add	r3, sp, #108	; 0x6c
   4308e:	add	r1, sp, #104	; 0x68
   43090:	movs	r2, #0
   43092:	blx	5f1c <DH_get0_pqg@plt>
   43096:	ldr	r1, [r7, #64]	; 0x40
   43098:	ldr	r2, [r7, #68]	; 0x44
   4309a:	mov.w	ip, #64	; 0x40
   4309e:	ldr	r3, [r7, #56]	; 0x38
   430a0:	str	r1, [sp, #92]	; 0x5c
   430a2:	ldr.w	r1, [r7, #200]	; 0xc8
   430a6:	str	r2, [sp, #88]	; 0x58
   430a8:	ldr	r2, [sp, #112]	; 0x70
   430aa:	str	r1, [sp, #64]	; 0x40
   430ac:	ldr.w	r1, [r7, #208]	; 0xd0
   430b0:	str	r2, [sp, #60]	; 0x3c
   430b2:	ldr.w	r2, [r7, #204]	; 0xcc
   430b6:	str	r1, [sp, #68]	; 0x44
   430b8:	ldr	r1, [sp, #108]	; 0x6c
   430ba:	str	r3, [sp, #84]	; 0x54
   430bc:	str	r2, [sp, #72]	; 0x48
   430be:	ldr	r3, [r7, #60]	; 0x3c
   430c0:	mov	r4, r1
   430c2:	ldr	r2, [sp, #104]	; 0x68
   430c4:	ldr	r1, [sp, #100]	; 0x64
   430c6:	vmov	r0, s16
   430ca:	str	r3, [sp, #56]	; 0x38
   430cc:	str	r2, [sp, #76]	; 0x4c
   430ce:	str	r1, [sp, #80]	; 0x50
   430d0:	str.w	ip, [sp, #128]	; 0x80
   430d4:	ldr.w	sl, [r7, #80]	; 0x50
   430d8:	ldr.w	fp, [sp, #96]	; 0x60
   430dc:	bl	1e0c0 <__read_chk@plt+0x1765c>
   430e0:	mov	r9, r0
   430e2:	vmov	r0, s16
   430e6:	bl	1dff8 <__read_chk@plt+0x17594>
   430ea:	str	r4, [sp, #24]
   430ec:	ldr	r4, [sp, #76]	; 0x4c
   430ee:	ldr	r3, [sp, #56]	; 0x38
   430f0:	ldr	r2, [sp, #88]	; 0x58
   430f2:	str	r4, [sp, #20]
   430f4:	ldr	r4, [sp, #72]	; 0x48
   430f6:	str	r3, [sp, #0]
   430f8:	ldr	r1, [sp, #92]	; 0x5c
   430fa:	str	r4, [sp, #16]
   430fc:	ldr	r4, [sp, #68]	; 0x44
   430fe:	ldr	r3, [sp, #84]	; 0x54
   43100:	str.w	fp, [sp, #32]
   43104:	str	r4, [sp, #12]
   43106:	ldr	r4, [sp, #64]	; 0x40
   43108:	str.w	r9, [sp, #36]	; 0x24
   4310c:	str	r4, [sp, #8]
   4310e:	ldr	r4, [sp, #60]	; 0x3c
   43110:	str	r4, [sp, #4]
   43112:	mov	ip, r0
   43114:	ldr	r0, [sp, #80]	; 0x50
   43116:	str.w	ip, [sp, #40]	; 0x28
   4311a:	add.w	ip, sp, #128	; 0x80
   4311e:	strd	r8, ip, [sp, #44]	; 0x2c
   43122:	str	r0, [sp, #28]
   43124:	mov	r0, sl
   43126:	bl	4aa74 <error@@Base+0x1b570>
   4312a:	mov	r9, r0
   4312c:	cmp	r0, #0
   4312e:	bne.w	42f96 <error@@Base+0x13a92>
   43132:	ldr.w	r2, [r5, #1056]	; 0x420
   43136:	mov	r3, r8
   43138:	str	r0, [sp, #12]
   4313a:	ldr	r0, [sp, #128]	; 0x80
   4313c:	str	r2, [sp, #8]
   4313e:	ldr	r1, [r7, #32]
   43140:	ldr	r2, [sp, #124]	; 0x7c
   43142:	strd	r0, r1, [sp]
   43146:	ldrd	r0, r1, [sp, #116]	; 0x74
   4314a:	bl	2043c <__read_chk@plt+0x199d8>
   4314e:	mov	r9, r0
   43150:	cmp	r0, #0
   43152:	bne.w	42f96 <error@@Base+0x13a92>
   43156:	vmov	r3, s16
   4315a:	mov	r1, r8
   4315c:	ldr	r2, [sp, #128]	; 0x80
   4315e:	mov	r0, r5
   43160:	bl	4251c <error@@Base+0x13018>
   43164:	mov	r9, r0
   43166:	cmp	r0, #0
   43168:	bne.w	42f96 <error@@Base+0x13a92>
   4316c:	mov	r0, r5
   4316e:	bl	418b4 <error@@Base+0x123b0>
   43172:	mov	r9, r0
   43174:	b.n	42f96 <error@@Base+0x13a92>
   43176:	vmov	s16, r0
   4317a:	add.w	r8, sp, #132	; 0x84
   4317e:	mvn.w	r9, #1
   43182:	b.n	42f96 <error@@Base+0x13a92>
   43184:	blx	620c <__stack_chk_fail@plt>
   43188:	add.w	r8, sp, #132	; 0x84
   4318c:	mvn.w	r9, #1
   43190:	b.n	42f96 <error@@Base+0x13a92>
   43192:	nop
   43194:	cmp	r1, #32
   43196:	movs	r5, r0
   43198:	lsls	r4, r3, #25
   4319a:	movs	r0, r0
   4319c:	cmp	r1, #242	; 0xf2
   4319e:	movs	r2, r0
   431a0:	cmp	r0, #168	; 0xa8
   431a2:	movs	r5, r0
   431a4:	push	{r4, r5, r6, lr}
   431a6:	mov	r6, r0
   431a8:	ldr	r5, [r0, #4]
   431aa:	ldr	r4, [pc, #160]	; (4324c <error@@Base+0x13d48>)
   431ac:	ldr	r0, [r5, #20]
   431ae:	add	r4, pc
   431b0:	lsls	r0, r0, #3
   431b2:	bl	47ea8 <error@@Base+0x189a4>
   431b6:	ldr	r3, [pc, #152]	; (43250 <error@@Base+0x13d4c>)
   431b8:	mov.w	r2, #2048	; 0x800
   431bc:	str.w	r2, [r5, #200]	; 0xc8
   431c0:	mov.w	r2, #8192	; 0x2000
   431c4:	str.w	r2, [r5, #204]	; 0xcc
   431c8:	str.w	r0, [r5, #208]	; 0xd0
   431cc:	ldr	r3, [r4, r3]
   431ce:	ldr	r3, [r3, #0]
   431d0:	lsls	r3, r3, #1
   431d2:	bpl.n	431e2 <error@@Base+0x13cde>
   431d4:	cmp.w	r0, #4096	; 0x1000
   431d8:	it	cs
   431da:	movcs.w	r0, #4096	; 0x1000
   431de:	str.w	r0, [r5, #208]	; 0xd0
   431e2:	movs	r1, #34	; 0x22
   431e4:	mov	r0, r6
   431e6:	bl	32560 <error@@Base+0x305c>
   431ea:	mov	r4, r0
   431ec:	cbz	r0, 431f2 <error@@Base+0x13cee>
   431ee:	mov	r0, r4
   431f0:	pop	{r4, r5, r6, pc}
   431f2:	ldr.w	r1, [r5, #200]	; 0xc8
   431f6:	mov	r0, r6
   431f8:	bl	32498 <error@@Base+0x2f94>
   431fc:	mov	r4, r0
   431fe:	cmp	r0, #0
   43200:	bne.n	431ee <error@@Base+0x13cea>
   43202:	ldr.w	r1, [r5, #208]	; 0xd0
   43206:	mov	r0, r6
   43208:	bl	32498 <error@@Base+0x2f94>
   4320c:	mov	r4, r0
   4320e:	cmp	r0, #0
   43210:	bne.n	431ee <error@@Base+0x13cea>
   43212:	ldr.w	r1, [r5, #204]	; 0xcc
   43216:	mov	r0, r6
   43218:	bl	32498 <error@@Base+0x2f94>
   4321c:	mov	r4, r0
   4321e:	cmp	r0, #0
   43220:	bne.n	431ee <error@@Base+0x13cea>
   43222:	mov	r0, r6
   43224:	bl	32628 <error@@Base+0x3124>
   43228:	mov	r4, r0
   4322a:	cmp	r0, #0
   4322c:	bne.n	431ee <error@@Base+0x13cea>
   4322e:	ldr	r0, [pc, #36]	; (43254 <error@@Base+0x13d50>)
   43230:	ldrd	r3, r2, [r5, #204]	; 0xcc
   43234:	ldr.w	r1, [r5, #200]	; 0xc8
   43238:	add	r0, pc
   4323a:	bl	2f638 <error@@Base+0x134>
   4323e:	ldr	r2, [pc, #24]	; (43258 <error@@Base+0x13d54>)
   43240:	mov	r0, r6
   43242:	movs	r1, #31
   43244:	add	r2, pc
   43246:	bl	36554 <error@@Base+0x7050>
   4324a:	b.n	431ee <error@@Base+0x13cea>
   4324c:	movs	r6, #210	; 0xd2
   4324e:	movs	r5, r0
   43250:	lsls	r0, r0, #27
   43252:	movs	r0, r0
   43254:	movs	r7, #68	; 0x44
   43256:	movs	r2, r0
   43258:			; <UNDEFINED> instruction: 0xfbd9ffff
   4325c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   43260:	mov	r4, r1
   43262:	ldr	r5, [sp, #56]	; 0x38
   43264:	mov	r9, r2
   43266:	mov	r7, r3
   43268:	mov	r8, r0
   4326a:	ldr	r6, [r5, #0]
   4326c:	bl	40710 <error@@Base+0x1120c>
   43270:	cmp	r6, r0
   43272:	bcc.n	4335c <error@@Base+0x13e58>
   43274:	bl	1dbe8 <__read_chk@plt+0x17184>
   43278:	mov	r6, r0
   4327a:	cmp	r0, #0
   4327c:	beq.n	43362 <error@@Base+0x13e5e>
   4327e:	mov	r1, r4
   43280:	bl	2470c <__read_chk@plt+0x1dca8>
   43284:	mov	r4, r0
   43286:	cbnz	r0, 43294 <error@@Base+0x13d90>
   43288:	mov	r1, r9
   4328a:	mov	r0, r6
   4328c:	bl	2470c <__read_chk@plt+0x1dca8>
   43290:	mov	r4, r0
   43292:	cbz	r0, 432a0 <error@@Base+0x13d9c>
   43294:	mov	r0, r6
   43296:	bl	1dd04 <__read_chk@plt+0x172a0>
   4329a:	mov	r0, r4
   4329c:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   432a0:	mov	r0, r7
   432a2:	bl	1dff8 <__read_chk@plt+0x17594>
   432a6:	mov	r1, r0
   432a8:	mov	r0, r6
   432aa:	adds	r1, #1
   432ac:	bl	24384 <__read_chk@plt+0x1d920>
   432b0:	mov	r4, r0
   432b2:	cmp	r0, #0
   432b4:	bne.n	43294 <error@@Base+0x13d90>
   432b6:	movs	r1, #20
   432b8:	mov	r0, r6
   432ba:	bl	2443c <__read_chk@plt+0x1d9d8>
   432be:	mov	r4, r0
   432c0:	cmp	r0, #0
   432c2:	bne.n	43294 <error@@Base+0x13d90>
   432c4:	mov	r1, r7
   432c6:	mov	r0, r6
   432c8:	bl	241fc <__read_chk@plt+0x1d798>
   432cc:	mov	r4, r0
   432ce:	cmp	r0, #0
   432d0:	bne.n	43294 <error@@Base+0x13d90>
   432d2:	ldr	r0, [sp, #32]
   432d4:	bl	1dff8 <__read_chk@plt+0x17594>
   432d8:	mov	r1, r0
   432da:	mov	r0, r6
   432dc:	adds	r1, #1
   432de:	bl	24384 <__read_chk@plt+0x1d920>
   432e2:	mov	r4, r0
   432e4:	cmp	r0, #0
   432e6:	bne.n	43294 <error@@Base+0x13d90>
   432e8:	movs	r1, #20
   432ea:	mov	r0, r6
   432ec:	bl	2443c <__read_chk@plt+0x1d9d8>
   432f0:	mov	r4, r0
   432f2:	cmp	r0, #0
   432f4:	bne.n	43294 <error@@Base+0x13d90>
   432f6:	ldr	r1, [sp, #32]
   432f8:	mov	r0, r6
   432fa:	bl	241fc <__read_chk@plt+0x1d798>
   432fe:	mov	r4, r0
   43300:	cmp	r0, #0
   43302:	bne.n	43294 <error@@Base+0x13d90>
   43304:	ldr	r1, [sp, #36]	; 0x24
   43306:	mov	r0, r6
   43308:	bl	2470c <__read_chk@plt+0x1dca8>
   4330c:	mov	r4, r0
   4330e:	cmp	r0, #0
   43310:	bne.n	43294 <error@@Base+0x13d90>
   43312:	ldr	r1, [sp, #40]	; 0x28
   43314:	mov	r0, r6
   43316:	bl	2470c <__read_chk@plt+0x1dca8>
   4331a:	mov	r4, r0
   4331c:	cmp	r0, #0
   4331e:	bne.n	43294 <error@@Base+0x13d90>
   43320:	ldr	r1, [sp, #44]	; 0x2c
   43322:	mov	r0, r6
   43324:	bl	2470c <__read_chk@plt+0x1dca8>
   43328:	mov	r4, r0
   4332a:	cmp	r0, #0
   4332c:	bne.n	43294 <error@@Base+0x13d90>
   4332e:	ldr	r1, [sp, #48]	; 0x30
   43330:	mov	r0, r6
   43332:	bl	241fc <__read_chk@plt+0x1d798>
   43336:	mov	r4, r0
   43338:	cmp	r0, #0
   4333a:	bne.n	43294 <error@@Base+0x13d90>
   4333c:	ldr	r3, [r5, #0]
   4333e:	mov	r1, r6
   43340:	ldr	r2, [sp, #52]	; 0x34
   43342:	mov	r0, r8
   43344:	bl	40944 <error@@Base+0x11440>
   43348:	mov	r4, r0
   4334a:	mov	r0, r6
   4334c:	cbnz	r4, 43368 <error@@Base+0x13e64>
   4334e:	bl	1dd04 <__read_chk@plt+0x172a0>
   43352:	mov	r0, r8
   43354:	bl	40710 <error@@Base+0x1120c>
   43358:	str	r0, [r5, #0]
   4335a:	b.n	4329a <error@@Base+0x13d96>
   4335c:	mvn.w	r4, #9
   43360:	b.n	4329a <error@@Base+0x13d96>
   43362:	mvn.w	r4, #1
   43366:	b.n	4329a <error@@Base+0x13d96>
   43368:	mvn.w	r4, #21
   4336c:	bl	1dd04 <__read_chk@plt+0x172a0>
   43370:	b.n	4329a <error@@Base+0x13d96>
   43372:	nop
   43374:	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
   43378:	mov	r6, r2
   4337a:	ldr	r2, [pc, #472]	; (43554 <error@@Base+0x14050>)
   4337c:	sub	sp, #128	; 0x80
   4337e:	ldr	r3, [pc, #472]	; (43558 <error@@Base+0x14054>)
   43380:	add	r1, sp, #44	; 0x2c
   43382:	add	r2, pc
   43384:	mov	r0, r6
   43386:	movs	r4, #0
   43388:	ldr	r7, [r6, #4]
   4338a:	ldr	r3, [r2, r3]
   4338c:	ldr	r3, [r3, #0]
   4338e:	str	r3, [sp, #124]	; 0x7c
   43390:	mov.w	r3, #0
   43394:	strd	r4, r4, [sp, #32]
   43398:	strd	r4, r4, [sp, #40]	; 0x28
   4339c:	str	r4, [sp, #48]	; 0x30
   4339e:	bl	324c0 <error@@Base+0x2fbc>
   433a2:	mov	r5, r0
   433a4:	cmp	r0, #0
   433a6:	beq.n	43420 <error@@Base+0x13f1c>
   433a8:	add.w	r9, sp, #60	; 0x3c
   433ac:	movs	r2, #64	; 0x40
   433ae:	mov	r0, r9
   433b0:	mov	r1, r2
   433b2:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   433b6:	add.w	r0, r7, #220	; 0xdc
   433ba:	mov.w	r2, #4294967295	; 0xffffffff
   433be:	movs	r1, #32
   433c0:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   433c4:	mov.w	r2, #4294967295	; 0xffffffff
   433c8:	mov.w	r1, #1600	; 0x640
   433cc:	add.w	r0, r7, #284	; 0x11c
   433d0:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   433d4:	ldr	r0, [sp, #44]	; 0x2c
   433d6:	bl	1dd04 <__read_chk@plt+0x172a0>
   433da:	ldr	r0, [sp, #48]	; 0x30
   433dc:	blx	5904 <free@plt+0x4>
   433e0:	mov	r0, r4
   433e2:	bl	1dd04 <__read_chk@plt+0x172a0>
   433e6:	ldr	r0, [sp, #32]
   433e8:	bl	1ee18 <__read_chk@plt+0x183b4>
   433ec:	ldr	r0, [sp, #40]	; 0x28
   433ee:	bl	1dd04 <__read_chk@plt+0x172a0>
   433f2:	ldr	r0, [sp, #36]	; 0x24
   433f4:	bl	1dd04 <__read_chk@plt+0x172a0>
   433f8:	ldr.w	r0, [r7, #1884]	; 0x75c
   433fc:	bl	1dd04 <__read_chk@plt+0x172a0>
   43400:	ldr	r2, [pc, #344]	; (4355c <error@@Base+0x14058>)
   43402:	movs	r3, #0
   43404:	str.w	r3, [r7, #1884]	; 0x75c
   43408:	ldr	r3, [pc, #332]	; (43558 <error@@Base+0x14054>)
   4340a:	add	r2, pc
   4340c:	ldr	r3, [r2, r3]
   4340e:	ldr	r2, [r3, #0]
   43410:	ldr	r3, [sp, #124]	; 0x7c
   43412:	eors	r2, r3
   43414:	bne.w	4354e <error@@Base+0x1404a>
   43418:	mov	r0, r5
   4341a:	add	sp, #128	; 0x80
   4341c:	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
   43420:	ldr	r0, [sp, #44]	; 0x2c
   43422:	bl	1dd94 <__read_chk@plt+0x17330>
   43426:	mov	r4, r0
   43428:	cmp	r0, #0
   4342a:	beq.w	43544 <error@@Base+0x14040>
   4342e:	add	r1, sp, #32
   43430:	bl	2145c <__read_chk@plt+0x1a9f8>
   43434:	mov	r5, r0
   43436:	cmp	r0, #0
   43438:	bne.n	433a8 <error@@Base+0x13ea4>
   4343a:	ldr	r1, [sp, #32]
   4343c:	mov	r0, r6
   4343e:	bl	42810 <error@@Base+0x1330c>
   43442:	mov	r5, r0
   43444:	cmp	r0, #0
   43446:	bne.n	433a8 <error@@Base+0x13ea4>
   43448:	add	r1, sp, #40	; 0x28
   4344a:	mov	r0, r6
   4344c:	bl	324c0 <error@@Base+0x2fbc>
   43450:	mov	r5, r0
   43452:	cmp	r0, #0
   43454:	bne.n	433a8 <error@@Base+0x13ea4>
   43456:	add	r2, sp, #52	; 0x34
   43458:	add	r1, sp, #48	; 0x30
   4345a:	mov	r0, r6
   4345c:	bl	324f8 <error@@Base+0x2ff4>
   43460:	mov	r5, r0
   43462:	cmp	r0, #0
   43464:	bne.n	433a8 <error@@Base+0x13ea4>
   43466:	mov	r0, r6
   43468:	bl	32528 <error@@Base+0x3024>
   4346c:	mov	r5, r0
   4346e:	cmp	r0, #0
   43470:	bne.n	433a8 <error@@Base+0x13ea4>
   43472:	ldr	r3, [r7, #44]	; 0x2c
   43474:	cmp	r3, #9
   43476:	bhi.n	4353a <error@@Base+0x14036>
   43478:	tbb	[pc, r3]
   4347c:	lsls	r5, r0, #20
   4347e:	lsls	r5, r0, #20
   43480:	ldrsh	r5, [r0, r4]
   43482:	ldr	r7, [r3, r1]
   43484:	ldr	r2, [pc, #324]	; (435cc <error@@Base+0x140c8>)
   43486:	ldr	r1, [sp, #40]	; 0x28
   43488:	add	r2, sp, #36	; 0x24
   4348a:	mov	r0, r7
   4348c:	bl	4a91c <error@@Base+0x1b418>
   43490:	mov	r5, r0
   43492:	add.w	r9, sp, #60	; 0x3c
   43496:	cmp	r5, #0
   43498:	bne.n	433ac <error@@Base+0x13ea8>
   4349a:	ldr	r5, [sp, #36]	; 0x24
   4349c:	ldr	r3, [r7, #56]	; 0x38
   4349e:	ldrd	r1, r2, [r7, #64]	; 0x40
   434a2:	ldr	r0, [r7, #80]	; 0x50
   434a4:	str	r5, [sp, #16]
   434a6:	ldr	r5, [sp, #40]	; 0x28
   434a8:	str	r5, [sp, #12]
   434aa:	add	r5, sp, #56	; 0x38
   434ac:	strd	r9, r5, [sp, #20]
   434b0:	movs	r5, #64	; 0x40
   434b2:	str	r5, [sp, #56]	; 0x38
   434b4:	ldr.w	r5, [r7, #1884]	; 0x75c
   434b8:	str	r5, [sp, #8]
   434ba:	ldr	r5, [sp, #44]	; 0x2c
   434bc:	str	r5, [sp, #4]
   434be:	ldr	r5, [r7, #60]	; 0x3c
   434c0:	str	r5, [sp, #0]
   434c2:	bl	4325c <error@@Base+0x13d58>
   434c6:	mov	r5, r0
   434c8:	cmp	r0, #0
   434ca:	bne.w	433ac <error@@Base+0x13ea8>
   434ce:	ldr.w	r2, [r6, #1056]	; 0x420
   434d2:	mov	r3, r9
   434d4:	str	r0, [sp, #12]
   434d6:	ldr	r0, [sp, #56]	; 0x38
   434d8:	str	r2, [sp, #8]
   434da:	ldr	r1, [r7, #32]
   434dc:	ldr	r2, [sp, #52]	; 0x34
   434de:	strd	r0, r1, [sp]
   434e2:	ldr	r1, [sp, #48]	; 0x30
   434e4:	ldr	r0, [sp, #32]
   434e6:	bl	2043c <__read_chk@plt+0x199d8>
   434ea:	mov	r5, r0
   434ec:	cmp	r0, #0
   434ee:	bne.w	433ac <error@@Base+0x13ea8>
   434f2:	ldr	r3, [sp, #36]	; 0x24
   434f4:	mov	r1, r9
   434f6:	ldr	r2, [sp, #56]	; 0x38
   434f8:	mov	r0, r6
   434fa:	bl	4251c <error@@Base+0x13018>
   434fe:	mov	r5, r0
   43500:	cmp	r0, #0
   43502:	bne.w	433ac <error@@Base+0x13ea8>
   43506:	mov	r0, r6
   43508:	bl	418b4 <error@@Base+0x123b0>
   4350c:	mov	r5, r0
   4350e:	b.n	433ac <error@@Base+0x13ea8>
   43510:	ldr	r1, [sp, #40]	; 0x28
   43512:	add	r2, sp, #36	; 0x24
   43514:	mov	r0, r7
   43516:	bl	4b294 <error@@Base+0x1bd90>
   4351a:	mov	r5, r0
   4351c:	b.n	43492 <error@@Base+0x13f8e>
   4351e:	ldr	r1, [sp, #40]	; 0x28
   43520:	add	r2, sp, #36	; 0x24
   43522:	mov	r0, r7
   43524:	bl	4b064 <error@@Base+0x1bb60>
   43528:	mov	r5, r0
   4352a:	b.n	43492 <error@@Base+0x13f8e>
   4352c:	ldr	r1, [sp, #40]	; 0x28
   4352e:	add	r2, sp, #36	; 0x24
   43530:	mov	r0, r7
   43532:	bl	4ae04 <error@@Base+0x1b900>
   43536:	mov	r5, r0
   43538:	b.n	43492 <error@@Base+0x13f8e>
   4353a:	add.w	r9, sp, #60	; 0x3c
   4353e:	mvn.w	r5, #9
   43542:	b.n	433ac <error@@Base+0x13ea8>
   43544:	add.w	r9, sp, #60	; 0x3c
   43548:	mvn.w	r5, #1
   4354c:	b.n	433ac <error@@Base+0x13ea8>
   4354e:	blx	620c <__stack_chk_fail@plt>
   43552:	nop
   43554:	movs	r4, #254	; 0xfe
   43556:	movs	r5, r0
   43558:	lsls	r4, r3, #25
   4355a:	movs	r0, r0
   4355c:	movs	r4, #118	; 0x76
   4355e:	movs	r5, r0
   43560:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   43564:	mov	r5, r2
   43566:	ldr	r4, [pc, #484]	; (4374c <error@@Base+0x14248>)
   43568:	sub	sp, #136	; 0x88
   4356a:	ldr	r3, [pc, #484]	; (43750 <error@@Base+0x1424c>)
   4356c:	add	r1, sp, #36	; 0x24
   4356e:	add	r4, pc
   43570:	add	r2, sp, #40	; 0x28
   43572:	mov	r0, r5
   43574:	movs	r7, #0
   43576:	ldr	r3, [r4, r3]
   43578:	add.w	r8, sp, #68	; 0x44
   4357c:	ldr	r6, [r5, #4]
   4357e:	ldr	r3, [r3, #0]
   43580:	str	r3, [sp, #132]	; 0x84
   43582:	mov.w	r3, #0
   43586:	strd	r7, r7, [sp, #44]	; 0x2c
   4358a:	strd	r7, r7, [sp, #52]	; 0x34
   4358e:	bl	427b8 <error@@Base+0x132b4>
   43592:	mov	r4, r0
   43594:	cbz	r0, 435d8 <error@@Base+0x140d4>
   43596:	movs	r2, #64	; 0x40
   43598:	mov	r0, r8
   4359a:	mov	r1, r2
   4359c:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   435a0:	mov	r0, r7
   435a2:	bl	1dd04 <__read_chk@plt+0x172a0>
   435a6:	ldr	r0, [sp, #56]	; 0x38
   435a8:	blx	5904 <free@plt+0x4>
   435ac:	ldr	r0, [sp, #44]	; 0x2c
   435ae:	bl	1dd04 <__read_chk@plt+0x172a0>
   435b2:	ldr	r0, [sp, #52]	; 0x34
   435b4:	bl	1dd04 <__read_chk@plt+0x172a0>
   435b8:	ldr	r0, [sp, #48]	; 0x30
   435ba:	bl	1dd04 <__read_chk@plt+0x172a0>
   435be:	ldr	r2, [pc, #404]	; (43754 <error@@Base+0x14250>)
   435c0:	ldr	r3, [pc, #396]	; (43750 <error@@Base+0x1424c>)
   435c2:	add	r2, pc
   435c4:	ldr	r3, [r2, r3]
   435c6:	ldr	r2, [r3, #0]
   435c8:	ldr	r3, [sp, #132]	; 0x84
   435ca:	eors	r2, r3
   435cc:	bne.w	43746 <error@@Base+0x14242>
   435d0:	mov	r0, r4
   435d2:	add	sp, #136	; 0x88
   435d4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   435d8:	add	r1, sp, #52	; 0x34
   435da:	mov	r0, r5
   435dc:	bl	324c0 <error@@Base+0x2fbc>
   435e0:	mov	r4, r0
   435e2:	cbnz	r0, 43604 <error@@Base+0x14100>
   435e4:	mov	r0, r5
   435e6:	bl	32528 <error@@Base+0x3024>
   435ea:	mov	r4, r0
   435ec:	cbnz	r0, 43604 <error@@Base+0x14100>
   435ee:	ldr	r3, [r6, #44]	; 0x2c
   435f0:	cmp	r3, #9
   435f2:	bhi.w	43730 <error@@Base+0x1422c>
   435f6:	tbb	[pc, r3]
   435fa:	lsrs	r0, r1, #32
   435fc:	lsrs	r0, r1, #32
   435fe:	ldr	r3, [sp, #32]
   43600:	str	r3, [sp, #620]	; 0x26c
   43602:	strh	r3, [r1, #28]
   43604:	add.w	r8, sp, #68	; 0x44
   43608:	b.n	43596 <error@@Base+0x14092>
   4360a:	ldr	r1, [sp, #52]	; 0x34
   4360c:	add	r3, sp, #44	; 0x2c
   4360e:	add	r2, sp, #48	; 0x30
   43610:	mov	r0, r6
   43612:	bl	4a9b8 <error@@Base+0x1b4b4>
   43616:	mov	r4, r0
   43618:	movs	r7, #0
   4361a:	cmp	r4, #0
   4361c:	bne.n	43604 <error@@Base+0x14100>
   4361e:	bl	1dbe8 <__read_chk@plt+0x17184>
   43622:	mov	r7, r0
   43624:	cmp	r0, #0
   43626:	beq.w	4373c <error@@Base+0x14238>
   4362a:	mov	r1, r0
   4362c:	ldr	r0, [sp, #40]	; 0x28
   4362e:	bl	1f398 <__read_chk@plt+0x18934>
   43632:	add.w	r8, sp, #68	; 0x44
   43636:	mov	r4, r0
   43638:	cmp	r0, #0
   4363a:	bne.n	43596 <error@@Base+0x14092>
   4363c:	ldr	r4, [sp, #44]	; 0x2c
   4363e:	mov.w	ip, #64	; 0x40
   43642:	ldr	r3, [r6, #60]	; 0x3c
   43644:	ldrd	r1, r2, [r6, #64]	; 0x40
   43648:	ldr	r0, [r6, #80]	; 0x50
   4364a:	str	r4, [sp, #16]
   4364c:	ldr	r4, [sp, #48]	; 0x30
   4364e:	str	r7, [sp, #4]
   43650:	str.w	ip, [sp, #64]	; 0x40
   43654:	str	r4, [sp, #12]
   43656:	ldr	r4, [sp, #52]	; 0x34
   43658:	str	r4, [sp, #8]
   4365a:	add.w	r4, sp, ip
   4365e:	strd	r8, r4, [sp, #20]
   43662:	ldr	r4, [r6, #56]	; 0x38
   43664:	str	r4, [sp, #0]
   43666:	bl	4325c <error@@Base+0x13d58>
   4366a:	mov	r4, r0
   4366c:	cmp	r0, #0
   4366e:	bne.n	43596 <error@@Base+0x14092>
   43670:	ldr	r1, [r6, #32]
   43672:	add	r3, sp, #56	; 0x38
   43674:	ldr	r2, [sp, #64]	; 0x40
   43676:	mov	r0, r5
   43678:	str.w	r8, [sp, #4]
   4367c:	strd	r2, r1, [sp, #8]
   43680:	add	r2, sp, #60	; 0x3c
   43682:	ldr	r1, [sp, #36]	; 0x24
   43684:	str	r2, [sp, #0]
   43686:	ldr	r2, [sp, #40]	; 0x28
   43688:	ldr	r4, [r6, #124]	; 0x7c
   4368a:	blx	r4
   4368c:	mov	r4, r0
   4368e:	cmp	r0, #0
   43690:	bne.n	43596 <error@@Base+0x14092>
   43692:	movs	r1, #31
   43694:	mov	r0, r5
   43696:	bl	32560 <error@@Base+0x305c>
   4369a:	mov	r4, r0
   4369c:	cmp	r0, #0
   4369e:	bne.w	43596 <error@@Base+0x14092>
   436a2:	mov	r1, r7
   436a4:	mov	r0, r5
   436a6:	bl	324b8 <error@@Base+0x2fb4>
   436aa:	mov	r4, r0
   436ac:	cmp	r0, #0
   436ae:	bne.w	43596 <error@@Base+0x14092>
   436b2:	ldr	r1, [sp, #48]	; 0x30
   436b4:	mov	r0, r5
   436b6:	bl	324b8 <error@@Base+0x2fb4>
   436ba:	mov	r4, r0
   436bc:	cmp	r0, #0
   436be:	bne.w	43596 <error@@Base+0x14092>
   436c2:	ldr	r2, [sp, #60]	; 0x3c
   436c4:	mov	r0, r5
   436c6:	ldr	r1, [sp, #56]	; 0x38
   436c8:	bl	324a8 <error@@Base+0x2fa4>
   436cc:	mov	r4, r0
   436ce:	cmp	r0, #0
   436d0:	bne.w	43596 <error@@Base+0x14092>
   436d4:	mov	r0, r5
   436d6:	bl	32628 <error@@Base+0x3124>
   436da:	mov	r4, r0
   436dc:	cmp	r0, #0
   436de:	bne.w	43596 <error@@Base+0x14092>
   436e2:	ldr	r3, [sp, #44]	; 0x2c
   436e4:	mov	r1, r8
   436e6:	ldr	r2, [sp, #64]	; 0x40
   436e8:	mov	r0, r5
   436ea:	bl	4251c <error@@Base+0x13018>
   436ee:	mov	r4, r0
   436f0:	cmp	r0, #0
   436f2:	bne.w	43596 <error@@Base+0x14092>
   436f6:	mov	r0, r5
   436f8:	bl	418b4 <error@@Base+0x123b0>
   436fc:	mov	r4, r0
   436fe:	b.n	43596 <error@@Base+0x14092>
   43700:	ldr	r1, [sp, #52]	; 0x34
   43702:	add	r3, sp, #44	; 0x2c
   43704:	add	r2, sp, #48	; 0x30
   43706:	mov	r0, r6
   43708:	bl	4b140 <error@@Base+0x1bc3c>
   4370c:	mov	r4, r0
   4370e:	b.n	43618 <error@@Base+0x14114>
   43710:	ldr	r1, [sp, #52]	; 0x34
   43712:	add	r3, sp, #44	; 0x2c
   43714:	add	r2, sp, #48	; 0x30
   43716:	mov	r0, r6
   43718:	bl	4af6c <error@@Base+0x1ba68>
   4371c:	mov	r4, r0
   4371e:	b.n	43618 <error@@Base+0x14114>
   43720:	ldr	r1, [sp, #52]	; 0x34
   43722:	add	r3, sp, #44	; 0x2c
   43724:	add	r2, sp, #48	; 0x30
   43726:	mov	r0, r6
   43728:	bl	4ad74 <error@@Base+0x1b870>
   4372c:	mov	r4, r0
   4372e:	b.n	43618 <error@@Base+0x14114>
   43730:	add.w	r8, sp, #68	; 0x44
   43734:	mvn.w	r4, #9
   43738:	movs	r7, #0
   4373a:	b.n	43596 <error@@Base+0x14092>
   4373c:	add.w	r8, sp, #68	; 0x44
   43740:	mvn.w	r4, #1
   43744:	b.n	43596 <error@@Base+0x14092>
   43746:	blx	620c <__stack_chk_fail@plt>
   4374a:	nop
   4374c:	movs	r3, #18
   4374e:	movs	r5, r0
   43750:	lsls	r4, r3, #25
   43752:	movs	r0, r0
   43754:	movs	r2, #190	; 0xbe
   43756:	movs	r5, r0
   43758:	push	{r4, r5, r6, lr}
   4375a:	mov	r5, r0
   4375c:	ldr	r6, [r0, #4]
   4375e:	ldr	r3, [r6, #44]	; 0x2c
   43760:	cmp	r3, #9
   43762:	bhi.n	437d4 <error@@Base+0x142d0>
   43764:	tbb	[pc, r3]
   43768:	lsls	r5, r0, #20
   4376a:	lsls	r5, r0, #20
   4376c:	adds	r6, #5
   4376e:	movs	r7, #54	; 0x36
   43770:	adds	r1, #44	; 0x2c
   43772:	mov	r0, r6
   43774:	bl	4a898 <error@@Base+0x1b394>
   43778:	mov	r4, r0
   4377a:	cbnz	r4, 437d8 <error@@Base+0x142d4>
   4377c:	movs	r1, #30
   4377e:	mov	r0, r5
   43780:	bl	32560 <error@@Base+0x305c>
   43784:	mov	r4, r0
   43786:	cbnz	r0, 437d8 <error@@Base+0x142d4>
   43788:	ldr.w	r1, [r6, #1884]	; 0x75c
   4378c:	mov	r0, r5
   4378e:	bl	324b8 <error@@Base+0x2fb4>
   43792:	mov	r4, r0
   43794:	cbnz	r0, 437d8 <error@@Base+0x142d4>
   43796:	mov	r0, r5
   43798:	bl	32628 <error@@Base+0x3124>
   4379c:	mov	r4, r0
   4379e:	cbnz	r0, 437d8 <error@@Base+0x142d4>
   437a0:	ldr	r0, [pc, #56]	; (437dc <error@@Base+0x142d8>)
   437a2:	add	r0, pc
   437a4:	bl	2f638 <error@@Base+0x134>
   437a8:	ldr	r2, [pc, #52]	; (437e0 <error@@Base+0x142dc>)
   437aa:	mov	r0, r5
   437ac:	movs	r1, #31
   437ae:	add	r2, pc
   437b0:	bl	36554 <error@@Base+0x7050>
   437b4:	b.n	437d8 <error@@Base+0x142d4>
   437b6:	mov	r0, r6
   437b8:	bl	4acf0 <error@@Base+0x1b7ec>
   437bc:	mov	r4, r0
   437be:	b.n	4377a <error@@Base+0x14276>
   437c0:	mov	r0, r6
   437c2:	bl	4aee0 <error@@Base+0x1b9dc>
   437c6:	mov	r4, r0
   437c8:	b.n	4377a <error@@Base+0x14276>
   437ca:	mov	r0, r6
   437cc:	bl	4b0bc <error@@Base+0x1bbb8>
   437d0:	mov	r4, r0
   437d2:	b.n	4377a <error@@Base+0x14276>
   437d4:	mvn.w	r4, #9
   437d8:	mov	r0, r4
   437da:	pop	{r4, r5, r6, pc}
   437dc:	movs	r2, #6
   437de:	movs	r2, r0
   437e0:			; <UNDEFINED> instruction: 0xfbc3ffff
   437e4:	push	{r4, lr}
   437e6:	mov	r4, r0
   437e8:	ldr	r0, [pc, #20]	; (43800 <error@@Base+0x142fc>)
   437ea:	add	r0, pc
   437ec:	bl	2f638 <error@@Base+0x134>
   437f0:	ldr	r2, [pc, #16]	; (43804 <error@@Base+0x14300>)
   437f2:	mov	r0, r4
   437f4:	movs	r1, #30
   437f6:	add	r2, pc
   437f8:	bl	36554 <error@@Base+0x7050>
   437fc:	movs	r0, #0
   437fe:	pop	{r4, pc}
   43800:	movs	r1, #226	; 0xe2
   43802:	movs	r2, r0
   43804:	stc2l	15, cr15, [r7, #-1020]!	; 0xfffffc04
   43808:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4380c:	mov	r5, r0
   4380e:	vpush	{d8}
   43812:	ldr.w	r1, [pc, #1456]	; 43dc4 <error@@Base+0x148c0>
   43816:	ldr.w	r2, [pc, #1456]	; 43dc8 <error@@Base+0x148c4>
   4381a:	add	r1, pc
   4381c:	sub	sp, #188	; 0xbc
   4381e:	ldr	r7, [r0, #4]
   43820:	add	r3, sp, #52	; 0x34
   43822:	ldr	r2, [r1, r2]
   43824:	mov	r0, r3
   43826:	ldr	r2, [r2, #0]
   43828:	str	r2, [sp, #180]	; 0xb4
   4382a:	mov.w	r2, #0
   4382e:	vmov	s16, r3
   43832:	movs	r3, #0
   43834:	strd	r3, r3, [sp, #84]	; 0x54
   43838:	strd	r3, r3, [sp, #92]	; 0x5c
   4383c:	strd	r3, r3, [sp, #108]	; 0x6c
   43840:	strd	r3, r3, [sp, #68]	; 0x44
   43844:	str	r3, [sp, #76]	; 0x4c
   43846:	bl	3c17c <error@@Base+0xcc78>
   4384a:	ldr	r2, [r7, #44]	; 0x2c
   4384c:	ldr	r1, [r7, #28]
   4384e:	ldr	r0, [sp, #52]	; 0x34
   43850:	bl	3bf0c <error@@Base+0xca08>
   43854:	ldr.w	r3, [pc, #1396]	; 43dcc <error@@Base+0x148c8>
   43858:	add	r3, pc
   4385a:	str	r3, [sp, #44]	; 0x2c
   4385c:	cmp	r0, #0
   4385e:	beq.w	43d86 <error@@Base+0x14882>
   43862:	ldr	r1, [r7, #96]	; 0x60
   43864:	ldr	r0, [sp, #52]	; 0x34
   43866:	bl	3c2b4 <error@@Base+0xcdb0>
   4386a:	cmp	r0, #0
   4386c:	bne.w	43d7e <error@@Base+0x1487a>
   43870:	ldr	r1, [r7, #100]	; 0x64
   43872:	cbz	r1, 43880 <error@@Base+0x1437c>
   43874:	ldr	r0, [sp, #52]	; 0x34
   43876:	bl	3c33c <error@@Base+0xce38>
   4387a:	cmp	r0, #0
   4387c:	bne.w	43d76 <error@@Base+0x14872>
   43880:	ldr	r2, [r7, #44]	; 0x2c
   43882:	cmp	r2, #15
   43884:	beq.w	43bfc <error@@Base+0x146f8>
   43888:	bhi.w	43a3e <error@@Base+0x1453a>
   4388c:	sub.w	r3, r2, #10
   43890:	cmp	r3, #3
   43892:	bhi.w	43d38 <error@@Base+0x14834>
   43896:	mov	r0, r7
   43898:	bl	4a898 <error@@Base+0x1b394>
   4389c:	mov	r4, r0
   4389e:	cmp	r4, #0
   438a0:	bne.w	43a20 <error@@Base+0x1451c>
   438a4:	ldr.w	sl, [pc, #1320]	; 43dd0 <error@@Base+0x148cc>
   438a8:	add.w	r9, sp, #84	; 0x54
   438ac:	ldr.w	r8, [pc, #1316]	; 43dd4 <error@@Base+0x148d0>
   438b0:	mov	r6, r4
   438b2:	add	sl, pc
   438b4:	add	r3, sp, #64	; 0x40
   438b6:	add	r8, pc
   438b8:	str	r3, [sp, #36]	; 0x24
   438ba:	movs	r3, #1
   438bc:	str	r3, [sp, #40]	; 0x28
   438be:	mov	r0, sl
   438c0:	bl	2f638 <error@@Base+0x134>
   438c4:	ldr	r2, [sp, #36]	; 0x24
   438c6:	ldr	r1, [r7, #88]	; 0x58
   438c8:	mov	r3, r9
   438ca:	ldr	r0, [sp, #52]	; 0x34
   438cc:	str	r2, [sp, #0]
   438ce:	mov	r2, r6
   438d0:	bl	3c258 <error@@Base+0xcd54>
   438d4:	lsrs	r3, r0, #16
   438d6:	str	r0, [sp, #56]	; 0x38
   438d8:	lsls	r3, r3, #16
   438da:	cmp	r3, #0
   438dc:	bne.w	43c60 <error@@Base+0x1475c>
   438e0:	cbz	r6, 438ec <error@@Base+0x143e8>
   438e2:	add	r1, sp, #92	; 0x5c
   438e4:	add	r0, sp, #60	; 0x3c
   438e6:	blx	5b38 <gss_release_buffer@plt>
   438ea:	ldr	r0, [sp, #56]	; 0x38
   438ec:	cmp	r0, #0
   438ee:	bne.w	43a4e <error@@Base+0x1454a>
   438f2:	ldr	r3, [sp, #64]	; 0x40
   438f4:	lsls	r1, r3, #30
   438f6:	bpl.w	43db4 <error@@Base+0x148b0>
   438fa:	lsls	r2, r3, #26
   438fc:	bpl.w	43dac <error@@Base+0x148a8>
   43900:	ldr	r3, [sp, #84]	; 0x54
   43902:	cmp	r3, #0
   43904:	bne.w	43a56 <error@@Base+0x14552>
   43908:	cmp	r4, #32
   4390a:	bne.w	43dbc <error@@Base+0x148b8>
   4390e:	ldr	r3, [r7, #44]	; 0x2c
   43910:	cmp	r3, #15
   43912:	beq.w	43c9c <error@@Base+0x14798>
   43916:	bhi.w	43c06 <error@@Base+0x14702>
   4391a:	subs	r3, #10
   4391c:	cmp	r3, #3
   4391e:	bhi.w	43c90 <error@@Base+0x1478c>
   43922:	ldr	r1, [sp, #68]	; 0x44
   43924:	add	r2, sp, #72	; 0x48
   43926:	mov	r0, r7
   43928:	bl	4a91c <error@@Base+0x1b418>
   4392c:	mov	r4, r0
   4392e:	add.w	r8, sp, #116	; 0x74
   43932:	movs	r6, #0
   43934:	cmp	r4, #0
   43936:	bne.n	439e2 <error@@Base+0x144de>
   43938:	bl	1dbe8 <__read_chk@plt+0x17184>
   4393c:	add.w	r8, sp, #116	; 0x74
   43940:	mov	r6, r0
   43942:	cmp	r0, #0
   43944:	beq.w	43ce4 <error@@Base+0x147e0>
   43948:	ldr	r4, [sp, #72]	; 0x48
   4394a:	mov.w	ip, #64	; 0x40
   4394e:	ldr	r0, [r7, #80]	; 0x50
   43950:	ldrd	r1, r2, [r7, #64]	; 0x40
   43954:	ldrd	r3, r9, [r7, #56]	; 0x38
   43958:	str	r4, [sp, #16]
   4395a:	ldr	r4, [sp, #68]	; 0x44
   4395c:	str.w	r8, [sp, #20]
   43960:	str.w	ip, [sp, #80]	; 0x50
   43964:	str	r4, [sp, #12]
   43966:	add	r4, sp, #80	; 0x50
   43968:	str	r4, [sp, #24]
   4396a:	ldr.w	lr, [r7, #1884]	; 0x75c
   4396e:	ldr	r4, [sp, #76]	; 0x4c
   43970:	str.w	r9, [sp]
   43974:	cmp	r4, #0
   43976:	it	eq
   43978:	moveq	r4, r6
   4397a:	str.w	lr, [sp, #8]
   4397e:	str	r4, [sp, #4]
   43980:	bl	4325c <error@@Base+0x13d58>
   43984:	cmp	r0, #0
   43986:	bne.w	43d44 <error@@Base+0x14840>
   4398a:	ldr	r3, [sp, #80]	; 0x50
   4398c:	add	r4, sp, #108	; 0x6c
   4398e:	ldr	r0, [sp, #52]	; 0x34
   43990:	add	r1, sp, #100	; 0x64
   43992:	mov	r2, r4
   43994:	strd	r3, r8, [sp, #100]	; 0x64
   43998:	bl	3c528 <error@@Base+0xd024>
   4399c:	lsrs	r0, r0, #16
   4399e:	lsls	r0, r0, #16
   439a0:	cmp	r0, #0
   439a2:	bne.w	43cd8 <error@@Base+0x147d4>
   439a6:	add	r0, sp, #60	; 0x3c
   439a8:	mov	r1, r4
   439aa:	blx	5b38 <gss_release_buffer@plt>
   439ae:	ldr	r3, [r7, #88]	; 0x58
   439b0:	cmp	r3, #0
   439b2:	bne.w	43cd0 <error@@Base+0x147cc>
   439b6:	ldr	r2, [sp, #44]	; 0x2c
   439b8:	ldr.w	r3, [pc, #1052]	; 43dd8 <error@@Base+0x148d4>
   439bc:	ldr	r3, [r2, r3]
   439be:	ldr	r2, [r3, #0]
   439c0:	cmp	r2, #0
   439c2:	beq.w	43cc0 <error@@Base+0x147bc>
   439c6:	vmov	r0, s16
   439ca:	bl	3c1a4 <error@@Base+0xcca0>
   439ce:	ldr	r3, [sp, #72]	; 0x48
   439d0:	mov	r1, r8
   439d2:	ldr	r2, [sp, #80]	; 0x50
   439d4:	mov	r0, r5
   439d6:	bl	4251c <error@@Base+0x13018>
   439da:	mov	r4, r0
   439dc:	cmp	r0, #0
   439de:	beq.w	43cc6 <error@@Base+0x147c2>
   439e2:	movs	r2, #64	; 0x40
   439e4:	mov	r0, r8
   439e6:	mov	r1, r2
   439e8:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   439ec:	mov.w	r2, #4294967295	; 0xffffffff
   439f0:	movs	r1, #32
   439f2:	add.w	r0, r7, #220	; 0xdc
   439f6:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   439fa:	mov	r0, r6
   439fc:	bl	1dd04 <__read_chk@plt+0x172a0>
   43a00:	ldr	r0, [sp, #76]	; 0x4c
   43a02:	bl	1dd04 <__read_chk@plt+0x172a0>
   43a06:	ldr	r0, [sp, #68]	; 0x44
   43a08:	bl	1dd04 <__read_chk@plt+0x172a0>
   43a0c:	ldr	r0, [sp, #72]	; 0x48
   43a0e:	bl	1dd04 <__read_chk@plt+0x172a0>
   43a12:	ldr.w	r0, [r7, #1884]	; 0x75c
   43a16:	bl	1dd04 <__read_chk@plt+0x172a0>
   43a1a:	movs	r3, #0
   43a1c:	str.w	r3, [r7, #1884]	; 0x75c
   43a20:	ldr	r2, [pc, #952]	; (43ddc <error@@Base+0x148d8>)
   43a22:	ldr	r3, [pc, #932]	; (43dc8 <error@@Base+0x148c4>)
   43a24:	add	r2, pc
   43a26:	ldr	r3, [r2, r3]
   43a28:	ldr	r2, [r3, #0]
   43a2a:	ldr	r3, [sp, #180]	; 0xb4
   43a2c:	eors	r2, r3
   43a2e:	bne.w	43d00 <error@@Base+0x147fc>
   43a32:	mov	r0, r4
   43a34:	add	sp, #188	; 0xbc
   43a36:	vpop	{d8}
   43a3a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43a3e:	cmp	r2, #16
   43a40:	bne.w	43d38 <error@@Base+0x14834>
   43a44:	mov	r0, r7
   43a46:	bl	4aee0 <error@@Base+0x1b9dc>
   43a4a:	mov	r4, r0
   43a4c:	b.n	4389e <error@@Base+0x1439a>
   43a4e:	ldr	r3, [sp, #84]	; 0x54
   43a50:	cmp	r3, #0
   43a52:	beq.w	43d6e <error@@Base+0x1486a>
   43a56:	ldr	r3, [sp, #40]	; 0x28
   43a58:	cmp	r3, #0
   43a5a:	beq.n	43afe <error@@Base+0x145fa>
   43a5c:	movs	r1, #30
   43a5e:	mov	r0, r5
   43a60:	bl	32560 <error@@Base+0x305c>
   43a64:	cmp	r0, #0
   43a66:	bne.w	43d60 <error@@Base+0x1485c>
   43a6a:	ldr	r2, [sp, #84]	; 0x54
   43a6c:	mov	r0, r5
   43a6e:	ldr	r1, [sp, #88]	; 0x58
   43a70:	bl	324a8 <error@@Base+0x2fa4>
   43a74:	cmp	r0, #0
   43a76:	bne.w	43d60 <error@@Base+0x1485c>
   43a7a:	ldr.w	r1, [r7, #1884]	; 0x75c
   43a7e:	mov	r0, r5
   43a80:	bl	324b8 <error@@Base+0x2fb4>
   43a84:	cmp	r0, #0
   43a86:	bne.w	43d60 <error@@Base+0x1485c>
   43a8a:	mov	r0, r5
   43a8c:	bl	32628 <error@@Base+0x3124>
   43a90:	str	r0, [sp, #40]	; 0x28
   43a92:	cmp	r0, #0
   43a94:	bne.w	43d52 <error@@Base+0x1484e>
   43a98:	add.w	fp, sp, #60	; 0x3c
   43a9c:	mov	r1, r9
   43a9e:	add	r6, sp, #76	; 0x4c
   43aa0:	mov	r0, fp
   43aa2:	blx	5b38 <gss_release_buffer@plt>
   43aa6:	mov	r0, r5
   43aa8:	bl	33220 <error@@Base+0x3d1c>
   43aac:	cmp	r0, #33	; 0x21
   43aae:	beq.n	43ad6 <error@@Base+0x145d2>
   43ab0:	cmp	r0, #32
   43ab2:	mov	r4, r0
   43ab4:	beq.n	43ba4 <error@@Base+0x146a0>
   43ab6:	cmp	r0, #34	; 0x22
   43ab8:	beq.n	43b58 <error@@Base+0x14654>
   43aba:	cmp	r0, #31
   43abc:	beq.n	43b24 <error@@Base+0x14620>
   43abe:	ldr	r1, [pc, #800]	; (43de0 <error@@Base+0x148dc>)
   43ac0:	mov	r2, r4
   43ac2:	mov	r0, r5
   43ac4:	add	r6, sp, #92	; 0x5c
   43ac6:	add	r1, pc
   43ac8:	bl	3278c <error@@Base+0x3288>
   43acc:	ldr	r3, [sp, #56]	; 0x38
   43ace:	lsls	r3, r3, #31
   43ad0:	bmi.w	438be <error@@Base+0x143ba>
   43ad4:	b.n	43908 <error@@Base+0x14404>
   43ad6:	mov	r0, r8
   43ad8:	bl	2f638 <error@@Base+0x134>
   43adc:	ldr	r3, [sp, #76]	; 0x4c
   43ade:	cmp	r3, #0
   43ae0:	bne.w	43cea <error@@Base+0x147e6>
   43ae4:	mov	r1, r6
   43ae6:	mov	r0, r5
   43ae8:	bl	324c0 <error@@Base+0x2fbc>
   43aec:	cmp	r0, #0
   43aee:	beq.n	43aa6 <error@@Base+0x145a2>
   43af0:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43af4:	mov	r1, r0
   43af6:	ldr	r0, [pc, #748]	; (43de4 <error@@Base+0x148e0>)
   43af8:	add	r0, pc
   43afa:	bl	2dd68 <__read_chk@plt+0x27304>
   43afe:	movs	r1, #31
   43b00:	mov	r0, r5
   43b02:	bl	32560 <error@@Base+0x305c>
   43b06:	cbnz	r0, 43b16 <error@@Base+0x14612>
   43b08:	ldr	r2, [sp, #84]	; 0x54
   43b0a:	mov	r0, r5
   43b0c:	ldr	r1, [sp, #88]	; 0x58
   43b0e:	bl	324a8 <error@@Base+0x2fa4>
   43b12:	cmp	r0, #0
   43b14:	beq.n	43a8a <error@@Base+0x14586>
   43b16:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43b1a:	mov	r1, r0
   43b1c:	ldr	r0, [pc, #712]	; (43de8 <error@@Base+0x148e4>)
   43b1e:	add	r0, pc
   43b20:	bl	2dd68 <__read_chk@plt+0x27304>
   43b24:	ldr	r0, [pc, #708]	; (43dec <error@@Base+0x148e8>)
   43b26:	add	r0, pc
   43b28:	bl	2f638 <error@@Base+0x134>
   43b2c:	ldr	r3, [sp, #56]	; 0x38
   43b2e:	cmp	r3, #0
   43b30:	beq.w	43da4 <error@@Base+0x148a0>
   43b34:	add	r6, sp, #92	; 0x5c
   43b36:	mov	r0, r5
   43b38:	mov	r1, r6
   43b3a:	bl	3baf4 <error@@Base+0xc5f0>
   43b3e:	cbnz	r0, 43b4a <error@@Base+0x14646>
   43b40:	mov	r0, r5
   43b42:	bl	32528 <error@@Base+0x3024>
   43b46:	cmp	r0, #0
   43b48:	beq.n	43acc <error@@Base+0x145c8>
   43b4a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43b4e:	mov	r1, r0
   43b50:	ldr	r0, [pc, #668]	; (43df0 <error@@Base+0x148ec>)
   43b52:	add	r0, pc
   43b54:	bl	2dd68 <__read_chk@plt+0x27304>
   43b58:	ldr	r0, [pc, #664]	; (43df4 <error@@Base+0x148f0>)
   43b5a:	add	r0, pc
   43b5c:	bl	2f638 <error@@Base+0x134>
   43b60:	add	r1, sp, #56	; 0x38
   43b62:	mov	r0, r5
   43b64:	bl	324e8 <error@@Base+0x2fe4>
   43b68:	cbnz	r0, 43b96 <error@@Base+0x14692>
   43b6a:	mov	r1, fp
   43b6c:	mov	r0, r5
   43b6e:	bl	324e8 <error@@Base+0x2fe4>
   43b72:	cbnz	r0, 43b96 <error@@Base+0x14692>
   43b74:	mov	r2, r0
   43b76:	add	r1, sp, #100	; 0x64
   43b78:	mov	r0, r5
   43b7a:	bl	324f8 <error@@Base+0x2ff4>
   43b7e:	cbnz	r0, 43b96 <error@@Base+0x14692>
   43b80:	mov	r2, r0
   43b82:	mov	r1, r0
   43b84:	mov	r0, r5
   43b86:	bl	324f8 <error@@Base+0x2ff4>
   43b8a:	cbnz	r0, 43b96 <error@@Base+0x14692>
   43b8c:	mov	r0, r5
   43b8e:	bl	32528 <error@@Base+0x3024>
   43b92:	cmp	r0, #0
   43b94:	beq.n	43c2c <error@@Base+0x14728>
   43b96:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43b9a:	mov	r1, r0
   43b9c:	ldr	r0, [pc, #600]	; (43df8 <error@@Base+0x148f4>)
   43b9e:	add	r0, pc
   43ba0:	bl	2dd68 <__read_chk@plt+0x27304>
   43ba4:	ldr	r0, [pc, #596]	; (43dfc <error@@Base+0x148f8>)
   43ba6:	add	r0, pc
   43ba8:	bl	2f638 <error@@Base+0x134>
   43bac:	ldr	r3, [sp, #112]	; 0x70
   43bae:	cmp	r3, #0
   43bb0:	bne.w	43d8e <error@@Base+0x1488a>
   43bb4:	add	r1, sp, #68	; 0x44
   43bb6:	mov	r0, r5
   43bb8:	bl	324c0 <error@@Base+0x2fbc>
   43bbc:	cmp	r0, #0
   43bbe:	bne.w	43d96 <error@@Base+0x14892>
   43bc2:	add	r1, sp, #108	; 0x6c
   43bc4:	mov	r0, r5
   43bc6:	bl	3baf4 <error@@Base+0xc5f0>
   43bca:	cmp	r0, #0
   43bcc:	bne.w	43d96 <error@@Base+0x14892>
   43bd0:	add.w	r1, sp, #51	; 0x33
   43bd4:	mov	r0, r5
   43bd6:	bl	324e0 <error@@Base+0x2fdc>
   43bda:	cmp	r0, #0
   43bdc:	bne.w	43cf2 <error@@Base+0x147ee>
   43be0:	ldrb.w	r3, [sp, #51]	; 0x33
   43be4:	cbnz	r3, 43c36 <error@@Base+0x14732>
   43be6:	ldr	r3, [sp, #56]	; 0x38
   43be8:	cmp	r3, #0
   43bea:	bne.n	43c54 <error@@Base+0x14750>
   43bec:	mov	r0, r5
   43bee:	bl	32528 <error@@Base+0x3024>
   43bf2:	cmp	r0, #0
   43bf4:	bne.w	43d04 <error@@Base+0x14800>
   43bf8:	add	r6, sp, #92	; 0x5c
   43bfa:	b.n	43acc <error@@Base+0x145c8>
   43bfc:	mov	r0, r7
   43bfe:	bl	4acf0 <error@@Base+0x1b7ec>
   43c02:	mov	r4, r0
   43c04:	b.n	4389e <error@@Base+0x1439a>
   43c06:	cmp	r3, #16
   43c08:	bne.n	43c90 <error@@Base+0x1478c>
   43c0a:	ldr	r0, [sp, #68]	; 0x44
   43c0c:	bl	1e0c0 <__read_chk@plt+0x1765c>
   43c10:	mov	r4, r0
   43c12:	ldr	r0, [sp, #68]	; 0x44
   43c14:	bl	1dff8 <__read_chk@plt+0x17594>
   43c18:	ldrsb	r3, [r4, r0]
   43c1a:	cmp	r3, #0
   43c1c:	blt.n	43d0c <error@@Base+0x14808>
   43c1e:	ldr	r1, [sp, #68]	; 0x44
   43c20:	add	r2, sp, #72	; 0x48
   43c22:	mov	r0, r7
   43c24:	bl	4b064 <error@@Base+0x1bb60>
   43c28:	mov	r4, r0
   43c2a:	b.n	4392e <error@@Base+0x1442a>
   43c2c:	ldr	r0, [pc, #464]	; (43e00 <error@@Base+0x148fc>)
   43c2e:	ldr	r1, [sp, #100]	; 0x64
   43c30:	add	r0, pc
   43c32:	bl	2dd68 <__read_chk@plt+0x27304>
   43c36:	add	r1, sp, #92	; 0x5c
   43c38:	mov	r0, r5
   43c3a:	bl	3baf4 <error@@Base+0xc5f0>
   43c3e:	cmp	r0, #0
   43c40:	bne.n	43d14 <error@@Base+0x14810>
   43c42:	ldr	r3, [sp, #56]	; 0x38
   43c44:	cmp	r3, #0
   43c46:	bne.n	43bec <error@@Base+0x146e8>
   43c48:	ldr	r1, [pc, #440]	; (43e04 <error@@Base+0x14900>)
   43c4a:	mov	r0, r5
   43c4c:	add	r1, pc
   43c4e:	bl	3278c <error@@Base+0x3288>
   43c52:	b.n	43bec <error@@Base+0x146e8>
   43c54:	ldr	r1, [pc, #432]	; (43e08 <error@@Base+0x14904>)
   43c56:	mov	r0, r5
   43c58:	add	r1, pc
   43c5a:	bl	3278c <error@@Base+0x3288>
   43c5e:	b.n	43bec <error@@Base+0x146e8>
   43c60:	ldr	r3, [sp, #84]	; 0x54
   43c62:	cbz	r3, 43c88 <error@@Base+0x14784>
   43c64:	movs	r1, #31
   43c66:	mov	r0, r5
   43c68:	bl	32560 <error@@Base+0x305c>
   43c6c:	cbnz	r0, 43c7a <error@@Base+0x14776>
   43c6e:	ldrd	r2, r1, [sp, #84]	; 0x54
   43c72:	mov	r0, r5
   43c74:	bl	324a8 <error@@Base+0x2fa4>
   43c78:	cbz	r0, 43c88 <error@@Base+0x14784>
   43c7a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43c7e:	mov	r1, r0
   43c80:	ldr	r0, [pc, #392]	; (43e0c <error@@Base+0x14908>)
   43c82:	add	r0, pc
   43c84:	bl	2dd68 <__read_chk@plt+0x27304>
   43c88:	ldr	r0, [pc, #388]	; (43e10 <error@@Base+0x1490c>)
   43c8a:	add	r0, pc
   43c8c:	bl	2dd68 <__read_chk@plt+0x27304>
   43c90:	add.w	r8, sp, #116	; 0x74
   43c94:	mvn.w	r4, #9
   43c98:	movs	r6, #0
   43c9a:	b.n	439e2 <error@@Base+0x144de>
   43c9c:	ldr	r0, [sp, #68]	; 0x44
   43c9e:	bl	1dff8 <__read_chk@plt+0x17594>
   43ca2:	cmp	r0, #65	; 0x41
   43ca4:	ldr	r0, [sp, #68]	; 0x44
   43ca6:	bne.n	43d2a <error@@Base+0x14826>
   43ca8:	bl	1e0c0 <__read_chk@plt+0x1765c>
   43cac:	ldrb	r3, [r0, #0]
   43cae:	cmp	r3, #4
   43cb0:	bne.n	43d22 <error@@Base+0x1481e>
   43cb2:	ldr	r1, [sp, #68]	; 0x44
   43cb4:	add	r2, sp, #72	; 0x48
   43cb6:	mov	r0, r7
   43cb8:	bl	4ae04 <error@@Base+0x1b900>
   43cbc:	mov	r4, r0
   43cbe:	b.n	4392e <error@@Base+0x1442a>
   43cc0:	ldr	r2, [sp, #52]	; 0x34
   43cc2:	str	r2, [r3, #0]
   43cc4:	b.n	439ce <error@@Base+0x144ca>
   43cc6:	mov	r0, r5
   43cc8:	bl	418b4 <error@@Base+0x123b0>
   43ccc:	mov	r4, r0
   43cce:	b.n	439e2 <error@@Base+0x144de>
   43cd0:	ldr	r0, [sp, #52]	; 0x34
   43cd2:	bl	3c5c8 <error@@Base+0xd0c4>
   43cd6:	b.n	439b6 <error@@Base+0x144b2>
   43cd8:	ldr	r1, [pc, #312]	; (43e14 <error@@Base+0x14910>)
   43cda:	mov	r0, r5
   43cdc:	add	r1, pc
   43cde:	bl	3278c <error@@Base+0x3288>
   43ce2:	b.n	439a6 <error@@Base+0x144a2>
   43ce4:	mvn.w	r4, #1
   43ce8:	b.n	439e2 <error@@Base+0x144de>
   43cea:	ldr	r0, [pc, #300]	; (43e18 <error@@Base+0x14914>)
   43cec:	add	r0, pc
   43cee:	bl	2dd68 <__read_chk@plt+0x27304>
   43cf2:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43cf6:	mov	r1, r0
   43cf8:	ldr	r0, [pc, #288]	; (43e1c <error@@Base+0x14918>)
   43cfa:	add	r0, pc
   43cfc:	bl	2dd68 <__read_chk@plt+0x27304>
   43d00:	blx	620c <__stack_chk_fail@plt>
   43d04:	ldr	r0, [pc, #280]	; (43e20 <error@@Base+0x1491c>)
   43d06:	add	r0, pc
   43d08:	bl	2dd68 <__read_chk@plt+0x27304>
   43d0c:	ldr	r0, [pc, #276]	; (43e24 <error@@Base+0x14920>)
   43d0e:	add	r0, pc
   43d10:	bl	2dd68 <__read_chk@plt+0x27304>
   43d14:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43d18:	mov	r1, r0
   43d1a:	ldr	r0, [pc, #268]	; (43e28 <error@@Base+0x14924>)
   43d1c:	add	r0, pc
   43d1e:	bl	2dd68 <__read_chk@plt+0x27304>
   43d22:	ldr	r0, [pc, #264]	; (43e2c <error@@Base+0x14928>)
   43d24:	add	r0, pc
   43d26:	bl	2dd68 <__read_chk@plt+0x27304>
   43d2a:	bl	1dff8 <__read_chk@plt+0x17594>
   43d2e:	mov	r1, r0
   43d30:	ldr	r0, [pc, #252]	; (43e30 <error@@Base+0x1492c>)
   43d32:	add	r0, pc
   43d34:	bl	2dd68 <__read_chk@plt+0x27304>
   43d38:	ldr	r1, [pc, #248]	; (43e34 <error@@Base+0x14930>)
   43d3a:	ldr	r0, [pc, #252]	; (43e38 <error@@Base+0x14934>)
   43d3c:	add	r1, pc
   43d3e:	add	r0, pc
   43d40:	bl	2dd68 <__read_chk@plt+0x27304>
   43d44:	ldr	r1, [pc, #244]	; (43e3c <error@@Base+0x14938>)
   43d46:	ldr	r0, [pc, #248]	; (43e40 <error@@Base+0x1493c>)
   43d48:	ldr	r2, [r7, #44]	; 0x2c
   43d4a:	add	r1, pc
   43d4c:	add	r0, pc
   43d4e:	bl	2dd68 <__read_chk@plt+0x27304>
   43d52:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43d56:	mov	r1, r0
   43d58:	ldr	r0, [pc, #232]	; (43e44 <error@@Base+0x14940>)
   43d5a:	add	r0, pc
   43d5c:	bl	2dd68 <__read_chk@plt+0x27304>
   43d60:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43d64:	mov	r1, r0
   43d66:	ldr	r0, [pc, #224]	; (43e48 <error@@Base+0x14944>)
   43d68:	add	r0, pc
   43d6a:	bl	2dd68 <__read_chk@plt+0x27304>
   43d6e:	ldr	r0, [pc, #220]	; (43e4c <error@@Base+0x14948>)
   43d70:	add	r0, pc
   43d72:	bl	2dd68 <__read_chk@plt+0x27304>
   43d76:	ldr	r0, [pc, #216]	; (43e50 <error@@Base+0x1494c>)
   43d78:	add	r0, pc
   43d7a:	bl	2dd68 <__read_chk@plt+0x27304>
   43d7e:	ldr	r0, [pc, #212]	; (43e54 <error@@Base+0x14950>)
   43d80:	add	r0, pc
   43d82:	bl	2dd68 <__read_chk@plt+0x27304>
   43d86:	ldr	r0, [pc, #208]	; (43e58 <error@@Base+0x14954>)
   43d88:	add	r0, pc
   43d8a:	bl	2dd68 <__read_chk@plt+0x27304>
   43d8e:	ldr	r0, [pc, #204]	; (43e5c <error@@Base+0x14958>)
   43d90:	add	r0, pc
   43d92:	bl	2dd68 <__read_chk@plt+0x27304>
   43d96:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   43d9a:	mov	r1, r0
   43d9c:	ldr	r0, [pc, #192]	; (43e60 <error@@Base+0x1495c>)
   43d9e:	add	r0, pc
   43da0:	bl	2dd68 <__read_chk@plt+0x27304>
   43da4:	ldr	r0, [pc, #188]	; (43e64 <error@@Base+0x14960>)
   43da6:	add	r0, pc
   43da8:	bl	2dd68 <__read_chk@plt+0x27304>
   43dac:	ldr	r0, [pc, #184]	; (43e68 <error@@Base+0x14964>)
   43dae:	add	r0, pc
   43db0:	bl	2dd68 <__read_chk@plt+0x27304>
   43db4:	ldr	r0, [pc, #180]	; (43e6c <error@@Base+0x14968>)
   43db6:	add	r0, pc
   43db8:	bl	2dd68 <__read_chk@plt+0x27304>
   43dbc:	ldr	r0, [pc, #176]	; (43e70 <error@@Base+0x1496c>)
   43dbe:	add	r0, pc
   43dc0:	bl	2dd68 <__read_chk@plt+0x27304>
   43dc4:	movs	r0, #102	; 0x66
   43dc6:	movs	r5, r0
   43dc8:	lsls	r4, r3, #25
   43dca:	movs	r0, r0
   43dcc:	movs	r0, #40	; 0x28
   43dce:	movs	r5, r0
   43dd0:	movs	r1, #186	; 0xba
   43dd2:	movs	r2, r0
   43dd4:	movs	r2, #118	; 0x76
   43dd6:	movs	r2, r0
   43dd8:	lsls	r0, r1, #26
   43dda:	movs	r0, r0
   43ddc:	subs	r4, r3, #1
   43dde:	movs	r5, r0
   43de0:	movs	r2, #70	; 0x46
   43de2:	movs	r2, r0
   43de4:	movs	r0, #116	; 0x74
   43de6:	movs	r2, r0
   43de8:	subs	r2, r2, #7
   43dea:	movs	r2, r0
   43dec:	movs	r0, #106	; 0x6a
   43dee:	movs	r2, r0
   43df0:	movs	r0, #142	; 0x8e
   43df2:	movs	r2, r0
   43df4:	movs	r1, #114	; 0x72
   43df6:	movs	r2, r0
   43df8:	movs	r1, #62	; 0x3e
   43dfa:	movs	r2, r0
   43dfc:	movs	r0, #86	; 0x56
   43dfe:	movs	r2, r0
   43e00:	movs	r0, #196	; 0xc4
   43e02:	movs	r2, r0
   43e04:	movs	r0, #8
   43e06:	movs	r2, r0
   43e08:	movs	r0, #44	; 0x2c
   43e0a:	movs	r2, r0
   43e0c:	subs	r2, r1, #0
   43e0e:	movs	r2, r0
   43e10:	subs	r6, r2, #0
   43e12:	movs	r2, r0
   43e14:	movs	r1, #124	; 0x7c
   43e16:	movs	r2, r0
   43e18:	subs	r0, r3, #1
   43e1a:	movs	r2, r0
   43e1c:	adds	r2, r2, #6
   43e1e:	movs	r2, r0
   43e20:	subs	r2, r5, #6
   43e22:	movs	r2, r0
   43e24:	movs	r0, #146	; 0x92
   43e26:	movs	r2, r0
   43e28:	subs	r4, r0, #3
   43e2a:	movs	r2, r0
   43e2c:	movs	r0, #248	; 0xf8
   43e2e:	movs	r2, r0
   43e30:	movs	r0, #154	; 0x9a
   43e32:	movs	r2, r0
   43e34:	movs	r2, #32
   43e36:	movs	r2, r0
   43e38:	adds	r2, r2, #4
   43e3a:	movs	r2, r0
   43e3c:	movs	r2, #18
   43e3e:	movs	r2, r0
   43e40:	adds	r4, r0, #4
   43e42:	movs	r2, r0
   43e44:	adds	r6, r6, #6
   43e46:	movs	r2, r0
   43e48:	adds	r0, r1, #6
   43e4a:	movs	r2, r0
   43e4c:	subs	r4, r1, #7
   43e4e:	movs	r2, r0
   43e50:	adds	r4, r6, #2
   43e52:	movs	r2, r0
   43e54:	adds	r0, r2, #2
   43e56:	movs	r2, r0
   43e58:	adds	r0, r5, #1
   43e5a:	movs	r2, r0
   43e5c:	subs	r0, r1, #2
   43e5e:	movs	r2, r0
   43e60:	subs	r2, r3, #2
   43e62:	movs	r2, r0
   43e64:	subs	r6, r0, #0
   43e66:	movs	r2, r0
   43e68:	adds	r2, r5, #4
   43e6a:	movs	r2, r0
   43e6c:	adds	r2, r0, #4
   43e6e:	movs	r2, r0
   43e70:	subs	r2, r4, #6
   43e72:	movs	r2, r0
   43e74:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43e78:	mov	r5, r0
   43e7a:	vpush	{d8}
   43e7e:	ldr.w	r1, [pc, #1864]	; 445c8 <error@@Base+0x150c4>
   43e82:	ldr.w	r2, [pc, #1864]	; 445cc <error@@Base+0x150c8>
   43e86:	add	r1, pc
   43e88:	sub	sp, #268	; 0x10c
   43e8a:	ldr	r6, [r0, #4]
   43e8c:	add	r3, sp, #112	; 0x70
   43e8e:	ldr	r2, [r1, r2]
   43e90:	mov	r0, r3
   43e92:	ldr	r2, [r2, #0]
   43e94:	str	r2, [sp, #260]	; 0x104
   43e96:	mov.w	r2, #0
   43e9a:	vmov	s17, r3
   43e9e:	movs	r3, #0
   43ea0:	strd	r3, r3, [sp, #164]	; 0xa4
   43ea4:	strd	r3, r3, [sp, #172]	; 0xac
   43ea8:	strd	r3, r3, [sp, #188]	; 0xbc
   43eac:	strd	r3, r3, [sp, #128]	; 0x80
   43eb0:	strd	r3, r3, [sp, #136]	; 0x88
   43eb4:	str	r3, [sp, #144]	; 0x90
   43eb6:	bl	3c17c <error@@Base+0xcc78>
   43eba:	ldr	r2, [r6, #44]	; 0x2c
   43ebc:	ldr	r1, [r6, #28]
   43ebe:	ldr	r0, [sp, #112]	; 0x70
   43ec0:	bl	3bf0c <error@@Base+0xca08>
   43ec4:	ldr.w	r3, [pc, #1800]	; 445d0 <error@@Base+0x150cc>
   43ec8:	add	r3, pc
   43eca:	str	r3, [sp, #68]	; 0x44
   43ecc:	cmp	r0, #0
   43ece:	beq.w	44582 <error@@Base+0x1507e>
   43ed2:	ldr	r1, [r6, #96]	; 0x60
   43ed4:	ldr	r0, [sp, #112]	; 0x70
   43ed6:	bl	3c2b4 <error@@Base+0xcdb0>
   43eda:	cmp	r0, #0
   43edc:	bne.w	4457a <error@@Base+0x15076>
   43ee0:	ldr	r1, [r6, #100]	; 0x64
   43ee2:	cbz	r1, 43ef0 <error@@Base+0x149ec>
   43ee4:	ldr	r0, [sp, #112]	; 0x70
   43ee6:	bl	3c33c <error@@Base+0xce38>
   43eea:	cmp	r0, #0
   43eec:	bne.w	44572 <error@@Base+0x1506e>
   43ef0:	ldr.w	r0, [pc, #1760]	; 445d4 <error@@Base+0x150d0>
   43ef4:	mov.w	r8, #2048	; 0x800
   43ef8:	mov.w	r4, #8192	; 0x2000
   43efc:	add	r0, pc
   43efe:	bl	2f638 <error@@Base+0x134>
   43f02:	ldr	r0, [r6, #20]
   43f04:	lsls	r0, r0, #3
   43f06:	bl	47ea8 <error@@Base+0x189a4>
   43f0a:	movs	r1, #40	; 0x28
   43f0c:	str.w	r8, [r6, #200]	; 0xc8
   43f10:	str.w	r4, [r6, #204]	; 0xcc
   43f14:	mov	r7, r0
   43f16:	str.w	r0, [r6, #208]	; 0xd0
   43f1a:	mov	r0, r5
   43f1c:	bl	32560 <error@@Base+0x305c>
   43f20:	cmp	r0, #0
   43f22:	bne.w	44486 <error@@Base+0x14f82>
   43f26:	mov	r1, r8
   43f28:	mov	r0, r5
   43f2a:	bl	32498 <error@@Base+0x2f94>
   43f2e:	cmp	r0, #0
   43f30:	bne.w	44486 <error@@Base+0x14f82>
   43f34:	mov	r1, r7
   43f36:	mov	r0, r5
   43f38:	bl	32498 <error@@Base+0x2f94>
   43f3c:	cmp	r0, #0
   43f3e:	bne.w	44486 <error@@Base+0x14f82>
   43f42:	mov	r1, r4
   43f44:	mov	r0, r5
   43f46:	bl	32498 <error@@Base+0x2f94>
   43f4a:	cmp	r0, #0
   43f4c:	bne.w	44486 <error@@Base+0x14f82>
   43f50:	mov	r0, r5
   43f52:	bl	32628 <error@@Base+0x3124>
   43f56:	cmp	r0, #0
   43f58:	bne.w	44486 <error@@Base+0x14f82>
   43f5c:	movs	r1, #41	; 0x29
   43f5e:	mov	r0, r5
   43f60:	bl	3328c <error@@Base+0x3d88>
   43f64:	cmp	r0, #0
   43f66:	bne.w	4458a <error@@Base+0x15086>
   43f6a:	add	r1, sp, #128	; 0x80
   43f6c:	mov	r0, r5
   43f6e:	bl	32520 <error@@Base+0x301c>
   43f72:	cmp	r0, #0
   43f74:	bne.w	44564 <error@@Base+0x15060>
   43f78:	add	r1, sp, #132	; 0x84
   43f7a:	mov	r0, r5
   43f7c:	bl	32520 <error@@Base+0x301c>
   43f80:	cmp	r0, #0
   43f82:	bne.w	44564 <error@@Base+0x15060>
   43f86:	mov	r0, r5
   43f88:	bl	32528 <error@@Base+0x3024>
   43f8c:	cmp	r0, #0
   43f8e:	bne.w	44564 <error@@Base+0x15060>
   43f92:	ldr	r0, [sp, #128]	; 0x80
   43f94:	blx	6690 <BN_num_bits@plt>
   43f98:	cmp.w	r0, #2048	; 0x800
   43f9c:	blt.w	44598 <error@@Base+0x15094>
   43fa0:	ldr	r0, [sp, #128]	; 0x80
   43fa2:	blx	6690 <BN_num_bits@plt>
   43fa6:	cmp.w	r0, #8192	; 0x2000
   43faa:	bgt.w	44598 <error@@Base+0x15094>
   43fae:	ldrd	r1, r0, [sp, #128]	; 0x80
   43fb2:	bl	47b88 <error@@Base+0x18684>
   43fb6:	str.w	r0, [r6, #196]	; 0xc4
   43fba:	cmp	r0, #0
   43fbc:	beq.w	445b0 <error@@Base+0x150ac>
   43fc0:	ldr	r1, [r6, #16]
   43fc2:	movs	r4, #0
   43fc4:	strd	r4, r4, [sp, #128]	; 0x80
   43fc8:	lsls	r1, r1, #3
   43fca:	bl	47a2c <error@@Base+0x18528>
   43fce:	mov	fp, r0
   43fd0:	cbz	r0, 4403c <error@@Base+0x14b38>
   43fd2:	add.w	r8, sp, #196	; 0xc4
   43fd6:	vmov	s16, r4
   43fda:	mov	r9, r4
   43fdc:	mov	r0, r9
   43fde:	bl	1dd04 <__read_chk@plt+0x172a0>
   43fe2:	ldr	r0, [sp, #140]	; 0x8c
   43fe4:	bl	1dd04 <__read_chk@plt+0x172a0>
   43fe8:	mov	r0, r4
   43fea:	bl	1dd04 <__read_chk@plt+0x172a0>
   43fee:	movs	r2, #64	; 0x40
   43ff0:	mov	r1, r2
   43ff2:	mov	r0, r8
   43ff4:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   43ff8:	ldr.w	r0, [r6, #196]	; 0xc4
   43ffc:	blx	6700 <DH_free@plt>
   44000:	movs	r3, #0
   44002:	ldr	r0, [sp, #144]	; 0x90
   44004:	str.w	r3, [r6, #196]	; 0xc4
   44008:	blx	61b8 <BN_clear_free@plt+0x4>
   4400c:	vmov	r0, s16
   44010:	bl	1dd04 <__read_chk@plt+0x172a0>
   44014:	ldr	r0, [sp, #136]	; 0x88
   44016:	bl	1dd04 <__read_chk@plt+0x172a0>
   4401a:	ldr.w	r2, [pc, #1468]	; 445d8 <error@@Base+0x150d4>
   4401e:	ldr.w	r3, [pc, #1452]	; 445cc <error@@Base+0x150c8>
   44022:	add	r2, pc
   44024:	ldr	r3, [r2, r3]
   44026:	ldr	r2, [r3, #0]
   44028:	ldr	r3, [sp, #260]	; 0x104
   4402a:	eors	r2, r3
   4402c:	bne.w	44510 <error@@Base+0x1500c>
   44030:	mov	r0, fp
   44032:	add	sp, #268	; 0x10c
   44034:	vpop	{d8}
   44038:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4403c:	ldr.w	sl, [pc, #1436]	; 445dc <error@@Base+0x150d8>
   44040:	add.w	r9, sp, #164	; 0xa4
   44044:	ldr.w	r8, [pc, #1432]	; 445e0 <error@@Base+0x150dc>
   44048:	mov	r2, r0
   4404a:	add	sl, pc
   4404c:	ldr.w	r0, [r6, #196]	; 0xc4
   44050:	add	r8, pc
   44052:	add	r1, sp, #152	; 0x98
   44054:	mov	r4, fp
   44056:	mov	r7, fp
   44058:	blx	5828 <DH_get0_key@plt>
   4405c:	add	r3, sp, #124	; 0x7c
   4405e:	str.w	fp, [sp, #72]	; 0x48
   44062:	str	r3, [sp, #60]	; 0x3c
   44064:	movs	r3, #1
   44066:	str	r3, [sp, #64]	; 0x40
   44068:	mov	r0, sl
   4406a:	bl	2f638 <error@@Base+0x134>
   4406e:	ldr	r2, [sp, #60]	; 0x3c
   44070:	ldr	r1, [r6, #88]	; 0x58
   44072:	mov	r3, r9
   44074:	ldr	r0, [sp, #112]	; 0x70
   44076:	str	r2, [sp, #0]
   44078:	mov	r2, r7
   4407a:	bl	3c258 <error@@Base+0xcd54>
   4407e:	lsrs	r3, r0, #16
   44080:	str	r0, [sp, #116]	; 0x74
   44082:	lsls	r3, r3, #16
   44084:	cmp	r3, #0
   44086:	bne.w	44434 <error@@Base+0x14f30>
   4408a:	cbz	r7, 44096 <error@@Base+0x14b92>
   4408c:	add	r1, sp, #172	; 0xac
   4408e:	add	r0, sp, #120	; 0x78
   44090:	blx	5b38 <gss_release_buffer@plt>
   44094:	ldr	r0, [sp, #116]	; 0x74
   44096:	cbnz	r0, 440be <error@@Base+0x14bba>
   44098:	ldr	r3, [sp, #124]	; 0x7c
   4409a:	lsls	r1, r3, #30
   4409c:	bpl.w	44500 <error@@Base+0x14ffc>
   440a0:	lsls	r2, r3, #26
   440a2:	bpl.w	44508 <error@@Base+0x15004>
   440a6:	ldr	r3, [sp, #164]	; 0xa4
   440a8:	cbnz	r3, 440c6 <error@@Base+0x14bc2>
   440aa:	cmp	r4, #32
   440ac:	ldr.w	fp, [sp, #72]	; 0x48
   440b0:	beq.w	4426c <error@@Base+0x14d68>
   440b4:	ldr.w	r0, [pc, #1324]	; 445e4 <error@@Base+0x150e0>
   440b8:	add	r0, pc
   440ba:	bl	2dd68 <__read_chk@plt+0x27304>
   440be:	ldr	r3, [sp, #164]	; 0xa4
   440c0:	cmp	r3, #0
   440c2:	beq.w	44532 <error@@Base+0x1502e>
   440c6:	ldr	r3, [sp, #64]	; 0x40
   440c8:	cmp	r3, #0
   440ca:	beq.n	4416e <error@@Base+0x14c6a>
   440cc:	movs	r1, #30
   440ce:	mov	r0, r5
   440d0:	bl	32560 <error@@Base+0x305c>
   440d4:	cmp	r0, #0
   440d6:	bne.w	4453a <error@@Base+0x15036>
   440da:	ldr	r2, [sp, #164]	; 0xa4
   440dc:	mov	r0, r5
   440de:	ldr	r1, [sp, #168]	; 0xa8
   440e0:	bl	324a8 <error@@Base+0x2fa4>
   440e4:	cmp	r0, #0
   440e6:	bne.w	4453a <error@@Base+0x15036>
   440ea:	ldr	r1, [sp, #152]	; 0x98
   440ec:	mov	r0, r5
   440ee:	bl	324d0 <error@@Base+0x2fcc>
   440f2:	cmp	r0, #0
   440f4:	bne.w	4453a <error@@Base+0x15036>
   440f8:	mov	r0, r5
   440fa:	bl	32628 <error@@Base+0x3124>
   440fe:	str	r0, [sp, #64]	; 0x40
   44100:	cmp	r0, #0
   44102:	bne.w	445b8 <error@@Base+0x150b4>
   44106:	add.w	fp, sp, #120	; 0x78
   4410a:	mov	r1, r9
   4410c:	add	r7, sp, #136	; 0x88
   4410e:	mov	r0, fp
   44110:	blx	5b38 <gss_release_buffer@plt>
   44114:	mov	r0, r5
   44116:	bl	33220 <error@@Base+0x3d1c>
   4411a:	cmp	r0, #33	; 0x21
   4411c:	beq.n	44144 <error@@Base+0x14c40>
   4411e:	cmp	r0, #32
   44120:	mov	r4, r0
   44122:	beq.n	4421a <error@@Base+0x14d16>
   44124:	cmp	r0, #34	; 0x22
   44126:	beq.n	441ca <error@@Base+0x14cc6>
   44128:	cmp	r0, #31
   4412a:	beq.n	44198 <error@@Base+0x14c94>
   4412c:	ldr.w	r1, [pc, #1208]	; 445e8 <error@@Base+0x150e4>
   44130:	mov	r2, r4
   44132:	mov	r0, r5
   44134:	add	r7, sp, #172	; 0xac
   44136:	add	r1, pc
   44138:	bl	3278c <error@@Base+0x3288>
   4413c:	ldr	r3, [sp, #116]	; 0x74
   4413e:	lsls	r3, r3, #31
   44140:	bmi.n	44068 <error@@Base+0x14b64>
   44142:	b.n	440aa <error@@Base+0x14ba6>
   44144:	mov	r0, r8
   44146:	bl	2f638 <error@@Base+0x134>
   4414a:	ldr	r3, [sp, #136]	; 0x88
   4414c:	cmp	r3, #0
   4414e:	bne.w	44494 <error@@Base+0x14f90>
   44152:	mov	r1, r7
   44154:	mov	r0, r5
   44156:	bl	324c0 <error@@Base+0x2fbc>
   4415a:	cmp	r0, #0
   4415c:	beq.n	44114 <error@@Base+0x14c10>
   4415e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   44162:	mov	r1, r0
   44164:	ldr.w	r0, [pc, #1156]	; 445ec <error@@Base+0x150e8>
   44168:	add	r0, pc
   4416a:	bl	2dd68 <__read_chk@plt+0x27304>
   4416e:	movs	r1, #31
   44170:	mov	r0, r5
   44172:	bl	32560 <error@@Base+0x305c>
   44176:	cbnz	r0, 44186 <error@@Base+0x14c82>
   44178:	ldr	r2, [sp, #164]	; 0xa4
   4417a:	mov	r0, r5
   4417c:	ldr	r1, [sp, #168]	; 0xa8
   4417e:	bl	324a8 <error@@Base+0x2fa4>
   44182:	cmp	r0, #0
   44184:	beq.n	440f8 <error@@Base+0x14bf4>
   44186:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   4418a:	mov	r1, r0
   4418c:	str	r0, [sp, #60]	; 0x3c
   4418e:	ldr.w	r0, [pc, #1120]	; 445f0 <error@@Base+0x150ec>
   44192:	add	r0, pc
   44194:	bl	2dd68 <__read_chk@plt+0x27304>
   44198:	ldr.w	r0, [pc, #1112]	; 445f4 <error@@Base+0x150f0>
   4419c:	add	r0, pc
   4419e:	bl	2f638 <error@@Base+0x134>
   441a2:	ldr	r3, [sp, #116]	; 0x74
   441a4:	cmp	r3, #0
   441a6:	beq.w	44514 <error@@Base+0x15010>
   441aa:	add	r7, sp, #172	; 0xac
   441ac:	mov	r0, r5
   441ae:	mov	r1, r7
   441b0:	bl	3baf4 <error@@Base+0xc5f0>
   441b4:	cmp	r0, #0
   441b6:	bne.w	4451c <error@@Base+0x15018>
   441ba:	mov	r0, r5
   441bc:	bl	32528 <error@@Base+0x3024>
   441c0:	cmp	r0, #0
   441c2:	bne.w	4451c <error@@Base+0x15018>
   441c6:	ldr	r3, [sp, #116]	; 0x74
   441c8:	b.n	4413e <error@@Base+0x14c3a>
   441ca:	ldr.w	r0, [pc, #1068]	; 445f8 <error@@Base+0x150f4>
   441ce:	add	r0, pc
   441d0:	bl	2f638 <error@@Base+0x134>
   441d4:	add	r1, sp, #116	; 0x74
   441d6:	mov	r0, r5
   441d8:	bl	324e8 <error@@Base+0x2fe4>
   441dc:	cbnz	r0, 4420c <error@@Base+0x14d08>
   441de:	mov	r1, fp
   441e0:	mov	r0, r5
   441e2:	bl	324e8 <error@@Base+0x2fe4>
   441e6:	cbnz	r0, 4420c <error@@Base+0x14d08>
   441e8:	mov	r2, r0
   441ea:	add	r1, sp, #180	; 0xb4
   441ec:	mov	r0, r5
   441ee:	bl	324f8 <error@@Base+0x2ff4>
   441f2:	cbnz	r0, 4420c <error@@Base+0x14d08>
   441f4:	mov	r2, r0
   441f6:	mov	r1, r0
   441f8:	mov	r0, r5
   441fa:	bl	324f8 <error@@Base+0x2ff4>
   441fe:	cbnz	r0, 4420c <error@@Base+0x14d08>
   44200:	mov	r0, r5
   44202:	bl	32528 <error@@Base+0x3024>
   44206:	cmp	r0, #0
   44208:	beq.w	443fc <error@@Base+0x14ef8>
   4420c:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   44210:	mov	r1, r0
   44212:	ldr	r0, [pc, #1000]	; (445fc <error@@Base+0x150f8>)
   44214:	add	r0, pc
   44216:	bl	2dd68 <__read_chk@plt+0x27304>
   4421a:	ldr	r0, [pc, #996]	; (44600 <error@@Base+0x150fc>)
   4421c:	add	r0, pc
   4421e:	bl	2f638 <error@@Base+0x134>
   44222:	ldr	r3, [sp, #192]	; 0xc0
   44224:	cmp	r3, #0
   44226:	bne.w	4452a <error@@Base+0x15026>
   4422a:	add	r1, sp, #140	; 0x8c
   4422c:	mov	r0, r5
   4422e:	bl	324c0 <error@@Base+0x2fbc>
   44232:	cmp	r0, #0
   44234:	bne.w	44548 <error@@Base+0x15044>
   44238:	add	r1, sp, #188	; 0xbc
   4423a:	mov	r0, r5
   4423c:	bl	3baf4 <error@@Base+0xc5f0>
   44240:	cmp	r0, #0
   44242:	bne.w	44548 <error@@Base+0x15044>
   44246:	add.w	r1, sp, #111	; 0x6f
   4424a:	mov	r0, r5
   4424c:	bl	324e0 <error@@Base+0x2fdc>
   44250:	cmp	r0, #0
   44252:	bne.w	44556 <error@@Base+0x15052>
   44256:	ldrb.w	r3, [sp, #111]	; 0x6f
   4425a:	cmp	r3, #0
   4425c:	bne.w	44406 <error@@Base+0x14f02>
   44260:	ldr	r3, [sp, #116]	; 0x74
   44262:	cmp	r3, #0
   44264:	bne.w	443ec <error@@Base+0x14ee8>
   44268:	ldr.w	fp, [sp, #72]	; 0x48
   4426c:	bl	1dbe8 <__read_chk@plt+0x17184>
   44270:	mov	r9, r0
   44272:	cmp	r0, #0
   44274:	beq.w	44464 <error@@Base+0x14f60>
   44278:	ldr	r1, [sp, #140]	; 0x8c
   4427a:	bl	2470c <__read_chk@plt+0x1dca8>
   4427e:	mov	fp, r0
   44280:	cmp	r0, #0
   44282:	bne.w	44470 <error@@Base+0x14f6c>
   44286:	add	r1, sp, #144	; 0x90
   44288:	mov	r0, r9
   4428a:	bl	24ebc <__read_chk@plt+0x1e458>
   4428e:	mov	fp, r0
   44290:	cmp	r0, #0
   44292:	bne.w	44470 <error@@Base+0x14f6c>
   44296:	mov	r0, r9
   44298:	bl	1dd04 <__read_chk@plt+0x172a0>
   4429c:	bl	1dbe8 <__read_chk@plt+0x17184>
   442a0:	vmov	s16, r0
   442a4:	cmp	r0, #0
   442a6:	beq.w	444d2 <error@@Base+0x14fce>
   442aa:	mov	r2, r0
   442ac:	ldr	r1, [sp, #144]	; 0x90
   442ae:	mov	r0, r6
   442b0:	bl	4a810 <error@@Base+0x1b30c>
   442b4:	mov	fp, r0
   442b6:	cmp	r0, #0
   442b8:	bne.w	4447c <error@@Base+0x14f78>
   442bc:	bl	1dbe8 <__read_chk@plt+0x17184>
   442c0:	mov	r4, r0
   442c2:	cmp	r0, #0
   442c4:	beq.w	444e0 <error@@Base+0x14fdc>
   442c8:	mov	r2, fp
   442ca:	ldr.w	r0, [r6, #196]	; 0xc4
   442ce:	add	r3, sp, #160	; 0xa0
   442d0:	add	r1, sp, #156	; 0x9c
   442d2:	blx	5f1c <DH_get0_pqg@plt>
   442d6:	ldr	r1, [r6, #64]	; 0x40
   442d8:	ldr	r2, [r6, #68]	; 0x44
   442da:	mov.w	ip, #64	; 0x40
   442de:	ldr	r3, [r6, #56]	; 0x38
   442e0:	add.w	r8, sp, #196	; 0xc4
   442e4:	str	r1, [sp, #100]	; 0x64
   442e6:	ldr.w	r1, [r6, #208]	; 0xd0
   442ea:	str	r2, [sp, #96]	; 0x60
   442ec:	ldr.w	r2, [r6, #200]	; 0xc8
   442f0:	str	r1, [sp, #72]	; 0x48
   442f2:	ldr.w	r1, [r6, #204]	; 0xcc
   442f6:	str	r2, [sp, #64]	; 0x40
   442f8:	ldr	r2, [sp, #156]	; 0x9c
   442fa:	str	r1, [sp, #76]	; 0x4c
   442fc:	ldr	r1, [sp, #152]	; 0x98
   442fe:	str	r3, [sp, #92]	; 0x5c
   44300:	str	r2, [sp, #80]	; 0x50
   44302:	ldr	r3, [r6, #60]	; 0x3c
   44304:	mov	r7, r1
   44306:	ldr	r2, [sp, #160]	; 0xa0
   44308:	ldr	r1, [sp, #144]	; 0x90
   4430a:	vmov	r0, s16
   4430e:	str	r3, [sp, #60]	; 0x3c
   44310:	str	r2, [sp, #84]	; 0x54
   44312:	str	r1, [sp, #88]	; 0x58
   44314:	str.w	ip, [sp, #148]	; 0x94
   44318:	ldr.w	r9, [r6, #80]	; 0x50
   4431c:	ldr.w	sl, [sp, #136]	; 0x88
   44320:	bl	1e0c0 <__read_chk@plt+0x1765c>
   44324:	cmp.w	sl, #0
   44328:	it	eq
   4432a:	moveq	sl, r4
   4432c:	mov	fp, r0
   4432e:	vmov	r0, s16
   44332:	bl	1dff8 <__read_chk@plt+0x17594>
   44336:	str	r7, [sp, #28]
   44338:	ldr	r7, [sp, #84]	; 0x54
   4433a:	ldr	r3, [sp, #60]	; 0x3c
   4433c:	ldr	r2, [sp, #96]	; 0x60
   4433e:	str	r7, [sp, #24]
   44340:	ldr	r7, [sp, #80]	; 0x50
   44342:	str	r3, [sp, #0]
   44344:	ldr	r1, [sp, #100]	; 0x64
   44346:	str	r7, [sp, #20]
   44348:	ldr	r7, [sp, #76]	; 0x4c
   4434a:	ldr	r3, [sp, #92]	; 0x5c
   4434c:	str.w	sl, [sp, #4]
   44350:	str	r7, [sp, #16]
   44352:	ldr	r7, [sp, #72]	; 0x48
   44354:	str.w	fp, [sp, #36]	; 0x24
   44358:	str	r7, [sp, #12]
   4435a:	ldr	r7, [sp, #64]	; 0x40
   4435c:	str	r7, [sp, #8]
   4435e:	mov	ip, r0
   44360:	ldr	r0, [sp, #88]	; 0x58
   44362:	str.w	ip, [sp, #40]	; 0x28
   44366:	add.w	ip, sp, #148	; 0x94
   4436a:	strd	r8, ip, [sp, #44]	; 0x2c
   4436e:	str	r0, [sp, #32]
   44370:	mov	r0, r9
   44372:	bl	4aa74 <error@@Base+0x1b570>
   44376:	cmp	r0, #0
   44378:	bne.w	444c4 <error@@Base+0x14fc0>
   4437c:	ldr	r3, [sp, #148]	; 0x94
   4437e:	add.w	r9, sp, #188	; 0xbc
   44382:	ldr	r0, [sp, #112]	; 0x70
   44384:	add	r1, sp, #180	; 0xb4
   44386:	mov	r2, r9
   44388:	strd	r3, r8, [sp, #180]	; 0xb4
   4438c:	bl	3c528 <error@@Base+0xd024>
   44390:	lsrs	r0, r0, #16
   44392:	lsls	r0, r0, #16
   44394:	cmp	r0, #0
   44396:	bne.w	444b8 <error@@Base+0x14fb4>
   4439a:	add	r0, sp, #120	; 0x78
   4439c:	mov	r1, r9
   4439e:	blx	5b38 <gss_release_buffer@plt>
   443a2:	ldr	r3, [r6, #0]
   443a4:	cmp	r3, #0
   443a6:	beq.n	444a4 <error@@Base+0x14fa0>
   443a8:	ldr	r3, [r6, #88]	; 0x58
   443aa:	cmp	r3, #0
   443ac:	bne.n	4449c <error@@Base+0x14f98>
   443ae:	ldr	r2, [sp, #68]	; 0x44
   443b0:	ldr	r3, [pc, #592]	; (44604 <error@@Base+0x15100>)
   443b2:	ldr	r3, [r2, r3]
   443b4:	ldr	r2, [r3, #0]
   443b6:	cmp	r2, #0
   443b8:	beq.w	444ec <error@@Base+0x14fe8>
   443bc:	vmov	r0, s17
   443c0:	bl	3c1a4 <error@@Base+0xcca0>
   443c4:	vmov	r3, s16
   443c8:	mov	r1, r8
   443ca:	ldr	r2, [sp, #148]	; 0x94
   443cc:	mov	r0, r5
   443ce:	bl	4251c <error@@Base+0x13018>
   443d2:	mov.w	r9, #0
   443d6:	mov	fp, r0
   443d8:	cmp	r0, #0
   443da:	bne.w	43fdc <error@@Base+0x14ad8>
   443de:	mov	r0, r5
   443e0:	mov.w	r9, #0
   443e4:	bl	418b4 <error@@Base+0x123b0>
   443e8:	mov	fp, r0
   443ea:	b.n	43fdc <error@@Base+0x14ad8>
   443ec:	ldr	r1, [pc, #536]	; (44608 <error@@Base+0x15104>)
   443ee:	mov	r0, r5
   443f0:	add	r7, sp, #172	; 0xac
   443f2:	add	r1, pc
   443f4:	bl	3278c <error@@Base+0x3288>
   443f8:	ldr	r3, [sp, #116]	; 0x74
   443fa:	b.n	4413e <error@@Base+0x14c3a>
   443fc:	ldr	r0, [pc, #524]	; (4460c <error@@Base+0x15108>)
   443fe:	ldr	r1, [sp, #180]	; 0xb4
   44400:	add	r0, pc
   44402:	bl	2dd68 <__read_chk@plt+0x27304>
   44406:	add	r7, sp, #172	; 0xac
   44408:	mov	r0, r5
   4440a:	mov	r1, r7
   4440c:	bl	3baf4 <error@@Base+0xc5f0>
   44410:	cmp	r0, #0
   44412:	bne.n	444f2 <error@@Base+0x14fee>
   44414:	mov	r0, r5
   44416:	bl	32528 <error@@Base+0x3024>
   4441a:	cmp	r0, #0
   4441c:	bne.n	444f2 <error@@Base+0x14fee>
   4441e:	ldr	r3, [sp, #116]	; 0x74
   44420:	cmp	r3, #0
   44422:	bne.w	4413e <error@@Base+0x14c3a>
   44426:	ldr	r1, [pc, #488]	; (44610 <error@@Base+0x1510c>)
   44428:	mov	r0, r5
   4442a:	add	r1, pc
   4442c:	bl	3278c <error@@Base+0x3288>
   44430:	ldr	r3, [sp, #116]	; 0x74
   44432:	b.n	4413e <error@@Base+0x14c3a>
   44434:	ldr	r3, [sp, #164]	; 0xa4
   44436:	cbz	r3, 4445c <error@@Base+0x14f58>
   44438:	movs	r1, #31
   4443a:	mov	r0, r5
   4443c:	bl	32560 <error@@Base+0x305c>
   44440:	cbnz	r0, 4444e <error@@Base+0x14f4a>
   44442:	ldrd	r2, r1, [sp, #164]	; 0xa4
   44446:	mov	r0, r5
   44448:	bl	324a8 <error@@Base+0x2fa4>
   4444c:	cbz	r0, 4445c <error@@Base+0x14f58>
   4444e:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   44452:	mov	r1, r0
   44454:	ldr	r0, [pc, #444]	; (44614 <error@@Base+0x15110>)
   44456:	add	r0, pc
   44458:	bl	2dd68 <__read_chk@plt+0x27304>
   4445c:	ldr	r0, [pc, #440]	; (44618 <error@@Base+0x15114>)
   4445e:	add	r0, pc
   44460:	bl	2dd68 <__read_chk@plt+0x27304>
   44464:	vmov	s16, r0
   44468:	add.w	r8, sp, #196	; 0xc4
   4446c:	mov	r4, r0
   4446e:	b.n	43fdc <error@@Base+0x14ad8>
   44470:	movs	r4, #0
   44472:	add.w	r8, sp, #196	; 0xc4
   44476:	vmov	s16, r4
   4447a:	b.n	43fdc <error@@Base+0x14ad8>
   4447c:	movs	r4, #0
   4447e:	add.w	r8, sp, #196	; 0xc4
   44482:	mov	r9, r4
   44484:	b.n	43fdc <error@@Base+0x14ad8>
   44486:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   4448a:	mov	r1, r0
   4448c:	ldr	r0, [pc, #396]	; (4461c <error@@Base+0x15118>)
   4448e:	add	r0, pc
   44490:	bl	2dd68 <__read_chk@plt+0x27304>
   44494:	ldr	r0, [pc, #392]	; (44620 <error@@Base+0x1511c>)
   44496:	add	r0, pc
   44498:	bl	2dd68 <__read_chk@plt+0x27304>
   4449c:	ldr	r0, [sp, #112]	; 0x70
   4449e:	bl	3c5c8 <error@@Base+0xd0c4>
   444a2:	b.n	443ae <error@@Base+0x14eaa>
   444a4:	ldr	r0, [sp, #148]	; 0x94
   444a6:	str	r0, [r6, #4]
   444a8:	bl	359e8 <error@@Base+0x64e4>
   444ac:	ldr	r2, [r6, #4]
   444ae:	mov	r1, r8
   444b0:	str	r0, [r6, #0]
   444b2:	blx	6524 <memcpy@plt+0x4>
   444b6:	b.n	443a8 <error@@Base+0x14ea4>
   444b8:	ldr	r1, [pc, #360]	; (44624 <error@@Base+0x15120>)
   444ba:	mov	r0, r5
   444bc:	add	r1, pc
   444be:	bl	3278c <error@@Base+0x3288>
   444c2:	b.n	4439a <error@@Base+0x14e96>
   444c4:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   444c8:	mov	r1, r0
   444ca:	ldr	r0, [pc, #348]	; (44628 <error@@Base+0x15124>)
   444cc:	add	r0, pc
   444ce:	bl	2dd68 <__read_chk@plt+0x27304>
   444d2:	mov	r4, fp
   444d4:	mov	r9, fp
   444d6:	add.w	r8, sp, #196	; 0xc4
   444da:	mvn.w	fp, #1
   444de:	b.n	43fdc <error@@Base+0x14ad8>
   444e0:	mov	r9, fp
   444e2:	add.w	r8, sp, #196	; 0xc4
   444e6:	mvn.w	fp, #1
   444ea:	b.n	43fdc <error@@Base+0x14ad8>
   444ec:	ldr	r2, [sp, #112]	; 0x70
   444ee:	str	r2, [r3, #0]
   444f0:	b.n	443c4 <error@@Base+0x14ec0>
   444f2:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   444f6:	mov	r1, r0
   444f8:	ldr	r0, [pc, #304]	; (4462c <error@@Base+0x15128>)
   444fa:	add	r0, pc
   444fc:	bl	2dd68 <__read_chk@plt+0x27304>
   44500:	ldr	r0, [pc, #300]	; (44630 <error@@Base+0x1512c>)
   44502:	add	r0, pc
   44504:	bl	2dd68 <__read_chk@plt+0x27304>
   44508:	ldr	r0, [pc, #296]	; (44634 <error@@Base+0x15130>)
   4450a:	add	r0, pc
   4450c:	bl	2dd68 <__read_chk@plt+0x27304>
   44510:	blx	620c <__stack_chk_fail@plt>
   44514:	ldr	r0, [pc, #288]	; (44638 <error@@Base+0x15134>)
   44516:	add	r0, pc
   44518:	bl	2dd68 <__read_chk@plt+0x27304>
   4451c:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   44520:	mov	r1, r0
   44522:	ldr	r0, [pc, #280]	; (4463c <error@@Base+0x15138>)
   44524:	add	r0, pc
   44526:	bl	2dd68 <__read_chk@plt+0x27304>
   4452a:	ldr	r0, [pc, #276]	; (44640 <error@@Base+0x1513c>)
   4452c:	add	r0, pc
   4452e:	bl	2dd68 <__read_chk@plt+0x27304>
   44532:	ldr	r0, [pc, #272]	; (44644 <error@@Base+0x15140>)
   44534:	add	r0, pc
   44536:	bl	2dd68 <__read_chk@plt+0x27304>
   4453a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   4453e:	mov	r1, r0
   44540:	ldr	r0, [pc, #260]	; (44648 <error@@Base+0x15144>)
   44542:	add	r0, pc
   44544:	bl	2dd68 <__read_chk@plt+0x27304>
   44548:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   4454c:	mov	r1, r0
   4454e:	ldr	r0, [pc, #252]	; (4464c <error@@Base+0x15148>)
   44550:	add	r0, pc
   44552:	bl	2dd68 <__read_chk@plt+0x27304>
   44556:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   4455a:	mov	r1, r0
   4455c:	ldr	r0, [pc, #240]	; (44650 <error@@Base+0x1514c>)
   4455e:	add	r0, pc
   44560:	bl	2dd68 <__read_chk@plt+0x27304>
   44564:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   44568:	mov	r1, r0
   4456a:	ldr	r0, [pc, #232]	; (44654 <error@@Base+0x15150>)
   4456c:	add	r0, pc
   4456e:	bl	2dd68 <__read_chk@plt+0x27304>
   44572:	ldr	r0, [pc, #228]	; (44658 <error@@Base+0x15154>)
   44574:	add	r0, pc
   44576:	bl	2dd68 <__read_chk@plt+0x27304>
   4457a:	ldr	r0, [pc, #224]	; (4465c <error@@Base+0x15158>)
   4457c:	add	r0, pc
   4457e:	bl	2dd68 <__read_chk@plt+0x27304>
   44582:	ldr	r0, [pc, #220]	; (44660 <error@@Base+0x1515c>)
   44584:	add	r0, pc
   44586:	bl	2dd68 <__read_chk@plt+0x27304>
   4458a:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   4458e:	mov	r1, r0
   44590:	ldr	r0, [pc, #208]	; (44664 <error@@Base+0x15160>)
   44592:	add	r0, pc
   44594:	bl	2dd68 <__read_chk@plt+0x27304>
   44598:	ldr	r0, [sp, #128]	; 0x80
   4459a:	blx	6690 <BN_num_bits@plt>
   4459e:	mov.w	r3, #8192	; 0x2000
   445a2:	mov.w	r1, #2048	; 0x800
   445a6:	mov	r2, r0
   445a8:	ldr	r0, [pc, #188]	; (44668 <error@@Base+0x15164>)
   445aa:	add	r0, pc
   445ac:	bl	2dd68 <__read_chk@plt+0x27304>
   445b0:	ldr	r0, [pc, #184]	; (4466c <error@@Base+0x15168>)
   445b2:	add	r0, pc
   445b4:	bl	2dd68 <__read_chk@plt+0x27304>
   445b8:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   445bc:	mov	r1, r0
   445be:	ldr	r0, [pc, #176]	; (44670 <error@@Base+0x1516c>)
   445c0:	add	r0, pc
   445c2:	bl	2dd68 <__read_chk@plt+0x27304>
   445c6:	nop
   445c8:	adds	r2, r7, r7
   445ca:	movs	r5, r0
   445cc:	lsls	r4, r3, #25
   445ce:	movs	r0, r0
   445d0:	adds	r0, r7, r6
   445d2:	movs	r5, r0
   445d4:	subs	r0, r7, #5
   445d6:	movs	r2, r0
   445d8:	adds	r6, r3, r1
   445da:	movs	r5, r0
   445dc:	subs	r2, r4, r0
   445de:	movs	r2, r0
   445e0:	subs	r4, r3, r3
   445e2:	movs	r2, r0
   445e4:	adds	r0, r5, #2
   445e6:	movs	r2, r0
   445e8:	subs	r6, r2, r7
   445ea:	movs	r2, r0
   445ec:	adds	r4, r4, r4
   445ee:	movs	r2, r0
   445f0:	adds	r2, r7, r3
   445f2:	movs	r2, r0
   445f4:	adds	r4, r6, r7
   445f6:	movs	r2, r0
   445f8:	subs	r6, r7, r3
   445fa:	movs	r2, r0
   445fc:	adds	r0, r7, r1
   445fe:	movs	r2, r0
   44600:	adds	r0, r4, r7
   44602:	movs	r2, r0
   44604:	lsls	r0, r1, #26
   44606:	movs	r0, r0
   44608:	adds	r2, r2, r2
   4460a:	movs	r2, r0
   4460c:	adds	r4, r6, r3
   4460e:	movs	r2, r0
   44610:	adds	r2, r5, r0
   44612:	movs	r2, r0
   44614:	asrs	r6, r6, #24
   44616:	movs	r2, r0
   44618:	asrs	r2, r0, #25
   4461a:	movs	r2, r0
   4461c:	adds	r6, r7, r7
   4461e:	movs	r2, r0
   44620:	asrs	r6, r5, #26
   44622:	movs	r2, r0
   44624:	adds	r4, r3, r6
   44626:	movs	r2, r0
   44628:	subs	r0, r6, r1
   4462a:	movs	r2, r0
   4462c:	asrs	r2, r2, #22
   4462e:	movs	r2, r0
   44630:	asrs	r6, r6, #22
   44632:	movs	r2, r0
   44634:	asrs	r6, r1, #23
   44636:	movs	r2, r0
   44638:	asrs	r6, r2, #26
   4463a:	movs	r2, r0
   4463c:	asrs	r0, r5, #21
   4463e:	movs	r2, r0
   44640:	asrs	r4, r5, #27
   44642:	movs	r2, r0
   44644:	adds	r0, r1, r0
   44646:	movs	r2, r0
   44648:	asrs	r2, r1, #21
   4464a:	movs	r2, r0
   4464c:	asrs	r4, r7, #20
   4464e:	movs	r2, r0
   44650:	asrs	r6, r5, #20
   44652:	movs	r2, r0
   44654:	adds	r0, r2, r5
   44656:	movs	r2, r0
   44658:	asrs	r0, r7, #18
   4465a:	movs	r2, r0
   4465c:	asrs	r4, r2, #18
   4465e:	movs	r2, r0
   44660:	asrs	r4, r5, #17
   44662:	movs	r2, r0
   44664:	adds	r6, r3, r4
   44666:	movs	r2, r0
   44668:	adds	r2, r6, r4
   4466a:	movs	r2, r0
   4466c:	adds	r2, r3, r5
   4466e:	movs	r2, r0
   44670:	adds	r4, r4, r5
   44672:	movs	r2, r0
   44674:	bx	lr
   44676:	nop
   44678:	bx	lr
   4467a:	nop
   4467c:	bx	lr
   4467e:	nop
   44680:	clz	r0, r0
   44684:	lsrs	r0, r0, #5
   44686:	bx	lr
   44688:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4468c:	mov	r8, r1
   4468e:	ldr	r1, [pc, #288]	; (447b0 <error@@Base+0x152ac>)
   44690:	sub.w	sp, sp, #4192	; 0x1060
   44694:	ldr	r2, [pc, #284]	; (447b4 <error@@Base+0x152b0>)
   44696:	sub	sp, #16
   44698:	add	r1, pc
   4469a:	add.w	r3, sp, #4192	; 0x1060
   4469e:	adds	r3, #12
   446a0:	mov	r9, sp
   446a2:	ldr	r2, [r1, r2]
   446a4:	mov	r6, r0
   446a6:	mov	r1, r0
   446a8:	movs	r0, #3
   446aa:	ldr	r2, [r2, #0]
   446ac:	str	r2, [r3, #0]
   446ae:	mov.w	r2, #0
   446b2:	movs	r3, #0
   446b4:	mov	r2, r9
   446b6:	str.w	r3, [r8]
   446ba:	blx	5dac <__fxstat64@plt>
   446be:	ldr	r7, [pc, #248]	; (447b8 <error@@Base+0x152b4>)
   446c0:	add	r7, pc
   446c2:	adds	r0, #1
   446c4:	beq.n	4479e <error@@Base+0x1529a>
   446c6:	ldr.w	r3, [r9, #16]
   446ca:	tst.w	r3, #61440	; 0xf000
   446ce:	bne.n	446e2 <error@@Base+0x151de>
   446d0:	ldrd	r2, r3, [r9, #48]	; 0x30
   446d4:	mov.w	r0, #134217728	; 0x8000000
   446d8:	movs	r1, #0
   446da:	cmp	r0, r2
   446dc:	sbcs.w	r3, r1, r3
   446e0:	blt.n	44798 <error@@Base+0x15294>
   446e2:	bl	1dbe8 <__read_chk@plt+0x17184>
   446e6:	mov	r4, r0
   446e8:	cmp	r0, #0
   446ea:	beq.n	447a4 <error@@Base+0x152a0>
   446ec:	ldr	r3, [pc, #204]	; (447bc <error@@Base+0x152b8>)
   446ee:	add	r5, sp, #108	; 0x6c
   446f0:	ldr	r7, [r7, r3]
   446f2:	b.n	4470c <error@@Base+0x15208>
   446f4:	mov	r1, r5
   446f6:	mov	r0, r4
   446f8:	bl	2419c <__read_chk@plt+0x1d738>
   446fc:	mov	sl, r0
   446fe:	cbnz	r0, 44730 <error@@Base+0x1522c>
   44700:	mov	r0, r4
   44702:	bl	1dff8 <__read_chk@plt+0x17594>
   44706:	cmp.w	r0, #134217728	; 0x8000000
   4470a:	bhi.n	44764 <error@@Base+0x15260>
   4470c:	mov	r2, r5
   4470e:	mov.w	r3, #4096	; 0x1000
   44712:	mov	r1, r6
   44714:	mov	r0, r7
   44716:	bl	362dc <error@@Base+0x6dd8>
   4471a:	mov	r2, r0
   4471c:	cmp	r0, #0
   4471e:	bne.n	446f4 <error@@Base+0x151f0>
   44720:	blx	676c <__errno_location@plt>
   44724:	ldr	r3, [r0, #0]
   44726:	cmp	r3, #32
   44728:	it	ne
   4472a:	mvnne.w	sl, #23
   4472e:	beq.n	4476a <error@@Base+0x15266>
   44730:	mov.w	r2, #4096	; 0x1000
   44734:	mov	r0, r5
   44736:	mov	r1, r2
   44738:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4473c:	mov	r0, r4
   4473e:	bl	1dd04 <__read_chk@plt+0x172a0>
   44742:	ldr	r1, [pc, #124]	; (447c0 <error@@Base+0x152bc>)
   44744:	add.w	r3, sp, #4192	; 0x1060
   44748:	ldr	r2, [pc, #104]	; (447b4 <error@@Base+0x152b0>)
   4474a:	adds	r3, #12
   4474c:	add	r1, pc
   4474e:	ldr	r2, [r1, r2]
   44750:	ldr	r1, [r2, #0]
   44752:	ldr	r2, [r3, #0]
   44754:	eors	r1, r2
   44756:	bne.n	447aa <error@@Base+0x152a6>
   44758:	mov	r0, sl
   4475a:	add.w	sp, sp, #4192	; 0x1060
   4475e:	add	sp, #16
   44760:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   44764:	mvn.w	sl, #3
   44768:	b.n	44730 <error@@Base+0x1522c>
   4476a:	ldr.w	r3, [r9, #16]
   4476e:	tst.w	r3, #61440	; 0xf000
   44772:	beq.n	4477e <error@@Base+0x1527a>
   44774:	str.w	r4, [r8]
   44778:	movs	r4, #0
   4477a:	mov	sl, r4
   4477c:	b.n	44730 <error@@Base+0x1522c>
   4477e:	mov	r0, r4
   44780:	ldrd	r6, r7, [r9, #48]	; 0x30
   44784:	bl	1dff8 <__read_chk@plt+0x17594>
   44788:	movs	r1, #0
   4478a:	cmp	r7, r1
   4478c:	ite	eq
   4478e:	cmpeq	r6, r0
   44790:	mvnne.w	sl, #40	; 0x28
   44794:	bne.n	44730 <error@@Base+0x1522c>
   44796:	b.n	44774 <error@@Base+0x15270>
   44798:	mvn.w	sl, #3
   4479c:	b.n	44742 <error@@Base+0x1523e>
   4479e:	mvn.w	sl, #23
   447a2:	b.n	44742 <error@@Base+0x1523e>
   447a4:	mvn.w	sl, #1
   447a8:	b.n	44742 <error@@Base+0x1523e>
   447aa:	blx	620c <__stack_chk_fail@plt>
   447ae:	nop
   447b0:	asrs	r0, r5, #7
   447b2:	movs	r5, r0
   447b4:	lsls	r4, r3, #25
   447b6:	movs	r0, r0
   447b8:	asrs	r0, r0, #7
   447ba:	movs	r5, r0
   447bc:	lsls	r4, r6, #26
   447be:	movs	r0, r0
   447c0:	asrs	r4, r6, #4
   447c2:	movs	r5, r0
   447c4:	movs	r3, #0
   447c6:	push	{r4, r5, r6, lr}
   447c8:	mov	r5, r1
   447ca:	str	r3, [r5, #0]
   447cc:	mov	r1, r3
   447ce:	blx	6034 <open64@plt>
   447d2:	adds	r3, r0, #1
   447d4:	beq.n	44800 <error@@Base+0x152fc>
   447d6:	mov	r1, r5
   447d8:	mov	r4, r0
   447da:	bl	44688 <error@@Base+0x15184>
   447de:	mov	r5, r0
   447e0:	cbnz	r0, 447ec <error@@Base+0x152e8>
   447e2:	mov	r0, r4
   447e4:	blx	5e38 <close@plt+0x4>
   447e8:	mov	r0, r5
   447ea:	pop	{r4, r5, r6, pc}
   447ec:	blx	676c <__errno_location@plt>
   447f0:	mov	r6, r0
   447f2:	mov	r0, r4
   447f4:	ldr	r4, [r6, #0]
   447f6:	blx	5e38 <close@plt+0x4>
   447fa:	mov	r0, r5
   447fc:	str	r4, [r6, #0]
   447fe:	pop	{r4, r5, r6, pc}
   44800:	mvn.w	r5, #23
   44804:	b.n	447e8 <error@@Base+0x152e4>
   44806:	nop
   44808:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4480c:	mov.w	r2, #420	; 0x1a4
   44810:	sub	sp, #8
   44812:	mov	r5, r1
   44814:	movw	r1, #577	; 0x241
   44818:	mov	r7, r0
   4481a:	blx	6034 <open64@plt>
   4481e:	ldr.w	r8, [pc, #104]	; 44888 <error@@Base+0x15384>
   44822:	add	r8, pc
   44824:	adds	r3, r0, #1
   44826:	beq.n	44882 <error@@Base+0x1537e>
   44828:	mov	r4, r0
   4482a:	mov	r0, r5
   4482c:	bl	1e11c <__read_chk@plt+0x176b8>
   44830:	ldr	r6, [pc, #88]	; (4488c <error@@Base+0x15388>)
   44832:	mov	r2, r0
   44834:	mov	r0, r5
   44836:	str	r2, [sp, #4]
   44838:	bl	1dff8 <__read_chk@plt+0x17594>
   4483c:	ldr	r2, [sp, #4]
   4483e:	mov	r1, r4
   44840:	mov	r3, r0
   44842:	ldr.w	r0, [r8, r6]
   44846:	bl	362dc <error@@Base+0x6dd8>
   4484a:	mov	r3, r0
   4484c:	mov	r0, r5
   4484e:	mov	r5, r3
   44850:	bl	1dff8 <__read_chk@plt+0x17594>
   44854:	cmp	r5, r0
   44856:	bne.n	44866 <error@@Base+0x15362>
   44858:	mov	r0, r4
   4485a:	blx	5e38 <close@plt+0x4>
   4485e:	cbnz	r0, 44866 <error@@Base+0x15362>
   44860:	add	sp, #8
   44862:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   44866:	blx	676c <__errno_location@plt>
   4486a:	mov	r5, r0
   4486c:	mov	r0, r4
   4486e:	ldr	r4, [r5, #0]
   44870:	blx	5e38 <close@plt+0x4>
   44874:	mov	r0, r7
   44876:	blx	5f58 <unlink@plt>
   4487a:	mvn.w	r0, #23
   4487e:	str	r4, [r5, #0]
   44880:	b.n	44860 <error@@Base+0x1535c>
   44882:	mvn.w	r0, #23
   44886:	b.n	44860 <error@@Base+0x1535c>
   44888:	asrs	r6, r3, #1
   4488a:	movs	r5, r0
   4488c:	lsls	r4, r5, #28
   4488e:	movs	r0, r0
   44890:	push	{r4, r5, r6, lr}
   44892:	mov	r6, r2
   44894:	ldr	r2, [pc, #92]	; (448f4 <error@@Base+0x153f0>)
   44896:	sub	sp, #8
   44898:	ldr	r3, [pc, #92]	; (448f8 <error@@Base+0x153f4>)
   4489a:	mov	r5, r1
   4489c:	add	r2, pc
   4489e:	mov	r1, sp
   448a0:	ldr	r3, [r2, r3]
   448a2:	ldr	r3, [r3, #0]
   448a4:	str	r3, [sp, #4]
   448a6:	mov.w	r3, #0
   448aa:	bl	1fe64 <__read_chk@plt+0x19400>
   448ae:	mov	r4, r0
   448b0:	cbz	r0, 448c8 <error@@Base+0x153c4>
   448b2:	ldr	r2, [pc, #72]	; (448fc <error@@Base+0x153f8>)
   448b4:	ldr	r3, [pc, #64]	; (448f8 <error@@Base+0x153f4>)
   448b6:	add	r2, pc
   448b8:	ldr	r3, [r2, r3]
   448ba:	ldr	r2, [r3, #0]
   448bc:	ldr	r3, [sp, #4]
   448be:	eors	r2, r3
   448c0:	bne.n	448ee <error@@Base+0x153ea>
   448c2:	mov	r0, r4
   448c4:	add	sp, #8
   448c6:	pop	{r4, r5, r6, pc}
   448c8:	ldr	r0, [sp, #0]
   448ca:	bl	1ec90 <__read_chk@plt+0x1822c>
   448ce:	cbz	r0, 448da <error@@Base+0x153d6>
   448d0:	ldr	r0, [sp, #0]
   448d2:	bl	2051c <__read_chk@plt+0x19ab8>
   448d6:	mov	r4, r0
   448d8:	cbnz	r0, 448e6 <error@@Base+0x153e2>
   448da:	ldr	r0, [sp, #0]
   448dc:	mov	r2, r6
   448de:	mov	r1, r5
   448e0:	bl	1f3e8 <__read_chk@plt+0x18984>
   448e4:	mov	r4, r0
   448e6:	ldr	r0, [sp, #0]
   448e8:	bl	1ee18 <__read_chk@plt+0x183b4>
   448ec:	b.n	448b2 <error@@Base+0x153ae>
   448ee:	blx	620c <__stack_chk_fail@plt>
   448f2:	nop
   448f4:	lsrs	r4, r4, #31
   448f6:	movs	r5, r0
   448f8:	lsls	r4, r3, #25
   448fa:	movs	r0, r0
   448fc:	lsrs	r2, r1, #31
   448fe:	movs	r5, r0
   44900:	push	{r4, r5, r6, lr}
   44902:	mov	r6, r0
   44904:	sub	sp, #8
   44906:	mov	r0, r1
   44908:	mov	r5, r1
   4490a:	bl	47500 <error@@Base+0x17ffc>
   4490e:	str	r0, [sp, #4]
   44910:	blx	656c <malloc@plt>
   44914:	cbz	r0, 4494a <error@@Base+0x15446>
   44916:	mov	r4, r0
   44918:	ldr	r2, [sp, #4]
   4491a:	mov	r0, r5
   4491c:	mov	r1, r4
   4491e:	bl	4750c <error@@Base+0x18008>
   44922:	ldr	r2, [sp, #4]
   44924:	cbnz	r0, 4493e <error@@Base+0x1543a>
   44926:	mov	r1, r4
   44928:	mov	r0, r6
   4492a:	bl	247d0 <__read_chk@plt+0x1dd6c>
   4492e:	mov	r3, r0
   44930:	mov	r0, r4
   44932:	mov	r4, r3
   44934:	blx	5904 <free@plt+0x4>
   44938:	mov	r0, r4
   4493a:	add	sp, #8
   4493c:	pop	{r4, r5, r6, pc}
   4493e:	mov	r0, r4
   44940:	mov.w	r4, #4294967295	; 0xffffffff
   44944:	blx	5904 <free@plt+0x4>
   44948:	b.n	44938 <error@@Base+0x15434>
   4494a:	mvn.w	r4, #1
   4494e:	b.n	44938 <error@@Base+0x15434>
   44950:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   44954:	mov	ip, r0
   44956:	ldrd	r3, r5, [r1, #16]
   4495a:	mov	r6, r1
   4495c:	cmp	r3, #0
   4495e:	beq.w	44af8 <error@@Base+0x155f4>
   44962:	cmp	r5, #0
   44964:	beq.n	44a1c <error@@Base+0x15518>
   44966:	mov	lr, r5
   44968:	ldr	r5, [r5, #16]
   4496a:	cmp	r5, #0
   4496c:	bne.n	44966 <error@@Base+0x15462>
   4496e:	ldrd	r5, r4, [lr, #20]
   44972:	ldr.w	r9, [lr, #28]
   44976:	cbz	r5, 4497a <error@@Base+0x15476>
   44978:	str	r4, [r5, #24]
   4497a:	cmp	r4, #0
   4497c:	beq.w	44b16 <error@@Base+0x15612>
   44980:	ldr	r3, [r4, #16]
   44982:	cmp	r3, lr
   44984:	ite	eq
   44986:	streq	r5, [r4, #16]
   44988:	strne	r5, [r4, #20]
   4498a:	add.w	r3, r6, #16
   4498e:	add.w	r8, lr, #16
   44992:	ldr.w	r7, [lr, #24]
   44996:	ldmia	r3, {r0, r1, r2, r3}
   44998:	cmp	r7, r6
   4499a:	it	eq
   4499c:	moveq	r4, lr
   4499e:	stmia.w	r8, {r0, r1, r2, r3}
   449a2:	ldr	r3, [r6, #24]
   449a4:	cmp	r3, #0
   449a6:	beq.w	44b10 <error@@Base+0x1560c>
   449aa:	ldr	r2, [r3, #16]
   449ac:	cmp	r2, r6
   449ae:	ite	eq
   449b0:	streq.w	lr, [r3, #16]
   449b4:	strne.w	lr, [r3, #20]
   449b8:	ldr	r3, [r6, #16]
   449ba:	str.w	lr, [r3, #24]
   449be:	ldr	r3, [r6, #20]
   449c0:	cbz	r3, 449c6 <error@@Base+0x154c2>
   449c2:	str.w	lr, [r3, #24]
   449c6:	cmp	r4, #0
   449c8:	beq.n	44a32 <error@@Base+0x1552e>
   449ca:	mov	r3, r4
   449cc:	ldr	r3, [r3, #24]
   449ce:	cmp	r3, #0
   449d0:	bne.n	449cc <error@@Base+0x154c8>
   449d2:	mov	r7, r9
   449d4:	movs	r0, #1
   449d6:	cmp.w	r9, #0
   449da:	bne.n	44a3c <error@@Base+0x15538>
   449dc:	cbz	r5, 449e6 <error@@Base+0x154e2>
   449de:	ldr	r3, [r5, #28]
   449e0:	cmp	r3, #0
   449e2:	bne.w	44b84 <error@@Base+0x15680>
   449e6:	ldr.w	r3, [ip]
   449ea:	cmp	r5, r3
   449ec:	beq.n	44a96 <error@@Base+0x15592>
   449ee:	ldr	r3, [r4, #16]
   449f0:	cmp	r3, r5
   449f2:	beq.n	44a42 <error@@Base+0x1553e>
   449f4:	ldr	r2, [r3, #28]
   449f6:	cmp	r2, #1
   449f8:	beq.n	44aa4 <error@@Base+0x155a0>
   449fa:	ldr	r2, [r3, #16]
   449fc:	cbz	r2, 44a06 <error@@Base+0x15502>
   449fe:	ldr	r1, [r2, #28]
   44a00:	cmp	r1, #0
   44a02:	bne.w	44b4c <error@@Base+0x15648>
   44a06:	ldr	r1, [r3, #20]
   44a08:	cbz	r1, 44a12 <error@@Base+0x1550e>
   44a0a:	ldr	r5, [r1, #28]
   44a0c:	cmp	r5, #0
   44a0e:	bne.w	44b1c <error@@Base+0x15618>
   44a12:	str	r0, [r3, #28]
   44a14:	mov	r5, r4
   44a16:	ldr	r3, [r4, #24]
   44a18:	mov	r4, r3
   44a1a:	b.n	449dc <error@@Base+0x154d8>
   44a1c:	ldrd	r4, r9, [r1, #24]
   44a20:	mov	r5, r3
   44a22:	str	r4, [r5, #24]
   44a24:	cmp	r4, #0
   44a26:	beq.n	44b04 <error@@Base+0x15600>
   44a28:	ldr	r3, [r4, #16]
   44a2a:	cmp	r3, r6
   44a2c:	ite	eq
   44a2e:	streq	r5, [r4, #16]
   44a30:	strne	r5, [r4, #20]
   44a32:	mov	r7, r9
   44a34:	movs	r0, #1
   44a36:	cmp.w	r9, #0
   44a3a:	beq.n	449dc <error@@Base+0x154d8>
   44a3c:	mov	r0, r6
   44a3e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   44a42:	ldr	r3, [r4, #20]
   44a44:	ldr	r2, [r3, #28]
   44a46:	cmp	r2, #1
   44a48:	beq.n	44acc <error@@Base+0x155c8>
   44a4a:	ldr	r2, [r3, #16]
   44a4c:	cbz	r2, 44a56 <error@@Base+0x15552>
   44a4e:	ldr	r1, [r2, #28]
   44a50:	cmp	r1, #0
   44a52:	bne.w	44b94 <error@@Base+0x15690>
   44a56:	ldr	r2, [r3, #20]
   44a58:	cmp	r2, #0
   44a5a:	beq.n	44a12 <error@@Base+0x1550e>
   44a5c:	ldr	r2, [r2, #28]
   44a5e:	cmp	r2, #0
   44a60:	beq.n	44a12 <error@@Base+0x1550e>
   44a62:	ldr	r1, [r4, #28]
   44a64:	movs	r2, #0
   44a66:	str	r1, [r3, #28]
   44a68:	str	r2, [r4, #28]
   44a6a:	ldr	r3, [r3, #20]
   44a6c:	cbz	r3, 44a70 <error@@Base+0x1556c>
   44a6e:	str	r2, [r3, #28]
   44a70:	ldr	r3, [r4, #20]
   44a72:	ldr	r2, [r3, #16]
   44a74:	str	r2, [r4, #20]
   44a76:	cbz	r2, 44a7a <error@@Base+0x15576>
   44a78:	str	r4, [r2, #24]
   44a7a:	ldr	r2, [r4, #24]
   44a7c:	str	r2, [r3, #24]
   44a7e:	cmp	r2, #0
   44a80:	beq.w	44bca <error@@Base+0x156c6>
   44a84:	ldr	r1, [r2, #16]
   44a86:	cmp	r4, r1
   44a88:	ite	eq
   44a8a:	streq	r3, [r2, #16]
   44a8c:	strne	r3, [r2, #20]
   44a8e:	str	r4, [r3, #16]
   44a90:	str	r3, [r4, #24]
   44a92:	ldr.w	r3, [ip]
   44a96:	cmp	r3, #0
   44a98:	beq.n	44a3c <error@@Base+0x15538>
   44a9a:	movs	r2, #0
   44a9c:	mov	r0, r6
   44a9e:	str	r2, [r3, #28]
   44aa0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   44aa4:	str	r7, [r3, #28]
   44aa6:	ldr	r1, [r4, #16]
   44aa8:	str	r2, [r4, #28]
   44aaa:	ldr	r3, [r1, #20]
   44aac:	str	r3, [r4, #16]
   44aae:	cbz	r3, 44ab2 <error@@Base+0x155ae>
   44ab0:	str	r4, [r3, #24]
   44ab2:	ldr	r3, [r4, #24]
   44ab4:	str	r3, [r1, #24]
   44ab6:	cbz	r3, 44af2 <error@@Base+0x155ee>
   44ab8:	ldr	r2, [r4, #24]
   44aba:	ldr	r2, [r2, #16]
   44abc:	cmp	r4, r2
   44abe:	ite	eq
   44ac0:	streq	r1, [r3, #16]
   44ac2:	strne	r1, [r3, #20]
   44ac4:	str	r4, [r1, #20]
   44ac6:	str	r1, [r4, #24]
   44ac8:	ldr	r3, [r4, #16]
   44aca:	b.n	449fa <error@@Base+0x154f6>
   44acc:	str	r7, [r3, #28]
   44ace:	ldr	r1, [r4, #20]
   44ad0:	str	r2, [r4, #28]
   44ad2:	ldr	r3, [r1, #16]
   44ad4:	str	r3, [r4, #20]
   44ad6:	cbz	r3, 44ada <error@@Base+0x155d6>
   44ad8:	str	r4, [r3, #24]
   44ada:	ldr	r3, [r4, #24]
   44adc:	str	r3, [r1, #24]
   44ade:	cbz	r3, 44b0a <error@@Base+0x15606>
   44ae0:	ldr	r2, [r3, #16]
   44ae2:	cmp	r4, r2
   44ae4:	ite	eq
   44ae6:	streq	r1, [r3, #16]
   44ae8:	strne	r1, [r3, #20]
   44aea:	str	r4, [r1, #16]
   44aec:	str	r1, [r4, #24]
   44aee:	ldr	r3, [r4, #20]
   44af0:	b.n	44a4a <error@@Base+0x15546>
   44af2:	str.w	r1, [ip]
   44af6:	b.n	44ac4 <error@@Base+0x155c0>
   44af8:	ldrd	r4, r9, [r1, #24]
   44afc:	cmp	r5, #0
   44afe:	bne.n	44a22 <error@@Base+0x1551e>
   44b00:	cmp	r4, #0
   44b02:	bne.n	44a28 <error@@Base+0x15524>
   44b04:	str.w	r5, [ip]
   44b08:	b.n	44a32 <error@@Base+0x1552e>
   44b0a:	str.w	r1, [ip]
   44b0e:	b.n	44aea <error@@Base+0x155e6>
   44b10:	str.w	lr, [ip]
   44b14:	b.n	449b8 <error@@Base+0x154b4>
   44b16:	str.w	r5, [ip]
   44b1a:	b.n	4498a <error@@Base+0x15486>
   44b1c:	cbz	r2, 44b22 <error@@Base+0x1561e>
   44b1e:	ldr	r2, [r2, #28]
   44b20:	cbnz	r2, 44b4c <error@@Base+0x15648>
   44b22:	movs	r2, #0
   44b24:	str	r2, [r1, #28]
   44b26:	ldr	r2, [r3, #20]
   44b28:	movs	r1, #1
   44b2a:	str	r1, [r3, #28]
   44b2c:	ldr	r1, [r2, #16]
   44b2e:	str	r1, [r3, #20]
   44b30:	cbz	r1, 44b34 <error@@Base+0x15630>
   44b32:	str	r3, [r1, #24]
   44b34:	ldr	r1, [r3, #24]
   44b36:	str	r1, [r2, #24]
   44b38:	cmp	r1, #0
   44b3a:	beq.n	44b88 <error@@Base+0x15684>
   44b3c:	ldr	r0, [r1, #16]
   44b3e:	cmp	r3, r0
   44b40:	ite	eq
   44b42:	streq	r2, [r1, #16]
   44b44:	strne	r2, [r1, #20]
   44b46:	str	r3, [r2, #16]
   44b48:	str	r2, [r3, #24]
   44b4a:	ldr	r3, [r4, #16]
   44b4c:	ldr	r1, [r4, #28]
   44b4e:	movs	r2, #0
   44b50:	str	r1, [r3, #28]
   44b52:	str	r2, [r4, #28]
   44b54:	ldr	r3, [r3, #16]
   44b56:	cbz	r3, 44b5a <error@@Base+0x15656>
   44b58:	str	r2, [r3, #28]
   44b5a:	ldr	r3, [r4, #16]
   44b5c:	ldr	r2, [r3, #20]
   44b5e:	str	r2, [r4, #16]
   44b60:	cbz	r2, 44b64 <error@@Base+0x15660>
   44b62:	str	r4, [r2, #24]
   44b64:	ldr	r2, [r4, #24]
   44b66:	str	r2, [r3, #24]
   44b68:	cbz	r2, 44b8e <error@@Base+0x1568a>
   44b6a:	ldr	r1, [r4, #24]
   44b6c:	ldr	r1, [r1, #16]
   44b6e:	cmp	r4, r1
   44b70:	ite	eq
   44b72:	streq	r3, [r2, #16]
   44b74:	strne	r3, [r2, #20]
   44b76:	str	r4, [r3, #20]
   44b78:	str	r3, [r4, #24]
   44b7a:	ldr.w	r3, [ip]
   44b7e:	cmp	r3, #0
   44b80:	bne.n	44a9a <error@@Base+0x15596>
   44b82:	b.n	44a3c <error@@Base+0x15538>
   44b84:	mov	r3, r5
   44b86:	b.n	44a9a <error@@Base+0x15596>
   44b88:	str.w	r2, [ip]
   44b8c:	b.n	44b46 <error@@Base+0x15642>
   44b8e:	str.w	r3, [ip]
   44b92:	b.n	44b76 <error@@Base+0x15672>
   44b94:	ldr	r1, [r3, #20]
   44b96:	cbz	r1, 44ba0 <error@@Base+0x1569c>
   44b98:	ldr	r1, [r1, #28]
   44b9a:	cmp	r1, #0
   44b9c:	bne.w	44a62 <error@@Base+0x1555e>
   44ba0:	movs	r1, #0
   44ba2:	str	r1, [r2, #28]
   44ba4:	ldr	r2, [r3, #16]
   44ba6:	movs	r1, #1
   44ba8:	str	r1, [r3, #28]
   44baa:	ldr	r1, [r2, #20]
   44bac:	str	r1, [r3, #16]
   44bae:	cbz	r1, 44bb2 <error@@Base+0x156ae>
   44bb0:	str	r3, [r1, #24]
   44bb2:	ldr	r1, [r3, #24]
   44bb4:	str	r1, [r2, #24]
   44bb6:	cbz	r1, 44bd0 <error@@Base+0x156cc>
   44bb8:	ldr	r0, [r1, #16]
   44bba:	cmp	r3, r0
   44bbc:	ite	eq
   44bbe:	streq	r2, [r1, #16]
   44bc0:	strne	r2, [r1, #20]
   44bc2:	str	r3, [r2, #20]
   44bc4:	str	r2, [r3, #24]
   44bc6:	ldr	r3, [r4, #20]
   44bc8:	b.n	44a62 <error@@Base+0x1555e>
   44bca:	str.w	r3, [ip]
   44bce:	b.n	44a8e <error@@Base+0x1558a>
   44bd0:	str.w	r2, [ip]
   44bd4:	b.n	44bc2 <error@@Base+0x156be>
   44bd6:	nop
   44bd8:	ldr	r3, [r0, #20]
   44bda:	mov	r2, r0
   44bdc:	cbz	r3, 44be8 <error@@Base+0x156e4>
   44bde:	mov	r0, r3
   44be0:	ldr	r3, [r3, #16]
   44be2:	cmp	r3, #0
   44be4:	bne.n	44bde <error@@Base+0x156da>
   44be6:	bx	lr
   44be8:	ldr	r0, [r0, #24]
   44bea:	cbz	r0, 44bf2 <error@@Base+0x156ee>
   44bec:	ldr	r3, [r0, #16]
   44bee:	cmp	r3, r2
   44bf0:	bne.n	44bfc <error@@Base+0x156f8>
   44bf2:	bx	lr
   44bf4:	ldr	r3, [r0, #24]
   44bf6:	mov	r0, r3
   44bf8:	cmp	r3, #0
   44bfa:	beq.n	44bf2 <error@@Base+0x156ee>
   44bfc:	ldr	r3, [r0, #20]
   44bfe:	cmp	r2, r3
   44c00:	mov	r2, r0
   44c02:	beq.n	44bf4 <error@@Base+0x156f0>
   44c04:	bx	lr
   44c06:	nop
   44c08:	ldr	r3, [r0, #8]
   44c0a:	mov	r2, r0
   44c0c:	cbz	r3, 44c18 <error@@Base+0x15714>
   44c0e:	mov	r0, r3
   44c10:	ldr	r3, [r3, #4]
   44c12:	cmp	r3, #0
   44c14:	bne.n	44c0e <error@@Base+0x1570a>
   44c16:	bx	lr
   44c18:	ldr	r0, [r0, #12]
   44c1a:	cbz	r0, 44c22 <error@@Base+0x1571e>
   44c1c:	ldr	r3, [r0, #4]
   44c1e:	cmp	r3, r2
   44c20:	bne.n	44c2c <error@@Base+0x15728>
   44c22:	bx	lr
   44c24:	ldr	r3, [r0, #12]
   44c26:	mov	r0, r3
   44c28:	cmp	r3, #0
   44c2a:	beq.n	44c22 <error@@Base+0x1571e>
   44c2c:	ldr	r3, [r0, #8]
   44c2e:	cmp	r2, r3
   44c30:	mov	r2, r0
   44c32:	beq.n	44c24 <error@@Base+0x15720>
   44c34:	bx	lr
   44c36:	nop
   44c38:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   44c3c:	mov	ip, r0
   44c3e:	ldrd	r3, r5, [r1, #8]
   44c42:	mov	r6, r1
   44c44:	cmp	r3, #0
   44c46:	beq.w	44de0 <error@@Base+0x158dc>
   44c4a:	cmp	r5, #0
   44c4c:	beq.n	44d04 <error@@Base+0x15800>
   44c4e:	mov	lr, r5
   44c50:	ldr	r5, [r5, #8]
   44c52:	cmp	r5, #0
   44c54:	bne.n	44c4e <error@@Base+0x1574a>
   44c56:	ldrd	r5, r4, [lr, #12]
   44c5a:	ldr.w	r9, [lr, #20]
   44c5e:	cbz	r5, 44c62 <error@@Base+0x1575e>
   44c60:	str	r4, [r5, #16]
   44c62:	cmp	r4, #0
   44c64:	beq.w	44dfe <error@@Base+0x158fa>
   44c68:	ldr	r3, [r4, #8]
   44c6a:	cmp	r3, lr
   44c6c:	ite	eq
   44c6e:	streq	r5, [r4, #8]
   44c70:	strne	r5, [r4, #12]
   44c72:	add.w	r3, r6, #8
   44c76:	add.w	r8, lr, #8
   44c7a:	ldr.w	r7, [lr, #16]
   44c7e:	ldmia	r3, {r0, r1, r2, r3}
   44c80:	cmp	r7, r6
   44c82:	it	eq
   44c84:	moveq	r4, lr
   44c86:	stmia.w	r8, {r0, r1, r2, r3}
   44c8a:	ldr	r3, [r6, #16]
   44c8c:	cmp	r3, #0
   44c8e:	beq.w	44df8 <error@@Base+0x158f4>
   44c92:	ldr	r2, [r3, #8]
   44c94:	cmp	r2, r6
   44c96:	ite	eq
   44c98:	streq.w	lr, [r3, #8]
   44c9c:	strne.w	lr, [r3, #12]
   44ca0:	ldr	r3, [r6, #8]
   44ca2:	str.w	lr, [r3, #16]
   44ca6:	ldr	r3, [r6, #12]
   44ca8:	cbz	r3, 44cae <error@@Base+0x157aa>
   44caa:	str.w	lr, [r3, #16]
   44cae:	cmp	r4, #0
   44cb0:	beq.n	44d1a <error@@Base+0x15816>
   44cb2:	mov	r3, r4
   44cb4:	ldr	r3, [r3, #16]
   44cb6:	cmp	r3, #0
   44cb8:	bne.n	44cb4 <error@@Base+0x157b0>
   44cba:	mov	r7, r9
   44cbc:	movs	r0, #1
   44cbe:	cmp.w	r9, #0
   44cc2:	bne.n	44d24 <error@@Base+0x15820>
   44cc4:	cbz	r5, 44cce <error@@Base+0x157ca>
   44cc6:	ldr	r3, [r5, #20]
   44cc8:	cmp	r3, #0
   44cca:	bne.w	44e6c <error@@Base+0x15968>
   44cce:	ldr.w	r3, [ip]
   44cd2:	cmp	r5, r3
   44cd4:	beq.n	44d7e <error@@Base+0x1587a>
   44cd6:	ldr	r3, [r4, #8]
   44cd8:	cmp	r3, r5
   44cda:	beq.n	44d2a <error@@Base+0x15826>
   44cdc:	ldr	r2, [r3, #20]
   44cde:	cmp	r2, #1
   44ce0:	beq.n	44d8c <error@@Base+0x15888>
   44ce2:	ldr	r2, [r3, #8]
   44ce4:	cbz	r2, 44cee <error@@Base+0x157ea>
   44ce6:	ldr	r1, [r2, #20]
   44ce8:	cmp	r1, #0
   44cea:	bne.w	44e34 <error@@Base+0x15930>
   44cee:	ldr	r1, [r3, #12]
   44cf0:	cbz	r1, 44cfa <error@@Base+0x157f6>
   44cf2:	ldr	r5, [r1, #20]
   44cf4:	cmp	r5, #0
   44cf6:	bne.w	44e04 <error@@Base+0x15900>
   44cfa:	str	r0, [r3, #20]
   44cfc:	mov	r5, r4
   44cfe:	ldr	r3, [r4, #16]
   44d00:	mov	r4, r3
   44d02:	b.n	44cc4 <error@@Base+0x157c0>
   44d04:	ldrd	r4, r9, [r1, #16]
   44d08:	mov	r5, r3
   44d0a:	str	r4, [r5, #16]
   44d0c:	cmp	r4, #0
   44d0e:	beq.n	44dec <error@@Base+0x158e8>
   44d10:	ldr	r3, [r4, #8]
   44d12:	cmp	r3, r6
   44d14:	ite	eq
   44d16:	streq	r5, [r4, #8]
   44d18:	strne	r5, [r4, #12]
   44d1a:	mov	r7, r9
   44d1c:	movs	r0, #1
   44d1e:	cmp.w	r9, #0
   44d22:	beq.n	44cc4 <error@@Base+0x157c0>
   44d24:	mov	r0, r6
   44d26:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   44d2a:	ldr	r3, [r4, #12]
   44d2c:	ldr	r2, [r3, #20]
   44d2e:	cmp	r2, #1
   44d30:	beq.n	44db4 <error@@Base+0x158b0>
   44d32:	ldr	r2, [r3, #8]
   44d34:	cbz	r2, 44d3e <error@@Base+0x1583a>
   44d36:	ldr	r1, [r2, #20]
   44d38:	cmp	r1, #0
   44d3a:	bne.w	44e7c <error@@Base+0x15978>
   44d3e:	ldr	r2, [r3, #12]
   44d40:	cmp	r2, #0
   44d42:	beq.n	44cfa <error@@Base+0x157f6>
   44d44:	ldr	r2, [r2, #20]
   44d46:	cmp	r2, #0
   44d48:	beq.n	44cfa <error@@Base+0x157f6>
   44d4a:	ldr	r1, [r4, #20]
   44d4c:	movs	r2, #0
   44d4e:	str	r1, [r3, #20]
   44d50:	str	r2, [r4, #20]
   44d52:	ldr	r3, [r3, #12]
   44d54:	cbz	r3, 44d58 <error@@Base+0x15854>
   44d56:	str	r2, [r3, #20]
   44d58:	ldr	r3, [r4, #12]
   44d5a:	ldr	r2, [r3, #8]
   44d5c:	str	r2, [r4, #12]
   44d5e:	cbz	r2, 44d62 <error@@Base+0x1585e>
   44d60:	str	r4, [r2, #16]
   44d62:	ldr	r2, [r4, #16]
   44d64:	str	r2, [r3, #16]
   44d66:	cmp	r2, #0
   44d68:	beq.w	44eb2 <error@@Base+0x159ae>
   44d6c:	ldr	r1, [r2, #8]
   44d6e:	cmp	r4, r1
   44d70:	ite	eq
   44d72:	streq	r3, [r2, #8]
   44d74:	strne	r3, [r2, #12]
   44d76:	str	r4, [r3, #8]
   44d78:	str	r3, [r4, #16]
   44d7a:	ldr.w	r3, [ip]
   44d7e:	cmp	r3, #0
   44d80:	beq.n	44d24 <error@@Base+0x15820>
   44d82:	movs	r2, #0
   44d84:	mov	r0, r6
   44d86:	str	r2, [r3, #20]
   44d88:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   44d8c:	str	r7, [r3, #20]
   44d8e:	ldr	r1, [r4, #8]
   44d90:	str	r2, [r4, #20]
   44d92:	ldr	r3, [r1, #12]
   44d94:	str	r3, [r4, #8]
   44d96:	cbz	r3, 44d9a <error@@Base+0x15896>
   44d98:	str	r4, [r3, #16]
   44d9a:	ldr	r3, [r4, #16]
   44d9c:	str	r3, [r1, #16]
   44d9e:	cbz	r3, 44dda <error@@Base+0x158d6>
   44da0:	ldr	r2, [r4, #16]
   44da2:	ldr	r2, [r2, #8]
   44da4:	cmp	r4, r2
   44da6:	ite	eq
   44da8:	streq	r1, [r3, #8]
   44daa:	strne	r1, [r3, #12]
   44dac:	str	r4, [r1, #12]
   44dae:	str	r1, [r4, #16]
   44db0:	ldr	r3, [r4, #8]
   44db2:	b.n	44ce2 <error@@Base+0x157de>
   44db4:	str	r7, [r3, #20]
   44db6:	ldr	r1, [r4, #12]
   44db8:	str	r2, [r4, #20]
   44dba:	ldr	r3, [r1, #8]
   44dbc:	str	r3, [r4, #12]
   44dbe:	cbz	r3, 44dc2 <error@@Base+0x158be>
   44dc0:	str	r4, [r3, #16]
   44dc2:	ldr	r3, [r4, #16]
   44dc4:	str	r3, [r1, #16]
   44dc6:	cbz	r3, 44df2 <error@@Base+0x158ee>
   44dc8:	ldr	r2, [r3, #8]
   44dca:	cmp	r4, r2
   44dcc:	ite	eq
   44dce:	streq	r1, [r3, #8]
   44dd0:	strne	r1, [r3, #12]
   44dd2:	str	r4, [r1, #8]
   44dd4:	str	r1, [r4, #16]
   44dd6:	ldr	r3, [r4, #12]
   44dd8:	b.n	44d32 <error@@Base+0x1582e>
   44dda:	str.w	r1, [ip]
   44dde:	b.n	44dac <error@@Base+0x158a8>
   44de0:	ldrd	r4, r9, [r1, #16]
   44de4:	cmp	r5, #0
   44de6:	bne.n	44d0a <error@@Base+0x15806>
   44de8:	cmp	r4, #0
   44dea:	bne.n	44d10 <error@@Base+0x1580c>
   44dec:	str.w	r5, [ip]
   44df0:	b.n	44d1a <error@@Base+0x15816>
   44df2:	str.w	r1, [ip]
   44df6:	b.n	44dd2 <error@@Base+0x158ce>
   44df8:	str.w	lr, [ip]
   44dfc:	b.n	44ca0 <error@@Base+0x1579c>
   44dfe:	str.w	r5, [ip]
   44e02:	b.n	44c72 <error@@Base+0x1576e>
   44e04:	cbz	r2, 44e0a <error@@Base+0x15906>
   44e06:	ldr	r2, [r2, #20]
   44e08:	cbnz	r2, 44e34 <error@@Base+0x15930>
   44e0a:	movs	r2, #0
   44e0c:	str	r2, [r1, #20]
   44e0e:	ldr	r2, [r3, #12]
   44e10:	movs	r1, #1
   44e12:	str	r1, [r3, #20]
   44e14:	ldr	r1, [r2, #8]
   44e16:	str	r1, [r3, #12]
   44e18:	cbz	r1, 44e1c <error@@Base+0x15918>
   44e1a:	str	r3, [r1, #16]
   44e1c:	ldr	r1, [r3, #16]
   44e1e:	str	r1, [r2, #16]
   44e20:	cmp	r1, #0
   44e22:	beq.n	44e70 <error@@Base+0x1596c>
   44e24:	ldr	r0, [r1, #8]
   44e26:	cmp	r3, r0
   44e28:	ite	eq
   44e2a:	streq	r2, [r1, #8]
   44e2c:	strne	r2, [r1, #12]
   44e2e:	str	r3, [r2, #8]
   44e30:	str	r2, [r3, #16]
   44e32:	ldr	r3, [r4, #8]
   44e34:	ldr	r1, [r4, #20]
   44e36:	movs	r2, #0
   44e38:	str	r1, [r3, #20]
   44e3a:	str	r2, [r4, #20]
   44e3c:	ldr	r3, [r3, #8]
   44e3e:	cbz	r3, 44e42 <error@@Base+0x1593e>
   44e40:	str	r2, [r3, #20]
   44e42:	ldr	r3, [r4, #8]
   44e44:	ldr	r2, [r3, #12]
   44e46:	str	r2, [r4, #8]
   44e48:	cbz	r2, 44e4c <error@@Base+0x15948>
   44e4a:	str	r4, [r2, #16]
   44e4c:	ldr	r2, [r4, #16]
   44e4e:	str	r2, [r3, #16]
   44e50:	cbz	r2, 44e76 <error@@Base+0x15972>
   44e52:	ldr	r1, [r4, #16]
   44e54:	ldr	r1, [r1, #8]
   44e56:	cmp	r4, r1
   44e58:	ite	eq
   44e5a:	streq	r3, [r2, #8]
   44e5c:	strne	r3, [r2, #12]
   44e5e:	str	r4, [r3, #12]
   44e60:	str	r3, [r4, #16]
   44e62:	ldr.w	r3, [ip]
   44e66:	cmp	r3, #0
   44e68:	bne.n	44d82 <error@@Base+0x1587e>
   44e6a:	b.n	44d24 <error@@Base+0x15820>
   44e6c:	mov	r3, r5
   44e6e:	b.n	44d82 <error@@Base+0x1587e>
   44e70:	str.w	r2, [ip]
   44e74:	b.n	44e2e <error@@Base+0x1592a>
   44e76:	str.w	r3, [ip]
   44e7a:	b.n	44e5e <error@@Base+0x1595a>
   44e7c:	ldr	r1, [r3, #12]
   44e7e:	cbz	r1, 44e88 <error@@Base+0x15984>
   44e80:	ldr	r1, [r1, #20]
   44e82:	cmp	r1, #0
   44e84:	bne.w	44d4a <error@@Base+0x15846>
   44e88:	movs	r1, #0
   44e8a:	str	r1, [r2, #20]
   44e8c:	ldr	r2, [r3, #8]
   44e8e:	movs	r1, #1
   44e90:	str	r1, [r3, #20]
   44e92:	ldr	r1, [r2, #12]
   44e94:	str	r1, [r3, #8]
   44e96:	cbz	r1, 44e9a <error@@Base+0x15996>
   44e98:	str	r3, [r1, #16]
   44e9a:	ldr	r1, [r3, #16]
   44e9c:	str	r1, [r2, #16]
   44e9e:	cbz	r1, 44eb8 <error@@Base+0x159b4>
   44ea0:	ldr	r0, [r1, #8]
   44ea2:	cmp	r3, r0
   44ea4:	ite	eq
   44ea6:	streq	r2, [r1, #8]
   44ea8:	strne	r2, [r1, #12]
   44eaa:	str	r3, [r2, #12]
   44eac:	str	r2, [r3, #16]
   44eae:	ldr	r3, [r4, #12]
   44eb0:	b.n	44d4a <error@@Base+0x15846>
   44eb2:	str.w	r3, [ip]
   44eb6:	b.n	44d76 <error@@Base+0x15872>
   44eb8:	str.w	r2, [ip]
   44ebc:	b.n	44eaa <error@@Base+0x159a6>
   44ebe:	nop
   44ec0:	ldr	r3, [r0, #12]
   44ec2:	mov	r2, r0
   44ec4:	cbz	r3, 44ed0 <error@@Base+0x159cc>
   44ec6:	mov	r0, r3
   44ec8:	ldr	r3, [r3, #8]
   44eca:	cmp	r3, #0
   44ecc:	bne.n	44ec6 <error@@Base+0x159c2>
   44ece:	bx	lr
   44ed0:	ldr	r0, [r0, #16]
   44ed2:	cbz	r0, 44eda <error@@Base+0x159d6>
   44ed4:	ldr	r3, [r0, #8]
   44ed6:	cmp	r3, r2
   44ed8:	bne.n	44ee4 <error@@Base+0x159e0>
   44eda:	bx	lr
   44edc:	ldr	r3, [r0, #16]
   44ede:	mov	r0, r3
   44ee0:	cmp	r3, #0
   44ee2:	beq.n	44eda <error@@Base+0x159d6>
   44ee4:	ldr	r3, [r0, #12]
   44ee6:	cmp	r2, r3
   44ee8:	mov	r2, r0
   44eea:	beq.n	44edc <error@@Base+0x159d8>
   44eec:	bx	lr
   44eee:	nop
   44ef0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   44ef4:	mov	r6, r3
   44ef6:	movs	r3, #0
   44ef8:	str	r3, [r6, #0]
   44efa:	ldr	r4, [r0, #0]
   44efc:	mov	r7, r1
   44efe:	mov	r5, r2
   44f00:	cbnz	r4, 44f0e <error@@Base+0x15a0a>
   44f02:	b.n	44f24 <error@@Base+0x15a20>
   44f04:	bl	1f2fc <__read_chk@plt+0x18898>
   44f08:	cbnz	r0, 44f1a <error@@Base+0x15a16>
   44f0a:	ldr	r4, [r4, #12]
   44f0c:	cbz	r4, 44f24 <error@@Base+0x15a20>
   44f0e:	ldr	r0, [r4, #0]
   44f10:	mov	r1, r5
   44f12:	cmp	r5, #0
   44f14:	bne.n	44f04 <error@@Base+0x15a00>
   44f16:	cmp	r0, #0
   44f18:	bne.n	44f04 <error@@Base+0x15a00>
   44f1a:	str	r4, [r6, #0]
   44f1c:	movs	r4, #0
   44f1e:	mov	r0, r4
   44f20:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   44f24:	ldr	r3, [sp, #24]
   44f26:	cmp	r3, #0
   44f28:	beq.n	44f1c <error@@Base+0x15a18>
   44f2a:	movs	r1, #20
   44f2c:	movs	r0, #1
   44f2e:	blx	6460 <calloc@plt+0x4>
   44f32:	mov	r8, r0
   44f34:	cbz	r0, 44f76 <error@@Base+0x15a72>
   44f36:	cbz	r5, 44f6a <error@@Base+0x15a66>
   44f38:	mov	r0, r5
   44f3a:	mov	r1, r8
   44f3c:	bl	1fe64 <__read_chk@plt+0x19400>
   44f40:	mov	r4, r0
   44f42:	cbnz	r0, 44f6e <error@@Base+0x15a6a>
   44f44:	ldr	r2, [r7, #0]
   44f46:	movs	r3, #0
   44f48:	mov	r4, r3
   44f4a:	str.w	r3, [r8, #4]
   44f4e:	str.w	r3, [r8, #8]
   44f52:	mov	r0, r4
   44f54:	strd	r3, r2, [r8, #12]
   44f58:	add.w	r3, r8, #12
   44f5c:	str.w	r8, [r2]
   44f60:	str	r3, [r7, #0]
   44f62:	str.w	r8, [r6]
   44f66:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   44f6a:	str	r5, [r0, #0]
   44f6c:	b.n	44f44 <error@@Base+0x15a40>
   44f6e:	mov	r0, r8
   44f70:	blx	5904 <free@plt+0x4>
   44f74:	b.n	44f1e <error@@Base+0x15a1a>
   44f76:	mvn.w	r4, #1
   44f7a:	b.n	44f1e <error@@Base+0x15a1a>
   44f7c:	push	{r3, r4, r5, r6, r7, lr}
   44f7e:	mov	r5, r1
   44f80:	ldr	r7, [r0, #0]
   44f82:	ldr	r4, [r1, #8]
   44f84:	ldr	r6, [r7, #16]
   44f86:	cbz	r4, 44fa0 <error@@Base+0x15a9c>
   44f88:	ldr	r1, [r4, #0]
   44f8a:	mov	r0, r6
   44f8c:	blx	66f4 <strcmp@plt+0x4>
   44f90:	cmp	r0, #0
   44f92:	it	lt
   44f94:	ldrlt	r4, [r4, #4]
   44f96:	blt.n	44f86 <error@@Base+0x15a82>
   44f98:	beq.n	44fd4 <error@@Base+0x15ad0>
   44f9a:	ldr	r4, [r4, #8]
   44f9c:	cmp	r4, #0
   44f9e:	bne.n	44f88 <error@@Base+0x15a84>
   44fa0:	ldrd	r2, r3, [r7, #8]
   44fa4:	orrs.w	r1, r2, r3
   44fa8:	it	ne
   44faa:	ldrne	r0, [r5, #4]
   44fac:	beq.n	44fda <error@@Base+0x15ad6>
   44fae:	cbz	r0, 44fc2 <error@@Base+0x15abe>
   44fb0:	ldrd	r4, r5, [r0]
   44fb4:	cmp	r3, r5
   44fb6:	it	eq
   44fb8:	cmpeq	r2, r4
   44fba:	bcs.n	44fc4 <error@@Base+0x15ac0>
   44fbc:	ldr	r0, [r0, #16]
   44fbe:	cmp	r0, #0
   44fc0:	bne.n	44fb0 <error@@Base+0x15aac>
   44fc2:	pop	{r3, r4, r5, r6, r7, pc}
   44fc4:	ldrd	r4, r5, [r0, #8]
   44fc8:	cmp	r5, r3
   44fca:	it	eq
   44fcc:	cmpeq	r4, r2
   44fce:	bcs.n	44fd4 <error@@Base+0x15ad0>
   44fd0:	ldr	r0, [r0, #20]
   44fd2:	b.n	44fae <error@@Base+0x15aaa>
   44fd4:	mvn.w	r0, #50	; 0x32
   44fd8:	pop	{r3, r4, r5, r6, r7, pc}
   44fda:	movs	r0, #0
   44fdc:	pop	{r3, r4, r5, r6, r7, pc}
   44fde:	nop
   44fe0:	push	{r3, r4, r5, lr}
   44fe2:	mov	r4, r1
   44fe4:	cmp	r4, r3
   44fe6:	mov	r1, r2
   44fe8:	beq.n	45008 <error@@Base+0x15b04>
   44fea:	cmp	r4, r3
   44fec:	mov	r2, r4
   44fee:	mov	r5, r3
   44ff0:	it	cs
   44ff2:	movcs	r2, r3
   44ff4:	blx	67dc <memcmp@plt+0x4>
   44ff8:	cbz	r0, 44ffc <error@@Base+0x15af8>
   44ffa:	pop	{r3, r4, r5, pc}
   44ffc:	cmp	r4, r5
   44ffe:	ite	hi
   45000:	movhi	r0, #1
   45002:	movls.w	r0, #4294967295	; 0xffffffff
   45006:	pop	{r3, r4, r5, pc}
   45008:	mov	r2, r4
   4500a:	ldmia.w	sp!, {r3, r4, r5, lr}
   4500e:	b.w	67d8 <memcmp@plt>
   45012:	nop
   45014:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   45018:	mov	r6, r0
   4501a:	mov	r8, r1
   4501c:	movs	r0, #1
   4501e:	movs	r1, #24
   45020:	mov	r9, r2
   45022:	blx	6460 <calloc@plt+0x4>
   45026:	cmp	r0, #0
   45028:	beq.w	451a2 <error@@Base+0x15c9e>
   4502c:	ldr	r5, [r6, #0]
   4502e:	mov	r4, r0
   45030:	strd	r8, r9, [r0]
   45034:	cmp	r5, #0
   45036:	beq.w	45186 <error@@Base+0x15c82>
   4503a:	ldr	r3, [r5, #4]
   4503c:	mov	r1, r9
   4503e:	ldr	r2, [r5, #0]
   45040:	mov	r0, r8
   45042:	bl	44fe0 <error@@Base+0x15adc>
   45046:	subs	r7, r0, #0
   45048:	it	lt
   4504a:	ldrlt	r3, [r5, #8]
   4504c:	blt.n	45052 <error@@Base+0x15b4e>
   4504e:	beq.n	45104 <error@@Base+0x15c00>
   45050:	ldr	r3, [r5, #12]
   45052:	cbz	r3, 45058 <error@@Base+0x15b54>
   45054:	mov	r5, r3
   45056:	b.n	4503a <error@@Base+0x15b36>
   45058:	cmp	r7, #0
   4505a:	mov.w	r2, #1
   4505e:	str	r5, [r4, #16]
   45060:	strd	r3, r3, [r4, #8]
   45064:	str	r2, [r4, #20]
   45066:	blt.w	4517c <error@@Base+0x15c78>
   4506a:	str	r4, [r5, #12]
   4506c:	ldr	r2, [r4, #16]
   4506e:	cmp	r2, #0
   45070:	beq.n	450f6 <error@@Base+0x15bf2>
   45072:	movs	r0, #0
   45074:	movs	r5, #1
   45076:	b.n	450ae <error@@Base+0x15baa>
   45078:	cbz	r1, 45080 <error@@Base+0x15b7c>
   4507a:	ldr	r7, [r1, #20]
   4507c:	cmp	r7, #1
   4507e:	beq.n	45140 <error@@Base+0x15c3c>
   45080:	ldr	r1, [r2, #8]
   45082:	cmp	r1, r4
   45084:	beq.n	45116 <error@@Base+0x15c12>
   45086:	str	r0, [r2, #20]
   45088:	ldr	r2, [r3, #12]
   4508a:	str	r5, [r3, #20]
   4508c:	ldr	r1, [r2, #8]
   4508e:	str	r1, [r3, #12]
   45090:	cbz	r1, 45094 <error@@Base+0x15b90>
   45092:	str	r3, [r1, #16]
   45094:	ldr	r1, [r3, #16]
   45096:	str	r1, [r2, #16]
   45098:	cmp	r1, #0
   4509a:	beq.n	4513c <error@@Base+0x15c38>
   4509c:	ldr	r7, [r1, #8]
   4509e:	cmp	r3, r7
   450a0:	ite	eq
   450a2:	streq	r2, [r1, #8]
   450a4:	strne	r2, [r1, #12]
   450a6:	str	r3, [r2, #8]
   450a8:	str	r2, [r3, #16]
   450aa:	ldr	r2, [r4, #16]
   450ac:	cbz	r2, 450f6 <error@@Base+0x15bf2>
   450ae:	ldr	r3, [r2, #20]
   450b0:	cmp	r3, #1
   450b2:	bne.n	450f6 <error@@Base+0x15bf2>
   450b4:	ldr	r3, [r2, #16]
   450b6:	ldr	r1, [r3, #8]
   450b8:	cmp	r1, r2
   450ba:	bne.n	45078 <error@@Base+0x15b74>
   450bc:	ldr	r1, [r3, #12]
   450be:	cbz	r1, 450c6 <error@@Base+0x15bc2>
   450c0:	ldr	r7, [r1, #20]
   450c2:	cmp	r7, #1
   450c4:	beq.n	45140 <error@@Base+0x15c3c>
   450c6:	ldr	r1, [r2, #12]
   450c8:	cmp	r1, r4
   450ca:	beq.n	4514e <error@@Base+0x15c4a>
   450cc:	str	r0, [r2, #20]
   450ce:	ldr	r2, [r3, #8]
   450d0:	str	r5, [r3, #20]
   450d2:	ldr	r1, [r2, #12]
   450d4:	str	r1, [r3, #8]
   450d6:	cbz	r1, 450da <error@@Base+0x15bd6>
   450d8:	str	r3, [r1, #16]
   450da:	ldr	r1, [r3, #16]
   450dc:	str	r1, [r2, #16]
   450de:	cmp	r1, #0
   450e0:	beq.n	4514a <error@@Base+0x15c46>
   450e2:	ldr	r7, [r1, #8]
   450e4:	cmp	r3, r7
   450e6:	ite	eq
   450e8:	streq	r2, [r1, #8]
   450ea:	strne	r2, [r1, #12]
   450ec:	str	r3, [r2, #12]
   450ee:	str	r2, [r3, #16]
   450f0:	ldr	r2, [r4, #16]
   450f2:	cmp	r2, #0
   450f4:	bne.n	450ae <error@@Base+0x15baa>
   450f6:	ldr	r2, [r6, #0]
   450f8:	movs	r3, #0
   450fa:	mov	r7, r3
   450fc:	str	r3, [r2, #20]
   450fe:	mov	r0, r7
   45100:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   45104:	mov	r0, r8
   45106:	blx	5904 <free@plt+0x4>
   4510a:	mov	r0, r4
   4510c:	blx	5904 <free@plt+0x4>
   45110:	mov	r0, r7
   45112:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   45116:	ldr	r1, [r4, #12]
   45118:	str	r1, [r2, #8]
   4511a:	cmp	r1, #0
   4511c:	beq.n	45176 <error@@Base+0x15c72>
   4511e:	str	r2, [r1, #16]
   45120:	ldr	r1, [r2, #16]
   45122:	str	r1, [r4, #16]
   45124:	cbz	r1, 45172 <error@@Base+0x15c6e>
   45126:	ldr	r7, [r1, #8]
   45128:	cmp	r7, r2
   4512a:	ite	eq
   4512c:	streq	r4, [r1, #8]
   4512e:	strne	r4, [r1, #12]
   45130:	mov	r1, r4
   45132:	str	r2, [r4, #12]
   45134:	str	r4, [r2, #16]
   45136:	mov	r4, r2
   45138:	mov	r2, r1
   4513a:	b.n	45086 <error@@Base+0x15b82>
   4513c:	str	r2, [r6, #0]
   4513e:	b.n	450a6 <error@@Base+0x15ba2>
   45140:	str	r0, [r1, #20]
   45142:	mov	r4, r3
   45144:	str	r0, [r2, #20]
   45146:	str	r7, [r3, #20]
   45148:	b.n	450aa <error@@Base+0x15ba6>
   4514a:	str	r2, [r6, #0]
   4514c:	b.n	450ec <error@@Base+0x15be8>
   4514e:	ldr	r1, [r4, #8]
   45150:	str	r1, [r2, #12]
   45152:	cbz	r1, 4519c <error@@Base+0x15c98>
   45154:	str	r2, [r1, #16]
   45156:	ldr	r1, [r2, #16]
   45158:	str	r1, [r4, #16]
   4515a:	cbz	r1, 45182 <error@@Base+0x15c7e>
   4515c:	ldr	r7, [r1, #8]
   4515e:	cmp	r7, r2
   45160:	ite	eq
   45162:	streq	r4, [r1, #8]
   45164:	strne	r4, [r1, #12]
   45166:	mov	r1, r4
   45168:	str	r2, [r4, #8]
   4516a:	str	r4, [r2, #16]
   4516c:	mov	r4, r2
   4516e:	mov	r2, r1
   45170:	b.n	450cc <error@@Base+0x15bc8>
   45172:	str	r4, [r6, #0]
   45174:	b.n	45130 <error@@Base+0x15c2c>
   45176:	mov	r1, r3
   45178:	str	r3, [r4, #16]
   4517a:	b.n	45126 <error@@Base+0x15c22>
   4517c:	str	r4, [r5, #8]
   4517e:	ldr	r2, [r4, #16]
   45180:	b.n	4506e <error@@Base+0x15b6a>
   45182:	str	r4, [r6, #0]
   45184:	b.n	45166 <error@@Base+0x15c62>
   45186:	str	r0, [r6, #0]
   45188:	movs	r3, #1
   4518a:	ldr	r2, [r6, #0]
   4518c:	str	r3, [r0, #20]
   4518e:	movs	r3, #0
   45190:	str	r5, [r0, #16]
   45192:	mov	r7, r3
   45194:	strd	r5, r5, [r0, #8]
   45198:	str	r3, [r2, #20]
   4519a:	b.n	450fe <error@@Base+0x15bfa>
   4519c:	mov	r1, r3
   4519e:	str	r3, [r4, #16]
   451a0:	b.n	4515c <error@@Base+0x15c58>
   451a2:	mvn.w	r7, #1
   451a6:	b.n	45110 <error@@Base+0x15c0c>
   451a8:	push	{r4, r5, r6, lr}
   451aa:	sub	sp, #8
   451ac:	mov	r5, r0
   451ae:	mov	r0, r2
   451b0:	mov	r6, r1
   451b2:	str	r2, [sp, #4]
   451b4:	blx	656c <malloc@plt>
   451b8:	cbz	r0, 451e4 <error@@Base+0x15ce0>
   451ba:	ldr	r2, [sp, #4]
   451bc:	mov	r4, r0
   451be:	mov	r1, r6
   451c0:	blx	6524 <memcpy@plt+0x4>
   451c4:	mov	r0, r5
   451c6:	ldr	r2, [sp, #4]
   451c8:	mov	r1, r4
   451ca:	bl	45014 <error@@Base+0x15b10>
   451ce:	mov	r5, r0
   451d0:	cbnz	r0, 451d8 <error@@Base+0x15cd4>
   451d2:	mov	r0, r5
   451d4:	add	sp, #8
   451d6:	pop	{r4, r5, r6, pc}
   451d8:	mov	r0, r4
   451da:	blx	5904 <free@plt+0x4>
   451de:	mov	r0, r5
   451e0:	add	sp, #8
   451e2:	pop	{r4, r5, r6, pc}
   451e4:	mvn.w	r5, #23
   451e8:	b.n	451d2 <error@@Base+0x15cce>
   451ea:	nop
   451ec:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   451f0:	mov	r6, r2
   451f2:	ldr	r2, [pc, #144]	; (45284 <error@@Base+0x15d80>)
   451f4:	sub	sp, #20
   451f6:	ldr	r3, [pc, #144]	; (45288 <error@@Base+0x15d84>)
   451f8:	add.w	r9, sp, #8
   451fc:	add	r2, pc
   451fe:	add.w	r8, sp, #4
   45202:	mov	r5, r0
   45204:	mov	r7, r1
   45206:	ldr	r3, [r2, r3]
   45208:	ldr	r3, [r3, #0]
   4520a:	str	r3, [sp, #12]
   4520c:	mov.w	r3, #0
   45210:	movs	r3, #0
   45212:	strd	r3, r3, [sp, #4]
   45216:	b.n	4523a <error@@Base+0x15d36>
   45218:	mov	r2, r9
   4521a:	mov	r1, r8
   4521c:	mov	r0, r5
   4521e:	bl	23fe0 <__read_chk@plt+0x1d57c>
   45222:	mov	r4, r0
   45224:	cbnz	r0, 45246 <error@@Base+0x15d42>
   45226:	ldr	r2, [sp, #8]
   45228:	cbz	r6, 4522e <error@@Base+0x15d2a>
   4522a:	cmp	r6, r2
   4522c:	bne.n	45266 <error@@Base+0x15d62>
   4522e:	ldr	r1, [sp, #4]
   45230:	mov	r0, r7
   45232:	bl	45014 <error@@Base+0x15b10>
   45236:	mov	r4, r0
   45238:	cbnz	r0, 4525e <error@@Base+0x15d5a>
   4523a:	mov	r0, r5
   4523c:	bl	1dff8 <__read_chk@plt+0x17594>
   45240:	cmp	r0, #0
   45242:	bne.n	45218 <error@@Base+0x15d14>
   45244:	mov	r4, r0
   45246:	ldr	r2, [pc, #68]	; (4528c <error@@Base+0x15d88>)
   45248:	ldr	r3, [pc, #60]	; (45288 <error@@Base+0x15d84>)
   4524a:	add	r2, pc
   4524c:	ldr	r3, [r2, r3]
   4524e:	ldr	r2, [r3, #0]
   45250:	ldr	r3, [sp, #12]
   45252:	eors	r2, r3
   45254:	bne.n	4527e <error@@Base+0x15d7a>
   45256:	mov	r0, r4
   45258:	add	sp, #20
   4525a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   4525e:	ldr	r0, [sp, #4]
   45260:	blx	5904 <free@plt+0x4>
   45264:	b.n	45246 <error@@Base+0x15d42>
   45266:	ldr	r1, [pc, #40]	; (45290 <error@@Base+0x15d8c>)
   45268:	mvn.w	r4, #3
   4526c:	ldr	r0, [pc, #36]	; (45294 <error@@Base+0x15d90>)
   4526e:	add	r1, pc
   45270:	add	r0, pc
   45272:	bl	2f504 <error@@Base>
   45276:	ldr	r0, [sp, #4]
   45278:	blx	5904 <free@plt+0x4>
   4527c:	b.n	45246 <error@@Base+0x15d42>
   4527e:	blx	620c <__stack_chk_fail@plt>
   45282:	nop
   45284:	lsls	r4, r0, #26
   45286:	movs	r5, r0
   45288:	lsls	r4, r3, #25
   4528a:	movs	r0, r0
   4528c:	lsls	r6, r6, #24
   4528e:	movs	r5, r0
   45290:	lsrs	r2, r2, #29
   45292:	movs	r2, r0
   45294:	lsrs	r4, r7, #19
   45296:	movs	r2, r0
   45298:	push	{r4, r5, r6, lr}
   4529a:	cbz	r0, 452c2 <error@@Base+0x15dbe>
   4529c:	ldr	r6, [r1, #0]
   4529e:	mov	r4, r0
   452a0:	ldr	r5, [r1, #4]
   452a2:	ldr	r3, [r4, #4]
   452a4:	mov	r1, r5
   452a6:	ldr	r2, [r4, #0]
   452a8:	mov	r0, r6
   452aa:	bl	44fe0 <error@@Base+0x15adc>
   452ae:	cmp	r0, #0
   452b0:	it	lt
   452b2:	ldrlt	r4, [r4, #8]
   452b4:	blt.n	452ba <error@@Base+0x15db6>
   452b6:	beq.n	452be <error@@Base+0x15dba>
   452b8:	ldr	r4, [r4, #12]
   452ba:	cmp	r4, #0
   452bc:	bne.n	452a2 <error@@Base+0x15d9e>
   452be:	mov	r0, r4
   452c0:	pop	{r4, r5, r6, pc}
   452c2:	mov	r4, r0
   452c4:	b.n	452be <error@@Base+0x15dba>
   452c6:	nop
   452c8:	ldr.w	ip, [pc, #308]	; 45400 <error@@Base+0x15efc>
   452cc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   452d0:	add	ip, pc
   452d2:	ldr	r5, [pc, #304]	; (45404 <error@@Base+0x15f00>)
   452d4:	sub	sp, #52	; 0x34
   452d6:	add	r4, sp, #20
   452d8:	add.w	r8, sp, #24
   452dc:	mov	r6, r1
   452de:	mov	r7, r0
   452e0:	ldr.w	r5, [ip, r5]
   452e4:	mov	r0, r1
   452e6:	mov	r2, r4
   452e8:	mov	r3, r8
   452ea:	ldr	r5, [r5, #0]
   452ec:	str	r5, [sp, #44]	; 0x2c
   452ee:	mov.w	r5, #0
   452f2:	movs	r1, #1
   452f4:	movs	r5, #0
   452f6:	str	r5, [r4, #4]
   452f8:	str	r5, [sp, #20]
   452fa:	strd	r5, r5, [r4, #8]
   452fe:	strd	r5, r5, [r4, #16]
   45302:	bl	1f3f8 <__read_chk@plt+0x18994>
   45306:	mov	r5, r0
   45308:	cbz	r0, 45322 <error@@Base+0x15e1e>
   4530a:	ldr	r2, [pc, #252]	; (45408 <error@@Base+0x15f04>)
   4530c:	ldr	r3, [pc, #244]	; (45404 <error@@Base+0x15f00>)
   4530e:	add	r2, pc
   45310:	ldr	r3, [r2, r3]
   45312:	ldr	r2, [r3, #0]
   45314:	ldr	r3, [sp, #44]	; 0x2c
   45316:	eors	r2, r3
   45318:	bne.n	453fa <error@@Base+0x15ef6>
   4531a:	mov	r0, r5
   4531c:	add	sp, #52	; 0x34
   4531e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   45322:	ldr	r0, [r7, #32]
   45324:	mov	r1, r4
   45326:	bl	45298 <error@@Base+0x15d94>
   4532a:	mov	r9, r0
   4532c:	ldr	r0, [sp, #20]
   4532e:	blx	5904 <free@plt+0x4>
   45332:	cmp.w	r9, #0
   45336:	bne.n	453f0 <error@@Base+0x15eec>
   45338:	strd	r5, r5, [r4]
   4533c:	mov	r3, r8
   4533e:	strd	r5, r5, [r4, #8]
   45342:	mov	r2, r4
   45344:	strd	r5, r5, [r4, #16]
   45348:	movs	r1, #2
   4534a:	mov	r0, r6
   4534c:	bl	1f3f8 <__read_chk@plt+0x18994>
   45350:	mov	r5, r0
   45352:	cmp	r0, #0
   45354:	bne.n	4530a <error@@Base+0x15e06>
   45356:	ldr	r0, [r7, #36]	; 0x24
   45358:	mov	r1, r4
   4535a:	bl	45298 <error@@Base+0x15d94>
   4535e:	mov	r9, r0
   45360:	ldr	r0, [sp, #20]
   45362:	blx	5904 <free@plt+0x4>
   45366:	cmp.w	r9, #0
   4536a:	bne.n	453f0 <error@@Base+0x15eec>
   4536c:	strd	r5, r5, [r4]
   45370:	mov	r2, r8
   45372:	strd	r5, r5, [r4, #8]
   45376:	mov	r1, r4
   45378:	strd	r5, r5, [r4, #16]
   4537c:	mov	r0, r6
   4537e:	bl	44890 <error@@Base+0x1538c>
   45382:	mov	r5, r0
   45384:	cmp	r0, #0
   45386:	bne.n	4530a <error@@Base+0x15e06>
   45388:	mov	r1, r4
   4538a:	ldr	r0, [r7, #28]
   4538c:	bl	45298 <error@@Base+0x15d94>
   45390:	mov	r4, r0
   45392:	ldr	r0, [sp, #20]
   45394:	blx	5904 <free@plt+0x4>
   45398:	cbnz	r4, 453f0 <error@@Base+0x15eec>
   4539a:	mov	r0, r6
   4539c:	bl	1ec90 <__read_chk@plt+0x1822c>
   453a0:	cmp	r0, #0
   453a2:	beq.n	4530a <error@@Base+0x15e06>
   453a4:	ldr	r2, [r6, #68]	; 0x44
   453a6:	add.w	r4, r7, #40	; 0x28
   453aa:	adds	r7, #44	; 0x2c
   453ac:	add	r3, sp, #16
   453ae:	mov	r0, r4
   453b0:	str	r3, [sp, #12]
   453b2:	ldr	r2, [r2, #56]	; 0x38
   453b4:	mov	r1, r7
   453b6:	str	r5, [sp, #0]
   453b8:	bl	44ef0 <error@@Base+0x159ec>
   453bc:	cbnz	r0, 453f6 <error@@Base+0x15ef2>
   453be:	ldrd	r3, r1, [sp, #12]
   453c2:	cbz	r1, 453d0 <error@@Base+0x15ecc>
   453c4:	add.w	r0, r6, #68	; 0x44
   453c8:	bl	44f7c <error@@Base+0x15a78>
   453cc:	ldr	r3, [sp, #12]
   453ce:	cbnz	r0, 453f6 <error@@Base+0x15ef2>
   453d0:	movs	r2, #0
   453d2:	mov	r1, r7
   453d4:	mov	r0, r4
   453d6:	str	r2, [sp, #0]
   453d8:	bl	44ef0 <error@@Base+0x159ec>
   453dc:	cbnz	r0, 453f6 <error@@Base+0x15ef2>
   453de:	ldr	r1, [sp, #16]
   453e0:	cmp	r1, #0
   453e2:	beq.n	4530a <error@@Base+0x15e06>
   453e4:	add.w	r0, r6, #68	; 0x44
   453e8:	bl	44f7c <error@@Base+0x15a78>
   453ec:	mov	r5, r0
   453ee:	b.n	4530a <error@@Base+0x15e06>
   453f0:	mvn.w	r5, #50	; 0x32
   453f4:	b.n	4530a <error@@Base+0x15e06>
   453f6:	mov	r5, r0
   453f8:	b.n	4530a <error@@Base+0x15e06>
   453fa:	blx	620c <__stack_chk_fail@plt>
   453fe:	nop
   45400:	lsls	r0, r6, #22
   45402:	movs	r5, r0
   45404:	lsls	r4, r3, #25
   45406:	movs	r0, r0
   45408:	lsls	r2, r6, #21
   4540a:	movs	r5, r0
   4540c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45410:	sub	sp, #12
   45412:	mov	r4, r0
   45414:	str	r0, [sp, #4]
   45416:	ldr	r0, [r0, #24]
   45418:	blx	5904 <free@plt+0x4>
   4541c:	ldr	r3, [r4, #28]
   4541e:	cbz	r3, 45450 <error@@Base+0x15f4c>
   45420:	mov	r4, r3
   45422:	ldr	r3, [r3, #8]
   45424:	cmp	r3, #0
   45426:	bne.n	45420 <error@@Base+0x15f1c>
   45428:	ldr	r3, [sp, #4]
   4542a:	add.w	r6, r3, #28
   4542e:	mov	r0, r4
   45430:	mov	r5, r4
   45432:	bl	44ec0 <error@@Base+0x159bc>
   45436:	mov	r1, r5
   45438:	mov	r4, r0
   4543a:	mov	r0, r6
   4543c:	bl	44c38 <error@@Base+0x15734>
   45440:	ldr	r0, [r5, #0]
   45442:	blx	5904 <free@plt+0x4>
   45446:	mov	r0, r5
   45448:	blx	5904 <free@plt+0x4>
   4544c:	cmp	r4, #0
   4544e:	bne.n	4542e <error@@Base+0x15f2a>
   45450:	ldr	r3, [sp, #4]
   45452:	ldr	r3, [r3, #32]
   45454:	cbz	r3, 45486 <error@@Base+0x15f82>
   45456:	mov	r4, r3
   45458:	ldr	r3, [r3, #8]
   4545a:	cmp	r3, #0
   4545c:	bne.n	45456 <error@@Base+0x15f52>
   4545e:	ldr	r3, [sp, #4]
   45460:	add.w	r6, r3, #32
   45464:	mov	r0, r4
   45466:	mov	r5, r4
   45468:	bl	44ec0 <error@@Base+0x159bc>
   4546c:	mov	r1, r5
   4546e:	mov	r4, r0
   45470:	mov	r0, r6
   45472:	bl	44c38 <error@@Base+0x15734>
   45476:	ldr	r0, [r5, #0]
   45478:	blx	5904 <free@plt+0x4>
   4547c:	mov	r0, r5
   4547e:	blx	5904 <free@plt+0x4>
   45482:	cmp	r4, #0
   45484:	bne.n	45464 <error@@Base+0x15f60>
   45486:	ldr	r3, [sp, #4]
   45488:	ldr	r3, [r3, #36]	; 0x24
   4548a:	cbz	r3, 454bc <error@@Base+0x15fb8>
   4548c:	mov	r4, r3
   4548e:	ldr	r3, [r3, #8]
   45490:	cmp	r3, #0
   45492:	bne.n	4548c <error@@Base+0x15f88>
   45494:	ldr	r3, [sp, #4]
   45496:	add.w	r6, r3, #36	; 0x24
   4549a:	mov	r0, r4
   4549c:	mov	r5, r4
   4549e:	bl	44ec0 <error@@Base+0x159bc>
   454a2:	mov	r1, r5
   454a4:	mov	r4, r0
   454a6:	mov	r0, r6
   454a8:	bl	44c38 <error@@Base+0x15734>
   454ac:	ldr	r0, [r5, #0]
   454ae:	blx	5904 <free@plt+0x4>
   454b2:	mov	r0, r5
   454b4:	blx	5904 <free@plt+0x4>
   454b8:	cmp	r4, #0
   454ba:	bne.n	4549a <error@@Base+0x15f96>
   454bc:	ldr	r3, [sp, #4]
   454be:	ldr	r7, [r3, #40]	; 0x28
   454c0:	cmp	r7, #0
   454c2:	beq.w	455d4 <error@@Base+0x160d0>
   454c6:	mov	r8, r7
   454c8:	ldr	r7, [r7, #12]
   454ca:	ldr.w	r3, [r8, #16]
   454ce:	cmp	r7, #0
   454d0:	beq.w	4578a <error@@Base+0x16286>
   454d4:	str	r3, [r7, #16]
   454d6:	ldrd	r2, r3, [r8, #12]
   454da:	str	r2, [r3, #0]
   454dc:	ldr.w	r3, [r8, #4]
   454e0:	cbz	r3, 4550a <error@@Base+0x16006>
   454e2:	mov	r4, r3
   454e4:	ldr	r3, [r3, #16]
   454e6:	cmp	r3, #0
   454e8:	bne.n	454e2 <error@@Base+0x15fde>
   454ea:	add.w	r6, r8, #4
   454ee:	mov	r0, r4
   454f0:	mov	r5, r4
   454f2:	bl	44bd8 <error@@Base+0x156d4>
   454f6:	mov	r1, r5
   454f8:	mov	r4, r0
   454fa:	mov	r0, r6
   454fc:	bl	44950 <error@@Base+0x1544c>
   45500:	mov	r0, r5
   45502:	blx	5904 <free@plt+0x4>
   45506:	cmp	r4, #0
   45508:	bne.n	454ee <error@@Base+0x15fea>
   4550a:	ldr.w	r3, [r8, #8]
   4550e:	cmp	r3, #0
   45510:	beq.n	455c6 <error@@Base+0x160c2>
   45512:	mov	sl, r3
   45514:	ldr	r3, [r3, #4]
   45516:	cmp	r3, #0
   45518:	bne.n	45512 <error@@Base+0x1600e>
   4551a:	mov	r9, r3
   4551c:	str	r7, [sp, #0]
   4551e:	mov	r0, sl
   45520:	mov	r6, sl
   45522:	bl	44c08 <error@@Base+0x15704>
   45526:	ldr.w	r5, [sl, #4]
   4552a:	mov	sl, r0
   4552c:	cmp	r5, #0
   4552e:	beq.w	456d4 <error@@Base+0x161d0>
   45532:	ldr	r3, [r6, #8]
   45534:	cmp	r3, #0
   45536:	beq.w	456ec <error@@Base+0x161e8>
   4553a:	ldr	r7, [sp, #0]
   4553c:	mov	ip, r3
   4553e:	ldr	r3, [r3, #4]
   45540:	cmp	r3, #0
   45542:	bne.n	4553c <error@@Base+0x16038>
   45544:	ldrd	r5, r4, [ip, #8]
   45548:	ldr.w	lr, [ip, #16]
   4554c:	str	r7, [sp, #0]
   4554e:	cbz	r5, 45552 <error@@Base+0x1604e>
   45550:	str	r4, [r5, #12]
   45552:	cmp	r4, #0
   45554:	beq.w	45708 <error@@Base+0x16204>
   45558:	ldr	r3, [r4, #4]
   4555a:	cmp	ip, r3
   4555c:	ite	eq
   4555e:	streq	r5, [r4, #4]
   45560:	strne	r5, [r4, #8]
   45562:	adds	r3, r6, #4
   45564:	add.w	fp, ip, #4
   45568:	ldr.w	r7, [ip, #12]
   4556c:	ldmia	r3, {r0, r1, r2, r3}
   4556e:	cmp	r7, r6
   45570:	it	eq
   45572:	moveq	r4, ip
   45574:	stmia.w	fp, {r0, r1, r2, r3}
   45578:	ldr	r3, [r6, #12]
   4557a:	cmp	r3, #0
   4557c:	beq.w	4570e <error@@Base+0x1620a>
   45580:	ldr	r2, [r3, #4]
   45582:	cmp	r2, r6
   45584:	ite	eq
   45586:	streq.w	ip, [r3, #4]
   4558a:	strne.w	ip, [r3, #8]
   4558e:	ldr	r3, [r6, #4]
   45590:	str.w	ip, [r3, #12]
   45594:	ldr	r3, [r6, #8]
   45596:	cbz	r3, 4559c <error@@Base+0x16098>
   45598:	str.w	ip, [r3, #12]
   4559c:	cbz	r4, 455aa <error@@Base+0x160a6>
   4559e:	ldr	r7, [sp, #0]
   455a0:	mov	r3, r4
   455a2:	ldr	r3, [r3, #12]
   455a4:	cmp	r3, #0
   455a6:	bne.n	455a2 <error@@Base+0x1609e>
   455a8:	str	r7, [sp, #0]
   455aa:	ldr	r7, [sp, #0]
   455ac:	cmp.w	lr, #0
   455b0:	beq.n	455da <error@@Base+0x160d6>
   455b2:	ldr	r0, [r6, #0]
   455b4:	blx	5904 <free@plt+0x4>
   455b8:	mov	r0, r6
   455ba:	blx	5904 <free@plt+0x4>
   455be:	cmp.w	sl, #0
   455c2:	bne.n	4551e <error@@Base+0x1601a>
   455c4:	ldr	r7, [sp, #0]
   455c6:	ldr.w	r0, [r8]
   455ca:	bl	1ee18 <__read_chk@plt+0x183b4>
   455ce:	cmp	r7, #0
   455d0:	bne.w	454c6 <error@@Base+0x15fc2>
   455d4:	add	sp, #12
   455d6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   455da:	cbz	r5, 455e4 <error@@Base+0x160e0>
   455dc:	ldr	r3, [r5, #16]
   455de:	cmp	r3, #0
   455e0:	bne.w	45718 <error@@Base+0x16214>
   455e4:	ldr.w	r3, [r8, #8]
   455e8:	cmp	r5, r3
   455ea:	beq.w	45714 <error@@Base+0x16210>
   455ee:	ldr	r3, [r4, #4]
   455f0:	cmp	r3, r5
   455f2:	beq.n	4561e <error@@Base+0x1611a>
   455f4:	ldr	r1, [r3, #16]
   455f6:	cmp	r1, #1
   455f8:	beq.n	456aa <error@@Base+0x161a6>
   455fa:	ldr	r2, [r3, #4]
   455fc:	cbz	r2, 45606 <error@@Base+0x16102>
   455fe:	ldr	r1, [r2, #16]
   45600:	cmp	r1, #0
   45602:	bne.w	4571e <error@@Base+0x1621a>
   45606:	ldr	r1, [r3, #8]
   45608:	cbz	r1, 45612 <error@@Base+0x1610e>
   4560a:	ldr	r0, [r1, #16]
   4560c:	cmp	r0, #0
   4560e:	bne.w	45758 <error@@Base+0x16254>
   45612:	movs	r2, #1
   45614:	str	r2, [r3, #16]
   45616:	ldr	r3, [r4, #12]
   45618:	mov	r5, r4
   4561a:	mov	r4, r3
   4561c:	b.n	455da <error@@Base+0x160d6>
   4561e:	ldr	r3, [r4, #8]
   45620:	ldr	r1, [r3, #16]
   45622:	cmp	r1, #1
   45624:	beq.n	45680 <error@@Base+0x1617c>
   45626:	ldr	r2, [r3, #4]
   45628:	cbz	r2, 45632 <error@@Base+0x1612e>
   4562a:	ldr	r1, [r2, #16]
   4562c:	cmp	r1, #0
   4562e:	bne.w	45796 <error@@Base+0x16292>
   45632:	ldr	r2, [r3, #8]
   45634:	cmp	r2, #0
   45636:	beq.n	45612 <error@@Base+0x1610e>
   45638:	ldr	r2, [r2, #16]
   4563a:	cmp	r2, #0
   4563c:	beq.n	45612 <error@@Base+0x1610e>
   4563e:	str	r7, [sp, #0]
   45640:	ldr	r2, [r4, #16]
   45642:	str	r2, [r3, #16]
   45644:	str.w	r9, [r4, #16]
   45648:	ldr	r3, [r3, #8]
   4564a:	cbz	r3, 45650 <error@@Base+0x1614c>
   4564c:	str.w	r9, [r3, #16]
   45650:	ldr	r3, [r4, #8]
   45652:	ldr	r2, [r3, #4]
   45654:	str	r2, [r4, #8]
   45656:	cbz	r2, 4565a <error@@Base+0x16156>
   45658:	str	r4, [r2, #12]
   4565a:	ldr	r2, [r4, #12]
   4565c:	str	r2, [r3, #12]
   4565e:	cmp	r2, #0
   45660:	beq.w	457dc <error@@Base+0x162d8>
   45664:	ldr	r1, [r2, #4]
   45666:	cmp	r4, r1
   45668:	ite	eq
   4566a:	streq	r3, [r2, #4]
   4566c:	strne	r3, [r2, #8]
   4566e:	str	r4, [r3, #4]
   45670:	str	r3, [r4, #12]
   45672:	ldr.w	r3, [r8, #8]
   45676:	cmp	r3, #0
   45678:	beq.n	455b2 <error@@Base+0x160ae>
   4567a:	str.w	r9, [r3, #16]
   4567e:	b.n	455b2 <error@@Base+0x160ae>
   45680:	str.w	r9, [r3, #16]
   45684:	ldr	r2, [r4, #8]
   45686:	str	r1, [r4, #16]
   45688:	ldr	r3, [r2, #4]
   4568a:	str	r3, [r4, #8]
   4568c:	cbz	r3, 45690 <error@@Base+0x1618c>
   4568e:	str	r4, [r3, #12]
   45690:	ldr	r3, [r4, #12]
   45692:	str	r3, [r2, #12]
   45694:	cmp	r3, #0
   45696:	beq.n	456fc <error@@Base+0x161f8>
   45698:	ldr	r1, [r3, #4]
   4569a:	cmp	r4, r1
   4569c:	ite	eq
   4569e:	streq	r2, [r3, #4]
   456a0:	strne	r2, [r3, #8]
   456a2:	str	r4, [r2, #4]
   456a4:	str	r2, [r4, #12]
   456a6:	ldr	r3, [r4, #8]
   456a8:	b.n	45626 <error@@Base+0x16122>
   456aa:	str.w	r9, [r3, #16]
   456ae:	ldr	r2, [r4, #4]
   456b0:	str	r1, [r4, #16]
   456b2:	ldr	r3, [r2, #8]
   456b4:	str	r3, [r4, #4]
   456b6:	cbz	r3, 456ba <error@@Base+0x161b6>
   456b8:	str	r4, [r3, #12]
   456ba:	ldr	r3, [r4, #12]
   456bc:	str	r3, [r2, #12]
   456be:	cbz	r3, 45702 <error@@Base+0x161fe>
   456c0:	ldr	r1, [r4, #12]
   456c2:	ldr	r1, [r1, #4]
   456c4:	cmp	r4, r1
   456c6:	ite	eq
   456c8:	streq	r2, [r3, #4]
   456ca:	strne	r2, [r3, #8]
   456cc:	str	r4, [r2, #8]
   456ce:	str	r2, [r4, #12]
   456d0:	ldr	r3, [r4, #4]
   456d2:	b.n	455fa <error@@Base+0x160f6>
   456d4:	ldrd	r5, r4, [r6, #8]
   456d8:	ldr.w	lr, [r6, #16]
   456dc:	cbnz	r5, 456f0 <error@@Base+0x161ec>
   456de:	cbz	r4, 456f6 <error@@Base+0x161f2>
   456e0:	ldr	r3, [r4, #4]
   456e2:	cmp	r3, r6
   456e4:	ite	eq
   456e6:	streq	r5, [r4, #4]
   456e8:	strne	r5, [r4, #8]
   456ea:	b.n	455aa <error@@Base+0x160a6>
   456ec:	ldrd	r4, lr, [r6, #12]
   456f0:	str	r4, [r5, #12]
   456f2:	cmp	r4, #0
   456f4:	bne.n	456e0 <error@@Base+0x161dc>
   456f6:	str.w	r5, [r8, #8]
   456fa:	b.n	455aa <error@@Base+0x160a6>
   456fc:	str.w	r2, [r8, #8]
   45700:	b.n	456a2 <error@@Base+0x1619e>
   45702:	str.w	r2, [r8, #8]
   45706:	b.n	456cc <error@@Base+0x161c8>
   45708:	str.w	r5, [r8, #8]
   4570c:	b.n	45562 <error@@Base+0x1605e>
   4570e:	str.w	ip, [r8, #8]
   45712:	b.n	4558e <error@@Base+0x1608a>
   45714:	str	r7, [sp, #0]
   45716:	b.n	45676 <error@@Base+0x16172>
   45718:	mov	r3, r5
   4571a:	str	r7, [sp, #0]
   4571c:	b.n	4567a <error@@Base+0x16176>
   4571e:	str	r7, [sp, #0]
   45720:	ldr	r2, [r4, #16]
   45722:	str	r2, [r3, #16]
   45724:	str.w	r9, [r4, #16]
   45728:	ldr	r3, [r3, #4]
   4572a:	cbz	r3, 45730 <error@@Base+0x1622c>
   4572c:	str.w	r9, [r3, #16]
   45730:	ldr	r3, [r4, #4]
   45732:	ldr	r2, [r3, #8]
   45734:	str	r2, [r4, #4]
   45736:	cbz	r2, 4573a <error@@Base+0x16236>
   45738:	str	r4, [r2, #12]
   4573a:	ldr	r2, [r4, #12]
   4573c:	str	r2, [r3, #12]
   4573e:	cmp	r2, #0
   45740:	beq.n	45790 <error@@Base+0x1628c>
   45742:	ldr	r1, [r4, #12]
   45744:	ldr	r1, [r1, #4]
   45746:	cmp	r4, r1
   45748:	ite	eq
   4574a:	streq	r3, [r2, #4]
   4574c:	strne	r3, [r2, #8]
   4574e:	str	r4, [r3, #8]
   45750:	str	r3, [r4, #12]
   45752:	ldr.w	r3, [r8, #8]
   45756:	b.n	45676 <error@@Base+0x16172>
   45758:	str	r7, [sp, #0]
   4575a:	cmp	r2, #0
   4575c:	bne.n	457ce <error@@Base+0x162ca>
   4575e:	str.w	r9, [r1, #16]
   45762:	movs	r1, #1
   45764:	ldr	r2, [r3, #8]
   45766:	str	r1, [r3, #16]
   45768:	ldr	r1, [r2, #4]
   4576a:	str	r1, [r3, #8]
   4576c:	cbz	r1, 45770 <error@@Base+0x1626c>
   4576e:	str	r3, [r1, #12]
   45770:	ldr	r1, [r3, #12]
   45772:	str	r1, [r2, #12]
   45774:	cmp	r1, #0
   45776:	beq.n	457d6 <error@@Base+0x162d2>
   45778:	ldr	r0, [r1, #4]
   4577a:	cmp	r3, r0
   4577c:	ite	eq
   4577e:	streq	r2, [r1, #4]
   45780:	strne	r2, [r1, #8]
   45782:	str	r3, [r2, #4]
   45784:	str	r2, [r3, #12]
   45786:	ldr	r3, [r4, #4]
   45788:	b.n	45720 <error@@Base+0x1621c>
   4578a:	ldr	r2, [sp, #4]
   4578c:	str	r3, [r2, #44]	; 0x2c
   4578e:	b.n	454d6 <error@@Base+0x15fd2>
   45790:	str.w	r3, [r8, #8]
   45794:	b.n	4574e <error@@Base+0x1624a>
   45796:	ldr	r1, [r3, #8]
   45798:	str	r7, [sp, #0]
   4579a:	cbz	r1, 457a4 <error@@Base+0x162a0>
   4579c:	ldr	r1, [r1, #16]
   4579e:	cmp	r1, #0
   457a0:	bne.w	45640 <error@@Base+0x1613c>
   457a4:	str.w	r9, [r2, #16]
   457a8:	movs	r1, #1
   457aa:	ldr	r2, [r3, #4]
   457ac:	str	r1, [r3, #16]
   457ae:	ldr	r1, [r2, #8]
   457b0:	str	r1, [r3, #4]
   457b2:	cbz	r1, 457b6 <error@@Base+0x162b2>
   457b4:	str	r3, [r1, #12]
   457b6:	ldr	r1, [r3, #12]
   457b8:	str	r1, [r2, #12]
   457ba:	cbz	r1, 457e2 <error@@Base+0x162de>
   457bc:	ldr	r0, [r1, #4]
   457be:	cmp	r3, r0
   457c0:	ite	eq
   457c2:	streq	r2, [r1, #4]
   457c4:	strne	r2, [r1, #8]
   457c6:	str	r3, [r2, #8]
   457c8:	str	r2, [r3, #12]
   457ca:	ldr	r3, [r4, #8]
   457cc:	b.n	45640 <error@@Base+0x1613c>
   457ce:	ldr	r2, [r2, #16]
   457d0:	cmp	r2, #0
   457d2:	beq.n	4575e <error@@Base+0x1625a>
   457d4:	b.n	45720 <error@@Base+0x1621c>
   457d6:	str.w	r2, [r8, #8]
   457da:	b.n	45782 <error@@Base+0x1627e>
   457dc:	str.w	r3, [r8, #8]
   457e0:	b.n	4566e <error@@Base+0x1616a>
   457e2:	str.w	r2, [r8, #8]
   457e6:	b.n	457c6 <error@@Base+0x162c2>
   457e8:	push	{r3, lr}
   457ea:	movs	r1, #48	; 0x30
   457ec:	movs	r0, #1
   457ee:	blx	6460 <calloc@plt+0x4>
   457f2:	cbz	r0, 45804 <error@@Base+0x16300>
   457f4:	mov	r2, r0
   457f6:	movs	r3, #0
   457f8:	strd	r3, r3, [r0, #28]
   457fc:	str	r3, [r0, #36]	; 0x24
   457fe:	str.w	r3, [r2, #40]!
   45802:	str	r2, [r0, #44]	; 0x2c
   45804:	pop	{r3, pc}
   45806:	nop
   45808:	cbz	r0, 4580c <error@@Base+0x16308>
   4580a:	b.n	4540c <error@@Base+0x15f08>
   4580c:	bx	lr
   4580e:	nop
   45810:	strd	r2, r3, [r0]
   45814:	bx	lr
   45816:	nop
   45818:	push	{r3, r4, r5, lr}
   4581a:	mov	r5, r1
   4581c:	mov	r4, r0
   4581e:	ldr	r0, [r0, #24]
   45820:	blx	5904 <free@plt+0x4>
   45824:	mov	r0, r5
   45826:	blx	6a18 <strdup@plt+0x4>
   4582a:	cmp	r0, #0
   4582c:	str	r0, [r4, #24]
   4582e:	ite	eq
   45830:	mvneq.w	r0, #1
   45834:	movne	r0, #0
   45836:	pop	{r3, r4, r5, pc}
   45838:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4583c:	sub	sp, #76	; 0x4c
   4583e:	mov	r7, r3
   45840:	mov	r6, r2
   45842:	ldrd	r3, r4, [sp, #112]	; 0x70
   45846:	cmp	r4, r7
   45848:	ldr	r4, [pc, #940]	; (45bf8 <error@@Base+0x166f4>)
   4584a:	it	eq
   4584c:	cmpeq	r3, r2
   4584e:	add	r4, pc
   45850:	ite	cc
   45852:	movcc	r3, #1
   45854:	movcs	r3, #0
   45856:	orrs.w	r2, r6, r7
   4585a:	mov	r2, r1
   4585c:	ldr	r1, [pc, #924]	; (45bfc <error@@Base+0x166f8>)
   4585e:	it	eq
   45860:	moveq	r3, #1
   45862:	ldr	r1, [r4, r1]
   45864:	ldr	r1, [r1, #0]
   45866:	str	r1, [sp, #68]	; 0x44
   45868:	mov.w	r1, #0
   4586c:	cmp	r3, #0
   4586e:	bne.w	45be6 <error@@Base+0x166e2>
   45872:	movs	r1, #1
   45874:	add	r3, sp, #28
   45876:	str	r1, [sp, #0]
   45878:	add.w	r1, r0, #44	; 0x2c
   4587c:	adds	r0, #40	; 0x28
   4587e:	bl	44ef0 <error@@Base+0x159ec>
   45882:	mov	r5, r0
   45884:	cbz	r0, 458a0 <error@@Base+0x1639c>
   45886:	ldr	r2, [pc, #888]	; (45c00 <error@@Base+0x166fc>)
   45888:	ldr	r3, [pc, #880]	; (45bfc <error@@Base+0x166f8>)
   4588a:	add	r2, pc
   4588c:	ldr	r3, [r2, r3]
   4588e:	ldr	r2, [r3, #0]
   45890:	ldr	r3, [sp, #68]	; 0x44
   45892:	eors	r2, r3
   45894:	bne.w	45bec <error@@Base+0x166e8>
   45898:	mov	r0, r5
   4589a:	add	sp, #76	; 0x4c
   4589c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   458a0:	ldr.w	sl, [sp, #28]
   458a4:	ldrd	r2, r3, [sp, #112]	; 0x70
   458a8:	add.w	fp, sl, #4
   458ac:	str	r0, [sp, #48]	; 0x30
   458ae:	ldr.w	r4, [sl, #4]
   458b2:	strd	r6, r7, [sp, #32]
   458b6:	strd	r2, r3, [sp, #40]	; 0x28
   458ba:	strd	r0, r0, [sp, #52]	; 0x34
   458be:	str	r0, [sp, #60]	; 0x3c
   458c0:	cbz	r4, 458fe <error@@Base+0x163fa>
   458c2:	mov	ip, r0
   458c4:	ldrd	r2, r3, [r4]
   458c8:	ldrd	r0, r1, [sp, #112]	; 0x70
   458cc:	cmp	r1, r3
   458ce:	it	eq
   458d0:	cmpeq	r0, r2
   458d2:	bcc.n	458e0 <error@@Base+0x163dc>
   458d4:	ldrd	r0, r1, [r4, #8]
   458d8:	cmp	r1, r7
   458da:	it	eq
   458dc:	cmpeq	r0, r6
   458de:	bcs.n	4597e <error@@Base+0x1647a>
   458e0:	cmp	r7, r3
   458e2:	ldrd	r1, r0, [r4, #16]
   458e6:	it	eq
   458e8:	cmpeq	r6, r2
   458ea:	itet	cc
   458ec:	movcc	ip, r4
   458ee:	movcs	r4, r0
   458f0:	movcc	r4, r1
   458f2:	cmp	r4, #0
   458f4:	bne.n	458c4 <error@@Base+0x163c0>
   458f6:	cmp.w	ip, #0
   458fa:	bne.w	45b6a <error@@Base+0x16666>
   458fe:	movs	r0, #32
   45900:	blx	656c <malloc@plt>
   45904:	mov	r4, r0
   45906:	cmp	r0, #0
   45908:	beq.w	45bf0 <error@@Base+0x166ec>
   4590c:	add.w	lr, sp, #32
   45910:	mov	ip, r0
   45912:	ldmia.w	lr!, {r0, r1, r2, r3}
   45916:	stmia.w	ip!, {r0, r1, r2, r3}
   4591a:	ldmia.w	lr, {r0, r1, r2, r3}
   4591e:	stmia.w	ip, {r0, r1, r2, r3}
   45922:	ldr.w	ip, [sl, #4]
   45926:	cmp.w	ip, #0
   4592a:	beq.w	45bc4 <error@@Base+0x166c0>
   4592e:	vmov	s15, fp
   45932:	mov	lr, sl
   45934:	ldrd	sl, fp, [sp, #112]	; 0x70
   45938:	b.n	4595a <error@@Base+0x16456>
   4593a:	cmp	r7, r3
   4593c:	ldr.w	r0, [ip, #16]
   45940:	it	eq
   45942:	cmpeq	r6, r2
   45944:	ldr.w	r2, [ip, #20]
   45948:	itet	cc
   4594a:	movcc	r2, r0
   4594c:	movcs	r1, #1
   4594e:	movcc.w	r1, #4294967295	; 0xffffffff
   45952:	cmp	r2, #0
   45954:	beq.w	45a6a <error@@Base+0x16566>
   45958:	mov	ip, r2
   4595a:	ldrd	r2, r3, [ip]
   4595e:	cmp	fp, r3
   45960:	it	eq
   45962:	cmpeq	sl, r2
   45964:	bcc.n	4593a <error@@Base+0x16436>
   45966:	ldrd	r0, r1, [ip, #8]
   4596a:	cmp	r1, r7
   4596c:	it	eq
   4596e:	cmpeq	r0, r6
   45970:	bcc.n	4593a <error@@Base+0x16436>
   45972:	mov	r0, r4
   45974:	mov.w	r5, #4294967295	; 0xffffffff
   45978:	blx	5904 <free@plt+0x4>
   4597c:	b.n	45886 <error@@Base+0x16382>
   4597e:	strd	r0, r1, [sp, #8]
   45982:	cmp	r7, r3
   45984:	ldrd	r0, r1, [sp, #8]
   45988:	it	eq
   4598a:	cmpeq	r6, r2
   4598c:	ldrd	r2, r3, [sp, #112]	; 0x70
   45990:	it	cc
   45992:	strdcc	r6, r7, [r4]
   45996:	cmp	r1, r3
   45998:	it	eq
   4599a:	cmpeq	r0, r2
   4599c:	itt	cc
   4599e:	strdcc	r2, r3, [r4, #8]
   459a2:	movcc	r7, fp
   459a4:	bcs.w	45be2 <error@@Base+0x166de>
   459a8:	ldr	r3, [r4, #16]
   459aa:	cbz	r3, 459f6 <error@@Base+0x164f2>
   459ac:	mov	r6, r3
   459ae:	ldr	r3, [r3, #20]
   459b0:	cmp	r3, #0
   459b2:	bne.n	459ac <error@@Base+0x164a8>
   459b4:	ldrd	r0, r1, [r4]
   459b8:	orrs.w	r3, r0, r1
   459bc:	beq.n	459e2 <error@@Base+0x164de>
   459be:	adds.w	sl, r0, #4294967295	; 0xffffffff
   459c2:	ldrd	r2, r3, [r6, #8]
   459c6:	adc.w	fp, r1, #4294967295	; 0xffffffff
   459ca:	cmp	r3, fp
   459cc:	it	eq
   459ce:	cmpeq	r2, sl
   459d0:	bcc.n	45a16 <error@@Base+0x16512>
   459d2:	ldrd	r2, r3, [r6]
   459d6:	cmp	r3, r1
   459d8:	it	eq
   459da:	cmpeq	r2, r0
   459dc:	it	cc
   459de:	strdcc	r2, r3, [r4]
   459e2:	mov	r1, r6
   459e4:	mov	r0, r7
   459e6:	bl	44950 <error@@Base+0x1544c>
   459ea:	mov	r0, r6
   459ec:	blx	5904 <free@plt+0x4>
   459f0:	ldr	r3, [r4, #16]
   459f2:	cmp	r3, #0
   459f4:	bne.n	459ac <error@@Base+0x164a8>
   459f6:	ldr	r6, [r4, #24]
   459f8:	cbz	r6, 45a16 <error@@Base+0x16512>
   459fa:	ldr	r3, [r6, #20]
   459fc:	cmp	r4, r3
   459fe:	it	ne
   45a00:	movne	r2, r4
   45a02:	bne.n	45a0e <error@@Base+0x1650a>
   45a04:	b.n	459b4 <error@@Base+0x164b0>
   45a06:	ldr	r3, [r6, #24]
   45a08:	mov	r2, r6
   45a0a:	cbz	r3, 45a16 <error@@Base+0x16512>
   45a0c:	mov	r6, r3
   45a0e:	ldr	r3, [r6, #16]
   45a10:	cmp	r3, r2
   45a12:	beq.n	45a06 <error@@Base+0x16502>
   45a14:	b.n	459b4 <error@@Base+0x164b0>
   45a16:	mov	fp, r7
   45a18:	b.n	45a5c <error@@Base+0x16558>
   45a1a:	ldrd	r2, r3, [r4, #8]
   45a1e:	adds	r1, r3, #1
   45a20:	it	eq
   45a22:	cmpeq.w	r2, #4294967295	; 0xffffffff
   45a26:	beq.n	45a4e <error@@Base+0x1654a>
   45a28:	adds.w	r8, r2, #1
   45a2c:	ldrd	r6, r7, [sl]
   45a30:	adc.w	r9, r3, #0
   45a34:	cmp	r9, r7
   45a36:	it	eq
   45a38:	cmpeq	r8, r6
   45a3a:	bcc.w	45886 <error@@Base+0x16382>
   45a3e:	ldrd	r6, r7, [sl, #8]
   45a42:	cmp	r3, r7
   45a44:	it	eq
   45a46:	cmpeq	r2, r6
   45a48:	it	cc
   45a4a:	strdcc	r6, r7, [r4, #8]
   45a4e:	mov	r1, sl
   45a50:	mov	r0, fp
   45a52:	bl	44950 <error@@Base+0x1544c>
   45a56:	mov	r0, sl
   45a58:	blx	5904 <free@plt+0x4>
   45a5c:	mov	r0, r4
   45a5e:	bl	44bd8 <error@@Base+0x156d4>
   45a62:	mov	sl, r0
   45a64:	cmp	r0, #0
   45a66:	bne.n	45a1a <error@@Base+0x16516>
   45a68:	b.n	45886 <error@@Base+0x16382>
   45a6a:	vmov	fp, s15
   45a6e:	mov	sl, lr
   45a70:	adds	r1, #1
   45a72:	str.w	ip, [r4, #24]
   45a76:	strd	r2, r2, [r4, #16]
   45a7a:	mov.w	r3, #1
   45a7e:	str	r3, [r4, #28]
   45a80:	ite	ne
   45a82:	strne.w	r4, [ip, #20]
   45a86:	streq.w	r4, [ip, #16]
   45a8a:	ldr	r7, [r4, #24]
   45a8c:	mov	r2, r4
   45a8e:	movs	r1, #0
   45a90:	movs	r6, #1
   45a92:	mov	lr, r4
   45a94:	cbnz	r7, 45ad2 <error@@Base+0x165ce>
   45a96:	b.n	45b20 <error@@Base+0x1661c>
   45a98:	cbz	r0, 45aa4 <error@@Base+0x165a0>
   45a9a:	ldr.w	ip, [r0, #28]
   45a9e:	cmp.w	ip, #1
   45aa2:	beq.n	45b58 <error@@Base+0x16654>
   45aa4:	ldr	r0, [r7, #16]
   45aa6:	cmp	r0, r2
   45aa8:	beq.n	45b2c <error@@Base+0x16628>
   45aaa:	str	r1, [r7, #28]
   45aac:	ldr	r7, [r3, #20]
   45aae:	str	r6, [r3, #28]
   45ab0:	ldr	r0, [r7, #16]
   45ab2:	str	r0, [r3, #20]
   45ab4:	cbz	r0, 45ab8 <error@@Base+0x165b4>
   45ab6:	str	r3, [r0, #24]
   45ab8:	ldr	r0, [r3, #24]
   45aba:	str	r0, [r7, #24]
   45abc:	cmp	r0, #0
   45abe:	beq.n	45b52 <error@@Base+0x1664e>
   45ac0:	ldr	r4, [r0, #16]
   45ac2:	cmp	r3, r4
   45ac4:	ite	eq
   45ac6:	streq	r7, [r0, #16]
   45ac8:	strne	r7, [r0, #20]
   45aca:	str	r3, [r7, #16]
   45acc:	str	r7, [r3, #24]
   45ace:	ldr	r7, [r2, #24]
   45ad0:	cbz	r7, 45b1e <error@@Base+0x1661a>
   45ad2:	ldr	r3, [r7, #28]
   45ad4:	cmp	r3, #1
   45ad6:	bne.n	45b1e <error@@Base+0x1661a>
   45ad8:	ldr	r3, [r7, #24]
   45ada:	ldr	r0, [r3, #16]
   45adc:	cmp	r0, r7
   45ade:	bne.n	45a98 <error@@Base+0x16594>
   45ae0:	ldr	r0, [r3, #20]
   45ae2:	cbz	r0, 45aee <error@@Base+0x165ea>
   45ae4:	ldr.w	ip, [r0, #28]
   45ae8:	cmp.w	ip, #1
   45aec:	beq.n	45b58 <error@@Base+0x16654>
   45aee:	ldr	r0, [r7, #20]
   45af0:	cmp	r0, r2
   45af2:	beq.n	45b9a <error@@Base+0x16696>
   45af4:	str	r1, [r7, #28]
   45af6:	ldr	r7, [r3, #16]
   45af8:	str	r6, [r3, #28]
   45afa:	ldr	r0, [r7, #20]
   45afc:	str	r0, [r3, #16]
   45afe:	cbz	r0, 45b02 <error@@Base+0x165fe>
   45b00:	str	r3, [r0, #24]
   45b02:	ldr	r0, [r3, #24]
   45b04:	str	r0, [r7, #24]
   45b06:	cmp	r0, #0
   45b08:	beq.n	45b94 <error@@Base+0x16690>
   45b0a:	ldr	r4, [r0, #16]
   45b0c:	cmp	r3, r4
   45b0e:	ite	eq
   45b10:	streq	r7, [r0, #16]
   45b12:	strne	r7, [r0, #20]
   45b14:	str	r3, [r7, #20]
   45b16:	str	r7, [r3, #24]
   45b18:	ldr	r7, [r2, #24]
   45b1a:	cmp	r7, #0
   45b1c:	bne.n	45ad2 <error@@Base+0x165ce>
   45b1e:	mov	r4, lr
   45b20:	ldr.w	r3, [sl, #4]
   45b24:	movs	r2, #0
   45b26:	mov	r7, fp
   45b28:	str	r2, [r3, #28]
   45b2a:	b.n	459a8 <error@@Base+0x164a4>
   45b2c:	ldr	r0, [r2, #20]
   45b2e:	str	r0, [r7, #16]
   45b30:	cmp	r0, #0
   45b32:	beq.n	45bbe <error@@Base+0x166ba>
   45b34:	str	r7, [r0, #24]
   45b36:	ldr	r0, [r7, #24]
   45b38:	str	r0, [r2, #24]
   45b3a:	cbz	r0, 45b64 <error@@Base+0x16660>
   45b3c:	ldr	r4, [r0, #16]
   45b3e:	cmp	r4, r7
   45b40:	ite	eq
   45b42:	streq	r2, [r0, #16]
   45b44:	strne	r2, [r0, #20]
   45b46:	mov	r0, r2
   45b48:	str	r7, [r2, #20]
   45b4a:	str	r2, [r7, #24]
   45b4c:	mov	r2, r7
   45b4e:	mov	r7, r0
   45b50:	b.n	45aaa <error@@Base+0x165a6>
   45b52:	str.w	r7, [sl, #4]
   45b56:	b.n	45aca <error@@Base+0x165c6>
   45b58:	str	r1, [r0, #28]
   45b5a:	mov	r2, r3
   45b5c:	str	r1, [r7, #28]
   45b5e:	str.w	ip, [r3, #28]
   45b62:	b.n	45ace <error@@Base+0x165ca>
   45b64:	str.w	r2, [sl, #4]
   45b68:	b.n	45b46 <error@@Base+0x16642>
   45b6a:	ldrd	r3, r4, [ip, #8]
   45b6e:	cmp	r4, r7
   45b70:	it	eq
   45b72:	cmpeq	r3, r6
   45b74:	strd	r3, r4, [sp, #8]
   45b78:	bcc.w	458fe <error@@Base+0x163fa>
   45b7c:	ldrd	r2, r3, [ip]
   45b80:	ldrd	r0, r1, [sp, #112]	; 0x70
   45b84:	cmp	r1, r3
   45b86:	it	eq
   45b88:	cmpeq	r0, r2
   45b8a:	it	cs
   45b8c:	movcs	r4, ip
   45b8e:	bcc.w	458fe <error@@Base+0x163fa>
   45b92:	b.n	45982 <error@@Base+0x1647e>
   45b94:	str.w	r7, [sl, #4]
   45b98:	b.n	45b14 <error@@Base+0x16610>
   45b9a:	ldr	r0, [r2, #16]
   45b9c:	str	r0, [r7, #20]
   45b9e:	cbz	r0, 45bdc <error@@Base+0x166d8>
   45ba0:	str	r7, [r0, #24]
   45ba2:	ldr	r0, [r7, #24]
   45ba4:	str	r0, [r2, #24]
   45ba6:	cbz	r0, 45bd6 <error@@Base+0x166d2>
   45ba8:	ldr	r4, [r0, #16]
   45baa:	cmp	r4, r7
   45bac:	ite	eq
   45bae:	streq	r2, [r0, #16]
   45bb0:	strne	r2, [r0, #20]
   45bb2:	mov	r0, r2
   45bb4:	str	r7, [r2, #16]
   45bb6:	str	r2, [r7, #24]
   45bb8:	mov	r2, r7
   45bba:	mov	r7, r0
   45bbc:	b.n	45af4 <error@@Base+0x165f0>
   45bbe:	mov	r0, r3
   45bc0:	str	r3, [r2, #24]
   45bc2:	b.n	45b3c <error@@Base+0x16638>
   45bc4:	movs	r3, #1
   45bc6:	str.w	ip, [r4, #24]
   45bca:	strd	ip, ip, [r4, #16]
   45bce:	str	r3, [r4, #28]
   45bd0:	str.w	r4, [sl, #4]
   45bd4:	b.n	45a8a <error@@Base+0x16586>
   45bd6:	str.w	r2, [sl, #4]
   45bda:	b.n	45bb2 <error@@Base+0x166ae>
   45bdc:	mov	r0, r3
   45bde:	str	r3, [r2, #24]
   45be0:	b.n	45ba8 <error@@Base+0x166a4>
   45be2:	mov	r7, fp
   45be4:	b.n	459a8 <error@@Base+0x164a4>
   45be6:	mvn.w	r5, #9
   45bea:	b.n	45886 <error@@Base+0x16382>
   45bec:	blx	620c <__stack_chk_fail@plt>
   45bf0:	mvn.w	r5, #1
   45bf4:	b.n	45886 <error@@Base+0x16382>
   45bf6:	nop
   45bf8:	movs	r2, r6
   45bfa:	movs	r5, r0
   45bfc:	lsls	r4, r3, #25
   45bfe:	movs	r0, r0
   45c00:	vaddl.u<illegal width 64>	q8, d6, d4
   45c04:	push	{r4, r5, lr}
   45c06:	sub	sp, #12
   45c08:	mov	r4, r2
   45c0a:	mov	r5, r3
   45c0c:	strd	r4, r5, [sp]
   45c10:	bl	45838 <error@@Base+0x16334>
   45c14:	add	sp, #12
   45c16:	pop	{r4, r5, pc}
   45c18:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   45c1c:	sub	sp, #20
   45c1e:	ldr	r5, [pc, #472]	; (45df8 <error@@Base+0x168f4>)
   45c20:	mov	r3, r1
   45c22:	ldr	r4, [pc, #472]	; (45dfc <error@@Base+0x168f8>)
   45c24:	mov.w	r9, #1
   45c28:	add	r5, pc
   45c2a:	str.w	r9, [sp]
   45c2e:	add.w	r1, r0, #44	; 0x2c
   45c32:	mov	r6, r2
   45c34:	ldr	r4, [r5, r4]
   45c36:	mov	r2, r3
   45c38:	adds	r0, #40	; 0x28
   45c3a:	add	r3, sp, #8
   45c3c:	ldr	r4, [r4, #0]
   45c3e:	str	r4, [sp, #12]
   45c40:	mov.w	r4, #0
   45c44:	bl	44ef0 <error@@Base+0x159ec>
   45c48:	mov	r5, r0
   45c4a:	cbz	r0, 45c66 <error@@Base+0x16762>
   45c4c:	ldr	r2, [pc, #432]	; (45e00 <error@@Base+0x168fc>)
   45c4e:	ldr	r3, [pc, #428]	; (45dfc <error@@Base+0x168f8>)
   45c50:	add	r2, pc
   45c52:	ldr	r3, [r2, r3]
   45c54:	ldr	r2, [r3, #0]
   45c56:	ldr	r3, [sp, #12]
   45c58:	eors	r2, r3
   45c5a:	bne.w	45df2 <error@@Base+0x168ee>
   45c5e:	mov	r0, r5
   45c60:	add	sp, #20
   45c62:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   45c66:	movs	r1, #20
   45c68:	mov	r0, r9
   45c6a:	blx	6460 <calloc@plt+0x4>
   45c6e:	mov	r4, r0
   45c70:	cmp	r0, #0
   45c72:	beq.w	45de6 <error@@Base+0x168e2>
   45c76:	mov	r0, r6
   45c78:	blx	6a18 <strdup@plt+0x4>
   45c7c:	mov	r8, r0
   45c7e:	str	r0, [r4, #0]
   45c80:	cmp	r0, #0
   45c82:	beq.w	45de6 <error@@Base+0x168e2>
   45c86:	ldr	r7, [sp, #8]
   45c88:	ldr	r6, [r7, #8]
   45c8a:	cmp	r6, #0
   45c8c:	beq.w	45dd4 <error@@Base+0x168d0>
   45c90:	ldr	r1, [r6, #0]
   45c92:	mov	r0, r8
   45c94:	blx	66f4 <strcmp@plt+0x4>
   45c98:	subs	r2, r0, #0
   45c9a:	it	lt
   45c9c:	ldrlt	r3, [r6, #4]
   45c9e:	blt.n	45ca4 <error@@Base+0x167a0>
   45ca0:	beq.n	45d8c <error@@Base+0x16888>
   45ca2:	ldr	r3, [r6, #8]
   45ca4:	cbz	r3, 45caa <error@@Base+0x167a6>
   45ca6:	mov	r6, r3
   45ca8:	b.n	45c90 <error@@Base+0x1678c>
   45caa:	cmp	r2, #0
   45cac:	str	r6, [r4, #12]
   45cae:	strd	r3, r3, [r4, #4]
   45cb2:	mov.w	r1, #1
   45cb6:	str	r1, [r4, #16]
   45cb8:	ite	ge
   45cba:	strge	r4, [r6, #8]
   45cbc:	strlt	r4, [r6, #4]
   45cbe:	ldr	r2, [r4, #12]
   45cc0:	cmp	r2, #0
   45cc2:	beq.n	45d4e <error@@Base+0x1684a>
   45cc4:	movs	r0, #0
   45cc6:	mov.w	ip, #1
   45cca:	b.n	45d04 <error@@Base+0x16800>
   45ccc:	cbz	r1, 45cd4 <error@@Base+0x167d0>
   45cce:	ldr	r6, [r1, #16]
   45cd0:	cmp	r6, #1
   45cd2:	beq.n	45d82 <error@@Base+0x1687e>
   45cd4:	ldr	r1, [r2, #4]
   45cd6:	cmp	r1, r4
   45cd8:	beq.n	45d56 <error@@Base+0x16852>
   45cda:	str	r0, [r2, #16]
   45cdc:	ldr	r2, [r3, #8]
   45cde:	str.w	ip, [r3, #16]
   45ce2:	ldr	r1, [r2, #4]
   45ce4:	str	r1, [r3, #8]
   45ce6:	cbz	r1, 45cea <error@@Base+0x167e6>
   45ce8:	str	r3, [r1, #12]
   45cea:	ldr	r1, [r3, #12]
   45cec:	str	r1, [r2, #12]
   45cee:	cmp	r1, #0
   45cf0:	beq.n	45d7e <error@@Base+0x1687a>
   45cf2:	ldr	r6, [r1, #4]
   45cf4:	cmp	r3, r6
   45cf6:	ite	eq
   45cf8:	streq	r2, [r1, #4]
   45cfa:	strne	r2, [r1, #8]
   45cfc:	str	r3, [r2, #4]
   45cfe:	str	r2, [r3, #12]
   45d00:	ldr	r2, [r4, #12]
   45d02:	cbz	r2, 45d4e <error@@Base+0x1684a>
   45d04:	ldr	r3, [r2, #16]
   45d06:	cmp	r3, #1
   45d08:	bne.n	45d4e <error@@Base+0x1684a>
   45d0a:	ldr	r3, [r2, #12]
   45d0c:	ldr	r1, [r3, #4]
   45d0e:	cmp	r1, r2
   45d10:	bne.n	45ccc <error@@Base+0x167c8>
   45d12:	ldr	r1, [r3, #8]
   45d14:	cbz	r1, 45d1c <error@@Base+0x16818>
   45d16:	ldr	r6, [r1, #16]
   45d18:	cmp	r6, #1
   45d1a:	beq.n	45d82 <error@@Base+0x1687e>
   45d1c:	ldr	r1, [r2, #8]
   45d1e:	cmp	r1, r4
   45d20:	beq.n	45d9c <error@@Base+0x16898>
   45d22:	str	r0, [r2, #16]
   45d24:	ldr	r2, [r3, #4]
   45d26:	str.w	ip, [r3, #16]
   45d2a:	ldr	r1, [r2, #8]
   45d2c:	str	r1, [r3, #4]
   45d2e:	cbz	r1, 45d32 <error@@Base+0x1682e>
   45d30:	str	r3, [r1, #12]
   45d32:	ldr	r6, [r3, #12]
   45d34:	str	r6, [r2, #12]
   45d36:	cmp	r6, #0
   45d38:	beq.n	45dc0 <error@@Base+0x168bc>
   45d3a:	ldr	r1, [r6, #4]
   45d3c:	cmp	r3, r1
   45d3e:	ite	eq
   45d40:	streq	r2, [r6, #4]
   45d42:	strne	r2, [r6, #8]
   45d44:	str	r3, [r2, #8]
   45d46:	str	r2, [r3, #12]
   45d48:	ldr	r2, [r4, #12]
   45d4a:	cmp	r2, #0
   45d4c:	bne.n	45d04 <error@@Base+0x16800>
   45d4e:	ldr	r3, [r7, #8]
   45d50:	movs	r2, #0
   45d52:	str	r2, [r3, #16]
   45d54:	b.n	45c4c <error@@Base+0x16748>
   45d56:	ldr	r1, [r4, #8]
   45d58:	str	r1, [r2, #4]
   45d5a:	cmp	r1, #0
   45d5c:	beq.n	45dce <error@@Base+0x168ca>
   45d5e:	str	r2, [r1, #12]
   45d60:	ldr	r6, [r2, #12]
   45d62:	str	r6, [r4, #12]
   45d64:	cmp	r6, #0
   45d66:	beq.n	45dc4 <error@@Base+0x168c0>
   45d68:	ldr	r1, [r6, #4]
   45d6a:	cmp	r1, r2
   45d6c:	ite	eq
   45d6e:	streq	r4, [r6, #4]
   45d70:	strne	r4, [r6, #8]
   45d72:	mov	r1, r4
   45d74:	str	r2, [r4, #8]
   45d76:	str	r4, [r2, #12]
   45d78:	mov	r4, r2
   45d7a:	mov	r2, r1
   45d7c:	b.n	45cda <error@@Base+0x167d6>
   45d7e:	str	r2, [r7, #8]
   45d80:	b.n	45cfc <error@@Base+0x167f8>
   45d82:	str	r0, [r1, #16]
   45d84:	mov	r4, r3
   45d86:	str	r0, [r2, #16]
   45d88:	str	r6, [r3, #16]
   45d8a:	b.n	45d00 <error@@Base+0x167fc>
   45d8c:	mov	r0, r8
   45d8e:	mov	r5, r2
   45d90:	blx	5904 <free@plt+0x4>
   45d94:	mov	r0, r4
   45d96:	blx	5904 <free@plt+0x4>
   45d9a:	b.n	45c4c <error@@Base+0x16748>
   45d9c:	ldr	r1, [r4, #4]
   45d9e:	str	r1, [r2, #8]
   45da0:	cbz	r1, 45dc8 <error@@Base+0x168c4>
   45da2:	str	r2, [r1, #12]
   45da4:	ldr	r6, [r2, #12]
   45da6:	str	r6, [r4, #12]
   45da8:	cbz	r6, 45de2 <error@@Base+0x168de>
   45daa:	ldr	r1, [r6, #4]
   45dac:	cmp	r1, r2
   45dae:	ite	eq
   45db0:	streq	r4, [r6, #4]
   45db2:	strne	r4, [r6, #8]
   45db4:	mov	r1, r4
   45db6:	str	r2, [r4, #4]
   45db8:	str	r4, [r2, #12]
   45dba:	mov	r4, r2
   45dbc:	mov	r2, r1
   45dbe:	b.n	45d22 <error@@Base+0x1681e>
   45dc0:	str	r2, [r7, #8]
   45dc2:	b.n	45d44 <error@@Base+0x16840>
   45dc4:	str	r4, [r7, #8]
   45dc6:	b.n	45d72 <error@@Base+0x1686e>
   45dc8:	mov	r6, r3
   45dca:	str	r3, [r4, #12]
   45dcc:	b.n	45daa <error@@Base+0x168a6>
   45dce:	mov	r6, r3
   45dd0:	str	r3, [r4, #12]
   45dd2:	b.n	45d68 <error@@Base+0x16864>
   45dd4:	strd	r5, r5, [r4, #8]
   45dd8:	str	r5, [r4, #4]
   45dda:	str.w	r9, [r4, #16]
   45dde:	str	r4, [r7, #8]
   45de0:	b.n	45cbe <error@@Base+0x167ba>
   45de2:	str	r4, [r7, #8]
   45de4:	b.n	45db4 <error@@Base+0x168b0>
   45de6:	mov	r0, r4
   45de8:	mvn.w	r5, #1
   45dec:	blx	5904 <free@plt+0x4>
   45df0:	b.n	45c4c <error@@Base+0x16748>
   45df2:	blx	620c <__stack_chk_fail@plt>
   45df6:	nop
   45df8:	mrrc2	0, 0, r0, r8, cr4
   45dfc:	lsls	r4, r3, #25
   45dfe:	movs	r0, r0
   45e00:	ldc2	0, cr0, [r0], #-16
   45e04:	ldr	r2, [pc, #92]	; (45e64 <error@@Base+0x16960>)
   45e06:	ldr	r3, [pc, #96]	; (45e68 <error@@Base+0x16964>)
   45e08:	add	r2, pc
   45e0a:	push	{r4, r5, lr}
   45e0c:	mov	r5, r0
   45e0e:	ldr	r3, [r2, r3]
   45e10:	sub	sp, #20
   45e12:	mov	r0, r1
   45e14:	mov	r4, r1
   45e16:	ldr	r3, [r3, #0]
   45e18:	str	r3, [sp, #12]
   45e1a:	mov.w	r3, #0
   45e1e:	bl	1e8e4 <__read_chk@plt+0x17e80>
   45e22:	ldr	r1, [pc, #72]	; (45e6c <error@@Base+0x16968>)
   45e24:	add	r1, pc
   45e26:	adds	r1, #16
   45e28:	mov	r2, r0
   45e2a:	ldr	r0, [pc, #68]	; (45e70 <error@@Base+0x1696c>)
   45e2c:	add	r0, pc
   45e2e:	bl	2f6e0 <error@@Base+0x1dc>
   45e32:	add	r2, sp, #8
   45e34:	add	r1, sp, #4
   45e36:	mov	r0, r4
   45e38:	bl	44890 <error@@Base+0x1538c>
   45e3c:	cbnz	r0, 45e4a <error@@Base+0x16946>
   45e3e:	ldrd	r1, r2, [sp, #4]
   45e42:	add.w	r0, r5, #28
   45e46:	bl	45014 <error@@Base+0x15b10>
   45e4a:	ldr	r2, [pc, #40]	; (45e74 <error@@Base+0x16970>)
   45e4c:	ldr	r3, [pc, #24]	; (45e68 <error@@Base+0x16964>)
   45e4e:	add	r2, pc
   45e50:	ldr	r3, [r2, r3]
   45e52:	ldr	r2, [r3, #0]
   45e54:	ldr	r3, [sp, #12]
   45e56:	eors	r2, r3
   45e58:	bne.n	45e5e <error@@Base+0x1695a>
   45e5a:	add	sp, #20
   45e5c:	pop	{r4, r5, pc}
   45e5e:	blx	620c <__stack_chk_fail@plt>
   45e62:	nop
   45e64:			; <UNDEFINED> instruction: 0xfa780004
   45e68:	lsls	r4, r3, #25
   45e6a:	movs	r0, r0
   45e6c:	lsls	r4, r3, #14
   45e6e:	movs	r2, r0
   45e70:	lsls	r0, r2, #5
   45e72:	movs	r2, r0
   45e74:			; <UNDEFINED> instruction: 0xfa320004
   45e78:	ldr	r3, [pc, #48]	; (45eac <error@@Base+0x169a8>)
   45e7a:	push	{r4, r5, r6, lr}
   45e7c:	mov	r5, r0
   45e7e:	ldr	r0, [pc, #48]	; (45eb0 <error@@Base+0x169ac>)
   45e80:	add	r3, pc
   45e82:	mov	r6, r1
   45e84:	add.w	r1, r3, #44	; 0x2c
   45e88:	add	r0, pc
   45e8a:	mov	r4, r2
   45e8c:	bl	2f6e0 <error@@Base+0x1dc>
   45e90:	cmp	r4, #20
   45e92:	bne.n	45ea4 <error@@Base+0x169a0>
   45e94:	add.w	r0, r5, #32
   45e98:	mov	r2, r4
   45e9a:	mov	r1, r6
   45e9c:	ldmia.w	sp!, {r4, r5, r6, lr}
   45ea0:	b.w	451a8 <error@@Base+0x15ca4>
   45ea4:	mvn.w	r0, #3
   45ea8:	pop	{r4, r5, r6, pc}
   45eaa:	nop
   45eac:	lsls	r0, r0, #13
   45eae:	movs	r2, r0
   45eb0:	lsls	r0, r1, #4
   45eb2:	movs	r2, r0
   45eb4:	ldr	r3, [pc, #48]	; (45ee8 <error@@Base+0x169e4>)
   45eb6:	push	{r4, r5, r6, lr}
   45eb8:	mov	r5, r0
   45eba:	ldr	r0, [pc, #48]	; (45eec <error@@Base+0x169e8>)
   45ebc:	add	r3, pc
   45ebe:	mov	r6, r1
   45ec0:	add.w	r1, r3, #68	; 0x44
   45ec4:	add	r0, pc
   45ec6:	mov	r4, r2
   45ec8:	bl	2f6e0 <error@@Base+0x1dc>
   45ecc:	cmp	r4, #32
   45ece:	bne.n	45ee0 <error@@Base+0x169dc>
   45ed0:	add.w	r0, r5, #36	; 0x24
   45ed4:	mov	r2, r4
   45ed6:	mov	r1, r6
   45ed8:	ldmia.w	sp!, {r4, r5, r6, lr}
   45edc:	b.w	451a8 <error@@Base+0x15ca4>
   45ee0:	mvn.w	r0, #3
   45ee4:	pop	{r4, r5, r6, pc}
   45ee6:	nop
   45ee8:	lsls	r4, r0, #12
   45eea:	movs	r2, r0
   45eec:	lsls	r0, r4, #3
   45eee:	movs	r2, r0
   45ef0:	push	{r4, r5, lr}
   45ef2:	mov	r5, r0
   45ef4:	sub	sp, #12
   45ef6:	mov	r0, r1
   45ef8:	mov	r4, r1
   45efa:	bl	1ec90 <__read_chk@plt+0x1822c>
   45efe:	cbz	r0, 45f32 <error@@Base+0x16a2e>
   45f00:	ldr	r3, [r4, #68]	; 0x44
   45f02:	ldrd	r0, r1, [r3, #8]
   45f06:	ldr	r4, [r3, #56]	; 0x38
   45f08:	orrs.w	r2, r0, r1
   45f0c:	bne.n	45f1e <error@@Base+0x16a1a>
   45f0e:	ldr	r2, [r3, #16]
   45f10:	mov	r1, r4
   45f12:	mov	r0, r5
   45f14:	add	sp, #12
   45f16:	ldmia.w	sp!, {r4, r5, lr}
   45f1a:	b.w	45c18 <error@@Base+0x16714>
   45f1e:	strd	r0, r1, [sp]
   45f22:	mov	r2, r0
   45f24:	mov	r3, r1
   45f26:	mov	r0, r5
   45f28:	mov	r1, r4
   45f2a:	bl	45838 <error@@Base+0x16334>
   45f2e:	add	sp, #12
   45f30:	pop	{r4, r5, pc}
   45f32:	mov	r1, r4
   45f34:	mov	r0, r5
   45f36:	add	sp, #12
   45f38:	ldmia.w	sp!, {r4, r5, lr}
   45f3c:	b.w	45e04 <error@@Base+0x16900>
   45f40:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45f44:	mov	r9, r0
   45f46:	vpush	{d8-d9}
   45f4a:	mov	r8, r1
   45f4c:	sub	sp, #116	; 0x74
   45f4e:	ldrd	r4, r5, [r0, #8]
   45f52:	movs	r0, #0
   45f54:	strd	r3, r2, [sp, #16]
   45f58:	ldr.w	r2, [pc, #2664]	; 469c4 <error@@Base+0x174c0>
   45f5c:	ldr.w	r3, [pc, #2664]	; 469c8 <error@@Base+0x174c4>
   45f60:	add	r2, pc
   45f62:	ldr	r3, [r2, r3]
   45f64:	ldr	r3, [r3, #0]
   45f66:	str	r3, [sp, #108]	; 0x6c
   45f68:	mov.w	r3, #0
   45f6c:	orrs.w	r3, r4, r5
   45f70:	str	r0, [sp, #100]	; 0x64
   45f72:	beq.w	4632c <error@@Base+0x16e28>
   45f76:	bl	1dbe8 <__read_chk@plt+0x17184>
   45f7a:	mov	fp, r0
   45f7c:	cmp	r0, #0
   45f7e:	beq.w	4666e <error@@Base+0x1716a>
   45f82:	ldr.w	r1, [pc, #2632]	; 469cc <error@@Base+0x174c8>
   45f86:	movs	r2, #8
   45f88:	mov	r0, r8
   45f8a:	add	r1, pc
   45f8c:	adds	r1, #96	; 0x60
   45f8e:	bl	2419c <__read_chk@plt+0x1d738>
   45f92:	mov	sl, r0
   45f94:	cbz	r0, 45fc4 <error@@Base+0x16ac0>
   45f96:	ldr	r0, [sp, #100]	; 0x64
   45f98:	blx	5904 <free@plt+0x4>
   45f9c:	mov	r0, fp
   45f9e:	bl	1dd04 <__read_chk@plt+0x172a0>
   45fa2:	ldr.w	r2, [pc, #2604]	; 469d0 <error@@Base+0x174cc>
   45fa6:	ldr.w	r3, [pc, #2592]	; 469c8 <error@@Base+0x174c4>
   45faa:	add	r2, pc
   45fac:	ldr	r3, [r2, r3]
   45fae:	ldr	r2, [r3, #0]
   45fb0:	ldr	r3, [sp, #108]	; 0x6c
   45fb2:	eors	r2, r3
   45fb4:	bne.w	468bc <error@@Base+0x173b8>
   45fb8:	mov	r0, sl
   45fba:	add	sp, #116	; 0x74
   45fbc:	vpop	{d8-d9}
   45fc0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45fc4:	movs	r1, #1
   45fc6:	mov	r0, r8
   45fc8:	bl	24384 <__read_chk@plt+0x1d920>
   45fcc:	mov	sl, r0
   45fce:	cmp	r0, #0
   45fd0:	bne.n	45f96 <error@@Base+0x16a92>
   45fd2:	ldrd	r2, r3, [r9]
   45fd6:	mov	r0, r8
   45fd8:	bl	24314 <__read_chk@plt+0x1d8b0>
   45fdc:	mov	sl, r0
   45fde:	cmp	r0, #0
   45fe0:	bne.n	45f96 <error@@Base+0x16a92>
   45fe2:	ldrd	r2, r3, [r9, #8]
   45fe6:	mov	r0, r8
   45fe8:	bl	24314 <__read_chk@plt+0x1d8b0>
   45fec:	mov	sl, r0
   45fee:	cmp	r0, #0
   45ff0:	bne.n	45f96 <error@@Base+0x16a92>
   45ff2:	ldrd	r2, r3, [r9, #16]
   45ff6:	mov	r0, r8
   45ff8:	bl	24314 <__read_chk@plt+0x1d8b0>
   45ffc:	mov	sl, r0
   45ffe:	cmp	r0, #0
   46000:	bne.n	45f96 <error@@Base+0x16a92>
   46002:	mov	r2, r0
   46004:	mov	r1, r0
   46006:	mov	r0, r8
   46008:	bl	24668 <__read_chk@plt+0x1dc04>
   4600c:	mov	sl, r0
   4600e:	cmp	r0, #0
   46010:	bne.n	45f96 <error@@Base+0x16a92>
   46012:	ldr.w	r1, [r9, #24]
   46016:	mov	r0, r8
   46018:	bl	246ec <__read_chk@plt+0x1dc88>
   4601c:	mov	sl, r0
   4601e:	cmp	r0, #0
   46020:	bne.n	45f96 <error@@Base+0x16a92>
   46022:	ldr.w	r3, [r9, #40]	; 0x28
   46026:	str	r3, [sp, #56]	; 0x38
   46028:	cmp	r3, #0
   4602a:	beq.w	466d6 <error@@Base+0x171d2>
   4602e:	vmov	s18, r8
   46032:	strd	r0, r9, [sp, #80]	; 0x50
   46036:	mov	r8, r6
   46038:	mov	r9, r7
   4603a:	str.w	fp, [sp, #48]	; 0x30
   4603e:	ldr	r0, [sp, #48]	; 0x30
   46040:	bl	1de7c <__read_chk@plt+0x17418>
   46044:	bl	1dbe8 <__read_chk@plt+0x17184>
   46048:	vmov	s16, r0
   4604c:	cmp	r0, #0
   4604e:	beq.w	468c0 <error@@Base+0x173bc>
   46052:	ldr	r3, [sp, #56]	; 0x38
   46054:	ldr	r3, [r3, #0]
   46056:	vmov	s17, r3
   4605a:	cmp	r3, #0
   4605c:	beq.w	46582 <error@@Base+0x1707e>
   46060:	mov	r0, r3
   46062:	ldr	r1, [sp, #48]	; 0x30
   46064:	bl	1f3d8 <__read_chk@plt+0x18974>
   46068:	mov	r3, r0
   4606a:	cmp	r0, #0
   4606c:	bne.w	464bc <error@@Base+0x16fb8>
   46070:	movs	r2, #0
   46072:	ldr	r0, [sp, #48]	; 0x30
   46074:	mov	r1, r2
   46076:	bl	24668 <__read_chk@plt+0x1dc04>
   4607a:	mov	r3, r0
   4607c:	cmp	r0, #0
   4607e:	bne.w	464bc <error@@Base+0x16fb8>
   46082:	ldr	r3, [sp, #56]	; 0x38
   46084:	ldr	r5, [r3, #4]
   46086:	cmp	r5, #0
   46088:	beq.w	46626 <error@@Base+0x17122>
   4608c:	mov	fp, r5
   4608e:	ldr	r5, [r5, #16]
   46090:	cmp	r5, #0
   46092:	bne.n	4608c <error@@Base+0x16b88>
   46094:	movs	r3, #0
   46096:	strd	r8, r9, [sp, #40]	; 0x28
   4609a:	vmov	s17, r5
   4609e:	mov	r4, r5
   460a0:	mov	r9, fp
   460a2:	mov	r5, r3
   460a4:	mov	r8, r3
   460a6:	str	r3, [sp, #72]	; 0x48
   460a8:	str	r3, [sp, #76]	; 0x4c
   460aa:	mov	r0, r9
   460ac:	bl	44bd8 <error@@Base+0x156d4>
   460b0:	ldrd	r6, r1, [r9, #8]
   460b4:	cmp	r0, #0
   460b6:	beq.w	4657c <error@@Base+0x17078>
   460ba:	ldrd	r2, r3, [r0]
   460be:	subs	r2, r2, r6
   460c0:	sbc.w	ip, r3, r1
   460c4:	ldrd	r3, r7, [r9]
   460c8:	mov	sl, r5
   460ca:	mov	lr, r1
   460cc:	str.w	r9, [sp, #52]	; 0x34
   460d0:	str	r2, [sp, #60]	; 0x3c
   460d2:	adds	r6, #1
   460d4:	mov.w	r2, #0
   460d8:	adc.w	r1, lr, #0
   460dc:	subs	r6, r6, r3
   460de:	sbc.w	r1, r1, r7
   460e2:	str	r6, [sp, #40]	; 0x28
   460e4:	str	r1, [sp, #44]	; 0x2c
   460e6:	mov.w	r1, #2147483648	; 0x80000000
   460ea:	ldrd	r5, r6, [sp, #40]	; 0x28
   460ee:	cmp	r2, r6
   460f0:	ldr	r2, [sp, #60]	; 0x3c
   460f2:	it	eq
   460f4:	cmpeq	r1, r5
   460f6:	mov	r9, r5
   460f8:	mov	fp, r6
   460fa:	mov.w	r1, #2147483648	; 0x80000000
   460fe:	strd	r2, ip, [sp, #32]
   46102:	it	cc
   46104:	movcc.w	r9, #2147483648	; 0x80000000
   46108:	ldrd	r5, r6, [sp, #32]
   4610c:	mov.w	r2, #0
   46110:	it	cc
   46112:	movcc.w	fp, #0
   46116:	cmp	r2, r6
   46118:	it	eq
   4611a:	cmpeq	r1, r5
   4611c:	it	cc
   4611e:	strdcc	r1, r2, [sp, #32]
   46122:	cmp	r4, #0
   46124:	bne.w	46338 <error@@Base+0x16e34>
   46128:	mov.w	sl, #72	; 0x48
   4612c:	movs	r2, #0
   4612e:	mov	r3, sl
   46130:	mov	lr, r2
   46132:	movs	r5, #0
   46134:	movs	r6, #0
   46136:	strd	r5, r6, [sp, #24]
   4613a:	mov	r6, r0
   4613c:	movs	r5, #8
   4613e:	mov	r1, r9
   46140:	mov	r0, lr
   46142:	mov.w	ip, fp, lsl #6
   46146:	mov.w	r8, r1, lsl #6
   4614a:	orr.w	ip, ip, r1, lsr #26
   4614e:	cmp	r6, #0
   46150:	bne.w	463f6 <error@@Base+0x16ef2>
   46154:	adds.w	r5, r8, r5
   46158:	mov.w	r9, #0
   4615c:	adc.w	ip, ip, r0
   46160:	mov.w	r8, #17
   46164:	movs	r6, #0
   46166:	movs	r7, #0
   46168:	adds	r5, #7
   4616a:	ldr	r0, [sp, #24]
   4616c:	adc.w	ip, ip, #0
   46170:	adds	r3, r3, r1
   46172:	adc.w	lr, lr, fp
   46176:	adds	r3, #7
   46178:	adc.w	lr, lr, #0
   4617c:	adds	r3, r3, r6
   4617e:	adc.w	lr, lr, r7
   46182:	adds	r3, r3, r0
   46184:	ldr	r0, [sp, #28]
   46186:	adc.w	lr, lr, r0
   4618a:	adds.w	sl, sl, r1
   4618e:	adc.w	fp, r2, fp
   46192:	adds.w	sl, sl, #7
   46196:	mov.w	r1, lr, lsr #3
   4619a:	adc.w	fp, fp, #0
   4619e:	lsrs	r0, r3, #3
   461a0:	adds.w	sl, sl, r6
   461a4:	orr.w	r0, r0, lr, lsl #29
   461a8:	adc.w	fp, fp, r7
   461ac:	cmp	r9, r1
   461ae:	mov.w	r2, r5, lsr #3
   461b2:	it	eq
   461b4:	cmpeq	r8, r0
   461b6:	mov.w	r3, ip, lsr #3
   461ba:	orr.w	r2, r2, ip, lsl #29
   461be:	mov.w	r6, sl, lsr #3
   461c2:	ittte	cc
   461c4:	movcc	r0, r8
   461c6:	movcc	r1, r9
   461c8:	movcc	r5, #33	; 0x21
   461ca:	movcs	r5, #34	; 0x22
   461cc:	cmp	r3, r1
   461ce:	mov.w	r7, fp, lsr #3
   461d2:	it	eq
   461d4:	cmpeq	r2, r0
   461d6:	orr.w	r6, r6, fp, lsl #29
   461da:	ittt	cc
   461dc:	movcc	r0, r2
   461de:	movcc	r1, r3
   461e0:	movcc	r5, #32
   461e2:	cmp	r7, r1
   461e4:	it	eq
   461e6:	cmpeq	r6, r0
   461e8:	bcc.w	4641e <error@@Base+0x16f1a>
   461ec:	cbz	r4, 46240 <error@@Base+0x16d3c>
   461ee:	sub.w	r3, r4, #33	; 0x21
   461f2:	movs	r6, #0
   461f4:	clz	r3, r3
   461f8:	lsrs	r3, r3, #5
   461fa:	cmp	r5, r4
   461fc:	it	ne
   461fe:	orrne.w	r3, r3, #1
   46202:	cmp	r3, #0
   46204:	beq.w	46396 <error@@Base+0x16e92>
   46208:	cmp	r4, #34	; 0x22
   4620a:	beq.w	465a0 <error@@Base+0x1709c>
   4620e:	ldr	r7, [sp, #48]	; 0x30
   46210:	mov	r1, r4
   46212:	mov	r0, r7
   46214:	bl	2443c <__read_chk@plt+0x1d9d8>
   46218:	cmp	r0, #0
   4621a:	bne.w	463dc <error@@Base+0x16ed8>
   4621e:	vmov	r1, s16
   46222:	mov	r0, r7
   46224:	bl	2470c <__read_chk@plt+0x1dca8>
   46228:	cmp	r0, #0
   4622a:	bne.w	463dc <error@@Base+0x16ed8>
   4622e:	vmov	r0, s16
   46232:	bl	1de7c <__read_chk@plt+0x17418>
   46236:	cmp	r5, r4
   46238:	bne.n	46240 <error@@Base+0x16d3c>
   4623a:	cmp	r6, #0
   4623c:	beq.w	46390 <error@@Base+0x16e8c>
   46240:	vmov	r0, s16
   46244:	bl	1de7c <__read_chk@plt+0x17418>
   46248:	cmp	r5, #34	; 0x22
   4624a:	beq.w	4642c <error@@Base+0x16f28>
   4624e:	cmp	r5, #33	; 0x21
   46250:	bne.w	4639a <error@@Base+0x16e96>
   46254:	ldr	r4, [sp, #52]	; 0x34
   46256:	vmov	r0, s16
   4625a:	ldrd	r2, r3, [r4]
   4625e:	bl	24314 <__read_chk@plt+0x1d8b0>
   46262:	cmp	r0, #0
   46264:	bne.w	463dc <error@@Base+0x16ed8>
   46268:	vmov	r0, s16
   4626c:	ldrd	r2, r3, [r4, #8]
   46270:	bl	24314 <__read_chk@plt+0x1d8b0>
   46274:	cmp	r0, #0
   46276:	bne.w	463dc <error@@Base+0x16ed8>
   4627a:	ldr	r1, [sp, #52]	; 0x34
   4627c:	mov	r0, r1
   4627e:	ldr.w	sl, [r1, #8]
   46282:	bl	44bd8 <error@@Base+0x156d4>
   46286:	ldr.w	r8, [r1, #12]
   4628a:	mov	r1, r0
   4628c:	str	r0, [sp, #52]	; 0x34
   4628e:	cmp	r0, #0
   46290:	beq.w	4684c <error@@Base+0x17348>
   46294:	bl	44bd8 <error@@Base+0x156d4>
   46298:	ldr	r3, [r1, #0]
   4629a:	ldrd	r7, r6, [r1, #4]
   4629e:	ldr.w	lr, [r1, #12]
   462a2:	cmp	r0, #0
   462a4:	beq.w	46674 <error@@Base+0x17170>
   462a8:	adds	r2, r6, #1
   462aa:	mov.w	r1, #2147483648	; 0x80000000
   462ae:	adc.w	r4, lr, #0
   462b2:	subs	r2, r2, r3
   462b4:	str	r2, [sp, #40]	; 0x28
   462b6:	sbc.w	r2, r4, r7
   462ba:	str	r2, [sp, #44]	; 0x2c
   462bc:	movs	r2, #0
   462be:	ldrd	r4, r5, [sp, #40]	; 0x28
   462c2:	cmp	r2, r5
   462c4:	it	eq
   462c6:	cmpeq	r1, r4
   462c8:	mov	r9, r4
   462ca:	mov	fp, r5
   462cc:	mov.w	r4, #0
   462d0:	itt	cc
   462d2:	movcc.w	r9, #2147483648	; 0x80000000
   462d6:	movcc.w	fp, #0
   462da:	subs.w	r3, r3, sl
   462de:	str	r3, [sp, #24]
   462e0:	sbc.w	r3, r7, r8
   462e4:	str	r3, [sp, #28]
   462e6:	ldrd	r1, r2, [sp, #24]
   462ea:	mov.w	r3, #2147483648	; 0x80000000
   462ee:	cmp	r4, r2
   462f0:	it	eq
   462f2:	cmpeq	r3, r1
   462f4:	it	cc
   462f6:	strdcc	r3, r4, [sp, #24]
   462fa:	ldrd	r3, r2, [r0]
   462fe:	movs	r4, #0
   46300:	subs	r3, r3, r6
   46302:	str	r3, [sp, #32]
   46304:	sbc.w	r3, r2, lr
   46308:	str	r3, [sp, #36]	; 0x24
   4630a:	ldrd	r1, r2, [sp, #32]
   4630e:	mov.w	r3, #2147483648	; 0x80000000
   46312:	cmp	r4, r2
   46314:	it	eq
   46316:	cmpeq	r3, r1
   46318:	it	cc
   4631a:	strdcc	r3, r4, [sp, #32]
   4631e:	mov.w	sl, #72	; 0x48
   46322:	movs	r2, #0
   46324:	mov	r3, sl
   46326:	mov	lr, r2
   46328:	movs	r4, #33	; 0x21
   4632a:	b.n	4613a <error@@Base+0x16c36>
   4632c:	blx	6730 <time@plt>
   46330:	asrs	r1, r0, #31
   46332:	strd	r0, r1, [r9, #8]
   46336:	b.n	45f76 <error@@Base+0x16a72>
   46338:	subs.w	r3, r3, sl
   4633c:	str	r3, [sp, #24]
   4633e:	sbc.w	r3, r7, r8
   46342:	str	r3, [sp, #28]
   46344:	ldrd	r5, r6, [sp, #24]
   46348:	movs	r3, #0
   4634a:	mov.w	r2, #2147483648	; 0x80000000
   4634e:	cmp	r3, r6
   46350:	it	eq
   46352:	cmpeq	r2, r5
   46354:	it	cc
   46356:	strdcc	r2, r3, [sp, #24]
   4635a:	cmp	r4, #34	; 0x22
   4635c:	beq.w	4656e <error@@Base+0x1706a>
   46360:	cmp	r4, #32
   46362:	bne.n	46378 <error@@Base+0x16e74>
   46364:	movs	r2, #0
   46366:	mov.w	sl, #72	; 0x48
   4636a:	mov	r6, r0
   4636c:	mov	r3, sl
   4636e:	mov	lr, r2
   46370:	mov	r5, r2
   46372:	mov	r1, r9
   46374:	mov	r0, r2
   46376:	b.n	46142 <error@@Base+0x16c3e>
   46378:	cmp	r4, #33	; 0x21
   4637a:	beq.n	4631e <error@@Base+0x16e1a>
   4637c:	mov.w	sl, #0
   46380:	mov	r6, r0
   46382:	mov	r2, sl
   46384:	mov	r3, sl
   46386:	mov	r5, sl
   46388:	mov	lr, sl
   4638a:	mov	r1, r9
   4638c:	mov	r0, sl
   4638e:	b.n	46142 <error@@Base+0x16c3e>
   46390:	cmp	r4, #33	; 0x21
   46392:	beq.w	46254 <error@@Base+0x16d50>
   46396:	cmp	r4, #34	; 0x22
   46398:	beq.n	4644e <error@@Base+0x16f4a>
   4639a:	ldrd	r6, r7, [sp, #40]	; 0x28
   4639e:	orrs.w	r3, r6, r7
   463a2:	beq.w	4670c <error@@Base+0x17208>
   463a6:	vmov	r8, s16
   463aa:	movs	r4, #0
   463ac:	ldr.w	r9, [sp, #52]	; 0x34
   463b0:	movs	r5, #0
   463b2:	b.n	463c4 <error@@Base+0x16ec0>
   463b4:	adds	r4, #1
   463b6:	adc.w	r5, r5, #0
   463ba:	cmp	r5, r7
   463bc:	it	eq
   463be:	cmpeq	r4, r6
   463c0:	bcs.w	465c0 <error@@Base+0x170bc>
   463c4:	ldr.w	r2, [r9]
   463c8:	mov	r0, r8
   463ca:	ldr.w	r3, [r9, #4]
   463ce:	adds	r2, r4, r2
   463d0:	adc.w	r3, r5, r3
   463d4:	bl	24314 <__read_chk@plt+0x1d8b0>
   463d8:	cmp	r0, #0
   463da:	beq.n	463b4 <error@@Base+0x16eb0>
   463dc:	ldr.w	fp, [sp, #48]	; 0x30
   463e0:	mov	r3, r0
   463e2:	vmov	r0, s17
   463e6:	mov	sl, r3
   463e8:	bl	473cc <error@@Base+0x17ec8>
   463ec:	vmov	r0, s16
   463f0:	bl	1dd04 <__read_chk@plt+0x172a0>
   463f4:	b.n	45f96 <error@@Base+0x16a92>
   463f6:	ldrd	r6, r7, [sp, #32]
   463fa:	adds	r5, #72	; 0x48
   463fc:	adc.w	r0, r0, #0
   46400:	adds.w	r5, r8, r5
   46404:	adc.w	ip, ip, r0
   46408:	cmp	r7, #0
   4640a:	it	eq
   4640c:	cmpeq	r6, #73	; 0x49
   4640e:	mov.w	r8, #26
   46412:	mov.w	r9, #0
   46416:	itt	cs
   46418:	movcs	r6, #72	; 0x48
   4641a:	movcs	r7, #0
   4641c:	b.n	46168 <error@@Base+0x16c64>
   4641e:	cmp	r4, #0
   46420:	bne.w	4659a <error@@Base+0x17096>
   46424:	vmov	r0, s16
   46428:	bl	1de7c <__read_chk@plt+0x17418>
   4642c:	bl	47398 <error@@Base+0x17e94>
   46430:	vmov	s17, r0
   46434:	cmp	r0, #0
   46436:	beq.n	464b2 <error@@Base+0x16fae>
   46438:	ldr	r3, [sp, #52]	; 0x34
   4643a:	vmov	r0, s16
   4643e:	ldr	r2, [r3, #0]
   46440:	ldr	r3, [r3, #4]
   46442:	str	r2, [sp, #72]	; 0x48
   46444:	str	r3, [sp, #76]	; 0x4c
   46446:	bl	24314 <__read_chk@plt+0x1d8b0>
   4644a:	cmp	r0, #0
   4644c:	bne.n	463dc <error@@Base+0x16ed8>
   4644e:	ldr	r3, [sp, #52]	; 0x34
   46450:	ldr	r2, [sp, #72]	; 0x48
   46452:	ldr	r1, [r3, #0]
   46454:	ldr	r3, [r3, #4]
   46456:	subs	r2, r1, r2
   46458:	str	r2, [sp, #64]	; 0x40
   4645a:	ldr	r2, [sp, #76]	; 0x4c
   4645c:	sbc.w	r3, r3, r2
   46460:	str	r3, [sp, #68]	; 0x44
   46462:	ldrd	r3, r4, [sp, #64]	; 0x40
   46466:	cmp	r4, #0
   46468:	it	eq
   4646a:	cmpeq.w	r3, #2147483648	; 0x80000000
   4646e:	bcs.w	46828 <error@@Base+0x17324>
   46472:	ldrd	r3, r4, [sp, #40]	; 0x28
   46476:	orrs	r3, r4
   46478:	beq.n	464c8 <error@@Base+0x16fc4>
   4647a:	ldr.w	r9, [sp, #52]	; 0x34
   4647e:	movs	r6, #0
   46480:	vmov	r5, s17
   46484:	movs	r7, #0
   46486:	ldr	r4, [sp, #72]	; 0x48
   46488:	mov	sl, r9
   4648a:	ldrd	r8, r9, [sp, #40]	; 0x28
   4648e:	b.n	464a4 <error@@Base+0x16fa0>
   46490:	adds	r6, #1
   46492:	adc.w	r7, r7, #0
   46496:	cmp	r7, r9
   46498:	it	eq
   4649a:	cmpeq	r6, r8
   4649c:	bcs.w	46668 <error@@Base+0x17164>
   464a0:	ldr.w	r1, [sl]
   464a4:	subs	r1, r1, r4
   464a6:	mov	r0, r5
   464a8:	add	r1, r6
   464aa:	bl	47444 <error@@Base+0x17f40>
   464ae:	cmp	r0, #0
   464b0:	beq.n	46490 <error@@Base+0x16f8c>
   464b2:	ldr.w	fp, [sp, #48]	; 0x30
   464b6:	mvn.w	r3, #1
   464ba:	b.n	463e2 <error@@Base+0x16ede>
   464bc:	movs	r2, #0
   464be:	ldr.w	fp, [sp, #48]	; 0x30
   464c2:	vmov	s17, r2
   464c6:	b.n	463e2 <error@@Base+0x16ede>
   464c8:	ldr	r1, [sp, #52]	; 0x34
   464ca:	mov	r0, r1
   464cc:	ldr.w	sl, [r1, #8]
   464d0:	bl	44bd8 <error@@Base+0x156d4>
   464d4:	ldr.w	r8, [r1, #12]
   464d8:	mov	r1, r0
   464da:	str	r0, [sp, #52]	; 0x34
   464dc:	cmp	r0, #0
   464de:	beq.w	469bc <error@@Base+0x174b8>
   464e2:	bl	44bd8 <error@@Base+0x156d4>
   464e6:	ldr	r6, [r1, #8]
   464e8:	ldr.w	lr, [r1, #12]
   464ec:	ldr	r3, [r1, #0]
   464ee:	ldr	r7, [r1, #4]
   464f0:	cmp	r0, #0
   464f2:	beq.w	46860 <error@@Base+0x1735c>
   464f6:	adds	r2, r6, #1
   464f8:	mov.w	r5, #0
   464fc:	adc.w	r4, lr, #0
   46500:	subs	r2, r2, r3
   46502:	str	r2, [sp, #40]	; 0x28
   46504:	sbc.w	r2, r4, r7
   46508:	str	r2, [sp, #44]	; 0x2c
   4650a:	mov.w	r4, #2147483648	; 0x80000000
   4650e:	ldrd	r1, r2, [sp, #40]	; 0x28
   46512:	cmp	r5, r2
   46514:	it	eq
   46516:	cmpeq	r4, r1
   46518:	mov	r9, r1
   4651a:	mov	fp, r2
   4651c:	mov.w	r4, #0
   46520:	itt	cc
   46522:	movcc.w	r9, #2147483648	; 0x80000000
   46526:	movcc.w	fp, #0
   4652a:	subs.w	r3, r3, sl
   4652e:	str	r3, [sp, #24]
   46530:	sbc.w	r3, r7, r8
   46534:	str	r3, [sp, #28]
   46536:	ldrd	r1, r2, [sp, #24]
   4653a:	mov.w	r3, #2147483648	; 0x80000000
   4653e:	cmp	r4, r2
   46540:	it	eq
   46542:	cmpeq	r3, r1
   46544:	it	cc
   46546:	strdcc	r3, r4, [sp, #24]
   4654a:	ldrd	r3, r2, [r0]
   4654e:	movs	r4, #0
   46550:	subs	r3, r3, r6
   46552:	str	r3, [sp, #32]
   46554:	sbc.w	r3, r2, lr
   46558:	str	r3, [sp, #36]	; 0x24
   4655a:	ldrd	r1, r2, [sp, #32]
   4655e:	mov.w	r3, #2147483648	; 0x80000000
   46562:	cmp	r4, r2
   46564:	it	eq
   46566:	cmpeq	r3, r1
   46568:	it	cc
   4656a:	strdcc	r3, r4, [sp, #32]
   4656e:	movs	r2, #0
   46570:	movs	r4, #34	; 0x22
   46572:	mov.w	sl, #72	; 0x48
   46576:	mov	r3, r2
   46578:	mov	lr, r2
   4657a:	b.n	4613a <error@@Base+0x16c36>
   4657c:	movs	r2, #0
   4657e:	mov	ip, r2
   46580:	b.n	460c4 <error@@Base+0x16bc0>
   46582:	mov	r2, r3
   46584:	mov	r1, r3
   46586:	ldr	r0, [sp, #48]	; 0x30
   46588:	bl	24668 <__read_chk@plt+0x1dc04>
   4658c:	mov	r3, r0
   4658e:	cmp	r0, #0
   46590:	beq.w	46070 <error@@Base+0x16b6c>
   46594:	ldr.w	fp, [sp, #48]	; 0x30
   46598:	b.n	463e2 <error@@Base+0x16ede>
   4659a:	movs	r6, #1
   4659c:	movs	r5, #34	; 0x22
   4659e:	b.n	46208 <error@@Base+0x16d04>
   465a0:	vmov	r1, s17
   465a4:	vmov	r0, s16
   465a8:	bl	44900 <error@@Base+0x153fc>
   465ac:	mov	r3, r0
   465ae:	cmp	r0, #0
   465b0:	bne.n	46594 <error@@Base+0x17090>
   465b2:	vmov	r0, s17
   465b6:	vmov	s17, r3
   465ba:	bl	473cc <error@@Base+0x17ec8>
   465be:	b.n	4620e <error@@Base+0x16d0a>
   465c0:	movs	r4, #32
   465c2:	mov	r0, r9
   465c4:	ldr.w	r5, [r9, #8]
   465c8:	bl	44bd8 <error@@Base+0x156d4>
   465cc:	ldr.w	r3, [r9, #12]
   465d0:	mov	r8, r3
   465d2:	mov	r9, r0
   465d4:	cmp	r0, #0
   465d6:	bne.w	460aa <error@@Base+0x16ba6>
   465da:	cmp	r4, #34	; 0x22
   465dc:	ldrd	r8, r9, [sp, #40]	; 0x28
   465e0:	bne.n	46602 <error@@Base+0x170fe>
   465e2:	vmov	r1, s17
   465e6:	vmov	r0, s16
   465ea:	bl	44900 <error@@Base+0x153fc>
   465ee:	mov	r3, r0
   465f0:	cmp	r0, #0
   465f2:	bne.n	46594 <error@@Base+0x17090>
   465f4:	vmov	r0, s17
   465f8:	movs	r4, #34	; 0x22
   465fa:	vmov	s17, r3
   465fe:	bl	473cc <error@@Base+0x17ec8>
   46602:	mov	r1, r4
   46604:	ldr	r4, [sp, #48]	; 0x30
   46606:	mov	r0, r4
   46608:	bl	2443c <__read_chk@plt+0x1d9d8>
   4660c:	mov	r3, r0
   4660e:	cmp	r0, #0
   46610:	bne.n	46594 <error@@Base+0x17090>
   46612:	vmov	r1, s16
   46616:	mov	r0, r4
   46618:	bl	2470c <__read_chk@plt+0x1dca8>
   4661c:	mov	r3, r0
   4661e:	cmp	r0, #0
   46620:	bne.n	46594 <error@@Base+0x17090>
   46622:	vmov	r5, s17
   46626:	vmov	r0, s16
   4662a:	bl	1de7c <__read_chk@plt+0x17418>
   4662e:	ldr	r3, [sp, #56]	; 0x38
   46630:	ldr	r3, [r3, #8]
   46632:	cbz	r3, 46682 <error@@Base+0x1717e>
   46634:	mov	r4, r3
   46636:	ldr	r3, [r3, #4]
   46638:	cmp	r3, #0
   4663a:	bne.n	46634 <error@@Base+0x17130>
   4663c:	vmov	r6, s16
   46640:	b.n	4664c <error@@Base+0x17148>
   46642:	mov	r0, r4
   46644:	bl	44c08 <error@@Base+0x15704>
   46648:	mov	r4, r0
   4664a:	cbz	r0, 4667e <error@@Base+0x1717a>
   4664c:	ldr	r1, [r4, #0]
   4664e:	mov	r0, r6
   46650:	bl	246ec <__read_chk@plt+0x1dc88>
   46654:	cmp	r0, #0
   46656:	beq.n	46642 <error@@Base+0x1713e>
   46658:	ldr.w	fp, [sp, #48]	; 0x30
   4665c:	vmov	s16, r6
   46660:	vmov	s17, r5
   46664:	mov	r3, r0
   46666:	b.n	463e2 <error@@Base+0x16ede>
   46668:	mov	r9, sl
   4666a:	movs	r4, #34	; 0x22
   4666c:	b.n	465c2 <error@@Base+0x170be>
   4666e:	mvn.w	sl, #1
   46672:	b.n	45fa2 <error@@Base+0x16a9e>
   46674:	movs	r4, #33	; 0x21
   46676:	movs	r0, #0
   46678:	str	r0, [sp, #60]	; 0x3c
   4667a:	mov	ip, r0
   4667c:	b.n	460d2 <error@@Base+0x16bce>
   4667e:	vmov	s16, r6
   46682:	vmov	r0, s16
   46686:	bl	1dff8 <__read_chk@plt+0x17594>
   4668a:	cmp	r0, #0
   4668c:	bne.w	46958 <error@@Base+0x17454>
   46690:	mov	r0, r5
   46692:	bl	473cc <error@@Base+0x17ec8>
   46696:	vmov	r0, s16
   4669a:	bl	1dd04 <__read_chk@plt+0x172a0>
   4669e:	vmov	r0, s18
   466a2:	movs	r1, #1
   466a4:	bl	2443c <__read_chk@plt+0x1d9d8>
   466a8:	cmp	r0, #0
   466aa:	bne.w	4681e <error@@Base+0x1731a>
   466ae:	vmov	r0, s18
   466b2:	ldr	r1, [sp, #48]	; 0x30
   466b4:	bl	2470c <__read_chk@plt+0x1dca8>
   466b8:	cmp	r0, #0
   466ba:	bne.w	4681e <error@@Base+0x1731a>
   466be:	ldr	r3, [sp, #56]	; 0x38
   466c0:	ldr	r3, [r3, #12]
   466c2:	str	r3, [sp, #56]	; 0x38
   466c4:	cmp	r3, #0
   466c6:	bne.w	4603e <error@@Base+0x16b3a>
   466ca:	vmov	r8, s18
   466ce:	ldr.w	fp, [sp, #48]	; 0x30
   466d2:	ldrd	sl, r9, [sp, #80]	; 0x50
   466d6:	mov	r0, fp
   466d8:	bl	1de7c <__read_chk@plt+0x17418>
   466dc:	ldr.w	r3, [r9, #28]
   466e0:	cmp	r3, #0
   466e2:	beq.n	467ca <error@@Base+0x172c6>
   466e4:	mov	r4, r3
   466e6:	ldr	r3, [r3, #8]
   466e8:	cmp	r3, #0
   466ea:	bne.n	466e4 <error@@Base+0x171e0>
   466ec:	b.n	466fa <error@@Base+0x171f6>
   466ee:	mov	r0, r4
   466f0:	bl	44ec0 <error@@Base+0x159bc>
   466f4:	mov	r4, r0
   466f6:	cmp	r0, #0
   466f8:	beq.n	467ca <error@@Base+0x172c6>
   466fa:	ldr	r2, [r4, #4]
   466fc:	mov	r0, fp
   466fe:	ldr	r1, [r4, #0]
   46700:	bl	24668 <__read_chk@plt+0x1dc04>
   46704:	cmp	r0, #0
   46706:	beq.n	466ee <error@@Base+0x171ea>
   46708:	mov	sl, r0
   4670a:	b.n	45f96 <error@@Base+0x16a92>
   4670c:	ldr	r1, [sp, #52]	; 0x34
   4670e:	ldr	r3, [r1, #8]
   46710:	mov	r0, r1
   46712:	str	r3, [sp, #60]	; 0x3c
   46714:	bl	44bd8 <error@@Base+0x156d4>
   46718:	ldr.w	r8, [r1, #12]
   4671c:	mov	r1, r0
   4671e:	str	r0, [sp, #52]	; 0x34
   46720:	cmp	r0, #0
   46722:	beq.w	469b4 <error@@Base+0x174b0>
   46726:	bl	44bd8 <error@@Base+0x156d4>
   4672a:	mov	r6, r0
   4672c:	ldr	r2, [r1, #8]
   4672e:	ldr	r0, [r1, #12]
   46730:	ldr	r3, [r1, #0]
   46732:	ldr	r7, [r1, #4]
   46734:	cmp	r6, #0
   46736:	beq.w	46854 <error@@Base+0x17350>
   4673a:	adds	r1, r2, #1
   4673c:	mov.w	r5, #0
   46740:	adc.w	r4, r0, #0
   46744:	subs	r1, r1, r3
   46746:	str	r1, [sp, #88]	; 0x58
   46748:	sbc.w	r1, r4, r7
   4674c:	str	r1, [sp, #92]	; 0x5c
   4674e:	mov.w	r4, #2147483648	; 0x80000000
   46752:	ldrd	r9, sl, [sp, #88]	; 0x58
   46756:	cmp	r5, sl
   46758:	it	eq
   4675a:	cmpeq	r4, r9
   4675c:	ldr	r4, [sp, #60]	; 0x3c
   4675e:	mov	fp, sl
   46760:	mov	r1, r9
   46762:	itt	cc
   46764:	movcc.w	fp, #0
   46768:	movcc.w	r1, #2147483648	; 0x80000000
   4676c:	subs	r3, r3, r4
   4676e:	str	r3, [sp, #24]
   46770:	sbc.w	r3, r7, r8
   46774:	str	r3, [sp, #28]
   46776:	ldrd	r7, r8, [sp, #24]
   4677a:	movs	r4, #0
   4677c:	mov.w	r3, #2147483648	; 0x80000000
   46780:	mov.w	sl, #72	; 0x48
   46784:	cmp	r4, r8
   46786:	it	eq
   46788:	cmpeq	r3, r7
   4678a:	it	cc
   4678c:	strdcc	r3, r4, [sp, #24]
   46790:	ldrd	r3, r4, [r6]
   46794:	subs	r3, r3, r2
   46796:	str	r3, [sp, #32]
   46798:	sbc.w	r3, r4, r0
   4679c:	str	r3, [sp, #36]	; 0x24
   4679e:	ldrd	r7, r8, [sp, #32]
   467a2:	movs	r4, #0
   467a4:	mov.w	r3, #2147483648	; 0x80000000
   467a8:	movs	r2, #0
   467aa:	cmp	r4, r8
   467ac:	mov	lr, r2
   467ae:	it	eq
   467b0:	cmpeq	r3, r7
   467b2:	ldrd	r7, r8, [sp, #88]	; 0x58
   467b6:	it	cc
   467b8:	strdcc	r3, r4, [sp, #32]
   467bc:	mov	r5, r2
   467be:	mov	r3, sl
   467c0:	mov	r0, r2
   467c2:	movs	r4, #32
   467c4:	strd	r7, r8, [sp, #40]	; 0x28
   467c8:	b.n	46142 <error@@Base+0x16c3e>
   467ca:	mov	r0, fp
   467cc:	bl	1dff8 <__read_chk@plt+0x17594>
   467d0:	cbz	r0, 467ea <error@@Base+0x172e6>
   467d2:	movs	r1, #2
   467d4:	mov	r0, r8
   467d6:	bl	2443c <__read_chk@plt+0x1d9d8>
   467da:	cmp	r0, #0
   467dc:	bne.n	46708 <error@@Base+0x17204>
   467de:	mov	r1, fp
   467e0:	mov	r0, r8
   467e2:	bl	2470c <__read_chk@plt+0x1dca8>
   467e6:	cmp	r0, #0
   467e8:	bne.n	46708 <error@@Base+0x17204>
   467ea:	mov	r0, fp
   467ec:	bl	1de7c <__read_chk@plt+0x17418>
   467f0:	ldr.w	r3, [r9, #32]
   467f4:	cbz	r3, 46864 <error@@Base+0x17360>
   467f6:	mov	r4, r3
   467f8:	ldr	r3, [r3, #8]
   467fa:	cmp	r3, #0
   467fc:	bne.n	467f6 <error@@Base+0x172f2>
   467fe:	b.n	4680a <error@@Base+0x17306>
   46800:	mov	r0, r4
   46802:	bl	44ec0 <error@@Base+0x159bc>
   46806:	mov	r4, r0
   46808:	cbz	r0, 46864 <error@@Base+0x17360>
   4680a:	ldr	r2, [r4, #4]
   4680c:	mov	r0, fp
   4680e:	ldr	r1, [r4, #0]
   46810:	bl	24668 <__read_chk@plt+0x1dc04>
   46814:	cmp	r0, #0
   46816:	beq.n	46800 <error@@Base+0x172fc>
   46818:	mov	sl, r0
   4681a:	b.w	45f96 <error@@Base+0x16a92>
   4681e:	ldr.w	fp, [sp, #48]	; 0x30
   46822:	mov	sl, r0
   46824:	b.w	45f96 <error@@Base+0x16a92>
   46828:	ldr	r1, [pc, #424]	; (469d4 <error@@Base+0x174d0>)
   4682a:	ldr	r0, [pc, #428]	; (469d8 <error@@Base+0x174d4>)
   4682c:	add	r1, pc
   4682e:	ldrd	r8, r9, [sp, #40]	; 0x28
   46832:	adds	r1, #108	; 0x6c
   46834:	add	r0, pc
   46836:	bl	2f504 <error@@Base>
   4683a:	vmov	r0, s17
   4683e:	bl	473cc <error@@Base+0x17ec8>
   46842:	vmov	r0, s16
   46846:	bl	1dd04 <__read_chk@plt+0x172a0>
   4684a:	b.n	4669e <error@@Base+0x1719a>
   4684c:	ldrd	r8, r9, [sp, #40]	; 0x28
   46850:	movs	r4, #33	; 0x21
   46852:	b.n	46602 <error@@Base+0x170fe>
   46854:	ldr.w	sl, [sp, #60]	; 0x3c
   46858:	mov	r6, r2
   4685a:	mov	lr, r0
   4685c:	movs	r4, #32
   4685e:	b.n	46676 <error@@Base+0x17172>
   46860:	movs	r4, #34	; 0x22
   46862:	b.n	46676 <error@@Base+0x17172>
   46864:	mov	r0, fp
   46866:	bl	1dff8 <__read_chk@plt+0x17594>
   4686a:	cbz	r0, 46888 <error@@Base+0x17384>
   4686c:	movs	r1, #3
   4686e:	mov	r0, r8
   46870:	bl	2443c <__read_chk@plt+0x1d9d8>
   46874:	cmp	r0, #0
   46876:	bne.w	46708 <error@@Base+0x17204>
   4687a:	mov	r1, fp
   4687c:	mov	r0, r8
   4687e:	bl	2470c <__read_chk@plt+0x1dca8>
   46882:	cmp	r0, #0
   46884:	bne.w	46708 <error@@Base+0x17204>
   46888:	mov	r0, fp
   4688a:	bl	1de7c <__read_chk@plt+0x17418>
   4688e:	ldr.w	r3, [r9, #36]	; 0x24
   46892:	cbz	r3, 468cc <error@@Base+0x173c8>
   46894:	mov	r4, r3
   46896:	ldr	r3, [r3, #8]
   46898:	cmp	r3, #0
   4689a:	bne.n	46894 <error@@Base+0x17390>
   4689c:	b.n	468a8 <error@@Base+0x173a4>
   4689e:	mov	r0, r4
   468a0:	bl	44ec0 <error@@Base+0x159bc>
   468a4:	mov	r4, r0
   468a6:	cbz	r0, 468cc <error@@Base+0x173c8>
   468a8:	ldr	r2, [r4, #4]
   468aa:	mov	r0, fp
   468ac:	ldr	r1, [r4, #0]
   468ae:	bl	24668 <__read_chk@plt+0x1dc04>
   468b2:	cmp	r0, #0
   468b4:	beq.n	4689e <error@@Base+0x1739a>
   468b6:	mov	sl, r0
   468b8:	b.w	45f96 <error@@Base+0x16a92>
   468bc:	blx	620c <__stack_chk_fail@plt>
   468c0:	ldr.w	fp, [sp, #48]	; 0x30
   468c4:	mvn.w	sl, #1
   468c8:	b.w	45f96 <error@@Base+0x16a92>
   468cc:	mov	r0, fp
   468ce:	bl	1dff8 <__read_chk@plt+0x17594>
   468d2:	cmp	r0, #0
   468d4:	bne.n	46994 <error@@Base+0x17490>
   468d6:	ldr	r3, [sp, #16]
   468d8:	cmp	r3, #0
   468da:	beq.w	45f96 <error@@Base+0x16a92>
   468de:	ldr	r3, [sp, #20]
   468e0:	movs	r4, #0
   468e2:	add	r7, sp, #104	; 0x68
   468e4:	add	r6, sp, #100	; 0x64
   468e6:	subs	r5, r3, #4
   468e8:	mov	r9, r4
   468ea:	b.n	46946 <error@@Base+0x17442>
   468ec:	ldr	r0, [r5, #4]
   468ee:	mov	r1, r8
   468f0:	bl	1f3d8 <__read_chk@plt+0x18974>
   468f4:	mov	r4, r0
   468f6:	cmp	r0, #0
   468f8:	bne.n	4698e <error@@Base+0x1748a>
   468fa:	ldr.w	r2, [r5, #4]!
   468fe:	mov	r0, r8
   46900:	str	r2, [sp, #24]
   46902:	bl	1e0c0 <__read_chk@plt+0x1765c>
   46906:	str	r0, [sp, #20]
   46908:	mov	r0, r8
   4690a:	bl	1dff8 <__read_chk@plt+0x17594>
   4690e:	ldr	r2, [sp, #24]
   46910:	ldr	r3, [sp, #20]
   46912:	mov	r1, r6
   46914:	strd	r4, r4, [sp, #8]
   46918:	str	r4, [sp, #4]
   4691a:	str	r0, [sp, #0]
   4691c:	mov	r0, r2
   4691e:	mov	r2, r7
   46920:	bl	22f88 <__read_chk@plt+0x1c524>
   46924:	cmp	r0, #0
   46926:	bne.w	46708 <error@@Base+0x17204>
   4692a:	ldr	r2, [sp, #104]	; 0x68
   4692c:	mov	r0, r8
   4692e:	ldr	r1, [sp, #100]	; 0x64
   46930:	bl	24668 <__read_chk@plt+0x1dc04>
   46934:	cmp	r0, #0
   46936:	bne.w	46708 <error@@Base+0x17204>
   4693a:	ldr	r3, [sp, #16]
   4693c:	add.w	r9, r9, #1
   46940:	cmp	r3, r9
   46942:	beq.w	45f96 <error@@Base+0x16a92>
   46946:	movs	r1, #4
   46948:	mov	r0, r8
   4694a:	bl	2443c <__read_chk@plt+0x1d9d8>
   4694e:	cmp	r0, #0
   46950:	beq.n	468ec <error@@Base+0x173e8>
   46952:	mov	sl, r0
   46954:	b.w	45f96 <error@@Base+0x16a92>
   46958:	ldr	r4, [sp, #48]	; 0x30
   4695a:	movs	r1, #35	; 0x23
   4695c:	mov	r0, r4
   4695e:	bl	2443c <__read_chk@plt+0x1d9d8>
   46962:	mov	r3, r0
   46964:	cbnz	r0, 46984 <error@@Base+0x17480>
   46966:	vmov	r1, s16
   4696a:	mov	r0, r4
   4696c:	bl	2470c <__read_chk@plt+0x1dca8>
   46970:	mov	r3, r0
   46972:	cbnz	r0, 46984 <error@@Base+0x17480>
   46974:	mov	r0, r5
   46976:	bl	473cc <error@@Base+0x17ec8>
   4697a:	vmov	r0, s16
   4697e:	bl	1dd04 <__read_chk@plt+0x172a0>
   46982:	b.n	4669e <error@@Base+0x1719a>
   46984:	ldr.w	fp, [sp, #48]	; 0x30
   46988:	vmov	s17, r5
   4698c:	b.n	463e2 <error@@Base+0x16ede>
   4698e:	mov	sl, r0
   46990:	b.w	45f96 <error@@Base+0x16a92>
   46994:	movs	r1, #5
   46996:	mov	r0, r8
   46998:	bl	2443c <__read_chk@plt+0x1d9d8>
   4699c:	cmp	r0, #0
   4699e:	bne.w	46708 <error@@Base+0x17204>
   469a2:	mov	r1, fp
   469a4:	mov	r0, r8
   469a6:	bl	2470c <__read_chk@plt+0x1dca8>
   469aa:	cmp	r0, #0
   469ac:	beq.n	468d6 <error@@Base+0x173d2>
   469ae:	mov	sl, r0
   469b0:	b.w	45f96 <error@@Base+0x16a92>
   469b4:	ldrd	r8, r9, [sp, #40]	; 0x28
   469b8:	movs	r4, #32
   469ba:	b.n	46602 <error@@Base+0x170fe>
   469bc:	ldrd	r8, r9, [sp, #40]	; 0x28
   469c0:	b.n	465e2 <error@@Base+0x170de>
   469c2:	nop
   469c4:	vld4.8	{d0-d3}, [r0], r4
   469c8:	lsls	r4, r3, #25
   469ca:	movs	r0, r0
   469cc:	lsls	r6, r6, #8
   469ce:	movs	r2, r0
   469d0:	ldr.w	r0, [r6, #4]
   469d4:	ldrsb.w	r0, [r4, #1]
   469d8:			; <UNDEFINED> instruction: 0xf7880001
   469dc:	push	{r3, r4, r5, lr}
   469de:	mov	r5, r0
   469e0:	mov	r4, r1
   469e2:	bl	452c8 <error@@Base+0x15dc4>
   469e6:	cbz	r0, 469ea <error@@Base+0x174e6>
   469e8:	pop	{r3, r4, r5, pc}
   469ea:	mov	r0, r4
   469ec:	bl	1ec90 <__read_chk@plt+0x1822c>
   469f0:	cmp	r0, #0
   469f2:	beq.n	469e8 <error@@Base+0x174e4>
   469f4:	ldr	r1, [pc, #24]	; (46a10 <error@@Base+0x1750c>)
   469f6:	ldr	r0, [pc, #28]	; (46a14 <error@@Base+0x17510>)
   469f8:	add	r1, pc
   469fa:	add	r0, pc
   469fc:	adds	r1, #132	; 0x84
   469fe:	bl	2f68c <error@@Base+0x188>
   46a02:	ldr	r3, [r4, #68]	; 0x44
   46a04:	mov	r0, r5
   46a06:	ldr	r1, [r3, #56]	; 0x38
   46a08:	ldmia.w	sp!, {r3, r4, r5, lr}
   46a0c:	b.w	452c8 <error@@Base+0x15dc4>
   46a10:			; <UNDEFINED> instruction: 0xf7c80001
   46a14:	rsbs	r0, sl, #8454144	; 0x810000
   46a18:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46a1c:	mov	r8, r1
   46a1e:	vpush	{d8-d10}
   46a22:	movs	r6, #0
   46a24:	ldr.w	r4, [pc, #2036]	; 4721c <error@@Base+0x17d18>
   46a28:	ldr.w	r1, [pc, #2036]	; 47220 <error@@Base+0x17d1c>
   46a2c:	add	r4, pc
   46a2e:	sub	sp, #204	; 0xcc
   46a30:	ldr	r1, [r4, r1]
   46a32:	mov	r4, r0
   46a34:	ldr	r1, [r1, #0]
   46a36:	str	r1, [sp, #196]	; 0xc4
   46a38:	mov.w	r1, #0
   46a3c:	str.w	r6, [r8]
   46a40:	strd	r3, r2, [sp, #16]
   46a44:	str	r6, [sp, #64]	; 0x40
   46a46:	str	r6, [sp, #68]	; 0x44
   46a48:	bl	1dff8 <__read_chk@plt+0x17594>
   46a4c:	cmp	r0, #7
   46a4e:	bls.w	46c5a <error@@Base+0x17756>
   46a52:	ldr.w	r7, [pc, #2000]	; 47224 <error@@Base+0x17d20>
   46a56:	mov	r0, r4
   46a58:	bl	1e0c0 <__read_chk@plt+0x1765c>
   46a5c:	movs	r2, #8
   46a5e:	add	r7, pc
   46a60:	add.w	r1, r7, #96	; 0x60
   46a64:	blx	67dc <memcmp@plt+0x4>
   46a68:	mov	r5, r0
   46a6a:	cmp	r0, #0
   46a6c:	bne.w	46c5a <error@@Base+0x17756>
   46a70:	mov	r0, r4
   46a72:	bl	1dd94 <__read_chk@plt+0x17330>
   46a76:	mov	r9, r0
   46a78:	cbz	r0, 46ae8 <error@@Base+0x175e4>
   46a7a:	movs	r1, #8
   46a7c:	bl	1e2a8 <__read_chk@plt+0x17844>
   46a80:	mov	fp, r0
   46a82:	cbz	r0, 46ac0 <error@@Base+0x175bc>
   46a84:	mov	r7, r5
   46a86:	mov	r0, r7
   46a88:	blx	5904 <free@plt+0x4>
   46a8c:	ldr	r0, [sp, #68]	; 0x44
   46a8e:	bl	1ee18 <__read_chk@plt+0x183b4>
   46a92:	mov	r0, r9
   46a94:	bl	1dd04 <__read_chk@plt+0x172a0>
   46a98:	ldr	r0, [sp, #64]	; 0x40
   46a9a:	bl	1dd04 <__read_chk@plt+0x172a0>
   46a9e:	ldr.w	r2, [pc, #1928]	; 47228 <error@@Base+0x17d24>
   46aa2:	ldr.w	r3, [pc, #1916]	; 47220 <error@@Base+0x17d1c>
   46aa6:	add	r2, pc
   46aa8:	ldr	r3, [r2, r3]
   46aaa:	ldr	r2, [r3, #0]
   46aac:	ldr	r3, [sp, #196]	; 0xc4
   46aae:	eors	r2, r3
   46ab0:	bne.w	46c98 <error@@Base+0x17794>
   46ab4:	mov	r0, fp
   46ab6:	add	sp, #204	; 0xcc
   46ab8:	vpop	{d8-d10}
   46abc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46ac0:	bl	457e8 <error@@Base+0x162e4>
   46ac4:	mov	sl, r0
   46ac6:	cbz	r0, 46b06 <error@@Base+0x17602>
   46ac8:	add	r1, sp, #80	; 0x50
   46aca:	mov	r0, r9
   46acc:	bl	23d00 <__read_chk@plt+0x1d29c>
   46ad0:	mov	fp, r0
   46ad2:	cbnz	r0, 46afc <error@@Base+0x175f8>
   46ad4:	ldr	r3, [sp, #80]	; 0x50
   46ad6:	cmp	r3, #1
   46ad8:	beq.n	46af0 <error@@Base+0x175ec>
   46ada:	mov	r0, sl
   46adc:	mov	r7, fp
   46ade:	bl	4540c <error@@Base+0x15f08>
   46ae2:	mvn.w	fp, #3
   46ae6:	b.n	46a86 <error@@Base+0x17582>
   46ae8:	mov	r7, r0
   46aea:	mvn.w	fp, #1
   46aee:	b.n	46a86 <error@@Base+0x17582>
   46af0:	mov	r1, sl
   46af2:	mov	r0, r9
   46af4:	bl	23cd4 <__read_chk@plt+0x1d270>
   46af8:	mov	fp, r0
   46afa:	cbz	r0, 46b18 <error@@Base+0x17614>
   46afc:	mov	r0, sl
   46afe:	movs	r7, #0
   46b00:	bl	4540c <error@@Base+0x15f08>
   46b04:	b.n	46a86 <error@@Base+0x17582>
   46b06:	ldr.w	r0, [pc, #1828]	; 4722c <error@@Base+0x17d28>
   46b0a:	add.w	r1, r7, #152	; 0x98
   46b0e:	mov	r7, fp
   46b10:	add	r0, pc
   46b12:	bl	2f504 <error@@Base>
   46b16:	b.n	46a86 <error@@Base+0x17582>
   46b18:	add.w	r1, sl, #8
   46b1c:	mov	r0, r9
   46b1e:	bl	23cd4 <__read_chk@plt+0x1d270>
   46b22:	mov	fp, r0
   46b24:	cmp	r0, #0
   46b26:	bne.n	46afc <error@@Base+0x175f8>
   46b28:	add.w	r1, sl, #16
   46b2c:	mov	r0, r9
   46b2e:	bl	23cd4 <__read_chk@plt+0x1d270>
   46b32:	mov	fp, r0
   46b34:	cmp	r0, #0
   46b36:	bne.n	46afc <error@@Base+0x175f8>
   46b38:	movs	r2, #0
   46b3a:	mov	r0, r9
   46b3c:	mov	r1, r2
   46b3e:	bl	23f68 <__read_chk@plt+0x1d504>
   46b42:	mov	fp, r0
   46b44:	cmp	r0, #0
   46b46:	bne.n	46afc <error@@Base+0x175f8>
   46b48:	mov	r2, r0
   46b4a:	add.w	r1, sl, #24
   46b4e:	mov	r0, r9
   46b50:	bl	24064 <__read_chk@plt+0x1d600>
   46b54:	mov	fp, r0
   46b56:	cmp	r0, #0
   46b58:	bne.n	46afc <error@@Base+0x175f8>
   46b5a:	ldr.w	r3, [sl, #8]
   46b5e:	add	r2, sp, #120	; 0x78
   46b60:	add	r5, sp, #132	; 0x84
   46b62:	mov	r0, r2
   46b64:	vmov	s18, r2
   46b68:	str	r3, [sp, #120]	; 0x78
   46b6a:	blx	5fe0 <localtime@plt>
   46b6e:	mov	r3, r0
   46b70:	cmp	r0, #0
   46b72:	beq.w	46c7a <error@@Base+0x17776>
   46b76:	ldr.w	r2, [pc, #1720]	; 47230 <error@@Base+0x17d2c>
   46b7a:	movs	r1, #64	; 0x40
   46b7c:	mov	r0, r5
   46b7e:	strb.w	fp, [sp, #132]	; 0x84
   46b82:	add	r2, pc
   46b84:	blx	5d78 <strftime@plt>
   46b88:	ldr.w	r0, [sl, #24]
   46b8c:	ldrd	r2, r3, [sl]
   46b90:	ldrb	r1, [r0, #0]
   46b92:	cmp	r1, #0
   46b94:	bne.n	46c72 <error@@Base+0x1776e>
   46b96:	ldr.w	r1, [pc, #1692]	; 47234 <error@@Base+0x17d30>
   46b9a:	add	r1, pc
   46b9c:	strd	r1, r0, [sp, #4]
   46ba0:	ldr.w	r0, [pc, #1684]	; 47238 <error@@Base+0x17d34>
   46ba4:	str	r5, [sp, #0]
   46ba6:	add	r0, pc
   46ba8:	bl	2f638 <error@@Base+0x134>
   46bac:	mov	r0, r4
   46bae:	bl	1dff8 <__read_chk@plt+0x17594>
   46bb2:	mov	r5, r0
   46bb4:	mov	r0, r9
   46bb6:	bl	1dff8 <__read_chk@plt+0x17594>
   46bba:	cmp	r5, r0
   46bbc:	bcc.n	46c8a <error@@Base+0x17786>
   46bbe:	mov	r0, r4
   46bc0:	movs	r5, #0
   46bc2:	bl	1dff8 <__read_chk@plt+0x17594>
   46bc6:	mov	r6, r5
   46bc8:	mov	r7, r5
   46bca:	mov	fp, r0
   46bcc:	mov	r0, r9
   46bce:	str.w	fp, [sp, #28]
   46bd2:	bl	1dff8 <__read_chk@plt+0x17594>
   46bd6:	add.w	r3, sp, #62	; 0x3e
   46bda:	vmov	s19, r3
   46bde:	add	r3, sp, #76	; 0x4c
   46be0:	vmov	s16, r3
   46be4:	add	r3, sp, #72	; 0x48
   46be6:	vmov	s17, r3
   46bea:	str	r0, [sp, #40]	; 0x28
   46bec:	mov	r0, r9
   46bee:	bl	1dff8 <__read_chk@plt+0x17594>
   46bf2:	cmp	r0, #0
   46bf4:	beq.n	46c9c <error@@Base+0x17798>
   46bf6:	vmov	r1, s19
   46bfa:	mov	r0, r9
   46bfc:	bl	23d54 <__read_chk@plt+0x1d2f0>
   46c00:	cmp	r0, #0
   46c02:	bne.w	46df8 <error@@Base+0x178f4>
   46c06:	vmov	r2, s16
   46c0a:	mov	r0, r9
   46c0c:	vmov	r1, s17
   46c10:	bl	23f68 <__read_chk@plt+0x1d504>
   46c14:	cmp	r0, #0
   46c16:	bne.w	46df8 <error@@Base+0x178f4>
   46c1a:	ldrb.w	r3, [sp, #62]	; 0x3e
   46c1e:	cmp	r3, #4
   46c20:	beq.w	46d4a <error@@Base+0x17846>
   46c24:	cmp	r5, #0
   46c26:	beq.n	46bec <error@@Base+0x176e8>
   46c28:	ldr.w	r0, [pc, #1552]	; 4723c <error@@Base+0x17d38>
   46c2c:	mvn.w	fp, #3
   46c30:	str	r6, [sp, #24]
   46c32:	add	r0, pc
   46c34:	bl	2f504 <error@@Base>
   46c38:	mov	r0, sl
   46c3a:	bl	4540c <error@@Base+0x15f08>
   46c3e:	ldr	r3, [sp, #24]
   46c40:	cmp	r3, #0
   46c42:	beq.w	46a86 <error@@Base+0x17582>
   46c46:	add.w	r5, r7, r3, lsl #2
   46c4a:	mov	r4, r7
   46c4c:	ldr.w	r0, [r4], #4
   46c50:	bl	1ee18 <__read_chk@plt+0x183b4>
   46c54:	cmp	r4, r5
   46c56:	bne.n	46c4c <error@@Base+0x17748>
   46c58:	b.n	46a86 <error@@Base+0x17582>
   46c5a:	ldr.w	r1, [pc, #1508]	; 47240 <error@@Base+0x17d3c>
   46c5e:	mvn.w	fp, #49	; 0x31
   46c62:	ldr.w	r0, [pc, #1504]	; 47244 <error@@Base+0x17d40>
   46c66:	add	r1, pc
   46c68:	add	r0, pc
   46c6a:	adds	r1, #152	; 0x98
   46c6c:	bl	2f6e0 <error@@Base+0x1dc>
   46c70:	b.n	46a9e <error@@Base+0x1759a>
   46c72:	ldr.w	r1, [pc, #1492]	; 47248 <error@@Base+0x17d44>
   46c76:	add	r1, pc
   46c78:	b.n	46b9c <error@@Base+0x17698>
   46c7a:	ldr.w	r1, [pc, #1488]	; 4724c <error@@Base+0x17d48>
   46c7e:	movs	r2, #64	; 0x40
   46c80:	mov	r0, r5
   46c82:	add	r1, pc
   46c84:	bl	52814 <mkdtemp@@Base+0x838>
   46c88:	b.n	46b88 <error@@Base+0x17684>
   46c8a:	mov	r0, sl
   46c8c:	movs	r7, #0
   46c8e:	bl	4540c <error@@Base+0x15f08>
   46c92:	mov.w	fp, #4294967295	; 0xffffffff
   46c96:	b.n	46a86 <error@@Base+0x17582>
   46c98:	blx	620c <__stack_chk_fail@plt>
   46c9c:	mov	r0, r9
   46c9e:	str	r6, [sp, #24]
   46ca0:	bl	1dff8 <__read_chk@plt+0x17594>
   46ca4:	cmp	r0, #0
   46ca6:	bne.w	4718c <error@@Base+0x17c88>
   46caa:	mov	r0, r9
   46cac:	bl	1dd04 <__read_chk@plt+0x172a0>
   46cb0:	mov	r0, r4
   46cb2:	bl	1dd94 <__read_chk@plt+0x17330>
   46cb6:	mov	r9, r0
   46cb8:	cmp	r0, #0
   46cba:	beq.w	47186 <error@@Base+0x17c82>
   46cbe:	ldr	r3, [sp, #28]
   46cc0:	ldr	r2, [sp, #40]	; 0x28
   46cc2:	subs	r1, r3, r2
   46cc4:	bl	1e2a8 <__read_chk@plt+0x17844>
   46cc8:	cmp	r0, #0
   46cca:	bne.w	46dfa <error@@Base+0x178f6>
   46cce:	ldr.w	r3, [pc, #1408]	; 47250 <error@@Base+0x17d4c>
   46cd2:	str	r7, [sp, #28]
   46cd4:	mov	r7, r9
   46cd6:	add	r3, pc
   46cd8:	mov	r9, sl
   46cda:	adds	r3, #172	; 0xac
   46cdc:	str.w	r8, [sp, #48]	; 0x30
   46ce0:	vmov	s21, r3
   46ce4:	ldr.w	r3, [pc, #1388]	; 47254 <error@@Base+0x17d50>
   46ce8:	mov	sl, r7
   46cea:	add	r3, pc
   46cec:	vmov	s19, r3
   46cf0:	ldr.w	r3, [pc, #1380]	; 47258 <error@@Base+0x17d54>
   46cf4:	add	r3, pc
   46cf6:	vmov	s20, r3
   46cfa:	mov	r0, sl
   46cfc:	bl	1dff8 <__read_chk@plt+0x17594>
   46d00:	mov	r4, r0
   46d02:	cmp	r0, #0
   46d04:	beq.w	46f24 <error@@Base+0x17a20>
   46d08:	ldr	r0, [sp, #64]	; 0x40
   46d0a:	bl	1dd04 <__read_chk@plt+0x172a0>
   46d0e:	add.w	r1, sp, #62	; 0x3e
   46d12:	mov	r0, sl
   46d14:	movs	r3, #0
   46d16:	str	r3, [sp, #64]	; 0x40
   46d18:	bl	23d54 <__read_chk@plt+0x1d2f0>
   46d1c:	mov	r6, r0
   46d1e:	cmp	r0, #0
   46d20:	bne.w	46e50 <error@@Base+0x1794c>
   46d24:	add	r1, sp, #64	; 0x40
   46d26:	mov	r0, sl
   46d28:	bl	24738 <__read_chk@plt+0x1dcd4>
   46d2c:	mov	r6, r0
   46d2e:	cmp	r0, #0
   46d30:	bne.w	46e50 <error@@Base+0x1794c>
   46d34:	ldrb.w	r1, [sp, #62]	; 0x3e
   46d38:	subs	r3, r1, #1
   46d3a:	cmp	r3, #4
   46d3c:	bhi.w	471f8 <error@@Base+0x17cf4>
   46d40:	tbb	[pc, r3]
   46d44:	str	r6, [sp, #640]	; 0x280
   46d46:	ldrb	r4, [r1, #10]
   46d48:	lsls	r5, r3, #1
   46d4a:	ldrd	r0, r1, [sp, #72]	; 0x48
   46d4e:	add	r2, sp, #68	; 0x44
   46d50:	bl	21434 <__read_chk@plt+0x1a9d0>
   46d54:	cmp	r0, #0
   46d56:	bne.w	47112 <error@@Base+0x17c0e>
   46d5a:	mov	r0, r4
   46d5c:	bl	1dff8 <__read_chk@plt+0x17594>
   46d60:	mov	r5, r0
   46d62:	mov	r0, r9
   46d64:	bl	1dff8 <__read_chk@plt+0x17594>
   46d68:	cmp	r5, r0
   46d6a:	bcc.w	4710a <error@@Base+0x17c06>
   46d6e:	mov	r0, r4
   46d70:	bl	1dff8 <__read_chk@plt+0x17594>
   46d74:	mov	r5, r0
   46d76:	mov	r0, r9
   46d78:	bl	1dff8 <__read_chk@plt+0x17594>
   46d7c:	vmov	r2, s16
   46d80:	vmov	r1, s17
   46d84:	mov	r3, r0
   46d86:	mov	r0, r9
   46d88:	subs	r3, r5, r3
   46d8a:	str	r3, [sp, #24]
   46d8c:	bl	23f68 <__read_chk@plt+0x1d504>
   46d90:	mov	r5, r0
   46d92:	cmp	r0, #0
   46d94:	bne.w	47112 <error@@Base+0x17c0e>
   46d98:	ldr	r1, [sp, #72]	; 0x48
   46d9a:	mov	r0, r4
   46d9c:	ldr	r2, [sp, #76]	; 0x4c
   46d9e:	ldr.w	fp, [sp, #68]	; 0x44
   46da2:	str	r1, [sp, #52]	; 0x34
   46da4:	str	r2, [sp, #48]	; 0x30
   46da6:	bl	1e0c0 <__read_chk@plt+0x1765c>
   46daa:	str	r5, [sp, #12]
   46dac:	strd	r5, r5, [sp, #4]
   46db0:	ldr	r5, [sp, #24]
   46db2:	ldrd	r2, r1, [sp, #48]	; 0x30
   46db6:	str	r5, [sp, #0]
   46db8:	mov	r3, r0
   46dba:	mov	r0, fp
   46dbc:	bl	2043c <__read_chk@plt+0x199d8>
   46dc0:	cbnz	r0, 46df8 <error@@Base+0x178f4>
   46dc2:	cmp	r6, #0
   46dc4:	beq.w	4711a <error@@Base+0x17c16>
   46dc8:	subs	r5, r7, #4
   46dca:	mov	fp, r0
   46dcc:	b.n	46dd8 <error@@Base+0x178d4>
   46dce:	add.w	fp, fp, #1
   46dd2:	cmp	r6, fp
   46dd4:	beq.w	4711a <error@@Base+0x17c16>
   46dd8:	ldr	r1, [sp, #68]	; 0x44
   46dda:	ldr.w	r0, [r5, #4]!
   46dde:	bl	1f2fc <__read_chk@plt+0x18898>
   46de2:	cmp	r0, #0
   46de4:	beq.n	46dce <error@@Base+0x178ca>
   46de6:	ldr.w	r0, [pc, #1140]	; 4725c <error@@Base+0x17d58>
   46dea:	mvn.w	fp, #3
   46dee:	str	r6, [sp, #24]
   46df0:	add	r0, pc
   46df2:	bl	2f504 <error@@Base>
   46df6:	b.n	46c38 <error@@Base+0x17734>
   46df8:	str	r6, [sp, #24]
   46dfa:	mov	fp, r0
   46dfc:	b.n	46c38 <error@@Base+0x17734>
   46dfe:	ldr	r0, [sp, #64]	; 0x40
   46e00:	add.w	r1, r9, #36	; 0x24
   46e04:	movs	r2, #32
   46e06:	bl	451ec <error@@Base+0x15ce8>
   46e0a:	mov	r6, r0
   46e0c:	cbnz	r0, 46e50 <error@@Base+0x1794c>
   46e0e:	ldr	r0, [sp, #64]	; 0x40
   46e10:	cmp	r0, #0
   46e12:	beq.w	46cfa <error@@Base+0x177f6>
   46e16:	mov	r7, sl
   46e18:	bl	1dff8 <__read_chk@plt+0x17594>
   46e1c:	cmp	r0, #0
   46e1e:	beq.w	46ce4 <error@@Base+0x177e0>
   46e22:	ldr.w	r0, [pc, #1084]	; 47260 <error@@Base+0x17d5c>
   46e26:	mov	sl, r9
   46e28:	mvn.w	fp, #3
   46e2c:	mov	r9, r7
   46e2e:	add	r0, pc
   46e30:	ldr	r7, [sp, #28]
   46e32:	bl	2f504 <error@@Base>
   46e36:	b.n	46c38 <error@@Base+0x17734>
   46e38:	ldr	r0, [sp, #64]	; 0x40
   46e3a:	bl	1dd04 <__read_chk@plt+0x172a0>
   46e3e:	movs	r2, #0
   46e40:	mov	r1, r2
   46e42:	mov	r0, sl
   46e44:	str	r2, [sp, #64]	; 0x40
   46e46:	bl	23f68 <__read_chk@plt+0x1d504>
   46e4a:	mov	r6, r0
   46e4c:	cmp	r0, #0
   46e4e:	beq.n	46e0e <error@@Base+0x1790a>
   46e50:	mov	r3, r9
   46e52:	ldr	r7, [sp, #28]
   46e54:	mov	r9, sl
   46e56:	mov	fp, r6
   46e58:	mov	sl, r3
   46e5a:	b.n	46c38 <error@@Base+0x17734>
   46e5c:	ldr	r0, [sp, #64]	; 0x40
   46e5e:	add.w	r1, r9, #32
   46e62:	movs	r2, #20
   46e64:	bl	451ec <error@@Base+0x15ce8>
   46e68:	mov	r6, r0
   46e6a:	cmp	r0, #0
   46e6c:	beq.n	46e0e <error@@Base+0x1790a>
   46e6e:	b.n	46e50 <error@@Base+0x1794c>
   46e70:	ldr	r0, [sp, #64]	; 0x40
   46e72:	add.w	r1, r9, #28
   46e76:	movs	r2, #0
   46e78:	bl	451ec <error@@Base+0x15ce8>
   46e7c:	mov	r6, r0
   46e7e:	cmp	r0, #0
   46e80:	beq.n	46e0e <error@@Base+0x1790a>
   46e82:	b.n	46e50 <error@@Base+0x1794c>
   46e84:	movs	r3, #0
   46e86:	ldr.w	fp, [sp, #64]	; 0x40
   46e8a:	strd	r3, r3, [sp, #92]	; 0x5c
   46e8e:	str	r3, [sp, #100]	; 0x64
   46e90:	bl	1dbe8 <__read_chk@plt+0x17184>
   46e94:	str	r0, [sp, #92]	; 0x5c
   46e96:	cmp	r0, #0
   46e98:	beq.w	47056 <error@@Base+0x17b52>
   46e9c:	add	r5, sp, #88	; 0x58
   46e9e:	add	r7, sp, #84	; 0x54
   46ea0:	mov	r0, fp
   46ea2:	mov	r2, r5
   46ea4:	mov	r1, r7
   46ea6:	bl	23f68 <__read_chk@plt+0x1d504>
   46eaa:	mov	r6, r0
   46eac:	cmp	r0, #0
   46eae:	bne.w	4703c <error@@Base+0x17b38>
   46eb2:	mov	r2, r0
   46eb4:	mov	r1, r0
   46eb6:	mov	r0, fp
   46eb8:	bl	23f68 <__read_chk@plt+0x1d504>
   46ebc:	mov	r6, r0
   46ebe:	cmp	r0, #0
   46ec0:	bne.w	4703c <error@@Base+0x17b38>
   46ec4:	ldr	r1, [sp, #88]	; 0x58
   46ec6:	cmp	r1, #0
   46ec8:	bne.w	470c0 <error@@Base+0x17bbc>
   46ecc:	add	r3, sp, #96	; 0x60
   46ece:	vmov	s16, r5
   46ed2:	vmov	s17, r3
   46ed6:	mov	r0, fp
   46ed8:	bl	1dff8 <__read_chk@plt+0x17594>
   46edc:	cmp	r0, #0
   46ede:	beq.w	4703c <error@@Base+0x17b38>
   46ee2:	ldr	r0, [sp, #92]	; 0x5c
   46ee4:	bl	1dd04 <__read_chk@plt+0x172a0>
   46ee8:	add.w	r1, sp, #63	; 0x3f
   46eec:	mov	r0, fp
   46eee:	movs	r3, #0
   46ef0:	str	r3, [sp, #92]	; 0x5c
   46ef2:	bl	23d54 <__read_chk@plt+0x1d2f0>
   46ef6:	cmp	r0, #0
   46ef8:	bne.w	470bc <error@@Base+0x17bb8>
   46efc:	add	r1, sp, #92	; 0x5c
   46efe:	mov	r0, fp
   46f00:	bl	24738 <__read_chk@plt+0x1dcd4>
   46f04:	cmp	r0, #0
   46f06:	bne.w	470bc <error@@Base+0x17bb8>
   46f0a:	ldrb.w	r1, [sp, #63]	; 0x3f
   46f0e:	sub.w	r3, r1, #32
   46f12:	cmp	r3, #3
   46f14:	bhi.w	4720e <error@@Base+0x17d0a>
   46f18:	tbh	[pc, r3, lsl #1]
   46f1c:	lsls	r3, r3, #3
   46f1e:	lsls	r1, r7, #2
   46f20:	movs	r5, r4
   46f22:	lsls	r1, r2, #4
   46f24:	mov	r3, r9
   46f26:	ldr	r7, [sp, #28]
   46f28:	mov	r9, sl
   46f2a:	mov	sl, r3
   46f2c:	ldr	r3, [sp, #24]
   46f2e:	mov	r5, r0
   46f30:	ldr.w	r8, [sp, #48]	; 0x30
   46f34:	mov	fp, r7
   46f36:	add.w	r6, r7, r3, lsl #2
   46f3a:	b.n	46f42 <error@@Base+0x17a3e>
   46f3c:	movs	r5, #1
   46f3e:	add.w	fp, fp, #4
   46f42:	cmp	fp, r6
   46f44:	beq.w	47192 <error@@Base+0x17c8e>
   46f48:	ldr.w	r1, [fp]
   46f4c:	mov	r0, sl
   46f4e:	bl	469dc <error@@Base+0x174d8>
   46f52:	cmp	r0, #0
   46f54:	beq.n	46f3c <error@@Base+0x17a38>
   46f56:	ldr.w	r0, [fp]
   46f5a:	bl	1ee18 <__read_chk@plt+0x183b4>
   46f5e:	movs	r3, #0
   46f60:	str.w	r3, [fp]
   46f64:	b.n	46f3e <error@@Base+0x17a3a>
   46f66:	bl	47398 <error@@Base+0x17e94>
   46f6a:	mov	r8, r0
   46f6c:	cmp	r0, #0
   46f6e:	beq.w	47076 <error@@Base+0x17b72>
   46f72:	ldr	r0, [sp, #92]	; 0x5c
   46f74:	add	r1, sp, #112	; 0x70
   46f76:	bl	23cd4 <__read_chk@plt+0x1d270>
   46f7a:	cmp	r0, #0
   46f7c:	bne.n	47072 <error@@Base+0x17b6e>
   46f7e:	vmov	r2, s16
   46f82:	mov	r1, r7
   46f84:	ldr	r0, [sp, #92]	; 0x5c
   46f86:	bl	24888 <__read_chk@plt+0x1de24>
   46f8a:	cmp	r0, #0
   46f8c:	bne.n	47072 <error@@Base+0x17b6e>
   46f8e:	ldr	r2, [sp, #88]	; 0x58
   46f90:	mov	r0, r8
   46f92:	ldr	r1, [sp, #84]	; 0x54
   46f94:	bl	47574 <error@@Base+0x18070>
   46f98:	cmp	r0, #0
   46f9a:	bne.n	47064 <error@@Base+0x17b60>
   46f9c:	mov	r0, r8
   46f9e:	movs	r4, #0
   46fa0:	bl	474bc <error@@Base+0x17fb8>
   46fa4:	vmov	r5, s16
   46fa8:	movs	r3, #0
   46faa:	movs	r2, #0
   46fac:	strd	r3, r4, [sp, #104]	; 0x68
   46fb0:	movs	r4, #0
   46fb2:	mov	r3, r0
   46fb4:	strd	r3, r4, [sp, #40]	; 0x28
   46fb8:	movs	r3, #0
   46fba:	b.n	4700e <error@@Base+0x17b0a>
   46fbc:	orrs.w	r1, r2, r3
   46fc0:	beq.n	46fd8 <error@@Base+0x17ad4>
   46fc2:	ldrd	r1, r0, [sp, #112]	; 0x70
   46fc6:	adds	r1, r2, r1
   46fc8:	str	r1, [sp, #32]
   46fca:	adc.w	r1, r3, r0
   46fce:	str	r1, [sp, #36]	; 0x24
   46fd0:	ldrd	r0, r1, [sp, #32]
   46fd4:	orrs	r1, r0
   46fd6:	beq.n	4707c <error@@Base+0x17b78>
   46fd8:	mov	r1, r2
   46fda:	mov	r0, r8
   46fdc:	bl	47408 <error@@Base+0x17f04>
   46fe0:	cbz	r0, 47000 <error@@Base+0x17afc>
   46fe2:	ldr	r3, [sp, #112]	; 0x70
   46fe4:	mov	r0, r9
   46fe6:	ldr	r2, [sp, #104]	; 0x68
   46fe8:	ldr	r1, [sp, #116]	; 0x74
   46fea:	ldr	r4, [sp, #108]	; 0x6c
   46fec:	adds	r2, r3, r2
   46fee:	str	r2, [sp, #0]
   46ff0:	adc.w	r3, r1, r4
   46ff4:	ldr	r1, [sp, #100]	; 0x64
   46ff6:	str	r3, [sp, #4]
   46ff8:	bl	45838 <error@@Base+0x16334>
   46ffc:	cmp	r0, #0
   46ffe:	bne.n	47072 <error@@Base+0x17b6e>
   47000:	ldrd	r2, r3, [sp, #104]	; 0x68
   47004:	adds	r2, #1
   47006:	adc.w	r3, r3, #0
   4700a:	strd	r2, r3, [sp, #104]	; 0x68
   4700e:	ldrd	r0, r1, [sp, #40]	; 0x28
   47012:	cmp	r3, r1
   47014:	it	eq
   47016:	cmpeq	r2, r0
   47018:	bcc.n	46fbc <error@@Base+0x17ab8>
   4701a:	mov	r0, r8
   4701c:	vmov	s16, r5
   47020:	bl	473cc <error@@Base+0x17ec8>
   47024:	ldr	r0, [sp, #92]	; 0x5c
   47026:	bl	1dff8 <__read_chk@plt+0x17594>
   4702a:	cmp	r0, #0
   4702c:	beq.w	46ed6 <error@@Base+0x179d2>
   47030:	vmov	r0, s19
   47034:	mvn.w	r6, #3
   47038:	bl	2f504 <error@@Base>
   4703c:	ldr	r0, [sp, #96]	; 0x60
   4703e:	blx	5904 <free@plt+0x4>
   47042:	ldr	r0, [sp, #100]	; 0x64
   47044:	bl	1ee18 <__read_chk@plt+0x183b4>
   47048:	ldr	r0, [sp, #92]	; 0x5c
   4704a:	bl	1dd04 <__read_chk@plt+0x172a0>
   4704e:	cmp	r6, #0
   47050:	beq.w	46e0e <error@@Base+0x1790a>
   47054:	b.n	46e50 <error@@Base+0x1794c>
   47056:	mov	r3, r9
   47058:	ldr	r7, [sp, #28]
   4705a:	mov	r9, sl
   4705c:	mvn.w	fp, #1
   47060:	mov	sl, r3
   47062:	b.n	46c38 <error@@Base+0x17734>
   47064:	mvn.w	r3, #3
   47068:	mov	r0, r8
   4706a:	mov	r6, r3
   4706c:	bl	473cc <error@@Base+0x17ec8>
   47070:	b.n	4703c <error@@Base+0x17b38>
   47072:	mov	r3, r0
   47074:	b.n	47068 <error@@Base+0x17b64>
   47076:	mvn.w	r6, #1
   4707a:	b.n	4703c <error@@Base+0x17b38>
   4707c:	ldr	r0, [pc, #484]	; (47264 <error@@Base+0x17d60>)
   4707e:	vmov	r1, s21
   47082:	add	r0, pc
   47084:	bl	2f504 <error@@Base>
   47088:	mvn.w	r3, #3
   4708c:	b.n	47068 <error@@Base+0x17b64>
   4708e:	ldr	r0, [sp, #92]	; 0x5c
   47090:	add	r1, sp, #112	; 0x70
   47092:	bl	23cd4 <__read_chk@plt+0x1d270>
   47096:	cbnz	r0, 470bc <error@@Base+0x17bb8>
   47098:	vmov	r1, s18
   4709c:	ldr	r0, [sp, #92]	; 0x5c
   4709e:	bl	23cd4 <__read_chk@plt+0x1d270>
   470a2:	cbnz	r0, 470bc <error@@Base+0x17bb8>
   470a4:	ldrd	r4, r5, [sp, #120]	; 0x78
   470a8:	mov	r0, r9
   470aa:	ldr	r1, [sp, #100]	; 0x64
   470ac:	ldrd	r2, r3, [sp, #112]	; 0x70
   470b0:	strd	r4, r5, [sp]
   470b4:	bl	45838 <error@@Base+0x16334>
   470b8:	cmp	r0, #0
   470ba:	beq.n	47024 <error@@Base+0x17b20>
   470bc:	mov	r6, r0
   470be:	b.n	4703c <error@@Base+0x17b38>
   470c0:	ldr	r0, [sp, #84]	; 0x54
   470c2:	add	r2, sp, #100	; 0x64
   470c4:	bl	21434 <__read_chk@plt+0x1a9d0>
   470c8:	cmp	r0, #0
   470ca:	beq.w	46ecc <error@@Base+0x179c8>
   470ce:	mov	r6, r0
   470d0:	b.n	4703c <error@@Base+0x17b38>
   470d2:	add.w	r8, sp, #104	; 0x68
   470d6:	b.n	470f0 <error@@Base+0x17bec>
   470d8:	ldrd	r4, r5, [sp, #104]	; 0x68
   470dc:	mov	r0, r9
   470de:	ldr	r1, [sp, #100]	; 0x64
   470e0:	mov	r2, r4
   470e2:	mov	r3, r5
   470e4:	strd	r4, r5, [sp]
   470e8:	bl	45838 <error@@Base+0x16334>
   470ec:	cmp	r0, #0
   470ee:	bne.n	470bc <error@@Base+0x17bb8>
   470f0:	ldr	r0, [sp, #92]	; 0x5c
   470f2:	bl	1dff8 <__read_chk@plt+0x17594>
   470f6:	cmp	r0, #0
   470f8:	beq.n	47024 <error@@Base+0x17b20>
   470fa:	ldr	r0, [sp, #92]	; 0x5c
   470fc:	mov	r1, r8
   470fe:	bl	23cd4 <__read_chk@plt+0x1d270>
   47102:	cmp	r0, #0
   47104:	beq.n	470d8 <error@@Base+0x17bd4>
   47106:	mov	r6, r0
   47108:	b.n	4703c <error@@Base+0x17b38>
   4710a:	mov.w	fp, #4294967295	; 0xffffffff
   4710e:	str	r6, [sp, #24]
   47110:	b.n	46c38 <error@@Base+0x17734>
   47112:	mvn.w	fp, #3
   47116:	str	r6, [sp, #24]
   47118:	b.n	46c38 <error@@Base+0x17734>
   4711a:	add.w	fp, r6, #1
   4711e:	movs	r3, #4
   47120:	mov	r1, r6
   47122:	mov	r0, r7
   47124:	mov	r2, fp
   47126:	bl	524c4 <mkdtemp@@Base+0x4e8>
   4712a:	cbz	r0, 4717a <error@@Base+0x17c76>
   4712c:	ldr	r3, [sp, #68]	; 0x44
   4712e:	mov	r7, r0
   47130:	movs	r5, #1
   47132:	str.w	r3, [r0, r6, lsl #2]
   47136:	movs	r3, #0
   47138:	mov	r6, fp
   4713a:	str	r3, [sp, #68]	; 0x44
   4713c:	b.n	46bec <error@@Base+0x176e8>
   4713e:	vmov	r5, s16
   47142:	b.n	4716a <error@@Base+0x17c66>
   47144:	vmov	r1, s17
   47148:	movs	r2, #0
   4714a:	ldr	r0, [sp, #92]	; 0x5c
   4714c:	bl	24064 <__read_chk@plt+0x1d600>
   47150:	cmp	r0, #0
   47152:	bne.n	470bc <error@@Base+0x17bb8>
   47154:	ldr	r2, [sp, #96]	; 0x60
   47156:	mov	r0, r9
   47158:	ldr	r1, [sp, #100]	; 0x64
   4715a:	bl	45c18 <error@@Base+0x16714>
   4715e:	mov	r4, r0
   47160:	cbnz	r0, 47182 <error@@Base+0x17c7e>
   47162:	ldr	r0, [sp, #96]	; 0x60
   47164:	blx	5904 <free@plt+0x4>
   47168:	str	r4, [sp, #96]	; 0x60
   4716a:	ldr	r0, [sp, #92]	; 0x5c
   4716c:	bl	1dff8 <__read_chk@plt+0x17594>
   47170:	cmp	r0, #0
   47172:	bne.n	47144 <error@@Base+0x17c40>
   47174:	vmov	s16, r5
   47178:	b.n	47024 <error@@Base+0x17b20>
   4717a:	mvn.w	fp, #1
   4717e:	str	r6, [sp, #24]
   47180:	b.n	46c38 <error@@Base+0x17734>
   47182:	mov	r6, r0
   47184:	b.n	4703c <error@@Base+0x17b38>
   47186:	mvn.w	fp, #1
   4718a:	b.n	46c38 <error@@Base+0x17734>
   4718c:	mov.w	fp, #4294967295	; 0xffffffff
   47190:	b.n	46c38 <error@@Base+0x17734>
   47192:	ldr	r3, [sp, #24]
   47194:	cbz	r3, 47198 <error@@Base+0x17c94>
   47196:	cbz	r5, 471ca <error@@Base+0x17cc6>
   47198:	ldr	r3, [sp, #16]
   4719a:	cbz	r3, 471d8 <error@@Base+0x17cd4>
   4719c:	cbz	r5, 471d8 <error@@Base+0x17cd4>
   4719e:	movs	r3, #0
   471a0:	cbnz	r3, 471d8 <error@@Base+0x17cd4>
   471a2:	ldr	r2, [sp, #16]
   471a4:	cmp	r4, r2
   471a6:	bcs.n	471e6 <error@@Base+0x17ce2>
   471a8:	mov	r5, r7
   471aa:	cmp	fp, r5
   471ac:	beq.n	471e2 <error@@Base+0x17cde>
   471ae:	ldr.w	r0, [r5], #4
   471b2:	cmp	r0, #0
   471b4:	beq.n	471aa <error@@Base+0x17ca6>
   471b6:	ldr	r3, [sp, #20]
   471b8:	ldr.w	r1, [r3, r4, lsl #2]
   471bc:	bl	1f2fc <__read_chk@plt+0x18898>
   471c0:	cmp	r0, #0
   471c2:	beq.n	471aa <error@@Base+0x17ca6>
   471c4:	movs	r3, #1
   471c6:	adds	r4, #1
   471c8:	b.n	471a0 <error@@Base+0x17c9c>
   471ca:	ldr	r0, [pc, #156]	; (47268 <error@@Base+0x17d64>)
   471cc:	mvn.w	fp, #50	; 0x32
   471d0:	add	r0, pc
   471d2:	bl	2f504 <error@@Base>
   471d6:	b.n	46c38 <error@@Base+0x17734>
   471d8:	mov.w	fp, #0
   471dc:	str.w	sl, [r8]
   471e0:	b.n	46c3e <error@@Base+0x1773a>
   471e2:	movs	r3, #0
   471e4:	b.n	471c6 <error@@Base+0x17cc2>
   471e6:	cmp	r3, #0
   471e8:	bne.n	471d8 <error@@Base+0x17cd4>
   471ea:	ldr	r0, [pc, #128]	; (4726c <error@@Base+0x17d68>)
   471ec:	mvn.w	fp, #20
   471f0:	add	r0, pc
   471f2:	bl	2f504 <error@@Base>
   471f6:	b.n	46c38 <error@@Base+0x17734>
   471f8:	ldr	r0, [pc, #116]	; (47270 <error@@Base+0x17d6c>)
   471fa:	mov	r3, r9
   471fc:	ldr	r7, [sp, #28]
   471fe:	mov	r9, sl
   47200:	add	r0, pc
   47202:	mov	sl, r3
   47204:	mvn.w	fp, #3
   47208:	bl	2f504 <error@@Base>
   4720c:	b.n	46c38 <error@@Base+0x17734>
   4720e:	vmov	r0, s20
   47212:	mvn.w	r6, #3
   47216:	bl	2f504 <error@@Base>
   4721a:	b.n	4703c <error@@Base+0x17b38>
   4721c:	cdp	0, 5, cr0, cr4, cr4, {0}
   47220:	lsls	r4, r3, #25
   47222:	movs	r0, r0
   47224:			; <UNDEFINED> instruction: 0xf7620001
   47228:	ldcl	0, cr0, [sl, #16]
   4722c:			; <UNDEFINED> instruction: 0xf4e80001
   47230:	eors.w	r0, r6, #8454144	; 0x810000
   47234:	ldmia	r0!, {r1}
   47236:	movs	r1, r0
   47238:	eor.w	r0, r2, #8454144	; 0x810000
   4723c:	ands.w	r0, lr, #8454144	; 0x810000
   47240:	adcs.w	r0, sl, #8454144	; 0x810000
   47244:	usat	r0, #1, r0
   47248:	lsrs	r2, r4
   4724a:	movs	r1, r0
   4724c:	usat	r0, #1, sl
   47250:			; <UNDEFINED> instruction: 0xf4ea0001
   47254:	and.w	r0, r6, #8454144	; 0x810000
   47258:			; <UNDEFINED> instruction: 0xf3d40001
   4725c:			; <UNDEFINED> instruction: 0xf2940001
   47260:	ssat	r0, #2, lr
   47264:	bic.w	r0, lr, #1
   47268:	vaddl.s16	q0, d0, d1
   4726c:	vaddl.s16	q0, d8, d1
   47270:	vhadd.s32	d0, d0, d1
   47274:	ldr	r2, [pc, #172]	; (47324 <error@@Base+0x17e20>)
   47276:	ldr	r3, [pc, #176]	; (47328 <error@@Base+0x17e24>)
   47278:	add	r2, pc
   4727a:	push	{r4, r5, r6, r7, lr}
   4727c:	sub	sp, #20
   4727e:	ldr	r3, [r2, r3]
   47280:	ldr	r3, [r3, #0]
   47282:	str	r3, [sp, #12]
   47284:	mov.w	r3, #0
   47288:	movs	r3, #0
   4728a:	strd	r3, r3, [sp, #4]
   4728e:	cbz	r0, 472b4 <error@@Base+0x17db0>
   47290:	mov	r7, r1
   47292:	add	r1, sp, #4
   47294:	mov	r5, r0
   47296:	bl	447c4 <error@@Base+0x152c0>
   4729a:	mov	r4, r0
   4729c:	cbz	r0, 472cc <error@@Base+0x17dc8>
   4729e:	blx	676c <__errno_location@plt>
   472a2:	ldr	r6, [r0, #0]
   472a4:	ldr	r0, [sp, #4]
   472a6:	bl	1dd04 <__read_chk@plt+0x172a0>
   472aa:	ldr	r0, [sp, #8]
   472ac:	cbz	r0, 472ec <error@@Base+0x17de8>
   472ae:	bl	4540c <error@@Base+0x15f08>
   472b2:	cbnz	r4, 472ec <error@@Base+0x17de8>
   472b4:	movs	r4, #0
   472b6:	ldr	r2, [pc, #116]	; (4732c <error@@Base+0x17e28>)
   472b8:	ldr	r3, [pc, #108]	; (47328 <error@@Base+0x17e24>)
   472ba:	add	r2, pc
   472bc:	ldr	r3, [r2, r3]
   472be:	ldr	r2, [r3, #0]
   472c0:	ldr	r3, [sp, #12]
   472c2:	eors	r2, r3
   472c4:	bne.n	47320 <error@@Base+0x17e1c>
   472c6:	mov	r0, r4
   472c8:	add	sp, #20
   472ca:	pop	{r4, r5, r6, r7, pc}
   472cc:	mov	r3, r0
   472ce:	mov	r2, r0
   472d0:	add	r1, sp, #8
   472d2:	ldr	r0, [sp, #4]
   472d4:	bl	46a18 <error@@Base+0x17514>
   472d8:	mov	r6, r0
   472da:	cbz	r0, 472f4 <error@@Base+0x17df0>
   472dc:	mov	r6, r4
   472de:	mov	r4, r0
   472e0:	ldr	r0, [sp, #4]
   472e2:	bl	1dd04 <__read_chk@plt+0x172a0>
   472e6:	ldr	r0, [sp, #8]
   472e8:	cmp	r0, #0
   472ea:	bne.n	472ae <error@@Base+0x17daa>
   472ec:	blx	676c <__errno_location@plt>
   472f0:	str	r6, [r0, #0]
   472f2:	b.n	472b6 <error@@Base+0x17db2>
   472f4:	ldr	r1, [pc, #56]	; (47330 <error@@Base+0x17e2c>)
   472f6:	mov	r2, r5
   472f8:	ldr	r0, [pc, #56]	; (47334 <error@@Base+0x17e30>)
   472fa:	add	r1, pc
   472fc:	add	r0, pc
   472fe:	adds	r1, #192	; 0xc0
   47300:	bl	2f68c <error@@Base+0x188>
   47304:	mov	r1, r7
   47306:	ldr	r0, [sp, #8]
   47308:	bl	469dc <error@@Base+0x174d8>
   4730c:	mov	r4, r0
   4730e:	ldr	r0, [sp, #4]
   47310:	bl	1dd04 <__read_chk@plt+0x172a0>
   47314:	ldr	r0, [sp, #8]
   47316:	cmp	r0, #0
   47318:	bne.n	472ae <error@@Base+0x17daa>
   4731a:	cmp	r4, #0
   4731c:	beq.n	472b4 <error@@Base+0x17db0>
   4731e:	b.n	472ec <error@@Base+0x17de8>
   47320:	blx	620c <__stack_chk_fail@plt>
   47324:	b.n	46f38 <error@@Base+0x17a34>
   47326:	movs	r4, r0
   47328:	lsls	r4, r3, #25
   4732a:	movs	r0, r0
   4732c:	b.n	46ebc <error@@Base+0x179b8>
   4732e:	movs	r4, r0
   47330:	cdp	0, 12, cr0, cr6, cr1, {0}
   47334:	cdp	0, 11, cr0, cr0, cr1, {0}
   47338:	push	{r4, r5, r6, lr}
   4733a:	ldrd	r2, r3, [r0, #4]
   4733e:	cmp.w	r1, #16777216	; 0x1000000
   47342:	it	ls
   47344:	cmpls	r3, r2
   47346:	ite	cs
   47348:	movcs	r5, #1
   4734a:	movcc	r5, #0
   4734c:	bcs.n	47374 <error@@Base+0x17e70>
   4734e:	lsrs	r4, r1, #5
   47350:	adds	r4, #1
   47352:	cmp	r2, r4
   47354:	it	cs
   47356:	movcs	r0, r5
   47358:	bcc.n	4735c <error@@Base+0x17e58>
   4735a:	pop	{r4, r5, r6, pc}
   4735c:	mov	r6, r0
   4735e:	mov	r1, r2
   47360:	ldr	r0, [r0, #0]
   47362:	movs	r3, #4
   47364:	mov	r2, r4
   47366:	bl	524c4 <mkdtemp@@Base+0x4e8>
   4736a:	cbz	r0, 47374 <error@@Base+0x17e70>
   4736c:	str	r0, [r6, #0]
   4736e:	mov	r0, r5
   47370:	str	r4, [r6, #4]
   47372:	pop	{r4, r5, r6, pc}
   47374:	mov.w	r0, #4294967295	; 0xffffffff
   47378:	pop	{r4, r5, r6, pc}
   4737a:	nop
   4737c:	ldr	r3, [r0, #8]
   4737e:	cbz	r3, 47396 <error@@Base+0x17e92>
   47380:	ldr	r2, [r0, #0]
   47382:	add.w	r2, r2, r3, lsl #2
   47386:	b.n	4738c <error@@Base+0x17e88>
   47388:	str	r3, [r0, #8]
   4738a:	cbz	r3, 47396 <error@@Base+0x17e92>
   4738c:	ldr.w	r1, [r2], #-4
   47390:	subs	r3, #1
   47392:	cmp	r1, #0
   47394:	beq.n	47388 <error@@Base+0x17e84>
   47396:	bx	lr
   47398:	push	{r4, lr}
   4739a:	movs	r1, #12
   4739c:	movs	r0, #1
   4739e:	blx	6460 <calloc@plt+0x4>
   473a2:	mov	r4, r0
   473a4:	cbz	r0, 473bc <error@@Base+0x17eb8>
   473a6:	movs	r1, #4
   473a8:	movs	r0, #1
   473aa:	blx	6460 <calloc@plt+0x4>
   473ae:	mov	r3, r0
   473b0:	str	r0, [r4, #0]
   473b2:	cbz	r0, 473c0 <error@@Base+0x17ebc>
   473b4:	movs	r2, #1
   473b6:	movs	r3, #0
   473b8:	strd	r2, r3, [r4, #4]
   473bc:	mov	r0, r4
   473be:	pop	{r4, pc}
   473c0:	mov	r0, r4
   473c2:	mov	r4, r3
   473c4:	blx	5904 <free@plt+0x4>
   473c8:	b.n	473bc <error@@Base+0x17eb8>
   473ca:	nop
   473cc:	push	{r4, lr}
   473ce:	mov	r4, r0
   473d0:	cbz	r0, 473e6 <error@@Base+0x17ee2>
   473d2:	ldr	r0, [r0, #0]
   473d4:	cbz	r0, 473e6 <error@@Base+0x17ee2>
   473d6:	ldr	r2, [r4, #4]
   473d8:	movs	r1, #0
   473da:	lsls	r2, r2, #2
   473dc:	blx	5d94 <memset@plt>
   473e0:	ldr	r0, [r4, #0]
   473e2:	blx	5904 <free@plt+0x4>
   473e6:	mov	r0, r4
   473e8:	ldmia.w	sp!, {r4, lr}
   473ec:	b.w	5900 <free@plt>
   473f0:	push	{r4, lr}
   473f2:	mov	r4, r0
   473f4:	ldrd	r0, r2, [r0]
   473f8:	movs	r1, #0
   473fa:	lsls	r2, r2, #2
   473fc:	blx	5d94 <memset@plt>
   47400:	movs	r3, #0
   47402:	str	r3, [r4, #8]
   47404:	pop	{r4, pc}
   47406:	nop
   47408:	ldrd	r3, r2, [r0, #4]
   4740c:	cmp	r3, #0
   4740e:	it	ne
   47410:	cmpne	r2, r3
   47412:	ite	cs
   47414:	movcs	r3, #1
   47416:	movcc	r3, #0
   47418:	bcc.n	4741e <error@@Base+0x17f1a>
   4741a:	movs	r0, #0
   4741c:	bx	lr
   4741e:	cmp.w	r2, r1, lsr #5
   47422:	push	{r4}
   47424:	it	cc
   47426:	movcc	r0, r3
   47428:	mov.w	r4, r1, lsr #5
   4742c:	bcc.n	4743e <error@@Base+0x17f3a>
   4742e:	ldr	r3, [r0, #0]
   47430:	and.w	r1, r1, #31
   47434:	ldr.w	r0, [r3, r4, lsl #2]
   47438:	lsrs	r0, r1
   4743a:	and.w	r0, r0, #1
   4743e:	ldr.w	r4, [sp], #4
   47442:	bx	lr
   47444:	push	{r3, r4, r5, lr}
   47446:	mov	r5, r0
   47448:	mov	r4, r1
   4744a:	bl	47338 <error@@Base+0x17e34>
   4744e:	cbnz	r0, 47474 <error@@Base+0x17f70>
   47450:	ldr	r3, [r5, #8]
   47452:	lsrs	r2, r4, #5
   47454:	ldr	r1, [r5, #0]
   47456:	cmp.w	r3, r4, lsr #5
   4745a:	mov.w	r3, #1
   4745e:	and.w	r4, r4, #31
   47462:	it	cc
   47464:	strcc	r2, [r5, #8]
   47466:	lsl.w	r4, r3, r4
   4746a:	ldr.w	r3, [r1, r2, lsl #2]
   4746e:	orrs	r3, r4
   47470:	str.w	r3, [r1, r2, lsl #2]
   47474:	pop	{r3, r4, r5, pc}
   47476:	nop
   47478:	push	{r4, r5}
   4747a:	ldrd	r4, r2, [r0, #4]
   4747e:	cmp.w	r1, #16777216	; 0x1000000
   47482:	it	ls
   47484:	cmpls	r2, r4
   47486:	bcc.n	4748c <error@@Base+0x17f88>
   47488:	pop	{r4, r5}
   4748a:	bx	lr
   4748c:	cmp.w	r2, r1, lsr #5
   47490:	mov.w	r4, r1, lsr #5
   47494:	bcc.n	47488 <error@@Base+0x17f84>
   47496:	ldr	r5, [r0, #0]
   47498:	movs	r2, #1
   4749a:	and.w	r1, r1, #31
   4749e:	lsl.w	r1, r2, r1
   474a2:	ldr.w	r2, [r5, r4, lsl #2]
   474a6:	bic.w	r2, r2, r1
   474aa:	str.w	r2, [r5, r4, lsl #2]
   474ae:	ldrd	r3, r2, [r0, #4]
   474b2:	cmp	r2, r3
   474b4:	bcs.n	47488 <error@@Base+0x17f84>
   474b6:	pop	{r4, r5}
   474b8:	b.n	4737c <error@@Base+0x17e78>
   474ba:	nop
   474bc:	ldrd	r3, r2, [r0, #4]
   474c0:	cmp	r2, r3
   474c2:	bcs.n	474fc <error@@Base+0x17ff8>
   474c4:	push	{r4, lr}
   474c6:	mov	r4, r0
   474c8:	bl	4737c <error@@Base+0x17e78>
   474cc:	ldrd	r2, r0, [r0, #4]
   474d0:	cmp	r2, #0
   474d2:	it	ne
   474d4:	cmpne	r0, r2
   474d6:	bcs.n	474f8 <error@@Base+0x17ff4>
   474d8:	ldr	r2, [r4, #0]
   474da:	cbnz	r0, 474e0 <error@@Base+0x17fdc>
   474dc:	ldr	r1, [r2, #0]
   474de:	cbz	r1, 474f8 <error@@Base+0x17ff4>
   474e0:	ldr.w	r2, [r2, r0, lsl #2]
   474e4:	adds	r0, #1
   474e6:	cmp	r2, #0
   474e8:	mov.w	r0, r0, lsl #5
   474ec:	blt.n	474f6 <error@@Base+0x17ff2>
   474ee:	lsls	r2, r2, #1
   474f0:	add.w	r0, r0, #4294967295	; 0xffffffff
   474f4:	bpl.n	474ee <error@@Base+0x17fea>
   474f6:	pop	{r4, pc}
   474f8:	movs	r0, #0
   474fa:	pop	{r4, pc}
   474fc:	movs	r0, #0
   474fe:	bx	lr
   47500:	push	{r3, lr}
   47502:	bl	474bc <error@@Base+0x17fb8>
   47506:	adds	r0, #7
   47508:	lsrs	r0, r0, #3
   4750a:	pop	{r3, pc}
   4750c:	push	{r3, r4, r5, r6, r7, lr}
   4750e:	mov	r4, r2
   47510:	mov	r7, r1
   47512:	mov	r6, r0
   47514:	bl	474bc <error@@Base+0x17fb8>
   47518:	adds	r0, #7
   4751a:	cmp.w	r4, r0, lsr #3
   4751e:	bcc.n	4756c <error@@Base+0x18068>
   47520:	ldrd	r2, r3, [r6, #4]
   47524:	cmp	r3, r2
   47526:	bcs.n	4756c <error@@Base+0x18068>
   47528:	mov.w	lr, r0, lsr #3
   4752c:	cmp	r4, lr
   4752e:	it	cs
   47530:	movcs	r4, lr
   47532:	adds	r3, #1
   47534:	mov	ip, r4
   47536:	itt	ne
   47538:	movne	r5, #0
   4753a:	movne	r0, r5
   4753c:	beq.n	47568 <error@@Base+0x18064>
   4753e:	sub.w	r4, lr, r5
   47542:	lsls	r1, r0, #2
   47544:	add	r4, r7
   47546:	movs	r3, #0
   47548:	cmp	ip, r5
   4754a:	bls.n	4755e <error@@Base+0x1805a>
   4754c:	ldr	r2, [r6, #0]
   4754e:	adds	r5, #1
   47550:	ldr	r2, [r2, r1]
   47552:	lsrs	r2, r3
   47554:	adds	r3, #8
   47556:	cmp	r3, #32
   47558:	strb.w	r2, [r4, #-1]!
   4755c:	bne.n	47548 <error@@Base+0x18044>
   4755e:	ldr	r3, [r6, #8]
   47560:	adds	r0, #1
   47562:	adds	r3, #1
   47564:	cmp	r3, r0
   47566:	bhi.n	4753e <error@@Base+0x1803a>
   47568:	movs	r0, #0
   4756a:	pop	{r3, r4, r5, r6, r7, pc}
   4756c:	mov.w	r0, #4294967295	; 0xffffffff
   47570:	pop	{r3, r4, r5, r6, r7, pc}
   47572:	nop
   47574:	cmp.w	r2, #2097152	; 0x200000
   47578:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4757c:	bhi.n	47606 <error@@Base+0x18102>
   4757e:	mov	r7, r1
   47580:	lsls	r1, r2, #3
   47582:	mov	r8, r2
   47584:	mov	r5, r0
   47586:	bl	47338 <error@@Base+0x17e34>
   4758a:	mov	r6, r0
   4758c:	cbz	r0, 47594 <error@@Base+0x18090>
   4758e:	mov	r0, r6
   47590:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   47594:	ldr	r2, [r5, #4]
   47596:	mov	r1, r0
   47598:	ldr	r0, [r5, #0]
   4759a:	lsls	r2, r2, #2
   4759c:	blx	5d94 <memset@plt>
   475a0:	cmp.w	r8, #0
   475a4:	beq.n	475fe <error@@Base+0x180fa>
   475a6:	add.w	r4, r8, #3
   475aa:	add.w	ip, r8, #4294967295	; 0xffffffff
   475ae:	and.w	r2, r4, #3
   475b2:	add	ip, r7
   475b4:	lsrs	r4, r4, #2
   475b6:	subs	r1, r7, #1
   475b8:	subs	r4, #1
   475ba:	lsls	r2, r2, #3
   475bc:	str	r4, [r5, #8]
   475be:	b.n	475cc <error@@Base+0x180c8>
   475c0:	cmp	ip, r1
   475c2:	add.w	r4, r4, #4294967295	; 0xffffffff
   475c6:	mov.w	r2, #24
   475ca:	beq.n	475ea <error@@Base+0x180e6>
   475cc:	ldr	r7, [r5, #0]
   475ce:	ldrb.w	r3, [r1, #1]!
   475d2:	ldr.w	r0, [r7, r4, lsl #2]
   475d6:	lsls	r3, r2
   475d8:	orrs	r3, r0
   475da:	str.w	r3, [r7, r4, lsl #2]
   475de:	cmp	r2, #0
   475e0:	beq.n	475c0 <error@@Base+0x180bc>
   475e2:	cmp	ip, r1
   475e4:	sub.w	r2, r2, #8
   475e8:	bne.n	475cc <error@@Base+0x180c8>
   475ea:	ldrd	r3, r2, [r5, #4]
   475ee:	cmp	r2, r3
   475f0:	bcs.n	4758e <error@@Base+0x1808a>
   475f2:	mov	r0, r5
   475f4:	bl	4737c <error@@Base+0x17e78>
   475f8:	mov	r0, r6
   475fa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   475fe:	mov	r0, r6
   47600:	str	r6, [r5, #8]
   47602:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   47606:	mov.w	r6, #4294967295	; 0xffffffff
   4760a:	b.n	4758e <error@@Base+0x1808a>
   4760c:	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
   47610:	movs	r3, #0
   47612:	ldr	r7, [pc, #628]	; (47888 <error@@Base+0x18384>)
   47614:	mov	r4, r2
   47616:	strd	r3, r3, [r2, #4]
   4761a:	sub	sp, #40	; 0x28
   4761c:	ldr	r2, [pc, #620]	; (4788c <error@@Base+0x18388>)
   4761e:	add	r7, pc
   47620:	add	r5, sp, #28
   47622:	mov	r6, r0
   47624:	ldr	r2, [r7, r2]
   47626:	mov	r0, r5
   47628:	ldr	r2, [r2, #0]
   4762a:	str	r2, [sp, #36]	; 0x24
   4762c:	mov.w	r2, #0
   47630:	strd	r1, r3, [sp, #28]
   47634:	bl	36ea8 <error@@Base+0x79a4>
   47638:	cmp	r0, #0
   4763a:	beq.n	476a8 <error@@Base+0x181a4>
   4763c:	ldrb	r3, [r0, #0]
   4763e:	cbz	r3, 476a0 <error@@Base+0x1819c>
   47640:	cmp	r3, #0
   47642:	it	ne
   47644:	cmpne	r3, #35	; 0x23
   47646:	beq.n	476a8 <error@@Base+0x181a4>
   47648:	ldr	r3, [sp, #28]
   4764a:	cmp	r3, #0
   4764c:	beq.n	476c0 <error@@Base+0x181bc>
   4764e:	ldr	r7, [pc, #576]	; (47890 <error@@Base+0x1838c>)
   47650:	mov	r0, r5
   47652:	add	r7, pc
   47654:	mov	r1, r7
   47656:	blx	6100 <strsep@plt>
   4765a:	ldr	r2, [sp, #28]
   4765c:	cbz	r2, 476c0 <error@@Base+0x181bc>
   4765e:	ldrb	r3, [r0, #0]
   47660:	cbz	r3, 476c0 <error@@Base+0x181bc>
   47662:	movs	r3, #0
   47664:	movs	r2, #0
   47666:	add.w	r8, sp, #32
   4766a:	mov.w	sl, #5
   4766e:	mov.w	fp, #0
   47672:	str.w	r8, [sp, #8]
   47676:	strd	sl, fp, [sp]
   4767a:	bl	52868 <mkdtemp@@Base+0x88c>
   4767e:	ldr	r2, [sp, #32]
   47680:	cmp	r1, #0
   47682:	itet	eq
   47684:	cmpeq	r0, #2
   47686:	movne	r3, #1
   47688:	moveq	r3, #0
   4768a:	cmp	r2, #0
   4768c:	it	ne
   4768e:	movne	r3, #1
   47690:	cbz	r3, 476e4 <error@@Base+0x181e0>
   47692:	ldr	r0, [pc, #512]	; (47894 <error@@Base+0x18390>)
   47694:	mov	r1, r6
   47696:	movs	r2, #2
   47698:	add	r0, pc
   4769a:	bl	2f504 <error@@Base>
   4769e:	b.n	476ca <error@@Base+0x181c6>
   476a0:	mov	r0, r5
   476a2:	bl	36ea8 <error@@Base+0x79a4>
   476a6:	cbnz	r0, 476e0 <error@@Base+0x181dc>
   476a8:	movs	r0, #0
   476aa:	ldr	r2, [pc, #492]	; (47898 <error@@Base+0x18394>)
   476ac:	ldr	r3, [pc, #476]	; (4788c <error@@Base+0x18388>)
   476ae:	add	r2, pc
   476b0:	ldr	r3, [r2, r3]
   476b2:	ldr	r2, [r3, #0]
   476b4:	ldr	r3, [sp, #36]	; 0x24
   476b6:	eors	r2, r3
   476b8:	bne.n	47774 <error@@Base+0x18270>
   476ba:	add	sp, #40	; 0x28
   476bc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
   476c0:	ldr	r0, [pc, #472]	; (4789c <error@@Base+0x18398>)
   476c2:	mov	r1, r6
   476c4:	add	r0, pc
   476c6:	bl	2f504 <error@@Base>
   476ca:	ldr	r0, [r4, #4]
   476cc:	blx	61b8 <BN_clear_free@plt+0x4>
   476d0:	ldr	r0, [r4, #8]
   476d2:	blx	61b8 <BN_clear_free@plt+0x4>
   476d6:	movs	r3, #0
   476d8:	mov	r0, r3
   476da:	strd	r3, r3, [r4, #4]
   476de:	b.n	476aa <error@@Base+0x181a6>
   476e0:	ldrb	r3, [r0, #0]
   476e2:	b.n	47640 <error@@Base+0x1813c>
   476e4:	mov	r1, r7
   476e6:	mov	r0, r5
   476e8:	blx	6100 <strsep@plt>
   476ec:	ldr	r2, [sp, #28]
   476ee:	cmp	r2, #0
   476f0:	beq.n	476c0 <error@@Base+0x181bc>
   476f2:	ldrb	r3, [r0, #0]
   476f4:	cmp	r3, #0
   476f6:	beq.n	476c0 <error@@Base+0x181bc>
   476f8:	movs	r2, #31
   476fa:	movs	r3, #0
   476fc:	str.w	r8, [sp, #8]
   47700:	strd	r2, r3, [sp]
   47704:	movs	r2, #0
   47706:	movs	r3, #0
   47708:	bl	52868 <mkdtemp@@Base+0x88c>
   4770c:	ldr	r7, [sp, #32]
   4770e:	cbnz	r7, 47768 <error@@Base+0x18264>
   47710:	and.w	r2, r0, #1
   47714:	mov	r3, r7
   47716:	orrs	r3, r2
   47718:	bne.n	47768 <error@@Base+0x18264>
   4771a:	bic.w	r2, r0, #1
   4771e:	mov	r3, r1
   47720:	orrs	r3, r2
   47722:	beq.n	47768 <error@@Base+0x18264>
   47724:	ldr	r7, [pc, #376]	; (478a0 <error@@Base+0x1839c>)
   47726:	mov	r0, r5
   47728:	add	r7, pc
   4772a:	mov	r1, r7
   4772c:	blx	6100 <strsep@plt>
   47730:	ldr	r2, [sp, #28]
   47732:	cmp	r2, #0
   47734:	beq.n	476c0 <error@@Base+0x181bc>
   47736:	ldrb	r3, [r0, #0]
   47738:	cmp	r3, #0
   4773a:	beq.n	476c0 <error@@Base+0x181bc>
   4773c:	mov.w	r2, #1073741824	; 0x40000000
   47740:	movs	r3, #0
   47742:	str.w	r8, [sp, #8]
   47746:	strd	r2, r3, [sp]
   4774a:	movs	r3, #0
   4774c:	movs	r2, #0
   4774e:	bl	52868 <mkdtemp@@Base+0x88c>
   47752:	ldr	r3, [sp, #32]
   47754:	cbnz	r3, 4775c <error@@Base+0x18258>
   47756:	orrs.w	r3, r0, r1
   4775a:	bne.n	47778 <error@@Base+0x18274>
   4775c:	ldr	r0, [pc, #324]	; (478a4 <error@@Base+0x183a0>)
   4775e:	mov	r1, r6
   47760:	add	r0, pc
   47762:	bl	2f504 <error@@Base>
   47766:	b.n	476ca <error@@Base+0x181c6>
   47768:	ldr	r0, [pc, #316]	; (478a8 <error@@Base+0x183a4>)
   4776a:	mov	r1, r6
   4776c:	add	r0, pc
   4776e:	bl	2f504 <error@@Base>
   47772:	b.n	476ca <error@@Base+0x181c6>
   47774:	blx	620c <__stack_chk_fail@plt>
   47778:	mov	r1, r7
   4777a:	mov	r0, r5
   4777c:	blx	6100 <strsep@plt>
   47780:	ldr	r2, [sp, #28]
   47782:	cbz	r2, 477a6 <error@@Base+0x182a2>
   47784:	ldrb	r3, [r0, #0]
   47786:	cbz	r3, 477a6 <error@@Base+0x182a2>
   47788:	mov.w	r2, #65536	; 0x10000
   4778c:	movs	r3, #0
   4778e:	str.w	r8, [sp, #8]
   47792:	strd	r2, r3, [sp]
   47796:	movs	r2, #0
   47798:	movs	r3, #0
   4779a:	bl	52868 <mkdtemp@@Base+0x88c>
   4779e:	str	r0, [r4, #0]
   477a0:	cbz	r0, 477a6 <error@@Base+0x182a2>
   477a2:	ldr	r3, [sp, #32]
   477a4:	cbz	r3, 477b2 <error@@Base+0x182ae>
   477a6:	ldr	r0, [pc, #260]	; (478ac <error@@Base+0x183a8>)
   477a8:	mov	r1, r6
   477aa:	add	r0, pc
   477ac:	bl	2f504 <error@@Base>
   477b0:	b.n	476ca <error@@Base+0x181c6>
   477b2:	movs	r1, #1
   477b4:	bl	54314 <mkdtemp@@Base+0x2338>
   477b8:	mov	r1, r7
   477ba:	str	r0, [r4, #0]
   477bc:	mov	r0, r5
   477be:	blx	6100 <strsep@plt>
   477c2:	ldr	r3, [sp, #28]
   477c4:	mov	r7, r0
   477c6:	cmp	r3, #0
   477c8:	beq.w	476c0 <error@@Base+0x181bc>
   477cc:	ldrb	r3, [r0, #0]
   477ce:	cmp	r3, #0
   477d0:	beq.w	476c0 <error@@Base+0x181bc>
   477d4:	ldr	r1, [pc, #216]	; (478b0 <error@@Base+0x183ac>)
   477d6:	mov	r0, r5
   477d8:	add	r1, pc
   477da:	blx	6100 <strsep@plt>
   477de:	ldr	r3, [sp, #28]
   477e0:	mov	r5, r0
   477e2:	cmp	r3, #0
   477e4:	bne.w	476c0 <error@@Base+0x181bc>
   477e8:	ldrb	r3, [r0, #0]
   477ea:	cmp	r3, #0
   477ec:	beq.w	476c0 <error@@Base+0x181bc>
   477f0:	blx	6870 <BN_new@plt>
   477f4:	str	r0, [r4, #4]
   477f6:	cbz	r0, 47844 <error@@Base+0x18340>
   477f8:	blx	6870 <BN_new@plt>
   477fc:	str	r0, [r4, #8]
   477fe:	cbz	r0, 47844 <error@@Base+0x18340>
   47800:	adds	r0, r4, #4
   47802:	mov	r1, r7
   47804:	blx	5d3c <BN_hex2bn@plt>
   47808:	cbz	r0, 47870 <error@@Base+0x1836c>
   4780a:	add.w	r0, r4, #8
   4780e:	mov	r1, r5
   47810:	blx	5d3c <BN_hex2bn@plt>
   47814:	cbz	r0, 47864 <error@@Base+0x18360>
   47816:	ldr	r0, [r4, #8]
   47818:	blx	6690 <BN_num_bits@plt>
   4781c:	ldr	r3, [r4, #0]
   4781e:	cmp	r0, r3
   47820:	beq.n	4784e <error@@Base+0x1834a>
   47822:	ldr	r0, [r4, #8]
   47824:	blx	6690 <BN_num_bits@plt>
   47828:	mov.w	r1, #4294967295	; 0xffffffff
   4782c:	str	r0, [sp, #20]
   4782e:	ldr	r0, [r4, #0]
   47830:	bl	54314 <mkdtemp@@Base+0x2338>
   47834:	ldr	r2, [sp, #20]
   47836:	mov	r1, r6
   47838:	mov	r3, r0
   4783a:	ldr	r0, [pc, #120]	; (478b4 <error@@Base+0x183b0>)
   4783c:	add	r0, pc
   4783e:	bl	2f504 <error@@Base>
   47842:	b.n	476ca <error@@Base+0x181c6>
   47844:	ldr	r0, [pc, #112]	; (478b8 <error@@Base+0x183b4>)
   47846:	add	r0, pc
   47848:	bl	2f504 <error@@Base>
   4784c:	b.n	476ca <error@@Base+0x181c6>
   4784e:	ldr	r5, [r4, #4]
   47850:	blx	5834 <BN_value_one@plt>
   47854:	mov	r1, r0
   47856:	mov	r0, r5
   47858:	blx	632c <BN_cmp@plt>
   4785c:	cmp	r0, #0
   4785e:	ble.n	4787c <error@@Base+0x18378>
   47860:	movs	r0, #1
   47862:	b.n	476aa <error@@Base+0x181a6>
   47864:	ldr	r0, [pc, #84]	; (478bc <error@@Base+0x183b8>)
   47866:	mov	r1, r6
   47868:	add	r0, pc
   4786a:	bl	2f504 <error@@Base>
   4786e:	b.n	476ca <error@@Base+0x181c6>
   47870:	ldr	r0, [pc, #76]	; (478c0 <error@@Base+0x183bc>)
   47872:	mov	r1, r6
   47874:	add	r0, pc
   47876:	bl	2f504 <error@@Base>
   4787a:	b.n	476ca <error@@Base+0x181c6>
   4787c:	ldr	r0, [pc, #68]	; (478c4 <error@@Base+0x183c0>)
   4787e:	mov	r1, r6
   47880:	add	r0, pc
   47882:	bl	2f504 <error@@Base>
   47886:	b.n	476ca <error@@Base+0x181c6>
   47888:	b.n	47d50 <error@@Base+0x1884c>
   4788a:	movs	r4, r0
   4788c:	lsls	r4, r3, #25
   4788e:	movs	r0, r0
   47890:	strh	r6, [r0, r4]
   47892:	movs	r1, r0
   47894:	ldc	0, cr0, [ip], {1}
   47898:	b.n	47c40 <error@@Base+0x1873c>
   4789a:	movs	r4, r0
   4789c:	rsbs	r0, r8, r1
   478a0:	strh	r0, [r6, r0]
   478a2:	movs	r1, r0
   478a4:			; <UNDEFINED> instruction: 0xeb980001
   478a8:	sbc.w	r0, r4, r1
   478ac:	sbcs.w	r0, sl, r1
   478b0:	str	r0, [r0, r6]
   478b2:	movs	r1, r0
   478b4:	sbcs.w	r0, r8, r1
   478b8:			; <UNDEFINED> instruction: 0xeafe0001
   478bc:			; <UNDEFINED> instruction: 0xeb240001
   478c0:			; <UNDEFINED> instruction: 0xeaec0001
   478c4:	sbc.w	r0, ip, r1
   478c8:	ldr	r2, [pc, #308]	; (47a00 <error@@Base+0x184fc>)
   478ca:	ldr	r3, [pc, #312]	; (47a04 <error@@Base+0x18500>)
   478cc:	add	r2, pc
   478ce:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   478d2:	mov	r5, r0
   478d4:	ldr	r3, [r2, r3]
   478d6:	sub	sp, #16
   478d8:	mov	r0, r1
   478da:	mov	r4, r1
   478dc:	ldr	r3, [r3, #0]
   478de:	str	r3, [sp, #12]
   478e0:	mov.w	r3, #0
   478e4:	blx	6690 <BN_num_bits@plt>
   478e8:	movs	r3, #0
   478ea:	add	r1, sp, #8
   478ec:	mov	r2, r3
   478ee:	mov	r7, r0
   478f0:	mov	r0, r5
   478f2:	blx	5f1c <DH_get0_pqg@plt>
   478f6:	mov	r0, r4
   478f8:	blx	6058 <BN_is_negative@plt>
   478fc:	cmp	r0, #0
   478fe:	bne.n	479cc <error@@Base+0x184c8>
   47900:	mov	r5, r0
   47902:	blx	5834 <BN_value_one@plt>
   47906:	mov	r1, r0
   47908:	mov	r0, r4
   4790a:	blx	632c <BN_cmp@plt>
   4790e:	cmp	r0, #1
   47910:	beq.n	47932 <error@@Base+0x1842e>
   47912:	ldr	r0, [pc, #244]	; (47a08 <error@@Base+0x18504>)
   47914:	add	r0, pc
   47916:	bl	2f590 <error@@Base+0x8c>
   4791a:	ldr	r2, [pc, #240]	; (47a0c <error@@Base+0x18508>)
   4791c:	ldr	r3, [pc, #228]	; (47a04 <error@@Base+0x18500>)
   4791e:	add	r2, pc
   47920:	ldr	r3, [r2, r3]
   47922:	ldr	r2, [r3, #0]
   47924:	ldr	r3, [sp, #12]
   47926:	eors	r2, r3
   47928:	bne.n	479fc <error@@Base+0x184f8>
   4792a:	mov	r0, r5
   4792c:	add	sp, #16
   4792e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   47932:	blx	6870 <BN_new@plt>
   47936:	mov	r6, r0
   47938:	cmp	r0, #0
   4793a:	beq.n	479d8 <error@@Base+0x184d4>
   4793c:	ldr	r1, [sp, #8]
   4793e:	str	r1, [sp, #4]
   47940:	blx	5834 <BN_value_one@plt>
   47944:	ldr	r1, [sp, #4]
   47946:	mov	r2, r0
   47948:	mov	r0, r6
   4794a:	blx	5958 <BN_sub@plt>
   4794e:	cbz	r0, 479bc <error@@Base+0x184b8>
   47950:	mov	r1, r6
   47952:	mov	r0, r4
   47954:	blx	632c <BN_cmp@plt>
   47958:	adds	r0, #1
   4795a:	bne.n	479bc <error@@Base+0x184b8>
   4795c:	mov	r0, r6
   4795e:	blx	61b8 <BN_clear_free@plt+0x4>
   47962:	cmp	r7, #0
   47964:	blt.n	479e6 <error@@Base+0x184e2>
   47966:	mov	r8, r5
   47968:	mov	r6, r5
   4796a:	mov	r1, r6
   4796c:	mov	r0, r4
   4796e:	blx	69fc <BN_is_bit_set@plt>
   47972:	cbz	r0, 4797e <error@@Base+0x1847a>
   47974:	mov	r0, r8
   47976:	movs	r1, #1
   47978:	bl	54314 <mkdtemp@@Base+0x2338>
   4797c:	mov	r8, r0
   4797e:	mov	r0, r6
   47980:	movs	r1, #1
   47982:	bl	54314 <mkdtemp@@Base+0x2338>
   47986:	cmp	r7, r0
   47988:	mov	r6, r0
   4798a:	bge.n	4796a <error@@Base+0x18466>
   4798c:	ldr	r0, [sp, #8]
   4798e:	blx	6690 <BN_num_bits@plt>
   47992:	mov	r1, r8
   47994:	mov	r2, r0
   47996:	ldr	r0, [pc, #120]	; (47a10 <error@@Base+0x1850c>)
   47998:	add	r0, pc
   4799a:	bl	2f68c <error@@Base+0x188>
   4799e:	cmp.w	r8, #3
   479a2:	it	gt
   479a4:	movgt	r5, #1
   479a6:	bgt.n	4791a <error@@Base+0x18416>
   479a8:	ldr	r0, [sp, #8]
   479aa:	blx	6690 <BN_num_bits@plt>
   479ae:	mov	r1, r8
   479b0:	mov	r2, r0
   479b2:	ldr	r0, [pc, #96]	; (47a14 <error@@Base+0x18510>)
   479b4:	add	r0, pc
   479b6:	bl	2f590 <error@@Base+0x8c>
   479ba:	b.n	4791a <error@@Base+0x18416>
   479bc:	mov	r0, r6
   479be:	blx	61b8 <BN_clear_free@plt+0x4>
   479c2:	ldr	r0, [pc, #84]	; (47a18 <error@@Base+0x18514>)
   479c4:	add	r0, pc
   479c6:	bl	2f590 <error@@Base+0x8c>
   479ca:	b.n	4791a <error@@Base+0x18416>
   479cc:	ldr	r0, [pc, #76]	; (47a1c <error@@Base+0x18518>)
   479ce:	movs	r5, #0
   479d0:	add	r0, pc
   479d2:	bl	2f590 <error@@Base+0x8c>
   479d6:	b.n	4791a <error@@Base+0x18416>
   479d8:	ldr	r1, [pc, #68]	; (47a20 <error@@Base+0x1851c>)
   479da:	ldr	r0, [pc, #72]	; (47a24 <error@@Base+0x18520>)
   479dc:	add	r1, pc
   479de:	add	r0, pc
   479e0:	bl	2f504 <error@@Base>
   479e4:	b.n	4791a <error@@Base+0x18416>
   479e6:	ldr	r0, [sp, #8]
   479e8:	mov	r8, r5
   479ea:	blx	6690 <BN_num_bits@plt>
   479ee:	mov	r1, r5
   479f0:	mov	r2, r0
   479f2:	ldr	r0, [pc, #52]	; (47a28 <error@@Base+0x18524>)
   479f4:	add	r0, pc
   479f6:	bl	2f68c <error@@Base+0x188>
   479fa:	b.n	479a8 <error@@Base+0x184a4>
   479fc:	blx	620c <__stack_chk_fail@plt>
   47a00:	svc	180	; 0xb4
   47a02:	movs	r4, r0
   47a04:	lsls	r4, r3, #25
   47a06:	movs	r0, r0
   47a08:	adds.w	r0, ip, r1
   47a0c:	svc	98	; 0x62
   47a0e:	movs	r4, r0
   47a10:			; <UNDEFINED> instruction: 0xeaec0001
   47a14:			; <UNDEFINED> instruction: 0xeae00001
   47a18:			; <UNDEFINED> instruction: 0xeaa00001
   47a1c:	bics.w	r0, ip, r1
   47a20:			; <UNDEFINED> instruction: 0xfaf00001
   47a24:	orns	r0, r2, r1
   47a28:	eors.w	r0, r0, r1
   47a2c:	push	{r4, r5, r6, r7, lr}
   47a2e:	movs	r3, #0
   47a30:	ldr	r6, [pc, #196]	; (47af8 <error@@Base+0x185f4>)
   47a32:	sub	sp, #20
   47a34:	ldr	r5, [pc, #196]	; (47afc <error@@Base+0x185f8>)
   47a36:	mov	r4, r1
   47a38:	add	r6, pc
   47a3a:	add	r1, sp, #4
   47a3c:	mov	r2, r3
   47a3e:	mov	r7, r0
   47a40:	ldr	r5, [r6, r5]
   47a42:	ldr	r5, [r5, #0]
   47a44:	str	r5, [sp, #12]
   47a46:	mov.w	r5, #0
   47a4a:	blx	5f1c <DH_get0_pqg@plt>
   47a4e:	cmp	r4, #0
   47a50:	blt.n	47ae8 <error@@Base+0x185e4>
   47a52:	ldr	r0, [sp, #4]
   47a54:	cmp	r0, #0
   47a56:	beq.n	47ae8 <error@@Base+0x185e4>
   47a58:	blx	6690 <BN_num_bits@plt>
   47a5c:	cmp.w	r4, #1073741824	; 0x40000000
   47a60:	ite	lt
   47a62:	movlt	r6, #0
   47a64:	movge	r6, #1
   47a66:	cmp	r0, #0
   47a68:	it	le
   47a6a:	orrle.w	r6, r6, #1
   47a6e:	mov	r5, r0
   47a70:	cmp	r6, #0
   47a72:	bne.n	47ae8 <error@@Base+0x185e4>
   47a74:	movs	r1, #2
   47a76:	mov	r0, r4
   47a78:	bl	543dc <mkdtemp@@Base+0x2400>
   47a7c:	cmp	r0, r5
   47a7e:	bgt.n	47ae8 <error@@Base+0x185e4>
   47a80:	cmp.w	r4, #256	; 0x100
   47a84:	mov	r0, r4
   47a86:	mov.w	r1, #2
   47a8a:	it	lt
   47a8c:	movlt.w	r0, #256	; 0x100
   47a90:	bl	543dc <mkdtemp@@Base+0x2400>
   47a94:	mov.w	r1, #4294967295	; 0xffffffff
   47a98:	mov	r4, r0
   47a9a:	mov	r0, r5
   47a9c:	bl	54314 <mkdtemp@@Base+0x2338>
   47aa0:	mov	r1, r0
   47aa2:	cmp	r1, r4
   47aa4:	mov	r0, r7
   47aa6:	it	ge
   47aa8:	movge	r1, r4
   47aaa:	blx	61a8 <DH_set_length@plt>
   47aae:	cbz	r0, 47aee <error@@Base+0x185ea>
   47ab0:	mov	r0, r7
   47ab2:	blx	69f0 <DH_generate_key@plt>
   47ab6:	cbz	r0, 47aee <error@@Base+0x185ea>
   47ab8:	add	r1, sp, #8
   47aba:	mov	r2, r6
   47abc:	mov	r0, r7
   47abe:	blx	5828 <DH_get0_key@plt>
   47ac2:	ldr	r1, [sp, #8]
   47ac4:	mov	r0, r7
   47ac6:	bl	478c8 <error@@Base+0x183c4>
   47aca:	cmp	r0, #0
   47acc:	ite	ne
   47ace:	movne	r0, #0
   47ad0:	mvneq.w	r0, #3
   47ad4:	ldr	r2, [pc, #40]	; (47b00 <error@@Base+0x185fc>)
   47ad6:	ldr	r3, [pc, #36]	; (47afc <error@@Base+0x185f8>)
   47ad8:	add	r2, pc
   47ada:	ldr	r3, [r2, r3]
   47adc:	ldr	r2, [r3, #0]
   47ade:	ldr	r3, [sp, #12]
   47ae0:	eors	r2, r3
   47ae2:	bne.n	47af4 <error@@Base+0x185f0>
   47ae4:	add	sp, #20
   47ae6:	pop	{r4, r5, r6, r7, pc}
   47ae8:	mvn.w	r0, #9
   47aec:	b.n	47ad4 <error@@Base+0x185d0>
   47aee:	mvn.w	r0, #21
   47af2:	b.n	47ad4 <error@@Base+0x185d0>
   47af4:	blx	620c <__stack_chk_fail@plt>
   47af8:	udf	#72	; 0x48
   47afa:	movs	r4, r0
   47afc:	lsls	r4, r3, #25
   47afe:	movs	r0, r0
   47b00:	ble.n	47a54 <error@@Base+0x18550>
   47b02:	movs	r4, r0
   47b04:	ldr	r2, [pc, #116]	; (47b7c <error@@Base+0x18678>)
   47b06:	ldr	r3, [pc, #120]	; (47b80 <error@@Base+0x1867c>)
   47b08:	add	r2, pc
   47b0a:	push	{r4, r5, r6, r7, lr}
   47b0c:	sub	sp, #20
   47b0e:	ldr	r3, [r2, r3]
   47b10:	mov	r6, r0
   47b12:	mov	r5, r1
   47b14:	movs	r7, #0
   47b16:	ldr	r3, [r3, #0]
   47b18:	str	r3, [sp, #12]
   47b1a:	mov.w	r3, #0
   47b1e:	strd	r7, r7, [sp, #4]
   47b22:	blx	5c88 <DH_new@plt>
   47b26:	mov	r4, r0
   47b28:	cbz	r0, 47b60 <error@@Base+0x1865c>
   47b2a:	add	r0, sp, #4
   47b2c:	mov	r1, r5
   47b2e:	blx	5d3c <BN_hex2bn@plt>
   47b32:	cbz	r0, 47b4c <error@@Base+0x18648>
   47b34:	add	r0, sp, #8
   47b36:	mov	r1, r6
   47b38:	blx	5d3c <BN_hex2bn@plt>
   47b3c:	cbz	r0, 47b4c <error@@Base+0x18648>
   47b3e:	ldrd	r1, r3, [sp, #4]
   47b42:	mov	r2, r7
   47b44:	mov	r0, r4
   47b46:	blx	6124 <DH_set0_pqg@plt>
   47b4a:	cbnz	r0, 47b60 <error@@Base+0x1865c>
   47b4c:	mov	r0, r4
   47b4e:	movs	r4, #0
   47b50:	blx	6700 <DH_free@plt>
   47b54:	ldr	r0, [sp, #4]
   47b56:	blx	61b8 <BN_clear_free@plt+0x4>
   47b5a:	ldr	r0, [sp, #8]
   47b5c:	blx	61b8 <BN_clear_free@plt+0x4>
   47b60:	ldr	r2, [pc, #32]	; (47b84 <error@@Base+0x18680>)
   47b62:	ldr	r3, [pc, #28]	; (47b80 <error@@Base+0x1867c>)
   47b64:	add	r2, pc
   47b66:	ldr	r3, [r2, r3]
   47b68:	ldr	r2, [r3, #0]
   47b6a:	ldr	r3, [sp, #12]
   47b6c:	eors	r2, r3
   47b6e:	bne.n	47b76 <error@@Base+0x18672>
   47b70:	mov	r0, r4
   47b72:	add	sp, #20
   47b74:	pop	{r4, r5, r6, r7, pc}
   47b76:	blx	620c <__stack_chk_fail@plt>
   47b7a:	nop
   47b7c:	ble.n	47c70 <error@@Base+0x1876c>
   47b7e:	movs	r4, r0
   47b80:	lsls	r4, r3, #25
   47b82:	movs	r0, r0
   47b84:	ble.n	47bc0 <error@@Base+0x186bc>
   47b86:	movs	r4, r0
   47b88:	push	{r4, r5, r6, lr}
   47b8a:	mov	r6, r0
   47b8c:	mov	r5, r1
   47b8e:	blx	5c88 <DH_new@plt>
   47b92:	mov	r4, r0
   47b94:	cbz	r0, 47ba4 <error@@Base+0x186a0>
   47b96:	mov	r3, r6
   47b98:	mov	r1, r5
   47b9a:	movs	r2, #0
   47b9c:	blx	6124 <DH_set0_pqg@plt>
   47ba0:	mov	r3, r0
   47ba2:	cbz	r0, 47ba8 <error@@Base+0x186a4>
   47ba4:	mov	r0, r4
   47ba6:	pop	{r4, r5, r6, pc}
   47ba8:	mov	r0, r4
   47baa:	mov	r4, r3
   47bac:	blx	6700 <DH_free@plt>
   47bb0:	b.n	47ba4 <error@@Base+0x186a0>
   47bb2:	nop
   47bb4:	ldr	r1, [pc, #8]	; (47bc0 <error@@Base+0x186bc>)
   47bb6:	ldr	r0, [pc, #12]	; (47bc4 <error@@Base+0x186c0>)
   47bb8:	add	r1, pc
   47bba:	add	r0, pc
   47bbc:	b.w	47b04 <error@@Base+0x18600>
   47bc0:	ldrd	r0, r0, [ip], #4
   47bc4:			; <UNDEFINED> instruction: 0xb69e
   47bc6:	movs	r1, r0
   47bc8:	ldr	r1, [pc, #8]	; (47bd4 <error@@Base+0x186d0>)
   47bca:	ldr	r0, [pc, #12]	; (47bd8 <error@@Base+0x186d4>)
   47bcc:	add	r1, pc
   47bce:	add	r0, pc
   47bd0:	b.w	47b04 <error@@Base+0x18600>
   47bd4:	strd	r0, r0, [ip, #4]!
   47bd8:			; <UNDEFINED> instruction: 0xb68a
   47bda:	movs	r1, r0
   47bdc:	ldr	r1, [pc, #8]	; (47be8 <error@@Base+0x186e4>)
   47bde:	ldr	r0, [pc, #12]	; (47bec <error@@Base+0x186e8>)
   47be0:	add	r1, pc
   47be2:	add	r0, pc
   47be4:	b.w	47b04 <error@@Base+0x18600>
   47be8:	rsbs	r0, ip, r1
   47bec:	cpsid	ai
   47bee:	movs	r1, r0
   47bf0:	ldr	r1, [pc, #8]	; (47bfc <error@@Base+0x186f8>)
   47bf2:	ldr	r0, [pc, #12]	; (47c00 <error@@Base+0x186fc>)
   47bf4:	add	r1, pc
   47bf6:	add	r0, pc
   47bf8:	b.w	47b04 <error@@Base+0x18600>
   47bfc:	vaddl.s8	q8, d12, d1
   47c00:	cpsie	i
   47c02:	movs	r1, r0
   47c04:	ldr	r1, [pc, #100]	; (47c6c <error@@Base+0x18768>)
   47c06:	push	{r4, lr}
   47c08:	mov	r4, r0
   47c0a:	ldr	r0, [pc, #100]	; (47c70 <error@@Base+0x1876c>)
   47c0c:	add	r1, pc
   47c0e:	adds	r1, #16
   47c10:	mov	r2, r4
   47c12:	add	r0, pc
   47c14:	bl	2f6e0 <error@@Base+0x1dc>
   47c18:	cmp.w	r4, #3072	; 0xc00
   47c1c:	blt.n	47c54 <error@@Base+0x18750>
   47c1e:	cmp.w	r4, #6144	; 0x1800
   47c22:	blt.n	47c3c <error@@Base+0x18738>
   47c24:	ldr	r0, [pc, #76]	; (47c74 <error@@Base+0x18770>)
   47c26:	add	r0, pc
   47c28:	bl	2f6e0 <error@@Base+0x1dc>
   47c2c:	ldr	r1, [pc, #72]	; (47c78 <error@@Base+0x18774>)
   47c2e:	ldr	r0, [pc, #76]	; (47c7c <error@@Base+0x18778>)
   47c30:	ldmia.w	sp!, {r4, lr}
   47c34:	add	r1, pc
   47c36:	add	r0, pc
   47c38:	b.w	47b04 <error@@Base+0x18600>
   47c3c:	ldr	r0, [pc, #64]	; (47c80 <error@@Base+0x1877c>)
   47c3e:	add	r0, pc
   47c40:	bl	2f6e0 <error@@Base+0x1dc>
   47c44:	ldr	r1, [pc, #60]	; (47c84 <error@@Base+0x18780>)
   47c46:	ldr	r0, [pc, #64]	; (47c88 <error@@Base+0x18784>)
   47c48:	ldmia.w	sp!, {r4, lr}
   47c4c:	add	r1, pc
   47c4e:	add	r0, pc
   47c50:	b.w	47b04 <error@@Base+0x18600>
   47c54:	ldr	r0, [pc, #52]	; (47c8c <error@@Base+0x18788>)
   47c56:	add	r0, pc
   47c58:	bl	2f6e0 <error@@Base+0x1dc>
   47c5c:	ldr	r1, [pc, #48]	; (47c90 <error@@Base+0x1878c>)
   47c5e:	ldr	r0, [pc, #52]	; (47c94 <error@@Base+0x18790>)
   47c60:	ldmia.w	sp!, {r4, lr}
   47c64:	add	r1, pc
   47c66:	add	r0, pc
   47c68:	b.w	47b04 <error@@Base+0x18600>
   47c6c:	str.w	r0, [r0, #1]
   47c70:			; <UNDEFINED> instruction: 0xf7b20001
   47c74:			; <UNDEFINED> instruction: 0xf7ea0001
   47c78:	vaddl.s8	q0, d12, d1
   47c7c:			; <UNDEFINED> instruction: 0xb622
   47c7e:	movs	r1, r0
   47c80:			; <UNDEFINED> instruction: 0xf7ba0001
   47c84:	sbcs.w	r0, r0, r1
   47c88:			; <UNDEFINED> instruction: 0xb60a
   47c8a:	movs	r1, r0
   47c8c:			; <UNDEFINED> instruction: 0xf78a0001
   47c90:	ldrd	r0, r0, [r4, #-4]
   47c94:	push	{r1, r4, r5, r6, r7, lr}
   47c96:	movs	r1, r0
   47c98:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47c9c:	sub	sp, #36	; 0x24
   47c9e:	mov	r8, r2
   47ca0:	ldr	r2, [pc, #476]	; (47e80 <error@@Base+0x1897c>)
   47ca2:	mov	r3, r1
   47ca4:	ldr	r6, [pc, #476]	; (47e84 <error@@Base+0x18980>)
   47ca6:	str	r3, [sp, #4]
   47ca8:	add	r2, pc
   47caa:	ldr	r3, [pc, #476]	; (47e88 <error@@Base+0x18984>)
   47cac:	add	r6, pc
   47cae:	ldr	r1, [pc, #476]	; (47e8c <error@@Base+0x18988>)
   47cb0:	mov	r9, r0
   47cb2:	mov	r0, r6
   47cb4:	movs	r4, #0
   47cb6:	ldr	r3, [r2, r3]
   47cb8:	add	r1, pc
   47cba:	ldr	r3, [r3, #0]
   47cbc:	str	r3, [sp, #28]
   47cbe:	mov.w	r3, #0
   47cc2:	strd	r4, r4, [sp, #8]
   47cc6:	blx	67cc <fopen64@plt>
   47cca:	cmp	r0, #0
   47ccc:	beq.w	47e5e <error@@Base+0x1895a>
   47cd0:	add	r7, sp, #12
   47cd2:	add	r6, sp, #8
   47cd4:	add.w	sl, sp, #16
   47cd8:	mov	r5, r0
   47cda:	mov	fp, r4
   47cdc:	str	r4, [sp, #0]
   47cde:	mov	r3, r5
   47ce0:	movs	r2, #10
   47ce2:	mov	r1, r7
   47ce4:	mov	r0, r6
   47ce6:	blx	5910 <__getdelim@plt>
   47cea:	adds	r0, #1
   47cec:	beq.n	47d5a <error@@Base+0x18856>
   47cee:	mov	r0, r4
   47cf0:	movs	r1, #1
   47cf2:	bl	54314 <mkdtemp@@Base+0x2338>
   47cf6:	ldr	r1, [sp, #8]
   47cf8:	mov	r2, sl
   47cfa:	mov	r4, r0
   47cfc:	bl	4760c <error@@Base+0x18108>
   47d00:	cmp	r0, #0
   47d02:	beq.n	47cde <error@@Base+0x187da>
   47d04:	ldr	r0, [sp, #20]
   47d06:	blx	61b8 <BN_clear_free@plt+0x4>
   47d0a:	ldr	r0, [sp, #24]
   47d0c:	blx	61b8 <BN_clear_free@plt+0x4>
   47d10:	ldr	r3, [sp, #16]
   47d12:	cmp	r3, r8
   47d14:	ite	le
   47d16:	movle	r2, #0
   47d18:	movgt	r2, #1
   47d1a:	cmp	r3, r9
   47d1c:	it	lt
   47d1e:	orrlt.w	r2, r2, #1
   47d22:	cmp	r2, #0
   47d24:	bne.n	47cde <error@@Base+0x187da>
   47d26:	ldr	r1, [sp, #4]
   47d28:	cmp	r3, fp
   47d2a:	mov	r2, r1
   47d2c:	ite	ge
   47d2e:	movge	r2, #0
   47d30:	movlt	r2, #1
   47d32:	cmp	r3, r1
   47d34:	it	le
   47d36:	movle	r2, #0
   47d38:	cmp	r2, #0
   47d3a:	bne.n	47e20 <error@@Base+0x1891c>
   47d3c:	cmp	r1, r3
   47d3e:	it	ge
   47d40:	movge	r1, r3
   47d42:	cmp	r1, fp
   47d44:	bgt.n	47e20 <error@@Base+0x1891c>
   47d46:	cmp	r3, fp
   47d48:	bne.n	47cde <error@@Base+0x187da>
   47d4a:	ldr	r0, [sp, #0]
   47d4c:	movs	r1, #1
   47d4e:	bl	54314 <mkdtemp@@Base+0x2338>
   47d52:	mov	r3, fp
   47d54:	mov	fp, r3
   47d56:	str	r0, [sp, #0]
   47d58:	b.n	47cde <error@@Base+0x187da>
   47d5a:	ldr	r0, [sp, #8]
   47d5c:	movs	r4, #0
   47d5e:	blx	5904 <free@plt+0x4>
   47d62:	mov	r0, r5
   47d64:	strd	r4, r4, [sp, #8]
   47d68:	blx	6148 <rewind@plt>
   47d6c:	ldr	r3, [sp, #0]
   47d6e:	cmp	r3, #0
   47d70:	beq.n	47e40 <error@@Base+0x1893c>
   47d72:	ldr	r0, [sp, #0]
   47d74:	add.w	sl, sp, #16
   47d78:	bl	4e5e8 <error@@Base+0x1f0e4>
   47d7c:	strd	r4, r0, [sp]
   47d80:	mov	r3, r5
   47d82:	movs	r2, #10
   47d84:	mov	r1, r7
   47d86:	mov	r0, r6
   47d88:	blx	5910 <__getdelim@plt>
   47d8c:	adds	r0, #1
   47d8e:	beq.n	47e5a <error@@Base+0x18956>
   47d90:	mov	r0, r4
   47d92:	movs	r1, #1
   47d94:	bl	54314 <mkdtemp@@Base+0x2338>
   47d98:	ldr	r1, [sp, #8]
   47d9a:	mov	r2, sl
   47d9c:	mov	r4, r0
   47d9e:	bl	4760c <error@@Base+0x18108>
   47da2:	cmp	r0, #0
   47da4:	beq.n	47d80 <error@@Base+0x1887c>
   47da6:	ldr	r2, [sp, #16]
   47da8:	cmp	r2, r9
   47daa:	ite	ge
   47dac:	movge	r3, #0
   47dae:	movlt	r3, #1
   47db0:	cmp	r2, r8
   47db2:	it	gt
   47db4:	orrgt.w	r3, r3, #1
   47db8:	cmp	r2, fp
   47dba:	it	ne
   47dbc:	orrne.w	r3, r3, #1
   47dc0:	cbz	r3, 47dd0 <error@@Base+0x188cc>
   47dc2:	ldr	r0, [sp, #20]
   47dc4:	blx	61b8 <BN_clear_free@plt+0x4>
   47dc8:	ldr	r0, [sp, #24]
   47dca:	blx	61b8 <BN_clear_free@plt+0x4>
   47dce:	b.n	47d80 <error@@Base+0x1887c>
   47dd0:	movs	r1, #1
   47dd2:	ldr	r0, [sp, #0]
   47dd4:	bl	54314 <mkdtemp@@Base+0x2338>
   47dd8:	ldrd	r2, r1, [sp]
   47ddc:	cmp	r2, r1
   47dde:	mov	r3, r0
   47de0:	bne.n	47e28 <error@@Base+0x18924>
   47de2:	ldr	r0, [sp, #8]
   47de4:	str	r3, [sp, #0]
   47de6:	blx	5904 <free@plt+0x4>
   47dea:	mov	r0, r5
   47dec:	movs	r2, #0
   47dee:	str	r2, [sp, #8]
   47df0:	blx	6600 <fclose@plt+0x4>
   47df4:	ldr	r0, [sp, #4]
   47df6:	movs	r1, #1
   47df8:	bl	54314 <mkdtemp@@Base+0x2338>
   47dfc:	ldr	r3, [sp, #0]
   47dfe:	cmp	r0, r3
   47e00:	bne.n	47e2c <error@@Base+0x18928>
   47e02:	ldrd	r0, r1, [sp, #20]
   47e06:	bl	47b88 <error@@Base+0x18684>
   47e0a:	ldr	r2, [pc, #132]	; (47e90 <error@@Base+0x1898c>)
   47e0c:	ldr	r3, [pc, #120]	; (47e88 <error@@Base+0x18984>)
   47e0e:	add	r2, pc
   47e10:	ldr	r3, [r2, r3]
   47e12:	ldr	r2, [r3, #0]
   47e14:	ldr	r3, [sp, #28]
   47e16:	eors	r2, r3
   47e18:	bne.n	47e7c <error@@Base+0x18978>
   47e1a:	add	sp, #36	; 0x24
   47e1c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47e20:	movs	r2, #1
   47e22:	mov	fp, r3
   47e24:	str	r2, [sp, #0]
   47e26:	b.n	47cde <error@@Base+0x187da>
   47e28:	str	r0, [sp, #0]
   47e2a:	b.n	47dc2 <error@@Base+0x188be>
   47e2c:	ldr	r1, [pc, #100]	; (47e94 <error@@Base+0x18990>)
   47e2e:	ldr	r0, [pc, #104]	; (47e98 <error@@Base+0x18994>)
   47e30:	add	r1, pc
   47e32:	add	r0, pc
   47e34:	bl	2f590 <error@@Base+0x8c>
   47e38:	mov	r0, r8
   47e3a:	bl	47c04 <error@@Base+0x18700>
   47e3e:	b.n	47e0a <error@@Base+0x18906>
   47e40:	mov	r0, r5
   47e42:	blx	6600 <fclose@plt+0x4>
   47e46:	ldr	r1, [pc, #84]	; (47e9c <error@@Base+0x18998>)
   47e48:	ldr	r0, [pc, #84]	; (47ea0 <error@@Base+0x1899c>)
   47e4a:	add	r1, pc
   47e4c:	add	r0, pc
   47e4e:	bl	2f590 <error@@Base+0x8c>
   47e52:	mov	r0, r8
   47e54:	bl	47c04 <error@@Base+0x18700>
   47e58:	b.n	47e0a <error@@Base+0x18906>
   47e5a:	ldr	r3, [sp, #0]
   47e5c:	b.n	47de2 <error@@Base+0x188de>
   47e5e:	blx	676c <__errno_location@plt>
   47e62:	ldr	r0, [r0, #0]
   47e64:	blx	5ad8 <strerror@plt+0x4>
   47e68:	mov	r1, r6
   47e6a:	mov	r2, r0
   47e6c:	ldr	r0, [pc, #52]	; (47ea4 <error@@Base+0x189a0>)
   47e6e:	add	r0, pc
   47e70:	bl	2f590 <error@@Base+0x8c>
   47e74:	mov	r0, r8
   47e76:	bl	47c04 <error@@Base+0x18700>
   47e7a:	b.n	47e0a <error@@Base+0x18906>
   47e7c:	blx	620c <__stack_chk_fail@plt>
   47e80:	blt.n	47e34 <error@@Base+0x18930>
   47e82:	movs	r4, r0
   47e84:			; <UNDEFINED> instruction: 0xf77c0001
   47e88:	lsls	r4, r3, #25
   47e8a:	movs	r0, r0
   47e8c:	str	r4, [r1, #40]	; 0x28
   47e8e:	movs	r1, r0
   47e90:	bge.n	47f78 <error@@Base+0x18a74>
   47e92:	movs	r4, r0
   47e94:			; <UNDEFINED> instruction: 0xf5f80001
   47e98:			; <UNDEFINED> instruction: 0xf6620001
   47e9c:	rsbs	r0, lr, #8454144	; 0x810000
   47ea0:			; <UNDEFINED> instruction: 0xf6240001
   47ea4:	rsb	r0, sl, #8454144	; 0x810000
   47ea8:	cmp	r0, #112	; 0x70
   47eaa:	ble.n	47ec4 <error@@Base+0x189c0>
   47eac:	cmp	r0, #128	; 0x80
   47eae:	ble.n	47ebe <error@@Base+0x189ba>
   47eb0:	cmp	r0, #192	; 0xc0
   47eb2:	ite	gt
   47eb4:	movgt.w	r0, #8192	; 0x2000
   47eb8:	movle.w	r0, #7680	; 0x1e00
   47ebc:	bx	lr
   47ebe:	mov.w	r0, #3072	; 0xc00
   47ec2:	bx	lr
   47ec4:	mov.w	r0, #2048	; 0x800
   47ec8:	bx	lr
   47eca:	nop
   47ecc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47ed0:	sub	sp, #196	; 0xc4
   47ed2:	ldr	r6, [r3, #12]
   47ed4:	mov	sl, r0
   47ed6:	ldr.w	ip, [r3, #8]
   47eda:	ubfx	r0, r6, #8, #20
   47ede:	str	r0, [sp, #8]
   47ee0:	lsls	r0, r6, #18
   47ee2:	ldr.w	lr, [r3, #4]
   47ee6:	mov.w	r5, ip, lsl #12
   47eea:	orr.w	r0, r0, ip, lsr #14
   47eee:	ldr.w	ip, [pc, #1832]	; 48618 <error@@Base+0x19114>
   47ef2:	bic.w	r0, r0, #4227858432	; 0xfc000000
   47ef6:	ldr.w	r6, [pc, #1828]	; 4861c <error@@Base+0x19118>
   47efa:	mov.w	r4, lr, lsl #6
   47efe:	add	ip, pc
   47f00:	str	r2, [sp, #0]
   47f02:	orr.w	r5, r5, lr, lsr #20
   47f06:	mov	lr, r2
   47f08:	ldr	r2, [sp, #8]
   47f0a:	bic.w	r0, r0, #1032192	; 0xfc000
   47f0e:	str	r0, [sp, #28]
   47f10:	bic.w	r5, r5, #4227858432	; 0xfc000000
   47f14:	ldr.w	r6, [ip, r6]
   47f18:	bic.w	r5, r5, #16128	; 0x3f00
   47f1c:	add.w	r2, r2, r2, lsl #2
   47f20:	ldr	r7, [r3, #0]
   47f22:	ldr	r6, [r6, #0]
   47f24:	str	r6, [sp, #188]	; 0xbc
   47f26:	mov.w	r6, #0
   47f2a:	str	r2, [sp, #32]
   47f2c:	ldr	r2, [r3, #16]
   47f2e:	add.w	r6, r5, r5, lsl #2
   47f32:	orr.w	r4, r4, r7, lsr #26
   47f36:	str	r6, [sp, #56]	; 0x38
   47f38:	bic.w	r4, r4, #4227858432	; 0xfc000000
   47f3c:	add.w	r6, r0, r0, lsl #2
   47f40:	str	r2, [sp, #60]	; 0x3c
   47f42:	bic.w	r4, r4, #252	; 0xfc
   47f46:	ldr	r2, [r3, #20]
   47f48:	str	r6, [sp, #48]	; 0x30
   47f4a:	bic.w	r6, r7, #4227858432	; 0xfc000000
   47f4e:	str	r6, [sp, #40]	; 0x28
   47f50:	add.w	r6, r4, r4, lsl #2
   47f54:	str	r2, [sp, #64]	; 0x40
   47f56:	ldr	r2, [r3, #24]
   47f58:	ldr	r3, [r3, #28]
   47f5a:	str	r6, [sp, #88]	; 0x58
   47f5c:	str	r2, [sp, #68]	; 0x44
   47f5e:	str	r3, [sp, #72]	; 0x48
   47f60:	mov	r3, lr
   47f62:	cmp	r3, #15
   47f64:	bls.w	48556 <error@@Base+0x19052>
   47f68:	movs	r3, #0
   47f6a:	str	r3, [sp, #52]	; 0x34
   47f6c:	mov	r9, r3
   47f6e:	mov	r8, r3
   47f70:	mov	ip, r3
   47f72:	mov	lr, r3
   47f74:	str	r3, [sp, #92]	; 0x5c
   47f76:	str	r3, [sp, #76]	; 0x4c
   47f78:	str	r3, [sp, #104]	; 0x68
   47f7a:	strd	r3, r3, [sp, #80]	; 0x50
   47f7e:	str	r3, [sp, #96]	; 0x60
   47f80:	str	r3, [sp, #108]	; 0x6c
   47f82:	str	r3, [sp, #4]
   47f84:	mov	r6, r1
   47f86:	ldr	r7, [r1, #4]
   47f88:	ldr.w	r2, [r6], #16
   47f8c:	ldr	r0, [sp, #0]
   47f8e:	str	r6, [sp, #100]	; 0x64
   47f90:	subs	r0, #16
   47f92:	ldr	r6, [r1, #8]
   47f94:	str	r0, [sp, #0]
   47f96:	bic.w	r0, r2, #4227858432	; 0xfc000000
   47f9a:	lsrs	r2, r2, #26
   47f9c:	ldr	r1, [r1, #12]
   47f9e:	orr.w	r2, r2, r7, lsl #6
   47fa2:	lsrs	r7, r7, #20
   47fa4:	orr.w	r7, r7, r6, lsl #12
   47fa8:	add	lr, r0
   47faa:	ldr	r0, [sp, #4]
   47fac:	lsrs	r6, r6, #14
   47fae:	bic.w	r7, r7, #4227858432	; 0xfc000000
   47fb2:	orr.w	r6, r6, r1, lsl #18
   47fb6:	add	r7, r0
   47fb8:	lsrs	r1, r1, #8
   47fba:	bic.w	r2, r2, #4227858432	; 0xfc000000
   47fbe:	bic.w	r6, r6, #4227858432	; 0xfc000000
   47fc2:	orr.w	r1, r1, #16777216	; 0x1000000
   47fc6:	add	r2, ip
   47fc8:	str	r2, [sp, #16]
   47fca:	add.w	r2, r6, r8
   47fce:	str	r2, [sp, #4]
   47fd0:	add.w	r2, r1, r9
   47fd4:	str	r2, [sp, #24]
   47fd6:	ldr	r0, [sp, #40]	; 0x28
   47fd8:	ldr	r6, [sp, #16]
   47fda:	umull	r1, r2, lr, r0
   47fde:	strd	r1, r2, [sp, #112]	; 0x70
   47fe2:	movs	r1, #0
   47fe4:	ldr	r2, [sp, #32]
   47fe6:	str	r1, [sp, #152]	; 0x98
   47fe8:	ldr	r1, [sp, #88]	; 0x58
   47fea:	umull	r8, r9, r6, r2
   47fee:	ldr	r2, [sp, #56]	; 0x38
   47ff0:	mov	ip, r2
   47ff2:	ldr	r2, [sp, #4]
   47ff4:	strd	r8, r9, [sp, #40]	; 0x28
   47ff8:	umull	fp, ip, r2, ip
   47ffc:	ldr	r2, [sp, #48]	; 0x30
   47ffe:	mov	r9, ip
   48000:	mov	r8, fp
   48002:	umull	fp, ip, r7, r2
   48006:	ldr	r2, [sp, #24]
   48008:	strd	r8, r9, [sp, #120]	; 0x78
   4800c:	umull	r1, r2, r2, r1
   48010:	strd	fp, ip, [sp, #128]	; 0x80
   48014:	strd	r1, r2, [sp, #136]	; 0x88
   48018:	ldr	r1, [sp, #116]	; 0x74
   4801a:	ldr	r2, [sp, #44]	; 0x2c
   4801c:	mla	r1, lr, r3, r1
   48020:	str	r1, [sp, #116]	; 0x74
   48022:	ldr	r1, [sp, #52]	; 0x34
   48024:	mla	r1, r6, r1, r2
   48028:	ldr	r6, [sp, #4]
   4802a:	ldr	r2, [sp, #104]	; 0x68
   4802c:	mov	r8, r2
   4802e:	ldr	r2, [sp, #140]	; 0x8c
   48030:	str	r1, [sp, #44]	; 0x2c
   48032:	ldr	r1, [sp, #92]	; 0x5c
   48034:	mla	r1, r6, r1, r9
   48038:	mov	r9, r2
   4803a:	ldr	r2, [sp, #24]
   4803c:	mla	r2, r2, r8, r9
   48040:	str	r1, [sp, #124]	; 0x7c
   48042:	ldr	r1, [sp, #76]	; 0x4c
   48044:	mla	ip, r7, r1, ip
   48048:	ldr	r1, [sp, #40]	; 0x28
   4804a:	str	r2, [sp, #140]	; 0x8c
   4804c:	ldr	r2, [sp, #44]	; 0x2c
   4804e:	str.w	ip, [sp, #132]	; 0x84
   48052:	ldrd	fp, ip, [sp, #112]	; 0x70
   48056:	adds.w	r1, fp, r1
   4805a:	adc.w	r8, ip, r2
   4805e:	umull	fp, ip, lr, r4
   48062:	strd	fp, ip, [sp, #112]	; 0x70
   48066:	ldr	r2, [sp, #120]	; 0x78
   48068:	ldr	r6, [sp, #16]
   4806a:	str	r0, [sp, #40]	; 0x28
   4806c:	adds	r1, r1, r2
   4806e:	ldr	r2, [sp, #4]
   48070:	umull	fp, ip, r6, r0
   48074:	ldr	r0, [sp, #124]	; 0x7c
   48076:	adc.w	r8, r8, r0
   4807a:	ldr	r0, [sp, #48]	; 0x30
   4807c:	strd	fp, ip, [sp, #144]	; 0x90
   48080:	umull	fp, ip, r2, r0
   48084:	ldr	r2, [sp, #128]	; 0x80
   48086:	ldr	r0, [sp, #80]	; 0x50
   48088:	adds	r1, r1, r2
   4808a:	ldr	r2, [sp, #116]	; 0x74
   4808c:	mla	r9, lr, r0, r2
   48090:	ldr	r2, [sp, #132]	; 0x84
   48092:	strd	fp, ip, [sp, #120]	; 0x78
   48096:	adc.w	r0, r8, r2
   4809a:	ldr	r2, [sp, #32]
   4809c:	str	r0, [sp, #128]	; 0x80
   4809e:	str.w	r9, [sp, #116]	; 0x74
   480a2:	umull	r8, r9, r7, r2
   480a6:	strd	r8, r9, [sp, #32]
   480aa:	ldrd	r8, r9, [sp, #136]	; 0x88
   480ae:	adds.w	r0, r1, r8
   480b2:	ldr	r1, [sp, #148]	; 0x94
   480b4:	str	r0, [sp, #156]	; 0x9c
   480b6:	ldr	r0, [sp, #128]	; 0x80
   480b8:	mla	r1, r6, r3, r1
   480bc:	adc.w	r0, r0, r9
   480c0:	str	r0, [sp, #160]	; 0xa0
   480c2:	ldr	r0, [sp, #76]	; 0x4c
   480c4:	str	r1, [sp, #148]	; 0x94
   480c6:	ldr	r1, [sp, #4]
   480c8:	ldrd	r8, r9, [sp, #144]	; 0x90
   480cc:	mla	ip, r1, r0, ip
   480d0:	ldr	r0, [sp, #56]	; 0x38
   480d2:	ldr	r1, [sp, #112]	; 0x70
   480d4:	adds.w	r1, r1, r8
   480d8:	str.w	ip, [sp, #124]	; 0x7c
   480dc:	mov	ip, r0
   480de:	ldr	r0, [sp, #24]
   480e0:	umull	fp, ip, r0, ip
   480e4:	ldr	r0, [sp, #52]	; 0x34
   480e6:	strd	fp, ip, [sp, #128]	; 0x80
   480ea:	mov	ip, r0
   480ec:	ldr	r0, [sp, #36]	; 0x24
   480ee:	mla	r0, r7, ip, r0
   480f2:	str	r0, [sp, #36]	; 0x24
   480f4:	ldr	r0, [sp, #116]	; 0x74
   480f6:	adc.w	ip, r0, r9
   480fa:	ldr	r0, [sp, #92]	; 0x5c
   480fc:	umull	r8, r9, lr, r5
   48100:	mov	r6, ip
   48102:	mov	ip, r0
   48104:	ldr	r0, [sp, #132]	; 0x84
   48106:	mov	fp, r0
   48108:	ldr	r0, [sp, #24]
   4810a:	strd	r8, r9, [sp, #112]	; 0x70
   4810e:	ldrd	r8, r9, [sp, #120]	; 0x78
   48112:	mla	ip, r0, ip, fp
   48116:	adds.w	r1, r1, r8
   4811a:	adc.w	r9, r6, r9
   4811e:	ldr	r6, [sp, #16]
   48120:	ldr	r0, [sp, #156]	; 0x9c
   48122:	str.w	ip, [sp, #132]	; 0x84
   48126:	lsrs	r0, r0, #26
   48128:	umull	fp, ip, r6, r4
   4812c:	mov	r6, r0
   4812e:	ldr	r0, [sp, #84]	; 0x54
   48130:	strd	fp, ip, [sp, #136]	; 0x88
   48134:	mov	ip, r0
   48136:	ldr	r0, [sp, #116]	; 0x74
   48138:	mla	ip, lr, ip, r0
   4813c:	ldr	r0, [sp, #160]	; 0xa0
   4813e:	orr.w	r8, r6, r0, lsl #6
   48142:	mov	r0, r2
   48144:	str.w	r8, [sp, #144]	; 0x90
   48148:	str.w	ip, [sp, #116]	; 0x74
   4814c:	ldrd	fp, ip, [sp, #32]
   48150:	str	r2, [sp, #32]
   48152:	ldr	r2, [sp, #4]
   48154:	adds.w	r1, r1, fp
   48158:	adc.w	r9, r9, ip
   4815c:	ldr	r6, [sp, #16]
   4815e:	umull	fp, ip, r2, r0
   48162:	ldr	r2, [sp, #80]	; 0x50
   48164:	ldr	r0, [sp, #160]	; 0xa0
   48166:	mov	r8, r2
   48168:	ldr	r2, [sp, #140]	; 0x8c
   4816a:	strd	fp, ip, [sp, #120]	; 0x78
   4816e:	mla	r8, r6, r8, r2
   48172:	ldrd	fp, ip, [sp, #128]	; 0x80
   48176:	ldr	r2, [sp, #144]	; 0x90
   48178:	adds.w	r1, r1, fp
   4817c:	adc.w	r9, r9, ip
   48180:	adds.w	ip, r1, r2
   48184:	ldr	r1, [sp, #52]	; 0x34
   48186:	str.w	r8, [sp, #140]	; 0x8c
   4818a:	mov.w	r8, r0, lsr #26
   4818e:	ldr	r0, [sp, #40]	; 0x28
   48190:	adc.w	r9, r9, r8
   48194:	ldr	r2, [sp, #4]
   48196:	mov	r8, r1
   48198:	ldr	r1, [sp, #124]	; 0x7c
   4819a:	mov	r6, ip
   4819c:	umull	fp, ip, r7, r0
   481a0:	mla	r8, r2, r8, r1
   481a4:	strd	fp, ip, [sp, #144]	; 0x90
   481a8:	mla	ip, r7, r3, ip
   481ac:	str.w	r8, [sp, #124]	; 0x7c
   481b0:	str	r6, [sp, #160]	; 0xa0
   481b2:	mov.w	r8, r6, lsr #26
   481b6:	ldr	r1, [sp, #48]	; 0x30
   481b8:	ldr	r6, [sp, #24]
   481ba:	str.w	ip, [sp, #148]	; 0x94
   481be:	umull	r1, r2, r6, r1
   481c2:	ldrd	fp, ip, [sp, #136]	; 0x88
   481c6:	strd	r1, r2, [sp, #128]	; 0x80
   481ca:	orr.w	r1, r8, r9, lsl #6
   481ce:	str	r1, [sp, #164]	; 0xa4
   481d0:	ldr	r1, [sp, #112]	; 0x70
   481d2:	ldr	r2, [sp, #116]	; 0x74
   481d4:	adds.w	r1, r1, fp
   481d8:	adc.w	r8, r2, ip
   481dc:	ldr	r2, [sp, #120]	; 0x78
   481de:	adds	r1, r1, r2
   481e0:	ldr	r2, [sp, #28]
   481e2:	umull	fp, ip, lr, r2
   481e6:	ldr	r2, [sp, #124]	; 0x7c
   481e8:	adc.w	r8, r8, r2
   481ec:	ldr	r2, [sp, #76]	; 0x4c
   481ee:	strd	fp, ip, [sp, #112]	; 0x70
   481f2:	mov	ip, r2
   481f4:	ldr	r2, [sp, #132]	; 0x84
   481f6:	mla	ip, r6, ip, r2
   481fa:	ldr	r6, [sp, #16]
   481fc:	ldr	r2, [sp, #144]	; 0x90
   481fe:	adds	r1, r1, r2
   48200:	ldr	r2, [sp, #148]	; 0x94
   48202:	str.w	ip, [sp, #132]	; 0x84
   48206:	adc.w	r8, r8, r2
   4820a:	umull	fp, ip, r6, r5
   4820e:	ldr	r2, [sp, #4]
   48210:	strd	fp, ip, [sp, #136]	; 0x88
   48214:	umull	fp, ip, r2, r0
   48218:	ldr	r2, [sp, #128]	; 0x80
   4821a:	adds	r1, r1, r2
   4821c:	ldr	r2, [sp, #96]	; 0x60
   4821e:	mov	r9, r2
   48220:	ldr	r2, [sp, #116]	; 0x74
   48222:	strd	fp, ip, [sp, #144]	; 0x90
   48226:	mla	r2, lr, r9, r2
   4822a:	str	r2, [sp, #116]	; 0x74
   4822c:	ldr	r2, [sp, #132]	; 0x84
   4822e:	adc.w	r8, r8, r2
   48232:	ldr	r2, [sp, #84]	; 0x54
   48234:	mov	r9, r2
   48236:	ldr	r2, [sp, #140]	; 0x8c
   48238:	mla	r9, r6, r9, r2
   4823c:	ldr	r6, [sp, #164]	; 0xa4
   4823e:	str.w	r9, [sp, #140]	; 0x8c
   48242:	adds.w	r9, r1, r6
   48246:	umull	r1, r2, r7, r4
   4824a:	strd	r1, r2, [sp, #120]	; 0x78
   4824e:	mov.w	r1, #0
   48252:	ldr	r2, [sp, #4]
   48254:	adc.w	r1, r8, r1
   48258:	mov.w	r8, r9, lsr #26
   4825c:	mla	ip, r2, r3, ip
   48260:	str.w	ip, [sp, #148]	; 0x94
   48264:	ldr	r2, [sp, #32]
   48266:	ldr	r6, [sp, #80]	; 0x50
   48268:	mov	ip, r2
   4826a:	ldr	r2, [sp, #24]
   4826c:	umull	fp, ip, r2, ip
   48270:	ldr	r2, [sp, #144]	; 0x90
   48272:	strd	fp, ip, [sp, #128]	; 0x80
   48276:	orr.w	ip, r8, r1, lsl #6
   4827a:	ldr	r1, [sp, #124]	; 0x7c
   4827c:	str.w	ip, [sp, #164]	; 0xa4
   48280:	mla	ip, r7, r6, r1
   48284:	ldr	r1, [sp, #112]	; 0x70
   48286:	str.w	ip, [sp, #124]	; 0x7c
   4828a:	ldrd	fp, ip, [sp, #136]	; 0x88
   4828e:	adds.w	r8, r1, fp
   48292:	ldr	r1, [sp, #116]	; 0x74
   48294:	adc.w	r1, r1, ip
   48298:	adds.w	r8, r8, r2
   4829c:	ldr	r2, [sp, #8]
   4829e:	umull	fp, ip, lr, r2
   482a2:	ldr	r2, [sp, #148]	; 0x94
   482a4:	adc.w	r1, r2, r1
   482a8:	ldr	r2, [sp, #52]	; 0x34
   482aa:	strd	fp, ip, [sp, #112]	; 0x70
   482ae:	mov	ip, r2
   482b0:	ldr	r2, [sp, #132]	; 0x84
   482b2:	mov	fp, r2
   482b4:	ldr	r2, [sp, #24]
   482b6:	mla	ip, r2, ip, fp
   482ba:	ldr	r2, [sp, #120]	; 0x78
   482bc:	adds.w	r8, r8, r2
   482c0:	ldr	r2, [sp, #16]
   482c2:	str.w	ip, [sp, #132]	; 0x84
   482c6:	mov	ip, r2
   482c8:	ldr	r2, [sp, #28]
   482ca:	umull	fp, ip, ip, r2
   482ce:	ldr	r2, [sp, #124]	; 0x7c
   482d0:	adc.w	r1, r2, r1
   482d4:	ldr	r2, [sp, #108]	; 0x6c
   482d6:	strd	fp, ip, [sp, #136]	; 0x88
   482da:	mov	ip, r2
   482dc:	ldr	r2, [sp, #116]	; 0x74
   482de:	mla	ip, lr, ip, r2
   482e2:	ldr	r2, [sp, #128]	; 0x80
   482e4:	adds.w	r8, r8, r2
   482e8:	ldr	r2, [sp, #4]
   482ea:	str.w	ip, [sp, #116]	; 0x74
   482ee:	umull	fp, ip, r2, r4
   482f2:	ldr	r2, [sp, #132]	; 0x84
   482f4:	adc.w	r1, r2, r1
   482f8:	ldr	r2, [sp, #96]	; 0x60
   482fa:	strd	fp, ip, [sp, #120]	; 0x78
   482fe:	mov	ip, r2
   48300:	ldr	r2, [sp, #140]	; 0x8c
   48302:	mov	lr, r2
   48304:	ldr	r2, [sp, #16]
   48306:	mla	ip, r2, ip, lr
   4830a:	ldr	r2, [sp, #164]	; 0xa4
   4830c:	adds.w	r8, r8, r2
   48310:	mov.w	r2, #0
   48314:	adc.w	r1, r2, r1
   48318:	ldr	r2, [sp, #124]	; 0x7c
   4831a:	str.w	ip, [sp, #140]	; 0x8c
   4831e:	mov	lr, r2
   48320:	ldr	r2, [sp, #4]
   48322:	umull	fp, ip, r7, r5
   48326:	mla	r6, r2, r6, lr
   4832a:	mov.w	r2, r8, lsr #26
   4832e:	orr.w	r2, r2, r1, lsl #6
   48332:	str	r2, [sp, #144]	; 0x90
   48334:	bic.w	r8, r8, #4227858432	; 0xfc000000
   48338:	strd	fp, ip, [sp, #128]	; 0x80
   4833c:	str	r6, [sp, #124]	; 0x7c
   4833e:	mov	r6, r0
   48340:	ldr	r0, [sp, #24]
   48342:	umull	fp, ip, r0, r6
   48346:	ldr	r0, [sp, #84]	; 0x54
   48348:	ldr	r6, [sp, #132]	; 0x84
   4834a:	mla	r6, r7, r0, r6
   4834e:	strd	fp, ip, [sp, #16]
   48352:	ldrd	r0, r1, [sp, #112]	; 0x70
   48356:	ldrd	fp, ip, [sp, #136]	; 0x88
   4835a:	str	r6, [sp, #132]	; 0x84
   4835c:	adds.w	r6, r0, fp
   48360:	adc.w	r7, r1, ip
   48364:	ldrd	fp, ip, [sp, #120]	; 0x78
   48368:	ldr	r0, [sp, #156]	; 0x9c
   4836a:	adds.w	r6, r6, fp
   4836e:	mov	r1, ip
   48370:	adc.w	r7, r1, r7
   48374:	bic.w	r1, r0, #4227858432	; 0xfc000000
   48378:	ldrd	r0, r2, [sp, #20]
   4837c:	ldrd	fp, ip, [sp, #128]	; 0x80
   48380:	mla	r0, r2, r3, r0
   48384:	adds.w	r6, r6, fp
   48388:	ldr	r2, [sp, #144]	; 0x90
   4838a:	str	r0, [sp, #20]
   4838c:	mov	r0, ip
   4838e:	adc.w	r7, r0, r7
   48392:	ldr	r0, [sp, #160]	; 0xa0
   48394:	bic.w	ip, r0, #4227858432	; 0xfc000000
   48398:	bic.w	r0, r9, #4227858432	; 0xfc000000
   4839c:	str	r0, [sp, #4]
   4839e:	ldr	r0, [sp, #16]
   483a0:	adds	r6, r6, r0
   483a2:	ldr	r0, [sp, #20]
   483a4:	adc.w	r7, r0, r7
   483a8:	adds	r6, r6, r2
   483aa:	mov.w	r2, #0
   483ae:	adc.w	r7, r2, r7
   483b2:	bic.w	r9, r6, #4227858432	; 0xfc000000
   483b6:	ldr	r2, [sp, #0]
   483b8:	lsrs	r6, r6, #26
   483ba:	orr.w	r6, r6, r7, lsl #6
   483be:	cmp	r2, #15
   483c0:	add.w	r6, r6, r6, lsl #2
   483c4:	add.w	lr, r6, r1
   483c8:	ldr	r1, [sp, #100]	; 0x64
   483ca:	bhi.w	47f84 <error@@Base+0x18a80>
   483ce:	ldr	r3, [sp, #0]
   483d0:	cmp	r3, #0
   483d2:	bne.w	4856c <error@@Base+0x19068>
   483d6:	ldr	r3, [sp, #60]	; 0x3c
   483d8:	add.w	ip, ip, lr, lsr #26
   483dc:	bic.w	r5, ip, #4227858432	; 0xfc000000
   483e0:	movs	r2, #0
   483e2:	bic.w	lr, lr, #4227858432	; 0xfc000000
   483e6:	movs	r4, #0
   483e8:	mov	r1, r3
   483ea:	ldr	r3, [sp, #4]
   483ec:	strd	r1, r2, [sp, #8]
   483f0:	add.w	ip, r3, ip, lsr #26
   483f4:	ldr	r1, [sp, #64]	; 0x40
   483f6:	bic.w	r3, ip, #4227858432	; 0xfc000000
   483fa:	add.w	r8, r8, ip, lsr #26
   483fe:	bic.w	fp, r8, #4227858432	; 0xfc000000
   48402:	mov	r0, r3
   48404:	add.w	r9, r9, r8, lsr #26
   48408:	mov	r3, r1
   4840a:	bic.w	r2, r9, #4227858432	; 0xfc000000
   4840e:	orr.w	r7, r9, #4227858432	; 0xfc000000
   48412:	mov.w	r9, r9, lsr #26
   48416:	str	r2, [sp, #4]
   48418:	strd	r3, r4, [sp, #16]
   4841c:	add.w	r9, r9, r9, lsl #2
   48420:	add	lr, r9
   48422:	bic.w	r8, lr, #4227858432	; 0xfc000000
   48426:	add.w	r2, r8, #5
   4842a:	add.w	r5, r5, lr, lsr #26
   4842e:	add.w	r6, r5, r2, lsr #26
   48432:	add.w	r4, r0, r6, lsr #26
   48436:	add.w	r3, fp, r4, lsr #26
   4843a:	add.w	r7, r7, r3, lsr #26
   4843e:	lsrs	r1, r7, #31
   48440:	add.w	ip, r1, #4294967295	; 0xffffffff
   48444:	negs	r1, r1
   48446:	and.w	r2, r2, ip
   4844a:	and.w	r8, r1, r8
   4844e:	bic.w	r2, r2, #4227858432	; 0xfc000000
   48452:	and.w	r6, r6, ip
   48456:	orr.w	r8, r2, r8
   4845a:	ldr	r2, [sp, #4]
   4845c:	bic.w	r6, r6, #4227858432	; 0xfc000000
   48460:	and.w	r3, r3, ip
   48464:	ands	r5, r1
   48466:	and.w	lr, r1, r0
   4846a:	orrs	r5, r6
   4846c:	and.w	r0, fp, r1
   48470:	bic.w	r3, r3, #4227858432	; 0xfc000000
   48474:	ands	r1, r2
   48476:	and.w	r7, r7, ip
   4847a:	orr.w	r6, r3, r0
   4847e:	orrs	r7, r1
   48480:	ldrd	r0, r1, [sp, #8]
   48484:	orr.w	r8, r8, r5, lsl #26
   48488:	and.w	r4, r4, ip
   4848c:	adds.w	r0, r0, r8
   48490:	bic.w	r4, r4, #4227858432	; 0xfc000000
   48494:	adc.w	r1, r1, #0
   48498:	orr.w	r4, r4, lr
   4849c:	ldrd	r8, r9, [sp, #16]
   484a0:	lsls	r2, r6, #14
   484a2:	mov	ip, r1
   484a4:	ldr	r1, [sp, #68]	; 0x44
   484a6:	lsls	r3, r4, #20
   484a8:	orr.w	r2, r2, r4, lsr #12
   484ac:	orr.w	r5, r3, r5, lsr #6
   484b0:	lsrs	r3, r6, #18
   484b2:	adds.w	r8, r8, r5
   484b6:	mov	r4, r1
   484b8:	ldr	r1, [sp, #72]	; 0x48
   484ba:	adc.w	r9, r9, #0
   484be:	orr.w	r3, r3, r7, lsl #8
   484c2:	adds	r4, r4, r2
   484c4:	ldr	r2, [sp, #0]
   484c6:	mov.w	r5, #0
   484ca:	adc.w	r5, r5, #0
   484ce:	adds	r6, r1, r3
   484d0:	adds.w	r1, ip, r8
   484d4:	mov	fp, r0
   484d6:	adc.w	r3, r2, r9
   484da:	strb.w	r0, [sl]
   484de:	adds	r0, r3, r4
   484e0:	strb.w	r1, [sl, #4]
   484e4:	adc.w	r3, r2, r5
   484e8:	strb.w	r0, [sl, #8]
   484ec:	adds	r6, r3, r6
   484ee:	lsrs	r2, r0, #8
   484f0:	strb.w	r2, [sl, #9]
   484f4:	lsrs	r3, r0, #16
   484f6:	lsrs	r2, r6, #16
   484f8:	strb.w	r2, [sl, #14]
   484fc:	lsrs	r2, r1, #8
   484fe:	strb.w	r2, [sl, #5]
   48502:	mov.w	r2, fp, lsr #8
   48506:	strb.w	r2, [sl, #1]
   4850a:	ldr	r2, [pc, #276]	; (48620 <error@@Base+0x1911c>)
   4850c:	lsrs	r5, r6, #8
   4850e:	strb.w	r3, [sl, #10]
   48512:	lsrs	r3, r1, #16
   48514:	strb.w	r3, [sl, #6]
   48518:	mov.w	r3, fp, lsr #16
   4851c:	strb.w	r3, [sl, #2]
   48520:	add	r2, pc
   48522:	ldr	r3, [pc, #248]	; (4861c <error@@Base+0x19118>)
   48524:	lsrs	r4, r0, #24
   48526:	strb.w	r6, [sl, #12]
   4852a:	lsrs	r1, r1, #24
   4852c:	strb.w	r5, [sl, #13]
   48530:	lsrs	r6, r6, #24
   48532:	strb.w	r4, [sl, #11]
   48536:	mov.w	r0, fp, lsr #24
   4853a:	strb.w	r6, [sl, #15]
   4853e:	strb.w	r1, [sl, #7]
   48542:	strb.w	r0, [sl, #3]
   48546:	ldr	r3, [r2, r3]
   48548:	ldr	r2, [r3, #0]
   4854a:	ldr	r3, [sp, #188]	; 0xbc
   4854c:	eors	r2, r3
   4854e:	bne.n	48612 <error@@Base+0x1910e>
   48550:	add	sp, #196	; 0xc4
   48552:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48556:	ldr	r3, [sp, #0]
   48558:	mov.w	r9, #0
   4855c:	mov	r8, r9
   4855e:	mov	ip, r9
   48560:	mov	lr, r9
   48562:	str.w	r9, [sp, #4]
   48566:	cmp	r3, #0
   48568:	beq.w	483d6 <error@@Base+0x18ed2>
   4856c:	ldr	r6, [sp, #0]
   4856e:	subs	r3, r1, #1
   48570:	ldr	r0, [sp, #28]
   48572:	add.w	r2, sp, #171	; 0xab
   48576:	subs	r7, r6, #1
   48578:	add	r7, r1
   4857a:	mov	fp, r6
   4857c:	ldrb.w	r6, [r3, #1]!
   48580:	cmp	r3, r7
   48582:	strb.w	r6, [r2, #1]!
   48586:	bne.n	4857c <error@@Base+0x19078>
   48588:	add	r2, sp, #192	; 0xc0
   4858a:	str	r0, [sp, #28]
   4858c:	mov	r0, fp
   4858e:	adds	r3, r0, #1
   48590:	add	r2, fp
   48592:	cmp	r3, #15
   48594:	mov.w	r6, #1
   48598:	str.w	fp, [sp]
   4859c:	strb.w	r6, [r2, #-20]
   485a0:	bhi.n	485ba <error@@Base+0x190b6>
   485a2:	ldr	r0, [sp, #0]
   485a4:	add	r2, sp, #172	; 0xac
   485a6:	add.w	r3, sp, #187	; 0xbb
   485aa:	movs	r6, #0
   485ac:	add	r2, r0
   485ae:	ldr	r0, [sp, #28]
   485b0:	strb.w	r6, [r2, #1]!
   485b4:	cmp	r2, r3
   485b6:	bne.n	485b0 <error@@Base+0x190ac>
   485b8:	str	r0, [sp, #28]
   485ba:	ldr	r6, [sp, #176]	; 0xb0
   485bc:	movs	r3, #0
   485be:	ldr	r2, [sp, #172]	; 0xac
   485c0:	str	r1, [sp, #100]	; 0x64
   485c2:	ldr	r1, [sp, #180]	; 0xb4
   485c4:	bic.w	fp, r2, #4227858432	; 0xfc000000
   485c8:	lsrs	r7, r6, #20
   485ca:	lsrs	r2, r2, #26
   485cc:	orr.w	r2, r2, r6, lsl #6
   485d0:	add	lr, fp
   485d2:	lsrs	r6, r1, #14
   485d4:	orr.w	r7, r7, r1, lsl #12
   485d8:	ldr	r1, [sp, #184]	; 0xb8
   485da:	bic.w	r2, r2, #4227858432	; 0xfc000000
   485de:	add	r2, ip
   485e0:	str	r2, [sp, #16]
   485e2:	ldr	r2, [sp, #4]
   485e4:	bic.w	r7, r7, #4227858432	; 0xfc000000
   485e8:	orr.w	r6, r6, r1, lsl #18
   485ec:	str	r3, [sp, #52]	; 0x34
   485ee:	bic.w	r6, r6, #4227858432	; 0xfc000000
   485f2:	add	r7, r2
   485f4:	str	r3, [sp, #92]	; 0x5c
   485f6:	add.w	r2, r6, r8
   485fa:	str	r3, [sp, #76]	; 0x4c
   485fc:	str	r2, [sp, #4]
   485fe:	add.w	r2, r9, r1, lsr #8
   48602:	str	r3, [sp, #104]	; 0x68
   48604:	str	r2, [sp, #24]
   48606:	strd	r3, r3, [sp, #80]	; 0x50
   4860a:	str	r3, [sp, #96]	; 0x60
   4860c:	str	r3, [sp, #108]	; 0x6c
   4860e:	str	r3, [sp, #0]
   48610:	b.n	47fd6 <error@@Base+0x18ad2>
   48612:	blx	620c <__stack_chk_fail@plt>
   48616:	nop
   48618:	bls.n	48520 <error@@Base+0x1901c>
   4861a:	movs	r4, r0
   4861c:	lsls	r4, r3, #25
   4861e:	movs	r0, r0
   48620:	bcc.n	486e4 <error@@Base+0x191e0>
   48622:	movs	r4, r0
   48624:	ldr	r3, [r1, #0]
   48626:	cmp.w	r2, #256	; 0x100
   4862a:	str	r3, [r0, #16]
   4862c:	ldr	r3, [r1, #4]
   4862e:	str	r3, [r0, #20]
   48630:	ldr	r3, [r1, #8]
   48632:	str	r3, [r0, #24]
   48634:	ldr	r3, [r1, #12]
   48636:	str	r3, [r0, #28]
   48638:	beq.n	48662 <error@@Base+0x1915e>
   4863a:	ldr	r3, [pc, #48]	; (4866c <error@@Base+0x19168>)
   4863c:	add	r3, pc
   4863e:	adds	r3, #16
   48640:	ldr	r2, [r1, #0]
   48642:	str	r2, [r0, #32]
   48644:	ldr	r2, [r1, #4]
   48646:	str	r2, [r0, #36]	; 0x24
   48648:	ldr	r2, [r1, #8]
   4864a:	str	r2, [r0, #40]	; 0x28
   4864c:	ldr	r2, [r1, #12]
   4864e:	str	r2, [r0, #44]	; 0x2c
   48650:	ldr	r2, [r3, #0]
   48652:	str	r2, [r0, #0]
   48654:	ldr	r2, [r3, #4]
   48656:	str	r2, [r0, #4]
   48658:	ldr	r2, [r3, #8]
   4865a:	str	r2, [r0, #8]
   4865c:	ldr	r3, [r3, #12]
   4865e:	str	r3, [r0, #12]
   48660:	bx	lr
   48662:	ldr	r3, [pc, #12]	; (48670 <error@@Base+0x1916c>)
   48664:	adds	r1, #16
   48666:	add	r3, pc
   48668:	b.n	48640 <error@@Base+0x1913c>
   4866a:	nop
   4866c:	cdp	0, 11, cr0, cr8, cr1, {0}
   48670:	cdp	0, 8, cr0, cr14, cr1, {0}
   48674:	cbz	r2, 48688 <error@@Base+0x19184>
   48676:	ldr	r3, [r2, #0]
   48678:	str	r3, [r0, #48]	; 0x30
   4867a:	ldr	r2, [r2, #4]
   4867c:	str	r2, [r0, #52]	; 0x34
   4867e:	ldr	r3, [r1, #0]
   48680:	str	r3, [r0, #56]	; 0x38
   48682:	ldr	r3, [r1, #4]
   48684:	str	r3, [r0, #60]	; 0x3c
   48686:	bx	lr
   48688:	str	r2, [r0, #48]	; 0x30
   4868a:	b.n	4867c <error@@Base+0x19178>
   4868c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48690:	sub	sp, #204	; 0xcc
   48692:	str	r1, [sp, #36]	; 0x24
   48694:	ldr.w	r1, [pc, #1420]	; 48c24 <error@@Base+0x19720>
   48698:	str	r2, [sp, #20]
   4869a:	ldr.w	r2, [pc, #1420]	; 48c28 <error@@Base+0x19724>
   4869e:	add	r1, pc
   486a0:	str	r0, [sp, #116]	; 0x74
   486a2:	ldr	r2, [r1, r2]
   486a4:	ldr	r2, [r2, #0]
   486a6:	str	r2, [sp, #196]	; 0xc4
   486a8:	mov.w	r2, #0
   486ac:	str	r3, [sp, #120]	; 0x78
   486ae:	cmp	r3, #0
   486b0:	beq.w	48c08 <error@@Base+0x19704>
   486b4:	mov	r1, r3
   486b6:	mov	r3, r0
   486b8:	ldr	r2, [r3, #0]
   486ba:	ldr	r0, [r0, #48]	; 0x30
   486bc:	str	r1, [sp, #40]	; 0x28
   486be:	str	r2, [sp, #52]	; 0x34
   486c0:	movs	r2, #0
   486c2:	str	r2, [sp, #112]	; 0x70
   486c4:	ldr	r2, [r3, #4]
   486c6:	str	r0, [sp, #124]	; 0x7c
   486c8:	str	r0, [sp, #44]	; 0x2c
   486ca:	str	r2, [sp, #56]	; 0x38
   486cc:	ldr	r2, [r3, #8]
   486ce:	str	r2, [sp, #60]	; 0x3c
   486d0:	ldr	r2, [r3, #12]
   486d2:	str	r2, [sp, #64]	; 0x40
   486d4:	ldr	r2, [r3, #16]
   486d6:	str	r2, [sp, #68]	; 0x44
   486d8:	ldr	r2, [r3, #20]
   486da:	str	r2, [sp, #72]	; 0x48
   486dc:	ldr	r2, [r3, #24]
   486de:	str	r2, [sp, #76]	; 0x4c
   486e0:	ldr	r2, [r3, #28]
   486e2:	str	r2, [sp, #80]	; 0x50
   486e4:	ldr	r2, [r3, #32]
   486e6:	str	r2, [sp, #84]	; 0x54
   486e8:	ldr	r2, [r3, #36]	; 0x24
   486ea:	str	r2, [sp, #88]	; 0x58
   486ec:	ldr	r2, [r3, #40]	; 0x28
   486ee:	str	r2, [sp, #92]	; 0x5c
   486f0:	ldr	r2, [r3, #44]	; 0x2c
   486f2:	str	r2, [sp, #96]	; 0x60
   486f4:	ldr	r2, [r3, #52]	; 0x34
   486f6:	str	r2, [sp, #48]	; 0x30
   486f8:	ldr	r2, [r3, #56]	; 0x38
   486fa:	str	r2, [sp, #100]	; 0x64
   486fc:	ldr	r3, [r3, #60]	; 0x3c
   486fe:	str	r3, [sp, #104]	; 0x68
   48700:	ldr	r3, [sp, #40]	; 0x28
   48702:	cmp	r3, #63	; 0x3f
   48704:	bls.w	48bac <error@@Base+0x196a8>
   48708:	ldr	r2, [sp, #48]	; 0x30
   4870a:	movs	r1, #10
   4870c:	ldr	r3, [sp, #104]	; 0x68
   4870e:	ldrd	r7, r6, [sp, #92]	; 0x5c
   48712:	str	r2, [sp, #32]
   48714:	ldr	r2, [sp, #76]	; 0x4c
   48716:	str	r3, [sp, #16]
   48718:	ldr	r3, [sp, #80]	; 0x50
   4871a:	ldrd	lr, ip, [sp, #84]	; 0x54
   4871e:	mov	r4, r2
   48720:	ldrd	r9, r8, [sp, #60]	; 0x3c
   48724:	str	r3, [sp, #0]
   48726:	str	r1, [sp, #28]
   48728:	strd	r7, r6, [sp, #4]
   4872c:	mov	r7, r4
   4872e:	ldr	r0, [sp, #100]	; 0x64
   48730:	ldr	r5, [sp, #44]	; 0x2c
   48732:	ldrd	r2, r3, [sp, #68]	; 0x44
   48736:	ldrd	fp, sl, [sp, #52]	; 0x34
   4873a:	ldr	r1, [sp, #16]
   4873c:	ldr	r4, [sp, #32]
   4873e:	str.w	ip, [sp, #24]
   48742:	mov	ip, r8
   48744:	str.w	lr, [sp, #12]
   48748:	add.w	r8, r9, r7
   4874c:	add	fp, r2
   4874e:	eor.w	r0, r8, r0
   48752:	eor.w	r5, fp, r5
   48756:	add	sl, r3
   48758:	ldr	r6, [sp, #0]
   4875a:	mov.w	r0, r0, ror #16
   4875e:	str	r0, [sp, #16]
   48760:	ldr	r0, [sp, #12]
   48762:	mov.w	r5, r5, ror #16
   48766:	eor.w	r4, sl, r4
   4876a:	add	ip, r6
   4876c:	add	r0, r5
   4876e:	str	r0, [sp, #12]
   48770:	ldr	r0, [sp, #24]
   48772:	mov.w	r4, r4, ror #16
   48776:	str	r4, [sp, #24]
   48778:	eor.w	r1, ip, r1
   4877c:	mov	r9, r0
   4877e:	ldr	r0, [sp, #8]
   48780:	add	r9, r4
   48782:	ldr	r4, [sp, #4]
   48784:	mov.w	r1, r1, ror #16
   48788:	mov	lr, r0
   4878a:	ldr	r0, [sp, #12]
   4878c:	mov	r6, r4
   4878e:	ldr	r4, [sp, #16]
   48790:	add	lr, r1
   48792:	add	r6, r4
   48794:	eor.w	r4, r0, r2
   48798:	eor.w	r0, r9, r3
   4879c:	ldr	r3, [sp, #0]
   4879e:	str	r6, [sp, #8]
   487a0:	eors	r7, r6
   487a2:	mov.w	r0, r0, ror #20
   487a6:	eor.w	r6, lr, r3
   487aa:	ldr	r3, [sp, #24]
   487ac:	add	sl, r0
   487ae:	mov.w	r4, r4, ror #20
   487b2:	ldr	r2, [sp, #16]
   487b4:	add	fp, r4
   487b6:	eor.w	r3, r3, sl
   487ba:	eor.w	r5, r5, fp
   487be:	mov.w	r7, r7, ror #20
   487c2:	mov.w	r3, r3, ror #24
   487c6:	str	r3, [sp, #4]
   487c8:	ldr	r3, [sp, #12]
   487ca:	mov.w	r5, r5, ror #24
   487ce:	add	r8, r7
   487d0:	mov.w	r6, r6, ror #20
   487d4:	add	r3, r5
   487d6:	str	r3, [sp, #0]
   487d8:	ldr	r3, [sp, #4]
   487da:	eor.w	r2, r2, r8
   487de:	add	ip, r6
   487e0:	add	r9, r3
   487e2:	ldr	r3, [sp, #8]
   487e4:	mov.w	r2, r2, ror #24
   487e8:	eor.w	r1, r1, ip
   487ec:	add	r3, r2
   487ee:	str	r3, [sp, #12]
   487f0:	ldr	r3, [sp, #0]
   487f2:	mov.w	r1, r1, ror #24
   487f6:	add	lr, r1
   487f8:	eor.w	r0, r0, r9
   487fc:	eors	r4, r3
   487fe:	eor.w	r6, r6, lr
   48802:	ldr	r3, [sp, #12]
   48804:	mov.w	r4, r4, ror #25
   48808:	mov.w	r6, r6, ror #25
   4880c:	add	ip, r4
   4880e:	eors	r7, r3
   48810:	eor.w	r2, r2, ip
   48814:	mov.w	r3, r0, ror #25
   48818:	add	r8, r6
   4881a:	add	fp, r3
   4881c:	mov.w	r2, r2, ror #16
   48820:	eor.w	r1, r1, fp
   48824:	ldr	r0, [sp, #4]
   48826:	mov.w	r7, r7, ror #25
   4882a:	str	r3, [sp, #8]
   4882c:	mov	r3, r8
   4882e:	str.w	r8, [sp, #24]
   48832:	add.w	r8, r9, r2
   48836:	str	r2, [sp, #32]
   48838:	mov.w	r1, r1, ror #16
   4883c:	ldr	r2, [sp, #12]
   4883e:	add	sl, r7
   48840:	eors	r0, r3
   48842:	eor.w	r5, r5, sl
   48846:	add	r2, r1
   48848:	str.w	r8, [sp, #4]
   4884c:	mov.w	r3, r0, ror #16
   48850:	mov.w	r5, r5, ror #16
   48854:	mov	r0, r2
   48856:	ldr	r2, [sp, #0]
   48858:	add	lr, r5
   4885a:	str	r0, [sp, #16]
   4885c:	add	r2, r3
   4885e:	str.w	lr, [sp, #12]
   48862:	str	r2, [sp, #0]
   48864:	mov	r2, r8
   48866:	eors	r4, r2
   48868:	mov	r2, r0
   4886a:	ldr	r0, [sp, #8]
   4886c:	eors	r0, r2
   4886e:	mov	r2, lr
   48870:	eors	r7, r2
   48872:	ldr	r2, [sp, #0]
   48874:	mov.w	r8, r0, ror #20
   48878:	eor.w	r9, r6, r2
   4887c:	ldr	r2, [sp, #24]
   4887e:	mov.w	lr, r7, ror #20
   48882:	mov.w	r6, r4, ror #20
   48886:	mov.w	r7, r9, ror #20
   4888a:	add	ip, r6
   4888c:	add.w	r9, r2, r7
   48890:	ldr	r2, [sp, #32]
   48892:	add	fp, r8
   48894:	eor.w	r3, r3, r9
   48898:	eor.w	r2, r2, ip
   4889c:	eor.w	r1, r1, fp
   488a0:	add	sl, lr
   488a2:	mov.w	r4, r3, ror #24
   488a6:	mov.w	r0, r2, ror #24
   488aa:	ldr	r2, [sp, #4]
   488ac:	eor.w	r5, r5, sl
   488b0:	mov.w	r1, r1, ror #24
   488b4:	adds	r3, r2, r0
   488b6:	ldr	r2, [sp, #16]
   488b8:	mov.w	r5, r5, ror #24
   488bc:	str	r3, [sp, #24]
   488be:	add	r2, r1
   488c0:	str	r2, [sp, #4]
   488c2:	ldr	r2, [sp, #12]
   488c4:	add	r2, r5
   488c6:	str	r2, [sp, #8]
   488c8:	ldr	r2, [sp, #0]
   488ca:	add	r2, r4
   488cc:	str	r2, [sp, #12]
   488ce:	eor.w	r2, r6, r3
   488d2:	ldr	r3, [sp, #4]
   488d4:	eor.w	r8, r8, r3
   488d8:	ldr	r3, [sp, #8]
   488da:	mov.w	r2, r2, ror #25
   488de:	eor.w	lr, lr, r3
   488e2:	ldr	r3, [sp, #12]
   488e4:	eor.w	r6, r7, r3
   488e8:	mov.w	r3, r8, ror #25
   488ec:	mov.w	r7, lr, ror #25
   488f0:	mov.w	r6, r6, ror #25
   488f4:	str	r6, [sp, #0]
   488f6:	ldr	r6, [sp, #28]
   488f8:	subs	r6, #1
   488fa:	str	r6, [sp, #28]
   488fc:	bne.w	48748 <error@@Base+0x19244>
   48900:	str	r1, [sp, #16]
   48902:	mov	r8, ip
   48904:	ldr	r1, [sp, #36]	; 0x24
   48906:	ldrd	r6, lr, [sp, #8]
   4890a:	str	r7, [sp, #28]
   4890c:	ldr	r1, [r1, #0]
   4890e:	str	r4, [sp, #32]
   48910:	ldr	r7, [sp, #4]
   48912:	str	r1, [sp, #8]
   48914:	ldr	r1, [sp, #52]	; 0x34
   48916:	ldr.w	ip, [sp, #24]
   4891a:	add	fp, r1
   4891c:	ldr	r1, [sp, #36]	; 0x24
   4891e:	ldr	r1, [r1, #4]
   48920:	str	r1, [sp, #108]	; 0x6c
   48922:	ldr	r1, [sp, #56]	; 0x38
   48924:	add	sl, r1
   48926:	ldr	r1, [sp, #60]	; 0x3c
   48928:	add	r9, r1
   4892a:	ldr	r1, [sp, #64]	; 0x40
   4892c:	add	r8, r1
   4892e:	ldr	r1, [sp, #68]	; 0x44
   48930:	add	r2, r1
   48932:	ldr	r1, [sp, #72]	; 0x48
   48934:	add	r3, r1
   48936:	ldr	r1, [sp, #28]
   48938:	mov	r4, r1
   4893a:	ldr	r1, [sp, #76]	; 0x4c
   4893c:	add	r4, r1
   4893e:	ldr	r1, [sp, #0]
   48940:	str	r4, [sp, #4]
   48942:	mov	r4, r1
   48944:	ldr	r1, [sp, #80]	; 0x50
   48946:	add	r4, r1
   48948:	ldr	r1, [sp, #84]	; 0x54
   4894a:	str	r4, [sp, #0]
   4894c:	add	lr, r1
   4894e:	ldr	r1, [sp, #88]	; 0x58
   48950:	add	ip, r1
   48952:	ldr	r1, [sp, #92]	; 0x5c
   48954:	add	r7, r1
   48956:	ldr	r1, [sp, #96]	; 0x60
   48958:	add	r6, r1
   4895a:	ldr	r1, [sp, #44]	; 0x2c
   4895c:	adds	r5, r1, r5
   4895e:	str	r5, [sp, #12]
   48960:	ldr	r5, [sp, #48]	; 0x30
   48962:	ldr	r4, [sp, #32]
   48964:	ldr	r1, [sp, #16]
   48966:	add	r4, r5
   48968:	ldr	r5, [sp, #100]	; 0x64
   4896a:	str	r4, [sp, #24]
   4896c:	adds	r0, r5, r0
   4896e:	ldr	r5, [sp, #36]	; 0x24
   48970:	str	r0, [sp, #28]
   48972:	ldr	r0, [sp, #104]	; 0x68
   48974:	ldr	r4, [r5, #8]
   48976:	add	r0, r1
   48978:	str	r0, [sp, #32]
   4897a:	ldr	r0, [sp, #8]
   4897c:	eor.w	r9, r4, r9
   48980:	ldr	r1, [r5, #12]
   48982:	eor.w	fp, r0, fp
   48986:	ldr	r4, [r5, #20]
   48988:	ldr	r0, [sp, #108]	; 0x6c
   4898a:	eor.w	r8, r1, r8
   4898e:	eors	r3, r4
   48990:	ldr	r1, [r5, #24]
   48992:	eor.w	sl, r0, sl
   48996:	ldr	r4, [sp, #4]
   48998:	ldr	r0, [r5, #16]
   4899a:	eors	r1, r4
   4899c:	ldr	r4, [sp, #0]
   4899e:	eors	r2, r0
   489a0:	ldr	r0, [r5, #28]
   489a2:	str	r1, [sp, #8]
   489a4:	eors	r4, r0
   489a6:	ldr	r1, [r5, #32]
   489a8:	ldr	r0, [r5, #36]	; 0x24
   489aa:	eor.w	lr, r1, lr
   489ae:	ldr	r1, [r5, #40]	; 0x28
   489b0:	eor.w	ip, r0, ip
   489b4:	ldr	r0, [r5, #44]	; 0x2c
   489b6:	eors	r7, r1
   489b8:	ldr	r1, [r5, #48]	; 0x30
   489ba:	eors	r0, r6
   489bc:	ldr	r6, [sp, #12]
   489be:	str	r0, [sp, #0]
   489c0:	eors	r6, r1
   489c2:	ldr	r0, [r5, #52]	; 0x34
   489c4:	str	r6, [sp, #12]
   489c6:	ldr	r6, [sp, #24]
   489c8:	ldr	r1, [r5, #56]	; 0x38
   489ca:	eors	r6, r0
   489cc:	ldr	r0, [r5, #60]	; 0x3c
   489ce:	str	r6, [sp, #16]
   489d0:	ldr	r5, [sp, #28]
   489d2:	eor.w	r6, r1, r5
   489d6:	ldr	r1, [sp, #44]	; 0x2c
   489d8:	ldr	r5, [sp, #32]
   489da:	adds	r1, #1
   489dc:	str	r1, [sp, #44]	; 0x2c
   489de:	eor.w	r0, r0, r5
   489e2:	ldr	r5, [sp, #8]
   489e4:	it	eq
   489e6:	ldreq	r1, [sp, #48]	; 0x30
   489e8:	str	r0, [sp, #4]
   489ea:	uxtb.w	r0, fp
   489ee:	it	eq
   489f0:	addeq	r1, #1
   489f2:	str	r0, [sp, #28]
   489f4:	it	eq
   489f6:	streq	r1, [sp, #48]	; 0x30
   489f8:	mov.w	r0, fp, lsr #16
   489fc:	ldr	r1, [sp, #20]
   489fe:	str	r6, [sp, #24]
   48a00:	mov.w	r6, fp, lsr #8
   48a04:	mov.w	fp, fp, lsr #24
   48a08:	strb	r5, [r1, #24]
   48a0a:	ldr	r5, [sp, #28]
   48a0c:	strb.w	sl, [r1, #4]
   48a10:	strb.w	r9, [r1, #8]
   48a14:	strb	r5, [r1, #0]
   48a16:	mov	r5, r1
   48a18:	strb.w	r8, [r1, #12]
   48a1c:	strb	r2, [r1, #16]
   48a1e:	strb	r3, [r1, #20]
   48a20:	strb	r4, [r1, #28]
   48a22:	strb	r6, [r1, #1]
   48a24:	mov.w	r1, sl, lsr #8
   48a28:	mov.w	r6, sl, lsr #16
   48a2c:	strb	r0, [r5, #2]
   48a2e:	strb.w	fp, [r5, #3]
   48a32:	mov.w	r0, r9, lsr #16
   48a36:	strb	r1, [r5, #5]
   48a38:	mov.w	sl, sl, lsr #24
   48a3c:	mov.w	r1, r9, lsr #8
   48a40:	strb	r6, [r5, #6]
   48a42:	strb.w	sl, [r5, #7]
   48a46:	mov.w	r6, r8, lsr #8
   48a4a:	strb	r1, [r5, #9]
   48a4c:	mov.w	r9, r9, lsr #24
   48a50:	lsrs	r1, r2, #8
   48a52:	strb	r0, [r5, #10]
   48a54:	strb.w	r9, [r5, #11]
   48a58:	mov.w	r0, r8, lsr #16
   48a5c:	strb	r6, [r5, #13]
   48a5e:	mov.w	r8, r8, lsr #24
   48a62:	strb	r0, [r5, #14]
   48a64:	lsrs	r6, r2, #16
   48a66:	strb.w	r8, [r5, #15]
   48a6a:	lsrs	r0, r3, #16
   48a6c:	strb	r1, [r5, #17]
   48a6e:	lsrs	r1, r3, #8
   48a70:	strb	r1, [r5, #21]
   48a72:	lsrs	r2, r2, #24
   48a74:	ldr	r1, [sp, #8]
   48a76:	lsrs	r3, r3, #24
   48a78:	strb	r2, [r5, #19]
   48a7a:	mov.w	r8, ip, lsr #8
   48a7e:	strb	r0, [r5, #22]
   48a80:	strb	r3, [r5, #23]
   48a82:	lsrs	r2, r1, #8
   48a84:	lsrs	r0, r1, #16
   48a86:	strb	r2, [r5, #25]
   48a88:	strb	r0, [r5, #26]
   48a8a:	lsrs	r2, r4, #8
   48a8c:	lsrs	r3, r4, #16
   48a8e:	lsrs	r0, r4, #24
   48a90:	mov	r4, r5
   48a92:	strb	r6, [r5, #18]
   48a94:	strb	r2, [r5, #29]
   48a96:	lsrs	r1, r1, #24
   48a98:	strb	r3, [r5, #30]
   48a9a:	mov	r3, r4
   48a9c:	strb	r1, [r5, #27]
   48a9e:	mov.w	r5, lr, lsr #16
   48aa2:	strb	r0, [r4, #31]
   48aa4:	mov.w	r6, lr, lsr #8
   48aa8:	ldr	r0, [sp, #0]
   48aaa:	mov.w	r1, lr, lsr #24
   48aae:	strb.w	lr, [r4, #32]
   48ab2:	mov.w	lr, ip, lsr #16
   48ab6:	strb.w	ip, [r4, #36]	; 0x24
   48aba:	mov.w	ip, ip, lsr #24
   48abe:	strb.w	r0, [r4, #44]	; 0x2c
   48ac2:	ldr	r0, [sp, #16]
   48ac4:	strb.w	r7, [r4, #40]	; 0x28
   48ac8:	lsrs	r4, r7, #8
   48aca:	ldr	r2, [sp, #12]
   48acc:	strb.w	r0, [r3, #52]	; 0x34
   48ad0:	ldr	r0, [sp, #24]
   48ad2:	strb.w	r2, [r3, #48]	; 0x30
   48ad6:	lsrs	r2, r7, #16
   48ad8:	lsrs	r7, r7, #24
   48ada:	strb.w	r0, [r3, #56]	; 0x38
   48ade:	ldr	r0, [sp, #0]
   48ae0:	mov.w	r9, r0, lsr #8
   48ae4:	mov	r0, r3
   48ae6:	ldr	r3, [sp, #4]
   48ae8:	strb.w	r5, [r0, #34]	; 0x22
   48aec:	ldr	r5, [sp, #12]
   48aee:	strb.w	r3, [r0, #60]	; 0x3c
   48af2:	ldr	r3, [sp, #0]
   48af4:	strb.w	r6, [r0, #33]	; 0x21
   48af8:	mov.w	sl, r5, lsr #8
   48afc:	mov.w	fp, r5, lsr #16
   48b00:	lsrs	r3, r3, #16
   48b02:	str	r3, [sp, #8]
   48b04:	ldr	r3, [sp, #0]
   48b06:	strb.w	r1, [r0, #35]	; 0x23
   48b0a:	lsrs	r1, r5, #24
   48b0c:	ldr	r5, [sp, #16]
   48b0e:	strb.w	r8, [r0, #37]	; 0x25
   48b12:	lsrs	r6, r3, #24
   48b14:	strb.w	lr, [r0, #38]	; 0x26
   48b18:	mov	r3, r0
   48b1a:	strb.w	ip, [r0, #39]	; 0x27
   48b1e:	mov.w	r8, r5, lsr #8
   48b22:	strb.w	r4, [r0, #41]	; 0x29
   48b26:	mov.w	ip, r5, lsr #16
   48b2a:	lsrs	r0, r5, #24
   48b2c:	ldr	r5, [sp, #24]
   48b2e:	strb.w	r2, [r3, #42]	; 0x2a
   48b32:	strb.w	r7, [r3, #43]	; 0x2b
   48b36:	lsrs	r2, r5, #8
   48b38:	lsrs	r4, r5, #16
   48b3a:	lsrs	r7, r5, #24
   48b3c:	ldr	r5, [sp, #8]
   48b3e:	strb.w	r9, [r3, #45]	; 0x2d
   48b42:	strb.w	r5, [r3, #46]	; 0x2e
   48b46:	ldr	r5, [sp, #4]
   48b48:	lsrs	r3, r5, #8
   48b4a:	ldr	r5, [sp, #20]
   48b4c:	strb.w	r6, [r5, #47]	; 0x2f
   48b50:	strb.w	sl, [r5, #49]	; 0x31
   48b54:	ldr	r5, [sp, #4]
   48b56:	ldr	r6, [sp, #4]
   48b58:	mov.w	lr, r5, lsr #24
   48b5c:	ldr	r5, [sp, #20]
   48b5e:	lsrs	r6, r6, #16
   48b60:	strb.w	r3, [r5, #61]	; 0x3d
   48b64:	ldr	r3, [sp, #40]	; 0x28
   48b66:	strb.w	fp, [r5, #50]	; 0x32
   48b6a:	cmp	r3, #64	; 0x40
   48b6c:	strb.w	r1, [r5, #51]	; 0x33
   48b70:	strb.w	r8, [r5, #53]	; 0x35
   48b74:	strb.w	ip, [r5, #54]	; 0x36
   48b78:	strb.w	r0, [r5, #55]	; 0x37
   48b7c:	strb.w	r2, [r5, #57]	; 0x39
   48b80:	strb.w	r4, [r5, #58]	; 0x3a
   48b84:	strb.w	r7, [r5, #59]	; 0x3b
   48b88:	strb.w	r6, [r5, #62]	; 0x3e
   48b8c:	strb.w	lr, [r5, #63]	; 0x3f
   48b90:	bls.n	48bd0 <error@@Base+0x196cc>
   48b92:	ldr	r3, [sp, #40]	; 0x28
   48b94:	subs	r3, #64	; 0x40
   48b96:	str	r3, [sp, #40]	; 0x28
   48b98:	ldr	r3, [sp, #20]
   48b9a:	adds	r3, #64	; 0x40
   48b9c:	str	r3, [sp, #20]
   48b9e:	ldr	r3, [sp, #36]	; 0x24
   48ba0:	adds	r3, #64	; 0x40
   48ba2:	str	r3, [sp, #36]	; 0x24
   48ba4:	ldr	r3, [sp, #40]	; 0x28
   48ba6:	cmp	r3, #63	; 0x3f
   48ba8:	bhi.w	48708 <error@@Base+0x19204>
   48bac:	ldr	r2, [sp, #36]	; 0x24
   48bae:	subs	r0, r3, #1
   48bb0:	add	r0, r2
   48bb2:	subs	r3, r2, #1
   48bb4:	add.w	r2, sp, #131	; 0x83
   48bb8:	ldrb.w	r1, [r3, #1]!
   48bbc:	cmp	r3, r0
   48bbe:	strb.w	r1, [r2, #1]!
   48bc2:	bne.n	48bb8 <error@@Base+0x196b4>
   48bc4:	ldr	r3, [sp, #20]
   48bc6:	str	r3, [sp, #112]	; 0x70
   48bc8:	add	r3, sp, #132	; 0x84
   48bca:	str	r3, [sp, #20]
   48bcc:	str	r3, [sp, #36]	; 0x24
   48bce:	b.n	48708 <error@@Base+0x19204>
   48bd0:	ldr	r1, [sp, #120]	; 0x78
   48bd2:	ldr	r0, [sp, #124]	; 0x7c
   48bd4:	subs	r2, r1, #1
   48bd6:	bic.w	r3, r2, #63	; 0x3f
   48bda:	adds	r0, #1
   48bdc:	subs	r3, r1, r3
   48bde:	add.w	r0, r0, r2, lsr #6
   48be2:	cmp	r3, #64	; 0x40
   48be4:	beq.n	48c00 <error@@Base+0x196fc>
   48be6:	ldr	r2, [sp, #112]	; 0x70
   48be8:	subs	r1, r3, #1
   48bea:	ldr	r4, [sp, #28]
   48bec:	subs	r3, r2, #1
   48bee:	add	r1, r2
   48bf0:	mov	r2, r5
   48bf2:	b.n	48bf8 <error@@Base+0x196f4>
   48bf4:	ldrb.w	r4, [r2, #1]!
   48bf8:	strb.w	r4, [r3, #1]!
   48bfc:	cmp	r3, r1
   48bfe:	bne.n	48bf4 <error@@Base+0x196f0>
   48c00:	ldr	r3, [sp, #116]	; 0x74
   48c02:	ldr	r2, [sp, #48]	; 0x30
   48c04:	str	r0, [r3, #48]	; 0x30
   48c06:	str	r2, [r3, #52]	; 0x34
   48c08:	ldr	r2, [pc, #32]	; (48c2c <error@@Base+0x19728>)
   48c0a:	ldr	r3, [pc, #28]	; (48c28 <error@@Base+0x19724>)
   48c0c:	add	r2, pc
   48c0e:	ldr	r3, [r2, r3]
   48c10:	ldr	r2, [r3, #0]
   48c12:	ldr	r3, [sp, #196]	; 0xc4
   48c14:	eors	r2, r3
   48c16:	bne.n	48c1e <error@@Base+0x1971a>
   48c18:	add	sp, #204	; 0xcc
   48c1a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48c1e:	blx	620c <__stack_chk_fail@plt>
   48c22:	nop
   48c24:	bne.n	48bec <error@@Base+0x196e8>
   48c26:	movs	r4, r0
   48c28:	lsls	r4, r3, #25
   48c2a:	movs	r0, r0
   48c2c:	ldmia	r4, {r2, r4, r5, r6}
   48c2e:	movs	r4, r0
   48c30:	push	{r4, r5, r6, r7, lr}
   48c32:	sub	sp, #44	; 0x2c
   48c34:	ldr.w	lr, [pc, #112]	; 48ca8 <error@@Base+0x197a4>
   48c38:	add	r1, sp, #4
   48c3a:	ldr	r2, [pc, #112]	; (48cac <error@@Base+0x197a8>)
   48c3c:	subs	r0, #4
   48c3e:	add	lr, pc
   48c40:	ldr.w	ip, [pc, #108]	; 48cb0 <error@@Base+0x197ac>
   48c44:	add	r5, sp, #36	; 0x24
   48c46:	mov	r4, r1
   48c48:	ldr.w	r2, [lr, r2]
   48c4c:	add	ip, pc
   48c4e:	mov	r6, r0
   48c50:	movs	r7, #237	; 0xed
   48c52:	ldr	r2, [r2, #0]
   48c54:	str	r2, [sp, #36]	; 0x24
   48c56:	mov.w	r2, #0
   48c5a:	movs	r3, #0
   48c5c:	b.n	48c62 <error@@Base+0x1975e>
   48c5e:	ldr.w	r7, [ip, #4]!
   48c62:	ldr.w	r2, [r6, #4]!
   48c66:	add	r3, r7
   48c68:	subs	r3, r2, r3
   48c6a:	strb.w	r3, [r4], #1
   48c6e:	cmp	r4, r5
   48c70:	mov.w	r3, r3, lsr #31
   48c74:	bne.n	48c5e <error@@Base+0x1975a>
   48c76:	subs	r2, r3, #1
   48c78:	ldr.w	r4, [r0, #4]!
   48c7c:	ldrb.w	r3, [r1], #1
   48c80:	eors	r3, r4
   48c82:	cmp	r1, r5
   48c84:	and.w	r3, r3, r2
   48c88:	eor.w	r3, r3, r4
   48c8c:	str	r3, [r0, #0]
   48c8e:	bne.n	48c78 <error@@Base+0x19774>
   48c90:	ldr	r2, [pc, #32]	; (48cb4 <error@@Base+0x197b0>)
   48c92:	ldr	r3, [pc, #24]	; (48cac <error@@Base+0x197a8>)
   48c94:	add	r2, pc
   48c96:	ldr	r3, [r2, r3]
   48c98:	ldr	r2, [r3, #0]
   48c9a:	ldr	r3, [sp, #36]	; 0x24
   48c9c:	eors	r2, r3
   48c9e:	bne.n	48ca4 <error@@Base+0x197a0>
   48ca0:	add	sp, #44	; 0x2c
   48ca2:	pop	{r4, r5, r6, r7, pc}
   48ca4:	blx	620c <__stack_chk_fail@plt>
   48ca8:	ldmia	r4!, {r1, r6}
   48caa:	movs	r4, r0
   48cac:	lsls	r4, r3, #25
   48cae:	movs	r0, r0
   48cb0:			; <UNDEFINED> instruction: 0xe8c80001
   48cb4:	ldmia	r3, {r2, r3, r5, r6, r7}
   48cb6:	movs	r4, r0
   48cb8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48cbc:	movs	r2, #0
   48cbe:	vpush	{d8}
   48cc2:	vmov	s16, r0
   48cc6:	ldr	r0, [pc, #372]	; (48e3c <error@@Base+0x19938>)
   48cc8:	sub.w	sp, sp, #548	; 0x224
   48ccc:	add	r0, pc
   48cce:	add.w	fp, sp, #276	; 0x114
   48cd2:	str	r1, [sp, #4]
   48cd4:	add.w	r8, sp, #272	; 0x110
   48cd8:	ldr	r1, [pc, #356]	; (48e40 <error@@Base+0x1993c>)
   48cda:	add	r4, sp, #536	; 0x218
   48cdc:	mov	sl, fp
   48cde:	mov	r3, r8
   48ce0:	ldr	r1, [r0, r1]
   48ce2:	ldr	r1, [r1, #0]
   48ce4:	str	r1, [sp, #540]	; 0x21c
   48ce6:	mov.w	r1, #0
   48cea:	str.w	r2, [r3, #4]!
   48cee:	cmp	r3, r4
   48cf0:	bne.n	48cea <error@@Base+0x197e6>
   48cf2:	add	r6, sp, #140	; 0x8c
   48cf4:	add	r7, sp, #144	; 0x90
   48cf6:	movs	r2, #0
   48cf8:	mov	r3, r6
   48cfa:	str.w	r2, [r3, #4]!
   48cfe:	cmp	r3, r8
   48d00:	bne.n	48cfa <error@@Base+0x197f6>
   48d02:	ldr	r5, [pc, #320]	; (48e44 <error@@Base+0x19940>)
   48d04:	mov.w	lr, #33	; 0x21
   48d08:	ldr	r3, [sp, #4]
   48d0a:	movs	r0, #0
   48d0c:	add	r5, pc
   48d0e:	add.w	r9, r3, #124	; 0x7c
   48d12:	adds	r5, #128	; 0x80
   48d14:	mov	r4, r0
   48d16:	mov	ip, sl
   48d18:	cmp	r4, #30
   48d1a:	ble.n	48d2e <error@@Base+0x1982a>
   48d1c:	ldr.w	r2, [ip]
   48d20:	ldr	r3, [r5, #0]
   48d22:	ldr.w	r1, [r9, r4, lsl #2]
   48d26:	mla	r3, r1, r3, r2
   48d2a:	str.w	r3, [ip]
   48d2e:	adds	r4, #1
   48d30:	add.w	ip, ip, #4
   48d34:	cmp	r4, lr
   48d36:	bne.n	48d18 <error@@Base+0x19814>
   48d38:	movs	r1, #1
   48d3a:	adds	r5, #4
   48d3c:	bl	54314 <mkdtemp@@Base+0x2338>
   48d40:	sub.w	r9, r9, #4
   48d44:	add.w	sl, sl, #4
   48d48:	add.w	lr, r4, #1
   48d4c:	cmp	r0, #33	; 0x21
   48d4e:	bne.n	48d14 <error@@Base+0x19810>
   48d50:	ldr.w	r0, [fp, #124]	; 0x7c
   48d54:	ldr	r3, [sp, #4]
   48d56:	ldr.w	r1, [fp, #128]	; 0x80
   48d5a:	subs	r2, r3, #4
   48d5c:	add	r3, sp, #12
   48d5e:	add.w	r1, r1, r0, lsr #8
   48d62:	ldr.w	r0, [fp, #132]	; 0x84
   48d66:	str.w	r1, [fp, #128]	; 0x80
   48d6a:	add.w	r1, r0, r1, lsr #8
   48d6e:	str.w	r1, [fp, #132]	; 0x84
   48d72:	ldr.w	r1, [r2, #4]!
   48d76:	str.w	r1, [r3], #4
   48d7a:	cmp	r3, r7
   48d7c:	bne.n	48d72 <error@@Base+0x1986e>
   48d7e:	ldr.w	r9, [pc, #200]	; 48e48 <error@@Base+0x19944>
   48d82:	add	r5, sp, #408	; 0x198
   48d84:	mov	sl, r7
   48d86:	mov.w	lr, #33	; 0x21
   48d8a:	add	r9, pc
   48d8c:	movs	r0, #0
   48d8e:	mov	r4, r0
   48d90:	mov	ip, sl
   48d92:	cmp	r4, #32
   48d94:	bgt.n	48daa <error@@Base+0x198a6>
   48d96:	ldr.w	r2, [ip]
   48d9a:	ldr.w	r3, [r9]
   48d9e:	ldr.w	r1, [r5, r4, lsl #2]
   48da2:	mla	r3, r1, r3, r2
   48da6:	str.w	r3, [ip]
   48daa:	adds	r4, #1
   48dac:	add.w	ip, ip, #4
   48db0:	cmp	r4, lr
   48db2:	bne.n	48d92 <error@@Base+0x1988e>
   48db4:	movs	r1, #1
   48db6:	add.w	r9, r9, #4
   48dba:	bl	54314 <mkdtemp@@Base+0x2338>
   48dbe:	subs	r5, #4
   48dc0:	add.w	sl, sl, #4
   48dc4:	add.w	lr, r4, #1
   48dc8:	cmp	r0, #32
   48dca:	bne.n	48d8e <error@@Base+0x1988a>
   48dcc:	mov	r3, r7
   48dce:	ldr	r1, [r3, #0]
   48dd0:	ldr.w	r2, [r3, #4]!
   48dd4:	add.w	r2, r2, r1, lsr #8
   48dd8:	cmp	r3, r8
   48dda:	ldrb.w	r1, [r3, #-4]
   48dde:	strd	r1, r2, [r3, #-4]
   48de2:	bne.n	48dce <error@@Base+0x198ca>
   48de4:	vmov	r3, s16
   48de8:	adds	r7, #124	; 0x7c
   48dea:	add	r0, sp, #8
   48dec:	subs	r1, r3, #4
   48dee:	movs	r3, #0
   48df0:	ldr.w	r2, [r0, #4]!
   48df4:	ldr.w	r4, [r6, #4]!
   48df8:	subs	r2, r2, r3
   48dfa:	subs	r2, r2, r4
   48dfc:	cmp	r7, r6
   48dfe:	mov.w	r3, r2, lsr #31
   48e02:	add.w	r2, r2, r3, lsl #8
   48e06:	str.w	r2, [r1, #4]!
   48e0a:	bne.n	48df0 <error@@Base+0x198ec>
   48e0c:	vmov	r0, s16
   48e10:	bl	48c30 <error@@Base+0x1972c>
   48e14:	ldr	r2, [pc, #52]	; (48e4c <error@@Base+0x19948>)
   48e16:	ldr	r3, [pc, #40]	; (48e40 <error@@Base+0x1993c>)
   48e18:	add	r2, pc
   48e1a:	ldr	r3, [r2, r3]
   48e1c:	ldr	r2, [r3, #0]
   48e1e:	ldr	r3, [sp, #540]	; 0x21c
   48e20:	eors	r2, r3
   48e22:	bne.n	48e36 <error@@Base+0x19932>
   48e24:	vmov	r0, s16
   48e28:	add.w	sp, sp, #548	; 0x224
   48e2c:	vpop	{d8}
   48e30:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48e34:	b.n	48c30 <error@@Base+0x1972c>
   48e36:	blx	620c <__stack_chk_fail@plt>
   48e3a:	nop
   48e3c:	ldmia	r3!, {r2, r4, r5, r7}
   48e3e:	movs	r4, r0
   48e40:	lsls	r4, r3, #25
   48e42:	movs	r0, r0
   48e44:			; <UNDEFINED> instruction: 0xe8080001
   48e48:	b.n	48d60 <error@@Base+0x1985c>
   48e4a:	movs	r1, r0
   48e4c:	ldmia	r2!, {r3, r5, r6}
   48e4e:	movs	r4, r0
   48e50:	ldr.w	ip, [pc, #88]	; 48eac <error@@Base+0x199a8>
   48e54:	subs	r1, #1
   48e56:	ldr	r2, [pc, #88]	; (48eb0 <error@@Base+0x199ac>)
   48e58:	add	ip, pc
   48e5a:	push	{r4, r5, lr}
   48e5c:	sub	sp, #268	; 0x10c
   48e5e:	ldr.w	r2, [ip, r2]
   48e62:	add	r5, sp, #4
   48e64:	add	r4, sp, #132	; 0x84
   48e66:	ldr	r2, [r2, #0]
   48e68:	str	r2, [sp, #260]	; 0x104
   48e6a:	mov.w	r2, #0
   48e6e:	mov	r3, r5
   48e70:	ldrb.w	r2, [r1, #1]!
   48e74:	str.w	r2, [r3], #4
   48e78:	cmp	r3, r4
   48e7a:	bne.n	48e70 <error@@Base+0x1996c>
   48e7c:	add	r3, sp, #128	; 0x80
   48e7e:	add.w	r1, r5, #252	; 0xfc
   48e82:	movs	r2, #0
   48e84:	str.w	r2, [r3, #4]!
   48e88:	cmp	r3, r1
   48e8a:	bne.n	48e84 <error@@Base+0x19980>
   48e8c:	mov	r1, r5
   48e8e:	bl	48cb8 <error@@Base+0x197b4>
   48e92:	ldr	r2, [pc, #32]	; (48eb4 <error@@Base+0x199b0>)
   48e94:	ldr	r3, [pc, #24]	; (48eb0 <error@@Base+0x199ac>)
   48e96:	add	r2, pc
   48e98:	ldr	r3, [r2, r3]
   48e9a:	ldr	r2, [r3, #0]
   48e9c:	ldr	r3, [sp, #260]	; 0x104
   48e9e:	eors	r2, r3
   48ea0:	bne.n	48ea6 <error@@Base+0x199a2>
   48ea2:	add	sp, #268	; 0x10c
   48ea4:	pop	{r4, r5, pc}
   48ea6:	blx	620c <__stack_chk_fail@plt>
   48eaa:	nop
   48eac:	ldmia	r2!, {r3, r5}
   48eae:	movs	r4, r0
   48eb0:	lsls	r4, r3, #25
   48eb2:	movs	r0, r0
   48eb4:	ldmia	r1, {r1, r3, r5, r6, r7}
   48eb6:	movs	r4, r0
   48eb8:	subs	r3, r1, #1
   48eba:	subs	r0, #4
   48ebc:	adds	r1, #15
   48ebe:	ldrb.w	r2, [r3, #1]!
   48ec2:	cmp	r3, r1
   48ec4:	str.w	r2, [r0, #4]!
   48ec8:	bne.n	48ebe <error@@Base+0x199ba>
   48eca:	bx	lr
   48ecc:	ldr.w	ip, [pc, #72]	; 48f18 <error@@Base+0x19a14>
   48ed0:	subs	r1, #1
   48ed2:	ldr	r2, [pc, #72]	; (48f1c <error@@Base+0x19a18>)
   48ed4:	add	ip, pc
   48ed6:	push	{r4, r5, lr}
   48ed8:	sub	sp, #268	; 0x10c
   48eda:	ldr.w	r2, [ip, r2]
   48ede:	add	r5, sp, #4
   48ee0:	add	r4, sp, #260	; 0x104
   48ee2:	ldr	r2, [r2, #0]
   48ee4:	str	r2, [sp, #260]	; 0x104
   48ee6:	mov.w	r2, #0
   48eea:	mov	r3, r5
   48eec:	ldrb.w	r2, [r1, #1]!
   48ef0:	str.w	r2, [r3], #4
   48ef4:	cmp	r3, r4
   48ef6:	bne.n	48eec <error@@Base+0x199e8>
   48ef8:	mov	r1, r5
   48efa:	bl	48cb8 <error@@Base+0x197b4>
   48efe:	ldr	r2, [pc, #32]	; (48f20 <error@@Base+0x19a1c>)
   48f00:	ldr	r3, [pc, #24]	; (48f1c <error@@Base+0x19a18>)
   48f02:	add	r2, pc
   48f04:	ldr	r3, [r2, r3]
   48f06:	ldr	r2, [r3, #0]
   48f08:	ldr	r3, [sp, #260]	; 0x104
   48f0a:	eors	r2, r3
   48f0c:	bne.n	48f12 <error@@Base+0x19a0e>
   48f0e:	add	sp, #268	; 0x10c
   48f10:	pop	{r4, r5, pc}
   48f12:	blx	620c <__stack_chk_fail@plt>
   48f16:	nop
   48f18:	ldmia	r1!, {r2, r3, r5, r7}
   48f1a:	movs	r4, r0
   48f1c:	lsls	r4, r3, #25
   48f1e:	movs	r0, r0
   48f20:	ldmia	r1, {r1, r2, r3, r4, r5, r6}
   48f22:	movs	r4, r0
   48f24:	push	{r4}
   48f26:	subs	r2, r0, #4
   48f28:	subs	r3, r1, #4
   48f2a:	add.w	r4, r1, #60	; 0x3c
   48f2e:	ldr.w	r1, [r3, #4]!
   48f32:	cmp	r3, r4
   48f34:	str.w	r1, [r2, #4]!
   48f38:	bne.n	48f2e <error@@Base+0x19a2a>
   48f3a:	add.w	r3, r0, #60	; 0x3c
   48f3e:	add.w	r2, r0, #124	; 0x7c
   48f42:	movs	r1, #0
   48f44:	str.w	r1, [r3, #4]!
   48f48:	cmp	r3, r2
   48f4a:	bne.n	48f44 <error@@Base+0x19a40>
   48f4c:	ldr.w	r4, [sp], #4
   48f50:	bx	lr
   48f52:	nop
   48f54:	subs	r3, r1, #4
   48f56:	subs	r0, #1
   48f58:	adds	r1, #124	; 0x7c
   48f5a:	ldr.w	r2, [r3, #4]!
   48f5e:	cmp	r3, r1
   48f60:	strb.w	r2, [r0, #1]!
   48f64:	bne.n	48f5a <error@@Base+0x19a56>
   48f66:	bx	lr
   48f68:	subs	r3, r0, #4
   48f6a:	adds	r0, #124	; 0x7c
   48f6c:	b.n	48f72 <error@@Base+0x19a6e>
   48f6e:	cmp	r3, r0
   48f70:	beq.n	48f7e <error@@Base+0x19a7a>
   48f72:	ldr.w	r2, [r3, #4]!
   48f76:	cmp	r2, #0
   48f78:	beq.n	48f6e <error@@Base+0x19a6a>
   48f7a:	movs	r0, #0
   48f7c:	bx	lr
   48f7e:	movs	r0, #1
   48f80:	bx	lr
   48f82:	nop
   48f84:	add.w	r3, r0, #128	; 0x80
   48f88:	adds	r0, #64	; 0x40
   48f8a:	ldr.w	r2, [r3, #-4]!
   48f8e:	cbnz	r2, 48f98 <error@@Base+0x19a94>
   48f90:	cmp	r3, r0
   48f92:	bne.n	48f8a <error@@Base+0x19a86>
   48f94:	movs	r0, #1
   48f96:	bx	lr
   48f98:	movs	r0, #0
   48f9a:	bx	lr
   48f9c:	adds	r1, #128	; 0x80
   48f9e:	add.w	r3, r0, #128	; 0x80
   48fa2:	push	{r4}
   48fa4:	b.n	48fac <error@@Base+0x19aa8>
   48fa6:	bhi.n	48fc0 <error@@Base+0x19abc>
   48fa8:	cmp	r3, r0
   48faa:	beq.n	48fc0 <error@@Base+0x19abc>
   48fac:	ldr.w	r4, [r3, #-4]!
   48fb0:	ldr.w	r2, [r1, #-4]!
   48fb4:	cmp	r4, r2
   48fb6:	bcs.n	48fa6 <error@@Base+0x19aa2>
   48fb8:	movs	r0, #1
   48fba:	ldr.w	r4, [sp], #4
   48fbe:	bx	lr
   48fc0:	movs	r0, #0
   48fc2:	ldr.w	r4, [sp], #4
   48fc6:	bx	lr
   48fc8:	push	{r4, r5, r6}
   48fca:	subs	r2, #4
   48fcc:	subs	r4, r1, #4
   48fce:	add.w	r6, r1, #124	; 0x7c
   48fd2:	subs	r1, r0, #4
   48fd4:	ldr.w	r3, [r4, #4]!
   48fd8:	ldr.w	r5, [r2, #4]!
   48fdc:	cmp	r4, r6
   48fde:	add	r3, r5
   48fe0:	str.w	r3, [r1, #4]!
   48fe4:	bne.n	48fd4 <error@@Base+0x19ad0>
   48fe6:	add.w	r4, r0, #124	; 0x7c
   48fea:	mov	r3, r0
   48fec:	ldr	r1, [r3, #0]
   48fee:	ldr.w	r2, [r3, #4]!
   48ff2:	add.w	r2, r2, r1, lsr #8
   48ff6:	cmp	r3, r4
   48ff8:	ldrb.w	r1, [r3, #-4]
   48ffc:	strd	r1, r2, [r3, #-4]
   49000:	bne.n	48fec <error@@Base+0x19ae8>
   49002:	pop	{r4, r5, r6}
   49004:	b.n	48c30 <error@@Base+0x1972c>
   49006:	nop
   49008:	subs	r0, #4
   4900a:	subs	r2, #4
   4900c:	push	{r4, r5, r6}
   4900e:	subs	r4, r1, #4
   49010:	add.w	r6, r1, #124	; 0x7c
   49014:	movs	r1, #0
   49016:	ldr.w	r3, [r4, #4]!
   4901a:	ldr.w	r5, [r2, #4]!
   4901e:	subs	r3, r3, r1
   49020:	cmp	r4, r6
   49022:	sub.w	r3, r3, r5
   49026:	ubfx	r1, r3, #8, #1
   4902a:	uxtb	r3, r3
   4902c:	str.w	r3, [r0, #4]!
   49030:	bne.n	49016 <error@@Base+0x19b12>
   49032:	pop	{r4, r5, r6}
   49034:	bx	lr
   49036:	nop
   49038:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4903c:	sub	sp, #268	; 0x10c
   4903e:	ldr	r6, [pc, #136]	; (490c8 <error@@Base+0x19bc4>)
   49040:	add.w	ip, sp, #4
   49044:	ldr	r5, [pc, #132]	; (490cc <error@@Base+0x19bc8>)
   49046:	add.w	lr, sp, #256	; 0x100
   4904a:	add	r6, pc
   4904c:	mov	r3, sp
   4904e:	mov	r7, ip
   49050:	movs	r4, #0
   49052:	ldr	r5, [r6, r5]
   49054:	ldr	r5, [r5, #0]
   49056:	str	r5, [sp, #260]	; 0x104
   49058:	mov.w	r5, #0
   4905c:	str.w	r4, [r3, #4]!
   49060:	cmp	r3, lr
   49062:	bne.n	4905c <error@@Base+0x19b58>
   49064:	sub.w	r8, r1, #4
   49068:	sub.w	r9, r2, #4
   4906c:	add.w	r5, ip, #124	; 0x7c
   49070:	ldr.w	r6, [r8, #4]!
   49074:	sub.w	r3, r5, #128	; 0x80
   49078:	mov	r1, r9
   4907a:	ldr.w	r4, [r3, #4]!
   4907e:	ldr.w	r2, [r1, #4]!
   49082:	cmp	r3, r5
   49084:	mla	r2, r2, r6, r4
   49088:	str	r2, [r3, #0]
   4908a:	bne.n	4907a <error@@Base+0x19b76>
   4908c:	adds	r5, #4
   4908e:	cmp	r5, lr
   49090:	bne.n	49070 <error@@Base+0x19b6c>
   49092:	ldr	r2, [r7, #0]
   49094:	ldr.w	r3, [r7, #4]!
   49098:	add.w	r3, r3, r2, lsr #8
   4909c:	cmp	r7, lr
   4909e:	ldrb.w	r2, [r7, #-4]
   490a2:	strd	r2, r3, [r7, #-4]
   490a6:	bne.n	49092 <error@@Base+0x19b8e>
   490a8:	mov	r1, ip
   490aa:	bl	48cb8 <error@@Base+0x197b4>
   490ae:	ldr	r2, [pc, #32]	; (490d0 <error@@Base+0x19bcc>)
   490b0:	ldr	r3, [pc, #24]	; (490cc <error@@Base+0x19bc8>)
   490b2:	add	r2, pc
   490b4:	ldr	r3, [r2, r3]
   490b6:	ldr	r2, [r3, #0]
   490b8:	ldr	r3, [sp, #260]	; 0x104
   490ba:	eors	r2, r3
   490bc:	bne.n	490c4 <error@@Base+0x19bc0>
   490be:	add	sp, #268	; 0x10c
   490c0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   490c4:	blx	620c <__stack_chk_fail@plt>
   490c8:	ldmia	r0!, {r1, r2, r4, r5}
   490ca:	movs	r4, r0
   490cc:	lsls	r4, r3, #25
   490ce:	movs	r0, r0
   490d0:	stmia	r7!, {r1, r2, r3, r6, r7}
   490d2:	movs	r4, r0
   490d4:	ldr.w	ip, [pc, #88]	; 49130 <error@@Base+0x19c2c>
   490d8:	push	{r4, r5, r6, lr}
   490da:	add	ip, pc
   490dc:	ldr	r5, [pc, #84]	; (49134 <error@@Base+0x19c30>)
   490de:	sub	sp, #136	; 0x88
   490e0:	mov	r6, r2
   490e2:	add	r2, sp, #4
   490e4:	subs	r3, r6, #4
   490e6:	adds	r6, #60	; 0x3c
   490e8:	ldr.w	r5, [ip, r5]
   490ec:	mov	r4, r2
   490ee:	ldr	r5, [r5, #0]
   490f0:	str	r5, [sp, #132]	; 0x84
   490f2:	mov.w	r5, #0
   490f6:	ldr.w	r5, [r3, #4]!
   490fa:	cmp	r3, r6
   490fc:	str.w	r5, [r4], #4
   49100:	bne.n	490f6 <error@@Base+0x19bf2>
   49102:	add	r3, sp, #64	; 0x40
   49104:	add.w	r5, r2, #124	; 0x7c
   49108:	movs	r4, #0
   4910a:	str.w	r4, [r3, #4]!
   4910e:	cmp	r3, r5
   49110:	bne.n	4910a <error@@Base+0x19c06>
   49112:	bl	49038 <error@@Base+0x19b34>
   49116:	ldr	r2, [pc, #32]	; (49138 <error@@Base+0x19c34>)
   49118:	ldr	r3, [pc, #24]	; (49134 <error@@Base+0x19c30>)
   4911a:	add	r2, pc
   4911c:	ldr	r3, [r2, r3]
   4911e:	ldr	r2, [r3, #0]
   49120:	ldr	r3, [sp, #132]	; 0x84
   49122:	eors	r2, r3
   49124:	bne.n	4912a <error@@Base+0x19c26>
   49126:	add	sp, #136	; 0x88
   49128:	pop	{r4, r5, r6, pc}
   4912a:	blx	620c <__stack_chk_fail@plt>
   4912e:	nop
   49130:	stmia	r7!, {r1, r2, r5, r7}
   49132:	movs	r4, r0
   49134:	lsls	r4, r3, #25
   49136:	movs	r0, r0
   49138:	stmia	r7!, {r1, r2, r5, r6}
   4913a:	movs	r4, r0
   4913c:	push	{r4, r5, r6, r7}
   4913e:	add.w	r7, r1, #120	; 0x78
   49142:	mov	r3, r1
   49144:	mov	r2, r0
   49146:	mov	r4, r0
   49148:	ldr	r5, [r3, #0]
   4914a:	adds	r3, #12
   4914c:	adds	r4, #8
   4914e:	and.w	r5, r5, #7
   49152:	strb.w	r5, [r4, #-8]
   49156:	ldr.w	r5, [r3, #-12]
   4915a:	ubfx	r5, r5, #3, #3
   4915e:	strb.w	r5, [r4, #-7]
   49162:	ldr.w	r5, [r3, #-12]
   49166:	ubfx	r5, r5, #6, #3
   4916a:	strb.w	r5, [r4, #-6]
   4916e:	ldr.w	r6, [r3, #-8]
   49172:	lsls	r6, r6, #2
   49174:	and.w	r6, r6, #7
   49178:	eors	r5, r6
   4917a:	strb.w	r5, [r4, #-6]
   4917e:	ldr.w	r5, [r3, #-8]
   49182:	ubfx	r5, r5, #1, #3
   49186:	strb.w	r5, [r4, #-5]
   4918a:	ldr.w	r5, [r3, #-8]
   4918e:	ubfx	r5, r5, #4, #3
   49192:	strb.w	r5, [r4, #-4]
   49196:	ldr.w	r5, [r3, #-8]
   4919a:	ubfx	r5, r5, #7, #3
   4919e:	strb.w	r5, [r4, #-3]
   491a2:	ldr.w	r6, [r3, #-4]
   491a6:	lsls	r6, r6, #1
   491a8:	and.w	r6, r6, #7
   491ac:	eors	r5, r6
   491ae:	strb.w	r5, [r4, #-3]
   491b2:	ldr.w	r5, [r3, #-4]
   491b6:	ubfx	r5, r5, #2, #3
   491ba:	strb.w	r5, [r4, #-2]
   491be:	ldr.w	r5, [r3, #-4]
   491c2:	cmp	r3, r7
   491c4:	ubfx	r5, r5, #5, #3
   491c8:	strb.w	r5, [r4, #-1]
   491cc:	bne.n	49148 <error@@Base+0x19c44>
   491ce:	ldr	r3, [r1, #120]	; 0x78
   491d0:	mov	r6, r0
   491d2:	movs	r5, #0
   491d4:	and.w	r3, r3, #7
   491d8:	strb.w	r3, [r0, #80]	; 0x50
   491dc:	ldr	r3, [r1, #120]	; 0x78
   491de:	ubfx	r3, r3, #3, #3
   491e2:	strb.w	r3, [r0, #81]	; 0x51
   491e6:	ldr	r3, [r1, #120]	; 0x78
   491e8:	ubfx	r3, r3, #6, #3
   491ec:	strb.w	r3, [r0, #82]	; 0x52
   491f0:	ldr	r4, [r1, #124]	; 0x7c
   491f2:	lsls	r4, r4, #2
   491f4:	and.w	r4, r4, #7
   491f8:	eors	r3, r4
   491fa:	strb.w	r3, [r0, #82]	; 0x52
   491fe:	ldr	r3, [r1, #124]	; 0x7c
   49200:	ubfx	r3, r3, #1, #3
   49204:	strb.w	r3, [r0, #83]	; 0x53
   49208:	ldr	r3, [r1, #124]	; 0x7c
   4920a:	ubfx	r3, r3, #4, #3
   4920e:	strb.w	r3, [r6, #84]!
   49212:	ldrsb.w	r3, [r2]
   49216:	ldrb.w	r1, [r2, #1]!
   4921a:	add	r3, r5
   4921c:	ubfx	r5, r3, #2, #1
   49220:	cmp	r6, r2
   49222:	and.w	r4, r3, #7
   49226:	sbfx	r3, r3, #3, #5
   4922a:	sub.w	r4, r4, r5, lsl #3
   4922e:	add	r3, r1
   49230:	strb.w	r4, [r2, #-1]
   49234:	strb	r3, [r2, #0]
   49236:	bne.n	49212 <error@@Base+0x19d0e>
   49238:	ldrb.w	r3, [r0, #84]	; 0x54
   4923c:	add	r5, r3
   4923e:	strb.w	r5, [r0, #84]	; 0x54
   49242:	pop	{r4, r5, r6, r7}
   49244:	bx	lr
   49246:	nop
   49248:	push	{r4, r5, r6, r7}
   4924a:	add.w	r6, r1, #120	; 0x78
   4924e:	mov	r3, r1
   49250:	mov	r2, r0
   49252:	mov	r4, r0
   49254:	ldr	r5, [r3, #0]
   49256:	adds	r3, #20
   49258:	adds	r4, #8
   4925a:	and.w	r5, r5, #31
   4925e:	strb.w	r5, [r4, #-8]
   49262:	ldr.w	r5, [r3, #-20]
   49266:	ubfx	r5, r5, #5, #5
   4926a:	strb.w	r5, [r4, #-7]
   4926e:	ldr.w	r7, [r3, #-16]
   49272:	lsls	r7, r7, #3
   49274:	and.w	r7, r7, #31
   49278:	eors	r5, r7
   4927a:	strb.w	r5, [r4, #-7]
   4927e:	ldr.w	r5, [r3, #-16]
   49282:	ubfx	r5, r5, #2, #5
   49286:	strb.w	r5, [r4, #-6]
   4928a:	ldr.w	r5, [r3, #-16]
   4928e:	ubfx	r5, r5, #7, #5
   49292:	strb.w	r5, [r4, #-5]
   49296:	ldr.w	r7, [r3, #-12]
   4929a:	lsls	r7, r7, #1
   4929c:	and.w	r7, r7, #31
   492a0:	eors	r5, r7
   492a2:	strb.w	r5, [r4, #-5]
   492a6:	ldr.w	r5, [r3, #-12]
   492aa:	ubfx	r5, r5, #4, #5
   492ae:	strb.w	r5, [r4, #-4]
   492b2:	ldr.w	r7, [r3, #-8]
   492b6:	lsls	r7, r7, #4
   492b8:	and.w	r7, r7, #31
   492bc:	eors	r5, r7
   492be:	strb.w	r5, [r4, #-4]
   492c2:	ldr.w	r5, [r3, #-8]
   492c6:	ubfx	r5, r5, #1, #5
   492ca:	strb.w	r5, [r4, #-3]
   492ce:	ldr.w	r5, [r3, #-8]
   492d2:	ubfx	r5, r5, #6, #5
   492d6:	strb.w	r5, [r4, #-2]
   492da:	ldr.w	r7, [r3, #-4]
   492de:	lsls	r7, r7, #2
   492e0:	and.w	r7, r7, #31
   492e4:	eors	r5, r7
   492e6:	strb.w	r5, [r4, #-2]
   492ea:	ldr.w	r5, [r3, #-4]
   492ee:	cmp	r3, r6
   492f0:	ubfx	r5, r5, #3, #5
   492f4:	strb.w	r5, [r4, #-1]
   492f8:	bne.n	49254 <error@@Base+0x19d50>
   492fa:	ldr	r3, [r1, #120]	; 0x78
   492fc:	mov	r6, r0
   492fe:	movs	r5, #0
   49300:	and.w	r3, r3, #31
   49304:	strb.w	r3, [r0, #48]	; 0x30
   49308:	ldr	r3, [r1, #120]	; 0x78
   4930a:	ubfx	r3, r3, #5, #5
   4930e:	strb.w	r3, [r0, #49]	; 0x31
   49312:	ldr	r4, [r1, #124]	; 0x7c
   49314:	lsls	r4, r4, #3
   49316:	and.w	r4, r4, #31
   4931a:	eors	r3, r4
   4931c:	strb.w	r3, [r0, #49]	; 0x31
   49320:	ldr	r3, [r1, #124]	; 0x7c
   49322:	ubfx	r3, r3, #2, #5
   49326:	strb.w	r3, [r6, #50]!
   4932a:	ldrsb.w	r3, [r2]
   4932e:	ldrb.w	r1, [r2, #1]!
   49332:	add	r3, r5
   49334:	ubfx	r5, r3, #4, #1
   49338:	cmp	r6, r2
   4933a:	and.w	r4, r3, #31
   4933e:	sbfx	r3, r3, #5, #3
   49342:	sub.w	r4, r4, r5, lsl #5
   49346:	add	r3, r1
   49348:	strb.w	r4, [r2, #-1]
   4934c:	strb	r3, [r2, #0]
   4934e:	bne.n	4932a <error@@Base+0x19e26>
   49350:	ldrb.w	r3, [r0, #50]	; 0x32
   49354:	add	r5, r3
   49356:	strb.w	r5, [r0, #50]	; 0x32
   4935a:	pop	{r4, r5, r6, r7}
   4935c:	bx	lr
   4935e:	nop
   49360:	push	{r4, r5, r6, r7}
   49362:	add.w	ip, r1, #120	; 0x78
   49366:	subs	r5, r1, #4
   49368:	subs	r6, r2, #4
   4936a:	mov	r4, r0
   4936c:	ldr.w	r3, [r6, #4]!
   49370:	adds	r4, #4
   49372:	ldr.w	r7, [r5, #4]!
   49376:	lsls	r3, r3, #2
   49378:	and.w	r7, r7, #3
   4937c:	and.w	r3, r3, #12
   49380:	cmp	r5, ip
   49382:	orr.w	r3, r3, r7
   49386:	strb.w	r3, [r4, #-4]
   4938a:	ldr	r3, [r6, #0]
   4938c:	ldr	r7, [r5, #0]
   4938e:	and.w	r3, r3, #12
   49392:	ubfx	r7, r7, #2, #2
   49396:	orr.w	r3, r3, r7
   4939a:	strb.w	r3, [r4, #-3]
   4939e:	ldr	r3, [r6, #0]
   493a0:	ldr	r7, [r5, #0]
   493a2:	mov.w	r3, r3, lsr #2
   493a6:	ubfx	r7, r7, #4, #2
   493aa:	and.w	r3, r3, #12
   493ae:	orr.w	r7, r7, r3
   493b2:	strb.w	r7, [r4, #-2]
   493b6:	ldr	r3, [r6, #0]
   493b8:	ldr	r7, [r5, #0]
   493ba:	mov.w	r3, r3, lsr #4
   493be:	ubfx	r7, r7, #6, #2
   493c2:	and.w	r3, r3, #12
   493c6:	orr.w	r3, r3, r7
   493ca:	strb.w	r3, [r4, #-1]
   493ce:	bne.n	4936c <error@@Base+0x19e68>
   493d0:	ldr	r3, [r2, #124]	; 0x7c
   493d2:	ldr	r4, [r1, #124]	; 0x7c
   493d4:	lsls	r3, r3, #2
   493d6:	and.w	r4, r4, #3
   493da:	and.w	r3, r3, #12
   493de:	orrs	r3, r4
   493e0:	strb.w	r3, [r0, #124]	; 0x7c
   493e4:	ldr	r3, [r2, #124]	; 0x7c
   493e6:	ldr	r4, [r1, #124]	; 0x7c
   493e8:	and.w	r3, r3, #12
   493ec:	ubfx	r4, r4, #2, #2
   493f0:	orrs	r3, r4
   493f2:	strb.w	r3, [r0, #125]	; 0x7d
   493f6:	ldr	r3, [r2, #124]	; 0x7c
   493f8:	ldr	r2, [r1, #124]	; 0x7c
   493fa:	pop	{r4, r5, r6, r7}
   493fc:	lsrs	r3, r3, #2
   493fe:	ubfx	r2, r2, #4, #2
   49402:	and.w	r3, r3, #12
   49406:	orrs	r3, r2
   49408:	strb.w	r3, [r0, #126]	; 0x7e
   4940c:	bx	lr
   4940e:	nop
   49410:	push	{r3, r4, r5, r6, r7, lr}
   49412:	add.w	r7, r1, #384	; 0x180
   49416:	add.w	r6, r1, #128	; 0x80
   4941a:	mov	r5, r0
   4941c:	mov	r2, r7
   4941e:	mov	r4, r1
   49420:	bl	4a280 <error@@Base+0x1ad7c>
   49424:	add.w	r1, r4, #256	; 0x100
   49428:	add.w	r0, r5, #128	; 0x80
   4942c:	mov	r2, r6
   4942e:	bl	4a280 <error@@Base+0x1ad7c>
   49432:	add.w	r0, r5, #256	; 0x100
   49436:	mov	r2, r7
   49438:	mov	r1, r6
   4943a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   4943e:	b.w	4a280 <error@@Base+0x1ad7c>
   49442:	nop
   49444:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   49448:	sub.w	sp, sp, #648	; 0x288
   4944c:	ldr	r7, [pc, #220]	; (4952c <error@@Base+0x1a028>)
   4944e:	add	r6, sp, #4
   49450:	ldr	r3, [pc, #220]	; (49530 <error@@Base+0x1a02c>)
   49452:	add.w	r5, r1, #128	; 0x80
   49456:	add	r7, pc
   49458:	mov	r4, r1
   4945a:	add.w	sl, r2, #128	; 0x80
   4945e:	mov	r8, r2
   49460:	ldr	r3, [r7, r3]
   49462:	add	r7, sp, #516	; 0x204
   49464:	mov	r9, r0
   49466:	mov	r1, r5
   49468:	mov	r2, r4
   4946a:	mov	r0, r6
   4946c:	ldr	r3, [r3, #0]
   4946e:	str	r3, [sp, #644]	; 0x284
   49470:	mov.w	r3, #0
   49474:	bl	4a190 <error@@Base+0x1ac8c>
   49478:	mov	r0, r7
   4947a:	mov	r1, sl
   4947c:	mov	r2, r8
   4947e:	bl	4a190 <error@@Base+0x1ac8c>
   49482:	mov	r2, r7
   49484:	mov	r1, r6
   49486:	mov	r0, r6
   49488:	bl	4a280 <error@@Base+0x1ad7c>
   4948c:	mov	r2, r5
   4948e:	add	r5, sp, #132	; 0x84
   49490:	mov	r1, r4
   49492:	mov	r0, r5
   49494:	bl	4a16c <error@@Base+0x1ac68>
   49498:	mov	r0, r7
   4949a:	mov	r2, sl
   4949c:	mov	r1, r8
   4949e:	bl	4a16c <error@@Base+0x1ac68>
   494a2:	mov	r2, r7
   494a4:	add	r7, sp, #260	; 0x104
   494a6:	mov	r1, r5
   494a8:	mov	r0, r5
   494aa:	bl	4a280 <error@@Base+0x1ad7c>
   494ae:	add.w	r1, r4, #384	; 0x180
   494b2:	add.w	r2, r8, #384	; 0x180
   494b6:	mov	r0, r7
   494b8:	bl	4a280 <error@@Base+0x1ad7c>
   494bc:	ldr	r2, [pc, #116]	; (49534 <error@@Base+0x1a030>)
   494be:	mov	r1, r7
   494c0:	mov	r0, r7
   494c2:	add	r2, pc
   494c4:	bl	4a280 <error@@Base+0x1ad7c>
   494c8:	add.w	r1, r4, #256	; 0x100
   494cc:	add	r4, sp, #388	; 0x184
   494ce:	add.w	r2, r8, #256	; 0x100
   494d2:	mov	r0, r4
   494d4:	bl	4a280 <error@@Base+0x1ad7c>
   494d8:	mov	r2, r4
   494da:	mov	r1, r4
   494dc:	mov	r0, r4
   494de:	bl	4a16c <error@@Base+0x1ac68>
   494e2:	mov	r2, r6
   494e4:	mov	r1, r5
   494e6:	mov	r0, r9
   494e8:	bl	4a190 <error@@Base+0x1ac8c>
   494ec:	add.w	r0, r9, #384	; 0x180
   494f0:	mov	r2, r7
   494f2:	mov	r1, r4
   494f4:	bl	4a190 <error@@Base+0x1ac8c>
   494f8:	add.w	r0, r9, #128	; 0x80
   494fc:	mov	r2, r7
   494fe:	mov	r1, r4
   49500:	bl	4a16c <error@@Base+0x1ac68>
   49504:	mov	r2, r6
   49506:	add.w	r0, r9, #256	; 0x100
   4950a:	mov	r1, r5
   4950c:	bl	4a16c <error@@Base+0x1ac68>
   49510:	ldr	r2, [pc, #36]	; (49538 <error@@Base+0x1a034>)
   49512:	ldr	r3, [pc, #28]	; (49530 <error@@Base+0x1a02c>)
   49514:	add	r2, pc
   49516:	ldr	r3, [r2, r3]
   49518:	ldr	r2, [r3, #0]
   4951a:	ldr	r3, [sp, #644]	; 0x284
   4951c:	eors	r2, r3
   4951e:	bne.n	49528 <error@@Base+0x1a024>
   49520:	add.w	sp, sp, #648	; 0x288
   49524:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   49528:	blx	620c <__stack_chk_fail@plt>
   4952c:	stmia	r4!, {r1, r3, r5}
   4952e:	movs	r4, r0
   49530:	lsls	r4, r3, #25
   49532:	movs	r0, r0
   49534:	b.n	497e4 <error@@Base+0x1a2e0>
   49536:	movs	r1, r0
   49538:	stmia	r3!, {r2, r3, r5, r6}
   4953a:	movs	r4, r0
   4953c:	ldr	r2, [pc, #184]	; (495f8 <error@@Base+0x1a0f4>)
   4953e:	ldr	r3, [pc, #188]	; (495fc <error@@Base+0x1a0f8>)
   49540:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49544:	add	r2, pc
   49546:	sub.w	sp, sp, #524	; 0x20c
   4954a:	add.w	fp, r1, #128	; 0x80
   4954e:	add.w	r8, sp, #4
   49552:	ldr	r3, [r2, r3]
   49554:	add	r6, sp, #132	; 0x84
   49556:	mov	r4, r0
   49558:	add	r5, sp, #260	; 0x104
   4955a:	mov	r0, r8
   4955c:	ldr	r3, [r3, #0]
   4955e:	str	r3, [sp, #516]	; 0x204
   49560:	mov.w	r3, #0
   49564:	mov	r9, r1
   49566:	bl	4a368 <error@@Base+0x1ae64>
   4956a:	mov	r1, fp
   4956c:	mov	r0, r6
   4956e:	add	r7, sp, #388	; 0x184
   49570:	bl	4a368 <error@@Base+0x1ae64>
   49574:	add.w	r1, r9, #256	; 0x100
   49578:	mov	r0, r5
   4957a:	add.w	sl, r4, #128	; 0x80
   4957e:	bl	4a368 <error@@Base+0x1ae64>
   49582:	mov	r2, r5
   49584:	mov	r1, r5
   49586:	mov	r0, r5
   49588:	bl	4a16c <error@@Base+0x1ac68>
   4958c:	mov	r1, r8
   4958e:	mov	r0, r7
   49590:	bl	4a21c <error@@Base+0x1ad18>
   49594:	mov	r2, fp
   49596:	mov	r1, r9
   49598:	mov	r0, r4
   4959a:	bl	4a16c <error@@Base+0x1ac68>
   4959e:	mov	r1, r4
   495a0:	mov	r0, r4
   495a2:	bl	4a368 <error@@Base+0x1ae64>
   495a6:	mov	r2, r8
   495a8:	mov	r1, r4
   495aa:	mov	r0, r4
   495ac:	bl	4a190 <error@@Base+0x1ac8c>
   495b0:	mov	r2, r6
   495b2:	mov	r1, r4
   495b4:	mov	r0, r4
   495b6:	bl	4a190 <error@@Base+0x1ac8c>
   495ba:	mov	r0, sl
   495bc:	mov	r2, r6
   495be:	mov	r1, r7
   495c0:	bl	4a16c <error@@Base+0x1ac68>
   495c4:	add.w	r0, r4, #384	; 0x180
   495c8:	mov	r2, r5
   495ca:	mov	r1, sl
   495cc:	bl	4a190 <error@@Base+0x1ac8c>
   495d0:	mov	r2, r6
   495d2:	add.w	r0, r4, #256	; 0x100
   495d6:	mov	r1, r7
   495d8:	bl	4a190 <error@@Base+0x1ac8c>
   495dc:	ldr	r2, [pc, #32]	; (49600 <error@@Base+0x1a0fc>)
   495de:	ldr	r3, [pc, #28]	; (495fc <error@@Base+0x1a0f8>)
   495e0:	add	r2, pc
   495e2:	ldr	r3, [r2, r3]
   495e4:	ldr	r2, [r3, #0]
   495e6:	ldr	r3, [sp, #516]	; 0x204
   495e8:	eors	r2, r3
   495ea:	bne.n	495f4 <error@@Base+0x1a0f0>
   495ec:	add.w	sp, sp, #524	; 0x20c
   495f0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   495f4:	blx	620c <__stack_chk_fail@plt>
   495f8:	stmia	r3!, {r2, r3, r4, r5}
   495fa:	movs	r4, r0
   495fc:	lsls	r4, r3, #25
   495fe:	movs	r0, r0
   49600:	stmia	r2!, {r5, r7}
   49602:	movs	r4, r0
   49604:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   49608:	adds	r3, r2, r2
   4960a:	sub	sp, #144	; 0x90
   4960c:	adds	r3, r3, r3
   4960e:	ldr	r7, [pc, #292]	; (49734 <error@@Base+0x1a230>)
   49610:	adds	r4, r3, r2
   49612:	ldrsb.w	r8, [sp, #176]	; 0xb0
   49616:	mov.w	r2, #256	; 0x100
   4961a:	ldr	r3, [pc, #284]	; (49738 <error@@Base+0x1a234>)
   4961c:	add	r7, pc
   4961e:	ldr	r6, [pc, #284]	; (4973c <error@@Base+0x1a238>)
   49620:	uxtb.w	r5, r8
   49624:	sxtb.w	r8, r8
   49628:	add	r6, pc
   4962a:	ldr	r3, [r7, r3]
   4962c:	add.w	r1, r6, r4, lsl #8
   49630:	mov	r7, r0
   49632:	ldr	r3, [r3, #0]
   49634:	str	r3, [sp, #140]	; 0x8c
   49636:	mov.w	r3, #0
   4963a:	blx	6524 <memcpy@plt+0x4>
   4963e:	eor.w	r2, r5, #1
   49642:	mvns	r3, r5
   49644:	adds.w	sl, r4, #1
   49648:	subs	r2, #1
   4964a:	uxtb	r3, r3
   4964c:	add.w	r9, r7, #128	; 0x80
   49650:	subs	r3, #1
   49652:	mov.w	sl, sl, lsl #8
   49656:	lsrs	r2, r2, #31
   49658:	add.w	r1, r6, sl
   4965c:	orr.w	r2, r2, r3, lsr #31
   49660:	mov	r0, r7
   49662:	str	r2, [sp, #4]
   49664:	bl	4a0bc <error@@Base+0x1abb8>
   49668:	add.w	r1, sl, #128	; 0x80
   4966c:	mov	r0, r9
   4966e:	ldr	r2, [sp, #4]
   49670:	add	r1, r6
   49672:	bl	4a0bc <error@@Base+0x1abb8>
   49676:	eor.w	r2, r5, #2
   4967a:	adds.w	sl, r4, #2
   4967e:	subs	r2, #1
   49680:	eor.w	r3, r5, #254	; 0xfe
   49684:	mov	r0, r7
   49686:	subs	r3, #1
   49688:	mov.w	sl, sl, lsl #8
   4968c:	lsrs	r2, r2, #31
   4968e:	add.w	r1, r6, sl
   49692:	orr.w	r2, r2, r3, lsr #31
   49696:	str	r2, [sp, #4]
   49698:	bl	4a0bc <error@@Base+0x1abb8>
   4969c:	add.w	r1, sl, #128	; 0x80
   496a0:	mov	r0, r9
   496a2:	ldr	r2, [sp, #4]
   496a4:	add	r1, r6
   496a6:	bl	4a0bc <error@@Base+0x1abb8>
   496aa:	eor.w	r2, r5, #3
   496ae:	adds.w	sl, r4, #3
   496b2:	subs	r2, #1
   496b4:	eor.w	r3, r5, #253	; 0xfd
   496b8:	mov	r0, r7
   496ba:	subs	r3, #1
   496bc:	mov.w	sl, sl, lsl #8
   496c0:	lsrs	r2, r2, #31
   496c2:	add.w	r1, r6, sl
   496c6:	orr.w	r2, r2, r3, lsr #31
   496ca:	str	r2, [sp, #4]
   496cc:	bl	4a0bc <error@@Base+0x1abb8>
   496d0:	add.w	r1, sl, #128	; 0x80
   496d4:	mov	r0, r9
   496d6:	ldr	r2, [sp, #4]
   496d8:	add	r1, r6
   496da:	bl	4a0bc <error@@Base+0x1abb8>
   496de:	adds	r4, #4
   496e0:	eor.w	r2, r5, #252	; 0xfc
   496e4:	mov	r0, r7
   496e6:	subs	r2, #1
   496e8:	lsls	r4, r4, #8
   496ea:	adds	r1, r6, r4
   496ec:	adds	r4, #128	; 0x80
   496ee:	lsrs	r2, r2, #31
   496f0:	str	r2, [sp, #4]
   496f2:	bl	4a0bc <error@@Base+0x1abb8>
   496f6:	adds	r1, r6, r4
   496f8:	add	r4, sp, #12
   496fa:	ldr	r2, [sp, #4]
   496fc:	mov	r0, r9
   496fe:	mov.w	r9, r8, asr #31
   49702:	bl	4a0bc <error@@Base+0x1abb8>
   49706:	mov	r1, r7
   49708:	mov	r0, r4
   4970a:	bl	4a21c <error@@Base+0x1ad18>
   4970e:	mov.w	r2, r9, lsr #31
   49712:	mov	r0, r7
   49714:	mov	r1, r4
   49716:	bl	4a0bc <error@@Base+0x1abb8>
   4971a:	ldr	r2, [pc, #36]	; (49740 <error@@Base+0x1a23c>)
   4971c:	ldr	r3, [pc, #24]	; (49738 <error@@Base+0x1a234>)
   4971e:	add	r2, pc
   49720:	ldr	r3, [r2, r3]
   49722:	ldr	r2, [r3, #0]
   49724:	ldr	r3, [sp, #140]	; 0x8c
   49726:	eors	r2, r3
   49728:	bne.n	49730 <error@@Base+0x1a22c>
   4972a:	add	sp, #144	; 0x90
   4972c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   49730:	blx	620c <__stack_chk_fail@plt>
   49734:	stmia	r2!, {r2, r5, r6}
   49736:	movs	r4, r0
   49738:	lsls	r4, r3, #25
   4973a:	movs	r0, r0
   4973c:	b.n	49a20 <error@@Base+0x1a51c>
   4973e:	movs	r1, r0
   49740:	stmia	r1!, {r1, r5, r6}
   49742:	movs	r4, r0
   49744:	ldr	r2, [pc, #352]	; (498a8 <error@@Base+0x1a3a4>)
   49746:	ldr	r3, [pc, #356]	; (498ac <error@@Base+0x1a3a8>)
   49748:	add	r2, pc
   4974a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4974e:	add.w	r7, r0, #256	; 0x100
   49752:	sub.w	sp, sp, #908	; 0x38c
   49756:	ldr	r3, [r2, r3]
   49758:	mov	r5, r0
   4975a:	add.w	sl, r5, #128	; 0x80
   4975e:	add.w	r8, sp, #260	; 0x104
   49762:	mov	r4, r1
   49764:	mov	r0, r7
   49766:	ldr.w	fp, [pc, #328]	; 498b0 <error@@Base+0x1a3ac>
   4976a:	ldr	r3, [r3, #0]
   4976c:	str	r3, [sp, #900]	; 0x384
   4976e:	mov.w	r3, #0
   49772:	add	r6, sp, #388	; 0x184
   49774:	bl	4a13c <error@@Base+0x1ac38>
   49778:	mov	r1, r4
   4977a:	mov	r0, sl
   4977c:	ldrb.w	r9, [r4, #31]
   49780:	add	fp, pc
   49782:	bl	49f50 <error@@Base+0x1aa4c>
   49786:	mov	r1, sl
   49788:	mov	r0, r8
   4978a:	bl	4a368 <error@@Base+0x1ae64>
   4978e:	add.w	r2, fp, #128	; 0x80
   49792:	mov	r1, r8
   49794:	mov	r0, r6
   49796:	bl	4a280 <error@@Base+0x1ad7c>
   4979a:	add	r4, sp, #516	; 0x204
   4979c:	mov	r2, r7
   4979e:	mov	r1, r8
   497a0:	mov	r0, r8
   497a2:	mov.w	r9, r9, lsr #7
   497a6:	bl	4a190 <error@@Base+0x1ac8c>
   497aa:	mov	r2, r6
   497ac:	mov	r1, r7
   497ae:	mov	r0, r6
   497b0:	add	r7, sp, #644	; 0x284
   497b2:	bl	4a16c <error@@Base+0x1ac68>
   497b6:	mov	r0, r4
   497b8:	mov	r1, r6
   497ba:	bl	4a368 <error@@Base+0x1ae64>
   497be:	mov	r1, r4
   497c0:	mov	r0, r7
   497c2:	bl	4a368 <error@@Base+0x1ae64>
   497c6:	mov	r2, r4
   497c8:	add	r4, sp, #772	; 0x304
   497ca:	mov	r1, r7
   497cc:	add	r7, sp, #132	; 0x84
   497ce:	mov	r0, r4
   497d0:	bl	4a280 <error@@Base+0x1ad7c>
   497d4:	mov	r1, r4
   497d6:	add	r4, sp, #4
   497d8:	mov	r2, r8
   497da:	mov	r0, r4
   497dc:	bl	4a280 <error@@Base+0x1ad7c>
   497e0:	mov	r2, r6
   497e2:	mov	r1, r4
   497e4:	mov	r0, r4
   497e6:	bl	4a280 <error@@Base+0x1ad7c>
   497ea:	mov	r1, r4
   497ec:	mov	r0, r4
   497ee:	bl	4a5e8 <error@@Base+0x1b0e4>
   497f2:	mov	r2, r8
   497f4:	mov	r1, r4
   497f6:	mov	r0, r4
   497f8:	bl	4a280 <error@@Base+0x1ad7c>
   497fc:	mov	r2, r6
   497fe:	mov	r1, r4
   49800:	mov	r0, r4
   49802:	bl	4a280 <error@@Base+0x1ad7c>
   49806:	mov	r2, r6
   49808:	mov	r1, r4
   4980a:	mov	r0, r4
   4980c:	bl	4a280 <error@@Base+0x1ad7c>
   49810:	mov	r2, r6
   49812:	mov	r1, r4
   49814:	mov	r0, r5
   49816:	bl	4a280 <error@@Base+0x1ad7c>
   4981a:	mov	r1, r5
   4981c:	mov	r0, r7
   4981e:	bl	4a368 <error@@Base+0x1ae64>
   49822:	mov	r1, r7
   49824:	mov	r0, r7
   49826:	mov	r2, r6
   49828:	bl	4a280 <error@@Base+0x1ad7c>
   4982c:	mov	r1, r8
   4982e:	mov	r0, r7
   49830:	bl	4a03c <error@@Base+0x1ab38>
   49834:	cbz	r0, 4988e <error@@Base+0x1a38a>
   49836:	mov	r1, r5
   49838:	mov	r0, r7
   4983a:	bl	4a368 <error@@Base+0x1ae64>
   4983e:	mov	r1, r7
   49840:	mov	r0, r7
   49842:	mov	r2, r6
   49844:	bl	4a280 <error@@Base+0x1ad7c>
   49848:	mov	r1, r8
   4984a:	mov	r0, r7
   4984c:	bl	4a03c <error@@Base+0x1ab38>
   49850:	cbz	r0, 4989c <error@@Base+0x1a398>
   49852:	mov	r0, r5
   49854:	eor.w	r9, r9, #1
   49858:	bl	4a0e8 <error@@Base+0x1abe4>
   4985c:	cmp	r0, r9
   4985e:	beq.n	49868 <error@@Base+0x1a364>
   49860:	mov	r1, r5
   49862:	mov	r0, r5
   49864:	bl	4a21c <error@@Base+0x1ad18>
   49868:	add.w	r0, r5, #384	; 0x180
   4986c:	mov	r2, sl
   4986e:	mov	r1, r5
   49870:	bl	4a280 <error@@Base+0x1ad7c>
   49874:	movs	r0, #0
   49876:	ldr	r2, [pc, #60]	; (498b4 <error@@Base+0x1a3b0>)
   49878:	ldr	r3, [pc, #48]	; (498ac <error@@Base+0x1a3a8>)
   4987a:	add	r2, pc
   4987c:	ldr	r3, [r2, r3]
   4987e:	ldr	r2, [r3, #0]
   49880:	ldr	r3, [sp, #900]	; 0x384
   49882:	eors	r2, r3
   49884:	bne.n	498a2 <error@@Base+0x1a39e>
   49886:	add.w	sp, sp, #908	; 0x38c
   4988a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4988e:	add.w	r2, fp, #256	; 0x100
   49892:	mov	r1, r5
   49894:	mov	r0, r5
   49896:	bl	4a280 <error@@Base+0x1ad7c>
   4989a:	b.n	49836 <error@@Base+0x1a332>
   4989c:	mov.w	r0, #4294967295	; 0xffffffff
   498a0:	b.n	49876 <error@@Base+0x1a372>
   498a2:	blx	620c <__stack_chk_fail@plt>
   498a6:	nop
   498a8:	stmia	r1!, {r3, r4, r5}
   498aa:	movs	r4, r0
   498ac:	lsls	r4, r3, #25
   498ae:	movs	r0, r0
   498b0:	udf	#152	; 0x98
   498b2:	movs	r1, r0
   498b4:	stmia	r0!, {r1, r2}
   498b6:	movs	r4, r0
   498b8:	push	{r4, r5, r6, lr}
   498ba:	sub	sp, #400	; 0x190
   498bc:	add	r2, sp, #268	; 0x10c
   498be:	mov	r4, r0
   498c0:	str	r2, [sp, #4]
   498c2:	add	r6, sp, #12
   498c4:	mov	r0, r2
   498c6:	ldr	r2, [pc, #96]	; (49928 <error@@Base+0x1a424>)
   498c8:	ldr	r3, [pc, #96]	; (4992c <error@@Base+0x1a428>)
   498ca:	mov	r5, r1
   498cc:	add	r2, pc
   498ce:	add.w	r1, r1, #256	; 0x100
   498d2:	ldr	r3, [r2, r3]
   498d4:	ldr	r3, [r3, #0]
   498d6:	str	r3, [sp, #396]	; 0x18c
   498d8:	mov.w	r3, #0
   498dc:	bl	4a370 <error@@Base+0x1ae6c>
   498e0:	mov	r1, r5
   498e2:	ldr	r2, [sp, #4]
   498e4:	mov	r0, r6
   498e6:	bl	4a280 <error@@Base+0x1ad7c>
   498ea:	add.w	r1, r5, #128	; 0x80
   498ee:	add	r5, sp, #140	; 0x8c
   498f0:	ldr	r2, [sp, #4]
   498f2:	mov	r0, r5
   498f4:	bl	4a280 <error@@Base+0x1ad7c>
   498f8:	mov	r1, r5
   498fa:	mov	r0, r4
   498fc:	bl	49f74 <error@@Base+0x1aa70>
   49900:	mov	r0, r6
   49902:	bl	4a0e8 <error@@Base+0x1abe4>
   49906:	ldrb	r3, [r4, #31]
   49908:	ldr	r2, [pc, #36]	; (49930 <error@@Base+0x1a42c>)
   4990a:	add	r2, pc
   4990c:	eor.w	r0, r3, r0, lsl #7
   49910:	ldr	r3, [pc, #24]	; (4992c <error@@Base+0x1a428>)
   49912:	strb	r0, [r4, #31]
   49914:	ldr	r3, [r2, r3]
   49916:	ldr	r2, [r3, #0]
   49918:	ldr	r3, [sp, #396]	; 0x18c
   4991a:	eors	r2, r3
   4991c:	bne.n	49922 <error@@Base+0x1a41e>
   4991e:	add	sp, #400	; 0x190
   49920:	pop	{r4, r5, r6, pc}
   49922:	blx	620c <__stack_chk_fail@plt>
   49926:	nop
   49928:	ite	lt
   4992a:	movlt	r4, r0
   4992c:	lslge	r4, r3, #25
   4992e:	movs	r0, r0
   49930:	itet	vc
   49932:	movvc	r4, r0
   49934:	pushvs	{r4, lr}
   49936:	movvc	r4, r0
   49938:	bl	49fd4 <error@@Base+0x1aad0>
   4993c:	add.w	r1, r4, #256	; 0x100
   49940:	mov	r3, r0
   49942:	add.w	r0, r4, #128	; 0x80
   49946:	mov	r4, r3
   49948:	bl	4a03c <error@@Base+0x1ab38>
   4994c:	cbz	r0, 49954 <error@@Base+0x1a450>
   4994e:	subs	r0, r4, #0
   49950:	it	ne
   49952:	movne	r0, #1
   49954:	pop	{r4, pc}
   49956:	nop
   49958:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4995c:	mov	r7, r3
   4995e:	vpush	{d8-d10}
   49962:	mov	r5, r0
   49964:	ldr.w	ip, [pc, #840]	; 49cb0 <error@@Base+0x1a7ac>
   49968:	ldr	r4, [pc, #840]	; (49cb4 <error@@Base+0x1a7b0>)
   4996a:	add	ip, pc
   4996c:	vmov	s20, r2
   49970:	sub.w	sp, sp, #8832	; 0x2280
   49974:	sub	sp, #28
   49976:	add.w	r3, sp, #8832	; 0x2280
   4997a:	add	r6, sp, #536	; 0x218
   4997c:	str	r1, [sp, #4]
   4997e:	adds	r3, #20
   49980:	ldr.w	r4, [ip, r4]
   49984:	sub.w	r9, r6, #4
   49988:	add.w	sl, r6, #508	; 0x1fc
   4998c:	add.w	fp, sp, #24
   49990:	ldr	r4, [r4, #0]
   49992:	str	r4, [r3, #0]
   49994:	mov.w	r4, #0
   49998:	add.w	r3, sp, #8896	; 0x22c0
   4999c:	adds	r3, #24
   4999e:	mov	r0, r9
   499a0:	sub.w	r4, fp, #4
   499a4:	addw	r8, r6, #2556	; 0x9fc
   499a8:	ldr	r3, [r3, #0]
   499aa:	str	r3, [sp, #12]
   499ac:	bl	4a158 <error@@Base+0x1ac54>
   499b0:	add.w	r0, r6, #124	; 0x7c
   499b4:	bl	4a13c <error@@Base+0x1ac38>
   499b8:	add.w	r0, r6, #252	; 0xfc
   499bc:	bl	4a13c <error@@Base+0x1ac38>
   499c0:	add.w	r0, r6, #380	; 0x17c
   499c4:	bl	4a158 <error@@Base+0x1ac54>
   499c8:	ldr	r1, [sp, #4]
   499ca:	mov	r0, sl
   499cc:	mov.w	r2, #512	; 0x200
   499d0:	add.w	r3, r6, #1020	; 0x3fc
   499d4:	str	r3, [sp, #0]
   499d6:	str	r1, [sp, #8]
   499d8:	add.w	r3, fp, #252	; 0xfc
   499dc:	str	r3, [sp, #4]
   499de:	blx	6524 <memcpy@plt+0x4>
   499e2:	ldr	r1, [sp, #8]
   499e4:	mov	r0, r4
   499e6:	addw	r2, r6, #1532	; 0x5fc
   499ea:	str	r2, [sp, #8]
   499ec:	bl	4953c <error@@Base+0x1a038>
   499f0:	vldr	s19, [sp]
   499f4:	mov	r1, r4
   499f6:	addw	ip, r6, #2044	; 0x7fc
   499fa:	str.w	ip, [sp]
   499fe:	vmov	r0, s19
   49a02:	bl	49410 <error@@Base+0x19f0c>
   49a06:	vldr	s16, [sp, #4]
   49a0a:	addw	r0, r6, #1404	; 0x57c
   49a0e:	mov	r1, r4
   49a10:	vmov	r2, s16
   49a14:	bl	4a280 <error@@Base+0x1ad7c>
   49a18:	vmov	r2, s19
   49a1c:	mov	r1, sl
   49a1e:	mov	r0, r4
   49a20:	bl	49444 <error@@Base+0x19f40>
   49a24:	vldr	s18, [sp, #8]
   49a28:	mov	r1, r4
   49a2a:	vmov	r0, s18
   49a2e:	bl	49410 <error@@Base+0x19f0c>
   49a32:	vmov	r2, s16
   49a36:	addw	r0, r6, #1916	; 0x77c
   49a3a:	mov	r1, r4
   49a3c:	bl	4a280 <error@@Base+0x1ad7c>
   49a40:	vldr	s17, [sp]
   49a44:	mov	r1, r7
   49a46:	mov.w	r2, #512	; 0x200
   49a4a:	vmov	r0, s17
   49a4e:	blx	6524 <memcpy@plt+0x4>
   49a52:	vmov	r2, s17
   49a56:	mov	r1, sl
   49a58:	mov	r0, r4
   49a5a:	bl	49444 <error@@Base+0x19f40>
   49a5e:	mov	r1, r4
   49a60:	mov	r0, r8
   49a62:	addw	r3, r6, #4092	; 0xffc
   49a66:	str	r3, [sp, #0]
   49a68:	bl	49410 <error@@Base+0x19f0c>
   49a6c:	vmov	r2, s16
   49a70:	addw	r0, r6, #2940	; 0xb7c
   49a74:	mov	r1, r4
   49a76:	bl	4a280 <error@@Base+0x1ad7c>
   49a7a:	vmov	r2, s17
   49a7e:	vmov	r1, s19
   49a82:	mov	r0, r4
   49a84:	bl	49444 <error@@Base+0x19f40>
   49a88:	addw	r0, r6, #3068	; 0xbfc
   49a8c:	mov	r1, r4
   49a8e:	bl	49410 <error@@Base+0x19f0c>
   49a92:	vmov	r2, s16
   49a96:	addw	r0, r6, #3452	; 0xd7c
   49a9a:	mov	r1, r4
   49a9c:	bl	4a280 <error@@Base+0x1ad7c>
   49aa0:	vmov	r2, s17
   49aa4:	vmov	r1, s18
   49aa8:	mov	r0, r4
   49aaa:	bl	49444 <error@@Base+0x19f40>
   49aae:	addw	r0, r6, #3580	; 0xdfc
   49ab2:	mov	r1, r4
   49ab4:	add.w	ip, r9, #6144	; 0x1800
   49ab8:	str.w	ip, [sp, #4]
   49abc:	bl	49410 <error@@Base+0x19f0c>
   49ac0:	vmov	r2, s16
   49ac4:	addw	r0, r6, #3964	; 0xf7c
   49ac8:	mov	r1, r4
   49aca:	bl	4a280 <error@@Base+0x1ad7c>
   49ace:	mov	r1, r7
   49ad0:	mov	r0, r4
   49ad2:	add.w	r7, sp, #8704	; 0x2200
   49ad6:	bl	4953c <error@@Base+0x1a038>
   49ada:	ldr	r6, [sp, #0]
   49adc:	mov	r1, r4
   49ade:	adds	r7, #20
   49ae0:	mov	r0, r6
   49ae2:	bl	49410 <error@@Base+0x19f0c>
   49ae6:	vmov	r2, s16
   49aea:	add.w	r0, r9, #4480	; 0x1180
   49aee:	mov	r1, r4
   49af0:	bl	4a280 <error@@Base+0x1ad7c>
   49af4:	mov	r2, r6
   49af6:	mov	r1, sl
   49af8:	mov	r0, r4
   49afa:	bl	49444 <error@@Base+0x19f40>
   49afe:	add.w	r0, r9, #4608	; 0x1200
   49b02:	mov	r1, r4
   49b04:	bl	49410 <error@@Base+0x19f0c>
   49b08:	vmov	r2, s16
   49b0c:	add.w	r0, r9, #4992	; 0x1380
   49b10:	mov	r1, r4
   49b12:	bl	4a280 <error@@Base+0x1ad7c>
   49b16:	mov	r1, r8
   49b18:	mov	r0, r4
   49b1a:	add.w	r8, r5, #384	; 0x180
   49b1e:	bl	4953c <error@@Base+0x1a038>
   49b22:	add.w	r0, r9, #5120	; 0x1400
   49b26:	mov	r1, r4
   49b28:	bl	49410 <error@@Base+0x19f0c>
   49b2c:	vmov	r2, s16
   49b30:	add.w	r0, r9, #5504	; 0x1580
   49b34:	mov	r1, r4
   49b36:	bl	4a280 <error@@Base+0x1ad7c>
   49b3a:	mov	r2, r6
   49b3c:	vmov	r1, s18
   49b40:	mov	r0, r4
   49b42:	bl	49444 <error@@Base+0x19f40>
   49b46:	add.w	r0, r9, #5632	; 0x1600
   49b4a:	mov	r1, r4
   49b4c:	bl	49410 <error@@Base+0x19f0c>
   49b50:	vmov	r2, s16
   49b54:	add.w	r0, r9, #6016	; 0x1780
   49b58:	mov	r1, r4
   49b5a:	bl	4a280 <error@@Base+0x1ad7c>
   49b5e:	mov	r2, r6
   49b60:	vmov	r1, s17
   49b64:	mov	r0, r4
   49b66:	bl	49444 <error@@Base+0x19f40>
   49b6a:	vldr	s17, [sp, #4]
   49b6e:	mov	r1, r4
   49b70:	add.w	r6, sp, #8832	; 0x2280
   49b74:	adds	r6, #18
   49b76:	vmov	r0, s17
   49b7a:	bl	49410 <error@@Base+0x19f0c>
   49b7e:	vmov	r2, s16
   49b82:	add.w	r0, r9, #6528	; 0x1980
   49b86:	mov	r1, r4
   49b88:	bl	4a280 <error@@Base+0x1ad7c>
   49b8c:	vmov	r2, s17
   49b90:	mov	r1, sl
   49b92:	mov	r0, r4
   49b94:	bl	49444 <error@@Base+0x19f40>
   49b98:	add.w	r0, r9, #6656	; 0x1a00
   49b9c:	mov	r1, r4
   49b9e:	vmov	sl, s16
   49ba2:	bl	49410 <error@@Base+0x19f0c>
   49ba6:	vmov	r2, s16
   49baa:	add.w	r0, r9, #7040	; 0x1b80
   49bae:	mov	r1, r4
   49bb0:	bl	4a280 <error@@Base+0x1ad7c>
   49bb4:	vmov	r2, s17
   49bb8:	vmov	r1, s19
   49bbc:	mov	r0, r4
   49bbe:	bl	49444 <error@@Base+0x19f40>
   49bc2:	add.w	r0, r9, #7168	; 0x1c00
   49bc6:	mov	r1, r4
   49bc8:	bl	49410 <error@@Base+0x19f0c>
   49bcc:	vmov	r2, s16
   49bd0:	add.w	r0, r9, #7552	; 0x1d80
   49bd4:	mov	r1, r4
   49bd6:	bl	4a280 <error@@Base+0x1ad7c>
   49bda:	vmov	r2, s17
   49bde:	vmov	r1, s18
   49be2:	mov	r0, r4
   49be4:	bl	49444 <error@@Base+0x19f40>
   49be8:	add.w	r0, r9, #7680	; 0x1e00
   49bec:	mov	r1, r4
   49bee:	bl	49410 <error@@Base+0x19f0c>
   49bf2:	vmov	r2, s16
   49bf6:	add.w	r0, r9, #8064	; 0x1f80
   49bfa:	mov	r1, r4
   49bfc:	bl	4a280 <error@@Base+0x1ad7c>
   49c00:	ldr	r3, [sp, #12]
   49c02:	vmov	r1, s20
   49c06:	mov	r0, r7
   49c08:	mov	r2, r3
   49c0a:	bl	49360 <error@@Base+0x19e5c>
   49c0e:	add.w	r3, sp, #8832	; 0x2280
   49c12:	mov	r0, r5
   49c14:	mov.w	r2, #512	; 0x200
   49c18:	ldrb	r1, [r3, #18]
   49c1a:	adds	r3, #18
   49c1c:	add.w	r1, r9, r1, lsl #9
   49c20:	blx	6524 <memcpy@plt+0x4>
   49c24:	b.n	49c2e <error@@Base+0x1a72a>
   49c26:	mov	r1, r4
   49c28:	mov	r0, r5
   49c2a:	bl	49410 <error@@Base+0x19f0c>
   49c2e:	mov	r1, r5
   49c30:	mov	r0, r4
   49c32:	bl	4953c <error@@Base+0x1a038>
   49c36:	mov	r1, r4
   49c38:	mov	r0, r5
   49c3a:	bl	49410 <error@@Base+0x19f0c>
   49c3e:	mov	r1, r5
   49c40:	mov	r0, r4
   49c42:	bl	4953c <error@@Base+0x1a038>
   49c46:	ldrb.w	r3, [r6, #-1]!
   49c4a:	cbnz	r3, 49c88 <error@@Base+0x1a784>
   49c4c:	cmp	r6, r7
   49c4e:	bne.n	49c26 <error@@Base+0x1a722>
   49c50:	mov	r0, r5
   49c52:	mov	r1, r4
   49c54:	bl	49410 <error@@Base+0x19f0c>
   49c58:	add.w	r2, fp, #252	; 0xfc
   49c5c:	mov	r1, r4
   49c5e:	mov	r0, r8
   49c60:	bl	4a280 <error@@Base+0x1ad7c>
   49c64:	ldr	r1, [pc, #80]	; (49cb8 <error@@Base+0x1a7b4>)
   49c66:	ldr	r2, [pc, #76]	; (49cb4 <error@@Base+0x1a7b0>)
   49c68:	add.w	r3, sp, #8832	; 0x2280
   49c6c:	add	r1, pc
   49c6e:	adds	r3, #20
   49c70:	ldr	r2, [r1, r2]
   49c72:	ldr	r1, [r2, #0]
   49c74:	ldr	r2, [r3, #0]
   49c76:	eors	r1, r2
   49c78:	bne.n	49caa <error@@Base+0x1a7a6>
   49c7a:	add.w	sp, sp, #8832	; 0x2280
   49c7e:	add	sp, #28
   49c80:	vpop	{d8-d10}
   49c84:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49c88:	mov	r1, r4
   49c8a:	mov	r0, r5
   49c8c:	bl	49410 <error@@Base+0x19f0c>
   49c90:	mov	r2, sl
   49c92:	mov	r1, r4
   49c94:	mov	r0, r8
   49c96:	bl	4a280 <error@@Base+0x1ad7c>
   49c9a:	ldrb	r2, [r6, #0]
   49c9c:	mov	r1, r5
   49c9e:	mov	r0, r4
   49ca0:	add.w	r2, r9, r2, lsl #9
   49ca4:	bl	49444 <error@@Base+0x19f40>
   49ca8:	b.n	49c4c <error@@Base+0x1a748>
   49caa:	blx	620c <__stack_chk_fail@plt>
   49cae:	nop
   49cb0:	itet	ne
   49cb2:	movne	r4, r0
   49cb4:	lsleq	r4, r3, #25
   49cb6:	movne	r0, r0
   49cb8:	pop	{r2, r4}
   49cba:	movs	r4, r0
   49cbc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49cc0:	mov	r8, r0
   49cc2:	vpush	{d8-d14}
   49cc6:	add.w	sl, r8, #256	; 0x100
   49cca:	ldr	r2, [pc, #472]	; (49ea4 <error@@Base+0x1a9a0>)
   49ccc:	add.w	r4, r8, #384	; 0x180
   49cd0:	ldr	r3, [pc, #468]	; (49ea8 <error@@Base+0x1a9a4>)
   49cd2:	add.w	r9, r8, #128	; 0x80
   49cd6:	add	r2, pc
   49cd8:	vmov	s20, r4
   49cdc:	subw	sp, sp, #1788	; 0x6fc
   49ce0:	ldr	r3, [r2, r3]
   49ce2:	addw	r7, sp, #1436	; 0x59c
   49ce6:	add	r6, sp, #28
   49ce8:	add	r5, sp, #156	; 0x9c
   49cea:	ldr	r3, [r3, #0]
   49cec:	str.w	r3, [sp, #1780]	; 0x6f4
   49cf0:	mov.w	r3, #0
   49cf4:	addw	r3, sp, #1692	; 0x69c
   49cf8:	str	r3, [sp, #8]
   49cfa:	add.w	fp, sp, #668	; 0x29c
   49cfe:	mov	r0, r3
   49d00:	bl	4913c <error@@Base+0x19c38>
   49d04:	ldrsb.w	r1, [sp, #1692]	; 0x69c
   49d08:	movs	r3, #0
   49d0a:	movs	r2, #0
   49d0c:	mov	r0, r8
   49d0e:	str	r1, [sp, #0]
   49d10:	add.w	r1, sp, #1776	; 0x6f0
   49d14:	str	r1, [sp, #20]
   49d16:	bl	49604 <error@@Base+0x1a100>
   49d1a:	mov	r0, sl
   49d1c:	bl	4a13c <error@@Base+0x1ac38>
   49d20:	mov	r0, r4
   49d22:	mov	r2, r9
   49d24:	mov	r1, r8
   49d26:	bl	4a280 <error@@Base+0x1ad7c>
   49d2a:	ldr	r2, [pc, #384]	; (49eac <error@@Base+0x1a9a8>)
   49d2c:	add	r4, sp, #540	; 0x21c
   49d2e:	movs	r3, #1
   49d30:	add	r2, pc
   49d32:	str	r3, [sp, #12]
   49d34:	movs	r3, #0
   49d36:	vmov	s21, r2
   49d3a:	addw	r2, sp, #1564	; 0x61c
   49d3e:	vmov	s22, r2
   49d42:	addw	r2, sp, #1308	; 0x51c
   49d46:	vmov	s23, r2
   49d4a:	add	r2, sp, #284	; 0x11c
   49d4c:	vmov	s28, r2
   49d50:	add	r2, sp, #412	; 0x19c
   49d52:	vmov	s27, r2
   49d56:	add	r2, sp, #796	; 0x31c
   49d58:	vmov	s18, r2
   49d5c:	addw	r2, sp, #1180	; 0x49c
   49d60:	vmov	s24, r2
   49d64:	add	r2, sp, #924	; 0x39c
   49d66:	vmov	s26, r2
   49d6a:	addw	r2, sp, #1052	; 0x41c
   49d6e:	vmov	s25, r2
   49d72:	ldr	r2, [sp, #8]
   49d74:	mov	r0, r7
   49d76:	str	r3, [sp, #16]
   49d78:	ldrsb.w	r1, [r2, #1]!
   49d7c:	str	r2, [sp, #8]
   49d7e:	str	r1, [sp, #0]
   49d80:	ldr	r2, [sp, #12]
   49d82:	bl	49604 <error@@Base+0x1a100>
   49d86:	vmov	r2, s22
   49d8a:	vmov	r0, s23
   49d8e:	mov	r1, r7
   49d90:	bl	4a280 <error@@Base+0x1ad7c>
   49d94:	mov	r2, r8
   49d96:	mov	r1, r9
   49d98:	mov	r0, r6
   49d9a:	bl	4a190 <error@@Base+0x1ac8c>
   49d9e:	mov	r2, r8
   49da0:	mov	r1, r9
   49da2:	mov	r0, r5
   49da4:	bl	4a16c <error@@Base+0x1ac68>
   49da8:	vmov	r1, s22
   49dac:	vmov	r0, s28
   49db0:	mov	r2, r7
   49db2:	bl	4a190 <error@@Base+0x1ac8c>
   49db6:	vmov	r1, s22
   49dba:	vmov	r0, s27
   49dbe:	mov	r2, r7
   49dc0:	bl	4a16c <error@@Base+0x1ac68>
   49dc4:	vmov	r2, s28
   49dc8:	mov	r1, r6
   49dca:	mov	r0, r6
   49dcc:	bl	4a280 <error@@Base+0x1ad7c>
   49dd0:	vmov	r2, s27
   49dd4:	mov	r1, r5
   49dd6:	mov	r0, r5
   49dd8:	bl	4a280 <error@@Base+0x1ad7c>
   49ddc:	vmov	r0, s18
   49de0:	mov	r2, r6
   49de2:	mov	r1, r5
   49de4:	bl	4a190 <error@@Base+0x1ac8c>
   49de8:	vmov	r0, s24
   49dec:	mov	r2, r6
   49dee:	mov	r1, r5
   49df0:	bl	4a16c <error@@Base+0x1ac68>
   49df4:	vmov	r2, s23
   49df8:	vmov	r1, s20
   49dfc:	mov	r0, r4
   49dfe:	bl	4a280 <error@@Base+0x1ad7c>
   49e02:	vmov	r2, s21
   49e06:	mov	r1, r4
   49e08:	mov	r0, r4
   49e0a:	bl	4a280 <error@@Base+0x1ad7c>
   49e0e:	mov	r2, sl
   49e10:	mov	r1, sl
   49e12:	mov	r0, fp
   49e14:	bl	4a16c <error@@Base+0x1ac68>
   49e18:	vmov	r0, s26
   49e1c:	mov	r2, r4
   49e1e:	mov	r1, fp
   49e20:	bl	4a190 <error@@Base+0x1ac8c>
   49e24:	vmov	r0, s25
   49e28:	mov	r2, r4
   49e2a:	mov	r1, fp
   49e2c:	bl	4a16c <error@@Base+0x1ac68>
   49e30:	vmov	r2, s26
   49e34:	vmov	r1, s18
   49e38:	mov	r0, r8
   49e3a:	bl	4a280 <error@@Base+0x1ad7c>
   49e3e:	vmov	r2, s25
   49e42:	vmov	r1, s24
   49e46:	mov	r0, r9
   49e48:	bl	4a280 <error@@Base+0x1ad7c>
   49e4c:	vmov	r2, s26
   49e50:	vmov	r1, s25
   49e54:	mov	r0, sl
   49e56:	bl	4a280 <error@@Base+0x1ad7c>
   49e5a:	vmov	r2, s24
   49e5e:	vmov	r1, s18
   49e62:	vmov	r0, s20
   49e66:	bl	4a280 <error@@Base+0x1ad7c>
   49e6a:	ldr	r3, [sp, #12]
   49e6c:	ldr	r2, [sp, #8]
   49e6e:	adds	r3, #1
   49e70:	ldr	r1, [sp, #20]
   49e72:	str	r3, [sp, #12]
   49e74:	ldr	r3, [sp, #16]
   49e76:	adc.w	r3, r3, #0
   49e7a:	cmp	r2, r1
   49e7c:	bne.w	49d72 <error@@Base+0x1a86e>
   49e80:	ldr	r2, [pc, #44]	; (49eb0 <error@@Base+0x1a9ac>)
   49e82:	ldr	r3, [pc, #36]	; (49ea8 <error@@Base+0x1a9a4>)
   49e84:	add	r2, pc
   49e86:	ldr	r3, [r2, r3]
   49e88:	ldr	r2, [r3, #0]
   49e8a:	ldr.w	r3, [sp, #1780]	; 0x6f4
   49e8e:	eors	r2, r3
   49e90:	bne.n	49e9e <error@@Base+0x1a99a>
   49e92:	addw	sp, sp, #1788	; 0x6fc
   49e96:	vpop	{d8-d14}
   49e9a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49e9e:	blx	620c <__stack_chk_fail@plt>
   49ea2:	nop
   49ea4:	cbnz	r2, 49f12 <error@@Base+0x1aa0e>
   49ea6:	movs	r4, r0
   49ea8:	lsls	r4, r3, #25
   49eaa:	movs	r0, r0
   49eac:	bhi.n	49e80 <error@@Base+0x1a97c>
   49eae:	movs	r1, r0
   49eb0:	cbnz	r4, 49ef2 <error@@Base+0x1a9ee>
   49eb2:	movs	r4, r0
   49eb4:	push	{r4, r5, r6}
   49eb6:	add.w	r5, r0, #124	; 0x7c
   49eba:	movs	r6, #4
   49ebc:	ldr	r1, [r0, #124]	; 0x7c
   49ebe:	mov	r3, r0
   49ec0:	ldr	r4, [r0, #0]
   49ec2:	and.w	r2, r1, #127	; 0x7f
   49ec6:	str	r2, [r0, #124]	; 0x7c
   49ec8:	lsrs	r1, r1, #7
   49eca:	adds	r2, r1, r4
   49ecc:	add.w	r2, r2, r1, lsl #4
   49ed0:	add.w	r1, r2, r1, lsl #1
   49ed4:	str	r1, [r0, #0]
   49ed6:	b.n	49eda <error@@Base+0x1a9d6>
   49ed8:	mov	r1, r2
   49eda:	ldrb	r4, [r3, #0]
   49edc:	ldr	r2, [r3, #4]
   49ede:	add.w	r2, r2, r1, lsr #8
   49ee2:	str	r2, [r3, #4]
   49ee4:	str.w	r4, [r3], #4
   49ee8:	cmp	r5, r3
   49eea:	bne.n	49ed8 <error@@Base+0x1a9d4>
   49eec:	subs	r6, #1
   49eee:	bne.n	49ebc <error@@Base+0x1a9b8>
   49ef0:	pop	{r4, r5, r6}
   49ef2:	bx	lr
   49ef4:	mov	r2, r0
   49ef6:	push	{r4, r5, r6}
   49ef8:	adds	r5, r0, #4
   49efa:	ldr.w	r6, [r2, #124]!
   49efe:	eor.w	r4, r6, #127	; 0x7f
   49f02:	subs	r4, #1
   49f04:	mov	r1, r2
   49f06:	lsrs	r4, r4, #31
   49f08:	ldr.w	r3, [r1, #-4]!
   49f0c:	eor.w	r3, r3, #255	; 0xff
   49f10:	cmp	r1, r5
   49f12:	add.w	r3, r3, #4294967295	; 0xffffffff
   49f16:	and.w	r4, r4, r3, lsr #31
   49f1a:	bne.n	49f08 <error@@Base+0x1aa04>
   49f1c:	ldr	r3, [r0, #0]
   49f1e:	subs	r3, #237	; 0xed
   49f20:	lsrs	r3, r3, #31
   49f22:	eor.w	r3, r3, #1
   49f26:	ands	r4, r3
   49f28:	negs	r4, r4
   49f2a:	and.w	r3, r4, #127	; 0x7f
   49f2e:	uxtb	r1, r4
   49f30:	subs	r6, r6, r3
   49f32:	str	r6, [r0, #124]	; 0x7c
   49f34:	ldr.w	r3, [r2, #-4]!
   49f38:	cmp	r2, r5
   49f3a:	sub.w	r3, r3, r1
   49f3e:	str	r3, [r2, #0]
   49f40:	bne.n	49f34 <error@@Base+0x1aa30>
   49f42:	ldr	r3, [r0, #0]
   49f44:	and.w	r4, r4, #237	; 0xed
   49f48:	subs	r4, r3, r4
   49f4a:	str	r4, [r0, #0]
   49f4c:	pop	{r4, r5, r6}
   49f4e:	bx	lr
   49f50:	push	{r4}
   49f52:	subs	r2, r0, #4
   49f54:	subs	r3, r1, #1
   49f56:	add.w	r4, r1, #31
   49f5a:	ldrb.w	r1, [r3, #1]!
   49f5e:	cmp	r3, r4
   49f60:	str.w	r1, [r2, #4]!
   49f64:	bne.n	49f5a <error@@Base+0x1aa56>
   49f66:	ldr	r3, [r0, #124]	; 0x7c
   49f68:	ldr.w	r4, [sp], #4
   49f6c:	and.w	r3, r3, #127	; 0x7f
   49f70:	str	r3, [r0, #124]	; 0x7c
   49f72:	bx	lr
   49f74:	push	{r4, lr}
   49f76:	sub	sp, #136	; 0x88
   49f78:	add	r3, sp, #4
   49f7a:	ldr.w	ip, [pc, #76]	; 49fc8 <error@@Base+0x1aac4>
   49f7e:	mov	r4, r0
   49f80:	movs	r2, #128	; 0x80
   49f82:	mov	r0, r3
   49f84:	ldr	r3, [pc, #68]	; (49fcc <error@@Base+0x1aac8>)
   49f86:	add	ip, pc
   49f88:	ldr.w	r3, [ip, r3]
   49f8c:	ldr	r3, [r3, #0]
   49f8e:	str	r3, [sp, #132]	; 0x84
   49f90:	mov.w	r3, #0
   49f94:	blx	6524 <memcpy@plt+0x4>
   49f98:	bl	49ef4 <error@@Base+0x1a9f0>
   49f9c:	subs	r2, r4, #1
   49f9e:	add	r0, sp, #128	; 0x80
   49fa0:	mov	r3, sp
   49fa2:	ldr.w	r1, [r3, #4]!
   49fa6:	cmp	r3, r0
   49fa8:	strb.w	r1, [r2, #1]!
   49fac:	bne.n	49fa2 <error@@Base+0x1aa9e>
   49fae:	ldr	r2, [pc, #32]	; (49fd0 <error@@Base+0x1aacc>)
   49fb0:	ldr	r3, [pc, #24]	; (49fcc <error@@Base+0x1aac8>)
   49fb2:	add	r2, pc
   49fb4:	ldr	r3, [r2, r3]
   49fb6:	ldr	r2, [r3, #0]
   49fb8:	ldr	r3, [sp, #132]	; 0x84
   49fba:	eors	r2, r3
   49fbc:	bne.n	49fc2 <error@@Base+0x1aabe>
   49fbe:	add	sp, #136	; 0x88
   49fc0:	pop	{r4, pc}
   49fc2:	blx	620c <__stack_chk_fail@plt>
   49fc6:	nop
   49fc8:			; <UNDEFINED> instruction: 0xb8fa
   49fca:	movs	r4, r0
   49fcc:	lsls	r4, r3, #25
   49fce:	movs	r0, r0
   49fd0:			; <UNDEFINED> instruction: 0xb8ce
   49fd2:	movs	r4, r0
   49fd4:	ldr.w	ip, [pc, #88]	; 4a030 <error@@Base+0x1ab2c>
   49fd8:	mov	r1, r0
   49fda:	ldr	r3, [pc, #88]	; (4a034 <error@@Base+0x1ab30>)
   49fdc:	movs	r2, #128	; 0x80
   49fde:	push	{r4, lr}
   49fe0:	add	ip, pc
   49fe2:	sub	sp, #136	; 0x88
   49fe4:	add	r4, sp, #4
   49fe6:	ldr.w	r3, [ip, r3]
   49fea:	mov	r0, r4
   49fec:	ldr	r3, [r3, #0]
   49fee:	str	r3, [sp, #132]	; 0x84
   49ff0:	mov.w	r3, #0
   49ff4:	blx	6524 <memcpy@plt+0x4>
   49ff8:	mov	r0, r4
   49ffa:	bl	49ef4 <error@@Base+0x1a9f0>
   49ffe:	ldr	r0, [sp, #4]
   4a000:	add	r1, sp, #128	; 0x80
   4a002:	mov	r2, r4
   4a004:	subs	r0, #1
   4a006:	lsrs	r0, r0, #31
   4a008:	ldr.w	r3, [r2, #4]!
   4a00c:	subs	r3, #1
   4a00e:	cmp	r2, r1
   4a010:	and.w	r0, r0, r3, lsr #31
   4a014:	bne.n	4a008 <error@@Base+0x1ab04>
   4a016:	ldr	r2, [pc, #32]	; (4a038 <error@@Base+0x1ab34>)
   4a018:	ldr	r3, [pc, #24]	; (4a034 <error@@Base+0x1ab30>)
   4a01a:	add	r2, pc
   4a01c:	ldr	r3, [r2, r3]
   4a01e:	ldr	r2, [r3, #0]
   4a020:	ldr	r3, [sp, #132]	; 0x84
   4a022:	eors	r2, r3
   4a024:	bne.n	4a02a <error@@Base+0x1ab26>
   4a026:	add	sp, #136	; 0x88
   4a028:	pop	{r4, pc}
   4a02a:	blx	620c <__stack_chk_fail@plt>
   4a02e:	nop
   4a030:			; <UNDEFINED> instruction: 0xb8a0
   4a032:	movs	r4, r0
   4a034:	lsls	r4, r3, #25
   4a036:	movs	r0, r0
   4a038:			; <UNDEFINED> instruction: 0xb866
   4a03a:	movs	r4, r0
   4a03c:	ldr.w	ip, [pc, #112]	; 4a0b0 <error@@Base+0x1abac>
   4a040:	movs	r2, #128	; 0x80
   4a042:	ldr	r3, [pc, #112]	; (4a0b4 <error@@Base+0x1abb0>)
   4a044:	push	{r4, r5, lr}
   4a046:	add	ip, pc
   4a048:	sub	sp, #268	; 0x10c
   4a04a:	mov	r4, r1
   4a04c:	add	r5, sp, #4
   4a04e:	ldr.w	r3, [ip, r3]
   4a052:	mov	r1, r0
   4a054:	mov	r0, r5
   4a056:	ldr	r3, [r3, #0]
   4a058:	str	r3, [sp, #260]	; 0x104
   4a05a:	mov.w	r3, #0
   4a05e:	blx	6524 <memcpy@plt+0x4>
   4a062:	mov	r1, r4
   4a064:	add	r4, sp, #132	; 0x84
   4a066:	movs	r2, #128	; 0x80
   4a068:	mov	r0, r4
   4a06a:	blx	6524 <memcpy@plt+0x4>
   4a06e:	mov	r0, r5
   4a070:	bl	49ef4 <error@@Base+0x1a9f0>
   4a074:	mov	r0, r4
   4a076:	bl	49ef4 <error@@Base+0x1a9f0>
   4a07a:	add	r2, sp, #128	; 0x80
   4a07c:	mov	r3, sp
   4a07e:	mov	r4, r2
   4a080:	b.n	4a086 <error@@Base+0x1ab82>
   4a082:	cmp	r3, r4
   4a084:	beq.n	4a0a8 <error@@Base+0x1aba4>
   4a086:	ldr.w	r0, [r3, #4]!
   4a08a:	ldr.w	r1, [r2, #4]!
   4a08e:	cmp	r0, r1
   4a090:	beq.n	4a082 <error@@Base+0x1ab7e>
   4a092:	movs	r0, #0
   4a094:	ldr	r2, [pc, #32]	; (4a0b8 <error@@Base+0x1abb4>)
   4a096:	ldr	r3, [pc, #28]	; (4a0b4 <error@@Base+0x1abb0>)
   4a098:	add	r2, pc
   4a09a:	ldr	r3, [r2, r3]
   4a09c:	ldr	r2, [r3, #0]
   4a09e:	ldr	r3, [sp, #260]	; 0x104
   4a0a0:	eors	r2, r3
   4a0a2:	bne.n	4a0ac <error@@Base+0x1aba8>
   4a0a4:	add	sp, #268	; 0x10c
   4a0a6:	pop	{r4, r5, pc}
   4a0a8:	movs	r0, #1
   4a0aa:	b.n	4a094 <error@@Base+0x1ab90>
   4a0ac:	blx	620c <__stack_chk_fail@plt>
   4a0b0:			; <UNDEFINED> instruction: 0xb83a
   4a0b2:	movs	r4, r0
   4a0b4:	lsls	r4, r3, #25
   4a0b6:	movs	r0, r0
   4a0b8:			; <UNDEFINED> instruction: 0xb7e8
   4a0ba:	movs	r4, r0
   4a0bc:	push	{r4, r5}
   4a0be:	subs	r1, #4
   4a0c0:	subs	r4, r0, #4
   4a0c2:	negs	r2, r2
   4a0c4:	add.w	r5, r0, #124	; 0x7c
   4a0c8:	ldr.w	r0, [r4, #4]!
   4a0cc:	ldr.w	r3, [r1, #4]!
   4a0d0:	cmp	r4, r5
   4a0d2:	eor.w	r3, r3, r0
   4a0d6:	and.w	r3, r3, r2
   4a0da:	eor.w	r3, r3, r0
   4a0de:	str	r3, [r4, #0]
   4a0e0:	bne.n	4a0c8 <error@@Base+0x1abc4>
   4a0e2:	pop	{r4, r5}
   4a0e4:	bx	lr
   4a0e6:	nop
   4a0e8:	push	{lr}
   4a0ea:	sub	sp, #140	; 0x8c
   4a0ec:	add	r3, sp, #4
   4a0ee:	ldr.w	ip, [pc, #64]	; 4a130 <error@@Base+0x1ac2c>
   4a0f2:	mov	r1, r0
   4a0f4:	movs	r2, #128	; 0x80
   4a0f6:	mov	r0, r3
   4a0f8:	ldr	r3, [pc, #56]	; (4a134 <error@@Base+0x1ac30>)
   4a0fa:	add	ip, pc
   4a0fc:	ldr.w	r3, [ip, r3]
   4a100:	ldr	r3, [r3, #0]
   4a102:	str	r3, [sp, #132]	; 0x84
   4a104:	mov.w	r3, #0
   4a108:	blx	6524 <memcpy@plt+0x4>
   4a10c:	bl	49ef4 <error@@Base+0x1a9f0>
   4a110:	ldr	r2, [pc, #36]	; (4a138 <error@@Base+0x1ac34>)
   4a112:	ldr	r3, [pc, #32]	; (4a134 <error@@Base+0x1ac30>)
   4a114:	add	r2, pc
   4a116:	ldr	r0, [sp, #4]
   4a118:	ldr	r3, [r2, r3]
   4a11a:	ldr	r2, [r3, #0]
   4a11c:	ldr	r3, [sp, #132]	; 0x84
   4a11e:	eors	r2, r3
   4a120:	bne.n	4a12c <error@@Base+0x1ac28>
   4a122:	and.w	r0, r0, #1
   4a126:	add	sp, #140	; 0x8c
   4a128:	ldr.w	pc, [sp], #4
   4a12c:	blx	620c <__stack_chk_fail@plt>
   4a130:			; <UNDEFINED> instruction: 0xb786
   4a132:	movs	r4, r0
   4a134:	lsls	r4, r3, #25
   4a136:	movs	r0, r0
   4a138:			; <UNDEFINED> instruction: 0xb76c
   4a13a:	movs	r4, r0
   4a13c:	add.w	r2, r0, #124	; 0x7c
   4a140:	movs	r1, #0
   4a142:	mov	r3, r0
   4a144:	push	{r4}
   4a146:	movs	r4, #1
   4a148:	str	r4, [r0, #0]
   4a14a:	str.w	r1, [r3, #4]!
   4a14e:	cmp	r3, r2
   4a150:	bne.n	4a14a <error@@Base+0x1ac46>
   4a152:	ldr.w	r4, [sp], #4
   4a156:	bx	lr
   4a158:	subs	r3, r0, #4
   4a15a:	add.w	r2, r0, #124	; 0x7c
   4a15e:	movs	r1, #0
   4a160:	str.w	r1, [r3, #4]!
   4a164:	cmp	r3, r2
   4a166:	bne.n	4a160 <error@@Base+0x1ac5c>
   4a168:	bx	lr
   4a16a:	nop
   4a16c:	push	{r4, r5, r6}
   4a16e:	subs	r2, #4
   4a170:	subs	r4, r1, #4
   4a172:	add.w	r6, r1, #124	; 0x7c
   4a176:	subs	r1, r0, #4
   4a178:	ldr.w	r3, [r4, #4]!
   4a17c:	ldr.w	r5, [r2, #4]!
   4a180:	cmp	r4, r6
   4a182:	add	r3, r5
   4a184:	str.w	r3, [r1, #4]!
   4a188:	bne.n	4a178 <error@@Base+0x1ac74>
   4a18a:	pop	{r4, r5, r6}
   4a18c:	b.n	49eb4 <error@@Base+0x1a9b0>
   4a18e:	nop
   4a190:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4a194:	mov	r6, r1
   4a196:	ldr.w	r8, [pc, #120]	; 4a210 <error@@Base+0x1ad0c>
   4a19a:	sub	sp, #136	; 0x88
   4a19c:	ldr	r3, [r1, #0]
   4a19e:	add	r4, sp, #8
   4a1a0:	ldr.w	lr, [r1, #124]	; 0x7c
   4a1a4:	add	r8, pc
   4a1a6:	ldr	r1, [pc, #108]	; (4a214 <error@@Base+0x1ad10>)
   4a1a8:	add.w	r7, r3, #474	; 0x1da
   4a1ac:	add.w	ip, sp, #4
   4a1b0:	add	r3, sp, #128	; 0x80
   4a1b2:	mov	r5, r4
   4a1b4:	ldr.w	r1, [r8, r1]
   4a1b8:	ldr	r1, [r1, #0]
   4a1ba:	str	r1, [sp, #132]	; 0x84
   4a1bc:	mov.w	r1, #0
   4a1c0:	add.w	r1, lr, #254	; 0xfe
   4a1c4:	str	r1, [sp, #128]	; 0x80
   4a1c6:	ldr.w	r1, [r6, #4]!
   4a1ca:	add.w	r1, r1, #510	; 0x1fe
   4a1ce:	str.w	r1, [r5], #4
   4a1d2:	cmp	r5, r3
   4a1d4:	bne.n	4a1c6 <error@@Base+0x1acc2>
   4a1d6:	subs	r2, #4
   4a1d8:	add.w	r5, ip, #128	; 0x80
   4a1dc:	subs	r1, r0, #4
   4a1de:	b.n	4a1e4 <error@@Base+0x1ace0>
   4a1e0:	ldr.w	r7, [r4], #4
   4a1e4:	ldr.w	r3, [r2, #4]!
   4a1e8:	cmp	r4, r5
   4a1ea:	sub.w	r3, r7, r3
   4a1ee:	str.w	r3, [r1, #4]!
   4a1f2:	bne.n	4a1e0 <error@@Base+0x1acdc>
   4a1f4:	ldr	r2, [pc, #32]	; (4a218 <error@@Base+0x1ad14>)
   4a1f6:	ldr	r3, [pc, #28]	; (4a214 <error@@Base+0x1ad10>)
   4a1f8:	add	r2, pc
   4a1fa:	ldr	r3, [r2, r3]
   4a1fc:	ldr	r2, [r3, #0]
   4a1fe:	ldr	r3, [sp, #132]	; 0x84
   4a200:	eors	r2, r3
   4a202:	bne.n	4a20c <error@@Base+0x1ad08>
   4a204:	add	sp, #136	; 0x88
   4a206:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   4a20a:	b.n	49eb4 <error@@Base+0x1a9b0>
   4a20c:	blx	620c <__stack_chk_fail@plt>
   4a210:			; <UNDEFINED> instruction: 0xb6dc
   4a212:	movs	r4, r0
   4a214:	lsls	r4, r3, #25
   4a216:	movs	r0, r0
   4a218:			; <UNDEFINED> instruction: 0xb688
   4a21a:	movs	r4, r0
   4a21c:	push	{r4, r5, r6, lr}
   4a21e:	subs	r4, r1, #4
   4a220:	ldr	r5, [pc, #80]	; (4a274 <error@@Base+0x1ad70>)
   4a222:	mov	r1, r0
   4a224:	ldr	r0, [pc, #80]	; (4a278 <error@@Base+0x1ad74>)
   4a226:	sub	sp, #136	; 0x88
   4a228:	add	r5, pc
   4a22a:	add	r2, sp, #4
   4a22c:	add	r6, sp, #132	; 0x84
   4a22e:	ldr	r0, [r5, r0]
   4a230:	mov	r3, r2
   4a232:	ldr	r0, [r0, #0]
   4a234:	str	r0, [sp, #132]	; 0x84
   4a236:	mov.w	r0, #0
   4a23a:	ldr.w	r5, [r4, #4]!
   4a23e:	str.w	r5, [r3], #4
   4a242:	cmp	r3, r6
   4a244:	bne.n	4a23a <error@@Base+0x1ad36>
   4a246:	subs	r3, r1, #4
   4a248:	add.w	r5, r1, #124	; 0x7c
   4a24c:	movs	r4, #0
   4a24e:	str.w	r4, [r3, #4]!
   4a252:	cmp	r3, r5
   4a254:	bne.n	4a24e <error@@Base+0x1ad4a>
   4a256:	mov	r0, r1
   4a258:	bl	4a190 <error@@Base+0x1ac8c>
   4a25c:	ldr	r2, [pc, #28]	; (4a27c <error@@Base+0x1ad78>)
   4a25e:	ldr	r3, [pc, #24]	; (4a278 <error@@Base+0x1ad74>)
   4a260:	add	r2, pc
   4a262:	ldr	r3, [r2, r3]
   4a264:	ldr	r2, [r3, #0]
   4a266:	ldr	r3, [sp, #132]	; 0x84
   4a268:	eors	r2, r3
   4a26a:	bne.n	4a270 <error@@Base+0x1ad6c>
   4a26c:	add	sp, #136	; 0x88
   4a26e:	pop	{r4, r5, r6, pc}
   4a270:	blx	620c <__stack_chk_fail@plt>
   4a274:	setend	be
   4a276:	movs	r4, r0
   4a278:	lsls	r4, r3, #25
   4a27a:	movs	r0, r0
   4a27c:			; <UNDEFINED> instruction: 0xb620
   4a27e:	movs	r4, r0
   4a280:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4a284:	sub	sp, #260	; 0x104
   4a286:	ldr.w	lr, [pc, #212]	; 4a35c <error@@Base+0x1ae58>
   4a28a:	sub.w	r7, sp, #4
   4a28e:	ldr	r6, [pc, #208]	; (4a360 <error@@Base+0x1ae5c>)
   4a290:	add	r5, sp, #248	; 0xf8
   4a292:	add	lr, pc
   4a294:	mov	ip, sp
   4a296:	mov	r3, r7
   4a298:	movs	r4, #0
   4a29a:	ldr.w	r6, [lr, r6]
   4a29e:	ldr	r6, [r6, #0]
   4a2a0:	str	r6, [sp, #252]	; 0xfc
   4a2a2:	mov.w	r6, #0
   4a2a6:	str.w	r4, [r3, #4]!
   4a2aa:	cmp	r3, r5
   4a2ac:	bne.n	4a2a6 <error@@Base+0x1ada2>
   4a2ae:	sub.w	lr, r1, #4
   4a2b2:	sub.w	r8, r2, #4
   4a2b6:	add.w	r5, ip, #124	; 0x7c
   4a2ba:	add.w	r9, ip, #252	; 0xfc
   4a2be:	ldr.w	r6, [lr, #4]!
   4a2c2:	sub.w	r3, r5, #128	; 0x80
   4a2c6:	mov	r1, r8
   4a2c8:	ldr.w	r4, [r3, #4]!
   4a2cc:	ldr.w	r2, [r1, #4]!
   4a2d0:	cmp	r3, r5
   4a2d2:	mla	r2, r2, r6, r4
   4a2d6:	str	r2, [r3, #0]
   4a2d8:	bne.n	4a2c8 <error@@Base+0x1adc4>
   4a2da:	adds	r5, r3, #4
   4a2dc:	cmp	r5, r9
   4a2de:	bne.n	4a2be <error@@Base+0x1adba>
   4a2e0:	subs	r1, r0, #4
   4a2e2:	add.w	r5, ip, #120	; 0x78
   4a2e6:	ldr.w	r2, [r7, #132]	; 0x84
   4a2ea:	adds	r7, #4
   4a2ec:	ldr	r4, [r7, #0]
   4a2ee:	cmp	r5, r7
   4a2f0:	mov.w	r3, r2, lsl #2
   4a2f4:	add.w	r3, r3, r2, lsl #5
   4a2f8:	add	r3, r4
   4a2fa:	add.w	r3, r3, r2, lsl #1
   4a2fe:	str.w	r3, [r1, #4]!
   4a302:	bne.n	4a2e6 <error@@Base+0x1ade2>
   4a304:	ldr.w	r1, [ip, #124]	; 0x7c
   4a308:	add.w	r5, r0, #124	; 0x7c
   4a30c:	movs	r6, #2
   4a30e:	ldr	r2, [r0, #0]
   4a310:	lsrs	r4, r1, #7
   4a312:	mov	r3, r0
   4a314:	and.w	r1, r1, #127	; 0x7f
   4a318:	add	r2, r4
   4a31a:	str	r1, [r0, #124]	; 0x7c
   4a31c:	add.w	r2, r2, r4, lsl #4
   4a320:	add.w	r2, r2, r4, lsl #1
   4a324:	str	r2, [r0, #0]
   4a326:	ldrb	r4, [r3, #0]
   4a328:	ldr	r1, [r3, #4]
   4a32a:	add.w	r2, r1, r2, lsr #8
   4a32e:	str	r2, [r3, #4]
   4a330:	str.w	r4, [r3], #4
   4a334:	cmp	r5, r3
   4a336:	bne.n	4a326 <error@@Base+0x1ae22>
   4a338:	cmp	r6, #1
   4a33a:	beq.n	4a342 <error@@Base+0x1ae3e>
   4a33c:	ldr	r1, [r0, #124]	; 0x7c
   4a33e:	movs	r6, #1
   4a340:	b.n	4a30e <error@@Base+0x1ae0a>
   4a342:	ldr	r2, [pc, #32]	; (4a364 <error@@Base+0x1ae60>)
   4a344:	ldr	r3, [pc, #24]	; (4a360 <error@@Base+0x1ae5c>)
   4a346:	add	r2, pc
   4a348:	ldr	r3, [r2, r3]
   4a34a:	ldr	r2, [r3, #0]
   4a34c:	ldr	r3, [sp, #252]	; 0xfc
   4a34e:	eors	r2, r3
   4a350:	bne.n	4a358 <error@@Base+0x1ae54>
   4a352:	add	sp, #260	; 0x104
   4a354:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   4a358:	blx	620c <__stack_chk_fail@plt>
   4a35c:	push	{r1, r2, r3, r5, r6, r7, lr}
   4a35e:	movs	r4, r0
   4a360:	lsls	r4, r3, #25
   4a362:	movs	r0, r0
   4a364:	push	{r1, r3, r4, r5, lr}
   4a366:	movs	r4, r0
   4a368:	mov	r2, r1
   4a36a:	b.w	4a280 <error@@Base+0x1ad7c>
   4a36e:	nop
   4a370:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4a374:	sub.w	sp, sp, #1288	; 0x508
   4a378:	ldr	r7, [pc, #608]	; (4a5dc <error@@Base+0x1b0d8>)
   4a37a:	add	r6, sp, #4
   4a37c:	ldr	r3, [pc, #608]	; (4a5e0 <error@@Base+0x1b0dc>)
   4a37e:	addw	r5, sp, #1156	; 0x484
   4a382:	add	r7, pc
   4a384:	addw	r4, sp, #1028	; 0x404
   4a388:	mov	r2, r1
   4a38a:	mov	r8, r0
   4a38c:	ldr	r3, [r7, r3]
   4a38e:	mov	r0, r6
   4a390:	mov	r9, r1
   4a392:	add	r7, sp, #260	; 0x104
   4a394:	ldr	r3, [r3, #0]
   4a396:	str.w	r3, [sp, #1284]	; 0x504
   4a39a:	mov.w	r3, #0
   4a39e:	bl	4a280 <error@@Base+0x1ad7c>
   4a3a2:	mov	r2, r6
   4a3a4:	mov	r1, r6
   4a3a6:	mov	r0, r5
   4a3a8:	add.w	sl, sp, #516	; 0x204
   4a3ac:	bl	4a280 <error@@Base+0x1ad7c>
   4a3b0:	mov	r2, r5
   4a3b2:	mov	r1, r5
   4a3b4:	mov	r0, r4
   4a3b6:	bl	4a280 <error@@Base+0x1ad7c>
   4a3ba:	mov	r2, r9
   4a3bc:	add.w	r9, sp, #132	; 0x84
   4a3c0:	mov	r1, r4
   4a3c2:	mov	r0, r9
   4a3c4:	bl	4a280 <error@@Base+0x1ad7c>
   4a3c8:	mov	r2, r6
   4a3ca:	mov	r1, r9
   4a3cc:	add	r6, sp, #388	; 0x184
   4a3ce:	mov	r0, r7
   4a3d0:	bl	4a280 <error@@Base+0x1ad7c>
   4a3d4:	mov	r2, r7
   4a3d6:	mov	r1, r7
   4a3d8:	mov	r0, r4
   4a3da:	bl	4a280 <error@@Base+0x1ad7c>
   4a3de:	mov	r0, r6
   4a3e0:	mov	r2, r9
   4a3e2:	mov	r1, r4
   4a3e4:	bl	4a280 <error@@Base+0x1ad7c>
   4a3e8:	mov	r2, r6
   4a3ea:	mov	r1, r6
   4a3ec:	mov	r0, r4
   4a3ee:	bl	4a280 <error@@Base+0x1ad7c>
   4a3f2:	mov	r2, r4
   4a3f4:	mov	r1, r4
   4a3f6:	mov	r0, r5
   4a3f8:	bl	4a280 <error@@Base+0x1ad7c>
   4a3fc:	mov	r2, r5
   4a3fe:	mov	r1, r5
   4a400:	mov	r0, r4
   4a402:	bl	4a280 <error@@Base+0x1ad7c>
   4a406:	mov	r2, r4
   4a408:	mov	r1, r4
   4a40a:	mov	r0, r5
   4a40c:	bl	4a280 <error@@Base+0x1ad7c>
   4a410:	mov	r2, r5
   4a412:	mov	r1, r5
   4a414:	mov	r0, r4
   4a416:	bl	4a280 <error@@Base+0x1ad7c>
   4a41a:	mov	r2, r6
   4a41c:	mov	r1, r4
   4a41e:	mov	r0, sl
   4a420:	bl	4a280 <error@@Base+0x1ad7c>
   4a424:	mov	r2, sl
   4a426:	mov	r1, sl
   4a428:	mov	r0, r4
   4a42a:	bl	4a280 <error@@Base+0x1ad7c>
   4a42e:	mov	r2, r4
   4a430:	mov	r1, r4
   4a432:	mov	r0, r5
   4a434:	bl	4a280 <error@@Base+0x1ad7c>
   4a438:	movs	r6, #4
   4a43a:	mov	r2, r5
   4a43c:	mov	r1, r5
   4a43e:	mov	r0, r4
   4a440:	bl	4a280 <error@@Base+0x1ad7c>
   4a444:	mov	r2, r4
   4a446:	mov	r1, r4
   4a448:	mov	r0, r5
   4a44a:	bl	4a280 <error@@Base+0x1ad7c>
   4a44e:	subs	r6, #1
   4a450:	bne.n	4a43a <error@@Base+0x1af36>
   4a452:	add.w	r9, sp, #644	; 0x284
   4a456:	mov	r2, sl
   4a458:	mov	r1, r5
   4a45a:	movs	r6, #9
   4a45c:	mov	r0, r9
   4a45e:	bl	4a280 <error@@Base+0x1ad7c>
   4a462:	mov	r2, r9
   4a464:	mov	r1, r9
   4a466:	mov	r0, r4
   4a468:	bl	4a280 <error@@Base+0x1ad7c>
   4a46c:	mov	r2, r4
   4a46e:	mov	r1, r4
   4a470:	mov	r0, r5
   4a472:	bl	4a280 <error@@Base+0x1ad7c>
   4a476:	mov	r2, r5
   4a478:	mov	r1, r5
   4a47a:	mov	r0, r4
   4a47c:	bl	4a280 <error@@Base+0x1ad7c>
   4a480:	mov	r2, r4
   4a482:	mov	r1, r4
   4a484:	mov	r0, r5
   4a486:	bl	4a280 <error@@Base+0x1ad7c>
   4a48a:	subs	r6, #1
   4a48c:	bne.n	4a476 <error@@Base+0x1af72>
   4a48e:	mov	r2, r9
   4a490:	mov	r1, r5
   4a492:	mov	r0, r4
   4a494:	movs	r6, #4
   4a496:	bl	4a280 <error@@Base+0x1ad7c>
   4a49a:	mov	r2, r4
   4a49c:	mov	r1, r4
   4a49e:	mov	r0, r5
   4a4a0:	bl	4a280 <error@@Base+0x1ad7c>
   4a4a4:	mov	r2, r5
   4a4a6:	mov	r1, r5
   4a4a8:	mov	r0, r4
   4a4aa:	bl	4a280 <error@@Base+0x1ad7c>
   4a4ae:	mov	r2, r4
   4a4b0:	mov	r1, r4
   4a4b2:	mov	r0, r5
   4a4b4:	bl	4a280 <error@@Base+0x1ad7c>
   4a4b8:	mov	r2, r5
   4a4ba:	mov	r1, r5
   4a4bc:	mov	r0, r4
   4a4be:	bl	4a280 <error@@Base+0x1ad7c>
   4a4c2:	subs	r6, #1
   4a4c4:	bne.n	4a4ae <error@@Base+0x1afaa>
   4a4c6:	add.w	r9, sp, #772	; 0x304
   4a4ca:	mov	r2, sl
   4a4cc:	mov	r1, r4
   4a4ce:	movs	r6, #24
   4a4d0:	mov	r0, r9
   4a4d2:	bl	4a280 <error@@Base+0x1ad7c>
   4a4d6:	mov	r2, r9
   4a4d8:	mov	r1, r9
   4a4da:	mov	r0, r4
   4a4dc:	bl	4a280 <error@@Base+0x1ad7c>
   4a4e0:	mov	r2, r4
   4a4e2:	mov	r1, r4
   4a4e4:	mov	r0, r5
   4a4e6:	bl	4a280 <error@@Base+0x1ad7c>
   4a4ea:	mov	r2, r5
   4a4ec:	mov	r1, r5
   4a4ee:	mov	r0, r4
   4a4f0:	bl	4a280 <error@@Base+0x1ad7c>
   4a4f4:	mov	r2, r4
   4a4f6:	mov	r1, r4
   4a4f8:	mov	r0, r5
   4a4fa:	bl	4a280 <error@@Base+0x1ad7c>
   4a4fe:	subs	r6, #1
   4a500:	bne.n	4a4ea <error@@Base+0x1afe6>
   4a502:	add.w	sl, sp, #900	; 0x384
   4a506:	mov	r2, r9
   4a508:	mov	r1, r5
   4a50a:	movs	r6, #49	; 0x31
   4a50c:	mov	r0, sl
   4a50e:	bl	4a280 <error@@Base+0x1ad7c>
   4a512:	mov	r2, sl
   4a514:	mov	r1, sl
   4a516:	mov	r0, r5
   4a518:	bl	4a280 <error@@Base+0x1ad7c>
   4a51c:	mov	r2, r5
   4a51e:	mov	r1, r5
   4a520:	mov	r0, r4
   4a522:	bl	4a280 <error@@Base+0x1ad7c>
   4a526:	mov	r2, r4
   4a528:	mov	r1, r4
   4a52a:	mov	r0, r5
   4a52c:	bl	4a280 <error@@Base+0x1ad7c>
   4a530:	mov	r2, r5
   4a532:	mov	r1, r5
   4a534:	mov	r0, r4
   4a536:	bl	4a280 <error@@Base+0x1ad7c>
   4a53a:	subs	r6, #1
   4a53c:	bne.n	4a526 <error@@Base+0x1b022>
   4a53e:	mov	r2, sl
   4a540:	mov	r1, r4
   4a542:	mov	r0, r5
   4a544:	movs	r6, #24
   4a546:	bl	4a280 <error@@Base+0x1ad7c>
   4a54a:	mov	r2, r5
   4a54c:	mov	r1, r5
   4a54e:	mov	r0, r4
   4a550:	bl	4a280 <error@@Base+0x1ad7c>
   4a554:	mov	r2, r4
   4a556:	mov	r1, r4
   4a558:	mov	r0, r5
   4a55a:	bl	4a280 <error@@Base+0x1ad7c>
   4a55e:	mov	r2, r5
   4a560:	mov	r1, r5
   4a562:	mov	r0, r4
   4a564:	bl	4a280 <error@@Base+0x1ad7c>
   4a568:	mov	r2, r4
   4a56a:	mov	r1, r4
   4a56c:	mov	r0, r5
   4a56e:	bl	4a280 <error@@Base+0x1ad7c>
   4a572:	subs	r6, #1
   4a574:	bne.n	4a55e <error@@Base+0x1b05a>
   4a576:	mov	r2, r9
   4a578:	mov	r1, r5
   4a57a:	mov	r0, r4
   4a57c:	bl	4a280 <error@@Base+0x1ad7c>
   4a580:	mov	r2, r4
   4a582:	mov	r1, r4
   4a584:	mov	r0, r5
   4a586:	bl	4a280 <error@@Base+0x1ad7c>
   4a58a:	mov	r2, r5
   4a58c:	mov	r1, r5
   4a58e:	mov	r0, r4
   4a590:	bl	4a280 <error@@Base+0x1ad7c>
   4a594:	mov	r2, r4
   4a596:	mov	r1, r4
   4a598:	mov	r0, r5
   4a59a:	bl	4a280 <error@@Base+0x1ad7c>
   4a59e:	mov	r2, r5
   4a5a0:	mov	r1, r5
   4a5a2:	mov	r0, r4
   4a5a4:	bl	4a280 <error@@Base+0x1ad7c>
   4a5a8:	mov	r2, r4
   4a5aa:	mov	r1, r4
   4a5ac:	mov	r0, r5
   4a5ae:	bl	4a280 <error@@Base+0x1ad7c>
   4a5b2:	mov	r2, r7
   4a5b4:	mov	r1, r5
   4a5b6:	mov	r0, r8
   4a5b8:	bl	4a280 <error@@Base+0x1ad7c>
   4a5bc:	ldr	r2, [pc, #36]	; (4a5e4 <error@@Base+0x1b0e0>)
   4a5be:	ldr	r3, [pc, #32]	; (4a5e0 <error@@Base+0x1b0dc>)
   4a5c0:	add	r2, pc
   4a5c2:	ldr	r3, [r2, r3]
   4a5c4:	ldr	r2, [r3, #0]
   4a5c6:	ldr.w	r3, [sp, #1284]	; 0x504
   4a5ca:	eors	r2, r3
   4a5cc:	bne.n	4a5d6 <error@@Base+0x1b0d2>
   4a5ce:	add.w	sp, sp, #1288	; 0x508
   4a5d2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4a5d6:	blx	620c <__stack_chk_fail@plt>
   4a5da:	nop
   4a5dc:	push	{r1, r2, r3, r4, r5, r6, r7}
   4a5de:	movs	r4, r0
   4a5e0:	lsls	r4, r3, #25
   4a5e2:	movs	r0, r0
   4a5e4:	uxtb	r0, r0
   4a5e6:	movs	r4, r0
   4a5e8:	ldr.w	ip, [pc, #444]	; 4a7a8 <error@@Base+0x1b2a4>
   4a5ec:	mov	r2, r1
   4a5ee:	ldr	r3, [pc, #444]	; (4a7ac <error@@Base+0x1b2a8>)
   4a5f0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4a5f4:	add	ip, pc
   4a5f6:	sub.w	sp, sp, #1160	; 0x488
   4a5fa:	mov	r7, r0
   4a5fc:	add	r5, sp, #4
   4a5fe:	ldr.w	r3, [ip, r3]
   4a602:	addw	r4, sp, #1028	; 0x404
   4a606:	add.w	r8, sp, #132	; 0x84
   4a60a:	mov	r0, r5
   4a60c:	ldr	r3, [r3, #0]
   4a60e:	str.w	r3, [sp, #1156]	; 0x484
   4a612:	mov.w	r3, #0
   4a616:	mov	r6, r1
   4a618:	bl	4a280 <error@@Base+0x1ad7c>
   4a61c:	mov	r2, r5
   4a61e:	mov	r1, r5
   4a620:	mov	r0, r4
   4a622:	add.w	sl, sp, #388	; 0x184
   4a626:	bl	4a280 <error@@Base+0x1ad7c>
   4a62a:	mov	r2, r4
   4a62c:	mov	r1, r4
   4a62e:	mov	r0, r4
   4a630:	bl	4a280 <error@@Base+0x1ad7c>
   4a634:	mov	r2, r6
   4a636:	mov	r1, r4
   4a638:	mov	r0, r8
   4a63a:	bl	4a280 <error@@Base+0x1ad7c>
   4a63e:	mov	r2, r5
   4a640:	add	r5, sp, #260	; 0x104
   4a642:	mov	r1, r8
   4a644:	mov	r0, r5
   4a646:	bl	4a280 <error@@Base+0x1ad7c>
   4a64a:	mov	r2, r5
   4a64c:	mov	r1, r5
   4a64e:	mov	r0, r4
   4a650:	bl	4a280 <error@@Base+0x1ad7c>
   4a654:	mov	r2, r8
   4a656:	mov	r1, r4
   4a658:	mov	r0, sl
   4a65a:	bl	4a280 <error@@Base+0x1ad7c>
   4a65e:	mov	r2, sl
   4a660:	mov	r1, sl
   4a662:	mov	r0, r4
   4a664:	movs	r5, #4
   4a666:	bl	4a280 <error@@Base+0x1ad7c>
   4a66a:	mov	r2, r4
   4a66c:	mov	r1, r4
   4a66e:	mov	r0, r4
   4a670:	bl	4a280 <error@@Base+0x1ad7c>
   4a674:	subs	r5, #1
   4a676:	bne.n	4a66a <error@@Base+0x1b166>
   4a678:	add.w	r9, sp, #516	; 0x204
   4a67c:	mov	r2, sl
   4a67e:	mov	r1, r4
   4a680:	movs	r5, #9
   4a682:	mov	r0, r9
   4a684:	bl	4a280 <error@@Base+0x1ad7c>
   4a688:	mov	r2, r9
   4a68a:	mov	r1, r9
   4a68c:	mov	r0, r4
   4a68e:	bl	4a280 <error@@Base+0x1ad7c>
   4a692:	mov	r2, r4
   4a694:	mov	r1, r4
   4a696:	mov	r0, r4
   4a698:	bl	4a280 <error@@Base+0x1ad7c>
   4a69c:	subs	r5, #1
   4a69e:	bne.n	4a692 <error@@Base+0x1b18e>
   4a6a0:	add.w	r8, sp, #644	; 0x284
   4a6a4:	mov	r2, r9
   4a6a6:	mov	r1, r4
   4a6a8:	movs	r5, #19
   4a6aa:	mov	r0, r8
   4a6ac:	bl	4a280 <error@@Base+0x1ad7c>
   4a6b0:	mov	r2, r8
   4a6b2:	mov	r1, r8
   4a6b4:	mov	r0, r4
   4a6b6:	bl	4a280 <error@@Base+0x1ad7c>
   4a6ba:	mov	r2, r4
   4a6bc:	mov	r1, r4
   4a6be:	mov	r0, r4
   4a6c0:	bl	4a280 <error@@Base+0x1ad7c>
   4a6c4:	subs	r5, #1
   4a6c6:	bne.n	4a6ba <error@@Base+0x1b1b6>
   4a6c8:	mov	r2, r8
   4a6ca:	mov	r1, r4
   4a6cc:	mov	r0, r4
   4a6ce:	movs	r5, #9
   4a6d0:	bl	4a280 <error@@Base+0x1ad7c>
   4a6d4:	mov	r2, r4
   4a6d6:	mov	r1, r4
   4a6d8:	mov	r0, r4
   4a6da:	bl	4a280 <error@@Base+0x1ad7c>
   4a6de:	mov	r2, r4
   4a6e0:	mov	r1, r4
   4a6e2:	mov	r0, r4
   4a6e4:	bl	4a280 <error@@Base+0x1ad7c>
   4a6e8:	subs	r5, #1
   4a6ea:	bne.n	4a6de <error@@Base+0x1b1da>
   4a6ec:	add.w	r8, sp, #772	; 0x304
   4a6f0:	mov	r2, r9
   4a6f2:	mov	r1, r4
   4a6f4:	movs	r5, #49	; 0x31
   4a6f6:	mov	r0, r8
   4a6f8:	bl	4a280 <error@@Base+0x1ad7c>
   4a6fc:	mov	r2, r8
   4a6fe:	mov	r1, r8
   4a700:	mov	r0, r4
   4a702:	bl	4a280 <error@@Base+0x1ad7c>
   4a706:	mov	r2, r4
   4a708:	mov	r1, r4
   4a70a:	mov	r0, r4
   4a70c:	bl	4a280 <error@@Base+0x1ad7c>
   4a710:	subs	r5, #1
   4a712:	bne.n	4a706 <error@@Base+0x1b202>
   4a714:	add.w	r9, sp, #900	; 0x384
   4a718:	mov	r2, r8
   4a71a:	mov	r1, r4
   4a71c:	movs	r5, #99	; 0x63
   4a71e:	mov	r0, r9
   4a720:	bl	4a280 <error@@Base+0x1ad7c>
   4a724:	mov	r2, r9
   4a726:	mov	r1, r9
   4a728:	mov	r0, r4
   4a72a:	bl	4a280 <error@@Base+0x1ad7c>
   4a72e:	mov	r2, r4
   4a730:	mov	r1, r4
   4a732:	mov	r0, r4
   4a734:	bl	4a280 <error@@Base+0x1ad7c>
   4a738:	subs	r5, #1
   4a73a:	bne.n	4a72e <error@@Base+0x1b22a>
   4a73c:	mov	r2, r9
   4a73e:	mov	r1, r4
   4a740:	mov	r0, r4
   4a742:	movs	r5, #49	; 0x31
   4a744:	bl	4a280 <error@@Base+0x1ad7c>
   4a748:	mov	r2, r4
   4a74a:	mov	r1, r4
   4a74c:	mov	r0, r4
   4a74e:	bl	4a280 <error@@Base+0x1ad7c>
   4a752:	mov	r2, r4
   4a754:	mov	r1, r4
   4a756:	mov	r0, r4
   4a758:	bl	4a280 <error@@Base+0x1ad7c>
   4a75c:	subs	r5, #1
   4a75e:	bne.n	4a752 <error@@Base+0x1b24e>
   4a760:	mov	r2, r8
   4a762:	mov	r1, r4
   4a764:	mov	r0, r4
   4a766:	bl	4a280 <error@@Base+0x1ad7c>
   4a76a:	mov	r2, r4
   4a76c:	mov	r1, r4
   4a76e:	mov	r0, r4
   4a770:	bl	4a280 <error@@Base+0x1ad7c>
   4a774:	mov	r2, r4
   4a776:	mov	r1, r4
   4a778:	mov	r0, r4
   4a77a:	bl	4a280 <error@@Base+0x1ad7c>
   4a77e:	mov	r2, r6
   4a780:	mov	r1, r4
   4a782:	mov	r0, r7
   4a784:	bl	4a280 <error@@Base+0x1ad7c>
   4a788:	ldr	r2, [pc, #36]	; (4a7b0 <error@@Base+0x1b2ac>)
   4a78a:	ldr	r3, [pc, #32]	; (4a7ac <error@@Base+0x1b2a8>)
   4a78c:	add	r2, pc
   4a78e:	ldr	r3, [r2, r3]
   4a790:	ldr	r2, [r3, #0]
   4a792:	ldr.w	r3, [sp, #1156]	; 0x484
   4a796:	eors	r2, r3
   4a798:	bne.n	4a7a2 <error@@Base+0x1b29e>
   4a79a:	add.w	sp, sp, #1160	; 0x488
   4a79e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4a7a2:	blx	620c <__stack_chk_fail@plt>
   4a7a6:	nop
   4a7a8:	uxth	r4, r1
   4a7aa:	movs	r4, r0
   4a7ac:	lsls	r4, r3, #25
   4a7ae:	movs	r0, r0
   4a7b0:	sub	sp, #464	; 0x1d0
   4a7b2:	movs	r4, r0
   4a7b4:	push	{r4, lr}
   4a7b6:	mov	r4, r0
   4a7b8:	ldr	r3, [r0, #44]	; 0x2c
   4a7ba:	cmp	r3, #13
   4a7bc:	bhi.n	4a7e6 <error@@Base+0x1b2e2>
   4a7be:	tbb	[pc, r3]
   4a7c2:	lsls	r5, r2, #28
   4a7c4:	subs	r7, r0, r0
   4a7c6:	asrs	r7, r3, #8
   4a7c8:	asrs	r2, r2, #8
   4a7ca:	asrs	r2, r2, #8
   4a7cc:	lsls	r5, r2, #28
   4a7ce:	subs	r7, r0, r0
   4a7d0:	bl	47bc8 <error@@Base+0x186c4>
   4a7d4:	str.w	r0, [r4, #196]	; 0xc4
   4a7d8:	cbz	r0, 4a80a <error@@Base+0x1b306>
   4a7da:	ldr	r1, [r4, #16]
   4a7dc:	ldmia.w	sp!, {r4, lr}
   4a7e0:	lsls	r1, r1, #3
   4a7e2:	b.w	47a2c <error@@Base+0x18528>
   4a7e6:	mvn.w	r0, #9
   4a7ea:	pop	{r4, pc}
   4a7ec:	bl	47bb4 <error@@Base+0x186b0>
   4a7f0:	str.w	r0, [r4, #196]	; 0xc4
   4a7f4:	b.n	4a7d8 <error@@Base+0x1b2d4>
   4a7f6:	bl	47bdc <error@@Base+0x186d8>
   4a7fa:	str.w	r0, [r4, #196]	; 0xc4
   4a7fe:	b.n	4a7d8 <error@@Base+0x1b2d4>
   4a800:	bl	47bf0 <error@@Base+0x186ec>
   4a804:	str.w	r0, [r4, #196]	; 0xc4
   4a808:	b.n	4a7d8 <error@@Base+0x1b2d4>
   4a80a:	mvn.w	r0, #1
   4a80e:	pop	{r4, pc}
   4a810:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4a814:	mov	r7, r0
   4a816:	ldr.w	r0, [r0, #196]	; 0xc4
   4a81a:	mov	r8, r2
   4a81c:	mov	r9, r1
   4a81e:	bl	478c8 <error@@Base+0x183c4>
   4a822:	cbz	r0, 4a87c <error@@Base+0x1b378>
   4a824:	ldr.w	r0, [r7, #196]	; 0xc4
   4a828:	blx	6a40 <DH_size@plt>
   4a82c:	mov	r4, r0
   4a82e:	blx	656c <malloc@plt>
   4a832:	mov	r5, r0
   4a834:	cbz	r0, 4a88e <error@@Base+0x1b38a>
   4a836:	blx	6870 <BN_new@plt>
   4a83a:	mov	r6, r0
   4a83c:	cbz	r0, 4a888 <error@@Base+0x1b384>
   4a83e:	mov	r1, r9
   4a840:	ldr.w	r2, [r7, #196]	; 0xc4
   4a844:	mov	r0, r5
   4a846:	blx	6040 <DH_compute_key@plt>
   4a84a:	subs	r1, r0, #0
   4a84c:	blt.n	4a876 <error@@Base+0x1b372>
   4a84e:	mov	r2, r6
   4a850:	mov	r0, r5
   4a852:	blx	57a4 <BN_bin2bn@plt>
   4a856:	cbz	r0, 4a876 <error@@Base+0x1b372>
   4a858:	mov	r0, r8
   4a85a:	mov	r1, r6
   4a85c:	bl	25064 <__read_chk@plt+0x1e600>
   4a860:	mov	r7, r0
   4a862:	mov	r1, r4
   4a864:	mov	r0, r5
   4a866:	bl	5044c <__b64_pton@@Base+0x19f4>
   4a86a:	mov	r0, r6
   4a86c:	blx	61b8 <BN_clear_free@plt+0x4>
   4a870:	mov	r0, r7
   4a872:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   4a876:	mvn.w	r7, #21
   4a87a:	b.n	4a862 <error@@Base+0x1b35e>
   4a87c:	mov	r4, r0
   4a87e:	mvn.w	r7, #2
   4a882:	mov	r5, r0
   4a884:	mov	r6, r0
   4a886:	b.n	4a862 <error@@Base+0x1b35e>
   4a888:	mvn.w	r7, #1
   4a88c:	b.n	4a862 <error@@Base+0x1b35e>
   4a88e:	mov	r6, r0
   4a890:	mvn.w	r7, #1
   4a894:	b.n	4a862 <error@@Base+0x1b35e>
   4a896:	nop
   4a898:	ldr	r2, [pc, #116]	; (4a910 <error@@Base+0x1b40c>)
   4a89a:	ldr	r3, [pc, #120]	; (4a914 <error@@Base+0x1b410>)
   4a89c:	add	r2, pc
   4a89e:	push	{r4, r5, r6, lr}
   4a8a0:	sub	sp, #8
   4a8a2:	ldr	r3, [r2, r3]
   4a8a4:	mov	r5, r0
   4a8a6:	ldr	r3, [r3, #0]
   4a8a8:	str	r3, [sp, #4]
   4a8aa:	mov.w	r3, #0
   4a8ae:	bl	4a7b4 <error@@Base+0x1b2b0>
   4a8b2:	mov	r4, r0
   4a8b4:	cbz	r0, 4a8cc <error@@Base+0x1b3c8>
   4a8b6:	ldr	r2, [pc, #96]	; (4a918 <error@@Base+0x1b414>)
   4a8b8:	ldr	r3, [pc, #88]	; (4a914 <error@@Base+0x1b410>)
   4a8ba:	add	r2, pc
   4a8bc:	ldr	r3, [r2, r3]
   4a8be:	ldr	r2, [r3, #0]
   4a8c0:	ldr	r3, [sp, #4]
   4a8c2:	eors	r2, r3
   4a8c4:	bne.n	4a90a <error@@Base+0x1b406>
   4a8c6:	mov	r0, r4
   4a8c8:	add	sp, #8
   4a8ca:	pop	{r4, r5, r6, pc}
   4a8cc:	mov	r2, r0
   4a8ce:	mov	r1, sp
   4a8d0:	ldr.w	r0, [r5, #196]	; 0xc4
   4a8d4:	blx	5828 <DH_get0_key@plt>
   4a8d8:	bl	1dbe8 <__read_chk@plt+0x17184>
   4a8dc:	mov	r6, r0
   4a8de:	cbz	r0, 4a904 <error@@Base+0x1b400>
   4a8e0:	ldr	r1, [sp, #0]
   4a8e2:	bl	25064 <__read_chk@plt+0x1e600>
   4a8e6:	mov	r4, r0
   4a8e8:	cbnz	r0, 4a8fc <error@@Base+0x1b3f8>
   4a8ea:	mov	r1, r0
   4a8ec:	mov	r0, r6
   4a8ee:	bl	23d00 <__read_chk@plt+0x1d29c>
   4a8f2:	mov	r4, r0
   4a8f4:	cbnz	r0, 4a8fc <error@@Base+0x1b3f8>
   4a8f6:	str.w	r6, [r5, #1884]	; 0x75c
   4a8fa:	mov	r6, r0
   4a8fc:	mov	r0, r6
   4a8fe:	bl	1dd04 <__read_chk@plt+0x172a0>
   4a902:	b.n	4a8b6 <error@@Base+0x1b3b2>
   4a904:	mvn.w	r4, #1
   4a908:	b.n	4a8b6 <error@@Base+0x1b3b2>
   4a90a:	blx	620c <__stack_chk_fail@plt>
   4a90e:	nop
   4a910:	add	r7, sp, #912	; 0x390
   4a912:	movs	r4, r0
   4a914:	lsls	r4, r3, #25
   4a916:	movs	r0, r0
   4a918:	add	r7, sp, #792	; 0x318
   4a91a:	movs	r4, r0
   4a91c:	push	{r4, r5, r6, r7, lr}
   4a91e:	mov	r7, r2
   4a920:	ldr	r2, [pc, #136]	; (4a9ac <error@@Base+0x1b4a8>)
   4a922:	sub	sp, #12
   4a924:	ldr	r3, [pc, #136]	; (4a9b0 <error@@Base+0x1b4ac>)
   4a926:	mov	r6, r0
   4a928:	add	r2, pc
   4a92a:	mov	r4, r1
   4a92c:	ldr	r3, [r2, r3]
   4a92e:	ldr	r3, [r3, #0]
   4a930:	str	r3, [sp, #4]
   4a932:	mov.w	r3, #0
   4a936:	movs	r3, #0
   4a938:	str	r3, [r7, #0]
   4a93a:	str	r3, [sp, #0]
   4a93c:	bl	1dbe8 <__read_chk@plt+0x17184>
   4a940:	mov	r5, r0
   4a942:	cbz	r0, 4a9a2 <error@@Base+0x1b49e>
   4a944:	mov	r1, r4
   4a946:	bl	2470c <__read_chk@plt+0x1dca8>
   4a94a:	mov	r4, r0
   4a94c:	cbz	r0, 4a978 <error@@Base+0x1b474>
   4a94e:	ldr.w	r0, [r6, #196]	; 0xc4
   4a952:	blx	6700 <DH_free@plt>
   4a956:	movs	r3, #0
   4a958:	mov	r0, r5
   4a95a:	str.w	r3, [r6, #196]	; 0xc4
   4a95e:	bl	1dd04 <__read_chk@plt+0x172a0>
   4a962:	ldr	r2, [pc, #80]	; (4a9b4 <error@@Base+0x1b4b0>)
   4a964:	ldr	r3, [pc, #72]	; (4a9b0 <error@@Base+0x1b4ac>)
   4a966:	add	r2, pc
   4a968:	ldr	r3, [r2, r3]
   4a96a:	ldr	r2, [r3, #0]
   4a96c:	ldr	r3, [sp, #4]
   4a96e:	eors	r2, r3
   4a970:	bne.n	4a9a8 <error@@Base+0x1b4a4>
   4a972:	mov	r0, r4
   4a974:	add	sp, #12
   4a976:	pop	{r4, r5, r6, r7, pc}
   4a978:	mov	r1, sp
   4a97a:	mov	r0, r5
   4a97c:	bl	24ebc <__read_chk@plt+0x1e458>
   4a980:	mov	r4, r0
   4a982:	cmp	r0, #0
   4a984:	bne.n	4a94e <error@@Base+0x1b44a>
   4a986:	mov	r0, r5
   4a988:	bl	1de7c <__read_chk@plt+0x17418>
   4a98c:	ldr	r1, [sp, #0]
   4a98e:	mov	r2, r5
   4a990:	mov	r0, r6
   4a992:	bl	4a810 <error@@Base+0x1b30c>
   4a996:	mov	r4, r0
   4a998:	cmp	r0, #0
   4a99a:	bne.n	4a94e <error@@Base+0x1b44a>
   4a99c:	str	r5, [r7, #0]
   4a99e:	mov	r5, r0
   4a9a0:	b.n	4a94e <error@@Base+0x1b44a>
   4a9a2:	mvn.w	r4, #1
   4a9a6:	b.n	4a94e <error@@Base+0x1b44a>
   4a9a8:	blx	620c <__stack_chk_fail@plt>
   4a9ac:	add	r7, sp, #352	; 0x160
   4a9ae:	movs	r4, r0
   4a9b0:	lsls	r4, r3, #25
   4a9b2:	movs	r0, r0
   4a9b4:	add	r7, sp, #104	; 0x68
   4a9b6:	movs	r4, r0
   4a9b8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4a9bc:	mov	r7, r2
   4a9be:	ldr	r2, [pc, #168]	; (4aa68 <error@@Base+0x1b564>)
   4a9c0:	mov	r6, r3
   4a9c2:	ldr	r3, [pc, #168]	; (4aa6c <error@@Base+0x1b568>)
   4a9c4:	sub	sp, #12
   4a9c6:	add	r2, pc
   4a9c8:	mov.w	r9, #0
   4a9cc:	mov	r8, r1
   4a9ce:	mov	r5, r0
   4a9d0:	ldr	r3, [r2, r3]
   4a9d2:	ldr	r3, [r3, #0]
   4a9d4:	str	r3, [sp, #4]
   4a9d6:	mov.w	r3, #0
   4a9da:	str.w	r9, [r7]
   4a9de:	str.w	r9, [r6]
   4a9e2:	bl	4a7b4 <error@@Base+0x1b2b0>
   4a9e6:	mov	r4, r0
   4a9e8:	cbz	r0, 4aa16 <error@@Base+0x1b512>
   4a9ea:	ldr.w	r0, [r5, #196]	; 0xc4
   4a9ee:	blx	6700 <DH_free@plt>
   4a9f2:	movs	r3, #0
   4a9f4:	mov	r0, r9
   4a9f6:	str.w	r3, [r5, #196]	; 0xc4
   4a9fa:	bl	1dd04 <__read_chk@plt+0x172a0>
   4a9fe:	ldr	r2, [pc, #112]	; (4aa70 <error@@Base+0x1b56c>)
   4aa00:	ldr	r3, [pc, #104]	; (4aa6c <error@@Base+0x1b568>)
   4aa02:	add	r2, pc
   4aa04:	ldr	r3, [r2, r3]
   4aa06:	ldr	r2, [r3, #0]
   4aa08:	ldr	r3, [sp, #4]
   4aa0a:	eors	r2, r3
   4aa0c:	bne.n	4aa62 <error@@Base+0x1b55e>
   4aa0e:	mov	r0, r4
   4aa10:	add	sp, #12
   4aa12:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   4aa16:	mov	r2, r0
   4aa18:	mov	r1, sp
   4aa1a:	ldr.w	r0, [r5, #196]	; 0xc4
   4aa1e:	blx	5828 <DH_get0_key@plt>
   4aa22:	bl	1dbe8 <__read_chk@plt+0x17184>
   4aa26:	mov	r9, r0
   4aa28:	cbz	r0, 4aa5c <error@@Base+0x1b558>
   4aa2a:	ldr	r1, [sp, #0]
   4aa2c:	bl	25064 <__read_chk@plt+0x1e600>
   4aa30:	mov	r4, r0
   4aa32:	cmp	r0, #0
   4aa34:	bne.n	4a9ea <error@@Base+0x1b4e6>
   4aa36:	mov	r1, r0
   4aa38:	mov	r0, r9
   4aa3a:	bl	23d00 <__read_chk@plt+0x1d29c>
   4aa3e:	mov	r4, r0
   4aa40:	cmp	r0, #0
   4aa42:	bne.n	4a9ea <error@@Base+0x1b4e6>
   4aa44:	mov	r2, r6
   4aa46:	mov	r1, r8
   4aa48:	mov	r0, r5
   4aa4a:	bl	4a91c <error@@Base+0x1b418>
   4aa4e:	mov	r4, r0
   4aa50:	cmp	r0, #0
   4aa52:	bne.n	4a9ea <error@@Base+0x1b4e6>
   4aa54:	str.w	r9, [r7]
   4aa58:	mov	r9, r0
   4aa5a:	b.n	4a9ea <error@@Base+0x1b4e6>
   4aa5c:	mvn.w	r4, #1
   4aa60:	b.n	4a9ea <error@@Base+0x1b4e6>
   4aa62:	blx	620c <__stack_chk_fail@plt>
   4aa66:	nop
   4aa68:	add	r6, sp, #744	; 0x2e8
   4aa6a:	movs	r4, r0
   4aa6c:	lsls	r4, r3, #25
   4aa6e:	movs	r0, r0
   4aa70:	add	r6, sp, #504	; 0x1f8
   4aa72:	movs	r4, r0
   4aa74:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4aa78:	mov	r8, r0
   4aa7a:	ldr	r5, [sp, #80]	; 0x50
   4aa7c:	movs	r0, #1
   4aa7e:	mov	r4, r1
   4aa80:	mov	r9, r2
   4aa82:	mov	r7, r3
   4aa84:	ldr	r6, [r5, #0]
   4aa86:	bl	40710 <error@@Base+0x1120c>
   4aa8a:	cmp	r6, r0
   4aa8c:	bcc.w	4abca <error@@Base+0x1b6c6>
   4aa90:	bl	1dbe8 <__read_chk@plt+0x17184>
   4aa94:	mov	r6, r0
   4aa96:	cmp	r0, #0
   4aa98:	beq.w	4abd0 <error@@Base+0x1b6cc>
   4aa9c:	mov	r1, r4
   4aa9e:	bl	2470c <__read_chk@plt+0x1dca8>
   4aaa2:	subs	r4, r0, #0
   4aaa4:	blt.n	4aad2 <error@@Base+0x1b5ce>
   4aaa6:	mov	r1, r9
   4aaa8:	mov	r0, r6
   4aaaa:	bl	2470c <__read_chk@plt+0x1dca8>
   4aaae:	subs	r4, r0, #0
   4aab0:	blt.n	4aad2 <error@@Base+0x1b5ce>
   4aab2:	mov	r0, r7
   4aab4:	bl	1dff8 <__read_chk@plt+0x17594>
   4aab8:	mov	r1, r0
   4aaba:	mov	r0, r6
   4aabc:	adds	r1, #1
   4aabe:	bl	24384 <__read_chk@plt+0x1d920>
   4aac2:	mov	r4, r0
   4aac4:	cbnz	r0, 4aad2 <error@@Base+0x1b5ce>
   4aac6:	movs	r1, #20
   4aac8:	mov	r0, r6
   4aaca:	bl	2443c <__read_chk@plt+0x1d9d8>
   4aace:	mov	r4, r0
   4aad0:	cbz	r0, 4aade <error@@Base+0x1b5da>
   4aad2:	mov	r0, r6
   4aad4:	bl	1dd04 <__read_chk@plt+0x172a0>
   4aad8:	mov	r0, r4
   4aada:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   4aade:	mov	r1, r7
   4aae0:	mov	r0, r6
   4aae2:	bl	241fc <__read_chk@plt+0x1d798>
   4aae6:	mov	r4, r0
   4aae8:	cmp	r0, #0
   4aaea:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4aaec:	ldr	r0, [sp, #32]
   4aaee:	bl	1dff8 <__read_chk@plt+0x17594>
   4aaf2:	mov	r1, r0
   4aaf4:	mov	r0, r6
   4aaf6:	adds	r1, #1
   4aaf8:	bl	24384 <__read_chk@plt+0x1d920>
   4aafc:	mov	r4, r0
   4aafe:	cmp	r0, #0
   4ab00:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab02:	movs	r1, #20
   4ab04:	mov	r0, r6
   4ab06:	bl	2443c <__read_chk@plt+0x1d9d8>
   4ab0a:	mov	r4, r0
   4ab0c:	cmp	r0, #0
   4ab0e:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab10:	ldr	r1, [sp, #32]
   4ab12:	mov	r0, r6
   4ab14:	bl	241fc <__read_chk@plt+0x1d798>
   4ab18:	mov	r4, r0
   4ab1a:	cmp	r0, #0
   4ab1c:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab1e:	ldr	r1, [sp, #36]	; 0x24
   4ab20:	mov	r0, r6
   4ab22:	bl	2470c <__read_chk@plt+0x1dca8>
   4ab26:	mov	r4, r0
   4ab28:	cmp	r0, #0
   4ab2a:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab2c:	ldr	r3, [sp, #40]	; 0x28
   4ab2e:	adds	r3, #1
   4ab30:	beq.n	4ab40 <error@@Base+0x1b63c>
   4ab32:	ldr	r1, [sp, #40]	; 0x28
   4ab34:	mov	r0, r6
   4ab36:	bl	24384 <__read_chk@plt+0x1d920>
   4ab3a:	mov	r4, r0
   4ab3c:	cmp	r0, #0
   4ab3e:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab40:	ldr	r1, [sp, #44]	; 0x2c
   4ab42:	mov	r0, r6
   4ab44:	bl	24384 <__read_chk@plt+0x1d920>
   4ab48:	mov	r4, r0
   4ab4a:	cmp	r0, #0
   4ab4c:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab4e:	ldr	r3, [sp, #48]	; 0x30
   4ab50:	adds	r3, #1
   4ab52:	beq.n	4ab62 <error@@Base+0x1b65e>
   4ab54:	ldr	r1, [sp, #48]	; 0x30
   4ab56:	mov	r0, r6
   4ab58:	bl	24384 <__read_chk@plt+0x1d920>
   4ab5c:	mov	r4, r0
   4ab5e:	cmp	r0, #0
   4ab60:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab62:	ldr	r1, [sp, #52]	; 0x34
   4ab64:	mov	r0, r6
   4ab66:	bl	25064 <__read_chk@plt+0x1e600>
   4ab6a:	mov	r4, r0
   4ab6c:	cmp	r0, #0
   4ab6e:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab70:	ldr	r1, [sp, #56]	; 0x38
   4ab72:	mov	r0, r6
   4ab74:	bl	25064 <__read_chk@plt+0x1e600>
   4ab78:	mov	r4, r0
   4ab7a:	cmp	r0, #0
   4ab7c:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab7e:	ldr	r1, [sp, #60]	; 0x3c
   4ab80:	mov	r0, r6
   4ab82:	bl	25064 <__read_chk@plt+0x1e600>
   4ab86:	mov	r4, r0
   4ab88:	cmp	r0, #0
   4ab8a:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab8c:	ldr	r1, [sp, #64]	; 0x40
   4ab8e:	mov	r0, r6
   4ab90:	bl	25064 <__read_chk@plt+0x1e600>
   4ab94:	mov	r4, r0
   4ab96:	cmp	r0, #0
   4ab98:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4ab9a:	ldrd	r1, r2, [sp, #68]	; 0x44
   4ab9e:	mov	r0, r6
   4aba0:	bl	2419c <__read_chk@plt+0x1d738>
   4aba4:	mov	r4, r0
   4aba6:	cmp	r0, #0
   4aba8:	bne.n	4aad2 <error@@Base+0x1b5ce>
   4abaa:	ldr	r3, [r5, #0]
   4abac:	mov	r1, r6
   4abae:	ldr	r2, [sp, #76]	; 0x4c
   4abb0:	mov	r0, r8
   4abb2:	bl	40944 <error@@Base+0x11440>
   4abb6:	mov	r4, r0
   4abb8:	mov	r0, r6
   4abba:	cbnz	r4, 4abd6 <error@@Base+0x1b6d2>
   4abbc:	bl	1dd04 <__read_chk@plt+0x172a0>
   4abc0:	mov	r0, r8
   4abc2:	bl	40710 <error@@Base+0x1120c>
   4abc6:	str	r0, [r5, #0]
   4abc8:	b.n	4aad8 <error@@Base+0x1b5d4>
   4abca:	mvn.w	r4, #9
   4abce:	b.n	4aad8 <error@@Base+0x1b5d4>
   4abd0:	mvn.w	r4, #1
   4abd4:	b.n	4aad8 <error@@Base+0x1b5d4>
   4abd6:	mvn.w	r4, #21
   4abda:	bl	1dd04 <__read_chk@plt+0x172a0>
   4abde:	b.n	4aad8 <error@@Base+0x1b5d4>
   4abe0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4abe4:	movs	r5, #0
   4abe6:	sub	sp, #12
   4abe8:	str	r5, [r3, #0]
   4abea:	mov	r9, r3
   4abec:	mov	r4, r0
   4abee:	mov	sl, r1
   4abf0:	mov	r7, r2
   4abf2:	bl	1dbe8 <__read_chk@plt+0x17184>
   4abf6:	mov	r6, r0
   4abf8:	cmp	r0, #0
   4abfa:	beq.n	4acc6 <error@@Base+0x1b7c2>
   4abfc:	mov	r1, r4
   4abfe:	bl	2470c <__read_chk@plt+0x1dca8>
   4ac02:	mov	r4, r0
   4ac04:	cbz	r0, 4ac2e <error@@Base+0x1b72a>
   4ac06:	mov	r7, r5
   4ac08:	mov	r8, r5
   4ac0a:	mov	fp, r5
   4ac0c:	mov	r0, r8
   4ac0e:	blx	58e8 <EC_POINT_clear_free@plt>
   4ac12:	mov	r0, fp
   4ac14:	blx	61b8 <BN_clear_free@plt+0x4>
   4ac18:	mov	r1, r5
   4ac1a:	mov	r0, r7
   4ac1c:	bl	5044c <__b64_pton@@Base+0x19f4>
   4ac20:	mov	r0, r6
   4ac22:	bl	1dd04 <__read_chk@plt+0x172a0>
   4ac26:	mov	r0, r4
   4ac28:	add	sp, #12
   4ac2a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ac2e:	mov	r0, r7
   4ac30:	blx	5cac <EC_POINT_new@plt>
   4ac34:	mov	r8, r0
   4ac36:	cmp	r0, #0
   4ac38:	beq.n	4acd4 <error@@Base+0x1b7d0>
   4ac3a:	mov	r1, r0
   4ac3c:	mov	r2, r7
   4ac3e:	mov	r0, r6
   4ac40:	bl	24f38 <__read_chk@plt+0x1e4d4>
   4ac44:	mov	r4, r0
   4ac46:	cbnz	r0, 4acba <error@@Base+0x1b7b6>
   4ac48:	mov	r0, r6
   4ac4a:	bl	1de7c <__read_chk@plt+0x17418>
   4ac4e:	mov	r1, r8
   4ac50:	mov	r0, r7
   4ac52:	bl	20c40 <__read_chk@plt+0x1a1dc>
   4ac56:	cbnz	r0, 4acb6 <error@@Base+0x1b7b2>
   4ac58:	mov	r0, r7
   4ac5a:	blx	60dc <EC_GROUP_get_degree@plt>
   4ac5e:	movs	r1, #7
   4ac60:	bl	54314 <mkdtemp@@Base+0x2338>
   4ac64:	adds	r5, r0, #7
   4ac66:	bics.w	r0, r0, r0, asr #32
   4ac6a:	it	cs
   4ac6c:	movcs	r0, r5
   4ac6e:	asrs	r5, r0, #3
   4ac70:	mov	r0, r5
   4ac72:	blx	656c <malloc@plt>
   4ac76:	mov	r7, r0
   4ac78:	cbz	r0, 4ace6 <error@@Base+0x1b7e2>
   4ac7a:	blx	6870 <BN_new@plt>
   4ac7e:	mov	fp, r0
   4ac80:	cbz	r0, 4ace0 <error@@Base+0x1b7dc>
   4ac82:	mov	r3, sl
   4ac84:	mov	r2, r8
   4ac86:	mov	r1, r5
   4ac88:	mov	r0, r7
   4ac8a:	str	r4, [sp, #0]
   4ac8c:	blx	5de0 <ECDH_compute_key@plt>
   4ac90:	cmp	r5, r0
   4ac92:	bne.n	4acc0 <error@@Base+0x1b7bc>
   4ac94:	mov	r2, fp
   4ac96:	mov	r1, r5
   4ac98:	mov	r0, r7
   4ac9a:	blx	57a4 <BN_bin2bn@plt>
   4ac9e:	cbz	r0, 4acc0 <error@@Base+0x1b7bc>
   4aca0:	mov	r1, fp
   4aca2:	mov	r0, r6
   4aca4:	bl	25064 <__read_chk@plt+0x1e600>
   4aca8:	mov	r4, r0
   4acaa:	cmp	r0, #0
   4acac:	bne.n	4ac0c <error@@Base+0x1b708>
   4acae:	str.w	r6, [r9]
   4acb2:	movs	r6, #0
   4acb4:	b.n	4ac0c <error@@Base+0x1b708>
   4acb6:	mvn.w	r4, #2
   4acba:	mov	r7, r5
   4acbc:	mov	fp, r5
   4acbe:	b.n	4ac0c <error@@Base+0x1b708>
   4acc0:	mvn.w	r4, #21
   4acc4:	b.n	4ac0c <error@@Base+0x1b708>
   4acc6:	mov	r7, r0
   4acc8:	mov	r8, r0
   4acca:	mov	fp, r0
   4accc:	mvn.w	r4, #1
   4acd0:	mov	r5, r0
   4acd2:	b.n	4ac0c <error@@Base+0x1b708>
   4acd4:	mov	r7, r0
   4acd6:	mov	fp, r0
   4acd8:	mvn.w	r4, #1
   4acdc:	mov	r5, r0
   4acde:	b.n	4ac0c <error@@Base+0x1b708>
   4ace0:	mvn.w	r4, #1
   4ace4:	b.n	4ac0c <error@@Base+0x1b708>
   4ace6:	mov	fp, r0
   4ace8:	mvn.w	r4, #1
   4acec:	b.n	4ac0c <error@@Base+0x1b708>
   4acee:	nop
   4acf0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4acf4:	mov	r7, r0
   4acf6:	ldr	r0, [r0, #84]	; 0x54
   4acf8:	blx	68e8 <EC_KEY_new_by_curve_name@plt>
   4acfc:	mov	r5, r0
   4acfe:	cbz	r0, 4ad66 <error@@Base+0x1b862>
   4ad00:	blx	5a28 <EC_KEY_generate_key@plt>
   4ad04:	cmp	r0, #1
   4ad06:	bne.n	4ad5e <error@@Base+0x1b85a>
   4ad08:	mov	r0, r5
   4ad0a:	blx	68c4 <EC_KEY_get0_group@plt>
   4ad0e:	mov	r8, r0
   4ad10:	mov	r0, r5
   4ad12:	blx	6894 <EC_KEY_get0_public_key@plt>
   4ad16:	mov	r4, r0
   4ad18:	bl	1dbe8 <__read_chk@plt+0x17184>
   4ad1c:	mov	r6, r0
   4ad1e:	cbz	r0, 4ad6e <error@@Base+0x1b86a>
   4ad20:	mov	r1, r4
   4ad22:	mov	r2, r8
   4ad24:	bl	2512c <__read_chk@plt+0x1e6c8>
   4ad28:	mov	r4, r0
   4ad2a:	cbz	r0, 4ad3e <error@@Base+0x1b83a>
   4ad2c:	mov	r0, r5
   4ad2e:	blx	5ebc <EC_KEY_free@plt>
   4ad32:	mov	r0, r6
   4ad34:	bl	1dd04 <__read_chk@plt+0x172a0>
   4ad38:	mov	r0, r4
   4ad3a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   4ad3e:	mov	r1, r0
   4ad40:	mov	r0, r6
   4ad42:	bl	23d00 <__read_chk@plt+0x1d29c>
   4ad46:	mov	r4, r0
   4ad48:	cmp	r0, #0
   4ad4a:	bne.n	4ad2c <error@@Base+0x1b828>
   4ad4c:	str.w	r5, [r7, #212]	; 0xd4
   4ad50:	mov	r5, r0
   4ad52:	str.w	r6, [r7, #1884]	; 0x75c
   4ad56:	mov	r6, r0
   4ad58:	str.w	r8, [r7, #216]	; 0xd8
   4ad5c:	b.n	4ad2c <error@@Base+0x1b828>
   4ad5e:	mvn.w	r4, #21
   4ad62:	movs	r6, #0
   4ad64:	b.n	4ad2c <error@@Base+0x1b828>
   4ad66:	mov	r6, r0
   4ad68:	mvn.w	r4, #1
   4ad6c:	b.n	4ad2c <error@@Base+0x1b828>
   4ad6e:	mvn.w	r4, #1
   4ad72:	b.n	4ad2c <error@@Base+0x1b828>
   4ad74:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4ad78:	movs	r4, #0
   4ad7a:	str	r4, [r2, #0]
   4ad7c:	mov	r8, r2
   4ad7e:	str	r4, [r3, #0]
   4ad80:	mov	r7, r3
   4ad82:	ldr	r0, [r0, #84]	; 0x54
   4ad84:	mov	r9, r1
   4ad86:	blx	68e8 <EC_KEY_new_by_curve_name@plt>
   4ad8a:	mov	r6, r0
   4ad8c:	cbz	r0, 4adfa <error@@Base+0x1b8f6>
   4ad8e:	blx	5a28 <EC_KEY_generate_key@plt>
   4ad92:	cmp	r0, #1
   4ad94:	bne.n	4adf4 <error@@Base+0x1b8f0>
   4ad96:	mov	r0, r6
   4ad98:	blx	68c4 <EC_KEY_get0_group@plt>
   4ad9c:	mov	sl, r0
   4ad9e:	mov	r0, r6
   4ada0:	blx	6894 <EC_KEY_get0_public_key@plt>
   4ada4:	mov	r5, r0
   4ada6:	bl	1dbe8 <__read_chk@plt+0x17184>
   4adaa:	mov	r4, r0
   4adac:	cbz	r0, 4adfa <error@@Base+0x1b8f6>
   4adae:	mov	r1, r5
   4adb0:	mov	r2, sl
   4adb2:	bl	2512c <__read_chk@plt+0x1e6c8>
   4adb6:	mov	r5, r0
   4adb8:	cbz	r0, 4adcc <error@@Base+0x1b8c8>
   4adba:	mov	r0, r6
   4adbc:	blx	5ebc <EC_KEY_free@plt>
   4adc0:	mov	r0, r4
   4adc2:	bl	1dd04 <__read_chk@plt+0x172a0>
   4adc6:	mov	r0, r5
   4adc8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4adcc:	mov	r1, r0
   4adce:	mov	r0, r4
   4add0:	bl	23d00 <__read_chk@plt+0x1d29c>
   4add4:	mov	r5, r0
   4add6:	cmp	r0, #0
   4add8:	bne.n	4adba <error@@Base+0x1b8b6>
   4adda:	mov	r3, r7
   4addc:	mov	r2, sl
   4adde:	mov	r0, r9
   4ade0:	mov	r1, r6
   4ade2:	bl	4abe0 <error@@Base+0x1b6dc>
   4ade6:	mov	r5, r0
   4ade8:	cmp	r0, #0
   4adea:	bne.n	4adba <error@@Base+0x1b8b6>
   4adec:	str.w	r4, [r8]
   4adf0:	mov	r4, r0
   4adf2:	b.n	4adba <error@@Base+0x1b8b6>
   4adf4:	mvn.w	r5, #21
   4adf8:	b.n	4adba <error@@Base+0x1b8b6>
   4adfa:	mvn.w	r5, #1
   4adfe:	movs	r4, #0
   4ae00:	b.n	4adba <error@@Base+0x1b8b6>
   4ae02:	nop
   4ae04:	push	{r3, r4, r5, lr}
   4ae06:	mov	r4, r0
   4ae08:	mov	r3, r2
   4ae0a:	mov	r0, r1
   4ae0c:	ldrd	r1, r2, [r4, #212]	; 0xd4
   4ae10:	bl	4abe0 <error@@Base+0x1b6dc>
   4ae14:	mov	r5, r0
   4ae16:	ldr.w	r0, [r4, #212]	; 0xd4
   4ae1a:	blx	5ebc <EC_KEY_free@plt>
   4ae1e:	movs	r3, #0
   4ae20:	mov	r0, r5
   4ae22:	str.w	r3, [r4, #212]	; 0xd4
   4ae26:	pop	{r3, r4, r5, pc}
   4ae28:	push	{r3, r4, r5, lr}
   4ae2a:	mov	r4, r1
   4ae2c:	movs	r1, #32
   4ae2e:	mov	r5, r0
   4ae30:	bl	4e520 <error@@Base+0x1f01c>
   4ae34:	ldr	r2, [pc, #12]	; (4ae44 <error@@Base+0x1b940>)
   4ae36:	mov	r1, r5
   4ae38:	mov	r0, r4
   4ae3a:	add	r2, pc
   4ae3c:	ldmia.w	sp!, {r3, r4, r5, lr}
   4ae40:	b.w	4b538 <error@@Base+0x1c034>
   4ae44:	strb	r6, [r3, #17]
   4ae46:	movs	r3, r0
   4ae48:	push	{r4, r5, r6, lr}
   4ae4a:	mov	r6, r1
   4ae4c:	mov	r5, r2
   4ae4e:	ldr.w	ip, [pc, #124]	; 4aecc <error@@Base+0x1b9c8>
   4ae52:	mov	r2, r6
   4ae54:	mov	r6, r5
   4ae56:	mov	r5, r3
   4ae58:	ldr	r3, [pc, #116]	; (4aed0 <error@@Base+0x1b9cc>)
   4ae5a:	sub	sp, #80	; 0x50
   4ae5c:	add	ip, pc
   4ae5e:	add	r4, sp, #12
   4ae60:	mov	r1, r0
   4ae62:	ldr.w	r3, [ip, r3]
   4ae66:	mov	r0, r4
   4ae68:	ldr	r3, [r3, #0]
   4ae6a:	str	r3, [sp, #76]	; 0x4c
   4ae6c:	mov.w	r3, #0
   4ae70:	bl	4b538 <error@@Base+0x1c034>
   4ae74:	movs	r2, #32
   4ae76:	add	r0, sp, #44	; 0x2c
   4ae78:	mov	r1, r2
   4ae7a:	str	r0, [sp, #4]
   4ae7c:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4ae80:	ldr	r0, [sp, #4]
   4ae82:	mov	r1, r4
   4ae84:	movs	r2, #32
   4ae86:	bl	5299c <mkdtemp@@Base+0x9c0>
   4ae8a:	cbz	r0, 4aec2 <error@@Base+0x1b9be>
   4ae8c:	mov	r0, r6
   4ae8e:	movs	r2, #32
   4ae90:	mov	r1, r4
   4ae92:	cbnz	r5, 4aeba <error@@Base+0x1b9b6>
   4ae94:	bl	247d0 <__read_chk@plt+0x1dd6c>
   4ae98:	mov	r5, r0
   4ae9a:	movs	r2, #32
   4ae9c:	mov	r0, r4
   4ae9e:	mov	r1, r2
   4aea0:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4aea4:	ldr	r2, [pc, #44]	; (4aed4 <error@@Base+0x1b9d0>)
   4aea6:	ldr	r3, [pc, #40]	; (4aed0 <error@@Base+0x1b9cc>)
   4aea8:	add	r2, pc
   4aeaa:	ldr	r3, [r2, r3]
   4aeac:	ldr	r2, [r3, #0]
   4aeae:	ldr	r3, [sp, #76]	; 0x4c
   4aeb0:	eors	r2, r3
   4aeb2:	bne.n	4aec8 <error@@Base+0x1b9c4>
   4aeb4:	mov	r0, r5
   4aeb6:	add	sp, #80	; 0x50
   4aeb8:	pop	{r4, r5, r6, pc}
   4aeba:	bl	2419c <__read_chk@plt+0x1d738>
   4aebe:	mov	r5, r0
   4aec0:	b.n	4ae9a <error@@Base+0x1b996>
   4aec2:	mvn.w	r5, #19
   4aec6:	b.n	4aea4 <error@@Base+0x1b9a0>
   4aec8:	blx	620c <__stack_chk_fail@plt>
   4aecc:	add	r2, sp, #144	; 0x90
   4aece:	movs	r4, r0
   4aed0:	lsls	r4, r3, #25
   4aed2:	movs	r0, r0
   4aed4:	add	r1, sp, #864	; 0x360
   4aed6:	movs	r4, r0
   4aed8:	movs	r3, #0
   4aeda:	b.w	4ae48 <error@@Base+0x1b944>
   4aede:	nop
   4aee0:	ldr	r2, [pc, #120]	; (4af5c <error@@Base+0x1ba58>)
   4aee2:	ldr	r3, [pc, #124]	; (4af60 <error@@Base+0x1ba5c>)
   4aee4:	add	r2, pc
   4aee6:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4aeea:	sub	sp, #8
   4aeec:	ldr	r3, [r2, r3]
   4aeee:	mov	r6, r0
   4aef0:	ldr	r3, [r3, #0]
   4aef2:	str	r3, [sp, #4]
   4aef4:	mov.w	r3, #0
   4aef8:	movs	r3, #0
   4aefa:	str	r3, [sp, #0]
   4aefc:	bl	1dbe8 <__read_chk@plt+0x17184>
   4af00:	cbz	r0, 4af50 <error@@Base+0x1ba4c>
   4af02:	mov	r2, sp
   4af04:	movs	r1, #32
   4af06:	mov	r4, r0
   4af08:	bl	1e274 <__read_chk@plt+0x17810>
   4af0c:	mov	r5, r0
   4af0e:	cbnz	r0, 4af32 <error@@Base+0x1ba2e>
   4af10:	add.w	r7, r6, #220	; 0xdc
   4af14:	ldr.w	r8, [sp]
   4af18:	movs	r1, #32
   4af1a:	mov	r0, r7
   4af1c:	bl	4e520 <error@@Base+0x1f01c>
   4af20:	ldr	r2, [pc, #64]	; (4af64 <error@@Base+0x1ba60>)
   4af22:	mov	r1, r7
   4af24:	mov	r0, r8
   4af26:	add	r2, pc
   4af28:	bl	4b538 <error@@Base+0x1c034>
   4af2c:	str.w	r4, [r6, #1884]	; 0x75c
   4af30:	mov	r4, r5
   4af32:	mov	r0, r4
   4af34:	bl	1dd04 <__read_chk@plt+0x172a0>
   4af38:	ldr	r2, [pc, #44]	; (4af68 <error@@Base+0x1ba64>)
   4af3a:	ldr	r3, [pc, #36]	; (4af60 <error@@Base+0x1ba5c>)
   4af3c:	add	r2, pc
   4af3e:	ldr	r3, [r2, r3]
   4af40:	ldr	r2, [r3, #0]
   4af42:	ldr	r3, [sp, #4]
   4af44:	eors	r2, r3
   4af46:	bne.n	4af56 <error@@Base+0x1ba52>
   4af48:	mov	r0, r5
   4af4a:	add	sp, #8
   4af4c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   4af50:	mvn.w	r5, #1
   4af54:	b.n	4af38 <error@@Base+0x1ba34>
   4af56:	blx	620c <__stack_chk_fail@plt>
   4af5a:	nop
   4af5c:	add	r1, sp, #624	; 0x270
   4af5e:	movs	r4, r0
   4af60:	lsls	r4, r3, #25
   4af62:	movs	r0, r0
   4af64:	strb	r2, [r6, #13]
   4af66:	movs	r3, r0
   4af68:	add	r1, sp, #272	; 0x110
   4af6a:	movs	r4, r0
   4af6c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4af70:	mov	r6, r2
   4af72:	ldr	r2, [pc, #224]	; (4b054 <error@@Base+0x1bb50>)
   4af74:	mov	r5, r3
   4af76:	ldr	r3, [pc, #224]	; (4b058 <error@@Base+0x1bb54>)
   4af78:	sub	sp, #52	; 0x34
   4af7a:	add	r2, pc
   4af7c:	movs	r7, #0
   4af7e:	mov	r0, r1
   4af80:	mov	r4, r1
   4af82:	ldr	r3, [r2, r3]
   4af84:	ldr	r3, [r3, #0]
   4af86:	str	r3, [sp, #44]	; 0x2c
   4af88:	mov.w	r3, #0
   4af8c:	str	r7, [r6, #0]
   4af8e:	str	r7, [r5, #0]
   4af90:	bl	1dff8 <__read_chk@plt+0x17594>
   4af94:	cmp	r0, #32
   4af96:	bne.n	4b030 <error@@Base+0x1bb2c>
   4af98:	mov	r8, r0
   4af9a:	mov	r0, r4
   4af9c:	bl	1e0c0 <__read_chk@plt+0x1765c>
   4afa0:	mov	r9, r0
   4afa2:	bl	1dbe8 <__read_chk@plt+0x17184>
   4afa6:	mov	sl, r0
   4afa8:	cmp	r0, #0
   4afaa:	beq.n	4b03e <error@@Base+0x1bb3a>
   4afac:	add	r2, sp, #8
   4afae:	mov	r1, r8
   4afb0:	bl	1e274 <__read_chk@plt+0x17810>
   4afb4:	mov	r4, r0
   4afb6:	cbz	r0, 4afec <error@@Base+0x1bae8>
   4afb8:	add.w	fp, sp, #12
   4afbc:	mov	r8, r7
   4afbe:	movs	r2, #32
   4afc0:	mov	r0, fp
   4afc2:	mov	r1, r2
   4afc4:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4afc8:	mov	r0, sl
   4afca:	bl	1dd04 <__read_chk@plt+0x172a0>
   4afce:	mov	r0, r8
   4afd0:	bl	1dd04 <__read_chk@plt+0x172a0>
   4afd4:	ldr	r2, [pc, #132]	; (4b05c <error@@Base+0x1bb58>)
   4afd6:	ldr	r3, [pc, #128]	; (4b058 <error@@Base+0x1bb54>)
   4afd8:	add	r2, pc
   4afda:	ldr	r3, [r2, r3]
   4afdc:	ldr	r2, [r3, #0]
   4afde:	ldr	r3, [sp, #44]	; 0x2c
   4afe0:	eors	r2, r3
   4afe2:	bne.n	4b050 <error@@Base+0x1bb4c>
   4afe4:	mov	r0, r4
   4afe6:	add	sp, #52	; 0x34
   4afe8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4afec:	ldr	r3, [sp, #8]
   4afee:	add.w	fp, sp, #12
   4aff2:	mov	r1, r8
   4aff4:	mov	r0, fp
   4aff6:	str	r3, [sp, #4]
   4aff8:	bl	4e520 <error@@Base+0x1f01c>
   4affc:	ldr	r3, [sp, #4]
   4affe:	mov	r1, fp
   4b000:	ldr	r2, [pc, #92]	; (4b060 <error@@Base+0x1bb5c>)
   4b002:	mov	r0, r3
   4b004:	add	r2, pc
   4b006:	bl	4b538 <error@@Base+0x1c034>
   4b00a:	bl	1dbe8 <__read_chk@plt+0x17184>
   4b00e:	mov	r8, r0
   4b010:	cbz	r0, 4b04a <error@@Base+0x1bb46>
   4b012:	mov	r3, r4
   4b014:	mov	r2, r0
   4b016:	mov	r1, r9
   4b018:	mov	r0, fp
   4b01a:	bl	4ae48 <error@@Base+0x1b944>
   4b01e:	subs	r4, r0, #0
   4b020:	blt.n	4afbe <error@@Base+0x1baba>
   4b022:	str.w	sl, [r6]
   4b026:	mov	sl, r7
   4b028:	str.w	r8, [r5]
   4b02c:	mov	r8, r7
   4b02e:	b.n	4afbe <error@@Base+0x1baba>
   4b030:	add.w	fp, sp, #12
   4b034:	mov	r8, r7
   4b036:	mvn.w	r4, #20
   4b03a:	mov	sl, r7
   4b03c:	b.n	4afbe <error@@Base+0x1baba>
   4b03e:	add.w	fp, sp, #12
   4b042:	mov	r8, r0
   4b044:	mvn.w	r4, #1
   4b048:	b.n	4afbe <error@@Base+0x1baba>
   4b04a:	mvn.w	r4, #1
   4b04e:	b.n	4afbe <error@@Base+0x1baba>
   4b050:	blx	620c <__stack_chk_fail@plt>
   4b054:	add	r1, sp, #24
   4b056:	movs	r4, r0
   4b058:	lsls	r4, r3, #25
   4b05a:	movs	r0, r0
   4b05c:	add	r0, sp, #672	; 0x2a0
   4b05e:	movs	r4, r0
   4b060:	strb	r4, [r2, #10]
   4b062:	movs	r3, r0
   4b064:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4b068:	mov	r5, r0
   4b06a:	movs	r7, #0
   4b06c:	mov	r0, r1
   4b06e:	str	r7, [r2, #0]
   4b070:	mov	r4, r1
   4b072:	mov	r6, r2
   4b074:	bl	1dff8 <__read_chk@plt+0x17594>
   4b078:	cmp	r0, #32
   4b07a:	bne.n	4b0ae <error@@Base+0x1bbaa>
   4b07c:	mov	r0, r4
   4b07e:	bl	1e0c0 <__read_chk@plt+0x1765c>
   4b082:	mov	r8, r0
   4b084:	bl	1dbe8 <__read_chk@plt+0x17184>
   4b088:	mov	r4, r0
   4b08a:	cbz	r0, 4b0b6 <error@@Base+0x1bbb2>
   4b08c:	add.w	r0, r5, #220	; 0xdc
   4b090:	mov	r1, r8
   4b092:	mov	r3, r7
   4b094:	mov	r2, r4
   4b096:	bl	4ae48 <error@@Base+0x1b944>
   4b09a:	subs	r5, r0, #0
   4b09c:	blt.n	4b0a2 <error@@Base+0x1bb9e>
   4b09e:	str	r4, [r6, #0]
   4b0a0:	mov	r4, r7
   4b0a2:	mov	r0, r4
   4b0a4:	bl	1dd04 <__read_chk@plt+0x172a0>
   4b0a8:	mov	r0, r5
   4b0aa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   4b0ae:	mov	r4, r7
   4b0b0:	mvn.w	r5, #20
   4b0b4:	b.n	4b0a2 <error@@Base+0x1bb9e>
   4b0b6:	mvn.w	r5, #1
   4b0ba:	b.n	4b0a2 <error@@Base+0x1bb9e>
   4b0bc:	ldr	r2, [pc, #116]	; (4b134 <error@@Base+0x1bc30>)
   4b0be:	ldr	r3, [pc, #120]	; (4b138 <error@@Base+0x1bc34>)
   4b0c0:	add	r2, pc
   4b0c2:	push	{r4, r5, r6, lr}
   4b0c4:	sub	sp, #8
   4b0c6:	ldr	r3, [r2, r3]
   4b0c8:	mov	r6, r0
   4b0ca:	ldr	r3, [r3, #0]
   4b0cc:	str	r3, [sp, #4]
   4b0ce:	mov.w	r3, #0
   4b0d2:	movs	r3, #0
   4b0d4:	str	r3, [sp, #0]
   4b0d6:	bl	1dbe8 <__read_chk@plt+0x17184>
   4b0da:	cbz	r0, 4b128 <error@@Base+0x1bc24>
   4b0dc:	mov	r2, sp
   4b0de:	movw	r1, #1250	; 0x4e2
   4b0e2:	mov	r4, r0
   4b0e4:	bl	1e274 <__read_chk@plt+0x17810>
   4b0e8:	mov	r5, r0
   4b0ea:	cbnz	r0, 4b10c <error@@Base+0x1bc08>
   4b0ec:	add.w	r1, r6, #284	; 0x11c
   4b0f0:	ldr	r0, [sp, #0]
   4b0f2:	bl	4dd54 <error@@Base+0x1e850>
   4b0f6:	ldr	r1, [sp, #0]
   4b0f8:	add.w	r0, r6, #220	; 0xdc
   4b0fc:	addw	r1, r1, #1218	; 0x4c2
   4b100:	str	r1, [sp, #0]
   4b102:	bl	4ae28 <error@@Base+0x1b924>
   4b106:	str.w	r4, [r6, #1884]	; 0x75c
   4b10a:	mov	r4, r5
   4b10c:	mov	r0, r4
   4b10e:	bl	1dd04 <__read_chk@plt+0x172a0>
   4b112:	ldr	r2, [pc, #40]	; (4b13c <error@@Base+0x1bc38>)
   4b114:	ldr	r3, [pc, #32]	; (4b138 <error@@Base+0x1bc34>)
   4b116:	add	r2, pc
   4b118:	ldr	r3, [r2, r3]
   4b11a:	ldr	r2, [r3, #0]
   4b11c:	ldr	r3, [sp, #4]
   4b11e:	eors	r2, r3
   4b120:	bne.n	4b12e <error@@Base+0x1bc2a>
   4b122:	mov	r0, r5
   4b124:	add	sp, #8
   4b126:	pop	{r4, r5, r6, pc}
   4b128:	mvn.w	r5, #1
   4b12c:	b.n	4b112 <error@@Base+0x1bc0e>
   4b12e:	blx	620c <__stack_chk_fail@plt>
   4b132:	nop
   4b134:	add	r7, pc, #768	; (adr r7, 4b438 <error@@Base+0x1bf34>)
   4b136:	movs	r4, r0
   4b138:	lsls	r4, r3, #25
   4b13a:	movs	r0, r0
   4b13c:	add	r7, pc, #424	; (adr r7, 4b2e8 <error@@Base+0x1bde4>)
   4b13e:	movs	r4, r0
   4b140:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b144:	mov	r7, r2
   4b146:	ldr	r2, [pc, #320]	; (4b288 <error@@Base+0x1bd84>)
   4b148:	mov	r6, r3
   4b14a:	ldr	r3, [pc, #320]	; (4b28c <error@@Base+0x1bd88>)
   4b14c:	sub	sp, #116	; 0x74
   4b14e:	add	r2, pc
   4b150:	mov.w	sl, #0
   4b154:	mov	r9, r0
   4b156:	mov	r0, r1
   4b158:	ldr	r3, [r2, r3]
   4b15a:	mov	r4, r1
   4b15c:	ldr	r3, [r3, #0]
   4b15e:	str	r3, [sp, #108]	; 0x6c
   4b160:	mov.w	r3, #0
   4b164:	str.w	sl, [r7]
   4b168:	str.w	sl, [r6]
   4b16c:	bl	1dff8 <__read_chk@plt+0x17594>
   4b170:	movw	r3, #1250	; 0x4e2
   4b174:	cmp	r0, r3
   4b176:	bne.n	4b25e <error@@Base+0x1bd5a>
   4b178:	mov	r0, r4
   4b17a:	bl	1e0c0 <__read_chk@plt+0x1765c>
   4b17e:	mov	r8, r0
   4b180:	bl	1dbe8 <__read_chk@plt+0x17184>
   4b184:	mov	r5, r0
   4b186:	cmp	r0, #0
   4b188:	beq.n	4b26e <error@@Base+0x1bd6a>
   4b18a:	add	r2, sp, #4
   4b18c:	movs	r1, #32
   4b18e:	bl	1e274 <__read_chk@plt+0x17810>
   4b192:	mov	r4, r0
   4b194:	cbz	r0, 4b1d6 <error@@Base+0x1bcd2>
   4b196:	add.w	fp, sp, #12
   4b19a:	add.w	r8, sp, #44	; 0x2c
   4b19e:	movs	r2, #64	; 0x40
   4b1a0:	mov	r0, r8
   4b1a2:	mov	r1, r2
   4b1a4:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4b1a8:	movs	r2, #32
   4b1aa:	mov	r1, r2
   4b1ac:	mov	r0, fp
   4b1ae:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4b1b2:	mov	r0, sl
   4b1b4:	bl	1dd04 <__read_chk@plt+0x172a0>
   4b1b8:	mov	r0, r5
   4b1ba:	bl	1dd04 <__read_chk@plt+0x172a0>
   4b1be:	ldr	r2, [pc, #208]	; (4b290 <error@@Base+0x1bd8c>)
   4b1c0:	ldr	r3, [pc, #200]	; (4b28c <error@@Base+0x1bd88>)
   4b1c2:	add	r2, pc
   4b1c4:	ldr	r3, [r2, r3]
   4b1c6:	ldr	r2, [r3, #0]
   4b1c8:	ldr	r3, [sp, #108]	; 0x6c
   4b1ca:	eors	r2, r3
   4b1cc:	bne.n	4b284 <error@@Base+0x1bd80>
   4b1ce:	mov	r0, r4
   4b1d0:	add	sp, #116	; 0x74
   4b1d2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b1d6:	bl	1dbe8 <__read_chk@plt+0x17184>
   4b1da:	mov	sl, r0
   4b1dc:	cmp	r0, #0
   4b1de:	beq.n	4b276 <error@@Base+0x1bd72>
   4b1e0:	add	r2, sp, #8
   4b1e2:	movw	r1, #1079	; 0x437
   4b1e6:	bl	1e274 <__read_chk@plt+0x17810>
   4b1ea:	mov	r4, r0
   4b1ec:	cmp	r0, #0
   4b1ee:	bne.n	4b196 <error@@Base+0x1bc92>
   4b1f0:	mov	r2, r8
   4b1f2:	ldrd	r1, r0, [sp, #4]
   4b1f6:	bl	4ca10 <error@@Base+0x1d50c>
   4b1fa:	add.w	fp, sp, #12
   4b1fe:	ldr	r1, [sp, #8]
   4b200:	mov	r0, fp
   4b202:	addw	r1, r1, #1047	; 0x417
   4b206:	bl	4ae28 <error@@Base+0x1b924>
   4b20a:	addw	r1, r8, #1218	; 0x4c2
   4b20e:	mov	r0, fp
   4b210:	movs	r3, #1
   4b212:	mov	r2, r5
   4b214:	add.w	r8, sp, #44	; 0x2c
   4b218:	bl	4ae48 <error@@Base+0x1b944>
   4b21c:	subs	r4, r0, #0
   4b21e:	blt.n	4b19e <error@@Base+0x1bc9a>
   4b220:	ldr.w	r0, [r9, #80]	; 0x50
   4b224:	movs	r3, #64	; 0x40
   4b226:	mov	r1, r5
   4b228:	mov	r2, r8
   4b22a:	bl	40944 <error@@Base+0x11440>
   4b22e:	mov	r4, r0
   4b230:	cmp	r0, #0
   4b232:	bne.n	4b19e <error@@Base+0x1bc9a>
   4b234:	mov	r0, r5
   4b236:	bl	1de7c <__read_chk@plt+0x17418>
   4b23a:	ldr.w	r0, [r9, #80]	; 0x50
   4b23e:	bl	40710 <error@@Base+0x1120c>
   4b242:	mov	r1, r8
   4b244:	mov	r2, r0
   4b246:	mov	r0, r5
   4b248:	bl	24668 <__read_chk@plt+0x1dc04>
   4b24c:	mov	r4, r0
   4b24e:	cmp	r0, #0
   4b250:	bne.n	4b19e <error@@Base+0x1bc9a>
   4b252:	str.w	sl, [r7]
   4b256:	mov	sl, r0
   4b258:	str	r5, [r6, #0]
   4b25a:	mov	r5, r0
   4b25c:	b.n	4b19e <error@@Base+0x1bc9a>
   4b25e:	add.w	fp, sp, #12
   4b262:	add.w	r8, sp, #44	; 0x2c
   4b266:	mov	r5, sl
   4b268:	mvn.w	r4, #20
   4b26c:	b.n	4b19e <error@@Base+0x1bc9a>
   4b26e:	mov	sl, r0
   4b270:	mvn.w	r4, #1
   4b274:	b.n	4b196 <error@@Base+0x1bc92>
   4b276:	add.w	fp, sp, #12
   4b27a:	add.w	r8, sp, #44	; 0x2c
   4b27e:	mvn.w	r4, #1
   4b282:	b.n	4b19e <error@@Base+0x1bc9a>
   4b284:	blx	620c <__stack_chk_fail@plt>
   4b288:	add	r7, pc, #200	; (adr r7, 4b354 <error@@Base+0x1be50>)
   4b28a:	movs	r4, r0
   4b28c:	lsls	r4, r3, #25
   4b28e:	movs	r0, r0
   4b290:	add	r6, pc, #760	; (adr r6, 4b58c <error@@Base+0x1c088>)
   4b292:	movs	r4, r0
   4b294:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4b298:	mov	r6, r2
   4b29a:	ldr	r2, [pc, #240]	; (4b38c <error@@Base+0x1be88>)
   4b29c:	sub	sp, #76	; 0x4c
   4b29e:	ldr	r3, [pc, #240]	; (4b390 <error@@Base+0x1be8c>)
   4b2a0:	movs	r4, #0
   4b2a2:	add	r2, pc
   4b2a4:	mov	r7, r0
   4b2a6:	mov	r0, r1
   4b2a8:	mov	r5, r1
   4b2aa:	ldr	r3, [r2, r3]
   4b2ac:	ldr	r3, [r3, #0]
   4b2ae:	str	r3, [sp, #68]	; 0x44
   4b2b0:	mov.w	r3, #0
   4b2b4:	str	r4, [r6, #0]
   4b2b6:	str	r4, [sp, #0]
   4b2b8:	bl	1dff8 <__read_chk@plt+0x17594>
   4b2bc:	movw	r3, #1079	; 0x437
   4b2c0:	cmp	r0, r3
   4b2c2:	bne.n	4b370 <error@@Base+0x1be6c>
   4b2c4:	mov	r0, r5
   4b2c6:	bl	1e0c0 <__read_chk@plt+0x1765c>
   4b2ca:	mov	r8, r0
   4b2cc:	bl	1dbe8 <__read_chk@plt+0x17184>
   4b2d0:	mov	r4, r0
   4b2d2:	cmp	r0, #0
   4b2d4:	beq.n	4b376 <error@@Base+0x1be72>
   4b2d6:	mov	r2, sp
   4b2d8:	movs	r1, #32
   4b2da:	bl	1e274 <__read_chk@plt+0x17810>
   4b2de:	mov	r5, r0
   4b2e0:	cbz	r0, 4b30e <error@@Base+0x1be0a>
   4b2e2:	add.w	r9, sp, #4
   4b2e6:	movs	r2, #64	; 0x40
   4b2e8:	mov	r0, r9
   4b2ea:	mov	r1, r2
   4b2ec:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4b2f0:	mov	r0, r4
   4b2f2:	bl	1dd04 <__read_chk@plt+0x172a0>
   4b2f6:	ldr	r2, [pc, #156]	; (4b394 <error@@Base+0x1be90>)
   4b2f8:	ldr	r3, [pc, #148]	; (4b390 <error@@Base+0x1be8c>)
   4b2fa:	add	r2, pc
   4b2fc:	ldr	r3, [r2, r3]
   4b2fe:	ldr	r2, [r3, #0]
   4b300:	ldr	r3, [sp, #68]	; 0x44
   4b302:	eors	r2, r3
   4b304:	bne.n	4b386 <error@@Base+0x1be82>
   4b306:	mov	r0, r5
   4b308:	add	sp, #76	; 0x4c
   4b30a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   4b30e:	mov	r1, r8
   4b310:	add.w	r2, r7, #284	; 0x11c
   4b314:	ldr	r0, [sp, #0]
   4b316:	add.w	r9, sp, #4
   4b31a:	bl	4c380 <error@@Base+0x1ce7c>
   4b31e:	addw	r1, r8, #1047	; 0x417
   4b322:	movs	r3, #1
   4b324:	mov	r2, r4
   4b326:	mov	r5, r0
   4b328:	add.w	r0, r7, #220	; 0xdc
   4b32c:	bl	4ae48 <error@@Base+0x1b944>
   4b330:	mov	r8, r5
   4b332:	subs	r5, r0, #0
   4b334:	blt.n	4b2e6 <error@@Base+0x1bde2>
   4b336:	ldr	r0, [r7, #80]	; 0x50
   4b338:	movs	r3, #64	; 0x40
   4b33a:	mov	r1, r4
   4b33c:	mov	r2, r9
   4b33e:	bl	40944 <error@@Base+0x11440>
   4b342:	mov	r5, r0
   4b344:	cmp	r0, #0
   4b346:	bne.n	4b2e6 <error@@Base+0x1bde2>
   4b348:	mov	r0, r4
   4b34a:	bl	1de7c <__read_chk@plt+0x17418>
   4b34e:	ldr	r0, [r7, #80]	; 0x50
   4b350:	bl	40710 <error@@Base+0x1120c>
   4b354:	mov	r1, r9
   4b356:	mov	r2, r0
   4b358:	mov	r0, r4
   4b35a:	bl	24668 <__read_chk@plt+0x1dc04>
   4b35e:	mov	r5, r0
   4b360:	cmp	r0, #0
   4b362:	bne.n	4b2e6 <error@@Base+0x1bde2>
   4b364:	cmp.w	r8, #0
   4b368:	bne.n	4b380 <error@@Base+0x1be7c>
   4b36a:	str	r4, [r6, #0]
   4b36c:	mov	r4, r0
   4b36e:	b.n	4b2e6 <error@@Base+0x1bde2>
   4b370:	mvn.w	r5, #20
   4b374:	b.n	4b2e2 <error@@Base+0x1bdde>
   4b376:	add.w	r9, sp, #4
   4b37a:	mvn.w	r5, #1
   4b37e:	b.n	4b2e6 <error@@Base+0x1bde2>
   4b380:	mvn.w	r5, #20
   4b384:	b.n	4b2e6 <error@@Base+0x1bde2>
   4b386:	blx	620c <__stack_chk_fail@plt>
   4b38a:	nop
   4b38c:	add	r5, pc, #888	; (adr r5, 4b708 <error@@Base+0x1c204>)
   4b38e:	movs	r4, r0
   4b390:	lsls	r4, r3, #25
   4b392:	movs	r0, r0
   4b394:	add	r5, pc, #536	; (adr r5, 4b5b0 <error@@Base+0x1c0ac>)
   4b396:	movs	r4, r0
   4b398:	push	{r4, r5, r6, r7, lr}
   4b39a:	add.w	ip, r1, #120	; 0x78
   4b39e:	subs	r4, r1, #4
   4b3a0:	subs	r7, r2, #4
   4b3a2:	subs	r6, r0, #4
   4b3a4:	mov	lr, r2
   4b3a6:	movs	r5, #218	; 0xda
   4b3a8:	ldr.w	r3, [r4, #4]!
   4b3ac:	ldr.w	r2, [r7, #4]!
   4b3b0:	add.w	r3, r3, #65280	; 0xff00
   4b3b4:	cmp	r4, ip
   4b3b6:	sub.w	r3, r3, r2
   4b3ba:	add	r3, r5
   4b3bc:	uxtb	r2, r3
   4b3be:	mov.w	r5, r3, lsr #8
   4b3c2:	str.w	r2, [r6, #4]!
   4b3c6:	bne.n	4b3a8 <error@@Base+0x1bea4>
   4b3c8:	ldr	r3, [r1, #124]	; 0x7c
   4b3ca:	ldr.w	r2, [lr, #124]	; 0x7c
   4b3ce:	subs	r3, r3, r2
   4b3d0:	add	r3, r5
   4b3d2:	str	r3, [r0, #124]	; 0x7c
   4b3d4:	pop	{r4, r5, r6, r7, pc}
   4b3d6:	nop
   4b3d8:	subs	r1, r0, #4
   4b3da:	movs	r3, #0
   4b3dc:	push	{r4, r5}
   4b3de:	add.w	r4, r0, #120	; 0x78
   4b3e2:	mov	r2, r1
   4b3e4:	ldr.w	r5, [r2, #4]!
   4b3e8:	add	r3, r5
   4b3ea:	cmp	r2, r4
   4b3ec:	uxtb	r5, r3
   4b3ee:	mov.w	r3, r3, lsr #8
   4b3f2:	str	r5, [r2, #0]
   4b3f4:	bne.n	4b3e4 <error@@Base+0x1bee0>
   4b3f6:	ldr	r5, [r0, #124]	; 0x7c
   4b3f8:	movs	r2, #19
   4b3fa:	add	r3, r5
   4b3fc:	and.w	r5, r3, #127	; 0x7f
   4b400:	str	r5, [r0, #124]	; 0x7c
   4b402:	lsrs	r3, r3, #7
   4b404:	mul.w	r3, r2, r3
   4b408:	ldr.w	r2, [r1, #4]!
   4b40c:	add	r3, r2
   4b40e:	cmp	r1, r4
   4b410:	uxtb	r2, r3
   4b412:	mov.w	r3, r3, lsr #8
   4b416:	str	r2, [r1, #0]
   4b418:	bne.n	4b408 <error@@Base+0x1bf04>
   4b41a:	ldr	r2, [r0, #124]	; 0x7c
   4b41c:	pop	{r4, r5}
   4b41e:	add	r3, r2
   4b420:	str	r3, [r0, #124]	; 0x7c
   4b422:	bx	lr
   4b424:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b428:	sub.w	r8, r0, #4
   4b42c:	sub	sp, #12
   4b42e:	sub.w	r9, r1, #4
   4b432:	add.w	r7, r1, #124	; 0x7c
   4b436:	mov	fp, r0
   4b438:	mov	lr, r2
   4b43a:	mov.w	ip, #0
   4b43e:	movs	r6, #38	; 0x26
   4b440:	str	r2, [sp, #4]
   4b442:	mov	r4, r9
   4b444:	mov	r5, lr
   4b446:	movs	r3, #0
   4b448:	ldr.w	r2, [r4, #4]!
   4b44c:	ldr.w	r0, [r5], #-4
   4b450:	cmp	r4, r1
   4b452:	mla	r3, r2, r0, r3
   4b456:	bne.n	4b448 <error@@Base+0x1bf44>
   4b458:	add.w	ip, ip, #1
   4b45c:	cmp.w	ip, #32
   4b460:	beq.n	4b48a <error@@Base+0x1bf86>
   4b462:	ldr	r2, [sp, #4]
   4b464:	mov	r5, r1
   4b466:	add.w	sl, r2, #128	; 0x80
   4b46a:	ldr.w	r0, [r5, #4]!
   4b46e:	ldr.w	r4, [sl, #-4]!
   4b472:	cmp	r7, r5
   4b474:	mul.w	r4, r4, r0
   4b478:	mla	r3, r6, r4, r3
   4b47c:	bne.n	4b46a <error@@Base+0x1bf66>
   4b47e:	adds	r1, #4
   4b480:	add.w	lr, lr, #4
   4b484:	str.w	r3, [r8, #4]!
   4b488:	b.n	4b442 <error@@Base+0x1bf3e>
   4b48a:	mov	r0, fp
   4b48c:	str.w	r3, [fp, #124]	; 0x7c
   4b490:	add	sp, #12
   4b492:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b496:	b.n	4b3d8 <error@@Base+0x1bed4>
   4b498:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b49c:	sub.w	r9, r0, #4
   4b4a0:	sub	sp, #12
   4b4a2:	mov	r8, r1
   4b4a4:	mov.w	lr, #0
   4b4a8:	mov.w	ip, #38	; 0x26
   4b4ac:	str	r0, [sp, #4]
   4b4ae:	mov	r6, lr
   4b4b0:	add.w	lr, lr, #1
   4b4b4:	mov	r3, r6
   4b4b6:	cbz	r6, 4b4da <error@@Base+0x1bfd6>
   4b4b8:	movs	r3, #0
   4b4ba:	subs	r5, r1, #4
   4b4bc:	mov	r2, r3
   4b4be:	mov	r4, r8
   4b4c0:	adds	r2, #1
   4b4c2:	ldr.w	r0, [r4], #-4
   4b4c6:	ldr.w	fp, [r5, #4]!
   4b4ca:	subs	r7, r6, r2
   4b4cc:	cmp	r7, r2
   4b4ce:	mla	r3, fp, r0, r3
   4b4d2:	bhi.n	4b4c0 <error@@Base+0x1bfbc>
   4b4d4:	cmp.w	lr, #30
   4b4d8:	bhi.n	4b4fe <error@@Base+0x1bffa>
   4b4da:	add.w	sl, r1, #128	; 0x80
   4b4de:	mov	r7, r8
   4b4e0:	mov	r2, lr
   4b4e2:	ldr.w	r0, [r7, #4]!
   4b4e6:	adds	r2, #1
   4b4e8:	ldr.w	r5, [sl, #-4]!
   4b4ec:	rsb	r4, r2, #32
   4b4f0:	add	r4, r6
   4b4f2:	cmp	r2, r4
   4b4f4:	mul.w	r5, r5, r0
   4b4f8:	mla	r3, ip, r5, r3
   4b4fc:	bcc.n	4b4e2 <error@@Base+0x1bfde>
   4b4fe:	lsls	r2, r6, #31
   4b500:	mov.w	r3, r3, lsl #1
   4b504:	bmi.n	4b520 <error@@Base+0x1c01c>
   4b506:	lsrs	r6, r6, #1
   4b508:	add.w	r2, r1, r6, lsl #2
   4b50c:	ldr.w	r4, [r1, r6, lsl #2]
   4b510:	ldr	r2, [r2, #64]	; 0x40
   4b512:	mul.w	r4, r4, r4
   4b516:	mul.w	r2, r2, r2
   4b51a:	mla	r2, ip, r2, r4
   4b51e:	add	r3, r2
   4b520:	cmp.w	lr, #32
   4b524:	add.w	r8, r8, #4
   4b528:	str.w	r3, [r9, #4]!
   4b52c:	bne.n	4b4ae <error@@Base+0x1bfaa>
   4b52e:	ldr	r0, [sp, #4]
   4b530:	add	sp, #12
   4b532:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b536:	b.n	4b3d8 <error@@Base+0x1bed4>
   4b538:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b53c:	subs	r1, #1
   4b53e:	vpush	{d8-d15}
   4b542:	ldr.w	r5, [pc, #1724]	; 4bc00 <error@@Base+0x1c6fc>
   4b546:	add	r5, pc
   4b548:	subw	sp, sp, #3876	; 0xf24
   4b54c:	addw	r3, sp, #3836	; 0xefc
   4b550:	addw	r4, sp, #3868	; 0xf1c
   4b554:	str	r0, [sp, #116]	; 0x74
   4b556:	ldr.w	r0, [pc, #1708]	; 4bc04 <error@@Base+0x1c700>
   4b55a:	ldr	r0, [r5, r0]
   4b55c:	ldr	r0, [r0, #0]
   4b55e:	str.w	r0, [sp, #3868]	; 0xf1c
   4b562:	mov.w	r0, #0
   4b566:	ldrb.w	r0, [r1, #1]!
   4b56a:	strb.w	r0, [r3], #1
   4b56e:	cmp	r3, r4
   4b570:	bne.n	4b566 <error@@Base+0x1c062>
   4b572:	ldrb.w	r3, [sp, #3867]	; 0xf1b
   4b576:	addw	r4, sp, #3452	; 0xd7c
   4b57a:	ldrb.w	r1, [sp, #3836]	; 0xefc
   4b57e:	subs	r2, #1
   4b580:	and.w	r3, r3, #127	; 0x7f
   4b584:	vmov	s22, r4
   4b588:	orr.w	r3, r3, #64	; 0x40
   4b58c:	strb.w	r3, [sp, #3867]	; 0xf1b
   4b590:	mov	r3, r4
   4b592:	addw	r0, sp, #3580	; 0xdfc
   4b596:	bic.w	r1, r1, #7
   4b59a:	str	r0, [sp, #104]	; 0x68
   4b59c:	strb.w	r1, [sp, #3836]	; 0xefc
   4b5a0:	ldrb.w	r1, [r2, #1]!
   4b5a4:	str.w	r1, [r3], #4
   4b5a8:	cmp	r3, r0
   4b5aa:	bne.n	4b5a0 <error@@Base+0x1c09c>
   4b5ac:	vmov	r1, s22
   4b5b0:	addw	r3, sp, #3448	; 0xd78
   4b5b4:	add	r2, sp, #632	; 0x278
   4b5b6:	str	r3, [sp, #112]	; 0x70
   4b5b8:	str	r2, [sp, #12]
   4b5ba:	add.w	r0, r1, #124	; 0x7c
   4b5be:	ldr.w	r1, [r3, #4]!
   4b5c2:	cmp	r3, r0
   4b5c4:	str.w	r1, [r2, #4]!
   4b5c8:	bne.n	4b5be <error@@Base+0x1c0ba>
   4b5ca:	add	r0, sp, #888	; 0x378
   4b5cc:	add	r3, sp, #764	; 0x2fc
   4b5ce:	movs	r1, #1
   4b5d0:	movs	r2, #0
   4b5d2:	str	r1, [sp, #764]	; 0x2fc
   4b5d4:	mov	r1, r0
   4b5d6:	str	r0, [sp, #20]
   4b5d8:	str.w	r2, [r3, #4]!
   4b5dc:	cmp	r3, r1
   4b5de:	bne.n	4b5d8 <error@@Base+0x1c0d4>
   4b5e0:	add	r3, sp, #892	; 0x37c
   4b5e2:	add.w	r0, sp, #1144	; 0x478
   4b5e6:	movs	r1, #1
   4b5e8:	movs	r2, #0
   4b5ea:	str	r1, [r3, #0]
   4b5ec:	mov	r1, r0
   4b5ee:	str	r3, [sp, #8]
   4b5f0:	str	r0, [sp, #68]	; 0x44
   4b5f2:	str	r3, [sp, #108]	; 0x6c
   4b5f4:	str.w	r2, [r3, #4]!
   4b5f8:	cmp	r3, r1
   4b5fa:	bne.n	4b5f4 <error@@Base+0x1c0f0>
   4b5fc:	movw	r3, #56129	; 0xdb41
   4b600:	movt	r3, #1
   4b604:	str	r3, [sp, #16]
   4b606:	addw	r3, sp, #2168	; 0x878
   4b60a:	str	r3, [sp, #48]	; 0x30
   4b60c:	addw	r3, sp, #1268	; 0x4f4
   4b610:	str	r3, [sp, #100]	; 0x64
   4b612:	addw	r3, sp, #2172	; 0x87c
   4b616:	addw	r6, sp, #3196	; 0xc7c
   4b61a:	addw	fp, sp, #1148	; 0x47c
   4b61e:	vmov	s17, r3
   4b622:	addw	r3, sp, #1276	; 0x4fc
   4b626:	addw	sl, sp, #1404	; 0x57c
   4b62a:	addw	r8, sp, #2684	; 0xa7c
   4b62e:	vmov	s31, r3
   4b632:	addw	r3, sp, #2300	; 0x8fc
   4b636:	addw	r4, sp, #2940	; 0xb7c
   4b63a:	vmov	s18, r6
   4b63e:	vmov	s20, r3
   4b642:	addw	r3, sp, #2424	; 0x978
   4b646:	str	r3, [sp, #60]	; 0x3c
   4b648:	addw	r3, sp, #1524	; 0x5f4
   4b64c:	str	r3, [sp, #52]	; 0x34
   4b64e:	addw	r3, sp, #2428	; 0x97c
   4b652:	movs	r7, #254	; 0xfe
   4b654:	add.w	r2, sp, #1400	; 0x578
   4b658:	vmov	s23, r3
   4b65c:	addw	r3, sp, #1532	; 0x5fc
   4b660:	str	r2, [sp, #84]	; 0x54
   4b662:	vmov	s26, r3
   4b666:	addw	r3, sp, #2556	; 0x9fc
   4b66a:	vmov	s30, r3
   4b66e:	addw	r3, sp, #2812	; 0xafc
   4b672:	vmov	s16, r3
   4b676:	addw	r3, sp, #3068	; 0xbfc
   4b67a:	vmov	s19, r3
   4b67e:	addw	r3, sp, #2936	; 0xb78
   4b682:	str	r3, [sp, #88]	; 0x58
   4b684:	addw	r3, sp, #3192	; 0xc78
   4b688:	str	r3, [sp, #44]	; 0x2c
   4b68a:	addw	r3, sp, #3060	; 0xbf4
   4b68e:	str	r3, [sp, #56]	; 0x38
   4b690:	addw	r3, sp, #3324	; 0xcfc
   4b694:	vmov	s28, r3
   4b698:	add	r3, sp, #124	; 0x7c
   4b69a:	vmov	s21, r3
   4b69e:	add	r3, sp, #252	; 0xfc
   4b6a0:	str	r3, [sp, #0]
   4b6a2:	add	r3, sp, #248	; 0xf8
   4b6a4:	str	r3, [sp, #64]	; 0x40
   4b6a6:	add	r3, sp, #376	; 0x178
   4b6a8:	str	r3, [sp, #28]
   4b6aa:	add	r3, sp, #372	; 0x174
   4b6ac:	str	r3, [sp, #96]	; 0x60
   4b6ae:	add	r3, sp, #380	; 0x17c
   4b6b0:	str	r3, [sp, #36]	; 0x24
   4b6b2:	add	r3, sp, #500	; 0x1f4
   4b6b4:	str	r3, [sp, #24]
   4b6b6:	addw	r3, sp, #2680	; 0xa78
   4b6ba:	str	r3, [sp, #72]	; 0x48
   4b6bc:	add	r3, sp, #504	; 0x1f8
   4b6be:	str	r3, [sp, #76]	; 0x4c
   4b6c0:	add	r3, sp, #508	; 0x1fc
   4b6c2:	str	r3, [sp, #80]	; 0x50
   4b6c4:	addw	r3, sp, #1660	; 0x67c
   4b6c8:	vmov	s25, r3
   4b6cc:	addw	r3, sp, #1788	; 0x6fc
   4b6d0:	vmov	s27, r3
   4b6d4:	addw	r3, sp, #1916	; 0x77c
   4b6d8:	vmov	s24, r3
   4b6dc:	addw	r3, sp, #2044	; 0x7fc
   4b6e0:	vmov	s29, r3
   4b6e4:	add.w	r3, sp, #1656	; 0x678
   4b6e8:	str	r3, [sp, #92]	; 0x5c
   4b6ea:	add.w	r3, sp, #1912	; 0x778
   4b6ee:	str	r3, [sp, #32]
   4b6f0:	movs	r3, #1
   4b6f2:	add.w	r2, sp, #3872	; 0xf20
   4b6f6:	ldr.w	ip, [sp, #84]	; 0x54
   4b6fa:	add.w	r2, r2, r7, asr #3
   4b6fe:	ldr	r6, [sp, #68]	; 0x44
   4b700:	and.w	r9, r7, #7
   4b704:	ldrd	lr, r0, [sp, #8]
   4b708:	ldrb.w	r2, [r2, #-36]
   4b70c:	mov	r5, ip
   4b70e:	str	r6, [sp, #40]	; 0x28
   4b710:	asr.w	r2, r2, r9
   4b714:	and.w	r2, r2, #1
   4b718:	subs	r2, #1
   4b71a:	str	r2, [sp, #4]
   4b71c:	ldr.w	r9, [r0, #4]!
   4b720:	ldr	r1, [sp, #4]
   4b722:	eor.w	r2, r9, r3
   4b726:	ands	r2, r1
   4b728:	eor.w	r9, r9, r2
   4b72c:	eors	r2, r3
   4b72e:	ldr	r3, [sp, #20]
   4b730:	str.w	r9, [r6, #4]!
   4b734:	cmp	r0, r3
   4b736:	str.w	r2, [ip, #4]!
   4b73a:	bne.w	4bbf6 <error@@Base+0x1c6f2>
   4b73e:	ldr	r1, [sp, #40]	; 0x28
   4b740:	movs	r6, #0
   4b742:	ldr	r3, [sp, #48]	; 0x30
   4b744:	ldr.w	r2, [r1, #4]!
   4b748:	ldr.w	r0, [r1, #128]	; 0x80
   4b74c:	add	r2, r0
   4b74e:	add	r6, r2
   4b750:	uxtb	r2, r6
   4b752:	str.w	r2, [r3, #4]!
   4b756:	ldr	r2, [sp, #100]	; 0x64
   4b758:	lsrs	r6, r6, #8
   4b75a:	cmp	r2, r1
   4b75c:	bne.n	4b744 <error@@Base+0x1c240>
   4b75e:	ldr.w	r0, [fp, #252]	; 0xfc
   4b762:	mov	r1, fp
   4b764:	ldr.w	r3, [fp, #124]	; 0x7c
   4b768:	vmov	r2, s31
   4b76c:	add	r3, r0
   4b76e:	vmov	r0, s20
   4b772:	add	r6, r3
   4b774:	vmov	r3, s17
   4b778:	str	r6, [r3, #124]	; 0x7c
   4b77a:	movs	r6, #0
   4b77c:	bl	4b398 <error@@Base+0x1be94>
   4b780:	ldr	r3, [sp, #60]	; 0x3c
   4b782:	ldr.w	r2, [r5, #4]!
   4b786:	ldr.w	r1, [r5, #128]	; 0x80
   4b78a:	add	r2, r1
   4b78c:	add	r6, r2
   4b78e:	uxtb	r2, r6
   4b790:	str.w	r2, [r3, #4]!
   4b794:	ldr	r2, [sp, #52]	; 0x34
   4b796:	lsrs	r6, r6, #8
   4b798:	cmp	r2, r5
   4b79a:	bne.n	4b782 <error@@Base+0x1c27e>
   4b79c:	vmov	r5, s23
   4b7a0:	mov	r1, sl
   4b7a2:	ldr.w	r0, [sl, #252]	; 0xfc
   4b7a6:	ldr.w	r3, [sl, #124]	; 0x7c
   4b7aa:	vmov	r2, s26
   4b7ae:	add	r3, r0
   4b7b0:	vmov	r0, s30
   4b7b4:	add	r6, r3
   4b7b6:	str	r6, [r5, #124]	; 0x7c
   4b7b8:	movs	r5, #0
   4b7ba:	bl	4b398 <error@@Base+0x1be94>
   4b7be:	vmov	r1, s17
   4b7c2:	mov	r0, r8
   4b7c4:	bl	4b498 <error@@Base+0x1bf94>
   4b7c8:	vmov	r1, s20
   4b7cc:	vmov	r0, s16
   4b7d0:	bl	4b498 <error@@Base+0x1bf94>
   4b7d4:	vmov	r2, s20
   4b7d8:	vmov	r1, s23
   4b7dc:	mov	r0, r4
   4b7de:	bl	4b424 <error@@Base+0x1bf20>
   4b7e2:	vmov	r2, s17
   4b7e6:	vmov	r1, s30
   4b7ea:	vmov	r0, s19
   4b7ee:	bl	4b424 <error@@Base+0x1bf20>
   4b7f2:	ldr	r3, [sp, #88]	; 0x58
   4b7f4:	ldr	r2, [sp, #44]	; 0x2c
   4b7f6:	ldr.w	r1, [r3, #4]!
   4b7fa:	ldr.w	r0, [r3, #128]	; 0x80
   4b7fe:	add	r1, r0
   4b800:	add	r5, r1
   4b802:	uxtb	r1, r5
   4b804:	str.w	r1, [r2, #4]!
   4b808:	ldr	r1, [sp, #56]	; 0x38
   4b80a:	lsrs	r5, r5, #8
   4b80c:	cmp	r1, r3
   4b80e:	bne.n	4b7f6 <error@@Base+0x1c2f2>
   4b810:	ldr.w	r0, [r4, #252]	; 0xfc
   4b814:	mov	r1, r4
   4b816:	ldr	r3, [r4, #124]	; 0x7c
   4b818:	vmov	r2, s19
   4b81c:	add	r3, r0
   4b81e:	vmov	r0, s28
   4b822:	add	r5, r3
   4b824:	vmov	r3, s18
   4b828:	str	r5, [r3, #124]	; 0x7c
   4b82a:	bl	4b398 <error@@Base+0x1be94>
   4b82e:	vmov	r1, s28
   4b832:	vmov	r0, s21
   4b836:	bl	4b498 <error@@Base+0x1bf94>
   4b83a:	ldr	r0, [sp, #0]
   4b83c:	mov	r1, r8
   4b83e:	vmov	r2, s16
   4b842:	bl	4b398 <error@@Base+0x1be94>
   4b846:	ldr	r5, [sp, #28]
   4b848:	ldr	r0, [sp, #64]	; 0x40
   4b84a:	movs	r3, #0
   4b84c:	mov	r1, r5
   4b84e:	ldr.w	r2, [r0, #4]!
   4b852:	ldr	r6, [sp, #16]
   4b854:	mla	r3, r6, r2, r3
   4b858:	uxtb	r2, r3
   4b85a:	str.w	r2, [r5, #4]!
   4b85e:	ldr	r2, [sp, #96]	; 0x60
   4b860:	lsrs	r3, r3, #8
   4b862:	cmp	r2, r0
   4b864:	bne.n	4b84e <error@@Base+0x1c34a>
   4b866:	ldr	r2, [sp, #0]
   4b868:	ldr	r5, [sp, #36]	; 0x24
   4b86a:	ldr	r0, [sp, #28]
   4b86c:	ldr	r2, [r2, #124]	; 0x7c
   4b86e:	mla	r3, r6, r2, r3
   4b872:	and.w	r2, r3, #127	; 0x7f
   4b876:	str	r2, [r5, #124]	; 0x7c
   4b878:	movs	r2, #19
   4b87a:	lsrs	r3, r3, #7
   4b87c:	mul.w	r3, r2, r3
   4b880:	ldr.w	r2, [r0, #4]!
   4b884:	add	r3, r2
   4b886:	uxtb	r2, r3
   4b888:	str	r2, [r0, #0]
   4b88a:	ldr	r2, [sp, #24]
   4b88c:	lsrs	r3, r3, #8
   4b88e:	cmp	r2, r0
   4b890:	bne.n	4b880 <error@@Base+0x1c37c>
   4b892:	ldr	r0, [sp, #36]	; 0x24
   4b894:	movs	r5, #0
   4b896:	ldrd	ip, r6, [sp, #72]	; 0x48
   4b89a:	ldr	r2, [r0, #124]	; 0x7c
   4b89c:	add	r3, r2
   4b89e:	str	r3, [r0, #124]	; 0x7c
   4b8a0:	ldr.w	r2, [r1, #4]!
   4b8a4:	ldr.w	r0, [ip, #4]!
   4b8a8:	add	r2, r0
   4b8aa:	add	r5, r2
   4b8ac:	uxtb	r2, r5
   4b8ae:	str.w	r2, [r6, #4]!
   4b8b2:	ldr	r2, [sp, #24]
   4b8b4:	lsrs	r5, r5, #8
   4b8b6:	cmp	r1, r2
   4b8b8:	bne.n	4b8a0 <error@@Base+0x1c39c>
   4b8ba:	ldr	r6, [sp, #80]	; 0x50
   4b8bc:	mov	r1, r8
   4b8be:	ldr.w	r0, [r8, #124]	; 0x7c
   4b8c2:	vmov	r2, s16
   4b8c6:	add	r3, r0
   4b8c8:	vmov	r0, s25
   4b8cc:	add	r5, r3
   4b8ce:	str	r5, [r6, #124]	; 0x7c
   4b8d0:	bl	4b424 <error@@Base+0x1bf20>
   4b8d4:	mov	r2, r6
   4b8d6:	vmov	r0, s27
   4b8da:	ldr	r1, [sp, #0]
   4b8dc:	bl	4b424 <error@@Base+0x1bf20>
   4b8e0:	vmov	r1, s18
   4b8e4:	vmov	r0, s24
   4b8e8:	bl	4b498 <error@@Base+0x1bf94>
   4b8ec:	vmov	r0, s29
   4b8f0:	vmov	r2, s22
   4b8f4:	vmov	r1, s21
   4b8f8:	bl	4b424 <error@@Base+0x1bf20>
   4b8fc:	ldr	r0, [sp, #92]	; 0x5c
   4b8fe:	ldr.w	ip, [sp, #32]
   4b902:	mov	lr, r4
   4b904:	ldr	r6, [sp, #20]
   4b906:	ldr	r5, [sp, #12]
   4b908:	ldr.w	r3, [r0, #4]!
   4b90c:	ldr.w	r2, [ip, #4]!
   4b910:	ldr	r4, [sp, #4]
   4b912:	eor.w	r1, r3, r2
   4b916:	ands	r1, r4
   4b918:	eors	r3, r1
   4b91a:	str.w	r3, [r5, #4]!
   4b91e:	ldr	r3, [sp, #32]
   4b920:	eors	r2, r1
   4b922:	str.w	r2, [r6, #4]!
   4b926:	cmp	r3, r0
   4b928:	bne.n	4b908 <error@@Base+0x1c404>
   4b92a:	mov	r0, r7
   4b92c:	mov.w	r1, #4294967295	; 0xffffffff
   4b930:	mov	r4, lr
   4b932:	bl	54314 <mkdtemp@@Base+0x2338>
   4b936:	ldr	r3, [sp, #8]
   4b938:	ldr	r3, [r3, #0]
   4b93a:	adds	r2, r0, #1
   4b93c:	mov	r7, r0
   4b93e:	bne.w	4b6f2 <error@@Base+0x1c1ee>
   4b942:	vmov	r2, s22
   4b946:	vmov	r6, s18
   4b94a:	ldrd	r0, r1, [sp, #108]	; 0x6c
   4b94e:	adds	r2, #252	; 0xfc
   4b950:	b.n	4b956 <error@@Base+0x1c452>
   4b952:	ldr.w	r3, [r0, #4]!
   4b956:	str.w	r3, [r1, #4]!
   4b95a:	cmp	r2, r1
   4b95c:	bne.n	4b952 <error@@Base+0x1c44e>
   4b95e:	ldr	r7, [sp, #8]
   4b960:	movs	r5, #4
   4b962:	ldr.w	r9, [sp, #104]	; 0x68
   4b966:	mov	r0, r7
   4b968:	mov	r1, r9
   4b96a:	bl	4b498 <error@@Base+0x1bf94>
   4b96e:	mov	r1, r7
   4b970:	mov	r0, r6
   4b972:	bl	4b498 <error@@Base+0x1bf94>
   4b976:	mov	r1, r6
   4b978:	mov	r0, r4
   4b97a:	bl	4b498 <error@@Base+0x1bf94>
   4b97e:	mov	r2, r9
   4b980:	mov	r1, r4
   4b982:	mov	r0, fp
   4b984:	bl	4b424 <error@@Base+0x1bf20>
   4b988:	mov	r2, r7
   4b98a:	mov	r1, fp
   4b98c:	mov	r0, sl
   4b98e:	bl	4b424 <error@@Base+0x1bf20>
   4b992:	mov	r1, sl
   4b994:	mov	r0, r4
   4b996:	bl	4b498 <error@@Base+0x1bf94>
   4b99a:	mov	r2, fp
   4b99c:	vmov	r0, s25
   4b9a0:	mov	r1, r4
   4b9a2:	bl	4b424 <error@@Base+0x1bf20>
   4b9a6:	vmov	r1, s25
   4b9aa:	mov	r0, r4
   4b9ac:	bl	4b498 <error@@Base+0x1bf94>
   4b9b0:	mov	r1, r4
   4b9b2:	mov	r0, r6
   4b9b4:	bl	4b498 <error@@Base+0x1bf94>
   4b9b8:	mov	r1, r6
   4b9ba:	mov	r0, r4
   4b9bc:	bl	4b498 <error@@Base+0x1bf94>
   4b9c0:	mov	r1, r4
   4b9c2:	mov	r0, r6
   4b9c4:	bl	4b498 <error@@Base+0x1bf94>
   4b9c8:	mov	r1, r6
   4b9ca:	mov	r0, r4
   4b9cc:	bl	4b498 <error@@Base+0x1bf94>
   4b9d0:	vmov	r2, s25
   4b9d4:	vmov	r0, s24
   4b9d8:	mov	r1, r4
   4b9da:	bl	4b424 <error@@Base+0x1bf20>
   4b9de:	vmov	r1, s24
   4b9e2:	mov	r0, r4
   4b9e4:	bl	4b498 <error@@Base+0x1bf94>
   4b9e8:	mov	r1, r4
   4b9ea:	mov	r0, r6
   4b9ec:	bl	4b498 <error@@Base+0x1bf94>
   4b9f0:	mov	r1, r6
   4b9f2:	mov	r0, r4
   4b9f4:	bl	4b498 <error@@Base+0x1bf94>
   4b9f8:	mov	r1, r4
   4b9fa:	mov	r0, r6
   4b9fc:	bl	4b498 <error@@Base+0x1bf94>
   4ba00:	subs	r5, #1
   4ba02:	bne.n	4b9f0 <error@@Base+0x1c4ec>
   4ba04:	vmov	r2, s24
   4ba08:	mov	r1, r6
   4ba0a:	vmov	r0, s17
   4ba0e:	movs	r5, #9
   4ba10:	bl	4b424 <error@@Base+0x1bf20>
   4ba14:	vmov	r1, s17
   4ba18:	mov	r0, r4
   4ba1a:	bl	4b498 <error@@Base+0x1bf94>
   4ba1e:	mov	r1, r4
   4ba20:	mov	r0, r6
   4ba22:	bl	4b498 <error@@Base+0x1bf94>
   4ba26:	mov	r1, r6
   4ba28:	mov	r0, r4
   4ba2a:	bl	4b498 <error@@Base+0x1bf94>
   4ba2e:	mov	r1, r4
   4ba30:	mov	r0, r6
   4ba32:	bl	4b498 <error@@Base+0x1bf94>
   4ba36:	subs	r5, #1
   4ba38:	bne.n	4ba26 <error@@Base+0x1c522>
   4ba3a:	vmov	r2, s17
   4ba3e:	mov	r1, r6
   4ba40:	mov	r0, r4
   4ba42:	movs	r5, #4
   4ba44:	bl	4b424 <error@@Base+0x1bf20>
   4ba48:	mov	r1, r4
   4ba4a:	mov	r0, r6
   4ba4c:	bl	4b498 <error@@Base+0x1bf94>
   4ba50:	mov	r1, r6
   4ba52:	mov	r0, r4
   4ba54:	bl	4b498 <error@@Base+0x1bf94>
   4ba58:	mov	r1, r4
   4ba5a:	mov	r0, r6
   4ba5c:	bl	4b498 <error@@Base+0x1bf94>
   4ba60:	mov	r1, r6
   4ba62:	mov	r0, r4
   4ba64:	bl	4b498 <error@@Base+0x1bf94>
   4ba68:	subs	r5, #1
   4ba6a:	bne.n	4ba58 <error@@Base+0x1c554>
   4ba6c:	vmov	r2, s24
   4ba70:	mov	r1, r4
   4ba72:	vmov	r0, s23
   4ba76:	movs	r5, #24
   4ba78:	bl	4b424 <error@@Base+0x1bf20>
   4ba7c:	vmov	r1, s23
   4ba80:	mov	r0, r4
   4ba82:	bl	4b498 <error@@Base+0x1bf94>
   4ba86:	mov	r1, r4
   4ba88:	mov	r0, r6
   4ba8a:	bl	4b498 <error@@Base+0x1bf94>
   4ba8e:	mov	r1, r6
   4ba90:	mov	r0, r4
   4ba92:	bl	4b498 <error@@Base+0x1bf94>
   4ba96:	mov	r1, r4
   4ba98:	mov	r0, r6
   4ba9a:	bl	4b498 <error@@Base+0x1bf94>
   4ba9e:	subs	r5, #1
   4baa0:	bne.n	4ba8e <error@@Base+0x1c58a>
   4baa2:	vmov	r2, s23
   4baa6:	mov	r1, r6
   4baa8:	mov	r0, r8
   4baaa:	movs	r5, #49	; 0x31
   4baac:	bl	4b424 <error@@Base+0x1bf20>
   4bab0:	mov	r1, r8
   4bab2:	mov	r0, r6
   4bab4:	bl	4b498 <error@@Base+0x1bf94>
   4bab8:	mov	r1, r6
   4baba:	mov	r0, r4
   4babc:	bl	4b498 <error@@Base+0x1bf94>
   4bac0:	mov	r1, r4
   4bac2:	mov	r0, r6
   4bac4:	bl	4b498 <error@@Base+0x1bf94>
   4bac8:	mov	r1, r6
   4baca:	mov	r0, r4
   4bacc:	bl	4b498 <error@@Base+0x1bf94>
   4bad0:	subs	r5, #1
   4bad2:	bne.n	4bac0 <error@@Base+0x1c5bc>
   4bad4:	mov	r2, r8
   4bad6:	mov	r1, r4
   4bad8:	mov	r0, r6
   4bada:	movs	r5, #24
   4badc:	bl	4b424 <error@@Base+0x1bf20>
   4bae0:	mov	r1, r6
   4bae2:	mov	r0, r4
   4bae4:	bl	4b498 <error@@Base+0x1bf94>
   4bae8:	mov	r1, r4
   4baea:	mov	r0, r6
   4baec:	bl	4b498 <error@@Base+0x1bf94>
   4baf0:	mov	r1, r6
   4baf2:	mov	r0, r4
   4baf4:	bl	4b498 <error@@Base+0x1bf94>
   4baf8:	mov	r1, r4
   4bafa:	mov	r0, r6
   4bafc:	bl	4b498 <error@@Base+0x1bf94>
   4bb00:	subs	r5, #1
   4bb02:	bne.n	4baf0 <error@@Base+0x1c5ec>
   4bb04:	vmov	r2, s23
   4bb08:	mov	r0, r4
   4bb0a:	mov	r1, r6
   4bb0c:	bl	4b424 <error@@Base+0x1bf20>
   4bb10:	mov	r1, r4
   4bb12:	mov	r0, r6
   4bb14:	bl	4b498 <error@@Base+0x1bf94>
   4bb18:	mov	r0, r4
   4bb1a:	mov	r1, r6
   4bb1c:	bl	4b498 <error@@Base+0x1bf94>
   4bb20:	mov	r1, r4
   4bb22:	mov	r0, r6
   4bb24:	bl	4b498 <error@@Base+0x1bf94>
   4bb28:	mov	r0, r4
   4bb2a:	mov	r1, r6
   4bb2c:	bl	4b498 <error@@Base+0x1bf94>
   4bb30:	mov	r1, r4
   4bb32:	mov	r0, r6
   4bb34:	bl	4b498 <error@@Base+0x1bf94>
   4bb38:	ldr	r4, [sp, #104]	; 0x68
   4bb3a:	mov	r2, sl
   4bb3c:	mov	r1, r6
   4bb3e:	mov	r0, r4
   4bb40:	bl	4b424 <error@@Base+0x1bf20>
   4bb44:	mov	r2, r4
   4bb46:	vmov	r1, s22
   4bb4a:	addw	r0, sp, #3708	; 0xe7c
   4bb4e:	bl	4b424 <error@@Base+0x1bf20>
   4bb52:	ldr	r0, [sp, #44]	; 0x2c
   4bb54:	addw	r1, sp, #3704	; 0xe78
   4bb58:	addw	r4, sp, #3832	; 0xef8
   4bb5c:	mov	r2, r0
   4bb5e:	mov	r3, r1
   4bb60:	ldr.w	r6, [r3, #4]!
   4bb64:	cmp	r4, r3
   4bb66:	str.w	r6, [r2, #4]!
   4bb6a:	bne.n	4bb60 <error@@Base+0x1c65c>
   4bb6c:	vmov	r3, s22
   4bb70:	mov	r2, r1
   4bb72:	ldr	r7, [pc, #148]	; (4bc08 <error@@Base+0x1c704>)
   4bb74:	add	r7, pc
   4bb76:	add.w	ip, r3, #376	; 0x178
   4bb7a:	movs	r3, #19
   4bb7c:	b.n	4bb82 <error@@Base+0x1c67e>
   4bb7e:	ldr.w	r3, [r7, #4]!
   4bb82:	ldr.w	r6, [r2, #4]!
   4bb86:	add	r5, r3
   4bb88:	add	r5, r6
   4bb8a:	cmp	ip, r2
   4bb8c:	uxtb	r3, r5
   4bb8e:	mov.w	r5, r5, lsr #8
   4bb92:	str	r3, [r2, #0]
   4bb94:	bne.n	4bb7e <error@@Base+0x1c67a>
   4bb96:	vmov	r6, s22
   4bb9a:	mov	r2, r1
   4bb9c:	ldr.w	r3, [r6, #380]	; 0x17c
   4bba0:	adds	r3, #128	; 0x80
   4bba2:	add	r5, r3
   4bba4:	str.w	r5, [r6, #380]	; 0x17c
   4bba8:	sbfx	r5, r5, #7, #1
   4bbac:	ldr.w	r6, [r2, #4]!
   4bbb0:	ldr.w	r3, [r0, #4]!
   4bbb4:	cmp	r4, r2
   4bbb6:	eor.w	r3, r3, r6
   4bbba:	and.w	r3, r3, r5
   4bbbe:	eor.w	r3, r3, r6
   4bbc2:	str	r3, [r2, #0]
   4bbc4:	bne.n	4bbac <error@@Base+0x1c6a8>
   4bbc6:	ldr	r3, [sp, #116]	; 0x74
   4bbc8:	subs	r0, r3, #1
   4bbca:	ldr.w	r3, [r1, #4]!
   4bbce:	cmp	r4, r1
   4bbd0:	strb.w	r3, [r0, #1]!
   4bbd4:	bne.n	4bbca <error@@Base+0x1c6c6>
   4bbd6:	ldr	r2, [pc, #52]	; (4bc0c <error@@Base+0x1c708>)
   4bbd8:	ldr	r3, [pc, #40]	; (4bc04 <error@@Base+0x1c700>)
   4bbda:	add	r2, pc
   4bbdc:	ldr	r3, [r2, r3]
   4bbde:	ldr	r2, [r3, #0]
   4bbe0:	ldr.w	r3, [sp, #3868]	; 0xf1c
   4bbe4:	eors	r2, r3
   4bbe6:	bne.n	4bbfc <error@@Base+0x1c6f8>
   4bbe8:	movs	r0, #0
   4bbea:	addw	sp, sp, #3876	; 0xf24
   4bbee:	vpop	{d8-d15}
   4bbf2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bbf6:	ldr.w	r3, [lr, #4]!
   4bbfa:	b.n	4b71c <error@@Base+0x1c218>
   4bbfc:	blx	620c <__stack_chk_fail@plt>
   4bc00:	add	r3, pc, #232	; (adr r3, 4bcec <error@@Base+0x1c7e8>)
   4bc02:	movs	r4, r0
   4bc04:	lsls	r4, r3, #25
   4bc06:	movs	r0, r0
   4bc08:	str	r4, [r0, #116]	; 0x74
   4bc0a:	movs	r3, r0
   4bc0c:	ldr	r4, [sp, #664]	; 0x298
   4bc0e:	movs	r4, r0
   4bc10:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bc14:	movw	r6, #60945	; 0xee11
   4bc18:	sub	sp, #28
   4bc1a:	add.w	r8, r0, #10
   4bc1e:	add.w	r5, r1, #8
   4bc22:	movt	r6, #65535	; 0xffff
   4bc26:	add.w	r3, r1, #1224	; 0x4c8
   4bc2a:	movw	r2, #36409	; 0x8e39
   4bc2e:	str	r3, [sp, #4]
   4bc30:	movt	r2, #3
   4bc34:	movw	r3, #38028	; 0x948c
   4bc38:	str	r0, [sp, #16]
   4bc3a:	movt	r3, #1
   4bc3e:	str	r1, [sp, #20]
   4bc40:	str	r3, [sp, #8]
   4bc42:	str	r2, [sp, #12]
   4bc44:	ldrb.w	ip, [r5, #-3]
   4bc48:	movw	r2, #405	; 0x195
   4bc4c:	ldrb.w	r3, [r5, #-1]
   4bc50:	movw	r7, #19418	; 0x4bda
   4bc54:	ldrb.w	r4, [r5, #-2]
   4bc58:	mov.w	sl, #27
   4bc5c:	mla	r1, ip, r2, r2
   4bc60:	ldr	r2, [sp, #8]
   4bc62:	add.w	r4, r4, r3, lsl #8
   4bc66:	ldrb.w	r3, [r5, #-4]
   4bc6a:	ldrb.w	lr, [r5, #-6]
   4bc6e:	movw	r9, #910	; 0x38e
   4bc72:	add.w	ip, ip, r4, lsl #8
   4bc76:	movs	r0, #85	; 0x55
   4bc78:	adds	r5, #8
   4bc7a:	add.w	r8, r8, #10
   4bc7e:	mla	r4, r2, r4, r1
   4bc82:	movs	r1, #81	; 0x51
   4bc84:	mul.w	r2, r9, lr
   4bc88:	ldrb.w	r9, [r5, #-13]
   4bc8c:	lsrs	r4, r4, #19
   4bc8e:	addw	r2, r2, #1820	; 0x71c
   4bc92:	mul.w	fp, r1, r4
   4bc96:	ldrb.w	r1, [r5, #-16]
   4bc9a:	addw	r4, r4, #2296	; 0x8f8
   4bc9e:	sub.w	ip, ip, fp, lsl #4
   4bca2:	addw	fp, r1, #2296	; 0x8f8
   4bca6:	add.w	r3, r3, ip, lsl #8
   4bcaa:	movw	ip, #9709	; 0x25ed
   4bcae:	mla	r7, ip, r3, r7
   4bcb2:	movw	ip, #43690	; 0xaaaa
   4bcb6:	smlabb	ip, r0, r1, ip
   4bcba:	ldr	r1, [sp, #12]
   4bcbc:	ldrb.w	r0, [r5, #-15]
   4bcc0:	lsrs	r7, r7, #19
   4bcc2:	mul.w	sl, sl, r7
   4bcc6:	addw	r7, r7, #2296	; 0x8f8
   4bcca:	sub.w	sl, r3, sl, lsl #1
   4bcce:	movw	r3, #21845	; 0x5555
   4bcd2:	add.w	r9, r9, sl, lsl #8
   4bcd6:	mla	r2, r1, r9, r2
   4bcda:	add.w	r9, lr, r9, lsl #8
   4bcde:	movs	r1, #228	; 0xe4
   4bce0:	lsrs	r2, r2, #19
   4bce2:	addw	sl, r2, #2296	; 0x8f8
   4bce6:	add.w	lr, r2, r2, lsl #3
   4bcea:	sub.w	r9, r9, lr, lsl #6
   4bcee:	add.w	r0, r0, r9, lsl #8
   4bcf2:	mla	r9, r3, r0, ip
   4bcf6:	mov.w	r9, r9, lsr #19
   4bcfa:	add.w	lr, r9, r9, lsl #1
   4bcfe:	addw	r9, r9, #2296	; 0x8f8
   4bd02:	sub.w	r0, r0, lr, lsl #3
   4bd06:	add.w	fp, fp, r0, lsl #8
   4bd0a:	mov	r0, fp
   4bd0c:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd10:	mov	r1, r6
   4bd12:	asrs	r0, r0, #20
   4bd14:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd18:	mov	r1, fp
   4bd1a:	bl	54314 <mkdtemp@@Base+0x2338>
   4bd1e:	movw	r1, #58470	; 0xe466
   4bd22:	mov	fp, r0
   4bd24:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd28:	mov.w	r1, #134217728	; 0x8000000
   4bd2c:	bl	54314 <mkdtemp@@Base+0x2338>
   4bd30:	mov	r1, r6
   4bd32:	asrs	r0, r0, #28
   4bd34:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd38:	mov	r1, r0
   4bd3a:	mov	r0, fp
   4bd3c:	bl	54314 <mkdtemp@@Base+0x2338>
   4bd40:	movs	r1, #228	; 0xe4
   4bd42:	strh.w	r0, [r8, #-20]
   4bd46:	mov	r0, r9
   4bd48:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd4c:	mov	r1, r6
   4bd4e:	asrs	r0, r0, #20
   4bd50:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd54:	mov	r1, r9
   4bd56:	bl	54314 <mkdtemp@@Base+0x2338>
   4bd5a:	movw	r1, #58470	; 0xe466
   4bd5e:	mov	r9, r0
   4bd60:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd64:	mov.w	r1, #134217728	; 0x8000000
   4bd68:	bl	54314 <mkdtemp@@Base+0x2338>
   4bd6c:	mov	r1, r6
   4bd6e:	asrs	r0, r0, #28
   4bd70:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd74:	mov	r1, r0
   4bd76:	mov	r0, r9
   4bd78:	bl	54314 <mkdtemp@@Base+0x2338>
   4bd7c:	movs	r1, #228	; 0xe4
   4bd7e:	strh.w	r0, [r8, #-18]
   4bd82:	mov	r0, sl
   4bd84:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd88:	mov	r1, r6
   4bd8a:	asrs	r0, r0, #20
   4bd8c:	bl	543dc <mkdtemp@@Base+0x2400>
   4bd90:	mov	r1, sl
   4bd92:	bl	54314 <mkdtemp@@Base+0x2338>
   4bd96:	movw	r1, #58470	; 0xe466
   4bd9a:	mov	r9, r0
   4bd9c:	bl	543dc <mkdtemp@@Base+0x2400>
   4bda0:	mov.w	r1, #134217728	; 0x8000000
   4bda4:	bl	54314 <mkdtemp@@Base+0x2338>
   4bda8:	mov	r1, r6
   4bdaa:	asrs	r0, r0, #28
   4bdac:	bl	543dc <mkdtemp@@Base+0x2400>
   4bdb0:	mov	r1, r0
   4bdb2:	mov	r0, r9
   4bdb4:	bl	54314 <mkdtemp@@Base+0x2338>
   4bdb8:	movs	r1, #228	; 0xe4
   4bdba:	strh.w	r0, [r8, #-16]
   4bdbe:	mov	r0, r7
   4bdc0:	bl	543dc <mkdtemp@@Base+0x2400>
   4bdc4:	mov	r1, r6
   4bdc6:	asrs	r0, r0, #20
   4bdc8:	bl	543dc <mkdtemp@@Base+0x2400>
   4bdcc:	mov	r1, r7
   4bdce:	bl	54314 <mkdtemp@@Base+0x2338>
   4bdd2:	movw	r1, #58470	; 0xe466
   4bdd6:	mov	r7, r0
   4bdd8:	bl	543dc <mkdtemp@@Base+0x2400>
   4bddc:	mov.w	r1, #134217728	; 0x8000000
   4bde0:	bl	54314 <mkdtemp@@Base+0x2338>
   4bde4:	mov	r1, r6
   4bde6:	asrs	r0, r0, #28
   4bde8:	bl	543dc <mkdtemp@@Base+0x2400>
   4bdec:	mov	r1, r0
   4bdee:	mov	r0, r7
   4bdf0:	bl	54314 <mkdtemp@@Base+0x2338>
   4bdf4:	movs	r1, #228	; 0xe4
   4bdf6:	strh.w	r0, [r8, #-14]
   4bdfa:	mov	r0, r4
   4bdfc:	bl	543dc <mkdtemp@@Base+0x2400>
   4be00:	mov	r1, r6
   4be02:	asrs	r0, r0, #20
   4be04:	bl	543dc <mkdtemp@@Base+0x2400>
   4be08:	mov	r1, r4
   4be0a:	bl	54314 <mkdtemp@@Base+0x2338>
   4be0e:	movw	r1, #58470	; 0xe466
   4be12:	mov	r4, r0
   4be14:	bl	543dc <mkdtemp@@Base+0x2400>
   4be18:	mov.w	r1, #134217728	; 0x8000000
   4be1c:	bl	54314 <mkdtemp@@Base+0x2338>
   4be20:	mov	r1, r6
   4be22:	asrs	r0, r0, #28
   4be24:	bl	543dc <mkdtemp@@Base+0x2400>
   4be28:	mov	r1, r0
   4be2a:	mov	r0, r4
   4be2c:	bl	54314 <mkdtemp@@Base+0x2338>
   4be30:	ldr	r3, [sp, #4]
   4be32:	cmp	r3, r5
   4be34:	strh.w	r0, [r8, #-12]
   4be38:	bne.w	4bc44 <error@@Base+0x1c740>
   4be3c:	ldr	r3, [sp, #20]
   4be3e:	movs	r1, #228	; 0xe4
   4be40:	ldrb.w	r4, [r3, #1216]	; 0x4c0
   4be44:	ldrb.w	r3, [r3, #1217]	; 0x4c1
   4be48:	addw	r4, r4, #2296	; 0x8f8
   4be4c:	add.w	r4, r4, r3, lsl #8
   4be50:	mov	r0, r4
   4be52:	bl	543dc <mkdtemp@@Base+0x2400>
   4be56:	movw	r1, #60945	; 0xee11
   4be5a:	movt	r1, #65535	; 0xffff
   4be5e:	asrs	r0, r0, #20
   4be60:	bl	543dc <mkdtemp@@Base+0x2400>
   4be64:	mov	r1, r4
   4be66:	bl	54314 <mkdtemp@@Base+0x2338>
   4be6a:	movw	r1, #58470	; 0xe466
   4be6e:	mov	r4, r0
   4be70:	bl	543dc <mkdtemp@@Base+0x2400>
   4be74:	mov.w	r1, #134217728	; 0x8000000
   4be78:	bl	54314 <mkdtemp@@Base+0x2338>
   4be7c:	movw	r1, #60945	; 0xee11
   4be80:	movt	r1, #65535	; 0xffff
   4be84:	asrs	r0, r0, #28
   4be86:	bl	543dc <mkdtemp@@Base+0x2400>
   4be8a:	mov	r1, r0
   4be8c:	mov	r0, r4
   4be8e:	bl	54314 <mkdtemp@@Base+0x2338>
   4be92:	ldr	r3, [sp, #16]
   4be94:	strh.w	r0, [r3, #1520]	; 0x5f0
   4be98:	add	sp, #28
   4be9a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4be9e:	nop
   4bea0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bea4:	subw	sp, sp, #3084	; 0xc0c
   4bea8:	ldr	r3, [pc, #552]	; (4c0d4 <error@@Base+0x1cbd0>)
   4beaa:	add.w	r9, sp, #30
   4beae:	str	r0, [sp, #12]
   4beb0:	movw	r5, #60945	; 0xee11
   4beb4:	ldr	r0, [pc, #544]	; (4c0d8 <error@@Base+0x1cbd4>)
   4beb6:	movt	r5, #65535	; 0xffff
   4beba:	str	r1, [sp, #16]
   4bebc:	mov	r7, r1
   4bebe:	add	r0, pc
   4bec0:	str	r2, [sp, #0]
   4bec2:	mov	sl, r9
   4bec4:	mov.w	r8, #0
   4bec8:	ldr	r3, [r0, r3]
   4beca:	ldr	r3, [r3, #0]
   4becc:	str.w	r3, [sp, #3076]	; 0xc04
   4bed0:	mov.w	r3, #0
   4bed4:	subs	r3, r1, #2
   4bed6:	str	r3, [sp, #4]
   4bed8:	mov	r3, r2
   4beda:	adds	r3, #1
   4bedc:	str	r3, [sp, #8]
   4bede:	add	r3, sp, #32
   4bee0:	str	r3, [sp, #20]
   4bee2:	add.w	r3, sp, #1552	; 0x610
   4bee6:	str.w	r9, [sp, #28]
   4beea:	str	r3, [sp, #24]
   4beec:	mov	fp, r3
   4beee:	ldrd	r9, r3, [sp, #4]
   4bef2:	movs	r4, #0
   4bef4:	add.w	r6, r3, r8
   4bef8:	ldrsb.w	r1, [r6, #-1]!
   4befc:	ldrsh.w	r0, [r9, #2]!
   4bf00:	bl	543dc <mkdtemp@@Base+0x2400>
   4bf04:	mov	r1, r4
   4bf06:	bl	54314 <mkdtemp@@Base+0x2338>
   4bf0a:	movs	r1, #228	; 0xe4
   4bf0c:	mov	r4, r0
   4bf0e:	bl	543dc <mkdtemp@@Base+0x2400>
   4bf12:	mov	r1, r5
   4bf14:	asrs	r0, r0, #20
   4bf16:	bl	543dc <mkdtemp@@Base+0x2400>
   4bf1a:	mov	r1, r4
   4bf1c:	bl	54314 <mkdtemp@@Base+0x2338>
   4bf20:	movw	r1, #58470	; 0xe466
   4bf24:	mov	r4, r0
   4bf26:	bl	543dc <mkdtemp@@Base+0x2400>
   4bf2a:	mov.w	r1, #134217728	; 0x8000000
   4bf2e:	bl	54314 <mkdtemp@@Base+0x2338>
   4bf32:	mov	r1, r5
   4bf34:	asrs	r0, r0, #28
   4bf36:	bl	543dc <mkdtemp@@Base+0x2400>
   4bf3a:	mov	r1, r0
   4bf3c:	mov	r0, r4
   4bf3e:	bl	54314 <mkdtemp@@Base+0x2338>
   4bf42:	cmp	r7, r9
   4bf44:	sxth	r4, r0
   4bf46:	bne.n	4bef8 <error@@Base+0x1c9f4>
   4bf48:	mov	r0, r8
   4bf4a:	strh.w	r4, [sl, #2]!
   4bf4e:	movs	r1, #1
   4bf50:	adds	r7, #2
   4bf52:	bl	54314 <mkdtemp@@Base+0x2338>
   4bf56:	cmp	fp, sl
   4bf58:	mov	r8, r0
   4bf5a:	bne.n	4beee <error@@Base+0x1c9ea>
   4bf5c:	ldr	r3, [sp, #16]
   4bf5e:	movw	r5, #60945	; 0xee11
   4bf62:	ldrd	r6, r9, [sp, #24]
   4bf66:	movt	r5, #65535	; 0xffff
   4bf6a:	adds	r2, r3, #2
   4bf6c:	addw	r7, r3, #1522	; 0x5f2
   4bf70:	movw	r8, #761	; 0x2f9
   4bf74:	mov	sl, r6
   4bf76:	str	r6, [sp, #4]
   4bf78:	mov	r6, r2
   4bf7a:	str.w	r9, [sp, #8]
   4bf7e:	sub.w	r1, r8, #760	; 0x2f8
   4bf82:	mov	r0, r8
   4bf84:	bl	54378 <mkdtemp@@Base+0x239c>
   4bf88:	ldr	r3, [sp, #0]
   4bf8a:	mov	r9, r6
   4bf8c:	movs	r4, #0
   4bf8e:	add.w	fp, r3, r0
   4bf92:	ldrsb.w	r1, [fp], #-1
   4bf96:	ldrsh.w	r0, [r9], #2
   4bf9a:	bl	543dc <mkdtemp@@Base+0x2400>
   4bf9e:	mov	r1, r4
   4bfa0:	bl	54314 <mkdtemp@@Base+0x2338>
   4bfa4:	movs	r1, #228	; 0xe4
   4bfa6:	mov	r4, r0
   4bfa8:	bl	543dc <mkdtemp@@Base+0x2400>
   4bfac:	mov	r1, r5
   4bfae:	asrs	r0, r0, #20
   4bfb0:	bl	543dc <mkdtemp@@Base+0x2400>
   4bfb4:	mov	r1, r4
   4bfb6:	bl	54314 <mkdtemp@@Base+0x2338>
   4bfba:	movw	r1, #58470	; 0xe466
   4bfbe:	mov	r4, r0
   4bfc0:	bl	543dc <mkdtemp@@Base+0x2400>
   4bfc4:	mov.w	r1, #134217728	; 0x8000000
   4bfc8:	bl	54314 <mkdtemp@@Base+0x2338>
   4bfcc:	mov	r1, r5
   4bfce:	asrs	r0, r0, #28
   4bfd0:	bl	543dc <mkdtemp@@Base+0x2400>
   4bfd4:	mov	r1, r0
   4bfd6:	mov	r0, r4
   4bfd8:	bl	54314 <mkdtemp@@Base+0x2338>
   4bfdc:	cmp	r7, r9
   4bfde:	sxth	r4, r0
   4bfe0:	bne.n	4bf92 <error@@Base+0x1ca8e>
   4bfe2:	mov	r0, r8
   4bfe4:	movs	r1, #1
   4bfe6:	strh.w	r4, [sl, #2]!
   4bfea:	adds	r6, #2
   4bfec:	bl	54314 <mkdtemp@@Base+0x2338>
   4bff0:	movw	r3, #1521	; 0x5f1
   4bff4:	cmp	r0, r3
   4bff6:	mov	r8, r0
   4bff8:	bne.n	4bf7e <error@@Base+0x1ca7a>
   4bffa:	ldrd	r6, r9, [sp, #4]
   4bffe:	movw	r4, #60945	; 0xee11
   4c002:	ldr.w	r8, [sp, #20]
   4c006:	movt	r4, #65535	; 0xffff
   4c00a:	mov	r7, r6
   4c00c:	subs	r6, #2
   4c00e:	ldrsh.w	sl, [r6, #1522]	; 0x5f2
   4c012:	ldrsh.w	r0, [r6]
   4c016:	mov	r1, sl
   4c018:	bl	54314 <mkdtemp@@Base+0x2338>
   4c01c:	movs	r1, #228	; 0xe4
   4c01e:	mov	r5, r0
   4c020:	bl	543dc <mkdtemp@@Base+0x2400>
   4c024:	mov	r1, r4
   4c026:	asrs	r0, r0, #20
   4c028:	bl	543dc <mkdtemp@@Base+0x2400>
   4c02c:	mov	r1, r5
   4c02e:	bl	54314 <mkdtemp@@Base+0x2338>
   4c032:	movw	r1, #58470	; 0xe466
   4c036:	mov	r5, r0
   4c038:	bl	543dc <mkdtemp@@Base+0x2400>
   4c03c:	mov.w	r1, #134217728	; 0x8000000
   4c040:	bl	54314 <mkdtemp@@Base+0x2338>
   4c044:	mov	r1, r4
   4c046:	asrs	r0, r0, #28
   4c048:	bl	543dc <mkdtemp@@Base+0x2400>
   4c04c:	mov	r1, r0
   4c04e:	mov	r0, r5
   4c050:	bl	54314 <mkdtemp@@Base+0x2338>
   4c054:	mov	r1, sl
   4c056:	mov	r3, r0
   4c058:	ldrsh.w	r0, [r6, #2]
   4c05c:	strh	r3, [r6, #0]
   4c05e:	bl	54314 <mkdtemp@@Base+0x2338>
   4c062:	movs	r1, #228	; 0xe4
   4c064:	mov	r5, r0
   4c066:	bl	543dc <mkdtemp@@Base+0x2400>
   4c06a:	mov	r1, r4
   4c06c:	asrs	r0, r0, #20
   4c06e:	bl	543dc <mkdtemp@@Base+0x2400>
   4c072:	mov	r1, r5
   4c074:	bl	54314 <mkdtemp@@Base+0x2338>
   4c078:	movw	r1, #58470	; 0xe466
   4c07c:	mov	r5, r0
   4c07e:	bl	543dc <mkdtemp@@Base+0x2400>
   4c082:	mov.w	r1, #134217728	; 0x8000000
   4c086:	bl	54314 <mkdtemp@@Base+0x2338>
   4c08a:	mov	r1, r4
   4c08c:	asrs	r0, r0, #28
   4c08e:	bl	543dc <mkdtemp@@Base+0x2400>
   4c092:	mov	r1, r0
   4c094:	mov	r0, r5
   4c096:	bl	54314 <mkdtemp@@Base+0x2338>
   4c09a:	cmp	r8, r6
   4c09c:	strh	r0, [r6, #2]
   4c09e:	bne.n	4c00a <error@@Base+0x1cb06>
   4c0a0:	ldr	r3, [sp, #12]
   4c0a2:	addw	r7, r7, #1518	; 0x5ee
   4c0a6:	subs	r3, #2
   4c0a8:	ldrh.w	r2, [r9, #2]!
   4c0ac:	cmp	r7, r9
   4c0ae:	strh.w	r2, [r3, #2]!
   4c0b2:	bne.n	4c0a8 <error@@Base+0x1cba4>
   4c0b4:	ldr	r2, [pc, #36]	; (4c0dc <error@@Base+0x1cbd8>)
   4c0b6:	ldr	r3, [pc, #28]	; (4c0d4 <error@@Base+0x1cbd0>)
   4c0b8:	add	r2, pc
   4c0ba:	ldr	r3, [r2, r3]
   4c0bc:	ldr	r2, [r3, #0]
   4c0be:	ldr.w	r3, [sp, #3076]	; 0xc04
   4c0c2:	eors	r2, r3
   4c0c4:	bne.n	4c0ce <error@@Base+0x1cbca>
   4c0c6:	addw	sp, sp, #3084	; 0xc0c
   4c0ca:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c0ce:	blx	620c <__stack_chk_fail@plt>
   4c0d2:	nop
   4c0d4:	lsls	r4, r3, #25
   4c0d6:	movs	r0, r0
   4c0d8:	ldr	r1, [sp, #776]	; 0x308
   4c0da:	movs	r4, r0
   4c0dc:	str	r7, [sp, #800]	; 0x320
   4c0de:	movs	r4, r0
   4c0e0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4c0e4:	movw	r6, #60945	; 0xee11
   4c0e8:	ldrsh.w	r8, [sp, #32]
   4c0ec:	add.w	r7, r2, r1, lsl #1
   4c0f0:	sub.w	r9, r0, #2
   4c0f4:	sub.w	sl, r3, #2
   4c0f8:	movt	r6, #65535	; 0xffff
   4c0fc:	mov	r5, r2
   4c0fe:	ldrsh.w	r0, [sl, #2]!
   4c102:	mov	r1, r8
   4c104:	bl	543dc <mkdtemp@@Base+0x2400>
   4c108:	ldrsh.w	r4, [r5], #2
   4c10c:	mov	r1, r0
   4c10e:	mov	r0, r4
   4c110:	bl	54378 <mkdtemp@@Base+0x239c>
   4c114:	movs	r1, #228	; 0xe4
   4c116:	mov	r4, r0
   4c118:	bl	543dc <mkdtemp@@Base+0x2400>
   4c11c:	mov	r1, r6
   4c11e:	asrs	r0, r0, #20
   4c120:	bl	543dc <mkdtemp@@Base+0x2400>
   4c124:	mov	r1, r4
   4c126:	bl	54314 <mkdtemp@@Base+0x2338>
   4c12a:	movw	r1, #58470	; 0xe466
   4c12e:	mov	r4, r0
   4c130:	bl	543dc <mkdtemp@@Base+0x2400>
   4c134:	mov.w	r1, #134217728	; 0x8000000
   4c138:	bl	54314 <mkdtemp@@Base+0x2338>
   4c13c:	mov	r1, r6
   4c13e:	asrs	r0, r0, #28
   4c140:	bl	543dc <mkdtemp@@Base+0x2400>
   4c144:	mov	r1, r0
   4c146:	mov	r0, r4
   4c148:	bl	54314 <mkdtemp@@Base+0x2338>
   4c14c:	cmp	r7, r5
   4c14e:	strh.w	r0, [r9, #2]!
   4c152:	bne.n	4c0fe <error@@Base+0x1cbfa>
   4c154:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4c158:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4c15c:	add.w	r6, r0, #190	; 0xbe
   4c160:	add.w	r9, r1, #4
   4c164:	mov	r7, r0
   4c166:	mov	r8, r1
   4c168:	mov	sl, r0
   4c16a:	ldrsb.w	r0, [r9, #-3]
   4c16e:	movs	r1, #1
   4c170:	bl	54314 <mkdtemp@@Base+0x2338>
   4c174:	ldrb.w	r3, [r9, #-4]
   4c178:	movs	r1, #1
   4c17a:	add.w	r9, r9, #4
   4c17e:	add	r3, r1
   4c180:	mov	r5, r0
   4c182:	ldrsb.w	r0, [r9, #-6]
   4c186:	add.w	r5, r3, r5, lsl #2
   4c18a:	bl	54314 <mkdtemp@@Base+0x2338>
   4c18e:	movs	r1, #1
   4c190:	mov	r4, r0
   4c192:	ldrsb.w	r0, [r9, #-5]
   4c196:	bl	54314 <mkdtemp@@Base+0x2338>
   4c19a:	add.w	r4, r5, r4, lsl #4
   4c19e:	add.w	r0, r4, r0, lsl #6
   4c1a2:	strb.w	r0, [sl], #1
   4c1a6:	cmp	sl, r6
   4c1a8:	bne.n	4c16a <error@@Base+0x1cc66>
   4c1aa:	ldrb.w	r3, [r8, #760]	; 0x2f8
   4c1ae:	adds	r3, #1
   4c1b0:	strb.w	r3, [r7, #190]	; 0xbe
   4c1b4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4c1b8:	adds	r2, r0, #4
   4c1ba:	add.w	ip, r1, #190	; 0xbe
   4c1be:	push	{r4, r5, r6, r7}
   4c1c0:	mov	r7, r1
   4c1c2:	ldrb.w	r3, [r7], #1
   4c1c6:	adds	r2, #4
   4c1c8:	cmp	r7, ip
   4c1ca:	and.w	r6, r3, #3
   4c1ce:	ubfx	r5, r3, #2, #2
   4c1d2:	ubfx	r4, r3, #4, #2
   4c1d6:	mov.w	r3, r3, lsr #6
   4c1da:	add.w	r6, r6, #4294967295	; 0xffffffff
   4c1de:	add.w	r5, r5, #4294967295	; 0xffffffff
   4c1e2:	add.w	r4, r4, #4294967295	; 0xffffffff
   4c1e6:	add.w	r3, r3, #4294967295	; 0xffffffff
   4c1ea:	strb.w	r6, [r2, #-8]
   4c1ee:	strb.w	r5, [r2, #-7]
   4c1f2:	strb.w	r4, [r2, #-6]
   4c1f6:	strb.w	r3, [r2, #-5]
   4c1fa:	bne.n	4c1c2 <error@@Base+0x1ccbe>
   4c1fc:	ldrb.w	r3, [r1, #190]	; 0xbe
   4c200:	pop	{r4, r5, r6, r7}
   4c202:	and.w	r3, r3, #3
   4c206:	subs	r3, #1
   4c208:	strb.w	r3, [r0, #760]	; 0x2f8
   4c20c:	bx	lr
   4c20e:	nop
   4c210:	ldr	r2, [pc, #352]	; (4c374 <error@@Base+0x1ce70>)
   4c212:	ldr	r3, [pc, #356]	; (4c378 <error@@Base+0x1ce74>)
   4c214:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c218:	add	r2, pc
   4c21a:	subw	sp, sp, #3068	; 0xbfc
   4c21e:	add	r7, sp, #12
   4c220:	add.w	r9, sp, #16
   4c224:	str	r0, [sp, #4]
   4c226:	add.w	r8, sp, #3056	; 0xbf0
   4c22a:	ldr	r3, [r2, r3]
   4c22c:	mov	r4, r7
   4c22e:	ldr	r3, [r3, #0]
   4c230:	str.w	r3, [sp, #3060]	; 0xbf4
   4c234:	mov.w	r3, #0
   4c238:	bl	4e48c <error@@Base+0x1ef88>
   4c23c:	str.w	r0, [r4, #4]!
   4c240:	cmp	r4, r8
   4c242:	bne.n	4c238 <error@@Base+0x1cd34>
   4c244:	addw	r1, r9, #1140	; 0x474
   4c248:	mov	r3, r7
   4c24a:	ldr.w	r2, [r3, #4]!
   4c24e:	cmp	r3, r1
   4c250:	bic.w	r2, r2, #1
   4c254:	str	r2, [r3, #0]
   4c256:	bne.n	4c24a <error@@Base+0x1cd46>
   4c258:	addw	r2, sp, #1156	; 0x484
   4c25c:	ldr.w	r3, [r2, #4]!
   4c260:	cmp	r2, r8
   4c262:	bic.w	r3, r3, #3
   4c266:	orr.w	r3, r3, #1
   4c26a:	str	r3, [r2, #0]
   4c26c:	bne.n	4c25c <error@@Base+0x1cd58>
   4c26e:	movs	r3, #1
   4c270:	movs	r4, #9
   4c272:	mov	r0, r3
   4c274:	movs	r1, #2
   4c276:	bl	543dc <mkdtemp@@Base+0x2400>
   4c27a:	subs	r4, #1
   4c27c:	bne.n	4c274 <error@@Base+0x1cd70>
   4c27e:	strd	r7, r8, [sp, #8]
   4c282:	mov	r6, r0
   4c284:	mov	r8, r0
   4c286:	mov	r1, r6
   4c288:	movw	r0, #761	; 0x2f9
   4c28c:	bl	54378 <mkdtemp@@Base+0x239c>
   4c290:	subs	r5, r0, #0
   4c292:	itt	gt
   4c294:	movgt	r4, r9
   4c296:	movgt	r0, #0
   4c298:	ble.n	4c2d0 <error@@Base+0x1cdcc>
   4c29a:	tst	r0, r6
   4c29c:	bne.n	4c2c4 <error@@Base+0x1cdc0>
   4c29e:	ldr.w	r3, [r4, r6, lsl #2]
   4c2a2:	ldr	r2, [r4, #0]
   4c2a4:	subs	r7, r3, r2
   4c2a6:	eor.w	r1, r2, r3
   4c2aa:	eor.w	ip, r3, r7
   4c2ae:	and.w	ip, ip, r1
   4c2b2:	eor.w	r7, r7, ip
   4c2b6:	and.w	r1, r1, r7, asr #31
   4c2ba:	eors	r2, r1
   4c2bc:	eors	r3, r1
   4c2be:	str	r2, [r4, #0]
   4c2c0:	str.w	r3, [r4, r6, lsl #2]
   4c2c4:	movs	r1, #1
   4c2c6:	adds	r4, #4
   4c2c8:	bl	54314 <mkdtemp@@Base+0x2338>
   4c2cc:	cmp	r0, r5
   4c2ce:	bne.n	4c29a <error@@Base+0x1cd96>
   4c2d0:	cmp	r8, r6
   4c2d2:	ble.n	4c336 <error@@Base+0x1ce32>
   4c2d4:	add.w	r7, r9, r6, lsl #2
   4c2d8:	mov	fp, r8
   4c2da:	mov	r1, fp
   4c2dc:	movw	r0, #761	; 0x2f9
   4c2e0:	bl	54378 <mkdtemp@@Base+0x239c>
   4c2e4:	subs	r5, r0, #0
   4c2e6:	ittt	gt
   4c2e8:	addgt.w	sl, r9, fp, lsl #2
   4c2ec:	movgt	r4, r7
   4c2ee:	movgt	r0, #0
   4c2f0:	ble.n	4c32e <error@@Base+0x1ce2a>
   4c2f2:	tst	r0, r6
   4c2f4:	bne.n	4c31e <error@@Base+0x1ce1a>
   4c2f6:	ldr.w	r3, [sl]
   4c2fa:	ldr	r2, [r4, #0]
   4c2fc:	sub.w	ip, r3, r2
   4c300:	eor.w	r1, r2, r3
   4c304:	eor.w	lr, r3, ip
   4c308:	and.w	lr, lr, r1
   4c30c:	eor.w	ip, ip, lr
   4c310:	and.w	r1, r1, ip, asr #31
   4c314:	eors	r2, r1
   4c316:	eors	r3, r1
   4c318:	str	r2, [r4, #0]
   4c31a:	str.w	r3, [sl]
   4c31e:	movs	r1, #1
   4c320:	adds	r4, #4
   4c322:	bl	54314 <mkdtemp@@Base+0x2338>
   4c326:	add.w	sl, sl, #4
   4c32a:	cmp	r0, r5
   4c32c:	bne.n	4c2f2 <error@@Base+0x1cdee>
   4c32e:	mov.w	fp, fp, asr #1
   4c332:	cmp	fp, r6
   4c334:	bgt.n	4c2da <error@@Base+0x1cdd6>
   4c336:	asrs	r6, r6, #1
   4c338:	bne.n	4c286 <error@@Base+0x1cd82>
   4c33a:	ldr	r3, [sp, #4]
   4c33c:	ldrd	r7, r8, [sp, #8]
   4c340:	subs	r2, r3, #1
   4c342:	ldr.w	r3, [r7, #4]!
   4c346:	cmp	r7, r8
   4c348:	and.w	r3, r3, #3
   4c34c:	add.w	r3, r3, #4294967295	; 0xffffffff
   4c350:	strb.w	r3, [r2, #1]!
   4c354:	bne.n	4c342 <error@@Base+0x1ce3e>
   4c356:	ldr	r2, [pc, #36]	; (4c37c <error@@Base+0x1ce78>)
   4c358:	ldr	r3, [pc, #28]	; (4c378 <error@@Base+0x1ce74>)
   4c35a:	add	r2, pc
   4c35c:	ldr	r3, [r2, r3]
   4c35e:	ldr	r2, [r3, #0]
   4c360:	ldr.w	r3, [sp, #3060]	; 0xbf4
   4c364:	eors	r2, r3
   4c366:	bne.n	4c370 <error@@Base+0x1ce6c>
   4c368:	addw	sp, sp, #3068	; 0xbfc
   4c36c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c370:	blx	620c <__stack_chk_fail@plt>
   4c374:	str	r6, [sp, #416]	; 0x1a0
   4c376:	movs	r4, r0
   4c378:	lsls	r4, r3, #25
   4c37a:	movs	r0, r0
   4c37c:	str	r5, [sp, #152]	; 0x98
   4c37e:	movs	r4, r0
   4c380:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c384:	mov	r4, r2
   4c386:	vpush	{d8}
   4c38a:	mov	r2, r0
   4c38c:	mov	r3, r1
   4c38e:	mov	r1, r4
   4c390:	mov	r7, r3
   4c392:	add.w	sl, r7, #36	; 0x24
   4c396:	movw	fp, #1365	; 0x555
   4c39a:	sub.w	sp, sp, #10752	; 0x2a00
   4c39e:	sub	sp, #28
   4c3a0:	add.w	r5, sp, #6176	; 0x1820
   4c3a4:	add.w	r6, sp, #6944	; 0x1b20
   4c3a8:	adds	r5, #16
   4c3aa:	str	r2, [sp, #24]
   4c3ac:	ldr.w	r2, [pc, #1620]	; 4ca04 <error@@Base+0x1d500>
   4c3b0:	adds	r6, #12
   4c3b2:	mov	r0, r5
   4c3b4:	vmov	s16, r5
   4c3b8:	ldr.w	r5, [pc, #1612]	; 4ca08 <error@@Base+0x1d504>
   4c3bc:	add.w	r8, sp, #32
   4c3c0:	str	r6, [sp, #4]
   4c3c2:	add	r5, pc
   4c3c4:	str	r3, [sp, #16]
   4c3c6:	add.w	r3, sp, #10752	; 0x2a00
   4c3ca:	vmov	s17, r8
   4c3ce:	ldr	r2, [r5, r2]
   4c3d0:	adds	r3, #20
   4c3d2:	add.w	r5, sp, #1560	; 0x618
   4c3d6:	ldr	r2, [r2, #0]
   4c3d8:	str	r2, [r3, #0]
   4c3da:	mov.w	r2, #0
   4c3de:	bl	4c1b8 <error@@Base+0x1ccb4>
   4c3e2:	mov	r0, r6
   4c3e4:	add.w	r1, r4, #191	; 0xbf
   4c3e8:	adds	r7, r5, #2
   4c3ea:	str	r5, [sp, #20]
   4c3ec:	bl	4c1b8 <error@@Base+0x1ccb4>
   4c3f0:	mov	r0, r8
   4c3f2:	add.w	r1, r4, #382	; 0x17e
   4c3f6:	movw	r8, #21845	; 0x5555
   4c3fa:	bl	4bc10 <error@@Base+0x1c70c>
   4c3fe:	movw	r6, #60945	; 0xee11
   4c402:	add.w	r3, r5, #1520	; 0x5f0
   4c406:	movt	r8, #5
   4c40a:	str	r3, [sp, #8]
   4c40c:	movt	r6, #65535	; 0xffff
   4c410:	movw	r3, #36409	; 0x8e39
   4c414:	movt	r3, #227	; 0xe3
   4c418:	str	r3, [sp, #12]
   4c41a:	movw	r3, #21845	; 0x5555
   4c41e:	movt	r3, #1365	; 0x555
   4c422:	str	r3, [sp, #0]
   4c424:	mov	r3, sl
   4c426:	mov	sl, r7
   4c428:	mov	r7, r3
   4c42a:	ldrb.w	ip, [r7, #-2]
   4c42e:	movw	r3, #58254	; 0xe38e
   4c432:	ldrb.w	r0, [r7, #-1]
   4c436:	movs	r1, #228	; 0xe4
   4c438:	ldrb.w	lr, [r7, #-3]
   4c43c:	add.w	sl, sl, #6
   4c440:	mul.w	r4, r3, ip
   4c444:	ldr	r3, [sp, #12]
   4c446:	ldrb.w	r5, [r7, #-4]
   4c44a:	add.w	ip, ip, r0, lsl #8
   4c44e:	ldr	r2, [sp, #0]
   4c450:	adds	r7, #4
   4c452:	mla	r4, r3, r0, r4
   4c456:	mla	r3, r5, fp, fp
   4c45a:	add.w	r4, r4, #456	; 0x1c8
   4c45e:	smlabb	r4, r1, lr, r4
   4c462:	mla	r3, r8, lr, r3
   4c466:	lsrs	r4, r4, #21
   4c468:	add.w	r0, r4, r4, lsl #3
   4c46c:	add.w	r4, r4, r4, lsl #1
   4c470:	addw	r4, r4, #2296	; 0x8f8
   4c474:	sub.w	r0, ip, r0, lsl #2
   4c478:	mla	r3, r2, r0, r3
   4c47c:	add.w	r0, lr, r0, lsl #8
   4c480:	lsrs	r3, r3, #21
   4c482:	add.w	lr, r3, r3, lsl #1
   4c486:	addw	r9, lr, #2296	; 0x8f8
   4c48a:	sub.w	r0, r0, lr, lsl #1
   4c48e:	add.w	r5, r5, r0, lsl #8
   4c492:	add.w	r5, r5, r5, lsl #1
   4c496:	addw	r5, r5, #2296	; 0x8f8
   4c49a:	mov	r0, r5
   4c49c:	bl	543dc <mkdtemp@@Base+0x2400>
   4c4a0:	mov	r1, r6
   4c4a2:	asrs	r0, r0, #20
   4c4a4:	bl	543dc <mkdtemp@@Base+0x2400>
   4c4a8:	mov	r1, r5
   4c4aa:	bl	54314 <mkdtemp@@Base+0x2338>
   4c4ae:	movw	r1, #58470	; 0xe466
   4c4b2:	mov	r5, r0
   4c4b4:	bl	543dc <mkdtemp@@Base+0x2400>
   4c4b8:	mov.w	r1, #134217728	; 0x8000000
   4c4bc:	bl	54314 <mkdtemp@@Base+0x2338>
   4c4c0:	mov	r1, r6
   4c4c2:	asrs	r0, r0, #28
   4c4c4:	bl	543dc <mkdtemp@@Base+0x2400>
   4c4c8:	mov	r1, r0
   4c4ca:	mov	r0, r5
   4c4cc:	bl	54314 <mkdtemp@@Base+0x2338>
   4c4d0:	movs	r1, #228	; 0xe4
   4c4d2:	mov	r5, r0
   4c4d4:	mov	r0, r9
   4c4d6:	strh.w	r5, [sl, #-12]
   4c4da:	bl	543dc <mkdtemp@@Base+0x2400>
   4c4de:	mov	r1, r6
   4c4e0:	asrs	r0, r0, #20
   4c4e2:	bl	543dc <mkdtemp@@Base+0x2400>
   4c4e6:	mov	r1, r9
   4c4e8:	bl	54314 <mkdtemp@@Base+0x2338>
   4c4ec:	movw	r1, #58470	; 0xe466
   4c4f0:	mov	r5, r0
   4c4f2:	bl	543dc <mkdtemp@@Base+0x2400>
   4c4f6:	mov.w	r1, #134217728	; 0x8000000
   4c4fa:	bl	54314 <mkdtemp@@Base+0x2338>
   4c4fe:	mov	r1, r6
   4c500:	asrs	r0, r0, #28
   4c502:	bl	543dc <mkdtemp@@Base+0x2400>
   4c506:	mov	r1, r0
   4c508:	mov	r0, r5
   4c50a:	bl	54314 <mkdtemp@@Base+0x2338>
   4c50e:	movs	r1, #228	; 0xe4
   4c510:	strh.w	r0, [sl, #-10]
   4c514:	mov	r0, r4
   4c516:	bl	543dc <mkdtemp@@Base+0x2400>
   4c51a:	mov	r1, r6
   4c51c:	asrs	r0, r0, #20
   4c51e:	bl	543dc <mkdtemp@@Base+0x2400>
   4c522:	mov	r1, r4
   4c524:	bl	54314 <mkdtemp@@Base+0x2338>
   4c528:	movw	r1, #58470	; 0xe466
   4c52c:	mov	r4, r0
   4c52e:	bl	543dc <mkdtemp@@Base+0x2400>
   4c532:	mov.w	r1, #134217728	; 0x8000000
   4c536:	bl	54314 <mkdtemp@@Base+0x2338>
   4c53a:	mov	r1, r6
   4c53c:	asrs	r0, r0, #28
   4c53e:	bl	543dc <mkdtemp@@Base+0x2400>
   4c542:	mov	r1, r0
   4c544:	mov	r0, r4
   4c546:	bl	54314 <mkdtemp@@Base+0x2338>
   4c54a:	ldr	r3, [sp, #8]
   4c54c:	strh.w	r0, [sl, #-8]
   4c550:	cmp	r3, sl
   4c552:	bne.w	4c42a <error@@Base+0x1cf26>
   4c556:	ldr	r3, [sp, #16]
   4c558:	movs	r1, #228	; 0xe4
   4c55a:	ldr	r4, [sp, #0]
   4c55c:	movw	r7, #21845	; 0x5555
   4c560:	movt	r7, #1365	; 0x555
   4c564:	ldrb.w	r2, [r3, #1045]	; 0x415
   4c568:	ldrb.w	r0, [r3, #1046]	; 0x416
   4c56c:	ldrb.w	r3, [r3, #1044]	; 0x414
   4c570:	mul.w	r8, r8, r2
   4c574:	add.w	r2, r2, r0, lsl #8
   4c578:	mla	r5, r4, r0, r8
   4c57c:	ldr	r0, [sp, #20]
   4c57e:	mla	fp, r3, fp, fp
   4c582:	subs	r4, r0, #4
   4c584:	add.w	r0, sp, #7712	; 0x1e20
   4c588:	add.w	r8, sp, #4576	; 0x11e0
   4c58c:	adds	r0, #7
   4c58e:	str	r0, [sp, #0]
   4c590:	add	r5, fp
   4c592:	add.w	r8, r8, #24
   4c596:	lsrs	r5, r5, #21
   4c598:	add.w	r5, r5, r5, lsl #1
   4c59c:	sub.w	r2, r2, r5, lsl #1
   4c5a0:	addw	r5, r5, #2296	; 0x8f8
   4c5a4:	add.w	r3, r3, r2, lsl #8
   4c5a8:	add.w	r3, r3, r3, lsl #1
   4c5ac:	addw	r6, r3, #2296	; 0x8f8
   4c5b0:	mov	r0, r6
   4c5b2:	bl	543dc <mkdtemp@@Base+0x2400>
   4c5b6:	movw	r1, #60945	; 0xee11
   4c5ba:	movt	r1, #65535	; 0xffff
   4c5be:	asrs	r0, r0, #20
   4c5c0:	bl	543dc <mkdtemp@@Base+0x2400>
   4c5c4:	mov	r1, r6
   4c5c6:	bl	54314 <mkdtemp@@Base+0x2338>
   4c5ca:	movw	r1, #58470	; 0xe466
   4c5ce:	mov	r6, r0
   4c5d0:	bl	543dc <mkdtemp@@Base+0x2400>
   4c5d4:	mov.w	r1, #134217728	; 0x8000000
   4c5d8:	bl	54314 <mkdtemp@@Base+0x2338>
   4c5dc:	movw	r1, #60945	; 0xee11
   4c5e0:	movt	r1, #65535	; 0xffff
   4c5e4:	asrs	r0, r0, #28
   4c5e6:	bl	543dc <mkdtemp@@Base+0x2400>
   4c5ea:	mov	r1, r0
   4c5ec:	mov	r0, r6
   4c5ee:	bl	54314 <mkdtemp@@Base+0x2338>
   4c5f2:	movs	r1, #228	; 0xe4
   4c5f4:	movw	r6, #60945	; 0xee11
   4c5f8:	movt	r6, #65535	; 0xffff
   4c5fc:	strh.w	r0, [r4, #1518]	; 0x5ee
   4c600:	mov	r0, r5
   4c602:	bl	543dc <mkdtemp@@Base+0x2400>
   4c606:	movw	r1, #60945	; 0xee11
   4c60a:	movt	r1, #65535	; 0xffff
   4c60e:	asrs	r0, r0, #20
   4c610:	bl	543dc <mkdtemp@@Base+0x2400>
   4c614:	mov	r1, r5
   4c616:	bl	54314 <mkdtemp@@Base+0x2338>
   4c61a:	movw	r1, #58470	; 0xe466
   4c61e:	mov	r5, r0
   4c620:	bl	543dc <mkdtemp@@Base+0x2400>
   4c624:	mov.w	r1, #134217728	; 0x8000000
   4c628:	bl	54314 <mkdtemp@@Base+0x2338>
   4c62c:	movw	r1, #60945	; 0xee11
   4c630:	movt	r1, #65535	; 0xffff
   4c634:	asrs	r0, r0, #28
   4c636:	bl	543dc <mkdtemp@@Base+0x2400>
   4c63a:	mov	r1, r0
   4c63c:	mov	r0, r5
   4c63e:	bl	54314 <mkdtemp@@Base+0x2338>
   4c642:	vmov	r2, s16
   4c646:	mov	r1, r4
   4c648:	addw	r5, sp, #3096	; 0xc18
   4c64c:	subs	r5, #18
   4c64e:	mov	r3, r0
   4c650:	addw	r0, sp, #3080	; 0xc08
   4c654:	strh.w	r3, [r4, #1520]	; 0x5f0
   4c658:	bl	4bea0 <error@@Base+0x1c99c>
   4c65c:	ldr.w	sl, [sp]
   4c660:	ldrsh.w	r9, [r5, #2]!
   4c664:	mov.w	r1, #684	; 0x2ac
   4c668:	mov	r0, r9
   4c66a:	bl	543dc <mkdtemp@@Base+0x2400>
   4c66e:	mov	r1, r6
   4c670:	asrs	r0, r0, #20
   4c672:	bl	543dc <mkdtemp@@Base+0x2400>
   4c676:	movs	r1, #3
   4c678:	mov	r4, r0
   4c67a:	mov	r0, r9
   4c67c:	bl	543dc <mkdtemp@@Base+0x2400>
   4c680:	mov	r1, r0
   4c682:	mov	r0, r4
   4c684:	bl	54314 <mkdtemp@@Base+0x2338>
   4c688:	movw	r1, #58470	; 0xe466
   4c68c:	mov	r4, r0
   4c68e:	bl	543dc <mkdtemp@@Base+0x2400>
   4c692:	mov.w	r1, #134217728	; 0x8000000
   4c696:	bl	54314 <mkdtemp@@Base+0x2338>
   4c69a:	mov	r1, r6
   4c69c:	asrs	r0, r0, #28
   4c69e:	bl	543dc <mkdtemp@@Base+0x2400>
   4c6a2:	mov	r1, r0
   4c6a4:	mov	r0, r4
   4c6a6:	bl	54314 <mkdtemp@@Base+0x2338>
   4c6aa:	movw	r1, #10923	; 0x2aab
   4c6ae:	sxth	r4, r0
   4c6b0:	mov	r0, r4
   4c6b2:	bl	543dc <mkdtemp@@Base+0x2400>
   4c6b6:	mvn.w	r1, #2
   4c6ba:	asrs	r0, r0, #15
   4c6bc:	bl	543dc <mkdtemp@@Base+0x2400>
   4c6c0:	mov	r1, r4
   4c6c2:	bl	54314 <mkdtemp@@Base+0x2338>
   4c6c6:	mov	r1, r7
   4c6c8:	mov	r4, r0
   4c6ca:	bl	543dc <mkdtemp@@Base+0x2400>
   4c6ce:	mov.w	r1, #134217728	; 0x8000000
   4c6d2:	bl	54314 <mkdtemp@@Base+0x2338>
   4c6d6:	mvn.w	r1, #2
   4c6da:	asrs	r0, r0, #28
   4c6dc:	bl	543dc <mkdtemp@@Base+0x2400>
   4c6e0:	mov	r1, r0
   4c6e2:	mov	r0, r4
   4c6e4:	bl	54314 <mkdtemp@@Base+0x2338>
   4c6e8:	cmp	r8, r5
   4c6ea:	strb.w	r0, [sl, #1]!
   4c6ee:	bne.n	4c660 <error@@Base+0x1d15c>
   4c6f0:	ldr.w	r9, [sp, #4]
   4c6f4:	add.w	r7, sp, #9216	; 0x2400
   4c6f8:	adds	r7, #31
   4c6fa:	add.w	r3, sp, #9216	; 0x2400
   4c6fe:	movw	sl, #21845	; 0x5555
   4c702:	movt	sl, #1365	; 0x555
   4c706:	adds	r3, #32
   4c708:	mov	r4, r7
   4c70a:	str	r3, [sp, #12]
   4c70c:	mov	fp, r9
   4c70e:	add.w	r3, sp, #9984	; 0x2700
   4c712:	str	r7, [sp, #28]
   4c714:	adds	r3, #24
   4c716:	str	r3, [sp, #8]
   4c718:	ldr.w	r8, [sp]
   4c71c:	mov	r6, fp
   4c71e:	movs	r5, #0
   4c720:	ldrsb.w	r1, [r6]
   4c724:	ldrsb.w	r0, [r8, #1]!
   4c728:	bl	543dc <mkdtemp@@Base+0x2400>
   4c72c:	mov	r1, r5
   4c72e:	bl	54314 <mkdtemp@@Base+0x2338>
   4c732:	movw	r1, #10923	; 0x2aab
   4c736:	mov	r5, r0
   4c738:	bl	543dc <mkdtemp@@Base+0x2400>
   4c73c:	mvn.w	r1, #2
   4c740:	asrs	r0, r0, #15
   4c742:	bl	543dc <mkdtemp@@Base+0x2400>
   4c746:	mov	r1, r5
   4c748:	bl	54314 <mkdtemp@@Base+0x2338>
   4c74c:	mov	r1, sl
   4c74e:	mov	r5, r0
   4c750:	bl	543dc <mkdtemp@@Base+0x2400>
   4c754:	mov.w	r1, #134217728	; 0x8000000
   4c758:	bl	54314 <mkdtemp@@Base+0x2338>
   4c75c:	mvn.w	r1, #2
   4c760:	asrs	r0, r0, #28
   4c762:	bl	543dc <mkdtemp@@Base+0x2400>
   4c766:	mov	r1, r0
   4c768:	mov	r0, r5
   4c76a:	bl	54314 <mkdtemp@@Base+0x2338>
   4c76e:	cmp	r9, r6
   4c770:	add.w	r6, r6, #4294967295	; 0xffffffff
   4c774:	sxtb	r5, r0
   4c776:	bne.n	4c720 <error@@Base+0x1d21c>
   4c778:	ldr	r3, [sp, #8]
   4c77a:	add.w	fp, fp, #1
   4c77e:	strb.w	r5, [r4, #1]!
   4c782:	cmp	r3, r4
   4c784:	bne.n	4c718 <error@@Base+0x1d214>
   4c786:	ldr	r3, [sp, #12]
   4c788:	add.w	r5, sp, #8448	; 0x2100
   4c78c:	ldr	r4, [sp, #8]
   4c78e:	movw	r9, #21845	; 0x5555
   4c792:	add.w	r3, r3, #1520	; 0x5f0
   4c796:	str	r3, [sp, #0]
   4c798:	add.w	r3, sp, #6944	; 0x1b20
   4c79c:	movt	r9, #1365	; 0x555
   4c7a0:	adds	r3, #16
   4c7a2:	adds	r5, #33	; 0x21
   4c7a4:	mov	r8, r4
   4c7a6:	movw	r6, #761	; 0x2f9
   4c7aa:	mov	fp, r3
   4c7ac:	sub.w	r1, r6, #760	; 0x2f8
   4c7b0:	mov	r0, r6
   4c7b2:	bl	54378 <mkdtemp@@Base+0x239c>
   4c7b6:	ldr	r3, [sp, #4]
   4c7b8:	add.w	sl, fp, r6
   4c7bc:	movs	r7, #0
   4c7be:	adds	r0, #1
   4c7c0:	adds	r4, r3, r0
   4c7c2:	ldrsb.w	r1, [sl], #1
   4c7c6:	ldrsb.w	r0, [r4, #-1]!
   4c7ca:	bl	543dc <mkdtemp@@Base+0x2400>
   4c7ce:	mov	r1, r7
   4c7d0:	bl	54314 <mkdtemp@@Base+0x2338>
   4c7d4:	movw	r1, #10923	; 0x2aab
   4c7d8:	mov	r7, r0
   4c7da:	bl	543dc <mkdtemp@@Base+0x2400>
   4c7de:	mvn.w	r1, #2
   4c7e2:	asrs	r0, r0, #15
   4c7e4:	bl	543dc <mkdtemp@@Base+0x2400>
   4c7e8:	mov	r1, r7
   4c7ea:	bl	54314 <mkdtemp@@Base+0x2338>
   4c7ee:	mov	r1, r9
   4c7f0:	mov	r7, r0
   4c7f2:	bl	543dc <mkdtemp@@Base+0x2400>
   4c7f6:	mov.w	r1, #134217728	; 0x8000000
   4c7fa:	bl	54314 <mkdtemp@@Base+0x2338>
   4c7fe:	mvn.w	r1, #2
   4c802:	asrs	r0, r0, #28
   4c804:	bl	543dc <mkdtemp@@Base+0x2400>
   4c808:	mov	r1, r0
   4c80a:	mov	r0, r7
   4c80c:	bl	54314 <mkdtemp@@Base+0x2338>
   4c810:	cmp	r5, sl
   4c812:	sxtb	r7, r0
   4c814:	bne.n	4c7c2 <error@@Base+0x1d2be>
   4c816:	mov	r0, r6
   4c818:	strb.w	r7, [r8, #1]!
   4c81c:	movs	r1, #1
   4c81e:	bl	54314 <mkdtemp@@Base+0x2338>
   4c822:	ldr	r3, [sp, #0]
   4c824:	cmp	r3, r8
   4c826:	mov	r6, r0
   4c828:	bne.n	4c7ac <error@@Base+0x1d2a8>
   4c82a:	ldr	r4, [sp, #8]
   4c82c:	movw	r6, #21845	; 0x5555
   4c830:	ldr	r7, [sp, #28]
   4c832:	movt	r6, #1365	; 0x555
   4c836:	ldr.w	r9, [sp, #12]
   4c83a:	mov	r5, r4
   4c83c:	subs	r4, #1
   4c83e:	ldrsb.w	sl, [r4, #761]	; 0x2f9
   4c842:	ldrsb.w	r0, [r4]
   4c846:	mov	r1, sl
   4c848:	bl	54314 <mkdtemp@@Base+0x2338>
   4c84c:	movw	r1, #10923	; 0x2aab
   4c850:	mov	r8, r0
   4c852:	bl	543dc <mkdtemp@@Base+0x2400>
   4c856:	mvn.w	r1, #2
   4c85a:	asrs	r0, r0, #15
   4c85c:	bl	543dc <mkdtemp@@Base+0x2400>
   4c860:	mov	r1, r8
   4c862:	bl	54314 <mkdtemp@@Base+0x2338>
   4c866:	mov	r1, r6
   4c868:	mov	r8, r0
   4c86a:	bl	543dc <mkdtemp@@Base+0x2400>
   4c86e:	mov.w	r1, #134217728	; 0x8000000
   4c872:	bl	54314 <mkdtemp@@Base+0x2338>
   4c876:	mvn.w	r1, #2
   4c87a:	asrs	r0, r0, #28
   4c87c:	bl	543dc <mkdtemp@@Base+0x2400>
   4c880:	mov	r1, r0
   4c882:	mov	r0, r8
   4c884:	bl	54314 <mkdtemp@@Base+0x2338>
   4c888:	mov	r1, sl
   4c88a:	mov	r3, r0
   4c88c:	ldrsb.w	r0, [r4, #1]
   4c890:	strb	r3, [r4, #0]
   4c892:	bl	54314 <mkdtemp@@Base+0x2338>
   4c896:	movw	r1, #10923	; 0x2aab
   4c89a:	mov	r8, r0
   4c89c:	bl	543dc <mkdtemp@@Base+0x2400>
   4c8a0:	mvn.w	r1, #2
   4c8a4:	asrs	r0, r0, #15
   4c8a6:	bl	543dc <mkdtemp@@Base+0x2400>
   4c8aa:	mov	r1, r8
   4c8ac:	bl	54314 <mkdtemp@@Base+0x2338>
   4c8b0:	mov	r1, r6
   4c8b2:	mov	r8, r0
   4c8b4:	bl	543dc <mkdtemp@@Base+0x2400>
   4c8b8:	mov.w	r1, #134217728	; 0x8000000
   4c8bc:	bl	54314 <mkdtemp@@Base+0x2338>
   4c8c0:	mvn.w	r1, #2
   4c8c4:	asrs	r0, r0, #28
   4c8c6:	bl	543dc <mkdtemp@@Base+0x2400>
   4c8ca:	mov	r1, r0
   4c8cc:	mov	r0, r8
   4c8ce:	bl	54314 <mkdtemp@@Base+0x2338>
   4c8d2:	cmp	r9, r4
   4c8d4:	strb	r0, [r4, #1]
   4c8d6:	bne.n	4c83a <error@@Base+0x1d336>
   4c8d8:	add.w	r4, sp, #8448	; 0x2100
   4c8dc:	addw	r5, r5, #759	; 0x2f7
   4c8e0:	adds	r4, #35	; 0x23
   4c8e2:	mov	r3, r4
   4c8e4:	ldrb.w	r2, [r7, #1]!
   4c8e8:	cmp	r5, r7
   4c8ea:	strb.w	r2, [r3, #1]!
   4c8ee:	bne.n	4c8e4 <error@@Base+0x1d3e0>
   4c8f0:	add.w	r5, sp, #9216	; 0x2400
   4c8f4:	movs	r3, #0
   4c8f6:	adds	r5, #28
   4c8f8:	ldrb.w	r1, [r4, #1]!
   4c8fc:	mov	r0, r3
   4c8fe:	and.w	r1, r1, #1
   4c902:	bl	54314 <mkdtemp@@Base+0x2338>
   4c906:	cmp	r5, r4
   4c908:	mov	r3, r0
   4c90a:	bne.n	4c8f8 <error@@Base+0x1d3f4>
   4c90c:	movw	r1, #65250	; 0xfee2
   4c910:	movt	r1, #65535	; 0xffff
   4c914:	bl	54314 <mkdtemp@@Base+0x2338>
   4c918:	add.w	r6, sp, #8448	; 0x2100
   4c91c:	adds	r6, #36	; 0x24
   4c91e:	add.w	r5, sp, #4608	; 0x1200
   4c922:	adds	r5, #24
   4c924:	sub.w	r4, r5, #30
   4c928:	mov	r8, r4
   4c92a:	uxth	r0, r0
   4c92c:	bl	544e0 <mkdtemp@@Base+0x2504>
   4c930:	vmov	r1, s17
   4c934:	mov	r2, r6
   4c936:	mov	r7, r0
   4c938:	sub.w	r0, r5, #28
   4c93c:	bl	4bea0 <error@@Base+0x1c99c>
   4c940:	asrs	r7, r7, #30
   4c942:	addw	r5, r5, #1492	; 0x5d4
   4c946:	ldrsh.w	r0, [r8, #2]!
   4c94a:	movw	r1, #2295	; 0x8f7
   4c94e:	bl	54314 <mkdtemp@@Base+0x2338>
   4c952:	movw	r1, #21846	; 0x5556
   4c956:	bl	543dc <mkdtemp@@Base+0x2400>
   4c95a:	mov.w	r1, #32768	; 0x8000
   4c95e:	bl	54314 <mkdtemp@@Base+0x2338>
   4c962:	cmp	r5, r8
   4c964:	mov.w	r0, r0, asr #16
   4c968:	add.w	r0, r0, r0, lsl #1
   4c96c:	subw	r0, r0, #2295	; 0x8f7
   4c970:	strh.w	r0, [r8]
   4c974:	bne.n	4c946 <error@@Base+0x1d442>
   4c976:	ldr	r3, [sp, #20]
   4c978:	sub.w	r8, r3, #6
   4c97c:	ldrh.w	r0, [r4, #2]!
   4c980:	ldrh.w	r3, [r8, #2]!
   4c984:	subs	r0, r0, r3
   4c986:	uxth	r0, r0
   4c988:	bl	544e0 <mkdtemp@@Base+0x2504>
   4c98c:	cmp	r5, r4
   4c98e:	orr.w	r7, r7, r0, asr #30
   4c992:	bne.n	4c97c <error@@Base+0x1d478>
   4c994:	mov	r1, r6
   4c996:	add.w	r4, sp, #6112	; 0x17e0
   4c99a:	ldr	r6, [sp, #12]
   4c99c:	adds	r4, #24
   4c99e:	sub.w	r5, r4, #8
   4c9a2:	mov	r0, r6
   4c9a4:	bl	4c158 <error@@Base+0x1cc54>
   4c9a8:	movs	r2, #191	; 0xbf
   4c9aa:	movs	r3, #0
   4c9ac:	mov	r1, r6
   4c9ae:	mov	r0, r5
   4c9b0:	bl	41008 <error@@Base+0x11b04>
   4c9b4:	ldr	r1, [sp, #16]
   4c9b6:	mov	r0, r5
   4c9b8:	bl	40ef8 <error@@Base+0x119f4>
   4c9bc:	ldr	r3, [sp, #24]
   4c9be:	add.w	r2, r4, #23
   4c9c2:	adds	r4, #55	; 0x37
   4c9c4:	subs	r1, r3, #1
   4c9c6:	orrs	r0, r7
   4c9c8:	mvns	r5, r0
   4c9ca:	sxtb	r5, r5
   4c9cc:	ldrb.w	r3, [r2, #1]!
   4c9d0:	cmp	r4, r2
   4c9d2:	and.w	r3, r3, r5
   4c9d6:	strb.w	r3, [r1, #1]!
   4c9da:	bne.n	4c9cc <error@@Base+0x1d4c8>
   4c9dc:	ldr	r1, [pc, #44]	; (4ca0c <error@@Base+0x1d508>)
   4c9de:	add.w	r3, sp, #10752	; 0x2a00
   4c9e2:	ldr	r2, [pc, #32]	; (4ca04 <error@@Base+0x1d500>)
   4c9e4:	adds	r3, #20
   4c9e6:	add	r1, pc
   4c9e8:	ldr	r2, [r1, r2]
   4c9ea:	ldr	r1, [r2, #0]
   4c9ec:	ldr	r2, [r3, #0]
   4c9ee:	eors	r1, r2
   4c9f0:	bne.n	4ca00 <error@@Base+0x1d4fc>
   4c9f2:	add.w	sp, sp, #10752	; 0x2a00
   4c9f6:	add	sp, #28
   4c9f8:	vpop	{d8}
   4c9fc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ca00:	blx	620c <__stack_chk_fail@plt>
   4ca04:	lsls	r4, r3, #25
   4ca06:	movs	r0, r0
   4ca08:	str	r4, [sp, #760]	; 0x2f8
   4ca0a:	movs	r4, r0
   4ca0c:	ldrh	r2, [r3, #52]	; 0x34
   4ca0e:	movs	r4, r0
   4ca10:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4ca14:	mov	r8, r2
   4ca16:	ldr	r2, [pc, #472]	; (4cbf0 <error@@Base+0x1d6ec>)
   4ca18:	subw	sp, sp, #4072	; 0xfe8
   4ca1c:	ldr	r3, [pc, #468]	; (4cbf4 <error@@Base+0x1d6f0>)
   4ca1e:	addw	r4, sp, #3304	; 0xce8
   4ca22:	add	r2, pc
   4ca24:	addw	r6, sp, #3112	; 0xc28
   4ca28:	addw	r7, sp, #3048	; 0xbe8
   4ca2c:	mov	r5, r0
   4ca2e:	ldr	r3, [r2, r3]
   4ca30:	mov	r0, r4
   4ca32:	mov	r9, r1
   4ca34:	mov	sl, sp
   4ca36:	ldr	r3, [r3, #0]
   4ca38:	str.w	r3, [sp, #4068]	; 0xfe4
   4ca3c:	mov.w	r3, #0
   4ca40:	bl	4c210 <error@@Base+0x1cd0c>
   4ca44:	mov	r1, r4
   4ca46:	mov	r0, r6
   4ca48:	bl	4c158 <error@@Base+0x1cc54>
   4ca4c:	mov	r1, r6
   4ca4e:	movs	r2, #191	; 0xbf
   4ca50:	movs	r3, #0
   4ca52:	addw	r6, sp, #1524	; 0x5f4
   4ca56:	mov	r0, r7
   4ca58:	bl	41008 <error@@Base+0x11b04>
   4ca5c:	mov	r1, r8
   4ca5e:	mov	r0, sl
   4ca60:	addw	r8, sp, #1522	; 0x5f2
   4ca64:	bl	4bc10 <error@@Base+0x1c70c>
   4ca68:	mov	r2, r4
   4ca6a:	mov	r1, sl
   4ca6c:	mov	r0, r6
   4ca6e:	bl	4bea0 <error@@Base+0x1c99c>
   4ca72:	addw	r4, sp, #3044	; 0xbe4
   4ca76:	ldrsh.w	r0, [r8, #2]!
   4ca7a:	movw	r1, #2295	; 0x8f7
   4ca7e:	bl	54314 <mkdtemp@@Base+0x2338>
   4ca82:	movw	r1, #21846	; 0x5556
   4ca86:	bl	543dc <mkdtemp@@Base+0x2400>
   4ca8a:	mov.w	r1, #32768	; 0x8000
   4ca8e:	bl	54314 <mkdtemp@@Base+0x2338>
   4ca92:	cmp	r4, r8
   4ca94:	mov.w	r0, r0, asr #16
   4ca98:	add.w	r0, r0, r0, lsl #1
   4ca9c:	subw	r0, r0, #2295	; 0x8f7
   4caa0:	strh.w	r0, [r8]
   4caa4:	bne.n	4ca76 <error@@Base+0x1d572>
   4caa6:	addw	lr, sp, #3080	; 0xc08
   4caaa:	mov	ip, r7
   4caac:	add.w	r4, r5, #36	; 0x24
   4cab0:	addw	r7, sp, #1530	; 0x5fa
   4cab4:	ldmia.w	lr!, {r0, r1, r2, r3}
   4cab8:	addw	r8, r6, #1524	; 0x5f4
   4cabc:	str.w	r0, [r9]
   4cac0:	str.w	r1, [r9, #4]
   4cac4:	str.w	r2, [r9, #8]
   4cac8:	str.w	r3, [r9, #12]
   4cacc:	ldmia.w	lr!, {r0, r1, r2, r3}
   4cad0:	str.w	r0, [r9, #16]
   4cad4:	str.w	r1, [r9, #20]
   4cad8:	str.w	r2, [r9, #24]
   4cadc:	str.w	r3, [r9, #28]
   4cae0:	ldmia.w	ip!, {r0, r1, r2, r3}
   4cae4:	str	r0, [r5, #0]
   4cae6:	str	r1, [r5, #4]
   4cae8:	str	r2, [r5, #8]
   4caea:	str	r3, [r5, #12]
   4caec:	ldmia.w	ip!, {r0, r1, r2, r3}
   4caf0:	str	r0, [r5, #16]
   4caf2:	str	r1, [r5, #20]
   4caf4:	str	r2, [r5, #24]
   4caf6:	str	r3, [r5, #28]
   4caf8:	ldrsh.w	r0, [r7, #-6]
   4cafc:	movw	r1, #2295	; 0x8f7
   4cb00:	bl	54314 <mkdtemp@@Base+0x2338>
   4cb04:	movw	r1, #21846	; 0x5556
   4cb08:	bl	543dc <mkdtemp@@Base+0x2400>
   4cb0c:	movw	r1, #2295	; 0x8f7
   4cb10:	adds	r7, #6
   4cb12:	adds	r4, #4
   4cb14:	mov	r9, r0
   4cb16:	ldrsh.w	r0, [r7, #-10]
   4cb1a:	bl	54314 <mkdtemp@@Base+0x2338>
   4cb1e:	movw	r1, #21846	; 0x5556
   4cb22:	bl	543dc <mkdtemp@@Base+0x2400>
   4cb26:	movw	r1, #2295	; 0x8f7
   4cb2a:	mov.w	r9, r9, asr #16
   4cb2e:	mov	sl, r0
   4cb30:	ldrsh.w	r0, [r7, #-8]
   4cb34:	bl	54314 <mkdtemp@@Base+0x2338>
   4cb38:	movw	r1, #21846	; 0x5556
   4cb3c:	bl	543dc <mkdtemp@@Base+0x2400>
   4cb40:	movs	r1, #3
   4cb42:	mov.w	sl, sl, asr #16
   4cb46:	asrs	r0, r0, #16
   4cb48:	bl	543dc <mkdtemp@@Base+0x2400>
   4cb4c:	mov	r1, sl
   4cb4e:	lsls	r0, r0, #9
   4cb50:	bl	54314 <mkdtemp@@Base+0x2338>
   4cb54:	movs	r1, #3
   4cb56:	bl	543dc <mkdtemp@@Base+0x2400>
   4cb5a:	mov	r1, r9
   4cb5c:	lsls	r0, r0, #9
   4cb5e:	bl	54314 <mkdtemp@@Base+0x2338>
   4cb62:	cmp	r8, r7
   4cb64:	mov.w	r2, r0, asr #8
   4cb68:	mov.w	r3, r0, asr #16
   4cb6c:	strb.w	r0, [r4, #-8]
   4cb70:	mov.w	r0, r0, asr #24
   4cb74:	strb.w	r2, [r4, #-7]
   4cb78:	strb.w	r3, [r4, #-6]
   4cb7c:	strb.w	r0, [r4, #-5]
   4cb80:	bne.n	4caf8 <error@@Base+0x1d5f4>
   4cb82:	movw	r1, #2295	; 0x8f7
   4cb86:	ldrsh.w	r0, [r6, #1518]	; 0x5ee
   4cb8a:	bl	54314 <mkdtemp@@Base+0x2338>
   4cb8e:	movw	r1, #21846	; 0x5556
   4cb92:	bl	543dc <mkdtemp@@Base+0x2400>
   4cb96:	movw	r1, #2295	; 0x8f7
   4cb9a:	mov	r4, r0
   4cb9c:	ldrsh.w	r0, [r6, #1520]	; 0x5f0
   4cba0:	bl	54314 <mkdtemp@@Base+0x2338>
   4cba4:	movw	r1, #21846	; 0x5556
   4cba8:	bl	543dc <mkdtemp@@Base+0x2400>
   4cbac:	movs	r1, #3
   4cbae:	asrs	r4, r4, #16
   4cbb0:	asrs	r0, r0, #16
   4cbb2:	bl	543dc <mkdtemp@@Base+0x2400>
   4cbb6:	mov	r1, r4
   4cbb8:	lsls	r0, r0, #9
   4cbba:	bl	54314 <mkdtemp@@Base+0x2338>
   4cbbe:	ldr	r2, [pc, #56]	; (4cbf8 <error@@Base+0x1d6f4>)
   4cbc0:	add	r2, pc
   4cbc2:	asrs	r3, r0, #8
   4cbc4:	strb.w	r3, [r5, #1045]	; 0x415
   4cbc8:	ldr	r3, [pc, #40]	; (4cbf4 <error@@Base+0x1d6f0>)
   4cbca:	strb.w	r0, [r5, #1044]	; 0x414
   4cbce:	asrs	r0, r0, #16
   4cbd0:	strb.w	r0, [r5, #1046]	; 0x416
   4cbd4:	ldr	r3, [r2, r3]
   4cbd6:	ldr	r2, [r3, #0]
   4cbd8:	ldr.w	r3, [sp, #4068]	; 0xfe4
   4cbdc:	eors	r2, r3
   4cbde:	bne.n	4cbea <error@@Base+0x1d6e6>
   4cbe0:	movs	r0, #0
   4cbe2:	addw	sp, sp, #4072	; 0xfe8
   4cbe6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4cbea:	blx	620c <__stack_chk_fail@plt>
   4cbee:	nop
   4cbf0:	ldrh	r6, [r3, #50]	; 0x32
   4cbf2:	movs	r4, r0
   4cbf4:	lsls	r4, r3, #25
   4cbf6:	movs	r0, r0
   4cbf8:	ldrh	r0, [r0, #38]	; 0x26
   4cbfa:	movs	r4, r0
   4cbfc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cc00:	sub.w	sp, sp, #4672	; 0x1240
   4cc04:	ldr.w	r7, [pc, #1032]	; 4d010 <error@@Base+0x1db0c>
   4cc08:	sub	sp, #4
   4cc0a:	ldr.w	r6, [pc, #1032]	; 4d014 <error@@Base+0x1db10>
   4cc0e:	add	r3, sp, #96	; 0x60
   4cc10:	add	r7, pc
   4cc12:	subs	r2, r3, #4
   4cc14:	str	r3, [sp, #40]	; 0x28
   4cc16:	mov	r5, r3
   4cc18:	str	r2, [sp, #20]
   4cc1a:	add.w	r3, sp, #93	; 0x5d
   4cc1e:	str	r0, [sp, #76]	; 0x4c
   4cc20:	add	r4, sp, #852	; 0x354
   4cc22:	ldr	r6, [r7, r6]
   4cc24:	add.w	r0, sp, #4640	; 0x1220
   4cc28:	mov	r2, r1
   4cc2a:	movs	r1, #0
   4cc2c:	adds	r0, #28
   4cc2e:	ldr	r6, [r6, #0]
   4cc30:	str	r6, [r0, #0]
   4cc32:	mov.w	r6, #0
   4cc36:	movw	r0, #761	; 0x2f9
   4cc3a:	strd	r0, r0, [r5, #-12]
   4cc3e:	strb.w	r1, [r3, #1]!
   4cc42:	cmp	r4, r3
   4cc44:	bne.n	4cc3e <error@@Base+0x1d73a>
   4cc46:	ldr	r0, [sp, #40]	; 0x28
   4cc48:	movw	r1, #65535	; 0xffff
   4cc4c:	add.w	r8, sp, #856	; 0x358
   4cc50:	subs	r2, #1
   4cc52:	addw	r9, sp, #1617	; 0x651
   4cc56:	strh.w	r1, [r0, #-4]
   4cc5a:	mov	r3, r8
   4cc5c:	ldr	r0, [sp, #20]
   4cc5e:	movs	r1, #1
   4cc60:	strb.w	r1, [r0, #761]	; 0x2f9
   4cc64:	ldrb.w	r1, [r2, #1]!
   4cc68:	strb.w	r1, [r3], #1
   4cc6c:	cmp	r3, r9
   4cc6e:	bne.n	4cc64 <error@@Base+0x1d760>
   4cc70:	addw	r0, sp, #3143	; 0xc47
   4cc74:	movs	r1, #0
   4cc76:	addw	r2, sp, #1620	; 0x654
   4cc7a:	strb.w	r1, [r8, #761]	; 0x2f9
   4cc7e:	str	r2, [sp, #68]	; 0x44
   4cc80:	mov	r2, r1
   4cc82:	mov	r1, r0
   4cc84:	addw	r3, sp, #1619	; 0x653
   4cc88:	str	r0, [sp, #56]	; 0x38
   4cc8a:	str	r3, [sp, #72]	; 0x48
   4cc8c:	strb.w	r2, [r3, #1]!
   4cc90:	cmp	r1, r3
   4cc92:	bne.n	4cc8c <error@@Base+0x1d788>
   4cc94:	addw	fp, sp, #3144	; 0xc48
   4cc98:	add.w	r1, sp, #4640	; 0x1220
   4cc9c:	adds	r1, #27
   4cc9e:	movs	r2, #0
   4cca0:	mov	r3, fp
   4cca2:	movs	r0, #1
   4cca4:	strb.w	r0, [fp]
   4cca8:	strb.w	r2, [r3, #1]!
   4ccac:	cmp	r1, r3
   4ccae:	bne.n	4cca8 <error@@Base+0x1d7a4>
   4ccb0:	movw	r3, #761	; 0x2f9
   4ccb4:	str	r3, [sp, #24]
   4ccb6:	str	r3, [sp, #28]
   4ccb8:	movw	r7, #21845	; 0x5555
   4ccbc:	ldr	r3, [sp, #68]	; 0x44
   4ccbe:	movt	r7, #1365	; 0x555
   4ccc2:	mov.w	r0, #4294967295	; 0xffffffff
   4ccc6:	movs	r5, #0
   4ccc8:	adds	r2, r3, #2
   4ccca:	str	r2, [sp, #8]
   4cccc:	addw	r2, sp, #2383	; 0x94f
   4ccd0:	str	r2, [sp, #0]
   4ccd2:	add	r2, sp, #88	; 0x58
   4ccd4:	str	r2, [sp, #36]	; 0x24
   4ccd6:	add	r2, sp, #84	; 0x54
   4ccd8:	str	r2, [sp, #32]
   4ccda:	addw	r2, sp, #855	; 0x357
   4ccde:	str	r2, [sp, #52]	; 0x34
   4cce0:	ldr	r2, [sp, #20]
   4cce2:	adds	r3, #1
   4cce4:	strd	r3, fp, [sp, #12]
   4cce8:	movs	r3, #1
   4ccea:	addw	r2, r2, #761	; 0x2f9
   4ccee:	str	r2, [sp, #48]	; 0x30
   4ccf0:	ldr	r2, [sp, #40]	; 0x28
   4ccf2:	str	r5, [sp, #4]
   4ccf4:	subs	r2, #4
   4ccf6:	str	r2, [sp, #44]	; 0x2c
   4ccf8:	smulbb	r5, r5, r3
   4ccfc:	ldr.w	sl, [sp, #52]	; 0x34
   4cd00:	ldr	r6, [sp, #20]
   4cd02:	sxtb	r5, r5
   4cd04:	b.n	4cd0a <error@@Base+0x1d806>
   4cd06:	ldrsb.w	r0, [r6, #1]!
   4cd0a:	mov	r1, r5
   4cd0c:	ldrsb.w	r4, [sl, #1]!
   4cd10:	bl	543dc <mkdtemp@@Base+0x2400>
   4cd14:	mov	r1, r0
   4cd16:	mov	r0, r4
   4cd18:	bl	54378 <mkdtemp@@Base+0x239c>
   4cd1c:	movw	r1, #10923	; 0x2aab
   4cd20:	mov	r4, r0
   4cd22:	bl	543dc <mkdtemp@@Base+0x2400>
   4cd26:	mvn.w	r1, #2
   4cd2a:	asrs	r0, r0, #15
   4cd2c:	bl	543dc <mkdtemp@@Base+0x2400>
   4cd30:	mov	r1, r4
   4cd32:	bl	54314 <mkdtemp@@Base+0x2338>
   4cd36:	mov	r1, r7
   4cd38:	mov	r4, r0
   4cd3a:	bl	543dc <mkdtemp@@Base+0x2400>
   4cd3e:	mov.w	r1, #134217728	; 0x8000000
   4cd42:	bl	54314 <mkdtemp@@Base+0x2338>
   4cd46:	mvn.w	r1, #2
   4cd4a:	asrs	r0, r0, #28
   4cd4c:	bl	543dc <mkdtemp@@Base+0x2400>
   4cd50:	mov	r1, r0
   4cd52:	mov	r0, r4
   4cd54:	bl	54314 <mkdtemp@@Base+0x2338>
   4cd58:	cmp	sl, r9
   4cd5a:	strb.w	r0, [sl]
   4cd5e:	bne.n	4cd06 <error@@Base+0x1d802>
   4cd60:	mov	r3, r9
   4cd62:	ldrb.w	r2, [r3, #-1]!
   4cd66:	cmp	r3, r8
   4cd68:	strb	r2, [r3, #1]
   4cd6a:	bne.n	4cd62 <error@@Base+0x1d85e>
   4cd6c:	ldr	r4, [sp, #4]
   4cd6e:	mov.w	r3, #0
   4cd72:	movs	r1, #1
   4cd74:	strb.w	r3, [r8]
   4cd78:	mov	r0, r4
   4cd7a:	bl	54314 <mkdtemp@@Base+0x2338>
   4cd7e:	cmp.w	r4, #760	; 0x2f8
   4cd82:	str	r0, [sp, #4]
   4cd84:	bhi.w	4cf80 <error@@Base+0x1da7c>
   4cd88:	ldr	r6, [sp, #56]	; 0x38
   4cd8a:	ldr.w	sl, [sp, #72]	; 0x48
   4cd8e:	str.w	r8, [sp, #60]	; 0x3c
   4cd92:	str.w	r9, [sp, #64]	; 0x40
   4cd96:	mov	r8, sl
   4cd98:	mov	sl, r6
   4cd9a:	mov	r6, r0
   4cd9c:	mov	r1, r5
   4cd9e:	ldrsb.w	r0, [r8, #1]!
   4cda2:	bl	543dc <mkdtemp@@Base+0x2400>
   4cda6:	mov	r4, sl
   4cda8:	ldrsb.w	r9, [sl, #1]!
   4cdac:	adds	r4, #2
   4cdae:	sub.w	r4, r4, fp
   4cdb2:	mov	r1, r0
   4cdb4:	mov	r0, r9
   4cdb6:	bl	54378 <mkdtemp@@Base+0x239c>
   4cdba:	movw	r1, #10923	; 0x2aab
   4cdbe:	mov	r9, r0
   4cdc0:	bl	543dc <mkdtemp@@Base+0x2400>
   4cdc4:	mvn.w	r1, #2
   4cdc8:	asrs	r0, r0, #15
   4cdca:	bl	543dc <mkdtemp@@Base+0x2400>
   4cdce:	mov	r1, r9
   4cdd0:	bl	54314 <mkdtemp@@Base+0x2338>
   4cdd4:	mov	r1, r7
   4cdd6:	mov	r9, r0
   4cdd8:	bl	543dc <mkdtemp@@Base+0x2400>
   4cddc:	mov.w	r1, #134217728	; 0x8000000
   4cde0:	bl	54314 <mkdtemp@@Base+0x2338>
   4cde4:	mvn.w	r1, #2
   4cde8:	asrs	r0, r0, #28
   4cdea:	bl	543dc <mkdtemp@@Base+0x2400>
   4cdee:	mov	r1, r0
   4cdf0:	mov	r0, r9
   4cdf2:	bl	54314 <mkdtemp@@Base+0x2338>
   4cdf6:	cmp	r4, r6
   4cdf8:	strb.w	r0, [sl]
   4cdfc:	blt.n	4cd9c <error@@Base+0x1d898>
   4cdfe:	ldr	r3, [sp, #0]
   4ce00:	ldrd	r8, r9, [sp, #60]	; 0x3c
   4ce04:	addw	r3, r3, #762	; 0x2fa
   4ce08:	ldrb.w	r2, [r3, #-1]
   4ce0c:	strb.w	r2, [r3], #-1
   4ce10:	cmp	fp, r3
   4ce12:	bne.n	4ce08 <error@@Base+0x1d904>
   4ce14:	mov.w	r3, #0
   4ce18:	strb.w	r3, [fp]
   4ce1c:	ldr	r0, [sp, #28]
   4ce1e:	mov.w	r1, #4294967295	; 0xffffffff
   4ce22:	bl	54314 <mkdtemp@@Base+0x2338>
   4ce26:	ldrsb.w	r1, [r8, #761]	; 0x2f9
   4ce2a:	ldr	r6, [sp, #36]	; 0x24
   4ce2c:	str	r1, [sp, #28]
   4ce2e:	mov	r5, r0
   4ce30:	str	r0, [r6, #0]
   4ce32:	mov	r0, r1
   4ce34:	bl	544e0 <mkdtemp@@Base+0x2504>
   4ce38:	ldr	r1, [sp, #28]
   4ce3a:	bl	543dc <mkdtemp@@Base+0x2400>
   4ce3e:	ldr	r1, [sp, #24]
   4ce40:	mov	r4, r0
   4ce42:	mov	r0, r5
   4ce44:	bl	54378 <mkdtemp@@Base+0x239c>
   4ce48:	mov	r1, r6
   4ce4a:	ldr	r5, [sp, #32]
   4ce4c:	ldr	r6, [sp, #44]	; 0x2c
   4ce4e:	and.w	r4, r4, r0, asr #31
   4ce52:	uxtb	r4, r4
   4ce54:	ldrb	r2, [r1, #0]
   4ce56:	ldrb	r3, [r5, #0]
   4ce58:	eor.w	r0, r2, r3
   4ce5c:	ands	r0, r4
   4ce5e:	eors	r2, r0
   4ce60:	strb.w	r2, [r1], #1
   4ce64:	cmp	r6, r1
   4ce66:	eor.w	r3, r3, r0
   4ce6a:	strb.w	r3, [r5], #1
   4ce6e:	bne.n	4ce54 <error@@Base+0x1d950>
   4ce70:	ldr	r3, [sp, #40]	; 0x28
   4ce72:	mov	r5, r8
   4ce74:	ldr	r6, [sp, #48]	; 0x30
   4ce76:	subs	r0, r3, #5
   4ce78:	movs	r3, #0
   4ce7a:	b.n	4ce7e <error@@Base+0x1d97a>
   4ce7c:	ldrb	r3, [r5, #0]
   4ce7e:	ldrb.w	r1, [r0, #1]!
   4ce82:	eor.w	r2, r1, r3
   4ce86:	cmp	r6, r0
   4ce88:	and.w	r2, r2, r4
   4ce8c:	eor.w	r1, r1, r2
   4ce90:	eor.w	r2, r2, r3
   4ce94:	strb	r1, [r0, #0]
   4ce96:	strb.w	r2, [r5], #1
   4ce9a:	bne.n	4ce7c <error@@Base+0x1d978>
   4ce9c:	ldr	r3, [sp, #4]
   4ce9e:	cmp.w	r3, #760	; 0x2f8
   4cea2:	bgt.n	4cefa <error@@Base+0x1d9f6>
   4cea4:	ldr	r0, [sp, #56]	; 0x38
   4cea6:	ldr	r1, [sp, #68]	; 0x44
   4cea8:	ldr	r6, [sp, #8]
   4ceaa:	ldrb	r2, [r1, #0]
   4ceac:	ldrb.w	r3, [r0, #1]!
   4ceb0:	eor.w	r5, r2, r3
   4ceb4:	ands	r5, r4
   4ceb6:	eors	r2, r5
   4ceb8:	strb.w	r2, [r1], #1
   4cebc:	cmp	r6, r1
   4cebe:	eor.w	r3, r3, r5
   4cec2:	strb	r3, [r0, #0]
   4cec4:	bne.n	4ceaa <error@@Base+0x1d9a6>
   4cec6:	ldr	r3, [sp, #36]	; 0x24
   4cec8:	ldr	r2, [sp, #20]
   4ceca:	ldr	r1, [sp, #12]
   4cecc:	ldr	r3, [r3, #0]
   4cece:	adds	r1, #1
   4ced0:	ldrsb.w	r5, [r8, #761]	; 0x2f9
   4ced4:	ldrsb.w	r0, [r2]
   4ced8:	str	r3, [sp, #28]
   4ceda:	ldr	r3, [sp, #8]
   4cedc:	str	r1, [sp, #12]
   4cede:	adds	r3, #1
   4cee0:	str	r3, [sp, #8]
   4cee2:	ldr	r3, [sp, #32]
   4cee4:	ldr	r3, [r3, #0]
   4cee6:	str	r3, [sp, #24]
   4cee8:	ldr	r3, [sp, #0]
   4ceea:	adds	r3, #1
   4ceec:	str	r3, [sp, #0]
   4ceee:	ldr	r3, [sp, #16]
   4cef0:	adds	r3, #1
   4cef2:	str	r3, [sp, #16]
   4cef4:	ldrsb.w	r3, [r2, #761]	; 0x2f9
   4cef8:	b.n	4ccf8 <error@@Base+0x1d7f4>
   4cefa:	ldr	r3, [sp, #8]
   4cefc:	ldr	r0, [sp, #0]
   4cefe:	ldr	r6, [sp, #12]
   4cf00:	subw	r1, r3, #763	; 0x2fb
   4cf04:	ldrb.w	r2, [r1, #1]!
   4cf08:	ldrb.w	r3, [r0, #1]!
   4cf0c:	cmp	r6, r1
   4cf0e:	eor.w	r5, r2, r3
   4cf12:	and.w	r5, r5, r4
   4cf16:	eor.w	r2, r2, r5
   4cf1a:	eor.w	r3, r3, r5
   4cf1e:	strb	r2, [r1, #0]
   4cf20:	strb	r3, [r0, #0]
   4cf22:	bne.n	4cf04 <error@@Base+0x1da00>
   4cf24:	ldr	r3, [sp, #4]
   4cf26:	movw	r2, #1523	; 0x5f3
   4cf2a:	cmp	r3, r2
   4cf2c:	bne.n	4cec6 <error@@Base+0x1d9c2>
   4cf2e:	ldr	r3, [sp, #20]
   4cf30:	addw	r1, sp, #2380	; 0x94c
   4cf34:	ldrb.w	r4, [r3, #761]	; 0x2f9
   4cf38:	ldr	r3, [sp, #76]	; 0x4c
   4cf3a:	subs	r0, r3, #1
   4cf3c:	ldr	r3, [sp, #68]	; 0x44
   4cf3e:	addw	r3, r3, #1521	; 0x5f1
   4cf42:	ldrb.w	r2, [r1, #1]!
   4cf46:	cmp	r3, r1
   4cf48:	smulbb	r2, r2, r4
   4cf4c:	strb.w	r2, [r0, #1]!
   4cf50:	bne.n	4cf42 <error@@Base+0x1da3e>
   4cf52:	ldr	r3, [sp, #40]	; 0x28
   4cf54:	ldr.w	r0, [r3, #-12]
   4cf58:	bl	544e0 <mkdtemp@@Base+0x2504>
   4cf5c:	ldr	r1, [pc, #184]	; (4d018 <error@@Base+0x1db14>)
   4cf5e:	ldr	r2, [pc, #180]	; (4d014 <error@@Base+0x1db10>)
   4cf60:	add.w	r3, sp, #4640	; 0x1220
   4cf64:	add	r1, pc
   4cf66:	adds	r3, #28
   4cf68:	ldr	r2, [r1, r2]
   4cf6a:	ldr	r1, [r2, #0]
   4cf6c:	ldr	r2, [r3, #0]
   4cf6e:	eors	r1, r2
   4cf70:	mov.w	r0, r0, asr #31
   4cf74:	bne.n	4d00a <error@@Base+0x1db06>
   4cf76:	add.w	sp, sp, #4672	; 0x1240
   4cf7a:	add	sp, #4
   4cf7c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cf80:	ldr	r3, [sp, #0]
   4cf82:	str.w	r8, [sp, #60]	; 0x3c
   4cf86:	subs	r4, r3, #1
   4cf88:	ldr	r3, [sp, #8]
   4cf8a:	sub.w	sl, r3, #764	; 0x2fc
   4cf8e:	mov	r8, sl
   4cf90:	ldr.w	sl, [sp, #16]
   4cf94:	mov	r1, r5
   4cf96:	ldrsb.w	r0, [r8, #1]!
   4cf9a:	bl	543dc <mkdtemp@@Base+0x2400>
   4cf9e:	ldrsb.w	r6, [r4, #1]!
   4cfa2:	mov	r1, r0
   4cfa4:	mov	r0, r6
   4cfa6:	bl	54378 <mkdtemp@@Base+0x239c>
   4cfaa:	movw	r1, #10923	; 0x2aab
   4cfae:	mov	r6, r0
   4cfb0:	bl	543dc <mkdtemp@@Base+0x2400>
   4cfb4:	mvn.w	r1, #2
   4cfb8:	asrs	r0, r0, #15
   4cfba:	bl	543dc <mkdtemp@@Base+0x2400>
   4cfbe:	mov	r1, r6
   4cfc0:	bl	54314 <mkdtemp@@Base+0x2338>
   4cfc4:	mov	r1, r7
   4cfc6:	mov	r6, r0
   4cfc8:	bl	543dc <mkdtemp@@Base+0x2400>
   4cfcc:	mov.w	r1, #134217728	; 0x8000000
   4cfd0:	bl	54314 <mkdtemp@@Base+0x2338>
   4cfd4:	mvn.w	r1, #2
   4cfd8:	asrs	r0, r0, #28
   4cfda:	bl	543dc <mkdtemp@@Base+0x2400>
   4cfde:	mov	r1, r0
   4cfe0:	mov	r0, r6
   4cfe2:	bl	54314 <mkdtemp@@Base+0x2338>
   4cfe6:	cmp	sl, r4
   4cfe8:	strb	r0, [r4, #0]
   4cfea:	bne.n	4cf94 <error@@Base+0x1da90>
   4cfec:	ldr	r1, [sp, #0]
   4cfee:	ldr.w	r8, [sp, #60]	; 0x3c
   4cff2:	addw	r3, r1, #762	; 0x2fa
   4cff6:	ldrb.w	r2, [r3, #-1]!
   4cffa:	cmp	r1, r3
   4cffc:	strb	r2, [r3, #1]
   4cffe:	bne.n	4cff6 <error@@Base+0x1daf2>
   4d000:	ldr	r3, [sp, #0]
   4d002:	mov.w	r2, #0
   4d006:	strb	r2, [r3, #0]
   4d008:	b.n	4ce1c <error@@Base+0x1d918>
   4d00a:	blx	620c <__stack_chk_fail@plt>
   4d00e:	nop
   4d010:	ldrh	r0, [r6, #34]	; 0x22
   4d012:	movs	r4, r0
   4d014:	lsls	r4, r3, #25
   4d016:	movs	r0, r0
   4d018:	ldrh	r4, [r3, #8]
   4d01a:	movs	r4, r0
   4d01c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d020:	vpush	{d8}
   4d024:	ldr.w	r7, [pc, #3360]	; 4dd48 <error@@Base+0x1e844>
   4d028:	ldr.w	r6, [pc, #3360]	; 4dd4c <error@@Base+0x1e848>
   4d02c:	add	r7, pc
   4d02e:	sub.w	sp, sp, #9216	; 0x2400
   4d032:	sub	sp, #12
   4d034:	add	r3, sp, #136	; 0x88
   4d036:	add	r2, sp, #76	; 0x4c
   4d038:	str	r3, [sp, #44]	; 0x2c
   4d03a:	add	r5, sp, #72	; 0x48
   4d03c:	str	r2, [sp, #24]
   4d03e:	mov	r2, r3
   4d040:	str	r0, [sp, #60]	; 0x3c
   4d042:	add.w	r3, sp, #78	; 0x4e
   4d046:	str	r5, [sp, #12]
   4d048:	add.w	r0, sp, #9216	; 0x2400
   4d04c:	ldr	r6, [r7, r6]
   4d04e:	addw	r4, r2, #1460	; 0x5b4
   4d052:	movs	r2, #0
   4d054:	adds	r0, #4
   4d056:	ldr	r6, [r6, #0]
   4d058:	str	r6, [r0, #0]
   4d05a:	mov.w	r6, #0
   4d05e:	movw	r0, #761	; 0x2f9
   4d062:	strd	r0, r0, [sp, #68]	; 0x44
   4d066:	strh.w	r2, [r3, #2]!
   4d06a:	cmp	r4, r3
   4d06c:	bne.n	4d066 <error@@Base+0x1db62>
   4d06e:	ldr	r2, [sp, #44]	; 0x2c
   4d070:	add.w	r5, sp, #1600	; 0x640
   4d074:	ldr	r4, [sp, #24]
   4d076:	subs	r1, #1
   4d078:	addw	r0, sp, #3122	; 0xc32
   4d07c:	add.w	r3, sp, #1608	; 0x648
   4d080:	str	r3, [sp, #28]
   4d082:	mov.w	r3, #4294967295	; 0xffffffff
   4d086:	str.w	r3, [r2, #-60]
   4d08a:	mov	r2, r5
   4d08c:	movs	r3, #1
   4d08e:	strh.w	r3, [r4, #1522]	; 0x5f2
   4d092:	ldrsb.w	r3, [r1, #1]!
   4d096:	add.w	r3, r3, r3, lsl #1
   4d09a:	strh.w	r3, [r2], #2
   4d09e:	cmp	r0, r2
   4d0a0:	bne.n	4d092 <error@@Base+0x1db8e>
   4d0a2:	add.w	r1, sp, #6144	; 0x1800
   4d0a6:	addw	r3, sp, #3144	; 0xc48
   4d0aa:	movs	r0, #0
   4d0ac:	str	r3, [sp, #56]	; 0x38
   4d0ae:	adds	r1, #26
   4d0b0:	addw	r3, sp, #3122	; 0xc32
   4d0b4:	addw	r2, sp, #3124	; 0xc34
   4d0b8:	str	r2, [sp, #48]	; 0x30
   4d0ba:	mov	r2, r0
   4d0bc:	strh.w	r0, [r5, #1522]	; 0x5f2
   4d0c0:	strh.w	r2, [r3, #2]!
   4d0c4:	cmp	r1, r3
   4d0c6:	bne.n	4d0c0 <error@@Base+0x1dbbc>
   4d0c8:	add.w	r9, sp, #6144	; 0x1800
   4d0cc:	add.w	r1, sp, #9216	; 0x2400
   4d0d0:	add.w	r9, r9, #28
   4d0d4:	adds	r1, #2
   4d0d6:	movs	r2, #0
   4d0d8:	movs	r0, #1
   4d0da:	mov	r3, r9
   4d0dc:	strh.w	r0, [r9]
   4d0e0:	strh.w	r2, [r3, #2]!
   4d0e4:	cmp	r1, r3
   4d0e6:	bne.n	4d0e0 <error@@Base+0x1dbdc>
   4d0e8:	movw	r3, #761	; 0x2f9
   4d0ec:	movw	r4, #60945	; 0xee11
   4d0f0:	vmov	s17, r3
   4d0f4:	subw	r6, r9, #1522	; 0x5f2
   4d0f8:	vmov	s16, r3
   4d0fc:	ldr	r3, [sp, #48]	; 0x30
   4d0fe:	movt	r4, #65535	; 0xffff
   4d102:	mov.w	fp, #1
   4d106:	add.w	r8, r3, #3
   4d10a:	movs	r3, #4
   4d10c:	str	r3, [sp, #20]
   4d10e:	add	r3, sp, #68	; 0x44
   4d110:	str	r3, [sp, #40]	; 0x28
   4d112:	movs	r2, #0
   4d114:	ldr	r3, [sp, #24]
   4d116:	str	r2, [sp, #16]
   4d118:	addw	r7, r3, #1523	; 0x5f3
   4d11c:	str.w	r9, [sp, #52]	; 0x34
   4d120:	mov	r1, fp
   4d122:	mov	r0, fp
   4d124:	str	r2, [sp, #36]	; 0x24
   4d126:	bl	543dc <mkdtemp@@Base+0x2400>
   4d12a:	movs	r1, #228	; 0xe4
   4d12c:	mov	r9, r0
   4d12e:	bl	543dc <mkdtemp@@Base+0x2400>
   4d132:	mov	r1, r4
   4d134:	asrs	r0, r0, #20
   4d136:	bl	543dc <mkdtemp@@Base+0x2400>
   4d13a:	mov	r1, r9
   4d13c:	bl	54314 <mkdtemp@@Base+0x2338>
   4d140:	movw	r1, #58470	; 0xe466
   4d144:	mov	r9, r0
   4d146:	bl	543dc <mkdtemp@@Base+0x2400>
   4d14a:	mov.w	r1, #134217728	; 0x8000000
   4d14e:	bl	54314 <mkdtemp@@Base+0x2338>
   4d152:	mov	r1, r4
   4d154:	asrs	r0, r0, #28
   4d156:	bl	543dc <mkdtemp@@Base+0x2400>
   4d15a:	mov	r1, r0
   4d15c:	mov	r0, r9
   4d15e:	bl	54314 <mkdtemp@@Base+0x2338>
   4d162:	sxth.w	r9, r0
   4d166:	mov	r0, fp
   4d168:	mov	r1, r9
   4d16a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d16e:	movs	r1, #228	; 0xe4
   4d170:	mov	sl, r0
   4d172:	bl	543dc <mkdtemp@@Base+0x2400>
   4d176:	mov	r1, r4
   4d178:	asrs	r0, r0, #20
   4d17a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d17e:	mov	r1, sl
   4d180:	bl	54314 <mkdtemp@@Base+0x2338>
   4d184:	movw	r1, #58470	; 0xe466
   4d188:	mov	sl, r0
   4d18a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d18e:	mov.w	r1, #134217728	; 0x8000000
   4d192:	bl	54314 <mkdtemp@@Base+0x2338>
   4d196:	mov	r1, r4
   4d198:	asrs	r0, r0, #28
   4d19a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d19e:	mov	r1, r9
   4d1a0:	mov	r3, r0
   4d1a2:	mov	r0, r9
   4d1a4:	str	r3, [sp, #32]
   4d1a6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d1aa:	movs	r1, #228	; 0xe4
   4d1ac:	mov	r9, r0
   4d1ae:	bl	543dc <mkdtemp@@Base+0x2400>
   4d1b2:	mov	r1, r4
   4d1b4:	asrs	r0, r0, #20
   4d1b6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d1ba:	mov	r1, r9
   4d1bc:	bl	54314 <mkdtemp@@Base+0x2338>
   4d1c0:	movw	r1, #58470	; 0xe466
   4d1c4:	mov	r9, r0
   4d1c6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d1ca:	mov.w	r1, #134217728	; 0x8000000
   4d1ce:	bl	54314 <mkdtemp@@Base+0x2338>
   4d1d2:	mov	r1, r4
   4d1d4:	asrs	r0, r0, #28
   4d1d6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d1da:	mov	r1, r0
   4d1dc:	mov	r0, r9
   4d1de:	bl	54314 <mkdtemp@@Base+0x2338>
   4d1e2:	sxth	r1, r0
   4d1e4:	mov	r0, r1
   4d1e6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d1ea:	movs	r1, #228	; 0xe4
   4d1ec:	mov	r9, r0
   4d1ee:	bl	543dc <mkdtemp@@Base+0x2400>
   4d1f2:	mov	r1, r4
   4d1f4:	asrs	r0, r0, #20
   4d1f6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d1fa:	mov	r1, r9
   4d1fc:	bl	54314 <mkdtemp@@Base+0x2338>
   4d200:	movw	r1, #58470	; 0xe466
   4d204:	mov	r9, r0
   4d206:	bl	543dc <mkdtemp@@Base+0x2400>
   4d20a:	mov.w	r1, #134217728	; 0x8000000
   4d20e:	bl	54314 <mkdtemp@@Base+0x2338>
   4d212:	mov	r1, r4
   4d214:	asrs	r0, r0, #28
   4d216:	bl	543dc <mkdtemp@@Base+0x2400>
   4d21a:	mov	r1, r0
   4d21c:	mov	r0, r9
   4d21e:	bl	54314 <mkdtemp@@Base+0x2338>
   4d222:	sxth	r1, r0
   4d224:	mov	r0, r1
   4d226:	bl	543dc <mkdtemp@@Base+0x2400>
   4d22a:	movs	r1, #228	; 0xe4
   4d22c:	mov	r9, r0
   4d22e:	bl	543dc <mkdtemp@@Base+0x2400>
   4d232:	mov	r1, r4
   4d234:	asrs	r0, r0, #20
   4d236:	bl	543dc <mkdtemp@@Base+0x2400>
   4d23a:	mov	r1, r9
   4d23c:	bl	54314 <mkdtemp@@Base+0x2338>
   4d240:	movw	r1, #58470	; 0xe466
   4d244:	mov	r9, r0
   4d246:	bl	543dc <mkdtemp@@Base+0x2400>
   4d24a:	mov.w	r1, #134217728	; 0x8000000
   4d24e:	bl	54314 <mkdtemp@@Base+0x2338>
   4d252:	mov	r1, r4
   4d254:	asrs	r0, r0, #28
   4d256:	bl	543dc <mkdtemp@@Base+0x2400>
   4d25a:	mov	r1, r0
   4d25c:	mov	r0, r9
   4d25e:	bl	54314 <mkdtemp@@Base+0x2338>
   4d262:	sxth	r1, r0
   4d264:	mov	r0, r1
   4d266:	bl	543dc <mkdtemp@@Base+0x2400>
   4d26a:	movs	r1, #228	; 0xe4
   4d26c:	mov	r9, r0
   4d26e:	bl	543dc <mkdtemp@@Base+0x2400>
   4d272:	mov	r1, r4
   4d274:	asrs	r0, r0, #20
   4d276:	bl	543dc <mkdtemp@@Base+0x2400>
   4d27a:	mov	r1, r9
   4d27c:	bl	54314 <mkdtemp@@Base+0x2338>
   4d280:	movw	r1, #58470	; 0xe466
   4d284:	mov	r9, r0
   4d286:	bl	543dc <mkdtemp@@Base+0x2400>
   4d28a:	mov.w	r1, #134217728	; 0x8000000
   4d28e:	bl	54314 <mkdtemp@@Base+0x2338>
   4d292:	mov	r1, r4
   4d294:	asrs	r0, r0, #28
   4d296:	bl	543dc <mkdtemp@@Base+0x2400>
   4d29a:	ldr	r3, [sp, #32]
   4d29c:	mov	r1, r3
   4d29e:	mov	ip, r0
   4d2a0:	mov	r0, sl
   4d2a2:	mov	sl, ip
   4d2a4:	bl	54314 <mkdtemp@@Base+0x2338>
   4d2a8:	mov	r1, sl
   4d2aa:	mov	r3, r0
   4d2ac:	mov	r0, r9
   4d2ae:	sxth.w	r9, r3
   4d2b2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d2b6:	mov	r1, r9
   4d2b8:	sxth	r0, r0
   4d2ba:	bl	543dc <mkdtemp@@Base+0x2400>
   4d2be:	movs	r1, #228	; 0xe4
   4d2c0:	mov	sl, r0
   4d2c2:	bl	543dc <mkdtemp@@Base+0x2400>
   4d2c6:	mov	r1, r4
   4d2c8:	asrs	r0, r0, #20
   4d2ca:	bl	543dc <mkdtemp@@Base+0x2400>
   4d2ce:	mov	r1, sl
   4d2d0:	bl	54314 <mkdtemp@@Base+0x2338>
   4d2d4:	movw	r1, #58470	; 0xe466
   4d2d8:	mov	sl, r0
   4d2da:	bl	543dc <mkdtemp@@Base+0x2400>
   4d2de:	mov.w	r1, #134217728	; 0x8000000
   4d2e2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d2e6:	mov	r1, r4
   4d2e8:	asrs	r0, r0, #28
   4d2ea:	bl	543dc <mkdtemp@@Base+0x2400>
   4d2ee:	mov	r1, r0
   4d2f0:	mov	r0, sl
   4d2f2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d2f6:	sxth	r1, r0
   4d2f8:	mov	r0, r1
   4d2fa:	bl	543dc <mkdtemp@@Base+0x2400>
   4d2fe:	movs	r1, #228	; 0xe4
   4d300:	mov	sl, r0
   4d302:	bl	543dc <mkdtemp@@Base+0x2400>
   4d306:	mov	r1, r4
   4d308:	asrs	r0, r0, #20
   4d30a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d30e:	mov	r1, sl
   4d310:	bl	54314 <mkdtemp@@Base+0x2338>
   4d314:	movw	r1, #58470	; 0xe466
   4d318:	mov	sl, r0
   4d31a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d31e:	mov.w	r1, #134217728	; 0x8000000
   4d322:	bl	54314 <mkdtemp@@Base+0x2338>
   4d326:	mov	r1, r4
   4d328:	asrs	r0, r0, #28
   4d32a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d32e:	mov	r1, r0
   4d330:	mov	r0, sl
   4d332:	bl	54314 <mkdtemp@@Base+0x2338>
   4d336:	sxth	r1, r0
   4d338:	mov	r0, r1
   4d33a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d33e:	movs	r1, #228	; 0xe4
   4d340:	mov	sl, r0
   4d342:	bl	543dc <mkdtemp@@Base+0x2400>
   4d346:	mov	r1, r4
   4d348:	asrs	r0, r0, #20
   4d34a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d34e:	mov	r1, sl
   4d350:	bl	54314 <mkdtemp@@Base+0x2338>
   4d354:	movw	r1, #58470	; 0xe466
   4d358:	mov	sl, r0
   4d35a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d35e:	mov.w	r1, #134217728	; 0x8000000
   4d362:	bl	54314 <mkdtemp@@Base+0x2338>
   4d366:	mov	r1, r4
   4d368:	asrs	r0, r0, #28
   4d36a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d36e:	mov	r1, r0
   4d370:	mov	r0, sl
   4d372:	bl	54314 <mkdtemp@@Base+0x2338>
   4d376:	mov	r1, r9
   4d378:	sxth	r0, r0
   4d37a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d37e:	movs	r1, #228	; 0xe4
   4d380:	mov	sl, r0
   4d382:	bl	543dc <mkdtemp@@Base+0x2400>
   4d386:	mov	r1, r4
   4d388:	asrs	r0, r0, #20
   4d38a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d38e:	mov	r1, sl
   4d390:	bl	54314 <mkdtemp@@Base+0x2338>
   4d394:	movw	r1, #58470	; 0xe466
   4d398:	mov	sl, r0
   4d39a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d39e:	mov.w	r1, #134217728	; 0x8000000
   4d3a2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d3a6:	mov	r1, r4
   4d3a8:	asrs	r0, r0, #28
   4d3aa:	bl	543dc <mkdtemp@@Base+0x2400>
   4d3ae:	mov	r1, r0
   4d3b0:	mov	r0, sl
   4d3b2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d3b6:	sxth	r1, r0
   4d3b8:	mov	r0, r1
   4d3ba:	bl	543dc <mkdtemp@@Base+0x2400>
   4d3be:	movs	r1, #228	; 0xe4
   4d3c0:	mov	sl, r0
   4d3c2:	bl	543dc <mkdtemp@@Base+0x2400>
   4d3c6:	mov	r1, r4
   4d3c8:	asrs	r0, r0, #20
   4d3ca:	bl	543dc <mkdtemp@@Base+0x2400>
   4d3ce:	mov	r1, sl
   4d3d0:	bl	54314 <mkdtemp@@Base+0x2338>
   4d3d4:	movw	r1, #58470	; 0xe466
   4d3d8:	mov	sl, r0
   4d3da:	bl	543dc <mkdtemp@@Base+0x2400>
   4d3de:	mov.w	r1, #134217728	; 0x8000000
   4d3e2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d3e6:	mov	r1, r4
   4d3e8:	asrs	r0, r0, #28
   4d3ea:	bl	543dc <mkdtemp@@Base+0x2400>
   4d3ee:	mov	r1, r0
   4d3f0:	mov	r0, sl
   4d3f2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d3f6:	sxth	r1, r0
   4d3f8:	mov	r0, r1
   4d3fa:	bl	543dc <mkdtemp@@Base+0x2400>
   4d3fe:	movs	r1, #228	; 0xe4
   4d400:	mov	sl, r0
   4d402:	bl	543dc <mkdtemp@@Base+0x2400>
   4d406:	mov	r1, r4
   4d408:	asrs	r0, r0, #20
   4d40a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d40e:	mov	r1, sl
   4d410:	bl	54314 <mkdtemp@@Base+0x2338>
   4d414:	movw	r1, #58470	; 0xe466
   4d418:	mov	sl, r0
   4d41a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d41e:	mov.w	r1, #134217728	; 0x8000000
   4d422:	bl	54314 <mkdtemp@@Base+0x2338>
   4d426:	mov	r1, r4
   4d428:	asrs	r0, r0, #28
   4d42a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d42e:	mov	r1, r0
   4d430:	mov	r0, sl
   4d432:	bl	54314 <mkdtemp@@Base+0x2338>
   4d436:	sxth	r1, r0
   4d438:	mov	r0, r1
   4d43a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d43e:	movs	r1, #228	; 0xe4
   4d440:	mov	sl, r0
   4d442:	bl	543dc <mkdtemp@@Base+0x2400>
   4d446:	mov	r1, r4
   4d448:	asrs	r0, r0, #20
   4d44a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d44e:	mov	r1, sl
   4d450:	bl	54314 <mkdtemp@@Base+0x2338>
   4d454:	movw	r1, #58470	; 0xe466
   4d458:	mov	sl, r0
   4d45a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d45e:	mov.w	r1, #134217728	; 0x8000000
   4d462:	bl	54314 <mkdtemp@@Base+0x2338>
   4d466:	mov	r1, r4
   4d468:	asrs	r0, r0, #28
   4d46a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d46e:	mov	r1, r0
   4d470:	mov	r0, sl
   4d472:	bl	54314 <mkdtemp@@Base+0x2338>
   4d476:	mov	r1, r9
   4d478:	sxth	r0, r0
   4d47a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d47e:	movs	r1, #228	; 0xe4
   4d480:	mov	r9, r0
   4d482:	bl	543dc <mkdtemp@@Base+0x2400>
   4d486:	mov	r1, r4
   4d488:	asrs	r0, r0, #20
   4d48a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d48e:	mov	r1, r9
   4d490:	bl	54314 <mkdtemp@@Base+0x2338>
   4d494:	movw	r1, #58470	; 0xe466
   4d498:	mov	r9, r0
   4d49a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d49e:	mov.w	r1, #134217728	; 0x8000000
   4d4a2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d4a6:	mov	r1, r4
   4d4a8:	asrs	r0, r0, #28
   4d4aa:	bl	543dc <mkdtemp@@Base+0x2400>
   4d4ae:	mov	r1, r0
   4d4b0:	mov	r0, r9
   4d4b2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d4b6:	sxth	r1, r0
   4d4b8:	mov	r0, r1
   4d4ba:	bl	543dc <mkdtemp@@Base+0x2400>
   4d4be:	movs	r1, #228	; 0xe4
   4d4c0:	mov	r9, r0
   4d4c2:	bl	543dc <mkdtemp@@Base+0x2400>
   4d4c6:	mov	r1, r4
   4d4c8:	asrs	r0, r0, #20
   4d4ca:	bl	543dc <mkdtemp@@Base+0x2400>
   4d4ce:	mov	r1, r9
   4d4d0:	bl	54314 <mkdtemp@@Base+0x2338>
   4d4d4:	movw	r1, #58470	; 0xe466
   4d4d8:	mov	r9, r0
   4d4da:	bl	543dc <mkdtemp@@Base+0x2400>
   4d4de:	mov.w	r1, #134217728	; 0x8000000
   4d4e2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d4e6:	mov	r1, r4
   4d4e8:	asrs	r0, r0, #28
   4d4ea:	bl	543dc <mkdtemp@@Base+0x2400>
   4d4ee:	mov	r1, r0
   4d4f0:	mov	r0, r9
   4d4f2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d4f6:	sxth	r1, r0
   4d4f8:	mov	r0, r1
   4d4fa:	bl	543dc <mkdtemp@@Base+0x2400>
   4d4fe:	movs	r1, #228	; 0xe4
   4d500:	mov	r9, r0
   4d502:	bl	543dc <mkdtemp@@Base+0x2400>
   4d506:	mov	r1, r4
   4d508:	asrs	r0, r0, #20
   4d50a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d50e:	mov	r1, r9
   4d510:	bl	54314 <mkdtemp@@Base+0x2338>
   4d514:	movw	r1, #58470	; 0xe466
   4d518:	mov	r9, r0
   4d51a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d51e:	mov.w	r1, #134217728	; 0x8000000
   4d522:	bl	54314 <mkdtemp@@Base+0x2338>
   4d526:	mov	r1, r4
   4d528:	asrs	r0, r0, #28
   4d52a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d52e:	mov	r1, r0
   4d530:	mov	r0, r9
   4d532:	bl	54314 <mkdtemp@@Base+0x2338>
   4d536:	mov	r1, fp
   4d538:	sxth	r0, r0
   4d53a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d53e:	movs	r1, #228	; 0xe4
   4d540:	mov	r9, r0
   4d542:	bl	543dc <mkdtemp@@Base+0x2400>
   4d546:	mov	r1, r4
   4d548:	asrs	r0, r0, #20
   4d54a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d54e:	mov	r1, r9
   4d550:	bl	54314 <mkdtemp@@Base+0x2338>
   4d554:	movw	r1, #58470	; 0xe466
   4d558:	mov	r9, r0
   4d55a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d55e:	mov.w	r1, #134217728	; 0x8000000
   4d562:	bl	54314 <mkdtemp@@Base+0x2338>
   4d566:	mov	r1, r4
   4d568:	asrs	r0, r0, #28
   4d56a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d56e:	mov	r1, r0
   4d570:	mov	r0, r9
   4d572:	bl	54314 <mkdtemp@@Base+0x2338>
   4d576:	ldr	r2, [sp, #36]	; 0x24
   4d578:	mov	r1, r2
   4d57a:	sxth	r0, r0
   4d57c:	bl	543dc <mkdtemp@@Base+0x2400>
   4d580:	movs	r1, #228	; 0xe4
   4d582:	mov	r9, r0
   4d584:	bl	543dc <mkdtemp@@Base+0x2400>
   4d588:	mov	r1, r4
   4d58a:	asrs	r0, r0, #20
   4d58c:	bl	543dc <mkdtemp@@Base+0x2400>
   4d590:	mov	r1, r9
   4d592:	bl	54314 <mkdtemp@@Base+0x2338>
   4d596:	movw	r1, #58470	; 0xe466
   4d59a:	mov	r9, r0
   4d59c:	bl	543dc <mkdtemp@@Base+0x2400>
   4d5a0:	mov.w	r1, #134217728	; 0x8000000
   4d5a4:	bl	54314 <mkdtemp@@Base+0x2338>
   4d5a8:	mov	r1, r4
   4d5aa:	asrs	r0, r0, #28
   4d5ac:	bl	543dc <mkdtemp@@Base+0x2400>
   4d5b0:	mov	r1, r0
   4d5b2:	mov	r0, r9
   4d5b4:	bl	54314 <mkdtemp@@Base+0x2338>
   4d5b8:	ldr	r3, [sp, #24]
   4d5ba:	mov	r2, r5
   4d5bc:	movw	r1, #762	; 0x2fa
   4d5c0:	sxth.w	sl, r0
   4d5c4:	mov	r0, r5
   4d5c6:	str.w	sl, [sp]
   4d5ca:	bl	4c0e0 <error@@Base+0x1cbdc>
   4d5ce:	ldr	r3, [sp, #28]
   4d5d0:	addw	r3, r3, #1514	; 0x5ea
   4d5d4:	ldrh.w	r2, [r3, #-2]!
   4d5d8:	cmp	r5, r3
   4d5da:	strh	r2, [r3, #2]
   4d5dc:	bne.n	4d5d4 <error@@Base+0x1e0d0>
   4d5de:	mov.w	r3, #0
   4d5e2:	strh	r3, [r5, #0]
   4d5e4:	ldr	r3, [sp, #16]
   4d5e6:	cmp.w	r3, #760	; 0x2f8
   4d5ea:	bhi.w	4d75c <error@@Base+0x1e258>
   4d5ee:	add.w	r9, r3, #1
   4d5f2:	str.w	sl, [sp]
   4d5f6:	ldrd	r3, sl, [sp, #48]	; 0x30
   4d5fa:	mov	r1, r9
   4d5fc:	mov	r2, sl
   4d5fe:	mov	r0, sl
   4d600:	bl	4c0e0 <error@@Base+0x1cbdc>
   4d604:	addw	r3, r6, #1524	; 0x5f4
   4d608:	mov	r1, sl
   4d60a:	ldrh.w	r2, [r3, #-2]
   4d60e:	strh.w	r2, [r3], #-2
   4d612:	cmp	r1, r3
   4d614:	bne.n	4d60a <error@@Base+0x1e106>
   4d616:	ldr	r3, [sp, #52]	; 0x34
   4d618:	mov.w	r2, #0
   4d61c:	strh	r2, [r3, #0]
   4d61e:	mov.w	r1, #4294967295	; 0xffffffff
   4d622:	vmov	r0, s16
   4d626:	bl	54314 <mkdtemp@@Base+0x2338>
   4d62a:	ldr	r3, [sp, #12]
   4d62c:	mov	fp, r0
   4d62e:	ldrh.w	r0, [r5, #1522]	; 0x5f2
   4d632:	str.w	fp, [r3]
   4d636:	bl	544e0 <mkdtemp@@Base+0x2504>
   4d63a:	vmov	r1, s17
   4d63e:	mov	sl, r0
   4d640:	mov	r0, fp
   4d642:	bl	54378 <mkdtemp@@Base+0x239c>
   4d646:	mov.w	r3, sl, asr #30
   4d64a:	ldr	r2, [sp, #12]
   4d64c:	ldr.w	lr, [sp, #40]	; 0x28
   4d650:	add.w	sl, r2, #4
   4d654:	mov	ip, r2
   4d656:	and.w	r0, r3, r0, asr #31
   4d65a:	uxtb	r0, r0
   4d65c:	ldrb.w	r2, [ip]
   4d660:	ldrb.w	r3, [lr]
   4d664:	eor.w	r1, r2, r3
   4d668:	ands	r1, r0
   4d66a:	eors	r2, r1
   4d66c:	strb.w	r2, [ip], #1
   4d670:	cmp	sl, ip
   4d672:	eor.w	r3, r3, r1
   4d676:	strb.w	r3, [lr], #1
   4d67a:	bne.n	4d65c <error@@Base+0x1e158>
   4d67c:	ldr	r3, [sp, #44]	; 0x2c
   4d67e:	sub.w	r1, r3, #61	; 0x3d
   4d682:	ldr	r3, [sp, #28]
   4d684:	sub.w	ip, r3, #9
   4d688:	ldrb.w	r2, [r1, #1]!
   4d68c:	ldrb.w	r3, [ip, #1]!
   4d690:	cmp	r7, r1
   4d692:	eor.w	lr, r2, r3
   4d696:	and.w	lr, r0, lr
   4d69a:	eor.w	r2, r2, lr
   4d69e:	eor.w	r3, r3, lr
   4d6a2:	strb	r2, [r1, #0]
   4d6a4:	strb.w	r3, [ip]
   4d6a8:	bne.n	4d688 <error@@Base+0x1e184>
   4d6aa:	cmp.w	r9, #760	; 0x2f8
   4d6ae:	itt	gt
   4d6b0:	subwgt	r1, r8, #1524	; 0x5f4
   4d6b4:	addgt.w	ip, r6, #1
   4d6b8:	bgt.n	4d706 <error@@Base+0x1e202>
   4d6ba:	ldr	r3, [sp, #56]	; 0x38
   4d6bc:	add.w	sl, sp, #6144	; 0x1800
   4d6c0:	ldr.w	ip, [sp, #20]
   4d6c4:	add.w	sl, sl, #27
   4d6c8:	ldr.w	fp, [sp, #48]	; 0x30
   4d6cc:	sub.w	lr, r3, #21
   4d6d0:	vmov	s15, r4
   4d6d4:	ldrb.w	r2, [sl, #1]!
   4d6d8:	mov	r3, lr
   4d6da:	ldrb.w	r1, [lr, #1]!
   4d6de:	adds	r3, #2
   4d6e0:	sub.w	r3, r3, fp
   4d6e4:	eor.w	r4, r1, r2
   4d6e8:	cmp	ip, r3
   4d6ea:	and.w	r4, r4, r0
   4d6ee:	eor.w	r1, r1, r4
   4d6f2:	eor.w	r2, r2, r4
   4d6f6:	strb.w	r1, [lr]
   4d6fa:	strb.w	r2, [sl]
   4d6fe:	bgt.n	4d6d4 <error@@Base+0x1e1d0>
   4d700:	vmov	r4, s15
   4d704:	b.n	4d730 <error@@Base+0x1e22c>
   4d706:	ldrb.w	r2, [r1, #1]!
   4d70a:	ldrb.w	r3, [ip, #1]!
   4d70e:	cmp	r8, r1
   4d710:	eor.w	lr, r2, r3
   4d714:	and.w	lr, r0, lr
   4d718:	eor.w	r2, r2, lr
   4d71c:	eor.w	r3, r3, lr
   4d720:	strb	r2, [r1, #0]
   4d722:	strb.w	r3, [ip]
   4d726:	bne.n	4d706 <error@@Base+0x1e202>
   4d728:	movw	r3, #1523	; 0x5f3
   4d72c:	cmp	r9, r3
   4d72e:	beq.n	4d78c <error@@Base+0x1e288>
   4d730:	ldr	r3, [sp, #20]
   4d732:	adds	r6, #2
   4d734:	ldrsh.w	r2, [r5, #1522]	; 0x5f2
   4d738:	add.w	r8, r8, #2
   4d73c:	adds	r3, #2
   4d73e:	str	r3, [sp, #20]
   4d740:	ldr	r3, [sp, #24]
   4d742:	str.w	r9, [sp, #16]
   4d746:	ldrsh.w	fp, [r3, #1522]	; 0x5f2
   4d74a:	ldr	r3, [sp, #12]
   4d74c:	ldr	r3, [r3, #0]
   4d74e:	vmov	s16, r3
   4d752:	ldr	r3, [sp, #40]	; 0x28
   4d754:	ldr	r3, [r3, #0]
   4d756:	vmov	s17, r3
   4d75a:	b.n	4d120 <error@@Base+0x1dc1c>
   4d75c:	subw	r3, r8, #1525	; 0x5f5
   4d760:	mov	r2, r6
   4d762:	movw	r1, #762	; 0x2fa
   4d766:	mov	r0, r6
   4d768:	str.w	sl, [sp]
   4d76c:	bl	4c0e0 <error@@Base+0x1cbdc>
   4d770:	addw	r3, r6, #1524	; 0x5f4
   4d774:	ldrh.w	r2, [r3, #-2]!
   4d778:	cmp	r6, r3
   4d77a:	strh	r2, [r3, #2]
   4d77c:	bne.n	4d774 <error@@Base+0x1e270>
   4d77e:	ldr	r3, [sp, #16]
   4d780:	add.w	r9, r3, #1
   4d784:	mov.w	r3, #0
   4d788:	strh	r3, [r6, #0]
   4d78a:	b.n	4d61e <error@@Base+0x1e11a>
   4d78c:	ldr	r3, [sp, #24]
   4d78e:	movw	r6, #60945	; 0xee11
   4d792:	movt	r6, #65535	; 0xffff
   4d796:	ldrsh.w	r8, [r3, #1522]	; 0x5f2
   4d79a:	ldr	r3, [sp, #56]	; 0x38
   4d79c:	addw	r5, r3, #1500	; 0x5dc
   4d7a0:	ldr	r3, [sp, #60]	; 0x3c
   4d7a2:	mov	r1, r8
   4d7a4:	mov	r0, r8
   4d7a6:	subs	r7, r3, #2
   4d7a8:	ldr	r3, [sp, #48]	; 0x30
   4d7aa:	addw	r9, r3, #3042	; 0xbe2
   4d7ae:	bl	543dc <mkdtemp@@Base+0x2400>
   4d7b2:	movs	r1, #228	; 0xe4
   4d7b4:	mov	r4, r0
   4d7b6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d7ba:	movw	r1, #60945	; 0xee11
   4d7be:	movt	r1, #65535	; 0xffff
   4d7c2:	asrs	r0, r0, #20
   4d7c4:	bl	543dc <mkdtemp@@Base+0x2400>
   4d7c8:	mov	r1, r4
   4d7ca:	bl	54314 <mkdtemp@@Base+0x2338>
   4d7ce:	movw	r1, #58470	; 0xe466
   4d7d2:	mov	r4, r0
   4d7d4:	bl	543dc <mkdtemp@@Base+0x2400>
   4d7d8:	mov.w	r1, #134217728	; 0x8000000
   4d7dc:	bl	54314 <mkdtemp@@Base+0x2338>
   4d7e0:	movw	r1, #60945	; 0xee11
   4d7e4:	movt	r1, #65535	; 0xffff
   4d7e8:	asrs	r0, r0, #28
   4d7ea:	bl	543dc <mkdtemp@@Base+0x2400>
   4d7ee:	mov	r1, r0
   4d7f0:	mov	r0, r4
   4d7f2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d7f6:	sxth	r4, r0
   4d7f8:	mov	r0, r8
   4d7fa:	mov	r1, r4
   4d7fc:	bl	543dc <mkdtemp@@Base+0x2400>
   4d800:	movs	r1, #228	; 0xe4
   4d802:	mov	sl, r0
   4d804:	bl	543dc <mkdtemp@@Base+0x2400>
   4d808:	movw	r1, #60945	; 0xee11
   4d80c:	movt	r1, #65535	; 0xffff
   4d810:	asrs	r0, r0, #20
   4d812:	bl	543dc <mkdtemp@@Base+0x2400>
   4d816:	mov	r1, sl
   4d818:	bl	54314 <mkdtemp@@Base+0x2338>
   4d81c:	movw	r1, #58470	; 0xe466
   4d820:	str	r0, [sp, #16]
   4d822:	bl	543dc <mkdtemp@@Base+0x2400>
   4d826:	mov.w	r1, #134217728	; 0x8000000
   4d82a:	bl	54314 <mkdtemp@@Base+0x2338>
   4d82e:	movw	r1, #60945	; 0xee11
   4d832:	movt	r1, #65535	; 0xffff
   4d836:	asrs	r0, r0, #28
   4d838:	bl	543dc <mkdtemp@@Base+0x2400>
   4d83c:	mov	r1, r4
   4d83e:	mov	r2, r0
   4d840:	mov	r0, r4
   4d842:	mov	r4, r2
   4d844:	bl	543dc <mkdtemp@@Base+0x2400>
   4d848:	movs	r1, #228	; 0xe4
   4d84a:	mov	sl, r0
   4d84c:	bl	543dc <mkdtemp@@Base+0x2400>
   4d850:	movw	r1, #60945	; 0xee11
   4d854:	movt	r1, #65535	; 0xffff
   4d858:	asrs	r0, r0, #20
   4d85a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d85e:	mov	r1, sl
   4d860:	bl	54314 <mkdtemp@@Base+0x2338>
   4d864:	movw	r1, #58470	; 0xe466
   4d868:	mov	sl, r0
   4d86a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d86e:	mov.w	r1, #134217728	; 0x8000000
   4d872:	bl	54314 <mkdtemp@@Base+0x2338>
   4d876:	movw	r1, #60945	; 0xee11
   4d87a:	movt	r1, #65535	; 0xffff
   4d87e:	asrs	r0, r0, #28
   4d880:	bl	543dc <mkdtemp@@Base+0x2400>
   4d884:	mov	r1, r0
   4d886:	mov	r0, sl
   4d888:	bl	54314 <mkdtemp@@Base+0x2338>
   4d88c:	sxth	r1, r0
   4d88e:	mov	r0, r1
   4d890:	bl	543dc <mkdtemp@@Base+0x2400>
   4d894:	movs	r1, #228	; 0xe4
   4d896:	mov	sl, r0
   4d898:	bl	543dc <mkdtemp@@Base+0x2400>
   4d89c:	movw	r1, #60945	; 0xee11
   4d8a0:	movt	r1, #65535	; 0xffff
   4d8a4:	asrs	r0, r0, #20
   4d8a6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d8aa:	mov	r1, sl
   4d8ac:	bl	54314 <mkdtemp@@Base+0x2338>
   4d8b0:	movw	r1, #58470	; 0xe466
   4d8b4:	mov	sl, r0
   4d8b6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d8ba:	mov.w	r1, #134217728	; 0x8000000
   4d8be:	bl	54314 <mkdtemp@@Base+0x2338>
   4d8c2:	movw	r1, #60945	; 0xee11
   4d8c6:	movt	r1, #65535	; 0xffff
   4d8ca:	asrs	r0, r0, #28
   4d8cc:	bl	543dc <mkdtemp@@Base+0x2400>
   4d8d0:	mov	r1, r0
   4d8d2:	mov	r0, sl
   4d8d4:	bl	54314 <mkdtemp@@Base+0x2338>
   4d8d8:	sxth	r1, r0
   4d8da:	mov	r0, r1
   4d8dc:	bl	543dc <mkdtemp@@Base+0x2400>
   4d8e0:	movs	r1, #228	; 0xe4
   4d8e2:	mov	sl, r0
   4d8e4:	bl	543dc <mkdtemp@@Base+0x2400>
   4d8e8:	movw	r1, #60945	; 0xee11
   4d8ec:	movt	r1, #65535	; 0xffff
   4d8f0:	asrs	r0, r0, #20
   4d8f2:	bl	543dc <mkdtemp@@Base+0x2400>
   4d8f6:	mov	r1, sl
   4d8f8:	bl	54314 <mkdtemp@@Base+0x2338>
   4d8fc:	movw	r1, #58470	; 0xe466
   4d900:	mov	sl, r0
   4d902:	bl	543dc <mkdtemp@@Base+0x2400>
   4d906:	mov.w	r1, #134217728	; 0x8000000
   4d90a:	bl	54314 <mkdtemp@@Base+0x2338>
   4d90e:	movw	r1, #60945	; 0xee11
   4d912:	movt	r1, #65535	; 0xffff
   4d916:	asrs	r0, r0, #28
   4d918:	bl	543dc <mkdtemp@@Base+0x2400>
   4d91c:	mov	r1, r0
   4d91e:	mov	r0, sl
   4d920:	bl	54314 <mkdtemp@@Base+0x2338>
   4d924:	sxth	r1, r0
   4d926:	mov	r0, r1
   4d928:	bl	543dc <mkdtemp@@Base+0x2400>
   4d92c:	movs	r1, #228	; 0xe4
   4d92e:	mov	sl, r0
   4d930:	bl	543dc <mkdtemp@@Base+0x2400>
   4d934:	movw	r1, #60945	; 0xee11
   4d938:	movt	r1, #65535	; 0xffff
   4d93c:	asrs	r0, r0, #20
   4d93e:	bl	543dc <mkdtemp@@Base+0x2400>
   4d942:	mov	r1, sl
   4d944:	bl	54314 <mkdtemp@@Base+0x2338>
   4d948:	movw	r1, #58470	; 0xe466
   4d94c:	mov	sl, r0
   4d94e:	bl	543dc <mkdtemp@@Base+0x2400>
   4d952:	mov.w	r1, #134217728	; 0x8000000
   4d956:	bl	54314 <mkdtemp@@Base+0x2338>
   4d95a:	movw	r1, #60945	; 0xee11
   4d95e:	movt	r1, #65535	; 0xffff
   4d962:	asrs	r0, r0, #28
   4d964:	bl	543dc <mkdtemp@@Base+0x2400>
   4d968:	ldr	r3, [sp, #16]
   4d96a:	mov	r1, r4
   4d96c:	mov	fp, r0
   4d96e:	mov	r0, r3
   4d970:	bl	54314 <mkdtemp@@Base+0x2338>
   4d974:	mov	r1, fp
   4d976:	mov	r4, r0
   4d978:	mov	r0, sl
   4d97a:	bl	54314 <mkdtemp@@Base+0x2338>
   4d97e:	sxth	r4, r4
   4d980:	mov	r1, r4
   4d982:	sxth	r0, r0
   4d984:	bl	543dc <mkdtemp@@Base+0x2400>
   4d988:	movs	r1, #228	; 0xe4
   4d98a:	mov	sl, r0
   4d98c:	bl	543dc <mkdtemp@@Base+0x2400>
   4d990:	movw	r1, #60945	; 0xee11
   4d994:	movt	r1, #65535	; 0xffff
   4d998:	asrs	r0, r0, #20
   4d99a:	bl	543dc <mkdtemp@@Base+0x2400>
   4d99e:	mov	r1, sl
   4d9a0:	bl	54314 <mkdtemp@@Base+0x2338>
   4d9a4:	movw	r1, #58470	; 0xe466
   4d9a8:	mov	sl, r0
   4d9aa:	bl	543dc <mkdtemp@@Base+0x2400>
   4d9ae:	mov.w	r1, #134217728	; 0x8000000
   4d9b2:	bl	54314 <mkdtemp@@Base+0x2338>
   4d9b6:	movw	r1, #60945	; 0xee11
   4d9ba:	movt	r1, #65535	; 0xffff
   4d9be:	asrs	r0, r0, #28
   4d9c0:	bl	543dc <mkdtemp@@Base+0x2400>
   4d9c4:	mov	r1, r0
   4d9c6:	mov	r0, sl
   4d9c8:	bl	54314 <mkdtemp@@Base+0x2338>
   4d9cc:	sxth	r1, r0
   4d9ce:	mov	r0, r1
   4d9d0:	bl	543dc <mkdtemp@@Base+0x2400>
   4d9d4:	movs	r1, #228	; 0xe4
   4d9d6:	mov	sl, r0
   4d9d8:	bl	543dc <mkdtemp@@Base+0x2400>
   4d9dc:	movw	r1, #60945	; 0xee11
   4d9e0:	movt	r1, #65535	; 0xffff
   4d9e4:	asrs	r0, r0, #20
   4d9e6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d9ea:	mov	r1, sl
   4d9ec:	bl	54314 <mkdtemp@@Base+0x2338>
   4d9f0:	movw	r1, #58470	; 0xe466
   4d9f4:	mov	sl, r0
   4d9f6:	bl	543dc <mkdtemp@@Base+0x2400>
   4d9fa:	mov.w	r1, #134217728	; 0x8000000
   4d9fe:	bl	54314 <mkdtemp@@Base+0x2338>
   4da02:	movw	r1, #60945	; 0xee11
   4da06:	movt	r1, #65535	; 0xffff
   4da0a:	asrs	r0, r0, #28
   4da0c:	bl	543dc <mkdtemp@@Base+0x2400>
   4da10:	mov	r1, r0
   4da12:	mov	r0, sl
   4da14:	bl	54314 <mkdtemp@@Base+0x2338>
   4da18:	sxth	r1, r0
   4da1a:	mov	r0, r1
   4da1c:	bl	543dc <mkdtemp@@Base+0x2400>
   4da20:	movs	r1, #228	; 0xe4
   4da22:	mov	sl, r0
   4da24:	bl	543dc <mkdtemp@@Base+0x2400>
   4da28:	movw	r1, #60945	; 0xee11
   4da2c:	movt	r1, #65535	; 0xffff
   4da30:	asrs	r0, r0, #20
   4da32:	bl	543dc <mkdtemp@@Base+0x2400>
   4da36:	mov	r1, sl
   4da38:	bl	54314 <mkdtemp@@Base+0x2338>
   4da3c:	movw	r1, #58470	; 0xe466
   4da40:	mov	sl, r0
   4da42:	bl	543dc <mkdtemp@@Base+0x2400>
   4da46:	mov.w	r1, #134217728	; 0x8000000
   4da4a:	bl	54314 <mkdtemp@@Base+0x2338>
   4da4e:	movw	r1, #60945	; 0xee11
   4da52:	movt	r1, #65535	; 0xffff
   4da56:	asrs	r0, r0, #28
   4da58:	bl	543dc <mkdtemp@@Base+0x2400>
   4da5c:	mov	r1, r0
   4da5e:	mov	r0, sl
   4da60:	bl	54314 <mkdtemp@@Base+0x2338>
   4da64:	mov	r1, r4
   4da66:	sxth	r0, r0
   4da68:	bl	543dc <mkdtemp@@Base+0x2400>
   4da6c:	movs	r1, #228	; 0xe4
   4da6e:	mov	sl, r0
   4da70:	bl	543dc <mkdtemp@@Base+0x2400>
   4da74:	movw	r1, #60945	; 0xee11
   4da78:	movt	r1, #65535	; 0xffff
   4da7c:	asrs	r0, r0, #20
   4da7e:	bl	543dc <mkdtemp@@Base+0x2400>
   4da82:	mov	r1, sl
   4da84:	bl	54314 <mkdtemp@@Base+0x2338>
   4da88:	movw	r1, #58470	; 0xe466
   4da8c:	mov	sl, r0
   4da8e:	bl	543dc <mkdtemp@@Base+0x2400>
   4da92:	mov.w	r1, #134217728	; 0x8000000
   4da96:	bl	54314 <mkdtemp@@Base+0x2338>
   4da9a:	movw	r1, #60945	; 0xee11
   4da9e:	movt	r1, #65535	; 0xffff
   4daa2:	asrs	r0, r0, #28
   4daa4:	bl	543dc <mkdtemp@@Base+0x2400>
   4daa8:	mov	r1, r0
   4daaa:	mov	r0, sl
   4daac:	bl	54314 <mkdtemp@@Base+0x2338>
   4dab0:	sxth	r1, r0
   4dab2:	mov	r0, r1
   4dab4:	bl	543dc <mkdtemp@@Base+0x2400>
   4dab8:	movs	r1, #228	; 0xe4
   4daba:	mov	sl, r0
   4dabc:	bl	543dc <mkdtemp@@Base+0x2400>
   4dac0:	movw	r1, #60945	; 0xee11
   4dac4:	movt	r1, #65535	; 0xffff
   4dac8:	asrs	r0, r0, #20
   4daca:	bl	543dc <mkdtemp@@Base+0x2400>
   4dace:	mov	r1, sl
   4dad0:	bl	54314 <mkdtemp@@Base+0x2338>
   4dad4:	movw	r1, #58470	; 0xe466
   4dad8:	mov	sl, r0
   4dada:	bl	543dc <mkdtemp@@Base+0x2400>
   4dade:	mov.w	r1, #134217728	; 0x8000000
   4dae2:	bl	54314 <mkdtemp@@Base+0x2338>
   4dae6:	movw	r1, #60945	; 0xee11
   4daea:	movt	r1, #65535	; 0xffff
   4daee:	asrs	r0, r0, #28
   4daf0:	bl	543dc <mkdtemp@@Base+0x2400>
   4daf4:	mov	r1, r0
   4daf6:	mov	r0, sl
   4daf8:	bl	54314 <mkdtemp@@Base+0x2338>
   4dafc:	sxth	r1, r0
   4dafe:	mov	r0, r1
   4db00:	bl	543dc <mkdtemp@@Base+0x2400>
   4db04:	movs	r1, #228	; 0xe4
   4db06:	mov	sl, r0
   4db08:	bl	543dc <mkdtemp@@Base+0x2400>
   4db0c:	movw	r1, #60945	; 0xee11
   4db10:	movt	r1, #65535	; 0xffff
   4db14:	asrs	r0, r0, #20
   4db16:	bl	543dc <mkdtemp@@Base+0x2400>
   4db1a:	mov	r1, sl
   4db1c:	bl	54314 <mkdtemp@@Base+0x2338>
   4db20:	movw	r1, #58470	; 0xe466
   4db24:	mov	sl, r0
   4db26:	bl	543dc <mkdtemp@@Base+0x2400>
   4db2a:	mov.w	r1, #134217728	; 0x8000000
   4db2e:	bl	54314 <mkdtemp@@Base+0x2338>
   4db32:	movw	r1, #60945	; 0xee11
   4db36:	movt	r1, #65535	; 0xffff
   4db3a:	asrs	r0, r0, #28
   4db3c:	bl	543dc <mkdtemp@@Base+0x2400>
   4db40:	mov	r1, r0
   4db42:	mov	r0, sl
   4db44:	bl	54314 <mkdtemp@@Base+0x2338>
   4db48:	sxth	r1, r0
   4db4a:	mov	r0, r1
   4db4c:	bl	543dc <mkdtemp@@Base+0x2400>
   4db50:	movs	r1, #228	; 0xe4
   4db52:	mov	sl, r0
   4db54:	bl	543dc <mkdtemp@@Base+0x2400>
   4db58:	movw	r1, #60945	; 0xee11
   4db5c:	movt	r1, #65535	; 0xffff
   4db60:	asrs	r0, r0, #20
   4db62:	bl	543dc <mkdtemp@@Base+0x2400>
   4db66:	mov	r1, sl
   4db68:	bl	54314 <mkdtemp@@Base+0x2338>
   4db6c:	movw	r1, #58470	; 0xe466
   4db70:	mov	sl, r0
   4db72:	bl	543dc <mkdtemp@@Base+0x2400>
   4db76:	mov.w	r1, #134217728	; 0x8000000
   4db7a:	bl	54314 <mkdtemp@@Base+0x2338>
   4db7e:	movw	r1, #60945	; 0xee11
   4db82:	movt	r1, #65535	; 0xffff
   4db86:	asrs	r0, r0, #28
   4db88:	bl	543dc <mkdtemp@@Base+0x2400>
   4db8c:	mov	r1, r0
   4db8e:	mov	r0, sl
   4db90:	bl	54314 <mkdtemp@@Base+0x2338>
   4db94:	mov	r1, r4
   4db96:	sxth	r0, r0
   4db98:	bl	543dc <mkdtemp@@Base+0x2400>
   4db9c:	movs	r1, #228	; 0xe4
   4db9e:	mov	r4, r0
   4dba0:	bl	543dc <mkdtemp@@Base+0x2400>
   4dba4:	movw	r1, #60945	; 0xee11
   4dba8:	movt	r1, #65535	; 0xffff
   4dbac:	asrs	r0, r0, #20
   4dbae:	bl	543dc <mkdtemp@@Base+0x2400>
   4dbb2:	mov	r1, r4
   4dbb4:	bl	54314 <mkdtemp@@Base+0x2338>
   4dbb8:	movw	r1, #58470	; 0xe466
   4dbbc:	mov	r4, r0
   4dbbe:	bl	543dc <mkdtemp@@Base+0x2400>
   4dbc2:	mov.w	r1, #134217728	; 0x8000000
   4dbc6:	bl	54314 <mkdtemp@@Base+0x2338>
   4dbca:	movw	r1, #60945	; 0xee11
   4dbce:	movt	r1, #65535	; 0xffff
   4dbd2:	asrs	r0, r0, #28
   4dbd4:	bl	543dc <mkdtemp@@Base+0x2400>
   4dbd8:	mov	r1, r0
   4dbda:	mov	r0, r4
   4dbdc:	bl	54314 <mkdtemp@@Base+0x2338>
   4dbe0:	sxth	r1, r0
   4dbe2:	mov	r0, r1
   4dbe4:	bl	543dc <mkdtemp@@Base+0x2400>
   4dbe8:	movs	r1, #228	; 0xe4
   4dbea:	mov	r4, r0
   4dbec:	bl	543dc <mkdtemp@@Base+0x2400>
   4dbf0:	movw	r1, #60945	; 0xee11
   4dbf4:	movt	r1, #65535	; 0xffff
   4dbf8:	asrs	r0, r0, #20
   4dbfa:	bl	543dc <mkdtemp@@Base+0x2400>
   4dbfe:	mov	r1, r4
   4dc00:	bl	54314 <mkdtemp@@Base+0x2338>
   4dc04:	movw	r1, #58470	; 0xe466
   4dc08:	mov	r4, r0
   4dc0a:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc0e:	mov.w	r1, #134217728	; 0x8000000
   4dc12:	bl	54314 <mkdtemp@@Base+0x2338>
   4dc16:	movw	r1, #60945	; 0xee11
   4dc1a:	movt	r1, #65535	; 0xffff
   4dc1e:	asrs	r0, r0, #28
   4dc20:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc24:	mov	r1, r0
   4dc26:	mov	r0, r4
   4dc28:	bl	54314 <mkdtemp@@Base+0x2338>
   4dc2c:	sxth	r1, r0
   4dc2e:	mov	r0, r1
   4dc30:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc34:	movs	r1, #228	; 0xe4
   4dc36:	mov	r4, r0
   4dc38:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc3c:	movw	r1, #60945	; 0xee11
   4dc40:	movt	r1, #65535	; 0xffff
   4dc44:	asrs	r0, r0, #20
   4dc46:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc4a:	mov	r1, r4
   4dc4c:	bl	54314 <mkdtemp@@Base+0x2338>
   4dc50:	movw	r1, #58470	; 0xe466
   4dc54:	mov	r4, r0
   4dc56:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc5a:	mov.w	r1, #134217728	; 0x8000000
   4dc5e:	bl	54314 <mkdtemp@@Base+0x2338>
   4dc62:	movw	r1, #60945	; 0xee11
   4dc66:	movt	r1, #65535	; 0xffff
   4dc6a:	asrs	r0, r0, #28
   4dc6c:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc70:	mov	r1, r0
   4dc72:	mov	r0, r4
   4dc74:	bl	54314 <mkdtemp@@Base+0x2338>
   4dc78:	mov	r1, r8
   4dc7a:	sxth	r0, r0
   4dc7c:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc80:	movs	r1, #228	; 0xe4
   4dc82:	mov	r4, r0
   4dc84:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc88:	movw	r1, #60945	; 0xee11
   4dc8c:	movt	r1, #65535	; 0xffff
   4dc90:	asrs	r0, r0, #20
   4dc92:	bl	543dc <mkdtemp@@Base+0x2400>
   4dc96:	mov	r1, r4
   4dc98:	bl	54314 <mkdtemp@@Base+0x2338>
   4dc9c:	movw	r1, #58470	; 0xe466
   4dca0:	mov	r4, r0
   4dca2:	bl	543dc <mkdtemp@@Base+0x2400>
   4dca6:	mov.w	r1, #134217728	; 0x8000000
   4dcaa:	bl	54314 <mkdtemp@@Base+0x2338>
   4dcae:	movw	r1, #60945	; 0xee11
   4dcb2:	movt	r1, #65535	; 0xffff
   4dcb6:	asrs	r0, r0, #28
   4dcb8:	bl	543dc <mkdtemp@@Base+0x2400>
   4dcbc:	mov	r1, r0
   4dcbe:	mov	r0, r4
   4dcc0:	bl	54314 <mkdtemp@@Base+0x2338>
   4dcc4:	sxth.w	r8, r0
   4dcc8:	ldrsh.w	r0, [r5, #2]!
   4dccc:	mov	r1, r8
   4dcce:	bl	543dc <mkdtemp@@Base+0x2400>
   4dcd2:	movs	r1, #228	; 0xe4
   4dcd4:	mov	r4, r0
   4dcd6:	bl	543dc <mkdtemp@@Base+0x2400>
   4dcda:	mov	r1, r6
   4dcdc:	asrs	r0, r0, #20
   4dcde:	bl	543dc <mkdtemp@@Base+0x2400>
   4dce2:	mov	r1, r4
   4dce4:	bl	54314 <mkdtemp@@Base+0x2338>
   4dce8:	movw	r1, #58470	; 0xe466
   4dcec:	mov	r4, r0
   4dcee:	bl	543dc <mkdtemp@@Base+0x2400>
   4dcf2:	mov.w	r1, #134217728	; 0x8000000
   4dcf6:	bl	54314 <mkdtemp@@Base+0x2338>
   4dcfa:	mov	r1, r6
   4dcfc:	asrs	r0, r0, #28
   4dcfe:	bl	543dc <mkdtemp@@Base+0x2400>
   4dd02:	mov	r1, r0
   4dd04:	mov	r0, r4
   4dd06:	bl	54314 <mkdtemp@@Base+0x2338>
   4dd0a:	cmp	r9, r5
   4dd0c:	strh.w	r0, [r7, #2]!
   4dd10:	bne.n	4dcc8 <error@@Base+0x1e7c4>
   4dd12:	ldr	r3, [sp, #12]
   4dd14:	ldr.w	r0, [r3, #-4]
   4dd18:	bl	544e0 <mkdtemp@@Base+0x2504>
   4dd1c:	ldr	r1, [pc, #48]	; (4dd50 <error@@Base+0x1e84c>)
   4dd1e:	ldr	r2, [pc, #44]	; (4dd4c <error@@Base+0x1e848>)
   4dd20:	add.w	r3, sp, #9216	; 0x2400
   4dd24:	add	r1, pc
   4dd26:	adds	r3, #4
   4dd28:	ldr	r2, [r1, r2]
   4dd2a:	ldr	r1, [r2, #0]
   4dd2c:	ldr	r2, [r3, #0]
   4dd2e:	eors	r1, r2
   4dd30:	mov.w	r0, r0, asr #31
   4dd34:	bne.n	4dd44 <error@@Base+0x1e840>
   4dd36:	add.w	sp, sp, #9216	; 0x2400
   4dd3a:	add	sp, #12
   4dd3c:	vpop	{d8}
   4dd40:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dd44:	blx	620c <__stack_chk_fail@plt>
   4dd48:	ldrh	r4, [r2, #2]
   4dd4a:	movs	r4, r0
   4dd4c:	lsls	r4, r3, #25
   4dd4e:	movs	r0, r0
   4dd50:	ldrb	r4, [r3, #13]
   4dd52:	movs	r4, r0
   4dd54:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4dd58:	vpush	{d8}
   4dd5c:	ldr	r2, [pc, #448]	; (4df20 <error@@Base+0x1ea1c>)
   4dd5e:	sub.w	sp, sp, #5344	; 0x14e0
   4dd62:	sub	sp, #20
   4dd64:	add.w	r3, sp, #5344	; 0x14e0
   4dd68:	addw	r6, sp, #3063	; 0xbf7
   4dd6c:	strd	r0, r1, [sp, #4]
   4dd70:	adds	r3, #12
   4dd72:	ldr	r1, [pc, #432]	; (4df24 <error@@Base+0x1ea20>)
   4dd74:	add.w	r5, sp, #3824	; 0xef0
   4dd78:	addw	r4, sp, #3064	; 0xbf8
   4dd7c:	addw	r8, sp, #3828	; 0xef4
   4dd80:	add	r1, pc
   4dd82:	ldr	r2, [r1, r2]
   4dd84:	ldr	r2, [r2, #0]
   4dd86:	str	r2, [r3, #0]
   4dd88:	mov.w	r2, #0
   4dd8c:	mov	r7, r6
   4dd8e:	bl	4e48c <error@@Base+0x1ef88>
   4dd92:	bic.w	r0, r0, #3221225472	; 0xc0000000
   4dd96:	add.w	r0, r0, r0, lsl #1
   4dd9a:	lsrs	r0, r0, #30
   4dd9c:	subs	r0, #1
   4dd9e:	strb.w	r0, [r7, #1]!
   4dda2:	cmp	r5, r7
   4dda4:	bne.n	4dd8e <error@@Base+0x1e88a>
   4dda6:	mov	r1, r4
   4dda8:	mov	r0, r8
   4ddaa:	bl	4cbfc <error@@Base+0x1d6f8>
   4ddae:	cmp	r0, #0
   4ddb0:	bne.n	4dd8c <error@@Base+0x1e888>
   4ddb2:	add.w	r3, sp, #4576	; 0x11e0
   4ddb6:	addw	r6, sp, #1540	; 0x604
   4ddba:	adds	r3, #16
   4ddbc:	str	r6, [sp, #12]
   4ddbe:	addw	r9, sp, #3070	; 0xbfe
   4ddc2:	vmov	s17, r8
   4ddc6:	mov	r5, r3
   4ddc8:	mov	r0, r3
   4ddca:	vmov	s16, r3
   4ddce:	bl	4c210 <error@@Base+0x1cd0c>
   4ddd2:	mov	r1, r5
   4ddd4:	add	r5, sp, #16
   4ddd6:	mov	r0, r5
   4ddd8:	bl	4d01c <error@@Base+0x1db18>
   4dddc:	mov	r1, r5
   4ddde:	mov	r2, r4
   4dde0:	mov	r0, r6
   4dde2:	bl	4bea0 <error@@Base+0x1c99c>
   4dde6:	ldr	r3, [sp, #4]
   4dde8:	addw	r5, sp, #1550	; 0x60e
   4ddec:	add.w	r4, r3, #8
   4ddf0:	ldrsh.w	r0, [r5, #-10]
   4ddf4:	movw	r1, #2295	; 0x8f7
   4ddf8:	bl	54314 <mkdtemp@@Base+0x2338>
   4ddfc:	movw	r1, #2295	; 0x8f7
   4de00:	adds	r5, #10
   4de02:	adds	r4, #8
   4de04:	mov	fp, r0
   4de06:	ldrsh.w	r0, [r5, #-18]
   4de0a:	bl	54314 <mkdtemp@@Base+0x2338>
   4de0e:	movw	r1, #2295	; 0x8f7
   4de12:	mov	r8, r0
   4de14:	ldrsh.w	r0, [r5, #-16]
   4de18:	bl	54314 <mkdtemp@@Base+0x2338>
   4de1c:	movw	r1, #2295	; 0x8f7
   4de20:	mov	r6, r0
   4de22:	ldrsh.w	r0, [r5, #-14]
   4de26:	bl	54314 <mkdtemp@@Base+0x2338>
   4de2a:	movw	r1, #2295	; 0x8f7
   4de2e:	mov	sl, r0
   4de30:	ldrsh.w	r0, [r5, #-12]
   4de34:	bl	54314 <mkdtemp@@Base+0x2338>
   4de38:	movs	r1, #3
   4de3a:	mov	r7, r0
   4de3c:	mov	r0, r8
   4de3e:	bl	543dc <mkdtemp@@Base+0x2400>
   4de42:	mov	r1, fp
   4de44:	lsls	r0, r0, #11
   4de46:	bl	54314 <mkdtemp@@Base+0x2338>
   4de4a:	mov	r1, r0
   4de4c:	mov	r0, r6
   4de4e:	asrs	r3, r1, #8
   4de50:	asrs	r6, r1, #16
   4de52:	strb.w	r3, [r4, #-15]
   4de56:	strb.w	r1, [r4, #-16]
   4de5a:	movs	r1, #9
   4de5c:	bl	543dc <mkdtemp@@Base+0x2400>
   4de60:	mov	r1, r6
   4de62:	lsls	r0, r0, #6
   4de64:	bl	54314 <mkdtemp@@Base+0x2338>
   4de68:	mov	r1, r0
   4de6a:	mov	r0, sl
   4de6c:	asrs	r3, r1, #8
   4de6e:	asrs	r6, r1, #16
   4de70:	strb.w	r3, [r4, #-13]
   4de74:	strb.w	r1, [r4, #-14]
   4de78:	movs	r1, #27
   4de7a:	bl	543dc <mkdtemp@@Base+0x2400>
   4de7e:	mov	r1, r6
   4de80:	lsls	r0, r0, #1
   4de82:	bl	54314 <mkdtemp@@Base+0x2338>
   4de86:	mov	r1, r0
   4de88:	mov	r0, r7
   4de8a:	strb.w	r1, [r4, #-12]
   4de8e:	asrs	r6, r1, #8
   4de90:	movs	r1, #81	; 0x51
   4de92:	bl	543dc <mkdtemp@@Base+0x2400>
   4de96:	mov	r1, r6
   4de98:	lsls	r0, r0, #4
   4de9a:	bl	54314 <mkdtemp@@Base+0x2338>
   4de9e:	cmp	r9, r5
   4dea0:	mov.w	r3, r0, asr #8
   4dea4:	strb.w	r0, [r4, #-11]
   4dea8:	strb.w	r3, [r4, #-10]
   4deac:	mov.w	r0, r0, asr #16
   4deb0:	strb.w	r0, [r4, #-9]
   4deb4:	bne.n	4ddf0 <error@@Base+0x1e8ec>
   4deb6:	ldr	r3, [sp, #12]
   4deb8:	movw	r1, #2295	; 0x8f7
   4debc:	ldrsh.w	r0, [r3, #1520]	; 0x5f0
   4dec0:	bl	54314 <mkdtemp@@Base+0x2338>
   4dec4:	ldr	r4, [sp, #4]
   4dec6:	ldr	r5, [sp, #8]
   4dec8:	vmov	r1, s16
   4decc:	asrs	r3, r0, #8
   4dece:	strb.w	r0, [r4, #1216]	; 0x4c0
   4ded2:	strb.w	r3, [r4, #1217]	; 0x4c1
   4ded6:	mov	r0, r5
   4ded8:	bl	4c158 <error@@Base+0x1cc54>
   4dedc:	vmov	r1, s17
   4dee0:	add.w	r0, r5, #191	; 0xbf
   4dee4:	bl	4c158 <error@@Base+0x1cc54>
   4dee8:	mov	r1, r4
   4deea:	movw	r2, #1218	; 0x4c2
   4deee:	add.w	r0, r5, #382	; 0x17e
   4def2:	blx	6524 <memcpy@plt+0x4>
   4def6:	ldr	r1, [pc, #48]	; (4df28 <error@@Base+0x1ea24>)
   4def8:	ldr	r2, [pc, #36]	; (4df20 <error@@Base+0x1ea1c>)
   4defa:	add.w	r3, sp, #5344	; 0x14e0
   4defe:	add	r1, pc
   4df00:	adds	r3, #12
   4df02:	ldr	r2, [r1, r2]
   4df04:	ldr	r1, [r2, #0]
   4df06:	ldr	r2, [r3, #0]
   4df08:	eors	r1, r2
   4df0a:	bne.n	4df1c <error@@Base+0x1ea18>
   4df0c:	movs	r0, #0
   4df0e:	add.w	sp, sp, #5344	; 0x14e0
   4df12:	add	sp, #20
   4df14:	vpop	{d8}
   4df18:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4df1c:	blx	620c <__stack_chk_fail@plt>
   4df20:	lsls	r4, r3, #25
   4df22:	movs	r0, r0
   4df24:	ldrb	r0, [r0, #12]
   4df26:	movs	r4, r0
   4df28:	ldrb	r2, [r0, #6]
   4df2a:	movs	r4, r0
   4df2c:	ldr	r3, [pc, #80]	; (4df80 <error@@Base+0x1ea7c>)
   4df2e:	movw	r1, #11570	; 0x2d32
   4df32:	push	{r4, r5, r6}
   4df34:	add	r3, pc
   4df36:	ldr	r2, [r0, #0]
   4df38:	movt	r1, #31074	; 0x7962
   4df3c:	movw	r5, #30821	; 0x7865
   4df40:	movw	r4, #25710	; 0x646e
   4df44:	movt	r5, #24944	; 0x6170
   4df48:	movt	r4, #13088	; 0x3320
   4df4c:	str	r2, [r3, #16]
   4df4e:	movw	r2, #25972	; 0x6574
   4df52:	ldr	r6, [r0, #4]
   4df54:	movt	r2, #27424	; 0x6b20
   4df58:	str	r6, [r3, #20]
   4df5a:	ldr	r6, [r0, #8]
   4df5c:	str	r6, [r3, #24]
   4df5e:	ldr	r6, [r0, #12]
   4df60:	str	r6, [r3, #28]
   4df62:	ldr	r6, [r0, #16]
   4df64:	str	r6, [r3, #32]
   4df66:	ldr	r6, [r0, #20]
   4df68:	str	r6, [r3, #36]	; 0x24
   4df6a:	ldr	r6, [r0, #24]
   4df6c:	str	r6, [r3, #40]	; 0x28
   4df6e:	ldr	r0, [r0, #28]
   4df70:	strd	r5, r4, [r3]
   4df74:	strd	r1, r2, [r3, #8]
   4df78:	str	r0, [r3, #44]	; 0x2c
   4df7a:	pop	{r4, r5, r6}
   4df7c:	bx	lr
   4df7e:	nop
   4df80:	str	r5, [sp, #432]	; 0x1b0
   4df82:	movs	r4, r0
   4df84:	ldr	r1, [pc, #848]	; (4e2d8 <error@@Base+0x1edd4>)
   4df86:	ldr	r2, [pc, #852]	; (4e2dc <error@@Base+0x1edd8>)
   4df88:	add	r1, pc
   4df8a:	ldr	r3, [pc, #852]	; (4e2e0 <error@@Base+0x1eddc>)
   4df8c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4df90:	sub	sp, #188	; 0xbc
   4df92:	ldr	r2, [r1, r2]
   4df94:	add	r3, pc
   4df96:	ldr	r2, [r2, #0]
   4df98:	str	r2, [sp, #180]	; 0xb4
   4df9a:	mov.w	r2, #0
   4df9e:	mov.w	r2, #1024	; 0x400
   4dfa2:	str	r2, [sp, #48]	; 0x30
   4dfa4:	add.w	r2, r3, #64	; 0x40
   4dfa8:	str	r2, [sp, #36]	; 0x24
   4dfaa:	ldr	r2, [r3, #48]	; 0x30
   4dfac:	ldr	r1, [r3, #0]
   4dfae:	str	r2, [sp, #108]	; 0x6c
   4dfb0:	str	r2, [sp, #40]	; 0x28
   4dfb2:	ldr	r2, [r3, #8]
   4dfb4:	str	r1, [sp, #52]	; 0x34
   4dfb6:	ldr	r1, [r3, #4]
   4dfb8:	str	r2, [sp, #60]	; 0x3c
   4dfba:	ldr	r2, [r3, #12]
   4dfbc:	str	r1, [sp, #56]	; 0x38
   4dfbe:	str	r2, [sp, #64]	; 0x40
   4dfc0:	ldr	r2, [r3, #16]
   4dfc2:	str	r2, [sp, #68]	; 0x44
   4dfc4:	ldr	r2, [r3, #20]
   4dfc6:	str	r2, [sp, #72]	; 0x48
   4dfc8:	ldr	r2, [r3, #24]
   4dfca:	str	r2, [sp, #76]	; 0x4c
   4dfcc:	ldr	r2, [r3, #28]
   4dfce:	str	r2, [sp, #80]	; 0x50
   4dfd0:	ldr	r2, [r3, #32]
   4dfd2:	str	r2, [sp, #84]	; 0x54
   4dfd4:	ldr	r2, [r3, #36]	; 0x24
   4dfd6:	str	r2, [sp, #88]	; 0x58
   4dfd8:	ldr	r2, [r3, #40]	; 0x28
   4dfda:	str	r2, [sp, #92]	; 0x5c
   4dfdc:	ldr	r2, [r3, #44]	; 0x2c
   4dfde:	str	r2, [sp, #96]	; 0x60
   4dfe0:	ldr	r2, [r3, #52]	; 0x34
   4dfe2:	str	r2, [sp, #44]	; 0x2c
   4dfe4:	ldr	r2, [r3, #56]	; 0x38
   4dfe6:	ldr	r3, [r3, #60]	; 0x3c
   4dfe8:	str	r2, [sp, #100]	; 0x64
   4dfea:	str	r3, [sp, #104]	; 0x68
   4dfec:	ldr	r3, [sp, #104]	; 0x68
   4dfee:	movs	r1, #10
   4dff0:	ldr	r2, [sp, #76]	; 0x4c
   4dff2:	ldr	r7, [sp, #92]	; 0x5c
   4dff4:	str	r3, [sp, #20]
   4dff6:	ldr	r6, [sp, #96]	; 0x60
   4dff8:	ldr	r3, [sp, #80]	; 0x50
   4dffa:	ldr.w	ip, [sp, #88]	; 0x58
   4dffe:	str	r2, [sp, #32]
   4e000:	ldr.w	r8, [sp, #64]	; 0x40
   4e004:	ldr.w	lr, [sp, #84]	; 0x54
   4e008:	str	r3, [sp, #4]
   4e00a:	str	r1, [sp, #28]
   4e00c:	strd	r7, r6, [sp, #8]
   4e010:	ldr	r0, [sp, #100]	; 0x64
   4e012:	ldr.w	r9, [sp, #60]	; 0x3c
   4e016:	ldr	r4, [sp, #44]	; 0x2c
   4e018:	ldr	r2, [sp, #72]	; 0x48
   4e01a:	ldr.w	sl, [sp, #56]	; 0x38
   4e01e:	ldr	r5, [sp, #40]	; 0x28
   4e020:	ldr	r3, [sp, #68]	; 0x44
   4e022:	ldr.w	fp, [sp, #52]	; 0x34
   4e026:	ldr	r1, [sp, #20]
   4e028:	ldr	r7, [sp, #32]
   4e02a:	str.w	ip, [sp, #24]
   4e02e:	mov	ip, r8
   4e030:	str.w	lr, [sp, #16]
   4e034:	add.w	r8, r9, r7
   4e038:	add	fp, r3
   4e03a:	eor.w	r0, r8, r0
   4e03e:	eor.w	r5, fp, r5
   4e042:	add	sl, r2
   4e044:	ldr	r6, [sp, #4]
   4e046:	mov.w	r0, r0, ror #16
   4e04a:	str	r0, [sp, #20]
   4e04c:	ldr	r0, [sp, #16]
   4e04e:	mov.w	r5, r5, ror #16
   4e052:	eor.w	r4, sl, r4
   4e056:	add	ip, r6
   4e058:	add	r0, r5
   4e05a:	str	r0, [sp, #16]
   4e05c:	ldr	r0, [sp, #24]
   4e05e:	mov.w	r4, r4, ror #16
   4e062:	str	r4, [sp, #24]
   4e064:	eor.w	r1, ip, r1
   4e068:	mov	r9, r0
   4e06a:	ldr	r0, [sp, #12]
   4e06c:	add	r9, r4
   4e06e:	ldr	r4, [sp, #8]
   4e070:	mov.w	r1, r1, ror #16
   4e074:	mov	lr, r0
   4e076:	ldr	r0, [sp, #16]
   4e078:	mov	r6, r4
   4e07a:	ldr	r4, [sp, #20]
   4e07c:	add	lr, r1
   4e07e:	add	r6, r4
   4e080:	eor.w	r4, r0, r3
   4e084:	ldr	r3, [sp, #4]
   4e086:	eor.w	r0, r9, r2
   4e08a:	str	r6, [sp, #12]
   4e08c:	eors	r7, r6
   4e08e:	mov.w	r0, r0, ror #20
   4e092:	eor.w	r6, lr, r3
   4e096:	ldr	r3, [sp, #24]
   4e098:	add	sl, r0
   4e09a:	mov.w	r4, r4, ror #20
   4e09e:	ldr	r2, [sp, #20]
   4e0a0:	add	fp, r4
   4e0a2:	eor.w	r3, r3, sl
   4e0a6:	eor.w	r5, r5, fp
   4e0aa:	mov.w	r7, r7, ror #20
   4e0ae:	mov.w	r3, r3, ror #24
   4e0b2:	str	r3, [sp, #8]
   4e0b4:	ldr	r3, [sp, #16]
   4e0b6:	mov.w	r5, r5, ror #24
   4e0ba:	add	r8, r7
   4e0bc:	mov.w	r6, r6, ror #20
   4e0c0:	add	r3, r5
   4e0c2:	str	r3, [sp, #4]
   4e0c4:	ldr	r3, [sp, #8]
   4e0c6:	eor.w	r2, r2, r8
   4e0ca:	add	ip, r6
   4e0cc:	add	r9, r3
   4e0ce:	ldr	r3, [sp, #12]
   4e0d0:	mov.w	r2, r2, ror #24
   4e0d4:	eor.w	r1, r1, ip
   4e0d8:	add	r3, r2
   4e0da:	str	r3, [sp, #16]
   4e0dc:	ldr	r3, [sp, #4]
   4e0de:	mov.w	r1, r1, ror #24
   4e0e2:	add	lr, r1
   4e0e4:	eor.w	r0, r0, r9
   4e0e8:	eors	r4, r3
   4e0ea:	eor.w	r6, r6, lr
   4e0ee:	ldr	r3, [sp, #16]
   4e0f0:	mov.w	r4, r4, ror #25
   4e0f4:	mov.w	r6, r6, ror #25
   4e0f8:	add	ip, r4
   4e0fa:	eors	r7, r3
   4e0fc:	eor.w	r2, r2, ip
   4e100:	mov.w	r3, r0, ror #25
   4e104:	add	r8, r6
   4e106:	add	fp, r3
   4e108:	mov.w	r2, r2, ror #16
   4e10c:	eor.w	r1, r1, fp
   4e110:	ldr	r0, [sp, #8]
   4e112:	mov.w	r7, r7, ror #25
   4e116:	str	r3, [sp, #12]
   4e118:	mov	r3, r8
   4e11a:	str.w	r8, [sp, #24]
   4e11e:	add.w	r8, r9, r2
   4e122:	str	r2, [sp, #32]
   4e124:	mov.w	r1, r1, ror #16
   4e128:	ldr	r2, [sp, #16]
   4e12a:	add	sl, r7
   4e12c:	eors	r0, r3
   4e12e:	eor.w	r5, r5, sl
   4e132:	add	r2, r1
   4e134:	str.w	r8, [sp, #8]
   4e138:	mov.w	r3, r0, ror #16
   4e13c:	mov.w	r5, r5, ror #16
   4e140:	mov	r0, r2
   4e142:	ldr	r2, [sp, #4]
   4e144:	add	lr, r5
   4e146:	str	r0, [sp, #20]
   4e148:	add	r2, r3
   4e14a:	str.w	lr, [sp, #16]
   4e14e:	str	r2, [sp, #4]
   4e150:	mov	r2, r8
   4e152:	eors	r4, r2
   4e154:	mov	r2, r0
   4e156:	ldr	r0, [sp, #12]
   4e158:	eors	r0, r2
   4e15a:	mov	r2, lr
   4e15c:	eors	r7, r2
   4e15e:	ldr	r2, [sp, #4]
   4e160:	mov.w	r8, r0, ror #20
   4e164:	eor.w	r9, r6, r2
   4e168:	ldr	r2, [sp, #24]
   4e16a:	mov.w	lr, r7, ror #20
   4e16e:	mov.w	r6, r4, ror #20
   4e172:	mov.w	r7, r9, ror #20
   4e176:	add	ip, r6
   4e178:	add.w	r9, r2, r7
   4e17c:	ldr	r2, [sp, #32]
   4e17e:	add	fp, r8
   4e180:	eor.w	r3, r3, r9
   4e184:	eor.w	r2, r2, ip
   4e188:	eor.w	r1, r1, fp
   4e18c:	add	sl, lr
   4e18e:	mov.w	r4, r3, ror #24
   4e192:	mov.w	r0, r2, ror #24
   4e196:	ldr	r2, [sp, #8]
   4e198:	eor.w	r5, r5, sl
   4e19c:	mov.w	r1, r1, ror #24
   4e1a0:	adds	r3, r2, r0
   4e1a2:	ldr	r2, [sp, #20]
   4e1a4:	mov.w	r5, r5, ror #24
   4e1a8:	str	r3, [sp, #24]
   4e1aa:	add	r2, r1
   4e1ac:	str	r2, [sp, #8]
   4e1ae:	ldr	r2, [sp, #16]
   4e1b0:	eors	r3, r6
   4e1b2:	add	r2, r5
   4e1b4:	str	r2, [sp, #12]
   4e1b6:	ldr	r2, [sp, #4]
   4e1b8:	mov.w	r3, r3, ror #25
   4e1bc:	add	r2, r4
   4e1be:	str	r2, [sp, #16]
   4e1c0:	ldr	r2, [sp, #8]
   4e1c2:	eor.w	r8, r8, r2
   4e1c6:	ldr	r2, [sp, #12]
   4e1c8:	eor.w	lr, lr, r2
   4e1cc:	ldr	r2, [sp, #16]
   4e1ce:	eor.w	r6, r7, r2
   4e1d2:	mov.w	r2, r8, ror #25
   4e1d6:	mov.w	r7, lr, ror #25
   4e1da:	mov.w	r6, r6, ror #25
   4e1de:	str	r6, [sp, #4]
   4e1e0:	ldr	r6, [sp, #28]
   4e1e2:	subs	r6, #1
   4e1e4:	str	r6, [sp, #28]
   4e1e6:	bne.w	4e034 <error@@Base+0x1eb30>
   4e1ea:	str	r1, [sp, #20]
   4e1ec:	mov	r8, ip
   4e1ee:	ldr	r1, [sp, #52]	; 0x34
   4e1f0:	str	r7, [sp, #32]
   4e1f2:	add	r1, fp
   4e1f4:	ldr	r7, [sp, #8]
   4e1f6:	str	r1, [sp, #8]
   4e1f8:	ldr	r1, [sp, #56]	; 0x38
   4e1fa:	ldrd	r6, lr, [sp, #12]
   4e1fe:	add	r1, sl
   4e200:	str	r1, [sp, #12]
   4e202:	ldr	r1, [sp, #60]	; 0x3c
   4e204:	ldr.w	ip, [sp, #24]
   4e208:	add	r9, r1
   4e20a:	ldr	r1, [sp, #64]	; 0x40
   4e20c:	add	r8, r1
   4e20e:	ldr	r1, [sp, #68]	; 0x44
   4e210:	add	r3, r1
   4e212:	str	r3, [sp, #16]
   4e214:	ldr	r3, [sp, #72]	; 0x48
   4e216:	ldr	r1, [sp, #76]	; 0x4c
   4e218:	adds	r3, r2, r3
   4e21a:	str	r3, [sp, #24]
   4e21c:	ldr	r3, [sp, #32]
   4e21e:	ldr	r2, [sp, #20]
   4e220:	mov	sl, r3
   4e222:	ldr	r3, [sp, #4]
   4e224:	add	sl, r1
   4e226:	ldr	r1, [sp, #80]	; 0x50
   4e228:	add	r3, r1
   4e22a:	ldr	r1, [sp, #44]	; 0x2c
   4e22c:	mov	fp, r3
   4e22e:	ldr	r3, [sp, #84]	; 0x54
   4e230:	add	r4, r1
   4e232:	ldr	r1, [sp, #100]	; 0x64
   4e234:	add	lr, r3
   4e236:	ldr	r3, [sp, #88]	; 0x58
   4e238:	add	r1, r0
   4e23a:	str	r1, [sp, #4]
   4e23c:	add	ip, r3
   4e23e:	ldr	r3, [sp, #92]	; 0x5c
   4e240:	ldr	r1, [sp, #104]	; 0x68
   4e242:	add	r7, r3
   4e244:	ldr	r3, [sp, #96]	; 0x60
   4e246:	add	r2, r1
   4e248:	add	r6, r3
   4e24a:	ldr	r3, [sp, #40]	; 0x28
   4e24c:	mov	r1, r2
   4e24e:	add	r5, r3
   4e250:	adds	r3, #1
   4e252:	str	r3, [sp, #40]	; 0x28
   4e254:	ittt	eq
   4e256:	ldreq	r3, [sp, #44]	; 0x2c
   4e258:	addeq	r3, #1
   4e25a:	streq	r3, [sp, #44]	; 0x2c
   4e25c:	ldr	r0, [sp, #36]	; 0x24
   4e25e:	ldr	r3, [sp, #8]
   4e260:	ldr	r2, [sp, #16]
   4e262:	str.w	r9, [r0, #8]
   4e266:	str	r3, [r0, #0]
   4e268:	str	r2, [r0, #16]
   4e26a:	ldr	r3, [sp, #12]
   4e26c:	ldr	r2, [sp, #24]
   4e26e:	str.w	r8, [r0, #12]
   4e272:	str	r3, [r0, #4]
   4e274:	mov	r3, r0
   4e276:	strd	r2, sl, [r0, #20]
   4e27a:	strd	fp, lr, [r0, #28]
   4e27e:	strd	ip, r7, [r0, #36]	; 0x24
   4e282:	strd	r6, r5, [r0, #44]	; 0x2c
   4e286:	str	r4, [r0, #52]	; 0x34
   4e288:	ldr	r0, [sp, #4]
   4e28a:	str	r1, [r3, #60]	; 0x3c
   4e28c:	str	r0, [r3, #56]	; 0x38
   4e28e:	ldr	r3, [sp, #48]	; 0x30
   4e290:	cmp	r3, #64	; 0x40
   4e292:	beq.n	4e2ae <error@@Base+0x1edaa>
   4e294:	ldr	r3, [sp, #48]	; 0x30
   4e296:	ldr	r2, [sp, #36]	; 0x24
   4e298:	subs	r3, #64	; 0x40
   4e29a:	str	r3, [sp, #48]	; 0x30
   4e29c:	cmp	r3, #63	; 0x3f
   4e29e:	add.w	r2, r2, #64	; 0x40
   4e2a2:	it	ls
   4e2a4:	addls	r3, sp, #116	; 0x74
   4e2a6:	str	r2, [sp, #36]	; 0x24
   4e2a8:	it	ls
   4e2aa:	strls	r3, [sp, #36]	; 0x24
   4e2ac:	b.n	4dfec <error@@Base+0x1eae8>
   4e2ae:	ldr	r2, [pc, #52]	; (4e2e4 <error@@Base+0x1ede0>)
   4e2b0:	ldr	r1, [sp, #44]	; 0x2c
   4e2b2:	add	r2, pc
   4e2b4:	ldr	r3, [sp, #108]	; 0x6c
   4e2b6:	adds	r3, #16
   4e2b8:	strd	r3, r1, [r2, #48]	; 0x30
   4e2bc:	ldr	r2, [pc, #40]	; (4e2e8 <error@@Base+0x1ede4>)
   4e2be:	ldr	r3, [pc, #28]	; (4e2dc <error@@Base+0x1edd8>)
   4e2c0:	add	r2, pc
   4e2c2:	ldr	r3, [r2, r3]
   4e2c4:	ldr	r2, [r3, #0]
   4e2c6:	ldr	r3, [sp, #180]	; 0xb4
   4e2c8:	eors	r2, r3
   4e2ca:	bne.n	4e2d2 <error@@Base+0x1edce>
   4e2cc:	add	sp, #188	; 0xbc
   4e2ce:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e2d2:	blx	620c <__stack_chk_fail@plt>
   4e2d6:	nop
   4e2d8:	ldrb	r0, [r7, #3]
   4e2da:	movs	r4, r0
   4e2dc:	lsls	r4, r3, #25
   4e2de:	movs	r0, r0
   4e2e0:	str	r5, [sp, #48]	; 0x30
   4e2e2:	movs	r4, r0
   4e2e4:	str	r1, [sp, #952]	; 0x3b8
   4e2e6:	movs	r4, r0
   4e2e8:	strb	r0, [r0, #23]
   4e2ea:	movs	r4, r0
   4e2ec:	ldr	r3, [pc, #16]	; (4e300 <error@@Base+0x1edfc>)
   4e2ee:	movs	r2, #0
   4e2f0:	add	r3, pc
   4e2f2:	strd	r2, r2, [r3, #48]	; 0x30
   4e2f6:	ldr	r2, [r0, #0]
   4e2f8:	str	r2, [r3, #56]	; 0x38
   4e2fa:	ldr	r2, [r0, #4]
   4e2fc:	str	r2, [r3, #60]	; 0x3c
   4e2fe:	bx	lr
   4e300:	str	r1, [sp, #704]	; 0x2c0
   4e302:	movs	r4, r0
   4e304:	ldr	r2, [pc, #208]	; (4e3d8 <error@@Base+0x1eed4>)
   4e306:	movs	r1, #40	; 0x28
   4e308:	ldr	r3, [pc, #208]	; (4e3dc <error@@Base+0x1eed8>)
   4e30a:	push	{r4, r5, r6, lr}
   4e30c:	add	r2, pc
   4e30e:	sub	sp, #48	; 0x30
   4e310:	add	r5, sp, #4
   4e312:	ldr	r3, [r2, r3]
   4e314:	mov	r0, r5
   4e316:	ldr	r3, [r3, #0]
   4e318:	str	r3, [sp, #44]	; 0x2c
   4e31a:	mov.w	r3, #0
   4e31e:	blx	5a58 <RAND_bytes@plt>
   4e322:	cmp	r0, #0
   4e324:	ble.n	4e3ca <error@@Base+0x1eec6>
   4e326:	ldr	r4, [pc, #184]	; (4e3e0 <error@@Base+0x1eedc>)
   4e328:	add	r4, pc
   4e32a:	ldr.w	r3, [r4, #1088]	; 0x440
   4e32e:	cmp	r3, #0
   4e330:	beq.n	4e3b2 <error@@Base+0x1eeae>
   4e332:	bl	4df84 <error@@Base+0x1ea80>
   4e336:	add.w	r3, r4, #63	; 0x3f
   4e33a:	add.w	r1, sp, #3
   4e33e:	adds	r4, #103	; 0x67
   4e340:	ldrb.w	r2, [r3, #1]!
   4e344:	ldrb.w	r0, [r1, #1]!
   4e348:	cmp	r3, r4
   4e34a:	eor.w	r2, r2, r0
   4e34e:	strb	r2, [r3, #0]
   4e350:	bne.n	4e340 <error@@Base+0x1ee3c>
   4e352:	ldr	r6, [pc, #144]	; (4e3e4 <error@@Base+0x1eee0>)
   4e354:	add	r6, pc
   4e356:	add.w	r4, r6, #64	; 0x40
   4e35a:	mov	r0, r4
   4e35c:	bl	4df2c <error@@Base+0x1ea28>
   4e360:	add.w	r0, r6, #96	; 0x60
   4e364:	bl	4e2ec <error@@Base+0x1ede8>
   4e368:	mov	r0, r4
   4e36a:	movs	r2, #40	; 0x28
   4e36c:	movs	r1, #0
   4e36e:	blx	5d94 <memset@plt>
   4e372:	ldr	r4, [pc, #116]	; (4e3e8 <error@@Base+0x1eee4>)
   4e374:	movs	r2, #40	; 0x28
   4e376:	mov	r1, r2
   4e378:	mov	r0, r5
   4e37a:	add	r4, pc
   4e37c:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4e380:	movs	r1, #0
   4e382:	mov.w	r2, #1024	; 0x400
   4e386:	add.w	r0, r4, #64	; 0x40
   4e38a:	str.w	r1, [r4, #1092]	; 0x444
   4e38e:	blx	5d94 <memset@plt>
   4e392:	ldr	r2, [pc, #88]	; (4e3ec <error@@Base+0x1eee8>)
   4e394:	mov.w	r3, #27136	; 0x6a00
   4e398:	movt	r3, #24
   4e39c:	str.w	r3, [r4, #1096]	; 0x448
   4e3a0:	add	r2, pc
   4e3a2:	ldr	r3, [pc, #56]	; (4e3dc <error@@Base+0x1eed8>)
   4e3a4:	ldr	r3, [r2, r3]
   4e3a6:	ldr	r2, [r3, #0]
   4e3a8:	ldr	r3, [sp, #44]	; 0x2c
   4e3aa:	eors	r2, r3
   4e3ac:	bne.n	4e3c6 <error@@Base+0x1eec2>
   4e3ae:	add	sp, #48	; 0x30
   4e3b0:	pop	{r4, r5, r6, pc}
   4e3b2:	mov	r0, r5
   4e3b4:	movs	r3, #1
   4e3b6:	str.w	r3, [r4, #1088]	; 0x440
   4e3ba:	bl	4df2c <error@@Base+0x1ea28>
   4e3be:	add	r0, sp, #36	; 0x24
   4e3c0:	bl	4e2ec <error@@Base+0x1ede8>
   4e3c4:	b.n	4e372 <error@@Base+0x1ee6e>
   4e3c6:	blx	620c <__stack_chk_fail@plt>
   4e3ca:	blx	5c4c <ERR_get_error@plt>
   4e3ce:	mov	r1, r0
   4e3d0:	ldr	r0, [pc, #28]	; (4e3f0 <error@@Base+0x1eeec>)
   4e3d2:	add	r0, pc
   4e3d4:	bl	2dd68 <__read_chk@plt+0x27304>
   4e3d8:	strb	r4, [r6, #21]
   4e3da:	movs	r4, r0
   4e3dc:	lsls	r4, r3, #25
   4e3de:	movs	r0, r0
   4e3e0:	str	r1, [sp, #480]	; 0x1e0
   4e3e2:	movs	r4, r0
   4e3e4:	str	r1, [sp, #304]	; 0x130
   4e3e6:	movs	r4, r0
   4e3e8:	str	r1, [sp, #152]	; 0x98
   4e3ea:	movs	r4, r0
   4e3ec:	strb	r0, [r4, #19]
   4e3ee:	movs	r4, r0
   4e3f0:	subs	r7, #102	; 0x66
   4e3f2:	movs	r3, r0
   4e3f4:	b.n	4e304 <error@@Base+0x1ee00>
   4e3f6:	nop
   4e3f8:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4e3fc:	mov	r5, r0
   4e3fe:	ldr	r3, [pc, #128]	; (4e480 <error@@Base+0x1ef7c>)
   4e400:	mov	r4, r1
   4e402:	add	r3, pc
   4e404:	ldr.w	r3, [r3, #1088]	; 0x440
   4e408:	cbz	r3, 4e47a <error@@Base+0x1ef76>
   4e40a:	cmp	r4, #0
   4e40c:	ble.n	4e476 <error@@Base+0x1ef72>
   4e40e:	ldr	r6, [pc, #116]	; (4e484 <error@@Base+0x1ef80>)
   4e410:	ldr.w	r8, [pc, #116]	; 4e488 <error@@Base+0x1ef84>
   4e414:	add	r6, pc
   4e416:	add	r8, pc
   4e418:	add.w	r7, r6, #64	; 0x40
   4e41c:	cmp	r4, #40	; 0x28
   4e41e:	mov	r9, r4
   4e420:	it	ge
   4e422:	movge.w	r9, #40	; 0x28
   4e426:	bl	4df84 <error@@Base+0x1ea80>
   4e42a:	cbz	r5, 4e448 <error@@Base+0x1ef44>
   4e42c:	subs	r3, r5, #1
   4e42e:	add.w	r1, r8, #63	; 0x3f
   4e432:	add.w	ip, r3, r9
   4e436:	ldrb.w	r0, [r3, #1]!
   4e43a:	ldrb.w	r2, [r1, #1]!
   4e43e:	cmp	r3, ip
   4e440:	eor.w	r2, r2, r0
   4e444:	strb	r2, [r1, #0]
   4e446:	bne.n	4e436 <error@@Base+0x1ef32>
   4e448:	mov	r0, r7
   4e44a:	add	r5, r9
   4e44c:	bl	4df2c <error@@Base+0x1ea28>
   4e450:	add.w	r0, r6, #96	; 0x60
   4e454:	bl	4e2ec <error@@Base+0x1ede8>
   4e458:	movs	r2, #40	; 0x28
   4e45a:	movs	r1, #0
   4e45c:	mov	r0, r7
   4e45e:	blx	5d94 <memset@plt>
   4e462:	mov	r0, r4
   4e464:	mov.w	r3, #984	; 0x3d8
   4e468:	mov	r1, r9
   4e46a:	str.w	r3, [r6, #1092]	; 0x444
   4e46e:	bl	54378 <mkdtemp@@Base+0x239c>
   4e472:	subs	r4, r0, #0
   4e474:	bgt.n	4e41c <error@@Base+0x1ef18>
   4e476:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   4e47a:	bl	4e304 <error@@Base+0x1ee00>
   4e47e:	b.n	4e40a <error@@Base+0x1ef06>
   4e480:	str	r0, [sp, #632]	; 0x278
   4e482:	movs	r4, r0
   4e484:	str	r0, [sp, #560]	; 0x230
   4e486:	movs	r4, r0
   4e488:	str	r0, [sp, #552]	; 0x228
   4e48a:	movs	r4, r0
   4e48c:	push	{r3, r4, r5, lr}
   4e48e:	blx	57ec <getpid@plt>
   4e492:	ldr	r3, [pc, #124]	; (4e510 <error@@Base+0x1f00c>)
   4e494:	add	r3, pc
   4e496:	ldr.w	r2, [r3, #1096]	; 0x448
   4e49a:	cmp	r2, #4
   4e49c:	bls.n	4e4a4 <error@@Base+0x1efa0>
   4e49e:	ldr.w	r1, [r3, #1088]	; 0x440
   4e4a2:	cbnz	r1, 4e4d6 <error@@Base+0x1efd2>
   4e4a4:	ldr	r3, [pc, #108]	; (4e514 <error@@Base+0x1f010>)
   4e4a6:	add	r3, pc
   4e4a8:	str.w	r0, [r3, #1100]	; 0x44c
   4e4ac:	bl	4e304 <error@@Base+0x1ee00>
   4e4b0:	ldr	r4, [pc, #100]	; (4e518 <error@@Base+0x1f014>)
   4e4b2:	add	r4, pc
   4e4b4:	ldr.w	r3, [r4, #1092]	; 0x444
   4e4b8:	cmp	r3, #3
   4e4ba:	bls.n	4e4e6 <error@@Base+0x1efe2>
   4e4bc:	rsb	r1, r3, #1024	; 0x400
   4e4c0:	subs	r3, #4
   4e4c2:	ldr	r2, [pc, #88]	; (4e51c <error@@Base+0x1f018>)
   4e4c4:	movs	r5, #0
   4e4c6:	add	r2, pc
   4e4c8:	add.w	r4, r2, #64	; 0x40
   4e4cc:	str.w	r3, [r2, #1092]	; 0x444
   4e4d0:	ldr	r0, [r4, r1]
   4e4d2:	str	r5, [r4, r1]
   4e4d4:	pop	{r3, r4, r5, pc}
   4e4d6:	ldr.w	r1, [r3, #1100]	; 0x44c
   4e4da:	cmp	r0, r1
   4e4dc:	bne.n	4e4a4 <error@@Base+0x1efa0>
   4e4de:	subs	r2, #4
   4e4e0:	str.w	r2, [r3, #1096]	; 0x448
   4e4e4:	b.n	4e4b0 <error@@Base+0x1efac>
   4e4e6:	add.w	r5, r4, #64	; 0x40
   4e4ea:	bl	4df84 <error@@Base+0x1ea80>
   4e4ee:	mov	r0, r5
   4e4f0:	bl	4df2c <error@@Base+0x1ea28>
   4e4f4:	add.w	r0, r4, #96	; 0x60
   4e4f8:	bl	4e2ec <error@@Base+0x1ede8>
   4e4fc:	movs	r1, #0
   4e4fe:	mov	r0, r5
   4e500:	movs	r2, #40	; 0x28
   4e502:	blx	5d94 <memset@plt>
   4e506:	mov.w	r3, #980	; 0x3d4
   4e50a:	movs	r1, #40	; 0x28
   4e50c:	b.n	4e4c2 <error@@Base+0x1efbe>
   4e50e:	nop
   4e510:	str	r0, [sp, #48]	; 0x30
   4e512:	movs	r4, r0
   4e514:	ldrh	r2, [r7, #62]	; 0x3e
   4e516:	movs	r4, r0
   4e518:	ldrh	r6, [r5, #62]	; 0x3e
   4e51a:	movs	r4, r0
   4e51c:	ldrh	r2, [r3, #62]	; 0x3e
   4e51e:	movs	r4, r0
   4e520:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e524:	mov	r4, r1
   4e526:	mov	r6, r0
   4e528:	blx	57ec <getpid@plt>
   4e52c:	ldr	r3, [pc, #168]	; (4e5d8 <error@@Base+0x1f0d4>)
   4e52e:	add	r3, pc
   4e530:	ldr.w	r2, [r3, #1096]	; 0x448
   4e534:	cmp	r4, r2
   4e536:	bcs.n	4e540 <error@@Base+0x1f03c>
   4e538:	ldr.w	r1, [r3, #1088]	; 0x440
   4e53c:	cmp	r1, #0
   4e53e:	bne.n	4e5c8 <error@@Base+0x1f0c4>
   4e540:	ldr	r3, [pc, #152]	; (4e5dc <error@@Base+0x1f0d8>)
   4e542:	add	r3, pc
   4e544:	str.w	r0, [r3, #1100]	; 0x44c
   4e548:	bl	4e304 <error@@Base+0x1ee00>
   4e54c:	cbz	r4, 4e58c <error@@Base+0x1f088>
   4e54e:	ldr.w	r9, [pc, #144]	; 4e5e0 <error@@Base+0x1f0dc>
   4e552:	ldr.w	r8, [pc, #144]	; 4e5e4 <error@@Base+0x1f0e0>
   4e556:	add	r9, pc
   4e558:	add	r8, pc
   4e55a:	add.w	sl, r9, #64	; 0x40
   4e55e:	ldr.w	r5, [r8, #1092]	; 0x444
   4e562:	cbnz	r5, 4e590 <error@@Base+0x1f08c>
   4e564:	bl	4df84 <error@@Base+0x1ea80>
   4e568:	mov	r0, sl
   4e56a:	bl	4df2c <error@@Base+0x1ea28>
   4e56e:	add.w	r0, r9, #96	; 0x60
   4e572:	bl	4e2ec <error@@Base+0x1ede8>
   4e576:	movs	r2, #40	; 0x28
   4e578:	movs	r1, #0
   4e57a:	mov	r0, sl
   4e57c:	blx	5d94 <memset@plt>
   4e580:	mov.w	r3, #984	; 0x3d8
   4e584:	str.w	r3, [r9, #1092]	; 0x444
   4e588:	cmp	r4, #0
   4e58a:	bne.n	4e55e <error@@Base+0x1f05a>
   4e58c:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e590:	cmp	r5, r4
   4e592:	sub.w	fp, r8, r5
   4e596:	add.w	fp, fp, #1088	; 0x440
   4e59a:	mov	r7, r5
   4e59c:	it	cs
   4e59e:	movcs	r7, r4
   4e5a0:	mov	r0, r6
   4e5a2:	mov	r2, r7
   4e5a4:	mov	r1, fp
   4e5a6:	subs	r5, r5, r7
   4e5a8:	blx	6524 <memcpy@plt+0x4>
   4e5ac:	mov	r2, r7
   4e5ae:	mov	r0, fp
   4e5b0:	movs	r1, #0
   4e5b2:	subs	r4, r4, r7
   4e5b4:	blx	5d94 <memset@plt>
   4e5b8:	add	r6, r7
   4e5ba:	str.w	r5, [r8, #1092]	; 0x444
   4e5be:	cmp	r5, #0
   4e5c0:	beq.n	4e564 <error@@Base+0x1f060>
   4e5c2:	cmp	r4, #0
   4e5c4:	bne.n	4e55e <error@@Base+0x1f05a>
   4e5c6:	b.n	4e58c <error@@Base+0x1f088>
   4e5c8:	ldr.w	r1, [r3, #1100]	; 0x44c
   4e5cc:	cmp	r0, r1
   4e5ce:	bne.n	4e540 <error@@Base+0x1f03c>
   4e5d0:	subs	r2, r2, r4
   4e5d2:	str.w	r2, [r3, #1096]	; 0x448
   4e5d6:	b.n	4e54c <error@@Base+0x1f048>
   4e5d8:	ldrh	r2, [r6, #58]	; 0x3a
   4e5da:	movs	r4, r0
   4e5dc:	ldrh	r6, [r3, #58]	; 0x3a
   4e5de:	movs	r4, r0
   4e5e0:	ldrh	r2, [r1, #58]	; 0x3a
   4e5e2:	movs	r4, r0
   4e5e4:	ldrh	r0, [r1, #58]	; 0x3a
   4e5e6:	movs	r4, r0
   4e5e8:	cmp	r0, #1
   4e5ea:	bls.n	4e60c <error@@Base+0x1f108>
   4e5ec:	push	{r3, r4, r5, lr}
   4e5ee:	mov	r1, r0
   4e5f0:	mov	r5, r0
   4e5f2:	negs	r0, r0
   4e5f4:	bl	53bf4 <mkdtemp@@Base+0x1c18>
   4e5f8:	mov	r4, r1
   4e5fa:	bl	4e48c <error@@Base+0x1ef88>
   4e5fe:	cmp	r4, r0
   4e600:	bhi.n	4e5fa <error@@Base+0x1f0f6>
   4e602:	mov	r1, r5
   4e604:	bl	53bf4 <mkdtemp@@Base+0x1c18>
   4e608:	mov	r0, r1
   4e60a:	pop	{r3, r4, r5, pc}
   4e60c:	movs	r0, #0
   4e60e:	bx	lr
   4e610:	ldr	r1, [pc, #240]	; (4e704 <error@@Base+0x1f200>)
   4e612:	ldr	r2, [pc, #244]	; (4e708 <error@@Base+0x1f204>)
   4e614:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4e618:	add	r1, pc
   4e61a:	sub.w	sp, sp, #4096	; 0x1000
   4e61e:	mov	r4, r0
   4e620:	sub	sp, #20
   4e622:	ldr	r2, [r1, r2]
   4e624:	add.w	r3, sp, #4096	; 0x1000
   4e628:	add	r6, sp, #16
   4e62a:	adds	r3, #12
   4e62c:	ldr	r2, [r2, #0]
   4e62e:	str	r2, [r3, #0]
   4e630:	mov.w	r2, #0
   4e634:	blx	57ec <getpid@plt>
   4e638:	subs	r5, r6, #4
   4e63a:	ldr	r2, [pc, #208]	; (4e70c <error@@Base+0x1f208>)
   4e63c:	mov.w	r3, #4096	; 0x1000
   4e640:	mov	r1, r3
   4e642:	add	r2, pc
   4e644:	str	r2, [sp, #0]
   4e646:	movs	r2, #1
   4e648:	str	r0, [sp, #4]
   4e64a:	mov	r0, r5
   4e64c:	blx	65a8 <__snprintf_chk@plt>
   4e650:	mov	r0, r5
   4e652:	blx	5dd4 <opendir@plt>
   4e656:	cmp	r0, #0
   4e658:	beq.n	4e6d8 <error@@Base+0x1f1d4>
   4e65a:	subs	r6, #8
   4e65c:	mov	r7, r0
   4e65e:	mvn.w	r8, #2147483648	; 0x80000000
   4e662:	mov	r0, r7
   4e664:	blx	5c94 <readdir64@plt>
   4e668:	cbz	r0, 4e6b2 <error@@Base+0x1f1ae>
   4e66a:	add.w	r5, r0, #19
   4e66e:	movs	r2, #10
   4e670:	mov	r1, r6
   4e672:	mov	r0, r5
   4e674:	blx	58f4 <strtol@plt>
   4e678:	ldr	r3, [r6, #0]
   4e67a:	cmp	r5, r3
   4e67c:	mov	r9, r0
   4e67e:	beq.n	4e662 <error@@Base+0x1f15e>
   4e680:	ldrb	r3, [r3, #0]
   4e682:	cmp	r3, #0
   4e684:	bne.n	4e662 <error@@Base+0x1f15e>
   4e686:	cmp	r0, r8
   4e688:	ite	cs
   4e68a:	movcs	r3, #0
   4e68c:	movcc	r3, #1
   4e68e:	cmp	r0, r4
   4e690:	it	lt
   4e692:	movlt	r3, #0
   4e694:	cmp	r3, #0
   4e696:	beq.n	4e662 <error@@Base+0x1f15e>
   4e698:	mov	r0, r7
   4e69a:	blx	5804 <dirfd@plt>
   4e69e:	cmp	r0, r9
   4e6a0:	beq.n	4e662 <error@@Base+0x1f15e>
   4e6a2:	mov	r0, r9
   4e6a4:	blx	5e38 <close@plt+0x4>
   4e6a8:	mov	r0, r7
   4e6aa:	blx	5c94 <readdir64@plt>
   4e6ae:	cmp	r0, #0
   4e6b0:	bne.n	4e66a <error@@Base+0x1f166>
   4e6b2:	mov	r0, r7
   4e6b4:	blx	5a98 <closedir@plt>
   4e6b8:	ldr	r1, [pc, #84]	; (4e710 <error@@Base+0x1f20c>)
   4e6ba:	add.w	r3, sp, #4096	; 0x1000
   4e6be:	ldr	r2, [pc, #72]	; (4e708 <error@@Base+0x1f204>)
   4e6c0:	adds	r3, #12
   4e6c2:	add	r1, pc
   4e6c4:	ldr	r2, [r1, r2]
   4e6c6:	ldr	r1, [r2, #0]
   4e6c8:	ldr	r2, [r3, #0]
   4e6ca:	eors	r1, r2
   4e6cc:	bne.n	4e700 <error@@Base+0x1f1fc>
   4e6ce:	add.w	sp, sp, #4096	; 0x1000
   4e6d2:	add	sp, #20
   4e6d4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   4e6d8:	movs	r0, #4
   4e6da:	blx	642c <sysconf@plt>
   4e6de:	subs	r5, r0, #0
   4e6e0:	it	lt
   4e6e2:	movlt.w	r5, #256	; 0x100
   4e6e6:	cmp	r4, r5
   4e6e8:	bge.n	4e6b8 <error@@Base+0x1f1b4>
   4e6ea:	mov	r0, r4
   4e6ec:	blx	5e38 <close@plt+0x4>
   4e6f0:	mov	r0, r4
   4e6f2:	movs	r1, #1
   4e6f4:	bl	54314 <mkdtemp@@Base+0x2338>
   4e6f8:	cmp	r0, r5
   4e6fa:	mov	r4, r0
   4e6fc:	bne.n	4e6ea <error@@Base+0x1f1e6>
   4e6fe:	b.n	4e6b8 <error@@Base+0x1f1b4>
   4e700:	blx	620c <__stack_chk_fail@plt>
   4e704:	strb	r0, [r5, #9]
   4e706:	movs	r4, r0
   4e708:	lsls	r4, r3, #25
   4e70a:	movs	r0, r0
   4e70c:	subs	r5, #34	; 0x22
   4e70e:	movs	r3, r0
   4e710:	strb	r6, [r7, #6]
   4e712:	movs	r4, r0
   4e714:	ldr.w	ip, [pc, #88]	; 4e770 <error@@Base+0x1f26c>
   4e718:	push	{r4, r5, r6, lr}
   4e71a:	add	ip, pc
   4e71c:	ldr	r6, [pc, #84]	; (4e774 <error@@Base+0x1f270>)
   4e71e:	sub	sp, #32
   4e720:	mov	r4, r2
   4e722:	add	r2, sp, #12
   4e724:	str	r2, [sp, #0]
   4e726:	add	r3, sp, #16
   4e728:	ldr.w	r6, [ip, r6]
   4e72c:	movs	r2, #17
   4e72e:	mov	r5, r1
   4e730:	movs	r1, #1
   4e732:	ldr	r6, [r6, #0]
   4e734:	str	r6, [sp, #28]
   4e736:	mov.w	r6, #0
   4e73a:	movs	r6, #12
   4e73c:	str	r6, [sp, #12]
   4e73e:	blx	5870 <getsockopt@plt>
   4e742:	cmp	r0, #0
   4e744:	ittte	ge
   4e746:	ldrge	r2, [sp, #20]
   4e748:	movge	r0, #0
   4e74a:	ldrge	r3, [sp, #24]
   4e74c:	movlt.w	r0, #4294967295	; 0xffffffff
   4e750:	it	ge
   4e752:	strge	r2, [r5, #0]
   4e754:	ldr	r2, [pc, #32]	; (4e778 <error@@Base+0x1f274>)
   4e756:	it	ge
   4e758:	strge	r3, [r4, #0]
   4e75a:	ldr	r3, [pc, #24]	; (4e774 <error@@Base+0x1f270>)
   4e75c:	add	r2, pc
   4e75e:	ldr	r3, [r2, r3]
   4e760:	ldr	r2, [r3, #0]
   4e762:	ldr	r3, [sp, #28]
   4e764:	eors	r2, r3
   4e766:	bne.n	4e76c <error@@Base+0x1f268>
   4e768:	add	sp, #32
   4e76a:	pop	{r4, r5, r6, pc}
   4e76c:	blx	620c <__stack_chk_fail@plt>
   4e770:	strb	r6, [r4, #5]
   4e772:	movs	r4, r0
   4e774:	lsls	r4, r3, #25
   4e776:	movs	r0, r0
   4e778:	strb	r4, [r4, #4]
   4e77a:	movs	r4, r0
   4e77c:	push	{r3, lr}
   4e77e:	ldr	r3, [pc, #32]	; (4e7a0 <error@@Base+0x1f29c>)
   4e780:	ldr	r2, [pc, #32]	; (4e7a4 <error@@Base+0x1f2a0>)
   4e782:	add	r3, pc
   4e784:	ldr	r3, [r3, r2]
   4e786:	ldr	r0, [r3, #0]
   4e788:	blx	6a18 <strdup@plt+0x4>
   4e78c:	cbz	r0, 4e790 <error@@Base+0x1f28c>
   4e78e:	pop	{r3, pc}
   4e790:	ldr	r0, [pc, #20]	; (4e7a8 <error@@Base+0x1f2a4>)
   4e792:	add	r0, pc
   4e794:	blx	5bb0 <perror@plt+0x4>
   4e798:	movs	r0, #1
   4e79a:	blx	5abc <exit@plt>
   4e79e:	nop
   4e7a0:	strb	r6, [r7, #3]
   4e7a2:	movs	r4, r0
   4e7a4:	lsls	r0, r5, #25
   4e7a6:	movs	r0, r0
   4e7a8:	subs	r3, #226	; 0xe2
   4e7aa:	movs	r3, r0

0004e7ac <setlogin@@Base>:
   4e7ac:	movs	r0, #0
   4e7ae:	bx	lr
   4e7b0:	movs	r0, #0
   4e7b2:	bx	lr
   4e7b4:	add.w	r3, r0, #31
   4e7b8:	ands.w	r3, r3, r0, asr #32
   4e7bc:	it	cc
   4e7be:	movcc	r3, r0
   4e7c0:	negs	r2, r0
   4e7c2:	and.w	r2, r2, #31
   4e7c6:	and.w	r0, r0, #31
   4e7ca:	mov.w	r3, r3, asr #5
   4e7ce:	it	pl
   4e7d0:	negpl	r0, r2
   4e7d2:	push	{r4}
   4e7d4:	movs	r4, #1
   4e7d6:	ldr.w	r2, [r1, r3, lsl #2]
   4e7da:	lsl.w	r0, r4, r0
   4e7de:	ldr.w	r4, [sp], #4
   4e7e2:	orrs	r2, r0
   4e7e4:	str.w	r2, [r1, r3, lsl #2]
   4e7e8:	bx	lr
   4e7ea:	nop
   4e7ec:	add.w	r3, r0, #31
   4e7f0:	movs	r2, #1
   4e7f2:	ands.w	r3, r3, r0, asr #32
   4e7f6:	it	cc
   4e7f8:	movcc	r3, r0
   4e7fa:	push	{r4}
   4e7fc:	asrs	r3, r3, #5
   4e7fe:	negs	r4, r0
   4e800:	and.w	r0, r0, #31
   4e804:	and.w	r4, r4, #31
   4e808:	ldr.w	r3, [r1, r3, lsl #2]
   4e80c:	it	pl
   4e80e:	negpl	r0, r4
   4e810:	ldr.w	r4, [sp], #4
   4e814:	lsl.w	r0, r2, r0
   4e818:	tst	r0, r3
   4e81a:	ite	ne
   4e81c:	movne	r0, r2
   4e81e:	moveq	r0, #0
   4e820:	bx	lr
   4e822:	nop
   4e824:	cmp	r0, r1
   4e826:	beq.n	4e85c <setlogin@@Base+0xb0>
   4e828:	movs	r2, #14
   4e82a:	movt	r2, #4096	; 0x1000
   4e82e:	cmp	r0, r2
   4e830:	eor.w	r3, r0, r1
   4e834:	ble.n	4e850 <setlogin@@Base+0xa4>
   4e836:	lsrs	r3, r3, #20
   4e838:	ubfx	r0, r0, #12, #8
   4e83c:	ubfx	r1, r1, #12, #8
   4e840:	lsls	r3, r3, #20
   4e842:	cmp	r0, r1
   4e844:	it	le
   4e846:	cmple	r3, #0
   4e848:	ite	eq
   4e84a:	moveq	r0, #1
   4e84c:	movne	r0, #0
   4e84e:	bx	lr
   4e850:	bics.w	r3, r3, #4080	; 0xff0
   4e854:	ite	eq
   4e856:	moveq	r0, #1
   4e858:	movne	r0, #0
   4e85a:	bx	lr
   4e85c:	movs	r0, #1
   4e85e:	bx	lr
   4e860:	movs	r2, #0
   4e862:	movs	r1, #0
   4e864:	push	{r3, lr}
   4e866:	movs	r0, #12
   4e868:	blx	5780 <OPENSSL_init_crypto@plt+0x4>
   4e86c:	blx	62d8 <ENGINE_load_builtin_engines@plt>
   4e870:	blx	60ac <ENGINE_register_all_complete@plt>
   4e874:	ldmia.w	sp!, {r3, lr}
   4e878:	movs	r2, #0
   4e87a:	movs	r0, #76	; 0x4c
   4e87c:	movs	r1, #0
   4e87e:	b.w	577c <OPENSSL_init_crypto@plt>
   4e882:	nop
   4e884:	cbz	r0, 4e8a8 <setlogin@@Base+0xfc>
   4e886:	push	{r4, r5, r6, lr}
   4e888:	mov	r6, r1
   4e88a:	mov	r5, r2
   4e88c:	mov	r4, r0
   4e88e:	blx	5a68 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   4e892:	cmp	r0, #0
   4e894:	blt.n	4e8a4 <setlogin@@Base+0xf8>
   4e896:	mov	r0, r4
   4e898:	blx	5a68 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   4e89c:	cmp	r5, #16
   4e89e:	it	ls
   4e8a0:	cmpls	r0, r5
   4e8a2:	beq.n	4e8ac <setlogin@@Base+0x100>
   4e8a4:	movs	r0, #0
   4e8a6:	pop	{r4, r5, r6, pc}
   4e8a8:	movs	r0, #0
   4e8aa:	bx	lr
   4e8ac:	movs	r0, #1
   4e8ae:	cmp	r5, #0
   4e8b0:	beq.n	4e8a6 <setlogin@@Base+0xfa>
   4e8b2:	cmp	r6, #0
   4e8b4:	beq.n	4e8a4 <setlogin@@Base+0xf8>
   4e8b6:	mov	r0, r4
   4e8b8:	blx	63cc <EVP_CIPHER_CTX_iv@plt>
   4e8bc:	mov	r2, r5
   4e8be:	mov	r1, r0
   4e8c0:	mov	r0, r6
   4e8c2:	blx	6524 <memcpy@plt+0x4>
   4e8c6:	movs	r0, #1
   4e8c8:	pop	{r4, r5, r6, pc}
   4e8ca:	nop
   4e8cc:	cbz	r0, 4e8f0 <setlogin@@Base+0x144>
   4e8ce:	push	{r4, r5, r6, lr}
   4e8d0:	mov	r6, r1
   4e8d2:	mov	r5, r2
   4e8d4:	mov	r4, r0
   4e8d6:	blx	5a68 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   4e8da:	cmp	r0, #0
   4e8dc:	blt.n	4e8ec <setlogin@@Base+0x140>
   4e8de:	mov	r0, r4
   4e8e0:	blx	5a68 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   4e8e4:	cmp	r5, #16
   4e8e6:	it	ls
   4e8e8:	cmpls	r0, r5
   4e8ea:	beq.n	4e8f4 <setlogin@@Base+0x148>
   4e8ec:	movs	r0, #0
   4e8ee:	pop	{r4, r5, r6, pc}
   4e8f0:	movs	r0, #0
   4e8f2:	bx	lr
   4e8f4:	movs	r0, #1
   4e8f6:	cmp	r5, #0
   4e8f8:	beq.n	4e8ee <setlogin@@Base+0x142>
   4e8fa:	cmp	r6, #0
   4e8fc:	beq.n	4e8ec <setlogin@@Base+0x140>
   4e8fe:	mov	r0, r4
   4e900:	blx	6088 <EVP_CIPHER_CTX_iv_noconst@plt>
   4e904:	mov	r2, r5
   4e906:	mov	r1, r6
   4e908:	blx	6524 <memcpy@plt+0x4>
   4e90c:	movs	r0, #1
   4e90e:	pop	{r4, r5, r6, pc}

0004e910 <__b64_ntop@@Base>:
   4e910:	cmp	r1, #2
   4e912:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4e916:	bls.w	4ea42 <__b64_ntop@@Base+0x132>
   4e91a:	ldrb	r6, [r0, #1]
   4e91c:	add.w	ip, r0, #3
   4e920:	ldrb	r7, [r0, #0]
   4e922:	cmp	r3, #3
   4e924:	ldrb	r4, [r0, #2]
   4e926:	sub.w	r1, r1, #3
   4e92a:	mov.w	r5, r6, lsl #2
   4e92e:	mov.w	r0, r7, lsl #4
   4e932:	and.w	r5, r5, #60	; 0x3c
   4e936:	and.w	r0, r0, #48	; 0x30
   4e93a:	add.w	r5, r5, r4, lsr #6
   4e93e:	mov.w	r7, r7, lsr #2
   4e942:	add.w	r0, r0, r6, lsr #4
   4e946:	and.w	r4, r4, #63	; 0x3f
   4e94a:	bls.n	4ea3a <__b64_ntop@@Base+0x12a>
   4e94c:	ldr.w	lr, [pc, #256]	; 4ea50 <__b64_ntop@@Base+0x140>
   4e950:	mov	r6, r2
   4e952:	mov.w	r8, #4
   4e956:	add	lr, pc
   4e958:	b.n	4e996 <__b64_ntop@@Base+0x86>
   4e95a:	ldrb.w	r7, [ip]
   4e95e:	add.w	ip, ip, #3
   4e962:	ldrb.w	r9, [ip, #-2]
   4e966:	add.w	r8, r8, #4
   4e96a:	cmp	r3, r8
   4e96c:	sub.w	r1, r1, #3
   4e970:	mov.w	r0, r7, lsl #4
   4e974:	mov.w	r7, r7, lsr #2
   4e978:	ldrb.w	r4, [ip, #-1]
   4e97c:	mov.w	r5, r9, lsl #2
   4e980:	and.w	r0, r0, #48	; 0x30
   4e984:	and.w	r5, r5, #60	; 0x3c
   4e988:	add.w	r0, r0, r9, lsr #4
   4e98c:	add.w	r5, r5, r4, lsr #6
   4e990:	and.w	r4, r4, #63	; 0x3f
   4e994:	bcc.n	4ea3a <__b64_ntop@@Base+0x12a>
   4e996:	ldrb.w	r9, [lr, r7]
   4e99a:	cmp	r1, #2
   4e99c:	ldrb.w	r7, [lr, r0]
   4e9a0:	add.w	r6, r6, #4
   4e9a4:	ldrb.w	r5, [lr, r5]
   4e9a8:	ldrb.w	r0, [lr, r4]
   4e9ac:	strb.w	r9, [r6, #-4]
   4e9b0:	strb.w	r7, [r6, #-3]
   4e9b4:	strb.w	r5, [r6, #-2]
   4e9b8:	strb.w	r0, [r6, #-1]
   4e9bc:	bhi.n	4e95a <__b64_ntop@@Base+0x4a>
   4e9be:	cbnz	r1, 4e9d0 <__b64_ntop@@Base+0xc0>
   4e9c0:	cmp	r8, r3
   4e9c2:	bcs.n	4ea3a <__b64_ntop@@Base+0x12a>
   4e9c4:	movs	r3, #0
   4e9c6:	mov	r0, r8
   4e9c8:	strb.w	r3, [r2, r8]
   4e9cc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   4e9d0:	cmp	r1, #2
   4e9d2:	ldrb.w	r4, [ip]
   4e9d6:	add.w	r6, r8, #4
   4e9da:	ite	eq
   4e9dc:	ldrbeq.w	r0, [ip, #1]
   4e9e0:	movne	r7, #0
   4e9e2:	mov.w	r5, r4, lsl #4
   4e9e6:	it	ne
   4e9e8:	movne	r0, r7
   4e9ea:	and.w	r5, r5, #48	; 0x30
   4e9ee:	mov.w	r4, r4, lsr #2
   4e9f2:	ittt	eq
   4e9f4:	lsleq	r7, r0, #2
   4e9f6:	lsreq	r0, r0, #4
   4e9f8:	andeq.w	r7, r7, #60	; 0x3c
   4e9fc:	cmp	r6, r3
   4e9fe:	add	r0, r5
   4ea00:	bhi.n	4ea3a <__b64_ntop@@Base+0x12a>
   4ea02:	ldr	r5, [pc, #80]	; (4ea54 <__b64_ntop@@Base+0x144>)
   4ea04:	cmp	r1, #1
   4ea06:	add.w	lr, r2, r8
   4ea0a:	add.w	ip, r8, #2
   4ea0e:	add	r5, pc
   4ea10:	it	eq
   4ea12:	moveq	r1, #61	; 0x3d
   4ea14:	ldrb.w	r9, [r5, r4]
   4ea18:	it	ne
   4ea1a:	ldrbne	r1, [r5, r7]
   4ea1c:	ldrb	r4, [r5, r0]
   4ea1e:	add.w	r0, r8, #3
   4ea22:	strb.w	r9, [r2, r8]
   4ea26:	ite	eq
   4ea28:	moveq	r8, r6
   4ea2a:	movne	r8, r6
   4ea2c:	strb.w	r4, [lr, #1]
   4ea30:	strb.w	r1, [r2, ip]
   4ea34:	movs	r1, #61	; 0x3d
   4ea36:	strb	r1, [r2, r0]
   4ea38:	b.n	4e9c0 <__b64_ntop@@Base+0xb0>
   4ea3a:	mov.w	r0, #4294967295	; 0xffffffff
   4ea3e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   4ea42:	mov	ip, r0
   4ea44:	mov.w	r8, #0
   4ea48:	cmp	r1, #0
   4ea4a:	beq.n	4e9c0 <__b64_ntop@@Base+0xb0>
   4ea4c:	b.n	4e9d0 <__b64_ntop@@Base+0xc0>
   4ea4e:	nop
   4ea50:	subs	r2, #38	; 0x26
   4ea52:	movs	r3, r0
   4ea54:	subs	r1, #110	; 0x6e
   4ea56:	movs	r3, r0

0004ea58 <__b64_pton@@Base>:
   4ea58:	ldr	r3, [pc, #652]	; (4ece8 <__b64_pton@@Base+0x290>)
   4ea5a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ea5e:	add	r3, pc
   4ea60:	vpush	{d8-d11}
   4ea64:	mov.w	r8, #0
   4ea68:	mov	r9, r0
   4ea6a:	mov	r7, r1
   4ea6c:	mov	r6, r8
   4ea6e:	vmov	s16, r3
   4ea72:	ldr	r3, [pc, #632]	; (4ecec <__b64_pton@@Base+0x294>)
   4ea74:	sub	sp, #12
   4ea76:	add	r3, pc
   4ea78:	str	r2, [sp, #0]
   4ea7a:	vmov	s21, r3
   4ea7e:	ldr	r3, [pc, #624]	; (4ecf0 <__b64_pton@@Base+0x298>)
   4ea80:	add	r3, pc
   4ea82:	vmov	s17, r3
   4ea86:	ldr	r3, [pc, #620]	; (4ecf4 <__b64_pton@@Base+0x29c>)
   4ea88:	add	r3, pc
   4ea8a:	vmov	s22, r3
   4ea8e:	ldr	r3, [pc, #616]	; (4ecf8 <__b64_pton@@Base+0x2a0>)
   4ea90:	add	r3, pc
   4ea92:	vmov	s18, r3
   4ea96:	ldr	r3, [pc, #612]	; (4ecfc <__b64_pton@@Base+0x2a4>)
   4ea98:	add	r3, pc
   4ea9a:	vmov	s23, r3
   4ea9e:	ldr	r3, [pc, #608]	; (4ed00 <__b64_pton@@Base+0x2a8>)
   4eaa0:	add	r3, pc
   4eaa2:	vmov	s19, r3
   4eaa6:	ldr	r3, [pc, #604]	; (4ed04 <__b64_pton@@Base+0x2ac>)
   4eaa8:	add	r3, pc
   4eaaa:	vmov	s20, r3
   4eaae:	ldr	r3, [pc, #600]	; (4ed08 <__b64_pton@@Base+0x2b0>)
   4eab0:	add	r3, pc
   4eab2:	str	r3, [sp, #4]
   4eab4:	mov	r4, r9
   4eab6:	ldrb.w	sl, [r4], #1
   4eaba:	cmp.w	sl, #0
   4eabe:	beq.w	4ec3c <__b64_pton@@Base+0x1e4>
   4eac2:	blx	63b4 <__ctype_b_loc@plt>
   4eac6:	ldr.w	fp, [r0]
   4eaca:	mov	r5, r0
   4eacc:	ldrh.w	r3, [fp, sl, lsl #1]
   4ead0:	lsls	r3, r3, #18
   4ead2:	bmi.w	4ec2c <__b64_pton@@Base+0x1d4>
   4ead6:	cmp.w	sl, #61	; 0x3d
   4eada:	beq.w	4ec98 <__b64_pton@@Base+0x240>
   4eade:	vmov	r0, s16
   4eae2:	mov	r1, sl
   4eae4:	blx	69cc <strchr@plt>
   4eae8:	cmp	r0, #0
   4eaea:	beq.w	4ec1e <__b64_pton@@Base+0x1c6>
   4eaee:	cmp.w	r8, #2
   4eaf2:	beq.w	4ec4e <__b64_pton@@Base+0x1f6>
   4eaf6:	cmp.w	r8, #3
   4eafa:	beq.n	4eb9c <__b64_pton@@Base+0x144>
   4eafc:	cmp.w	r8, #1
   4eb00:	bne.n	4ebda <__b64_pton@@Base+0x182>
   4eb02:	add.w	r8, r6, #1
   4eb06:	cbz	r7, 4eb26 <__b64_pton@@Base+0xce>
   4eb08:	ldr	r3, [sp, #0]
   4eb0a:	cmp	r3, r8
   4eb0c:	bls.w	4ec1e <__b64_pton@@Base+0x1c6>
   4eb10:	vmov	r1, s19
   4eb14:	bl	54378 <mkdtemp@@Base+0x239c>
   4eb18:	ldrb	r3, [r7, r6]
   4eb1a:	lsls	r2, r0, #4
   4eb1c:	orr.w	r0, r3, r0, asr #4
   4eb20:	strb	r0, [r7, r6]
   4eb22:	strb.w	r2, [r7, r8]
   4eb26:	mov	r9, r4
   4eb28:	ldrb.w	r1, [r9], #1
   4eb2c:	cmp	r1, #0
   4eb2e:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4eb30:	ldr.w	fp, [r5]
   4eb34:	ldrh.w	r3, [fp, r1, lsl #1]
   4eb38:	lsls	r2, r3, #18
   4eb3a:	bmi.w	4ec5a <__b64_pton@@Base+0x202>
   4eb3e:	cmp	r1, #61	; 0x3d
   4eb40:	beq.w	4ece0 <__b64_pton@@Base+0x288>
   4eb44:	vmov	r0, s23
   4eb48:	blx	69cc <strchr@plt>
   4eb4c:	cmp	r0, #0
   4eb4e:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4eb50:	add.w	r6, r8, #1
   4eb54:	cbz	r7, 4eb74 <__b64_pton@@Base+0x11c>
   4eb56:	ldr	r3, [sp, #0]
   4eb58:	cmp	r3, r6
   4eb5a:	bls.n	4ec1e <__b64_pton@@Base+0x1c6>
   4eb5c:	vmov	r1, s18
   4eb60:	bl	54378 <mkdtemp@@Base+0x239c>
   4eb64:	ldrb.w	r3, [r7, r8]
   4eb68:	lsls	r2, r0, #6
   4eb6a:	orr.w	r0, r3, r0, asr #2
   4eb6e:	strb.w	r0, [r7, r8]
   4eb72:	strb	r2, [r7, r6]
   4eb74:	mov	r4, r9
   4eb76:	ldrb.w	r1, [r4], #1
   4eb7a:	cmp	r1, #0
   4eb7c:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4eb7e:	ldr.w	fp, [r5]
   4eb82:	ldrh.w	r3, [fp, r1, lsl #1]
   4eb86:	lsls	r3, r3, #18
   4eb88:	bmi.n	4ec62 <__b64_pton@@Base+0x20a>
   4eb8a:	cmp	r1, #61	; 0x3d
   4eb8c:	beq.w	4ecd6 <__b64_pton@@Base+0x27e>
   4eb90:	vmov	r0, s22
   4eb94:	blx	69cc <strchr@plt>
   4eb98:	cmp	r0, #0
   4eb9a:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4eb9c:	cbz	r7, 4ebb2 <__b64_pton@@Base+0x15a>
   4eb9e:	ldr	r3, [sp, #0]
   4eba0:	cmp	r3, r6
   4eba2:	bls.n	4ec1e <__b64_pton@@Base+0x1c6>
   4eba4:	vmov	r1, s17
   4eba8:	bl	54378 <mkdtemp@@Base+0x239c>
   4ebac:	ldrb	r3, [r7, r6]
   4ebae:	orrs	r0, r3
   4ebb0:	strb	r0, [r7, r6]
   4ebb2:	mov	r9, r4
   4ebb4:	adds	r6, #1
   4ebb6:	ldrb.w	r1, [r9], #1
   4ebba:	cmp	r1, #0
   4ebbc:	beq.n	4ec42 <__b64_pton@@Base+0x1ea>
   4ebbe:	ldr.w	fp, [r5]
   4ebc2:	ldrh.w	r3, [fp, r1, lsl #1]
   4ebc6:	lsls	r0, r3, #18
   4ebc8:	bmi.n	4ec54 <__b64_pton@@Base+0x1fc>
   4ebca:	cmp	r1, #61	; 0x3d
   4ebcc:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ebce:	vmov	r0, s21
   4ebd2:	blx	69cc <strchr@plt>
   4ebd6:	cbz	r0, 4ec1e <__b64_pton@@Base+0x1c6>
   4ebd8:	mov	r4, r9
   4ebda:	cmp	r7, #0
   4ebdc:	beq.n	4ec6a <__b64_pton@@Base+0x212>
   4ebde:	ldr	r3, [sp, #0]
   4ebe0:	cmp	r3, r6
   4ebe2:	bls.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ebe4:	vmov	r1, s20
   4ebe8:	mov	r9, r4
   4ebea:	bl	54378 <mkdtemp@@Base+0x239c>
   4ebee:	lsls	r0, r0, #2
   4ebf0:	strb	r0, [r7, r6]
   4ebf2:	ldrb.w	r1, [r9], #1
   4ebf6:	cbz	r1, 4ec1e <__b64_pton@@Base+0x1c6>
   4ebf8:	ldr	r3, [r5, #0]
   4ebfa:	ldrh.w	r3, [r3, r1, lsl #1]
   4ebfe:	lsls	r0, r3, #18
   4ec00:	bmi.n	4ec7c <__b64_pton@@Base+0x224>
   4ec02:	cmp	r1, #61	; 0x3d
   4ec04:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ec06:	vmov	r0, s20
   4ec0a:	blx	69cc <strchr@plt>
   4ec0e:	cbz	r0, 4ec1e <__b64_pton@@Base+0x1c6>
   4ec10:	add.w	r8, r6, #1
   4ec14:	mov	r4, r9
   4ec16:	b.n	4eb08 <__b64_pton@@Base+0xb0>
   4ec18:	cbz	r7, 4ec42 <__b64_pton@@Base+0x1ea>
   4ec1a:	ldrb	r3, [r7, r6]
   4ec1c:	cbz	r3, 4ec42 <__b64_pton@@Base+0x1ea>
   4ec1e:	mov.w	r0, #4294967295	; 0xffffffff
   4ec22:	add	sp, #12
   4ec24:	vpop	{d8-d11}
   4ec28:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ec2c:	mov	r9, r4
   4ec2e:	mov	r4, r9
   4ec30:	ldrb.w	sl, [r4], #1
   4ec34:	cmp.w	sl, #0
   4ec38:	bne.w	4eac2 <__b64_pton@@Base+0x6a>
   4ec3c:	cmp.w	r8, #0
   4ec40:	bne.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ec42:	mov	r0, r6
   4ec44:	add	sp, #12
   4ec46:	vpop	{d8-d11}
   4ec4a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ec4e:	mov	r9, r4
   4ec50:	mov	r8, r6
   4ec52:	b.n	4eb50 <__b64_pton@@Base+0xf8>
   4ec54:	mov.w	r8, #0
   4ec58:	b.n	4eab4 <__b64_pton@@Base+0x5c>
   4ec5a:	mov	r6, r8
   4ec5c:	mov.w	r8, #2
   4ec60:	b.n	4eab4 <__b64_pton@@Base+0x5c>
   4ec62:	mov	r9, r4
   4ec64:	mov.w	r8, #3
   4ec68:	b.n	4eab4 <__b64_pton@@Base+0x5c>
   4ec6a:	mov	r9, r4
   4ec6c:	ldrb.w	r1, [r9], #1
   4ec70:	cmp	r1, #0
   4ec72:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ec74:	ldrh.w	r3, [fp, r1, lsl #1]
   4ec78:	lsls	r4, r3, #18
   4ec7a:	bpl.n	4ec82 <__b64_pton@@Base+0x22a>
   4ec7c:	mov.w	r8, #1
   4ec80:	b.n	4eab4 <__b64_pton@@Base+0x5c>
   4ec82:	cmp	r1, #61	; 0x3d
   4ec84:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ec86:	ldr	r0, [sp, #4]
   4ec88:	blx	69cc <strchr@plt>
   4ec8c:	cmp	r0, #0
   4ec8e:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ec90:	add.w	r8, r6, #1
   4ec94:	mov	r4, r9
   4ec96:	b.n	4eb26 <__b64_pton@@Base+0xce>
   4ec98:	cmp.w	r8, #2
   4ec9c:	ldrb	r3, [r4, #0]
   4ec9e:	add.w	r1, r9, #2
   4eca2:	bne.n	4ecbe <__b64_pton@@Base+0x266>
   4eca4:	cbnz	r3, 4ecb0 <__b64_pton@@Base+0x258>
   4eca6:	b.n	4ec1e <__b64_pton@@Base+0x1c6>
   4eca8:	ldrb.w	r3, [r1], #1
   4ecac:	cmp	r3, #0
   4ecae:	beq.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ecb0:	ldrh.w	r2, [fp, r3, lsl #1]
   4ecb4:	lsls	r2, r2, #18
   4ecb6:	bmi.n	4eca8 <__b64_pton@@Base+0x250>
   4ecb8:	cmp	r3, #61	; 0x3d
   4ecba:	beq.n	4ecd0 <__b64_pton@@Base+0x278>
   4ecbc:	b.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ecbe:	cmp.w	r8, #3
   4ecc2:	bne.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ecc4:	cmp	r3, #0
   4ecc6:	beq.n	4ec18 <__b64_pton@@Base+0x1c0>
   4ecc8:	ldrh.w	r3, [fp, r3, lsl #1]
   4eccc:	lsls	r3, r3, #18
   4ecce:	bpl.n	4ec1e <__b64_pton@@Base+0x1c6>
   4ecd0:	ldrb.w	r3, [r1], #1
   4ecd4:	b.n	4ecc4 <__b64_pton@@Base+0x26c>
   4ecd6:	ldrb.w	r3, [r9, #1]
   4ecda:	add.w	r1, r9, #2
   4ecde:	b.n	4ecc4 <__b64_pton@@Base+0x26c>
   4ece0:	ldrb	r3, [r4, #1]
   4ece2:	adds	r1, r4, #2
   4ece4:	mov	r6, r8
   4ece6:	b.n	4eca4 <__b64_pton@@Base+0x24c>
   4ece8:	subs	r1, #30
   4ecea:	movs	r3, r0
   4ecec:	subs	r1, #6
   4ecee:	movs	r3, r0
   4ecf0:	subs	r0, #252	; 0xfc
   4ecf2:	movs	r3, r0
   4ecf4:	subs	r0, #244	; 0xf4
   4ecf6:	movs	r3, r0
   4ecf8:	subs	r0, #236	; 0xec
   4ecfa:	movs	r3, r0
   4ecfc:	subs	r0, #228	; 0xe4
   4ecfe:	movs	r3, r0
   4ed00:	subs	r0, #220	; 0xdc
   4ed02:	movs	r3, r0
   4ed04:	subs	r0, #212	; 0xd4
   4ed06:	movs	r3, r0
   4ed08:	subs	r0, #204	; 0xcc
   4ed0a:	movs	r3, r0
   4ed0c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ed10:	sub.w	sp, sp, #4224	; 0x1080
   4ed14:	ldr	r5, [pc, #268]	; (4ee24 <__b64_pton@@Base+0x3cc>)
   4ed16:	sub	sp, #28
   4ed18:	ldr.w	lr, [pc, #268]	; 4ee28 <__b64_pton@@Base+0x3d0>
   4ed1c:	mov	r6, r1
   4ed1e:	add	r5, pc
   4ed20:	ldr.w	ip, [pc, #264]	; 4ee2c <__b64_pton@@Base+0x3d4>
   4ed24:	add	lr, pc
   4ed26:	mov	r7, r0
   4ed28:	mov	r9, r2
   4ed2a:	add.w	r8, sp, #4192	; 0x1060
   4ed2e:	ldmia	r5!, {r0, r1, r2, r3}
   4ed30:	add.w	r4, sp, #4224	; 0x1080
   4ed34:	ldr.w	ip, [lr, ip]
   4ed38:	add.w	r8, r8, #20
   4ed3c:	adds	r4, #20
   4ed3e:	mov.w	sl, #64	; 0x40
   4ed42:	ldr.w	ip, [ip]
   4ed46:	str.w	ip, [r4]
   4ed4a:	mov.w	ip, #0
   4ed4e:	mov	ip, r8
   4ed50:	stmia.w	ip!, {r0, r1, r2, r3}
   4ed54:	add	r4, sp, #44	; 0x2c
   4ed56:	ldmia.w	r5, {r0, r1, r2, r3}
   4ed5a:	mov	r5, sl
   4ed5c:	stmia.w	ip, {r0, r1, r2, r3}
   4ed60:	mov	r0, r4
   4ed62:	bl	4f818 <__b64_pton@@Base+0xdc0>
   4ed66:	mov	r3, r7
   4ed68:	mov	r1, r6
   4ed6a:	mov	r0, r4
   4ed6c:	mov	r2, sl
   4ed6e:	str.w	sl, [sp]
   4ed72:	bl	4f930 <__b64_pton@@Base+0xed8>
   4ed76:	movs	r2, #64	; 0x40
   4ed78:	mov	r1, r6
   4ed7a:	mov	r0, r4
   4ed7c:	bl	4f860 <__b64_pton@@Base+0xe08>
   4ed80:	movs	r2, #64	; 0x40
   4ed82:	mov	r1, r7
   4ed84:	mov	r0, r4
   4ed86:	bl	4f860 <__b64_pton@@Base+0xe08>
   4ed8a:	subs	r5, #1
   4ed8c:	bne.n	4ed76 <__b64_pton@@Base+0x31e>
   4ed8e:	add	r6, sp, #12
   4ed90:	add.w	fp, sp, #10
   4ed94:	add.w	sl, sp, #44	; 0x2c
   4ed98:	strh.w	r5, [sp, #10]
   4ed9c:	mov	r7, r6
   4ed9e:	mov	r5, r6
   4eda0:	mov	r2, fp
   4eda2:	movs	r1, #32
   4eda4:	mov	r0, r8
   4eda6:	bl	4f82c <__b64_pton@@Base+0xdd4>
   4edaa:	str.w	r0, [r5], #4
   4edae:	cmp	r5, sl
   4edb0:	bne.n	4eda0 <__b64_pton@@Base+0x348>
   4edb2:	movs	r5, #64	; 0x40
   4edb4:	movs	r2, #4
   4edb6:	mov	r1, r6
   4edb8:	mov	r0, r4
   4edba:	bl	4fa88 <__b64_pton@@Base+0x1030>
   4edbe:	subs	r5, #1
   4edc0:	bne.n	4edb4 <__b64_pton@@Base+0x35c>
   4edc2:	add.w	r5, r9, #32
   4edc6:	mov	r2, r9
   4edc8:	ldr.w	r3, [r7], #4
   4edcc:	lsrs	r1, r3, #24
   4edce:	lsrs	r0, r3, #16
   4edd0:	strb	r1, [r2, #3]
   4edd2:	lsrs	r1, r3, #8
   4edd4:	strb	r0, [r2, #2]
   4edd6:	strb	r1, [r2, #1]
   4edd8:	strb.w	r3, [r2], #4
   4eddc:	cmp	r2, r5
   4edde:	bne.n	4edc8 <__b64_pton@@Base+0x370>
   4ede0:	movs	r2, #32
   4ede2:	mov	r0, r8
   4ede4:	mov	r1, r2
   4ede6:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4edea:	movs	r2, #32
   4edec:	mov	r1, r2
   4edee:	mov	r0, r6
   4edf0:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4edf4:	movw	r2, #4168	; 0x1048
   4edf8:	mov	r1, r2
   4edfa:	mov	r0, r4
   4edfc:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4ee00:	ldr	r1, [pc, #44]	; (4ee30 <__b64_pton@@Base+0x3d8>)
   4ee02:	ldr	r2, [pc, #40]	; (4ee2c <__b64_pton@@Base+0x3d4>)
   4ee04:	add.w	r3, sp, #4224	; 0x1080
   4ee08:	add	r1, pc
   4ee0a:	adds	r3, #20
   4ee0c:	ldr	r2, [r1, r2]
   4ee0e:	ldr	r1, [r2, #0]
   4ee10:	ldr	r2, [r3, #0]
   4ee12:	eors	r1, r2
   4ee14:	bne.n	4ee20 <__b64_pton@@Base+0x3c8>
   4ee16:	add.w	sp, sp, #4224	; 0x1080
   4ee1a:	add	sp, #28
   4ee1c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ee20:	blx	620c <__stack_chk_fail@plt>
   4ee24:	adds	r6, #162	; 0xa2
   4ee26:	movs	r3, r0
   4ee28:	ldr	r4, [r3, #52]	; 0x34
   4ee2a:	movs	r4, r0
   4ee2c:	lsls	r4, r3, #25
   4ee2e:	movs	r0, r0
   4ee30:	ldr	r0, [r7, #36]	; 0x24
   4ee32:	movs	r4, r0
   4ee34:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ee38:	mov	r5, r3
   4ee3a:	vpush	{d8-d9}
   4ee3e:	ldr	r3, [pc, #476]	; (4f01c <__b64_pton@@Base+0x5c4>)
   4ee40:	vmov	s18, r2
   4ee44:	ldr	r2, [pc, #472]	; (4f020 <__b64_pton@@Base+0x5c8>)
   4ee46:	sub	sp, #252	; 0xfc
   4ee48:	add	r2, pc
   4ee4a:	ldr	r3, [r2, r3]
   4ee4c:	ldr	r3, [r3, #0]
   4ee4e:	str	r3, [sp, #244]	; 0xf4
   4ee50:	mov.w	r3, #0
   4ee54:	ldr	r3, [sp, #304]	; 0x130
   4ee56:	str	r3, [sp, #44]	; 0x2c
   4ee58:	ldrd	r9, r3, [sp, #308]	; 0x134
   4ee5c:	cmp	r3, #0
   4ee5e:	beq.w	4f010 <__b64_pton@@Base+0x5b8>
   4ee62:	subs	r3, r5, #1
   4ee64:	mov	r4, r1
   4ee66:	cmp	r1, #0
   4ee68:	it	ne
   4ee6a:	cmpne.w	r3, #1048576	; 0x100000
   4ee6e:	ite	cs
   4ee70:	movcs	r3, #1
   4ee72:	movcc	r3, #0
   4ee74:	str	r3, [sp, #4]
   4ee76:	bcs.w	4f010 <__b64_pton@@Base+0x5b8>
   4ee7a:	add.w	r8, r9, #4294967295	; 0xffffffff
   4ee7e:	cmp.w	r8, #1024	; 0x400
   4ee82:	bcs.w	4f010 <__b64_pton@@Base+0x5b8>
   4ee86:	adds	r3, r5, #4
   4ee88:	vmov	s17, r0
   4ee8c:	movs	r0, #1
   4ee8e:	mov	r1, r3
   4ee90:	vmov	s16, r3
   4ee94:	blx	6460 <calloc@plt+0x4>
   4ee98:	str	r0, [sp, #12]
   4ee9a:	cmp	r0, #0
   4ee9c:	beq.w	4f010 <__b64_pton@@Base+0x5b8>
   4eea0:	add.w	r2, r9, #31
   4eea4:	adds	r1, r0, r5
   4eea6:	str	r1, [sp, #24]
   4eea8:	add.w	sl, sp, #116	; 0x74
   4eeac:	lsrs	r1, r2, #5
   4eeae:	add	r2, sp, #52	; 0x34
   4eeb0:	add.w	r0, r8, r1
   4eeb4:	str	r1, [sp, #28]
   4eeb6:	str	r2, [sp, #20]
   4eeb8:	bl	53998 <mkdtemp@@Base+0x19bc>
   4eebc:	mov	r2, r5
   4eebe:	vmov	r1, s18
   4eec2:	add	r7, sp, #180	; 0xb4
   4eec4:	add	r6, sp, #84	; 0x54
   4eec6:	add.w	fp, sp, #51	; 0x33
   4eeca:	mov	r8, r0
   4eecc:	ldr	r0, [sp, #12]
   4eece:	blx	6524 <memcpy@plt+0x4>
   4eed2:	mov	r2, r4
   4eed4:	vmov	r1, s17
   4eed8:	mov	r0, sl
   4eeda:	ldr	r3, [sp, #4]
   4eedc:	add.w	r4, sp, #83	; 0x53
   4eee0:	bl	41008 <error@@Base+0x11b04>
   4eee4:	ldr	r1, [sp, #12]
   4eee6:	adds	r2, r5, #1
   4eee8:	adds	r3, r5, #2
   4eeea:	adds	r5, #3
   4eeec:	adds	r3, r1, r3
   4eeee:	adds	r2, r1, r2
   4eef0:	str	r3, [sp, #36]	; 0x24
   4eef2:	str	r2, [sp, #32]
   4eef4:	mov	r3, r1
   4eef6:	str.w	r9, [sp, #8]
   4eefa:	add	r3, r5
   4eefc:	str	r3, [sp, #40]	; 0x28
   4eefe:	movs	r3, #1
   4ef00:	str	r3, [sp, #4]
   4ef02:	ldr	r1, [sp, #4]
   4ef04:	ldr	r0, [sp, #24]
   4ef06:	lsrs	r3, r1, #24
   4ef08:	lsrs	r2, r1, #16
   4ef0a:	strb	r3, [r0, #0]
   4ef0c:	lsrs	r3, r1, #8
   4ef0e:	ldr	r0, [sp, #32]
   4ef10:	strb	r2, [r0, #0]
   4ef12:	ldr	r0, [sp, #36]	; 0x24
   4ef14:	vmov	r2, s16
   4ef18:	strb	r3, [r0, #0]
   4ef1a:	movs	r3, #0
   4ef1c:	ldr	r0, [sp, #40]	; 0x28
   4ef1e:	strb	r1, [r0, #0]
   4ef20:	mov	r0, r7
   4ef22:	ldr	r1, [sp, #12]
   4ef24:	bl	41008 <error@@Base+0x11b04>
   4ef28:	mov	r2, r6
   4ef2a:	mov	r1, r7
   4ef2c:	mov	r0, sl
   4ef2e:	bl	4ed0c <__b64_pton@@Base+0x2b4>
   4ef32:	mov	ip, r6
   4ef34:	ldmia.w	ip!, {r0, r1, r2, r3}
   4ef38:	ldr	r5, [sp, #20]
   4ef3a:	stmia	r5!, {r0, r1, r2, r3}
   4ef3c:	ldmia.w	ip, {r0, r1, r2, r3}
   4ef40:	stmia.w	r5, {r0, r1, r2, r3}
   4ef44:	ldr	r3, [sp, #312]	; 0x138
   4ef46:	cmp	r3, #1
   4ef48:	ittt	hi
   4ef4a:	strhi.w	r8, [sp, #16]
   4ef4e:	movhi	r5, #1
   4ef50:	ldrhi.w	r8, [sp, #312]	; 0x138
   4ef54:	bls.n	4ef8c <__b64_pton@@Base+0x534>
   4ef56:	movs	r3, #0
   4ef58:	movs	r2, #32
   4ef5a:	mov	r1, r6
   4ef5c:	mov	r0, r7
   4ef5e:	bl	41008 <error@@Base+0x11b04>
   4ef62:	mov	r1, r7
   4ef64:	mov	r2, r6
   4ef66:	mov	r0, sl
   4ef68:	bl	4ed0c <__b64_pton@@Base+0x2b4>
   4ef6c:	mov	r3, fp
   4ef6e:	mov	r1, r4
   4ef70:	ldrb.w	r2, [r3, #1]!
   4ef74:	ldrb.w	r0, [r1, #1]!
   4ef78:	cmp	r3, r4
   4ef7a:	eor.w	r2, r2, r0
   4ef7e:	strb	r2, [r3, #0]
   4ef80:	bne.n	4ef70 <__b64_pton@@Base+0x518>
   4ef82:	adds	r5, #1
   4ef84:	cmp	r8, r5
   4ef86:	bne.n	4ef56 <__b64_pton@@Base+0x4fe>
   4ef88:	ldr.w	r8, [sp, #16]
   4ef8c:	ldr	r3, [sp, #8]
   4ef8e:	cmp	r8, r3
   4ef90:	it	cs
   4ef92:	movcs	r8, r3
   4ef94:	cmp.w	r8, #0
   4ef98:	beq.n	4f008 <__b64_pton@@Base+0x5b0>
   4ef9a:	ldr	r3, [sp, #4]
   4ef9c:	subs	r3, #1
   4ef9e:	cmp	r3, r9
   4efa0:	bcs.n	4f008 <__b64_pton@@Base+0x5b0>
   4efa2:	ldr.w	ip, [sp, #28]
   4efa6:	mov	r1, fp
   4efa8:	ldr	r5, [sp, #44]	; 0x2c
   4efaa:	movs	r2, #0
   4efac:	b.n	4efb4 <__b64_pton@@Base+0x55c>
   4efae:	add	r3, ip
   4efb0:	cmp	r9, r3
   4efb2:	bls.n	4f000 <__b64_pton@@Base+0x5a8>
   4efb4:	ldrb.w	r0, [r1, #1]!
   4efb8:	adds	r2, #1
   4efba:	cmp	r8, r2
   4efbc:	strb	r0, [r5, r3]
   4efbe:	bne.n	4efae <__b64_pton@@Base+0x556>
   4efc0:	ldr	r3, [sp, #8]
   4efc2:	sub.w	r3, r3, r8
   4efc6:	str	r3, [sp, #8]
   4efc8:	ldr	r3, [sp, #4]
   4efca:	adds	r3, #1
   4efcc:	str	r3, [sp, #4]
   4efce:	ldr	r3, [sp, #8]
   4efd0:	cmp	r3, #0
   4efd2:	bne.n	4ef02 <__b64_pton@@Base+0x4aa>
   4efd4:	movs	r2, #32
   4efd6:	ldr	r0, [sp, #20]
   4efd8:	mov	r1, r2
   4efda:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   4efde:	ldr	r0, [sp, #12]
   4efe0:	blx	5904 <free@plt+0x4>
   4efe4:	ldr	r0, [sp, #8]
   4efe6:	ldr	r2, [pc, #60]	; (4f024 <__b64_pton@@Base+0x5cc>)
   4efe8:	ldr	r3, [pc, #48]	; (4f01c <__b64_pton@@Base+0x5c4>)
   4efea:	add	r2, pc
   4efec:	ldr	r3, [r2, r3]
   4efee:	ldr	r2, [r3, #0]
   4eff0:	ldr	r3, [sp, #244]	; 0xf4
   4eff2:	eors	r2, r3
   4eff4:	bne.n	4f016 <__b64_pton@@Base+0x5be>
   4eff6:	add	sp, #252	; 0xfc
   4eff8:	vpop	{d8-d9}
   4effc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f000:	ldr	r3, [sp, #8]
   4f002:	subs	r3, r3, r2
   4f004:	str	r3, [sp, #8]
   4f006:	b.n	4efc8 <__b64_pton@@Base+0x570>
   4f008:	ldr	r3, [sp, #4]
   4f00a:	adds	r3, #1
   4f00c:	str	r3, [sp, #4]
   4f00e:	b.n	4ef02 <__b64_pton@@Base+0x4aa>
   4f010:	mov.w	r0, #4294967295	; 0xffffffff
   4f014:	b.n	4efe6 <__b64_pton@@Base+0x58e>
   4f016:	blx	620c <__stack_chk_fail@plt>
   4f01a:	nop
   4f01c:	lsls	r4, r3, #25
   4f01e:	movs	r0, r0
   4f020:	ldr	r0, [r7, #32]
   4f022:	movs	r4, r0
   4f024:	ldr	r6, [r2, #8]
   4f026:	movs	r4, r0
   4f028:	add.w	r3, r0, #4096	; 0x1000
   4f02c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4f030:	ldr	r7, [r1, #0]
   4f032:	ldr	r4, [r3, #0]
   4f034:	movw	r3, #4100	; 0x1004
   4f038:	ldr	r6, [r0, r3]
   4f03a:	movw	r3, #4104	; 0x1008
   4f03e:	eors	r4, r7
   4f040:	ldr	r7, [r0, r3]
   4f042:	ubfx	r5, r4, #16, #8
   4f046:	ubfx	ip, r4, #8, #8
   4f04a:	mov.w	lr, r4, lsr #24
   4f04e:	add.w	r5, r5, #256	; 0x100
   4f052:	uxtb	r3, r4
   4f054:	add.w	ip, ip, #512	; 0x200
   4f058:	ldr.w	lr, [r0, lr, lsl #2]
   4f05c:	add.w	r3, r3, #768	; 0x300
   4f060:	ldr.w	r5, [r0, r5, lsl #2]
   4f064:	eors	r7, r4
   4f066:	ldr.w	ip, [r0, ip, lsl #2]
   4f06a:	ldr.w	r4, [r0, r3, lsl #2]
   4f06e:	add	r5, lr
   4f070:	ldr	r3, [r2, #0]
   4f072:	eor.w	r5, r5, ip
   4f076:	add	r5, r4
   4f078:	movw	ip, #4108	; 0x100c
   4f07c:	eor.w	r4, r6, r3
   4f080:	ldr.w	r6, [r0, ip]
   4f084:	eors	r5, r4
   4f086:	movw	ip, #4112	; 0x1010
   4f08a:	ubfx	r4, r5, #16, #8
   4f08e:	ubfx	r3, r5, #8, #8
   4f092:	mov.w	lr, r5, lsr #24
   4f096:	add.w	r4, r4, #256	; 0x100
   4f09a:	eors	r6, r5
   4f09c:	add.w	r3, r3, #512	; 0x200
   4f0a0:	uxtb	r5, r5
   4f0a2:	ldr.w	r8, [r0, lr, lsl #2]
   4f0a6:	ldr.w	r4, [r0, r4, lsl #2]
   4f0aa:	add.w	r5, r5, #768	; 0x300
   4f0ae:	ldr.w	lr, [r0, r3, lsl #2]
   4f0b2:	add	r4, r8
   4f0b4:	ldr.w	r3, [r0, r5, lsl #2]
   4f0b8:	eor.w	r4, r4, lr
   4f0bc:	ldr.w	r5, [r0, ip]
   4f0c0:	add	r4, r3
   4f0c2:	movw	r3, #4116	; 0x1014
   4f0c6:	eors	r4, r7
   4f0c8:	ldr	r7, [r0, r3]
   4f0ca:	ubfx	r3, r4, #16, #8
   4f0ce:	ubfx	ip, r4, #8, #8
   4f0d2:	mov.w	lr, r4, lsr #24
   4f0d6:	add.w	r3, r3, #256	; 0x100
   4f0da:	eors	r5, r4
   4f0dc:	add.w	ip, ip, #512	; 0x200
   4f0e0:	uxtb	r4, r4
   4f0e2:	ldr.w	r8, [r0, lr, lsl #2]
   4f0e6:	ldr.w	r3, [r0, r3, lsl #2]
   4f0ea:	add.w	r4, r4, #768	; 0x300
   4f0ee:	ldr.w	lr, [r0, ip, lsl #2]
   4f0f2:	add	r3, r8
   4f0f4:	ldr.w	ip, [r0, r4, lsl #2]
   4f0f8:	eor.w	r3, r3, lr
   4f0fc:	movw	r4, #4120	; 0x1018
   4f100:	add	r3, ip
   4f102:	ldr.w	ip, [r0, r4]
   4f106:	eors	r3, r6
   4f108:	ubfx	r6, r3, #16, #8
   4f10c:	eor.w	r4, r3, r7
   4f110:	mov.w	lr, r3, lsr #24
   4f114:	ubfx	r7, r3, #8, #8
   4f118:	add.w	r6, r6, #256	; 0x100
   4f11c:	add.w	r7, r7, #512	; 0x200
   4f120:	uxtb	r3, r3
   4f122:	ldr.w	r8, [r0, lr, lsl #2]
   4f126:	ldr.w	r6, [r0, r6, lsl #2]
   4f12a:	add.w	r3, r3, #768	; 0x300
   4f12e:	ldr.w	lr, [r0, r7, lsl #2]
   4f132:	add	r6, r8
   4f134:	ldr.w	r7, [r0, r3, lsl #2]
   4f138:	eor.w	r3, r6, lr
   4f13c:	add	r3, r7
   4f13e:	eors	r5, r3
   4f140:	ubfx	r3, r5, #16, #8
   4f144:	ubfx	r7, r5, #8, #8
   4f148:	mov.w	lr, r5, lsr #24
   4f14c:	add.w	r3, r3, #256	; 0x100
   4f150:	uxtb	r6, r5
   4f152:	add.w	r7, r7, #512	; 0x200
   4f156:	ldr.w	lr, [r0, lr, lsl #2]
   4f15a:	add.w	r6, r6, #768	; 0x300
   4f15e:	ldr.w	r3, [r0, r3, lsl #2]
   4f162:	eor.w	r5, r5, ip
   4f166:	ldr.w	r7, [r0, r7, lsl #2]
   4f16a:	ldr.w	r6, [r0, r6, lsl #2]
   4f16e:	add	r3, lr
   4f170:	eors	r3, r7
   4f172:	movw	r7, #4124	; 0x101c
   4f176:	add	r3, r6
   4f178:	eors	r3, r4
   4f17a:	ubfx	r6, r3, #16, #8
   4f17e:	ubfx	ip, r3, #8, #8
   4f182:	mov.w	lr, r3, lsr #24
   4f186:	add.w	r6, r6, #256	; 0x100
   4f18a:	uxtb	r4, r3
   4f18c:	add.w	ip, ip, #512	; 0x200
   4f190:	ldr.w	r8, [r0, lr, lsl #2]
   4f194:	add.w	r4, r4, #768	; 0x300
   4f198:	ldr.w	r6, [r0, r6, lsl #2]
   4f19c:	ldr.w	lr, [r0, ip, lsl #2]
   4f1a0:	add	r6, r8
   4f1a2:	ldr.w	ip, [r0, r4, lsl #2]
   4f1a6:	eor.w	r6, r6, lr
   4f1aa:	ldr	r4, [r0, r7]
   4f1ac:	add	r6, ip
   4f1ae:	add.w	r7, r0, #4128	; 0x1020
   4f1b2:	eors	r5, r6
   4f1b4:	eors	r3, r4
   4f1b6:	ubfx	r4, r5, #16, #8
   4f1ba:	ubfx	ip, r5, #8, #8
   4f1be:	mov.w	lr, r5, lsr #24
   4f1c2:	add.w	r4, r4, #256	; 0x100
   4f1c6:	add.w	ip, ip, #512	; 0x200
   4f1ca:	uxtb	r6, r5
   4f1cc:	ldr.w	r8, [r0, lr, lsl #2]
   4f1d0:	add.w	r6, r6, #768	; 0x300
   4f1d4:	ldr.w	r4, [r0, r4, lsl #2]
   4f1d8:	ldr.w	lr, [r0, ip, lsl #2]
   4f1dc:	add	r4, r8
   4f1de:	ldr.w	ip, [r0, r6, lsl #2]
   4f1e2:	eor.w	r4, r4, lr
   4f1e6:	ldr	r6, [r7, #0]
   4f1e8:	add	r4, ip
   4f1ea:	movw	r7, #4132	; 0x1024
   4f1ee:	eors	r3, r4
   4f1f0:	eors	r5, r6
   4f1f2:	ubfx	r6, r3, #16, #8
   4f1f6:	ubfx	ip, r3, #8, #8
   4f1fa:	mov.w	lr, r3, lsr #24
   4f1fe:	add.w	r6, r6, #256	; 0x100
   4f202:	add.w	ip, ip, #512	; 0x200
   4f206:	uxtb	r4, r3
   4f208:	ldr.w	r8, [r0, lr, lsl #2]
   4f20c:	add.w	r4, r4, #768	; 0x300
   4f210:	ldr.w	r6, [r0, r6, lsl #2]
   4f214:	ldr.w	lr, [r0, ip, lsl #2]
   4f218:	add	r6, r8
   4f21a:	ldr.w	ip, [r0, r4, lsl #2]
   4f21e:	eor.w	r6, r6, lr
   4f222:	ldr	r4, [r0, r7]
   4f224:	add	r6, ip
   4f226:	movw	r7, #4136	; 0x1028
   4f22a:	eors	r5, r6
   4f22c:	eors	r3, r4
   4f22e:	ubfx	r4, r5, #16, #8
   4f232:	ubfx	ip, r5, #8, #8
   4f236:	mov.w	lr, r5, lsr #24
   4f23a:	add.w	r4, r4, #256	; 0x100
   4f23e:	add.w	ip, ip, #512	; 0x200
   4f242:	uxtb	r6, r5
   4f244:	ldr.w	r8, [r0, lr, lsl #2]
   4f248:	add.w	r6, r6, #768	; 0x300
   4f24c:	ldr.w	r4, [r0, r4, lsl #2]
   4f250:	ldr.w	lr, [r0, ip, lsl #2]
   4f254:	add	r4, r8
   4f256:	ldr.w	ip, [r0, r6, lsl #2]
   4f25a:	eor.w	r4, r4, lr
   4f25e:	ldr	r6, [r0, r7]
   4f260:	add	r4, ip
   4f262:	movw	r7, #4140	; 0x102c
   4f266:	eors	r3, r4
   4f268:	eors	r6, r5
   4f26a:	ubfx	r5, r3, #16, #8
   4f26e:	ubfx	ip, r3, #8, #8
   4f272:	mov.w	lr, r3, lsr #24
   4f276:	add.w	r5, r5, #256	; 0x100
   4f27a:	add.w	ip, ip, #512	; 0x200
   4f27e:	uxtb	r4, r3
   4f280:	ldr.w	r8, [r0, lr, lsl #2]
   4f284:	add.w	r4, r4, #768	; 0x300
   4f288:	ldr.w	r5, [r0, r5, lsl #2]
   4f28c:	ldr.w	lr, [r0, ip, lsl #2]
   4f290:	add	r5, r8
   4f292:	ldr.w	ip, [r0, r4, lsl #2]
   4f296:	eor.w	r5, r5, lr
   4f29a:	ldr	r4, [r0, r7]
   4f29c:	add	r5, ip
   4f29e:	movw	r7, #4144	; 0x1030
   4f2a2:	eors	r5, r6
   4f2a4:	eors	r3, r4
   4f2a6:	ubfx	r4, r5, #16, #8
   4f2aa:	ubfx	ip, r5, #8, #8
   4f2ae:	mov.w	lr, r5, lsr #24
   4f2b2:	add.w	r4, r4, #256	; 0x100
   4f2b6:	add.w	ip, ip, #512	; 0x200
   4f2ba:	uxtb	r6, r5
   4f2bc:	ldr.w	r8, [r0, lr, lsl #2]
   4f2c0:	add.w	r6, r6, #768	; 0x300
   4f2c4:	ldr.w	r4, [r0, r4, lsl #2]
   4f2c8:	ldr.w	lr, [r0, ip, lsl #2]
   4f2cc:	add	r4, r8
   4f2ce:	ldr.w	ip, [r0, r6, lsl #2]
   4f2d2:	eor.w	r4, r4, lr
   4f2d6:	ldr	r6, [r0, r7]
   4f2d8:	add	r4, ip
   4f2da:	movw	r7, #4148	; 0x1034
   4f2de:	eors	r4, r3
   4f2e0:	eors	r5, r6
   4f2e2:	ubfx	r3, r4, #16, #8
   4f2e6:	ubfx	ip, r4, #8, #8
   4f2ea:	mov.w	lr, r4, lsr #24
   4f2ee:	add.w	r3, r3, #256	; 0x100
   4f2f2:	add.w	ip, ip, #512	; 0x200
   4f2f6:	uxtb	r6, r4
   4f2f8:	ldr.w	r8, [r0, lr, lsl #2]
   4f2fc:	add.w	r6, r6, #768	; 0x300
   4f300:	ldr.w	r3, [r0, r3, lsl #2]
   4f304:	ldr.w	lr, [r0, ip, lsl #2]
   4f308:	add	r3, r8
   4f30a:	ldr.w	ip, [r0, r6, lsl #2]
   4f30e:	eor.w	r3, r3, lr
   4f312:	ldr	r6, [r0, r7]
   4f314:	add	r3, ip
   4f316:	movw	r7, #4152	; 0x1038
   4f31a:	eors	r5, r3
   4f31c:	eor.w	r3, r4, r6
   4f320:	ubfx	r4, r5, #16, #8
   4f324:	ubfx	ip, r5, #8, #8
   4f328:	mov.w	lr, r5, lsr #24
   4f32c:	add.w	r4, r4, #256	; 0x100
   4f330:	add.w	ip, ip, #512	; 0x200
   4f334:	uxtb	r6, r5
   4f336:	ldr.w	r8, [r0, lr, lsl #2]
   4f33a:	add.w	r6, r6, #768	; 0x300
   4f33e:	ldr.w	r4, [r0, r4, lsl #2]
   4f342:	ldr.w	lr, [r0, ip, lsl #2]
   4f346:	add	r4, r8
   4f348:	ldr.w	ip, [r0, r6, lsl #2]
   4f34c:	eor.w	r4, r4, lr
   4f350:	ldr	r6, [r0, r7]
   4f352:	add	r4, ip
   4f354:	movw	r7, #4156	; 0x103c
   4f358:	eors	r4, r3
   4f35a:	eors	r5, r6
   4f35c:	ubfx	r3, r4, #16, #8
   4f360:	ubfx	ip, r4, #8, #8
   4f364:	mov.w	lr, r4, lsr #24
   4f368:	add.w	r3, r3, #256	; 0x100
   4f36c:	add.w	ip, ip, #512	; 0x200
   4f370:	uxtb	r6, r4
   4f372:	ldr.w	r8, [r0, lr, lsl #2]
   4f376:	add.w	r6, r6, #768	; 0x300
   4f37a:	ldr.w	r3, [r0, r3, lsl #2]
   4f37e:	ldr.w	lr, [r0, ip, lsl #2]
   4f382:	add	r3, r8
   4f384:	ldr.w	ip, [r0, r6, lsl #2]
   4f388:	eor.w	r3, r3, lr
   4f38c:	ldr	r6, [r0, r7]
   4f38e:	add	r3, ip
   4f390:	movw	r7, #4164	; 0x1044
   4f394:	eors	r5, r3
   4f396:	eors	r6, r4
   4f398:	ubfx	r4, r5, #16, #8
   4f39c:	ubfx	ip, r5, #8, #8
   4f3a0:	mov.w	lr, r5, lsr #24
   4f3a4:	add.w	r4, r4, #256	; 0x100
   4f3a8:	uxtb	r3, r5
   4f3aa:	add.w	ip, ip, #512	; 0x200
   4f3ae:	ldr.w	lr, [r0, lr, lsl #2]
   4f3b2:	add.w	r3, r3, #768	; 0x300
   4f3b6:	ldr.w	r4, [r0, r4, lsl #2]
   4f3ba:	ldr.w	ip, [r0, ip, lsl #2]
   4f3be:	ldr.w	r3, [r0, r3, lsl #2]
   4f3c2:	add	r4, lr
   4f3c4:	eor.w	r4, r4, ip
   4f3c8:	ldr	r7, [r0, r7]
   4f3ca:	add	r4, r3
   4f3cc:	add.w	r3, r0, #4160	; 0x1040
   4f3d0:	eors	r4, r6
   4f3d2:	ubfx	r6, r4, #16, #8
   4f3d6:	ldr	r3, [r3, #0]
   4f3d8:	add.w	r6, r6, #256	; 0x100
   4f3dc:	mov.w	lr, r4, lsr #24
   4f3e0:	ubfx	ip, r4, #8, #8
   4f3e4:	eors	r5, r3
   4f3e6:	add.w	ip, ip, #512	; 0x200
   4f3ea:	ldr.w	r3, [r0, r6, lsl #2]
   4f3ee:	uxtb	r6, r4
   4f3f0:	ldr.w	lr, [r0, lr, lsl #2]
   4f3f4:	add.w	r6, r6, #768	; 0x300
   4f3f8:	ldr.w	ip, [r0, ip, lsl #2]
   4f3fc:	add	r3, lr
   4f3fe:	eors	r4, r7
   4f400:	ldr.w	r0, [r0, r6, lsl #2]
   4f404:	eor.w	r3, r3, ip
   4f408:	str	r4, [r1, #0]
   4f40a:	add	r3, r0
   4f40c:	eors	r3, r5
   4f40e:	str	r3, [r2, #0]
   4f410:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   4f414:	movw	r3, #4164	; 0x1044
   4f418:	add.w	ip, r0, #4160	; 0x1040
   4f41c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4f420:	ldr	r3, [r0, r3]
   4f422:	ldr	r4, [r1, #0]
   4f424:	eors	r4, r3
   4f426:	ubfx	r3, r4, #16, #8
   4f42a:	ubfx	r7, r4, #8, #8
   4f42e:	mov.w	lr, r4, lsr #24
   4f432:	add.w	r3, r3, #256	; 0x100
   4f436:	add.w	r7, r7, #512	; 0x200
   4f43a:	uxtb	r6, r4
   4f43c:	ldr.w	r8, [r0, lr, lsl #2]
   4f440:	add.w	r6, r6, #768	; 0x300
   4f444:	ldr.w	r3, [r0, r3, lsl #2]
   4f448:	ldr.w	r5, [r0, r7, lsl #2]
   4f44c:	add	r3, r8
   4f44e:	ldr.w	r7, [r0, r6, lsl #2]
   4f452:	eors	r3, r5
   4f454:	ldr.w	r6, [ip]
   4f458:	ldr	r5, [r2, #0]
   4f45a:	add	r3, r7
   4f45c:	movw	r7, #4156	; 0x103c
   4f460:	movw	ip, #4152	; 0x1038
   4f464:	eors	r5, r6
   4f466:	ldr.w	r8, [r0, r7]
   4f46a:	eors	r3, r5
   4f46c:	ubfx	r6, r3, #16, #8
   4f470:	ubfx	r7, r3, #8, #8
   4f474:	add.w	r6, r6, #256	; 0x100
   4f478:	mov.w	lr, r3, lsr #24
   4f47c:	eor.w	r5, r4, r8
   4f480:	add.w	r7, r7, #512	; 0x200
   4f484:	ldr.w	r4, [r0, r6, lsl #2]
   4f488:	uxtb	r6, r3
   4f48a:	ldr.w	r8, [r0, lr, lsl #2]
   4f48e:	add.w	r6, r6, #768	; 0x300
   4f492:	ldr.w	lr, [r0, r7, lsl #2]
   4f496:	add	r4, r8
   4f498:	ldr.w	r7, [r0, r6, lsl #2]
   4f49c:	eor.w	r4, r4, lr
   4f4a0:	ldr.w	r6, [r0, ip]
   4f4a4:	add	r4, r7
   4f4a6:	movw	r7, #4148	; 0x1034
   4f4aa:	eors	r4, r5
   4f4ac:	eors	r3, r6
   4f4ae:	ubfx	r5, r4, #16, #8
   4f4b2:	ubfx	ip, r4, #8, #8
   4f4b6:	mov.w	lr, r4, lsr #24
   4f4ba:	add.w	r5, r5, #256	; 0x100
   4f4be:	add.w	ip, ip, #512	; 0x200
   4f4c2:	uxtb	r6, r4
   4f4c4:	ldr.w	r8, [r0, lr, lsl #2]
   4f4c8:	add.w	r6, r6, #768	; 0x300
   4f4cc:	ldr.w	r5, [r0, r5, lsl #2]
   4f4d0:	ldr.w	lr, [r0, ip, lsl #2]
   4f4d4:	add	r5, r8
   4f4d6:	ldr.w	ip, [r0, r6, lsl #2]
   4f4da:	eor.w	r5, r5, lr
   4f4de:	ldr	r6, [r0, r7]
   4f4e0:	add	r5, ip
   4f4e2:	movw	r7, #4144	; 0x1030
   4f4e6:	eors	r3, r5
   4f4e8:	eor.w	r5, r4, r6
   4f4ec:	ubfx	r4, r3, #16, #8
   4f4f0:	ubfx	ip, r3, #8, #8
   4f4f4:	mov.w	lr, r3, lsr #24
   4f4f8:	add.w	r4, r4, #256	; 0x100
   4f4fc:	add.w	ip, ip, #512	; 0x200
   4f500:	uxtb	r6, r3
   4f502:	ldr.w	r8, [r0, lr, lsl #2]
   4f506:	add.w	r6, r6, #768	; 0x300
   4f50a:	ldr.w	r4, [r0, r4, lsl #2]
   4f50e:	ldr.w	lr, [r0, ip, lsl #2]
   4f512:	add	r4, r8
   4f514:	ldr.w	ip, [r0, r6, lsl #2]
   4f518:	eor.w	r4, r4, lr
   4f51c:	ldr	r6, [r0, r7]
   4f51e:	add	r4, ip
   4f520:	movw	r7, #4140	; 0x102c
   4f524:	eors	r4, r5
   4f526:	eors	r3, r6
   4f528:	ubfx	r5, r4, #16, #8
   4f52c:	ubfx	ip, r4, #8, #8
   4f530:	mov.w	lr, r4, lsr #24
   4f534:	add.w	r5, r5, #256	; 0x100
   4f538:	add.w	ip, ip, #512	; 0x200
   4f53c:	uxtb	r6, r4
   4f53e:	ldr.w	r8, [r0, lr, lsl #2]
   4f542:	add.w	r6, r6, #768	; 0x300
   4f546:	ldr.w	r5, [r0, r5, lsl #2]
   4f54a:	ldr.w	lr, [r0, ip, lsl #2]
   4f54e:	add	r5, r8
   4f550:	ldr.w	ip, [r0, r6, lsl #2]
   4f554:	eor.w	r5, r5, lr
   4f558:	ldr	r6, [r0, r7]
   4f55a:	add	r5, ip
   4f55c:	eors	r3, r5
   4f55e:	eor.w	r5, r4, r6
   4f562:	ubfx	r4, r3, #16, #8
   4f566:	ubfx	r7, r3, #8, #8
   4f56a:	mov.w	ip, r3, lsr #24
   4f56e:	add.w	r4, r4, #256	; 0x100
   4f572:	uxtb	r6, r3
   4f574:	add.w	r7, r7, #512	; 0x200
   4f578:	ldr.w	lr, [r0, ip, lsl #2]
   4f57c:	add.w	r6, r6, #768	; 0x300
   4f580:	ldr.w	r4, [r0, r4, lsl #2]
   4f584:	ldr.w	ip, [r0, r7, lsl #2]
   4f588:	add	r4, lr
   4f58a:	ldr.w	r7, [r0, r6, lsl #2]
   4f58e:	eor.w	r4, r4, ip
   4f592:	movw	r6, #4136	; 0x1028
   4f596:	add	r4, r7
   4f598:	ldr.w	r8, [r0, r6]
   4f59c:	eors	r4, r5
   4f59e:	movw	ip, #4132	; 0x1024
   4f5a2:	ubfx	r6, r4, #16, #8
   4f5a6:	ubfx	r7, r4, #8, #8
   4f5aa:	add.w	r6, r6, #256	; 0x100
   4f5ae:	mov.w	lr, r4, lsr #24
   4f5b2:	add.w	r7, r7, #512	; 0x200
   4f5b6:	eor.w	r3, r3, r8
   4f5ba:	ldr.w	r5, [r0, r6, lsl #2]
   4f5be:	uxtb	r6, r4
   4f5c0:	ldr.w	r8, [r0, lr, lsl #2]
   4f5c4:	add.w	r6, r6, #768	; 0x300
   4f5c8:	ldr.w	lr, [r0, r7, lsl #2]
   4f5cc:	add	r5, r8
   4f5ce:	ldr.w	r7, [r0, r6, lsl #2]
   4f5d2:	eor.w	r5, r5, lr
   4f5d6:	ldr.w	r6, [r0, ip]
   4f5da:	add	r5, r7
   4f5dc:	add.w	r7, r0, #4128	; 0x1020
   4f5e0:	eors	r3, r5
   4f5e2:	eor.w	r5, r4, r6
   4f5e6:	ubfx	r4, r3, #16, #8
   4f5ea:	ubfx	ip, r3, #8, #8
   4f5ee:	mov.w	lr, r3, lsr #24
   4f5f2:	add.w	r4, r4, #256	; 0x100
   4f5f6:	add.w	ip, ip, #512	; 0x200
   4f5fa:	uxtb	r6, r3
   4f5fc:	ldr.w	r8, [r0, lr, lsl #2]
   4f600:	add.w	r6, r6, #768	; 0x300
   4f604:	ldr.w	r4, [r0, r4, lsl #2]
   4f608:	ldr.w	lr, [r0, ip, lsl #2]
   4f60c:	add	r4, r8
   4f60e:	ldr.w	ip, [r0, r6, lsl #2]
   4f612:	eor.w	r4, r4, lr
   4f616:	ldr	r6, [r7, #0]
   4f618:	add	r4, ip
   4f61a:	movw	r7, #4124	; 0x101c
   4f61e:	eors	r4, r5
   4f620:	eor.w	r5, r3, r6
   4f624:	ubfx	r3, r4, #16, #8
   4f628:	ubfx	ip, r4, #8, #8
   4f62c:	mov.w	lr, r4, lsr #24
   4f630:	add.w	r3, r3, #256	; 0x100
   4f634:	add.w	ip, ip, #512	; 0x200
   4f638:	uxtb	r6, r4
   4f63a:	ldr.w	r8, [r0, lr, lsl #2]
   4f63e:	add.w	r6, r6, #768	; 0x300
   4f642:	ldr.w	r3, [r0, r3, lsl #2]
   4f646:	ldr.w	lr, [r0, ip, lsl #2]
   4f64a:	add	r3, r8
   4f64c:	ldr.w	ip, [r0, r6, lsl #2]
   4f650:	eor.w	r3, r3, lr
   4f654:	ldr	r6, [r0, r7]
   4f656:	add	r3, ip
   4f658:	movw	r7, #4120	; 0x1018
   4f65c:	eors	r3, r5
   4f65e:	eor.w	r5, r4, r6
   4f662:	ubfx	r4, r3, #16, #8
   4f666:	ubfx	ip, r3, #8, #8
   4f66a:	mov.w	lr, r3, lsr #24
   4f66e:	add.w	r4, r4, #256	; 0x100
   4f672:	add.w	ip, ip, #512	; 0x200
   4f676:	uxtb	r6, r3
   4f678:	ldr.w	r8, [r0, lr, lsl #2]
   4f67c:	add.w	r6, r6, #768	; 0x300
   4f680:	ldr.w	r4, [r0, r4, lsl #2]
   4f684:	ldr.w	lr, [r0, ip, lsl #2]
   4f688:	add	r4, r8
   4f68a:	ldr.w	ip, [r0, r6, lsl #2]
   4f68e:	eor.w	r4, r4, lr
   4f692:	ldr	r6, [r0, r7]
   4f694:	add	r4, ip
   4f696:	movw	r7, #4116	; 0x1014
   4f69a:	eors	r4, r5
   4f69c:	eor.w	r5, r3, r6
   4f6a0:	ubfx	r3, r4, #16, #8
   4f6a4:	ubfx	ip, r4, #8, #8
   4f6a8:	mov.w	lr, r4, lsr #24
   4f6ac:	add.w	r3, r3, #256	; 0x100
   4f6b0:	add.w	ip, ip, #512	; 0x200
   4f6b4:	uxtb	r6, r4
   4f6b6:	ldr.w	r8, [r0, lr, lsl #2]
   4f6ba:	add.w	r6, r6, #768	; 0x300
   4f6be:	ldr.w	r3, [r0, r3, lsl #2]
   4f6c2:	ldr.w	lr, [r0, ip, lsl #2]
   4f6c6:	add	r3, r8
   4f6c8:	ldr.w	ip, [r0, r6, lsl #2]
   4f6cc:	eor.w	r3, r3, lr
   4f6d0:	ldr	r6, [r0, r7]
   4f6d2:	add	r3, ip
   4f6d4:	movw	r7, #4112	; 0x1010
   4f6d8:	eors	r3, r5
   4f6da:	eor.w	r5, r4, r6
   4f6de:	ubfx	r4, r3, #16, #8
   4f6e2:	ubfx	ip, r3, #8, #8
   4f6e6:	mov.w	lr, r3, lsr #24
   4f6ea:	add.w	r4, r4, #256	; 0x100
   4f6ee:	add.w	ip, ip, #512	; 0x200
   4f6f2:	uxtb	r6, r3
   4f6f4:	ldr.w	r8, [r0, lr, lsl #2]
   4f6f8:	add.w	r6, r6, #768	; 0x300
   4f6fc:	ldr.w	r4, [r0, r4, lsl #2]
   4f700:	ldr.w	lr, [r0, ip, lsl #2]
   4f704:	add	r4, r8
   4f706:	ldr.w	ip, [r0, r6, lsl #2]
   4f70a:	eor.w	r4, r4, lr
   4f70e:	ldr	r6, [r0, r7]
   4f710:	add	r4, ip
   4f712:	movw	r7, #4108	; 0x100c
   4f716:	eors	r4, r5
   4f718:	eor.w	r5, r3, r6
   4f71c:	ubfx	r3, r4, #16, #8
   4f720:	ubfx	ip, r4, #8, #8
   4f724:	mov.w	lr, r4, lsr #24
   4f728:	add.w	r3, r3, #256	; 0x100
   4f72c:	add.w	ip, ip, #512	; 0x200
   4f730:	uxtb	r6, r4
   4f732:	ldr.w	r8, [r0, lr, lsl #2]
   4f736:	add.w	r6, r6, #768	; 0x300
   4f73a:	ldr.w	r3, [r0, r3, lsl #2]
   4f73e:	ldr.w	lr, [r0, ip, lsl #2]
   4f742:	add	r3, r8
   4f744:	ldr.w	ip, [r0, r6, lsl #2]
   4f748:	eor.w	r3, r3, lr
   4f74c:	ldr	r6, [r0, r7]
   4f74e:	add	r3, ip
   4f750:	movw	r7, #4104	; 0x1008
   4f754:	eors	r3, r5
   4f756:	eor.w	r5, r4, r6
   4f75a:	ubfx	r4, r3, #16, #8
   4f75e:	ubfx	ip, r3, #8, #8
   4f762:	mov.w	lr, r3, lsr #24
   4f766:	add.w	r4, r4, #256	; 0x100
   4f76a:	add.w	ip, ip, #512	; 0x200
   4f76e:	uxtb	r6, r3
   4f770:	ldr.w	r8, [r0, lr, lsl #2]
   4f774:	add.w	r6, r6, #768	; 0x300
   4f778:	ldr.w	r4, [r0, r4, lsl #2]
   4f77c:	ldr.w	lr, [r0, ip, lsl #2]
   4f780:	add	r4, r8
   4f782:	ldr.w	ip, [r0, r6, lsl #2]
   4f786:	eor.w	r4, r4, lr
   4f78a:	ldr	r6, [r0, r7]
   4f78c:	add	r4, ip
   4f78e:	add.w	r7, r0, #4096	; 0x1000
   4f792:	eors	r4, r5
   4f794:	eor.w	r5, r3, r6
   4f798:	ubfx	r3, r4, #16, #8
   4f79c:	ubfx	ip, r4, #8, #8
   4f7a0:	mov.w	lr, r4, lsr #24
   4f7a4:	add.w	r3, r3, #256	; 0x100
   4f7a8:	uxtb	r6, r4
   4f7aa:	add.w	ip, ip, #512	; 0x200
   4f7ae:	ldr.w	lr, [r0, lr, lsl #2]
   4f7b2:	add.w	r6, r6, #768	; 0x300
   4f7b6:	ldr.w	r3, [r0, r3, lsl #2]
   4f7ba:	ldr.w	ip, [r0, ip, lsl #2]
   4f7be:	ldr.w	r6, [r0, r6, lsl #2]
   4f7c2:	add	r3, lr
   4f7c4:	eor.w	r3, r3, ip
   4f7c8:	ldr	r7, [r7, #0]
   4f7ca:	add	r3, r6
   4f7cc:	movw	r6, #4100	; 0x1004
   4f7d0:	eors	r3, r5
   4f7d2:	ldr	r6, [r0, r6]
   4f7d4:	ubfx	r5, r3, #16, #8
   4f7d8:	ubfx	ip, r3, #8, #8
   4f7dc:	mov.w	lr, r3, lsr #24
   4f7e0:	add.w	r5, r5, #256	; 0x100
   4f7e4:	eors	r7, r3
   4f7e6:	add.w	ip, ip, #512	; 0x200
   4f7ea:	uxtb	r3, r3
   4f7ec:	ldr.w	r5, [r0, r5, lsl #2]
   4f7f0:	ldr.w	lr, [r0, lr, lsl #2]
   4f7f4:	add.w	r3, r3, #768	; 0x300
   4f7f8:	ldr.w	ip, [r0, ip, lsl #2]
   4f7fc:	eors	r6, r4
   4f7fe:	ldr.w	r3, [r0, r3, lsl #2]
   4f802:	add.w	r4, r5, lr
   4f806:	eor.w	r4, r4, ip
   4f80a:	str	r7, [r1, #0]
   4f80c:	add	r4, r3
   4f80e:	eors	r4, r6
   4f810:	str	r4, [r2, #0]
   4f812:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   4f816:	nop
   4f818:	ldr	r1, [pc, #12]	; (4f828 <__b64_pton@@Base+0xdd0>)
   4f81a:	movw	r2, #4168	; 0x1048
   4f81e:	push	{r3, lr}
   4f820:	add	r1, pc
   4f822:	blx	6524 <memcpy@plt+0x4>
   4f826:	pop	{r3, pc}
   4f828:	cmp	r3, #196	; 0xc4
   4f82a:	movs	r3, r0
   4f82c:	push	{r4, r5, r6, r7}
   4f82e:	movs	r3, #4
   4f830:	ldrh	r4, [r2, #0]
   4f832:	mov	r6, r0
   4f834:	movs	r0, #0
   4f836:	cmp	r1, r4
   4f838:	add.w	r7, r4, #1
   4f83c:	mov	r5, r6
   4f83e:	it	hi
   4f840:	addhi	r5, r6, r4
   4f842:	add.w	r3, r3, #4294967295	; 0xffffffff
   4f846:	it	hi
   4f848:	uxthhi	r4, r7
   4f84a:	ldrb	r5, [r5, #0]
   4f84c:	it	ls
   4f84e:	movls	r4, #1
   4f850:	ands.w	r3, r3, #255	; 0xff
   4f854:	orr.w	r0, r5, r0, lsl #8
   4f858:	bne.n	4f836 <__b64_pton@@Base+0xdde>
   4f85a:	strh	r4, [r2, #0]
   4f85c:	pop	{r4, r5, r6, r7}
   4f85e:	bx	lr
   4f860:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4f864:	mov	r7, r2
   4f866:	ldr	r2, [pc, #188]	; (4f924 <__b64_pton@@Base+0xecc>)
   4f868:	sub	sp, #16
   4f86a:	ldr	r3, [pc, #188]	; (4f928 <__b64_pton@@Base+0xed0>)
   4f86c:	add.w	r9, r0, #4160	; 0x1040
   4f870:	add	r2, pc
   4f872:	add.w	r9, r9, #4
   4f876:	add.w	r5, r0, #4096	; 0x1000
   4f87a:	addw	r4, r0, #4092	; 0xffc
   4f87e:	ldr	r3, [r2, r3]
   4f880:	add.w	sl, sp, #2
   4f884:	mov	r6, r0
   4f886:	mov	r8, r1
   4f888:	ldr	r3, [r3, #0]
   4f88a:	str	r3, [sp, #12]
   4f88c:	mov.w	r3, #0
   4f890:	movs	r3, #0
   4f892:	strh.w	r3, [sp, #2]
   4f896:	mov	r2, sl
   4f898:	mov	r1, r7
   4f89a:	mov	r0, r8
   4f89c:	bl	4f82c <__b64_pton@@Base+0xdd4>
   4f8a0:	ldr.w	r3, [r4, #4]!
   4f8a4:	cmp	r4, r9
   4f8a6:	eor.w	r0, r0, r3
   4f8aa:	str	r0, [r4, #0]
   4f8ac:	bne.n	4f896 <__b64_pton@@Base+0xe3e>
   4f8ae:	add.w	r7, r6, #4160	; 0x1040
   4f8b2:	add.w	r9, sp, #8
   4f8b6:	adds	r7, #8
   4f8b8:	add.w	r8, sp, #4
   4f8bc:	movs	r3, #0
   4f8be:	strh.w	r3, [sp, #2]
   4f8c2:	strd	r3, r3, [sp, #4]
   4f8c6:	mov	r2, r9
   4f8c8:	mov	r1, r8
   4f8ca:	mov	r0, r6
   4f8cc:	bl	4f028 <__b64_pton@@Base+0x5d0>
   4f8d0:	ldrd	r2, r3, [sp, #4]
   4f8d4:	strd	r2, r3, [r5]
   4f8d8:	adds	r5, #8
   4f8da:	cmp	r5, r7
   4f8dc:	bne.n	4f8c6 <__b64_pton@@Base+0xe6e>
   4f8de:	add.w	r7, r6, #1024	; 0x400
   4f8e2:	add.w	sl, r6, #5120	; 0x1400
   4f8e6:	sub.w	r4, r7, #1024	; 0x400
   4f8ea:	mov	r2, r9
   4f8ec:	mov	r1, r8
   4f8ee:	mov	r0, r6
   4f8f0:	bl	4f028 <__b64_pton@@Base+0x5d0>
   4f8f4:	ldrd	r5, r3, [sp, #4]
   4f8f8:	strd	r5, r3, [r4]
   4f8fc:	adds	r4, #8
   4f8fe:	cmp	r4, r7
   4f900:	bne.n	4f8ea <__b64_pton@@Base+0xe92>
   4f902:	add.w	r7, r4, #1024	; 0x400
   4f906:	cmp	r7, sl
   4f908:	bne.n	4f8e6 <__b64_pton@@Base+0xe8e>
   4f90a:	ldr	r2, [pc, #32]	; (4f92c <__b64_pton@@Base+0xed4>)
   4f90c:	ldr	r3, [pc, #24]	; (4f928 <__b64_pton@@Base+0xed0>)
   4f90e:	add	r2, pc
   4f910:	ldr	r3, [r2, r3]
   4f912:	ldr	r2, [r3, #0]
   4f914:	ldr	r3, [sp, #12]
   4f916:	eors	r2, r3
   4f918:	bne.n	4f920 <__b64_pton@@Base+0xec8>
   4f91a:	add	sp, #16
   4f91c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4f920:	blx	620c <__stack_chk_fail@plt>
   4f924:	str	r0, [r2, #0]
   4f926:	movs	r4, r0
   4f928:	lsls	r4, r3, #25
   4f92a:	movs	r0, r0
   4f92c:	ldrsh	r2, [r6, r5]
   4f92e:	movs	r4, r0
   4f930:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f934:	sub	sp, #28
   4f936:	mov	r6, r2
   4f938:	ldr	r2, [pc, #288]	; (4fa5c <__b64_pton@@Base+0x1004>)
   4f93a:	mov	r8, r3
   4f93c:	add.w	r3, r0, #4096	; 0x1000
   4f940:	str	r3, [sp, #4]
   4f942:	add	r2, pc
   4f944:	ldr	r3, [pc, #280]	; (4fa60 <__b64_pton@@Base+0x1008>)
   4f946:	add.w	r9, r0, #4160	; 0x1040
   4f94a:	ldrh.w	fp, [sp, #64]	; 0x40
   4f94e:	add.w	r9, r9, #4
   4f952:	addw	sl, r0, #4092	; 0xffc
   4f956:	add.w	r4, sp, #10
   4f95a:	ldr	r3, [r2, r3]
   4f95c:	mov	r7, r0
   4f95e:	mov	r5, r1
   4f960:	movs	r2, #0
   4f962:	ldr	r3, [r3, #0]
   4f964:	str	r3, [sp, #20]
   4f966:	mov.w	r3, #0
   4f96a:	strh.w	r2, [sp, #10]
   4f96e:	mov	r2, r4
   4f970:	mov	r1, fp
   4f972:	mov	r0, r8
   4f974:	bl	4f82c <__b64_pton@@Base+0xdd4>
   4f978:	ldr.w	r2, [sl, #4]!
   4f97c:	cmp	sl, r9
   4f97e:	eor.w	r0, r0, r2
   4f982:	str.w	r0, [sl]
   4f986:	bne.n	4f96e <__b64_pton@@Base+0xf16>
   4f988:	add.w	fp, r7, #4160	; 0x1040
   4f98c:	ldr.w	sl, [sp, #4]
   4f990:	add.w	r9, sp, #16
   4f994:	add.w	fp, fp, #8
   4f998:	add.w	r8, sp, #12
   4f99c:	movs	r3, #0
   4f99e:	strh.w	r3, [sp, #10]
   4f9a2:	strd	r3, r3, [sp, #12]
   4f9a6:	mov	r2, r4
   4f9a8:	mov	r1, r6
   4f9aa:	mov	r0, r5
   4f9ac:	bl	4f82c <__b64_pton@@Base+0xdd4>
   4f9b0:	ldr	r3, [sp, #12]
   4f9b2:	mov	r2, r4
   4f9b4:	mov	r1, r6
   4f9b6:	mov	ip, r0
   4f9b8:	mov	r0, r5
   4f9ba:	eor.w	r3, r3, ip
   4f9be:	str	r3, [sp, #12]
   4f9c0:	bl	4f82c <__b64_pton@@Base+0xdd4>
   4f9c4:	ldr	r3, [sp, #16]
   4f9c6:	mov	r2, r9
   4f9c8:	mov	r1, r8
   4f9ca:	mov	ip, r0
   4f9cc:	mov	r0, r7
   4f9ce:	eor.w	r3, r3, ip
   4f9d2:	str	r3, [sp, #16]
   4f9d4:	bl	4f028 <__b64_pton@@Base+0x5d0>
   4f9d8:	ldrd	r2, r3, [sp, #12]
   4f9dc:	strd	r2, r3, [sl]
   4f9e0:	add.w	sl, sl, #8
   4f9e4:	cmp	sl, fp
   4f9e6:	bne.n	4f9a6 <__b64_pton@@Base+0xf4e>
   4f9e8:	add.w	fp, r7, #1024	; 0x400
   4f9ec:	add.w	r3, r7, #5120	; 0x1400
   4f9f0:	str	r3, [sp, #4]
   4f9f2:	sub.w	sl, fp, #1024	; 0x400
   4f9f6:	mov	r2, r4
   4f9f8:	mov	r1, r6
   4f9fa:	mov	r0, r5
   4f9fc:	bl	4f82c <__b64_pton@@Base+0xdd4>
   4fa00:	ldr	r3, [sp, #12]
   4fa02:	mov	r2, r4
   4fa04:	mov	r1, r6
   4fa06:	mov	ip, r0
   4fa08:	mov	r0, r5
   4fa0a:	eor.w	r3, r3, ip
   4fa0e:	str	r3, [sp, #12]
   4fa10:	bl	4f82c <__b64_pton@@Base+0xdd4>
   4fa14:	ldr	r3, [sp, #16]
   4fa16:	mov	r2, r9
   4fa18:	mov	r1, r8
   4fa1a:	mov	ip, r0
   4fa1c:	mov	r0, r7
   4fa1e:	eor.w	r3, r3, ip
   4fa22:	str	r3, [sp, #16]
   4fa24:	bl	4f028 <__b64_pton@@Base+0x5d0>
   4fa28:	ldrd	r2, r3, [sp, #12]
   4fa2c:	strd	r2, r3, [sl]
   4fa30:	add.w	sl, sl, #8
   4fa34:	cmp	sl, fp
   4fa36:	bne.n	4f9f6 <__b64_pton@@Base+0xf9e>
   4fa38:	ldr	r3, [sp, #4]
   4fa3a:	add.w	fp, sl, #1024	; 0x400
   4fa3e:	cmp	fp, r3
   4fa40:	bne.n	4f9f2 <__b64_pton@@Base+0xf9a>
   4fa42:	ldr	r2, [pc, #32]	; (4fa64 <__b64_pton@@Base+0x100c>)
   4fa44:	ldr	r3, [pc, #24]	; (4fa60 <__b64_pton@@Base+0x1008>)
   4fa46:	add	r2, pc
   4fa48:	ldr	r3, [r2, r3]
   4fa4a:	ldr	r2, [r3, #0]
   4fa4c:	ldr	r3, [sp, #20]
   4fa4e:	eors	r2, r3
   4fa50:	bne.n	4fa58 <__b64_pton@@Base+0x1000>
   4fa52:	add	sp, #28
   4fa54:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fa58:	blx	620c <__stack_chk_fail@plt>
   4fa5c:	ldrsh	r6, [r7, r4]
   4fa5e:	movs	r4, r0
   4fa60:	lsls	r4, r3, #25
   4fa62:	movs	r0, r0
   4fa64:	ldrsh	r2, [r7, r0]
   4fa66:	movs	r4, r0
   4fa68:	push	{r4, lr}
   4fa6a:	sub	sp, #8
   4fa6c:	mov	r4, r0
   4fa6e:	strd	r2, r1, [sp]
   4fa72:	bl	4f818 <__b64_pton@@Base+0xdc0>
   4fa76:	ldrd	r2, r1, [sp]
   4fa7a:	mov	r0, r4
   4fa7c:	add	sp, #8
   4fa7e:	ldmia.w	sp!, {r4, lr}
   4fa82:	b.w	4f860 <__b64_pton@@Base+0xe08>
   4fa86:	nop
   4fa88:	cbz	r2, 4faac <__b64_pton@@Base+0x1054>
   4fa8a:	push	{r4, r5, r6, lr}
   4fa8c:	subs	r5, r2, #1
   4fa8e:	mov	r6, r0
   4fa90:	mov	r4, r1
   4fa92:	uxth	r5, r5
   4fa94:	adds	r5, #1
   4fa96:	add.w	r5, r1, r5, lsl #3
   4fa9a:	adds	r2, r4, #4
   4fa9c:	mov	r1, r4
   4fa9e:	mov	r0, r6
   4faa0:	adds	r4, #8
   4faa2:	bl	4f028 <__b64_pton@@Base+0x5d0>
   4faa6:	cmp	r4, r5
   4faa8:	bne.n	4fa9a <__b64_pton@@Base+0x1042>
   4faaa:	pop	{r4, r5, r6, pc}
   4faac:	bx	lr
   4faae:	nop
   4fab0:	cbz	r2, 4fad4 <__b64_pton@@Base+0x107c>
   4fab2:	push	{r4, r5, r6, lr}
   4fab4:	subs	r5, r2, #1
   4fab6:	mov	r6, r0
   4fab8:	mov	r4, r1
   4faba:	uxth	r5, r5
   4fabc:	adds	r5, #1
   4fabe:	add.w	r5, r1, r5, lsl #3
   4fac2:	adds	r2, r4, #4
   4fac4:	mov	r1, r4
   4fac6:	mov	r0, r6
   4fac8:	adds	r4, #8
   4faca:	bl	4f414 <__b64_pton@@Base+0x9bc>
   4face:	cmp	r4, r5
   4fad0:	bne.n	4fac2 <__b64_pton@@Base+0x106a>
   4fad2:	pop	{r4, r5, r6, pc}
   4fad4:	bx	lr
   4fad6:	nop
   4fad8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4fadc:	mov	r4, r1
   4fade:	ldr	r1, [pc, #152]	; (4fb78 <__b64_pton@@Base+0x1120>)
   4fae0:	sub	sp, #16
   4fae2:	ldr	r3, [pc, #152]	; (4fb7c <__b64_pton@@Base+0x1124>)
   4fae4:	add	r1, pc
   4fae6:	ldr	r3, [r1, r3]
   4fae8:	ldr	r3, [r3, #0]
   4faea:	str	r3, [sp, #12]
   4faec:	mov.w	r3, #0
   4faf0:	cbz	r2, 4fb5c <__b64_pton@@Base+0x1104>
   4faf2:	add.w	sl, sp, #8
   4faf6:	add.w	r9, sp, #4
   4fafa:	mov	r8, r0
   4fafc:	mov	r7, r2
   4fafe:	movs	r6, #0
   4fb00:	ldr	r5, [r4, #0]
   4fb02:	mov	r2, sl
   4fb04:	ldr	r3, [r4, #4]
   4fb06:	mov	r1, r9
   4fb08:	mov	r0, r8
   4fb0a:	rev	r5, r5
   4fb0c:	rev	r3, r3
   4fb0e:	adds	r6, #8
   4fb10:	strd	r5, r3, [sp, #4]
   4fb14:	bl	4f028 <__b64_pton@@Base+0x5d0>
   4fb18:	ldr	r5, [sp, #4]
   4fb1a:	cmp	r7, r6
   4fb1c:	ldr	r3, [sp, #8]
   4fb1e:	add.w	r4, r4, #8
   4fb22:	mov.w	r1, r5, lsr #24
   4fb26:	mov.w	r2, r5, lsr #16
   4fb2a:	strb.w	r5, [r4, #-5]
   4fb2e:	mov.w	r5, r5, lsr #8
   4fb32:	strb.w	r1, [r4, #-8]
   4fb36:	mov.w	r1, r3, lsr #24
   4fb3a:	strb.w	r2, [r4, #-7]
   4fb3e:	mov.w	r2, r3, lsr #16
   4fb42:	strb.w	r3, [r4, #-1]
   4fb46:	mov.w	r3, r3, lsr #8
   4fb4a:	strb.w	r5, [r4, #-6]
   4fb4e:	strb.w	r1, [r4, #-4]
   4fb52:	strb.w	r2, [r4, #-3]
   4fb56:	strb.w	r3, [r4, #-2]
   4fb5a:	bhi.n	4fb00 <__b64_pton@@Base+0x10a8>
   4fb5c:	ldr	r2, [pc, #32]	; (4fb80 <__b64_pton@@Base+0x1128>)
   4fb5e:	ldr	r3, [pc, #28]	; (4fb7c <__b64_pton@@Base+0x1124>)
   4fb60:	add	r2, pc
   4fb62:	ldr	r3, [r2, r3]
   4fb64:	ldr	r2, [r3, #0]
   4fb66:	ldr	r3, [sp, #12]
   4fb68:	eors	r2, r3
   4fb6a:	bne.n	4fb72 <__b64_pton@@Base+0x111a>
   4fb6c:	add	sp, #16
   4fb6e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4fb72:	blx	620c <__stack_chk_fail@plt>
   4fb76:	nop
   4fb78:	ldrb	r4, [r3, r6]
   4fb7a:	movs	r4, r0
   4fb7c:	lsls	r4, r3, #25
   4fb7e:	movs	r0, r0
   4fb80:	ldrb	r0, [r4, r4]
   4fb82:	movs	r4, r0
   4fb84:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4fb88:	mov	r4, r1
   4fb8a:	ldr	r1, [pc, #152]	; (4fc24 <__b64_pton@@Base+0x11cc>)
   4fb8c:	sub	sp, #16
   4fb8e:	ldr	r3, [pc, #152]	; (4fc28 <__b64_pton@@Base+0x11d0>)
   4fb90:	add	r1, pc
   4fb92:	ldr	r3, [r1, r3]
   4fb94:	ldr	r3, [r3, #0]
   4fb96:	str	r3, [sp, #12]
   4fb98:	mov.w	r3, #0
   4fb9c:	cbz	r2, 4fc08 <__b64_pton@@Base+0x11b0>
   4fb9e:	add.w	sl, sp, #8
   4fba2:	add.w	r9, sp, #4
   4fba6:	mov	r8, r0
   4fba8:	mov	r7, r2
   4fbaa:	movs	r6, #0
   4fbac:	ldr	r5, [r4, #0]
   4fbae:	mov	r2, sl
   4fbb0:	ldr	r3, [r4, #4]
   4fbb2:	mov	r1, r9
   4fbb4:	mov	r0, r8
   4fbb6:	rev	r5, r5
   4fbb8:	rev	r3, r3
   4fbba:	adds	r6, #8
   4fbbc:	strd	r5, r3, [sp, #4]
   4fbc0:	bl	4f414 <__b64_pton@@Base+0x9bc>
   4fbc4:	ldr	r5, [sp, #4]
   4fbc6:	cmp	r7, r6
   4fbc8:	ldr	r3, [sp, #8]
   4fbca:	add.w	r4, r4, #8
   4fbce:	mov.w	r1, r5, lsr #24
   4fbd2:	mov.w	r2, r5, lsr #16
   4fbd6:	strb.w	r5, [r4, #-5]
   4fbda:	mov.w	r5, r5, lsr #8
   4fbde:	strb.w	r1, [r4, #-8]
   4fbe2:	mov.w	r1, r3, lsr #24
   4fbe6:	strb.w	r2, [r4, #-7]
   4fbea:	mov.w	r2, r3, lsr #16
   4fbee:	strb.w	r3, [r4, #-1]
   4fbf2:	mov.w	r3, r3, lsr #8
   4fbf6:	strb.w	r5, [r4, #-6]
   4fbfa:	strb.w	r1, [r4, #-4]
   4fbfe:	strb.w	r2, [r4, #-3]
   4fc02:	strb.w	r3, [r4, #-2]
   4fc06:	bhi.n	4fbac <__b64_pton@@Base+0x1154>
   4fc08:	ldr	r2, [pc, #32]	; (4fc2c <__b64_pton@@Base+0x11d4>)
   4fc0a:	ldr	r3, [pc, #28]	; (4fc28 <__b64_pton@@Base+0x11d0>)
   4fc0c:	add	r2, pc
   4fc0e:	ldr	r3, [r2, r3]
   4fc10:	ldr	r2, [r3, #0]
   4fc12:	ldr	r3, [sp, #12]
   4fc14:	eors	r2, r3
   4fc16:	bne.n	4fc1e <__b64_pton@@Base+0x11c6>
   4fc18:	add	sp, #16
   4fc1a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4fc1e:	blx	620c <__stack_chk_fail@plt>
   4fc22:	nop
   4fc24:	ldrb	r0, [r6, r3]
   4fc26:	movs	r4, r0
   4fc28:	lsls	r4, r3, #25
   4fc2a:	movs	r0, r0
   4fc2c:	ldrb	r4, [r6, r1]
   4fc2e:	movs	r4, r0
   4fc30:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fc34:	mov	sl, r0
   4fc36:	ldr	r0, [pc, #180]	; (4fcec <__b64_pton@@Base+0x1294>)
   4fc38:	mov	r7, r1
   4fc3a:	ldr	r1, [pc, #180]	; (4fcf0 <__b64_pton@@Base+0x1298>)
   4fc3c:	sub	sp, #28
   4fc3e:	add	r0, pc
   4fc40:	ldr	r1, [r0, r1]
   4fc42:	ldr	r1, [r1, #0]
   4fc44:	str	r1, [sp, #20]
   4fc46:	mov.w	r1, #0
   4fc4a:	cmp	r3, #0
   4fc4c:	beq.n	4fcd2 <__b64_pton@@Base+0x127a>
   4fc4e:	mov	r8, r3
   4fc50:	movw	r9, #65529	; 0xfff9
   4fc54:	ldrb	r3, [r7, #0]
   4fc56:	movt	r9, #65535	; 0xffff
   4fc5a:	adds	r6, r2, #7
   4fc5c:	sub.w	r9, r9, r2
   4fc60:	add.w	fp, sp, #12
   4fc64:	add	r2, sp, #16
   4fc66:	mov	r1, r7
   4fc68:	sub.w	r4, r6, #8
   4fc6c:	subs	r7, r6, #7
   4fc6e:	b.n	4fc74 <__b64_pton@@Base+0x121c>
   4fc70:	ldrb.w	r3, [r1, #1]!
   4fc74:	ldrb.w	r5, [r4, #1]!
   4fc78:	cmp	r4, r6
   4fc7a:	eor.w	r5, r5, r3
   4fc7e:	strb	r5, [r4, #0]
   4fc80:	bne.n	4fc70 <__b64_pton@@Base+0x1218>
   4fc82:	ldr	r4, [r7, #0]
   4fc84:	mov	r1, fp
   4fc86:	ldr	r3, [r7, #4]
   4fc88:	mov	r0, sl
   4fc8a:	rev	r4, r4
   4fc8c:	str	r2, [sp, #4]
   4fc8e:	rev	r3, r3
   4fc90:	strd	r4, r3, [sp, #12]
   4fc94:	bl	4f028 <__b64_pton@@Base+0x5d0>
   4fc98:	ldrd	r1, r0, [sp, #12]
   4fc9c:	ldr	r2, [sp, #4]
   4fc9e:	lsrs	r4, r1, #16
   4fca0:	lsrs	r3, r1, #24
   4fca2:	strb.w	r1, [r6, #-4]
   4fca6:	lsrs	r1, r1, #8
   4fca8:	strb.w	r4, [r6, #-6]
   4fcac:	lsrs	r4, r0, #24
   4fcae:	strb.w	r1, [r6, #-5]
   4fcb2:	lsrs	r1, r0, #8
   4fcb4:	strb.w	r4, [r6, #-3]
   4fcb8:	lsrs	r4, r0, #16
   4fcba:	strb.w	r1, [r6, #-1]
   4fcbe:	strb.w	r3, [r6, #-7]
   4fcc2:	strb.w	r4, [r6, #-2]
   4fcc6:	strb.w	r0, [r6], #8
   4fcca:	add.w	r1, r9, r6
   4fcce:	cmp	r1, r8
   4fcd0:	bcc.n	4fc66 <__b64_pton@@Base+0x120e>
   4fcd2:	ldr	r2, [pc, #32]	; (4fcf4 <__b64_pton@@Base+0x129c>)
   4fcd4:	ldr	r3, [pc, #24]	; (4fcf0 <__b64_pton@@Base+0x1298>)
   4fcd6:	add	r2, pc
   4fcd8:	ldr	r3, [r2, r3]
   4fcda:	ldr	r2, [r3, #0]
   4fcdc:	ldr	r3, [sp, #20]
   4fcde:	eors	r2, r3
   4fce0:	bne.n	4fce8 <__b64_pton@@Base+0x1290>
   4fce2:	add	sp, #28
   4fce4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fce8:	blx	620c <__stack_chk_fail@plt>
   4fcec:	ldrb	r2, [r0, r1]
   4fcee:	movs	r4, r0
   4fcf0:	lsls	r4, r3, #25
   4fcf2:	movs	r0, r0
   4fcf4:	ldrh	r2, [r5, r6]
   4fcf6:	movs	r4, r0
   4fcf8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fcfc:	mov	r9, r0
   4fcfe:	ldr	r0, [pc, #288]	; (4fe20 <__b64_pton@@Base+0x13c8>)
   4fd00:	mov	r8, r1
   4fd02:	ldr	r1, [pc, #288]	; (4fe24 <__b64_pton@@Base+0x13cc>)
   4fd04:	sub.w	r4, r3, #16
   4fd08:	add	r0, pc
   4fd0a:	subs	r3, #8
   4fd0c:	cmp	r3, #7
   4fd0e:	sub	sp, #20
   4fd10:	ldr	r1, [r0, r1]
   4fd12:	add.w	r6, r2, r4
   4fd16:	add.w	r5, r2, r3
   4fd1a:	ldr	r1, [r1, #0]
   4fd1c:	str	r1, [sp, #12]
   4fd1e:	mov.w	r1, #0
   4fd22:	bls.n	4fe10 <__b64_pton@@Base+0x13b8>
   4fd24:	mvns	r7, r4
   4fd26:	bic.w	r7, r7, #7
   4fd2a:	add	r7, r5
   4fd2c:	adds	r6, #7
   4fd2e:	add.w	fp, sp, #8
   4fd32:	add.w	sl, sp, #4
   4fd36:	ldr	r4, [r5, #0]
   4fd38:	mov	r2, fp
   4fd3a:	ldr	r3, [r5, #4]
   4fd3c:	mov	r1, sl
   4fd3e:	mov	r0, r9
   4fd40:	rev	r4, r4
   4fd42:	rev	r3, r3
   4fd44:	strd	r4, r3, [sp, #4]
   4fd48:	bl	4f414 <__b64_pton@@Base+0x9bc>
   4fd4c:	ldr.w	ip, [sp, #4]
   4fd50:	ldr	r3, [sp, #8]
   4fd52:	sub.w	r0, r6, #8
   4fd56:	mov	r2, r5
   4fd58:	mov.w	lr, ip, lsr #16
   4fd5c:	mov.w	r1, ip, lsr #24
   4fd60:	strb.w	ip, [r5, #3]
   4fd64:	mov	r4, r0
   4fd66:	mov.w	ip, ip, lsr #8
   4fd6a:	strb.w	lr, [r5, #1]
   4fd6e:	strb	r3, [r5, #7]
   4fd70:	mov.w	lr, r3, lsr #24
   4fd74:	strb.w	ip, [r5, #2]
   4fd78:	mov.w	ip, r3, lsr #16
   4fd7c:	strb	r1, [r5, #0]
   4fd7e:	lsrs	r3, r3, #8
   4fd80:	strb.w	lr, [r5, #4]
   4fd84:	strb.w	ip, [r5, #5]
   4fd88:	strb	r3, [r5, #6]
   4fd8a:	b.n	4fd8e <__b64_pton@@Base+0x1336>
   4fd8c:	ldrb	r1, [r2, #0]
   4fd8e:	ldrb.w	r3, [r4, #1]!
   4fd92:	cmp	r4, r6
   4fd94:	eor.w	r3, r3, r1
   4fd98:	strb.w	r3, [r2], #1
   4fd9c:	bne.n	4fd8c <__b64_pton@@Base+0x1334>
   4fd9e:	subs	r5, #8
   4fda0:	mov	r6, r0
   4fda2:	cmp	r7, r5
   4fda4:	bne.n	4fd36 <__b64_pton@@Base+0x12de>
   4fda6:	ldr	r4, [r7, #0]
   4fda8:	mov	r2, fp
   4fdaa:	ldr	r3, [r7, #4]
   4fdac:	mov	r1, sl
   4fdae:	mov	r0, r9
   4fdb0:	rev	r4, r4
   4fdb2:	rev	r3, r3
   4fdb4:	strd	r4, r3, [sp, #4]
   4fdb8:	bl	4f414 <__b64_pton@@Base+0x9bc>
   4fdbc:	ldr	r4, [sp, #4]
   4fdbe:	ldr	r0, [sp, #8]
   4fdc0:	add.w	r2, r8, #4294967295	; 0xffffffff
   4fdc4:	mov	r1, r7
   4fdc6:	add.w	r8, r8, #7
   4fdca:	lsrs	r3, r4, #24
   4fdcc:	lsrs	r5, r4, #16
   4fdce:	strb	r4, [r7, #3]
   4fdd0:	lsrs	r4, r4, #8
   4fdd2:	strb	r0, [r7, #7]
   4fdd4:	strb	r4, [r7, #2]
   4fdd6:	lsrs	r4, r0, #24
   4fdd8:	strb	r3, [r7, #0]
   4fdda:	strb	r4, [r7, #4]
   4fddc:	lsrs	r4, r0, #16
   4fdde:	strb	r5, [r7, #1]
   4fde0:	lsrs	r0, r0, #8
   4fde2:	strb	r4, [r7, #5]
   4fde4:	strb	r0, [r7, #6]
   4fde6:	b.n	4fdea <__b64_pton@@Base+0x1392>
   4fde8:	ldrb	r3, [r1, #0]
   4fdea:	ldrb.w	r0, [r2, #1]!
   4fdee:	cmp	r2, r8
   4fdf0:	eor.w	r3, r3, r0
   4fdf4:	strb.w	r3, [r1], #1
   4fdf8:	bne.n	4fde8 <__b64_pton@@Base+0x1390>
   4fdfa:	ldr	r2, [pc, #44]	; (4fe28 <__b64_pton@@Base+0x13d0>)
   4fdfc:	ldr	r3, [pc, #36]	; (4fe24 <__b64_pton@@Base+0x13cc>)
   4fdfe:	add	r2, pc
   4fe00:	ldr	r3, [r2, r3]
   4fe02:	ldr	r2, [r3, #0]
   4fe04:	ldr	r3, [sp, #12]
   4fe06:	eors	r2, r3
   4fe08:	bne.n	4fe1c <__b64_pton@@Base+0x13c4>
   4fe0a:	add	sp, #20
   4fe0c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fe10:	add.w	fp, sp, #8
   4fe14:	add.w	sl, sp, #4
   4fe18:	mov	r7, r5
   4fe1a:	b.n	4fda6 <__b64_pton@@Base+0x134e>
   4fe1c:	blx	620c <__stack_chk_fail@plt>
   4fe20:	ldrh	r0, [r7, r5]
   4fe22:	movs	r4, r0
   4fe24:	lsls	r4, r3, #25
   4fe26:	movs	r0, r0
   4fe28:	ldrh	r2, [r0, r2]
   4fe2a:	movs	r4, r0
   4fe2c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fe30:	sub	sp, #36	; 0x24
   4fe32:	ldrb	r6, [r0, #0]
   4fe34:	mov	r4, r0
   4fe36:	str	r1, [sp, #24]
   4fe38:	lsls	r5, r6, #24
   4fe3a:	bmi.w	4ff8a <__b64_pton@@Base+0x1532>
   4fe3e:	blx	63b4 <__ctype_b_loc@plt>
   4fe42:	ldr	r3, [r0, #0]
   4fe44:	b.n	4fe50 <__b64_pton@@Base+0x13f8>
   4fe46:	ldrb.w	r6, [r4, #1]!
   4fe4a:	lsls	r0, r6, #24
   4fe4c:	bmi.w	4ff8a <__b64_pton@@Base+0x1532>
   4fe50:	ldrh.w	r5, [r3, r6, lsl #1]
   4fe54:	ands.w	r5, r5, #8192	; 0x2000
   4fe58:	bne.n	4fe46 <__b64_pton@@Base+0x13ee>
   4fe5a:	ldrb	r6, [r4, #0]
   4fe5c:	sub.w	r3, r6, #43	; 0x2b
   4fe60:	tst.w	r3, #253	; 0xfd
   4fe64:	beq.w	4ff96 <__b64_pton@@Base+0x153e>
   4fe68:	bics.w	sl, r6, #127	; 0x7f
   4fe6c:	ittt	ne
   4fe6e:	movne.w	r8, #0
   4fe72:	movne.w	r9, #0
   4fe76:	strdne	r8, r9, [sp]
   4fe7a:	beq.w	4ffd4 <__b64_pton@@Base+0x157c>
   4fe7e:	ldr	r7, [pc, #796]	; (5019c <__b64_pton@@Base+0x1744>)
   4fe80:	mov.w	sl, #66	; 0x42
   4fe84:	strd	r8, r9, [sp, #8]
   4fe88:	mov	r9, r6
   4fe8a:	add	r7, pc
   4fe8c:	cmp	r9, sl
   4fe8e:	add.w	r3, r7, #6
   4fe92:	str	r4, [sp, #16]
   4fe94:	mov	fp, r7
   4fe96:	sub.w	r6, fp, r7
   4fe9a:	mov	r4, r3
   4fe9c:	beq.n	4febe <__b64_pton@@Base+0x1466>
   4fe9e:	blx	68b8 <__ctype_tolower_loc@plt>
   4fea2:	ldr	r2, [r0, #0]
   4fea4:	ldr.w	r2, [r2, sl, lsl #2]
   4fea8:	cmp	r2, r9
   4feaa:	beq.n	4febe <__b64_pton@@Base+0x1466>
   4feac:	cmp	r4, fp
   4feae:	beq.w	50140 <__b64_pton@@Base+0x16e8>
   4feb2:	ldrb.w	sl, [fp, #1]!
   4feb6:	cmp	r9, sl
   4feb8:	sub.w	r6, fp, r7
   4febc:	bne.n	4fe9e <__b64_pton@@Base+0x1446>
   4febe:	blx	63b4 <__ctype_b_loc@plt>
   4fec2:	ldr	r4, [sp, #16]
   4fec4:	ldrd	r8, r9, [sp, #8]
   4fec8:	ldrb	r2, [r4, #1]
   4feca:	ldr	r3, [r0, #0]
   4fecc:	ldrh.w	r3, [r3, r2, lsl #1]
   4fed0:	lsls	r3, r3, #28
   4fed2:	bmi.w	50140 <__b64_pton@@Base+0x16e8>
   4fed6:	ldr	r3, [pc, #712]	; (501a0 <__b64_pton@@Base+0x1748>)
   4fed8:	mov.w	r0, #4294967295	; 0xffffffff
   4fedc:	mvn.w	r1, #2147483648	; 0x80000000
   4fee0:	add	r3, pc
   4fee2:	add.w	fp, r3, r6, lsl #3
   4fee6:	ldrd	sl, fp, [fp, #8]
   4feea:	mov	r3, fp
   4feec:	mov	r2, sl
   4feee:	bl	54238 <mkdtemp@@Base+0x225c>
   4fef2:	cmp	r0, r8
   4fef4:	mov	r6, r0
   4fef6:	sbcs.w	r3, r1, r9
   4fefa:	mov	r7, r1
   4fefc:	blt.w	50154 <__b64_pton@@Base+0x16fc>
   4ff00:	mov	r3, fp
   4ff02:	mov	r2, sl
   4ff04:	movs	r0, #0
   4ff06:	mov.w	r1, #2147483648	; 0x80000000
   4ff0a:	bl	54238 <mkdtemp@@Base+0x225c>
   4ff0e:	cmp	r8, r0
   4ff10:	sbcs.w	r3, r9, r1
   4ff14:	blt.w	50154 <__b64_pton@@Base+0x16fc>
   4ff18:	mov	r2, r8
   4ff1a:	mov	r3, r9
   4ff1c:	mov	r0, sl
   4ff1e:	mov	r1, fp
   4ff20:	bl	543f0 <mkdtemp@@Base+0x2414>
   4ff24:	ldrd	r2, r3, [sp]
   4ff28:	cmp	r2, r6
   4ff2a:	mov	r4, r1
   4ff2c:	sbcs.w	r1, r3, r7
   4ff30:	mov	r8, r0
   4ff32:	blt.n	4ff52 <__b64_pton@@Base+0x14fa>
   4ff34:	mov	r0, r2
   4ff36:	mov	r1, r3
   4ff38:	movs	r2, #10
   4ff3a:	movs	r3, #0
   4ff3c:	bl	54238 <mkdtemp@@Base+0x225c>
   4ff40:	subs	r5, #1
   4ff42:	cmp	r0, r6
   4ff44:	mov	r3, r1
   4ff46:	sbcs.w	r1, r3, r7
   4ff4a:	mov	r2, r0
   4ff4c:	bge.n	4ff34 <__b64_pton@@Base+0x14dc>
   4ff4e:	strd	r2, r3, [sp]
   4ff52:	ldrd	r2, r3, [sp]
   4ff56:	mov	r0, sl
   4ff58:	mov	r1, fp
   4ff5a:	bl	543f0 <mkdtemp@@Base+0x2414>
   4ff5e:	cmp	r5, #1
   4ff60:	bls.n	4ff74 <__b64_pton@@Base+0x151c>
   4ff62:	subs	r5, #1
   4ff64:	movs	r6, #0
   4ff66:	adds	r6, #1
   4ff68:	movs	r2, #10
   4ff6a:	movs	r3, #0
   4ff6c:	bl	54238 <mkdtemp@@Base+0x225c>
   4ff70:	cmp	r6, r5
   4ff72:	bne.n	4ff66 <__b64_pton@@Base+0x150e>
   4ff74:	mov	r2, r8
   4ff76:	mov	r3, r4
   4ff78:	bl	5433c <mkdtemp@@Base+0x2360>
   4ff7c:	mov	r3, r1
   4ff7e:	ldr	r1, [sp, #24]
   4ff80:	mov	r2, r0
   4ff82:	movs	r0, #0
   4ff84:	strd	r2, r3, [r1]
   4ff88:	b.n	5014e <__b64_pton@@Base+0x16f6>
   4ff8a:	sub.w	r3, r6, #43	; 0x2b
   4ff8e:	tst.w	r3, #253	; 0xfd
   4ff92:	bne.w	5017a <__b64_pton@@Base+0x1722>
   4ff96:	mov.w	sl, #0
   4ff9a:	mov	r2, sl
   4ff9c:	b.n	4ffb0 <__b64_pton@@Base+0x1558>
   4ff9e:	cmp	r6, #43	; 0x2b
   4ffa0:	beq.w	500de <__b64_pton@@Base+0x1686>
   4ffa4:	ldrb	r6, [r4, #0]
   4ffa6:	sub.w	r3, r6, #43	; 0x2b
   4ffaa:	tst.w	r3, #253	; 0xfd
   4ffae:	bne.n	4ffcc <__b64_pton@@Base+0x1574>
   4ffb0:	cmp	r6, #45	; 0x2d
   4ffb2:	bne.n	4ff9e <__b64_pton@@Base+0x1546>
   4ffb4:	cmp	r2, #0
   4ffb6:	bne.w	50140 <__b64_pton@@Base+0x16e8>
   4ffba:	ldrb	r6, [r4, #1]
   4ffbc:	adds	r4, #1
   4ffbe:	mov.w	r2, #4294967295	; 0xffffffff
   4ffc2:	sub.w	r3, r6, #43	; 0x2b
   4ffc6:	tst.w	r3, #253	; 0xfd
   4ffca:	beq.n	4ffb0 <__b64_pton@@Base+0x1558>
   4ffcc:	lsls	r1, r6, #24
   4ffce:	mov	sl, r2
   4ffd0:	bmi.w	5018a <__b64_pton@@Base+0x1732>
   4ffd4:	blx	63b4 <__ctype_b_loc@plt>
   4ffd8:	movs	r2, #0
   4ffda:	movs	r3, #0
   4ffdc:	movs	r5, #0
   4ffde:	str.w	sl, [sp, #28]
   4ffe2:	mov	r8, r2
   4ffe4:	mov	r9, r3
   4ffe6:	mov	sl, r2
   4ffe8:	str	r5, [sp, #8]
   4ffea:	ldr.w	fp, [r0]
   4ffee:	mov	r0, r6
   4fff0:	str.w	fp, [sp]
   4fff4:	mov	fp, r3
   4fff6:	b.n	5006a <__b64_pton@@Base+0x1612>
   4fff8:	mvn.w	r1, #47	; 0x2f
   4fffc:	bl	54314 <mkdtemp@@Base+0x2338>
   50000:	mov	r6, r0
   50002:	cmp	r5, #0
   50004:	beq.n	500e6 <__b64_pton@@Base+0x168e>
   50006:	cmp	r5, #19
   50008:	bhi.n	50062 <__b64_pton@@Base+0x160a>
   5000a:	mov.w	r2, #3435973836	; 0xcccccccc
   5000e:	movw	r3, #52428	; 0xcccc
   50012:	cmp	r2, sl
   50014:	movt	r3, #3276	; 0xccc
   50018:	sbcs.w	r3, r3, fp
   5001c:	add.w	r5, r5, #1
   50020:	blt.w	50154 <__b64_pton@@Base+0x16fc>
   50024:	mov	r0, sl
   50026:	mov	r1, fp
   50028:	movs	r2, #10
   5002a:	movs	r3, #0
   5002c:	bl	543f0 <mkdtemp@@Base+0x2414>
   50030:	mov	r2, r0
   50032:	mov	r3, r1
   50034:	strd	r1, r0, [sp, #16]
   50038:	mov.w	r0, #4294967295	; 0xffffffff
   5003c:	mvn.w	r1, #2147483648	; 0x80000000
   50040:	bl	543a0 <mkdtemp@@Base+0x23c4>
   50044:	mov	sl, r0
   50046:	cmp	sl, r6
   50048:	mov	fp, r1
   5004a:	mov.w	r1, #0
   5004e:	sbcs.w	r3, fp, r1
   50052:	mov	r0, r6
   50054:	ldrd	r3, r2, [sp, #16]
   50058:	blt.n	50154 <__b64_pton@@Base+0x16fc>
   5005a:	bl	5433c <mkdtemp@@Base+0x2360>
   5005e:	mov	sl, r0
   50060:	mov	fp, r1
   50062:	ldrb.w	r0, [r4, #1]!
   50066:	lsls	r2, r0, #24
   50068:	bmi.n	50092 <__b64_pton@@Base+0x163a>
   5006a:	ldr	r3, [sp, #0]
   5006c:	ldrh.w	r3, [r3, r0, lsl #1]
   50070:	ubfx	r3, r3, #11, #1
   50074:	cmp	r0, #46	; 0x2e
   50076:	it	eq
   50078:	orreq.w	r3, r3, #1
   5007c:	cmp	r3, #0
   5007e:	beq.n	50168 <__b64_pton@@Base+0x1710>
   50080:	cmp	r0, #46	; 0x2e
   50082:	bne.n	4fff8 <__b64_pton@@Base+0x15a0>
   50084:	cmp	r5, #0
   50086:	bne.n	50140 <__b64_pton@@Base+0x16e8>
   50088:	ldrb.w	r0, [r4, #1]!
   5008c:	movs	r5, #1
   5008e:	lsls	r2, r0, #24
   50090:	bpl.n	5006a <__b64_pton@@Base+0x1612>
   50092:	strd	sl, fp, [sp]
   50096:	mov	r6, r0
   50098:	ldr.w	sl, [sp, #28]
   5009c:	cmp.w	sl, #0
   500a0:	beq.w	4fe7e <__b64_pton@@Base+0x1426>
   500a4:	mov.w	fp, sl, asr #31
   500a8:	mov	r0, r8
   500aa:	mov	r1, r9
   500ac:	mov	r2, sl
   500ae:	mov	r3, fp
   500b0:	bl	543f0 <mkdtemp@@Base+0x2414>
   500b4:	mov	r2, sl
   500b6:	mov	r3, fp
   500b8:	mov	r7, r1
   500ba:	mov	r8, r0
   500bc:	ldrd	r0, r1, [sp]
   500c0:	mov	r9, r7
   500c2:	bl	543f0 <mkdtemp@@Base+0x2414>
   500c6:	strd	r0, r1, [sp]
   500ca:	cmp	r6, #0
   500cc:	bne.w	4fe7e <__b64_pton@@Base+0x1426>
   500d0:	ldr	r3, [sp, #24]
   500d2:	mov	r0, r6
   500d4:	strd	r8, r9, [r3]
   500d8:	add	sp, #36	; 0x24
   500da:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   500de:	adds	r4, #1
   500e0:	cbnz	r2, 50140 <__b64_pton@@Base+0x16e8>
   500e2:	movs	r2, #1
   500e4:	b.n	4ffa4 <__b64_pton@@Base+0x154c>
   500e6:	ldr	r3, [sp, #8]
   500e8:	adds	r3, #1
   500ea:	str	r3, [sp, #8]
   500ec:	cmp	r3, #20
   500ee:	bhi.n	50154 <__b64_pton@@Base+0x16fc>
   500f0:	mov.w	r2, #3435973836	; 0xcccccccc
   500f4:	movw	r3, #52428	; 0xcccc
   500f8:	cmp	r2, r8
   500fa:	movt	r3, #3276	; 0xccc
   500fe:	sbcs.w	r3, r3, r9
   50102:	blt.n	50154 <__b64_pton@@Base+0x16fc>
   50104:	movs	r2, #10
   50106:	movs	r3, #0
   50108:	mov	r0, r8
   5010a:	mov	r1, r9
   5010c:	bl	543f0 <mkdtemp@@Base+0x2414>
   50110:	movs	r7, #0
   50112:	mov	r2, r0
   50114:	mov	r3, r1
   50116:	strd	r1, r0, [sp, #16]
   5011a:	mov.w	r0, #4294967295	; 0xffffffff
   5011e:	mvn.w	r1, #2147483648	; 0x80000000
   50122:	bl	543a0 <mkdtemp@@Base+0x23c4>
   50126:	cmp	r0, r6
   50128:	sbcs.w	r3, r1, r7
   5012c:	ldrd	r3, r2, [sp, #16]
   50130:	blt.n	50154 <__b64_pton@@Base+0x16fc>
   50132:	mov	r0, r6
   50134:	mov	r1, r7
   50136:	bl	5433c <mkdtemp@@Base+0x2360>
   5013a:	mov	r8, r0
   5013c:	mov	r9, r1
   5013e:	b.n	50062 <__b64_pton@@Base+0x160a>
   50140:	blx	676c <__errno_location@plt>
   50144:	movs	r2, #22
   50146:	mov	r3, r0
   50148:	mov.w	r0, #4294967295	; 0xffffffff
   5014c:	str	r2, [r3, #0]
   5014e:	add	sp, #36	; 0x24
   50150:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50154:	blx	676c <__errno_location@plt>
   50158:	movs	r2, #34	; 0x22
   5015a:	mov	r3, r0
   5015c:	mov.w	r0, #4294967295	; 0xffffffff
   50160:	str	r2, [r3, #0]
   50162:	add	sp, #36	; 0x24
   50164:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50168:	strd	sl, fp, [sp]
   5016c:	mov	r6, r0
   5016e:	ldr.w	sl, [sp, #28]
   50172:	cmp.w	sl, #0
   50176:	beq.n	500ca <__b64_pton@@Base+0x1672>
   50178:	b.n	500a4 <__b64_pton@@Base+0x164c>
   5017a:	movs	r2, #0
   5017c:	movs	r3, #0
   5017e:	movs	r5, #0
   50180:	mov	r8, r2
   50182:	mov	r9, r3
   50184:	strd	r2, r3, [sp]
   50188:	b.n	4fe7e <__b64_pton@@Base+0x1426>
   5018a:	movs	r2, #0
   5018c:	movs	r3, #0
   5018e:	movs	r5, #0
   50190:	mov	r8, r2
   50192:	mov	r9, r3
   50194:	strd	r2, r3, [sp]
   50198:	b.n	5009c <__b64_pton@@Base+0x1644>
   5019a:	nop
   5019c:	adds	r5, #194	; 0xc2
   5019e:	movs	r3, r0
   501a0:	adds	r5, #108	; 0x6c
   501a2:	movs	r3, r0
   501a4:	asrs	r3, r1, #31
   501a6:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   501aa:	eor.w	r6, r3, r0
   501ae:	eor.w	r7, r3, r1
   501b2:	sub	sp, #60	; 0x3c
   501b4:	mov	r4, r0
   501b6:	mov	r5, r1
   501b8:	mov	sl, r2
   501ba:	mov	r0, r6
   501bc:	mov	r2, r3
   501be:	mov	r1, r7
   501c0:	bl	543a0 <mkdtemp@@Base+0x23c4>
   501c4:	cmp	r0, #0
   501c6:	sbcs.w	r3, r1, #0
   501ca:	blt.w	5041e <__b64_pton@@Base+0x19c6>
   501ce:	mov.w	r8, r0, lsr #10
   501d2:	mov.w	r9, r1, asr #10
   501d6:	orr.w	r8, r8, r1, lsl #22
   501da:	mov	r6, r0
   501dc:	orrs.w	r3, r8, r9
   501e0:	mov	r7, r1
   501e2:	beq.w	503dc <__b64_pton@@Base+0x1984>
   501e6:	cmp.w	r8, #1024	; 0x400
   501ea:	sbcs.w	r3, r9, #0
   501ee:	blt.w	503e2 <__b64_pton@@Base+0x198a>
   501f2:	cmp.w	r8, #1048576	; 0x100000
   501f6:	sbcs.w	r3, r9, #0
   501fa:	blt.w	503f0 <__b64_pton@@Base+0x1998>
   501fe:	cmp.w	r8, #1073741824	; 0x40000000
   50202:	sbcs.w	r3, r9, #0
   50206:	blt.w	503fc <__b64_pton@@Base+0x19a4>
   5020a:	cmp.w	r8, #0
   5020e:	sbcs.w	r3, r9, #256	; 0x100
   50212:	blt.w	50408 <__b64_pton@@Base+0x19b0>
   50216:	movs	r0, #0
   50218:	cmp	r8, r0
   5021a:	mov.w	r1, #262144	; 0x40000
   5021e:	sbcs.w	r3, r9, r1
   50222:	blt.w	50414 <__b64_pton@@Base+0x19bc>
   50226:	movs	r2, #0
   50228:	mov.w	r3, #268435456	; 0x10000000
   5022c:	mov.w	r8, #6
   50230:	ldr	r1, [pc, #508]	; (50430 <__b64_pton@@Base+0x19d8>)
   50232:	add	r1, pc
   50234:	add.w	r1, r1, r8, lsl #2
   50238:	ldr.w	fp, [r1, #64]	; 0x40
   5023c:	mov	r0, r4
   5023e:	mov	r1, r5
   50240:	strd	r3, r2, [sp, #40]	; 0x28
   50244:	bl	54238 <mkdtemp@@Base+0x225c>
   50248:	ldr	r2, [sp, #44]	; 0x2c
   5024a:	add.w	r8, r8, #4294967295	; 0xffffffff
   5024e:	ldr	r3, [sp, #40]	; 0x28
   50250:	mov	ip, r1
   50252:	mov	r4, r0
   50254:	mov	r1, r7
   50256:	mov	r0, r6
   50258:	mov	r5, ip
   5025a:	bl	54238 <mkdtemp@@Base+0x225c>
   5025e:	mov	r1, r3
   50260:	ldr	r3, [pc, #464]	; (50434 <__b64_pton@@Base+0x19dc>)
   50262:	mov	r0, r2
   50264:	add	r3, pc
   50266:	add.w	r3, r3, r8, lsl #3
   5026a:	ldrd	r2, r3, [r3, #8]
   5026e:	bl	54238 <mkdtemp@@Base+0x225c>
   50272:	movs	r2, #10
   50274:	movs	r3, #0
   50276:	bl	543f0 <mkdtemp@@Base+0x2414>
   5027a:	mov.w	r2, #512	; 0x200
   5027e:	movs	r3, #0
   50280:	bl	5433c <mkdtemp@@Base+0x2360>
   50284:	cmp.w	r0, #10240	; 0x2800
   50288:	mov	r3, r1
   5028a:	sbcs.w	r1, r3, #0
   5028e:	mov	r2, r0
   50290:	blt.n	5030c <__b64_pton@@Base+0x18b4>
   50292:	cmp	r4, #0
   50294:	mov	r0, r4
   50296:	sbcs.w	r3, r5, #0
   5029a:	mov	r1, r5
   5029c:	mov.w	r8, #0
   502a0:	mov.w	r9, #0
   502a4:	itete	ge
   502a6:	movge	r2, #1
   502a8:	movlt.w	r2, #4294967295	; 0xffffffff
   502ac:	movge	r3, #0
   502ae:	movlt.w	r3, #4294967295	; 0xffffffff
   502b2:	bl	5433c <mkdtemp@@Base+0x2360>
   502b6:	adds.w	r3, r0, #99	; 0x63
   502ba:	str	r3, [sp, #32]
   502bc:	adc.w	r3, r1, #0
   502c0:	str	r3, [sp, #36]	; 0x24
   502c2:	ldrd	r2, r3, [sp, #32]
   502c6:	mov	r4, r0
   502c8:	mov	r5, r1
   502ca:	cmp	r3, #0
   502cc:	it	eq
   502ce:	cmpeq	r2, #199	; 0xc7
   502d0:	ite	cs
   502d2:	movcs	r3, #1
   502d4:	movcc	r3, #0
   502d6:	cmp.w	fp, #0
   502da:	it	eq
   502dc:	moveq	r3, #1
   502de:	cmp	r3, #0
   502e0:	beq.n	503ae <__b64_pton@@Base+0x1956>
   502e2:	ldr	r2, [pc, #340]	; (50438 <__b64_pton@@Base+0x19e0>)
   502e4:	mov	r0, sl
   502e6:	strd	r4, r5, [sp, #8]
   502ea:	mov.w	r3, #4294967295	; 0xffffffff
   502ee:	add	r2, pc
   502f0:	ldr	r1, [pc, #328]	; (5043c <__b64_pton@@Base+0x19e4>)
   502f2:	ldrb.w	r4, [r2, fp]
   502f6:	add	r1, pc
   502f8:	movs	r2, #1
   502fa:	str	r1, [sp, #0]
   502fc:	movs	r1, #7
   502fe:	str	r4, [sp, #16]
   50300:	blx	65a8 <__snprintf_chk@plt>
   50304:	movs	r0, #0
   50306:	add	sp, #60	; 0x3c
   50308:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5030c:	asrs	r6, r3, #31
   5030e:	movw	r0, #64513	; 0xfc01
   50312:	ubfx	r6, r6, #0, #10
   50316:	movt	r0, #65535	; 0xffff
   5031a:	adds	r6, r6, r2
   5031c:	mov.w	r7, #0
   50320:	adc.w	r7, r3, r7
   50324:	cmp	r2, r0
   50326:	mov.w	r1, #4294967295	; 0xffffffff
   5032a:	sbcs	r3, r1
   5032c:	mov.w	r6, r6, lsr #10
   50330:	mov.w	r9, r7, asr #10
   50334:	orr.w	r8, r6, r7, lsl #22
   50338:	itt	lt
   5033a:	movlt.w	r9, #0
   5033e:	movlt.w	r8, #0
   50342:	orrs.w	r3, r4, r5
   50346:	bne.n	5035c <__b64_pton@@Base+0x1904>
   50348:	ldr	r1, [pc, #244]	; (50440 <__b64_pton@@Base+0x19e8>)
   5034a:	mov	r0, sl
   5034c:	movs	r2, #7
   5034e:	add	r1, pc
   50350:	bl	52814 <mkdtemp@@Base+0x838>
   50354:	movs	r0, #0
   50356:	add	sp, #60	; 0x3c
   50358:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5035c:	adds.w	r3, r4, #99	; 0x63
   50360:	str	r3, [sp, #48]	; 0x30
   50362:	adc.w	r3, r5, #0
   50366:	str	r3, [sp, #52]	; 0x34
   50368:	ldrd	r2, r3, [sp, #48]	; 0x30
   5036c:	cmp	r3, #0
   5036e:	it	eq
   50370:	cmpeq	r2, #199	; 0xc7
   50372:	ite	cs
   50374:	movcs	r3, #1
   50376:	movcc	r3, #0
   50378:	cmp.w	fp, #0
   5037c:	it	eq
   5037e:	moveq	r3, #1
   50380:	cbz	r3, 503ae <__b64_pton@@Base+0x1956>
   50382:	cmp.w	r8, #5
   50386:	sbcs.w	r3, r9, #0
   5038a:	blt.n	502e2 <__b64_pton@@Base+0x188a>
   5038c:	cmp	r4, #0
   5038e:	mov	r0, r4
   50390:	sbcs.w	r3, r5, #0
   50394:	mov	r1, r5
   50396:	ittee	ge
   50398:	movge	r2, #1
   5039a:	movge	r3, #0
   5039c:	movlt.w	r2, #4294967295	; 0xffffffff
   503a0:	movlt.w	r3, #4294967295	; 0xffffffff
   503a4:	bl	5433c <mkdtemp@@Base+0x2360>
   503a8:	mov	r4, r0
   503aa:	mov	r5, r1
   503ac:	b.n	502e2 <__b64_pton@@Base+0x188a>
   503ae:	ldr	r2, [pc, #148]	; (50444 <__b64_pton@@Base+0x19ec>)
   503b0:	mov	r0, sl
   503b2:	ldr	r6, [pc, #148]	; (50448 <__b64_pton@@Base+0x19f0>)
   503b4:	mov.w	r3, #4294967295	; 0xffffffff
   503b8:	add	r2, pc
   503ba:	movs	r1, #7
   503bc:	add	r6, pc
   503be:	strd	r8, r9, [sp, #16]
   503c2:	ldrb.w	r7, [r2, fp]
   503c6:	movs	r2, #1
   503c8:	strd	r4, r5, [sp, #8]
   503cc:	str	r6, [sp, #0]
   503ce:	str	r7, [sp, #24]
   503d0:	blx	65a8 <__snprintf_chk@plt>
   503d4:	movs	r0, #0
   503d6:	add	sp, #60	; 0x3c
   503d8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   503dc:	mov.w	fp, #0
   503e0:	b.n	50342 <__b64_pton@@Base+0x18ea>
   503e2:	mov.w	r8, #1
   503e6:	mov.w	r2, #1024	; 0x400
   503ea:	mov	fp, r8
   503ec:	movs	r3, #0
   503ee:	b.n	5023c <__b64_pton@@Base+0x17e4>
   503f0:	mov.w	r2, #1048576	; 0x100000
   503f4:	movs	r3, #0
   503f6:	mov.w	r8, #2
   503fa:	b.n	50230 <__b64_pton@@Base+0x17d8>
   503fc:	mov.w	r2, #1073741824	; 0x40000000
   50400:	movs	r3, #0
   50402:	mov.w	r8, #3
   50406:	b.n	50230 <__b64_pton@@Base+0x17d8>
   50408:	movs	r2, #0
   5040a:	mov.w	r3, #256	; 0x100
   5040e:	mov.w	r8, #4
   50412:	b.n	50230 <__b64_pton@@Base+0x17d8>
   50414:	mov	r2, r0
   50416:	mov	r3, r1
   50418:	mov.w	r8, #5
   5041c:	b.n	50230 <__b64_pton@@Base+0x17d8>
   5041e:	blx	676c <__errno_location@plt>
   50422:	movs	r2, #34	; 0x22
   50424:	mov	r3, r0
   50426:	mov.w	r0, #4294967295	; 0xffffffff
   5042a:	str	r2, [r3, #0]
   5042c:	b.n	50306 <__b64_pton@@Base+0x18ae>
   5042e:	nop
   50430:	adds	r2, #26
   50432:	movs	r3, r0
   50434:	adds	r1, #232	; 0xe8
   50436:	movs	r3, r0
   50438:	adds	r1, #94	; 0x5e
   5043a:	movs	r3, r0
   5043c:	adds	r1, #58	; 0x3a
   5043e:	movs	r3, r0
   50440:	adds	r0, #222	; 0xde
   50442:	movs	r3, r0
   50444:	adds	r0, #148	; 0x94
   50446:	movs	r3, r0
   50448:	adds	r0, #124	; 0x7c
   5044a:	movs	r3, r0
   5044c:	cbz	r0, 50464 <__b64_pton@@Base+0x1a0c>
   5044e:	push	{r4, lr}
   50450:	mov.w	r2, #4294967295	; 0xffffffff
   50454:	mov	r4, r0
   50456:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   5045a:	mov	r0, r4
   5045c:	ldmia.w	sp!, {r4, lr}
   50460:	b.w	5900 <free@plt>
   50464:	bx	lr
   50466:	nop
   50468:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5046c:	mov	r8, r1
   5046e:	vpush	{d8}
   50472:	mov	r1, r0
   50474:	mov	r7, r0
   50476:	mov	r0, r8
   50478:	mov	r6, r2
   5047a:	mov	r5, r3
   5047c:	sub	sp, #12
   5047e:	bl	54378 <mkdtemp@@Base+0x239c>
   50482:	mov	r1, r8
   50484:	mov	sl, r0
   50486:	mov	r0, r6
   50488:	bl	54378 <mkdtemp@@Base+0x239c>
   5048c:	vmov	s16, sl
   50490:	mov	r9, r0
   50492:	mov	r0, sl
   50494:	mov	r1, r9
   50496:	bl	53ea4 <mkdtemp@@Base+0x1ec8>
   5049a:	cmp	r1, #0
   5049c:	beq.n	5052c <__b64_pton@@Base+0x1ad4>
   5049e:	mov	r0, r9
   504a0:	mov	r4, r1
   504a2:	bl	53ea4 <mkdtemp@@Base+0x1ec8>
   504a6:	mov	r0, r4
   504a8:	cmp	r1, #0
   504aa:	bne.n	504a0 <__b64_pton@@Base+0x1a48>
   504ac:	mov	r1, r7
   504ae:	mov	r0, r6
   504b0:	bl	54378 <mkdtemp@@Base+0x239c>
   504b4:	mov	r1, r4
   504b6:	bl	53c10 <mkdtemp@@Base+0x1c34>
   504ba:	cmp	r4, #0
   504bc:	mov	r7, r0
   504be:	ble.n	50522 <__b64_pton@@Base+0x1aca>
   504c0:	add.w	r6, r5, r8, lsl #2
   504c4:	add.w	r3, r4, r8
   504c8:	str.w	r8, [sp]
   504cc:	str	r3, [sp, #4]
   504ce:	cmp	r7, #0
   504d0:	ldr.w	sl, [sp]
   504d4:	itt	gt
   504d6:	ldrgt	r4, [r6, #0]
   504d8:	movgt.w	fp, #0
   504dc:	bgt.n	50504 <__b64_pton@@Base+0x1aac>
   504de:	b.n	50514 <__b64_pton@@Base+0x1abc>
   504e0:	vmov	r1, s16
   504e4:	bl	54378 <mkdtemp@@Base+0x239c>
   504e8:	mov	sl, r0
   504ea:	ldr.w	r3, [r5, sl, lsl #2]
   504ee:	mov	r0, fp
   504f0:	str.w	r4, [r5, sl, lsl #2]
   504f4:	movs	r1, #1
   504f6:	str	r3, [r6, #0]
   504f8:	mov	r4, r3
   504fa:	bl	54314 <mkdtemp@@Base+0x2338>
   504fe:	cmp	r7, r0
   50500:	mov	fp, r0
   50502:	beq.n	50514 <__b64_pton@@Base+0x1abc>
   50504:	cmp	r8, sl
   50506:	mov	r1, r9
   50508:	mov	r0, sl
   5050a:	ble.n	504e0 <__b64_pton@@Base+0x1a88>
   5050c:	bl	54314 <mkdtemp@@Base+0x2338>
   50510:	mov	sl, r0
   50512:	b.n	504ea <__b64_pton@@Base+0x1a92>
   50514:	ldr	r3, [sp, #0]
   50516:	adds	r6, #4
   50518:	ldr	r2, [sp, #4]
   5051a:	adds	r3, #1
   5051c:	str	r3, [sp, #0]
   5051e:	cmp	r2, r3
   50520:	bne.n	504ce <__b64_pton@@Base+0x1a76>
   50522:	add	sp, #12
   50524:	vpop	{d8}
   50528:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5052c:	mov	r4, r9
   5052e:	b.n	504ac <__b64_pton@@Base+0x1a54>
   50530:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50534:	sub	sp, #20
   50536:	ldr	r6, [pc, #788]	; (5084c <__b64_pton@@Base+0x1df4>)
   50538:	str	r0, [sp, #4]
   5053a:	add	r6, pc
   5053c:	cmp	r2, #0
   5053e:	beq.n	505be <__b64_pton@@Base+0x1b66>
   50540:	ldr	r3, [pc, #780]	; (50850 <__b64_pton@@Base+0x1df8>)
   50542:	mov	r8, r1
   50544:	mov	r5, r2
   50546:	ldr.w	r9, [r6, r3]
   5054a:	ldr.w	r3, [r9]
   5054e:	cmp	r3, #0
   50550:	beq.n	505ca <__b64_pton@@Base+0x1b72>
   50552:	ldr	r3, [pc, #768]	; (50854 <__b64_pton@@Base+0x1dfc>)
   50554:	add	r3, pc
   50556:	ldr	r3, [r3, #0]
   50558:	adds	r3, #1
   5055a:	ldr	r3, [pc, #764]	; (50858 <__b64_pton@@Base+0x1e00>)
   5055c:	ldr	r7, [r6, r3]
   5055e:	beq.n	505d6 <__b64_pton@@Base+0x1b7e>
   50560:	ldr	r2, [r7, #0]
   50562:	cmp	r2, #0
   50564:	bne.n	505d6 <__b64_pton@@Base+0x1b7e>
   50566:	ldrb	r3, [r5, #0]
   50568:	cmp	r3, #45	; 0x2d
   5056a:	beq.n	505f2 <__b64_pton@@Base+0x1b9a>
   5056c:	cmp	r3, #43	; 0x2b
   5056e:	mov.w	fp, #0
   50572:	beq.n	505f6 <__b64_pton@@Base+0x1b9e>
   50574:	ldr	r3, [pc, #740]	; (5085c <__b64_pton@@Base+0x1e04>)
   50576:	movs	r1, #0
   50578:	ldr	r3, [r6, r3]
   5057a:	str	r3, [sp, #12]
   5057c:	str	r1, [r3, #0]
   5057e:	cmp	r2, #0
   50580:	beq.n	50618 <__b64_pton@@Base+0x1bc0>
   50582:	ldr	r3, [pc, #732]	; (50860 <__b64_pton@@Base+0x1e08>)
   50584:	mov.w	r2, #4294967295	; 0xffffffff
   50588:	add	r3, pc
   5058a:	strd	r2, r2, [r3, #4]
   5058e:	movs	r3, #0
   50590:	ldr.w	sl, [r9]
   50594:	str	r3, [r7, #0]
   50596:	ldr	r3, [sp, #4]
   50598:	cmp	r3, sl
   5059a:	ble.w	506b6 <__b64_pton@@Base+0x1c5e>
   5059e:	ldr.w	r7, [r8, sl, lsl #2]
   505a2:	ldr	r3, [pc, #704]	; (50864 <__b64_pton@@Base+0x1e0c>)
   505a4:	ldrb	r1, [r7, #0]
   505a6:	add	r3, pc
   505a8:	cmp	r1, #45	; 0x2d
   505aa:	str	r7, [r3, #0]
   505ac:	beq.n	5066a <__b64_pton@@Base+0x1c12>
   505ae:	ldr	r3, [pc, #696]	; (50868 <__b64_pton@@Base+0x1e10>)
   505b0:	ldr	r1, [pc, #696]	; (5086c <__b64_pton@@Base+0x1e14>)
   505b2:	add	r3, pc
   505b4:	add	r1, pc
   505b6:	str	r1, [r3, #0]
   505b8:	cmp.w	fp, #0
   505bc:	bne.n	505fa <__b64_pton@@Base+0x1ba2>
   505be:	mov.w	r4, #4294967295	; 0xffffffff
   505c2:	mov	r0, r4
   505c4:	add	sp, #20
   505c6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   505ca:	ldr	r3, [pc, #652]	; (50858 <__b64_pton@@Base+0x1e00>)
   505cc:	movs	r2, #1
   505ce:	ldr	r7, [r6, r3]
   505d0:	str.w	r2, [r9]
   505d4:	str	r2, [r7, #0]
   505d6:	ldr	r0, [pc, #664]	; (50870 <__b64_pton@@Base+0x1e18>)
   505d8:	add	r0, pc
   505da:	blx	693c <getenv@plt>
   505de:	ldr	r3, [pc, #660]	; (50874 <__b64_pton@@Base+0x1e1c>)
   505e0:	ldr	r2, [r7, #0]
   505e2:	add	r3, pc
   505e4:	subs	r0, #0
   505e6:	it	ne
   505e8:	movne	r0, #1
   505ea:	str	r0, [r3, #0]
   505ec:	ldrb	r3, [r5, #0]
   505ee:	cmp	r3, #45	; 0x2d
   505f0:	bne.n	5056c <__b64_pton@@Base+0x1b14>
   505f2:	mov.w	fp, #2
   505f6:	adds	r5, #1
   505f8:	b.n	50574 <__b64_pton@@Base+0x1b1c>
   505fa:	movs	r1, #1
   505fc:	mov	r0, sl
   505fe:	bl	54314 <mkdtemp@@Base+0x2338>
   50602:	ldr	r2, [sp, #12]
   50604:	movs	r4, #1
   50606:	str.w	r0, [r9]
   5060a:	mov	r0, r4
   5060c:	ldr.w	r3, [r8, sl, lsl #2]
   50610:	str	r3, [r2, #0]
   50612:	add	sp, #20
   50614:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50618:	ldr	r3, [pc, #604]	; (50878 <__b64_pton@@Base+0x1e20>)
   5061a:	add	r3, pc
   5061c:	ldr	r1, [r3, #0]
   5061e:	ldrb	r4, [r1, #0]
   50620:	cmp	r4, #0
   50622:	beq.n	5058e <__b64_pton@@Base+0x1b36>
   50624:	ldrb	r3, [r1, #1]
   50626:	ldr	r2, [pc, #596]	; (5087c <__b64_pton@@Base+0x1e24>)
   50628:	cmp	r4, #58	; 0x3a
   5062a:	add.w	r7, r1, #1
   5062e:	add	r2, pc
   50630:	str	r7, [r2, #0]
   50632:	beq.n	5070e <__b64_pton@@Base+0x1cb6>
   50634:	cmp	r4, #45	; 0x2d
   50636:	beq.w	5076a <__b64_pton@@Base+0x1d12>
   5063a:	mov	r1, r4
   5063c:	mov	r0, r5
   5063e:	str	r3, [sp, #8]
   50640:	blx	69cc <strchr@plt>
   50644:	ldr	r3, [sp, #8]
   50646:	mov	fp, r0
   50648:	cmp	r0, #0
   5064a:	beq.n	5070e <__b64_pton@@Base+0x1cb6>
   5064c:	ldrb.w	r2, [fp, #1]
   50650:	cmp	r2, #58	; 0x3a
   50652:	beq.w	5078c <__b64_pton@@Base+0x1d34>
   50656:	cmp	r3, #0
   50658:	bne.n	505c2 <__b64_pton@@Base+0x1b6a>
   5065a:	ldr.w	r0, [r9]
   5065e:	movs	r1, #1
   50660:	bl	54314 <mkdtemp@@Base+0x2338>
   50664:	str.w	r0, [r9]
   50668:	b.n	505c2 <__b64_pton@@Base+0x1b6a>
   5066a:	ldrb	r4, [r7, #1]
   5066c:	str	r3, [sp, #8]
   5066e:	cmp	r4, #0
   50670:	bne.n	5073c <__b64_pton@@Base+0x1ce4>
   50672:	mov	r0, r5
   50674:	blx	69cc <strchr@plt>
   50678:	ldr	r3, [sp, #8]
   5067a:	cmp	r0, #0
   5067c:	beq.n	505ae <__b64_pton@@Base+0x1b56>
   5067e:	ldr	r1, [pc, #512]	; (50880 <__b64_pton@@Base+0x1e28>)
   50680:	add	r1, pc
   50682:	ldr.w	fp, [r1, #8]
   50686:	cmp.w	fp, #4294967295	; 0xffffffff
   5068a:	beq.w	507b0 <__b64_pton@@Base+0x1d58>
   5068e:	ldr	r3, [r1, #4]
   50690:	adds	r3, #1
   50692:	beq.n	5077e <__b64_pton@@Base+0x1d26>
   50694:	ldr	r3, [pc, #492]	; (50884 <__b64_pton@@Base+0x1e2c>)
   50696:	adds	r7, #1
   50698:	add	r3, pc
   5069a:	str	r7, [r3, #0]
   5069c:	movs	r1, #45	; 0x2d
   5069e:	mov	r0, r5
   506a0:	blx	69cc <strchr@plt>
   506a4:	mov	fp, r0
   506a6:	cmp	r0, #0
   506a8:	beq.n	505be <__b64_pton@@Base+0x1b66>
   506aa:	ldrb	r3, [r0, #1]
   506ac:	cmp	r3, #58	; 0x3a
   506ae:	beq.w	507b6 <__b64_pton@@Base+0x1d5e>
   506b2:	movs	r4, #45	; 0x2d
   506b4:	b.n	5065a <__b64_pton@@Base+0x1c02>
   506b6:	ldr	r3, [pc, #464]	; (50888 <__b64_pton@@Base+0x1e30>)
   506b8:	ldr	r1, [pc, #464]	; (5088c <__b64_pton@@Base+0x1e34>)
   506ba:	add	r3, pc
   506bc:	ldr	r5, [pc, #464]	; (50890 <__b64_pton@@Base+0x1e38>)
   506be:	add	r1, pc
   506c0:	ldrd	r4, r6, [r3, #4]
   506c4:	add	r5, pc
   506c6:	str	r5, [r1, #0]
   506c8:	adds	r1, r4, #1
   506ca:	bne.n	506ea <__b64_pton@@Base+0x1c92>
   506cc:	adds	r2, r6, #1
   506ce:	it	ne
   506d0:	strne.w	r6, [r9]
   506d4:	ldr	r3, [pc, #444]	; (50894 <__b64_pton@@Base+0x1e3c>)
   506d6:	mov.w	r2, #4294967295	; 0xffffffff
   506da:	mov	r4, r2
   506dc:	add	r3, pc
   506de:	mov	r0, r4
   506e0:	strd	r2, r2, [r3, #4]
   506e4:	add	sp, #20
   506e6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   506ea:	mov	r1, r4
   506ec:	mov	r3, r8
   506ee:	mov	r2, sl
   506f0:	mov	r0, r6
   506f2:	bl	50468 <__b64_pton@@Base+0x1a10>
   506f6:	mov	r1, r6
   506f8:	mov	r0, r4
   506fa:	bl	54378 <mkdtemp@@Base+0x239c>
   506fe:	mov	r1, r0
   50700:	ldr.w	r0, [r9]
   50704:	bl	54378 <mkdtemp@@Base+0x239c>
   50708:	str.w	r0, [r9]
   5070c:	b.n	506d4 <__b64_pton@@Base+0x1c7c>
   5070e:	cbnz	r3, 5071e <__b64_pton@@Base+0x1cc6>
   50710:	ldr.w	r0, [r9]
   50714:	movs	r1, #1
   50716:	bl	54314 <mkdtemp@@Base+0x2338>
   5071a:	str.w	r0, [r9]
   5071e:	ldr	r3, [pc, #376]	; (50898 <__b64_pton@@Base+0x1e40>)
   50720:	ldr	r3, [r6, r3]
   50722:	ldr	r3, [r3, #0]
   50724:	cbz	r3, 5072c <__b64_pton@@Base+0x1cd4>
   50726:	ldrb	r3, [r5, #0]
   50728:	cmp	r3, #58	; 0x3a
   5072a:	bne.n	50772 <__b64_pton@@Base+0x1d1a>
   5072c:	ldr	r3, [pc, #364]	; (5089c <__b64_pton@@Base+0x1e44>)
   5072e:	ldr	r3, [r6, r3]
   50730:	str	r4, [r3, #0]
   50732:	movs	r4, #63	; 0x3f
   50734:	mov	r0, r4
   50736:	add	sp, #20
   50738:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5073c:	ldr	r3, [pc, #352]	; (508a0 <__b64_pton@@Base+0x1e48>)
   5073e:	add	r3, pc
   50740:	ldr.w	fp, [r3, #8]
   50744:	cmp.w	fp, #4294967295	; 0xffffffff
   50748:	beq.n	50750 <__b64_pton@@Base+0x1cf8>
   5074a:	ldr	r3, [r3, #4]
   5074c:	adds	r3, #1
   5074e:	beq.n	5077e <__b64_pton@@Base+0x1d26>
   50750:	ldr	r2, [pc, #336]	; (508a4 <__b64_pton@@Base+0x1e4c>)
   50752:	cmp	r4, #45	; 0x2d
   50754:	add.w	r1, r7, #1
   50758:	ldrb	r3, [r7, #2]
   5075a:	add	r2, pc
   5075c:	str	r1, [r2, #0]
   5075e:	bne.w	50626 <__b64_pton@@Base+0x1bce>
   50762:	cmp	r3, #0
   50764:	beq.n	5081a <__b64_pton@@Base+0x1dc2>
   50766:	adds	r7, #2
   50768:	str	r7, [r2, #0]
   5076a:	cmp	r3, #0
   5076c:	beq.n	5069c <__b64_pton@@Base+0x1c44>
   5076e:	movs	r4, #45	; 0x2d
   50770:	b.n	5071e <__b64_pton@@Base+0x1cc6>
   50772:	ldr	r0, [pc, #308]	; (508a8 <__b64_pton@@Base+0x1e50>)
   50774:	mov	r1, r4
   50776:	add	r0, pc
   50778:	bl	2f590 <error@@Base+0x8c>
   5077c:	b.n	5072c <__b64_pton@@Base+0x1cd4>
   5077e:	ldr	r3, [pc, #300]	; (508ac <__b64_pton@@Base+0x1e54>)
   50780:	add	r3, pc
   50782:	str.w	sl, [r3, #4]
   50786:	cmp	r4, #0
   50788:	beq.n	50694 <__b64_pton@@Base+0x1c3c>
   5078a:	b.n	50750 <__b64_pton@@Base+0x1cf8>
   5078c:	ldr.w	r0, [r9]
   50790:	movs	r1, #1
   50792:	str	r3, [sp, #8]
   50794:	bl	54314 <mkdtemp@@Base+0x2338>
   50798:	ldr	r3, [sp, #8]
   5079a:	cbz	r3, 507c2 <__b64_pton@@Base+0x1d6a>
   5079c:	ldr	r3, [sp, #12]
   5079e:	str	r7, [r3, #0]
   507a0:	ldr	r3, [pc, #268]	; (508b0 <__b64_pton@@Base+0x1e58>)
   507a2:	ldr	r2, [pc, #272]	; (508b4 <__b64_pton@@Base+0x1e5c>)
   507a4:	add	r3, pc
   507a6:	str.w	r0, [r9]
   507aa:	add	r2, pc
   507ac:	str	r2, [r3, #0]
   507ae:	b.n	505c2 <__b64_pton@@Base+0x1b6a>
   507b0:	adds	r7, #1
   507b2:	str	r7, [r3, #0]
   507b4:	b.n	5069c <__b64_pton@@Base+0x1c44>
   507b6:	ldr.w	r0, [r9]
   507ba:	movs	r1, #1
   507bc:	bl	54314 <mkdtemp@@Base+0x2338>
   507c0:	movs	r4, #45	; 0x2d
   507c2:	ldrb.w	r3, [fp, #2]
   507c6:	cmp	r3, #58	; 0x3a
   507c8:	beq.n	507a0 <__b64_pton@@Base+0x1d48>
   507ca:	ldr	r3, [sp, #4]
   507cc:	str.w	r0, [r9]
   507d0:	cmp	r3, r0
   507d2:	ble.n	507e4 <__b64_pton@@Base+0x1d8c>
   507d4:	ldr.w	r3, [r8, r0, lsl #2]
   507d8:	movs	r1, #1
   507da:	ldr	r2, [sp, #12]
   507dc:	str	r3, [r2, #0]
   507de:	bl	54314 <mkdtemp@@Base+0x2338>
   507e2:	b.n	507a0 <__b64_pton@@Base+0x1d48>
   507e4:	ldr	r2, [pc, #208]	; (508b8 <__b64_pton@@Base+0x1e60>)
   507e6:	ldr	r3, [pc, #176]	; (50898 <__b64_pton@@Base+0x1e40>)
   507e8:	ldr	r1, [pc, #208]	; (508bc <__b64_pton@@Base+0x1e64>)
   507ea:	add	r2, pc
   507ec:	add	r1, pc
   507ee:	str	r1, [r2, #0]
   507f0:	ldr	r3, [r6, r3]
   507f2:	ldr	r3, [r3, #0]
   507f4:	cbz	r3, 50808 <__b64_pton@@Base+0x1db0>
   507f6:	ldrb	r3, [r5, #0]
   507f8:	cmp	r3, #58	; 0x3a
   507fa:	beq.n	50808 <__b64_pton@@Base+0x1db0>
   507fc:	ldr	r0, [pc, #192]	; (508c0 <__b64_pton@@Base+0x1e68>)
   507fe:	mov	r1, r4
   50800:	add	r0, pc
   50802:	adds	r0, #24
   50804:	bl	2f590 <error@@Base+0x8c>
   50808:	ldr	r3, [pc, #144]	; (5089c <__b64_pton@@Base+0x1e44>)
   5080a:	ldr	r3, [r6, r3]
   5080c:	str	r4, [r3, #0]
   5080e:	ldrb	r3, [r5, #0]
   50810:	cmp	r3, #58	; 0x3a
   50812:	ite	eq
   50814:	moveq	r4, #58	; 0x3a
   50816:	movne	r4, #63	; 0x3f
   50818:	b.n	505c2 <__b64_pton@@Base+0x1b6a>
   5081a:	movs	r1, #1
   5081c:	mov	r0, sl
   5081e:	str	r2, [sp, #4]
   50820:	bl	54314 <mkdtemp@@Base+0x2338>
   50824:	ldr	r1, [pc, #156]	; (508c4 <__b64_pton@@Base+0x1e6c>)
   50826:	ldr	r2, [sp, #4]
   50828:	add	r1, pc
   5082a:	ldr	r3, [pc, #156]	; (508c8 <__b64_pton@@Base+0x1e70>)
   5082c:	ldr	r4, [r1, #4]
   5082e:	add	r3, pc
   50830:	str	r3, [r2, #0]
   50832:	adds	r3, r4, #1
   50834:	str.w	r0, [r9]
   50838:	beq.w	506d4 <__b64_pton@@Base+0x1c7c>
   5083c:	mov	r2, r0
   5083e:	mov	r1, r4
   50840:	mov	r3, r8
   50842:	mov	r0, fp
   50844:	bl	50468 <__b64_pton@@Base+0x1a10>
   50848:	mov	r1, fp
   5084a:	b.n	506f8 <__b64_pton@@Base+0x1ca0>
   5084c:	strh	r6, [r0, r5]
   5084e:	movs	r4, r0
   50850:	lsls	r4, r4, #25
   50852:	movs	r0, r0
   50854:	ldrh	r0, [r0, r7]
   50856:	movs	r4, r0
   50858:	lsls	r4, r2, #25
   5085a:	movs	r0, r0
   5085c:	lsls	r0, r4, #29
   5085e:	movs	r0, r0
   50860:	ldrh	r4, [r1, r6]
   50862:	movs	r4, r0
   50864:	ldrh	r6, [r0, r6]
   50866:	movs	r4, r0
   50868:	ldrh	r2, [r7, r5]
   5086a:	movs	r4, r0
   5086c:	cmp	r5, #232	; 0xe8
   5086e:	movs	r1, r0
   50870:	cmp	r6, #208	; 0xd0
   50872:	movs	r3, r0
   50874:	ldrh	r2, [r6, r4]
   50876:	movs	r4, r0
   50878:	ldrh	r2, [r2, r4]
   5087a:	movs	r4, r0
   5087c:	ldrh	r6, [r7, r3]
   5087e:	movs	r4, r0
   50880:	ldrh	r4, [r2, r2]
   50882:	movs	r4, r0
   50884:	ldrh	r4, [r2, r2]
   50886:	movs	r4, r0
   50888:	ldrh	r2, [r3, r1]
   5088a:	movs	r4, r0
   5088c:	ldrh	r6, [r5, r1]
   5088e:	movs	r4, r0
   50890:	cmp	r4, #216	; 0xd8
   50892:	movs	r1, r0
   50894:	ldrh	r0, [r7, r0]
   50896:	movs	r4, r0
   50898:	lsls	r4, r6, #27
   5089a:	movs	r0, r0
   5089c:	lsls	r4, r0, #27
   5089e:	movs	r0, r0
   508a0:	ldr	r6, [r2, r7]
   508a2:	movs	r4, r0
   508a4:	ldr	r2, [r2, r7]
   508a6:	movs	r4, r0
   508a8:	cmp	r5, #66	; 0x42
   508aa:	movs	r3, r0
   508ac:	ldr	r4, [r2, r6]
   508ae:	movs	r4, r0
   508b0:	ldr	r0, [r1, r6]
   508b2:	movs	r4, r0
   508b4:	cmp	r3, #242	; 0xf2
   508b6:	movs	r1, r0
   508b8:	ldr	r2, [r0, r5]
   508ba:	movs	r4, r0
   508bc:	cmp	r3, #176	; 0xb0
   508be:	movs	r1, r0
   508c0:	cmp	r4, #184	; 0xb8
   508c2:	movs	r3, r0
   508c4:	ldr	r4, [r5, r3]
   508c6:	movs	r4, r0
   508c8:	cmp	r3, #110	; 0x6e
   508ca:	movs	r1, r0
   508cc:	cbz	r0, 508ea <__b64_pton@@Base+0x1e92>
   508ce:	push	{r4, lr}
   508d0:	mov	r4, r0
   508d2:	ldr	r0, [r0, #0]
   508d4:	cbz	r0, 508da <__b64_pton@@Base+0x1e82>
   508d6:	blx	5904 <free@plt+0x4>
   508da:	ldr	r0, [r4, #8]
   508dc:	bl	508cc <__b64_pton@@Base+0x1e74>
   508e0:	mov	r0, r4
   508e2:	ldmia.w	sp!, {r4, lr}
   508e6:	b.w	5900 <free@plt>
   508ea:	bx	lr
   508ec:	cbz	r0, 50912 <__b64_pton@@Base+0x1eba>
   508ee:	push	{r4, lr}
   508f0:	mov	r4, r0
   508f2:	ldr	r0, [r0, #0]
   508f4:	cbz	r0, 508fa <__b64_pton@@Base+0x1ea2>
   508f6:	blx	5904 <free@plt+0x4>
   508fa:	ldr	r0, [r4, #12]
   508fc:	cbz	r0, 50902 <__b64_pton@@Base+0x1eaa>
   508fe:	blx	5904 <free@plt+0x4>
   50902:	ldr	r0, [r4, #16]
   50904:	bl	508ec <__b64_pton@@Base+0x1e94>
   50908:	mov	r0, r4
   5090a:	ldmia.w	sp!, {r4, lr}
   5090e:	b.w	5900 <free@plt>
   50912:	bx	lr
   50914:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50918:	subw	sp, sp, #1052	; 0x41c
   5091c:	mov	r4, r2
   5091e:	ldr	r2, [pc, #260]	; (50a24 <__b64_pton@@Base+0x1fcc>)
   50920:	str	r1, [sp, #8]
   50922:	ldr	r1, [pc, #260]	; (50a28 <__b64_pton@@Base+0x1fd0>)
   50924:	add	r1, pc
   50926:	ldr	r2, [r1, r2]
   50928:	ldr	r2, [r2, #0]
   5092a:	str.w	r2, [sp, #1044]	; 0x414
   5092e:	mov.w	r2, #0
   50932:	cmp	r3, #0
   50934:	beq.n	50a0e <__b64_pton@@Base+0x1fb6>
   50936:	movs	r5, #0
   50938:	adds	r3, #1
   5093a:	add.w	r9, sp, #16
   5093e:	mov	r8, r0
   50940:	mov	r7, r5
   50942:	movs	r6, #1
   50944:	str	r3, [sp, #12]
   50946:	b.n	509b6 <__b64_pton@@Base+0x1f5e>
   50948:	mov	r0, r9
   5094a:	blx	6a18 <strdup@plt+0x4>
   5094e:	str	r0, [r5, #0]
   50950:	cmp	r0, #0
   50952:	beq.n	50a12 <__b64_pton@@Base+0x1fba>
   50954:	ldr	r0, [r4, #0]
   50956:	add	r0, sl
   50958:	str	r0, [r4, #0]
   5095a:	blx	5ec8 <_getshort@plt>
   5095e:	ldr	r3, [r4, #0]
   50960:	strh	r0, [r5, #4]
   50962:	adds	r0, r3, #2
   50964:	str	r0, [r4, #0]
   50966:	blx	5ec8 <_getshort@plt>
   5096a:	ldr	r3, [r4, #0]
   5096c:	strh	r0, [r5, #6]
   5096e:	adds	r0, r3, #2
   50970:	str	r0, [r4, #0]
   50972:	blx	5a40 <_getlong@plt>
   50976:	ldr	r3, [r4, #0]
   50978:	strh	r0, [r5, #8]
   5097a:	adds	r0, r3, #4
   5097c:	str	r0, [r4, #0]
   5097e:	blx	5ec8 <_getshort@plt>
   50982:	ldr	r3, [r4, #0]
   50984:	add.w	sl, r3, #2
   50988:	str.w	sl, [r4]
   5098c:	strh	r0, [r5, #10]
   5098e:	mov	fp, r0
   50990:	blx	656c <malloc@plt>
   50994:	str	r0, [r5, #12]
   50996:	cbz	r0, 509ea <__b64_pton@@Base+0x1f92>
   50998:	mov	r2, fp
   5099a:	mov	r1, sl
   5099c:	blx	6524 <memcpy@plt+0x4>
   509a0:	add.w	r1, sl, fp
   509a4:	mov	r0, r6
   509a6:	str	r1, [r4, #0]
   509a8:	movs	r1, #1
   509aa:	bl	54314 <mkdtemp@@Base+0x2338>
   509ae:	ldr	r3, [sp, #12]
   509b0:	cmp	r3, r0
   509b2:	mov	r6, r0
   509b4:	beq.n	509f2 <__b64_pton@@Base+0x1f9a>
   509b6:	movs	r1, #20
   509b8:	movs	r0, #1
   509ba:	blx	6460 <calloc@plt+0x4>
   509be:	mov	r3, r5
   509c0:	mov	r5, r0
   509c2:	cbz	r0, 509ea <__b64_pton@@Base+0x1f92>
   509c4:	cmp	r7, #0
   509c6:	it	eq
   509c8:	moveq	r7, r0
   509ca:	cbz	r3, 509ce <__b64_pton@@Base+0x1f76>
   509cc:	str	r0, [r3, #16]
   509ce:	movw	r2, #1025	; 0x401
   509d2:	str	r2, [sp, #0]
   509d4:	ldr	r2, [sp, #8]
   509d6:	mov	r3, r9
   509d8:	mov	r0, r8
   509da:	add.w	r1, r8, r2
   509de:	ldr	r2, [r4, #0]
   509e0:	blx	67c0 <__dn_expand@plt>
   509e4:	subs.w	sl, r0, #0
   509e8:	bge.n	50948 <__b64_pton@@Base+0x1ef0>
   509ea:	mov	r0, r7
   509ec:	movs	r7, #0
   509ee:	bl	508ec <__b64_pton@@Base+0x1e94>
   509f2:	ldr	r2, [pc, #56]	; (50a2c <__b64_pton@@Base+0x1fd4>)
   509f4:	ldr	r3, [pc, #44]	; (50a24 <__b64_pton@@Base+0x1fcc>)
   509f6:	add	r2, pc
   509f8:	ldr	r3, [r2, r3]
   509fa:	ldr	r2, [r3, #0]
   509fc:	ldr.w	r3, [sp, #1044]	; 0x414
   50a00:	eors	r2, r3
   50a02:	bne.n	50a1e <__b64_pton@@Base+0x1fc6>
   50a04:	mov	r0, r7
   50a06:	addw	sp, sp, #1052	; 0x41c
   50a0a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50a0e:	mov	r7, r3
   50a10:	b.n	509f2 <__b64_pton@@Base+0x1f9a>
   50a12:	mov	r2, r0
   50a14:	mov	r0, r7
   50a16:	mov	r7, r2
   50a18:	bl	508ec <__b64_pton@@Base+0x1e94>
   50a1c:	b.n	509f2 <__b64_pton@@Base+0x1f9a>
   50a1e:	blx	620c <__stack_chk_fail@plt>
   50a22:	nop
   50a24:	lsls	r4, r3, #25
   50a26:	movs	r0, r0
   50a28:	ldr	r7, [pc, #368]	; (50b9c <__b64_pton@@Base+0x2144>)
   50a2a:	movs	r4, r0
   50a2c:	ldr	r6, [pc, #552]	; (50c58 <__b64_pton@@Base+0x2200>)
   50a2e:	movs	r4, r0
   50a30:	push	{r4, lr}
   50a32:	mov	r4, r0
   50a34:	ldr	r0, [r0, #12]
   50a36:	bl	508cc <__b64_pton@@Base+0x1e74>
   50a3a:	ldr	r0, [r4, #16]
   50a3c:	bl	508ec <__b64_pton@@Base+0x1e94>
   50a40:	ldr	r0, [r4, #20]
   50a42:	bl	508ec <__b64_pton@@Base+0x1e94>
   50a46:	ldr	r0, [r4, #24]
   50a48:	bl	508ec <__b64_pton@@Base+0x1e94>
   50a4c:	mov	r0, r4
   50a4e:	ldmia.w	sp!, {r4, lr}
   50a52:	b.w	5900 <free@plt>
   50a56:	nop
   50a58:	cmp	r0, #0
   50a5a:	beq.n	50ad2 <__b64_pton@@Base+0x207a>
   50a5c:	push	{r3, r4, r5, lr}
   50a5e:	mov	r5, r0
   50a60:	ldr	r2, [r0, #28]
   50a62:	cbz	r2, 50a90 <__b64_pton@@Base+0x2038>
   50a64:	ldr	r3, [r0, #16]
   50a66:	cbz	r3, 50a8a <__b64_pton@@Base+0x2032>
   50a68:	movs	r4, #0
   50a6a:	mov	r3, r4
   50a6c:	b.n	50a80 <__b64_pton@@Base+0x2028>
   50a6e:	adds	r4, #1
   50a70:	blx	5904 <free@plt+0x4>
   50a74:	ldr	r2, [r5, #16]
   50a76:	uxth	r4, r4
   50a78:	cmp	r4, r2
   50a7a:	ldr	r2, [r5, #28]
   50a7c:	mov	r3, r4
   50a7e:	bcs.n	50a8a <__b64_pton@@Base+0x2032>
   50a80:	add.w	r3, r2, r3, lsl #3
   50a84:	ldr	r0, [r3, #4]
   50a86:	cmp	r0, #0
   50a88:	bne.n	50a6e <__b64_pton@@Base+0x2016>
   50a8a:	mov	r0, r2
   50a8c:	blx	5904 <free@plt+0x4>
   50a90:	ldr	r2, [r5, #32]
   50a92:	cbz	r2, 50ac0 <__b64_pton@@Base+0x2068>
   50a94:	ldr	r3, [r5, #20]
   50a96:	cbz	r3, 50aba <__b64_pton@@Base+0x2062>
   50a98:	movs	r4, #0
   50a9a:	mov	r3, r4
   50a9c:	b.n	50ab0 <__b64_pton@@Base+0x2058>
   50a9e:	adds	r4, #1
   50aa0:	blx	5904 <free@plt+0x4>
   50aa4:	ldr	r2, [r5, #20]
   50aa6:	uxth	r4, r4
   50aa8:	cmp	r4, r2
   50aaa:	ldr	r2, [r5, #32]
   50aac:	mov	r3, r4
   50aae:	bcs.n	50aba <__b64_pton@@Base+0x2062>
   50ab0:	add.w	r3, r2, r3, lsl #3
   50ab4:	ldr	r0, [r3, #4]
   50ab6:	cmp	r0, #0
   50ab8:	bne.n	50a9e <__b64_pton@@Base+0x2046>
   50aba:	mov	r0, r2
   50abc:	blx	5904 <free@plt+0x4>
   50ac0:	ldr	r0, [r5, #24]
   50ac2:	cbz	r0, 50ac8 <__b64_pton@@Base+0x2070>
   50ac4:	blx	5904 <free@plt+0x4>
   50ac8:	mov	r0, r5
   50aca:	ldmia.w	sp!, {r3, r4, r5, lr}
   50ace:	b.w	5900 <free@plt>
   50ad2:	bx	lr
   50ad4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50ad8:	mov	r4, r1
   50ada:	ldr	r1, [pc, #896]	; (50e5c <__b64_pton@@Base+0x2404>)
   50adc:	mov	r5, r2
   50ade:	ldr	r2, [pc, #896]	; (50e60 <__b64_pton@@Base+0x2408>)
   50ae0:	sub.w	sp, sp, #66560	; 0x10400
   50ae4:	add	r1, pc
   50ae6:	sub	sp, #44	; 0x2c
   50ae8:	mov	r7, r3
   50aea:	add.w	r3, sp, #66560	; 0x10400
   50aee:	ldr	r2, [r1, r2]
   50af0:	adds	r3, #36	; 0x24
   50af2:	cmp.w	r5, #65536	; 0x10000
   50af6:	it	cc
   50af8:	cmpcc.w	r4, #65536	; 0x10000
   50afc:	ldr	r2, [r2, #0]
   50afe:	str	r2, [r3, #0]
   50b00:	mov.w	r2, #0
   50b04:	add.w	r3, sp, #66560	; 0x10400
   50b08:	add.w	r3, r3, #80	; 0x50
   50b0c:	ldr	r3, [r3, #0]
   50b0e:	str	r3, [sp, #16]
   50b10:	bcs.n	50b72 <__b64_pton@@Base+0x211a>
   50b12:	cmp	r5, #255	; 0xff
   50b14:	it	ne
   50b16:	cmpne	r4, #255	; 0xff
   50b18:	beq.n	50b72 <__b64_pton@@Base+0x211a>
   50b1a:	mov	r6, r0
   50b1c:	blx	5964 <__res_state@plt>
   50b20:	ldr	r3, [r0, #8]
   50b22:	mov	r8, r0
   50b24:	lsls	r1, r3, #31
   50b26:	bpl.w	50cdc <__b64_pton@@Base+0x2284>
   50b2a:	lsls	r2, r7, #31
   50b2c:	bpl.n	50b3a <__b64_pton@@Base+0x20e2>
   50b2e:	ldr.w	r3, [r8, #8]
   50b32:	orr.w	r3, r3, #9437184	; 0x900000
   50b36:	str.w	r3, [r8, #8]
   50b3a:	add.w	r8, sp, #1064	; 0x428
   50b3e:	mov	r1, r4
   50b40:	sub.w	r7, r8, #4
   50b44:	mov	r2, r5
   50b46:	mov	r0, r6
   50b48:	movw	r4, #65535	; 0xffff
   50b4c:	mov	r3, r7
   50b4e:	str	r4, [sp, #0]
   50b50:	blx	68ac <__res_query@plt>
   50b54:	subs	r3, r0, #0
   50b56:	str	r3, [sp, #8]
   50b58:	bge.n	50b98 <__b64_pton@@Base+0x2140>
   50b5a:	blx	629c <__h_errno_location@plt>
   50b5e:	ldr	r3, [r0, #0]
   50b60:	cmp	r3, #1
   50b62:	it	eq
   50b64:	moveq	r4, #4
   50b66:	beq.n	50b74 <__b64_pton@@Base+0x211c>
   50b68:	cmp	r3, #4
   50b6a:	ite	ne
   50b6c:	movne	r4, #2
   50b6e:	moveq	r4, #5
   50b70:	b.n	50b74 <__b64_pton@@Base+0x211c>
   50b72:	movs	r4, #3
   50b74:	ldr	r1, [pc, #748]	; (50e64 <__b64_pton@@Base+0x240c>)
   50b76:	add.w	r3, sp, #66560	; 0x10400
   50b7a:	ldr	r2, [pc, #740]	; (50e60 <__b64_pton@@Base+0x2408>)
   50b7c:	adds	r3, #36	; 0x24
   50b7e:	add	r1, pc
   50b80:	ldr	r2, [r1, r2]
   50b82:	ldr	r1, [r2, #0]
   50b84:	ldr	r2, [r3, #0]
   50b86:	eors	r1, r2
   50b88:	bne.w	50e58 <__b64_pton@@Base+0x2400>
   50b8c:	mov	r0, r4
   50b8e:	add.w	sp, sp, #66560	; 0x10400
   50b92:	add	sp, #44	; 0x2c
   50b94:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50b98:	movs	r1, #28
   50b9a:	movs	r0, #1
   50b9c:	blx	6460 <calloc@plt+0x4>
   50ba0:	mov	r6, r0
   50ba2:	cmp	r0, #0
   50ba4:	beq.w	50ce6 <__b64_pton@@Base+0x228e>
   50ba8:	ldmia.w	r7, {r0, r1, r2}
   50bac:	add.w	sl, sp, #40	; 0x28
   50bb0:	add.w	r3, r8, #8
   50bb4:	str.w	r3, [sl, #-12]
   50bb8:	stmia.w	r6, {r0, r1, r2}
   50bbc:	ldrh	r3, [r6, #4]
   50bbe:	ldrh	r0, [r6, #6]
   50bc0:	rev16	r3, r3
   50bc2:	ldrh	r1, [r6, #8]
   50bc4:	ldrh	r2, [r6, #10]
   50bc6:	rev16	r0, r0
   50bc8:	uxth	r4, r3
   50bca:	rev16	r1, r1
   50bcc:	strh	r3, [r6, #4]
   50bce:	rev16	r3, r2
   50bd0:	str	r4, [sp, #12]
   50bd2:	strh	r0, [r6, #6]
   50bd4:	strh	r1, [r6, #8]
   50bd6:	strh	r3, [r6, #10]
   50bd8:	cmp	r4, #0
   50bda:	beq.w	50cfe <__b64_pton@@Base+0x22a6>
   50bde:	movs	r4, #0
   50be0:	sub.w	fp, sl, #8
   50be4:	mov	r8, r4
   50be6:	movs	r5, #1
   50be8:	str	r6, [sp, #20]
   50bea:	movs	r1, #12
   50bec:	movs	r0, #1
   50bee:	blx	6460 <calloc@plt+0x4>
   50bf2:	mov	r3, r4
   50bf4:	mov	r4, r0
   50bf6:	cmp	r0, #0
   50bf8:	beq.w	50e40 <__b64_pton@@Base+0x23e8>
   50bfc:	cmp.w	r8, #0
   50c00:	it	eq
   50c02:	moveq	r8, r0
   50c04:	cbz	r3, 50c08 <__b64_pton@@Base+0x21b0>
   50c06:	str	r0, [r3, #8]
   50c08:	movw	r2, #1025	; 0x401
   50c0c:	str	r2, [sp, #0]
   50c0e:	ldr	r2, [sp, #8]
   50c10:	mov	r3, fp
   50c12:	mov	r0, r7
   50c14:	sub.w	r6, sl, #12
   50c18:	adds	r1, r7, r2
   50c1a:	ldr.w	r2, [sl, #-12]
   50c1e:	blx	67c0 <__dn_expand@plt>
   50c22:	subs.w	r9, r0, #0
   50c26:	blt.n	50cea <__b64_pton@@Base+0x2292>
   50c28:	mov	r0, fp
   50c2a:	blx	6a18 <strdup@plt+0x4>
   50c2e:	str	r0, [r4, #0]
   50c30:	cmp	r0, #0
   50c32:	beq.w	50e26 <__b64_pton@@Base+0x23ce>
   50c36:	ldr	r0, [r6, #0]
   50c38:	add	r0, r9
   50c3a:	str	r0, [r6, #0]
   50c3c:	blx	5ec8 <_getshort@plt>
   50c40:	ldr	r3, [r6, #0]
   50c42:	strh	r0, [r4, #4]
   50c44:	adds	r0, r3, #2
   50c46:	str	r0, [r6, #0]
   50c48:	blx	5ec8 <_getshort@plt>
   50c4c:	ldr	r3, [r6, #0]
   50c4e:	adds	r3, #2
   50c50:	str	r3, [r6, #0]
   50c52:	mov	r1, r0
   50c54:	mov	r0, r5
   50c56:	strh	r1, [r4, #6]
   50c58:	movs	r1, #1
   50c5a:	bl	54314 <mkdtemp@@Base+0x2338>
   50c5e:	ldr	r3, [sp, #12]
   50c60:	cmp	r3, r0
   50c62:	mov	r5, r0
   50c64:	bge.n	50bea <__b64_pton@@Base+0x2192>
   50c66:	mov	r9, r6
   50c68:	ldr	r6, [sp, #20]
   50c6a:	str.w	r8, [r6, #12]
   50c6e:	ldrh	r3, [r6, #6]
   50c70:	mov	r2, r9
   50c72:	ldr	r1, [sp, #8]
   50c74:	mov	r0, r7
   50c76:	bl	50914 <__b64_pton@@Base+0x1ebc>
   50c7a:	ldrh	r1, [r6, #6]
   50c7c:	clz	r3, r0
   50c80:	str	r0, [r6, #16]
   50c82:	lsrs	r3, r3, #5
   50c84:	cmp	r1, #0
   50c86:	it	eq
   50c88:	moveq	r3, #0
   50c8a:	cmp	r3, #0
   50c8c:	bne.n	50cfe <__b64_pton@@Base+0x22a6>
   50c8e:	ldrh	r3, [r6, #8]
   50c90:	mov	r2, r9
   50c92:	ldr	r1, [sp, #8]
   50c94:	mov	r0, r7
   50c96:	bl	50914 <__b64_pton@@Base+0x1ebc>
   50c9a:	ldrh	r1, [r6, #8]
   50c9c:	clz	r3, r0
   50ca0:	str	r0, [r6, #20]
   50ca2:	lsrs	r3, r3, #5
   50ca4:	cmp	r1, #0
   50ca6:	it	eq
   50ca8:	moveq	r3, #0
   50caa:	cbnz	r3, 50cfe <__b64_pton@@Base+0x22a6>
   50cac:	ldrh	r3, [r6, #10]
   50cae:	mov	r2, r9
   50cb0:	ldr	r1, [sp, #8]
   50cb2:	mov	r0, r7
   50cb4:	bl	50914 <__b64_pton@@Base+0x1ebc>
   50cb8:	ldrh	r2, [r6, #10]
   50cba:	clz	r3, r0
   50cbe:	str	r0, [r6, #24]
   50cc0:	lsrs	r3, r3, #5
   50cc2:	cmp	r2, #0
   50cc4:	it	eq
   50cc6:	moveq	r3, #0
   50cc8:	cbnz	r3, 50cfe <__b64_pton@@Base+0x22a6>
   50cca:	ldrh	r4, [r6, #4]
   50ccc:	cmp	r4, #1
   50cce:	it	ne
   50cd0:	movne	r4, #2
   50cd2:	beq.n	50d08 <__b64_pton@@Base+0x22b0>
   50cd4:	mov	r0, r6
   50cd6:	bl	50a30 <__b64_pton@@Base+0x1fd8>
   50cda:	b.n	50b74 <__b64_pton@@Base+0x211c>
   50cdc:	blx	5da0 <__res_init@plt>
   50ce0:	adds	r0, #1
   50ce2:	bne.w	50b2a <__b64_pton@@Base+0x20d2>
   50ce6:	movs	r4, #2
   50ce8:	b.n	50b74 <__b64_pton@@Base+0x211c>
   50cea:	mov	r9, r6
   50cec:	ldr	r6, [sp, #20]
   50cee:	mov	r0, r8
   50cf0:	bl	508cc <__b64_pton@@Base+0x1e74>
   50cf4:	movs	r1, #0
   50cf6:	ldrh	r3, [r6, #4]
   50cf8:	str	r1, [r6, #12]
   50cfa:	cmp	r3, #0
   50cfc:	beq.n	50c6e <__b64_pton@@Base+0x2216>
   50cfe:	mov	r0, r6
   50d00:	movs	r4, #2
   50d02:	bl	50a30 <__b64_pton@@Base+0x1fd8>
   50d06:	b.n	50b74 <__b64_pton@@Base+0x211c>
   50d08:	movs	r1, #36	; 0x24
   50d0a:	mov	r0, r4
   50d0c:	blx	6460 <calloc@plt+0x4>
   50d10:	mov	r5, r0
   50d12:	cmp	r0, #0
   50d14:	beq.n	50cd4 <__b64_pton@@Base+0x227c>
   50d16:	ldrd	r3, r4, [r6, #12]
   50d1a:	ldrh	r1, [r6, #6]
   50d1c:	ldrb	r2, [r6, #3]
   50d1e:	ldrh.w	r8, [r3, #6]
   50d22:	str.w	r8, [r0, #4]
   50d26:	mov	r9, r8
   50d28:	ldrh.w	fp, [r3, #4]
   50d2c:	str.w	fp, [r0, #8]
   50d30:	ldrh	r3, [r4, #8]
   50d32:	strd	r3, r1, [r0, #12]
   50d36:	lsls	r3, r2, #26
   50d38:	ittt	mi
   50d3a:	ldrmi	r3, [r0, #0]
   50d3c:	orrmi.w	r3, r3, #1
   50d40:	strmi	r3, [r0, #0]
   50d42:	ldr	r0, [r4, #0]
   50d44:	blx	6a18 <strdup@plt+0x4>
   50d48:	str	r0, [r5, #24]
   50d4a:	cbz	r0, 50d7a <__b64_pton@@Base+0x2322>
   50d4c:	mov.w	sl, #0
   50d50:	mov	r7, r4
   50d52:	mov	r0, sl
   50d54:	b.n	50d5a <__b64_pton@@Base+0x2302>
   50d56:	ldr	r7, [r7, #16]
   50d58:	cbz	r7, 50d84 <__b64_pton@@Base+0x232c>
   50d5a:	ldrh	r3, [r7, #6]
   50d5c:	cmp	r3, r8
   50d5e:	bne.n	50d56 <__b64_pton@@Base+0x22fe>
   50d60:	ldrh	r3, [r7, #4]
   50d62:	cmp	r3, fp
   50d64:	bne.n	50d56 <__b64_pton@@Base+0x22fe>
   50d66:	movs	r1, #1
   50d68:	bl	54314 <mkdtemp@@Base+0x2338>
   50d6c:	b.n	50d56 <__b64_pton@@Base+0x22fe>
   50d6e:	mov	r0, r7
   50d70:	movs	r1, #8
   50d72:	blx	6460 <calloc@plt+0x4>
   50d76:	str	r0, [r5, #32]
   50d78:	cbnz	r0, 50dbe <__b64_pton@@Base+0x2366>
   50d7a:	mov	r0, r5
   50d7c:	movs	r4, #1
   50d7e:	bl	50a58 <__b64_pton@@Base+0x2000>
   50d82:	b.n	50cd4 <__b64_pton@@Base+0x227c>
   50d84:	mov	sl, r0
   50d86:	str	r0, [r5, #16]
   50d88:	mov	r0, r7
   50d8a:	mov	r7, r4
   50d8c:	b.n	50d92 <__b64_pton@@Base+0x233a>
   50d8e:	ldr	r4, [r4, #16]
   50d90:	cbz	r4, 50da6 <__b64_pton@@Base+0x234e>
   50d92:	ldrh	r3, [r4, #6]
   50d94:	cmp	r3, r8
   50d96:	bne.n	50d8e <__b64_pton@@Base+0x2336>
   50d98:	ldrh	r3, [r4, #4]
   50d9a:	cmp	r3, #46	; 0x2e
   50d9c:	bne.n	50d8e <__b64_pton@@Base+0x2336>
   50d9e:	movs	r1, #1
   50da0:	bl	54314 <mkdtemp@@Base+0x2338>
   50da4:	b.n	50d8e <__b64_pton@@Base+0x2336>
   50da6:	str	r0, [r5, #20]
   50da8:	mov	r4, r7
   50daa:	movs	r1, #8
   50dac:	mov	r7, r0
   50dae:	mov	r0, sl
   50db0:	blx	6460 <calloc@plt+0x4>
   50db4:	str	r0, [r5, #28]
   50db6:	cmp	r0, #0
   50db8:	beq.n	50d7a <__b64_pton@@Base+0x2322>
   50dba:	cmp	r7, #0
   50dbc:	bne.n	50d6e <__b64_pton@@Base+0x2316>
   50dbe:	movs	r7, #0
   50dc0:	mov	r2, r9
   50dc2:	mov	r8, r7
   50dc4:	mov	sl, r7
   50dc6:	b.n	50dce <__b64_pton@@Base+0x2376>
   50dc8:	ldr	r4, [r4, #16]
   50dca:	cbz	r4, 50e1a <__b64_pton@@Base+0x23c2>
   50dcc:	ldr	r2, [r5, #4]
   50dce:	ldrh	r3, [r4, #6]
   50dd0:	cmp	r3, r2
   50dd2:	bne.n	50dc8 <__b64_pton@@Base+0x2370>
   50dd4:	ldrh	r3, [r4, #4]
   50dd6:	ldr	r2, [r5, #8]
   50dd8:	cmp	r3, r2
   50dda:	beq.n	50e08 <__b64_pton@@Base+0x23b0>
   50ddc:	cmp	r3, #46	; 0x2e
   50dde:	bne.n	50dc8 <__b64_pton@@Base+0x2370>
   50de0:	ldr	r3, [r5, #32]
   50de2:	add.w	r7, r3, sl, lsl #3
   50de6:	add.w	sl, sl, #1
   50dea:	cmp	r7, #0
   50dec:	beq.n	50dc8 <__b64_pton@@Base+0x2370>
   50dee:	ldrh	r3, [r4, #10]
   50df0:	str	r3, [r7, #0]
   50df2:	ldrh	r0, [r4, #10]
   50df4:	blx	656c <malloc@plt>
   50df8:	str	r0, [r7, #4]
   50dfa:	cmp	r0, #0
   50dfc:	beq.n	50d7a <__b64_pton@@Base+0x2322>
   50dfe:	ldrh	r2, [r4, #10]
   50e00:	ldr	r1, [r4, #12]
   50e02:	blx	6524 <memcpy@plt+0x4>
   50e06:	b.n	50dc8 <__b64_pton@@Base+0x2370>
   50e08:	ldr	r7, [r5, #28]
   50e0a:	add.w	r2, r8, #1
   50e0e:	cmp	r3, #46	; 0x2e
   50e10:	add.w	r7, r7, r8, lsl #3
   50e14:	mov	r8, r2
   50e16:	bne.n	50dea <__b64_pton@@Base+0x2392>
   50e18:	b.n	50de0 <__b64_pton@@Base+0x2388>
   50e1a:	mov	r0, r6
   50e1c:	bl	50a30 <__b64_pton@@Base+0x1fd8>
   50e20:	ldr	r3, [sp, #16]
   50e22:	str	r5, [r3, #0]
   50e24:	b.n	50b74 <__b64_pton@@Base+0x211c>
   50e26:	mov	r9, r6
   50e28:	ldr	r6, [sp, #20]
   50e2a:	str	r0, [sp, #12]
   50e2c:	mov	r0, r8
   50e2e:	bl	508cc <__b64_pton@@Base+0x1e74>
   50e32:	ldr	r3, [sp, #12]
   50e34:	ldrh	r1, [r6, #4]
   50e36:	str	r3, [r6, #12]
   50e38:	cmp	r1, #0
   50e3a:	bne.w	50cfe <__b64_pton@@Base+0x22a6>
   50e3e:	b.n	50c6e <__b64_pton@@Base+0x2216>
   50e40:	ldr	r6, [sp, #20]
   50e42:	mov	r0, r8
   50e44:	bl	508cc <__b64_pton@@Base+0x1e74>
   50e48:	ldrh	r3, [r6, #4]
   50e4a:	str	r4, [r6, #12]
   50e4c:	cmp	r3, #0
   50e4e:	bne.w	50cfe <__b64_pton@@Base+0x22a6>
   50e52:	add.w	r9, sp, #28
   50e56:	b.n	50c6e <__b64_pton@@Base+0x2216>
   50e58:	blx	620c <__stack_chk_fail@plt>
   50e5c:	ldr	r5, [pc, #624]	; (510d0 <__b64_pton@@Base+0x2678>)
   50e5e:	movs	r4, r0
   50e60:	lsls	r4, r3, #25
   50e62:	movs	r0, r0
   50e64:	ldr	r5, [pc, #8]	; (50e70 <__b64_pton@@Base+0x2418>)
   50e66:	movs	r4, r0
   50e68:	ldr	r0, [r0, #0]
   50e6a:	ldr	r1, [r1, #0]
   50e6c:	b.w	66f0 <strcmp@plt>
   50e70:	ldr	r0, [r0, #0]
   50e72:	ldr	r1, [r1, #0]
   50e74:	b.w	66f0 <strcmp@plt>
   50e78:	push	{r4, r5, r6, r7, lr}
   50e7a:	sub.w	sp, sp, #4096	; 0x1000
   50e7e:	ldr.w	lr, [pc, #120]	; 50ef8 <__b64_pton@@Base+0x24a0>
   50e82:	sub	sp, #12
   50e84:	ldr.w	ip, [pc, #116]	; 50efc <__b64_pton@@Base+0x24a4>
   50e88:	add.w	r4, sp, #4096	; 0x1000
   50e8c:	add	lr, pc
   50e8e:	add	r7, sp, #4
   50e90:	adds	r4, #4
   50e92:	add.w	r6, r0, #8192	; 0x2000
   50e96:	ldr.w	ip, [lr, ip]
   50e9a:	mov	r5, r7
   50e9c:	ldr.w	ip, [ip]
   50ea0:	str.w	ip, [r4]
   50ea4:	mov.w	ip, #0
   50ea8:	ldrh.w	r4, [r0], #2
   50eac:	uxtb	r4, r4
   50eae:	strb.w	r4, [r5], #1
   50eb2:	cbz	r4, 50eda <__b64_pton@@Base+0x2482>
   50eb4:	cmp	r6, r0
   50eb6:	bne.n	50ea8 <__b64_pton@@Base+0x2450>
   50eb8:	mov.w	r0, #4294967295	; 0xffffffff
   50ebc:	ldr	r1, [pc, #64]	; (50f00 <__b64_pton@@Base+0x24a8>)
   50ebe:	add.w	r3, sp, #4096	; 0x1000
   50ec2:	ldr	r2, [pc, #56]	; (50efc <__b64_pton@@Base+0x24a4>)
   50ec4:	adds	r3, #4
   50ec6:	add	r1, pc
   50ec8:	ldr	r2, [r1, r2]
   50eca:	ldr	r1, [r2, #0]
   50ecc:	ldr	r2, [r3, #0]
   50ece:	eors	r1, r2
   50ed0:	bne.n	50ef4 <__b64_pton@@Base+0x249c>
   50ed2:	add.w	sp, sp, #4096	; 0x1000
   50ed6:	add	sp, #12
   50ed8:	pop	{r4, r5, r6, r7, pc}
   50eda:	ldr	r2, [r2, #0]
   50edc:	lsls	r2, r2, #25
   50ede:	bpl.n	50ee8 <__b64_pton@@Base+0x2490>
   50ee0:	ldr	r3, [r3, #0]
   50ee2:	mov	r0, r7
   50ee4:	blx	r3
   50ee6:	b.n	50ebc <__b64_pton@@Base+0x2464>
   50ee8:	mov	r2, r1
   50eea:	movs	r0, #3
   50eec:	mov	r1, r7
   50eee:	blx	6784 <__lxstat64@plt>
   50ef2:	b.n	50ebc <__b64_pton@@Base+0x2464>
   50ef4:	blx	620c <__stack_chk_fail@plt>
   50ef8:	ldr	r1, [pc, #976]	; (512cc <__b64_pton@@Base+0x2874>)
   50efa:	movs	r4, r0
   50efc:	lsls	r4, r3, #25
   50efe:	movs	r0, r0
   50f00:	ldr	r1, [pc, #744]	; (511ec <__b64_pton@@Base+0x2794>)
   50f02:	movs	r4, r0
   50f04:	push	{r4, r5, r6, r7, lr}
   50f06:	sub.w	sp, sp, #4096	; 0x1000
   50f0a:	ldr.w	lr, [pc, #120]	; 50f84 <__b64_pton@@Base+0x252c>
   50f0e:	sub	sp, #12
   50f10:	ldr.w	ip, [pc, #116]	; 50f88 <__b64_pton@@Base+0x2530>
   50f14:	add.w	r4, sp, #4096	; 0x1000
   50f18:	add	lr, pc
   50f1a:	add	r7, sp, #4
   50f1c:	adds	r4, #4
   50f1e:	add.w	r6, r0, #8192	; 0x2000
   50f22:	ldr.w	ip, [lr, ip]
   50f26:	mov	r5, r7
   50f28:	ldr.w	ip, [ip]
   50f2c:	str.w	ip, [r4]
   50f30:	mov.w	ip, #0
   50f34:	ldrh.w	r4, [r0], #2
   50f38:	uxtb	r4, r4
   50f3a:	strb.w	r4, [r5], #1
   50f3e:	cbz	r4, 50f66 <__b64_pton@@Base+0x250e>
   50f40:	cmp	r6, r0
   50f42:	bne.n	50f34 <__b64_pton@@Base+0x24dc>
   50f44:	mov.w	r0, #4294967295	; 0xffffffff
   50f48:	ldr	r1, [pc, #64]	; (50f8c <__b64_pton@@Base+0x2534>)
   50f4a:	add.w	r3, sp, #4096	; 0x1000
   50f4e:	ldr	r2, [pc, #56]	; (50f88 <__b64_pton@@Base+0x2530>)
   50f50:	adds	r3, #4
   50f52:	add	r1, pc
   50f54:	ldr	r2, [r1, r2]
   50f56:	ldr	r1, [r2, #0]
   50f58:	ldr	r2, [r3, #0]
   50f5a:	eors	r1, r2
   50f5c:	bne.n	50f80 <__b64_pton@@Base+0x2528>
   50f5e:	add.w	sp, sp, #4096	; 0x1000
   50f62:	add	sp, #12
   50f64:	pop	{r4, r5, r6, r7, pc}
   50f66:	ldr	r2, [r2, #0]
   50f68:	lsls	r2, r2, #25
   50f6a:	bpl.n	50f74 <__b64_pton@@Base+0x251c>
   50f6c:	ldr	r3, [r3, #0]
   50f6e:	mov	r0, r7
   50f70:	blx	r3
   50f72:	b.n	50f48 <__b64_pton@@Base+0x24f0>
   50f74:	mov	r2, r1
   50f76:	movs	r0, #3
   50f78:	mov	r1, r7
   50f7a:	blx	5970 <__xstat64@plt>
   50f7e:	b.n	50f48 <__b64_pton@@Base+0x24f0>
   50f80:	blx	620c <__stack_chk_fail@plt>
   50f84:	ldr	r1, [pc, #416]	; (51128 <__b64_pton@@Base+0x26d0>)
   50f86:	movs	r4, r0
   50f88:	lsls	r4, r3, #25
   50f8a:	movs	r0, r0
   50f8c:	ldr	r1, [pc, #184]	; (51048 <__b64_pton@@Base+0x25f0>)
   50f8e:	movs	r4, r0
   50f90:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50f94:	mov	r4, r1
   50f96:	ldr	r6, [r4, #8]
   50f98:	mvn.w	r7, #2147483648	; 0x80000000
   50f9c:	ldr	r1, [r1, #0]
   50f9e:	mvn.w	ip, #3221225472	; 0xc0000000
   50fa2:	mov	sl, r3
   50fa4:	ldr	r3, [r4, #16]
   50fa6:	cmp	r6, r7
   50fa8:	it	cc
   50faa:	cmpcc	r1, r7
   50fac:	add.w	fp, r1, r6
   50fb0:	add.w	r9, fp, #2
   50fb4:	ite	cs
   50fb6:	movcs	r7, #1
   50fb8:	movcc	r7, #0
   50fba:	cmp	r9, ip
   50fbc:	it	cs
   50fbe:	orrcs.w	r7, r7, #1
   50fc2:	cmp	r7, #0
   50fc4:	bne.w	51132 <__b64_pton@@Base+0x26da>
   50fc8:	mov	r5, r0
   50fca:	mov	r8, r2
   50fcc:	mov	r0, r3
   50fce:	movs	r2, #4
   50fd0:	mov	r1, r9
   50fd2:	blx	63fc <reallocarray@plt>
   50fd6:	mov	r7, r0
   50fd8:	cmp	r0, #0
   50fda:	beq.w	5112e <__b64_pton@@Base+0x26d6>
   50fde:	ldr	r2, [r4, #16]
   50fe0:	cmp	r2, #0
   50fe2:	beq.w	510ee <__b64_pton@@Base+0x2696>
   50fe6:	ldr	r3, [r4, #12]
   50fe8:	str	r7, [r4, #16]
   50fea:	lsls	r2, r3, #17
   50fec:	bmi.n	5107c <__b64_pton@@Base+0x2624>
   50fee:	mov	r0, r5
   50ff0:	ldrh.w	r3, [r0], #2
   50ff4:	cmp	r3, #0
   50ff6:	bne.n	50ff0 <__b64_pton@@Base+0x2598>
   50ff8:	mov	r1, r5
   50ffa:	bl	54378 <mkdtemp@@Base+0x239c>
   50ffe:	ldr.w	r3, [r8]
   51002:	asrs	r6, r0, #1
   51004:	add	r3, r6
   51006:	str.w	r3, [r8]
   5100a:	mov	r0, r6
   5100c:	blx	656c <malloc@plt>
   51010:	cmp	r0, #0
   51012:	beq.w	5111c <__b64_pton@@Base+0x26c4>
   51016:	adds	r1, r0, r6
   51018:	mov	r2, r0
   5101a:	b.n	51028 <__b64_pton@@Base+0x25d0>
   5101c:	ldrh.w	r3, [r5], #2
   51020:	uxtb	r3, r3
   51022:	strb.w	r3, [r2], #1
   51026:	cbz	r3, 5103a <__b64_pton@@Base+0x25e2>
   51028:	cmp	r2, r1
   5102a:	bne.n	5101c <__b64_pton@@Base+0x25c4>
   5102c:	blx	5904 <free@plt+0x4>
   51030:	mov.w	r3, #4294967295	; 0xffffffff
   51034:	mov	r0, r3
   51036:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5103a:	ldr	r1, [r4, #0]
   5103c:	ldr	r2, [r4, #8]
   5103e:	adds	r5, r1, #1
   51040:	str	r5, [r4, #0]
   51042:	add	r2, r1
   51044:	str.w	r0, [r7, r2, lsl #2]
   51048:	ldr	r2, [r4, #8]
   5104a:	ldr	r1, [r4, #0]
   5104c:	add	r2, r1
   5104e:	str.w	r3, [r7, r2, lsl #2]
   51052:	ldr	r3, [r4, #12]
   51054:	ands.w	r3, r3, #8192	; 0x2000
   51058:	beq.n	51034 <__b64_pton@@Base+0x25dc>
   5105a:	ldr.w	r3, [r8]
   5105e:	add.w	r9, r3, r9, lsl #2
   51062:	cmp.w	r9, #65536	; 0x10000
   51066:	bhi.w	51184 <__b64_pton@@Base+0x272c>
   5106a:	clz	r0, r0
   5106e:	lsrs	r0, r0, #5
   51070:	bl	544e0 <mkdtemp@@Base+0x2504>
   51074:	mov	r3, r0
   51076:	mov	r0, r3
   51078:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5107c:	ldr	r0, [r4, #20]
   5107e:	movs	r2, #4
   51080:	mov	r1, r9
   51082:	blx	63fc <reallocarray@plt>
   51086:	mov	r6, r0
   51088:	cmp	r0, #0
   5108a:	beq.n	5112e <__b64_pton@@Base+0x26d6>
   5108c:	ldr	r2, [r4, #20]
   5108e:	cmp	r2, #0
   51090:	beq.n	51100 <__b64_pton@@Base+0x26a8>
   51092:	str	r6, [r4, #20]
   51094:	cmp.w	sl, #0
   51098:	beq.n	51110 <__b64_pton@@Base+0x26b8>
   5109a:	ldr.w	r3, [r8]
   5109e:	adds	r3, #104	; 0x68
   510a0:	str.w	r3, [r8]
   510a4:	ldr	r2, [r4, #12]
   510a6:	cmp.w	r3, #65536	; 0x10000
   510aa:	ite	cc
   510ac:	movcc	r3, #0
   510ae:	movcs	r3, #1
   510b0:	ands.w	r3, r3, r2, lsr #13
   510b4:	bne.n	51184 <__b64_pton@@Base+0x272c>
   510b6:	ldr	r3, [r4, #8]
   510b8:	movs	r0, #104	; 0x68
   510ba:	ldr	r2, [r4, #0]
   510bc:	add.w	fp, r3, r2
   510c0:	blx	656c <malloc@plt>
   510c4:	str.w	r0, [r6, fp, lsl #2]
   510c8:	cmp	r0, #0
   510ca:	beq.n	51030 <__b64_pton@@Base+0x25d8>
   510cc:	ldr	r0, [r4, #8]
   510ce:	mov	r1, sl
   510d0:	ldr	r3, [r4, #0]
   510d2:	movs	r2, #104	; 0x68
   510d4:	add	r3, r0
   510d6:	ldr.w	r0, [r6, r3, lsl #2]
   510da:	blx	6524 <memcpy@plt+0x4>
   510de:	ldr	r3, [r4, #8]
   510e0:	movs	r2, #0
   510e2:	ldr	r1, [r4, #0]
   510e4:	add	r3, r1
   510e6:	adds	r3, #1
   510e8:	str.w	r2, [r6, r3, lsl #2]
   510ec:	b.n	50fee <__b64_pton@@Base+0x2596>
   510ee:	ldr	r3, [r4, #8]
   510f0:	cmp	r3, #0
   510f2:	beq.w	50fe6 <__b64_pton@@Base+0x258e>
   510f6:	add.w	r3, r0, r3, lsl #2
   510fa:	str.w	r2, [r3, #-4]!
   510fe:	b.n	510fa <__b64_pton@@Base+0x26a2>
   51100:	ldr	r3, [r4, #8]
   51102:	cmp	r3, #0
   51104:	beq.n	51092 <__b64_pton@@Base+0x263a>
   51106:	add.w	r6, r0, r3, lsl #2
   5110a:	str.w	r2, [r6, #-4]!
   5110e:	b.n	5110a <__b64_pton@@Base+0x26b2>
   51110:	ldr	r3, [r4, #8]
   51112:	ldr	r2, [r4, #0]
   51114:	add	r3, r2
   51116:	str.w	sl, [r6, r3, lsl #2]
   5111a:	b.n	510de <__b64_pton@@Base+0x2686>
   5111c:	ldr	r3, [r4, #8]
   5111e:	ldr	r2, [r4, #0]
   51120:	add	r3, r2
   51122:	str.w	r0, [r7, r3, lsl #2]
   51126:	ldr	r3, [r4, #12]
   51128:	lsls	r3, r3, #18
   5112a:	bmi.n	5105a <__b64_pton@@Base+0x2602>
   5112c:	b.n	51030 <__b64_pton@@Base+0x25d8>
   5112e:	ldr	r6, [r4, #8]
   51130:	ldr	r3, [r4, #16]
   51132:	cmp	fp, r6
   51134:	bls.n	5116c <__b64_pton@@Base+0x2714>
   51136:	cbz	r3, 51166 <__b64_pton@@Base+0x270e>
   51138:	ldr.w	r0, [r3, r6, lsl #2]
   5113c:	lsls	r5, r6, #2
   5113e:	cbz	r0, 5115e <__b64_pton@@Base+0x2706>
   51140:	blx	5904 <free@plt+0x4>
   51144:	ldr	r3, [r4, #12]
   51146:	tst.w	r3, #16384	; 0x4000
   5114a:	ldr	r3, [r4, #16]
   5114c:	beq.n	5115e <__b64_pton@@Base+0x2706>
   5114e:	cbz	r3, 51166 <__b64_pton@@Base+0x270e>
   51150:	ldr	r2, [r3, r5]
   51152:	cbz	r2, 5115e <__b64_pton@@Base+0x2706>
   51154:	ldr	r3, [r4, #20]
   51156:	ldr	r0, [r3, r5]
   51158:	blx	5904 <free@plt+0x4>
   5115c:	ldr	r3, [r4, #16]
   5115e:	adds	r6, #1
   51160:	cmp	fp, r6
   51162:	bne.n	51136 <__b64_pton@@Base+0x26de>
   51164:	b.n	5116c <__b64_pton@@Base+0x2714>
   51166:	adds	r6, #1
   51168:	cmp	fp, r6
   5116a:	bne.n	5115e <__b64_pton@@Base+0x2706>
   5116c:	mov	r0, r3
   5116e:	movs	r5, #0
   51170:	blx	5904 <free@plt+0x4>
   51174:	ldr	r0, [r4, #20]
   51176:	str	r5, [r4, #16]
   51178:	blx	5904 <free@plt+0x4>
   5117c:	mov.w	r3, #4294967295	; 0xffffffff
   51180:	str	r5, [r4, #20]
   51182:	b.n	51034 <__b64_pton@@Base+0x25dc>
   51184:	blx	676c <__errno_location@plt>
   51188:	movs	r2, #0
   5118a:	mov.w	r3, #4294967295	; 0xffffffff
   5118e:	str	r2, [r0, #0]
   51190:	b.n	51034 <__b64_pton@@Base+0x25dc>
   51192:	nop
   51194:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51198:	mov	r8, r2
   5119a:	ldr	r2, [pc, #420]	; (51340 <__b64_pton@@Base+0x28e8>)
   5119c:	sub	sp, #148	; 0x94
   5119e:	mov	r7, r3
   511a0:	ldr	r3, [pc, #416]	; (51344 <__b64_pton@@Base+0x28ec>)
   511a2:	add	r2, pc
   511a4:	ldr.w	ip, [sp, #184]	; 0xb8
   511a8:	ldrd	sl, fp, [sp, #192]	; 0xc0
   511ac:	mov	r9, r0
   511ae:	ldr	r3, [r2, r3]
   511b0:	ldrh.w	r4, [ip]
   511b4:	ldr	r3, [r3, #0]
   511b6:	str	r3, [sp, #140]	; 0x8c
   511b8:	mov.w	r3, #0
   511bc:	ldr	r3, [sp, #188]	; 0xbc
   511be:	str	r3, [sp, #28]
   511c0:	cmp	r4, #0
   511c2:	beq.n	51252 <__b64_pton@@Base+0x27fa>
   511c4:	sub.w	lr, r7, #2
   511c8:	movs	r2, #47	; 0x2f
   511ca:	cmp	r4, #47	; 0x2f
   511cc:	itt	eq
   511ce:	moveq	r0, ip
   511d0:	moveq	r3, r8
   511d2:	beq.n	51222 <__b64_pton@@Base+0x27ca>
   511d4:	add.w	r5, ip, #2
   511d8:	mov	r3, r8
   511da:	movs	r6, #0
   511dc:	b.n	511f0 <__b64_pton@@Base+0x2798>
   511de:	mov	r0, r5
   511e0:	strh.w	r4, [r3, #-2]
   511e4:	ldrh.w	r4, [r5], #2
   511e8:	cmp	r4, #0
   511ea:	it	ne
   511ec:	cmpne	r4, #47	; 0x2f
   511ee:	beq.n	5121a <__b64_pton@@Base+0x27c2>
   511f0:	tst.w	r4, #32768	; 0x8000
   511f4:	add.w	r3, r3, #2
   511f8:	it	ne
   511fa:	movne	r6, #1
   511fc:	cmp	r3, r7
   511fe:	bls.n	511de <__b64_pton@@Base+0x2786>
   51200:	movs	r0, #1
   51202:	ldr	r2, [pc, #324]	; (51348 <__b64_pton@@Base+0x28f0>)
   51204:	ldr	r3, [pc, #316]	; (51344 <__b64_pton@@Base+0x28ec>)
   51206:	add	r2, pc
   51208:	ldr	r3, [r2, r3]
   5120a:	ldr	r2, [r3, #0]
   5120c:	ldr	r3, [sp, #140]	; 0x8c
   5120e:	eors	r2, r3
   51210:	bne.w	51326 <__b64_pton@@Base+0x28ce>
   51214:	add	sp, #148	; 0x94
   51216:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5121a:	cmp	r6, #0
   5121c:	bne.n	512d0 <__b64_pton@@Base+0x2878>
   5121e:	cmp	r4, #47	; 0x2f
   51220:	bne.n	512c4 <__b64_pton@@Base+0x286c>
   51222:	adds	r4, r3, #2
   51224:	cmp	r7, r4
   51226:	bcc.n	51200 <__b64_pton@@Base+0x27a8>
   51228:	sub.w	r4, lr, r3
   5122c:	subs	r5, r3, #2
   5122e:	bic.w	r4, r4, #1
   51232:	adds	r0, #2
   51234:	add	r3, r4
   51236:	b.n	5123c <__b64_pton@@Base+0x27e4>
   51238:	cmp	r5, r3
   5123a:	beq.n	51200 <__b64_pton@@Base+0x27a8>
   5123c:	add.w	r8, r5, #4
   51240:	mov	ip, r0
   51242:	strh.w	r2, [r5, #2]!
   51246:	ldrh.w	r4, [r0], #2
   5124a:	cmp	r4, #47	; 0x2f
   5124c:	beq.n	51238 <__b64_pton@@Base+0x27e0>
   5124e:	cmp	r4, #0
   51250:	bne.n	511ca <__b64_pton@@Base+0x2772>
   51252:	movs	r4, #0
   51254:	strh.w	r4, [r8]
   51258:	ldr.w	r3, [sl, #12]
   5125c:	lsls	r2, r3, #18
   5125e:	bpl.n	51272 <__b64_pton@@Base+0x281a>
   51260:	ldr.w	r3, [fp, #4]
   51264:	cmp.w	r3, #2048	; 0x800
   51268:	add.w	r2, r3, #1
   5126c:	str.w	r2, [fp, #4]
   51270:	bcs.n	5132a <__b64_pton@@Base+0x28d2>
   51272:	add	r4, sp, #32
   51274:	add.w	r2, sl, #12
   51278:	add.w	r3, sl, #40	; 0x28
   5127c:	mov	r0, r9
   5127e:	mov	r1, r4
   51280:	str	r2, [sp, #28]
   51282:	bl	50e78 <__b64_pton@@Base+0x2420>
   51286:	cbnz	r0, 512ee <__b64_pton@@Base+0x2896>
   51288:	ldr.w	r3, [sl, #12]
   5128c:	lsls	r3, r3, #28
   5128e:	bpl.n	512ac <__b64_pton@@Base+0x2854>
   51290:	ldrh.w	r3, [r8, #-2]
   51294:	cmp	r3, #47	; 0x2f
   51296:	beq.n	512ac <__b64_pton@@Base+0x2854>
   51298:	ldr	r3, [sp, #48]	; 0x30
   5129a:	ldr	r2, [sp, #28]
   5129c:	and.w	r3, r3, #61440	; 0xf000
   512a0:	cmp.w	r3, #16384	; 0x4000
   512a4:	beq.n	5130e <__b64_pton@@Base+0x28b6>
   512a6:	cmp.w	r3, #40960	; 0xa000
   512aa:	beq.n	512f2 <__b64_pton@@Base+0x289a>
   512ac:	ldr.w	r1, [sl, #4]
   512b0:	mov	r3, r4
   512b2:	mov	r2, fp
   512b4:	mov	r0, r9
   512b6:	adds	r1, #1
   512b8:	str.w	r1, [sl, #4]
   512bc:	mov	r1, sl
   512be:	bl	50f90 <__b64_pton@@Base+0x2538>
   512c2:	b.n	51202 <__b64_pton@@Base+0x27aa>
   512c4:	mov	ip, r0
   512c6:	mov	r8, r3
   512c8:	cmp	r4, #0
   512ca:	bne.w	511ca <__b64_pton@@Base+0x2772>
   512ce:	b.n	51252 <__b64_pton@@Base+0x27fa>
   512d0:	ldr	r4, [sp, #28]
   512d2:	mov	r3, r7
   512d4:	mov	r2, r8
   512d6:	str.w	fp, [sp, #16]
   512da:	str.w	sl, [sp, #12]
   512de:	strd	r0, r4, [sp, #4]
   512e2:	mov	r0, r9
   512e4:	str.w	ip, [sp]
   512e8:	bl	5134c <__b64_pton@@Base+0x28f4>
   512ec:	b.n	51202 <__b64_pton@@Base+0x27aa>
   512ee:	movs	r0, #0
   512f0:	b.n	51202 <__b64_pton@@Base+0x27aa>
   512f2:	add.w	r3, sl, #44	; 0x2c
   512f6:	mov	r1, r4
   512f8:	mov	r0, r9
   512fa:	bl	50f04 <__b64_pton@@Base+0x24ac>
   512fe:	cmp	r0, #0
   51300:	bne.n	512ac <__b64_pton@@Base+0x2854>
   51302:	ldr	r3, [sp, #48]	; 0x30
   51304:	and.w	r3, r3, #61440	; 0xf000
   51308:	cmp.w	r3, #16384	; 0x4000
   5130c:	bne.n	512ac <__b64_pton@@Base+0x2854>
   5130e:	add.w	r3, r8, #2
   51312:	cmp	r7, r3
   51314:	bcc.w	51200 <__b64_pton@@Base+0x27a8>
   51318:	movs	r3, #47	; 0x2f
   5131a:	strh.w	r3, [r8]
   5131e:	movs	r3, #0
   51320:	strh.w	r3, [r8, #2]
   51324:	b.n	512ac <__b64_pton@@Base+0x2854>
   51326:	blx	620c <__stack_chk_fail@plt>
   5132a:	blx	676c <__errno_location@plt>
   5132e:	movs	r3, #47	; 0x2f
   51330:	str	r4, [r0, #0]
   51332:	mov.w	r0, #4294967295	; 0xffffffff
   51336:	strh.w	r4, [r8, #2]
   5133a:	strh.w	r3, [r8]
   5133e:	b.n	51202 <__b64_pton@@Base+0x27aa>
   51340:	mov	lr, fp
   51342:	movs	r4, r0
   51344:	lsls	r4, r3, #25
   51346:	movs	r0, r0
   51348:	mov	r2, pc
   5134a:	movs	r4, r0
   5134c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51350:	mov	r6, r0
   51352:	vpush	{d8}
   51356:	mov	fp, r3
   51358:	ldr	r4, [pc, #856]	; (516b4 <__b64_pton@@Base+0x2c5c>)
   5135a:	cmp	r2, fp
   5135c:	vmov	s17, r1
   51360:	ldr	r1, [pc, #852]	; (516b8 <__b64_pton@@Base+0x2c60>)
   51362:	sub.w	sp, sp, #4160	; 0x1040
   51366:	add	r4, pc
   51368:	sub	sp, #12
   5136a:	it	hi
   5136c:	movhi	r4, #1
   5136e:	add.w	r3, sp, #4160	; 0x1040
   51372:	str	r0, [sp, #52]	; 0x34
   51374:	add.w	r3, r3, #4
   51378:	ldr	r0, [pc, #832]	; (516bc <__b64_pton@@Base+0x2c64>)
   5137a:	str	r2, [sp, #24]
   5137c:	add	r0, pc
   5137e:	ldr	r1, [r0, r1]
   51380:	ldr	r1, [r1, #0]
   51382:	str	r1, [r3, #0]
   51384:	mov.w	r1, #0
   51388:	add.w	r3, sp, #4192	; 0x1060
   5138c:	add.w	r3, r3, #24
   51390:	ldr	r1, [r3, #0]
   51392:	add.w	r3, sp, #4192	; 0x1060
   51396:	add.w	r3, r3, #28
   5139a:	ldr.w	sl, [r3]
   5139e:	add.w	r3, sp, #4224	; 0x1080
   513a2:	str	r1, [sp, #36]	; 0x24
   513a4:	ldr	r1, [r3, #0]
   513a6:	add.w	r3, sp, #4224	; 0x1080
   513aa:	add.w	r3, r3, #4
   513ae:	str	r1, [sp, #56]	; 0x38
   513b0:	ldr	r1, [r3, #0]
   513b2:	add.w	r3, sp, #4224	; 0x1080
   513b6:	add.w	r3, r3, #8
   513ba:	str	r1, [sp, #20]
   513bc:	ldr	r1, [r3, #0]
   513be:	str	r1, [sp, #48]	; 0x30
   513c0:	bls.n	513ea <__b64_pton@@Base+0x2992>
   513c2:	ldr	r1, [pc, #764]	; (516c0 <__b64_pton@@Base+0x2c68>)
   513c4:	add.w	r3, sp, #4160	; 0x1040
   513c8:	ldr	r2, [pc, #748]	; (516b8 <__b64_pton@@Base+0x2c60>)
   513ca:	adds	r3, #4
   513cc:	add	r1, pc
   513ce:	ldr	r2, [r1, r2]
   513d0:	ldr	r1, [r2, #0]
   513d2:	ldr	r2, [r3, #0]
   513d4:	eors	r1, r2
   513d6:	bne.w	516b0 <__b64_pton@@Base+0x2c58>
   513da:	mov	r0, r4
   513dc:	add.w	sp, sp, #4160	; 0x1040
   513e0:	add	sp, #12
   513e2:	vpop	{d8}
   513e6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   513ea:	movs	r5, #0
   513ec:	strh	r5, [r2, #0]
   513ee:	blx	676c <__errno_location@plt>
   513f2:	str	r5, [r0, #0]
   513f4:	add	r5, sp, #68	; 0x44
   513f6:	ldrh	r3, [r6, #0]
   513f8:	str	r0, [sp, #60]	; 0x3c
   513fa:	cbz	r3, 51444 <__b64_pton@@Base+0x29ec>
   513fc:	add.w	r0, r6, #8160	; 0x1fe0
   51400:	mov	r2, r6
   51402:	adds	r0, #30
   51404:	mov	r1, r5
   51406:	b.n	5140c <__b64_pton@@Base+0x29b4>
   51408:	ldrh.w	r3, [r2, #2]!
   5140c:	uxtb	r3, r3
   5140e:	strb.w	r3, [r1], #1
   51412:	cbz	r3, 51452 <__b64_pton@@Base+0x29fa>
   51414:	cmp	r2, r0
   51416:	bne.n	51408 <__b64_pton@@Base+0x29b0>
   51418:	ldr	r3, [sp, #20]
   5141a:	ldr	r4, [r3, #24]
   5141c:	cmp	r4, #0
   5141e:	beq.w	51694 <__b64_pton@@Base+0x2c3c>
   51422:	ldr	r0, [sp, #52]	; 0x34
   51424:	mov	r2, r5
   51426:	add.w	r1, r0, #8192	; 0x2000
   5142a:	ldrh.w	r3, [r0], #2
   5142e:	uxtb	r3, r3
   51430:	strb.w	r3, [r2], #1
   51434:	cmp	r3, #0
   51436:	beq.w	5167c <__b64_pton@@Base+0x2c24>
   5143a:	cmp	r0, r1
   5143c:	bne.n	5142a <__b64_pton@@Base+0x29d2>
   5143e:	mvn.w	r4, #1
   51442:	b.n	513c2 <__b64_pton@@Base+0x296a>
   51444:	ldr	r1, [pc, #636]	; (516c4 <__b64_pton@@Base+0x2c6c>)
   51446:	mov.w	r2, #4096	; 0x1000
   5144a:	mov	r0, r5
   5144c:	add	r1, pc
   5144e:	bl	52814 <mkdtemp@@Base+0x838>
   51452:	ldr	r2, [sp, #20]
   51454:	ldr	r3, [r2, #12]
   51456:	lsls	r6, r3, #25
   51458:	bpl.n	514ec <__b64_pton@@Base+0x2a94>
   5145a:	ldr	r3, [r2, #36]	; 0x24
   5145c:	mov	r0, r5
   5145e:	blx	r3
   51460:	vmov	s16, r0
   51464:	vmov	r3, s16
   51468:	cmp	r3, #0
   5146a:	beq.n	51418 <__b64_pton@@Base+0x29c0>
   5146c:	ldr	r2, [sp, #20]
   5146e:	ldr	r3, [r2, #12]
   51470:	lsls	r1, r3, #25
   51472:	bmi.n	514f8 <__b64_pton@@Base+0x2aa0>
   51474:	ldr	r3, [pc, #592]	; (516c8 <__b64_pton@@Base+0x2c70>)
   51476:	ldr	r3, [r4, r3]
   51478:	str	r3, [sp, #40]	; 0x28
   5147a:	ldr	r3, [pc, #592]	; (516cc <__b64_pton@@Base+0x2c74>)
   5147c:	str.w	fp, [sp, #28]
   51480:	add	r3, pc
   51482:	str	r3, [sp, #44]	; 0x2c
   51484:	vmov	r0, s16
   51488:	ldr	r3, [sp, #40]	; 0x28
   5148a:	blx	r3
   5148c:	cmp	r0, #0
   5148e:	beq.n	5156c <__b64_pton@@Base+0x2b14>
   51490:	ldr	r3, [sp, #20]
   51492:	ldr	r3, [r3, #12]
   51494:	lsls	r2, r3, #18
   51496:	bpl.n	514aa <__b64_pton@@Base+0x2a52>
   51498:	ldr	r1, [sp, #48]	; 0x30
   5149a:	ldr	r3, [r1, #8]
   5149c:	cmp.w	r3, #16384	; 0x4000
   514a0:	add.w	r2, r3, #1
   514a4:	str	r2, [r1, #8]
   514a6:	bcs.w	51698 <__b64_pton@@Base+0x2c40>
   514aa:	ldrb	r3, [r0, #19]
   514ac:	cmp	r3, #46	; 0x2e
   514ae:	bne.n	514b8 <__b64_pton@@Base+0x2a60>
   514b0:	ldr	r3, [sp, #36]	; 0x24
   514b2:	ldrh	r3, [r3, #0]
   514b4:	cmp	r3, #46	; 0x2e
   514b6:	bne.n	51484 <__b64_pton@@Base+0x2a2c>
   514b8:	ldrd	r8, r2, [sp, #24]
   514bc:	adds	r0, #19
   514be:	b.n	514ce <__b64_pton@@Base+0x2a76>
   514c0:	ldrb.w	r6, [r0], #1
   514c4:	mov	r3, r8
   514c6:	strh.w	r6, [r3], #2
   514ca:	cbz	r6, 514fe <__b64_pton@@Base+0x2aa6>
   514cc:	mov	r8, r3
   514ce:	cmp	r8, r2
   514d0:	bcc.n	514c0 <__b64_pton@@Base+0x2a68>
   514d2:	mov	r2, r8
   514d4:	movs	r4, #1
   514d6:	movs	r3, #0
   514d8:	strh	r3, [r2, #0]
   514da:	ldr	r2, [sp, #20]
   514dc:	ldr	r3, [r2, #12]
   514de:	lsls	r3, r3, #25
   514e0:	bpl.n	51576 <__b64_pton@@Base+0x2b1e>
   514e2:	vmov	r0, s16
   514e6:	ldr	r3, [r2, #28]
   514e8:	blx	r3
   514ea:	b.n	513c2 <__b64_pton@@Base+0x296a>
   514ec:	mov	r0, r5
   514ee:	blx	5dd4 <opendir@plt>
   514f2:	vmov	s16, r0
   514f6:	b.n	51464 <__b64_pton@@Base+0x2a0c>
   514f8:	ldr	r3, [r2, #32]
   514fa:	str	r3, [sp, #40]	; 0x28
   514fc:	b.n	5147a <__b64_pton@@Base+0x2a22>
   514fe:	ldr	r2, [sp, #28]
   51500:	cmp	r2, r3
   51502:	bls.w	516ac <__b64_pton@@Base+0x2c54>
   51506:	ldr	r1, [sp, #36]	; 0x24
   51508:	mov	fp, r6
   5150a:	ldr	r5, [sp, #24]
   5150c:	cmp	sl, r1
   5150e:	bhi.n	51520 <__b64_pton@@Base+0x2ac8>
   51510:	ldrh	r3, [r5, #0]
   51512:	cbz	r3, 5154a <__b64_pton@@Base+0x2af2>
   51514:	cmp	r6, #0
   51516:	beq.n	5158a <__b64_pton@@Base+0x2b32>
   51518:	mov	r1, fp
   5151a:	cmp	sl, r1
   5151c:	mov	r5, r6
   5151e:	bls.n	51510 <__b64_pton@@Base+0x2ab8>
   51520:	mov	r4, r1
   51522:	movw	r2, #32831	; 0x803f
   51526:	ldrh.w	r3, [r4], #2
   5152a:	cmp	r3, r2
   5152c:	beq.n	51580 <__b64_pton@@Base+0x2b28>
   5152e:	movw	r2, #32859	; 0x805b
   51532:	cmp	r3, r2
   51534:	beq.n	515ba <__b64_pton@@Base+0x2b62>
   51536:	movw	r2, #32810	; 0x802a
   5153a:	cmp	r3, r2
   5153c:	beq.n	51592 <__b64_pton@@Base+0x2b3a>
   5153e:	ldrh	r2, [r5, #0]
   51540:	cmp	r2, r3
   51542:	bne.n	51514 <__b64_pton@@Base+0x2abc>
   51544:	adds	r5, #2
   51546:	mov	r1, r4
   51548:	b.n	5150c <__b64_pton@@Base+0x2ab4>
   5154a:	ldr	r3, [sp, #48]	; 0x30
   5154c:	mov	r2, r8
   5154e:	ldr	r1, [sp, #56]	; 0x38
   51550:	ldr	r0, [sp, #52]	; 0x34
   51552:	str	r3, [sp, #12]
   51554:	ldr	r3, [sp, #20]
   51556:	str	r1, [sp, #4]
   51558:	str.w	sl, [sp]
   5155c:	str	r3, [sp, #8]
   5155e:	vmov	r1, s17
   51562:	ldr	r3, [sp, #28]
   51564:	bl	51194 <__b64_pton@@Base+0x273c>
   51568:	cmp	r0, #0
   5156a:	beq.n	51484 <__b64_pton@@Base+0x2a2c>
   5156c:	ldr	r2, [sp, #20]
   5156e:	mov	r4, r0
   51570:	ldr	r3, [r2, #12]
   51572:	lsls	r3, r3, #25
   51574:	bmi.n	514e2 <__b64_pton@@Base+0x2a8a>
   51576:	vmov	r0, s16
   5157a:	blx	5a98 <closedir@plt>
   5157e:	b.n	513c2 <__b64_pton@@Base+0x296a>
   51580:	ldrh	r3, [r5, #0]
   51582:	cmp	r3, #0
   51584:	bne.n	51544 <__b64_pton@@Base+0x2aec>
   51586:	cmp	r6, #0
   51588:	bne.n	51518 <__b64_pton@@Base+0x2ac0>
   5158a:	ldr	r2, [sp, #24]
   5158c:	movs	r3, #0
   5158e:	strh	r3, [r2, #0]
   51590:	b.n	51484 <__b64_pton@@Base+0x2a2c>
   51592:	cmp	sl, r4
   51594:	bhi.n	5159e <__b64_pton@@Base+0x2b46>
   51596:	b.n	51678 <__b64_pton@@Base+0x2c20>
   51598:	cmp	sl, r4
   5159a:	mov	r1, r4
   5159c:	bls.n	515a8 <__b64_pton@@Base+0x2b50>
   5159e:	mov	r1, r4
   515a0:	adds	r4, #2
   515a2:	ldrh	r2, [r1, #0]
   515a4:	cmp	r2, r3
   515a6:	beq.n	51598 <__b64_pton@@Base+0x2b40>
   515a8:	cmp	sl, r1
   515aa:	beq.n	5154a <__b64_pton@@Base+0x2af2>
   515ac:	ldrh	r3, [r5, #0]
   515ae:	cmp	r3, #0
   515b0:	beq.n	5158a <__b64_pton@@Base+0x2b32>
   515b2:	adds	r6, r5, #2
   515b4:	sub.w	fp, r1, #2
   515b8:	b.n	5150c <__b64_pton@@Base+0x2ab4>
   515ba:	mov	r3, r5
   515bc:	ldrh.w	r7, [r3], #2
   515c0:	str	r3, [sp, #16]
   515c2:	cmp	r7, #0
   515c4:	beq.n	51514 <__b64_pton@@Base+0x2abc>
   515c6:	ldrh	r5, [r1, #2]
   515c8:	movw	r3, #32801	; 0x8021
   515cc:	cmp	r5, r3
   515ce:	ite	eq
   515d0:	moveq	r3, #1
   515d2:	movne	r3, #0
   515d4:	str	r3, [sp, #32]
   515d6:	beq.n	51668 <__b64_pton@@Base+0x2c10>
   515d8:	movw	r3, #32861	; 0x805d
   515dc:	cmp	r5, r3
   515de:	add.w	r1, r1, #4
   515e2:	beq.n	51514 <__b64_pton@@Base+0x2abc>
   515e4:	mov.w	r9, #0
   515e8:	movw	r2, #32826	; 0x803a
   515ec:	movw	r3, #32813	; 0x802d
   515f0:	b.n	51610 <__b64_pton@@Base+0x2bb8>
   515f2:	ldrh	r0, [r1, #0]
   515f4:	cmp	r0, r3
   515f6:	beq.n	5163e <__b64_pton@@Base+0x2be6>
   515f8:	cmp	r7, r5
   515fa:	mov	r5, r0
   515fc:	movw	r0, #32861	; 0x805d
   51600:	mov	r4, r1
   51602:	it	eq
   51604:	moveq.w	r9, #1
   51608:	cmp	r5, r0
   5160a:	add.w	r1, r4, #2
   5160e:	beq.n	5165c <__b64_pton@@Base+0x2c04>
   51610:	cmp	r5, r2
   51612:	bne.n	515f2 <__b64_pton@@Base+0x2b9a>
   51614:	ldrh	r1, [r4, #2]
   51616:	cmp	r1, #11
   51618:	bhi.n	51636 <__b64_pton@@Base+0x2bde>
   5161a:	ldr	r3, [sp, #44]	; 0x2c
   5161c:	mov	r0, r7
   5161e:	add.w	r1, r3, r1, lsl #3
   51622:	ldr	r1, [r1, #4]
   51624:	blx	r1
   51626:	movw	r3, #32813	; 0x802d
   5162a:	movw	r2, #32826	; 0x803a
   5162e:	cmp	r0, #0
   51630:	it	ne
   51632:	movne.w	r9, #1
   51636:	ldrh	r0, [r4, #4]
   51638:	adds	r1, r4, #4
   5163a:	cmp	r0, r3
   5163c:	bne.n	515f8 <__b64_pton@@Base+0x2ba0>
   5163e:	cmp	r7, r5
   51640:	bcc.n	5164c <__b64_pton@@Base+0x2bf4>
   51642:	ldrh	r0, [r1, #2]
   51644:	cmp	r0, r7
   51646:	it	cs
   51648:	movcs.w	r9, #1
   5164c:	ldrh	r5, [r1, #4]
   5164e:	movw	r0, #32861	; 0x805d
   51652:	adds	r4, r1, #4
   51654:	cmp	r5, r0
   51656:	add.w	r1, r4, #2
   5165a:	bne.n	51610 <__b64_pton@@Base+0x2bb8>
   5165c:	ldr	r3, [sp, #32]
   5165e:	cmp	r3, r9
   51660:	beq.w	51514 <__b64_pton@@Base+0x2abc>
   51664:	ldr	r5, [sp, #16]
   51666:	b.n	5150c <__b64_pton@@Base+0x2ab4>
   51668:	ldrh	r5, [r1, #4]
   5166a:	movw	r3, #32861	; 0x805d
   5166e:	adds	r4, r1, #4
   51670:	adds	r1, #6
   51672:	cmp	r5, r3
   51674:	bne.n	515e4 <__b64_pton@@Base+0x2b8c>
   51676:	b.n	51664 <__b64_pton@@Base+0x2c0c>
   51678:	mov	r1, r4
   5167a:	b.n	515a8 <__b64_pton@@Base+0x2b50>
   5167c:	ldr	r3, [sp, #60]	; 0x3c
   5167e:	mov	r0, r5
   51680:	ldr	r1, [r3, #0]
   51682:	blx	r4
   51684:	cmp	r0, #0
   51686:	bne.w	5143e <__b64_pton@@Base+0x29e6>
   5168a:	ldr	r3, [sp, #20]
   5168c:	ldr	r3, [r3, #12]
   5168e:	lsls	r0, r3, #29
   51690:	bmi.w	5143e <__b64_pton@@Base+0x29e6>
   51694:	movs	r4, #0
   51696:	b.n	513c2 <__b64_pton@@Base+0x296a>
   51698:	ldr	r2, [sp, #60]	; 0x3c
   5169a:	movs	r3, #0
   5169c:	ldr	r1, [sp, #24]
   5169e:	mov.w	r4, #4294967295	; 0xffffffff
   516a2:	str	r3, [r2, #0]
   516a4:	movs	r2, #47	; 0x2f
   516a6:	strh	r3, [r1, #2]
   516a8:	strh	r2, [r1, #0]
   516aa:	b.n	514da <__b64_pton@@Base+0x2a82>
   516ac:	mov	r2, r3
   516ae:	b.n	514d4 <__b64_pton@@Base+0x2a7c>
   516b0:	blx	620c <__stack_chk_fail@plt>
   516b4:	cmp	r2, r3
   516b6:	movs	r4, r0
   516b8:	lsls	r4, r3, #25
   516ba:	movs	r0, r0
   516bc:	cmp	r4, r0
   516be:	movs	r4, r0
   516c0:	add	ip, r6
   516c2:	movs	r4, r0
   516c4:	ldrb	r4, [r6, r7]
   516c6:	movs	r0, r0
   516c8:	lsls	r0, r2, #26
   516ca:	movs	r0, r0
   516cc:	ldr	r4, [pc, #704]	; (51990 <__b64_pton@@Base+0x2f38>)
   516ce:	movs	r4, r0
   516d0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   516d4:	mov	r5, r0
   516d6:	ldr.w	r4, [pc, #1088]	; 51b18 <__b64_pton@@Base+0x30c0>
   516da:	sub.w	sp, sp, #16384	; 0x4000
   516de:	mov	r7, r1
   516e0:	ldr.w	r1, [pc, #1080]	; 51b1c <__b64_pton@@Base+0x30c4>
   516e4:	sub	sp, #60	; 0x3c
   516e6:	add	r4, pc
   516e8:	ldrh.w	r3, [r5], #2
   516ec:	str	r2, [sp, #28]
   516ee:	add.w	r2, sp, #16384	; 0x4000
   516f2:	str	r0, [sp, #20]
   516f4:	cmp	r3, #126	; 0x7e
   516f6:	ldr	r1, [r4, r1]
   516f8:	add.w	r2, r2, #52	; 0x34
   516fc:	ldr	r1, [r1, #0]
   516fe:	str	r1, [r2, #0]
   51700:	mov.w	r1, #0
   51704:	bne.n	51782 <__b64_pton@@Base+0x2d2a>
   51706:	ldr	r2, [r7, #12]
   51708:	lsls	r1, r2, #20
   5170a:	bpl.w	51a84 <__b64_pton@@Base+0x302c>
   5170e:	add.w	sl, sp, #52	; 0x34
   51712:	add.w	r0, r0, #16320	; 0x3fc0
   51716:	add	r3, sp, #56	; 0x38
   51718:	adds	r0, #62	; 0x3e
   5171a:	str	r3, [sp, #16]
   5171c:	mov	r1, sl
   5171e:	mov	r3, r5
   51720:	b.n	5172c <__b64_pton@@Base+0x2cd4>
   51722:	cmp	r0, r3
   51724:	mov	r4, r3
   51726:	strb.w	r2, [r1], #1
   5172a:	beq.n	5173a <__b64_pton@@Base+0x2ce2>
   5172c:	mov	r4, r3
   5172e:	ldrh.w	r2, [r3], #2
   51732:	cmp	r2, #47	; 0x2f
   51734:	it	ne
   51736:	cmpne	r2, #0
   51738:	bne.n	51722 <__b64_pton@@Base+0x2cca>
   5173a:	movs	r3, #0
   5173c:	strb	r3, [r1, #0]
   5173e:	ldr	r3, [sp, #16]
   51740:	ldrb.w	r3, [r3, #-4]
   51744:	cmp	r3, #0
   51746:	beq.w	51a94 <__b64_pton@@Base+0x303c>
   5174a:	mov	r0, sl
   5174c:	blx	578c <getpwnam@plt>
   51750:	cmp	r0, #0
   51752:	beq.w	51ab0 <__b64_pton@@Base+0x3058>
   51756:	ldr	r0, [r0, #20]
   51758:	subs	r2, r0, #1
   5175a:	addw	r0, r0, #4094	; 0xffe
   5175e:	mov	r3, sl
   51760:	ldrb.w	r1, [r2, #1]!
   51764:	cmp	r1, #0
   51766:	beq.w	51aca <__b64_pton@@Base+0x3072>
   5176a:	cmp	r2, r0
   5176c:	strh.w	r1, [r3], #2
   51770:	bne.n	51760 <__b64_pton@@Base+0x2d08>
   51772:	ldr	r1, [sp, #16]
   51774:	movs	r2, #0
   51776:	mov	r4, sl
   51778:	strh	r2, [r3, #0]
   5177a:	subs	r5, r1, #2
   5177c:	ldrh.w	r3, [r1, #-4]
   51780:	b.n	5178c <__b64_pton@@Base+0x2d34>
   51782:	ldr	r4, [sp, #20]
   51784:	add.w	sl, sp, #52	; 0x34
   51788:	add	r2, sp, #56	; 0x38
   5178a:	str	r2, [sp, #16]
   5178c:	ldr	r2, [r7, #0]
   5178e:	str	r2, [sp, #24]
   51790:	cmp	r3, #0
   51792:	beq.w	51af6 <__b64_pton@@Base+0x309e>
   51796:	ldr	r1, [pc, #904]	; (51b20 <__b64_pton@@Base+0x30c8>)
   51798:	mov	r2, sl
   5179a:	ldr.w	r9, [pc, #904]	; 51b24 <__b64_pton@@Base+0x30cc>
   5179e:	movw	r8, #32826	; 0x803a
   517a2:	add	r1, pc
   517a4:	add	r9, pc
   517a6:	ldr	r1, [r1, #0]
   517a8:	str	r1, [sp, #32]
   517aa:	b.n	517be <__b64_pton@@Base+0x2d66>
   517ac:	cmp	r3, #42	; 0x2a
   517ae:	beq.n	51852 <__b64_pton@@Base+0x2dfa>
   517b0:	mov	r4, r5
   517b2:	adds	r5, #2
   517b4:	uxtb	r3, r3
   517b6:	strh.w	r3, [r2], #2
   517ba:	ldrh	r3, [r4, #0]
   517bc:	cbz	r3, 517e8 <__b64_pton@@Base+0x2d90>
   517be:	cmp	r3, #63	; 0x3f
   517c0:	beq.n	5183c <__b64_pton@@Base+0x2de4>
   517c2:	cmp	r3, #91	; 0x5b
   517c4:	bne.n	517ac <__b64_pton@@Base+0x2d54>
   517c6:	ldrh	r6, [r4, #2]
   517c8:	adds	r1, r2, #2
   517ca:	cmp	r6, #33	; 0x21
   517cc:	beq.n	51880 <__b64_pton@@Base+0x2e28>
   517ce:	mov	r4, r5
   517d0:	ldrh.w	r0, [r4], #2
   517d4:	cmp	r0, #0
   517d6:	bne.n	51890 <__b64_pton@@Base+0x2e38>
   517d8:	mov	r0, r4
   517da:	mov	r4, r5
   517dc:	strh	r3, [r2, #0]
   517de:	mov	r5, r0
   517e0:	ldrh	r3, [r4, #0]
   517e2:	mov	r2, r1
   517e4:	cmp	r3, #0
   517e6:	bne.n	517be <__b64_pton@@Base+0x2d66>
   517e8:	movs	r3, #0
   517ea:	strh	r3, [r2, #0]
   517ec:	ldr	r3, [sp, #16]
   517ee:	ldrh.w	r3, [r3, #-4]
   517f2:	cmp	r3, #0
   517f4:	bne.w	519c2 <__b64_pton@@Base+0x2f6a>
   517f8:	ldr	r3, [r7, #12]
   517fa:	lsls	r2, r3, #27
   517fc:	bmi.n	5180a <__b64_pton@@Base+0x2db2>
   517fe:	and.w	r3, r3, #768	; 0x300
   51802:	cmp.w	r3, #512	; 0x200
   51806:	bne.w	51afa <__b64_pton@@Base+0x30a2>
   5180a:	ldr	r2, [sp, #28]
   5180c:	mov	r1, r7
   5180e:	ldr	r0, [sp, #20]
   51810:	movs	r3, #0
   51812:	bl	50f90 <__b64_pton@@Base+0x2538>
   51816:	mov	r8, r0
   51818:	ldr	r1, [pc, #780]	; (51b28 <__b64_pton@@Base+0x30d0>)
   5181a:	add.w	r3, sp, #16384	; 0x4000
   5181e:	ldr	r2, [pc, #764]	; (51b1c <__b64_pton@@Base+0x30c4>)
   51820:	adds	r3, #52	; 0x34
   51822:	add	r1, pc
   51824:	ldr	r2, [r1, r2]
   51826:	ldr	r1, [r2, #0]
   51828:	ldr	r2, [r3, #0]
   5182a:	eors	r1, r2
   5182c:	bne.w	51b0e <__b64_pton@@Base+0x30b6>
   51830:	mov	r0, r8
   51832:	add.w	sp, sp, #16384	; 0x4000
   51836:	add	sp, #60	; 0x3c
   51838:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5183c:	ldr	r3, [r7, #12]
   5183e:	movw	r1, #32831	; 0x803f
   51842:	mov	r4, r5
   51844:	strh.w	r1, [r2], #2
   51848:	orr.w	r3, r3, #256	; 0x100
   5184c:	adds	r5, #2
   5184e:	str	r3, [r7, #12]
   51850:	b.n	517ba <__b64_pton@@Base+0x2d62>
   51852:	ldr	r3, [r7, #12]
   51854:	cmp	r2, sl
   51856:	add.w	r1, r5, #2
   5185a:	mov	r4, r5
   5185c:	orr.w	r3, r3, #256	; 0x100
   51860:	str	r3, [r7, #12]
   51862:	beq.n	51874 <__b64_pton@@Base+0x2e1c>
   51864:	ldrh.w	r0, [r2, #-2]
   51868:	movw	r3, #32810	; 0x802a
   5186c:	cmp	r0, r3
   5186e:	it	eq
   51870:	moveq	r5, r1
   51872:	beq.n	517ba <__b64_pton@@Base+0x2d62>
   51874:	movw	r3, #32810	; 0x802a
   51878:	mov	r5, r1
   5187a:	strh.w	r3, [r2], #2
   5187e:	b.n	517ba <__b64_pton@@Base+0x2d62>
   51880:	ldrh	r0, [r4, #4]
   51882:	adds	r5, r4, #4
   51884:	cbnz	r0, 5188e <__b64_pton@@Base+0x2e36>
   51886:	strh	r3, [r2, #0]
   51888:	subs	r4, r5, #2
   5188a:	mov	r2, r1
   5188c:	b.n	517ba <__b64_pton@@Base+0x2d62>
   5188e:	adds	r4, #6
   51890:	subs	r0, r4, #2
   51892:	b.n	5189a <__b64_pton@@Base+0x2e42>
   51894:	cmp	r3, #0
   51896:	beq.w	519ac <__b64_pton@@Base+0x2f54>
   5189a:	ldrh.w	r3, [r0, #2]!
   5189e:	cmp	r3, #93	; 0x5d
   518a0:	bne.n	51894 <__b64_pton@@Base+0x2e3c>
   518a2:	cmp	r6, #33	; 0x21
   518a4:	movw	r3, #32859	; 0x805b
   518a8:	strh	r3, [r2, #0]
   518aa:	beq.w	51a7a <__b64_pton@@Base+0x3022>
   518ae:	ldr	r2, [r7, #12]
   518b0:	ldrh	r3, [r5, #0]
   518b2:	str	r2, [sp, #36]	; 0x24
   518b4:	and.w	r2, r2, #16
   518b8:	strd	r2, r7, [sp, #40]	; 0x28
   518bc:	ldr	r7, [sp, #32]
   518be:	b.n	518d8 <__b64_pton@@Base+0x2e80>
   518c0:	uxtb	r3, r3
   518c2:	mov	r5, r1
   518c4:	mov	r1, r5
   518c6:	strh.w	r3, [r1], #2
   518ca:	ldrh	r3, [r4, #0]
   518cc:	cmp	r3, #45	; 0x2d
   518ce:	beq.n	5194c <__b64_pton@@Base+0x2ef4>
   518d0:	cmp	r3, #93	; 0x5d
   518d2:	add.w	r4, r4, #2
   518d6:	beq.n	51968 <__b64_pton@@Base+0x2f10>
   518d8:	cmp	r3, #91	; 0x5b
   518da:	bne.n	518c0 <__b64_pton@@Base+0x2e68>
   518dc:	ldrh	r2, [r4, #0]
   518de:	mov	r5, r1
   518e0:	cmp	r2, #58	; 0x3a
   518e2:	bne.n	518c4 <__b64_pton@@Base+0x2e6c>
   518e4:	adds	r1, r4, #2
   518e6:	mov	r3, r1
   518e8:	b.n	518ec <__b64_pton@@Base+0x2e94>
   518ea:	cbz	r2, 5193e <__b64_pton@@Base+0x2ee6>
   518ec:	mov	r0, r3
   518ee:	ldrh.w	r2, [r3], #2
   518f2:	cmp	r2, #58	; 0x3a
   518f4:	bne.n	518ea <__b64_pton@@Base+0x2e92>
   518f6:	ldrh	r3, [r0, #2]
   518f8:	cmp	r3, #93	; 0x5d
   518fa:	bne.n	5193e <__b64_pton@@Base+0x2ee6>
   518fc:	bl	54378 <mkdtemp@@Base+0x239c>
   51900:	mov.w	fp, r0, asr #1
   51904:	mov	r6, r0
   51906:	cbz	r7, 51936 <__b64_pton@@Base+0x2ede>
   51908:	ldr	r0, [pc, #544]	; (51b2c <__b64_pton@@Base+0x30d4>)
   5190a:	mov	r3, r7
   5190c:	add	r0, pc
   5190e:	add.w	ip, r3, fp
   51912:	mov	r2, r4
   51914:	b.n	51924 <__b64_pton@@Base+0x2ecc>
   51916:	ldrh.w	lr, [r2, #2]!
   5191a:	ldrb.w	r1, [r3], #1
   5191e:	cmp	r1, lr
   51920:	bne.n	5192e <__b64_pton@@Base+0x2ed6>
   51922:	cbz	r1, 51928 <__b64_pton@@Base+0x2ed0>
   51924:	cmp	r3, ip
   51926:	bne.n	51916 <__b64_pton@@Base+0x2ebe>
   51928:	ldrb.w	r3, [ip]
   5192c:	cbz	r3, 51980 <__b64_pton@@Base+0x2f28>
   5192e:	ldr.w	r3, [r0, #8]!
   51932:	cmp	r3, #0
   51934:	bne.n	5190e <__b64_pton@@Base+0x2eb6>
   51936:	ldr	r3, [sp, #40]	; 0x28
   51938:	cmp	r3, #0
   5193a:	beq.w	51afa <__b64_pton@@Base+0x30a2>
   5193e:	mov	r1, r5
   51940:	movs	r3, #91	; 0x5b
   51942:	strh.w	r3, [r1], #2
   51946:	ldrh	r3, [r4, #0]
   51948:	cmp	r3, #45	; 0x2d
   5194a:	bne.n	518d0 <__b64_pton@@Base+0x2e78>
   5194c:	ldrh	r2, [r4, #2]
   5194e:	cmp	r2, #93	; 0x5d
   51950:	beq.n	519a8 <__b64_pton@@Base+0x2f50>
   51952:	movw	r3, #32813	; 0x802d
   51956:	uxtb	r2, r2
   51958:	strh	r3, [r5, #2]
   5195a:	adds	r4, #4
   5195c:	strh	r2, [r5, #4]
   5195e:	adds	r1, r5, #6
   51960:	ldrh	r3, [r4, #0]
   51962:	adds	r4, #2
   51964:	cmp	r3, #93	; 0x5d
   51966:	bne.n	518d8 <__b64_pton@@Base+0x2e80>
   51968:	ldr	r7, [sp, #44]	; 0x2c
   5196a:	ldr	r3, [sp, #36]	; 0x24
   5196c:	mov	r2, r1
   5196e:	adds	r5, r4, #2
   51970:	orr.w	r3, r3, #256	; 0x100
   51974:	str	r3, [r7, #12]
   51976:	movw	r3, #32861	; 0x805d
   5197a:	strh.w	r3, [r2], #2
   5197e:	b.n	517ba <__b64_pton@@Base+0x2d62>
   51980:	strh.w	r8, [r5], #4
   51984:	mov	r1, r9
   51986:	bl	54378 <mkdtemp@@Base+0x239c>
   5198a:	adds	r6, #6
   5198c:	add	r6, r4
   5198e:	mov	r4, r6
   51990:	asrs	r0, r0, #3
   51992:	strh.w	r0, [r5, #-2]
   51996:	ldrh.w	r3, [r4], #2
   5199a:	cmp	r3, #91	; 0x5b
   5199c:	bne.w	51b06 <__b64_pton@@Base+0x30ae>
   519a0:	ldrh	r2, [r6, #2]
   519a2:	cmp	r2, #58	; 0x3a
   519a4:	beq.n	518e4 <__b64_pton@@Base+0x2e8c>
   519a6:	b.n	518c4 <__b64_pton@@Base+0x2e6c>
   519a8:	adds	r4, #2
   519aa:	b.n	518c0 <__b64_pton@@Base+0x2e68>
   519ac:	cmp	r6, #33	; 0x21
   519ae:	mov.w	r3, #91	; 0x5b
   519b2:	strh	r3, [r2, #0]
   519b4:	beq.w	51888 <__b64_pton@@Base+0x2e30>
   519b8:	mov	r3, r4
   519ba:	mov	r2, r1
   519bc:	mov	r4, r5
   519be:	mov	r5, r3
   519c0:	b.n	517ba <__b64_pton@@Base+0x2d62>
   519c2:	add.w	r2, sp, #8192	; 0x2000
   519c6:	ldr	r0, [sp, #28]
   519c8:	adds	r2, #52	; 0x34
   519ca:	movw	r1, #8190	; 0x1ffe
   519ce:	adds	r3, r2, r1
   519d0:	add	r1, sl
   519d2:	strd	r7, r0, [sp, #8]
   519d6:	mov	r0, r2
   519d8:	strd	sl, r1, [sp]
   519dc:	mov	r1, r3
   519de:	bl	51194 <__b64_pton@@Base+0x273c>
   519e2:	mov	r8, r0
   519e4:	cmp	r0, #0
   519e6:	bne.w	51818 <__b64_pton@@Base+0x2dc0>
   519ea:	ldr	r6, [r7, #0]
   519ec:	ldr	r2, [sp, #24]
   519ee:	ldr	r3, [r7, #12]
   519f0:	cmp	r2, r6
   519f2:	beq.w	517fa <__b64_pton@@Base+0x2da2>
   519f6:	ands.w	r4, r3, #32
   519fa:	bne.w	51818 <__b64_pton@@Base+0x2dc0>
   519fe:	ldr	r1, [sp, #24]
   51a00:	ands.w	r8, r3, #16384	; 0x4000
   51a04:	ldr	r2, [r7, #8]
   51a06:	sub.w	r6, r6, r1
   51a0a:	add.w	r5, r1, r2
   51a0e:	beq.n	51ab6 <__b64_pton@@Base+0x305e>
   51a10:	movs	r1, #8
   51a12:	mov	r0, r6
   51a14:	blx	6460 <calloc@plt+0x4>
   51a18:	mov	r8, r0
   51a1a:	cmp	r0, #0
   51a1c:	beq.n	51b00 <__b64_pton@@Base+0x30a8>
   51a1e:	ldr	r1, [r7, #16]
   51a20:	lsls	r5, r5, #2
   51a22:	ldr	r2, [r7, #20]
   51a24:	add.w	r9, r0, #4
   51a28:	add	r1, r5
   51a2a:	mov	r3, r4
   51a2c:	add	r2, r5
   51a2e:	ldr.w	r0, [r1], #4
   51a32:	str.w	r0, [r8, r3, lsl #3]
   51a36:	ldr.w	r0, [r2], #4
   51a3a:	str.w	r0, [r9, r3, lsl #3]
   51a3e:	adds	r3, #1
   51a40:	cmp	r3, r6
   51a42:	bcc.n	51a2e <__b64_pton@@Base+0x2fd6>
   51a44:	ldr	r3, [pc, #232]	; (51b30 <__b64_pton@@Base+0x30d8>)
   51a46:	movs	r2, #8
   51a48:	mov	r1, r6
   51a4a:	mov	r0, r8
   51a4c:	add	r3, pc
   51a4e:	blx	597c <qsort@plt>
   51a52:	movs	r3, #0
   51a54:	ldr.w	r1, [r8, r3, lsl #3]
   51a58:	ldr	r2, [r7, #16]
   51a5a:	str	r1, [r2, r5]
   51a5c:	ldr	r2, [r7, #20]
   51a5e:	ldr.w	r1, [r9, r3, lsl #3]
   51a62:	adds	r3, #1
   51a64:	cmp	r3, r6
   51a66:	str	r1, [r2, r5]
   51a68:	add.w	r5, r5, #4
   51a6c:	bcc.n	51a54 <__b64_pton@@Base+0x2ffc>
   51a6e:	mov	r0, r8
   51a70:	mov.w	r8, #0
   51a74:	blx	5904 <free@plt+0x4>
   51a78:	b.n	51818 <__b64_pton@@Base+0x2dc0>
   51a7a:	movw	r3, #32801	; 0x8021
   51a7e:	adds	r1, r2, #4
   51a80:	strh	r3, [r2, #2]
   51a82:	b.n	518ae <__b64_pton@@Base+0x2e56>
   51a84:	ldr	r2, [r7, #0]
   51a86:	add.w	sl, sp, #52	; 0x34
   51a8a:	ldr	r4, [sp, #20]
   51a8c:	str	r2, [sp, #24]
   51a8e:	add	r2, sp, #56	; 0x38
   51a90:	str	r2, [sp, #16]
   51a92:	b.n	51796 <__b64_pton@@Base+0x2d3e>
   51a94:	blx	63e4 <getuid@plt>
   51a98:	mov	r6, r0
   51a9a:	blx	6554 <geteuid@plt>
   51a9e:	cmp	r6, r0
   51aa0:	beq.n	51ae6 <__b64_pton@@Base+0x308e>
   51aa2:	blx	63e4 <getuid@plt>
   51aa6:	blx	5c28 <getpwuid@plt>
   51aaa:	cmp	r0, #0
   51aac:	bne.w	51756 <__b64_pton@@Base+0x2cfe>
   51ab0:	ldr	r4, [sp, #20]
   51ab2:	ldrh	r3, [r4, #0]
   51ab4:	b.n	5178c <__b64_pton@@Base+0x2d34>
   51ab6:	ldr	r0, [r7, #16]
   51ab8:	mov	r1, r6
   51aba:	ldr	r3, [pc, #120]	; (51b34 <__b64_pton@@Base+0x30dc>)
   51abc:	movs	r2, #4
   51abe:	add.w	r0, r0, r5, lsl #2
   51ac2:	add	r3, pc
   51ac4:	blx	597c <qsort@plt>
   51ac8:	b.n	51818 <__b64_pton@@Base+0x2dc0>
   51aca:	add.w	r1, sl, #8160	; 0x1fe0
   51ace:	subs	r4, #2
   51ad0:	adds	r1, #30
   51ad2:	cmp	r3, r1
   51ad4:	bcs.w	51772 <__b64_pton@@Base+0x2d1a>
   51ad8:	ldrh.w	r2, [r4, #2]!
   51adc:	strh.w	r2, [r3], #2
   51ae0:	cmp	r2, #0
   51ae2:	bne.n	51ad2 <__b64_pton@@Base+0x307a>
   51ae4:	b.n	51772 <__b64_pton@@Base+0x2d1a>
   51ae6:	ldr	r0, [pc, #80]	; (51b38 <__b64_pton@@Base+0x30e0>)
   51ae8:	add	r0, pc
   51aea:	blx	693c <getenv@plt>
   51aee:	cmp	r0, #0
   51af0:	bne.w	51758 <__b64_pton@@Base+0x2d00>
   51af4:	b.n	51aa2 <__b64_pton@@Base+0x304a>
   51af6:	mov	r2, sl
   51af8:	b.n	517e8 <__b64_pton@@Base+0x2d90>
   51afa:	mvn.w	r8, #2
   51afe:	b.n	51818 <__b64_pton@@Base+0x2dc0>
   51b00:	mov.w	r8, #4294967295	; 0xffffffff
   51b04:	b.n	51818 <__b64_pton@@Base+0x2dc0>
   51b06:	cmp	r3, #93	; 0x5d
   51b08:	beq.n	51b12 <__b64_pton@@Base+0x30ba>
   51b0a:	uxtb	r3, r3
   51b0c:	b.n	518c4 <__b64_pton@@Base+0x2e6c>
   51b0e:	blx	620c <__stack_chk_fail@plt>
   51b12:	ldr	r7, [sp, #44]	; 0x2c
   51b14:	mov	r1, r5
   51b16:	b.n	5196a <__b64_pton@@Base+0x2f12>
   51b18:	sbcs	r2, r3
   51b1a:	movs	r4, r0
   51b1c:	lsls	r4, r3, #25
   51b1e:	movs	r0, r0
   51b20:	ldr	r1, [pc, #568]	; (51d5c <__b64_pton@@Base+0x3304>)
   51b22:	movs	r4, r0
   51b24:	ldr	r1, [pc, #560]	; (51d58 <__b64_pton@@Base+0x3300>)
   51b26:	movs	r4, r0
   51b28:	eors	r6, r3
   51b2a:	movs	r4, r0
   51b2c:	ldr	r0, [pc, #144]	; (51bc0 <__b64_pton@@Base+0x3168>)
   51b2e:	movs	r4, r0
   51b30:	bl	ffc73b32 <mkdtemp@@Base+0xffc21b56>
   51b34:	bl	3f5b36 <mkdtemp@@Base+0x3a3b5a>
   51b38:	subs	r4, r1, r0
   51b3a:	movs	r3, r0
   51b3c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51b40:	mov	r9, r2
   51b42:	ldr	r4, [pc, #456]	; (51d0c <__b64_pton@@Base+0x32b4>)
   51b44:	sub.w	sp, sp, #8192	; 0x2000
   51b48:	ldr	r2, [pc, #452]	; (51d10 <__b64_pton@@Base+0x32b8>)
   51b4a:	sub	sp, #20
   51b4c:	add	r4, pc
   51b4e:	mov	sl, r3
   51b50:	cmp	r1, r0
   51b52:	add.w	r3, sp, #8192	; 0x2000
   51b56:	ldr	r2, [r4, r2]
   51b58:	add.w	r3, r3, #12
   51b5c:	ldr	r2, [r2, #0]
   51b5e:	str	r2, [r3, #0]
   51b60:	mov.w	r2, #0
   51b64:	beq.n	51c40 <__b64_pton@@Base+0x31e8>
   51b66:	add.w	r8, sp, #16
   51b6a:	mov	r3, r1
   51b6c:	sub.w	r2, r8, #6
   51b70:	ldrh.w	r4, [r3], #2
   51b74:	cmp	r0, r3
   51b76:	strh.w	r4, [r2, #2]!
   51b7a:	bne.n	51b70 <__b64_pton@@Base+0x3118>
   51b7c:	sub.w	r8, r8, #4
   51b80:	subs	r1, r0, r1
   51b82:	add.w	r3, r8, r1
   51b86:	str	r3, [sp, #4]
   51b88:	ldr	r3, [sp, #4]
   51b8a:	mov.w	fp, #0
   51b8e:	ldrh	r7, [r0, #2]
   51b90:	adds	r6, r0, #2
   51b92:	strh.w	fp, [r3]
   51b96:	cbz	r7, 51bb0 <__b64_pton@@Base+0x3158>
   51b98:	mov	r4, r6
   51b9a:	mov	r1, r7
   51b9c:	cmp	r1, #91	; 0x5b
   51b9e:	beq.n	51c10 <__b64_pton@@Base+0x31b8>
   51ba0:	cmp	r1, #123	; 0x7b
   51ba2:	beq.n	51be0 <__b64_pton@@Base+0x3188>
   51ba4:	cmp	r1, #125	; 0x7d
   51ba6:	beq.n	51bf4 <__b64_pton@@Base+0x319c>
   51ba8:	ldrh.w	r1, [r4, #2]!
   51bac:	cmp	r1, #0
   51bae:	bne.n	51b9c <__b64_pton@@Base+0x3144>
   51bb0:	mov	r2, sl
   51bb2:	mov	r1, r9
   51bb4:	mov	r0, r8
   51bb6:	bl	516d0 <__b64_pton@@Base+0x2c78>
   51bba:	mov	fp, r0
   51bbc:	ldr	r1, [pc, #340]	; (51d14 <__b64_pton@@Base+0x32bc>)
   51bbe:	add.w	r3, sp, #8192	; 0x2000
   51bc2:	ldr	r2, [pc, #332]	; (51d10 <__b64_pton@@Base+0x32b8>)
   51bc4:	adds	r3, #12
   51bc6:	add	r1, pc
   51bc8:	ldr	r2, [r1, r2]
   51bca:	ldr	r1, [r2, #0]
   51bcc:	ldr	r2, [r3, #0]
   51bce:	eors	r1, r2
   51bd0:	bne.w	51d08 <__b64_pton@@Base+0x32b0>
   51bd4:	mov	r0, fp
   51bd6:	add.w	sp, sp, #8192	; 0x2000
   51bda:	add	sp, #20
   51bdc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51be0:	mov	r0, fp
   51be2:	movs	r1, #1
   51be4:	bl	54314 <mkdtemp@@Base+0x2338>
   51be8:	ldrh.w	r1, [r4, #2]!
   51bec:	mov	fp, r0
   51bee:	cmp	r1, #0
   51bf0:	bne.n	51b9c <__b64_pton@@Base+0x3144>
   51bf2:	b.n	51bb0 <__b64_pton@@Base+0x3158>
   51bf4:	cmp.w	fp, #0
   51bf8:	beq.n	51c4a <__b64_pton@@Base+0x31f2>
   51bfa:	mov	r0, fp
   51bfc:	mov.w	r1, #4294967295	; 0xffffffff
   51c00:	bl	54314 <mkdtemp@@Base+0x2338>
   51c04:	ldrh.w	r1, [r4, #2]!
   51c08:	mov	fp, r0
   51c0a:	cmp	r1, #0
   51c0c:	bne.n	51b9c <__b64_pton@@Base+0x3144>
   51c0e:	b.n	51bb0 <__b64_pton@@Base+0x3158>
   51c10:	ldrh	r1, [r4, #2]
   51c12:	adds	r0, r4, #2
   51c14:	cmp	r1, #0
   51c16:	it	ne
   51c18:	cmpne	r1, #93	; 0x5d
   51c1a:	beq.n	51c32 <__b64_pton@@Base+0x31da>
   51c1c:	mov	r2, r0
   51c1e:	mov	r4, r2
   51c20:	ldrh.w	r5, [r2, #2]!
   51c24:	cmp	r5, #93	; 0x5d
   51c26:	it	ne
   51c28:	cmpne	r5, #0
   51c2a:	bne.n	51c1e <__b64_pton@@Base+0x31c6>
   51c2c:	cbnz	r5, 51c36 <__b64_pton@@Base+0x31de>
   51c2e:	mov	r4, r0
   51c30:	b.n	51b9c <__b64_pton@@Base+0x3144>
   51c32:	cmp	r1, #0
   51c34:	beq.n	51bb0 <__b64_pton@@Base+0x3158>
   51c36:	ldrh.w	r1, [r4, #4]!
   51c3a:	cmp	r1, #0
   51c3c:	bne.n	51b9c <__b64_pton@@Base+0x3144>
   51c3e:	b.n	51bb0 <__b64_pton@@Base+0x3158>
   51c40:	add.w	r8, sp, #12
   51c44:	str.w	r8, [sp, #4]
   51c48:	b.n	51b88 <__b64_pton@@Base+0x3130>
   51c4a:	cmp	r6, r4
   51c4c:	itt	ls
   51c4e:	movls	r5, r6
   51c50:	movls	r0, fp
   51c52:	bhi.n	51bbc <__b64_pton@@Base+0x3164>
   51c54:	cmp	r7, #123	; 0x7b
   51c56:	beq.n	51c90 <__b64_pton@@Base+0x3238>
   51c58:	bhi.n	51c9a <__b64_pton@@Base+0x3242>
   51c5a:	cmp	r7, #44	; 0x2c
   51c5c:	beq.n	51cac <__b64_pton@@Base+0x3254>
   51c5e:	cmp	r7, #91	; 0x5b
   51c60:	bne.n	51ca8 <__b64_pton@@Base+0x3250>
   51c62:	ldrh	r3, [r5, #2]
   51c64:	adds	r1, r5, #2
   51c66:	cmp	r3, #0
   51c68:	it	ne
   51c6a:	cmpne	r3, #93	; 0x5d
   51c6c:	mov	r2, r1
   51c6e:	beq.n	51c7c <__b64_pton@@Base+0x3224>
   51c70:	ldrh.w	r3, [r2, #2]!
   51c74:	cmp	r3, #93	; 0x5d
   51c76:	it	ne
   51c78:	cmpne	r3, #0
   51c7a:	bne.n	51c70 <__b64_pton@@Base+0x3218>
   51c7c:	mov	r6, r5
   51c7e:	cbz	r3, 51c84 <__b64_pton@@Base+0x322c>
   51c80:	adds	r1, r2, #2
   51c82:	mov	r5, r2
   51c84:	cmp	r4, r1
   51c86:	bcc.n	51bbc <__b64_pton@@Base+0x3164>
   51c88:	ldrh	r7, [r5, #2]
   51c8a:	mov	r5, r1
   51c8c:	cmp	r7, #123	; 0x7b
   51c8e:	bne.n	51c58 <__b64_pton@@Base+0x3200>
   51c90:	movs	r1, #1
   51c92:	bl	54314 <mkdtemp@@Base+0x2338>
   51c96:	adds	r1, r5, #2
   51c98:	b.n	51c84 <__b64_pton@@Base+0x322c>
   51c9a:	cmp	r7, #125	; 0x7d
   51c9c:	bne.n	51ca8 <__b64_pton@@Base+0x3250>
   51c9e:	cbz	r0, 51cb0 <__b64_pton@@Base+0x3258>
   51ca0:	mov.w	r1, #4294967295	; 0xffffffff
   51ca4:	bl	54314 <mkdtemp@@Base+0x2338>
   51ca8:	adds	r1, r5, #2
   51caa:	b.n	51c84 <__b64_pton@@Base+0x322c>
   51cac:	cmp	r0, #0
   51cae:	bne.n	51ca8 <__b64_pton@@Base+0x3250>
   51cb0:	cmp	r5, r6
   51cb2:	ldr	r3, [sp, #4]
   51cb4:	bls.n	51cd4 <__b64_pton@@Base+0x327c>
   51cb6:	subs	r2, r3, #2
   51cb8:	mov	r3, r6
   51cba:	ldrh.w	r1, [r3], #2
   51cbe:	cmp	r3, r5
   51cc0:	strh.w	r1, [r2, #2]!
   51cc4:	bcc.n	51cba <__b64_pton@@Base+0x3262>
   51cc6:	subs	r3, r5, #1
   51cc8:	ldr	r2, [sp, #4]
   51cca:	subs	r3, r3, r6
   51ccc:	bic.w	r3, r3, #1
   51cd0:	adds	r3, #2
   51cd2:	add	r3, r2
   51cd4:	subs	r3, #2
   51cd6:	adds	r1, r4, #2
   51cd8:	ldrh.w	r2, [r1], #2
   51cdc:	strh.w	r2, [r3, #2]!
   51ce0:	cmp	r2, #0
   51ce2:	bne.n	51cd8 <__b64_pton@@Base+0x3280>
   51ce4:	mov	r2, sl
   51ce6:	mov	r1, r9
   51ce8:	mov	r0, r8
   51cea:	bl	51d18 <__b64_pton@@Base+0x32c0>
   51cee:	adds	r3, r0, #3
   51cf0:	it	ne
   51cf2:	movne	r3, #1
   51cf4:	cmp	r0, #0
   51cf6:	it	eq
   51cf8:	moveq	r3, #0
   51cfa:	cmp	r3, #0
   51cfc:	bne.w	51bba <__b64_pton@@Base+0x3162>
   51d00:	adds	r6, r5, #2
   51d02:	mov	r0, r3
   51d04:	mov	r1, r6
   51d06:	b.n	51c84 <__b64_pton@@Base+0x322c>
   51d08:	blx	620c <__stack_chk_fail@plt>
   51d0c:	subs	r5, #52	; 0x34
   51d0e:	movs	r4, r0
   51d10:	lsls	r4, r3, #25
   51d12:	movs	r0, r0
   51d14:	subs	r4, #186	; 0xba
   51d16:	movs	r4, r0
   51d18:	push	{r4, r5, r6}
   51d1a:	ldrh	r4, [r0, #0]
   51d1c:	cmp	r4, #123	; 0x7b
   51d1e:	it	ne
   51d20:	movne	r5, r0
   51d22:	bne.n	51d2a <__b64_pton@@Base+0x32d2>
   51d24:	b.n	51d38 <__b64_pton@@Base+0x32e0>
   51d26:	ldrh.w	r4, [r5, #2]!
   51d2a:	cmp	r4, #123	; 0x7b
   51d2c:	mov	r6, r5
   51d2e:	beq.n	51d46 <__b64_pton@@Base+0x32ee>
   51d30:	cmp	r4, #0
   51d32:	bne.n	51d26 <__b64_pton@@Base+0x32ce>
   51d34:	pop	{r4, r5, r6}
   51d36:	b.n	516d0 <__b64_pton@@Base+0x2c78>
   51d38:	ldrh	r3, [r0, #2]
   51d3a:	cmp	r3, #125	; 0x7d
   51d3c:	bne.n	51d44 <__b64_pton@@Base+0x32ec>
   51d3e:	ldrh	r3, [r0, #4]
   51d40:	cmp	r3, #0
   51d42:	beq.n	51d34 <__b64_pton@@Base+0x32dc>
   51d44:	mov	r6, r0
   51d46:	mov	r3, r2
   51d48:	mov	r2, r1
   51d4a:	mov	r1, r0
   51d4c:	mov	r0, r6
   51d4e:	pop	{r4, r5, r6}
   51d50:	b.n	51b3c <__b64_pton@@Base+0x30e4>
   51d52:	nop
   51d54:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   51d58:	mov	r4, r0
   51d5a:	ldr	r0, [pc, #304]	; (51e8c <__b64_pton@@Base+0x3434>)
   51d5c:	mov	r9, r1
   51d5e:	sub.w	sp, sp, #8192	; 0x2000
   51d62:	ldr	r1, [pc, #300]	; (51e90 <__b64_pton@@Base+0x3438>)
   51d64:	sub	sp, #20
   51d66:	add	r0, pc
   51d68:	add	r5, sp, #16
   51d6a:	mov	r8, r3
   51d6c:	ldr	r1, [r0, r1]
   51d6e:	add.w	r3, sp, #8192	; 0x2000
   51d72:	sub.w	r7, r5, #16
   51d76:	adds	r3, #12
   51d78:	ldr	r1, [r1, #0]
   51d7a:	str	r1, [r3, #0]
   51d7c:	mov.w	r1, #0
   51d80:	movs	r3, #0
   51d82:	strd	r3, r3, [r7, #4]
   51d86:	str.w	r3, [r5, #-16]
   51d8a:	ands.w	r3, r9, #1
   51d8e:	bne.n	51da2 <__b64_pton@@Base+0x334a>
   51d90:	str.w	r3, [r8]
   51d94:	strd	r3, r3, [r8, #16]
   51d98:	ands.w	r3, r9, #2
   51d9c:	it	eq
   51d9e:	streq.w	r3, [r8, #8]
   51da2:	movs	r3, #0
   51da4:	str.w	r2, [r8, #24]
   51da8:	mov.w	r1, #4096	; 0x1000
   51dac:	bic.w	r2, r9, #256	; 0x100
   51db0:	mov	r0, r4
   51db2:	str.w	r2, [r8, #12]
   51db6:	str.w	r3, [r8, #4]
   51dba:	blx	5894 <strnlen@plt>
   51dbe:	cmp.w	r0, #4096	; 0x1000
   51dc2:	beq.n	51e82 <__b64_pton@@Base+0x342a>
   51dc4:	ldr.w	r2, [r8, #8]
   51dc8:	mvn.w	r3, #2147483648	; 0x80000000
   51dcc:	cmp	r2, r3
   51dce:	bcs.n	51e7c <__b64_pton@@Base+0x3424>
   51dd0:	ldr.w	r1, [r8]
   51dd4:	cmp	r1, r3
   51dd6:	bcs.n	51e7c <__b64_pton@@Base+0x3424>
   51dd8:	movw	r3, #65534	; 0xfffe
   51ddc:	movt	r3, #32767	; 0x7fff
   51de0:	subs	r3, r3, r2
   51de2:	cmp	r3, r1
   51de4:	bls.n	51e7c <__b64_pton@@Base+0x3424>
   51de6:	tst.w	r9, #4096	; 0x1000
   51dea:	sub.w	r0, r5, #4
   51dee:	itt	ne
   51df0:	addwne	r3, r4, #4095	; 0xfff
   51df4:	movne	r2, r0
   51df6:	bne.n	51e32 <__b64_pton@@Base+0x33da>
   51df8:	add.w	r3, r0, #8160	; 0x1fe0
   51dfc:	mov	r2, r0
   51dfe:	adds	r3, #30
   51e00:	b.n	51e0a <__b64_pton@@Base+0x33b2>
   51e02:	cmp	r2, r3
   51e04:	strh.w	r6, [r2, #-2]
   51e08:	beq.n	51e3a <__b64_pton@@Base+0x33e2>
   51e0a:	mov	r5, r4
   51e0c:	ldrb.w	r6, [r5], #1
   51e10:	cbz	r6, 51e3a <__b64_pton@@Base+0x33e2>
   51e12:	cmp	r6, #92	; 0x5c
   51e14:	add.w	r2, r2, #2
   51e18:	it	ne
   51e1a:	movne	r4, r5
   51e1c:	bne.n	51e02 <__b64_pton@@Base+0x33aa>
   51e1e:	ldrb	r6, [r4, #1]
   51e20:	cbz	r6, 51e74 <__b64_pton@@Base+0x341c>
   51e22:	adds	r4, #2
   51e24:	orr.w	r6, r6, #16384	; 0x4000
   51e28:	b.n	51e02 <__b64_pton@@Base+0x33aa>
   51e2a:	cmp	r4, r3
   51e2c:	strh.w	r5, [r2], #2
   51e30:	beq.n	51e3a <__b64_pton@@Base+0x33e2>
   51e32:	ldrb.w	r5, [r4], #1
   51e36:	cmp	r5, #0
   51e38:	bne.n	51e2a <__b64_pton@@Base+0x33d2>
   51e3a:	tst.w	r9, #128	; 0x80
   51e3e:	mov.w	r3, #0
   51e42:	mov	r1, r8
   51e44:	strh	r3, [r2, #0]
   51e46:	mov	r2, r7
   51e48:	bne.n	51e6e <__b64_pton@@Base+0x3416>
   51e4a:	bl	516d0 <__b64_pton@@Base+0x2c78>
   51e4e:	ldr	r1, [pc, #68]	; (51e94 <__b64_pton@@Base+0x343c>)
   51e50:	add.w	r3, sp, #8192	; 0x2000
   51e54:	ldr	r2, [pc, #56]	; (51e90 <__b64_pton@@Base+0x3438>)
   51e56:	adds	r3, #12
   51e58:	add	r1, pc
   51e5a:	ldr	r2, [r1, r2]
   51e5c:	ldr	r1, [r2, #0]
   51e5e:	ldr	r2, [r3, #0]
   51e60:	eors	r1, r2
   51e62:	bne.n	51e88 <__b64_pton@@Base+0x3430>
   51e64:	add.w	sp, sp, #8192	; 0x2000
   51e68:	add	sp, #20
   51e6a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   51e6e:	bl	51d18 <__b64_pton@@Base+0x32c0>
   51e72:	b.n	51e4e <__b64_pton@@Base+0x33f6>
   51e74:	mov	r4, r5
   51e76:	movw	r6, #16476	; 0x405c
   51e7a:	b.n	51e02 <__b64_pton@@Base+0x33aa>
   51e7c:	mov.w	r0, #4294967295	; 0xffffffff
   51e80:	b.n	51e4e <__b64_pton@@Base+0x33f6>
   51e82:	mvn.w	r0, #2
   51e86:	b.n	51e4e <__b64_pton@@Base+0x33f6>
   51e88:	blx	620c <__stack_chk_fail@plt>
   51e8c:	subs	r3, #26
   51e8e:	movs	r4, r0
   51e90:	lsls	r4, r3, #25
   51e92:	movs	r0, r0
   51e94:	subs	r2, #40	; 0x28
   51e96:	movs	r4, r0
   51e98:	push	{r4, r5, r6, lr}
   51e9a:	mov	r5, r0
   51e9c:	ldr	r0, [r0, #16]
   51e9e:	cbz	r0, 51ec4 <__b64_pton@@Base+0x346c>
   51ea0:	ldr	r6, [r5, #8]
   51ea2:	ldr	r3, [r5, #0]
   51ea4:	add.w	r6, r0, r6, lsl #2
   51ea8:	subs	r4, r3, #1
   51eaa:	cbz	r3, 51ebc <__b64_pton@@Base+0x3464>
   51eac:	ldr.w	r0, [r6], #4
   51eb0:	subs	r4, #1
   51eb2:	blx	5904 <free@plt+0x4>
   51eb6:	adds	r3, r4, #1
   51eb8:	bne.n	51eac <__b64_pton@@Base+0x3454>
   51eba:	ldr	r0, [r5, #16]
   51ebc:	blx	5904 <free@plt+0x4>
   51ec0:	movs	r3, #0
   51ec2:	str	r3, [r5, #16]
   51ec4:	ldr	r0, [r5, #20]
   51ec6:	cbz	r0, 51ee8 <__b64_pton@@Base+0x3490>
   51ec8:	ldr	r3, [r5, #0]
   51eca:	cbz	r3, 51ee0 <__b64_pton@@Base+0x3488>
   51ecc:	movs	r4, #0
   51ece:	ldr.w	r0, [r0, r4, lsl #2]
   51ed2:	adds	r4, #1
   51ed4:	blx	5904 <free@plt+0x4>
   51ed8:	ldr	r3, [r5, #0]
   51eda:	ldr	r0, [r5, #20]
   51edc:	cmp	r3, r4
   51ede:	bhi.n	51ece <__b64_pton@@Base+0x3476>
   51ee0:	blx	5904 <free@plt+0x4>
   51ee4:	movs	r3, #0
   51ee6:	str	r3, [r5, #20]
   51ee8:	pop	{r4, r5, r6, pc}
   51eea:	nop
   51eec:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   51ef0:	mov	r5, r1
   51ef2:	mov	r9, r2
   51ef4:	mov	sl, r0
   51ef6:	blx	6578 <strlen@plt>
   51efa:	lsrs	r3, r5, #31
   51efc:	cmp	r0, #0
   51efe:	it	eq
   51f00:	moveq	r3, #1
   51f02:	cmp	r3, #0
   51f04:	bne.n	51fba <__b64_pton@@Base+0x3562>
   51f06:	cmp	r5, r0
   51f08:	bcs.n	51fba <__b64_pton@@Base+0x3562>
   51f0a:	subs	r0, r0, r5
   51f0c:	add.w	r5, sl, r0
   51f10:	cmp	sl, r5
   51f12:	itt	cs
   51f14:	movcs	r8, r5
   51f16:	movcs	r7, #2
   51f18:	bcs.n	51f42 <__b64_pton@@Base+0x34ea>
   51f1a:	movw	r1, #33824	; 0x8420
   51f1e:	mov	r3, r5
   51f20:	movt	r1, #528	; 0x210
   51f24:	movs	r7, #1
   51f26:	movs	r0, #62	; 0x3e
   51f28:	b.n	51f34 <__b64_pton@@Base+0x34dc>
   51f2a:	cmp	r7, r1
   51f2c:	it	ls
   51f2e:	mulls	r7, r0
   51f30:	cmp	r3, sl
   51f32:	beq.n	51fb4 <__b64_pton@@Base+0x355c>
   51f34:	mov	r8, r3
   51f36:	subs	r3, #1
   51f38:	ldrb.w	r2, [r8, #-1]
   51f3c:	cmp	r2, #88	; 0x58
   51f3e:	beq.n	51f2a <__b64_pton@@Base+0x34d2>
   51f40:	lsls	r7, r7, #1
   51f42:	ldr	r6, [pc, #136]	; (51fcc <__b64_pton@@Base+0x3574>)
   51f44:	add	r6, pc
   51f46:	cmp	r5, r8
   51f48:	it	ne
   51f4a:	movne	r4, r8
   51f4c:	beq.n	51f5e <__b64_pton@@Base+0x3506>
   51f4e:	movs	r0, #62	; 0x3e
   51f50:	bl	4e5e8 <error@@Base+0x1f0e4>
   51f54:	ldrb	r3, [r6, r0]
   51f56:	strb.w	r3, [r4], #1
   51f5a:	cmp	r5, r4
   51f5c:	bne.n	51f4e <__b64_pton@@Base+0x34f6>
   51f5e:	cmp.w	r9, #2
   51f62:	beq.n	51f94 <__b64_pton@@Base+0x353c>
   51f64:	mov.w	r2, #384	; 0x180
   51f68:	movs	r1, #194	; 0xc2
   51f6a:	mov	r0, sl
   51f6c:	blx	6034 <open64@plt>
   51f70:	adds	r3, r0, #1
   51f72:	bne.n	51f90 <__b64_pton@@Base+0x3538>
   51f74:	blx	676c <__errno_location@plt>
   51f78:	ldr	r3, [r0, #0]
   51f7a:	cmp	r3, #17
   51f7c:	bne.n	51fac <__b64_pton@@Base+0x3554>
   51f7e:	subs	r7, #1
   51f80:	bne.n	51f46 <__b64_pton@@Base+0x34ee>
   51f82:	blx	676c <__errno_location@plt>
   51f86:	movs	r2, #17
   51f88:	mov	r3, r0
   51f8a:	mov.w	r0, #4294967295	; 0xffffffff
   51f8e:	str	r2, [r3, #0]
   51f90:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   51f94:	mov.w	r1, #448	; 0x1c0
   51f98:	mov	r0, sl
   51f9a:	blx	62c0 <mkdir@plt>
   51f9e:	cmp	r0, #0
   51fa0:	beq.n	51f90 <__b64_pton@@Base+0x3538>
   51fa2:	blx	676c <__errno_location@plt>
   51fa6:	ldr	r3, [r0, #0]
   51fa8:	cmp	r3, #17
   51faa:	beq.n	51f7e <__b64_pton@@Base+0x3526>
   51fac:	mov.w	r0, #4294967295	; 0xffffffff
   51fb0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   51fb4:	lsls	r7, r7, #1
   51fb6:	mov	r8, sl
   51fb8:	b.n	51f42 <__b64_pton@@Base+0x34ea>
   51fba:	blx	676c <__errno_location@plt>
   51fbe:	movs	r2, #22
   51fc0:	mov	r3, r0
   51fc2:	mov.w	r0, #4294967295	; 0xffffffff
   51fc6:	str	r2, [r3, #0]
   51fc8:	b.n	51f90 <__b64_pton@@Base+0x3538>
   51fca:	nop
   51fcc:	asrs	r0, r2, #24
   51fce:	movs	r3, r0

00051fd0 <mkstemp64@@Base>:
   51fd0:	movs	r2, #1
   51fd2:	movs	r1, #0
   51fd4:	b.n	51eec <__b64_pton@@Base+0x3494>
   51fd6:	nop

00051fd8 <mkstemps64@@Base>:
   51fd8:	movs	r2, #1
   51fda:	b.n	51eec <__b64_pton@@Base+0x3494>

00051fdc <mkdtemp@@Base>:
   51fdc:	push	{r4, lr}
   51fde:	movs	r2, #2
   51fe0:	movs	r1, #0
   51fe2:	mov	r4, r0
   51fe4:	bl	51eec <__b64_pton@@Base+0x3494>
   51fe8:	cmp	r0, #0
   51fea:	ite	eq
   51fec:	moveq	r0, r4
   51fee:	movne	r0, #0
   51ff0:	pop	{r4, pc}
   51ff2:	nop
   51ff4:	ldr	r3, [pc, #8]	; (52000 <mkdtemp@@Base+0x24>)
   51ff6:	movs	r2, #1
   51ff8:	add	r3, pc
   51ffa:	str.w	r2, [r3, r0, lsl #2]
   51ffe:	bx	lr
   52000:	ldr	r0, [r7, r3]
   52002:	movs	r4, r0
   52004:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52008:	mov	r4, r2
   5200a:	vpush	{d8-d10}
   5200e:	vmov	s18, r0
   52012:	subw	sp, sp, #1596	; 0x63c
   52016:	str	r2, [sp, #48]	; 0x30
   52018:	ldr.w	r2, [pc, #1144]	; 52494 <mkdtemp@@Base+0x4b8>
   5201c:	str	r3, [sp, #16]
   5201e:	ldr.w	r3, [pc, #1144]	; 52498 <mkdtemp@@Base+0x4bc>
   52022:	add	r2, pc
   52024:	str	r1, [sp, #44]	; 0x2c
   52026:	ldr	r3, [r2, r3]
   52028:	ldr	r3, [r3, #0]
   5202a:	str.w	r3, [sp, #1588]	; 0x634
   5202e:	mov.w	r3, #0
   52032:	blx	676c <__errno_location@plt>
   52036:	str	r0, [sp, #36]	; 0x24
   52038:	cmp	r4, #0
   5203a:	beq.w	52486 <mkdtemp@@Base+0x4aa>
   5203e:	ldr.w	r3, [pc, #1116]	; 5249c <mkdtemp@@Base+0x4c0>
   52042:	movs	r6, #0
   52044:	add	r3, pc
   52046:	str	r3, [sp, #56]	; 0x38
   52048:	ldr	r3, [sp, #16]
   5204a:	and.w	r3, r3, #32
   5204e:	str	r3, [sp, #12]
   52050:	ldr.w	r4, [pc, #1100]	; 524a0 <mkdtemp@@Base+0x4c4>
   52054:	movs	r0, #0
   52056:	add	r4, pc
   52058:	movs	r1, #1
   5205a:	str.w	r6, [r4, r0, lsl #2]
   5205e:	bl	54314 <mkdtemp@@Base+0x2338>
   52062:	cmp	r0, #65	; 0x41
   52064:	bne.n	52058 <mkdtemp@@Base+0x7c>
   52066:	ldr	r3, [sp, #12]
   52068:	cmp	r3, #0
   5206a:	beq.w	522a2 <mkdtemp@@Base+0x2c6>
   5206e:	ldr	r3, [sp, #16]
   52070:	ands.w	r3, r3, #2
   52074:	vmov	s16, r3
   52078:	bne.w	5247c <mkdtemp@@Base+0x4a0>
   5207c:	add.w	sl, sp, #128	; 0x80
   52080:	movs	r3, #2
   52082:	str	r3, [sp, #32]
   52084:	add.w	r9, sp, #68	; 0x44
   52088:	movs	r2, #60	; 0x3c
   5208a:	movs	r1, #0
   5208c:	movs	r5, #8
   5208e:	mov	r0, r9
   52090:	add	r7, sp, #328	; 0x148
   52092:	blx	5d94 <memset@plt>
   52096:	movs	r2, #60	; 0x3c
   52098:	movs	r1, #0
   5209a:	mov	r0, sl
   5209c:	str.w	r5, [r9, #12]
   520a0:	blx	5d94 <memset@plt>
   520a4:	add	r0, sp, #192	; 0xc0
   520a6:	str.w	r5, [sl, #12]
   520aa:	blx	684c <sigemptyset@plt>
   520ae:	add	r5, sp, #188	; 0xbc
   520b0:	add	r2, sp, #608	; 0x260
   520b2:	ldr.w	ip, [pc, #1008]	; 524a4 <mkdtemp@@Base+0x4c8>
   520b6:	mov	r1, r5
   520b8:	movs	r0, #14
   520ba:	mov	r4, r2
   520bc:	vmov	s21, r2
   520c0:	mov	r2, r7
   520c2:	add	ip, pc
   520c4:	add.w	r3, sp, #1448	; 0x5a8
   520c8:	str.w	ip, [sp, #188]	; 0xbc
   520cc:	str	r3, [sp, #4]
   520ce:	vmov	s17, r7
   520d2:	str	r6, [sp, #320]	; 0x140
   520d4:	add	r7, sp, #468	; 0x1d4
   520d6:	str	r7, [sp, #20]
   520d8:	blx	6420 <sigaction@plt>
   520dc:	add	r3, sp, #748	; 0x2ec
   520de:	mov	r2, r4
   520e0:	mov	r1, r5
   520e2:	movs	r0, #1
   520e4:	mov	r4, r3
   520e6:	vmov	s20, r3
   520ea:	blx	6420 <sigaction@plt>
   520ee:	mov	r2, r7
   520f0:	mov	r1, r5
   520f2:	movs	r0, #2
   520f4:	blx	6420 <sigaction@plt>
   520f8:	ldr	r2, [sp, #4]
   520fa:	mov	r1, r5
   520fc:	movs	r0, #13
   520fe:	addw	r3, sp, #1028	; 0x404
   52102:	add	r7, sp, #888	; 0x378
   52104:	str	r3, [sp, #8]
   52106:	str	r7, [sp, #28]
   52108:	blx	6420 <sigaction@plt>
   5210c:	mov	r2, r4
   5210e:	mov	r1, r5
   52110:	movs	r0, #3
   52112:	blx	6420 <sigaction@plt>
   52116:	add.w	r1, sp, #1168	; 0x490
   5211a:	mov	r2, r7
   5211c:	movs	r0, #15
   5211e:	mov	r4, r1
   52120:	vmov	s19, r1
   52124:	mov	r1, r5
   52126:	addw	r7, sp, #1308	; 0x51c
   5212a:	str	r7, [sp, #24]
   5212c:	blx	6420 <sigaction@plt>
   52130:	ldr	r2, [sp, #8]
   52132:	mov	r1, r5
   52134:	movs	r0, #20
   52136:	blx	6420 <sigaction@plt>
   5213a:	mov	r1, r5
   5213c:	mov	r2, r4
   5213e:	movs	r0, #21
   52140:	blx	6420 <sigaction@plt>
   52144:	mov	r1, r5
   52146:	mov	r2, r7
   52148:	movs	r0, #22
   5214a:	blx	6420 <sigaction@plt>
   5214e:	ldr	r3, [sp, #12]
   52150:	cmp	r3, #0
   52152:	beq.w	52412 <mkdtemp@@Base+0x436>
   52156:	ldr	r3, [sp, #48]	; 0x30
   52158:	add.w	fp, sp, #67	; 0x43
   5215c:	vmov	r4, s16
   52160:	subs	r5, r3, #1
   52162:	ldr	r3, [sp, #44]	; 0x2c
   52164:	add	r5, r3
   52166:	mov	r7, r3
   52168:	ldr	r3, [sp, #16]
   5216a:	and.w	r2, r3, #16
   5216e:	and.w	r3, r3, #4
   52172:	str	r2, [sp, #40]	; 0x28
   52174:	str	r3, [sp, #52]	; 0x34
   52176:	b.n	5217e <mkdtemp@@Base+0x1a2>
   52178:	cmp	r7, r5
   5217a:	bcc.w	52428 <mkdtemp@@Base+0x44c>
   5217e:	movs	r2, #1
   52180:	mov	r1, fp
   52182:	mov	r0, r4
   52184:	blx	5e80 <read@plt>
   52188:	cmp	r0, #1
   5218a:	bne.n	5219c <mkdtemp@@Base+0x1c0>
   5218c:	ldrb.w	r8, [fp]
   52190:	cmp.w	r8, #10
   52194:	it	ne
   52196:	cmpne.w	r8, #13
   5219a:	bne.n	52178 <mkdtemp@@Base+0x19c>
   5219c:	ldr.w	r3, [r9, #12]
   521a0:	vmov	s16, r4
   521a4:	ldr	r2, [sp, #36]	; 0x24
   521a6:	mov	r8, r0
   521a8:	lsls	r3, r3, #28
   521aa:	strb	r6, [r7, #0]
   521ac:	ldr	r5, [r2, #0]
   521ae:	bpl.w	522c6 <mkdtemp@@Base+0x2ea>
   521b2:	mov	r0, r9
   521b4:	movs	r2, #60	; 0x3c
   521b6:	mov	r1, sl
   521b8:	blx	67dc <memcmp@plt+0x4>
   521bc:	cmp	r0, #0
   521be:	bne.w	522e2 <mkdtemp@@Base+0x306>
   521c2:	vmov	r1, s17
   521c6:	movs	r2, #0
   521c8:	movs	r0, #14
   521ca:	blx	6420 <sigaction@plt>
   521ce:	vmov	r1, s21
   521d2:	movs	r2, #0
   521d4:	movs	r0, #1
   521d6:	blx	6420 <sigaction@plt>
   521da:	ldr	r1, [sp, #20]
   521dc:	movs	r2, #0
   521de:	movs	r0, #2
   521e0:	blx	6420 <sigaction@plt>
   521e4:	vmov	r1, s20
   521e8:	movs	r2, #0
   521ea:	movs	r0, #3
   521ec:	blx	6420 <sigaction@plt>
   521f0:	ldr	r1, [sp, #4]
   521f2:	movs	r2, #0
   521f4:	movs	r0, #13
   521f6:	blx	6420 <sigaction@plt>
   521fa:	ldr	r1, [sp, #28]
   521fc:	movs	r2, #0
   521fe:	movs	r0, #15
   52200:	blx	6420 <sigaction@plt>
   52204:	ldr	r1, [sp, #8]
   52206:	movs	r2, #0
   52208:	movs	r0, #20
   5220a:	blx	6420 <sigaction@plt>
   5220e:	vmov	r1, s19
   52212:	movs	r2, #0
   52214:	movs	r0, #21
   52216:	blx	6420 <sigaction@plt>
   5221a:	ldr	r1, [sp, #24]
   5221c:	movs	r2, #0
   5221e:	movs	r0, #22
   52220:	blx	6420 <sigaction@plt>
   52224:	vmov	r3, s16
   52228:	cmp	r3, #0
   5222a:	bne.n	5231a <mkdtemp@@Base+0x33e>
   5222c:	ldr	r4, [pc, #632]	; (524a8 <mkdtemp@@Base+0x4cc>)
   5222e:	movs	r7, #0
   52230:	mov	r9, r7
   52232:	add	r4, pc
   52234:	b.n	52244 <mkdtemp@@Base+0x268>
   52236:	mov	r0, r9
   52238:	movs	r1, #1
   5223a:	bl	54314 <mkdtemp@@Base+0x2338>
   5223e:	cmp	r0, #65	; 0x41
   52240:	mov	r9, r0
   52242:	beq.n	5226c <mkdtemp@@Base+0x290>
   52244:	ldr.w	r3, [r4, r9, lsl #2]
   52248:	cmp	r3, #0
   5224a:	beq.n	52236 <mkdtemp@@Base+0x25a>
   5224c:	blx	57ec <getpid@plt>
   52250:	mov	r1, r9
   52252:	blx	5fb0 <kill@plt+0x4>
   52256:	sub.w	r3, r9, #20
   5225a:	cmp	r3, #2
   5225c:	bhi.n	52236 <mkdtemp@@Base+0x25a>
   5225e:	mov	r0, r9
   52260:	movs	r1, #1
   52262:	bl	54314 <mkdtemp@@Base+0x2338>
   52266:	movs	r7, #1
   52268:	mov	r9, r0
   5226a:	b.n	52244 <mkdtemp@@Base+0x268>
   5226c:	cmp	r7, #0
   5226e:	bne.w	52050 <mkdtemp@@Base+0x74>
   52272:	cbz	r5, 52278 <mkdtemp@@Base+0x29c>
   52274:	ldr	r3, [sp, #36]	; 0x24
   52276:	str	r5, [r3, #0]
   52278:	cmp.w	r8, #4294967295	; 0xffffffff
   5227c:	ldr	r0, [sp, #44]	; 0x2c
   5227e:	it	eq
   52280:	moveq	r0, #0
   52282:	ldr	r2, [pc, #552]	; (524ac <mkdtemp@@Base+0x4d0>)
   52284:	ldr	r3, [pc, #528]	; (52498 <mkdtemp@@Base+0x4bc>)
   52286:	add	r2, pc
   52288:	ldr	r3, [r2, r3]
   5228a:	ldr	r2, [r3, #0]
   5228c:	ldr.w	r3, [sp, #1588]	; 0x634
   52290:	eors	r2, r3
   52292:	bne.w	52490 <mkdtemp@@Base+0x4b4>
   52296:	addw	sp, sp, #1596	; 0x63c
   5229a:	vpop	{d8-d10}
   5229e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   522a2:	ldr	r0, [pc, #524]	; (524b0 <mkdtemp@@Base+0x4d4>)
   522a4:	movs	r1, #2
   522a6:	add	r0, pc
   522a8:	blx	6034 <open64@plt>
   522ac:	mov	r3, r0
   522ae:	adds	r3, #1
   522b0:	vmov	s16, r0
   522b4:	beq.w	5206e <mkdtemp@@Base+0x92>
   522b8:	cmp	r0, #0
   522ba:	bne.n	52324 <mkdtemp@@Base+0x348>
   522bc:	ldr	r3, [sp, #12]
   522be:	add.w	sl, sp, #128	; 0x80
   522c2:	str	r3, [sp, #32]
   522c4:	b.n	52084 <mkdtemp@@Base+0xa8>
   522c6:	ldr	r1, [pc, #492]	; (524b4 <mkdtemp@@Base+0x4d8>)
   522c8:	movs	r2, #1
   522ca:	ldr	r0, [sp, #32]
   522cc:	add	r1, pc
   522ce:	blx	660c <write@plt>
   522d2:	mov	r0, r9
   522d4:	movs	r2, #60	; 0x3c
   522d6:	mov	r1, sl
   522d8:	blx	67dc <memcmp@plt+0x4>
   522dc:	cmp	r0, #0
   522de:	beq.w	521c2 <mkdtemp@@Base+0x1e6>
   522e2:	vmov	r4, s16
   522e6:	ldr	r3, [pc, #464]	; (524b8 <mkdtemp@@Base+0x4dc>)
   522e8:	ldr.w	r9, [sp, #36]	; 0x24
   522ec:	add	r3, pc
   522ee:	ldr	r7, [r3, #88]	; 0x58
   522f0:	mov	r2, sl
   522f2:	movs	r1, #2
   522f4:	mov	r0, r4
   522f6:	blx	616c <tcsetattr@plt>
   522fa:	adds	r0, #1
   522fc:	bne.n	5230e <mkdtemp@@Base+0x332>
   522fe:	ldr.w	r3, [r9]
   52302:	cmp	r3, #4
   52304:	bne.n	5230e <mkdtemp@@Base+0x332>
   52306:	ldr	r3, [sp, #56]	; 0x38
   52308:	ldr	r3, [r3, #88]	; 0x58
   5230a:	cmp	r3, #0
   5230c:	beq.n	522f0 <mkdtemp@@Base+0x314>
   5230e:	ldr	r3, [pc, #428]	; (524bc <mkdtemp@@Base+0x4e0>)
   52310:	vmov	s16, r4
   52314:	add	r3, pc
   52316:	str	r7, [r3, #88]	; 0x58
   52318:	b.n	521c2 <mkdtemp@@Base+0x1e6>
   5231a:	vmov	r0, s16
   5231e:	blx	5e38 <close@plt+0x4>
   52322:	b.n	5222c <mkdtemp@@Base+0x250>
   52324:	add.w	sl, sp, #128	; 0x80
   52328:	mov	r1, sl
   5232a:	blx	6760 <tcgetattr@plt>
   5232e:	cmp	r0, #0
   52330:	bne.w	52476 <mkdtemp@@Base+0x49a>
   52334:	mov	r7, sl
   52336:	add.w	r9, sp, #68	; 0x44
   5233a:	ldmia	r7!, {r0, r1, r2, r3}
   5233c:	mov	r5, r9
   5233e:	add	r4, sp, #468	; 0x1d4
   52340:	stmia	r5!, {r0, r1, r2, r3}
   52342:	ldmia	r7!, {r0, r1, r2, r3}
   52344:	stmia	r5!, {r0, r1, r2, r3}
   52346:	ldmia	r7!, {r0, r1, r2, r3}
   52348:	stmia	r5!, {r0, r1, r2, r3}
   5234a:	ldmia.w	r7, {r0, r1, r2}
   5234e:	add	r7, sp, #608	; 0x260
   52350:	ldr	r3, [sp, #16]
   52352:	vmov	s21, r7
   52356:	stmia.w	r5, {r0, r1, r2}
   5235a:	lsls	r0, r3, #31
   5235c:	mov	r2, r9
   5235e:	mov.w	r1, #2
   52362:	it	pl
   52364:	ldrpl.w	r3, [r9, #12]
   52368:	add	r5, sp, #188	; 0xbc
   5236a:	vmov	r0, s16
   5236e:	itt	pl
   52370:	bicpl.w	r3, r3, #72	; 0x48
   52374:	strpl.w	r3, [r9, #12]
   52378:	blx	616c <tcsetattr@plt>
   5237c:	add	r0, sp, #192	; 0xc0
   5237e:	blx	684c <sigemptyset@plt>
   52382:	add	r2, sp, #328	; 0x148
   52384:	ldr	r3, [pc, #312]	; (524c0 <mkdtemp@@Base+0x4e4>)
   52386:	mov	r1, r5
   52388:	movs	r0, #14
   5238a:	vmov	s17, r2
   5238e:	add	r3, pc
   52390:	str	r4, [sp, #20]
   52392:	str	r3, [sp, #188]	; 0xbc
   52394:	add.w	r4, sp, #1448	; 0x5a8
   52398:	str	r6, [sp, #320]	; 0x140
   5239a:	str	r4, [sp, #4]
   5239c:	blx	6420 <sigaction@plt>
   523a0:	mov	r2, r7
   523a2:	mov	r1, r5
   523a4:	movs	r0, #1
   523a6:	add	r7, sp, #748	; 0x2ec
   523a8:	blx	6420 <sigaction@plt>
   523ac:	ldr	r2, [sp, #20]
   523ae:	mov	r1, r5
   523b0:	movs	r0, #2
   523b2:	blx	6420 <sigaction@plt>
   523b6:	mov	r2, r4
   523b8:	mov	r1, r5
   523ba:	movs	r0, #13
   523bc:	add	r3, sp, #888	; 0x378
   523be:	addw	r4, sp, #1028	; 0x404
   523c2:	str	r3, [sp, #28]
   523c4:	vmov	s20, r7
   523c8:	str	r4, [sp, #8]
   523ca:	blx	6420 <sigaction@plt>
   523ce:	mov	r2, r7
   523d0:	mov	r1, r5
   523d2:	movs	r0, #3
   523d4:	add.w	r7, sp, #1168	; 0x490
   523d8:	blx	6420 <sigaction@plt>
   523dc:	ldr	r2, [sp, #28]
   523de:	mov	r1, r5
   523e0:	movs	r0, #15
   523e2:	addw	r3, sp, #1308	; 0x51c
   523e6:	str	r3, [sp, #24]
   523e8:	blx	6420 <sigaction@plt>
   523ec:	mov	r1, r5
   523ee:	mov	r2, r4
   523f0:	movs	r0, #20
   523f2:	blx	6420 <sigaction@plt>
   523f6:	mov	r1, r5
   523f8:	mov	r2, r7
   523fa:	movs	r0, #21
   523fc:	blx	6420 <sigaction@plt>
   52400:	ldr	r2, [sp, #24]
   52402:	mov	r1, r5
   52404:	movs	r0, #22
   52406:	blx	6420 <sigaction@plt>
   5240a:	vstr	s16, [sp, #32]
   5240e:	vmov	s19, r7
   52412:	vmov	r0, s18
   52416:	blx	6578 <strlen@plt>
   5241a:	vmov	r1, s18
   5241e:	mov	r2, r0
   52420:	ldr	r0, [sp, #32]
   52422:	blx	660c <write@plt>
   52426:	b.n	52156 <mkdtemp@@Base+0x17a>
   52428:	ldr	r3, [sp, #40]	; 0x28
   5242a:	cbz	r3, 52434 <mkdtemp@@Base+0x458>
   5242c:	and.w	r8, r8, #127	; 0x7f
   52430:	strb.w	r8, [fp]
   52434:	blx	63b4 <__ctype_b_loc@plt>
   52438:	sxth.w	r3, r8
   5243c:	str	r3, [sp, #60]	; 0x3c
   5243e:	ldr	r2, [r0, #0]
   52440:	ldrh.w	r2, [r2, r3, lsl #1]
   52444:	lsls	r1, r2, #21
   52446:	bpl.n	52470 <mkdtemp@@Base+0x494>
   52448:	ldr	r3, [sp, #52]	; 0x34
   5244a:	cbz	r3, 5245c <mkdtemp@@Base+0x480>
   5244c:	blx	68b8 <__ctype_tolower_loc@plt>
   52450:	ldr	r3, [sp, #60]	; 0x3c
   52452:	ldr	r2, [r0, #0]
   52454:	ldrb.w	r8, [r2, r3, lsl #2]
   52458:	strb.w	r8, [fp]
   5245c:	ldr	r3, [sp, #16]
   5245e:	lsls	r2, r3, #28
   52460:	bpl.n	52470 <mkdtemp@@Base+0x494>
   52462:	blx	5eec <__ctype_toupper_loc@plt>
   52466:	ldr	r3, [r0, #0]
   52468:	ldrb.w	r8, [r3, r8, lsl #2]
   5246c:	strb.w	r8, [fp]
   52470:	strb.w	r8, [r7], #1
   52474:	b.n	5217e <mkdtemp@@Base+0x1a2>
   52476:	vstr	s16, [sp, #32]
   5247a:	b.n	52084 <mkdtemp@@Base+0xa8>
   5247c:	ldr	r2, [sp, #36]	; 0x24
   5247e:	movs	r3, #25
   52480:	movs	r0, #0
   52482:	str	r3, [r2, #0]
   52484:	b.n	52282 <mkdtemp@@Base+0x2a6>
   52486:	ldr	r2, [sp, #36]	; 0x24
   52488:	movs	r3, #22
   5248a:	ldr	r0, [sp, #48]	; 0x30
   5248c:	str	r3, [r2, #0]
   5248e:	b.n	52282 <mkdtemp@@Base+0x2a6>
   52490:	blx	620c <__stack_chk_fail@plt>
   52494:	subs	r0, #94	; 0x5e
   52496:	movs	r4, r0
   52498:	lsls	r4, r3, #25
   5249a:	movs	r0, r0
   5249c:	ldr	r4, [r5, r2]
   5249e:	movs	r4, r0
   524a0:	ldr	r2, [r3, r2]
   524a2:	movs	r4, r0
   524a4:	vminnm.f32	<illegal reg q7.5>, <illegal reg q15.5>, <illegal reg q15.5>
   524a8:	ldrsb	r6, [r7, r2]
   524aa:	movs	r4, r0
   524ac:	adds	r5, #250	; 0xfa
   524ae:	movs	r4, r0
   524b0:	lsrs	r2, r2, #8
   524b2:	movs	r1, r0
   524b4:	ldrsh	r0, [r5, r4]
   524b6:	movs	r0, r0
   524b8:	ldrsb	r4, [r0, r0]
   524ba:	movs	r4, r0
   524bc:	strb	r4, [r3, r7]
   524be:	movs	r4, r0
   524c0:	stc2l	15, cr15, [r3], #-1020	; 0xfffffc04
   524c4:	cmp	r0, #0
   524c6:	beq.n	525a0 <mkdtemp@@Base+0x5c4>
   524c8:	push	{r3, r4, r5, r6, r7, lr}
   524ca:	movw	r6, #65535	; 0xffff
   524ce:	cmp	r3, r6
   524d0:	mov	r5, r0
   524d2:	ite	ls
   524d4:	movls	r4, #0
   524d6:	movhi	r4, #1
   524d8:	cmp	r2, r6
   524da:	ite	ls
   524dc:	movls	r6, r4
   524de:	orrhi.w	r6, r4, #1
   524e2:	cmp	r2, #0
   524e4:	it	eq
   524e6:	moveq	r6, #0
   524e8:	cmp	r6, #0
   524ea:	bne.n	52572 <mkdtemp@@Base+0x596>
   524ec:	cmp.w	r1, #65536	; 0x10000
   524f0:	it	cs
   524f2:	orrcs.w	r4, r4, #1
   524f6:	cmp	r1, #0
   524f8:	it	eq
   524fa:	moveq	r4, #0
   524fc:	mul.w	r7, r3, r2
   52500:	cmp	r4, #0
   52502:	bne.n	52586 <mkdtemp@@Base+0x5aa>
   52504:	mul.w	r4, r1, r3
   52508:	cmp	r7, r4
   5250a:	bhi.n	52554 <mkdtemp@@Base+0x578>
   5250c:	subs	r6, r4, r7
   5250e:	cmp.w	r6, r4, lsr #1
   52512:	bcc.n	5253e <mkdtemp@@Base+0x562>
   52514:	mov	r0, r7
   52516:	blx	656c <malloc@plt>
   5251a:	mov	r6, r0
   5251c:	cmp	r0, #0
   5251e:	beq.n	5259a <mkdtemp@@Base+0x5be>
   52520:	mov	r2, r7
   52522:	mov	r1, r5
   52524:	blx	6524 <memcpy@plt+0x4>
   52528:	mov	r0, r5
   5252a:	mov	r1, r4
   5252c:	mov.w	r2, #4294967295	; 0xffffffff
   52530:	blx	59ec <__explicit_bzero_chk@plt+0x4>
   52534:	mov	r0, r5
   52536:	blx	5904 <free@plt+0x4>
   5253a:	mov	r0, r6
   5253c:	pop	{r3, r4, r5, r6, r7, pc}
   5253e:	blx	6190 <getpagesize@plt>
   52542:	cmp	r0, r6
   52544:	bls.n	52514 <mkdtemp@@Base+0x538>
   52546:	mov	r2, r6
   52548:	adds	r0, r5, r7
   5254a:	movs	r1, #0
   5254c:	mov	r6, r5
   5254e:	blx	5d94 <memset@plt>
   52552:	b.n	5253a <mkdtemp@@Base+0x55e>
   52554:	mov	r0, r7
   52556:	blx	656c <malloc@plt>
   5255a:	mov	r6, r0
   5255c:	cbz	r0, 5259a <mkdtemp@@Base+0x5be>
   5255e:	mov	r2, r4
   52560:	mov	r1, r5
   52562:	blx	6524 <memcpy@plt+0x4>
   52566:	subs	r2, r7, r4
   52568:	adds	r0, r6, r4
   5256a:	movs	r1, #0
   5256c:	blx	5d94 <memset@plt>
   52570:	b.n	52528 <mkdtemp@@Base+0x54c>
   52572:	umull	r6, r0, r2, r3
   52576:	cmp	r0, #0
   52578:	beq.n	524ec <mkdtemp@@Base+0x510>
   5257a:	blx	676c <__errno_location@plt>
   5257e:	movs	r6, #0
   52580:	movs	r3, #12
   52582:	str	r3, [r0, #0]
   52584:	b.n	5253a <mkdtemp@@Base+0x55e>
   52586:	umull	r0, r2, r1, r3
   5258a:	cmp	r2, #0
   5258c:	beq.n	52504 <mkdtemp@@Base+0x528>
   5258e:	blx	676c <__errno_location@plt>
   52592:	movs	r6, #0
   52594:	movs	r3, #22
   52596:	str	r3, [r0, #0]
   52598:	b.n	5253a <mkdtemp@@Base+0x55e>
   5259a:	movs	r6, #0
   5259c:	mov	r0, r6
   5259e:	pop	{r3, r4, r5, r6, r7, pc}
   525a0:	mov	r1, r3
   525a2:	mov	r0, r2
   525a4:	b.w	645c <calloc@plt>
   525a8:	ldr	r3, [pc, #248]	; (526a4 <mkdtemp@@Base+0x6c8>)
   525aa:	add	r3, pc
   525ac:	cmp	r0, #0
   525ae:	beq.n	52698 <mkdtemp@@Base+0x6bc>
   525b0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   525b4:	mov	r7, r1
   525b6:	ldr	r2, [r1, #0]
   525b8:	cmp	r2, #0
   525ba:	beq.n	52694 <mkdtemp@@Base+0x6b8>
   525bc:	ldr	r2, [pc, #232]	; (526a8 <mkdtemp@@Base+0x6cc>)
   525be:	mov	sl, r0
   525c0:	ldr	r6, [r3, r2]
   525c2:	ldr	r5, [r6, #0]
   525c4:	ldr	r3, [r5, #0]
   525c6:	cmp	r3, #0
   525c8:	beq.n	5269a <mkdtemp@@Base+0x6be>
   525ca:	mov	r8, r5
   525cc:	movs	r0, #0
   525ce:	movs	r1, #1
   525d0:	mov	r9, r0
   525d2:	bl	54314 <mkdtemp@@Base+0x2338>
   525d6:	ldr.w	r3, [r8, #4]!
   525da:	cmp	r3, #0
   525dc:	bne.n	525ce <mkdtemp@@Base+0x5f2>
   525de:	mov	r0, r9
   525e0:	movs	r1, #2
   525e2:	bl	54314 <mkdtemp@@Base+0x2338>
   525e6:	movs	r1, #4
   525e8:	blx	6460 <calloc@plt+0x4>
   525ec:	mov	r8, r0
   525ee:	str	r0, [r6, #0]
   525f0:	cmp	r0, #0
   525f2:	beq.n	5269e <mkdtemp@@Base+0x6c2>
   525f4:	cmp.w	sl, #0
   525f8:	it	le
   525fa:	movle	r0, #0
   525fc:	ble.n	5262a <mkdtemp@@Base+0x64e>
   525fe:	add.w	sl, r7, sl, lsl #2
   52602:	mov	r9, r7
   52604:	movs	r0, #0
   52606:	b.n	52610 <mkdtemp@@Base+0x634>
   52608:	cmp	r2, r3
   5260a:	beq.n	5261a <mkdtemp@@Base+0x63e>
   5260c:	cmp	sl, r9
   5260e:	beq.n	5262a <mkdtemp@@Base+0x64e>
   52610:	ldr.w	r2, [r9], #4
   52614:	adds	r3, r0, #1
   52616:	cmp	r0, #0
   52618:	bne.n	52608 <mkdtemp@@Base+0x62c>
   5261a:	ldr.w	r4, [r9, #-4]
   5261e:	mov	r0, r4
   52620:	blx	6578 <strlen@plt>
   52624:	cmp	sl, r9
   52626:	add	r0, r4
   52628:	bne.n	52610 <mkdtemp@@Base+0x634>
   5262a:	ldr	r4, [r5, #0]
   5262c:	cbz	r4, 5264e <mkdtemp@@Base+0x672>
   5262e:	mov	r9, r5
   52630:	b.n	52638 <mkdtemp@@Base+0x65c>
   52632:	ldr.w	r4, [r9, #4]!
   52636:	cbz	r4, 5264e <mkdtemp@@Base+0x672>
   52638:	adds	r3, r0, #1
   5263a:	cmp	r4, r3
   5263c:	bne.n	52632 <mkdtemp@@Base+0x656>
   5263e:	mov	r0, r4
   52640:	blx	6578 <strlen@plt>
   52644:	add	r0, r4
   52646:	ldr.w	r4, [r9, #4]!
   5264a:	cmp	r4, #0
   5264c:	bne.n	52638 <mkdtemp@@Base+0x65c>
   5264e:	ldr	r3, [pc, #92]	; (526ac <mkdtemp@@Base+0x6d0>)
   52650:	movs	r4, #0
   52652:	ldr	r1, [r7, #0]
   52654:	add	r3, pc
   52656:	str	r4, [r7, #4]
   52658:	str	r1, [r3, #0]
   5265a:	mov	r7, r3
   5265c:	bl	54378 <mkdtemp@@Base+0x239c>
   52660:	mov.w	r1, #4294967295	; 0xffffffff
   52664:	bl	54314 <mkdtemp@@Base+0x2338>
   52668:	mov	r3, r0
   5266a:	ldr	r0, [r5, #0]
   5266c:	str	r3, [r7, #4]
   5266e:	cbnz	r0, 52676 <mkdtemp@@Base+0x69a>
   52670:	b.n	5268e <mkdtemp@@Base+0x6b2>
   52672:	ldr.w	r8, [r6]
   52676:	blx	6a18 <strdup@plt+0x4>
   5267a:	str.w	r0, [r8, r4]
   5267e:	adds	r4, #4
   52680:	ldr.w	r0, [r5, #4]!
   52684:	cmp	r0, #0
   52686:	bne.n	52672 <mkdtemp@@Base+0x696>
   52688:	ldr	r0, [r6, #0]
   5268a:	add.w	r8, r0, r4
   5268e:	movs	r3, #0
   52690:	str.w	r3, [r8]
   52694:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   52698:	bx	lr
   5269a:	movs	r0, #1
   5269c:	b.n	525e6 <mkdtemp@@Base+0x60a>
   5269e:	str	r5, [r6, #0]
   526a0:	b.n	52694 <mkdtemp@@Base+0x6b8>
   526a2:	nop
   526a4:	adds	r2, #214	; 0xd6
   526a6:	movs	r4, r0
   526a8:	lsls	r4, r7, #27
   526aa:	movs	r0, r0
   526ac:	strh	r0, [r4, r6]
   526ae:	movs	r4, r0
   526b0:	push	{r0, r1, r2, r3}
   526b2:	ldr	r2, [pc, #212]	; (52788 <mkdtemp@@Base+0x7ac>)
   526b4:	push	{r4, r5, r6, r7, lr}
   526b6:	add	r2, pc
   526b8:	ldr	r4, [pc, #208]	; (5278c <mkdtemp@@Base+0x7b0>)
   526ba:	subw	sp, sp, #2068	; 0x814
   526be:	ldr	r3, [pc, #208]	; (52790 <mkdtemp@@Base+0x7b4>)
   526c0:	add	r4, pc
   526c2:	ldr.w	r5, [sp, #2088]	; 0x828
   526c6:	ldr	r3, [r2, r3]
   526c8:	ldr	r2, [r4, #4]
   526ca:	ldr	r3, [r3, #0]
   526cc:	str.w	r3, [sp, #2060]	; 0x80c
   526d0:	mov.w	r3, #0
   526d4:	ldr	r3, [pc, #188]	; (52794 <mkdtemp@@Base+0x7b8>)
   526d6:	add	r3, pc
   526d8:	cbnz	r2, 526f8 <mkdtemp@@Base+0x71c>
   526da:	ldr	r2, [pc, #188]	; (52798 <mkdtemp@@Base+0x7bc>)
   526dc:	ldr	r3, [pc, #176]	; (52790 <mkdtemp@@Base+0x7b4>)
   526de:	add	r2, pc
   526e0:	ldr	r3, [r2, r3]
   526e2:	ldr	r2, [r3, #0]
   526e4:	ldr.w	r3, [sp, #2060]	; 0x80c
   526e8:	eors	r2, r3
   526ea:	bne.n	52782 <mkdtemp@@Base+0x7a6>
   526ec:	addw	sp, sp, #2068	; 0x814
   526f0:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   526f4:	add	sp, #16
   526f6:	bx	lr
   526f8:	ldr	r1, [pc, #160]	; (5279c <mkdtemp@@Base+0x7c0>)
   526fa:	add	r6, sp, #12
   526fc:	add	r7, sp, #8
   526fe:	mov.w	r2, #1024	; 0x400
   52702:	mov	r0, r6
   52704:	ldr	r3, [r3, r1]
   52706:	ldr	r1, [r3, #0]
   52708:	bl	52814 <mkdtemp@@Base+0x838>
   5270c:	addw	r3, sp, #2092	; 0x82c
   52710:	str	r3, [r7, #0]
   52712:	cmp	r5, #0
   52714:	beq.n	526da <mkdtemp@@Base+0x6fe>
   52716:	ldr	r1, [pc, #136]	; (527a0 <mkdtemp@@Base+0x7c4>)
   52718:	mov.w	r2, #1024	; 0x400
   5271c:	mov	r0, r6
   5271e:	add	r1, pc
   52720:	bl	527a4 <mkdtemp@@Base+0x7c8>
   52724:	cmp.w	r0, #1024	; 0x400
   52728:	bcs.n	526da <mkdtemp@@Base+0x6fe>
   5272a:	ldr	r2, [r7, #0]
   5272c:	rsb	r7, r0, #1024	; 0x400
   52730:	mov.w	r3, #4294967295	; 0xffffffff
   52734:	add	r0, r6
   52736:	mov	r1, r7
   52738:	str	r5, [sp, #0]
   5273a:	str	r2, [sp, #4]
   5273c:	movs	r2, #1
   5273e:	blx	5b44 <__vsnprintf_chk@plt>
   52742:	adds	r3, r0, #1
   52744:	beq.n	526da <mkdtemp@@Base+0x6fe>
   52746:	cmp	r7, r0
   52748:	bls.n	526da <mkdtemp@@Base+0x6fe>
   5274a:	addw	r5, sp, #1036	; 0x40c
   5274e:	mov	r1, r6
   52750:	movs	r3, #27
   52752:	mov.w	r2, #1024	; 0x400
   52756:	mov	r0, r5
   52758:	bl	52cac <mkdtemp@@Base+0xcd0>
   5275c:	mov	r1, r5
   5275e:	ldrd	r0, r2, [r4]
   52762:	bl	52814 <mkdtemp@@Base+0x838>
   52766:	ldr	r1, [r4, #4]
   52768:	cmp	r0, r1
   5276a:	bcs.n	526da <mkdtemp@@Base+0x6fe>
   5276c:	ldr	r2, [r4, #0]
   5276e:	subs	r3, r0, #1
   52770:	subs	r0, r1, #1
   52772:	movs	r1, #0
   52774:	add	r3, r2
   52776:	add	r2, r0
   52778:	strb.w	r1, [r3, #1]!
   5277c:	cmp	r2, r3
   5277e:	bne.n	52778 <mkdtemp@@Base+0x79c>
   52780:	b.n	526da <mkdtemp@@Base+0x6fe>
   52782:	blx	620c <__stack_chk_fail@plt>
   52786:	nop
   52788:	adds	r1, #202	; 0xca
   5278a:	movs	r4, r0
   5278c:	strh	r4, [r6, r4]
   5278e:	movs	r4, r0
   52790:	lsls	r4, r3, #25
   52792:	movs	r0, r0
   52794:	adds	r1, #170	; 0xaa
   52796:	movs	r4, r0
   52798:	adds	r1, #162	; 0xa2
   5279a:	movs	r4, r0
   5279c:	lsls	r0, r5, #25
   5279e:	movs	r0, r0
   527a0:	strh	r2, [r7, #48]	; 0x30
   527a2:	movs	r0, r0
   527a4:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   527a8:	mov	r7, r1
   527aa:	mov	r5, r2
   527ac:	cbz	r2, 52804 <mkdtemp@@Base+0x828>
   527ae:	adds	r6, r2, r0
   527b0:	mov	r3, r0
   527b2:	b.n	527ba <mkdtemp@@Base+0x7de>
   527b4:	cmp	r6, r3
   527b6:	mov	r4, r3
   527b8:	beq.n	527c4 <mkdtemp@@Base+0x7e8>
   527ba:	mov	r4, r3
   527bc:	adds	r3, #1
   527be:	ldrb	r2, [r4, #0]
   527c0:	cmp	r2, #0
   527c2:	bne.n	527b4 <mkdtemp@@Base+0x7d8>
   527c4:	mov	r1, r0
   527c6:	mov	r0, r4
   527c8:	bl	54378 <mkdtemp@@Base+0x239c>
   527cc:	subs	r2, r5, r0
   527ce:	mov	r8, r0
   527d0:	beq.n	52806 <mkdtemp@@Base+0x82a>
   527d2:	ldrb	r5, [r7, #0]
   527d4:	mov	r0, r7
   527d6:	cbz	r5, 527fa <mkdtemp@@Base+0x81e>
   527d8:	mov	r3, r4
   527da:	cmp	r2, #1
   527dc:	itt	ne
   527de:	strbne.w	r5, [r3], #1
   527e2:	addne.w	r2, r2, #4294967295	; 0xffffffff
   527e6:	ldrb.w	r5, [r0, #1]!
   527ea:	it	ne
   527ec:	movne	r4, r3
   527ee:	cmp	r5, #0
   527f0:	bne.n	527d8 <mkdtemp@@Base+0x7fc>
   527f2:	mov	r1, r7
   527f4:	bl	54378 <mkdtemp@@Base+0x239c>
   527f8:	add	r8, r0
   527fa:	movs	r3, #0
   527fc:	mov	r0, r8
   527fe:	strb	r3, [r4, #0]
   52800:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   52804:	mov	r8, r2
   52806:	mov	r0, r7
   52808:	blx	6578 <strlen@plt>
   5280c:	add	r8, r0
   5280e:	mov	r0, r8
   52810:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   52814:	push	{r4, lr}
   52816:	cbz	r2, 52850 <mkdtemp@@Base+0x874>
   52818:	subs	r2, #1
   5281a:	mov	r3, r0
   5281c:	mov	r0, r1
   5281e:	adds	r4, r3, r2
   52820:	b.n	5282c <mkdtemp@@Base+0x850>
   52822:	ldrb.w	r2, [r0, #-1]
   52826:	strb.w	r2, [r3], #1
   5282a:	cbz	r2, 52842 <mkdtemp@@Base+0x866>
   5282c:	cmp	r4, r3
   5282e:	mov	r2, r0
   52830:	add.w	r0, r0, #1
   52834:	bne.n	52822 <mkdtemp@@Base+0x846>
   52836:	mov	r0, r2
   52838:	movs	r3, #0
   5283a:	strb	r3, [r4, #0]
   5283c:	ldrb.w	r3, [r0], #1
   52840:	cbnz	r3, 52852 <mkdtemp@@Base+0x876>
   52842:	bl	54378 <mkdtemp@@Base+0x239c>
   52846:	mov.w	r1, #4294967295	; 0xffffffff
   5284a:	bl	54314 <mkdtemp@@Base+0x2338>
   5284e:	pop	{r4, pc}
   52850:	mov	r0, r1
   52852:	ldrb.w	r3, [r0], #1
   52856:	cmp	r3, #0
   52858:	bne.n	52852 <mkdtemp@@Base+0x876>
   5285a:	bl	54378 <mkdtemp@@Base+0x239c>
   5285e:	mov.w	r1, #4294967295	; 0xffffffff
   52862:	bl	54314 <mkdtemp@@Base+0x2338>
   52866:	pop	{r4, pc}
   52868:	ldr.w	ip, [pc, #288]	; 5298c <mkdtemp@@Base+0x9b0>
   5286c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52870:	add	ip, pc
   52872:	ldr.w	r9, [pc, #284]	; 52990 <mkdtemp@@Base+0x9b4>
   52876:	mov	lr, r3
   52878:	mov	r6, r2
   5287a:	ldr.w	r8, [pc, #280]	; 52994 <mkdtemp@@Base+0x9b8>
   5287e:	mov	r5, r0
   52880:	add	r9, pc
   52882:	ldmia.w	ip!, {r0, r1, r2, r3}
   52886:	sub	sp, #44	; 0x2c
   52888:	ldr.w	r8, [r9, r8]
   5288c:	add	r4, sp, #4
   5288e:	mov	r7, lr
   52890:	ldrd	sl, fp, [sp, #80]	; 0x50
   52894:	ldr.w	r8, [r8]
   52898:	str.w	r8, [sp, #36]	; 0x24
   5289c:	mov.w	r8, #0
   528a0:	ldr.w	r8, [sp, #88]	; 0x58
   528a4:	stmia	r4!, {r0, r1, r2, r3}
   528a6:	ldmia.w	ip, {r0, r1, r2, r3}
   528aa:	stmia.w	r4, {r0, r1, r2, r3}
   528ae:	blx	676c <__errno_location@plt>
   528b2:	cmp	sl, r6
   528b4:	mov.w	r3, #0
   528b8:	ldr.w	r9, [r0]
   528bc:	mov	r4, r0
   528be:	str	r3, [r0, #0]
   528c0:	sbcs.w	r3, fp, r7
   528c4:	bge.n	52900 <mkdtemp@@Base+0x924>
   528c6:	movs	r3, #1
   528c8:	add	r2, sp, #40	; 0x28
   528ca:	add.w	r3, r2, r3, lsl #3
   528ce:	ldr.w	r1, [r3, #-32]
   528d2:	cmp.w	r8, #0
   528d6:	beq.n	5294c <mkdtemp@@Base+0x970>
   528d8:	ldr.w	r0, [r3, #-36]
   528dc:	movs	r2, #0
   528de:	movs	r3, #0
   528e0:	str.w	r0, [r8]
   528e4:	str	r1, [r4, #0]
   528e6:	ldr	r0, [pc, #176]	; (52998 <mkdtemp@@Base+0x9bc>)
   528e8:	ldr	r1, [pc, #168]	; (52994 <mkdtemp@@Base+0x9b8>)
   528ea:	add	r0, pc
   528ec:	ldr	r1, [r0, r1]
   528ee:	ldr	r0, [r1, #0]
   528f0:	ldr	r1, [sp, #36]	; 0x24
   528f2:	eors	r0, r1
   528f4:	bne.n	52986 <mkdtemp@@Base+0x9aa>
   528f6:	mov	r0, r2
   528f8:	mov	r1, r3
   528fa:	add	sp, #44	; 0x2c
   528fc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52900:	movs	r2, #10
   52902:	mov	r1, sp
   52904:	mov	r0, r5
   52906:	blx	5bf8 <strtoll@plt>
   5290a:	ldr.w	ip, [sp]
   5290e:	cmp	ip, r5
   52910:	mov	r2, r0
   52912:	mov	r3, r1
   52914:	beq.n	528c6 <mkdtemp@@Base+0x8ea>
   52916:	ldrb.w	r1, [ip]
   5291a:	cmp	r1, #0
   5291c:	bne.n	528c6 <mkdtemp@@Base+0x8ea>
   5291e:	cmp.w	r3, #2147483648	; 0x80000000
   52922:	it	eq
   52924:	cmpeq	r2, #0
   52926:	beq.n	52954 <mkdtemp@@Base+0x978>
   52928:	cmp	r2, r6
   5292a:	sbcs.w	r1, r3, r7
   5292e:	blt.n	52962 <mkdtemp@@Base+0x986>
   52930:	mvn.w	r1, #2147483648	; 0x80000000
   52934:	cmp	r3, r1
   52936:	mov.w	r0, #4294967295	; 0xffffffff
   5293a:	it	eq
   5293c:	cmpeq	r2, r0
   5293e:	beq.n	52978 <mkdtemp@@Base+0x99c>
   52940:	cmp	sl, r2
   52942:	sbcs.w	r1, fp, r3
   52946:	bge.n	52966 <mkdtemp@@Base+0x98a>
   52948:	movs	r3, #3
   5294a:	b.n	528c8 <mkdtemp@@Base+0x8ec>
   5294c:	movs	r2, #0
   5294e:	movs	r3, #0
   52950:	str	r1, [r4, #0]
   52952:	b.n	528e6 <mkdtemp@@Base+0x90a>
   52954:	ldr	r1, [r4, #0]
   52956:	cmp	r1, #34	; 0x22
   52958:	beq.n	52962 <mkdtemp@@Base+0x986>
   5295a:	cmp	r7, r3
   5295c:	it	eq
   5295e:	cmpeq	r6, r2
   52960:	beq.n	52966 <mkdtemp@@Base+0x98a>
   52962:	movs	r3, #2
   52964:	b.n	528c8 <mkdtemp@@Base+0x8ec>
   52966:	cmp.w	r8, #0
   5296a:	beq.n	52980 <mkdtemp@@Base+0x9a4>
   5296c:	ldr	r1, [sp, #4]
   5296e:	str.w	r1, [r8]
   52972:	str.w	r9, [r4]
   52976:	b.n	528e6 <mkdtemp@@Base+0x90a>
   52978:	ldr	r1, [r4, #0]
   5297a:	cmp	r1, #34	; 0x22
   5297c:	bne.n	52940 <mkdtemp@@Base+0x964>
   5297e:	b.n	52948 <mkdtemp@@Base+0x96c>
   52980:	str.w	r9, [r4]
   52984:	b.n	528e6 <mkdtemp@@Base+0x90a>
   52986:	blx	620c <__stack_chk_fail@plt>
   5298a:	nop
   5298c:	subs	r1, #40	; 0x28
   5298e:	movs	r4, r0
   52990:	adds	r0, #0
   52992:	movs	r4, r0
   52994:	lsls	r4, r3, #25
   52996:	movs	r0, r0
   52998:	cmp	r7, #150	; 0x96
   5299a:	movs	r4, r0
   5299c:	cbz	r2, 529c2 <mkdtemp@@Base+0x9e6>
   5299e:	push	{r4, r5}
   529a0:	adds	r5, r0, r2
   529a2:	movs	r2, #0
   529a4:	ldrb.w	r3, [r0], #1
   529a8:	ldrb.w	r4, [r1], #1
   529ac:	cmp	r0, r5
   529ae:	eor.w	r3, r3, r4
   529b2:	orr.w	r2, r2, r3
   529b6:	bne.n	529a4 <mkdtemp@@Base+0x9c8>
   529b8:	subs	r0, r2, #0
   529ba:	pop	{r4, r5}
   529bc:	it	ne
   529be:	movne	r0, #1
   529c0:	bx	lr
   529c2:	mov	r0, r2
   529c4:	bx	lr
   529c6:	nop
   529c8:	cmp	r1, #92	; 0x5c
   529ca:	push	{r3, r4, r5, r6, r7, lr}
   529cc:	mov	r6, r0
   529ce:	mov	r4, r1
   529d0:	mov	r5, r2
   529d2:	mov	r7, r3
   529d4:	beq.w	52ba4 <mkdtemp@@Base+0xbc8>
   529d8:	lsls	r1, r2, #21
   529da:	bmi.n	52a46 <mkdtemp@@Base+0xa6a>
   529dc:	cmp	r4, #255	; 0xff
   529de:	bls.w	52b80 <mkdtemp@@Base+0xba4>
   529e2:	sub.w	r3, r4, #32
   529e6:	eor.w	r2, r5, #4
   529ea:	clz	r3, r3
   529ee:	lsrs	r3, r3, #5
   529f0:	ands.w	r3, r3, r2, lsr #2
   529f4:	bne.w	52bc2 <mkdtemp@@Base+0xbe6>
   529f8:	sub.w	r3, r4, #9
   529fc:	eor.w	r2, r5, #8
   52a00:	clz	r3, r3
   52a04:	lsrs	r3, r3, #5
   52a06:	ands.w	r3, r3, r2, lsr #3
   52a0a:	bne.w	52bc2 <mkdtemp@@Base+0xbe6>
   52a0e:	sub.w	r3, r4, #10
   52a12:	eor.w	r2, r5, #16
   52a16:	clz	r3, r3
   52a1a:	lsrs	r3, r3, #5
   52a1c:	ands.w	r3, r3, r2, lsr #4
   52a20:	bne.w	52bc2 <mkdtemp@@Base+0xbe6>
   52a24:	lsls	r3, r5, #26
   52a26:	bpl.n	52a46 <mkdtemp@@Base+0xa6a>
   52a28:	subs	r3, r4, #7
   52a2a:	cmp	r4, #13
   52a2c:	it	ne
   52a2e:	cmpne	r3, #1
   52a30:	bls.w	52bb4 <mkdtemp@@Base+0xbd8>
   52a34:	blx	63b4 <__ctype_b_loc@plt>
   52a38:	uxtb	r2, r4
   52a3a:	ldr	r3, [r0, #0]
   52a3c:	ldrsh.w	r3, [r3, r2, lsl #1]
   52a40:	cmp	r3, #0
   52a42:	blt.w	52bb4 <mkdtemp@@Base+0xbd8>
   52a46:	lsls	r0, r5, #30
   52a48:	bmi.n	52aca <mkdtemp@@Base+0xaee>
   52a4a:	and.w	r7, r4, #127	; 0x7f
   52a4e:	cmp	r7, #32
   52a50:	beq.w	52b5c <mkdtemp@@Base+0xb80>
   52a54:	lsls	r1, r5, #31
   52a56:	bmi.w	52b5c <mkdtemp@@Base+0xb80>
   52a5a:	lsls	r3, r5, #23
   52a5c:	bpl.n	52a86 <mkdtemp@@Base+0xaaa>
   52a5e:	sub.w	r3, r4, #35	; 0x23
   52a62:	sub.w	r2, r4, #91	; 0x5b
   52a66:	clz	r2, r2
   52a6a:	cmp	r3, #28
   52a6c:	mov.w	r2, r2, lsr #5
   52a70:	bhi.n	52a82 <mkdtemp@@Base+0xaa6>
   52a72:	movs	r1, #129	; 0x81
   52a74:	movt	r1, #4096	; 0x1000
   52a78:	lsr.w	r3, r1, r3
   52a7c:	and.w	r3, r3, #1
   52a80:	orrs	r2, r3
   52a82:	cmp	r2, #0
   52a84:	bne.n	52b5c <mkdtemp@@Base+0xb80>
   52a86:	lsls	r5, r5, #25
   52a88:	itt	pl
   52a8a:	movpl	r3, #92	; 0x5c
   52a8c:	strbpl.w	r3, [r6], #1
   52a90:	lsls	r0, r4, #24
   52a92:	iteet	pl
   52a94:	uxtbpl	r5, r4
   52a96:	movmi	r3, #77	; 0x4d
   52a98:	strbmi.w	r3, [r6], #1
   52a9c:	movpl	r7, r4
   52a9e:	it	mi
   52aa0:	movmi	r5, r7
   52aa2:	blx	63b4 <__ctype_b_loc@plt>
   52aa6:	uxtb	r3, r7
   52aa8:	ldr	r2, [r0, #0]
   52aaa:	adds	r0, r6, #2
   52aac:	ldrh.w	r2, [r2, r5, lsl #1]
   52ab0:	lsls	r1, r2, #30
   52ab2:	bpl.w	52be0 <mkdtemp@@Base+0xc04>
   52ab6:	cmp	r7, #127	; 0x7f
   52ab8:	mov.w	r2, #94	; 0x5e
   52abc:	it	ne
   52abe:	addne	r3, #64	; 0x40
   52ac0:	strb	r2, [r6, #0]
   52ac2:	it	eq
   52ac4:	moveq	r3, #63	; 0x3f
   52ac6:	strb	r3, [r6, #1]
   52ac8:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52aca:	cmp	r4, #32
   52acc:	bhi.n	52a4a <mkdtemp@@Base+0xa6e>
   52ace:	add	r3, pc, #8	; (adr r3, 52ad8 <mkdtemp@@Base+0xafc>)
   52ad0:	ldr.w	r2, [r3, r4, lsl #2]
   52ad4:	add	r3, r2
   52ad6:	bx	r3
   52ad8:	lsls	r1, r0, #6
   52ada:	movs	r0, r0
   52adc:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52ae0:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52ae4:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52ae8:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52aec:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52af0:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52af4:	lsls	r3, r6, #5
   52af6:	movs	r0, r0
   52af8:	lsls	r5, r4, #5
   52afa:	movs	r0, r0
   52afc:	lsls	r7, r2, #5
   52afe:	movs	r0, r0
   52b00:	lsls	r1, r1, #5
   52b02:	movs	r0, r0
   52b04:	lsls	r3, r7, #4
   52b06:	movs	r0, r0
   52b08:	lsls	r5, r5, #4
   52b0a:	movs	r0, r0
   52b0c:	lsls	r7, r3, #4
   52b0e:	movs	r0, r0
   52b10:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b14:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b18:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b1c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b20:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b24:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b28:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b2c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b30:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b34:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b38:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b3c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b40:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b44:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b48:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b4c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b50:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b54:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   52b58:	lsls	r1, r2, #4
   52b5a:	movs	r0, r0
   52b5c:	adds	r0, r6, #4
   52b5e:	ubfx	r2, r4, #6, #2
   52b62:	ubfx	r3, r4, #3, #3
   52b66:	and.w	r4, r4, #7
   52b6a:	adds	r3, #48	; 0x30
   52b6c:	adds	r2, #48	; 0x30
   52b6e:	adds	r4, #48	; 0x30
   52b70:	strb	r3, [r6, #2]
   52b72:	strb	r2, [r6, #1]
   52b74:	movs	r3, #92	; 0x5c
   52b76:	strb	r4, [r6, #3]
   52b78:	strb	r3, [r6, #0]
   52b7a:	movs	r3, #0
   52b7c:	strb	r3, [r0, #0]
   52b7e:	pop	{r3, r4, r5, r6, r7, pc}
   52b80:	lsls	r2, r4, #24
   52b82:	bmi.w	529e2 <mkdtemp@@Base+0xa06>
   52b86:	subs.w	r3, r4, #91	; 0x5b
   52b8a:	sub.w	r2, r4, #35	; 0x23
   52b8e:	it	ne
   52b90:	movne	r3, #1
   52b92:	cmp	r2, #28
   52b94:	itttt	ls
   52b96:	movls	r1, #129	; 0x81
   52b98:	movtls	r1, #4096	; 0x1000
   52b9c:	lsrls.w	r2, r1, r2
   52ba0:	bicls	r3, r2
   52ba2:	cbz	r3, 52bd8 <mkdtemp@@Base+0xbfc>
   52ba4:	blx	63b4 <__ctype_b_loc@plt>
   52ba8:	ldr	r3, [r0, #0]
   52baa:	ldrsh.w	r3, [r3, r4, lsl #1]
   52bae:	cmp	r3, #0
   52bb0:	bge.w	529e2 <mkdtemp@@Base+0xa06>
   52bb4:	cmp	r4, #34	; 0x22
   52bb6:	bne.n	52bce <mkdtemp@@Base+0xbf2>
   52bb8:	lsls	r7, r5, #22
   52bba:	bpl.n	52bc2 <mkdtemp@@Base+0xbe6>
   52bbc:	movs	r3, #92	; 0x5c
   52bbe:	strb.w	r3, [r6], #1
   52bc2:	mov	r0, r6
   52bc4:	movs	r3, #0
   52bc6:	strb.w	r4, [r0], #1
   52bca:	strb	r3, [r6, #1]
   52bcc:	pop	{r3, r4, r5, r6, r7, pc}
   52bce:	cmp	r4, #92	; 0x5c
   52bd0:	bne.n	52bc2 <mkdtemp@@Base+0xbe6>
   52bd2:	lsls	r5, r5, #25
   52bd4:	bmi.n	52bc2 <mkdtemp@@Base+0xbe6>
   52bd6:	b.n	52bbc <mkdtemp@@Base+0xbe0>
   52bd8:	lsls	r2, r5, #23
   52bda:	bmi.w	529e2 <mkdtemp@@Base+0xa06>
   52bde:	b.n	52ba4 <mkdtemp@@Base+0xbc8>
   52be0:	strb	r3, [r6, #1]
   52be2:	movs	r3, #45	; 0x2d
   52be4:	strb	r3, [r6, #0]
   52be6:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52be8:	mov	r0, r6
   52bea:	movs	r2, #92	; 0x5c
   52bec:	movs	r3, #115	; 0x73
   52bee:	strb.w	r2, [r0], #2
   52bf2:	strb	r3, [r6, #1]
   52bf4:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52bf6:	mov	r0, r6
   52bf8:	movs	r2, #92	; 0x5c
   52bfa:	movs	r3, #114	; 0x72
   52bfc:	strb.w	r2, [r0], #2
   52c00:	strb	r3, [r6, #1]
   52c02:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52c04:	mov	r0, r6
   52c06:	movs	r2, #92	; 0x5c
   52c08:	movs	r3, #102	; 0x66
   52c0a:	strb.w	r2, [r0], #2
   52c0e:	strb	r3, [r6, #1]
   52c10:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52c12:	mov	r0, r6
   52c14:	movs	r2, #92	; 0x5c
   52c16:	movs	r3, #118	; 0x76
   52c18:	strb.w	r2, [r0], #2
   52c1c:	strb	r3, [r6, #1]
   52c1e:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52c20:	mov	r0, r6
   52c22:	movs	r2, #92	; 0x5c
   52c24:	movs	r3, #110	; 0x6e
   52c26:	strb.w	r2, [r0], #2
   52c2a:	strb	r3, [r6, #1]
   52c2c:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52c2e:	mov	r0, r6
   52c30:	movs	r2, #92	; 0x5c
   52c32:	movs	r3, #116	; 0x74
   52c34:	strb.w	r2, [r0], #2
   52c38:	strb	r3, [r6, #1]
   52c3a:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52c3c:	mov	r0, r6
   52c3e:	movs	r2, #92	; 0x5c
   52c40:	movs	r3, #98	; 0x62
   52c42:	strb.w	r2, [r0], #2
   52c46:	strb	r3, [r6, #1]
   52c48:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52c4a:	mov	r0, r6
   52c4c:	movs	r2, #92	; 0x5c
   52c4e:	movs	r3, #97	; 0x61
   52c50:	strb.w	r2, [r0], #2
   52c54:	strb	r3, [r6, #1]
   52c56:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52c58:	sub.w	r3, r7, #48	; 0x30
   52c5c:	movs	r2, #48	; 0x30
   52c5e:	movs	r1, #92	; 0x5c
   52c60:	strb	r2, [r6, #1]
   52c62:	uxtb	r3, r3
   52c64:	strb	r1, [r6, #0]
   52c66:	cmp	r3, #7
   52c68:	itett	ls
   52c6a:	strbls	r2, [r6, #2]
   52c6c:	addhi	r0, r6, #2
   52c6e:	addls	r0, r6, #4
   52c70:	strbls	r2, [r6, #3]
   52c72:	b.n	52b7a <mkdtemp@@Base+0xb9e>
   52c74:	push	{r3, r4, r5, r6, r7, lr}
   52c76:	mov	r5, r1
   52c78:	ldrb	r1, [r1, #0]
   52c7a:	mov	r7, r0
   52c7c:	cbz	r1, 52ca2 <mkdtemp@@Base+0xcc6>
   52c7e:	mov	r6, r2
   52c80:	mov	r4, r0
   52c82:	ldrb.w	r3, [r5, #1]!
   52c86:	mov	r0, r4
   52c88:	mov	r2, r6
   52c8a:	bl	529c8 <mkdtemp@@Base+0x9ec>
   52c8e:	ldrb	r1, [r5, #0]
   52c90:	mov	r4, r0
   52c92:	cmp	r1, #0
   52c94:	bne.n	52c82 <mkdtemp@@Base+0xca6>
   52c96:	mov	r1, r7
   52c98:	bl	54378 <mkdtemp@@Base+0x239c>
   52c9c:	movs	r3, #0
   52c9e:	strb	r3, [r4, #0]
   52ca0:	pop	{r3, r4, r5, r6, r7, pc}
   52ca2:	mov	r4, r0
   52ca4:	movs	r3, #0
   52ca6:	mov	r0, r1
   52ca8:	strb	r3, [r4, #0]
   52caa:	pop	{r3, r4, r5, r6, r7, pc}
   52cac:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52cb0:	sub	sp, #36	; 0x24
   52cb2:	add.w	sl, r2, #4294967295	; 0xffffffff
   52cb6:	mov	r6, r3
   52cb8:	str	r2, [sp, #12]
   52cba:	add	sl, r0
   52cbc:	ldr	r2, [pc, #424]	; (52e68 <mkdtemp@@Base+0xe8c>)
   52cbe:	mov	r7, r1
   52cc0:	ldr	r3, [pc, #424]	; (52e6c <mkdtemp@@Base+0xe90>)
   52cc2:	add	r2, pc
   52cc4:	ldrb	r4, [r1, #0]
   52cc6:	str	r0, [sp, #8]
   52cc8:	ldr	r3, [r2, r3]
   52cca:	cmp	r4, #0
   52ccc:	it	ne
   52cce:	cmpne	r0, sl
   52cd0:	ldr	r3, [r3, #0]
   52cd2:	str	r3, [sp, #28]
   52cd4:	mov.w	r3, #0
   52cd8:	bcs.w	52e56 <mkdtemp@@Base+0xe7a>
   52cdc:	eor.w	fp, r6, #4
   52ce0:	mov	r5, r0
   52ce2:	ubfx	r3, fp, #2, #1
   52ce6:	mov	r8, r1
   52ce8:	str	r3, [sp, #4]
   52cea:	b.n	52d88 <mkdtemp@@Base+0xdac>
   52cec:	lsls	r1, r6, #21
   52cee:	bmi.n	52d48 <mkdtemp@@Base+0xd6c>
   52cf0:	lsls	r3, r4, #24
   52cf2:	bpl.n	52df2 <mkdtemp@@Base+0xe16>
   52cf4:	ldr	r3, [sp, #4]
   52cf6:	cmp	r4, #32
   52cf8:	ite	ne
   52cfa:	movne	r3, #0
   52cfc:	andeq.w	r3, r3, #1
   52d00:	cmp	r3, #0
   52d02:	bne.n	52dae <mkdtemp@@Base+0xdd2>
   52d04:	sub.w	r2, r4, #9
   52d08:	eor.w	r3, r6, #8
   52d0c:	clz	r2, r2
   52d10:	lsrs	r2, r2, #5
   52d12:	ands.w	r3, r2, r3, lsr #3
   52d16:	bne.n	52dae <mkdtemp@@Base+0xdd2>
   52d18:	sub.w	r2, r4, #10
   52d1c:	eor.w	r3, r6, #16
   52d20:	clz	r2, r2
   52d24:	lsrs	r2, r2, #5
   52d26:	ands.w	r3, r2, r3, lsr #4
   52d2a:	bne.n	52dae <mkdtemp@@Base+0xdd2>
   52d2c:	lsls	r0, r6, #26
   52d2e:	bpl.n	52d48 <mkdtemp@@Base+0xd6c>
   52d30:	subs	r3, r4, #7
   52d32:	cmp	r4, #13
   52d34:	it	ne
   52d36:	cmpne	r3, #1
   52d38:	bls.n	52d9a <mkdtemp@@Base+0xdbe>
   52d3a:	blx	63b4 <__ctype_b_loc@plt>
   52d3e:	ldr	r3, [r0, #0]
   52d40:	ldrsh.w	r3, [r3, r4, lsl #1]
   52d44:	cmp	r3, #0
   52d46:	blt.n	52d9a <mkdtemp@@Base+0xdbe>
   52d48:	add.w	r9, sp, #20
   52d4c:	mov	r1, r4
   52d4e:	ldrb.w	r3, [r8, #1]
   52d52:	mov	r2, r6
   52d54:	mov	r0, r9
   52d56:	add.w	r7, r8, #1
   52d5a:	bl	529c8 <mkdtemp@@Base+0x9ec>
   52d5e:	mov	r1, r9
   52d60:	bl	54378 <mkdtemp@@Base+0x239c>
   52d64:	str	r7, [sp, #0]
   52d66:	adds	r4, r5, r0
   52d68:	mov	fp, r0
   52d6a:	cmp	r4, sl
   52d6c:	bhi.n	52e22 <mkdtemp@@Base+0xe46>
   52d6e:	mov	r0, r5
   52d70:	mov	r1, r9
   52d72:	mov	r2, fp
   52d74:	mov	r5, r4
   52d76:	blx	6524 <memcpy@plt+0x4>
   52d7a:	ldr	r3, [sp, #0]
   52d7c:	ldrb	r4, [r3, #0]
   52d7e:	mov	r8, r3
   52d80:	cmp	r4, #0
   52d82:	it	ne
   52d84:	cmpne	r5, sl
   52d86:	bcs.n	52dc8 <mkdtemp@@Base+0xdec>
   52d88:	cmp	r4, #92	; 0x5c
   52d8a:	bne.n	52cec <mkdtemp@@Base+0xd10>
   52d8c:	blx	63b4 <__ctype_b_loc@plt>
   52d90:	ldr	r3, [r0, #0]
   52d92:	ldrsh.w	r3, [r3, r4, lsl #1]
   52d96:	cmp	r3, #0
   52d98:	bge.n	52cf4 <mkdtemp@@Base+0xd18>
   52d9a:	cmp	r4, #34	; 0x22
   52d9c:	bne.n	52e18 <mkdtemp@@Base+0xe3c>
   52d9e:	lsls	r1, r6, #22
   52da0:	bpl.n	52dae <mkdtemp@@Base+0xdd2>
   52da2:	adds	r3, r5, #1
   52da4:	cmp	r3, sl
   52da6:	bcs.n	52e5c <mkdtemp@@Base+0xe80>
   52da8:	movs	r2, #92	; 0x5c
   52daa:	strb	r2, [r5, #0]
   52dac:	mov	r5, r3
   52dae:	add.w	r3, r8, #1
   52db2:	strb.w	r4, [r5], #1
   52db6:	mov.w	fp, #1
   52dba:	ldrb	r4, [r3, #0]
   52dbc:	mov	r7, r3
   52dbe:	mov	r8, r3
   52dc0:	cmp	r4, #0
   52dc2:	it	ne
   52dc4:	cmpne	r5, sl
   52dc6:	bcc.n	52d88 <mkdtemp@@Base+0xdac>
   52dc8:	add.w	r4, r5, fp
   52dcc:	ldr	r3, [sp, #12]
   52dce:	cbnz	r3, 52e28 <mkdtemp@@Base+0xe4c>
   52dd0:	cmp	sl, r4
   52dd2:	bcc.n	52e32 <mkdtemp@@Base+0xe56>
   52dd4:	ldr	r1, [sp, #8]
   52dd6:	mov	r0, r5
   52dd8:	bl	54378 <mkdtemp@@Base+0x239c>
   52ddc:	ldr	r2, [pc, #144]	; (52e70 <mkdtemp@@Base+0xe94>)
   52dde:	ldr	r3, [pc, #140]	; (52e6c <mkdtemp@@Base+0xe90>)
   52de0:	add	r2, pc
   52de2:	ldr	r3, [r2, r3]
   52de4:	ldr	r2, [r3, #0]
   52de6:	ldr	r3, [sp, #28]
   52de8:	eors	r2, r3
   52dea:	bne.n	52e62 <mkdtemp@@Base+0xe86>
   52dec:	add	sp, #36	; 0x24
   52dee:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52df2:	subs.w	r3, r4, #91	; 0x5b
   52df6:	sub.w	r1, r4, #35	; 0x23
   52dfa:	it	ne
   52dfc:	movne	r3, #1
   52dfe:	cmp	r1, #28
   52e00:	itttt	ls
   52e02:	movls	r2, #129	; 0x81
   52e04:	movtls	r2, #4096	; 0x1000
   52e08:	lsrls	r2, r1
   52e0a:	bicls	r3, r2
   52e0c:	cmp	r3, #0
   52e0e:	bne.n	52d8c <mkdtemp@@Base+0xdb0>
   52e10:	lsls	r7, r6, #23
   52e12:	bmi.w	52cf4 <mkdtemp@@Base+0xd18>
   52e16:	b.n	52d8c <mkdtemp@@Base+0xdb0>
   52e18:	cmp	r4, #92	; 0x5c
   52e1a:	bne.n	52dae <mkdtemp@@Base+0xdd2>
   52e1c:	lsls	r3, r6, #25
   52e1e:	bmi.n	52dae <mkdtemp@@Base+0xdd2>
   52e20:	b.n	52da2 <mkdtemp@@Base+0xdc6>
   52e22:	ldr	r3, [sp, #12]
   52e24:	mov	r7, r8
   52e26:	cbz	r3, 52e32 <mkdtemp@@Base+0xe56>
   52e28:	cmp	sl, r4
   52e2a:	mov.w	r3, #0
   52e2e:	strb	r3, [r5, #0]
   52e30:	bcs.n	52dd4 <mkdtemp@@Base+0xdf8>
   52e32:	ldrb	r1, [r7, #0]
   52e34:	cmp	r1, #0
   52e36:	beq.n	52dd4 <mkdtemp@@Base+0xdf8>
   52e38:	add	r4, sp, #20
   52e3a:	ldrb.w	r3, [r7, #1]!
   52e3e:	mov	r2, r6
   52e40:	mov	r0, r4
   52e42:	bl	529c8 <mkdtemp@@Base+0x9ec>
   52e46:	mov	r1, r4
   52e48:	bl	54378 <mkdtemp@@Base+0x239c>
   52e4c:	ldrb	r1, [r7, #0]
   52e4e:	add	r5, r0
   52e50:	cmp	r1, #0
   52e52:	bne.n	52e3a <mkdtemp@@Base+0xe5e>
   52e54:	b.n	52dd4 <mkdtemp@@Base+0xdf8>
   52e56:	ldr	r5, [sp, #8]
   52e58:	mov	r4, r5
   52e5a:	b.n	52dcc <mkdtemp@@Base+0xdf0>
   52e5c:	adds	r4, r5, #2
   52e5e:	mov	r7, r8
   52e60:	b.n	52dcc <mkdtemp@@Base+0xdf0>
   52e62:	blx	620c <__stack_chk_fail@plt>
   52e66:	nop
   52e68:	cmp	r3, #190	; 0xbe
   52e6a:	movs	r4, r0
   52e6c:	lsls	r4, r3, #25
   52e6e:	movs	r0, r0
   52e70:	cmp	r2, #160	; 0xa0
   52e72:	movs	r4, r0
   52e74:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   52e78:	mov	r6, r0
   52e7a:	mov	r0, r1
   52e7c:	mov	r5, r1
   52e7e:	mov	r7, r2
   52e80:	blx	6578 <strlen@plt>
   52e84:	movs	r1, #4
   52e86:	adds	r2, r0, #1
   52e88:	movs	r0, #0
   52e8a:	blx	63fc <reallocarray@plt>
   52e8e:	cbz	r0, 52ec0 <mkdtemp@@Base+0xee4>
   52e90:	mov	r2, r7
   52e92:	mov	r1, r5
   52e94:	mov	r4, r0
   52e96:	bl	52c74 <mkdtemp@@Base+0xc98>
   52e9a:	mov	r5, r0
   52e9c:	blx	676c <__errno_location@plt>
   52ea0:	movs	r1, #1
   52ea2:	mov	r7, r0
   52ea4:	mov	r0, r5
   52ea6:	bl	54314 <mkdtemp@@Base+0x2338>
   52eaa:	ldr.w	r8, [r7]
   52eae:	mov	r1, r0
   52eb0:	mov	r0, r4
   52eb2:	blx	601c <realloc@plt>
   52eb6:	str	r0, [r6, #0]
   52eb8:	cbz	r0, 52ec6 <mkdtemp@@Base+0xeea>
   52eba:	mov	r0, r5
   52ebc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   52ec0:	mov.w	r5, #4294967295	; 0xffffffff
   52ec4:	b.n	52eba <mkdtemp@@Base+0xede>
   52ec6:	str	r4, [r6, #0]
   52ec8:	str.w	r8, [r7]
   52ecc:	b.n	52eba <mkdtemp@@Base+0xede>
   52ece:	nop
   52ed0:	cmp	r2, #1
   52ed2:	push	{r3, r4, r5, r6, r7, lr}
   52ed4:	mov	r6, r0
   52ed6:	mov	r4, r1
   52ed8:	mov	r7, r3
   52eda:	bls.n	52f08 <mkdtemp@@Base+0xf2c>
   52edc:	subs	r5, r2, #1
   52ede:	add	r5, r1
   52ee0:	ldrb	r1, [r4, #0]
   52ee2:	mov	r2, r7
   52ee4:	ldrb.w	r3, [r4, #1]!
   52ee8:	bl	529c8 <mkdtemp@@Base+0x9ec>
   52eec:	cmp	r5, r4
   52eee:	bne.n	52ee0 <mkdtemp@@Base+0xf04>
   52ef0:	ldrb	r1, [r5, #0]
   52ef2:	mov	r2, r7
   52ef4:	movs	r3, #0
   52ef6:	bl	529c8 <mkdtemp@@Base+0x9ec>
   52efa:	mov	r1, r6
   52efc:	mov	r6, r0
   52efe:	bl	54378 <mkdtemp@@Base+0x239c>
   52f02:	movs	r3, #0
   52f04:	strb	r3, [r6, #0]
   52f06:	pop	{r3, r4, r5, r6, r7, pc}
   52f08:	mov	r0, r2
   52f0a:	cbnz	r2, 52f12 <mkdtemp@@Base+0xf36>
   52f0c:	movs	r3, #0
   52f0e:	strb	r3, [r6, #0]
   52f10:	pop	{r3, r4, r5, r6, r7, pc}
   52f12:	mov	r5, r1
   52f14:	mov	r0, r6
   52f16:	b.n	52ef0 <mkdtemp@@Base+0xf14>
   52f18:	push	{r4, r5, r6, lr}
   52f1a:	sub	sp, #24
   52f1c:	ldr	r4, [pc, #172]	; (52fcc <mkdtemp@@Base+0xff0>)
   52f1e:	mov	r5, r1
   52f20:	ldr	r3, [pc, #172]	; (52fd0 <mkdtemp@@Base+0xff4>)
   52f22:	add	r2, sp, #16
   52f24:	add	r4, pc
   52f26:	add	r1, sp, #12
   52f28:	mov	r6, r0
   52f2a:	ldr	r3, [r4, r3]
   52f2c:	movs	r4, #0
   52f2e:	ldr	r3, [r3, #0]
   52f30:	str	r3, [sp, #20]
   52f32:	mov.w	r3, #0
   52f36:	strd	r4, r4, [sp, #8]
   52f3a:	str	r4, [sp, #16]
   52f3c:	blx	5a1c <getseuserbyname@plt>
   52f40:	cmp	r0, #0
   52f42:	bne.n	52faa <mkdtemp@@Base+0xfce>
   52f44:	mov	r3, r0
   52f46:	ldrd	r0, r1, [sp, #12]
   52f4a:	cbz	r5, 52f50 <mkdtemp@@Base+0xf74>
   52f4c:	ldrb	r2, [r5, #0]
   52f4e:	cbnz	r2, 52f98 <mkdtemp@@Base+0xfbc>
   52f50:	add	r3, sp, #8
   52f52:	movs	r2, #0
   52f54:	blx	5f64 <get_default_context_with_level@plt>
   52f58:	cbz	r0, 52f76 <mkdtemp@@Base+0xf9a>
   52f5a:	blx	64ac <security_getenforce@plt>
   52f5e:	adds	r3, r0, #1
   52f60:	mov	r4, r0
   52f62:	beq.n	52fb2 <mkdtemp@@Base+0xfd6>
   52f64:	cbnz	r0, 52fbe <mkdtemp@@Base+0xfe2>
   52f66:	ldr	r1, [pc, #108]	; (52fd4 <mkdtemp@@Base+0xff8>)
   52f68:	mov	r2, r6
   52f6a:	ldr	r0, [pc, #108]	; (52fd8 <mkdtemp@@Base+0xffc>)
   52f6c:	add	r1, pc
   52f6e:	add	r0, pc
   52f70:	bl	2f504 <error@@Base>
   52f74:	str	r4, [sp, #8]
   52f76:	ldr	r0, [sp, #12]
   52f78:	blx	5904 <free@plt+0x4>
   52f7c:	ldr	r0, [sp, #16]
   52f7e:	blx	5904 <free@plt+0x4>
   52f82:	ldr	r0, [sp, #8]
   52f84:	ldr	r2, [pc, #84]	; (52fdc <mkdtemp@@Base+0x1000>)
   52f86:	ldr	r3, [pc, #72]	; (52fd0 <mkdtemp@@Base+0xff4>)
   52f88:	add	r2, pc
   52f8a:	ldr	r3, [r2, r3]
   52f8c:	ldr	r2, [r3, #0]
   52f8e:	ldr	r3, [sp, #20]
   52f90:	eors	r2, r3
   52f92:	bne.n	52fae <mkdtemp@@Base+0xfd2>
   52f94:	add	sp, #24
   52f96:	pop	{r4, r5, r6, pc}
   52f98:	add	r4, sp, #8
   52f9a:	mov	r2, r1
   52f9c:	str	r4, [sp, #0]
   52f9e:	mov	r1, r5
   52fa0:	blx	64fc <get_default_context_with_rolelevel@plt>
   52fa4:	cmp	r0, #0
   52fa6:	beq.n	52f76 <mkdtemp@@Base+0xf9a>
   52fa8:	b.n	52f5a <mkdtemp@@Base+0xf7e>
   52faa:	mov	r0, r4
   52fac:	b.n	52f84 <mkdtemp@@Base+0xfa8>
   52fae:	blx	620c <__stack_chk_fail@plt>
   52fb2:	ldr	r1, [pc, #44]	; (52fe0 <mkdtemp@@Base+0x1004>)
   52fb4:	ldr	r0, [pc, #44]	; (52fe4 <mkdtemp@@Base+0x1008>)
   52fb6:	add	r1, pc
   52fb8:	add	r0, pc
   52fba:	bl	2dd68 <__read_chk@plt+0x27304>
   52fbe:	ldr	r1, [pc, #40]	; (52fe8 <mkdtemp@@Base+0x100c>)
   52fc0:	mov	r2, r6
   52fc2:	ldr	r0, [pc, #40]	; (52fec <mkdtemp@@Base+0x1010>)
   52fc4:	add	r1, pc
   52fc6:	add	r0, pc
   52fc8:	bl	2dd68 <__read_chk@plt+0x27304>
   52fcc:	cmp	r1, #92	; 0x5c
   52fce:	movs	r4, r0
   52fd0:	lsls	r4, r3, #25
   52fd2:	movs	r0, r0
   52fd4:	lsrs	r4, r4, #6
   52fd6:	movs	r3, r0
   52fd8:	lsls	r6, r5, #25
   52fda:	movs	r3, r0
   52fdc:	cmp	r0, #248	; 0xf8
   52fde:	movs	r4, r0
   52fe0:	lsrs	r2, r3, #5
   52fe2:	movs	r3, r0
   52fe4:	lsls	r0, r5, #23
   52fe6:	movs	r3, r0
   52fe8:	lsrs	r4, r1, #5
   52fea:	movs	r3, r0
   52fec:	lsls	r2, r2, #25
   52fee:	movs	r3, r0
   52ff0:	push	{r4, lr}
   52ff2:	ldr	r4, [pc, #52]	; (53028 <mkdtemp@@Base+0x104c>)
   52ff4:	add	r4, pc
   52ff6:	ldr	r0, [r4, #0]
   52ff8:	adds	r3, r0, #1
   52ffa:	beq.n	52ffe <mkdtemp@@Base+0x1022>
   52ffc:	pop	{r4, pc}
   52ffe:	blx	5e68 <is_selinux_enabled@plt>
   53002:	cmp	r0, #1
   53004:	ite	eq
   53006:	moveq	r3, #1
   53008:	movne	r3, #0
   5300a:	str	r3, [r4, #0]
   5300c:	beq.n	53022 <mkdtemp@@Base+0x1046>
   5300e:	ldr	r1, [pc, #28]	; (5302c <mkdtemp@@Base+0x1050>)
   53010:	add	r1, pc
   53012:	ldr	r0, [pc, #28]	; (53030 <mkdtemp@@Base+0x1054>)
   53014:	add	r0, pc
   53016:	bl	2f638 <error@@Base+0x134>
   5301a:	ldr	r3, [pc, #24]	; (53034 <mkdtemp@@Base+0x1058>)
   5301c:	add	r3, pc
   5301e:	ldr	r0, [r3, #0]
   53020:	pop	{r4, pc}
   53022:	ldr	r1, [pc, #20]	; (53038 <mkdtemp@@Base+0x105c>)
   53024:	add	r1, pc
   53026:	b.n	53012 <mkdtemp@@Base+0x1036>
   53028:	adds	r1, #196	; 0xc4
   5302a:	movs	r4, r0
   5302c:	lsls	r0, r4, #25
   5302e:	movs	r3, r0
   53030:	lsls	r0, r5, #25
   53032:	movs	r3, r0
   53034:	adds	r1, #156	; 0x9c
   53036:	movs	r4, r0
   53038:	lsls	r4, r0, #25
   5303a:	movs	r3, r0
   5303c:	push	{r4, r5, r6, lr}
   5303e:	mov	r4, r0
   53040:	mov	r5, r1
   53042:	bl	52ff0 <mkdtemp@@Base+0x1014>
   53046:	cbnz	r0, 5304a <mkdtemp@@Base+0x106e>
   53048:	pop	{r4, r5, r6, pc}
   5304a:	ldr	r6, [pc, #104]	; (530b4 <mkdtemp@@Base+0x10d8>)
   5304c:	ldr	r0, [pc, #104]	; (530b8 <mkdtemp@@Base+0x10dc>)
   5304e:	add	r6, pc
   53050:	adds	r6, #28
   53052:	add	r0, pc
   53054:	mov	r1, r6
   53056:	bl	2f6e0 <error@@Base+0x1dc>
   5305a:	mov	r1, r5
   5305c:	mov	r0, r4
   5305e:	bl	52f18 <mkdtemp@@Base+0xf3c>
   53062:	mov	r5, r0
   53064:	blx	62fc <setexeccon@plt>
   53068:	cbnz	r0, 53084 <mkdtemp@@Base+0x10a8>
   5306a:	cbz	r5, 53072 <mkdtemp@@Base+0x1096>
   5306c:	mov	r0, r5
   5306e:	blx	6584 <freecon@plt>
   53072:	ldr	r1, [pc, #72]	; (530bc <mkdtemp@@Base+0x10e0>)
   53074:	ldr	r0, [pc, #72]	; (530c0 <mkdtemp@@Base+0x10e4>)
   53076:	add	r1, pc
   53078:	ldmia.w	sp!, {r4, r5, r6, lr}
   5307c:	add	r0, pc
   5307e:	adds	r1, #28
   53080:	b.w	2f6e0 <error@@Base+0x1dc>
   53084:	blx	64ac <security_getenforce@plt>
   53088:	adds	r3, r0, #1
   5308a:	beq.n	5309c <mkdtemp@@Base+0x10c0>
   5308c:	cbnz	r0, 530a6 <mkdtemp@@Base+0x10ca>
   5308e:	ldr	r0, [pc, #52]	; (530c4 <mkdtemp@@Base+0x10e8>)
   53090:	mov	r2, r4
   53092:	mov	r1, r6
   53094:	add	r0, pc
   53096:	bl	2f504 <error@@Base>
   5309a:	b.n	5306a <mkdtemp@@Base+0x108e>
   5309c:	ldr	r0, [pc, #40]	; (530c8 <mkdtemp@@Base+0x10ec>)
   5309e:	mov	r1, r6
   530a0:	add	r0, pc
   530a2:	bl	2dd68 <__read_chk@plt+0x27304>
   530a6:	ldr	r0, [pc, #36]	; (530cc <mkdtemp@@Base+0x10f0>)
   530a8:	mov	r2, r4
   530aa:	mov	r1, r6
   530ac:	add	r0, pc
   530ae:	bl	2dd68 <__read_chk@plt+0x27304>
   530b2:	nop
   530b4:	lsrs	r2, r0, #3
   530b6:	movs	r3, r0
   530b8:	lsls	r6, r7, #24
   530ba:	movs	r3, r0
   530bc:	lsrs	r2, r3, #2
   530be:	movs	r3, r0
   530c0:	strh	r4, [r5, #62]	; 0x3e
   530c2:	movs	r0, r0
   530c4:	lsls	r0, r0, #25
   530c6:	movs	r3, r0
   530c8:	lsls	r0, r2, #24
   530ca:	movs	r3, r0
   530cc:	lsls	r4, r3, #25
   530ce:	movs	r3, r0
   530d0:	push	{r4, r5, r6, r7, lr}
   530d2:	mov	r5, r2
   530d4:	ldr	r2, [pc, #256]	; (531d8 <mkdtemp@@Base+0x11fc>)
   530d6:	sub	sp, #28
   530d8:	ldr	r3, [pc, #256]	; (531dc <mkdtemp@@Base+0x1200>)
   530da:	mov	r7, r0
   530dc:	add	r2, pc
   530de:	mov	r4, r1
   530e0:	ldr	r3, [r2, r3]
   530e2:	ldr	r3, [r3, #0]
   530e4:	str	r3, [sp, #20]
   530e6:	mov.w	r3, #0
   530ea:	movs	r3, #0
   530ec:	strd	r3, r3, [sp, #12]
   530f0:	bl	52ff0 <mkdtemp@@Base+0x1014>
   530f4:	cbnz	r0, 5310a <mkdtemp@@Base+0x112e>
   530f6:	ldr	r2, [pc, #232]	; (531e0 <mkdtemp@@Base+0x1204>)
   530f8:	ldr	r3, [pc, #224]	; (531dc <mkdtemp@@Base+0x1200>)
   530fa:	add	r2, pc
   530fc:	ldr	r3, [r2, r3]
   530fe:	ldr	r2, [r3, #0]
   53100:	ldr	r3, [sp, #20]
   53102:	eors	r2, r3
   53104:	bne.n	531d2 <mkdtemp@@Base+0x11f6>
   53106:	add	sp, #28
   53108:	pop	{r4, r5, r6, r7, pc}
   5310a:	ldr	r6, [pc, #216]	; (531e4 <mkdtemp@@Base+0x1208>)
   5310c:	mov	r2, r4
   5310e:	ldr	r0, [pc, #216]	; (531e8 <mkdtemp@@Base+0x120c>)
   53110:	add	r6, pc
   53112:	adds	r6, #60	; 0x3c
   53114:	add	r0, pc
   53116:	mov	r1, r6
   53118:	bl	2f6e0 <error@@Base+0x1dc>
   5311c:	mov	r1, r5
   5311e:	mov	r0, r7
   53120:	bl	52f18 <mkdtemp@@Base+0xf3c>
   53124:	add	r1, sp, #16
   53126:	mov	r5, r0
   53128:	mov	r0, r4
   5312a:	blx	65c0 <getfilecon@plt>
   5312e:	adds	r0, #1
   53130:	beq.n	531a2 <mkdtemp@@Base+0x11c6>
   53132:	ldr	r0, [pc, #184]	; (531ec <mkdtemp@@Base+0x1210>)
   53134:	add	r0, pc
   53136:	blx	5bc8 <string_to_security_class@plt>
   5313a:	str	r0, [sp, #4]
   5313c:	cbz	r0, 53196 <mkdtemp@@Base+0x11ba>
   5313e:	ldr	r2, [sp, #4]
   53140:	add	r3, sp, #12
   53142:	ldr	r1, [sp, #16]
   53144:	mov	r0, r5
   53146:	blx	5c10 <security_compute_relabel@plt>
   5314a:	cbnz	r0, 5317e <mkdtemp@@Base+0x11a2>
   5314c:	ldr	r1, [sp, #12]
   5314e:	mov	r0, r4
   53150:	blx	5cdc <setfilecon@plt>
   53154:	cbnz	r0, 531ba <mkdtemp@@Base+0x11de>
   53156:	ldr	r0, [sp, #12]
   53158:	cbz	r0, 5315e <mkdtemp@@Base+0x1182>
   5315a:	blx	6584 <freecon@plt>
   5315e:	ldr	r0, [sp, #16]
   53160:	cbz	r0, 53166 <mkdtemp@@Base+0x118a>
   53162:	blx	6584 <freecon@plt>
   53166:	cbz	r5, 5316e <mkdtemp@@Base+0x1192>
   53168:	mov	r0, r5
   5316a:	blx	6584 <freecon@plt>
   5316e:	ldr	r1, [pc, #128]	; (531f0 <mkdtemp@@Base+0x1214>)
   53170:	ldr	r0, [pc, #128]	; (531f4 <mkdtemp@@Base+0x1218>)
   53172:	add	r1, pc
   53174:	add	r0, pc
   53176:	adds	r1, #60	; 0x3c
   53178:	bl	2f6e0 <error@@Base+0x1dc>
   5317c:	b.n	530f6 <mkdtemp@@Base+0x111a>
   5317e:	blx	676c <__errno_location@plt>
   53182:	ldr	r0, [r0, #0]
   53184:	blx	5ad8 <strerror@plt+0x4>
   53188:	mov	r1, r6
   5318a:	mov	r2, r0
   5318c:	ldr	r0, [pc, #104]	; (531f8 <mkdtemp@@Base+0x121c>)
   5318e:	add	r0, pc
   53190:	bl	2f504 <error@@Base>
   53194:	b.n	53156 <mkdtemp@@Base+0x117a>
   53196:	ldr	r0, [pc, #100]	; (531fc <mkdtemp@@Base+0x1220>)
   53198:	mov	r1, r6
   5319a:	add	r0, pc
   5319c:	bl	2f504 <error@@Base>
   531a0:	b.n	53156 <mkdtemp@@Base+0x117a>
   531a2:	blx	676c <__errno_location@plt>
   531a6:	ldr	r0, [r0, #0]
   531a8:	blx	5ad8 <strerror@plt+0x4>
   531ac:	mov	r1, r6
   531ae:	mov	r2, r0
   531b0:	ldr	r0, [pc, #76]	; (53200 <mkdtemp@@Base+0x1224>)
   531b2:	add	r0, pc
   531b4:	bl	2f504 <error@@Base>
   531b8:	b.n	53156 <mkdtemp@@Base+0x117a>
   531ba:	blx	676c <__errno_location@plt>
   531be:	ldr	r0, [r0, #0]
   531c0:	blx	5ad8 <strerror@plt+0x4>
   531c4:	mov	r1, r6
   531c6:	mov	r2, r0
   531c8:	ldr	r0, [pc, #56]	; (53204 <mkdtemp@@Base+0x1228>)
   531ca:	add	r0, pc
   531cc:	bl	2f504 <error@@Base>
   531d0:	b.n	53156 <mkdtemp@@Base+0x117a>
   531d2:	blx	620c <__stack_chk_fail@plt>
   531d6:	nop
   531d8:	movs	r7, #164	; 0xa4
   531da:	movs	r4, r0
   531dc:	lsls	r4, r3, #25
   531de:	movs	r0, r0
   531e0:	movs	r7, #134	; 0x86
   531e2:	movs	r4, r0
   531e4:	lsrs	r0, r0, #32
   531e6:	movs	r3, r0
   531e8:	lsls	r4, r7, #24
   531ea:	movs	r3, r0
   531ec:	lsls	r4, r6, #25
   531ee:	movs	r3, r0
   531f0:	lsls	r6, r3, #30
   531f2:	movs	r3, r0
   531f4:	strh	r4, [r6, #54]	; 0x36
   531f6:	movs	r0, r0
   531f8:	lsls	r6, r4, #24
   531fa:	movs	r3, r0
   531fc:	lsls	r2, r5, #23
   531fe:	movs	r3, r0
   53200:	lsls	r6, r7, #22
   53202:	movs	r3, r0
   53204:	lsls	r6, r1, #24
   53206:	movs	r3, r0
   53208:	ldr	r2, [pc, #340]	; (53360 <mkdtemp@@Base+0x1384>)
   5320a:	ldr	r3, [pc, #344]	; (53364 <mkdtemp@@Base+0x1388>)
   5320c:	add	r2, pc
   5320e:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   53212:	sub	sp, #24
   53214:	ldr	r3, [r2, r3]
   53216:	mov	r7, r0
   53218:	ldr	r4, [pc, #332]	; (53368 <mkdtemp@@Base+0x138c>)
   5321a:	ldr	r3, [r3, #0]
   5321c:	str	r3, [sp, #20]
   5321e:	mov.w	r3, #0
   53222:	bl	52ff0 <mkdtemp@@Base+0x1014>
   53226:	add	r4, pc
   53228:	cbnz	r0, 53242 <mkdtemp@@Base+0x1266>
   5322a:	ldr	r2, [pc, #320]	; (5336c <mkdtemp@@Base+0x1390>)
   5322c:	ldr	r3, [pc, #308]	; (53364 <mkdtemp@@Base+0x1388>)
   5322e:	add	r2, pc
   53230:	ldr	r3, [r2, r3]
   53232:	ldr	r2, [r3, #0]
   53234:	ldr	r3, [sp, #20]
   53236:	eors	r2, r3
   53238:	bne.w	5335c <mkdtemp@@Base+0x1380>
   5323c:	add	sp, #24
   5323e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   53242:	add	r0, sp, #16
   53244:	blx	59b8 <getcon@plt>
   53248:	cmp	r0, #0
   5324a:	blt.n	53340 <mkdtemp@@Base+0x1364>
   5324c:	ldr	r5, [sp, #16]
   5324e:	movs	r1, #58	; 0x3a
   53250:	mov	r0, r5
   53252:	blx	6160 <index@plt>
   53256:	cmp	r0, #0
   53258:	beq.n	53310 <mkdtemp@@Base+0x1334>
   5325a:	adds	r0, #1
   5325c:	movs	r1, #58	; 0x3a
   5325e:	blx	6160 <index@plt>
   53262:	mov	r6, r0
   53264:	cmp	r0, #0
   53266:	beq.n	53310 <mkdtemp@@Base+0x1334>
   53268:	ldr	r1, [pc, #260]	; (53370 <mkdtemp@@Base+0x1394>)
   5326a:	movs	r2, #14
   5326c:	add	r1, pc
   5326e:	blx	59c4 <strncmp@plt>
   53272:	cmp	r0, #0
   53274:	beq.n	53308 <mkdtemp@@Base+0x132c>
   53276:	ldr	r3, [pc, #252]	; (53374 <mkdtemp@@Base+0x1398>)
   53278:	ldr.w	r8, [r4, r3]
   5327c:	mov	r0, r5
   5327e:	blx	6578 <strlen@plt>
   53282:	mov	r4, r0
   53284:	mov	r0, r7
   53286:	blx	6578 <strlen@plt>
   5328a:	add	r4, r0
   5328c:	adds	r4, #1
   5328e:	mov	r0, r4
   53290:	bl	359e8 <error@@Base+0x64e4>
   53294:	ldr.w	sl, [sp, #16]
   53298:	mov	r1, sl
   5329a:	mov	r5, r0
   5329c:	mov	r0, r6
   5329e:	bl	54378 <mkdtemp@@Base+0x239c>
   532a2:	movs	r1, #1
   532a4:	bl	54314 <mkdtemp@@Base+0x2338>
   532a8:	mov	r1, sl
   532aa:	mov	r2, r0
   532ac:	mov	r9, r0
   532ae:	mov	r0, r5
   532b0:	blx	6524 <memcpy@plt+0x4>
   532b4:	mov	r1, r9
   532b6:	mov	r0, r4
   532b8:	bl	54378 <mkdtemp@@Base+0x239c>
   532bc:	mov	r1, r7
   532be:	mov	r2, r0
   532c0:	add.w	r0, r5, r9
   532c4:	bl	52814 <mkdtemp@@Base+0x838>
   532c8:	movs	r1, #58	; 0x3a
   532ca:	adds	r0, r6, #1
   532cc:	blx	6160 <index@plt>
   532d0:	mov	r1, r0
   532d2:	cbz	r0, 532dc <mkdtemp@@Base+0x1300>
   532d4:	mov	r2, r4
   532d6:	mov	r0, r5
   532d8:	bl	527a4 <mkdtemp@@Base+0x7c8>
   532dc:	ldr	r4, [pc, #152]	; (53378 <mkdtemp@@Base+0x139c>)
   532de:	mov	r3, r5
   532e0:	ldr	r0, [pc, #152]	; (5337c <mkdtemp@@Base+0x13a0>)
   532e2:	add	r4, pc
   532e4:	ldr	r2, [sp, #16]
   532e6:	adds	r4, #84	; 0x54
   532e8:	add	r0, pc
   532ea:	mov	r1, r4
   532ec:	bl	2f6e0 <error@@Base+0x1dc>
   532f0:	mov	r0, r5
   532f2:	blx	6004 <setcon@plt>
   532f6:	cmp	r0, #0
   532f8:	blt.n	53322 <mkdtemp@@Base+0x1346>
   532fa:	ldr	r0, [sp, #16]
   532fc:	blx	5904 <free@plt+0x4>
   53300:	mov	r0, r5
   53302:	blx	5904 <free@plt+0x4>
   53306:	b.n	5322a <mkdtemp@@Base+0x124e>
   53308:	ldr	r3, [pc, #116]	; (53380 <mkdtemp@@Base+0x13a4>)
   5330a:	ldr.w	r8, [r4, r3]
   5330e:	b.n	5327c <mkdtemp@@Base+0x12a0>
   53310:	ldr	r1, [pc, #112]	; (53384 <mkdtemp@@Base+0x13a8>)
   53312:	mov	r2, r5
   53314:	ldr	r0, [pc, #112]	; (53388 <mkdtemp@@Base+0x13ac>)
   53316:	add	r1, pc
   53318:	add	r0, pc
   5331a:	adds	r1, #84	; 0x54
   5331c:	bl	2f590 <error@@Base+0x8c>
   53320:	b.n	5322a <mkdtemp@@Base+0x124e>
   53322:	ldr	r3, [sp, #16]
   53324:	str	r3, [sp, #12]
   53326:	blx	676c <__errno_location@plt>
   5332a:	ldr	r0, [r0, #0]
   5332c:	blx	5ad8 <strerror@plt+0x4>
   53330:	ldr	r3, [sp, #12]
   53332:	mov	r1, r4
   53334:	mov	r2, r5
   53336:	str	r0, [sp, #0]
   53338:	ldr	r0, [pc, #80]	; (5338c <mkdtemp@@Base+0x13b0>)
   5333a:	add	r0, pc
   5333c:	blx	r8
   5333e:	b.n	532fa <mkdtemp@@Base+0x131e>
   53340:	blx	676c <__errno_location@plt>
   53344:	ldr	r0, [r0, #0]
   53346:	blx	5ad8 <strerror@plt+0x4>
   5334a:	ldr	r1, [pc, #68]	; (53390 <mkdtemp@@Base+0x13b4>)
   5334c:	add	r1, pc
   5334e:	adds	r1, #84	; 0x54
   53350:	mov	r2, r0
   53352:	ldr	r0, [pc, #64]	; (53394 <mkdtemp@@Base+0x13b8>)
   53354:	add	r0, pc
   53356:	bl	2f590 <error@@Base+0x8c>
   5335a:	b.n	5322a <mkdtemp@@Base+0x124e>
   5335c:	blx	620c <__stack_chk_fail@plt>
   53360:	movs	r6, #116	; 0x74
   53362:	movs	r4, r0
   53364:	lsls	r4, r3, #25
   53366:	movs	r0, r0
   53368:	movs	r6, #90	; 0x5a
   5336a:	movs	r4, r0
   5336c:	movs	r6, #82	; 0x52
   5336e:	movs	r4, r0
   53370:	lsls	r0, r7, #22
   53372:	movs	r3, r0
   53374:	lsls	r4, r5, #27
   53376:	movs	r0, r0
   53378:	lsls	r6, r5, #24
   5337a:	movs	r3, r0
   5337c:	lsls	r4, r1, #21
   5337e:	movs	r3, r0
   53380:	lsls	r0, r2, #28
   53382:	movs	r0, r0
   53384:	lsls	r2, r7, #23
   53386:	movs	r3, r0
   53388:	lsls	r0, r6, #19
   5338a:	movs	r3, r0
   5338c:	lsls	r2, r4, #20
   5338e:	movs	r3, r0
   53390:	lsls	r4, r0, #23
   53392:	movs	r3, r0
   53394:	lsls	r0, r3, #18
   53396:	movs	r3, r0
   53398:	ldr	r2, [pc, #72]	; (533e4 <mkdtemp@@Base+0x1408>)
   5339a:	ldr	r3, [pc, #76]	; (533e8 <mkdtemp@@Base+0x140c>)
   5339c:	add	r2, pc
   5339e:	push	{r4, lr}
   533a0:	sub	sp, #8
   533a2:	ldr	r3, [r2, r3]
   533a4:	mov	r4, r0
   533a6:	ldr	r3, [r3, #0]
   533a8:	str	r3, [sp, #4]
   533aa:	mov.w	r3, #0
   533ae:	bl	52ff0 <mkdtemp@@Base+0x1014>
   533b2:	cbz	r0, 533c4 <mkdtemp@@Base+0x13e8>
   533b4:	mov	r0, r4
   533b6:	cbz	r4, 533da <mkdtemp@@Base+0x13fe>
   533b8:	mov	r2, sp
   533ba:	mov.w	r1, #448	; 0x1c0
   533be:	blx	5858 <matchpathcon@plt>
   533c2:	cbz	r0, 533d8 <mkdtemp@@Base+0x13fc>
   533c4:	ldr	r2, [pc, #36]	; (533ec <mkdtemp@@Base+0x1410>)
   533c6:	ldr	r3, [pc, #32]	; (533e8 <mkdtemp@@Base+0x140c>)
   533c8:	add	r2, pc
   533ca:	ldr	r3, [r2, r3]
   533cc:	ldr	r2, [r3, #0]
   533ce:	ldr	r3, [sp, #4]
   533d0:	eors	r2, r3
   533d2:	bne.n	533e0 <mkdtemp@@Base+0x1404>
   533d4:	add	sp, #8
   533d6:	pop	{r4, pc}
   533d8:	ldr	r0, [sp, #0]
   533da:	blx	5c64 <setfscreatecon@plt>
   533de:	b.n	533c4 <mkdtemp@@Base+0x13e8>
   533e0:	blx	620c <__stack_chk_fail@plt>
   533e4:	movs	r4, #228	; 0xe4
   533e6:	movs	r4, r0
   533e8:	lsls	r4, r3, #25
   533ea:	movs	r0, r0
   533ec:	movs	r4, #184	; 0xb8
   533ee:	movs	r4, r0
   533f0:	ldr	r1, [pc, #204]	; (534c0 <mkdtemp@@Base+0x14e4>)
   533f2:	ldr	r0, [pc, #208]	; (534c4 <mkdtemp@@Base+0x14e8>)
   533f4:	add	r1, pc
   533f6:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   533fa:	add	r0, pc
   533fc:	ldr	r4, [pc, #200]	; (534c8 <mkdtemp@@Base+0x14ec>)
   533fe:	sub	sp, #8
   53400:	adds	r1, #112	; 0x70
   53402:	bl	2f6e0 <error@@Base+0x1dc>
   53406:	ldr	r2, [pc, #196]	; (534cc <mkdtemp@@Base+0x14f0>)
   53408:	add	r4, pc
   5340a:	ldr	r5, [r4, r2]
   5340c:	mov	r3, r4
   5340e:	ldr	r0, [r5, #0]
   53410:	cbz	r0, 5346e <mkdtemp@@Base+0x1492>
   53412:	ldr	r6, [pc, #188]	; (534d0 <mkdtemp@@Base+0x14f4>)
   53414:	ldr	r7, [pc, #188]	; (534d4 <mkdtemp@@Base+0x14f8>)
   53416:	add	r6, pc
   53418:	add	r7, pc
   5341a:	b.n	53422 <mkdtemp@@Base+0x1446>
   5341c:	ldr.w	r0, [r5, #8]!
   53420:	cbz	r0, 5346e <mkdtemp@@Base+0x1492>
   53422:	mov	r1, r7
   53424:	ldr.w	r8, [r5, #4]
   53428:	str	r0, [r6, #0]
   5342a:	blx	67cc <fopen64@plt>
   5342e:	mov	r4, r0
   53430:	cmp	r0, #0
   53432:	beq.n	5341c <mkdtemp@@Base+0x1440>
   53434:	ldr	r7, [pc, #160]	; (534d8 <mkdtemp@@Base+0x14fc>)
   53436:	ldr	r1, [pc, #164]	; (534dc <mkdtemp@@Base+0x1500>)
   53438:	add	r7, pc
   5343a:	add	r1, pc
   5343c:	adds	r2, r7, #4
   5343e:	blx	68a0 <__isoc99_fscanf@plt>
   53442:	cmp	r0, #1
   53444:	mov	r5, r0
   53446:	beq.n	5347c <mkdtemp@@Base+0x14a0>
   53448:	blx	676c <__errno_location@plt>
   5344c:	ldr	r1, [r6, #0]
   5344e:	str	r1, [sp, #4]
   53450:	ldr	r0, [r0, #0]
   53452:	blx	5ad8 <strerror@plt+0x4>
   53456:	ldr	r1, [sp, #4]
   53458:	mov	r2, r0
   5345a:	ldr	r0, [pc, #132]	; (534e0 <mkdtemp@@Base+0x1504>)
   5345c:	add	r0, pc
   5345e:	bl	2f5e4 <error@@Base+0xe0>
   53462:	mov	r0, r4
   53464:	add	sp, #8
   53466:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   5346a:	b.w	65fc <fclose@plt>
   5346e:	ldr	r3, [pc, #116]	; (534e4 <mkdtemp@@Base+0x1508>)
   53470:	movs	r2, #0
   53472:	add	r3, pc
   53474:	str	r2, [r3, #0]
   53476:	add	sp, #8
   53478:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   5347c:	mov	r0, r4
   5347e:	blx	6148 <rewind@plt>
   53482:	ldr	r2, [pc, #100]	; (534e8 <mkdtemp@@Base+0x150c>)
   53484:	mov	r3, r8
   53486:	mov	r1, r5
   53488:	add	r2, pc
   5348a:	mov	r0, r4
   5348c:	blx	5d00 <__fprintf_chk@plt>
   53490:	cmp	r0, #0
   53492:	ble.n	534a4 <mkdtemp@@Base+0x14c8>
   53494:	ldr	r0, [pc, #84]	; (534ec <mkdtemp@@Base+0x1510>)
   53496:	mov	r3, r8
   53498:	ldr	r2, [r7, #4]
   5349a:	ldr	r1, [r6, #0]
   5349c:	add	r0, pc
   5349e:	bl	2f638 <error@@Base+0x134>
   534a2:	b.n	53462 <mkdtemp@@Base+0x1486>
   534a4:	blx	676c <__errno_location@plt>
   534a8:	ldr	r1, [r6, #0]
   534aa:	str	r1, [sp, #4]
   534ac:	ldr	r0, [r0, #0]
   534ae:	blx	5ad8 <strerror@plt+0x4>
   534b2:	ldr	r1, [sp, #4]
   534b4:	mov	r2, r0
   534b6:	ldr	r0, [pc, #56]	; (534f0 <mkdtemp@@Base+0x1514>)
   534b8:	add	r0, pc
   534ba:	bl	2f5e4 <error@@Base+0xe0>
   534be:	b.n	53462 <mkdtemp@@Base+0x1486>
   534c0:	lsls	r4, r3, #20
   534c2:	movs	r3, r0
   534c4:	movs	r2, #58	; 0x3a
   534c6:	movs	r0, r0
   534c8:	movs	r4, #120	; 0x78
   534ca:	movs	r4, r0
   534cc:	lsls	r4, r4, #27
   534ce:	movs	r0, r0
   534d0:	cmp	lr, ip
   534d2:	movs	r4, r0
   534d4:	lsls	r4, r5, #17
   534d6:	movs	r3, r0
   534d8:	cmp	r5, #128	; 0x80
   534da:	movs	r4, r0
   534dc:			; <UNDEFINED> instruction: 0xf5960000
   534e0:	lsls	r4, r5, #16
   534e2:	movs	r3, r0
   534e4:	cmp	sl, r1
   534e6:	movs	r4, r0
   534e8:			; <UNDEFINED> instruction: 0xe9b00000
   534ec:	lsls	r4, r3, #16
   534ee:	movs	r3, r0
   534f0:	lsls	r0, r5, #15
   534f2:	movs	r3, r0
   534f4:	push	{r4, r5, r6, lr}
   534f6:	sub	sp, #8
   534f8:	ldr	r1, [pc, #124]	; (53578 <mkdtemp@@Base+0x159c>)
   534fa:	ldr	r4, [pc, #128]	; (5357c <mkdtemp@@Base+0x15a0>)
   534fc:	ldr	r0, [pc, #128]	; (53580 <mkdtemp@@Base+0x15a4>)
   534fe:	add	r1, pc
   53500:	add	r4, pc
   53502:	adds	r1, #132	; 0x84
   53504:	add	r0, pc
   53506:	bl	2f6e0 <error@@Base+0x1dc>
   5350a:	ldr	r3, [r4, #4]
   5350c:	cmp.w	r3, #2147483648	; 0x80000000
   53510:	beq.n	5354e <mkdtemp@@Base+0x1572>
   53512:	ldr	r6, [pc, #112]	; (53584 <mkdtemp@@Base+0x15a8>)
   53514:	add	r6, pc
   53516:	ldr	r0, [r6, #0]
   53518:	cbz	r0, 5354e <mkdtemp@@Base+0x1572>
   5351a:	ldr	r1, [pc, #108]	; (53588 <mkdtemp@@Base+0x15ac>)
   5351c:	add	r1, pc
   5351e:	blx	67cc <fopen64@plt>
   53522:	mov	r5, r0
   53524:	cbz	r0, 5354e <mkdtemp@@Base+0x1572>
   53526:	ldr	r2, [pc, #100]	; (5358c <mkdtemp@@Base+0x15b0>)
   53528:	movs	r1, #1
   5352a:	ldr	r3, [r4, #4]
   5352c:	add	r2, pc
   5352e:	blx	5d00 <__fprintf_chk@plt>
   53532:	cmp	r0, #0
   53534:	ble.n	53552 <mkdtemp@@Base+0x1576>
   53536:	ldr	r0, [pc, #88]	; (53590 <mkdtemp@@Base+0x15b4>)
   53538:	ldr	r2, [r4, #4]
   5353a:	ldr	r1, [r6, #0]
   5353c:	add	r0, pc
   5353e:	bl	2f638 <error@@Base+0x134>
   53542:	mov	r0, r5
   53544:	add	sp, #8
   53546:	ldmia.w	sp!, {r4, r5, r6, lr}
   5354a:	b.w	65fc <fclose@plt>
   5354e:	add	sp, #8
   53550:	pop	{r4, r5, r6, pc}
   53552:	blx	676c <__errno_location@plt>
   53556:	ldr	r1, [r6, #0]
   53558:	str	r1, [sp, #4]
   5355a:	ldr	r0, [r0, #0]
   5355c:	blx	5ad8 <strerror@plt+0x4>
   53560:	ldr	r1, [sp, #4]
   53562:	mov	r2, r0
   53564:	ldr	r0, [pc, #44]	; (53594 <mkdtemp@@Base+0x15b8>)
   53566:	add	r0, pc
   53568:	bl	2f5e4 <error@@Base+0xe0>
   5356c:	mov	r0, r5
   5356e:	add	sp, #8
   53570:	ldmia.w	sp!, {r4, r5, r6, lr}
   53574:	b.w	65fc <fclose@plt>
   53578:	lsls	r2, r2, #16
   5357a:	movs	r3, r0
   5357c:	cmp	r4, #184	; 0xb8
   5357e:	movs	r4, r0
   53580:	movs	r1, #48	; 0x30
   53582:	movs	r0, r0
   53584:	add	r8, sp
   53586:	movs	r4, r0
   53588:	cbz	r4, 535ba <mkdtemp@@Base+0x15de>
   5358a:	movs	r0, r0
   5358c:	stmdb	ip, {}
   53590:	lsls	r4, r2, #14
   53592:	movs	r3, r0
   53594:	lsls	r2, r7, #12
   53596:	movs	r3, r0
   53598:	push	{r4, r5, r6, lr}
   5359a:	sub	sp, #40	; 0x28
   5359c:	ldr	r6, [pc, #112]	; (53610 <mkdtemp@@Base+0x1634>)
   5359e:	add	r5, sp, #16
   535a0:	ldr	r4, [pc, #112]	; (53614 <mkdtemp@@Base+0x1638>)
   535a2:	add	r1, sp, #12
   535a4:	add	r6, pc
   535a6:	str	r1, [sp, #0]
   535a8:	movs	r2, #25
   535aa:	mov	r3, r5
   535ac:	ldr	r4, [r6, r4]
   535ae:	movs	r1, #1
   535b0:	movs	r6, #16
   535b2:	ldr	r4, [r4, #0]
   535b4:	str	r4, [sp, #36]	; 0x24
   535b6:	mov.w	r4, #0
   535ba:	mov	r4, r0
   535bc:	str	r6, [sp, #12]
   535be:	blx	5870 <getsockopt@plt>
   535c2:	adds	r0, #1
   535c4:	beq.n	535ec <mkdtemp@@Base+0x1610>
   535c6:	ldr	r2, [sp, #12]
   535c8:	add	r1, sp, #40	; 0x28
   535ca:	mov	r0, r5
   535cc:	movs	r3, #0
   535ce:	add	r2, r1
   535d0:	strb.w	r3, [r2, #-24]
   535d4:	blx	6a18 <strdup@plt+0x4>
   535d8:	ldr	r2, [pc, #60]	; (53618 <mkdtemp@@Base+0x163c>)
   535da:	ldr	r3, [pc, #56]	; (53614 <mkdtemp@@Base+0x1638>)
   535dc:	add	r2, pc
   535de:	ldr	r3, [r2, r3]
   535e0:	ldr	r2, [r3, #0]
   535e2:	ldr	r3, [sp, #36]	; 0x24
   535e4:	eors	r2, r3
   535e6:	bne.n	5360a <mkdtemp@@Base+0x162e>
   535e8:	add	sp, #40	; 0x28
   535ea:	pop	{r4, r5, r6, pc}
   535ec:	blx	676c <__errno_location@plt>
   535f0:	ldr	r0, [r0, #0]
   535f2:	blx	5ad8 <strerror@plt+0x4>
   535f6:	ldr	r1, [pc, #36]	; (5361c <mkdtemp@@Base+0x1640>)
   535f8:	mov	r2, r4
   535fa:	add	r1, pc
   535fc:	mov	r3, r0
   535fe:	ldr	r0, [pc, #32]	; (53620 <mkdtemp@@Base+0x1644>)
   53600:	add	r0, pc
   53602:	bl	2f504 <error@@Base>
   53606:	movs	r0, #0
   53608:	b.n	535d8 <mkdtemp@@Base+0x15fc>
   5360a:	blx	620c <__stack_chk_fail@plt>
   5360e:	nop
   53610:	movs	r2, #220	; 0xdc
   53612:	movs	r4, r0
   53614:	lsls	r4, r3, #25
   53616:	movs	r0, r0
   53618:	movs	r2, #164	; 0xa4
   5361a:	movs	r4, r0
   5361c:	lsls	r2, r3, #19
   5361e:	movs	r3, r0
   53620:	lsls	r0, r5, #14
   53622:	movs	r3, r0
   53624:	push	{r4, r5, r6, lr}
   53626:	mov	r6, r0
   53628:	sub	sp, #8
   5362a:	mov	r0, r1
   5362c:	mov	r5, r1
   5362e:	blx	6578 <strlen@plt>
   53632:	mov	r3, r5
   53634:	movs	r2, #25
   53636:	movs	r1, #1
   53638:	str	r0, [sp, #0]
   5363a:	mov	r0, r6
   5363c:	blx	6368 <setsockopt@plt>
   53640:	adds	r3, r0, #1
   53642:	it	ne
   53644:	movne	r4, #0
   53646:	beq.n	5364e <mkdtemp@@Base+0x1672>
   53648:	mov	r0, r4
   5364a:	add	sp, #8
   5364c:	pop	{r4, r5, r6, pc}
   5364e:	mov	r4, r0
   53650:	blx	676c <__errno_location@plt>
   53654:	ldr	r0, [r0, #0]
   53656:	blx	5ad8 <strerror@plt+0x4>
   5365a:	ldr	r1, [pc, #20]	; (53670 <mkdtemp@@Base+0x1694>)
   5365c:	mov	r3, r5
   5365e:	mov	r2, r6
   53660:	add	r1, pc
   53662:	adds	r1, #16
   53664:	str	r0, [sp, #0]
   53666:	ldr	r0, [pc, #12]	; (53674 <mkdtemp@@Base+0x1698>)
   53668:	add	r0, pc
   5366a:	bl	2f504 <error@@Base>
   5366e:	b.n	53648 <mkdtemp@@Base+0x166c>
   53670:	lsls	r4, r6, #17
   53672:	movs	r3, r0
   53674:	lsls	r0, r5, #13
   53676:	movs	r3, r0
   53678:	push	{r4, r5, lr}
   5367a:	movs	r2, #0
   5367c:	sub	sp, #12
   5367e:	mov	r5, r0
   53680:	movs	r1, #1
   53682:	movs	r0, #2
   53684:	blx	6230 <socket@plt>
   53688:	adds	r3, r0, #1
   5368a:	it	eq
   5368c:	moveq	r0, #0
   5368e:	beq.n	536b2 <mkdtemp@@Base+0x16d6>
   53690:	mov	r4, r0
   53692:	mov	r0, r5
   53694:	blx	6578 <strlen@plt>
   53698:	mov	r3, r5
   5369a:	movs	r2, #25
   5369c:	movs	r1, #1
   5369e:	str	r0, [sp, #0]
   536a0:	mov	r0, r4
   536a2:	blx	6368 <setsockopt@plt>
   536a6:	adds	r0, #1
   536a8:	mov	r0, r4
   536aa:	beq.n	536b6 <mkdtemp@@Base+0x16da>
   536ac:	blx	5e38 <close@plt+0x4>
   536b0:	movs	r0, #1
   536b2:	add	sp, #12
   536b4:	pop	{r4, r5, pc}
   536b6:	blx	5e38 <close@plt+0x4>
   536ba:	movs	r0, #0
   536bc:	add	sp, #12
   536be:	pop	{r4, r5, pc}
   536c0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   536c4:	mov	r7, r1
   536c6:	ldr	r1, [pc, #356]	; (5382c <mkdtemp@@Base+0x1850>)
   536c8:	sub	sp, #48	; 0x30
   536ca:	ldr	r3, [pc, #356]	; (53830 <mkdtemp@@Base+0x1854>)
   536cc:	mov	r6, r0
   536ce:	add	r1, pc
   536d0:	mov	r5, r2
   536d2:	ldr	r3, [r1, r3]
   536d4:	ldr	r3, [r3, #0]
   536d6:	str	r3, [sp, #44]	; 0x2c
   536d8:	mov.w	r3, #0
   536dc:	cbz	r2, 536e2 <mkdtemp@@Base+0x1706>
   536de:	movs	r3, #0
   536e0:	str	r3, [r2, #0]
   536e2:	ldr.w	r8, [pc, #336]	; 53834 <mkdtemp@@Base+0x1858>
   536e6:	movs	r1, #2
   536e8:	add	r8, pc
   536ea:	mov	r0, r8
   536ec:	blx	6034 <open64@plt>
   536f0:	adds	r3, r0, #1
   536f2:	mov	r4, r0
   536f4:	beq.n	537ea <mkdtemp@@Base+0x180e>
   536f6:	add.w	r8, sp, #12
   536fa:	movs	r2, #32
   536fc:	movs	r1, #0
   536fe:	mov	r0, r8
   53700:	blx	5d94 <memset@plt>
   53704:	cmp	r7, #2
   53706:	beq.n	53786 <mkdtemp@@Base+0x17aa>
   53708:	movw	r3, #4097	; 0x1001
   5370c:	ldr	r2, [pc, #296]	; (53838 <mkdtemp@@Base+0x185c>)
   5370e:	strh.w	r3, [sp, #28]
   53712:	mvn.w	r3, #2147483648	; 0x80000000
   53716:	cmp	r6, r3
   53718:	add	r2, pc
   5371a:	beq.n	5379a <mkdtemp@@Base+0x17be>
   5371c:	movw	r3, #65534	; 0xfffe
   53720:	movt	r3, #32767	; 0x7fff
   53724:	cmp	r6, r3
   53726:	beq.n	53808 <mkdtemp@@Base+0x182c>
   53728:	movs	r3, #16
   5372a:	strd	r2, r6, [sp]
   5372e:	mov	r1, r3
   53730:	movs	r2, #1
   53732:	mov	r0, r8
   53734:	blx	65a8 <__snprintf_chk@plt>
   53738:	mov	r2, r8
   5373a:	movw	r1, #21706	; 0x54ca
   5373e:	mov	r0, r4
   53740:	movt	r1, #16388	; 0x4004
   53744:	blx	5fbc <ioctl@plt>
   53748:	adds	r0, #1
   5374a:	beq.n	537c2 <mkdtemp@@Base+0x17e6>
   5374c:	ldr	r1, [pc, #236]	; (5383c <mkdtemp@@Base+0x1860>)
   5374e:	mov	r3, r7
   53750:	ldr	r0, [pc, #236]	; (53840 <mkdtemp@@Base+0x1864>)
   53752:	mov	r2, r8
   53754:	add	r1, pc
   53756:	str	r4, [sp, #0]
   53758:	adds	r1, #32
   5375a:	add	r0, pc
   5375c:	bl	2f638 <error@@Base+0x134>
   53760:	cbz	r5, 5376e <mkdtemp@@Base+0x1792>
   53762:	mov	r0, r8
   53764:	blx	6a18 <strdup@plt+0x4>
   53768:	str	r0, [r5, #0]
   5376a:	cmp	r0, #0
   5376c:	beq.n	537de <mkdtemp@@Base+0x1802>
   5376e:	ldr	r2, [pc, #212]	; (53844 <mkdtemp@@Base+0x1868>)
   53770:	ldr	r3, [pc, #188]	; (53830 <mkdtemp@@Base+0x1854>)
   53772:	add	r2, pc
   53774:	ldr	r3, [r2, r3]
   53776:	ldr	r2, [r3, #0]
   53778:	ldr	r3, [sp, #44]	; 0x2c
   5377a:	eors	r2, r3
   5377c:	bne.n	53826 <mkdtemp@@Base+0x184a>
   5377e:	mov	r0, r4
   53780:	add	sp, #48	; 0x30
   53782:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   53786:	movw	r3, #4098	; 0x1002
   5378a:	ldr	r2, [pc, #188]	; (53848 <mkdtemp@@Base+0x186c>)
   5378c:	strh.w	r3, [sp, #28]
   53790:	mvn.w	r3, #2147483648	; 0x80000000
   53794:	cmp	r6, r3
   53796:	add	r2, pc
   53798:	bne.n	5371c <mkdtemp@@Base+0x1740>
   5379a:	movw	r1, #21706	; 0x54ca
   5379e:	mov	r2, r8
   537a0:	movt	r1, #16388	; 0x4004
   537a4:	mov	r0, r4
   537a6:	blx	5fbc <ioctl@plt>
   537aa:	adds	r0, #1
   537ac:	beq.n	537c2 <mkdtemp@@Base+0x17e6>
   537ae:	ldr	r1, [pc, #156]	; (5384c <mkdtemp@@Base+0x1870>)
   537b0:	mov	r2, r7
   537b2:	ldr	r0, [pc, #156]	; (53850 <mkdtemp@@Base+0x1874>)
   537b4:	mov	r3, r4
   537b6:	add	r1, pc
   537b8:	add	r0, pc
   537ba:	adds	r1, #32
   537bc:	bl	2f638 <error@@Base+0x134>
   537c0:	b.n	53760 <mkdtemp@@Base+0x1784>
   537c2:	blx	676c <__errno_location@plt>
   537c6:	ldr	r0, [r0, #0]
   537c8:	blx	5ad8 <strerror@plt+0x4>
   537cc:	ldr	r1, [pc, #132]	; (53854 <mkdtemp@@Base+0x1878>)
   537ce:	mov	r2, r7
   537d0:	add	r1, pc
   537d2:	adds	r1, #32
   537d4:	mov	r3, r0
   537d6:	ldr	r0, [pc, #128]	; (53858 <mkdtemp@@Base+0x187c>)
   537d8:	add	r0, pc
   537da:	bl	2f638 <error@@Base+0x134>
   537de:	mov	r0, r4
   537e0:	mov.w	r4, #4294967295	; 0xffffffff
   537e4:	blx	5e38 <close@plt+0x4>
   537e8:	b.n	5376e <mkdtemp@@Base+0x1792>
   537ea:	blx	676c <__errno_location@plt>
   537ee:	ldr	r0, [r0, #0]
   537f0:	blx	5ad8 <strerror@plt+0x4>
   537f4:	ldr	r1, [pc, #100]	; (5385c <mkdtemp@@Base+0x1880>)
   537f6:	mov	r2, r8
   537f8:	add	r1, pc
   537fa:	adds	r1, #32
   537fc:	mov	r3, r0
   537fe:	ldr	r0, [pc, #96]	; (53860 <mkdtemp@@Base+0x1884>)
   53800:	add	r0, pc
   53802:	bl	2f638 <error@@Base+0x134>
   53806:	b.n	5376e <mkdtemp@@Base+0x1792>
   53808:	blx	676c <__errno_location@plt>
   5380c:	ldr	r0, [r0, #0]
   5380e:	blx	5ad8 <strerror@plt+0x4>
   53812:	ldr	r1, [pc, #80]	; (53864 <mkdtemp@@Base+0x1888>)
   53814:	mov	r2, r6
   53816:	add	r1, pc
   53818:	adds	r1, #32
   5381a:	mov	r3, r0
   5381c:	ldr	r0, [pc, #72]	; (53868 <mkdtemp@@Base+0x188c>)
   5381e:	add	r0, pc
   53820:	bl	2f638 <error@@Base+0x134>
   53824:	b.n	537de <mkdtemp@@Base+0x1802>
   53826:	blx	620c <__stack_chk_fail@plt>
   5382a:	nop
   5382c:	movs	r1, #178	; 0xb2
   5382e:	movs	r4, r0
   53830:	lsls	r4, r3, #25
   53832:	movs	r0, r0
   53834:	lsls	r4, r4, #12
   53836:	movs	r3, r0
   53838:	lsls	r4, r4, #11
   5383a:	movs	r3, r0
   5383c:	lsls	r0, r0, #14
   5383e:	movs	r3, r0
   53840:	lsls	r2, r4, #13
   53842:	movs	r3, r0
   53844:	movs	r1, #14
   53846:	movs	r4, r0
   53848:	lsls	r6, r5, #9
   5384a:	movs	r3, r0
   5384c:	lsls	r6, r3, #12
   5384e:	movs	r3, r0
   53850:	lsls	r0, r5, #11
   53852:	movs	r3, r0
   53854:	lsls	r4, r0, #12
   53856:	movs	r3, r0
   53858:	lsls	r0, r3, #10
   5385a:	movs	r3, r0
   5385c:	lsls	r4, r3, #11
   5385e:	movs	r3, r0
   53860:	lsls	r4, r3, #8
   53862:	movs	r3, r0
   53864:	lsls	r6, r7, #10
   53866:	movs	r3, r0
   53868:	lsls	r2, r6, #8
   5386a:	movs	r3, r0
   5386c:	ldr	r0, [pc, #200]	; (53938 <mkdtemp@@Base+0x195c>)
   5386e:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   53872:	mov	r8, r1
   53874:	ldr	r1, [pc, #196]	; (5393c <mkdtemp@@Base+0x1960>)
   53876:	add	r0, pc
   53878:	sub.w	sp, sp, #16384	; 0x4000
   5387c:	mov	r4, r2
   5387e:	sub	sp, #28
   53880:	subs	r7, r3, #0
   53882:	add.w	r2, sp, #16384	; 0x4000
   53886:	ldr	r1, [r0, r1]
   53888:	add.w	r2, r2, #20
   5388c:	ldr	r1, [r1, #0]
   5388e:	str	r1, [r2, #0]
   53890:	mov.w	r1, #0
   53894:	blt.n	53916 <mkdtemp@@Base+0x193a>
   53896:	sub.w	r2, r7, #21
   5389a:	movw	r3, #16359	; 0x3fe7
   5389e:	cmp	r2, r3
   538a0:	bhi.n	53916 <mkdtemp@@Base+0x193a>
   538a2:	ldr	r0, [r4, #0]
   538a4:	mov	r6, sp
   538a6:	ldr	r1, [r4, #4]
   538a8:	add	r5, sp, #24
   538aa:	ldr	r2, [r4, #8]
   538ac:	add.w	r9, sp, #20
   538b0:	ldr	r3, [r4, #12]
   538b2:	stmia	r6!, {r0, r1, r2, r3}
   538b4:	mov	r1, r4
   538b6:	ldr	r0, [r4, #16]
   538b8:	movw	r3, #16380	; 0x3ffc
   538bc:	mov	r2, r7
   538be:	str	r0, [r6, #0]
   538c0:	mov	r0, r5
   538c2:	ldrb.w	r4, [r5, #-24]
   538c6:	and.w	r4, r4, #240	; 0xf0
   538ca:	cmp	r4, #96	; 0x60
   538cc:	ite	eq
   538ce:	moveq	r4, #24
   538d0:	movne	r4, #2
   538d2:	blx	57f8 <__memcpy_chk@plt>
   538d6:	ldr.w	r0, [r8, #68]	; 0x44
   538da:	adds	r2, r7, #4
   538dc:	mov	r1, r9
   538de:	movs	r3, #0
   538e0:	strb.w	r4, [r5, #-1]
   538e4:	strh.w	r3, [r5, #-4]
   538e8:	strb.w	r3, [r5, #-2]
   538ec:	bl	24668 <__read_chk@plt+0x1dc04>
   538f0:	mov	r3, r0
   538f2:	cbnz	r0, 53920 <mkdtemp@@Base+0x1944>
   538f4:	ldr	r0, [pc, #72]	; (53940 <mkdtemp@@Base+0x1964>)
   538f6:	add.w	r2, sp, #16384	; 0x4000
   538fa:	ldr	r1, [pc, #64]	; (5393c <mkdtemp@@Base+0x1960>)
   538fc:	adds	r2, #20
   538fe:	add	r0, pc
   53900:	ldr	r1, [r0, r1]
   53902:	ldr	r0, [r1, #0]
   53904:	ldr	r1, [r2, #0]
   53906:	eors	r0, r1
   53908:	bne.n	5391c <mkdtemp@@Base+0x1940>
   5390a:	mov	r0, r3
   5390c:	add.w	sp, sp, #16384	; 0x4000
   53910:	add	sp, #28
   53912:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   53916:	mov.w	r3, #4294967295	; 0xffffffff
   5391a:	b.n	538f4 <mkdtemp@@Base+0x1918>
   5391c:	blx	620c <__stack_chk_fail@plt>
   53920:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   53924:	ldr	r3, [pc, #28]	; (53944 <mkdtemp@@Base+0x1968>)
   53926:	add	r3, pc
   53928:	add.w	r1, r3, #48	; 0x30
   5392c:	mov	r2, r0
   5392e:	ldr	r0, [pc, #24]	; (53948 <mkdtemp@@Base+0x196c>)
   53930:	add	r0, pc
   53932:	bl	2dd68 <__read_chk@plt+0x27304>
   53936:	nop
   53938:	movs	r0, #10
   5393a:	movs	r4, r0
   5393c:	lsls	r4, r3, #25
   5393e:	movs	r0, r0
   53940:	subs	r2, r0, #6
   53942:	movs	r4, r0
   53944:	lsls	r6, r5, #6
   53946:	movs	r3, r0
   53948:	adds	r0, r7, r6
   5394a:	movs	r0, r0
   5394c:	push	{r3, r4, r5, lr}
   5394e:	mov	r5, r2
   53950:	ldr	r0, [r1, #72]	; 0x48
   53952:	mov	r2, r3
   53954:	mov	r1, r5
   53956:	mov	r4, r3
   53958:	bl	23fe0 <__read_chk@plt+0x1d57c>
   5395c:	cbnz	r0, 53974 <mkdtemp@@Base+0x1998>
   5395e:	ldr	r3, [r4, #0]
   53960:	cmp	r3, #3
   53962:	ittte	hi
   53964:	subhi	r3, #4
   53966:	strhi	r3, [r4, #0]
   53968:	ldrhi	r0, [r5, #0]
   5396a:	movls	r1, r0
   5396c:	ite	ls
   5396e:	movls	r0, r1
   53970:	addhi	r0, #4
   53972:	pop	{r3, r4, r5, pc}
   53974:	bl	1d8b0 <__read_chk@plt+0x16e4c>
   53978:	ldr	r3, [pc, #16]	; (5398c <mkdtemp@@Base+0x19b0>)
   5397a:	add	r3, pc
   5397c:	add.w	r1, r3, #68	; 0x44
   53980:	mov	r2, r0
   53982:	ldr	r0, [pc, #12]	; (53990 <mkdtemp@@Base+0x19b4>)
   53984:	add	r0, pc
   53986:	bl	2dd68 <__read_chk@plt+0x27304>
   5398a:	nop
   5398c:	lsls	r2, r3, #5
   5398e:	movs	r3, r0
   53990:	adds	r4, r4, r5
   53992:	movs	r0, r0
   53994:	movs	r0, r0
   53996:	movs	r0, r0
   53998:	subs	r2, r1, #1
   5399a:	it	eq
   5399c:	bxeq	lr
   5399e:	bcc.w	53bea <mkdtemp@@Base+0x1c0e>
   539a2:	cmp	r0, r1
   539a4:	bls.w	53bd4 <mkdtemp@@Base+0x1bf8>
   539a8:	tst	r1, r2
   539aa:	beq.w	53bdc <mkdtemp@@Base+0x1c00>
   539ae:	clz	r3, r0
   539b2:	clz	r2, r1
   539b6:	sub.w	r3, r2, r3
   539ba:	rsb	r3, r3, #31
   539be:	add	r2, pc, #16	; (adr r2, 539d0 <mkdtemp@@Base+0x19f4>)
   539c0:	add.w	r3, r2, r3, lsl #4
   539c4:	mov.w	r2, #0
   539c8:	mov	pc, r3
   539ca:	nop
   539cc:	nop.w
   539d0:	cmp.w	r0, r1, lsl #31
   539d4:	nop
   539d6:	adc.w	r2, r2, r2
   539da:	it	cs
   539dc:	subcs.w	r0, r0, r1, lsl #31
   539e0:	cmp.w	r0, r1, lsl #30
   539e4:	nop
   539e6:	adc.w	r2, r2, r2
   539ea:	it	cs
   539ec:	subcs.w	r0, r0, r1, lsl #30
   539f0:	cmp.w	r0, r1, lsl #29
   539f4:	nop
   539f6:	adc.w	r2, r2, r2
   539fa:	it	cs
   539fc:	subcs.w	r0, r0, r1, lsl #29
   53a00:	cmp.w	r0, r1, lsl #28
   53a04:	nop
   53a06:	adc.w	r2, r2, r2
   53a0a:	it	cs
   53a0c:	subcs.w	r0, r0, r1, lsl #28
   53a10:	cmp.w	r0, r1, lsl #27
   53a14:	nop
   53a16:	adc.w	r2, r2, r2
   53a1a:	it	cs
   53a1c:	subcs.w	r0, r0, r1, lsl #27
   53a20:	cmp.w	r0, r1, lsl #26
   53a24:	nop
   53a26:	adc.w	r2, r2, r2
   53a2a:	it	cs
   53a2c:	subcs.w	r0, r0, r1, lsl #26
   53a30:	cmp.w	r0, r1, lsl #25
   53a34:	nop
   53a36:	adc.w	r2, r2, r2
   53a3a:	it	cs
   53a3c:	subcs.w	r0, r0, r1, lsl #25
   53a40:	cmp.w	r0, r1, lsl #24
   53a44:	nop
   53a46:	adc.w	r2, r2, r2
   53a4a:	it	cs
   53a4c:	subcs.w	r0, r0, r1, lsl #24
   53a50:	cmp.w	r0, r1, lsl #23
   53a54:	nop
   53a56:	adc.w	r2, r2, r2
   53a5a:	it	cs
   53a5c:	subcs.w	r0, r0, r1, lsl #23
   53a60:	cmp.w	r0, r1, lsl #22
   53a64:	nop
   53a66:	adc.w	r2, r2, r2
   53a6a:	it	cs
   53a6c:	subcs.w	r0, r0, r1, lsl #22
   53a70:	cmp.w	r0, r1, lsl #21
   53a74:	nop
   53a76:	adc.w	r2, r2, r2
   53a7a:	it	cs
   53a7c:	subcs.w	r0, r0, r1, lsl #21
   53a80:	cmp.w	r0, r1, lsl #20
   53a84:	nop
   53a86:	adc.w	r2, r2, r2
   53a8a:	it	cs
   53a8c:	subcs.w	r0, r0, r1, lsl #20
   53a90:	cmp.w	r0, r1, lsl #19
   53a94:	nop
   53a96:	adc.w	r2, r2, r2
   53a9a:	it	cs
   53a9c:	subcs.w	r0, r0, r1, lsl #19
   53aa0:	cmp.w	r0, r1, lsl #18
   53aa4:	nop
   53aa6:	adc.w	r2, r2, r2
   53aaa:	it	cs
   53aac:	subcs.w	r0, r0, r1, lsl #18
   53ab0:	cmp.w	r0, r1, lsl #17
   53ab4:	nop
   53ab6:	adc.w	r2, r2, r2
   53aba:	it	cs
   53abc:	subcs.w	r0, r0, r1, lsl #17
   53ac0:	cmp.w	r0, r1, lsl #16
   53ac4:	nop
   53ac6:	adc.w	r2, r2, r2
   53aca:	it	cs
   53acc:	subcs.w	r0, r0, r1, lsl #16
   53ad0:	cmp.w	r0, r1, lsl #15
   53ad4:	nop
   53ad6:	adc.w	r2, r2, r2
   53ada:	it	cs
   53adc:	subcs.w	r0, r0, r1, lsl #15
   53ae0:	cmp.w	r0, r1, lsl #14
   53ae4:	nop
   53ae6:	adc.w	r2, r2, r2
   53aea:	it	cs
   53aec:	subcs.w	r0, r0, r1, lsl #14
   53af0:	cmp.w	r0, r1, lsl #13
   53af4:	nop
   53af6:	adc.w	r2, r2, r2
   53afa:	it	cs
   53afc:	subcs.w	r0, r0, r1, lsl #13
   53b00:	cmp.w	r0, r1, lsl #12
   53b04:	nop
   53b06:	adc.w	r2, r2, r2
   53b0a:	it	cs
   53b0c:	subcs.w	r0, r0, r1, lsl #12
   53b10:	cmp.w	r0, r1, lsl #11
   53b14:	nop
   53b16:	adc.w	r2, r2, r2
   53b1a:	it	cs
   53b1c:	subcs.w	r0, r0, r1, lsl #11
   53b20:	cmp.w	r0, r1, lsl #10
   53b24:	nop
   53b26:	adc.w	r2, r2, r2
   53b2a:	it	cs
   53b2c:	subcs.w	r0, r0, r1, lsl #10
   53b30:	cmp.w	r0, r1, lsl #9
   53b34:	nop
   53b36:	adc.w	r2, r2, r2
   53b3a:	it	cs
   53b3c:	subcs.w	r0, r0, r1, lsl #9
   53b40:	cmp.w	r0, r1, lsl #8
   53b44:	nop
   53b46:	adc.w	r2, r2, r2
   53b4a:	it	cs
   53b4c:	subcs.w	r0, r0, r1, lsl #8
   53b50:	cmp.w	r0, r1, lsl #7
   53b54:	nop
   53b56:	adc.w	r2, r2, r2
   53b5a:	it	cs
   53b5c:	subcs.w	r0, r0, r1, lsl #7
   53b60:	cmp.w	r0, r1, lsl #6
   53b64:	nop
   53b66:	adc.w	r2, r2, r2
   53b6a:	it	cs
   53b6c:	subcs.w	r0, r0, r1, lsl #6
   53b70:	cmp.w	r0, r1, lsl #5
   53b74:	nop
   53b76:	adc.w	r2, r2, r2
   53b7a:	it	cs
   53b7c:	subcs.w	r0, r0, r1, lsl #5
   53b80:	cmp.w	r0, r1, lsl #4
   53b84:	nop
   53b86:	adc.w	r2, r2, r2
   53b8a:	it	cs
   53b8c:	subcs.w	r0, r0, r1, lsl #4
   53b90:	cmp.w	r0, r1, lsl #3
   53b94:	nop
   53b96:	adc.w	r2, r2, r2
   53b9a:	it	cs
   53b9c:	subcs.w	r0, r0, r1, lsl #3
   53ba0:	cmp.w	r0, r1, lsl #2
   53ba4:	nop
   53ba6:	adc.w	r2, r2, r2
   53baa:	it	cs
   53bac:	subcs.w	r0, r0, r1, lsl #2
   53bb0:	cmp.w	r0, r1, lsl #1
   53bb4:	nop
   53bb6:	adc.w	r2, r2, r2
   53bba:	it	cs
   53bbc:	subcs.w	r0, r0, r1, lsl #1
   53bc0:	cmp.w	r0, r1
   53bc4:	nop
   53bc6:	adc.w	r2, r2, r2
   53bca:	it	cs
   53bcc:	subcs.w	r0, r0, r1
   53bd0:	mov	r0, r2
   53bd2:	bx	lr
   53bd4:	ite	eq
   53bd6:	moveq	r0, #1
   53bd8:	movne	r0, #0
   53bda:	bx	lr
   53bdc:	clz	r2, r1
   53be0:	rsb	r2, r2, #31
   53be4:	lsr.w	r0, r0, r2
   53be8:	bx	lr
   53bea:	cbz	r0, 53bf0 <mkdtemp@@Base+0x1c14>
   53bec:	mov.w	r0, #4294967295	; 0xffffffff
   53bf0:	b.w	54308 <mkdtemp@@Base+0x232c>
   53bf4:	cmp	r1, #0
   53bf6:	beq.n	53bea <mkdtemp@@Base+0x1c0e>
   53bf8:	stmdb	sp!, {r0, r1, lr}
   53bfc:	bl	53998 <mkdtemp@@Base+0x19bc>
   53c00:	ldmia.w	sp!, {r1, r2, lr}
   53c04:	mul.w	r3, r2, r0
   53c08:	sub.w	r1, r1, r3
   53c0c:	bx	lr
   53c0e:	nop
   53c10:	cmp	r1, #0
   53c12:	beq.w	53e92 <mkdtemp@@Base+0x1eb6>
   53c16:	eor.w	ip, r0, r1
   53c1a:	it	mi
   53c1c:	negmi	r1, r1
   53c1e:	subs	r2, r1, #1
   53c20:	beq.w	53e62 <mkdtemp@@Base+0x1e86>
   53c24:	movs	r3, r0
   53c26:	it	mi
   53c28:	negmi	r3, r0
   53c2a:	cmp	r3, r1
   53c2c:	bls.w	53e6c <mkdtemp@@Base+0x1e90>
   53c30:	tst	r1, r2
   53c32:	beq.w	53e7c <mkdtemp@@Base+0x1ea0>
   53c36:	clz	r2, r3
   53c3a:	clz	r0, r1
   53c3e:	sub.w	r2, r0, r2
   53c42:	rsb	r2, r2, #31
   53c46:	add	r0, pc, #16	; (adr r0, 53c58 <mkdtemp@@Base+0x1c7c>)
   53c48:	add.w	r2, r0, r2, lsl #4
   53c4c:	mov.w	r0, #0
   53c50:	mov	pc, r2
   53c52:	nop
   53c54:	nop.w
   53c58:	cmp.w	r3, r1, lsl #31
   53c5c:	nop
   53c5e:	adc.w	r0, r0, r0
   53c62:	it	cs
   53c64:	subcs.w	r3, r3, r1, lsl #31
   53c68:	cmp.w	r3, r1, lsl #30
   53c6c:	nop
   53c6e:	adc.w	r0, r0, r0
   53c72:	it	cs
   53c74:	subcs.w	r3, r3, r1, lsl #30
   53c78:	cmp.w	r3, r1, lsl #29
   53c7c:	nop
   53c7e:	adc.w	r0, r0, r0
   53c82:	it	cs
   53c84:	subcs.w	r3, r3, r1, lsl #29
   53c88:	cmp.w	r3, r1, lsl #28
   53c8c:	nop
   53c8e:	adc.w	r0, r0, r0
   53c92:	it	cs
   53c94:	subcs.w	r3, r3, r1, lsl #28
   53c98:	cmp.w	r3, r1, lsl #27
   53c9c:	nop
   53c9e:	adc.w	r0, r0, r0
   53ca2:	it	cs
   53ca4:	subcs.w	r3, r3, r1, lsl #27
   53ca8:	cmp.w	r3, r1, lsl #26
   53cac:	nop
   53cae:	adc.w	r0, r0, r0
   53cb2:	it	cs
   53cb4:	subcs.w	r3, r3, r1, lsl #26
   53cb8:	cmp.w	r3, r1, lsl #25
   53cbc:	nop
   53cbe:	adc.w	r0, r0, r0
   53cc2:	it	cs
   53cc4:	subcs.w	r3, r3, r1, lsl #25
   53cc8:	cmp.w	r3, r1, lsl #24
   53ccc:	nop
   53cce:	adc.w	r0, r0, r0
   53cd2:	it	cs
   53cd4:	subcs.w	r3, r3, r1, lsl #24
   53cd8:	cmp.w	r3, r1, lsl #23
   53cdc:	nop
   53cde:	adc.w	r0, r0, r0
   53ce2:	it	cs
   53ce4:	subcs.w	r3, r3, r1, lsl #23
   53ce8:	cmp.w	r3, r1, lsl #22
   53cec:	nop
   53cee:	adc.w	r0, r0, r0
   53cf2:	it	cs
   53cf4:	subcs.w	r3, r3, r1, lsl #22
   53cf8:	cmp.w	r3, r1, lsl #21
   53cfc:	nop
   53cfe:	adc.w	r0, r0, r0
   53d02:	it	cs
   53d04:	subcs.w	r3, r3, r1, lsl #21
   53d08:	cmp.w	r3, r1, lsl #20
   53d0c:	nop
   53d0e:	adc.w	r0, r0, r0
   53d12:	it	cs
   53d14:	subcs.w	r3, r3, r1, lsl #20
   53d18:	cmp.w	r3, r1, lsl #19
   53d1c:	nop
   53d1e:	adc.w	r0, r0, r0
   53d22:	it	cs
   53d24:	subcs.w	r3, r3, r1, lsl #19
   53d28:	cmp.w	r3, r1, lsl #18
   53d2c:	nop
   53d2e:	adc.w	r0, r0, r0
   53d32:	it	cs
   53d34:	subcs.w	r3, r3, r1, lsl #18
   53d38:	cmp.w	r3, r1, lsl #17
   53d3c:	nop
   53d3e:	adc.w	r0, r0, r0
   53d42:	it	cs
   53d44:	subcs.w	r3, r3, r1, lsl #17
   53d48:	cmp.w	r3, r1, lsl #16
   53d4c:	nop
   53d4e:	adc.w	r0, r0, r0
   53d52:	it	cs
   53d54:	subcs.w	r3, r3, r1, lsl #16
   53d58:	cmp.w	r3, r1, lsl #15
   53d5c:	nop
   53d5e:	adc.w	r0, r0, r0
   53d62:	it	cs
   53d64:	subcs.w	r3, r3, r1, lsl #15
   53d68:	cmp.w	r3, r1, lsl #14
   53d6c:	nop
   53d6e:	adc.w	r0, r0, r0
   53d72:	it	cs
   53d74:	subcs.w	r3, r3, r1, lsl #14
   53d78:	cmp.w	r3, r1, lsl #13
   53d7c:	nop
   53d7e:	adc.w	r0, r0, r0
   53d82:	it	cs
   53d84:	subcs.w	r3, r3, r1, lsl #13
   53d88:	cmp.w	r3, r1, lsl #12
   53d8c:	nop
   53d8e:	adc.w	r0, r0, r0
   53d92:	it	cs
   53d94:	subcs.w	r3, r3, r1, lsl #12
   53d98:	cmp.w	r3, r1, lsl #11
   53d9c:	nop
   53d9e:	adc.w	r0, r0, r0
   53da2:	it	cs
   53da4:	subcs.w	r3, r3, r1, lsl #11
   53da8:	cmp.w	r3, r1, lsl #10
   53dac:	nop
   53dae:	adc.w	r0, r0, r0
   53db2:	it	cs
   53db4:	subcs.w	r3, r3, r1, lsl #10
   53db8:	cmp.w	r3, r1, lsl #9
   53dbc:	nop
   53dbe:	adc.w	r0, r0, r0
   53dc2:	it	cs
   53dc4:	subcs.w	r3, r3, r1, lsl #9
   53dc8:	cmp.w	r3, r1, lsl #8
   53dcc:	nop
   53dce:	adc.w	r0, r0, r0
   53dd2:	it	cs
   53dd4:	subcs.w	r3, r3, r1, lsl #8
   53dd8:	cmp.w	r3, r1, lsl #7
   53ddc:	nop
   53dde:	adc.w	r0, r0, r0
   53de2:	it	cs
   53de4:	subcs.w	r3, r3, r1, lsl #7
   53de8:	cmp.w	r3, r1, lsl #6
   53dec:	nop
   53dee:	adc.w	r0, r0, r0
   53df2:	it	cs
   53df4:	subcs.w	r3, r3, r1, lsl #6
   53df8:	cmp.w	r3, r1, lsl #5
   53dfc:	nop
   53dfe:	adc.w	r0, r0, r0
   53e02:	it	cs
   53e04:	subcs.w	r3, r3, r1, lsl #5
   53e08:	cmp.w	r3, r1, lsl #4
   53e0c:	nop
   53e0e:	adc.w	r0, r0, r0
   53e12:	it	cs
   53e14:	subcs.w	r3, r3, r1, lsl #4
   53e18:	cmp.w	r3, r1, lsl #3
   53e1c:	nop
   53e1e:	adc.w	r0, r0, r0
   53e22:	it	cs
   53e24:	subcs.w	r3, r3, r1, lsl #3
   53e28:	cmp.w	r3, r1, lsl #2
   53e2c:	nop
   53e2e:	adc.w	r0, r0, r0
   53e32:	it	cs
   53e34:	subcs.w	r3, r3, r1, lsl #2
   53e38:	cmp.w	r3, r1, lsl #1
   53e3c:	nop
   53e3e:	adc.w	r0, r0, r0
   53e42:	it	cs
   53e44:	subcs.w	r3, r3, r1, lsl #1
   53e48:	cmp.w	r3, r1
   53e4c:	nop
   53e4e:	adc.w	r0, r0, r0
   53e52:	it	cs
   53e54:	subcs.w	r3, r3, r1
   53e58:	cmp.w	ip, #0
   53e5c:	it	mi
   53e5e:	negmi	r0, r0
   53e60:	bx	lr
   53e62:	teq	ip, r0
   53e66:	it	mi
   53e68:	negmi	r0, r0
   53e6a:	bx	lr
   53e6c:	it	cc
   53e6e:	movcc	r0, #0
   53e70:	itt	eq
   53e72:	moveq.w	r0, ip, asr #31
   53e76:	orreq.w	r0, r0, #1
   53e7a:	bx	lr
   53e7c:	clz	r2, r1
   53e80:	rsb	r2, r2, #31
   53e84:	cmp.w	ip, #0
   53e88:	lsr.w	r0, r3, r2
   53e8c:	it	mi
   53e8e:	negmi	r0, r0
   53e90:	bx	lr
   53e92:	cmp	r0, #0
   53e94:	it	gt
   53e96:	mvngt.w	r0, #2147483648	; 0x80000000
   53e9a:	it	lt
   53e9c:	movlt.w	r0, #2147483648	; 0x80000000
   53ea0:	b.w	54308 <mkdtemp@@Base+0x232c>
   53ea4:	cmp	r1, #0
   53ea6:	beq.n	53e92 <mkdtemp@@Base+0x1eb6>
   53ea8:	stmdb	sp!, {r0, r1, lr}
   53eac:	bl	53c16 <mkdtemp@@Base+0x1c3a>
   53eb0:	ldmia.w	sp!, {r1, r2, lr}
   53eb4:	mul.w	r3, r2, r0
   53eb8:	sub.w	r1, r1, r3
   53ebc:	bx	lr
   53ebe:	nop
   53ec0:	eor.w	r1, r1, #2147483648	; 0x80000000
   53ec4:	b.n	53ecc <mkdtemp@@Base+0x1ef0>
   53ec6:	nop
   53ec8:	eor.w	r3, r3, #2147483648	; 0x80000000
   53ecc:	push	{r4, r5, lr}
   53ece:	mov.w	r4, r1, lsl #1
   53ed2:	mov.w	r5, r3, lsl #1
   53ed6:	teq	r4, r5
   53eda:	it	eq
   53edc:	teqeq	r0, r2
   53ee0:	itttt	ne
   53ee2:	orrsne.w	ip, r4, r0
   53ee6:	orrsne.w	ip, r5, r2
   53eea:	mvnsne.w	ip, r4, asr #21
   53eee:	mvnsne.w	ip, r5, asr #21
   53ef2:	beq.w	540ba <mkdtemp@@Base+0x20de>
   53ef6:	mov.w	r4, r4, lsr #21
   53efa:	rsbs	r5, r4, r5, lsr #21
   53efe:	it	lt
   53f00:	neglt	r5, r5
   53f02:	ble.n	53f1e <mkdtemp@@Base+0x1f42>
   53f04:	add	r4, r5
   53f06:	eor.w	r2, r0, r2
   53f0a:	eor.w	r3, r1, r3
   53f0e:	eor.w	r0, r2, r0
   53f12:	eor.w	r1, r3, r1
   53f16:	eor.w	r2, r0, r2
   53f1a:	eor.w	r3, r1, r3
   53f1e:	cmp	r5, #54	; 0x36
   53f20:	it	hi
   53f22:	pophi	{r4, r5, pc}
   53f24:	tst.w	r1, #2147483648	; 0x80000000
   53f28:	mov.w	r1, r1, lsl #12
   53f2c:	mov.w	ip, #1048576	; 0x100000
   53f30:	orr.w	r1, ip, r1, lsr #12
   53f34:	beq.n	53f3c <mkdtemp@@Base+0x1f60>
   53f36:	negs	r0, r0
   53f38:	sbc.w	r1, r1, r1, lsl #1
   53f3c:	tst.w	r3, #2147483648	; 0x80000000
   53f40:	mov.w	r3, r3, lsl #12
   53f44:	orr.w	r3, ip, r3, lsr #12
   53f48:	beq.n	53f50 <mkdtemp@@Base+0x1f74>
   53f4a:	negs	r2, r2
   53f4c:	sbc.w	r3, r3, r3, lsl #1
   53f50:	teq	r4, r5
   53f54:	beq.w	540a6 <mkdtemp@@Base+0x20ca>
   53f58:	sub.w	r4, r4, #1
   53f5c:	rsbs	lr, r5, #32
   53f60:	blt.n	53f7e <mkdtemp@@Base+0x1fa2>
   53f62:	lsl.w	ip, r2, lr
   53f66:	lsr.w	r2, r2, r5
   53f6a:	adds	r0, r0, r2
   53f6c:	adc.w	r1, r1, #0
   53f70:	lsl.w	r2, r3, lr
   53f74:	adds	r0, r0, r2
   53f76:	asr.w	r3, r3, r5
   53f7a:	adcs	r1, r3
   53f7c:	b.n	53f9c <mkdtemp@@Base+0x1fc0>
   53f7e:	sub.w	r5, r5, #32
   53f82:	add.w	lr, lr, #32
   53f86:	cmp	r2, #1
   53f88:	lsl.w	ip, r3, lr
   53f8c:	it	cs
   53f8e:	orrcs.w	ip, ip, #2
   53f92:	asr.w	r3, r3, r5
   53f96:	adds	r0, r0, r3
   53f98:	adcs.w	r1, r1, r3, asr #31
   53f9c:	and.w	r5, r1, #2147483648	; 0x80000000
   53fa0:	bpl.n	53fb2 <mkdtemp@@Base+0x1fd6>
   53fa2:	mov.w	lr, #0
   53fa6:	rsbs	ip, ip, #0
   53faa:	sbcs.w	r0, lr, r0
   53fae:	sbc.w	r1, lr, r1
   53fb2:	cmp.w	r1, #1048576	; 0x100000
   53fb6:	bcc.n	53ff0 <mkdtemp@@Base+0x2014>
   53fb8:	cmp.w	r1, #2097152	; 0x200000
   53fbc:	bcc.n	53fd8 <mkdtemp@@Base+0x1ffc>
   53fbe:	lsrs	r1, r1, #1
   53fc0:	movs.w	r0, r0, rrx
   53fc4:	mov.w	ip, ip, rrx
   53fc8:	add.w	r4, r4, #1
   53fcc:	mov.w	r2, r4, lsl #21
   53fd0:	cmn.w	r2, #4194304	; 0x400000
   53fd4:	bcs.w	5410c <mkdtemp@@Base+0x2130>
   53fd8:	cmp.w	ip, #2147483648	; 0x80000000
   53fdc:	it	eq
   53fde:	movseq.w	ip, r0, lsr #1
   53fe2:	adcs.w	r0, r0, #0
   53fe6:	adc.w	r1, r1, r4, lsl #20
   53fea:	orr.w	r1, r1, r5
   53fee:	pop	{r4, r5, pc}
   53ff0:	movs.w	ip, ip, lsl #1
   53ff4:	adcs	r0, r0
   53ff6:	adc.w	r1, r1, r1
   53ffa:	subs	r4, #1
   53ffc:	it	cs
   53ffe:	cmpcs.w	r1, #1048576	; 0x100000
   54002:	bcs.n	53fd8 <mkdtemp@@Base+0x1ffc>
   54004:	teq	r1, #0
   54008:	itt	eq
   5400a:	moveq	r1, r0
   5400c:	moveq	r0, #0
   5400e:	clz	r3, r1
   54012:	it	eq
   54014:	addeq	r3, #32
   54016:	sub.w	r3, r3, #11
   5401a:	subs.w	r2, r3, #32
   5401e:	bge.n	5403a <mkdtemp@@Base+0x205e>
   54020:	adds	r2, #12
   54022:	ble.n	54036 <mkdtemp@@Base+0x205a>
   54024:	add.w	ip, r2, #20
   54028:	rsb	r2, r2, #12
   5402c:	lsl.w	r0, r1, ip
   54030:	lsr.w	r1, r1, r2
   54034:	b.n	54050 <mkdtemp@@Base+0x2074>
   54036:	add.w	r2, r2, #20
   5403a:	it	le
   5403c:	rsble	ip, r2, #32
   54040:	lsl.w	r1, r1, r2
   54044:	lsr.w	ip, r0, ip
   54048:	itt	le
   5404a:	orrle.w	r1, r1, ip
   5404e:	lslle	r0, r2
   54050:	subs	r4, r4, r3
   54052:	ittt	ge
   54054:	addge.w	r1, r1, r4, lsl #20
   54058:	orrge	r1, r5
   5405a:	popge	{r4, r5, pc}
   5405c:	mvn.w	r4, r4
   54060:	subs	r4, #31
   54062:	bge.n	5409e <mkdtemp@@Base+0x20c2>
   54064:	adds	r4, #12
   54066:	bgt.n	54086 <mkdtemp@@Base+0x20aa>
   54068:	add.w	r4, r4, #20
   5406c:	rsb	r2, r4, #32
   54070:	lsr.w	r0, r0, r4
   54074:	lsl.w	r3, r1, r2
   54078:	orr.w	r0, r0, r3
   5407c:	lsr.w	r3, r1, r4
   54080:	orr.w	r1, r5, r3
   54084:	pop	{r4, r5, pc}
   54086:	rsb	r4, r4, #12
   5408a:	rsb	r2, r4, #32
   5408e:	lsr.w	r0, r0, r2
   54092:	lsl.w	r3, r1, r4
   54096:	orr.w	r0, r0, r3
   5409a:	mov	r1, r5
   5409c:	pop	{r4, r5, pc}
   5409e:	lsr.w	r0, r1, r4
   540a2:	mov	r1, r5
   540a4:	pop	{r4, r5, pc}
   540a6:	teq	r4, #0
   540aa:	eor.w	r3, r3, #1048576	; 0x100000
   540ae:	itte	eq
   540b0:	eoreq.w	r1, r1, #1048576	; 0x100000
   540b4:	addeq	r4, #1
   540b6:	subne	r5, #1
   540b8:	b.n	53f58 <mkdtemp@@Base+0x1f7c>
   540ba:	mvns.w	ip, r4, asr #21
   540be:	it	ne
   540c0:	mvnsne.w	ip, r5, asr #21
   540c4:	beq.n	5411a <mkdtemp@@Base+0x213e>
   540c6:	teq	r4, r5
   540ca:	it	eq
   540cc:	teqeq	r0, r2
   540d0:	beq.n	540de <mkdtemp@@Base+0x2102>
   540d2:	orrs.w	ip, r4, r0
   540d6:	itt	eq
   540d8:	moveq	r1, r3
   540da:	moveq	r0, r2
   540dc:	pop	{r4, r5, pc}
   540de:	teq	r1, r3
   540e2:	ittt	ne
   540e4:	movne	r1, #0
   540e6:	movne	r0, #0
   540e8:	popne	{r4, r5, pc}
   540ea:	movs.w	ip, r4, lsr #21
   540ee:	bne.n	540fc <mkdtemp@@Base+0x2120>
   540f0:	lsls	r0, r0, #1
   540f2:	adcs	r1, r1
   540f4:	it	cs
   540f6:	orrcs.w	r1, r1, #2147483648	; 0x80000000
   540fa:	pop	{r4, r5, pc}
   540fc:	adds.w	r4, r4, #4194304	; 0x400000
   54100:	itt	cc
   54102:	addcc.w	r1, r1, #1048576	; 0x100000
   54106:	popcc	{r4, r5, pc}
   54108:	and.w	r5, r1, #2147483648	; 0x80000000
   5410c:	orr.w	r1, r5, #2130706432	; 0x7f000000
   54110:	orr.w	r1, r1, #15728640	; 0xf00000
   54114:	mov.w	r0, #0
   54118:	pop	{r4, r5, pc}
   5411a:	mvns.w	ip, r4, asr #21
   5411e:	itte	ne
   54120:	movne	r1, r3
   54122:	movne	r0, r2
   54124:	mvnseq.w	ip, r5, asr #21
   54128:	itt	ne
   5412a:	movne	r3, r1
   5412c:	movne	r2, r0
   5412e:	orrs.w	r4, r0, r1, lsl #12
   54132:	itte	eq
   54134:	orrseq.w	r5, r2, r3, lsl #12
   54138:	teqeq	r1, r3
   5413c:	orrne.w	r1, r1, #524288	; 0x80000
   54140:	pop	{r4, r5, pc}
   54142:	nop
   54144:	teq	r0, #0
   54148:	itt	eq
   5414a:	moveq	r1, #0
   5414c:	bxeq	lr
   5414e:	push	{r4, r5, lr}
   54150:	mov.w	r4, #1024	; 0x400
   54154:	add.w	r4, r4, #50	; 0x32
   54158:	mov.w	r5, #0
   5415c:	mov.w	r1, #0
   54160:	b.n	54004 <mkdtemp@@Base+0x2028>
   54162:	nop
   54164:	teq	r0, #0
   54168:	itt	eq
   5416a:	moveq	r1, #0
   5416c:	bxeq	lr
   5416e:	push	{r4, r5, lr}
   54170:	mov.w	r4, #1024	; 0x400
   54174:	add.w	r4, r4, #50	; 0x32
   54178:	ands.w	r5, r0, #2147483648	; 0x80000000
   5417c:	it	mi
   5417e:	negmi	r0, r0
   54180:	mov.w	r1, #0
   54184:	b.n	54004 <mkdtemp@@Base+0x2028>
   54186:	nop
   54188:	lsls	r2, r0, #1
   5418a:	mov.w	r1, r2, asr #3
   5418e:	mov.w	r1, r1, rrx
   54192:	mov.w	r0, r2, lsl #28
   54196:	itttt	ne
   54198:	andsne.w	r3, r2, #4278190080	; 0xff000000
   5419c:	teqne	r3, #4278190080	; 0xff000000
   541a0:	eorne.w	r1, r1, #939524096	; 0x38000000
   541a4:	bxne	lr
   541a6:	bics.w	r2, r2, #4278190080	; 0xff000000
   541aa:	it	eq
   541ac:	bxeq	lr
   541ae:	teq	r3, #4278190080	; 0xff000000
   541b2:	itt	eq
   541b4:	orreq.w	r1, r1, #524288	; 0x80000
   541b8:	bxeq	lr
   541ba:	push	{r4, r5, lr}
   541bc:	mov.w	r4, #896	; 0x380
   541c0:	and.w	r5, r1, #2147483648	; 0x80000000
   541c4:	bic.w	r1, r1, #2147483648	; 0x80000000
   541c8:	b.n	54004 <mkdtemp@@Base+0x2028>
   541ca:	nop
   541cc:	orrs.w	r2, r0, r1
   541d0:	it	eq
   541d2:	bxeq	lr
   541d4:	push	{r4, r5, lr}
   541d6:	mov.w	r5, #0
   541da:	b.n	541f2 <mkdtemp@@Base+0x2216>
   541dc:	orrs.w	r2, r0, r1
   541e0:	it	eq
   541e2:	bxeq	lr
   541e4:	push	{r4, r5, lr}
   541e6:	ands.w	r5, r1, #2147483648	; 0x80000000
   541ea:	bpl.n	541f2 <mkdtemp@@Base+0x2216>
   541ec:	negs	r0, r0
   541ee:	sbc.w	r1, r1, r1, lsl #1
   541f2:	mov.w	r4, #1024	; 0x400
   541f6:	add.w	r4, r4, #50	; 0x32
   541fa:	movs.w	ip, r1, lsr #22
   541fe:	beq.w	53fb2 <mkdtemp@@Base+0x1fd6>
   54202:	mov.w	r2, #3
   54206:	movs.w	ip, ip, lsr #3
   5420a:	it	ne
   5420c:	addne	r2, #3
   5420e:	movs.w	ip, ip, lsr #3
   54212:	it	ne
   54214:	addne	r2, #3
   54216:	add.w	r2, r2, ip, lsr #3
   5421a:	rsb	r3, r2, #32
   5421e:	lsl.w	ip, r0, r3
   54222:	lsr.w	r0, r0, r2
   54226:	lsl.w	lr, r1, r3
   5422a:	orr.w	r0, r0, lr
   5422e:	lsr.w	r1, r1, r2
   54232:	add	r4, r2
   54234:	b.n	53fb2 <mkdtemp@@Base+0x1fd6>
   54236:	nop
   54238:	cbnz	r3, 5425a <mkdtemp@@Base+0x227e>
   5423a:	cbnz	r2, 5425a <mkdtemp@@Base+0x227e>
   5423c:	cmp	r1, #0
   5423e:	ittt	lt
   54240:	movlt	r0, #0
   54242:	movlt.w	r1, #2147483648	; 0x80000000
   54246:	blt.n	54256 <mkdtemp@@Base+0x227a>
   54248:	it	eq
   5424a:	cmpeq	r0, #0
   5424c:	itt	ne
   5424e:	mvnne.w	r1, #2147483648	; 0x80000000
   54252:	movne.w	r0, #4294967295	; 0xffffffff
   54256:	b.w	54308 <mkdtemp@@Base+0x232c>
   5425a:	sub.w	ip, sp, #8
   5425e:	strd	ip, lr, [sp, #-16]!
   54262:	cmp	r1, #0
   54264:	blt.n	5427a <mkdtemp@@Base+0x229e>
   54266:	cmp	r3, #0
   54268:	blt.n	542a0 <mkdtemp@@Base+0x22c4>
   5426a:	bl	54540 <mkdtemp@@Base+0x2564>
   5426e:	ldr.w	lr, [sp, #4]
   54272:	ldrd	r2, r3, [sp, #8]
   54276:	add	sp, #16
   54278:	bx	lr
   5427a:	negs	r0, r0
   5427c:	sbc.w	r1, r1, r1, lsl #1
   54280:	cmp	r3, #0
   54282:	blt.n	542bc <mkdtemp@@Base+0x22e0>
   54284:	bl	54540 <mkdtemp@@Base+0x2564>
   54288:	ldr.w	lr, [sp, #4]
   5428c:	ldrd	r2, r3, [sp, #8]
   54290:	add	sp, #16
   54292:	negs	r0, r0
   54294:	sbc.w	r1, r1, r1, lsl #1
   54298:	negs	r2, r2
   5429a:	sbc.w	r3, r3, r3, lsl #1
   5429e:	bx	lr
   542a0:	negs	r2, r2
   542a2:	sbc.w	r3, r3, r3, lsl #1
   542a6:	bl	54540 <mkdtemp@@Base+0x2564>
   542aa:	ldr.w	lr, [sp, #4]
   542ae:	ldrd	r2, r3, [sp, #8]
   542b2:	add	sp, #16
   542b4:	negs	r0, r0
   542b6:	sbc.w	r1, r1, r1, lsl #1
   542ba:	bx	lr
   542bc:	negs	r2, r2
   542be:	sbc.w	r3, r3, r3, lsl #1
   542c2:	bl	54540 <mkdtemp@@Base+0x2564>
   542c6:	ldr.w	lr, [sp, #4]
   542ca:	ldrd	r2, r3, [sp, #8]
   542ce:	add	sp, #16
   542d0:	negs	r2, r2
   542d2:	sbc.w	r3, r3, r3, lsl #1
   542d6:	bx	lr
   542d8:	cbnz	r3, 542f0 <mkdtemp@@Base+0x2314>
   542da:	cbnz	r2, 542f0 <mkdtemp@@Base+0x2314>
   542dc:	cmp	r1, #0
   542de:	it	eq
   542e0:	cmpeq	r0, #0
   542e2:	itt	ne
   542e4:	movne.w	r1, #4294967295	; 0xffffffff
   542e8:	movne.w	r0, #4294967295	; 0xffffffff
   542ec:	b.w	54308 <mkdtemp@@Base+0x232c>
   542f0:	sub.w	ip, sp, #8
   542f4:	strd	ip, lr, [sp, #-16]!
   542f8:	bl	54540 <mkdtemp@@Base+0x2564>
   542fc:	ldr.w	lr, [sp, #4]
   54300:	ldrd	r2, r3, [sp, #8]
   54304:	add	sp, #16
   54306:	bx	lr
   54308:	push	{r1, lr}
   5430a:	mov.w	r0, #8
   5430e:	blx	63a8 <raise@plt+0x4>
   54312:	pop	{r1, pc}
   54314:	cmp	r1, #0
   54316:	add.w	r2, r0, r1
   5431a:	blt.n	5432a <mkdtemp@@Base+0x234e>
   5431c:	cmp	r0, r2
   5431e:	ite	le
   54320:	movle	r0, #0
   54322:	movgt	r0, #1
   54324:	cbnz	r0, 54334 <mkdtemp@@Base+0x2358>
   54326:	mov	r0, r2
   54328:	bx	lr
   5432a:	cmp	r0, r2
   5432c:	ite	ge
   5432e:	movge	r0, #0
   54330:	movlt	r0, #1
   54332:	b.n	54324 <mkdtemp@@Base+0x2348>
   54334:	push	{r3, lr}
   54336:	blx	5e8c <abort@plt>
   5433a:	nop
   5433c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   54340:	adds.w	r8, r0, r2
   54344:	adc.w	r9, r1, r3
   54348:	cmp	r2, #0
   5434a:	sbcs.w	r3, r3, #0
   5434e:	blt.n	54366 <mkdtemp@@Base+0x238a>
   54350:	cmp	r8, r0
   54352:	sbcs.w	r3, r9, r1
   54356:	ite	lt
   54358:	movlt	r3, #1
   5435a:	movge	r3, #0
   5435c:	cbnz	r3, 54374 <mkdtemp@@Base+0x2398>
   5435e:	mov	r0, r8
   54360:	mov	r1, r9
   54362:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   54366:	cmp	r0, r8
   54368:	sbcs.w	r3, r1, r9
   5436c:	ite	lt
   5436e:	movlt	r3, #1
   54370:	movge	r3, #0
   54372:	b.n	5435c <mkdtemp@@Base+0x2380>
   54374:	blx	5e8c <abort@plt>
   54378:	cmp	r1, #0
   5437a:	sub.w	r2, r0, r1
   5437e:	blt.n	5438e <mkdtemp@@Base+0x23b2>
   54380:	cmp	r0, r2
   54382:	ite	ge
   54384:	movge	r0, #0
   54386:	movlt	r0, #1
   54388:	cbnz	r0, 54398 <mkdtemp@@Base+0x23bc>
   5438a:	mov	r0, r2
   5438c:	bx	lr
   5438e:	cmp	r0, r2
   54390:	ite	le
   54392:	movle	r0, #0
   54394:	movgt	r0, #1
   54396:	b.n	54388 <mkdtemp@@Base+0x23ac>
   54398:	push	{r3, lr}
   5439a:	blx	5e8c <abort@plt>
   5439e:	nop
   543a0:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   543a4:	subs.w	r8, r0, r2
   543a8:	sbc.w	r9, r1, r3
   543ac:	cmp	r2, #0
   543ae:	sbcs.w	r3, r3, #0
   543b2:	blt.n	543ca <mkdtemp@@Base+0x23ee>
   543b4:	cmp	r0, r8
   543b6:	sbcs.w	r3, r1, r9
   543ba:	ite	lt
   543bc:	movlt	r3, #1
   543be:	movge	r3, #0
   543c0:	cbnz	r3, 543d8 <mkdtemp@@Base+0x23fc>
   543c2:	mov	r0, r8
   543c4:	mov	r1, r9
   543c6:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   543ca:	cmp	r8, r0
   543cc:	sbcs.w	r3, r9, r1
   543d0:	ite	lt
   543d2:	movlt	r3, #1
   543d4:	movge	r3, #0
   543d6:	b.n	543c0 <mkdtemp@@Base+0x23e4>
   543d8:	blx	5e8c <abort@plt>
   543dc:	smull	r0, r1, r0, r1
   543e0:	cmp.w	r1, r0, asr #31
   543e4:	bne.n	543e8 <mkdtemp@@Base+0x240c>
   543e6:	bx	lr
   543e8:	push	{r3, lr}
   543ea:	blx	5e8c <abort@plt>
   543ee:	nop
   543f0:	cmp.w	r1, r0, asr #31
   543f4:	push	{r3, r4, r5, r6, r7, lr}
   543f6:	mov.w	r4, r2, asr #31
   543fa:	bne.n	54406 <mkdtemp@@Base+0x242a>
   543fc:	cmp	r4, r3
   543fe:	bne.n	5443a <mkdtemp@@Base+0x245e>
   54400:	smull	r0, r1, r0, r2
   54404:	pop	{r3, r4, r5, r6, r7, pc}
   54406:	cmp	r4, r3
   54408:	bne.n	5446a <mkdtemp@@Base+0x248e>
   5440a:	umull	r4, r5, r1, r2
   5440e:	cmp	r1, #0
   54410:	umull	r6, r7, r0, r2
   54414:	itt	lt
   54416:	sublt.w	lr, r5, r2
   5441a:	movlt	r5, lr
   5441c:	cmp	r2, #0
   5441e:	mov	r3, r6
   54420:	bge.n	54428 <mkdtemp@@Base+0x244c>
   54422:	subs	r4, r4, r0
   54424:	sbc.w	r5, r5, r1
   54428:	adds	r4, r4, r7
   5442a:	adc.w	r5, r5, #0
   5442e:	cmp.w	r5, r4, asr #31
   54432:	bne.n	54482 <mkdtemp@@Base+0x24a6>
   54434:	mov	r0, r3
   54436:	mov	r1, r4
   54438:	pop	{r3, r4, r5, r6, r7, pc}
   5443a:	umull	r4, r5, r3, r0
   5443e:	cmp	r3, #0
   54440:	umull	r6, r7, r2, r0
   54444:	itt	lt
   54446:	sublt.w	lr, r5, r0
   5444a:	movlt	r5, lr
   5444c:	cmp	r0, #0
   5444e:	mov	ip, r6
   54450:	bge.n	54458 <mkdtemp@@Base+0x247c>
   54452:	subs	r4, r4, r2
   54454:	sbc.w	r5, r5, r3
   54458:	adds	r4, r4, r7
   5445a:	adc.w	r5, r5, #0
   5445e:	cmp.w	r5, r4, asr #31
   54462:	bne.n	54482 <mkdtemp@@Base+0x24a6>
   54464:	mov	r0, ip
   54466:	mov	r1, r4
   54468:	pop	{r3, r4, r5, r6, r7, pc}
   5446a:	cmp	r1, #0
   5446c:	blt.n	54486 <mkdtemp@@Base+0x24aa>
   5446e:	cmp	r3, #0
   54470:	blt.n	544ae <mkdtemp@@Base+0x24d2>
   54472:	orrs	r3, r1
   54474:	bne.n	54482 <mkdtemp@@Base+0x24a6>
   54476:	umull	r0, r1, r0, r2
   5447a:	cmp	r0, #0
   5447c:	sbcs.w	r3, r1, #0
   54480:	bge.n	54404 <mkdtemp@@Base+0x2428>
   54482:	blx	5e8c <abort@plt>
   54486:	cmp	r3, #0
   54488:	blt.n	544c6 <mkdtemp@@Base+0x24ea>
   5448a:	ite	eq
   5448c:	moveq	r3, #1
   5448e:	movne	r3, #0
   54490:	cmp.w	r1, #4294967295	; 0xffffffff
   54494:	ite	ne
   54496:	movne	r1, #0
   54498:	andeq.w	r1, r3, #1
   5449c:	cmp	r1, #0
   5449e:	beq.n	54482 <mkdtemp@@Base+0x24a6>
   544a0:	umull	r4, r5, r0, r2
   544a4:	subs	r3, r5, r2
   544a6:	bpl.n	54482 <mkdtemp@@Base+0x24a6>
   544a8:	mov	r0, r4
   544aa:	mov	r1, r3
   544ac:	pop	{r3, r4, r5, r6, r7, pc}
   544ae:	cmp.w	r3, #4294967295	; 0xffffffff
   544b2:	it	eq
   544b4:	cmpeq	r1, #0
   544b6:	bne.n	54482 <mkdtemp@@Base+0x24a6>
   544b8:	umull	r2, r3, r0, r2
   544bc:	subs	r4, r3, r0
   544be:	bpl.n	54482 <mkdtemp@@Base+0x24a6>
   544c0:	mov	r0, r2
   544c2:	mov	r1, r4
   544c4:	pop	{r3, r4, r5, r6, r7, pc}
   544c6:	ands	r1, r3
   544c8:	adds	r1, #1
   544ca:	bne.n	54482 <mkdtemp@@Base+0x24a6>
   544cc:	orrs.w	r3, r0, r2
   544d0:	beq.n	54482 <mkdtemp@@Base+0x24a6>
   544d2:	umull	r4, r5, r0, r2
   544d6:	subs	r3, r5, r0
   544d8:	subs	r3, r3, r2
   544da:	bpl.n	544a8 <mkdtemp@@Base+0x24cc>
   544dc:	b.n	54482 <mkdtemp@@Base+0x24a6>
   544de:	nop
   544e0:	cmp	r0, #0
   544e2:	push	{r3, lr}
   544e4:	rsb	r3, r0, #0
   544e8:	it	lt
   544ea:	lsrlt	r2, r3, #31
   544ec:	blt.n	544f6 <mkdtemp@@Base+0x251a>
   544ee:	cmp	r3, #0
   544f0:	ite	le
   544f2:	movle	r2, #0
   544f4:	movgt	r2, #1
   544f6:	cbnz	r2, 544fc <mkdtemp@@Base+0x2520>
   544f8:	mov	r0, r3
   544fa:	pop	{r3, pc}
   544fc:	blx	5e8c <abort@plt>
   54500:	vldr	d6, [pc, #44]	; 54530 <mkdtemp@@Base+0x2554>
   54504:	vmov	d7, r0, r1
   54508:	vmul.f64	d6, d7, d6
   5450c:	vldr	d5, [pc, #40]	; 54538 <mkdtemp@@Base+0x255c>
   54510:	vcvt.u32.f64	s12, d6
   54514:	vcvt.f64.u32	d4, s12
   54518:	vmov	r1, s12
   5451c:	vmls.f64	d7, d4, d5
   54520:	vcvt.u32.f64	s15, d7
   54524:	vmov	r0, s15
   54528:	bx	lr
   5452a:	nop
   5452c:	nop.w
   54530:	movs	r0, r0
   54532:	movs	r0, r0
   54534:	movs	r0, r0
   54536:	subs	r5, #240	; 0xf0
   54538:	movs	r0, r0
   5453a:	movs	r0, r0
   5453c:	movs	r0, r0
   5453e:	rors	r0, r6
   54540:	cmp	r1, r3
   54542:	it	eq
   54544:	cmpeq	r0, r2
   54546:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5454a:	mov	r4, r0
   5454c:	it	cc
   5454e:	movcc	r0, #0
   54550:	mov	r5, r1
   54552:	ldr.w	ip, [sp, #36]	; 0x24
   54556:	it	cc
   54558:	movcc	r1, r0
   5455a:	bcc.n	54634 <mkdtemp@@Base+0x2658>
   5455c:	mov	r8, r2
   5455e:	mov	r9, r3
   54560:	clz	r2, r3
   54564:	cmp	r3, #0
   54566:	beq.n	5464a <mkdtemp@@Base+0x266e>
   54568:	clz	r3, r5
   5456c:	cmp	r5, #0
   5456e:	beq.n	54642 <mkdtemp@@Base+0x2666>
   54570:	subs	r2, r2, r3
   54572:	sub.w	lr, r2, #32
   54576:	lsl.w	fp, r9, r2
   5457a:	lsl.w	r3, r8, lr
   5457e:	rsb	r7, r2, #32
   54582:	orr.w	fp, fp, r3
   54586:	lsr.w	r3, r8, r7
   5458a:	orr.w	fp, fp, r3
   5458e:	lsl.w	sl, r8, r2
   54592:	cmp	r5, fp
   54594:	it	eq
   54596:	cmpeq	r4, sl
   54598:	itt	cc
   5459a:	movcc	r0, #0
   5459c:	movcc	r1, r0
   5459e:	bcc.n	545b6 <mkdtemp@@Base+0x25da>
   545a0:	movs	r0, #1
   545a2:	subs.w	r4, r4, sl
   545a6:	lsl.w	r1, r0, lr
   545aa:	lsr.w	r3, r0, r7
   545ae:	sbc.w	r5, r5, fp
   545b2:	orrs	r1, r3
   545b4:	lsls	r0, r2
   545b6:	cmp	r2, #0
   545b8:	beq.n	54634 <mkdtemp@@Base+0x2658>
   545ba:	mov.w	r8, sl, lsr #1
   545be:	mov.w	r9, fp, lsr #1
   545c2:	orr.w	r8, r8, fp, lsl #31
   545c6:	mov	r6, r2
   545c8:	b.n	545e2 <mkdtemp@@Base+0x2606>
   545ca:	subs.w	r3, r4, r8
   545ce:	sbc.w	sl, r5, r9
   545d2:	adds	r3, r3, r3
   545d4:	adc.w	sl, sl, sl
   545d8:	adds	r4, r3, #1
   545da:	adc.w	r5, sl, #0
   545de:	subs	r6, #1
   545e0:	beq.n	545f2 <mkdtemp@@Base+0x2616>
   545e2:	cmp	r5, r9
   545e4:	it	eq
   545e6:	cmpeq	r4, r8
   545e8:	bcs.n	545ca <mkdtemp@@Base+0x25ee>
   545ea:	adds	r4, r4, r4
   545ec:	adcs	r5, r5
   545ee:	subs	r6, #1
   545f0:	bne.n	545e2 <mkdtemp@@Base+0x2606>
   545f2:	lsl.w	r7, r5, r7
   545f6:	lsr.w	r3, r4, r2
   545fa:	orrs	r3, r7
   545fc:	lsr.w	lr, r5, lr
   54600:	adds	r0, r0, r4
   54602:	lsr.w	r8, r5, r2
   54606:	orr.w	r4, r3, lr
   5460a:	sub.w	r7, r2, #32
   5460e:	rsb	r6, r2, #32
   54612:	lsl.w	r3, r8, r2
   54616:	lsl.w	r7, r4, r7
   5461a:	lsl.w	r2, r4, r2
   5461e:	orr.w	r3, r3, r7
   54622:	lsr.w	r6, r4, r6
   54626:	adc.w	r1, r5, r1
   5462a:	orrs	r3, r6
   5462c:	subs	r0, r0, r2
   5462e:	mov	r5, r8
   54630:	sbc.w	r1, r1, r3
   54634:	cmp.w	ip, #0
   54638:	beq.n	5463e <mkdtemp@@Base+0x2662>
   5463a:	strd	r4, r5, [ip]
   5463e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54642:	clz	r3, r4
   54646:	adds	r3, #32
   54648:	b.n	54570 <mkdtemp@@Base+0x2594>
   5464a:	clz	r2, r8
   5464e:	clz	r3, r5
   54652:	adds	r2, #32
   54654:	cmp	r5, #0
   54656:	bne.n	54570 <mkdtemp@@Base+0x2594>
   54658:	b.n	54642 <mkdtemp@@Base+0x2666>
   5465a:	nop
   5465c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   54660:	mov	r7, r0
   54662:	ldr	r6, [pc, #48]	; (54694 <mkdtemp@@Base+0x26b8>)
   54664:	mov	r8, r1
   54666:	ldr	r5, [pc, #48]	; (54698 <mkdtemp@@Base+0x26bc>)
   54668:	mov	r9, r2
   5466a:	add	r6, pc
   5466c:	blx	5720 <gss_create_empty_oid_set@plt-0x20>
   54670:	add	r5, pc
   54672:	subs	r6, r6, r5
   54674:	asrs	r6, r6, #2
   54676:	beq.n	5468e <mkdtemp@@Base+0x26b2>
   54678:	subs	r5, #4
   5467a:	movs	r4, #0
   5467c:	ldr.w	r3, [r5, #4]!
   54680:	adds	r4, #1
   54682:	mov	r2, r9
   54684:	mov	r1, r8
   54686:	mov	r0, r7
   54688:	blx	r3
   5468a:	cmp	r6, r4
   5468c:	bne.n	5467c <mkdtemp@@Base+0x26a0>
   5468e:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   54692:	nop
   54694:	movs	r2, r6
   54696:	movs	r4, r0
   54698:	movs	r0, r5
   5469a:	movs	r4, r0
   5469c:	bx	lr
   5469e:	nop

Disassembly of section .fini:

000546a0 <.fini>:
   546a0:	push	{r3, lr}
   546a4:	pop	{r3, pc}
