
Dutch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8b4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  0800ea58  0800ea58  0000fa58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee04  0800ee04  000101f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ee04  0800ee04  0000fe04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee0c  0800ee0c  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee0c  0800ee0c  0000fe0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ee10  0800ee10  0000fe10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800ee14  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000be8  200001f4  0800f008  000101f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ddc  0800f008  00010ddc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f29d  00000000  00000000  00010224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047d9  00000000  00000000  0002f4c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b38  00000000  00000000  00033ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001535  00000000  00000000  000357d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cd52  00000000  00000000  00036d0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000235f6  00000000  00000000  00053a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a744e  00000000  00000000  00077055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e4a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085c0  00000000  00000000  0011e4e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00126aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ea3c 	.word	0x0800ea3c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800ea3c 	.word	0x0800ea3c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <read_adc_avg.0>:
  uint32_t adcValue1 = 0;
  uint32_t adcValue2 = 0;
  uint32_t adcValue3 = 0;
  char msg[100];

  uint32_t read_adc_avg(ADC_HandleTypeDef* hadc, uint32_t channel) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	@ 0x28
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	f8c7 c004 	str.w	ip, [r7, #4]
      ADC_ChannelConfTypeDef sConfig = {0};
 8000ef2:	f107 0310 	add.w	r3, r7, #16
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
      sConfig.Channel = channel;
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	613b      	str	r3, [r7, #16]
      sConfig.Rank = 1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	617b      	str	r3, [r7, #20]
      sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f08:	2307      	movs	r3, #7
 8000f0a:	61bb      	str	r3, [r7, #24]
      HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000f0c:	f107 0310 	add.w	r3, r7, #16
 8000f10:	4619      	mov	r1, r3
 8000f12:	68f8      	ldr	r0, [r7, #12]
 8000f14:	f001 fc18 	bl	8002748 <HAL_ADC_ConfigChannel>

      uint32_t sum = 0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	627b      	str	r3, [r7, #36]	@ 0x24
      for (int i = 0; i < 10; i++) {
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	623b      	str	r3, [r7, #32]
 8000f20:	e014      	b.n	8000f4c <read_adc_avg.0+0x68>
          HAL_ADC_Start(hadc);
 8000f22:	68f8      	ldr	r0, [r7, #12]
 8000f24:	f001 fa90 	bl	8002448 <HAL_ADC_Start>
          HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8000f28:	f04f 31ff 	mov.w	r1, #4294967295
 8000f2c:	68f8      	ldr	r0, [r7, #12]
 8000f2e:	f001 fb72 	bl	8002616 <HAL_ADC_PollForConversion>
          sum += HAL_ADC_GetValue(hadc);
 8000f32:	68f8      	ldr	r0, [r7, #12]
 8000f34:	f001 fbfa 	bl	800272c <HAL_ADC_GetValue>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f3c:	4413      	add	r3, r2
 8000f3e:	627b      	str	r3, [r7, #36]	@ 0x24
          HAL_ADC_Stop(hadc);
 8000f40:	68f8      	ldr	r0, [r7, #12]
 8000f42:	f001 fb35 	bl	80025b0 <HAL_ADC_Stop>
      for (int i = 0; i < 10; i++) {
 8000f46:	6a3b      	ldr	r3, [r7, #32]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	623b      	str	r3, [r7, #32]
 8000f4c:	6a3b      	ldr	r3, [r7, #32]
 8000f4e:	2b09      	cmp	r3, #9
 8000f50:	dde7      	ble.n	8000f22 <read_adc_avg.0+0x3e>
      }
      return sum / 10;
 8000f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f54:	4a03      	ldr	r2, [pc, #12]	@ (8000f64 <read_adc_avg.0+0x80>)
 8000f56:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5a:	08db      	lsrs	r3, r3, #3
  }
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3728      	adds	r7, #40	@ 0x28
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	cccccccd 	.word	0xcccccccd

08000f68 <main>:
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b0a8      	sub	sp, #160	@ 0xa0
 8000f6c:	af02      	add	r7, sp, #8
int main(void)
 8000f6e:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000f72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  HAL_Init();
 8000f76:	f001 f98d 	bl	8002294 <HAL_Init>
  SystemClock_Config();
 8000f7a:	f000 f8c3 	bl	8001104 <SystemClock_Config>
  MX_GPIO_Init();
 8000f7e:	f000 fbe9 	bl	8001754 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f82:	f000 fbc7 	bl	8001714 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f86:	f000 f993 	bl	80012b0 <MX_I2C1_Init>
  MX_I2S2_Init();
 8000f8a:	f000 f9bf 	bl	800130c <MX_I2S2_Init>
  MX_SPI1_Init();
 8000f8e:	f000 f9eb 	bl	8001368 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000f92:	f00a fc09 	bl	800b7a8 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8000f96:	f000 fb93 	bl	80016c0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f9a:	f000 fac3 	bl	8001524 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000f9e:	f000 f919 	bl	80011d4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000fa2:	f000 fa17 	bl	80013d4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000fa6:	f000 fb11 	bl	80015cc <MX_TIM3_Init>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000faa:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	60da      	str	r2, [r3, #12]
 8000fb8:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	4b49      	ldr	r3, [pc, #292]	@ (80010e4 <main+0x17c>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	4a48      	ldr	r2, [pc, #288]	@ (80010e4 <main+0x17c>)
 8000fc4:	f043 0302 	orr.w	r3, r3, #2
 8000fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fca:	4b46      	ldr	r3, [pc, #280]	@ (80010e4 <main+0x17c>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	673b      	str	r3, [r7, #112]	@ 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	677b      	str	r3, [r7, #116]	@ 0x74
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	67bb      	str	r3, [r7, #120]	@ 0x78
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	483f      	ldr	r0, [pc, #252]	@ (80010e8 <main+0x180>)
 8000fea:	f002 f9d7 	bl	800339c <HAL_GPIO_Init>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	4b3c      	ldr	r3, [pc, #240]	@ (80010e4 <main+0x17c>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a3b      	ldr	r2, [pc, #236]	@ (80010e4 <main+0x17c>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b39      	ldr	r3, [pc, #228]	@ (80010e4 <main+0x17c>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800100a:	2303      	movs	r3, #3
 800100c:	673b      	str	r3, [r7, #112]	@ 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100e:	2302      	movs	r3, #2
 8001010:	677b      	str	r3, [r7, #116]	@ 0x74
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001012:	2301      	movs	r3, #1
 8001014:	67bb      	str	r3, [r7, #120]	@ 0x78
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001016:	2300      	movs	r3, #0
 8001018:	67fb      	str	r3, [r7, #124]	@ 0x7c
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800101a:	2301      	movs	r3, #1
 800101c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001020:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001024:	4619      	mov	r1, r3
 8001026:	4831      	ldr	r0, [pc, #196]	@ (80010ec <main+0x184>)
 8001028:	f002 f9b8 	bl	800339c <HAL_GPIO_Init>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800102c:	213c      	movs	r1, #60	@ 0x3c
 800102e:	4830      	ldr	r0, [pc, #192]	@ (80010f0 <main+0x188>)
 8001030:	f006 fa09 	bl	8007446 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim3);
 8001034:	482f      	ldr	r0, [pc, #188]	@ (80010f4 <main+0x18c>)
 8001036:	f006 f8b7 	bl	80071a8 <HAL_TIM_Base_Start>
  uint16_t counterValue = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
  uint16_t normalizedCounter = 0;
 8001040:	2300      	movs	r3, #0
 8001042:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
  uint32_t adcValue1 = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  uint32_t adcValue2 = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t adcValue3 = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001058:	f00a fbcc 	bl	800b7f4 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    counterValue = (uint16_t)__HAL_TIM_GET_COUNTER(&htim2);
 800105c:	4b24      	ldr	r3, [pc, #144]	@ (80010f0 <main+0x188>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001062:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
	normalizedCounter = counterValue / 2;
 8001066:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800106a:	085b      	lsrs	r3, r3, #1
 800106c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	normalizedCounter = normalizedCounter * 9;
 8001070:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001074:	461a      	mov	r2, r3
 8001076:	00d2      	lsls	r2, r2, #3
 8001078:	4413      	add	r3, r2
 800107a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

	if (normalizedCounter > 32767) {
 800107e:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8001082:	2b00      	cmp	r3, #0
 8001084:	da03      	bge.n	800108e <main+0x126>
		normalizedCounter = 32767;
 8001086:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800108a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	}



//	adcValue1 = read_adc_avg(&hadc1, ADC_CHANNEL_8);
	adcValue2 = read_adc_avg(&hadc1, ADC_CHANNEL_14);
 800108e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001092:	469c      	mov	ip, r3
 8001094:	210e      	movs	r1, #14
 8001096:	4818      	ldr	r0, [pc, #96]	@ (80010f8 <main+0x190>)
 8001098:	f7ff ff24 	bl	8000ee4 <read_adc_avg.0>
 800109c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
//	adcValue3 = read_adc_avg(&hadc1, ADC_CHANNEL_15);

	sprintf(msg, "%u|%lu|%lu|%lu|0\r\n", normalizedCounter, adcValue1, adcValue3, adcValue2);
 80010a0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80010a4:	f107 000c 	add.w	r0, r7, #12
 80010a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80010ac:	9301      	str	r3, [sp, #4]
 80010ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80010b8:	4910      	ldr	r1, [pc, #64]	@ (80010fc <main+0x194>)
 80010ba:	f00b fc43 	bl	800c944 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff f8dc 	bl	8000280 <strlen>
 80010c8:	4603      	mov	r3, r0
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	f107 010c 	add.w	r1, r7, #12
 80010d0:	f04f 33ff 	mov.w	r3, #4294967295
 80010d4:	480a      	ldr	r0, [pc, #40]	@ (8001100 <main+0x198>)
 80010d6:	f006 fe4f 	bl	8007d78 <HAL_UART_Transmit>

	HAL_Delay(50);
 80010da:	2032      	movs	r0, #50	@ 0x32
 80010dc:	f001 f94c 	bl	8002378 <HAL_Delay>
  {
 80010e0:	e7ba      	b.n	8001058 <main+0xf0>
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40020400 	.word	0x40020400
 80010ec:	40020000 	.word	0x40020000
 80010f0:	200003f4 	.word	0x200003f4
 80010f4:	2000043c 	.word	0x2000043c
 80010f8:	20000210 	.word	0x20000210
 80010fc:	0800ea58 	.word	0x0800ea58
 8001100:	20000484 	.word	0x20000484

08001104 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b094      	sub	sp, #80	@ 0x50
 8001108:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110a:	f107 0320 	add.w	r3, r7, #32
 800110e:	2230      	movs	r2, #48	@ 0x30
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f00b fc7b 	bl	800ca0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	4b27      	ldr	r3, [pc, #156]	@ (80011cc <SystemClock_Config+0xc8>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001130:	4a26      	ldr	r2, [pc, #152]	@ (80011cc <SystemClock_Config+0xc8>)
 8001132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001136:	6413      	str	r3, [r2, #64]	@ 0x40
 8001138:	4b24      	ldr	r3, [pc, #144]	@ (80011cc <SystemClock_Config+0xc8>)
 800113a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001144:	2300      	movs	r3, #0
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	4b21      	ldr	r3, [pc, #132]	@ (80011d0 <SystemClock_Config+0xcc>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a20      	ldr	r2, [pc, #128]	@ (80011d0 <SystemClock_Config+0xcc>)
 800114e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001152:	6013      	str	r3, [r2, #0]
 8001154:	4b1e      	ldr	r3, [pc, #120]	@ (80011d0 <SystemClock_Config+0xcc>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001160:	2301      	movs	r3, #1
 8001162:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001164:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001168:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800116a:	2302      	movs	r3, #2
 800116c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800116e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001174:	2304      	movs	r3, #4
 8001176:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001178:	2348      	movs	r3, #72	@ 0x48
 800117a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800117c:	2302      	movs	r3, #2
 800117e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001180:	2303      	movs	r3, #3
 8001182:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001184:	f107 0320 	add.w	r3, r7, #32
 8001188:	4618      	mov	r0, r3
 800118a:	f005 f999 	bl	80064c0 <HAL_RCC_OscConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001194:	f000 fbcc 	bl	8001930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001198:	230f      	movs	r3, #15
 800119a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119c:	2302      	movs	r3, #2
 800119e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	2102      	movs	r1, #2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f005 fbfb 	bl	80069b0 <HAL_RCC_ClockConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011c0:	f000 fbb6 	bl	8001930 <Error_Handler>
  }
}
 80011c4:	bf00      	nop
 80011c6:	3750      	adds	r7, #80	@ 0x50
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40007000 	.word	0x40007000

080011d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011da:	463b      	mov	r3, r7
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011e6:	4b2f      	ldr	r3, [pc, #188]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 80011e8:	4a2f      	ldr	r2, [pc, #188]	@ (80012a8 <MX_ADC1_Init+0xd4>)
 80011ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80011ec:	4b2d      	ldr	r3, [pc, #180]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011f2:	4b2c      	ldr	r3, [pc, #176]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80011f8:	4b2a      	ldr	r3, [pc, #168]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011fe:	4b29      	ldr	r3, [pc, #164]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 8001200:	2200      	movs	r2, #0
 8001202:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001204:	4b27      	ldr	r3, [pc, #156]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 8001206:	2200      	movs	r2, #0
 8001208:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800120c:	4b25      	ldr	r3, [pc, #148]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 800120e:	2200      	movs	r2, #0
 8001210:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001212:	4b24      	ldr	r3, [pc, #144]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 8001214:	4a25      	ldr	r2, [pc, #148]	@ (80012ac <MX_ADC1_Init+0xd8>)
 8001216:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001218:	4b22      	ldr	r3, [pc, #136]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800121e:	4b21      	ldr	r3, [pc, #132]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 8001220:	2203      	movs	r2, #3
 8001222:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001224:	4b1f      	ldr	r3, [pc, #124]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 8001226:	2201      	movs	r2, #1
 8001228:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800122c:	4b1d      	ldr	r3, [pc, #116]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 800122e:	2201      	movs	r2, #1
 8001230:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001232:	481c      	ldr	r0, [pc, #112]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 8001234:	f001 f8c4 	bl	80023c0 <HAL_ADC_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800123e:	f000 fb77 	bl	8001930 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001242:	2308      	movs	r3, #8
 8001244:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001246:	2301      	movs	r3, #1
 8001248:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800124a:	2306      	movs	r3, #6
 800124c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800124e:	463b      	mov	r3, r7
 8001250:	4619      	mov	r1, r3
 8001252:	4814      	ldr	r0, [pc, #80]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 8001254:	f001 fa78 	bl	8002748 <HAL_ADC_ConfigChannel>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800125e:	f000 fb67 	bl	8001930 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001262:	230e      	movs	r3, #14
 8001264:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001266:	2302      	movs	r3, #2
 8001268:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800126a:	463b      	mov	r3, r7
 800126c:	4619      	mov	r1, r3
 800126e:	480d      	ldr	r0, [pc, #52]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 8001270:	f001 fa6a 	bl	8002748 <HAL_ADC_ConfigChannel>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800127a:	f000 fb59 	bl	8001930 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800127e:	230f      	movs	r3, #15
 8001280:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001282:	2303      	movs	r3, #3
 8001284:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001286:	463b      	mov	r3, r7
 8001288:	4619      	mov	r1, r3
 800128a:	4806      	ldr	r0, [pc, #24]	@ (80012a4 <MX_ADC1_Init+0xd0>)
 800128c:	f001 fa5c 	bl	8002748 <HAL_ADC_ConfigChannel>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001296:	f000 fb4b 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000210 	.word	0x20000210
 80012a8:	40012000 	.word	0x40012000
 80012ac:	0f000001 	.word	0x0f000001

080012b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012b4:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012b6:	4a13      	ldr	r2, [pc, #76]	@ (8001304 <MX_I2C1_Init+0x54>)
 80012b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012ba:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012bc:	4a12      	ldr	r2, [pc, #72]	@ (8001308 <MX_I2C1_Init+0x58>)
 80012be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e0:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012ec:	4804      	ldr	r0, [pc, #16]	@ (8001300 <MX_I2C1_Init+0x50>)
 80012ee:	f004 fb03 	bl	80058f8 <HAL_I2C_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012f8:	f000 fb1a 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	200002b8 	.word	0x200002b8
 8001304:	40005400 	.word	0x40005400
 8001308:	000186a0 	.word	0x000186a0

0800130c <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <MX_I2S2_Init+0x50>)
 8001312:	4a13      	ldr	r2, [pc, #76]	@ (8001360 <MX_I2S2_Init+0x54>)
 8001314:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_I2S2_Init+0x50>)
 8001318:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800131c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800131e:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <MX_I2S2_Init+0x50>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001324:	4b0d      	ldr	r3, [pc, #52]	@ (800135c <MX_I2S2_Init+0x50>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800132a:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <MX_I2S2_Init+0x50>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001330:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <MX_I2S2_Init+0x50>)
 8001332:	4a0c      	ldr	r2, [pc, #48]	@ (8001364 <MX_I2S2_Init+0x58>)
 8001334:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_I2S2_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800133c:	4b07      	ldr	r3, [pc, #28]	@ (800135c <MX_I2S2_Init+0x50>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001342:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_I2S2_Init+0x50>)
 8001344:	2201      	movs	r2, #1
 8001346:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <MX_I2S2_Init+0x50>)
 800134a:	f004 fc19 	bl	8005b80 <HAL_I2S_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8001354:	f000 faec 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2000030c 	.word	0x2000030c
 8001360:	40003800 	.word	0x40003800
 8001364:	00017700 	.word	0x00017700

08001368 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800136c:	4b17      	ldr	r3, [pc, #92]	@ (80013cc <MX_SPI1_Init+0x64>)
 800136e:	4a18      	ldr	r2, [pc, #96]	@ (80013d0 <MX_SPI1_Init+0x68>)
 8001370:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001372:	4b16      	ldr	r3, [pc, #88]	@ (80013cc <MX_SPI1_Init+0x64>)
 8001374:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001378:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800137a:	4b14      	ldr	r3, [pc, #80]	@ (80013cc <MX_SPI1_Init+0x64>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001380:	4b12      	ldr	r3, [pc, #72]	@ (80013cc <MX_SPI1_Init+0x64>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001386:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <MX_SPI1_Init+0x64>)
 8001388:	2200      	movs	r2, #0
 800138a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800138c:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <MX_SPI1_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001392:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <MX_SPI1_Init+0x64>)
 8001394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001398:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800139a:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <MX_SPI1_Init+0x64>)
 800139c:	2200      	movs	r2, #0
 800139e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <MX_SPI1_Init+0x64>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <MX_SPI1_Init+0x64>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ac:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <MX_SPI1_Init+0x64>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <MX_SPI1_Init+0x64>)
 80013b4:	220a      	movs	r2, #10
 80013b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013b8:	4804      	ldr	r0, [pc, #16]	@ (80013cc <MX_SPI1_Init+0x64>)
 80013ba:	f005 fe6b 	bl	8007094 <HAL_SPI_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013c4:	f000 fab4 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000354 	.word	0x20000354
 80013d0:	40013000 	.word	0x40013000

080013d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b092      	sub	sp, #72	@ 0x48
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
 80013f4:	615a      	str	r2, [r3, #20]
 80013f6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	2220      	movs	r2, #32
 80013fc:	2100      	movs	r1, #0
 80013fe:	4618      	mov	r0, r3
 8001400:	f00b fb05 	bl	800ca0e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001404:	4b45      	ldr	r3, [pc, #276]	@ (800151c <MX_TIM1_Init+0x148>)
 8001406:	4a46      	ldr	r2, [pc, #280]	@ (8001520 <MX_TIM1_Init+0x14c>)
 8001408:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800140a:	4b44      	ldr	r3, [pc, #272]	@ (800151c <MX_TIM1_Init+0x148>)
 800140c:	2200      	movs	r2, #0
 800140e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001410:	4b42      	ldr	r3, [pc, #264]	@ (800151c <MX_TIM1_Init+0x148>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001416:	4b41      	ldr	r3, [pc, #260]	@ (800151c <MX_TIM1_Init+0x148>)
 8001418:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800141c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141e:	4b3f      	ldr	r3, [pc, #252]	@ (800151c <MX_TIM1_Init+0x148>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001424:	4b3d      	ldr	r3, [pc, #244]	@ (800151c <MX_TIM1_Init+0x148>)
 8001426:	2200      	movs	r2, #0
 8001428:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800142a:	4b3c      	ldr	r3, [pc, #240]	@ (800151c <MX_TIM1_Init+0x148>)
 800142c:	2280      	movs	r2, #128	@ 0x80
 800142e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001430:	483a      	ldr	r0, [pc, #232]	@ (800151c <MX_TIM1_Init+0x148>)
 8001432:	f005 ff13 	bl	800725c <HAL_TIM_PWM_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800143c:	f000 fa78 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001440:	2300      	movs	r3, #0
 8001442:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001444:	2300      	movs	r3, #0
 8001446:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001448:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800144c:	4619      	mov	r1, r3
 800144e:	4833      	ldr	r0, [pc, #204]	@ (800151c <MX_TIM1_Init+0x148>)
 8001450:	f006 fb82 	bl	8007b58 <HAL_TIMEx_MasterConfigSynchronization>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800145a:	f000 fa69 	bl	8001930 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145e:	2360      	movs	r3, #96	@ 0x60
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001466:	2300      	movs	r3, #0
 8001468:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800146a:	2300      	movs	r3, #0
 800146c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001472:	2300      	movs	r3, #0
 8001474:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800147a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800147e:	2200      	movs	r2, #0
 8001480:	4619      	mov	r1, r3
 8001482:	4826      	ldr	r0, [pc, #152]	@ (800151c <MX_TIM1_Init+0x148>)
 8001484:	f006 f86e 	bl	8007564 <HAL_TIM_PWM_ConfigChannel>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800148e:	f000 fa4f 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001492:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001496:	2204      	movs	r2, #4
 8001498:	4619      	mov	r1, r3
 800149a:	4820      	ldr	r0, [pc, #128]	@ (800151c <MX_TIM1_Init+0x148>)
 800149c:	f006 f862 	bl	8007564 <HAL_TIM_PWM_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80014a6:	f000 fa43 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ae:	2208      	movs	r2, #8
 80014b0:	4619      	mov	r1, r3
 80014b2:	481a      	ldr	r0, [pc, #104]	@ (800151c <MX_TIM1_Init+0x148>)
 80014b4:	f006 f856 	bl	8007564 <HAL_TIM_PWM_ConfigChannel>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80014be:	f000 fa37 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c6:	220c      	movs	r2, #12
 80014c8:	4619      	mov	r1, r3
 80014ca:	4814      	ldr	r0, [pc, #80]	@ (800151c <MX_TIM1_Init+0x148>)
 80014cc:	f006 f84a 	bl	8007564 <HAL_TIM_PWM_ConfigChannel>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80014d6:	f000 fa2b 	bl	8001930 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014da:	2300      	movs	r3, #0
 80014dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014ea:	2300      	movs	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	4619      	mov	r1, r3
 80014fc:	4807      	ldr	r0, [pc, #28]	@ (800151c <MX_TIM1_Init+0x148>)
 80014fe:	f006 fb99 	bl	8007c34 <HAL_TIMEx_ConfigBreakDeadTime>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001508:	f000 fa12 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800150c:	4803      	ldr	r0, [pc, #12]	@ (800151c <MX_TIM1_Init+0x148>)
 800150e:	f000 fc8f 	bl	8001e30 <HAL_TIM_MspPostInit>

}
 8001512:	bf00      	nop
 8001514:	3748      	adds	r7, #72	@ 0x48
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	200003ac 	.word	0x200003ac
 8001520:	40010000 	.word	0x40010000

08001524 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08c      	sub	sp, #48	@ 0x30
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800152a:	f107 030c 	add.w	r3, r7, #12
 800152e:	2224      	movs	r2, #36	@ 0x24
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f00b fa6b 	bl	800ca0e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001540:	4b21      	ldr	r3, [pc, #132]	@ (80015c8 <MX_TIM2_Init+0xa4>)
 8001542:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001546:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001548:	4b1f      	ldr	r3, [pc, #124]	@ (80015c8 <MX_TIM2_Init+0xa4>)
 800154a:	2200      	movs	r2, #0
 800154c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154e:	4b1e      	ldr	r3, [pc, #120]	@ (80015c8 <MX_TIM2_Init+0xa4>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001554:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <MX_TIM2_Init+0xa4>)
 8001556:	f04f 32ff 	mov.w	r2, #4294967295
 800155a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800155c:	4b1a      	ldr	r3, [pc, #104]	@ (80015c8 <MX_TIM2_Init+0xa4>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001562:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <MX_TIM2_Init+0xa4>)
 8001564:	2200      	movs	r2, #0
 8001566:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001568:	2303      	movs	r3, #3
 800156a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800156c:	2300      	movs	r3, #0
 800156e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001570:	2301      	movs	r3, #1
 8001572:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001574:	2300      	movs	r3, #0
 8001576:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001578:	2305      	movs	r3, #5
 800157a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800157c:	2300      	movs	r3, #0
 800157e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001580:	2301      	movs	r3, #1
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001584:	2300      	movs	r3, #0
 8001586:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	4619      	mov	r1, r3
 8001592:	480d      	ldr	r0, [pc, #52]	@ (80015c8 <MX_TIM2_Init+0xa4>)
 8001594:	f005 feb1 	bl	80072fa <HAL_TIM_Encoder_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800159e:	f000 f9c7 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a6:	2300      	movs	r3, #0
 80015a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015aa:	1d3b      	adds	r3, r7, #4
 80015ac:	4619      	mov	r1, r3
 80015ae:	4806      	ldr	r0, [pc, #24]	@ (80015c8 <MX_TIM2_Init+0xa4>)
 80015b0:	f006 fad2 	bl	8007b58 <HAL_TIMEx_MasterConfigSynchronization>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80015ba:	f000 f9b9 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	3730      	adds	r7, #48	@ 0x30
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200003f4 	.word	0x200003f4

080015cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08a      	sub	sp, #40	@ 0x28
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d2:	f107 0320 	add.w	r3, r7, #32
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015dc:	1d3b      	adds	r3, r7, #4
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
 80015e8:	611a      	str	r2, [r3, #16]
 80015ea:	615a      	str	r2, [r3, #20]
 80015ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015ee:	4b32      	ldr	r3, [pc, #200]	@ (80016b8 <MX_TIM3_Init+0xec>)
 80015f0:	4a32      	ldr	r2, [pc, #200]	@ (80016bc <MX_TIM3_Init+0xf0>)
 80015f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015f4:	4b30      	ldr	r3, [pc, #192]	@ (80016b8 <MX_TIM3_Init+0xec>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015fa:	4b2f      	ldr	r3, [pc, #188]	@ (80016b8 <MX_TIM3_Init+0xec>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001600:	4b2d      	ldr	r3, [pc, #180]	@ (80016b8 <MX_TIM3_Init+0xec>)
 8001602:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001606:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001608:	4b2b      	ldr	r3, [pc, #172]	@ (80016b8 <MX_TIM3_Init+0xec>)
 800160a:	2200      	movs	r2, #0
 800160c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800160e:	4b2a      	ldr	r3, [pc, #168]	@ (80016b8 <MX_TIM3_Init+0xec>)
 8001610:	2280      	movs	r2, #128	@ 0x80
 8001612:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001614:	4828      	ldr	r0, [pc, #160]	@ (80016b8 <MX_TIM3_Init+0xec>)
 8001616:	f005 fe21 	bl	800725c <HAL_TIM_PWM_Init>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001620:	f000 f986 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001624:	2300      	movs	r3, #0
 8001626:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001628:	2300      	movs	r3, #0
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800162c:	f107 0320 	add.w	r3, r7, #32
 8001630:	4619      	mov	r1, r3
 8001632:	4821      	ldr	r0, [pc, #132]	@ (80016b8 <MX_TIM3_Init+0xec>)
 8001634:	f006 fa90 	bl	8007b58 <HAL_TIMEx_MasterConfigSynchronization>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800163e:	f000 f977 	bl	8001930 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001642:	2360      	movs	r3, #96	@ 0x60
 8001644:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	2200      	movs	r2, #0
 8001656:	4619      	mov	r1, r3
 8001658:	4817      	ldr	r0, [pc, #92]	@ (80016b8 <MX_TIM3_Init+0xec>)
 800165a:	f005 ff83 	bl	8007564 <HAL_TIM_PWM_ConfigChannel>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001664:	f000 f964 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	2204      	movs	r2, #4
 800166c:	4619      	mov	r1, r3
 800166e:	4812      	ldr	r0, [pc, #72]	@ (80016b8 <MX_TIM3_Init+0xec>)
 8001670:	f005 ff78 	bl	8007564 <HAL_TIM_PWM_ConfigChannel>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800167a:	f000 f959 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2208      	movs	r2, #8
 8001682:	4619      	mov	r1, r3
 8001684:	480c      	ldr	r0, [pc, #48]	@ (80016b8 <MX_TIM3_Init+0xec>)
 8001686:	f005 ff6d 	bl	8007564 <HAL_TIM_PWM_ConfigChannel>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001690:	f000 f94e 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001694:	1d3b      	adds	r3, r7, #4
 8001696:	220c      	movs	r2, #12
 8001698:	4619      	mov	r1, r3
 800169a:	4807      	ldr	r0, [pc, #28]	@ (80016b8 <MX_TIM3_Init+0xec>)
 800169c:	f005 ff62 	bl	8007564 <HAL_TIM_PWM_ConfigChannel>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80016a6:	f000 f943 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80016aa:	4803      	ldr	r0, [pc, #12]	@ (80016b8 <MX_TIM3_Init+0xec>)
 80016ac:	f000 fbc0 	bl	8001e30 <HAL_TIM_MspPostInit>

}
 80016b0:	bf00      	nop
 80016b2:	3728      	adds	r7, #40	@ 0x28
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	2000043c 	.word	0x2000043c
 80016bc:	40000400 	.word	0x40000400

080016c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016c4:	4b11      	ldr	r3, [pc, #68]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016c6:	4a12      	ldr	r2, [pc, #72]	@ (8001710 <MX_USART2_UART_Init+0x50>)
 80016c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80016ca:	4b10      	ldr	r3, [pc, #64]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016cc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80016d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016d2:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016d8:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016da:	2200      	movs	r2, #0
 80016dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016de:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016e4:	4b09      	ldr	r3, [pc, #36]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016e6:	220c      	movs	r2, #12
 80016e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ea:	4b08      	ldr	r3, [pc, #32]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016f6:	4805      	ldr	r0, [pc, #20]	@ (800170c <MX_USART2_UART_Init+0x4c>)
 80016f8:	f006 faee 	bl	8007cd8 <HAL_UART_Init>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001702:	f000 f915 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000484 	.word	0x20000484
 8001710:	40004400 	.word	0x40004400

08001714 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	4b0c      	ldr	r3, [pc, #48]	@ (8001750 <MX_DMA_Init+0x3c>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	4a0b      	ldr	r2, [pc, #44]	@ (8001750 <MX_DMA_Init+0x3c>)
 8001724:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001728:	6313      	str	r3, [r2, #48]	@ 0x30
 800172a:	4b09      	ldr	r3, [pc, #36]	@ (8001750 <MX_DMA_Init+0x3c>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	2038      	movs	r0, #56	@ 0x38
 800173c:	f001 fb0d 	bl	8002d5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001740:	2038      	movs	r0, #56	@ 0x38
 8001742:	f001 fb26 	bl	8002d92 <HAL_NVIC_EnableIRQ>

}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800

08001754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08c      	sub	sp, #48	@ 0x30
 8001758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175a:	f107 031c 	add.w	r3, r7, #28
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
 8001768:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	61bb      	str	r3, [r7, #24]
 800176e:	4b6b      	ldr	r3, [pc, #428]	@ (800191c <MX_GPIO_Init+0x1c8>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	4a6a      	ldr	r2, [pc, #424]	@ (800191c <MX_GPIO_Init+0x1c8>)
 8001774:	f043 0310 	orr.w	r3, r3, #16
 8001778:	6313      	str	r3, [r2, #48]	@ 0x30
 800177a:	4b68      	ldr	r3, [pc, #416]	@ (800191c <MX_GPIO_Init+0x1c8>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	f003 0310 	and.w	r3, r3, #16
 8001782:	61bb      	str	r3, [r7, #24]
 8001784:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	617b      	str	r3, [r7, #20]
 800178a:	4b64      	ldr	r3, [pc, #400]	@ (800191c <MX_GPIO_Init+0x1c8>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	4a63      	ldr	r2, [pc, #396]	@ (800191c <MX_GPIO_Init+0x1c8>)
 8001790:	f043 0304 	orr.w	r3, r3, #4
 8001794:	6313      	str	r3, [r2, #48]	@ 0x30
 8001796:	4b61      	ldr	r3, [pc, #388]	@ (800191c <MX_GPIO_Init+0x1c8>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	f003 0304 	and.w	r3, r3, #4
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
 80017a6:	4b5d      	ldr	r3, [pc, #372]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4a5c      	ldr	r2, [pc, #368]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b2:	4b5a      	ldr	r3, [pc, #360]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	4b56      	ldr	r3, [pc, #344]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a55      	ldr	r2, [pc, #340]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b53      	ldr	r3, [pc, #332]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	4b4f      	ldr	r3, [pc, #316]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4a4e      	ldr	r2, [pc, #312]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017e4:	f043 0302 	orr.w	r3, r3, #2
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4b4c      	ldr	r3, [pc, #304]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	4b48      	ldr	r3, [pc, #288]	@ (800191c <MX_GPIO_Init+0x1c8>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a47      	ldr	r2, [pc, #284]	@ (800191c <MX_GPIO_Init+0x1c8>)
 8001800:	f043 0308 	orr.w	r3, r3, #8
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b45      	ldr	r3, [pc, #276]	@ (800191c <MX_GPIO_Init+0x1c8>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0308 	and.w	r3, r3, #8
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8001812:	2200      	movs	r2, #0
 8001814:	2108      	movs	r1, #8
 8001816:	4842      	ldr	r0, [pc, #264]	@ (8001920 <MX_GPIO_Init+0x1cc>)
 8001818:	f001 ff44 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800181c:	2201      	movs	r2, #1
 800181e:	2101      	movs	r1, #1
 8001820:	4840      	ldr	r0, [pc, #256]	@ (8001924 <MX_GPIO_Init+0x1d0>)
 8001822:	f001 ff3f 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001826:	2200      	movs	r2, #0
 8001828:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800182c:	483e      	ldr	r0, [pc, #248]	@ (8001928 <MX_GPIO_Init+0x1d4>)
 800182e:	f001 ff39 	bl	80036a4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8001832:	2304      	movs	r3, #4
 8001834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001836:	2300      	movs	r3, #0
 8001838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 800183e:	f107 031c 	add.w	r3, r7, #28
 8001842:	4619      	mov	r1, r3
 8001844:	4836      	ldr	r0, [pc, #216]	@ (8001920 <MX_GPIO_Init+0x1cc>)
 8001846:	f001 fda9 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800184a:	2308      	movs	r3, #8
 800184c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800185a:	f107 031c 	add.w	r3, r7, #28
 800185e:	4619      	mov	r1, r3
 8001860:	482f      	ldr	r0, [pc, #188]	@ (8001920 <MX_GPIO_Init+0x1cc>)
 8001862:	f001 fd9b 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8001866:	2332      	movs	r3, #50	@ 0x32
 8001868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800186a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800186e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001874:	f107 031c 	add.w	r3, r7, #28
 8001878:	4619      	mov	r1, r3
 800187a:	4829      	ldr	r0, [pc, #164]	@ (8001920 <MX_GPIO_Init+0x1cc>)
 800187c:	f001 fd8e 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001880:	2301      	movs	r3, #1
 8001882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001884:	2301      	movs	r3, #1
 8001886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001890:	f107 031c 	add.w	r3, r7, #28
 8001894:	4619      	mov	r1, r3
 8001896:	4823      	ldr	r0, [pc, #140]	@ (8001924 <MX_GPIO_Init+0x1d0>)
 8001898:	f001 fd80 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800189c:	2301      	movs	r3, #1
 800189e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a0:	2302      	movs	r3, #2
 80018a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a8:	2300      	movs	r3, #0
 80018aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80018ac:	2302      	movs	r3, #2
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b0:	f107 031c 	add.w	r3, r7, #28
 80018b4:	4619      	mov	r1, r3
 80018b6:	481d      	ldr	r0, [pc, #116]	@ (800192c <MX_GPIO_Init+0x1d8>)
 80018b8:	f001 fd70 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80018bc:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80018c0:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	4619      	mov	r1, r3
 80018d4:	4814      	ldr	r0, [pc, #80]	@ (8001928 <MX_GPIO_Init+0x1d4>)
 80018d6:	f001 fd61 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80018da:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80018de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e8:	2300      	movs	r3, #0
 80018ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018ec:	2306      	movs	r3, #6
 80018ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	4619      	mov	r1, r3
 80018f6:	480b      	ldr	r0, [pc, #44]	@ (8001924 <MX_GPIO_Init+0x1d0>)
 80018f8:	f001 fd50 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80018fc:	2320      	movs	r3, #32
 80018fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001900:	2300      	movs	r3, #0
 8001902:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001908:	f107 031c 	add.w	r3, r7, #28
 800190c:	4619      	mov	r1, r3
 800190e:	4806      	ldr	r0, [pc, #24]	@ (8001928 <MX_GPIO_Init+0x1d4>)
 8001910:	f001 fd44 	bl	800339c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001914:	bf00      	nop
 8001916:	3730      	adds	r7, #48	@ 0x30
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40023800 	.word	0x40023800
 8001920:	40021000 	.word	0x40021000
 8001924:	40020800 	.word	0x40020800
 8001928:	40020c00 	.word	0x40020c00
 800192c:	40020000 	.word	0x40020000

08001930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001934:	b672      	cpsid	i
}
 8001936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <Error_Handler+0x8>

0800193c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	4b10      	ldr	r3, [pc, #64]	@ (8001988 <HAL_MspInit+0x4c>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194a:	4a0f      	ldr	r2, [pc, #60]	@ (8001988 <HAL_MspInit+0x4c>)
 800194c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001950:	6453      	str	r3, [r2, #68]	@ 0x44
 8001952:	4b0d      	ldr	r3, [pc, #52]	@ (8001988 <HAL_MspInit+0x4c>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	603b      	str	r3, [r7, #0]
 8001962:	4b09      	ldr	r3, [pc, #36]	@ (8001988 <HAL_MspInit+0x4c>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001966:	4a08      	ldr	r2, [pc, #32]	@ (8001988 <HAL_MspInit+0x4c>)
 8001968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800196c:	6413      	str	r3, [r2, #64]	@ 0x40
 800196e:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <HAL_MspInit+0x4c>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001976:	603b      	str	r3, [r7, #0]
 8001978:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800197a:	2007      	movs	r0, #7
 800197c:	f001 f9e2 	bl	8002d44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40023800 	.word	0x40023800

0800198c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08c      	sub	sp, #48	@ 0x30
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001994:	f107 031c 	add.w	r3, r7, #28
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	60da      	str	r2, [r3, #12]
 80019a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a49      	ldr	r2, [pc, #292]	@ (8001ad0 <HAL_ADC_MspInit+0x144>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	f040 808b 	bne.w	8001ac6 <HAL_ADC_MspInit+0x13a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019b0:	2300      	movs	r3, #0
 80019b2:	61bb      	str	r3, [r7, #24]
 80019b4:	4b47      	ldr	r3, [pc, #284]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b8:	4a46      	ldr	r2, [pc, #280]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019be:	6453      	str	r3, [r2, #68]	@ 0x44
 80019c0:	4b44      	ldr	r3, [pc, #272]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019c8:	61bb      	str	r3, [r7, #24]
 80019ca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	4b40      	ldr	r3, [pc, #256]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d4:	4a3f      	ldr	r2, [pc, #252]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6313      	str	r3, [r2, #48]	@ 0x30
 80019dc:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	2300      	movs	r3, #0
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	4b39      	ldr	r3, [pc, #228]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f0:	4a38      	ldr	r2, [pc, #224]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019f2:	f043 0301 	orr.w	r3, r3, #1
 80019f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f8:	4b36      	ldr	r3, [pc, #216]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 80019fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a04:	2300      	movs	r3, #0
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	4b32      	ldr	r3, [pc, #200]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 8001a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0c:	4a31      	ldr	r2, [pc, #196]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 8001a0e:	f043 0302 	orr.w	r3, r3, #2
 8001a12:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a14:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad4 <HAL_ADC_MspInit+0x148>)
 8001a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001a20:	2332      	movs	r3, #50	@ 0x32
 8001a22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a24:	2303      	movs	r3, #3
 8001a26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a2c:	f107 031c 	add.w	r3, r7, #28
 8001a30:	4619      	mov	r1, r3
 8001a32:	4829      	ldr	r0, [pc, #164]	@ (8001ad8 <HAL_ADC_MspInit+0x14c>)
 8001a34:	f001 fcb2 	bl	800339c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a38:	2310      	movs	r3, #16
 8001a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a44:	f107 031c 	add.w	r3, r7, #28
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4824      	ldr	r0, [pc, #144]	@ (8001adc <HAL_ADC_MspInit+0x150>)
 8001a4c:	f001 fca6 	bl	800339c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a50:	2301      	movs	r3, #1
 8001a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a54:	2303      	movs	r3, #3
 8001a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a5c:	f107 031c 	add.w	r3, r7, #28
 8001a60:	4619      	mov	r1, r3
 8001a62:	481f      	ldr	r0, [pc, #124]	@ (8001ae0 <HAL_ADC_MspInit+0x154>)
 8001a64:	f001 fc9a 	bl	800339c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a68:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ae8 <HAL_ADC_MspInit+0x15c>)
 8001a6c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a74:	4b1b      	ldr	r3, [pc, #108]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a80:	4b18      	ldr	r3, [pc, #96]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001a82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a86:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a88:	4b16      	ldr	r3, [pc, #88]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001a8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a8e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a90:	4b14      	ldr	r3, [pc, #80]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001a92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a96:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001a98:	4b12      	ldr	r3, [pc, #72]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001aaa:	480e      	ldr	r0, [pc, #56]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001aac:	f001 f98c 	bl	8002dc8 <HAL_DMA_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <HAL_ADC_MspInit+0x12e>
    {
      Error_Handler();
 8001ab6:	f7ff ff3b 	bl	8001930 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a09      	ldr	r2, [pc, #36]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001abe:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ac0:	4a08      	ldr	r2, [pc, #32]	@ (8001ae4 <HAL_ADC_MspInit+0x158>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ac6:	bf00      	nop
 8001ac8:	3730      	adds	r7, #48	@ 0x30
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40012000 	.word	0x40012000
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020800 	.word	0x40020800
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40020400 	.word	0x40020400
 8001ae4:	20000258 	.word	0x20000258
 8001ae8:	40026410 	.word	0x40026410

08001aec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08a      	sub	sp, #40	@ 0x28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a19      	ldr	r2, [pc, #100]	@ (8001b70 <HAL_I2C_MspInit+0x84>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d12c      	bne.n	8001b68 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	4b18      	ldr	r3, [pc, #96]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	4a17      	ldr	r2, [pc, #92]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b1e:	4b15      	ldr	r3, [pc, #84]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001b2a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001b2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b30:	2312      	movs	r3, #18
 8001b32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b34:	2301      	movs	r3, #1
 8001b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b3c:	2304      	movs	r3, #4
 8001b3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	4619      	mov	r1, r3
 8001b46:	480c      	ldr	r0, [pc, #48]	@ (8001b78 <HAL_I2C_MspInit+0x8c>)
 8001b48:	f001 fc28 	bl	800339c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	4b08      	ldr	r3, [pc, #32]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b54:	4a07      	ldr	r2, [pc, #28]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b5c:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b68:	bf00      	nop
 8001b6a:	3728      	adds	r7, #40	@ 0x28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40005400 	.word	0x40005400
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40020400 	.word	0x40020400

08001b7c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b090      	sub	sp, #64	@ 0x40
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
 8001ba4:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI2)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a3a      	ldr	r2, [pc, #232]	@ (8001c94 <HAL_I2S_MspInit+0x118>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d16c      	bne.n	8001c8a <HAL_I2S_MspInit+0x10e>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8001bb4:	23c8      	movs	r3, #200	@ 0xc8
 8001bb6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8001bb8:	2305      	movs	r3, #5
 8001bba:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f005 f913 	bl	8006df0 <HAL_RCCEx_PeriphCLKConfig>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8001bd0:	f7ff feae 	bl	8001930 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	613b      	str	r3, [r7, #16]
 8001bd8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bdc:	4a2e      	ldr	r2, [pc, #184]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001bde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001be2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be4:	4b2c      	ldr	r3, [pc, #176]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	4b28      	ldr	r3, [pc, #160]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf8:	4a27      	ldr	r2, [pc, #156]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001bfa:	f043 0304 	orr.w	r3, r3, #4
 8001bfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c00:	4b25      	ldr	r3, [pc, #148]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c04:	f003 0304 	and.w	r3, r3, #4
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	4b21      	ldr	r3, [pc, #132]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c14:	4a20      	ldr	r2, [pc, #128]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001c16:	f043 0302 	orr.w	r3, r3, #2
 8001c1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c98 <HAL_I2S_MspInit+0x11c>)
 8001c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c28:	2304      	movs	r3, #4
 8001c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c34:	2300      	movs	r3, #0
 8001c36:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001c38:	2306      	movs	r3, #6
 8001c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c40:	4619      	mov	r1, r3
 8001c42:	4816      	ldr	r0, [pc, #88]	@ (8001c9c <HAL_I2S_MspInit+0x120>)
 8001c44:	f001 fbaa 	bl	800339c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001c48:	2308      	movs	r3, #8
 8001c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c54:	2300      	movs	r3, #0
 8001c56:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c58:	2305      	movs	r3, #5
 8001c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001c5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c60:	4619      	mov	r1, r3
 8001c62:	480e      	ldr	r0, [pc, #56]	@ (8001c9c <HAL_I2S_MspInit+0x120>)
 8001c64:	f001 fb9a 	bl	800339c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001c68:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c7a:	2305      	movs	r3, #5
 8001c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c82:	4619      	mov	r1, r3
 8001c84:	4806      	ldr	r0, [pc, #24]	@ (8001ca0 <HAL_I2S_MspInit+0x124>)
 8001c86:	f001 fb89 	bl	800339c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001c8a:	bf00      	nop
 8001c8c:	3740      	adds	r7, #64	@ 0x40
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40003800 	.word	0x40003800
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40020800 	.word	0x40020800
 8001ca0:	40020400 	.word	0x40020400

08001ca4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	@ 0x28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 0314 	add.w	r3, r7, #20
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a19      	ldr	r2, [pc, #100]	@ (8001d28 <HAL_SPI_MspInit+0x84>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d12b      	bne.n	8001d1e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	4b18      	ldr	r3, [pc, #96]	@ (8001d2c <HAL_SPI_MspInit+0x88>)
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cce:	4a17      	ldr	r2, [pc, #92]	@ (8001d2c <HAL_SPI_MspInit+0x88>)
 8001cd0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd6:	4b15      	ldr	r3, [pc, #84]	@ (8001d2c <HAL_SPI_MspInit+0x88>)
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <HAL_SPI_MspInit+0x88>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	4a10      	ldr	r2, [pc, #64]	@ (8001d2c <HAL_SPI_MspInit+0x88>)
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d2c <HAL_SPI_MspInit+0x88>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001cfe:	23e0      	movs	r3, #224	@ 0xe0
 8001d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d0e:	2305      	movs	r3, #5
 8001d10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d12:	f107 0314 	add.w	r3, r7, #20
 8001d16:	4619      	mov	r1, r3
 8001d18:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <HAL_SPI_MspInit+0x8c>)
 8001d1a:	f001 fb3f 	bl	800339c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	@ 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40013000 	.word	0x40013000
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020000 	.word	0x40020000

08001d34 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a15      	ldr	r2, [pc, #84]	@ (8001d98 <HAL_TIM_PWM_MspInit+0x64>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d10e      	bne.n	8001d64 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b14      	ldr	r3, [pc, #80]	@ (8001d9c <HAL_TIM_PWM_MspInit+0x68>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4a13      	ldr	r2, [pc, #76]	@ (8001d9c <HAL_TIM_PWM_MspInit+0x68>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d56:	4b11      	ldr	r3, [pc, #68]	@ (8001d9c <HAL_TIM_PWM_MspInit+0x68>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d62:	e012      	b.n	8001d8a <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a0d      	ldr	r2, [pc, #52]	@ (8001da0 <HAL_TIM_PWM_MspInit+0x6c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d10d      	bne.n	8001d8a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	4b0a      	ldr	r3, [pc, #40]	@ (8001d9c <HAL_TIM_PWM_MspInit+0x68>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	4a09      	ldr	r2, [pc, #36]	@ (8001d9c <HAL_TIM_PWM_MspInit+0x68>)
 8001d78:	f043 0302 	orr.w	r3, r3, #2
 8001d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7e:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <HAL_TIM_PWM_MspInit+0x68>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	68bb      	ldr	r3, [r7, #8]
}
 8001d8a:	bf00      	nop
 8001d8c:	3714      	adds	r7, #20
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40010000 	.word	0x40010000
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40000400 	.word	0x40000400

08001da4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	@ 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dc4:	d12c      	bne.n	8001e20 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b17      	ldr	r3, [pc, #92]	@ (8001e28 <HAL_TIM_Encoder_MspInit+0x84>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	4a16      	ldr	r2, [pc, #88]	@ (8001e28 <HAL_TIM_Encoder_MspInit+0x84>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd6:	4b14      	ldr	r3, [pc, #80]	@ (8001e28 <HAL_TIM_Encoder_MspInit+0x84>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b10      	ldr	r3, [pc, #64]	@ (8001e28 <HAL_TIM_Encoder_MspInit+0x84>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	4a0f      	ldr	r2, [pc, #60]	@ (8001e28 <HAL_TIM_Encoder_MspInit+0x84>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e28 <HAL_TIM_Encoder_MspInit+0x84>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001dfe:	f248 0302 	movw	r3, #32770	@ 0x8002
 8001e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e04:	2302      	movs	r3, #2
 8001e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e10:	2301      	movs	r3, #1
 8001e12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4804      	ldr	r0, [pc, #16]	@ (8001e2c <HAL_TIM_Encoder_MspInit+0x88>)
 8001e1c:	f001 fabe 	bl	800339c <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001e20:	bf00      	nop
 8001e22:	3728      	adds	r7, #40	@ 0x28
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40020000 	.word	0x40020000

08001e30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08a      	sub	sp, #40	@ 0x28
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a34      	ldr	r2, [pc, #208]	@ (8001f20 <HAL_TIM_MspPostInit+0xf0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d11f      	bne.n	8001e92 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	4b33      	ldr	r3, [pc, #204]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	4a32      	ldr	r2, [pc, #200]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001e5c:	f043 0310 	orr.w	r3, r3, #16
 8001e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e62:	4b30      	ldr	r3, [pc, #192]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e66:	f003 0310 	and.w	r3, r3, #16
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001e6e:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8001e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e74:	2302      	movs	r3, #2
 8001e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e80:	2301      	movs	r3, #1
 8001e82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e84:	f107 0314 	add.w	r3, r7, #20
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4827      	ldr	r0, [pc, #156]	@ (8001f28 <HAL_TIM_MspPostInit+0xf8>)
 8001e8c:	f001 fa86 	bl	800339c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e90:	e041      	b.n	8001f16 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM3)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a25      	ldr	r2, [pc, #148]	@ (8001f2c <HAL_TIM_MspPostInit+0xfc>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d13c      	bne.n	8001f16 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	4b20      	ldr	r3, [pc, #128]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea4:	4a1f      	ldr	r2, [pc, #124]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001ea6:	f043 0302 	orr.w	r3, r3, #2
 8001eaa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eac:	4b1d      	ldr	r3, [pc, #116]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60bb      	str	r3, [r7, #8]
 8001ebc:	4b19      	ldr	r3, [pc, #100]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec0:	4a18      	ldr	r2, [pc, #96]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001ec2:	f043 0304 	orr.w	r3, r3, #4
 8001ec6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec8:	4b16      	ldr	r3, [pc, #88]	@ (8001f24 <HAL_TIM_MspPostInit+0xf4>)
 8001eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	60bb      	str	r3, [r7, #8]
 8001ed2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8001ed4:	2322      	movs	r3, #34	@ 0x22
 8001ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	4619      	mov	r1, r3
 8001eee:	4810      	ldr	r0, [pc, #64]	@ (8001f30 <HAL_TIM_MspPostInit+0x100>)
 8001ef0:	f001 fa54 	bl	800339c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8001ef4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f02:	2300      	movs	r3, #0
 8001f04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f06:	2302      	movs	r3, #2
 8001f08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f0a:	f107 0314 	add.w	r3, r7, #20
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4808      	ldr	r0, [pc, #32]	@ (8001f34 <HAL_TIM_MspPostInit+0x104>)
 8001f12:	f001 fa43 	bl	800339c <HAL_GPIO_Init>
}
 8001f16:	bf00      	nop
 8001f18:	3728      	adds	r7, #40	@ 0x28
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40010000 	.word	0x40010000
 8001f24:	40023800 	.word	0x40023800
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40000400 	.word	0x40000400
 8001f30:	40020400 	.word	0x40020400
 8001f34:	40020800 	.word	0x40020800

08001f38 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08a      	sub	sp, #40	@ 0x28
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f40:	f107 0314 	add.w	r3, r7, #20
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
 8001f4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a28      	ldr	r2, [pc, #160]	@ (8001ff8 <HAL_UART_MspInit+0xc0>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d149      	bne.n	8001fee <HAL_UART_MspInit+0xb6>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
 8001f5e:	4b27      	ldr	r3, [pc, #156]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f62:	4a26      	ldr	r2, [pc, #152]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001f64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6a:	4b24      	ldr	r3, [pc, #144]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	4b20      	ldr	r3, [pc, #128]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f86:	4b1d      	ldr	r3, [pc, #116]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	4b19      	ldr	r3, [pc, #100]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9a:	4a18      	ldr	r2, [pc, #96]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001f9c:	f043 0308 	orr.w	r3, r3, #8
 8001fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa2:	4b16      	ldr	r3, [pc, #88]	@ (8001ffc <HAL_UART_MspInit+0xc4>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa6:	f003 0308 	and.w	r3, r3, #8
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fae:	2304      	movs	r3, #4
 8001fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fbe:	2307      	movs	r3, #7
 8001fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc2:	f107 0314 	add.w	r3, r7, #20
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	480d      	ldr	r0, [pc, #52]	@ (8002000 <HAL_UART_MspInit+0xc8>)
 8001fca:	f001 f9e7 	bl	800339c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fce:	2340      	movs	r3, #64	@ 0x40
 8001fd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fde:	2307      	movs	r3, #7
 8001fe0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fe2:	f107 0314 	add.w	r3, r7, #20
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4806      	ldr	r0, [pc, #24]	@ (8002004 <HAL_UART_MspInit+0xcc>)
 8001fea:	f001 f9d7 	bl	800339c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001fee:	bf00      	nop
 8001ff0:	3728      	adds	r7, #40	@ 0x28
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40004400 	.word	0x40004400
 8001ffc:	40023800 	.word	0x40023800
 8002000:	40020000 	.word	0x40020000
 8002004:	40020c00 	.word	0x40020c00

08002008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800200c:	bf00      	nop
 800200e:	e7fd      	b.n	800200c <NMI_Handler+0x4>

08002010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002014:	bf00      	nop
 8002016:	e7fd      	b.n	8002014 <HardFault_Handler+0x4>

08002018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <MemManage_Handler+0x4>

08002020 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <BusFault_Handler+0x4>

08002028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <UsageFault_Handler+0x4>

08002030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002034:	bf00      	nop
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800203e:	b480      	push	{r7}
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800205e:	f000 f96b 	bl	8002338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800206c:	4802      	ldr	r0, [pc, #8]	@ (8002078 <DMA2_Stream0_IRQHandler+0x10>)
 800206e:	f000 ff59 	bl	8002f24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000258 	.word	0x20000258

0800207c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002080:	4802      	ldr	r0, [pc, #8]	@ (800208c <OTG_FS_IRQHandler+0x10>)
 8002082:	f001 fde5 	bl	8003c50 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200008b0 	.word	0x200008b0

08002090 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return 1;
 8002094:	2301      	movs	r3, #1
}
 8002096:	4618      	mov	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <_kill>:

int _kill(int pid, int sig)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020aa:	f00a fd13 	bl	800cad4 <__errno>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2216      	movs	r2, #22
 80020b2:	601a      	str	r2, [r3, #0]
  return -1;
 80020b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <_exit>:

void _exit (int status)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020c8:	f04f 31ff 	mov.w	r1, #4294967295
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff ffe7 	bl	80020a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020d2:	bf00      	nop
 80020d4:	e7fd      	b.n	80020d2 <_exit+0x12>

080020d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	60f8      	str	r0, [r7, #12]
 80020de:	60b9      	str	r1, [r7, #8]
 80020e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	e00a      	b.n	80020fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020e8:	f3af 8000 	nop.w
 80020ec:	4601      	mov	r1, r0
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	1c5a      	adds	r2, r3, #1
 80020f2:	60ba      	str	r2, [r7, #8]
 80020f4:	b2ca      	uxtb	r2, r1
 80020f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	3301      	adds	r3, #1
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	429a      	cmp	r2, r3
 8002104:	dbf0      	blt.n	80020e8 <_read+0x12>
  }

  return len;
 8002106:	687b      	ldr	r3, [r7, #4]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	e009      	b.n	8002136 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	60ba      	str	r2, [r7, #8]
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	3301      	adds	r3, #1
 8002134:	617b      	str	r3, [r7, #20]
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	429a      	cmp	r2, r3
 800213c:	dbf1      	blt.n	8002122 <_write+0x12>
  }
  return len;
 800213e:	687b      	ldr	r3, [r7, #4]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <_close>:

int _close(int file)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002150:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002154:	4618      	mov	r0, r3
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002170:	605a      	str	r2, [r3, #4]
  return 0;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <_isatty>:

int _isatty(int file)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002188:	2301      	movs	r3, #1
}
 800218a:	4618      	mov	r0, r3
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002196:	b480      	push	{r7}
 8002198:	b085      	sub	sp, #20
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b8:	4a14      	ldr	r2, [pc, #80]	@ (800220c <_sbrk+0x5c>)
 80021ba:	4b15      	ldr	r3, [pc, #84]	@ (8002210 <_sbrk+0x60>)
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021c4:	4b13      	ldr	r3, [pc, #76]	@ (8002214 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021cc:	4b11      	ldr	r3, [pc, #68]	@ (8002214 <_sbrk+0x64>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	@ (8002218 <_sbrk+0x68>)
 80021d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021d2:	4b10      	ldr	r3, [pc, #64]	@ (8002214 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d207      	bcs.n	80021f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021e0:	f00a fc78 	bl	800cad4 <__errno>
 80021e4:	4603      	mov	r3, r0
 80021e6:	220c      	movs	r2, #12
 80021e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ea:	f04f 33ff 	mov.w	r3, #4294967295
 80021ee:	e009      	b.n	8002204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021f0:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <_sbrk+0x64>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021f6:	4b07      	ldr	r3, [pc, #28]	@ (8002214 <_sbrk+0x64>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	4a05      	ldr	r2, [pc, #20]	@ (8002214 <_sbrk+0x64>)
 8002200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002202:	68fb      	ldr	r3, [r7, #12]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20020000 	.word	0x20020000
 8002210:	00000400 	.word	0x00000400
 8002214:	200004cc 	.word	0x200004cc
 8002218:	20000de0 	.word	0x20000de0

0800221c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002220:	4b06      	ldr	r3, [pc, #24]	@ (800223c <SystemInit+0x20>)
 8002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002226:	4a05      	ldr	r2, [pc, #20]	@ (800223c <SystemInit+0x20>)
 8002228:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800222c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	e000ed00 	.word	0xe000ed00

08002240 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002240:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002278 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002244:	f7ff ffea 	bl	800221c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002248:	480c      	ldr	r0, [pc, #48]	@ (800227c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800224a:	490d      	ldr	r1, [pc, #52]	@ (8002280 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800224c:	4a0d      	ldr	r2, [pc, #52]	@ (8002284 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002250:	e002      	b.n	8002258 <LoopCopyDataInit>

08002252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002256:	3304      	adds	r3, #4

08002258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800225a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800225c:	d3f9      	bcc.n	8002252 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800225e:	4a0a      	ldr	r2, [pc, #40]	@ (8002288 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002260:	4c0a      	ldr	r4, [pc, #40]	@ (800228c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002264:	e001      	b.n	800226a <LoopFillZerobss>

08002266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002268:	3204      	adds	r2, #4

0800226a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800226a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800226c:	d3fb      	bcc.n	8002266 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800226e:	f00a fc37 	bl	800cae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002272:	f7fe fe79 	bl	8000f68 <main>
  bx  lr    
 8002276:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002278:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800227c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002280:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002284:	0800ee14 	.word	0x0800ee14
  ldr r2, =_sbss
 8002288:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 800228c:	20000ddc 	.word	0x20000ddc

08002290 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002290:	e7fe      	b.n	8002290 <ADC_IRQHandler>
	...

08002294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002298:	4b0e      	ldr	r3, [pc, #56]	@ (80022d4 <HAL_Init+0x40>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0d      	ldr	r2, [pc, #52]	@ (80022d4 <HAL_Init+0x40>)
 800229e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022a4:	4b0b      	ldr	r3, [pc, #44]	@ (80022d4 <HAL_Init+0x40>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a0a      	ldr	r2, [pc, #40]	@ (80022d4 <HAL_Init+0x40>)
 80022aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b0:	4b08      	ldr	r3, [pc, #32]	@ (80022d4 <HAL_Init+0x40>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a07      	ldr	r2, [pc, #28]	@ (80022d4 <HAL_Init+0x40>)
 80022b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022bc:	2003      	movs	r0, #3
 80022be:	f000 fd41 	bl	8002d44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022c2:	2000      	movs	r0, #0
 80022c4:	f000 f808 	bl	80022d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022c8:	f7ff fb38 	bl	800193c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40023c00 	.word	0x40023c00

080022d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022e0:	4b12      	ldr	r3, [pc, #72]	@ (800232c <HAL_InitTick+0x54>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	4b12      	ldr	r3, [pc, #72]	@ (8002330 <HAL_InitTick+0x58>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	4619      	mov	r1, r3
 80022ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80022f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f6:	4618      	mov	r0, r3
 80022f8:	f000 fd59 	bl	8002dae <HAL_SYSTICK_Config>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e00e      	b.n	8002324 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b0f      	cmp	r3, #15
 800230a:	d80a      	bhi.n	8002322 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800230c:	2200      	movs	r2, #0
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	f04f 30ff 	mov.w	r0, #4294967295
 8002314:	f000 fd21 	bl	8002d5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002318:	4a06      	ldr	r2, [pc, #24]	@ (8002334 <HAL_InitTick+0x5c>)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	e000      	b.n	8002324 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000000 	.word	0x20000000
 8002330:	20000008 	.word	0x20000008
 8002334:	20000004 	.word	0x20000004

08002338 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800233c:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <HAL_IncTick+0x20>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	461a      	mov	r2, r3
 8002342:	4b06      	ldr	r3, [pc, #24]	@ (800235c <HAL_IncTick+0x24>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4413      	add	r3, r2
 8002348:	4a04      	ldr	r2, [pc, #16]	@ (800235c <HAL_IncTick+0x24>)
 800234a:	6013      	str	r3, [r2, #0]
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000008 	.word	0x20000008
 800235c:	200004d0 	.word	0x200004d0

08002360 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return uwTick;
 8002364:	4b03      	ldr	r3, [pc, #12]	@ (8002374 <HAL_GetTick+0x14>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	200004d0 	.word	0x200004d0

08002378 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002380:	f7ff ffee 	bl	8002360 <HAL_GetTick>
 8002384:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002390:	d005      	beq.n	800239e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002392:	4b0a      	ldr	r3, [pc, #40]	@ (80023bc <HAL_Delay+0x44>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	4413      	add	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800239e:	bf00      	nop
 80023a0:	f7ff ffde 	bl	8002360 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d8f7      	bhi.n	80023a0 <HAL_Delay+0x28>
  {
  }
}
 80023b0:	bf00      	nop
 80023b2:	bf00      	nop
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000008 	.word	0x20000008

080023c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e033      	b.n	800243e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d109      	bne.n	80023f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff fad4 	bl	800198c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	f003 0310 	and.w	r3, r3, #16
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d118      	bne.n	8002430 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002406:	f023 0302 	bic.w	r3, r3, #2
 800240a:	f043 0202 	orr.w	r2, r3, #2
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f000 faca 	bl	80029ac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	f023 0303 	bic.w	r3, r3, #3
 8002426:	f043 0201 	orr.w	r2, r3, #1
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	641a      	str	r2, [r3, #64]	@ 0x40
 800242e:	e001      	b.n	8002434 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800243c:	7bfb      	ldrb	r3, [r7, #15]
}
 800243e:	4618      	mov	r0, r3
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002450:	2300      	movs	r3, #0
 8002452:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800245a:	2b01      	cmp	r3, #1
 800245c:	d101      	bne.n	8002462 <HAL_ADC_Start+0x1a>
 800245e:	2302      	movs	r3, #2
 8002460:	e097      	b.n	8002592 <HAL_ADC_Start+0x14a>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2201      	movs	r2, #1
 8002466:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b01      	cmp	r3, #1
 8002476:	d018      	beq.n	80024aa <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 0201 	orr.w	r2, r2, #1
 8002486:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002488:	4b45      	ldr	r3, [pc, #276]	@ (80025a0 <HAL_ADC_Start+0x158>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a45      	ldr	r2, [pc, #276]	@ (80025a4 <HAL_ADC_Start+0x15c>)
 800248e:	fba2 2303 	umull	r2, r3, r2, r3
 8002492:	0c9a      	lsrs	r2, r3, #18
 8002494:	4613      	mov	r3, r2
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	4413      	add	r3, r2
 800249a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800249c:	e002      	b.n	80024a4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	3b01      	subs	r3, #1
 80024a2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f9      	bne.n	800249e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d15f      	bne.n	8002578 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80024c0:	f023 0301 	bic.w	r3, r3, #1
 80024c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d007      	beq.n	80024ea <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024e2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024f6:	d106      	bne.n	8002506 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024fc:	f023 0206 	bic.w	r2, r3, #6
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	645a      	str	r2, [r3, #68]	@ 0x44
 8002504:	e002      	b.n	800250c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002514:	4b24      	ldr	r3, [pc, #144]	@ (80025a8 <HAL_ADC_Start+0x160>)
 8002516:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002520:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f003 031f 	and.w	r3, r3, #31
 800252a:	2b00      	cmp	r3, #0
 800252c:	d10f      	bne.n	800254e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d129      	bne.n	8002590 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	e020      	b.n	8002590 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a16      	ldr	r2, [pc, #88]	@ (80025ac <HAL_ADC_Start+0x164>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d11b      	bne.n	8002590 <HAL_ADC_Start+0x148>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d114      	bne.n	8002590 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002574:	609a      	str	r2, [r3, #8]
 8002576:	e00b      	b.n	8002590 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257c:	f043 0210 	orr.w	r2, r3, #16
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002588:	f043 0201 	orr.w	r2, r3, #1
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	20000000 	.word	0x20000000
 80025a4:	431bde83 	.word	0x431bde83
 80025a8:	40012300 	.word	0x40012300
 80025ac:	40012000 	.word	0x40012000

080025b0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d101      	bne.n	80025c6 <HAL_ADC_Stop+0x16>
 80025c2:	2302      	movs	r3, #2
 80025c4:	e021      	b.n	800260a <HAL_ADC_Stop+0x5a>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f022 0201 	bic.w	r2, r2, #1
 80025dc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d109      	bne.n	8002600 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025f4:	f023 0301 	bic.w	r3, r3, #1
 80025f8:	f043 0201 	orr.w	r2, r3, #1
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b084      	sub	sp, #16
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002620:	2300      	movs	r3, #0
 8002622:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800262e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002632:	d113      	bne.n	800265c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800263e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002642:	d10b      	bne.n	800265c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002648:	f043 0220 	orr.w	r2, r3, #32
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e063      	b.n	8002724 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800265c:	f7ff fe80 	bl	8002360 <HAL_GetTick>
 8002660:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002662:	e021      	b.n	80026a8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800266a:	d01d      	beq.n	80026a8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d007      	beq.n	8002682 <HAL_ADC_PollForConversion+0x6c>
 8002672:	f7ff fe75 	bl	8002360 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d212      	bcs.n	80026a8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b02      	cmp	r3, #2
 800268e:	d00b      	beq.n	80026a8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002694:	f043 0204 	orr.w	r2, r3, #4
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e03d      	b.n	8002724 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d1d6      	bne.n	8002664 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f06f 0212 	mvn.w	r2, #18
 80026be:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d123      	bne.n	8002722 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d11f      	bne.n	8002722 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d006      	beq.n	80026fe <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d111      	bne.n	8002722 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d105      	bne.n	8002722 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	f043 0201 	orr.w	r2, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800273a:	4618      	mov	r0, r3
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
	...

08002748 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002752:	2300      	movs	r3, #0
 8002754:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800275c:	2b01      	cmp	r3, #1
 800275e:	d101      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x1c>
 8002760:	2302      	movs	r3, #2
 8002762:	e113      	b.n	800298c <HAL_ADC_ConfigChannel+0x244>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b09      	cmp	r3, #9
 8002772:	d925      	bls.n	80027c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68d9      	ldr	r1, [r3, #12]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	b29b      	uxth	r3, r3
 8002780:	461a      	mov	r2, r3
 8002782:	4613      	mov	r3, r2
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	4413      	add	r3, r2
 8002788:	3b1e      	subs	r3, #30
 800278a:	2207      	movs	r2, #7
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43da      	mvns	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	400a      	ands	r2, r1
 8002798:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68d9      	ldr	r1, [r3, #12]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	4618      	mov	r0, r3
 80027ac:	4603      	mov	r3, r0
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	4403      	add	r3, r0
 80027b2:	3b1e      	subs	r3, #30
 80027b4:	409a      	lsls	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	430a      	orrs	r2, r1
 80027bc:	60da      	str	r2, [r3, #12]
 80027be:	e022      	b.n	8002806 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6919      	ldr	r1, [r3, #16]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	461a      	mov	r2, r3
 80027ce:	4613      	mov	r3, r2
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	4413      	add	r3, r2
 80027d4:	2207      	movs	r2, #7
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	43da      	mvns	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	400a      	ands	r2, r1
 80027e2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6919      	ldr	r1, [r3, #16]
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	4618      	mov	r0, r3
 80027f6:	4603      	mov	r3, r0
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	4403      	add	r3, r0
 80027fc:	409a      	lsls	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b06      	cmp	r3, #6
 800280c:	d824      	bhi.n	8002858 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	4613      	mov	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	3b05      	subs	r3, #5
 8002820:	221f      	movs	r2, #31
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	43da      	mvns	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	400a      	ands	r2, r1
 800282e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	b29b      	uxth	r3, r3
 800283c:	4618      	mov	r0, r3
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	3b05      	subs	r3, #5
 800284a:	fa00 f203 	lsl.w	r2, r0, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	635a      	str	r2, [r3, #52]	@ 0x34
 8002856:	e04c      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b0c      	cmp	r3, #12
 800285e:	d824      	bhi.n	80028aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	4613      	mov	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	3b23      	subs	r3, #35	@ 0x23
 8002872:	221f      	movs	r2, #31
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	43da      	mvns	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	400a      	ands	r2, r1
 8002880:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	b29b      	uxth	r3, r3
 800288e:	4618      	mov	r0, r3
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	4613      	mov	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	3b23      	subs	r3, #35	@ 0x23
 800289c:	fa00 f203 	lsl.w	r2, r0, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80028a8:	e023      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	4613      	mov	r3, r2
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4413      	add	r3, r2
 80028ba:	3b41      	subs	r3, #65	@ 0x41
 80028bc:	221f      	movs	r2, #31
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43da      	mvns	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	400a      	ands	r2, r1
 80028ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	4618      	mov	r0, r3
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	4613      	mov	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4413      	add	r3, r2
 80028e4:	3b41      	subs	r3, #65	@ 0x41
 80028e6:	fa00 f203 	lsl.w	r2, r0, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028f2:	4b29      	ldr	r3, [pc, #164]	@ (8002998 <HAL_ADC_ConfigChannel+0x250>)
 80028f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a28      	ldr	r2, [pc, #160]	@ (800299c <HAL_ADC_ConfigChannel+0x254>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d10f      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x1d8>
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2b12      	cmp	r3, #18
 8002906:	d10b      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a1d      	ldr	r2, [pc, #116]	@ (800299c <HAL_ADC_ConfigChannel+0x254>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d12b      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x23a>
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a1c      	ldr	r2, [pc, #112]	@ (80029a0 <HAL_ADC_ConfigChannel+0x258>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d003      	beq.n	800293c <HAL_ADC_ConfigChannel+0x1f4>
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b11      	cmp	r3, #17
 800293a:	d122      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a11      	ldr	r2, [pc, #68]	@ (80029a0 <HAL_ADC_ConfigChannel+0x258>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d111      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800295e:	4b11      	ldr	r3, [pc, #68]	@ (80029a4 <HAL_ADC_ConfigChannel+0x25c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a11      	ldr	r2, [pc, #68]	@ (80029a8 <HAL_ADC_ConfigChannel+0x260>)
 8002964:	fba2 2303 	umull	r2, r3, r2, r3
 8002968:	0c9a      	lsrs	r2, r3, #18
 800296a:	4613      	mov	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	4413      	add	r3, r2
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002974:	e002      	b.n	800297c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	3b01      	subs	r3, #1
 800297a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f9      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3714      	adds	r7, #20
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	40012300 	.word	0x40012300
 800299c:	40012000 	.word	0x40012000
 80029a0:	10000012 	.word	0x10000012
 80029a4:	20000000 	.word	0x20000000
 80029a8:	431bde83 	.word	0x431bde83

080029ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029b4:	4b79      	ldr	r3, [pc, #484]	@ (8002b9c <ADC_Init+0x1f0>)
 80029b6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	431a      	orrs	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6859      	ldr	r1, [r3, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	021a      	lsls	r2, r3, #8
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	430a      	orrs	r2, r1
 80029f4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002a04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6859      	ldr	r1, [r3, #4]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	430a      	orrs	r2, r1
 8002a16:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689a      	ldr	r2, [r3, #8]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6899      	ldr	r1, [r3, #8]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68da      	ldr	r2, [r3, #12]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3e:	4a58      	ldr	r2, [pc, #352]	@ (8002ba0 <ADC_Init+0x1f4>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d022      	beq.n	8002a8a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a52:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6899      	ldr	r1, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6899      	ldr	r1, [r3, #8]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	e00f      	b.n	8002aaa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002aa8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0202 	bic.w	r2, r2, #2
 8002ab8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6899      	ldr	r1, [r3, #8]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	7e1b      	ldrb	r3, [r3, #24]
 8002ac4:	005a      	lsls	r2, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	430a      	orrs	r2, r1
 8002acc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d01b      	beq.n	8002b10 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	685a      	ldr	r2, [r3, #4]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ae6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	685a      	ldr	r2, [r3, #4]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002af6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6859      	ldr	r1, [r3, #4]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b02:	3b01      	subs	r3, #1
 8002b04:	035a      	lsls	r2, r3, #13
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	e007      	b.n	8002b20 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b1e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002b2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	051a      	lsls	r2, r3, #20
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	430a      	orrs	r2, r1
 8002b44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002b54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6899      	ldr	r1, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002b62:	025a      	lsls	r2, r3, #9
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6899      	ldr	r1, [r3, #8]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	029a      	lsls	r2, r3, #10
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	609a      	str	r2, [r3, #8]
}
 8002b90:	bf00      	nop
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	40012300 	.word	0x40012300
 8002ba0:	0f000001 	.word	0x0f000001

08002ba4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bd6:	4a04      	ldr	r2, [pc, #16]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	60d3      	str	r3, [r2, #12]
}
 8002bdc:	bf00      	nop
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bf0:	4b04      	ldr	r3, [pc, #16]	@ (8002c04 <__NVIC_GetPriorityGrouping+0x18>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	0a1b      	lsrs	r3, r3, #8
 8002bf6:	f003 0307 	and.w	r3, r3, #7
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	db0b      	blt.n	8002c32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c1a:	79fb      	ldrb	r3, [r7, #7]
 8002c1c:	f003 021f 	and.w	r2, r3, #31
 8002c20:	4907      	ldr	r1, [pc, #28]	@ (8002c40 <__NVIC_EnableIRQ+0x38>)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	095b      	lsrs	r3, r3, #5
 8002c28:	2001      	movs	r0, #1
 8002c2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	e000e100 	.word	0xe000e100

08002c44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	6039      	str	r1, [r7, #0]
 8002c4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	db0a      	blt.n	8002c6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	b2da      	uxtb	r2, r3
 8002c5c:	490c      	ldr	r1, [pc, #48]	@ (8002c90 <__NVIC_SetPriority+0x4c>)
 8002c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c62:	0112      	lsls	r2, r2, #4
 8002c64:	b2d2      	uxtb	r2, r2
 8002c66:	440b      	add	r3, r1
 8002c68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c6c:	e00a      	b.n	8002c84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	b2da      	uxtb	r2, r3
 8002c72:	4908      	ldr	r1, [pc, #32]	@ (8002c94 <__NVIC_SetPriority+0x50>)
 8002c74:	79fb      	ldrb	r3, [r7, #7]
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	3b04      	subs	r3, #4
 8002c7c:	0112      	lsls	r2, r2, #4
 8002c7e:	b2d2      	uxtb	r2, r2
 8002c80:	440b      	add	r3, r1
 8002c82:	761a      	strb	r2, [r3, #24]
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	e000e100 	.word	0xe000e100
 8002c94:	e000ed00 	.word	0xe000ed00

08002c98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b089      	sub	sp, #36	@ 0x24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f003 0307 	and.w	r3, r3, #7
 8002caa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	f1c3 0307 	rsb	r3, r3, #7
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	bf28      	it	cs
 8002cb6:	2304      	movcs	r3, #4
 8002cb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	2b06      	cmp	r3, #6
 8002cc0:	d902      	bls.n	8002cc8 <NVIC_EncodePriority+0x30>
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	3b03      	subs	r3, #3
 8002cc6:	e000      	b.n	8002cca <NVIC_EncodePriority+0x32>
 8002cc8:	2300      	movs	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43da      	mvns	r2, r3
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	401a      	ands	r2, r3
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cea:	43d9      	mvns	r1, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf0:	4313      	orrs	r3, r2
         );
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3724      	adds	r7, #36	@ 0x24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
	...

08002d00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d10:	d301      	bcc.n	8002d16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d12:	2301      	movs	r3, #1
 8002d14:	e00f      	b.n	8002d36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d16:	4a0a      	ldr	r2, [pc, #40]	@ (8002d40 <SysTick_Config+0x40>)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d1e:	210f      	movs	r1, #15
 8002d20:	f04f 30ff 	mov.w	r0, #4294967295
 8002d24:	f7ff ff8e 	bl	8002c44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <SysTick_Config+0x40>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d2e:	4b04      	ldr	r3, [pc, #16]	@ (8002d40 <SysTick_Config+0x40>)
 8002d30:	2207      	movs	r2, #7
 8002d32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	e000e010 	.word	0xe000e010

08002d44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7ff ff29 	bl	8002ba4 <__NVIC_SetPriorityGrouping>
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b086      	sub	sp, #24
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	4603      	mov	r3, r0
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
 8002d66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d6c:	f7ff ff3e 	bl	8002bec <__NVIC_GetPriorityGrouping>
 8002d70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	68b9      	ldr	r1, [r7, #8]
 8002d76:	6978      	ldr	r0, [r7, #20]
 8002d78:	f7ff ff8e 	bl	8002c98 <NVIC_EncodePriority>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d82:	4611      	mov	r1, r2
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff ff5d 	bl	8002c44 <__NVIC_SetPriority>
}
 8002d8a:	bf00      	nop
 8002d8c:	3718      	adds	r7, #24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b082      	sub	sp, #8
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	4603      	mov	r3, r0
 8002d9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ff31 	bl	8002c08 <__NVIC_EnableIRQ>
}
 8002da6:	bf00      	nop
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7ff ffa2 	bl	8002d00 <SysTick_Config>
 8002dbc:	4603      	mov	r3, r0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
	...

08002dc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002dd4:	f7ff fac4 	bl	8002360 <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e099      	b.n	8002f18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2202      	movs	r2, #2
 8002de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 0201 	bic.w	r2, r2, #1
 8002e02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e04:	e00f      	b.n	8002e26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e06:	f7ff faab 	bl	8002360 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b05      	cmp	r3, #5
 8002e12:	d908      	bls.n	8002e26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2220      	movs	r2, #32
 8002e18:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e078      	b.n	8002f18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d1e8      	bne.n	8002e06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e3c:	697a      	ldr	r2, [r7, #20]
 8002e3e:	4b38      	ldr	r3, [pc, #224]	@ (8002f20 <HAL_DMA_Init+0x158>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a1b      	ldr	r3, [r3, #32]
 8002e70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	2b04      	cmp	r3, #4
 8002e7e:	d107      	bne.n	8002e90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	697a      	ldr	r2, [r7, #20]
 8002e96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f023 0307 	bic.w	r3, r3, #7
 8002ea6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	d117      	bne.n	8002eea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00e      	beq.n	8002eea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 f9e9 	bl	80032a4 <DMA_CheckFifoParam>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d008      	beq.n	8002eea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2240      	movs	r2, #64	@ 0x40
 8002edc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e016      	b.n	8002f18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f9a0 	bl	8003238 <DMA_CalcBaseAndBitshift>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f00:	223f      	movs	r2, #63	@ 0x3f
 8002f02:	409a      	lsls	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3718      	adds	r7, #24
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	f010803f 	.word	0xf010803f

08002f24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f30:	4b8e      	ldr	r3, [pc, #568]	@ (800316c <HAL_DMA_IRQHandler+0x248>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a8e      	ldr	r2, [pc, #568]	@ (8003170 <HAL_DMA_IRQHandler+0x24c>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	0a9b      	lsrs	r3, r3, #10
 8002f3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f4e:	2208      	movs	r2, #8
 8002f50:	409a      	lsls	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	4013      	ands	r3, r2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d01a      	beq.n	8002f90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d013      	beq.n	8002f90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f022 0204 	bic.w	r2, r2, #4
 8002f76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f7c:	2208      	movs	r2, #8
 8002f7e:	409a      	lsls	r2, r3
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f88:	f043 0201 	orr.w	r2, r3, #1
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f94:	2201      	movs	r2, #1
 8002f96:	409a      	lsls	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d012      	beq.n	8002fc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00b      	beq.n	8002fc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	409a      	lsls	r2, r3
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fbe:	f043 0202 	orr.w	r2, r3, #2
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fca:	2204      	movs	r2, #4
 8002fcc:	409a      	lsls	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d012      	beq.n	8002ffc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00b      	beq.n	8002ffc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe8:	2204      	movs	r2, #4
 8002fea:	409a      	lsls	r2, r3
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff4:	f043 0204 	orr.w	r2, r3, #4
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003000:	2210      	movs	r2, #16
 8003002:	409a      	lsls	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4013      	ands	r3, r2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d043      	beq.n	8003094 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0308 	and.w	r3, r3, #8
 8003016:	2b00      	cmp	r3, #0
 8003018:	d03c      	beq.n	8003094 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301e:	2210      	movs	r2, #16
 8003020:	409a      	lsls	r2, r3
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d018      	beq.n	8003066 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d108      	bne.n	8003054 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003046:	2b00      	cmp	r3, #0
 8003048:	d024      	beq.n	8003094 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	4798      	blx	r3
 8003052:	e01f      	b.n	8003094 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003058:	2b00      	cmp	r3, #0
 800305a:	d01b      	beq.n	8003094 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	4798      	blx	r3
 8003064:	e016      	b.n	8003094 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003070:	2b00      	cmp	r3, #0
 8003072:	d107      	bne.n	8003084 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0208 	bic.w	r2, r2, #8
 8003082:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003098:	2220      	movs	r2, #32
 800309a:	409a      	lsls	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 808f 	beq.w	80031c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0310 	and.w	r3, r3, #16
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f000 8087 	beq.w	80031c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ba:	2220      	movs	r2, #32
 80030bc:	409a      	lsls	r2, r3
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b05      	cmp	r3, #5
 80030cc:	d136      	bne.n	800313c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0216 	bic.w	r2, r2, #22
 80030dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	695a      	ldr	r2, [r3, #20]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d103      	bne.n	80030fe <HAL_DMA_IRQHandler+0x1da>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d007      	beq.n	800310e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 0208 	bic.w	r2, r2, #8
 800310c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003112:	223f      	movs	r2, #63	@ 0x3f
 8003114:	409a      	lsls	r2, r3
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800312e:	2b00      	cmp	r3, #0
 8003130:	d07e      	beq.n	8003230 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	4798      	blx	r3
        }
        return;
 800313a:	e079      	b.n	8003230 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d01d      	beq.n	8003186 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10d      	bne.n	8003174 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315c:	2b00      	cmp	r3, #0
 800315e:	d031      	beq.n	80031c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	4798      	blx	r3
 8003168:	e02c      	b.n	80031c4 <HAL_DMA_IRQHandler+0x2a0>
 800316a:	bf00      	nop
 800316c:	20000000 	.word	0x20000000
 8003170:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003178:	2b00      	cmp	r3, #0
 800317a:	d023      	beq.n	80031c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	4798      	blx	r3
 8003184:	e01e      	b.n	80031c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003190:	2b00      	cmp	r3, #0
 8003192:	d10f      	bne.n	80031b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0210 	bic.w	r2, r2, #16
 80031a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d003      	beq.n	80031c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d032      	beq.n	8003232 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d022      	beq.n	800321e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2205      	movs	r2, #5
 80031dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f022 0201 	bic.w	r2, r2, #1
 80031ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	3301      	adds	r3, #1
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d307      	bcc.n	800320c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1f2      	bne.n	80031f0 <HAL_DMA_IRQHandler+0x2cc>
 800320a:	e000      	b.n	800320e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800320c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003222:	2b00      	cmp	r3, #0
 8003224:	d005      	beq.n	8003232 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	4798      	blx	r3
 800322e:	e000      	b.n	8003232 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003230:	bf00      	nop
    }
  }
}
 8003232:	3718      	adds	r7, #24
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	b2db      	uxtb	r3, r3
 8003246:	3b10      	subs	r3, #16
 8003248:	4a14      	ldr	r2, [pc, #80]	@ (800329c <DMA_CalcBaseAndBitshift+0x64>)
 800324a:	fba2 2303 	umull	r2, r3, r2, r3
 800324e:	091b      	lsrs	r3, r3, #4
 8003250:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003252:	4a13      	ldr	r2, [pc, #76]	@ (80032a0 <DMA_CalcBaseAndBitshift+0x68>)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	4413      	add	r3, r2
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	461a      	mov	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2b03      	cmp	r3, #3
 8003264:	d909      	bls.n	800327a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800326e:	f023 0303 	bic.w	r3, r3, #3
 8003272:	1d1a      	adds	r2, r3, #4
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	659a      	str	r2, [r3, #88]	@ 0x58
 8003278:	e007      	b.n	800328a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003282:	f023 0303 	bic.w	r3, r3, #3
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800328e:	4618      	mov	r0, r3
 8003290:	3714      	adds	r7, #20
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	aaaaaaab 	.word	0xaaaaaaab
 80032a0:	0800ea88 	.word	0x0800ea88

080032a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032ac:	2300      	movs	r3, #0
 80032ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d11f      	bne.n	80032fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b03      	cmp	r3, #3
 80032c2:	d856      	bhi.n	8003372 <DMA_CheckFifoParam+0xce>
 80032c4:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <DMA_CheckFifoParam+0x28>)
 80032c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ca:	bf00      	nop
 80032cc:	080032dd 	.word	0x080032dd
 80032d0:	080032ef 	.word	0x080032ef
 80032d4:	080032dd 	.word	0x080032dd
 80032d8:	08003373 	.word	0x08003373
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d046      	beq.n	8003376 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ec:	e043      	b.n	8003376 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80032f6:	d140      	bne.n	800337a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032fc:	e03d      	b.n	800337a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003306:	d121      	bne.n	800334c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	2b03      	cmp	r3, #3
 800330c:	d837      	bhi.n	800337e <DMA_CheckFifoParam+0xda>
 800330e:	a201      	add	r2, pc, #4	@ (adr r2, 8003314 <DMA_CheckFifoParam+0x70>)
 8003310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003314:	08003325 	.word	0x08003325
 8003318:	0800332b 	.word	0x0800332b
 800331c:	08003325 	.word	0x08003325
 8003320:	0800333d 	.word	0x0800333d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	73fb      	strb	r3, [r7, #15]
      break;
 8003328:	e030      	b.n	800338c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800332e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d025      	beq.n	8003382 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800333a:	e022      	b.n	8003382 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003340:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003344:	d11f      	bne.n	8003386 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800334a:	e01c      	b.n	8003386 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d903      	bls.n	800335a <DMA_CheckFifoParam+0xb6>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	2b03      	cmp	r3, #3
 8003356:	d003      	beq.n	8003360 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003358:	e018      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	73fb      	strb	r3, [r7, #15]
      break;
 800335e:	e015      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003364:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00e      	beq.n	800338a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	73fb      	strb	r3, [r7, #15]
      break;
 8003370:	e00b      	b.n	800338a <DMA_CheckFifoParam+0xe6>
      break;
 8003372:	bf00      	nop
 8003374:	e00a      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 8003376:	bf00      	nop
 8003378:	e008      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 800337a:	bf00      	nop
 800337c:	e006      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 800337e:	bf00      	nop
 8003380:	e004      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 8003382:	bf00      	nop
 8003384:	e002      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;   
 8003386:	bf00      	nop
 8003388:	e000      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 800338a:	bf00      	nop
    }
  } 
  
  return status; 
 800338c:	7bfb      	ldrb	r3, [r7, #15]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop

0800339c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800339c:	b480      	push	{r7}
 800339e:	b089      	sub	sp, #36	@ 0x24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033ae:	2300      	movs	r3, #0
 80033b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
 80033b6:	e159      	b.n	800366c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033b8:	2201      	movs	r2, #1
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	4013      	ands	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	f040 8148 	bne.w	8003666 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f003 0303 	and.w	r3, r3, #3
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d005      	beq.n	80033ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d130      	bne.n	8003450 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	2203      	movs	r2, #3
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	43db      	mvns	r3, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4013      	ands	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	4313      	orrs	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003424:	2201      	movs	r2, #1
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	43db      	mvns	r3, r3
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4013      	ands	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	091b      	lsrs	r3, r3, #4
 800343a:	f003 0201 	and.w	r2, r3, #1
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4313      	orrs	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 0303 	and.w	r3, r3, #3
 8003458:	2b03      	cmp	r3, #3
 800345a:	d017      	beq.n	800348c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	2203      	movs	r2, #3
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	43db      	mvns	r3, r3
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	4013      	ands	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	689a      	ldr	r2, [r3, #8]
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	4313      	orrs	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0303 	and.w	r3, r3, #3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d123      	bne.n	80034e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	08da      	lsrs	r2, r3, #3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3208      	adds	r2, #8
 80034a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	220f      	movs	r2, #15
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	43db      	mvns	r3, r3
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	4013      	ands	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	08da      	lsrs	r2, r3, #3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	3208      	adds	r2, #8
 80034da:	69b9      	ldr	r1, [r7, #24]
 80034dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	2203      	movs	r2, #3
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4013      	ands	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f003 0203 	and.w	r2, r3, #3
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	4313      	orrs	r3, r2
 800350c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 80a2 	beq.w	8003666 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003522:	2300      	movs	r3, #0
 8003524:	60fb      	str	r3, [r7, #12]
 8003526:	4b57      	ldr	r3, [pc, #348]	@ (8003684 <HAL_GPIO_Init+0x2e8>)
 8003528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352a:	4a56      	ldr	r2, [pc, #344]	@ (8003684 <HAL_GPIO_Init+0x2e8>)
 800352c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003530:	6453      	str	r3, [r2, #68]	@ 0x44
 8003532:	4b54      	ldr	r3, [pc, #336]	@ (8003684 <HAL_GPIO_Init+0x2e8>)
 8003534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800353a:	60fb      	str	r3, [r7, #12]
 800353c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800353e:	4a52      	ldr	r2, [pc, #328]	@ (8003688 <HAL_GPIO_Init+0x2ec>)
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	089b      	lsrs	r3, r3, #2
 8003544:	3302      	adds	r3, #2
 8003546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800354a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	220f      	movs	r2, #15
 8003556:	fa02 f303 	lsl.w	r3, r2, r3
 800355a:	43db      	mvns	r3, r3
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4013      	ands	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a49      	ldr	r2, [pc, #292]	@ (800368c <HAL_GPIO_Init+0x2f0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d019      	beq.n	800359e <HAL_GPIO_Init+0x202>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a48      	ldr	r2, [pc, #288]	@ (8003690 <HAL_GPIO_Init+0x2f4>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d013      	beq.n	800359a <HAL_GPIO_Init+0x1fe>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a47      	ldr	r2, [pc, #284]	@ (8003694 <HAL_GPIO_Init+0x2f8>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d00d      	beq.n	8003596 <HAL_GPIO_Init+0x1fa>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a46      	ldr	r2, [pc, #280]	@ (8003698 <HAL_GPIO_Init+0x2fc>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d007      	beq.n	8003592 <HAL_GPIO_Init+0x1f6>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a45      	ldr	r2, [pc, #276]	@ (800369c <HAL_GPIO_Init+0x300>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d101      	bne.n	800358e <HAL_GPIO_Init+0x1f2>
 800358a:	2304      	movs	r3, #4
 800358c:	e008      	b.n	80035a0 <HAL_GPIO_Init+0x204>
 800358e:	2307      	movs	r3, #7
 8003590:	e006      	b.n	80035a0 <HAL_GPIO_Init+0x204>
 8003592:	2303      	movs	r3, #3
 8003594:	e004      	b.n	80035a0 <HAL_GPIO_Init+0x204>
 8003596:	2302      	movs	r3, #2
 8003598:	e002      	b.n	80035a0 <HAL_GPIO_Init+0x204>
 800359a:	2301      	movs	r3, #1
 800359c:	e000      	b.n	80035a0 <HAL_GPIO_Init+0x204>
 800359e:	2300      	movs	r3, #0
 80035a0:	69fa      	ldr	r2, [r7, #28]
 80035a2:	f002 0203 	and.w	r2, r2, #3
 80035a6:	0092      	lsls	r2, r2, #2
 80035a8:	4093      	lsls	r3, r2
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035b0:	4935      	ldr	r1, [pc, #212]	@ (8003688 <HAL_GPIO_Init+0x2ec>)
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	089b      	lsrs	r3, r3, #2
 80035b6:	3302      	adds	r3, #2
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035be:	4b38      	ldr	r3, [pc, #224]	@ (80036a0 <HAL_GPIO_Init+0x304>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	43db      	mvns	r3, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4013      	ands	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	4313      	orrs	r3, r2
 80035e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035e2:	4a2f      	ldr	r2, [pc, #188]	@ (80036a0 <HAL_GPIO_Init+0x304>)
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035e8:	4b2d      	ldr	r3, [pc, #180]	@ (80036a0 <HAL_GPIO_Init+0x304>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	43db      	mvns	r3, r3
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4013      	ands	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d003      	beq.n	800360c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	4313      	orrs	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800360c:	4a24      	ldr	r2, [pc, #144]	@ (80036a0 <HAL_GPIO_Init+0x304>)
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003612:	4b23      	ldr	r3, [pc, #140]	@ (80036a0 <HAL_GPIO_Init+0x304>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	43db      	mvns	r3, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4013      	ands	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	4313      	orrs	r3, r2
 8003634:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003636:	4a1a      	ldr	r2, [pc, #104]	@ (80036a0 <HAL_GPIO_Init+0x304>)
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800363c:	4b18      	ldr	r3, [pc, #96]	@ (80036a0 <HAL_GPIO_Init+0x304>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	43db      	mvns	r3, r3
 8003646:	69ba      	ldr	r2, [r7, #24]
 8003648:	4013      	ands	r3, r2
 800364a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003660:	4a0f      	ldr	r2, [pc, #60]	@ (80036a0 <HAL_GPIO_Init+0x304>)
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	3301      	adds	r3, #1
 800366a:	61fb      	str	r3, [r7, #28]
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	2b0f      	cmp	r3, #15
 8003670:	f67f aea2 	bls.w	80033b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003674:	bf00      	nop
 8003676:	bf00      	nop
 8003678:	3724      	adds	r7, #36	@ 0x24
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	40023800 	.word	0x40023800
 8003688:	40013800 	.word	0x40013800
 800368c:	40020000 	.word	0x40020000
 8003690:	40020400 	.word	0x40020400
 8003694:	40020800 	.word	0x40020800
 8003698:	40020c00 	.word	0x40020c00
 800369c:	40021000 	.word	0x40021000
 80036a0:	40013c00 	.word	0x40013c00

080036a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	460b      	mov	r3, r1
 80036ae:	807b      	strh	r3, [r7, #2]
 80036b0:	4613      	mov	r3, r2
 80036b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036b4:	787b      	ldrb	r3, [r7, #1]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ba:	887a      	ldrh	r2, [r7, #2]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036c0:	e003      	b.n	80036ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036c2:	887b      	ldrh	r3, [r7, #2]
 80036c4:	041a      	lsls	r2, r3, #16
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	619a      	str	r2, [r3, #24]
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b086      	sub	sp, #24
 80036da:	af02      	add	r7, sp, #8
 80036dc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d101      	bne.n	80036e8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e059      	b.n	800379c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f008 f8ae 	bl	800b864 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2203      	movs	r2, #3
 800370c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003716:	d102      	bne.n	800371e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f004 ff59 	bl	80085da <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6818      	ldr	r0, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	7c1a      	ldrb	r2, [r3, #16]
 8003730:	f88d 2000 	strb.w	r2, [sp]
 8003734:	3304      	adds	r3, #4
 8003736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003738:	f004 feda 	bl	80084f0 <USB_CoreInit>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2202      	movs	r2, #2
 8003746:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e026      	b.n	800379c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2101      	movs	r1, #1
 8003754:	4618      	mov	r0, r3
 8003756:	f004 ff51 	bl	80085fc <USB_SetCurrentMode>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d005      	beq.n	800376c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e017      	b.n	800379c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	7c1a      	ldrb	r2, [r3, #16]
 8003774:	f88d 2000 	strb.w	r2, [sp]
 8003778:	3304      	adds	r3, #4
 800377a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800377c:	f005 f8fa 	bl	8008974 <USB_HostInit>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d005      	beq.n	8003792 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2202      	movs	r2, #2
 800378a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e004      	b.n	800379c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80037a4:	b590      	push	{r4, r7, lr}
 80037a6:	b08b      	sub	sp, #44	@ 0x2c
 80037a8:	af04      	add	r7, sp, #16
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	4608      	mov	r0, r1
 80037ae:	4611      	mov	r1, r2
 80037b0:	461a      	mov	r2, r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	70fb      	strb	r3, [r7, #3]
 80037b6:	460b      	mov	r3, r1
 80037b8:	70bb      	strb	r3, [r7, #2]
 80037ba:	4613      	mov	r3, r2
 80037bc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80037be:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80037c0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d101      	bne.n	80037d0 <HAL_HCD_HC_Init+0x2c>
 80037cc:	2302      	movs	r3, #2
 80037ce:	e09d      	b.n	800390c <HAL_HCD_HC_Init+0x168>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80037d8:	78fa      	ldrb	r2, [r7, #3]
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	4613      	mov	r3, r2
 80037de:	011b      	lsls	r3, r3, #4
 80037e0:	1a9b      	subs	r3, r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	440b      	add	r3, r1
 80037e6:	3319      	adds	r3, #25
 80037e8:	2200      	movs	r2, #0
 80037ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80037ec:	78fa      	ldrb	r2, [r7, #3]
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	3314      	adds	r3, #20
 80037fc:	787a      	ldrb	r2, [r7, #1]
 80037fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003800:	78fa      	ldrb	r2, [r7, #3]
 8003802:	6879      	ldr	r1, [r7, #4]
 8003804:	4613      	mov	r3, r2
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	1a9b      	subs	r3, r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	440b      	add	r3, r1
 800380e:	3315      	adds	r3, #21
 8003810:	78fa      	ldrb	r2, [r7, #3]
 8003812:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003814:	78fa      	ldrb	r2, [r7, #3]
 8003816:	6879      	ldr	r1, [r7, #4]
 8003818:	4613      	mov	r3, r2
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	1a9b      	subs	r3, r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	440b      	add	r3, r1
 8003822:	3326      	adds	r3, #38	@ 0x26
 8003824:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003828:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800382a:	78fa      	ldrb	r2, [r7, #3]
 800382c:	78bb      	ldrb	r3, [r7, #2]
 800382e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003832:	b2d8      	uxtb	r0, r3
 8003834:	6879      	ldr	r1, [r7, #4]
 8003836:	4613      	mov	r3, r2
 8003838:	011b      	lsls	r3, r3, #4
 800383a:	1a9b      	subs	r3, r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	440b      	add	r3, r1
 8003840:	3316      	adds	r3, #22
 8003842:	4602      	mov	r2, r0
 8003844:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003846:	78fb      	ldrb	r3, [r7, #3]
 8003848:	4619      	mov	r1, r3
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 fba4 	bl	8003f98 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003850:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003854:	2b00      	cmp	r3, #0
 8003856:	da0a      	bge.n	800386e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003858:	78fa      	ldrb	r2, [r7, #3]
 800385a:	6879      	ldr	r1, [r7, #4]
 800385c:	4613      	mov	r3, r2
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	1a9b      	subs	r3, r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	440b      	add	r3, r1
 8003866:	3317      	adds	r3, #23
 8003868:	2201      	movs	r2, #1
 800386a:	701a      	strb	r2, [r3, #0]
 800386c:	e009      	b.n	8003882 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800386e:	78fa      	ldrb	r2, [r7, #3]
 8003870:	6879      	ldr	r1, [r7, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	1a9b      	subs	r3, r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	440b      	add	r3, r1
 800387c:	3317      	adds	r3, #23
 800387e:	2200      	movs	r2, #0
 8003880:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4618      	mov	r0, r3
 8003888:	f005 f9c2 	bl	8008c10 <USB_GetHostSpeed>
 800388c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800388e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003892:	2b01      	cmp	r3, #1
 8003894:	d10b      	bne.n	80038ae <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003896:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800389a:	2b01      	cmp	r3, #1
 800389c:	d107      	bne.n	80038ae <HAL_HCD_HC_Init+0x10a>
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d104      	bne.n	80038ae <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	2bbc      	cmp	r3, #188	@ 0xbc
 80038a8:	d901      	bls.n	80038ae <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80038aa:	23bc      	movs	r3, #188	@ 0xbc
 80038ac:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	440b      	add	r3, r1
 80038bc:	3318      	adds	r3, #24
 80038be:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80038c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80038c4:	78fa      	ldrb	r2, [r7, #3]
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	b298      	uxth	r0, r3
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	011b      	lsls	r3, r3, #4
 80038d0:	1a9b      	subs	r3, r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	3328      	adds	r3, #40	@ 0x28
 80038d8:	4602      	mov	r2, r0
 80038da:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6818      	ldr	r0, [r3, #0]
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	787c      	ldrb	r4, [r7, #1]
 80038e6:	78ba      	ldrb	r2, [r7, #2]
 80038e8:	78f9      	ldrb	r1, [r7, #3]
 80038ea:	9302      	str	r3, [sp, #8]
 80038ec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80038f0:	9301      	str	r3, [sp, #4]
 80038f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	4623      	mov	r3, r4
 80038fa:	f005 f9b1 	bl	8008c60 <USB_HC_Init>
 80038fe:	4603      	mov	r3, r0
 8003900:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800390a:	7bfb      	ldrb	r3, [r7, #15]
}
 800390c:	4618      	mov	r0, r3
 800390e:	371c      	adds	r7, #28
 8003910:	46bd      	mov	sp, r7
 8003912:	bd90      	pop	{r4, r7, pc}

08003914 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	4608      	mov	r0, r1
 800391e:	4611      	mov	r1, r2
 8003920:	461a      	mov	r2, r3
 8003922:	4603      	mov	r3, r0
 8003924:	70fb      	strb	r3, [r7, #3]
 8003926:	460b      	mov	r3, r1
 8003928:	70bb      	strb	r3, [r7, #2]
 800392a:	4613      	mov	r3, r2
 800392c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800392e:	78fa      	ldrb	r2, [r7, #3]
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	4613      	mov	r3, r2
 8003934:	011b      	lsls	r3, r3, #4
 8003936:	1a9b      	subs	r3, r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	440b      	add	r3, r1
 800393c:	3317      	adds	r3, #23
 800393e:	78ba      	ldrb	r2, [r7, #2]
 8003940:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003942:	78fa      	ldrb	r2, [r7, #3]
 8003944:	6879      	ldr	r1, [r7, #4]
 8003946:	4613      	mov	r3, r2
 8003948:	011b      	lsls	r3, r3, #4
 800394a:	1a9b      	subs	r3, r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	440b      	add	r3, r1
 8003950:	3326      	adds	r3, #38	@ 0x26
 8003952:	787a      	ldrb	r2, [r7, #1]
 8003954:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003956:	7c3b      	ldrb	r3, [r7, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d114      	bne.n	8003986 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	011b      	lsls	r3, r3, #4
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	332a      	adds	r3, #42	@ 0x2a
 800396c:	2203      	movs	r2, #3
 800396e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003970:	78fa      	ldrb	r2, [r7, #3]
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	4613      	mov	r3, r2
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	3319      	adds	r3, #25
 8003980:	7f3a      	ldrb	r2, [r7, #28]
 8003982:	701a      	strb	r2, [r3, #0]
 8003984:	e009      	b.n	800399a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	440b      	add	r3, r1
 8003994:	332a      	adds	r3, #42	@ 0x2a
 8003996:	2202      	movs	r2, #2
 8003998:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800399a:	787b      	ldrb	r3, [r7, #1]
 800399c:	2b03      	cmp	r3, #3
 800399e:	f200 8102 	bhi.w	8003ba6 <HAL_HCD_HC_SubmitRequest+0x292>
 80039a2:	a201      	add	r2, pc, #4	@ (adr r2, 80039a8 <HAL_HCD_HC_SubmitRequest+0x94>)
 80039a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a8:	080039b9 	.word	0x080039b9
 80039ac:	08003b91 	.word	0x08003b91
 80039b0:	08003a7d 	.word	0x08003a7d
 80039b4:	08003b07 	.word	0x08003b07
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80039b8:	7c3b      	ldrb	r3, [r7, #16]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	f040 80f5 	bne.w	8003baa <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80039c0:	78bb      	ldrb	r3, [r7, #2]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d12d      	bne.n	8003a22 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80039c6:	8b3b      	ldrh	r3, [r7, #24]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d109      	bne.n	80039e0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80039cc:	78fa      	ldrb	r2, [r7, #3]
 80039ce:	6879      	ldr	r1, [r7, #4]
 80039d0:	4613      	mov	r3, r2
 80039d2:	011b      	lsls	r3, r3, #4
 80039d4:	1a9b      	subs	r3, r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	440b      	add	r3, r1
 80039da:	333d      	adds	r3, #61	@ 0x3d
 80039dc:	2201      	movs	r2, #1
 80039de:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80039e0:	78fa      	ldrb	r2, [r7, #3]
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	4613      	mov	r3, r2
 80039e6:	011b      	lsls	r3, r3, #4
 80039e8:	1a9b      	subs	r3, r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	333d      	adds	r3, #61	@ 0x3d
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10a      	bne.n	8003a0c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80039f6:	78fa      	ldrb	r2, [r7, #3]
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	440b      	add	r3, r1
 8003a04:	332a      	adds	r3, #42	@ 0x2a
 8003a06:	2200      	movs	r2, #0
 8003a08:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003a0a:	e0ce      	b.n	8003baa <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a0c:	78fa      	ldrb	r2, [r7, #3]
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	4613      	mov	r3, r2
 8003a12:	011b      	lsls	r3, r3, #4
 8003a14:	1a9b      	subs	r3, r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	440b      	add	r3, r1
 8003a1a:	332a      	adds	r3, #42	@ 0x2a
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	701a      	strb	r2, [r3, #0]
      break;
 8003a20:	e0c3      	b.n	8003baa <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003a22:	78fa      	ldrb	r2, [r7, #3]
 8003a24:	6879      	ldr	r1, [r7, #4]
 8003a26:	4613      	mov	r3, r2
 8003a28:	011b      	lsls	r3, r3, #4
 8003a2a:	1a9b      	subs	r3, r3, r2
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	440b      	add	r3, r1
 8003a30:	331a      	adds	r3, #26
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	f040 80b8 	bne.w	8003baa <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003a3a:	78fa      	ldrb	r2, [r7, #3]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	011b      	lsls	r3, r3, #4
 8003a42:	1a9b      	subs	r3, r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	333c      	adds	r3, #60	@ 0x3c
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10a      	bne.n	8003a66 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a50:	78fa      	ldrb	r2, [r7, #3]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	1a9b      	subs	r3, r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	332a      	adds	r3, #42	@ 0x2a
 8003a60:	2200      	movs	r2, #0
 8003a62:	701a      	strb	r2, [r3, #0]
      break;
 8003a64:	e0a1      	b.n	8003baa <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a66:	78fa      	ldrb	r2, [r7, #3]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	1a9b      	subs	r3, r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	332a      	adds	r3, #42	@ 0x2a
 8003a76:	2202      	movs	r2, #2
 8003a78:	701a      	strb	r2, [r3, #0]
      break;
 8003a7a:	e096      	b.n	8003baa <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003a7c:	78bb      	ldrb	r3, [r7, #2]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d120      	bne.n	8003ac4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003a82:	78fa      	ldrb	r2, [r7, #3]
 8003a84:	6879      	ldr	r1, [r7, #4]
 8003a86:	4613      	mov	r3, r2
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	1a9b      	subs	r3, r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	440b      	add	r3, r1
 8003a90:	333d      	adds	r3, #61	@ 0x3d
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10a      	bne.n	8003aae <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a98:	78fa      	ldrb	r2, [r7, #3]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	332a      	adds	r3, #42	@ 0x2a
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003aac:	e07e      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	332a      	adds	r3, #42	@ 0x2a
 8003abe:	2202      	movs	r2, #2
 8003ac0:	701a      	strb	r2, [r3, #0]
      break;
 8003ac2:	e073      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	333c      	adds	r3, #60	@ 0x3c
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10a      	bne.n	8003af0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ada:	78fa      	ldrb	r2, [r7, #3]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	332a      	adds	r3, #42	@ 0x2a
 8003aea:	2200      	movs	r2, #0
 8003aec:	701a      	strb	r2, [r3, #0]
      break;
 8003aee:	e05d      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003af0:	78fa      	ldrb	r2, [r7, #3]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	332a      	adds	r3, #42	@ 0x2a
 8003b00:	2202      	movs	r2, #2
 8003b02:	701a      	strb	r2, [r3, #0]
      break;
 8003b04:	e052      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003b06:	78bb      	ldrb	r3, [r7, #2]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d120      	bne.n	8003b4e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003b0c:	78fa      	ldrb	r2, [r7, #3]
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	4613      	mov	r3, r2
 8003b12:	011b      	lsls	r3, r3, #4
 8003b14:	1a9b      	subs	r3, r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	333d      	adds	r3, #61	@ 0x3d
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10a      	bne.n	8003b38 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b22:	78fa      	ldrb	r2, [r7, #3]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	011b      	lsls	r3, r3, #4
 8003b2a:	1a9b      	subs	r3, r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	332a      	adds	r3, #42	@ 0x2a
 8003b32:	2200      	movs	r2, #0
 8003b34:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003b36:	e039      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b38:	78fa      	ldrb	r2, [r7, #3]
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	011b      	lsls	r3, r3, #4
 8003b40:	1a9b      	subs	r3, r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	440b      	add	r3, r1
 8003b46:	332a      	adds	r3, #42	@ 0x2a
 8003b48:	2202      	movs	r2, #2
 8003b4a:	701a      	strb	r2, [r3, #0]
      break;
 8003b4c:	e02e      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003b4e:	78fa      	ldrb	r2, [r7, #3]
 8003b50:	6879      	ldr	r1, [r7, #4]
 8003b52:	4613      	mov	r3, r2
 8003b54:	011b      	lsls	r3, r3, #4
 8003b56:	1a9b      	subs	r3, r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	440b      	add	r3, r1
 8003b5c:	333c      	adds	r3, #60	@ 0x3c
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10a      	bne.n	8003b7a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b64:	78fa      	ldrb	r2, [r7, #3]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	332a      	adds	r3, #42	@ 0x2a
 8003b74:	2200      	movs	r2, #0
 8003b76:	701a      	strb	r2, [r3, #0]
      break;
 8003b78:	e018      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b7a:	78fa      	ldrb	r2, [r7, #3]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	1a9b      	subs	r3, r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	440b      	add	r3, r1
 8003b88:	332a      	adds	r3, #42	@ 0x2a
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	701a      	strb	r2, [r3, #0]
      break;
 8003b8e:	e00d      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	4613      	mov	r3, r2
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	1a9b      	subs	r3, r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	332a      	adds	r3, #42	@ 0x2a
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	701a      	strb	r2, [r3, #0]
      break;
 8003ba4:	e002      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003ba6:	bf00      	nop
 8003ba8:	e000      	b.n	8003bac <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003baa:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003bac:	78fa      	ldrb	r2, [r7, #3]
 8003bae:	6879      	ldr	r1, [r7, #4]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	011b      	lsls	r3, r3, #4
 8003bb4:	1a9b      	subs	r3, r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	440b      	add	r3, r1
 8003bba:	332c      	adds	r3, #44	@ 0x2c
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003bc0:	78fa      	ldrb	r2, [r7, #3]
 8003bc2:	8b39      	ldrh	r1, [r7, #24]
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	011b      	lsls	r3, r3, #4
 8003bca:	1a9b      	subs	r3, r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4403      	add	r3, r0
 8003bd0:	3334      	adds	r3, #52	@ 0x34
 8003bd2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003bd4:	78fa      	ldrb	r2, [r7, #3]
 8003bd6:	6879      	ldr	r1, [r7, #4]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	1a9b      	subs	r3, r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	334c      	adds	r3, #76	@ 0x4c
 8003be4:	2200      	movs	r2, #0
 8003be6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003be8:	78fa      	ldrb	r2, [r7, #3]
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	3338      	adds	r3, #56	@ 0x38
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003bfc:	78fa      	ldrb	r2, [r7, #3]
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	4613      	mov	r3, r2
 8003c02:	011b      	lsls	r3, r3, #4
 8003c04:	1a9b      	subs	r3, r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	3315      	adds	r3, #21
 8003c0c:	78fa      	ldrb	r2, [r7, #3]
 8003c0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003c10:	78fa      	ldrb	r2, [r7, #3]
 8003c12:	6879      	ldr	r1, [r7, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	011b      	lsls	r3, r3, #4
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	334d      	adds	r3, #77	@ 0x4d
 8003c20:	2200      	movs	r2, #0
 8003c22:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	011b      	lsls	r3, r3, #4
 8003c2e:	1a9b      	subs	r3, r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	3310      	adds	r3, #16
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	4413      	add	r3, r2
 8003c38:	1d19      	adds	r1, r3, #4
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	799b      	ldrb	r3, [r3, #6]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	f005 f924 	bl	8008e8c <USB_HC_StartXfer>
 8003c44:	4603      	mov	r3, r0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop

08003c50 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f004 fe3e 	bl	80088e8 <USB_GetMode>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	f040 80fb 	bne.w	8003e6a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f004 fe01 	bl	8008880 <USB_ReadInterrupts>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80f1 	beq.w	8003e68 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f004 fdf8 	bl	8008880 <USB_ReadInterrupts>
 8003c90:	4603      	mov	r3, r0
 8003c92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c9a:	d104      	bne.n	8003ca6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003ca4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f004 fde8 	bl	8008880 <USB_ReadInterrupts>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cba:	d104      	bne.n	8003cc6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003cc4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f004 fdd8 	bl	8008880 <USB_ReadInterrupts>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003cd6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cda:	d104      	bne.n	8003ce6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003ce4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f004 fdc8 	bl	8008880 <USB_ReadInterrupts>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d103      	bne.n	8003d02 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2202      	movs	r2, #2
 8003d00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f004 fdba 	bl	8008880 <USB_ReadInterrupts>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d16:	d120      	bne.n	8003d5a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003d20:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d113      	bne.n	8003d5a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003d32:	2110      	movs	r1, #16
 8003d34:	6938      	ldr	r0, [r7, #16]
 8003d36:	f004 fcad 	bl	8008694 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003d3a:	6938      	ldr	r0, [r7, #16]
 8003d3c:	f004 fcdc 	bl	80086f8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	7a5b      	ldrb	r3, [r3, #9]
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d105      	bne.n	8003d54 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2101      	movs	r1, #1
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f004 febe 	bl	8008ad0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f007 fe03 	bl	800b960 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f004 fd8e 	bl	8008880 <USB_ReadInterrupts>
 8003d64:	4603      	mov	r3, r0
 8003d66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d6e:	d102      	bne.n	8003d76 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f001 fd4d 	bl	8005810 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f004 fd80 	bl	8008880 <USB_ReadInterrupts>
 8003d80:	4603      	mov	r3, r0
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b08      	cmp	r3, #8
 8003d88:	d106      	bne.n	8003d98 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f007 fdcc 	bl	800b928 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2208      	movs	r2, #8
 8003d96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f004 fd6f 	bl	8008880 <USB_ReadInterrupts>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003dac:	d139      	bne.n	8003e22 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f005 faae 	bl	8009314 <USB_HC_ReadInterrupt>
 8003db8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003dba:	2300      	movs	r3, #0
 8003dbc:	617b      	str	r3, [r7, #20]
 8003dbe:	e025      	b.n	8003e0c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	f003 030f 	and.w	r3, r3, #15
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d018      	beq.n	8003e06 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	015a      	lsls	r2, r3, #5
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4413      	add	r3, r2
 8003ddc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003de6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dea:	d106      	bne.n	8003dfa <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	4619      	mov	r1, r3
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 f905 	bl	8004002 <HCD_HC_IN_IRQHandler>
 8003df8:	e005      	b.n	8003e06 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	4619      	mov	r1, r3
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 ff67 	bl	8004cd4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	3301      	adds	r3, #1
 8003e0a:	617b      	str	r3, [r7, #20]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	795b      	ldrb	r3, [r3, #5]
 8003e10:	461a      	mov	r2, r3
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d3d3      	bcc.n	8003dc0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4618      	mov	r0, r3
 8003e28:	f004 fd2a 	bl	8008880 <USB_ReadInterrupts>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	f003 0310 	and.w	r3, r3, #16
 8003e32:	2b10      	cmp	r3, #16
 8003e34:	d101      	bne.n	8003e3a <HAL_HCD_IRQHandler+0x1ea>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e000      	b.n	8003e3c <HAL_HCD_IRQHandler+0x1ec>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d014      	beq.n	8003e6a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	699a      	ldr	r2, [r3, #24]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f022 0210 	bic.w	r2, r2, #16
 8003e4e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f001 fbfe 	bl	8005652 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	699a      	ldr	r2, [r3, #24]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f042 0210 	orr.w	r2, r2, #16
 8003e64:	619a      	str	r2, [r3, #24]
 8003e66:	e000      	b.n	8003e6a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003e68:	bf00      	nop
    }
  }
}
 8003e6a:	3718      	adds	r7, #24
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d101      	bne.n	8003e86 <HAL_HCD_Start+0x16>
 8003e82:	2302      	movs	r3, #2
 8003e84:	e013      	b.n	8003eae <HAL_HCD_Start+0x3e>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2101      	movs	r1, #1
 8003e94:	4618      	mov	r0, r3
 8003e96:	f004 fe82 	bl	8008b9e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f004 fb8a 	bl	80085b8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b082      	sub	sp, #8
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d101      	bne.n	8003ecc <HAL_HCD_Stop+0x16>
 8003ec8:	2302      	movs	r3, #2
 8003eca:	e00d      	b.n	8003ee8 <HAL_HCD_Stop+0x32>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f005 fb4c 	bl	8009576 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3708      	adds	r7, #8
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f004 fe24 	bl	8008b4a <USB_ResetPort>
 8003f02:	4603      	mov	r3, r0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3708      	adds	r7, #8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	460b      	mov	r3, r1
 8003f16:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003f18:	78fa      	ldrb	r2, [r7, #3]
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	1a9b      	subs	r3, r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	440b      	add	r3, r1
 8003f26:	334c      	adds	r3, #76	@ 0x4c
 8003f28:	781b      	ldrb	r3, [r3, #0]
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr

08003f36 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
 8003f3e:	460b      	mov	r3, r1
 8003f40:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003f42:	78fa      	ldrb	r2, [r7, #3]
 8003f44:	6879      	ldr	r1, [r7, #4]
 8003f46:	4613      	mov	r3, r2
 8003f48:	011b      	lsls	r3, r3, #4
 8003f4a:	1a9b      	subs	r3, r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	440b      	add	r3, r1
 8003f50:	3338      	adds	r3, #56	@ 0x38
 8003f52:	681b      	ldr	r3, [r3, #0]
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f004 fe66 	bl	8008c3e <USB_GetCurrentFrame>
 8003f72:	4603      	mov	r3, r0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3708      	adds	r7, #8
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f004 fe41 	bl	8008c10 <USB_GetHostSpeed>
 8003f8e:	4603      	mov	r3, r0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3708      	adds	r7, #8
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003fa4:	78fa      	ldrb	r2, [r7, #3]
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	331a      	adds	r3, #26
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003fb8:	78fa      	ldrb	r2, [r7, #3]
 8003fba:	6879      	ldr	r1, [r7, #4]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	1a9b      	subs	r3, r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	331b      	adds	r3, #27
 8003fc8:	2200      	movs	r2, #0
 8003fca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003fcc:	78fa      	ldrb	r2, [r7, #3]
 8003fce:	6879      	ldr	r1, [r7, #4]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	1a9b      	subs	r3, r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	440b      	add	r3, r1
 8003fda:	3325      	adds	r3, #37	@ 0x25
 8003fdc:	2200      	movs	r2, #0
 8003fde:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	1a9b      	subs	r3, r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	3324      	adds	r3, #36	@ 0x24
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b086      	sub	sp, #24
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	460b      	mov	r3, r1
 800400c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	78fa      	ldrb	r2, [r7, #3]
 800401e:	4611      	mov	r1, r2
 8004020:	4618      	mov	r0, r3
 8004022:	f004 fc40 	bl	80088a6 <USB_ReadChInterrupts>
 8004026:	4603      	mov	r3, r0
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b04      	cmp	r3, #4
 800402e:	d11a      	bne.n	8004066 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004030:	78fb      	ldrb	r3, [r7, #3]
 8004032:	015a      	lsls	r2, r3, #5
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	4413      	add	r3, r2
 8004038:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800403c:	461a      	mov	r2, r3
 800403e:	2304      	movs	r3, #4
 8004040:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	4613      	mov	r3, r2
 8004048:	011b      	lsls	r3, r3, #4
 800404a:	1a9b      	subs	r3, r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	334d      	adds	r3, #77	@ 0x4d
 8004052:	2207      	movs	r2, #7
 8004054:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	78fa      	ldrb	r2, [r7, #3]
 800405c:	4611      	mov	r1, r2
 800405e:	4618      	mov	r0, r3
 8004060:	f005 f969 	bl	8009336 <USB_HC_Halt>
 8004064:	e09e      	b.n	80041a4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	78fa      	ldrb	r2, [r7, #3]
 800406c:	4611      	mov	r1, r2
 800406e:	4618      	mov	r0, r3
 8004070:	f004 fc19 	bl	80088a6 <USB_ReadChInterrupts>
 8004074:	4603      	mov	r3, r0
 8004076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800407e:	d11b      	bne.n	80040b8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004080:	78fb      	ldrb	r3, [r7, #3]
 8004082:	015a      	lsls	r2, r3, #5
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	4413      	add	r3, r2
 8004088:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800408c:	461a      	mov	r2, r3
 800408e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004092:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	4613      	mov	r3, r2
 800409a:	011b      	lsls	r3, r3, #4
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	440b      	add	r3, r1
 80040a2:	334d      	adds	r3, #77	@ 0x4d
 80040a4:	2208      	movs	r2, #8
 80040a6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	78fa      	ldrb	r2, [r7, #3]
 80040ae:	4611      	mov	r1, r2
 80040b0:	4618      	mov	r0, r3
 80040b2:	f005 f940 	bl	8009336 <USB_HC_Halt>
 80040b6:	e075      	b.n	80041a4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	78fa      	ldrb	r2, [r7, #3]
 80040be:	4611      	mov	r1, r2
 80040c0:	4618      	mov	r0, r3
 80040c2:	f004 fbf0 	bl	80088a6 <USB_ReadChInterrupts>
 80040c6:	4603      	mov	r3, r0
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b08      	cmp	r3, #8
 80040ce:	d11a      	bne.n	8004106 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80040d0:	78fb      	ldrb	r3, [r7, #3]
 80040d2:	015a      	lsls	r2, r3, #5
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	4413      	add	r3, r2
 80040d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040dc:	461a      	mov	r2, r3
 80040de:	2308      	movs	r3, #8
 80040e0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	4613      	mov	r3, r2
 80040e8:	011b      	lsls	r3, r3, #4
 80040ea:	1a9b      	subs	r3, r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	440b      	add	r3, r1
 80040f0:	334d      	adds	r3, #77	@ 0x4d
 80040f2:	2206      	movs	r2, #6
 80040f4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	78fa      	ldrb	r2, [r7, #3]
 80040fc:	4611      	mov	r1, r2
 80040fe:	4618      	mov	r0, r3
 8004100:	f005 f919 	bl	8009336 <USB_HC_Halt>
 8004104:	e04e      	b.n	80041a4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	78fa      	ldrb	r2, [r7, #3]
 800410c:	4611      	mov	r1, r2
 800410e:	4618      	mov	r0, r3
 8004110:	f004 fbc9 	bl	80088a6 <USB_ReadChInterrupts>
 8004114:	4603      	mov	r3, r0
 8004116:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800411a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800411e:	d11b      	bne.n	8004158 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004120:	78fb      	ldrb	r3, [r7, #3]
 8004122:	015a      	lsls	r2, r3, #5
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	4413      	add	r3, r2
 8004128:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800412c:	461a      	mov	r2, r3
 800412e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004132:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	011b      	lsls	r3, r3, #4
 800413c:	1a9b      	subs	r3, r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	334d      	adds	r3, #77	@ 0x4d
 8004144:	2209      	movs	r2, #9
 8004146:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	78fa      	ldrb	r2, [r7, #3]
 800414e:	4611      	mov	r1, r2
 8004150:	4618      	mov	r0, r3
 8004152:	f005 f8f0 	bl	8009336 <USB_HC_Halt>
 8004156:	e025      	b.n	80041a4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	78fa      	ldrb	r2, [r7, #3]
 800415e:	4611      	mov	r1, r2
 8004160:	4618      	mov	r0, r3
 8004162:	f004 fba0 	bl	80088a6 <USB_ReadChInterrupts>
 8004166:	4603      	mov	r3, r0
 8004168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800416c:	2b80      	cmp	r3, #128	@ 0x80
 800416e:	d119      	bne.n	80041a4 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004170:	78fb      	ldrb	r3, [r7, #3]
 8004172:	015a      	lsls	r2, r3, #5
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	4413      	add	r3, r2
 8004178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800417c:	461a      	mov	r2, r3
 800417e:	2380      	movs	r3, #128	@ 0x80
 8004180:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004182:	78fa      	ldrb	r2, [r7, #3]
 8004184:	6879      	ldr	r1, [r7, #4]
 8004186:	4613      	mov	r3, r2
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	440b      	add	r3, r1
 8004190:	334d      	adds	r3, #77	@ 0x4d
 8004192:	2207      	movs	r2, #7
 8004194:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	78fa      	ldrb	r2, [r7, #3]
 800419c:	4611      	mov	r1, r2
 800419e:	4618      	mov	r0, r3
 80041a0:	f005 f8c9 	bl	8009336 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	78fa      	ldrb	r2, [r7, #3]
 80041aa:	4611      	mov	r1, r2
 80041ac:	4618      	mov	r0, r3
 80041ae:	f004 fb7a 	bl	80088a6 <USB_ReadChInterrupts>
 80041b2:	4603      	mov	r3, r0
 80041b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041bc:	d112      	bne.n	80041e4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	78fa      	ldrb	r2, [r7, #3]
 80041c4:	4611      	mov	r1, r2
 80041c6:	4618      	mov	r0, r3
 80041c8:	f005 f8b5 	bl	8009336 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	015a      	lsls	r2, r3, #5
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	4413      	add	r3, r2
 80041d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041d8:	461a      	mov	r2, r3
 80041da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80041de:	6093      	str	r3, [r2, #8]
 80041e0:	f000 bd75 	b.w	8004cce <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	78fa      	ldrb	r2, [r7, #3]
 80041ea:	4611      	mov	r1, r2
 80041ec:	4618      	mov	r0, r3
 80041ee:	f004 fb5a 	bl	80088a6 <USB_ReadChInterrupts>
 80041f2:	4603      	mov	r3, r0
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	f040 8128 	bne.w	800444e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80041fe:	78fb      	ldrb	r3, [r7, #3]
 8004200:	015a      	lsls	r2, r3, #5
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	4413      	add	r3, r2
 8004206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800420a:	461a      	mov	r2, r3
 800420c:	2320      	movs	r3, #32
 800420e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004210:	78fa      	ldrb	r2, [r7, #3]
 8004212:	6879      	ldr	r1, [r7, #4]
 8004214:	4613      	mov	r3, r2
 8004216:	011b      	lsls	r3, r3, #4
 8004218:	1a9b      	subs	r3, r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	440b      	add	r3, r1
 800421e:	331b      	adds	r3, #27
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d119      	bne.n	800425a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004226:	78fa      	ldrb	r2, [r7, #3]
 8004228:	6879      	ldr	r1, [r7, #4]
 800422a:	4613      	mov	r3, r2
 800422c:	011b      	lsls	r3, r3, #4
 800422e:	1a9b      	subs	r3, r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	440b      	add	r3, r1
 8004234:	331b      	adds	r3, #27
 8004236:	2200      	movs	r2, #0
 8004238:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800423a:	78fb      	ldrb	r3, [r7, #3]
 800423c:	015a      	lsls	r2, r3, #5
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	4413      	add	r3, r2
 8004242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	78fa      	ldrb	r2, [r7, #3]
 800424a:	0151      	lsls	r1, r2, #5
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	440a      	add	r2, r1
 8004250:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004254:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004258:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	799b      	ldrb	r3, [r3, #6]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d01b      	beq.n	800429a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004262:	78fa      	ldrb	r2, [r7, #3]
 8004264:	6879      	ldr	r1, [r7, #4]
 8004266:	4613      	mov	r3, r2
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	1a9b      	subs	r3, r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	440b      	add	r3, r1
 8004270:	3330      	adds	r3, #48	@ 0x30
 8004272:	6819      	ldr	r1, [r3, #0]
 8004274:	78fb      	ldrb	r3, [r7, #3]
 8004276:	015a      	lsls	r2, r3, #5
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4413      	add	r3, r2
 800427c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004286:	78fa      	ldrb	r2, [r7, #3]
 8004288:	1ac9      	subs	r1, r1, r3
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	4613      	mov	r3, r2
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	1a9b      	subs	r3, r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4403      	add	r3, r0
 8004296:	3338      	adds	r3, #56	@ 0x38
 8004298:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800429a:	78fa      	ldrb	r2, [r7, #3]
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	4613      	mov	r3, r2
 80042a0:	011b      	lsls	r3, r3, #4
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	440b      	add	r3, r1
 80042a8:	334d      	adds	r3, #77	@ 0x4d
 80042aa:	2201      	movs	r2, #1
 80042ac:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80042ae:	78fa      	ldrb	r2, [r7, #3]
 80042b0:	6879      	ldr	r1, [r7, #4]
 80042b2:	4613      	mov	r3, r2
 80042b4:	011b      	lsls	r3, r3, #4
 80042b6:	1a9b      	subs	r3, r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	440b      	add	r3, r1
 80042bc:	3344      	adds	r3, #68	@ 0x44
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80042c2:	78fb      	ldrb	r3, [r7, #3]
 80042c4:	015a      	lsls	r2, r3, #5
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	4413      	add	r3, r2
 80042ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042ce:	461a      	mov	r2, r3
 80042d0:	2301      	movs	r3, #1
 80042d2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80042d4:	78fa      	ldrb	r2, [r7, #3]
 80042d6:	6879      	ldr	r1, [r7, #4]
 80042d8:	4613      	mov	r3, r2
 80042da:	011b      	lsls	r3, r3, #4
 80042dc:	1a9b      	subs	r3, r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	440b      	add	r3, r1
 80042e2:	3326      	adds	r3, #38	@ 0x26
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00a      	beq.n	8004300 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80042ea:	78fa      	ldrb	r2, [r7, #3]
 80042ec:	6879      	ldr	r1, [r7, #4]
 80042ee:	4613      	mov	r3, r2
 80042f0:	011b      	lsls	r3, r3, #4
 80042f2:	1a9b      	subs	r3, r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	440b      	add	r3, r1
 80042f8:	3326      	adds	r3, #38	@ 0x26
 80042fa:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d110      	bne.n	8004322 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	78fa      	ldrb	r2, [r7, #3]
 8004306:	4611      	mov	r1, r2
 8004308:	4618      	mov	r0, r3
 800430a:	f005 f814 	bl	8009336 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800430e:	78fb      	ldrb	r3, [r7, #3]
 8004310:	015a      	lsls	r2, r3, #5
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	4413      	add	r3, r2
 8004316:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800431a:	461a      	mov	r2, r3
 800431c:	2310      	movs	r3, #16
 800431e:	6093      	str	r3, [r2, #8]
 8004320:	e03d      	b.n	800439e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	3326      	adds	r3, #38	@ 0x26
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	2b03      	cmp	r3, #3
 8004336:	d00a      	beq.n	800434e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004338:	78fa      	ldrb	r2, [r7, #3]
 800433a:	6879      	ldr	r1, [r7, #4]
 800433c:	4613      	mov	r3, r2
 800433e:	011b      	lsls	r3, r3, #4
 8004340:	1a9b      	subs	r3, r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	440b      	add	r3, r1
 8004346:	3326      	adds	r3, #38	@ 0x26
 8004348:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800434a:	2b01      	cmp	r3, #1
 800434c:	d127      	bne.n	800439e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800434e:	78fb      	ldrb	r3, [r7, #3]
 8004350:	015a      	lsls	r2, r3, #5
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	4413      	add	r3, r2
 8004356:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	78fa      	ldrb	r2, [r7, #3]
 800435e:	0151      	lsls	r1, r2, #5
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	440a      	add	r2, r1
 8004364:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004368:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800436c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800436e:	78fa      	ldrb	r2, [r7, #3]
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	4613      	mov	r3, r2
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	1a9b      	subs	r3, r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	440b      	add	r3, r1
 800437c:	334c      	adds	r3, #76	@ 0x4c
 800437e:	2201      	movs	r2, #1
 8004380:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004382:	78fa      	ldrb	r2, [r7, #3]
 8004384:	6879      	ldr	r1, [r7, #4]
 8004386:	4613      	mov	r3, r2
 8004388:	011b      	lsls	r3, r3, #4
 800438a:	1a9b      	subs	r3, r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	440b      	add	r3, r1
 8004390:	334c      	adds	r3, #76	@ 0x4c
 8004392:	781a      	ldrb	r2, [r3, #0]
 8004394:	78fb      	ldrb	r3, [r7, #3]
 8004396:	4619      	mov	r1, r3
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f007 faef 	bl	800b97c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	799b      	ldrb	r3, [r3, #6]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d13b      	bne.n	800441e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80043a6:	78fa      	ldrb	r2, [r7, #3]
 80043a8:	6879      	ldr	r1, [r7, #4]
 80043aa:	4613      	mov	r3, r2
 80043ac:	011b      	lsls	r3, r3, #4
 80043ae:	1a9b      	subs	r3, r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	440b      	add	r3, r1
 80043b4:	3338      	adds	r3, #56	@ 0x38
 80043b6:	6819      	ldr	r1, [r3, #0]
 80043b8:	78fa      	ldrb	r2, [r7, #3]
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	4613      	mov	r3, r2
 80043be:	011b      	lsls	r3, r3, #4
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4403      	add	r3, r0
 80043c6:	3328      	adds	r3, #40	@ 0x28
 80043c8:	881b      	ldrh	r3, [r3, #0]
 80043ca:	440b      	add	r3, r1
 80043cc:	1e59      	subs	r1, r3, #1
 80043ce:	78fa      	ldrb	r2, [r7, #3]
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	1a9b      	subs	r3, r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	4403      	add	r3, r0
 80043dc:	3328      	adds	r3, #40	@ 0x28
 80043de:	881b      	ldrh	r3, [r3, #0]
 80043e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f000 8470 	beq.w	8004cce <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	4613      	mov	r3, r2
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	440b      	add	r3, r1
 80043fc:	333c      	adds	r3, #60	@ 0x3c
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	78fa      	ldrb	r2, [r7, #3]
 8004402:	f083 0301 	eor.w	r3, r3, #1
 8004406:	b2d8      	uxtb	r0, r3
 8004408:	6879      	ldr	r1, [r7, #4]
 800440a:	4613      	mov	r3, r2
 800440c:	011b      	lsls	r3, r3, #4
 800440e:	1a9b      	subs	r3, r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	440b      	add	r3, r1
 8004414:	333c      	adds	r3, #60	@ 0x3c
 8004416:	4602      	mov	r2, r0
 8004418:	701a      	strb	r2, [r3, #0]
 800441a:	f000 bc58 	b.w	8004cce <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800441e:	78fa      	ldrb	r2, [r7, #3]
 8004420:	6879      	ldr	r1, [r7, #4]
 8004422:	4613      	mov	r3, r2
 8004424:	011b      	lsls	r3, r3, #4
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	440b      	add	r3, r1
 800442c:	333c      	adds	r3, #60	@ 0x3c
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	78fa      	ldrb	r2, [r7, #3]
 8004432:	f083 0301 	eor.w	r3, r3, #1
 8004436:	b2d8      	uxtb	r0, r3
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	4613      	mov	r3, r2
 800443c:	011b      	lsls	r3, r3, #4
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	440b      	add	r3, r1
 8004444:	333c      	adds	r3, #60	@ 0x3c
 8004446:	4602      	mov	r2, r0
 8004448:	701a      	strb	r2, [r3, #0]
 800444a:	f000 bc40 	b.w	8004cce <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	78fa      	ldrb	r2, [r7, #3]
 8004454:	4611      	mov	r1, r2
 8004456:	4618      	mov	r0, r3
 8004458:	f004 fa25 	bl	80088a6 <USB_ReadChInterrupts>
 800445c:	4603      	mov	r3, r0
 800445e:	f003 0320 	and.w	r3, r3, #32
 8004462:	2b20      	cmp	r3, #32
 8004464:	d131      	bne.n	80044ca <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004466:	78fb      	ldrb	r3, [r7, #3]
 8004468:	015a      	lsls	r2, r3, #5
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	4413      	add	r3, r2
 800446e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004472:	461a      	mov	r2, r3
 8004474:	2320      	movs	r3, #32
 8004476:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004478:	78fa      	ldrb	r2, [r7, #3]
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	4613      	mov	r3, r2
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	1a9b      	subs	r3, r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	331a      	adds	r3, #26
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	2b01      	cmp	r3, #1
 800448c:	f040 841f 	bne.w	8004cce <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004490:	78fa      	ldrb	r2, [r7, #3]
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	440b      	add	r3, r1
 800449e:	331b      	adds	r3, #27
 80044a0:	2201      	movs	r2, #1
 80044a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	334d      	adds	r3, #77	@ 0x4d
 80044b4:	2203      	movs	r2, #3
 80044b6:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	78fa      	ldrb	r2, [r7, #3]
 80044be:	4611      	mov	r1, r2
 80044c0:	4618      	mov	r0, r3
 80044c2:	f004 ff38 	bl	8009336 <USB_HC_Halt>
 80044c6:	f000 bc02 	b.w	8004cce <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	78fa      	ldrb	r2, [r7, #3]
 80044d0:	4611      	mov	r1, r2
 80044d2:	4618      	mov	r0, r3
 80044d4:	f004 f9e7 	bl	80088a6 <USB_ReadChInterrupts>
 80044d8:	4603      	mov	r3, r0
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b02      	cmp	r3, #2
 80044e0:	f040 8305 	bne.w	8004aee <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044f0:	461a      	mov	r2, r3
 80044f2:	2302      	movs	r3, #2
 80044f4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	334d      	adds	r3, #77	@ 0x4d
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d114      	bne.n	8004536 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800450c:	78fa      	ldrb	r2, [r7, #3]
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	4613      	mov	r3, r2
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	1a9b      	subs	r3, r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	440b      	add	r3, r1
 800451a:	334d      	adds	r3, #77	@ 0x4d
 800451c:	2202      	movs	r2, #2
 800451e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004520:	78fa      	ldrb	r2, [r7, #3]
 8004522:	6879      	ldr	r1, [r7, #4]
 8004524:	4613      	mov	r3, r2
 8004526:	011b      	lsls	r3, r3, #4
 8004528:	1a9b      	subs	r3, r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	440b      	add	r3, r1
 800452e:	334c      	adds	r3, #76	@ 0x4c
 8004530:	2201      	movs	r2, #1
 8004532:	701a      	strb	r2, [r3, #0]
 8004534:	e2cc      	b.n	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004536:	78fa      	ldrb	r2, [r7, #3]
 8004538:	6879      	ldr	r1, [r7, #4]
 800453a:	4613      	mov	r3, r2
 800453c:	011b      	lsls	r3, r3, #4
 800453e:	1a9b      	subs	r3, r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	440b      	add	r3, r1
 8004544:	334d      	adds	r3, #77	@ 0x4d
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	2b06      	cmp	r3, #6
 800454a:	d114      	bne.n	8004576 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800454c:	78fa      	ldrb	r2, [r7, #3]
 800454e:	6879      	ldr	r1, [r7, #4]
 8004550:	4613      	mov	r3, r2
 8004552:	011b      	lsls	r3, r3, #4
 8004554:	1a9b      	subs	r3, r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	334d      	adds	r3, #77	@ 0x4d
 800455c:	2202      	movs	r2, #2
 800455e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004560:	78fa      	ldrb	r2, [r7, #3]
 8004562:	6879      	ldr	r1, [r7, #4]
 8004564:	4613      	mov	r3, r2
 8004566:	011b      	lsls	r3, r3, #4
 8004568:	1a9b      	subs	r3, r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	440b      	add	r3, r1
 800456e:	334c      	adds	r3, #76	@ 0x4c
 8004570:	2205      	movs	r2, #5
 8004572:	701a      	strb	r2, [r3, #0]
 8004574:	e2ac      	b.n	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004576:	78fa      	ldrb	r2, [r7, #3]
 8004578:	6879      	ldr	r1, [r7, #4]
 800457a:	4613      	mov	r3, r2
 800457c:	011b      	lsls	r3, r3, #4
 800457e:	1a9b      	subs	r3, r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	440b      	add	r3, r1
 8004584:	334d      	adds	r3, #77	@ 0x4d
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	2b07      	cmp	r3, #7
 800458a:	d00b      	beq.n	80045a4 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800458c:	78fa      	ldrb	r2, [r7, #3]
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	4613      	mov	r3, r2
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	1a9b      	subs	r3, r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	440b      	add	r3, r1
 800459a:	334d      	adds	r3, #77	@ 0x4d
 800459c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800459e:	2b09      	cmp	r3, #9
 80045a0:	f040 80a6 	bne.w	80046f0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045a4:	78fa      	ldrb	r2, [r7, #3]
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	4613      	mov	r3, r2
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	1a9b      	subs	r3, r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	334d      	adds	r3, #77	@ 0x4d
 80045b4:	2202      	movs	r2, #2
 80045b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80045b8:	78fa      	ldrb	r2, [r7, #3]
 80045ba:	6879      	ldr	r1, [r7, #4]
 80045bc:	4613      	mov	r3, r2
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	1a9b      	subs	r3, r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	3344      	adds	r3, #68	@ 0x44
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	1c59      	adds	r1, r3, #1
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	4613      	mov	r3, r2
 80045d0:	011b      	lsls	r3, r3, #4
 80045d2:	1a9b      	subs	r3, r3, r2
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4403      	add	r3, r0
 80045d8:	3344      	adds	r3, #68	@ 0x44
 80045da:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045dc:	78fa      	ldrb	r2, [r7, #3]
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	4613      	mov	r3, r2
 80045e2:	011b      	lsls	r3, r3, #4
 80045e4:	1a9b      	subs	r3, r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	440b      	add	r3, r1
 80045ea:	3344      	adds	r3, #68	@ 0x44
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d943      	bls.n	800467a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80045f2:	78fa      	ldrb	r2, [r7, #3]
 80045f4:	6879      	ldr	r1, [r7, #4]
 80045f6:	4613      	mov	r3, r2
 80045f8:	011b      	lsls	r3, r3, #4
 80045fa:	1a9b      	subs	r3, r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	440b      	add	r3, r1
 8004600:	3344      	adds	r3, #68	@ 0x44
 8004602:	2200      	movs	r2, #0
 8004604:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004606:	78fa      	ldrb	r2, [r7, #3]
 8004608:	6879      	ldr	r1, [r7, #4]
 800460a:	4613      	mov	r3, r2
 800460c:	011b      	lsls	r3, r3, #4
 800460e:	1a9b      	subs	r3, r3, r2
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	440b      	add	r3, r1
 8004614:	331a      	adds	r3, #26
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d123      	bne.n	8004664 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800461c:	78fa      	ldrb	r2, [r7, #3]
 800461e:	6879      	ldr	r1, [r7, #4]
 8004620:	4613      	mov	r3, r2
 8004622:	011b      	lsls	r3, r3, #4
 8004624:	1a9b      	subs	r3, r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	331b      	adds	r3, #27
 800462c:	2200      	movs	r2, #0
 800462e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004630:	78fa      	ldrb	r2, [r7, #3]
 8004632:	6879      	ldr	r1, [r7, #4]
 8004634:	4613      	mov	r3, r2
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	1a9b      	subs	r3, r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	440b      	add	r3, r1
 800463e:	331c      	adds	r3, #28
 8004640:	2200      	movs	r2, #0
 8004642:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004644:	78fb      	ldrb	r3, [r7, #3]
 8004646:	015a      	lsls	r2, r3, #5
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	4413      	add	r3, r2
 800464c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	78fa      	ldrb	r2, [r7, #3]
 8004654:	0151      	lsls	r1, r2, #5
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	440a      	add	r2, r1
 800465a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800465e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004662:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004664:	78fa      	ldrb	r2, [r7, #3]
 8004666:	6879      	ldr	r1, [r7, #4]
 8004668:	4613      	mov	r3, r2
 800466a:	011b      	lsls	r3, r3, #4
 800466c:	1a9b      	subs	r3, r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	440b      	add	r3, r1
 8004672:	334c      	adds	r3, #76	@ 0x4c
 8004674:	2204      	movs	r2, #4
 8004676:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004678:	e229      	b.n	8004ace <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800467a:	78fa      	ldrb	r2, [r7, #3]
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	334c      	adds	r3, #76	@ 0x4c
 800468a:	2202      	movs	r2, #2
 800468c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800468e:	78fa      	ldrb	r2, [r7, #3]
 8004690:	6879      	ldr	r1, [r7, #4]
 8004692:	4613      	mov	r3, r2
 8004694:	011b      	lsls	r3, r3, #4
 8004696:	1a9b      	subs	r3, r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	440b      	add	r3, r1
 800469c:	3326      	adds	r3, #38	@ 0x26
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00b      	beq.n	80046bc <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80046a4:	78fa      	ldrb	r2, [r7, #3]
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	4613      	mov	r3, r2
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	1a9b      	subs	r3, r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	440b      	add	r3, r1
 80046b2:	3326      	adds	r3, #38	@ 0x26
 80046b4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	f040 8209 	bne.w	8004ace <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80046bc:	78fb      	ldrb	r3, [r7, #3]
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80046d2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80046da:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80046dc:	78fb      	ldrb	r3, [r7, #3]
 80046de:	015a      	lsls	r2, r3, #5
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	4413      	add	r3, r2
 80046e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e8:	461a      	mov	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046ee:	e1ee      	b.n	8004ace <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80046f0:	78fa      	ldrb	r2, [r7, #3]
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	4613      	mov	r3, r2
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	1a9b      	subs	r3, r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	440b      	add	r3, r1
 80046fe:	334d      	adds	r3, #77	@ 0x4d
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	2b05      	cmp	r3, #5
 8004704:	f040 80c8 	bne.w	8004898 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004708:	78fa      	ldrb	r2, [r7, #3]
 800470a:	6879      	ldr	r1, [r7, #4]
 800470c:	4613      	mov	r3, r2
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	440b      	add	r3, r1
 8004716:	334d      	adds	r3, #77	@ 0x4d
 8004718:	2202      	movs	r2, #2
 800471a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800471c:	78fa      	ldrb	r2, [r7, #3]
 800471e:	6879      	ldr	r1, [r7, #4]
 8004720:	4613      	mov	r3, r2
 8004722:	011b      	lsls	r3, r3, #4
 8004724:	1a9b      	subs	r3, r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	440b      	add	r3, r1
 800472a:	331b      	adds	r3, #27
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	2b01      	cmp	r3, #1
 8004730:	f040 81ce 	bne.w	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004734:	78fa      	ldrb	r2, [r7, #3]
 8004736:	6879      	ldr	r1, [r7, #4]
 8004738:	4613      	mov	r3, r2
 800473a:	011b      	lsls	r3, r3, #4
 800473c:	1a9b      	subs	r3, r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	440b      	add	r3, r1
 8004742:	3326      	adds	r3, #38	@ 0x26
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	2b03      	cmp	r3, #3
 8004748:	d16b      	bne.n	8004822 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800474a:	78fa      	ldrb	r2, [r7, #3]
 800474c:	6879      	ldr	r1, [r7, #4]
 800474e:	4613      	mov	r3, r2
 8004750:	011b      	lsls	r3, r3, #4
 8004752:	1a9b      	subs	r3, r3, r2
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	440b      	add	r3, r1
 8004758:	3348      	adds	r3, #72	@ 0x48
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	1c59      	adds	r1, r3, #1
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	4613      	mov	r3, r2
 8004762:	011b      	lsls	r3, r3, #4
 8004764:	1a9b      	subs	r3, r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	4403      	add	r3, r0
 800476a:	3348      	adds	r3, #72	@ 0x48
 800476c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800476e:	78fa      	ldrb	r2, [r7, #3]
 8004770:	6879      	ldr	r1, [r7, #4]
 8004772:	4613      	mov	r3, r2
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	440b      	add	r3, r1
 800477c:	3348      	adds	r3, #72	@ 0x48
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b02      	cmp	r3, #2
 8004782:	d943      	bls.n	800480c <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004784:	78fa      	ldrb	r2, [r7, #3]
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	4613      	mov	r3, r2
 800478a:	011b      	lsls	r3, r3, #4
 800478c:	1a9b      	subs	r3, r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	3348      	adds	r3, #72	@ 0x48
 8004794:	2200      	movs	r2, #0
 8004796:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004798:	78fa      	ldrb	r2, [r7, #3]
 800479a:	6879      	ldr	r1, [r7, #4]
 800479c:	4613      	mov	r3, r2
 800479e:	011b      	lsls	r3, r3, #4
 80047a0:	1a9b      	subs	r3, r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	440b      	add	r3, r1
 80047a6:	331b      	adds	r3, #27
 80047a8:	2200      	movs	r2, #0
 80047aa:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80047ac:	78fa      	ldrb	r2, [r7, #3]
 80047ae:	6879      	ldr	r1, [r7, #4]
 80047b0:	4613      	mov	r3, r2
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	1a9b      	subs	r3, r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	440b      	add	r3, r1
 80047ba:	3344      	adds	r3, #68	@ 0x44
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d809      	bhi.n	80047d6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80047c2:	78fa      	ldrb	r2, [r7, #3]
 80047c4:	6879      	ldr	r1, [r7, #4]
 80047c6:	4613      	mov	r3, r2
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	1a9b      	subs	r3, r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	440b      	add	r3, r1
 80047d0:	331c      	adds	r3, #28
 80047d2:	2201      	movs	r2, #1
 80047d4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80047d6:	78fb      	ldrb	r3, [r7, #3]
 80047d8:	015a      	lsls	r2, r3, #5
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	4413      	add	r3, r2
 80047de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	78fa      	ldrb	r2, [r7, #3]
 80047e6:	0151      	lsls	r1, r2, #5
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	440a      	add	r2, r1
 80047ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80047f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047f4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80047f6:	78fa      	ldrb	r2, [r7, #3]
 80047f8:	6879      	ldr	r1, [r7, #4]
 80047fa:	4613      	mov	r3, r2
 80047fc:	011b      	lsls	r3, r3, #4
 80047fe:	1a9b      	subs	r3, r3, r2
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	440b      	add	r3, r1
 8004804:	334c      	adds	r3, #76	@ 0x4c
 8004806:	2204      	movs	r2, #4
 8004808:	701a      	strb	r2, [r3, #0]
 800480a:	e014      	b.n	8004836 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800480c:	78fa      	ldrb	r2, [r7, #3]
 800480e:	6879      	ldr	r1, [r7, #4]
 8004810:	4613      	mov	r3, r2
 8004812:	011b      	lsls	r3, r3, #4
 8004814:	1a9b      	subs	r3, r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	440b      	add	r3, r1
 800481a:	334c      	adds	r3, #76	@ 0x4c
 800481c:	2202      	movs	r2, #2
 800481e:	701a      	strb	r2, [r3, #0]
 8004820:	e009      	b.n	8004836 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004822:	78fa      	ldrb	r2, [r7, #3]
 8004824:	6879      	ldr	r1, [r7, #4]
 8004826:	4613      	mov	r3, r2
 8004828:	011b      	lsls	r3, r3, #4
 800482a:	1a9b      	subs	r3, r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	440b      	add	r3, r1
 8004830:	334c      	adds	r3, #76	@ 0x4c
 8004832:	2202      	movs	r2, #2
 8004834:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004836:	78fa      	ldrb	r2, [r7, #3]
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	4613      	mov	r3, r2
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	440b      	add	r3, r1
 8004844:	3326      	adds	r3, #38	@ 0x26
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00b      	beq.n	8004864 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	6879      	ldr	r1, [r7, #4]
 8004850:	4613      	mov	r3, r2
 8004852:	011b      	lsls	r3, r3, #4
 8004854:	1a9b      	subs	r3, r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	440b      	add	r3, r1
 800485a:	3326      	adds	r3, #38	@ 0x26
 800485c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800485e:	2b02      	cmp	r3, #2
 8004860:	f040 8136 	bne.w	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004864:	78fb      	ldrb	r3, [r7, #3]
 8004866:	015a      	lsls	r2, r3, #5
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	4413      	add	r3, r2
 800486c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800487a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004882:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004884:	78fb      	ldrb	r3, [r7, #3]
 8004886:	015a      	lsls	r2, r3, #5
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	4413      	add	r3, r2
 800488c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004890:	461a      	mov	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	e11b      	b.n	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004898:	78fa      	ldrb	r2, [r7, #3]
 800489a:	6879      	ldr	r1, [r7, #4]
 800489c:	4613      	mov	r3, r2
 800489e:	011b      	lsls	r3, r3, #4
 80048a0:	1a9b      	subs	r3, r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	440b      	add	r3, r1
 80048a6:	334d      	adds	r3, #77	@ 0x4d
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	f040 8081 	bne.w	80049b2 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048b0:	78fa      	ldrb	r2, [r7, #3]
 80048b2:	6879      	ldr	r1, [r7, #4]
 80048b4:	4613      	mov	r3, r2
 80048b6:	011b      	lsls	r3, r3, #4
 80048b8:	1a9b      	subs	r3, r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	440b      	add	r3, r1
 80048be:	334d      	adds	r3, #77	@ 0x4d
 80048c0:	2202      	movs	r2, #2
 80048c2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80048c4:	78fa      	ldrb	r2, [r7, #3]
 80048c6:	6879      	ldr	r1, [r7, #4]
 80048c8:	4613      	mov	r3, r2
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	1a9b      	subs	r3, r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	440b      	add	r3, r1
 80048d2:	331b      	adds	r3, #27
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	f040 80fa 	bne.w	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80048dc:	78fa      	ldrb	r2, [r7, #3]
 80048de:	6879      	ldr	r1, [r7, #4]
 80048e0:	4613      	mov	r3, r2
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	1a9b      	subs	r3, r3, r2
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	440b      	add	r3, r1
 80048ea:	334c      	adds	r3, #76	@ 0x4c
 80048ec:	2202      	movs	r2, #2
 80048ee:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80048f0:	78fb      	ldrb	r3, [r7, #3]
 80048f2:	015a      	lsls	r2, r3, #5
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	4413      	add	r3, r2
 80048f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	78fa      	ldrb	r2, [r7, #3]
 8004900:	0151      	lsls	r1, r2, #5
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	440a      	add	r2, r1
 8004906:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800490a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800490e:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004910:	78fb      	ldrb	r3, [r7, #3]
 8004912:	015a      	lsls	r2, r3, #5
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	4413      	add	r3, r2
 8004918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	78fa      	ldrb	r2, [r7, #3]
 8004920:	0151      	lsls	r1, r2, #5
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	440a      	add	r2, r1
 8004926:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800492a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800492e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004930:	78fb      	ldrb	r3, [r7, #3]
 8004932:	015a      	lsls	r2, r3, #5
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	4413      	add	r3, r2
 8004938:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	78fa      	ldrb	r2, [r7, #3]
 8004940:	0151      	lsls	r1, r2, #5
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	440a      	add	r2, r1
 8004946:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800494a:	f023 0320 	bic.w	r3, r3, #32
 800494e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004950:	78fa      	ldrb	r2, [r7, #3]
 8004952:	6879      	ldr	r1, [r7, #4]
 8004954:	4613      	mov	r3, r2
 8004956:	011b      	lsls	r3, r3, #4
 8004958:	1a9b      	subs	r3, r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	440b      	add	r3, r1
 800495e:	3326      	adds	r3, #38	@ 0x26
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00b      	beq.n	800497e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004966:	78fa      	ldrb	r2, [r7, #3]
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	4613      	mov	r3, r2
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	3326      	adds	r3, #38	@ 0x26
 8004976:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004978:	2b02      	cmp	r3, #2
 800497a:	f040 80a9 	bne.w	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800497e:	78fb      	ldrb	r3, [r7, #3]
 8004980:	015a      	lsls	r2, r3, #5
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	4413      	add	r3, r2
 8004986:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004994:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800499c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800499e:	78fb      	ldrb	r3, [r7, #3]
 80049a0:	015a      	lsls	r2, r3, #5
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	4413      	add	r3, r2
 80049a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049aa:	461a      	mov	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6013      	str	r3, [r2, #0]
 80049b0:	e08e      	b.n	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80049b2:	78fa      	ldrb	r2, [r7, #3]
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	4613      	mov	r3, r2
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	1a9b      	subs	r3, r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	440b      	add	r3, r1
 80049c0:	334d      	adds	r3, #77	@ 0x4d
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	2b04      	cmp	r3, #4
 80049c6:	d143      	bne.n	8004a50 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049c8:	78fa      	ldrb	r2, [r7, #3]
 80049ca:	6879      	ldr	r1, [r7, #4]
 80049cc:	4613      	mov	r3, r2
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	1a9b      	subs	r3, r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	440b      	add	r3, r1
 80049d6:	334d      	adds	r3, #77	@ 0x4d
 80049d8:	2202      	movs	r2, #2
 80049da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80049dc:	78fa      	ldrb	r2, [r7, #3]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	1a9b      	subs	r3, r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	334c      	adds	r3, #76	@ 0x4c
 80049ec:	2202      	movs	r2, #2
 80049ee:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80049f0:	78fa      	ldrb	r2, [r7, #3]
 80049f2:	6879      	ldr	r1, [r7, #4]
 80049f4:	4613      	mov	r3, r2
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	1a9b      	subs	r3, r3, r2
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	440b      	add	r3, r1
 80049fe:	3326      	adds	r3, #38	@ 0x26
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	3326      	adds	r3, #38	@ 0x26
 8004a16:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d159      	bne.n	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004a1c:	78fb      	ldrb	r3, [r7, #3]
 8004a1e:	015a      	lsls	r2, r3, #5
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	4413      	add	r3, r2
 8004a24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a32:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a3a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a3c:	78fb      	ldrb	r3, [r7, #3]
 8004a3e:	015a      	lsls	r2, r3, #5
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	4413      	add	r3, r2
 8004a44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a48:	461a      	mov	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	e03f      	b.n	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004a50:	78fa      	ldrb	r2, [r7, #3]
 8004a52:	6879      	ldr	r1, [r7, #4]
 8004a54:	4613      	mov	r3, r2
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	1a9b      	subs	r3, r3, r2
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	440b      	add	r3, r1
 8004a5e:	334d      	adds	r3, #77	@ 0x4d
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	2b08      	cmp	r3, #8
 8004a64:	d126      	bne.n	8004ab4 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a66:	78fa      	ldrb	r2, [r7, #3]
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	1a9b      	subs	r3, r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	440b      	add	r3, r1
 8004a74:	334d      	adds	r3, #77	@ 0x4d
 8004a76:	2202      	movs	r2, #2
 8004a78:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004a7a:	78fa      	ldrb	r2, [r7, #3]
 8004a7c:	6879      	ldr	r1, [r7, #4]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	011b      	lsls	r3, r3, #4
 8004a82:	1a9b      	subs	r3, r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	440b      	add	r3, r1
 8004a88:	3344      	adds	r3, #68	@ 0x44
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	1c59      	adds	r1, r3, #1
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	4613      	mov	r3, r2
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	1a9b      	subs	r3, r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	4403      	add	r3, r0
 8004a9a:	3344      	adds	r3, #68	@ 0x44
 8004a9c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004a9e:	78fa      	ldrb	r2, [r7, #3]
 8004aa0:	6879      	ldr	r1, [r7, #4]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	011b      	lsls	r3, r3, #4
 8004aa6:	1a9b      	subs	r3, r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	440b      	add	r3, r1
 8004aac:	334c      	adds	r3, #76	@ 0x4c
 8004aae:	2204      	movs	r2, #4
 8004ab0:	701a      	strb	r2, [r3, #0]
 8004ab2:	e00d      	b.n	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004ab4:	78fa      	ldrb	r2, [r7, #3]
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	011b      	lsls	r3, r3, #4
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	334d      	adds	r3, #77	@ 0x4d
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	f000 8100 	beq.w	8004ccc <HCD_HC_IN_IRQHandler+0xcca>
 8004acc:	e000      	b.n	8004ad0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ace:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004ad0:	78fa      	ldrb	r2, [r7, #3]
 8004ad2:	6879      	ldr	r1, [r7, #4]
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	1a9b      	subs	r3, r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	440b      	add	r3, r1
 8004ade:	334c      	adds	r3, #76	@ 0x4c
 8004ae0:	781a      	ldrb	r2, [r3, #0]
 8004ae2:	78fb      	ldrb	r3, [r7, #3]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f006 ff48 	bl	800b97c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004aec:	e0ef      	b.n	8004cce <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	78fa      	ldrb	r2, [r7, #3]
 8004af4:	4611      	mov	r1, r2
 8004af6:	4618      	mov	r0, r3
 8004af8:	f003 fed5 	bl	80088a6 <USB_ReadChInterrupts>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b02:	2b40      	cmp	r3, #64	@ 0x40
 8004b04:	d12f      	bne.n	8004b66 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004b06:	78fb      	ldrb	r3, [r7, #3]
 8004b08:	015a      	lsls	r2, r3, #5
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b12:	461a      	mov	r2, r3
 8004b14:	2340      	movs	r3, #64	@ 0x40
 8004b16:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004b18:	78fa      	ldrb	r2, [r7, #3]
 8004b1a:	6879      	ldr	r1, [r7, #4]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	1a9b      	subs	r3, r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	334d      	adds	r3, #77	@ 0x4d
 8004b28:	2205      	movs	r2, #5
 8004b2a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004b2c:	78fa      	ldrb	r2, [r7, #3]
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	4613      	mov	r3, r2
 8004b32:	011b      	lsls	r3, r3, #4
 8004b34:	1a9b      	subs	r3, r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	331a      	adds	r3, #26
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d109      	bne.n	8004b56 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004b42:	78fa      	ldrb	r2, [r7, #3]
 8004b44:	6879      	ldr	r1, [r7, #4]
 8004b46:	4613      	mov	r3, r2
 8004b48:	011b      	lsls	r3, r3, #4
 8004b4a:	1a9b      	subs	r3, r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	440b      	add	r3, r1
 8004b50:	3344      	adds	r3, #68	@ 0x44
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	78fa      	ldrb	r2, [r7, #3]
 8004b5c:	4611      	mov	r1, r2
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f004 fbe9 	bl	8009336 <USB_HC_Halt>
 8004b64:	e0b3      	b.n	8004cce <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	78fa      	ldrb	r2, [r7, #3]
 8004b6c:	4611      	mov	r1, r2
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f003 fe99 	bl	80088a6 <USB_ReadChInterrupts>
 8004b74:	4603      	mov	r3, r0
 8004b76:	f003 0310 	and.w	r3, r3, #16
 8004b7a:	2b10      	cmp	r3, #16
 8004b7c:	f040 80a7 	bne.w	8004cce <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004b80:	78fa      	ldrb	r2, [r7, #3]
 8004b82:	6879      	ldr	r1, [r7, #4]
 8004b84:	4613      	mov	r3, r2
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	3326      	adds	r3, #38	@ 0x26
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	2b03      	cmp	r3, #3
 8004b94:	d11b      	bne.n	8004bce <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004b96:	78fa      	ldrb	r2, [r7, #3]
 8004b98:	6879      	ldr	r1, [r7, #4]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	011b      	lsls	r3, r3, #4
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	440b      	add	r3, r1
 8004ba4:	3344      	adds	r3, #68	@ 0x44
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004baa:	78fa      	ldrb	r2, [r7, #3]
 8004bac:	6879      	ldr	r1, [r7, #4]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	011b      	lsls	r3, r3, #4
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	334d      	adds	r3, #77	@ 0x4d
 8004bba:	2204      	movs	r2, #4
 8004bbc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	78fa      	ldrb	r2, [r7, #3]
 8004bc4:	4611      	mov	r1, r2
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f004 fbb5 	bl	8009336 <USB_HC_Halt>
 8004bcc:	e03f      	b.n	8004c4e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004bce:	78fa      	ldrb	r2, [r7, #3]
 8004bd0:	6879      	ldr	r1, [r7, #4]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	011b      	lsls	r3, r3, #4
 8004bd6:	1a9b      	subs	r3, r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	440b      	add	r3, r1
 8004bdc:	3326      	adds	r3, #38	@ 0x26
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004be4:	78fa      	ldrb	r2, [r7, #3]
 8004be6:	6879      	ldr	r1, [r7, #4]
 8004be8:	4613      	mov	r3, r2
 8004bea:	011b      	lsls	r3, r3, #4
 8004bec:	1a9b      	subs	r3, r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	3326      	adds	r3, #38	@ 0x26
 8004bf4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d129      	bne.n	8004c4e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004bfa:	78fa      	ldrb	r2, [r7, #3]
 8004bfc:	6879      	ldr	r1, [r7, #4]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	011b      	lsls	r3, r3, #4
 8004c02:	1a9b      	subs	r3, r3, r2
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	440b      	add	r3, r1
 8004c08:	3344      	adds	r3, #68	@ 0x44
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	799b      	ldrb	r3, [r3, #6]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00a      	beq.n	8004c2c <HCD_HC_IN_IRQHandler+0xc2a>
 8004c16:	78fa      	ldrb	r2, [r7, #3]
 8004c18:	6879      	ldr	r1, [r7, #4]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	011b      	lsls	r3, r3, #4
 8004c1e:	1a9b      	subs	r3, r3, r2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	440b      	add	r3, r1
 8004c24:	331b      	adds	r3, #27
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d110      	bne.n	8004c4e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004c2c:	78fa      	ldrb	r2, [r7, #3]
 8004c2e:	6879      	ldr	r1, [r7, #4]
 8004c30:	4613      	mov	r3, r2
 8004c32:	011b      	lsls	r3, r3, #4
 8004c34:	1a9b      	subs	r3, r3, r2
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	440b      	add	r3, r1
 8004c3a:	334d      	adds	r3, #77	@ 0x4d
 8004c3c:	2204      	movs	r2, #4
 8004c3e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	4611      	mov	r1, r2
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f004 fb74 	bl	8009336 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004c4e:	78fa      	ldrb	r2, [r7, #3]
 8004c50:	6879      	ldr	r1, [r7, #4]
 8004c52:	4613      	mov	r3, r2
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	1a9b      	subs	r3, r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	331b      	adds	r3, #27
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d129      	bne.n	8004cb8 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004c64:	78fa      	ldrb	r2, [r7, #3]
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	011b      	lsls	r3, r3, #4
 8004c6c:	1a9b      	subs	r3, r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	440b      	add	r3, r1
 8004c72:	331b      	adds	r3, #27
 8004c74:	2200      	movs	r2, #0
 8004c76:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004c78:	78fb      	ldrb	r3, [r7, #3]
 8004c7a:	015a      	lsls	r2, r3, #5
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	4413      	add	r3, r2
 8004c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	78fa      	ldrb	r2, [r7, #3]
 8004c88:	0151      	lsls	r1, r2, #5
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	440a      	add	r2, r1
 8004c8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c96:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004c98:	78fb      	ldrb	r3, [r7, #3]
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	78fa      	ldrb	r2, [r7, #3]
 8004ca8:	0151      	lsls	r1, r2, #5
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	440a      	add	r2, r1
 8004cae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004cb2:	f043 0320 	orr.w	r3, r3, #32
 8004cb6:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004cb8:	78fb      	ldrb	r3, [r7, #3]
 8004cba:	015a      	lsls	r2, r3, #5
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	2310      	movs	r3, #16
 8004cc8:	6093      	str	r3, [r2, #8]
 8004cca:	e000      	b.n	8004cce <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004ccc:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004cce:	3718      	adds	r7, #24
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b086      	sub	sp, #24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	460b      	mov	r3, r1
 8004cde:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	78fa      	ldrb	r2, [r7, #3]
 8004cf0:	4611      	mov	r1, r2
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f003 fdd7 	bl	80088a6 <USB_ReadChInterrupts>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	f003 0304 	and.w	r3, r3, #4
 8004cfe:	2b04      	cmp	r3, #4
 8004d00:	d11b      	bne.n	8004d3a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004d02:	78fb      	ldrb	r3, [r7, #3]
 8004d04:	015a      	lsls	r2, r3, #5
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	4413      	add	r3, r2
 8004d0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d0e:	461a      	mov	r2, r3
 8004d10:	2304      	movs	r3, #4
 8004d12:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004d14:	78fa      	ldrb	r2, [r7, #3]
 8004d16:	6879      	ldr	r1, [r7, #4]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	1a9b      	subs	r3, r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	440b      	add	r3, r1
 8004d22:	334d      	adds	r3, #77	@ 0x4d
 8004d24:	2207      	movs	r2, #7
 8004d26:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	78fa      	ldrb	r2, [r7, #3]
 8004d2e:	4611      	mov	r1, r2
 8004d30:	4618      	mov	r0, r3
 8004d32:	f004 fb00 	bl	8009336 <USB_HC_Halt>
 8004d36:	f000 bc89 	b.w	800564c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	78fa      	ldrb	r2, [r7, #3]
 8004d40:	4611      	mov	r1, r2
 8004d42:	4618      	mov	r0, r3
 8004d44:	f003 fdaf 	bl	80088a6 <USB_ReadChInterrupts>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	f003 0320 	and.w	r3, r3, #32
 8004d4e:	2b20      	cmp	r3, #32
 8004d50:	f040 8082 	bne.w	8004e58 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004d54:	78fb      	ldrb	r3, [r7, #3]
 8004d56:	015a      	lsls	r2, r3, #5
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d60:	461a      	mov	r2, r3
 8004d62:	2320      	movs	r3, #32
 8004d64:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004d66:	78fa      	ldrb	r2, [r7, #3]
 8004d68:	6879      	ldr	r1, [r7, #4]
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	011b      	lsls	r3, r3, #4
 8004d6e:	1a9b      	subs	r3, r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	440b      	add	r3, r1
 8004d74:	3319      	adds	r3, #25
 8004d76:	781b      	ldrb	r3, [r3, #0]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d124      	bne.n	8004dc6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004d7c:	78fa      	ldrb	r2, [r7, #3]
 8004d7e:	6879      	ldr	r1, [r7, #4]
 8004d80:	4613      	mov	r3, r2
 8004d82:	011b      	lsls	r3, r3, #4
 8004d84:	1a9b      	subs	r3, r3, r2
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	440b      	add	r3, r1
 8004d8a:	3319      	adds	r3, #25
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d90:	78fa      	ldrb	r2, [r7, #3]
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	4613      	mov	r3, r2
 8004d96:	011b      	lsls	r3, r3, #4
 8004d98:	1a9b      	subs	r3, r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	334c      	adds	r3, #76	@ 0x4c
 8004da0:	2202      	movs	r2, #2
 8004da2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004da4:	78fa      	ldrb	r2, [r7, #3]
 8004da6:	6879      	ldr	r1, [r7, #4]
 8004da8:	4613      	mov	r3, r2
 8004daa:	011b      	lsls	r3, r3, #4
 8004dac:	1a9b      	subs	r3, r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	440b      	add	r3, r1
 8004db2:	334d      	adds	r3, #77	@ 0x4d
 8004db4:	2203      	movs	r2, #3
 8004db6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	78fa      	ldrb	r2, [r7, #3]
 8004dbe:	4611      	mov	r1, r2
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f004 fab8 	bl	8009336 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004dc6:	78fa      	ldrb	r2, [r7, #3]
 8004dc8:	6879      	ldr	r1, [r7, #4]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	011b      	lsls	r3, r3, #4
 8004dce:	1a9b      	subs	r3, r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	331a      	adds	r3, #26
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	f040 8437 	bne.w	800564c <HCD_HC_OUT_IRQHandler+0x978>
 8004dde:	78fa      	ldrb	r2, [r7, #3]
 8004de0:	6879      	ldr	r1, [r7, #4]
 8004de2:	4613      	mov	r3, r2
 8004de4:	011b      	lsls	r3, r3, #4
 8004de6:	1a9b      	subs	r3, r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	440b      	add	r3, r1
 8004dec:	331b      	adds	r3, #27
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f040 842b 	bne.w	800564c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004df6:	78fa      	ldrb	r2, [r7, #3]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	011b      	lsls	r3, r3, #4
 8004dfe:	1a9b      	subs	r3, r3, r2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	440b      	add	r3, r1
 8004e04:	3326      	adds	r3, #38	@ 0x26
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d009      	beq.n	8004e20 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004e0c:	78fa      	ldrb	r2, [r7, #3]
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	1a9b      	subs	r3, r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	331b      	adds	r3, #27
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004e20:	78fa      	ldrb	r2, [r7, #3]
 8004e22:	6879      	ldr	r1, [r7, #4]
 8004e24:	4613      	mov	r3, r2
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	1a9b      	subs	r3, r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	440b      	add	r3, r1
 8004e2e:	334d      	adds	r3, #77	@ 0x4d
 8004e30:	2203      	movs	r2, #3
 8004e32:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	78fa      	ldrb	r2, [r7, #3]
 8004e3a:	4611      	mov	r1, r2
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f004 fa7a 	bl	8009336 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004e42:	78fa      	ldrb	r2, [r7, #3]
 8004e44:	6879      	ldr	r1, [r7, #4]
 8004e46:	4613      	mov	r3, r2
 8004e48:	011b      	lsls	r3, r3, #4
 8004e4a:	1a9b      	subs	r3, r3, r2
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	440b      	add	r3, r1
 8004e50:	3344      	adds	r3, #68	@ 0x44
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	e3f9      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	78fa      	ldrb	r2, [r7, #3]
 8004e5e:	4611      	mov	r1, r2
 8004e60:	4618      	mov	r0, r3
 8004e62:	f003 fd20 	bl	80088a6 <USB_ReadChInterrupts>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e70:	d111      	bne.n	8004e96 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004e72:	78fb      	ldrb	r3, [r7, #3]
 8004e74:	015a      	lsls	r2, r3, #5
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	4413      	add	r3, r2
 8004e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e7e:	461a      	mov	r2, r3
 8004e80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e84:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	78fa      	ldrb	r2, [r7, #3]
 8004e8c:	4611      	mov	r1, r2
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f004 fa51 	bl	8009336 <USB_HC_Halt>
 8004e94:	e3da      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	78fa      	ldrb	r2, [r7, #3]
 8004e9c:	4611      	mov	r1, r2
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f003 fd01 	bl	80088a6 <USB_ReadChInterrupts>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d168      	bne.n	8004f80 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004eae:	78fa      	ldrb	r2, [r7, #3]
 8004eb0:	6879      	ldr	r1, [r7, #4]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	1a9b      	subs	r3, r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	440b      	add	r3, r1
 8004ebc:	3344      	adds	r3, #68	@ 0x44
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	78fa      	ldrb	r2, [r7, #3]
 8004ec8:	4611      	mov	r1, r2
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f003 fceb 	bl	80088a6 <USB_ReadChInterrupts>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ed6:	2b40      	cmp	r3, #64	@ 0x40
 8004ed8:	d112      	bne.n	8004f00 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004eda:	78fa      	ldrb	r2, [r7, #3]
 8004edc:	6879      	ldr	r1, [r7, #4]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	011b      	lsls	r3, r3, #4
 8004ee2:	1a9b      	subs	r3, r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	440b      	add	r3, r1
 8004ee8:	3319      	adds	r3, #25
 8004eea:	2201      	movs	r2, #1
 8004eec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004eee:	78fb      	ldrb	r3, [r7, #3]
 8004ef0:	015a      	lsls	r2, r3, #5
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004efa:	461a      	mov	r2, r3
 8004efc:	2340      	movs	r3, #64	@ 0x40
 8004efe:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004f00:	78fa      	ldrb	r2, [r7, #3]
 8004f02:	6879      	ldr	r1, [r7, #4]
 8004f04:	4613      	mov	r3, r2
 8004f06:	011b      	lsls	r3, r3, #4
 8004f08:	1a9b      	subs	r3, r3, r2
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	440b      	add	r3, r1
 8004f0e:	331b      	adds	r3, #27
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d019      	beq.n	8004f4a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004f16:	78fa      	ldrb	r2, [r7, #3]
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	011b      	lsls	r3, r3, #4
 8004f1e:	1a9b      	subs	r3, r3, r2
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	440b      	add	r3, r1
 8004f24:	331b      	adds	r3, #27
 8004f26:	2200      	movs	r2, #0
 8004f28:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	015a      	lsls	r2, r3, #5
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	4413      	add	r3, r2
 8004f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	78fa      	ldrb	r2, [r7, #3]
 8004f3a:	0151      	lsls	r1, r2, #5
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	440a      	add	r2, r1
 8004f40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004f44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f48:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004f4a:	78fb      	ldrb	r3, [r7, #3]
 8004f4c:	015a      	lsls	r2, r3, #5
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	4413      	add	r3, r2
 8004f52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f56:	461a      	mov	r2, r3
 8004f58:	2301      	movs	r3, #1
 8004f5a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004f5c:	78fa      	ldrb	r2, [r7, #3]
 8004f5e:	6879      	ldr	r1, [r7, #4]
 8004f60:	4613      	mov	r3, r2
 8004f62:	011b      	lsls	r3, r3, #4
 8004f64:	1a9b      	subs	r3, r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	440b      	add	r3, r1
 8004f6a:	334d      	adds	r3, #77	@ 0x4d
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	78fa      	ldrb	r2, [r7, #3]
 8004f76:	4611      	mov	r1, r2
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f004 f9dc 	bl	8009336 <USB_HC_Halt>
 8004f7e:	e365      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	78fa      	ldrb	r2, [r7, #3]
 8004f86:	4611      	mov	r1, r2
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f003 fc8c 	bl	80088a6 <USB_ReadChInterrupts>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f94:	2b40      	cmp	r3, #64	@ 0x40
 8004f96:	d139      	bne.n	800500c <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004f98:	78fa      	ldrb	r2, [r7, #3]
 8004f9a:	6879      	ldr	r1, [r7, #4]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	334d      	adds	r3, #77	@ 0x4d
 8004fa8:	2205      	movs	r2, #5
 8004faa:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004fac:	78fa      	ldrb	r2, [r7, #3]
 8004fae:	6879      	ldr	r1, [r7, #4]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	011b      	lsls	r3, r3, #4
 8004fb4:	1a9b      	subs	r3, r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	440b      	add	r3, r1
 8004fba:	331a      	adds	r3, #26
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d109      	bne.n	8004fd6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004fc2:	78fa      	ldrb	r2, [r7, #3]
 8004fc4:	6879      	ldr	r1, [r7, #4]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	011b      	lsls	r3, r3, #4
 8004fca:	1a9b      	subs	r3, r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	440b      	add	r3, r1
 8004fd0:	3319      	adds	r3, #25
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004fd6:	78fa      	ldrb	r2, [r7, #3]
 8004fd8:	6879      	ldr	r1, [r7, #4]
 8004fda:	4613      	mov	r3, r2
 8004fdc:	011b      	lsls	r3, r3, #4
 8004fde:	1a9b      	subs	r3, r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	440b      	add	r3, r1
 8004fe4:	3344      	adds	r3, #68	@ 0x44
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	78fa      	ldrb	r2, [r7, #3]
 8004ff0:	4611      	mov	r1, r2
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f004 f99f 	bl	8009336 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004ff8:	78fb      	ldrb	r3, [r7, #3]
 8004ffa:	015a      	lsls	r2, r3, #5
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005004:	461a      	mov	r2, r3
 8005006:	2340      	movs	r3, #64	@ 0x40
 8005008:	6093      	str	r3, [r2, #8]
 800500a:	e31f      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	78fa      	ldrb	r2, [r7, #3]
 8005012:	4611      	mov	r1, r2
 8005014:	4618      	mov	r0, r3
 8005016:	f003 fc46 	bl	80088a6 <USB_ReadChInterrupts>
 800501a:	4603      	mov	r3, r0
 800501c:	f003 0308 	and.w	r3, r3, #8
 8005020:	2b08      	cmp	r3, #8
 8005022:	d11a      	bne.n	800505a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005024:	78fb      	ldrb	r3, [r7, #3]
 8005026:	015a      	lsls	r2, r3, #5
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	4413      	add	r3, r2
 800502c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005030:	461a      	mov	r2, r3
 8005032:	2308      	movs	r3, #8
 8005034:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005036:	78fa      	ldrb	r2, [r7, #3]
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	4613      	mov	r3, r2
 800503c:	011b      	lsls	r3, r3, #4
 800503e:	1a9b      	subs	r3, r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	440b      	add	r3, r1
 8005044:	334d      	adds	r3, #77	@ 0x4d
 8005046:	2206      	movs	r2, #6
 8005048:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	78fa      	ldrb	r2, [r7, #3]
 8005050:	4611      	mov	r1, r2
 8005052:	4618      	mov	r0, r3
 8005054:	f004 f96f 	bl	8009336 <USB_HC_Halt>
 8005058:	e2f8      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	78fa      	ldrb	r2, [r7, #3]
 8005060:	4611      	mov	r1, r2
 8005062:	4618      	mov	r0, r3
 8005064:	f003 fc1f 	bl	80088a6 <USB_ReadChInterrupts>
 8005068:	4603      	mov	r3, r0
 800506a:	f003 0310 	and.w	r3, r3, #16
 800506e:	2b10      	cmp	r3, #16
 8005070:	d144      	bne.n	80050fc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005072:	78fa      	ldrb	r2, [r7, #3]
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	4613      	mov	r3, r2
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	1a9b      	subs	r3, r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	440b      	add	r3, r1
 8005080:	3344      	adds	r3, #68	@ 0x44
 8005082:	2200      	movs	r2, #0
 8005084:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8005086:	78fa      	ldrb	r2, [r7, #3]
 8005088:	6879      	ldr	r1, [r7, #4]
 800508a:	4613      	mov	r3, r2
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	1a9b      	subs	r3, r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	440b      	add	r3, r1
 8005094:	334d      	adds	r3, #77	@ 0x4d
 8005096:	2204      	movs	r2, #4
 8005098:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800509a:	78fa      	ldrb	r2, [r7, #3]
 800509c:	6879      	ldr	r1, [r7, #4]
 800509e:	4613      	mov	r3, r2
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	1a9b      	subs	r3, r3, r2
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	440b      	add	r3, r1
 80050a8:	3319      	adds	r3, #25
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d114      	bne.n	80050da <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80050b0:	78fa      	ldrb	r2, [r7, #3]
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	4613      	mov	r3, r2
 80050b6:	011b      	lsls	r3, r3, #4
 80050b8:	1a9b      	subs	r3, r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	440b      	add	r3, r1
 80050be:	3318      	adds	r3, #24
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d109      	bne.n	80050da <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80050c6:	78fa      	ldrb	r2, [r7, #3]
 80050c8:	6879      	ldr	r1, [r7, #4]
 80050ca:	4613      	mov	r3, r2
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	1a9b      	subs	r3, r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	440b      	add	r3, r1
 80050d4:	3319      	adds	r3, #25
 80050d6:	2201      	movs	r2, #1
 80050d8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	78fa      	ldrb	r2, [r7, #3]
 80050e0:	4611      	mov	r1, r2
 80050e2:	4618      	mov	r0, r3
 80050e4:	f004 f927 	bl	8009336 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80050e8:	78fb      	ldrb	r3, [r7, #3]
 80050ea:	015a      	lsls	r2, r3, #5
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	4413      	add	r3, r2
 80050f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050f4:	461a      	mov	r2, r3
 80050f6:	2310      	movs	r3, #16
 80050f8:	6093      	str	r3, [r2, #8]
 80050fa:	e2a7      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	78fa      	ldrb	r2, [r7, #3]
 8005102:	4611      	mov	r1, r2
 8005104:	4618      	mov	r0, r3
 8005106:	f003 fbce 	bl	80088a6 <USB_ReadChInterrupts>
 800510a:	4603      	mov	r3, r0
 800510c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005110:	2b80      	cmp	r3, #128	@ 0x80
 8005112:	f040 8083 	bne.w	800521c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	799b      	ldrb	r3, [r3, #6]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d111      	bne.n	8005142 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800511e:	78fa      	ldrb	r2, [r7, #3]
 8005120:	6879      	ldr	r1, [r7, #4]
 8005122:	4613      	mov	r3, r2
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	1a9b      	subs	r3, r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	440b      	add	r3, r1
 800512c:	334d      	adds	r3, #77	@ 0x4d
 800512e:	2207      	movs	r2, #7
 8005130:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	4611      	mov	r1, r2
 800513a:	4618      	mov	r0, r3
 800513c:	f004 f8fb 	bl	8009336 <USB_HC_Halt>
 8005140:	e062      	b.n	8005208 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8005142:	78fa      	ldrb	r2, [r7, #3]
 8005144:	6879      	ldr	r1, [r7, #4]
 8005146:	4613      	mov	r3, r2
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	1a9b      	subs	r3, r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	440b      	add	r3, r1
 8005150:	3344      	adds	r3, #68	@ 0x44
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	1c59      	adds	r1, r3, #1
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	4613      	mov	r3, r2
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	1a9b      	subs	r3, r3, r2
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	4403      	add	r3, r0
 8005162:	3344      	adds	r3, #68	@ 0x44
 8005164:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005166:	78fa      	ldrb	r2, [r7, #3]
 8005168:	6879      	ldr	r1, [r7, #4]
 800516a:	4613      	mov	r3, r2
 800516c:	011b      	lsls	r3, r3, #4
 800516e:	1a9b      	subs	r3, r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	440b      	add	r3, r1
 8005174:	3344      	adds	r3, #68	@ 0x44
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b02      	cmp	r3, #2
 800517a:	d922      	bls.n	80051c2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800517c:	78fa      	ldrb	r2, [r7, #3]
 800517e:	6879      	ldr	r1, [r7, #4]
 8005180:	4613      	mov	r3, r2
 8005182:	011b      	lsls	r3, r3, #4
 8005184:	1a9b      	subs	r3, r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	440b      	add	r3, r1
 800518a:	3344      	adds	r3, #68	@ 0x44
 800518c:	2200      	movs	r2, #0
 800518e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005190:	78fa      	ldrb	r2, [r7, #3]
 8005192:	6879      	ldr	r1, [r7, #4]
 8005194:	4613      	mov	r3, r2
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	1a9b      	subs	r3, r3, r2
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	440b      	add	r3, r1
 800519e:	334c      	adds	r3, #76	@ 0x4c
 80051a0:	2204      	movs	r2, #4
 80051a2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80051a4:	78fa      	ldrb	r2, [r7, #3]
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	4613      	mov	r3, r2
 80051aa:	011b      	lsls	r3, r3, #4
 80051ac:	1a9b      	subs	r3, r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	440b      	add	r3, r1
 80051b2:	334c      	adds	r3, #76	@ 0x4c
 80051b4:	781a      	ldrb	r2, [r3, #0]
 80051b6:	78fb      	ldrb	r3, [r7, #3]
 80051b8:	4619      	mov	r1, r3
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f006 fbde 	bl	800b97c <HAL_HCD_HC_NotifyURBChange_Callback>
 80051c0:	e022      	b.n	8005208 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80051c2:	78fa      	ldrb	r2, [r7, #3]
 80051c4:	6879      	ldr	r1, [r7, #4]
 80051c6:	4613      	mov	r3, r2
 80051c8:	011b      	lsls	r3, r3, #4
 80051ca:	1a9b      	subs	r3, r3, r2
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	440b      	add	r3, r1
 80051d0:	334c      	adds	r3, #76	@ 0x4c
 80051d2:	2202      	movs	r2, #2
 80051d4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80051d6:	78fb      	ldrb	r3, [r7, #3]
 80051d8:	015a      	lsls	r2, r3, #5
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80051ec:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80051f4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80051f6:	78fb      	ldrb	r3, [r7, #3]
 80051f8:	015a      	lsls	r2, r3, #5
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	4413      	add	r3, r2
 80051fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005202:	461a      	mov	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005208:	78fb      	ldrb	r3, [r7, #3]
 800520a:	015a      	lsls	r2, r3, #5
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	4413      	add	r3, r2
 8005210:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005214:	461a      	mov	r2, r3
 8005216:	2380      	movs	r3, #128	@ 0x80
 8005218:	6093      	str	r3, [r2, #8]
 800521a:	e217      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	78fa      	ldrb	r2, [r7, #3]
 8005222:	4611      	mov	r1, r2
 8005224:	4618      	mov	r0, r3
 8005226:	f003 fb3e 	bl	80088a6 <USB_ReadChInterrupts>
 800522a:	4603      	mov	r3, r0
 800522c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005234:	d11b      	bne.n	800526e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005236:	78fa      	ldrb	r2, [r7, #3]
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	4613      	mov	r3, r2
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	440b      	add	r3, r1
 8005244:	334d      	adds	r3, #77	@ 0x4d
 8005246:	2209      	movs	r2, #9
 8005248:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	78fa      	ldrb	r2, [r7, #3]
 8005250:	4611      	mov	r1, r2
 8005252:	4618      	mov	r0, r3
 8005254:	f004 f86f 	bl	8009336 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005258:	78fb      	ldrb	r3, [r7, #3]
 800525a:	015a      	lsls	r2, r3, #5
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	4413      	add	r3, r2
 8005260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005264:	461a      	mov	r2, r3
 8005266:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800526a:	6093      	str	r3, [r2, #8]
 800526c:	e1ee      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	78fa      	ldrb	r2, [r7, #3]
 8005274:	4611      	mov	r1, r2
 8005276:	4618      	mov	r0, r3
 8005278:	f003 fb15 	bl	80088a6 <USB_ReadChInterrupts>
 800527c:	4603      	mov	r3, r0
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b02      	cmp	r3, #2
 8005284:	f040 81df 	bne.w	8005646 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005288:	78fb      	ldrb	r3, [r7, #3]
 800528a:	015a      	lsls	r2, r3, #5
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	4413      	add	r3, r2
 8005290:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005294:	461a      	mov	r2, r3
 8005296:	2302      	movs	r3, #2
 8005298:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800529a:	78fa      	ldrb	r2, [r7, #3]
 800529c:	6879      	ldr	r1, [r7, #4]
 800529e:	4613      	mov	r3, r2
 80052a0:	011b      	lsls	r3, r3, #4
 80052a2:	1a9b      	subs	r3, r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	440b      	add	r3, r1
 80052a8:	334d      	adds	r3, #77	@ 0x4d
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	f040 8093 	bne.w	80053d8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80052b2:	78fa      	ldrb	r2, [r7, #3]
 80052b4:	6879      	ldr	r1, [r7, #4]
 80052b6:	4613      	mov	r3, r2
 80052b8:	011b      	lsls	r3, r3, #4
 80052ba:	1a9b      	subs	r3, r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	440b      	add	r3, r1
 80052c0:	334d      	adds	r3, #77	@ 0x4d
 80052c2:	2202      	movs	r2, #2
 80052c4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80052c6:	78fa      	ldrb	r2, [r7, #3]
 80052c8:	6879      	ldr	r1, [r7, #4]
 80052ca:	4613      	mov	r3, r2
 80052cc:	011b      	lsls	r3, r3, #4
 80052ce:	1a9b      	subs	r3, r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	440b      	add	r3, r1
 80052d4:	334c      	adds	r3, #76	@ 0x4c
 80052d6:	2201      	movs	r2, #1
 80052d8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80052da:	78fa      	ldrb	r2, [r7, #3]
 80052dc:	6879      	ldr	r1, [r7, #4]
 80052de:	4613      	mov	r3, r2
 80052e0:	011b      	lsls	r3, r3, #4
 80052e2:	1a9b      	subs	r3, r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	440b      	add	r3, r1
 80052e8:	3326      	adds	r3, #38	@ 0x26
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d00b      	beq.n	8005308 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80052f0:	78fa      	ldrb	r2, [r7, #3]
 80052f2:	6879      	ldr	r1, [r7, #4]
 80052f4:	4613      	mov	r3, r2
 80052f6:	011b      	lsls	r3, r3, #4
 80052f8:	1a9b      	subs	r3, r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	440b      	add	r3, r1
 80052fe:	3326      	adds	r3, #38	@ 0x26
 8005300:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005302:	2b03      	cmp	r3, #3
 8005304:	f040 8190 	bne.w	8005628 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	799b      	ldrb	r3, [r3, #6]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d115      	bne.n	800533c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005310:	78fa      	ldrb	r2, [r7, #3]
 8005312:	6879      	ldr	r1, [r7, #4]
 8005314:	4613      	mov	r3, r2
 8005316:	011b      	lsls	r3, r3, #4
 8005318:	1a9b      	subs	r3, r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	440b      	add	r3, r1
 800531e:	333d      	adds	r3, #61	@ 0x3d
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	78fa      	ldrb	r2, [r7, #3]
 8005324:	f083 0301 	eor.w	r3, r3, #1
 8005328:	b2d8      	uxtb	r0, r3
 800532a:	6879      	ldr	r1, [r7, #4]
 800532c:	4613      	mov	r3, r2
 800532e:	011b      	lsls	r3, r3, #4
 8005330:	1a9b      	subs	r3, r3, r2
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	440b      	add	r3, r1
 8005336:	333d      	adds	r3, #61	@ 0x3d
 8005338:	4602      	mov	r2, r0
 800533a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	799b      	ldrb	r3, [r3, #6]
 8005340:	2b01      	cmp	r3, #1
 8005342:	f040 8171 	bne.w	8005628 <HCD_HC_OUT_IRQHandler+0x954>
 8005346:	78fa      	ldrb	r2, [r7, #3]
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	4613      	mov	r3, r2
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	1a9b      	subs	r3, r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	440b      	add	r3, r1
 8005354:	3334      	adds	r3, #52	@ 0x34
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 8165 	beq.w	8005628 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800535e:	78fa      	ldrb	r2, [r7, #3]
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	4613      	mov	r3, r2
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	1a9b      	subs	r3, r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	440b      	add	r3, r1
 800536c:	3334      	adds	r3, #52	@ 0x34
 800536e:	6819      	ldr	r1, [r3, #0]
 8005370:	78fa      	ldrb	r2, [r7, #3]
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	4613      	mov	r3, r2
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	1a9b      	subs	r3, r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4403      	add	r3, r0
 800537e:	3328      	adds	r3, #40	@ 0x28
 8005380:	881b      	ldrh	r3, [r3, #0]
 8005382:	440b      	add	r3, r1
 8005384:	1e59      	subs	r1, r3, #1
 8005386:	78fa      	ldrb	r2, [r7, #3]
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	4613      	mov	r3, r2
 800538c:	011b      	lsls	r3, r3, #4
 800538e:	1a9b      	subs	r3, r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4403      	add	r3, r0
 8005394:	3328      	adds	r3, #40	@ 0x28
 8005396:	881b      	ldrh	r3, [r3, #0]
 8005398:	fbb1 f3f3 	udiv	r3, r1, r3
 800539c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 813f 	beq.w	8005628 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80053aa:	78fa      	ldrb	r2, [r7, #3]
 80053ac:	6879      	ldr	r1, [r7, #4]
 80053ae:	4613      	mov	r3, r2
 80053b0:	011b      	lsls	r3, r3, #4
 80053b2:	1a9b      	subs	r3, r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	440b      	add	r3, r1
 80053b8:	333d      	adds	r3, #61	@ 0x3d
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	78fa      	ldrb	r2, [r7, #3]
 80053be:	f083 0301 	eor.w	r3, r3, #1
 80053c2:	b2d8      	uxtb	r0, r3
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	4613      	mov	r3, r2
 80053c8:	011b      	lsls	r3, r3, #4
 80053ca:	1a9b      	subs	r3, r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	333d      	adds	r3, #61	@ 0x3d
 80053d2:	4602      	mov	r2, r0
 80053d4:	701a      	strb	r2, [r3, #0]
 80053d6:	e127      	b.n	8005628 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80053d8:	78fa      	ldrb	r2, [r7, #3]
 80053da:	6879      	ldr	r1, [r7, #4]
 80053dc:	4613      	mov	r3, r2
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	1a9b      	subs	r3, r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	440b      	add	r3, r1
 80053e6:	334d      	adds	r3, #77	@ 0x4d
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	2b03      	cmp	r3, #3
 80053ec:	d120      	bne.n	8005430 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80053ee:	78fa      	ldrb	r2, [r7, #3]
 80053f0:	6879      	ldr	r1, [r7, #4]
 80053f2:	4613      	mov	r3, r2
 80053f4:	011b      	lsls	r3, r3, #4
 80053f6:	1a9b      	subs	r3, r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	440b      	add	r3, r1
 80053fc:	334d      	adds	r3, #77	@ 0x4d
 80053fe:	2202      	movs	r2, #2
 8005400:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	6879      	ldr	r1, [r7, #4]
 8005406:	4613      	mov	r3, r2
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	1a9b      	subs	r3, r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	440b      	add	r3, r1
 8005410:	331b      	adds	r3, #27
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	2b01      	cmp	r3, #1
 8005416:	f040 8107 	bne.w	8005628 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800541a:	78fa      	ldrb	r2, [r7, #3]
 800541c:	6879      	ldr	r1, [r7, #4]
 800541e:	4613      	mov	r3, r2
 8005420:	011b      	lsls	r3, r3, #4
 8005422:	1a9b      	subs	r3, r3, r2
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	440b      	add	r3, r1
 8005428:	334c      	adds	r3, #76	@ 0x4c
 800542a:	2202      	movs	r2, #2
 800542c:	701a      	strb	r2, [r3, #0]
 800542e:	e0fb      	b.n	8005628 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005430:	78fa      	ldrb	r2, [r7, #3]
 8005432:	6879      	ldr	r1, [r7, #4]
 8005434:	4613      	mov	r3, r2
 8005436:	011b      	lsls	r3, r3, #4
 8005438:	1a9b      	subs	r3, r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	440b      	add	r3, r1
 800543e:	334d      	adds	r3, #77	@ 0x4d
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	2b04      	cmp	r3, #4
 8005444:	d13a      	bne.n	80054bc <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005446:	78fa      	ldrb	r2, [r7, #3]
 8005448:	6879      	ldr	r1, [r7, #4]
 800544a:	4613      	mov	r3, r2
 800544c:	011b      	lsls	r3, r3, #4
 800544e:	1a9b      	subs	r3, r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	440b      	add	r3, r1
 8005454:	334d      	adds	r3, #77	@ 0x4d
 8005456:	2202      	movs	r2, #2
 8005458:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800545a:	78fa      	ldrb	r2, [r7, #3]
 800545c:	6879      	ldr	r1, [r7, #4]
 800545e:	4613      	mov	r3, r2
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	1a9b      	subs	r3, r3, r2
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	440b      	add	r3, r1
 8005468:	334c      	adds	r3, #76	@ 0x4c
 800546a:	2202      	movs	r2, #2
 800546c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800546e:	78fa      	ldrb	r2, [r7, #3]
 8005470:	6879      	ldr	r1, [r7, #4]
 8005472:	4613      	mov	r3, r2
 8005474:	011b      	lsls	r3, r3, #4
 8005476:	1a9b      	subs	r3, r3, r2
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	440b      	add	r3, r1
 800547c:	331b      	adds	r3, #27
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	2b01      	cmp	r3, #1
 8005482:	f040 80d1 	bne.w	8005628 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005486:	78fa      	ldrb	r2, [r7, #3]
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	4613      	mov	r3, r2
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	1a9b      	subs	r3, r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	440b      	add	r3, r1
 8005494:	331b      	adds	r3, #27
 8005496:	2200      	movs	r2, #0
 8005498:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800549a:	78fb      	ldrb	r3, [r7, #3]
 800549c:	015a      	lsls	r2, r3, #5
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	4413      	add	r3, r2
 80054a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	78fa      	ldrb	r2, [r7, #3]
 80054aa:	0151      	lsls	r1, r2, #5
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	440a      	add	r2, r1
 80054b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054b8:	6053      	str	r3, [r2, #4]
 80054ba:	e0b5      	b.n	8005628 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80054bc:	78fa      	ldrb	r2, [r7, #3]
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	4613      	mov	r3, r2
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	1a9b      	subs	r3, r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	440b      	add	r3, r1
 80054ca:	334d      	adds	r3, #77	@ 0x4d
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	2b05      	cmp	r3, #5
 80054d0:	d114      	bne.n	80054fc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80054d2:	78fa      	ldrb	r2, [r7, #3]
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	4613      	mov	r3, r2
 80054d8:	011b      	lsls	r3, r3, #4
 80054da:	1a9b      	subs	r3, r3, r2
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	440b      	add	r3, r1
 80054e0:	334d      	adds	r3, #77	@ 0x4d
 80054e2:	2202      	movs	r2, #2
 80054e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80054e6:	78fa      	ldrb	r2, [r7, #3]
 80054e8:	6879      	ldr	r1, [r7, #4]
 80054ea:	4613      	mov	r3, r2
 80054ec:	011b      	lsls	r3, r3, #4
 80054ee:	1a9b      	subs	r3, r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	440b      	add	r3, r1
 80054f4:	334c      	adds	r3, #76	@ 0x4c
 80054f6:	2202      	movs	r2, #2
 80054f8:	701a      	strb	r2, [r3, #0]
 80054fa:	e095      	b.n	8005628 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80054fc:	78fa      	ldrb	r2, [r7, #3]
 80054fe:	6879      	ldr	r1, [r7, #4]
 8005500:	4613      	mov	r3, r2
 8005502:	011b      	lsls	r3, r3, #4
 8005504:	1a9b      	subs	r3, r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	440b      	add	r3, r1
 800550a:	334d      	adds	r3, #77	@ 0x4d
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b06      	cmp	r3, #6
 8005510:	d114      	bne.n	800553c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005512:	78fa      	ldrb	r2, [r7, #3]
 8005514:	6879      	ldr	r1, [r7, #4]
 8005516:	4613      	mov	r3, r2
 8005518:	011b      	lsls	r3, r3, #4
 800551a:	1a9b      	subs	r3, r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	440b      	add	r3, r1
 8005520:	334d      	adds	r3, #77	@ 0x4d
 8005522:	2202      	movs	r2, #2
 8005524:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005526:	78fa      	ldrb	r2, [r7, #3]
 8005528:	6879      	ldr	r1, [r7, #4]
 800552a:	4613      	mov	r3, r2
 800552c:	011b      	lsls	r3, r3, #4
 800552e:	1a9b      	subs	r3, r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	440b      	add	r3, r1
 8005534:	334c      	adds	r3, #76	@ 0x4c
 8005536:	2205      	movs	r2, #5
 8005538:	701a      	strb	r2, [r3, #0]
 800553a:	e075      	b.n	8005628 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800553c:	78fa      	ldrb	r2, [r7, #3]
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	4613      	mov	r3, r2
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	1a9b      	subs	r3, r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	440b      	add	r3, r1
 800554a:	334d      	adds	r3, #77	@ 0x4d
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	2b07      	cmp	r3, #7
 8005550:	d00a      	beq.n	8005568 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005552:	78fa      	ldrb	r2, [r7, #3]
 8005554:	6879      	ldr	r1, [r7, #4]
 8005556:	4613      	mov	r3, r2
 8005558:	011b      	lsls	r3, r3, #4
 800555a:	1a9b      	subs	r3, r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	440b      	add	r3, r1
 8005560:	334d      	adds	r3, #77	@ 0x4d
 8005562:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005564:	2b09      	cmp	r3, #9
 8005566:	d170      	bne.n	800564a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005568:	78fa      	ldrb	r2, [r7, #3]
 800556a:	6879      	ldr	r1, [r7, #4]
 800556c:	4613      	mov	r3, r2
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	1a9b      	subs	r3, r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	440b      	add	r3, r1
 8005576:	334d      	adds	r3, #77	@ 0x4d
 8005578:	2202      	movs	r2, #2
 800557a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800557c:	78fa      	ldrb	r2, [r7, #3]
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	4613      	mov	r3, r2
 8005582:	011b      	lsls	r3, r3, #4
 8005584:	1a9b      	subs	r3, r3, r2
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	440b      	add	r3, r1
 800558a:	3344      	adds	r3, #68	@ 0x44
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	1c59      	adds	r1, r3, #1
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	4613      	mov	r3, r2
 8005594:	011b      	lsls	r3, r3, #4
 8005596:	1a9b      	subs	r3, r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	4403      	add	r3, r0
 800559c:	3344      	adds	r3, #68	@ 0x44
 800559e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80055a0:	78fa      	ldrb	r2, [r7, #3]
 80055a2:	6879      	ldr	r1, [r7, #4]
 80055a4:	4613      	mov	r3, r2
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	1a9b      	subs	r3, r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	440b      	add	r3, r1
 80055ae:	3344      	adds	r3, #68	@ 0x44
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d914      	bls.n	80055e0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80055b6:	78fa      	ldrb	r2, [r7, #3]
 80055b8:	6879      	ldr	r1, [r7, #4]
 80055ba:	4613      	mov	r3, r2
 80055bc:	011b      	lsls	r3, r3, #4
 80055be:	1a9b      	subs	r3, r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	440b      	add	r3, r1
 80055c4:	3344      	adds	r3, #68	@ 0x44
 80055c6:	2200      	movs	r2, #0
 80055c8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80055ca:	78fa      	ldrb	r2, [r7, #3]
 80055cc:	6879      	ldr	r1, [r7, #4]
 80055ce:	4613      	mov	r3, r2
 80055d0:	011b      	lsls	r3, r3, #4
 80055d2:	1a9b      	subs	r3, r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	440b      	add	r3, r1
 80055d8:	334c      	adds	r3, #76	@ 0x4c
 80055da:	2204      	movs	r2, #4
 80055dc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80055de:	e022      	b.n	8005626 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80055e0:	78fa      	ldrb	r2, [r7, #3]
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	4613      	mov	r3, r2
 80055e6:	011b      	lsls	r3, r3, #4
 80055e8:	1a9b      	subs	r3, r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	440b      	add	r3, r1
 80055ee:	334c      	adds	r3, #76	@ 0x4c
 80055f0:	2202      	movs	r2, #2
 80055f2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80055f4:	78fb      	ldrb	r3, [r7, #3]
 80055f6:	015a      	lsls	r2, r3, #5
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	4413      	add	r3, r2
 80055fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800560a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005612:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005614:	78fb      	ldrb	r3, [r7, #3]
 8005616:	015a      	lsls	r2, r3, #5
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	4413      	add	r3, r2
 800561c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005620:	461a      	mov	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005626:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005628:	78fa      	ldrb	r2, [r7, #3]
 800562a:	6879      	ldr	r1, [r7, #4]
 800562c:	4613      	mov	r3, r2
 800562e:	011b      	lsls	r3, r3, #4
 8005630:	1a9b      	subs	r3, r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	440b      	add	r3, r1
 8005636:	334c      	adds	r3, #76	@ 0x4c
 8005638:	781a      	ldrb	r2, [r3, #0]
 800563a:	78fb      	ldrb	r3, [r7, #3]
 800563c:	4619      	mov	r1, r3
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f006 f99c 	bl	800b97c <HAL_HCD_HC_NotifyURBChange_Callback>
 8005644:	e002      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005646:	bf00      	nop
 8005648:	e000      	b.n	800564c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800564a:	bf00      	nop
  }
}
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b08a      	sub	sp, #40	@ 0x28
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005662:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	f003 030f 	and.w	r3, r3, #15
 8005672:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	0c5b      	lsrs	r3, r3, #17
 8005678:	f003 030f 	and.w	r3, r3, #15
 800567c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	091b      	lsrs	r3, r3, #4
 8005682:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005686:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	2b02      	cmp	r3, #2
 800568c:	d004      	beq.n	8005698 <HCD_RXQLVL_IRQHandler+0x46>
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	2b05      	cmp	r3, #5
 8005692:	f000 80b6 	beq.w	8005802 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005696:	e0b7      	b.n	8005808 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	2b00      	cmp	r3, #0
 800569c:	f000 80b3 	beq.w	8005806 <HCD_RXQLVL_IRQHandler+0x1b4>
 80056a0:	6879      	ldr	r1, [r7, #4]
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	4613      	mov	r3, r2
 80056a6:	011b      	lsls	r3, r3, #4
 80056a8:	1a9b      	subs	r3, r3, r2
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	440b      	add	r3, r1
 80056ae:	332c      	adds	r3, #44	@ 0x2c
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 80a7 	beq.w	8005806 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80056b8:	6879      	ldr	r1, [r7, #4]
 80056ba:	69ba      	ldr	r2, [r7, #24]
 80056bc:	4613      	mov	r3, r2
 80056be:	011b      	lsls	r3, r3, #4
 80056c0:	1a9b      	subs	r3, r3, r2
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	440b      	add	r3, r1
 80056c6:	3338      	adds	r3, #56	@ 0x38
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	18d1      	adds	r1, r2, r3
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	4613      	mov	r3, r2
 80056d4:	011b      	lsls	r3, r3, #4
 80056d6:	1a9b      	subs	r3, r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	4403      	add	r3, r0
 80056dc:	3334      	adds	r3, #52	@ 0x34
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4299      	cmp	r1, r3
 80056e2:	f200 8083 	bhi.w	80057ec <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6818      	ldr	r0, [r3, #0]
 80056ea:	6879      	ldr	r1, [r7, #4]
 80056ec:	69ba      	ldr	r2, [r7, #24]
 80056ee:	4613      	mov	r3, r2
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	1a9b      	subs	r3, r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	440b      	add	r3, r1
 80056f8:	332c      	adds	r3, #44	@ 0x2c
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	b292      	uxth	r2, r2
 8005700:	4619      	mov	r1, r3
 8005702:	f003 f865 	bl	80087d0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005706:	6879      	ldr	r1, [r7, #4]
 8005708:	69ba      	ldr	r2, [r7, #24]
 800570a:	4613      	mov	r3, r2
 800570c:	011b      	lsls	r3, r3, #4
 800570e:	1a9b      	subs	r3, r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	440b      	add	r3, r1
 8005714:	332c      	adds	r3, #44	@ 0x2c
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	18d1      	adds	r1, r2, r3
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	69ba      	ldr	r2, [r7, #24]
 8005720:	4613      	mov	r3, r2
 8005722:	011b      	lsls	r3, r3, #4
 8005724:	1a9b      	subs	r3, r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	4403      	add	r3, r0
 800572a:	332c      	adds	r3, #44	@ 0x2c
 800572c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800572e:	6879      	ldr	r1, [r7, #4]
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	4613      	mov	r3, r2
 8005734:	011b      	lsls	r3, r3, #4
 8005736:	1a9b      	subs	r3, r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	440b      	add	r3, r1
 800573c:	3338      	adds	r3, #56	@ 0x38
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	18d1      	adds	r1, r2, r3
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	69ba      	ldr	r2, [r7, #24]
 8005748:	4613      	mov	r3, r2
 800574a:	011b      	lsls	r3, r3, #4
 800574c:	1a9b      	subs	r3, r3, r2
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	4403      	add	r3, r0
 8005752:	3338      	adds	r3, #56	@ 0x38
 8005754:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	015a      	lsls	r2, r3, #5
 800575a:	6a3b      	ldr	r3, [r7, #32]
 800575c:	4413      	add	r3, r2
 800575e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	0cdb      	lsrs	r3, r3, #19
 8005766:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800576a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	69ba      	ldr	r2, [r7, #24]
 8005770:	4613      	mov	r3, r2
 8005772:	011b      	lsls	r3, r3, #4
 8005774:	1a9b      	subs	r3, r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	440b      	add	r3, r1
 800577a:	3328      	adds	r3, #40	@ 0x28
 800577c:	881b      	ldrh	r3, [r3, #0]
 800577e:	461a      	mov	r2, r3
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	4293      	cmp	r3, r2
 8005784:	d13f      	bne.n	8005806 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d03c      	beq.n	8005806 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	015a      	lsls	r2, r3, #5
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	4413      	add	r3, r2
 8005794:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80057a2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80057aa:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	015a      	lsls	r2, r3, #5
 80057b0:	6a3b      	ldr	r3, [r7, #32]
 80057b2:	4413      	add	r3, r2
 80057b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057b8:	461a      	mov	r2, r3
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80057be:	6879      	ldr	r1, [r7, #4]
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	4613      	mov	r3, r2
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	1a9b      	subs	r3, r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	440b      	add	r3, r1
 80057cc:	333c      	adds	r3, #60	@ 0x3c
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	f083 0301 	eor.w	r3, r3, #1
 80057d4:	b2d8      	uxtb	r0, r3
 80057d6:	6879      	ldr	r1, [r7, #4]
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	4613      	mov	r3, r2
 80057dc:	011b      	lsls	r3, r3, #4
 80057de:	1a9b      	subs	r3, r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	440b      	add	r3, r1
 80057e4:	333c      	adds	r3, #60	@ 0x3c
 80057e6:	4602      	mov	r2, r0
 80057e8:	701a      	strb	r2, [r3, #0]
      break;
 80057ea:	e00c      	b.n	8005806 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80057ec:	6879      	ldr	r1, [r7, #4]
 80057ee:	69ba      	ldr	r2, [r7, #24]
 80057f0:	4613      	mov	r3, r2
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	1a9b      	subs	r3, r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	440b      	add	r3, r1
 80057fa:	334c      	adds	r3, #76	@ 0x4c
 80057fc:	2204      	movs	r2, #4
 80057fe:	701a      	strb	r2, [r3, #0]
      break;
 8005800:	e001      	b.n	8005806 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005802:	bf00      	nop
 8005804:	e000      	b.n	8005808 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005806:	bf00      	nop
  }
}
 8005808:	bf00      	nop
 800580a:	3728      	adds	r7, #40	@ 0x28
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800583c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b02      	cmp	r3, #2
 8005846:	d10b      	bne.n	8005860 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b01      	cmp	r3, #1
 8005850:	d102      	bne.n	8005858 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f006 f876 	bl	800b944 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f043 0302 	orr.w	r3, r3, #2
 800585e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f003 0308 	and.w	r3, r3, #8
 8005866:	2b08      	cmp	r3, #8
 8005868:	d132      	bne.n	80058d0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f043 0308 	orr.w	r3, r3, #8
 8005870:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f003 0304 	and.w	r3, r3, #4
 8005878:	2b04      	cmp	r3, #4
 800587a:	d126      	bne.n	80058ca <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	7a5b      	ldrb	r3, [r3, #9]
 8005880:	2b02      	cmp	r3, #2
 8005882:	d113      	bne.n	80058ac <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800588a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800588e:	d106      	bne.n	800589e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2102      	movs	r1, #2
 8005896:	4618      	mov	r0, r3
 8005898:	f003 f91a 	bl	8008ad0 <USB_InitFSLSPClkSel>
 800589c:	e011      	b.n	80058c2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2101      	movs	r1, #1
 80058a4:	4618      	mov	r0, r3
 80058a6:	f003 f913 	bl	8008ad0 <USB_InitFSLSPClkSel>
 80058aa:	e00a      	b.n	80058c2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	79db      	ldrb	r3, [r3, #7]
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d106      	bne.n	80058c2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80058ba:	461a      	mov	r2, r3
 80058bc:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80058c0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f006 f868 	bl	800b998 <HAL_HCD_PortEnabled_Callback>
 80058c8:	e002      	b.n	80058d0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f006 f872 	bl	800b9b4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f003 0320 	and.w	r3, r3, #32
 80058d6:	2b20      	cmp	r3, #32
 80058d8:	d103      	bne.n	80058e2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	f043 0320 	orr.w	r3, r3, #32
 80058e0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80058e8:	461a      	mov	r2, r3
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	6013      	str	r3, [r2, #0]
}
 80058ee:	bf00      	nop
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
	...

080058f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e12b      	b.n	8005b62 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d106      	bne.n	8005924 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fc f8e4 	bl	8001aec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2224      	movs	r2, #36	@ 0x24
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0201 	bic.w	r2, r2, #1
 800593a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800594a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800595a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800595c:	f001 fa20 	bl	8006da0 <HAL_RCC_GetPCLK1Freq>
 8005960:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	4a81      	ldr	r2, [pc, #516]	@ (8005b6c <HAL_I2C_Init+0x274>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d807      	bhi.n	800597c <HAL_I2C_Init+0x84>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	4a80      	ldr	r2, [pc, #512]	@ (8005b70 <HAL_I2C_Init+0x278>)
 8005970:	4293      	cmp	r3, r2
 8005972:	bf94      	ite	ls
 8005974:	2301      	movls	r3, #1
 8005976:	2300      	movhi	r3, #0
 8005978:	b2db      	uxtb	r3, r3
 800597a:	e006      	b.n	800598a <HAL_I2C_Init+0x92>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	4a7d      	ldr	r2, [pc, #500]	@ (8005b74 <HAL_I2C_Init+0x27c>)
 8005980:	4293      	cmp	r3, r2
 8005982:	bf94      	ite	ls
 8005984:	2301      	movls	r3, #1
 8005986:	2300      	movhi	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e0e7      	b.n	8005b62 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	4a78      	ldr	r2, [pc, #480]	@ (8005b78 <HAL_I2C_Init+0x280>)
 8005996:	fba2 2303 	umull	r2, r3, r2, r3
 800599a:	0c9b      	lsrs	r3, r3, #18
 800599c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68ba      	ldr	r2, [r7, #8]
 80059ae:	430a      	orrs	r2, r1
 80059b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	4a6a      	ldr	r2, [pc, #424]	@ (8005b6c <HAL_I2C_Init+0x274>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d802      	bhi.n	80059cc <HAL_I2C_Init+0xd4>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	3301      	adds	r3, #1
 80059ca:	e009      	b.n	80059e0 <HAL_I2C_Init+0xe8>
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80059d2:	fb02 f303 	mul.w	r3, r2, r3
 80059d6:	4a69      	ldr	r2, [pc, #420]	@ (8005b7c <HAL_I2C_Init+0x284>)
 80059d8:	fba2 2303 	umull	r2, r3, r2, r3
 80059dc:	099b      	lsrs	r3, r3, #6
 80059de:	3301      	adds	r3, #1
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	6812      	ldr	r2, [r2, #0]
 80059e4:	430b      	orrs	r3, r1
 80059e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	69db      	ldr	r3, [r3, #28]
 80059ee:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80059f2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	495c      	ldr	r1, [pc, #368]	@ (8005b6c <HAL_I2C_Init+0x274>)
 80059fc:	428b      	cmp	r3, r1
 80059fe:	d819      	bhi.n	8005a34 <HAL_I2C_Init+0x13c>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	1e59      	subs	r1, r3, #1
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	005b      	lsls	r3, r3, #1
 8005a0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a0e:	1c59      	adds	r1, r3, #1
 8005a10:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005a14:	400b      	ands	r3, r1
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <HAL_I2C_Init+0x138>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	1e59      	subs	r1, r3, #1
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	005b      	lsls	r3, r3, #1
 8005a24:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a28:	3301      	adds	r3, #1
 8005a2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a2e:	e051      	b.n	8005ad4 <HAL_I2C_Init+0x1dc>
 8005a30:	2304      	movs	r3, #4
 8005a32:	e04f      	b.n	8005ad4 <HAL_I2C_Init+0x1dc>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d111      	bne.n	8005a60 <HAL_I2C_Init+0x168>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	1e58      	subs	r0, r3, #1
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6859      	ldr	r1, [r3, #4]
 8005a44:	460b      	mov	r3, r1
 8005a46:	005b      	lsls	r3, r3, #1
 8005a48:	440b      	add	r3, r1
 8005a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a4e:	3301      	adds	r3, #1
 8005a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	bf0c      	ite	eq
 8005a58:	2301      	moveq	r3, #1
 8005a5a:	2300      	movne	r3, #0
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	e012      	b.n	8005a86 <HAL_I2C_Init+0x18e>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	1e58      	subs	r0, r3, #1
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6859      	ldr	r1, [r3, #4]
 8005a68:	460b      	mov	r3, r1
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	0099      	lsls	r1, r3, #2
 8005a70:	440b      	add	r3, r1
 8005a72:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a76:	3301      	adds	r3, #1
 8005a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	bf0c      	ite	eq
 8005a80:	2301      	moveq	r3, #1
 8005a82:	2300      	movne	r3, #0
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <HAL_I2C_Init+0x196>
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e022      	b.n	8005ad4 <HAL_I2C_Init+0x1dc>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10e      	bne.n	8005ab4 <HAL_I2C_Init+0x1bc>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	1e58      	subs	r0, r3, #1
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6859      	ldr	r1, [r3, #4]
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	440b      	add	r3, r1
 8005aa4:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005aae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ab2:	e00f      	b.n	8005ad4 <HAL_I2C_Init+0x1dc>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	1e58      	subs	r0, r3, #1
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6859      	ldr	r1, [r3, #4]
 8005abc:	460b      	mov	r3, r1
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	0099      	lsls	r1, r3, #2
 8005ac4:	440b      	add	r3, r1
 8005ac6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aca:	3301      	adds	r3, #1
 8005acc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ad0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ad4:	6879      	ldr	r1, [r7, #4]
 8005ad6:	6809      	ldr	r1, [r1, #0]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	69da      	ldr	r2, [r3, #28]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	431a      	orrs	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	430a      	orrs	r2, r1
 8005af6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005b02:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	6911      	ldr	r1, [r2, #16]
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	68d2      	ldr	r2, [r2, #12]
 8005b0e:	4311      	orrs	r1, r2
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	6812      	ldr	r2, [r2, #0]
 8005b14:	430b      	orrs	r3, r1
 8005b16:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	695a      	ldr	r2, [r3, #20]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	431a      	orrs	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	430a      	orrs	r2, r1
 8005b32:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f042 0201 	orr.w	r2, r2, #1
 8005b42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	000186a0 	.word	0x000186a0
 8005b70:	001e847f 	.word	0x001e847f
 8005b74:	003d08ff 	.word	0x003d08ff
 8005b78:	431bde83 	.word	0x431bde83
 8005b7c:	10624dd3 	.word	0x10624dd3

08005b80 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b088      	sub	sp, #32
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d101      	bne.n	8005b92 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e128      	b.n	8005de4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d109      	bne.n	8005bb2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a90      	ldr	r2, [pc, #576]	@ (8005dec <HAL_I2S_Init+0x26c>)
 8005baa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f7fb ffe5 	bl	8001b7c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	69db      	ldr	r3, [r3, #28]
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	6812      	ldr	r2, [r2, #0]
 8005bc4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005bc8:	f023 030f 	bic.w	r3, r3, #15
 8005bcc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d060      	beq.n	8005ca0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d102      	bne.n	8005bec <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005be6:	2310      	movs	r3, #16
 8005be8:	617b      	str	r3, [r7, #20]
 8005bea:	e001      	b.n	8005bf0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005bec:	2320      	movs	r3, #32
 8005bee:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	2b20      	cmp	r3, #32
 8005bf6:	d802      	bhi.n	8005bfe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005bfe:	2001      	movs	r0, #1
 8005c00:	f001 f9e6 	bl	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005c04:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c0e:	d125      	bne.n	8005c5c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d010      	beq.n	8005c3a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c22:	4613      	mov	r3, r2
 8005c24:	009b      	lsls	r3, r3, #2
 8005c26:	4413      	add	r3, r2
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c34:	3305      	adds	r3, #5
 8005c36:	613b      	str	r3, [r7, #16]
 8005c38:	e01f      	b.n	8005c7a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	00db      	lsls	r3, r3, #3
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c44:	4613      	mov	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4413      	add	r3, r2
 8005c4a:	005b      	lsls	r3, r3, #1
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c56:	3305      	adds	r3, #5
 8005c58:	613b      	str	r3, [r7, #16]
 8005c5a:	e00e      	b.n	8005c7a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c64:	4613      	mov	r3, r2
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4413      	add	r3, r2
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	695b      	ldr	r3, [r3, #20]
 8005c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c76:	3305      	adds	r3, #5
 8005c78:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	4a5c      	ldr	r2, [pc, #368]	@ (8005df0 <HAL_I2S_Init+0x270>)
 8005c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c82:	08db      	lsrs	r3, r3, #3
 8005c84:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	f003 0301 	and.w	r3, r3, #1
 8005c8c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	085b      	lsrs	r3, r3, #1
 8005c96:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	021b      	lsls	r3, r3, #8
 8005c9c:	61bb      	str	r3, [r7, #24]
 8005c9e:	e003      	b.n	8005ca8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d902      	bls.n	8005cb4 <HAL_I2S_Init+0x134>
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	2bff      	cmp	r3, #255	@ 0xff
 8005cb2:	d907      	bls.n	8005cc4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb8:	f043 0210 	orr.w	r2, r3, #16
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e08f      	b.n	8005de4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	691a      	ldr	r2, [r3, #16]
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	ea42 0103 	orr.w	r1, r2, r3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	69fa      	ldr	r2, [r7, #28]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	69db      	ldr	r3, [r3, #28]
 8005cde:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005ce2:	f023 030f 	bic.w	r3, r3, #15
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	6851      	ldr	r1, [r2, #4]
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	6892      	ldr	r2, [r2, #8]
 8005cee:	4311      	orrs	r1, r2
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	68d2      	ldr	r2, [r2, #12]
 8005cf4:	4311      	orrs	r1, r2
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	6992      	ldr	r2, [r2, #24]
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	431a      	orrs	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d06:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a1b      	ldr	r3, [r3, #32]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d161      	bne.n	8005dd4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a38      	ldr	r2, [pc, #224]	@ (8005df4 <HAL_I2S_Init+0x274>)
 8005d14:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a37      	ldr	r2, [pc, #220]	@ (8005df8 <HAL_I2S_Init+0x278>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d101      	bne.n	8005d24 <HAL_I2S_Init+0x1a4>
 8005d20:	4b36      	ldr	r3, [pc, #216]	@ (8005dfc <HAL_I2S_Init+0x27c>)
 8005d22:	e001      	b.n	8005d28 <HAL_I2S_Init+0x1a8>
 8005d24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d28:	69db      	ldr	r3, [r3, #28]
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	6812      	ldr	r2, [r2, #0]
 8005d2e:	4932      	ldr	r1, [pc, #200]	@ (8005df8 <HAL_I2S_Init+0x278>)
 8005d30:	428a      	cmp	r2, r1
 8005d32:	d101      	bne.n	8005d38 <HAL_I2S_Init+0x1b8>
 8005d34:	4a31      	ldr	r2, [pc, #196]	@ (8005dfc <HAL_I2S_Init+0x27c>)
 8005d36:	e001      	b.n	8005d3c <HAL_I2S_Init+0x1bc>
 8005d38:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005d3c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005d40:	f023 030f 	bic.w	r3, r3, #15
 8005d44:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a2b      	ldr	r2, [pc, #172]	@ (8005df8 <HAL_I2S_Init+0x278>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d101      	bne.n	8005d54 <HAL_I2S_Init+0x1d4>
 8005d50:	4b2a      	ldr	r3, [pc, #168]	@ (8005dfc <HAL_I2S_Init+0x27c>)
 8005d52:	e001      	b.n	8005d58 <HAL_I2S_Init+0x1d8>
 8005d54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d58:	2202      	movs	r2, #2
 8005d5a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a25      	ldr	r2, [pc, #148]	@ (8005df8 <HAL_I2S_Init+0x278>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d101      	bne.n	8005d6a <HAL_I2S_Init+0x1ea>
 8005d66:	4b25      	ldr	r3, [pc, #148]	@ (8005dfc <HAL_I2S_Init+0x27c>)
 8005d68:	e001      	b.n	8005d6e <HAL_I2S_Init+0x1ee>
 8005d6a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d6e:	69db      	ldr	r3, [r3, #28]
 8005d70:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d7a:	d003      	beq.n	8005d84 <HAL_I2S_Init+0x204>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d103      	bne.n	8005d8c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005d84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005d88:	613b      	str	r3, [r7, #16]
 8005d8a:	e001      	b.n	8005d90 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005da4:	4313      	orrs	r3, r2
 8005da6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005dae:	4313      	orrs	r3, r2
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	897b      	ldrh	r3, [r7, #10]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005dbc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8005df8 <HAL_I2S_Init+0x278>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d101      	bne.n	8005dcc <HAL_I2S_Init+0x24c>
 8005dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8005dfc <HAL_I2S_Init+0x27c>)
 8005dca:	e001      	b.n	8005dd0 <HAL_I2S_Init+0x250>
 8005dcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dd0:	897a      	ldrh	r2, [r7, #10]
 8005dd2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3720      	adds	r7, #32
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	08005ef7 	.word	0x08005ef7
 8005df0:	cccccccd 	.word	0xcccccccd
 8005df4:	0800600d 	.word	0x0800600d
 8005df8:	40003800 	.word	0x40003800
 8005dfc:	40003400 	.word	0x40003400

08005e00 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005e08:	bf00      	nop
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e48:	881a      	ldrh	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e54:	1c9a      	adds	r2, r3, #2
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	3b01      	subs	r3, #1
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10e      	bne.n	8005e90 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005e80:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff ffb8 	bl	8005e00 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005e90:	bf00      	nop
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68da      	ldr	r2, [r3, #12]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eaa:	b292      	uxth	r2, r2
 8005eac:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb2:	1c9a      	adds	r2, r3, #2
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d10e      	bne.n	8005eee <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685a      	ldr	r2, [r3, #4]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005ede:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f7ff ff93 	bl	8005e14 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005eee:	bf00      	nop
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b086      	sub	sp, #24
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	d13a      	bne.n	8005f88 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d109      	bne.n	8005f30 <I2S_IRQHandler+0x3a>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f26:	2b40      	cmp	r3, #64	@ 0x40
 8005f28:	d102      	bne.n	8005f30 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7ff ffb4 	bl	8005e98 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f36:	2b40      	cmp	r3, #64	@ 0x40
 8005f38:	d126      	bne.n	8005f88 <I2S_IRQHandler+0x92>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	f003 0320 	and.w	r3, r3, #32
 8005f44:	2b20      	cmp	r3, #32
 8005f46:	d11f      	bne.n	8005f88 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005f56:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005f58:	2300      	movs	r3, #0
 8005f5a:	613b      	str	r3, [r7, #16]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	613b      	str	r3, [r7, #16]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	613b      	str	r3, [r7, #16]
 8005f6c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7a:	f043 0202 	orr.w	r2, r3, #2
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f7ff ff50 	bl	8005e28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b03      	cmp	r3, #3
 8005f92:	d136      	bne.n	8006002 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	f003 0302 	and.w	r3, r3, #2
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d109      	bne.n	8005fb2 <I2S_IRQHandler+0xbc>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa8:	2b80      	cmp	r3, #128	@ 0x80
 8005faa:	d102      	bne.n	8005fb2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f7ff ff45 	bl	8005e3c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f003 0308 	and.w	r3, r3, #8
 8005fb8:	2b08      	cmp	r3, #8
 8005fba:	d122      	bne.n	8006002 <I2S_IRQHandler+0x10c>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f003 0320 	and.w	r3, r3, #32
 8005fc6:	2b20      	cmp	r3, #32
 8005fc8:	d11b      	bne.n	8006002 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005fd8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005fda:	2300      	movs	r3, #0
 8005fdc:	60fb      	str	r3, [r7, #12]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	60fb      	str	r3, [r7, #12]
 8005fe6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff4:	f043 0204 	orr.w	r2, r3, #4
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7ff ff13 	bl	8005e28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006002:	bf00      	nop
 8006004:	3718      	adds	r7, #24
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
	...

0800600c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b088      	sub	sp, #32
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a92      	ldr	r2, [pc, #584]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d101      	bne.n	800602a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006026:	4b92      	ldr	r3, [pc, #584]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006028:	e001      	b.n	800602e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800602a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a8b      	ldr	r2, [pc, #556]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d101      	bne.n	8006048 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006044:	4b8a      	ldr	r3, [pc, #552]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006046:	e001      	b.n	800604c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006048:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006058:	d004      	beq.n	8006064 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	2b00      	cmp	r3, #0
 8006060:	f040 8099 	bne.w	8006196 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	f003 0302 	and.w	r3, r3, #2
 800606a:	2b02      	cmp	r3, #2
 800606c:	d107      	bne.n	800607e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006074:	2b00      	cmp	r3, #0
 8006076:	d002      	beq.n	800607e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 f925 	bl	80062c8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b01      	cmp	r3, #1
 8006086:	d107      	bne.n	8006098 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800608e:	2b00      	cmp	r3, #0
 8006090:	d002      	beq.n	8006098 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f9c8 	bl	8006428 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800609e:	2b40      	cmp	r3, #64	@ 0x40
 80060a0:	d13a      	bne.n	8006118 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f003 0320 	and.w	r3, r3, #32
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d035      	beq.n	8006118 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a6e      	ldr	r2, [pc, #440]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d101      	bne.n	80060ba <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80060b6:	4b6e      	ldr	r3, [pc, #440]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060b8:	e001      	b.n	80060be <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80060ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4969      	ldr	r1, [pc, #420]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060c6:	428b      	cmp	r3, r1
 80060c8:	d101      	bne.n	80060ce <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80060ca:	4b69      	ldr	r3, [pc, #420]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060cc:	e001      	b.n	80060d2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80060ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80060d6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80060e6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80060e8:	2300      	movs	r3, #0
 80060ea:	60fb      	str	r3, [r7, #12]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	60fb      	str	r3, [r7, #12]
 80060fc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800610a:	f043 0202 	orr.w	r2, r3, #2
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7ff fe88 	bl	8005e28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	f003 0308 	and.w	r3, r3, #8
 800611e:	2b08      	cmp	r3, #8
 8006120:	f040 80c3 	bne.w	80062aa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 80bd 	beq.w	80062aa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685a      	ldr	r2, [r3, #4]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800613e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a49      	ldr	r2, [pc, #292]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d101      	bne.n	800614e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800614a:	4b49      	ldr	r3, [pc, #292]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800614c:	e001      	b.n	8006152 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800614e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4944      	ldr	r1, [pc, #272]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800615a:	428b      	cmp	r3, r1
 800615c:	d101      	bne.n	8006162 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800615e:	4b44      	ldr	r3, [pc, #272]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006160:	e001      	b.n	8006166 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006162:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006166:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800616a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800616c:	2300      	movs	r3, #0
 800616e:	60bb      	str	r3, [r7, #8]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	60bb      	str	r3, [r7, #8]
 8006178:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006186:	f043 0204 	orr.w	r2, r3, #4
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7ff fe4a 	bl	8005e28 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006194:	e089      	b.n	80062aa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	f003 0302 	and.w	r3, r3, #2
 800619c:	2b02      	cmp	r3, #2
 800619e:	d107      	bne.n	80061b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d002      	beq.n	80061b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f8be 	bl	800632c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80061b0:	69fb      	ldr	r3, [r7, #28]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d107      	bne.n	80061ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d002      	beq.n	80061ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f8fd 	bl	80063c4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d0:	2b40      	cmp	r3, #64	@ 0x40
 80061d2:	d12f      	bne.n	8006234 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	f003 0320 	and.w	r3, r3, #32
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d02a      	beq.n	8006234 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80061ec:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a1e      	ldr	r2, [pc, #120]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d101      	bne.n	80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80061f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80061fa:	e001      	b.n	8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80061fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4919      	ldr	r1, [pc, #100]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006208:	428b      	cmp	r3, r1
 800620a:	d101      	bne.n	8006210 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800620c:	4b18      	ldr	r3, [pc, #96]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800620e:	e001      	b.n	8006214 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006210:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006214:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006218:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006226:	f043 0202 	orr.w	r2, r3, #2
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7ff fdfa 	bl	8005e28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	f003 0308 	and.w	r3, r3, #8
 800623a:	2b08      	cmp	r3, #8
 800623c:	d136      	bne.n	80062ac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	f003 0320 	and.w	r3, r3, #32
 8006244:	2b00      	cmp	r3, #0
 8006246:	d031      	beq.n	80062ac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a07      	ldr	r2, [pc, #28]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d101      	bne.n	8006256 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006252:	4b07      	ldr	r3, [pc, #28]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006254:	e001      	b.n	800625a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006256:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4902      	ldr	r1, [pc, #8]	@ (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006262:	428b      	cmp	r3, r1
 8006264:	d106      	bne.n	8006274 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006266:	4b02      	ldr	r3, [pc, #8]	@ (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006268:	e006      	b.n	8006278 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800626a:	bf00      	nop
 800626c:	40003800 	.word	0x40003800
 8006270:	40003400 	.word	0x40003400
 8006274:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006278:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800627c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685a      	ldr	r2, [r3, #4]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800628c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800629a:	f043 0204 	orr.w	r2, r3, #4
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f7ff fdc0 	bl	8005e28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80062a8:	e000      	b.n	80062ac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80062aa:	bf00      	nop
}
 80062ac:	bf00      	nop
 80062ae:	3720      	adds	r7, #32
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d4:	1c99      	adds	r1, r3, #2
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	6251      	str	r1, [r2, #36]	@ 0x24
 80062da:	881a      	ldrh	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	3b01      	subs	r3, #1
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d113      	bne.n	8006322 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	685a      	ldr	r2, [r3, #4]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006308:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800630e:	b29b      	uxth	r3, r3
 8006310:	2b00      	cmp	r3, #0
 8006312:	d106      	bne.n	8006322 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f7ff ffc9 	bl	80062b4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006322:	bf00      	nop
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
	...

0800632c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006338:	1c99      	adds	r1, r3, #2
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	6251      	str	r1, [r2, #36]	@ 0x24
 800633e:	8819      	ldrh	r1, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a1d      	ldr	r2, [pc, #116]	@ (80063bc <I2SEx_TxISR_I2SExt+0x90>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d101      	bne.n	800634e <I2SEx_TxISR_I2SExt+0x22>
 800634a:	4b1d      	ldr	r3, [pc, #116]	@ (80063c0 <I2SEx_TxISR_I2SExt+0x94>)
 800634c:	e001      	b.n	8006352 <I2SEx_TxISR_I2SExt+0x26>
 800634e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006352:	460a      	mov	r2, r1
 8006354:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800635a:	b29b      	uxth	r3, r3
 800635c:	3b01      	subs	r3, #1
 800635e:	b29a      	uxth	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006368:	b29b      	uxth	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d121      	bne.n	80063b2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a12      	ldr	r2, [pc, #72]	@ (80063bc <I2SEx_TxISR_I2SExt+0x90>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d101      	bne.n	800637c <I2SEx_TxISR_I2SExt+0x50>
 8006378:	4b11      	ldr	r3, [pc, #68]	@ (80063c0 <I2SEx_TxISR_I2SExt+0x94>)
 800637a:	e001      	b.n	8006380 <I2SEx_TxISR_I2SExt+0x54>
 800637c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	490d      	ldr	r1, [pc, #52]	@ (80063bc <I2SEx_TxISR_I2SExt+0x90>)
 8006388:	428b      	cmp	r3, r1
 800638a:	d101      	bne.n	8006390 <I2SEx_TxISR_I2SExt+0x64>
 800638c:	4b0c      	ldr	r3, [pc, #48]	@ (80063c0 <I2SEx_TxISR_I2SExt+0x94>)
 800638e:	e001      	b.n	8006394 <I2SEx_TxISR_I2SExt+0x68>
 8006390:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006394:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006398:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800639e:	b29b      	uxth	r3, r3
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d106      	bne.n	80063b2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f7ff ff81 	bl	80062b4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80063b2:	bf00      	nop
 80063b4:	3708      	adds	r7, #8
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	40003800 	.word	0x40003800
 80063c0:	40003400 	.word	0x40003400

080063c4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68d8      	ldr	r0, [r3, #12]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d6:	1c99      	adds	r1, r3, #2
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80063dc:	b282      	uxth	r2, r0
 80063de:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d113      	bne.n	8006420 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685a      	ldr	r2, [r3, #4]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006406:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800640c:	b29b      	uxth	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d106      	bne.n	8006420 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f7ff ff4a 	bl	80062b4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006420:	bf00      	nop
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a20      	ldr	r2, [pc, #128]	@ (80064b8 <I2SEx_RxISR_I2SExt+0x90>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d101      	bne.n	800643e <I2SEx_RxISR_I2SExt+0x16>
 800643a:	4b20      	ldr	r3, [pc, #128]	@ (80064bc <I2SEx_RxISR_I2SExt+0x94>)
 800643c:	e001      	b.n	8006442 <I2SEx_RxISR_I2SExt+0x1a>
 800643e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006442:	68d8      	ldr	r0, [r3, #12]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006448:	1c99      	adds	r1, r3, #2
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800644e:	b282      	uxth	r2, r0
 8006450:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006456:	b29b      	uxth	r3, r3
 8006458:	3b01      	subs	r3, #1
 800645a:	b29a      	uxth	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006464:	b29b      	uxth	r3, r3
 8006466:	2b00      	cmp	r3, #0
 8006468:	d121      	bne.n	80064ae <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a12      	ldr	r2, [pc, #72]	@ (80064b8 <I2SEx_RxISR_I2SExt+0x90>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d101      	bne.n	8006478 <I2SEx_RxISR_I2SExt+0x50>
 8006474:	4b11      	ldr	r3, [pc, #68]	@ (80064bc <I2SEx_RxISR_I2SExt+0x94>)
 8006476:	e001      	b.n	800647c <I2SEx_RxISR_I2SExt+0x54>
 8006478:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	490d      	ldr	r1, [pc, #52]	@ (80064b8 <I2SEx_RxISR_I2SExt+0x90>)
 8006484:	428b      	cmp	r3, r1
 8006486:	d101      	bne.n	800648c <I2SEx_RxISR_I2SExt+0x64>
 8006488:	4b0c      	ldr	r3, [pc, #48]	@ (80064bc <I2SEx_RxISR_I2SExt+0x94>)
 800648a:	e001      	b.n	8006490 <I2SEx_RxISR_I2SExt+0x68>
 800648c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006490:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006494:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800649a:	b29b      	uxth	r3, r3
 800649c:	2b00      	cmp	r3, #0
 800649e:	d106      	bne.n	80064ae <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f7ff ff03 	bl	80062b4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80064ae:	bf00      	nop
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	40003800 	.word	0x40003800
 80064bc:	40003400 	.word	0x40003400

080064c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d101      	bne.n	80064d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e267      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d075      	beq.n	80065ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80064de:	4b88      	ldr	r3, [pc, #544]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	f003 030c 	and.w	r3, r3, #12
 80064e6:	2b04      	cmp	r3, #4
 80064e8:	d00c      	beq.n	8006504 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064ea:	4b85      	ldr	r3, [pc, #532]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80064f2:	2b08      	cmp	r3, #8
 80064f4:	d112      	bne.n	800651c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064f6:	4b82      	ldr	r3, [pc, #520]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006502:	d10b      	bne.n	800651c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006504:	4b7e      	ldr	r3, [pc, #504]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d05b      	beq.n	80065c8 <HAL_RCC_OscConfig+0x108>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d157      	bne.n	80065c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e242      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006524:	d106      	bne.n	8006534 <HAL_RCC_OscConfig+0x74>
 8006526:	4b76      	ldr	r3, [pc, #472]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a75      	ldr	r2, [pc, #468]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 800652c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006530:	6013      	str	r3, [r2, #0]
 8006532:	e01d      	b.n	8006570 <HAL_RCC_OscConfig+0xb0>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800653c:	d10c      	bne.n	8006558 <HAL_RCC_OscConfig+0x98>
 800653e:	4b70      	ldr	r3, [pc, #448]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a6f      	ldr	r2, [pc, #444]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006544:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006548:	6013      	str	r3, [r2, #0]
 800654a:	4b6d      	ldr	r3, [pc, #436]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a6c      	ldr	r2, [pc, #432]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006554:	6013      	str	r3, [r2, #0]
 8006556:	e00b      	b.n	8006570 <HAL_RCC_OscConfig+0xb0>
 8006558:	4b69      	ldr	r3, [pc, #420]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a68      	ldr	r2, [pc, #416]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 800655e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006562:	6013      	str	r3, [r2, #0]
 8006564:	4b66      	ldr	r3, [pc, #408]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a65      	ldr	r2, [pc, #404]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 800656a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800656e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d013      	beq.n	80065a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006578:	f7fb fef2 	bl	8002360 <HAL_GetTick>
 800657c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800657e:	e008      	b.n	8006592 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006580:	f7fb feee 	bl	8002360 <HAL_GetTick>
 8006584:	4602      	mov	r2, r0
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	2b64      	cmp	r3, #100	@ 0x64
 800658c:	d901      	bls.n	8006592 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e207      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006592:	4b5b      	ldr	r3, [pc, #364]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d0f0      	beq.n	8006580 <HAL_RCC_OscConfig+0xc0>
 800659e:	e014      	b.n	80065ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065a0:	f7fb fede 	bl	8002360 <HAL_GetTick>
 80065a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065a6:	e008      	b.n	80065ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065a8:	f7fb feda 	bl	8002360 <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	2b64      	cmp	r3, #100	@ 0x64
 80065b4:	d901      	bls.n	80065ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e1f3      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065ba:	4b51      	ldr	r3, [pc, #324]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1f0      	bne.n	80065a8 <HAL_RCC_OscConfig+0xe8>
 80065c6:	e000      	b.n	80065ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d063      	beq.n	800669e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80065d6:	4b4a      	ldr	r3, [pc, #296]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f003 030c 	and.w	r3, r3, #12
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00b      	beq.n	80065fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065e2:	4b47      	ldr	r3, [pc, #284]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80065ea:	2b08      	cmp	r3, #8
 80065ec:	d11c      	bne.n	8006628 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065ee:	4b44      	ldr	r3, [pc, #272]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d116      	bne.n	8006628 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065fa:	4b41      	ldr	r3, [pc, #260]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0302 	and.w	r3, r3, #2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d005      	beq.n	8006612 <HAL_RCC_OscConfig+0x152>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	2b01      	cmp	r3, #1
 800660c:	d001      	beq.n	8006612 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e1c7      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006612:	4b3b      	ldr	r3, [pc, #236]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	00db      	lsls	r3, r3, #3
 8006620:	4937      	ldr	r1, [pc, #220]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006622:	4313      	orrs	r3, r2
 8006624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006626:	e03a      	b.n	800669e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d020      	beq.n	8006672 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006630:	4b34      	ldr	r3, [pc, #208]	@ (8006704 <HAL_RCC_OscConfig+0x244>)
 8006632:	2201      	movs	r2, #1
 8006634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006636:	f7fb fe93 	bl	8002360 <HAL_GetTick>
 800663a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800663c:	e008      	b.n	8006650 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800663e:	f7fb fe8f 	bl	8002360 <HAL_GetTick>
 8006642:	4602      	mov	r2, r0
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	2b02      	cmp	r3, #2
 800664a:	d901      	bls.n	8006650 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	e1a8      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006650:	4b2b      	ldr	r3, [pc, #172]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0302 	and.w	r3, r3, #2
 8006658:	2b00      	cmp	r3, #0
 800665a:	d0f0      	beq.n	800663e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800665c:	4b28      	ldr	r3, [pc, #160]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	00db      	lsls	r3, r3, #3
 800666a:	4925      	ldr	r1, [pc, #148]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 800666c:	4313      	orrs	r3, r2
 800666e:	600b      	str	r3, [r1, #0]
 8006670:	e015      	b.n	800669e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006672:	4b24      	ldr	r3, [pc, #144]	@ (8006704 <HAL_RCC_OscConfig+0x244>)
 8006674:	2200      	movs	r2, #0
 8006676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006678:	f7fb fe72 	bl	8002360 <HAL_GetTick>
 800667c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800667e:	e008      	b.n	8006692 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006680:	f7fb fe6e 	bl	8002360 <HAL_GetTick>
 8006684:	4602      	mov	r2, r0
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	2b02      	cmp	r3, #2
 800668c:	d901      	bls.n	8006692 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	e187      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006692:	4b1b      	ldr	r3, [pc, #108]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0302 	and.w	r3, r3, #2
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1f0      	bne.n	8006680 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0308 	and.w	r3, r3, #8
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d036      	beq.n	8006718 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d016      	beq.n	80066e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066b2:	4b15      	ldr	r3, [pc, #84]	@ (8006708 <HAL_RCC_OscConfig+0x248>)
 80066b4:	2201      	movs	r2, #1
 80066b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b8:	f7fb fe52 	bl	8002360 <HAL_GetTick>
 80066bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066be:	e008      	b.n	80066d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066c0:	f7fb fe4e 	bl	8002360 <HAL_GetTick>
 80066c4:	4602      	mov	r2, r0
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d901      	bls.n	80066d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	e167      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006700 <HAL_RCC_OscConfig+0x240>)
 80066d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066d6:	f003 0302 	and.w	r3, r3, #2
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d0f0      	beq.n	80066c0 <HAL_RCC_OscConfig+0x200>
 80066de:	e01b      	b.n	8006718 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066e0:	4b09      	ldr	r3, [pc, #36]	@ (8006708 <HAL_RCC_OscConfig+0x248>)
 80066e2:	2200      	movs	r2, #0
 80066e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066e6:	f7fb fe3b 	bl	8002360 <HAL_GetTick>
 80066ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066ec:	e00e      	b.n	800670c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066ee:	f7fb fe37 	bl	8002360 <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d907      	bls.n	800670c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e150      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
 8006700:	40023800 	.word	0x40023800
 8006704:	42470000 	.word	0x42470000
 8006708:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800670c:	4b88      	ldr	r3, [pc, #544]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 800670e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1ea      	bne.n	80066ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0304 	and.w	r3, r3, #4
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 8097 	beq.w	8006854 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006726:	2300      	movs	r3, #0
 8006728:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800672a:	4b81      	ldr	r3, [pc, #516]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 800672c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800672e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d10f      	bne.n	8006756 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006736:	2300      	movs	r3, #0
 8006738:	60bb      	str	r3, [r7, #8]
 800673a:	4b7d      	ldr	r3, [pc, #500]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 800673c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673e:	4a7c      	ldr	r2, [pc, #496]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 8006740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006744:	6413      	str	r3, [r2, #64]	@ 0x40
 8006746:	4b7a      	ldr	r3, [pc, #488]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 8006748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800674a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800674e:	60bb      	str	r3, [r7, #8]
 8006750:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006752:	2301      	movs	r3, #1
 8006754:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006756:	4b77      	ldr	r3, [pc, #476]	@ (8006934 <HAL_RCC_OscConfig+0x474>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800675e:	2b00      	cmp	r3, #0
 8006760:	d118      	bne.n	8006794 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006762:	4b74      	ldr	r3, [pc, #464]	@ (8006934 <HAL_RCC_OscConfig+0x474>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a73      	ldr	r2, [pc, #460]	@ (8006934 <HAL_RCC_OscConfig+0x474>)
 8006768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800676c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800676e:	f7fb fdf7 	bl	8002360 <HAL_GetTick>
 8006772:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006774:	e008      	b.n	8006788 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006776:	f7fb fdf3 	bl	8002360 <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	2b02      	cmp	r3, #2
 8006782:	d901      	bls.n	8006788 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006784:	2303      	movs	r3, #3
 8006786:	e10c      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006788:	4b6a      	ldr	r3, [pc, #424]	@ (8006934 <HAL_RCC_OscConfig+0x474>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006790:	2b00      	cmp	r3, #0
 8006792:	d0f0      	beq.n	8006776 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d106      	bne.n	80067aa <HAL_RCC_OscConfig+0x2ea>
 800679c:	4b64      	ldr	r3, [pc, #400]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 800679e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067a0:	4a63      	ldr	r2, [pc, #396]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067a2:	f043 0301 	orr.w	r3, r3, #1
 80067a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80067a8:	e01c      	b.n	80067e4 <HAL_RCC_OscConfig+0x324>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	2b05      	cmp	r3, #5
 80067b0:	d10c      	bne.n	80067cc <HAL_RCC_OscConfig+0x30c>
 80067b2:	4b5f      	ldr	r3, [pc, #380]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067b6:	4a5e      	ldr	r2, [pc, #376]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067b8:	f043 0304 	orr.w	r3, r3, #4
 80067bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80067be:	4b5c      	ldr	r3, [pc, #368]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c2:	4a5b      	ldr	r2, [pc, #364]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067c4:	f043 0301 	orr.w	r3, r3, #1
 80067c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80067ca:	e00b      	b.n	80067e4 <HAL_RCC_OscConfig+0x324>
 80067cc:	4b58      	ldr	r3, [pc, #352]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067d0:	4a57      	ldr	r2, [pc, #348]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067d2:	f023 0301 	bic.w	r3, r3, #1
 80067d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80067d8:	4b55      	ldr	r3, [pc, #340]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067dc:	4a54      	ldr	r2, [pc, #336]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80067de:	f023 0304 	bic.w	r3, r3, #4
 80067e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d015      	beq.n	8006818 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067ec:	f7fb fdb8 	bl	8002360 <HAL_GetTick>
 80067f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067f2:	e00a      	b.n	800680a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067f4:	f7fb fdb4 	bl	8002360 <HAL_GetTick>
 80067f8:	4602      	mov	r2, r0
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	1ad3      	subs	r3, r2, r3
 80067fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006802:	4293      	cmp	r3, r2
 8006804:	d901      	bls.n	800680a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	e0cb      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800680a:	4b49      	ldr	r3, [pc, #292]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 800680c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800680e:	f003 0302 	and.w	r3, r3, #2
 8006812:	2b00      	cmp	r3, #0
 8006814:	d0ee      	beq.n	80067f4 <HAL_RCC_OscConfig+0x334>
 8006816:	e014      	b.n	8006842 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006818:	f7fb fda2 	bl	8002360 <HAL_GetTick>
 800681c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800681e:	e00a      	b.n	8006836 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006820:	f7fb fd9e 	bl	8002360 <HAL_GetTick>
 8006824:	4602      	mov	r2, r0
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	1ad3      	subs	r3, r2, r3
 800682a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800682e:	4293      	cmp	r3, r2
 8006830:	d901      	bls.n	8006836 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e0b5      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006836:	4b3e      	ldr	r3, [pc, #248]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 8006838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800683a:	f003 0302 	and.w	r3, r3, #2
 800683e:	2b00      	cmp	r3, #0
 8006840:	d1ee      	bne.n	8006820 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006842:	7dfb      	ldrb	r3, [r7, #23]
 8006844:	2b01      	cmp	r3, #1
 8006846:	d105      	bne.n	8006854 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006848:	4b39      	ldr	r3, [pc, #228]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 800684a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684c:	4a38      	ldr	r2, [pc, #224]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 800684e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006852:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	699b      	ldr	r3, [r3, #24]
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 80a1 	beq.w	80069a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800685e:	4b34      	ldr	r3, [pc, #208]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	f003 030c 	and.w	r3, r3, #12
 8006866:	2b08      	cmp	r3, #8
 8006868:	d05c      	beq.n	8006924 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	699b      	ldr	r3, [r3, #24]
 800686e:	2b02      	cmp	r3, #2
 8006870:	d141      	bne.n	80068f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006872:	4b31      	ldr	r3, [pc, #196]	@ (8006938 <HAL_RCC_OscConfig+0x478>)
 8006874:	2200      	movs	r2, #0
 8006876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006878:	f7fb fd72 	bl	8002360 <HAL_GetTick>
 800687c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800687e:	e008      	b.n	8006892 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006880:	f7fb fd6e 	bl	8002360 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	2b02      	cmp	r3, #2
 800688c:	d901      	bls.n	8006892 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	e087      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006892:	4b27      	ldr	r3, [pc, #156]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1f0      	bne.n	8006880 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	69da      	ldr	r2, [r3, #28]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	431a      	orrs	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ac:	019b      	lsls	r3, r3, #6
 80068ae:	431a      	orrs	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b4:	085b      	lsrs	r3, r3, #1
 80068b6:	3b01      	subs	r3, #1
 80068b8:	041b      	lsls	r3, r3, #16
 80068ba:	431a      	orrs	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c0:	061b      	lsls	r3, r3, #24
 80068c2:	491b      	ldr	r1, [pc, #108]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80068c4:	4313      	orrs	r3, r2
 80068c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006938 <HAL_RCC_OscConfig+0x478>)
 80068ca:	2201      	movs	r2, #1
 80068cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ce:	f7fb fd47 	bl	8002360 <HAL_GetTick>
 80068d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068d4:	e008      	b.n	80068e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068d6:	f7fb fd43 	bl	8002360 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d901      	bls.n	80068e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e05c      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068e8:	4b11      	ldr	r3, [pc, #68]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d0f0      	beq.n	80068d6 <HAL_RCC_OscConfig+0x416>
 80068f4:	e054      	b.n	80069a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068f6:	4b10      	ldr	r3, [pc, #64]	@ (8006938 <HAL_RCC_OscConfig+0x478>)
 80068f8:	2200      	movs	r2, #0
 80068fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068fc:	f7fb fd30 	bl	8002360 <HAL_GetTick>
 8006900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006902:	e008      	b.n	8006916 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006904:	f7fb fd2c 	bl	8002360 <HAL_GetTick>
 8006908:	4602      	mov	r2, r0
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	1ad3      	subs	r3, r2, r3
 800690e:	2b02      	cmp	r3, #2
 8006910:	d901      	bls.n	8006916 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e045      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006916:	4b06      	ldr	r3, [pc, #24]	@ (8006930 <HAL_RCC_OscConfig+0x470>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1f0      	bne.n	8006904 <HAL_RCC_OscConfig+0x444>
 8006922:	e03d      	b.n	80069a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	2b01      	cmp	r3, #1
 800692a:	d107      	bne.n	800693c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e038      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
 8006930:	40023800 	.word	0x40023800
 8006934:	40007000 	.word	0x40007000
 8006938:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800693c:	4b1b      	ldr	r3, [pc, #108]	@ (80069ac <HAL_RCC_OscConfig+0x4ec>)
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d028      	beq.n	800699c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006954:	429a      	cmp	r2, r3
 8006956:	d121      	bne.n	800699c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006962:	429a      	cmp	r2, r3
 8006964:	d11a      	bne.n	800699c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800696c:	4013      	ands	r3, r2
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006972:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006974:	4293      	cmp	r3, r2
 8006976:	d111      	bne.n	800699c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006982:	085b      	lsrs	r3, r3, #1
 8006984:	3b01      	subs	r3, #1
 8006986:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006988:	429a      	cmp	r2, r3
 800698a:	d107      	bne.n	800699c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006996:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006998:	429a      	cmp	r2, r3
 800699a:	d001      	beq.n	80069a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	e000      	b.n	80069a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3718      	adds	r7, #24
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	40023800 	.word	0x40023800

080069b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d101      	bne.n	80069c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e0cc      	b.n	8006b5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069c4:	4b68      	ldr	r3, [pc, #416]	@ (8006b68 <HAL_RCC_ClockConfig+0x1b8>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0307 	and.w	r3, r3, #7
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d90c      	bls.n	80069ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069d2:	4b65      	ldr	r3, [pc, #404]	@ (8006b68 <HAL_RCC_ClockConfig+0x1b8>)
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	b2d2      	uxtb	r2, r2
 80069d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069da:	4b63      	ldr	r3, [pc, #396]	@ (8006b68 <HAL_RCC_ClockConfig+0x1b8>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0307 	and.w	r3, r3, #7
 80069e2:	683a      	ldr	r2, [r7, #0]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d001      	beq.n	80069ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e0b8      	b.n	8006b5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d020      	beq.n	8006a3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 0304 	and.w	r3, r3, #4
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d005      	beq.n	8006a10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a04:	4b59      	ldr	r3, [pc, #356]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	4a58      	ldr	r2, [pc, #352]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006a0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 0308 	and.w	r3, r3, #8
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d005      	beq.n	8006a28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a1c:	4b53      	ldr	r3, [pc, #332]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	4a52      	ldr	r2, [pc, #328]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006a26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a28:	4b50      	ldr	r3, [pc, #320]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	494d      	ldr	r1, [pc, #308]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a36:	4313      	orrs	r3, r2
 8006a38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 0301 	and.w	r3, r3, #1
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d044      	beq.n	8006ad0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d107      	bne.n	8006a5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a4e:	4b47      	ldr	r3, [pc, #284]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d119      	bne.n	8006a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e07f      	b.n	8006b5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	2b02      	cmp	r3, #2
 8006a64:	d003      	beq.n	8006a6e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	d107      	bne.n	8006a7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a6e:	4b3f      	ldr	r3, [pc, #252]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d109      	bne.n	8006a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e06f      	b.n	8006b5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d101      	bne.n	8006a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e067      	b.n	8006b5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a8e:	4b37      	ldr	r3, [pc, #220]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	f023 0203 	bic.w	r2, r3, #3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	4934      	ldr	r1, [pc, #208]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006aa0:	f7fb fc5e 	bl	8002360 <HAL_GetTick>
 8006aa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aa6:	e00a      	b.n	8006abe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006aa8:	f7fb fc5a 	bl	8002360 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d901      	bls.n	8006abe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e04f      	b.n	8006b5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006abe:	4b2b      	ldr	r3, [pc, #172]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	f003 020c 	and.w	r2, r3, #12
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d1eb      	bne.n	8006aa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ad0:	4b25      	ldr	r3, [pc, #148]	@ (8006b68 <HAL_RCC_ClockConfig+0x1b8>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0307 	and.w	r3, r3, #7
 8006ad8:	683a      	ldr	r2, [r7, #0]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d20c      	bcs.n	8006af8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ade:	4b22      	ldr	r3, [pc, #136]	@ (8006b68 <HAL_RCC_ClockConfig+0x1b8>)
 8006ae0:	683a      	ldr	r2, [r7, #0]
 8006ae2:	b2d2      	uxtb	r2, r2
 8006ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ae6:	4b20      	ldr	r3, [pc, #128]	@ (8006b68 <HAL_RCC_ClockConfig+0x1b8>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 0307 	and.w	r3, r3, #7
 8006aee:	683a      	ldr	r2, [r7, #0]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d001      	beq.n	8006af8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e032      	b.n	8006b5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 0304 	and.w	r3, r3, #4
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d008      	beq.n	8006b16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b04:	4b19      	ldr	r3, [pc, #100]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	4916      	ldr	r1, [pc, #88]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006b12:	4313      	orrs	r3, r2
 8006b14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 0308 	and.w	r3, r3, #8
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d009      	beq.n	8006b36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b22:	4b12      	ldr	r3, [pc, #72]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	00db      	lsls	r3, r3, #3
 8006b30:	490e      	ldr	r1, [pc, #56]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006b32:	4313      	orrs	r3, r2
 8006b34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b36:	f000 f821 	bl	8006b7c <HAL_RCC_GetSysClockFreq>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006b6c <HAL_RCC_ClockConfig+0x1bc>)
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	091b      	lsrs	r3, r3, #4
 8006b42:	f003 030f 	and.w	r3, r3, #15
 8006b46:	490a      	ldr	r1, [pc, #40]	@ (8006b70 <HAL_RCC_ClockConfig+0x1c0>)
 8006b48:	5ccb      	ldrb	r3, [r1, r3]
 8006b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b4e:	4a09      	ldr	r2, [pc, #36]	@ (8006b74 <HAL_RCC_ClockConfig+0x1c4>)
 8006b50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006b52:	4b09      	ldr	r3, [pc, #36]	@ (8006b78 <HAL_RCC_ClockConfig+0x1c8>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4618      	mov	r0, r3
 8006b58:	f7fb fbbe 	bl	80022d8 <HAL_InitTick>

  return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3710      	adds	r7, #16
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	40023c00 	.word	0x40023c00
 8006b6c:	40023800 	.word	0x40023800
 8006b70:	0800ea70 	.word	0x0800ea70
 8006b74:	20000000 	.word	0x20000000
 8006b78:	20000004 	.word	0x20000004

08006b7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b80:	b094      	sub	sp, #80	@ 0x50
 8006b82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006b84:	2300      	movs	r3, #0
 8006b86:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006b90:	2300      	movs	r3, #0
 8006b92:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b94:	4b79      	ldr	r3, [pc, #484]	@ (8006d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	f003 030c 	and.w	r3, r3, #12
 8006b9c:	2b08      	cmp	r3, #8
 8006b9e:	d00d      	beq.n	8006bbc <HAL_RCC_GetSysClockFreq+0x40>
 8006ba0:	2b08      	cmp	r3, #8
 8006ba2:	f200 80e1 	bhi.w	8006d68 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d002      	beq.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x34>
 8006baa:	2b04      	cmp	r3, #4
 8006bac:	d003      	beq.n	8006bb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006bae:	e0db      	b.n	8006d68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bb0:	4b73      	ldr	r3, [pc, #460]	@ (8006d80 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bb4:	e0db      	b.n	8006d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bb6:	4b73      	ldr	r3, [pc, #460]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x208>)
 8006bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bba:	e0d8      	b.n	8006d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8006d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bc4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bc6:	4b6d      	ldr	r3, [pc, #436]	@ (8006d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d063      	beq.n	8006c9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bd2:	4b6a      	ldr	r3, [pc, #424]	@ (8006d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	099b      	lsrs	r3, r3, #6
 8006bd8:	2200      	movs	r2, #0
 8006bda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006bdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006be4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006be6:	2300      	movs	r3, #0
 8006be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006bee:	4622      	mov	r2, r4
 8006bf0:	462b      	mov	r3, r5
 8006bf2:	f04f 0000 	mov.w	r0, #0
 8006bf6:	f04f 0100 	mov.w	r1, #0
 8006bfa:	0159      	lsls	r1, r3, #5
 8006bfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c00:	0150      	lsls	r0, r2, #5
 8006c02:	4602      	mov	r2, r0
 8006c04:	460b      	mov	r3, r1
 8006c06:	4621      	mov	r1, r4
 8006c08:	1a51      	subs	r1, r2, r1
 8006c0a:	6139      	str	r1, [r7, #16]
 8006c0c:	4629      	mov	r1, r5
 8006c0e:	eb63 0301 	sbc.w	r3, r3, r1
 8006c12:	617b      	str	r3, [r7, #20]
 8006c14:	f04f 0200 	mov.w	r2, #0
 8006c18:	f04f 0300 	mov.w	r3, #0
 8006c1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c20:	4659      	mov	r1, fp
 8006c22:	018b      	lsls	r3, r1, #6
 8006c24:	4651      	mov	r1, sl
 8006c26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c2a:	4651      	mov	r1, sl
 8006c2c:	018a      	lsls	r2, r1, #6
 8006c2e:	4651      	mov	r1, sl
 8006c30:	ebb2 0801 	subs.w	r8, r2, r1
 8006c34:	4659      	mov	r1, fp
 8006c36:	eb63 0901 	sbc.w	r9, r3, r1
 8006c3a:	f04f 0200 	mov.w	r2, #0
 8006c3e:	f04f 0300 	mov.w	r3, #0
 8006c42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c4e:	4690      	mov	r8, r2
 8006c50:	4699      	mov	r9, r3
 8006c52:	4623      	mov	r3, r4
 8006c54:	eb18 0303 	adds.w	r3, r8, r3
 8006c58:	60bb      	str	r3, [r7, #8]
 8006c5a:	462b      	mov	r3, r5
 8006c5c:	eb49 0303 	adc.w	r3, r9, r3
 8006c60:	60fb      	str	r3, [r7, #12]
 8006c62:	f04f 0200 	mov.w	r2, #0
 8006c66:	f04f 0300 	mov.w	r3, #0
 8006c6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006c6e:	4629      	mov	r1, r5
 8006c70:	024b      	lsls	r3, r1, #9
 8006c72:	4621      	mov	r1, r4
 8006c74:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006c78:	4621      	mov	r1, r4
 8006c7a:	024a      	lsls	r2, r1, #9
 8006c7c:	4610      	mov	r0, r2
 8006c7e:	4619      	mov	r1, r3
 8006c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c82:	2200      	movs	r2, #0
 8006c84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006c8c:	f7f9 ff94 	bl	8000bb8 <__aeabi_uldivmod>
 8006c90:	4602      	mov	r2, r0
 8006c92:	460b      	mov	r3, r1
 8006c94:	4613      	mov	r3, r2
 8006c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c98:	e058      	b.n	8006d4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c9a:	4b38      	ldr	r3, [pc, #224]	@ (8006d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	099b      	lsrs	r3, r3, #6
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	4611      	mov	r1, r2
 8006ca6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006caa:	623b      	str	r3, [r7, #32]
 8006cac:	2300      	movs	r3, #0
 8006cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cb0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006cb4:	4642      	mov	r2, r8
 8006cb6:	464b      	mov	r3, r9
 8006cb8:	f04f 0000 	mov.w	r0, #0
 8006cbc:	f04f 0100 	mov.w	r1, #0
 8006cc0:	0159      	lsls	r1, r3, #5
 8006cc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cc6:	0150      	lsls	r0, r2, #5
 8006cc8:	4602      	mov	r2, r0
 8006cca:	460b      	mov	r3, r1
 8006ccc:	4641      	mov	r1, r8
 8006cce:	ebb2 0a01 	subs.w	sl, r2, r1
 8006cd2:	4649      	mov	r1, r9
 8006cd4:	eb63 0b01 	sbc.w	fp, r3, r1
 8006cd8:	f04f 0200 	mov.w	r2, #0
 8006cdc:	f04f 0300 	mov.w	r3, #0
 8006ce0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006ce4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006ce8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006cec:	ebb2 040a 	subs.w	r4, r2, sl
 8006cf0:	eb63 050b 	sbc.w	r5, r3, fp
 8006cf4:	f04f 0200 	mov.w	r2, #0
 8006cf8:	f04f 0300 	mov.w	r3, #0
 8006cfc:	00eb      	lsls	r3, r5, #3
 8006cfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d02:	00e2      	lsls	r2, r4, #3
 8006d04:	4614      	mov	r4, r2
 8006d06:	461d      	mov	r5, r3
 8006d08:	4643      	mov	r3, r8
 8006d0a:	18e3      	adds	r3, r4, r3
 8006d0c:	603b      	str	r3, [r7, #0]
 8006d0e:	464b      	mov	r3, r9
 8006d10:	eb45 0303 	adc.w	r3, r5, r3
 8006d14:	607b      	str	r3, [r7, #4]
 8006d16:	f04f 0200 	mov.w	r2, #0
 8006d1a:	f04f 0300 	mov.w	r3, #0
 8006d1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d22:	4629      	mov	r1, r5
 8006d24:	028b      	lsls	r3, r1, #10
 8006d26:	4621      	mov	r1, r4
 8006d28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d2c:	4621      	mov	r1, r4
 8006d2e:	028a      	lsls	r2, r1, #10
 8006d30:	4610      	mov	r0, r2
 8006d32:	4619      	mov	r1, r3
 8006d34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d36:	2200      	movs	r2, #0
 8006d38:	61bb      	str	r3, [r7, #24]
 8006d3a:	61fa      	str	r2, [r7, #28]
 8006d3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d40:	f7f9 ff3a 	bl	8000bb8 <__aeabi_uldivmod>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	4613      	mov	r3, r2
 8006d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	0c1b      	lsrs	r3, r3, #16
 8006d52:	f003 0303 	and.w	r3, r3, #3
 8006d56:	3301      	adds	r3, #1
 8006d58:	005b      	lsls	r3, r3, #1
 8006d5a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006d5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d66:	e002      	b.n	8006d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d68:	4b05      	ldr	r3, [pc, #20]	@ (8006d80 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3750      	adds	r7, #80	@ 0x50
 8006d74:	46bd      	mov	sp, r7
 8006d76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d7a:	bf00      	nop
 8006d7c:	40023800 	.word	0x40023800
 8006d80:	00f42400 	.word	0x00f42400
 8006d84:	007a1200 	.word	0x007a1200

08006d88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d8c:	4b03      	ldr	r3, [pc, #12]	@ (8006d9c <HAL_RCC_GetHCLKFreq+0x14>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	20000000 	.word	0x20000000

08006da0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006da4:	f7ff fff0 	bl	8006d88 <HAL_RCC_GetHCLKFreq>
 8006da8:	4602      	mov	r2, r0
 8006daa:	4b05      	ldr	r3, [pc, #20]	@ (8006dc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	0a9b      	lsrs	r3, r3, #10
 8006db0:	f003 0307 	and.w	r3, r3, #7
 8006db4:	4903      	ldr	r1, [pc, #12]	@ (8006dc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006db6:	5ccb      	ldrb	r3, [r1, r3]
 8006db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40023800 	.word	0x40023800
 8006dc4:	0800ea80 	.word	0x0800ea80

08006dc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006dcc:	f7ff ffdc 	bl	8006d88 <HAL_RCC_GetHCLKFreq>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	4b05      	ldr	r3, [pc, #20]	@ (8006de8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	0b5b      	lsrs	r3, r3, #13
 8006dd8:	f003 0307 	and.w	r3, r3, #7
 8006ddc:	4903      	ldr	r1, [pc, #12]	@ (8006dec <HAL_RCC_GetPCLK2Freq+0x24>)
 8006dde:	5ccb      	ldrb	r3, [r1, r3]
 8006de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	40023800 	.word	0x40023800
 8006dec:	0800ea80 	.word	0x0800ea80

08006df0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b086      	sub	sp, #24
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0301 	and.w	r3, r3, #1
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d105      	bne.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d038      	beq.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e18:	4b68      	ldr	r3, [pc, #416]	@ (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e1e:	f7fb fa9f 	bl	8002360 <HAL_GetTick>
 8006e22:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e24:	e008      	b.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e26:	f7fb fa9b 	bl	8002360 <HAL_GetTick>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d901      	bls.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e0bd      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e38:	4b61      	ldr	r3, [pc, #388]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1f0      	bne.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685a      	ldr	r2, [r3, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	019b      	lsls	r3, r3, #6
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	071b      	lsls	r3, r3, #28
 8006e56:	495a      	ldr	r1, [pc, #360]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e5e:	4b57      	ldr	r3, [pc, #348]	@ (8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006e60:	2201      	movs	r2, #1
 8006e62:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e64:	f7fb fa7c 	bl	8002360 <HAL_GetTick>
 8006e68:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e6a:	e008      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e6c:	f7fb fa78 	bl	8002360 <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	2b02      	cmp	r3, #2
 8006e78:	d901      	bls.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e09a      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e7e:	4b50      	ldr	r3, [pc, #320]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d0f0      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f003 0302 	and.w	r3, r3, #2
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f000 8083 	beq.w	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e98:	2300      	movs	r3, #0
 8006e9a:	60fb      	str	r3, [r7, #12]
 8006e9c:	4b48      	ldr	r3, [pc, #288]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea0:	4a47      	ldr	r2, [pc, #284]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ea6:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ea8:	4b45      	ldr	r3, [pc, #276]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006eb0:	60fb      	str	r3, [r7, #12]
 8006eb2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006eb4:	4b43      	ldr	r3, [pc, #268]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a42      	ldr	r2, [pc, #264]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006eba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ebe:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006ec0:	f7fb fa4e 	bl	8002360 <HAL_GetTick>
 8006ec4:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006ec6:	e008      	b.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ec8:	f7fb fa4a 	bl	8002360 <HAL_GetTick>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	d901      	bls.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	e06c      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006eda:	4b3a      	ldr	r3, [pc, #232]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0f0      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ee6:	4b36      	ldr	r3, [pc, #216]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eee:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d02f      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	691b      	ldr	r3, [r3, #16]
 8006efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006efe:	693a      	ldr	r2, [r7, #16]
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d028      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f04:	4b2e      	ldr	r3, [pc, #184]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f0c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f0e:	4b2e      	ldr	r3, [pc, #184]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006f10:	2201      	movs	r2, #1
 8006f12:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f14:	4b2c      	ldr	r3, [pc, #176]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006f16:	2200      	movs	r2, #0
 8006f18:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006f1a:	4a29      	ldr	r2, [pc, #164]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f20:	4b27      	ldr	r3, [pc, #156]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f24:	f003 0301 	and.w	r3, r3, #1
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d114      	bne.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006f2c:	f7fb fa18 	bl	8002360 <HAL_GetTick>
 8006f30:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f32:	e00a      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f34:	f7fb fa14 	bl	8002360 <HAL_GetTick>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	1ad3      	subs	r3, r2, r3
 8006f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d901      	bls.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e034      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f4e:	f003 0302 	and.w	r3, r3, #2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d0ee      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f62:	d10d      	bne.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8006f64:	4b16      	ldr	r3, [pc, #88]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006f74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f78:	4911      	ldr	r1, [pc, #68]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	608b      	str	r3, [r1, #8]
 8006f7e:	e005      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006f80:	4b0f      	ldr	r3, [pc, #60]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	4a0e      	ldr	r2, [pc, #56]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f86:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006f8a:	6093      	str	r3, [r2, #8]
 8006f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f98:	4909      	ldr	r1, [pc, #36]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0308 	and.w	r3, r3, #8
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d003      	beq.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	7d1a      	ldrb	r2, [r3, #20]
 8006fae:	4b07      	ldr	r3, [pc, #28]	@ (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006fb0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3718      	adds	r7, #24
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	42470068 	.word	0x42470068
 8006fc0:	40023800 	.word	0x40023800
 8006fc4:	40007000 	.word	0x40007000
 8006fc8:	42470e40 	.word	0x42470e40
 8006fcc:	424711e0 	.word	0x424711e0

08006fd0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b087      	sub	sp, #28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d141      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006fee:	4b25      	ldr	r3, [pc, #148]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ff6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d006      	beq.n	800700c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007004:	d131      	bne.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007006:	4b20      	ldr	r3, [pc, #128]	@ (8007088 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007008:	617b      	str	r3, [r7, #20]
          break;
 800700a:	e031      	b.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800700c:	4b1d      	ldr	r3, [pc, #116]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007014:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007018:	d109      	bne.n	800702e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800701a:	4b1a      	ldr	r3, [pc, #104]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800701c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007020:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007024:	4a19      	ldr	r2, [pc, #100]	@ (800708c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007026:	fbb2 f3f3 	udiv	r3, r2, r3
 800702a:	613b      	str	r3, [r7, #16]
 800702c:	e008      	b.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800702e:	4b15      	ldr	r3, [pc, #84]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007030:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007034:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007038:	4a15      	ldr	r2, [pc, #84]	@ (8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800703a:	fbb2 f3f3 	udiv	r3, r2, r3
 800703e:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007040:	4b10      	ldr	r3, [pc, #64]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007046:	099b      	lsrs	r3, r3, #6
 8007048:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	fb02 f303 	mul.w	r3, r2, r3
 8007052:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007054:	4b0b      	ldr	r3, [pc, #44]	@ (8007084 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007056:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800705a:	0f1b      	lsrs	r3, r3, #28
 800705c:	f003 0307 	and.w	r3, r3, #7
 8007060:	68ba      	ldr	r2, [r7, #8]
 8007062:	fbb2 f3f3 	udiv	r3, r2, r3
 8007066:	617b      	str	r3, [r7, #20]
          break;
 8007068:	e002      	b.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800706a:	2300      	movs	r3, #0
 800706c:	617b      	str	r3, [r7, #20]
          break;
 800706e:	bf00      	nop
        }
      }
      break;
 8007070:	e000      	b.n	8007074 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8007072:	bf00      	nop
    }
  }
  return frequency;
 8007074:	697b      	ldr	r3, [r7, #20]
}
 8007076:	4618      	mov	r0, r3
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40023800 	.word	0x40023800
 8007088:	00bb8000 	.word	0x00bb8000
 800708c:	007a1200 	.word	0x007a1200
 8007090:	00f42400 	.word	0x00f42400

08007094 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b082      	sub	sp, #8
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d101      	bne.n	80070a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e07b      	b.n	800719e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d108      	bne.n	80070c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070b6:	d009      	beq.n	80070cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	61da      	str	r2, [r3, #28]
 80070be:	e005      	b.n	80070cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d106      	bne.n	80070ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f7fa fddc 	bl	8001ca4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2202      	movs	r2, #2
 80070f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007102:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007114:	431a      	orrs	r2, r3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800711e:	431a      	orrs	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	f003 0302 	and.w	r3, r3, #2
 8007128:	431a      	orrs	r2, r3
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	695b      	ldr	r3, [r3, #20]
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	431a      	orrs	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800713c:	431a      	orrs	r2, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	69db      	ldr	r3, [r3, #28]
 8007142:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007146:	431a      	orrs	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6a1b      	ldr	r3, [r3, #32]
 800714c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007150:	ea42 0103 	orr.w	r1, r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007158:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	430a      	orrs	r2, r1
 8007162:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	0c1b      	lsrs	r3, r3, #16
 800716a:	f003 0104 	and.w	r1, r3, #4
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007172:	f003 0210 	and.w	r2, r3, #16
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	430a      	orrs	r2, r1
 800717c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	69da      	ldr	r2, [r3, #28]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800718c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
	...

080071a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d001      	beq.n	80071c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	e03c      	b.n	800723a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2202      	movs	r2, #2
 80071c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a1e      	ldr	r2, [pc, #120]	@ (8007248 <HAL_TIM_Base_Start+0xa0>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d018      	beq.n	8007204 <HAL_TIM_Base_Start+0x5c>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071da:	d013      	beq.n	8007204 <HAL_TIM_Base_Start+0x5c>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a1a      	ldr	r2, [pc, #104]	@ (800724c <HAL_TIM_Base_Start+0xa4>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d00e      	beq.n	8007204 <HAL_TIM_Base_Start+0x5c>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a19      	ldr	r2, [pc, #100]	@ (8007250 <HAL_TIM_Base_Start+0xa8>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d009      	beq.n	8007204 <HAL_TIM_Base_Start+0x5c>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a17      	ldr	r2, [pc, #92]	@ (8007254 <HAL_TIM_Base_Start+0xac>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d004      	beq.n	8007204 <HAL_TIM_Base_Start+0x5c>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a16      	ldr	r2, [pc, #88]	@ (8007258 <HAL_TIM_Base_Start+0xb0>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d111      	bne.n	8007228 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	f003 0307 	and.w	r3, r3, #7
 800720e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2b06      	cmp	r3, #6
 8007214:	d010      	beq.n	8007238 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f042 0201 	orr.w	r2, r2, #1
 8007224:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007226:	e007      	b.n	8007238 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f042 0201 	orr.w	r2, r2, #1
 8007236:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3714      	adds	r7, #20
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	40010000 	.word	0x40010000
 800724c:	40000400 	.word	0x40000400
 8007250:	40000800 	.word	0x40000800
 8007254:	40000c00 	.word	0x40000c00
 8007258:	40014000 	.word	0x40014000

0800725c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d101      	bne.n	800726e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e041      	b.n	80072f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007274:	b2db      	uxtb	r3, r3
 8007276:	2b00      	cmp	r3, #0
 8007278:	d106      	bne.n	8007288 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7fa fd56 	bl	8001d34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	3304      	adds	r3, #4
 8007298:	4619      	mov	r1, r3
 800729a:	4610      	mov	r0, r2
 800729c:	f000 fa24 	bl	80076e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}

080072fa <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b086      	sub	sp, #24
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
 8007302:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d101      	bne.n	800730e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e097      	b.n	800743e <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7fa fd3e 	bl	8001da4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	6812      	ldr	r2, [r2, #0]
 800733a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800733e:	f023 0307 	bic.w	r3, r3, #7
 8007342:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	3304      	adds	r3, #4
 800734c:	4619      	mov	r1, r3
 800734e:	4610      	mov	r0, r2
 8007350:	f000 f9ca 	bl	80076e8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6a1b      	ldr	r3, [r3, #32]
 800736a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	4313      	orrs	r3, r2
 8007374:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800737c:	f023 0303 	bic.w	r3, r3, #3
 8007380:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	689a      	ldr	r2, [r3, #8]
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	021b      	lsls	r3, r3, #8
 800738c:	4313      	orrs	r3, r2
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	4313      	orrs	r3, r2
 8007392:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800739a:	f023 030c 	bic.w	r3, r3, #12
 800739e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80073aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	68da      	ldr	r2, [r3, #12]
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	69db      	ldr	r3, [r3, #28]
 80073b4:	021b      	lsls	r3, r3, #8
 80073b6:	4313      	orrs	r3, r2
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	011a      	lsls	r2, r3, #4
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	6a1b      	ldr	r3, [r3, #32]
 80073c8:	031b      	lsls	r3, r3, #12
 80073ca:	4313      	orrs	r3, r2
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80073d8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80073e0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	011b      	lsls	r3, r3, #4
 80073ec:	4313      	orrs	r3, r2
 80073ee:	68fa      	ldr	r2, [r7, #12]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	697a      	ldr	r2, [r7, #20]
 80073fa:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	3718      	adds	r7, #24
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b084      	sub	sp, #16
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007456:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800745e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007466:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800746e:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d110      	bne.n	8007498 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007476:	7bfb      	ldrb	r3, [r7, #15]
 8007478:	2b01      	cmp	r3, #1
 800747a:	d102      	bne.n	8007482 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800747c:	7b7b      	ldrb	r3, [r7, #13]
 800747e:	2b01      	cmp	r3, #1
 8007480:	d001      	beq.n	8007486 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e069      	b.n	800755a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2202      	movs	r2, #2
 800748a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2202      	movs	r2, #2
 8007492:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007496:	e031      	b.n	80074fc <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	2b04      	cmp	r3, #4
 800749c:	d110      	bne.n	80074c0 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800749e:	7bbb      	ldrb	r3, [r7, #14]
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d102      	bne.n	80074aa <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80074a4:	7b3b      	ldrb	r3, [r7, #12]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d001      	beq.n	80074ae <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e055      	b.n	800755a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2202      	movs	r2, #2
 80074b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2202      	movs	r2, #2
 80074ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074be:	e01d      	b.n	80074fc <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d108      	bne.n	80074d8 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80074c6:	7bbb      	ldrb	r3, [r7, #14]
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d105      	bne.n	80074d8 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80074cc:	7b7b      	ldrb	r3, [r7, #13]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d102      	bne.n	80074d8 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80074d2:	7b3b      	ldrb	r3, [r7, #12]
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d001      	beq.n	80074dc <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e03e      	b.n	800755a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2202      	movs	r2, #2
 80074e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2202      	movs	r2, #2
 80074f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2202      	movs	r2, #2
 80074f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d003      	beq.n	800750a <HAL_TIM_Encoder_Start+0xc4>
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	2b04      	cmp	r3, #4
 8007506:	d008      	beq.n	800751a <HAL_TIM_Encoder_Start+0xd4>
 8007508:	e00f      	b.n	800752a <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2201      	movs	r2, #1
 8007510:	2100      	movs	r1, #0
 8007512:	4618      	mov	r0, r3
 8007514:	f000 fafa 	bl	8007b0c <TIM_CCxChannelCmd>
      break;
 8007518:	e016      	b.n	8007548 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2201      	movs	r2, #1
 8007520:	2104      	movs	r1, #4
 8007522:	4618      	mov	r0, r3
 8007524:	f000 faf2 	bl	8007b0c <TIM_CCxChannelCmd>
      break;
 8007528:	e00e      	b.n	8007548 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	2201      	movs	r2, #1
 8007530:	2100      	movs	r1, #0
 8007532:	4618      	mov	r0, r3
 8007534:	f000 faea 	bl	8007b0c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2201      	movs	r2, #1
 800753e:	2104      	movs	r1, #4
 8007540:	4618      	mov	r0, r3
 8007542:	f000 fae3 	bl	8007b0c <TIM_CCxChannelCmd>
      break;
 8007546:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f042 0201 	orr.w	r2, r2, #1
 8007556:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3710      	adds	r7, #16
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
	...

08007564 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007570:	2300      	movs	r3, #0
 8007572:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800757a:	2b01      	cmp	r3, #1
 800757c:	d101      	bne.n	8007582 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800757e:	2302      	movs	r3, #2
 8007580:	e0ae      	b.n	80076e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2b0c      	cmp	r3, #12
 800758e:	f200 809f 	bhi.w	80076d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007592:	a201      	add	r2, pc, #4	@ (adr r2, 8007598 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007598:	080075cd 	.word	0x080075cd
 800759c:	080076d1 	.word	0x080076d1
 80075a0:	080076d1 	.word	0x080076d1
 80075a4:	080076d1 	.word	0x080076d1
 80075a8:	0800760d 	.word	0x0800760d
 80075ac:	080076d1 	.word	0x080076d1
 80075b0:	080076d1 	.word	0x080076d1
 80075b4:	080076d1 	.word	0x080076d1
 80075b8:	0800764f 	.word	0x0800764f
 80075bc:	080076d1 	.word	0x080076d1
 80075c0:	080076d1 	.word	0x080076d1
 80075c4:	080076d1 	.word	0x080076d1
 80075c8:	0800768f 	.word	0x0800768f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68b9      	ldr	r1, [r7, #8]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f000 f90e 	bl	80077f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	699a      	ldr	r2, [r3, #24]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f042 0208 	orr.w	r2, r2, #8
 80075e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	699a      	ldr	r2, [r3, #24]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f022 0204 	bic.w	r2, r2, #4
 80075f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	6999      	ldr	r1, [r3, #24]
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	691a      	ldr	r2, [r3, #16]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	430a      	orrs	r2, r1
 8007608:	619a      	str	r2, [r3, #24]
      break;
 800760a:	e064      	b.n	80076d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68b9      	ldr	r1, [r7, #8]
 8007612:	4618      	mov	r0, r3
 8007614:	f000 f954 	bl	80078c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	699a      	ldr	r2, [r3, #24]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007626:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	699a      	ldr	r2, [r3, #24]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007636:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	6999      	ldr	r1, [r3, #24]
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	691b      	ldr	r3, [r3, #16]
 8007642:	021a      	lsls	r2, r3, #8
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	430a      	orrs	r2, r1
 800764a:	619a      	str	r2, [r3, #24]
      break;
 800764c:	e043      	b.n	80076d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68b9      	ldr	r1, [r7, #8]
 8007654:	4618      	mov	r0, r3
 8007656:	f000 f99f 	bl	8007998 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	69da      	ldr	r2, [r3, #28]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f042 0208 	orr.w	r2, r2, #8
 8007668:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	69da      	ldr	r2, [r3, #28]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f022 0204 	bic.w	r2, r2, #4
 8007678:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	69d9      	ldr	r1, [r3, #28]
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	691a      	ldr	r2, [r3, #16]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	430a      	orrs	r2, r1
 800768a:	61da      	str	r2, [r3, #28]
      break;
 800768c:	e023      	b.n	80076d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	68b9      	ldr	r1, [r7, #8]
 8007694:	4618      	mov	r0, r3
 8007696:	f000 f9e9 	bl	8007a6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	69da      	ldr	r2, [r3, #28]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	69da      	ldr	r2, [r3, #28]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	69d9      	ldr	r1, [r3, #28]
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	691b      	ldr	r3, [r3, #16]
 80076c4:	021a      	lsls	r2, r3, #8
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	61da      	str	r2, [r3, #28]
      break;
 80076ce:	e002      	b.n	80076d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	75fb      	strb	r3, [r7, #23]
      break;
 80076d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076de:	7dfb      	ldrb	r3, [r7, #23]
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3718      	adds	r7, #24
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b085      	sub	sp, #20
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4a37      	ldr	r2, [pc, #220]	@ (80077d8 <TIM_Base_SetConfig+0xf0>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d00f      	beq.n	8007720 <TIM_Base_SetConfig+0x38>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007706:	d00b      	beq.n	8007720 <TIM_Base_SetConfig+0x38>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a34      	ldr	r2, [pc, #208]	@ (80077dc <TIM_Base_SetConfig+0xf4>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d007      	beq.n	8007720 <TIM_Base_SetConfig+0x38>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	4a33      	ldr	r2, [pc, #204]	@ (80077e0 <TIM_Base_SetConfig+0xf8>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d003      	beq.n	8007720 <TIM_Base_SetConfig+0x38>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a32      	ldr	r2, [pc, #200]	@ (80077e4 <TIM_Base_SetConfig+0xfc>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d108      	bne.n	8007732 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007726:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	68fa      	ldr	r2, [r7, #12]
 800772e:	4313      	orrs	r3, r2
 8007730:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a28      	ldr	r2, [pc, #160]	@ (80077d8 <TIM_Base_SetConfig+0xf0>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d01b      	beq.n	8007772 <TIM_Base_SetConfig+0x8a>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007740:	d017      	beq.n	8007772 <TIM_Base_SetConfig+0x8a>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a25      	ldr	r2, [pc, #148]	@ (80077dc <TIM_Base_SetConfig+0xf4>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d013      	beq.n	8007772 <TIM_Base_SetConfig+0x8a>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a24      	ldr	r2, [pc, #144]	@ (80077e0 <TIM_Base_SetConfig+0xf8>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d00f      	beq.n	8007772 <TIM_Base_SetConfig+0x8a>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a23      	ldr	r2, [pc, #140]	@ (80077e4 <TIM_Base_SetConfig+0xfc>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d00b      	beq.n	8007772 <TIM_Base_SetConfig+0x8a>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a22      	ldr	r2, [pc, #136]	@ (80077e8 <TIM_Base_SetConfig+0x100>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d007      	beq.n	8007772 <TIM_Base_SetConfig+0x8a>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a21      	ldr	r2, [pc, #132]	@ (80077ec <TIM_Base_SetConfig+0x104>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d003      	beq.n	8007772 <TIM_Base_SetConfig+0x8a>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a20      	ldr	r2, [pc, #128]	@ (80077f0 <TIM_Base_SetConfig+0x108>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d108      	bne.n	8007784 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007778:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	68db      	ldr	r3, [r3, #12]
 800777e:	68fa      	ldr	r2, [r7, #12]
 8007780:	4313      	orrs	r3, r2
 8007782:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	695b      	ldr	r3, [r3, #20]
 800778e:	4313      	orrs	r3, r2
 8007790:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	689a      	ldr	r2, [r3, #8]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a0c      	ldr	r2, [pc, #48]	@ (80077d8 <TIM_Base_SetConfig+0xf0>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d103      	bne.n	80077b2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	691a      	ldr	r2, [r3, #16]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f043 0204 	orr.w	r2, r3, #4
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	601a      	str	r2, [r3, #0]
}
 80077ca:	bf00      	nop
 80077cc:	3714      	adds	r7, #20
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	40010000 	.word	0x40010000
 80077dc:	40000400 	.word	0x40000400
 80077e0:	40000800 	.word	0x40000800
 80077e4:	40000c00 	.word	0x40000c00
 80077e8:	40014000 	.word	0x40014000
 80077ec:	40014400 	.word	0x40014400
 80077f0:	40014800 	.word	0x40014800

080077f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b087      	sub	sp, #28
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a1b      	ldr	r3, [r3, #32]
 8007802:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a1b      	ldr	r3, [r3, #32]
 8007808:	f023 0201 	bic.w	r2, r3, #1
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f023 0303 	bic.w	r3, r3, #3
 800782a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	4313      	orrs	r3, r2
 8007834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f023 0302 	bic.w	r3, r3, #2
 800783c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	697a      	ldr	r2, [r7, #20]
 8007844:	4313      	orrs	r3, r2
 8007846:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a1c      	ldr	r2, [pc, #112]	@ (80078bc <TIM_OC1_SetConfig+0xc8>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d10c      	bne.n	800786a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	f023 0308 	bic.w	r3, r3, #8
 8007856:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	697a      	ldr	r2, [r7, #20]
 800785e:	4313      	orrs	r3, r2
 8007860:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	f023 0304 	bic.w	r3, r3, #4
 8007868:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a13      	ldr	r2, [pc, #76]	@ (80078bc <TIM_OC1_SetConfig+0xc8>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d111      	bne.n	8007896 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007878:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007880:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	695b      	ldr	r3, [r3, #20]
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	4313      	orrs	r3, r2
 800788a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	693a      	ldr	r2, [r7, #16]
 8007892:	4313      	orrs	r3, r2
 8007894:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	693a      	ldr	r2, [r7, #16]
 800789a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	68fa      	ldr	r2, [r7, #12]
 80078a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	685a      	ldr	r2, [r3, #4]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	697a      	ldr	r2, [r7, #20]
 80078ae:	621a      	str	r2, [r3, #32]
}
 80078b0:	bf00      	nop
 80078b2:	371c      	adds	r7, #28
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	40010000 	.word	0x40010000

080078c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b087      	sub	sp, #28
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
 80078d4:	f023 0210 	bic.w	r2, r3, #16
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	699b      	ldr	r3, [r3, #24]
 80078e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	021b      	lsls	r3, r3, #8
 80078fe:	68fa      	ldr	r2, [r7, #12]
 8007900:	4313      	orrs	r3, r2
 8007902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	f023 0320 	bic.w	r3, r3, #32
 800790a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	011b      	lsls	r3, r3, #4
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	4313      	orrs	r3, r2
 8007916:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	4a1e      	ldr	r2, [pc, #120]	@ (8007994 <TIM_OC2_SetConfig+0xd4>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d10d      	bne.n	800793c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007926:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	011b      	lsls	r3, r3, #4
 800792e:	697a      	ldr	r2, [r7, #20]
 8007930:	4313      	orrs	r3, r2
 8007932:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800793a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a15      	ldr	r2, [pc, #84]	@ (8007994 <TIM_OC2_SetConfig+0xd4>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d113      	bne.n	800796c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800794a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007952:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	695b      	ldr	r3, [r3, #20]
 8007958:	009b      	lsls	r3, r3, #2
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	4313      	orrs	r3, r2
 800795e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	693a      	ldr	r2, [r7, #16]
 8007968:	4313      	orrs	r3, r2
 800796a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	68fa      	ldr	r2, [r7, #12]
 8007976:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	685a      	ldr	r2, [r3, #4]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	697a      	ldr	r2, [r7, #20]
 8007984:	621a      	str	r2, [r3, #32]
}
 8007986:	bf00      	nop
 8007988:	371c      	adds	r7, #28
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr
 8007992:	bf00      	nop
 8007994:	40010000 	.word	0x40010000

08007998 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007998:	b480      	push	{r7}
 800799a:	b087      	sub	sp, #28
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6a1b      	ldr	r3, [r3, #32]
 80079ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	69db      	ldr	r3, [r3, #28]
 80079be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f023 0303 	bic.w	r3, r3, #3
 80079ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	021b      	lsls	r3, r3, #8
 80079e8:	697a      	ldr	r2, [r7, #20]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a68 <TIM_OC3_SetConfig+0xd0>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d10d      	bne.n	8007a12 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	021b      	lsls	r3, r3, #8
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a14      	ldr	r2, [pc, #80]	@ (8007a68 <TIM_OC3_SetConfig+0xd0>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d113      	bne.n	8007a42 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	695b      	ldr	r3, [r3, #20]
 8007a2e:	011b      	lsls	r3, r3, #4
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	699b      	ldr	r3, [r3, #24]
 8007a3a:	011b      	lsls	r3, r3, #4
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	621a      	str	r2, [r3, #32]
}
 8007a5c:	bf00      	nop
 8007a5e:	371c      	adds	r7, #28
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr
 8007a68:	40010000 	.word	0x40010000

08007a6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b087      	sub	sp, #28
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6a1b      	ldr	r3, [r3, #32]
 8007a7a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6a1b      	ldr	r3, [r3, #32]
 8007a80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	69db      	ldr	r3, [r3, #28]
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	021b      	lsls	r3, r3, #8
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ab6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	031b      	lsls	r3, r3, #12
 8007abe:	693a      	ldr	r2, [r7, #16]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a10      	ldr	r2, [pc, #64]	@ (8007b08 <TIM_OC4_SetConfig+0x9c>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d109      	bne.n	8007ae0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ad2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	695b      	ldr	r3, [r3, #20]
 8007ad8:	019b      	lsls	r3, r3, #6
 8007ada:	697a      	ldr	r2, [r7, #20]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685a      	ldr	r2, [r3, #4]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	621a      	str	r2, [r3, #32]
}
 8007afa:	bf00      	nop
 8007afc:	371c      	adds	r7, #28
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	40010000 	.word	0x40010000

08007b0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b087      	sub	sp, #28
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	f003 031f 	and.w	r3, r3, #31
 8007b1e:	2201      	movs	r2, #1
 8007b20:	fa02 f303 	lsl.w	r3, r2, r3
 8007b24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6a1a      	ldr	r2, [r3, #32]
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	43db      	mvns	r3, r3
 8007b2e:	401a      	ands	r2, r3
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6a1a      	ldr	r2, [r3, #32]
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	f003 031f 	and.w	r3, r3, #31
 8007b3e:	6879      	ldr	r1, [r7, #4]
 8007b40:	fa01 f303 	lsl.w	r3, r1, r3
 8007b44:	431a      	orrs	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	621a      	str	r2, [r3, #32]
}
 8007b4a:	bf00      	nop
 8007b4c:	371c      	adds	r7, #28
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
	...

08007b58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d101      	bne.n	8007b70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	e050      	b.n	8007c12 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2202      	movs	r2, #2
 8007b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	68fa      	ldr	r2, [r7, #12]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a1c      	ldr	r2, [pc, #112]	@ (8007c20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d018      	beq.n	8007be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bbc:	d013      	beq.n	8007be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a18      	ldr	r2, [pc, #96]	@ (8007c24 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d00e      	beq.n	8007be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a16      	ldr	r2, [pc, #88]	@ (8007c28 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d009      	beq.n	8007be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a15      	ldr	r2, [pc, #84]	@ (8007c2c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d004      	beq.n	8007be6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a13      	ldr	r2, [pc, #76]	@ (8007c30 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d10c      	bne.n	8007c00 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	68ba      	ldr	r2, [r7, #8]
 8007bfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c10:	2300      	movs	r3, #0
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3714      	adds	r7, #20
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	40010000 	.word	0x40010000
 8007c24:	40000400 	.word	0x40000400
 8007c28:	40000800 	.word	0x40000800
 8007c2c:	40000c00 	.word	0x40000c00
 8007c30:	40014000 	.word	0x40014000

08007c34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b085      	sub	sp, #20
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d101      	bne.n	8007c50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	e03d      	b.n	8007ccc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	695b      	ldr	r3, [r3, #20]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	69db      	ldr	r3, [r3, #28]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007cca:	2300      	movs	r3, #0
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3714      	adds	r7, #20
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr

08007cd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b082      	sub	sp, #8
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d101      	bne.n	8007cea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e042      	b.n	8007d70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d106      	bne.n	8007d04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f7fa f91a 	bl	8001f38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2224      	movs	r2, #36	@ 0x24
 8007d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68da      	ldr	r2, [r3, #12]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 f973 	bl	8008008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	691a      	ldr	r2, [r3, #16]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	695a      	ldr	r2, [r3, #20]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	68da      	ldr	r2, [r3, #12]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2220      	movs	r2, #32
 8007d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3708      	adds	r7, #8
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b08a      	sub	sp, #40	@ 0x28
 8007d7c:	af02      	add	r7, sp, #8
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	603b      	str	r3, [r7, #0]
 8007d84:	4613      	mov	r3, r2
 8007d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b20      	cmp	r3, #32
 8007d96:	d175      	bne.n	8007e84 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d002      	beq.n	8007da4 <HAL_UART_Transmit+0x2c>
 8007d9e:	88fb      	ldrh	r3, [r7, #6]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d101      	bne.n	8007da8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e06e      	b.n	8007e86 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2221      	movs	r2, #33	@ 0x21
 8007db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007db6:	f7fa fad3 	bl	8002360 <HAL_GetTick>
 8007dba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	88fa      	ldrh	r2, [r7, #6]
 8007dc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	88fa      	ldrh	r2, [r7, #6]
 8007dc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dd0:	d108      	bne.n	8007de4 <HAL_UART_Transmit+0x6c>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d104      	bne.n	8007de4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	61bb      	str	r3, [r7, #24]
 8007de2:	e003      	b.n	8007dec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007de8:	2300      	movs	r3, #0
 8007dea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007dec:	e02e      	b.n	8007e4c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	2200      	movs	r2, #0
 8007df6:	2180      	movs	r1, #128	@ 0x80
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f000 f848 	bl	8007e8e <UART_WaitOnFlagUntilTimeout>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d005      	beq.n	8007e10 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2220      	movs	r2, #32
 8007e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	e03a      	b.n	8007e86 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10b      	bne.n	8007e2e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	881b      	ldrh	r3, [r3, #0]
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	3302      	adds	r3, #2
 8007e2a:	61bb      	str	r3, [r7, #24]
 8007e2c:	e007      	b.n	8007e3e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	781a      	ldrb	r2, [r3, #0]
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	3b01      	subs	r3, #1
 8007e46:	b29a      	uxth	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d1cb      	bne.n	8007dee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2140      	movs	r1, #64	@ 0x40
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f000 f814 	bl	8007e8e <UART_WaitOnFlagUntilTimeout>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d005      	beq.n	8007e78 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2220      	movs	r2, #32
 8007e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007e74:	2303      	movs	r3, #3
 8007e76:	e006      	b.n	8007e86 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2220      	movs	r2, #32
 8007e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	e000      	b.n	8007e86 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007e84:	2302      	movs	r3, #2
  }
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3720      	adds	r7, #32
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}

08007e8e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007e8e:	b580      	push	{r7, lr}
 8007e90:	b086      	sub	sp, #24
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	60f8      	str	r0, [r7, #12]
 8007e96:	60b9      	str	r1, [r7, #8]
 8007e98:	603b      	str	r3, [r7, #0]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e9e:	e03b      	b.n	8007f18 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ea0:	6a3b      	ldr	r3, [r7, #32]
 8007ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea6:	d037      	beq.n	8007f18 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ea8:	f7fa fa5a 	bl	8002360 <HAL_GetTick>
 8007eac:	4602      	mov	r2, r0
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	1ad3      	subs	r3, r2, r3
 8007eb2:	6a3a      	ldr	r2, [r7, #32]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d302      	bcc.n	8007ebe <UART_WaitOnFlagUntilTimeout+0x30>
 8007eb8:	6a3b      	ldr	r3, [r7, #32]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d101      	bne.n	8007ec2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	e03a      	b.n	8007f38 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	f003 0304 	and.w	r3, r3, #4
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d023      	beq.n	8007f18 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	2b80      	cmp	r3, #128	@ 0x80
 8007ed4:	d020      	beq.n	8007f18 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	2b40      	cmp	r3, #64	@ 0x40
 8007eda:	d01d      	beq.n	8007f18 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0308 	and.w	r3, r3, #8
 8007ee6:	2b08      	cmp	r3, #8
 8007ee8:	d116      	bne.n	8007f18 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007eea:	2300      	movs	r3, #0
 8007eec:	617b      	str	r3, [r7, #20]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	617b      	str	r3, [r7, #20]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	617b      	str	r3, [r7, #20]
 8007efe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f00:	68f8      	ldr	r0, [r7, #12]
 8007f02:	f000 f81d 	bl	8007f40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2208      	movs	r2, #8
 8007f0a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e00f      	b.n	8007f38 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	4013      	ands	r3, r2
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	bf0c      	ite	eq
 8007f28:	2301      	moveq	r3, #1
 8007f2a:	2300      	movne	r3, #0
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	461a      	mov	r2, r3
 8007f30:	79fb      	ldrb	r3, [r7, #7]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d0b4      	beq.n	8007ea0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f36:	2300      	movs	r3, #0
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3718      	adds	r7, #24
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b095      	sub	sp, #84	@ 0x54
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	330c      	adds	r3, #12
 8007f4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f52:	e853 3f00 	ldrex	r3, [r3]
 8007f56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	330c      	adds	r3, #12
 8007f66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f68:	643a      	str	r2, [r7, #64]	@ 0x40
 8007f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f70:	e841 2300 	strex	r3, r2, [r1]
 8007f74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1e5      	bne.n	8007f48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	3314      	adds	r3, #20
 8007f82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f84:	6a3b      	ldr	r3, [r7, #32]
 8007f86:	e853 3f00 	ldrex	r3, [r3]
 8007f8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f8c:	69fb      	ldr	r3, [r7, #28]
 8007f8e:	f023 0301 	bic.w	r3, r3, #1
 8007f92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	3314      	adds	r3, #20
 8007f9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fa4:	e841 2300 	strex	r3, r2, [r1]
 8007fa8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1e5      	bne.n	8007f7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	d119      	bne.n	8007fec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	330c      	adds	r3, #12
 8007fbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	e853 3f00 	ldrex	r3, [r3]
 8007fc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	f023 0310 	bic.w	r3, r3, #16
 8007fce:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	330c      	adds	r3, #12
 8007fd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fd8:	61ba      	str	r2, [r7, #24]
 8007fda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fdc:	6979      	ldr	r1, [r7, #20]
 8007fde:	69ba      	ldr	r2, [r7, #24]
 8007fe0:	e841 2300 	strex	r3, r2, [r1]
 8007fe4:	613b      	str	r3, [r7, #16]
   return(result);
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1e5      	bne.n	8007fb8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2220      	movs	r2, #32
 8007ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007ffa:	bf00      	nop
 8007ffc:	3754      	adds	r7, #84	@ 0x54
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
	...

08008008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800800c:	b0c0      	sub	sp, #256	@ 0x100
 800800e:	af00      	add	r7, sp, #0
 8008010:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	691b      	ldr	r3, [r3, #16]
 800801c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008024:	68d9      	ldr	r1, [r3, #12]
 8008026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	ea40 0301 	orr.w	r3, r0, r1
 8008030:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008036:	689a      	ldr	r2, [r3, #8]
 8008038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800803c:	691b      	ldr	r3, [r3, #16]
 800803e:	431a      	orrs	r2, r3
 8008040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008044:	695b      	ldr	r3, [r3, #20]
 8008046:	431a      	orrs	r2, r3
 8008048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800804c:	69db      	ldr	r3, [r3, #28]
 800804e:	4313      	orrs	r3, r2
 8008050:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	68db      	ldr	r3, [r3, #12]
 800805c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008060:	f021 010c 	bic.w	r1, r1, #12
 8008064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800806e:	430b      	orrs	r3, r1
 8008070:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	695b      	ldr	r3, [r3, #20]
 800807a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800807e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008082:	6999      	ldr	r1, [r3, #24]
 8008084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	ea40 0301 	orr.w	r3, r0, r1
 800808e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	4b8f      	ldr	r3, [pc, #572]	@ (80082d4 <UART_SetConfig+0x2cc>)
 8008098:	429a      	cmp	r2, r3
 800809a:	d005      	beq.n	80080a8 <UART_SetConfig+0xa0>
 800809c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	4b8d      	ldr	r3, [pc, #564]	@ (80082d8 <UART_SetConfig+0x2d0>)
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d104      	bne.n	80080b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80080a8:	f7fe fe8e 	bl	8006dc8 <HAL_RCC_GetPCLK2Freq>
 80080ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80080b0:	e003      	b.n	80080ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80080b2:	f7fe fe75 	bl	8006da0 <HAL_RCC_GetPCLK1Freq>
 80080b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080be:	69db      	ldr	r3, [r3, #28]
 80080c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080c4:	f040 810c 	bne.w	80082e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80080c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080cc:	2200      	movs	r2, #0
 80080ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80080d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80080d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80080da:	4622      	mov	r2, r4
 80080dc:	462b      	mov	r3, r5
 80080de:	1891      	adds	r1, r2, r2
 80080e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80080e2:	415b      	adcs	r3, r3
 80080e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80080ea:	4621      	mov	r1, r4
 80080ec:	eb12 0801 	adds.w	r8, r2, r1
 80080f0:	4629      	mov	r1, r5
 80080f2:	eb43 0901 	adc.w	r9, r3, r1
 80080f6:	f04f 0200 	mov.w	r2, #0
 80080fa:	f04f 0300 	mov.w	r3, #0
 80080fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008102:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008106:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800810a:	4690      	mov	r8, r2
 800810c:	4699      	mov	r9, r3
 800810e:	4623      	mov	r3, r4
 8008110:	eb18 0303 	adds.w	r3, r8, r3
 8008114:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008118:	462b      	mov	r3, r5
 800811a:	eb49 0303 	adc.w	r3, r9, r3
 800811e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800812e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008132:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008136:	460b      	mov	r3, r1
 8008138:	18db      	adds	r3, r3, r3
 800813a:	653b      	str	r3, [r7, #80]	@ 0x50
 800813c:	4613      	mov	r3, r2
 800813e:	eb42 0303 	adc.w	r3, r2, r3
 8008142:	657b      	str	r3, [r7, #84]	@ 0x54
 8008144:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008148:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800814c:	f7f8 fd34 	bl	8000bb8 <__aeabi_uldivmod>
 8008150:	4602      	mov	r2, r0
 8008152:	460b      	mov	r3, r1
 8008154:	4b61      	ldr	r3, [pc, #388]	@ (80082dc <UART_SetConfig+0x2d4>)
 8008156:	fba3 2302 	umull	r2, r3, r3, r2
 800815a:	095b      	lsrs	r3, r3, #5
 800815c:	011c      	lsls	r4, r3, #4
 800815e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008162:	2200      	movs	r2, #0
 8008164:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008168:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800816c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008170:	4642      	mov	r2, r8
 8008172:	464b      	mov	r3, r9
 8008174:	1891      	adds	r1, r2, r2
 8008176:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008178:	415b      	adcs	r3, r3
 800817a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800817c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008180:	4641      	mov	r1, r8
 8008182:	eb12 0a01 	adds.w	sl, r2, r1
 8008186:	4649      	mov	r1, r9
 8008188:	eb43 0b01 	adc.w	fp, r3, r1
 800818c:	f04f 0200 	mov.w	r2, #0
 8008190:	f04f 0300 	mov.w	r3, #0
 8008194:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008198:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800819c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80081a0:	4692      	mov	sl, r2
 80081a2:	469b      	mov	fp, r3
 80081a4:	4643      	mov	r3, r8
 80081a6:	eb1a 0303 	adds.w	r3, sl, r3
 80081aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80081ae:	464b      	mov	r3, r9
 80081b0:	eb4b 0303 	adc.w	r3, fp, r3
 80081b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80081b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80081c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80081c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80081cc:	460b      	mov	r3, r1
 80081ce:	18db      	adds	r3, r3, r3
 80081d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80081d2:	4613      	mov	r3, r2
 80081d4:	eb42 0303 	adc.w	r3, r2, r3
 80081d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80081da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80081de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80081e2:	f7f8 fce9 	bl	8000bb8 <__aeabi_uldivmod>
 80081e6:	4602      	mov	r2, r0
 80081e8:	460b      	mov	r3, r1
 80081ea:	4611      	mov	r1, r2
 80081ec:	4b3b      	ldr	r3, [pc, #236]	@ (80082dc <UART_SetConfig+0x2d4>)
 80081ee:	fba3 2301 	umull	r2, r3, r3, r1
 80081f2:	095b      	lsrs	r3, r3, #5
 80081f4:	2264      	movs	r2, #100	@ 0x64
 80081f6:	fb02 f303 	mul.w	r3, r2, r3
 80081fa:	1acb      	subs	r3, r1, r3
 80081fc:	00db      	lsls	r3, r3, #3
 80081fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008202:	4b36      	ldr	r3, [pc, #216]	@ (80082dc <UART_SetConfig+0x2d4>)
 8008204:	fba3 2302 	umull	r2, r3, r3, r2
 8008208:	095b      	lsrs	r3, r3, #5
 800820a:	005b      	lsls	r3, r3, #1
 800820c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008210:	441c      	add	r4, r3
 8008212:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008216:	2200      	movs	r2, #0
 8008218:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800821c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008220:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008224:	4642      	mov	r2, r8
 8008226:	464b      	mov	r3, r9
 8008228:	1891      	adds	r1, r2, r2
 800822a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800822c:	415b      	adcs	r3, r3
 800822e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008230:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008234:	4641      	mov	r1, r8
 8008236:	1851      	adds	r1, r2, r1
 8008238:	6339      	str	r1, [r7, #48]	@ 0x30
 800823a:	4649      	mov	r1, r9
 800823c:	414b      	adcs	r3, r1
 800823e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008240:	f04f 0200 	mov.w	r2, #0
 8008244:	f04f 0300 	mov.w	r3, #0
 8008248:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800824c:	4659      	mov	r1, fp
 800824e:	00cb      	lsls	r3, r1, #3
 8008250:	4651      	mov	r1, sl
 8008252:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008256:	4651      	mov	r1, sl
 8008258:	00ca      	lsls	r2, r1, #3
 800825a:	4610      	mov	r0, r2
 800825c:	4619      	mov	r1, r3
 800825e:	4603      	mov	r3, r0
 8008260:	4642      	mov	r2, r8
 8008262:	189b      	adds	r3, r3, r2
 8008264:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008268:	464b      	mov	r3, r9
 800826a:	460a      	mov	r2, r1
 800826c:	eb42 0303 	adc.w	r3, r2, r3
 8008270:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008280:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008284:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008288:	460b      	mov	r3, r1
 800828a:	18db      	adds	r3, r3, r3
 800828c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800828e:	4613      	mov	r3, r2
 8008290:	eb42 0303 	adc.w	r3, r2, r3
 8008294:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008296:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800829a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800829e:	f7f8 fc8b 	bl	8000bb8 <__aeabi_uldivmod>
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	4b0d      	ldr	r3, [pc, #52]	@ (80082dc <UART_SetConfig+0x2d4>)
 80082a8:	fba3 1302 	umull	r1, r3, r3, r2
 80082ac:	095b      	lsrs	r3, r3, #5
 80082ae:	2164      	movs	r1, #100	@ 0x64
 80082b0:	fb01 f303 	mul.w	r3, r1, r3
 80082b4:	1ad3      	subs	r3, r2, r3
 80082b6:	00db      	lsls	r3, r3, #3
 80082b8:	3332      	adds	r3, #50	@ 0x32
 80082ba:	4a08      	ldr	r2, [pc, #32]	@ (80082dc <UART_SetConfig+0x2d4>)
 80082bc:	fba2 2303 	umull	r2, r3, r2, r3
 80082c0:	095b      	lsrs	r3, r3, #5
 80082c2:	f003 0207 	and.w	r2, r3, #7
 80082c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4422      	add	r2, r4
 80082ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80082d0:	e106      	b.n	80084e0 <UART_SetConfig+0x4d8>
 80082d2:	bf00      	nop
 80082d4:	40011000 	.word	0x40011000
 80082d8:	40011400 	.word	0x40011400
 80082dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80082e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082e4:	2200      	movs	r2, #0
 80082e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80082ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80082ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80082f2:	4642      	mov	r2, r8
 80082f4:	464b      	mov	r3, r9
 80082f6:	1891      	adds	r1, r2, r2
 80082f8:	6239      	str	r1, [r7, #32]
 80082fa:	415b      	adcs	r3, r3
 80082fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80082fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008302:	4641      	mov	r1, r8
 8008304:	1854      	adds	r4, r2, r1
 8008306:	4649      	mov	r1, r9
 8008308:	eb43 0501 	adc.w	r5, r3, r1
 800830c:	f04f 0200 	mov.w	r2, #0
 8008310:	f04f 0300 	mov.w	r3, #0
 8008314:	00eb      	lsls	r3, r5, #3
 8008316:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800831a:	00e2      	lsls	r2, r4, #3
 800831c:	4614      	mov	r4, r2
 800831e:	461d      	mov	r5, r3
 8008320:	4643      	mov	r3, r8
 8008322:	18e3      	adds	r3, r4, r3
 8008324:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008328:	464b      	mov	r3, r9
 800832a:	eb45 0303 	adc.w	r3, r5, r3
 800832e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800833e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008342:	f04f 0200 	mov.w	r2, #0
 8008346:	f04f 0300 	mov.w	r3, #0
 800834a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800834e:	4629      	mov	r1, r5
 8008350:	008b      	lsls	r3, r1, #2
 8008352:	4621      	mov	r1, r4
 8008354:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008358:	4621      	mov	r1, r4
 800835a:	008a      	lsls	r2, r1, #2
 800835c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008360:	f7f8 fc2a 	bl	8000bb8 <__aeabi_uldivmod>
 8008364:	4602      	mov	r2, r0
 8008366:	460b      	mov	r3, r1
 8008368:	4b60      	ldr	r3, [pc, #384]	@ (80084ec <UART_SetConfig+0x4e4>)
 800836a:	fba3 2302 	umull	r2, r3, r3, r2
 800836e:	095b      	lsrs	r3, r3, #5
 8008370:	011c      	lsls	r4, r3, #4
 8008372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008376:	2200      	movs	r2, #0
 8008378:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800837c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008380:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008384:	4642      	mov	r2, r8
 8008386:	464b      	mov	r3, r9
 8008388:	1891      	adds	r1, r2, r2
 800838a:	61b9      	str	r1, [r7, #24]
 800838c:	415b      	adcs	r3, r3
 800838e:	61fb      	str	r3, [r7, #28]
 8008390:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008394:	4641      	mov	r1, r8
 8008396:	1851      	adds	r1, r2, r1
 8008398:	6139      	str	r1, [r7, #16]
 800839a:	4649      	mov	r1, r9
 800839c:	414b      	adcs	r3, r1
 800839e:	617b      	str	r3, [r7, #20]
 80083a0:	f04f 0200 	mov.w	r2, #0
 80083a4:	f04f 0300 	mov.w	r3, #0
 80083a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80083ac:	4659      	mov	r1, fp
 80083ae:	00cb      	lsls	r3, r1, #3
 80083b0:	4651      	mov	r1, sl
 80083b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083b6:	4651      	mov	r1, sl
 80083b8:	00ca      	lsls	r2, r1, #3
 80083ba:	4610      	mov	r0, r2
 80083bc:	4619      	mov	r1, r3
 80083be:	4603      	mov	r3, r0
 80083c0:	4642      	mov	r2, r8
 80083c2:	189b      	adds	r3, r3, r2
 80083c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80083c8:	464b      	mov	r3, r9
 80083ca:	460a      	mov	r2, r1
 80083cc:	eb42 0303 	adc.w	r3, r2, r3
 80083d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80083d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80083de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80083e0:	f04f 0200 	mov.w	r2, #0
 80083e4:	f04f 0300 	mov.w	r3, #0
 80083e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80083ec:	4649      	mov	r1, r9
 80083ee:	008b      	lsls	r3, r1, #2
 80083f0:	4641      	mov	r1, r8
 80083f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083f6:	4641      	mov	r1, r8
 80083f8:	008a      	lsls	r2, r1, #2
 80083fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80083fe:	f7f8 fbdb 	bl	8000bb8 <__aeabi_uldivmod>
 8008402:	4602      	mov	r2, r0
 8008404:	460b      	mov	r3, r1
 8008406:	4611      	mov	r1, r2
 8008408:	4b38      	ldr	r3, [pc, #224]	@ (80084ec <UART_SetConfig+0x4e4>)
 800840a:	fba3 2301 	umull	r2, r3, r3, r1
 800840e:	095b      	lsrs	r3, r3, #5
 8008410:	2264      	movs	r2, #100	@ 0x64
 8008412:	fb02 f303 	mul.w	r3, r2, r3
 8008416:	1acb      	subs	r3, r1, r3
 8008418:	011b      	lsls	r3, r3, #4
 800841a:	3332      	adds	r3, #50	@ 0x32
 800841c:	4a33      	ldr	r2, [pc, #204]	@ (80084ec <UART_SetConfig+0x4e4>)
 800841e:	fba2 2303 	umull	r2, r3, r2, r3
 8008422:	095b      	lsrs	r3, r3, #5
 8008424:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008428:	441c      	add	r4, r3
 800842a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800842e:	2200      	movs	r2, #0
 8008430:	673b      	str	r3, [r7, #112]	@ 0x70
 8008432:	677a      	str	r2, [r7, #116]	@ 0x74
 8008434:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008438:	4642      	mov	r2, r8
 800843a:	464b      	mov	r3, r9
 800843c:	1891      	adds	r1, r2, r2
 800843e:	60b9      	str	r1, [r7, #8]
 8008440:	415b      	adcs	r3, r3
 8008442:	60fb      	str	r3, [r7, #12]
 8008444:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008448:	4641      	mov	r1, r8
 800844a:	1851      	adds	r1, r2, r1
 800844c:	6039      	str	r1, [r7, #0]
 800844e:	4649      	mov	r1, r9
 8008450:	414b      	adcs	r3, r1
 8008452:	607b      	str	r3, [r7, #4]
 8008454:	f04f 0200 	mov.w	r2, #0
 8008458:	f04f 0300 	mov.w	r3, #0
 800845c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008460:	4659      	mov	r1, fp
 8008462:	00cb      	lsls	r3, r1, #3
 8008464:	4651      	mov	r1, sl
 8008466:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800846a:	4651      	mov	r1, sl
 800846c:	00ca      	lsls	r2, r1, #3
 800846e:	4610      	mov	r0, r2
 8008470:	4619      	mov	r1, r3
 8008472:	4603      	mov	r3, r0
 8008474:	4642      	mov	r2, r8
 8008476:	189b      	adds	r3, r3, r2
 8008478:	66bb      	str	r3, [r7, #104]	@ 0x68
 800847a:	464b      	mov	r3, r9
 800847c:	460a      	mov	r2, r1
 800847e:	eb42 0303 	adc.w	r3, r2, r3
 8008482:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	663b      	str	r3, [r7, #96]	@ 0x60
 800848e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008490:	f04f 0200 	mov.w	r2, #0
 8008494:	f04f 0300 	mov.w	r3, #0
 8008498:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800849c:	4649      	mov	r1, r9
 800849e:	008b      	lsls	r3, r1, #2
 80084a0:	4641      	mov	r1, r8
 80084a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80084a6:	4641      	mov	r1, r8
 80084a8:	008a      	lsls	r2, r1, #2
 80084aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80084ae:	f7f8 fb83 	bl	8000bb8 <__aeabi_uldivmod>
 80084b2:	4602      	mov	r2, r0
 80084b4:	460b      	mov	r3, r1
 80084b6:	4b0d      	ldr	r3, [pc, #52]	@ (80084ec <UART_SetConfig+0x4e4>)
 80084b8:	fba3 1302 	umull	r1, r3, r3, r2
 80084bc:	095b      	lsrs	r3, r3, #5
 80084be:	2164      	movs	r1, #100	@ 0x64
 80084c0:	fb01 f303 	mul.w	r3, r1, r3
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	011b      	lsls	r3, r3, #4
 80084c8:	3332      	adds	r3, #50	@ 0x32
 80084ca:	4a08      	ldr	r2, [pc, #32]	@ (80084ec <UART_SetConfig+0x4e4>)
 80084cc:	fba2 2303 	umull	r2, r3, r2, r3
 80084d0:	095b      	lsrs	r3, r3, #5
 80084d2:	f003 020f 	and.w	r2, r3, #15
 80084d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4422      	add	r2, r4
 80084de:	609a      	str	r2, [r3, #8]
}
 80084e0:	bf00      	nop
 80084e2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80084e6:	46bd      	mov	sp, r7
 80084e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084ec:	51eb851f 	.word	0x51eb851f

080084f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084f0:	b084      	sub	sp, #16
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b084      	sub	sp, #16
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
 80084fa:	f107 001c 	add.w	r0, r7, #28
 80084fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008502:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008506:	2b01      	cmp	r3, #1
 8008508:	d123      	bne.n	8008552 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800850e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	68db      	ldr	r3, [r3, #12]
 800851a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800851e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008532:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008536:	2b01      	cmp	r3, #1
 8008538:	d105      	bne.n	8008546 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f000 f9dc 	bl	8008904 <USB_CoreReset>
 800854c:	4603      	mov	r3, r0
 800854e:	73fb      	strb	r3, [r7, #15]
 8008550:	e01b      	b.n	800858a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 f9d0 	bl	8008904 <USB_CoreReset>
 8008564:	4603      	mov	r3, r0
 8008566:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008568:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800856c:	2b00      	cmp	r3, #0
 800856e:	d106      	bne.n	800857e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008574:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	639a      	str	r2, [r3, #56]	@ 0x38
 800857c:	e005      	b.n	800858a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008582:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800858a:	7fbb      	ldrb	r3, [r7, #30]
 800858c:	2b01      	cmp	r3, #1
 800858e:	d10b      	bne.n	80085a8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	f043 0206 	orr.w	r2, r3, #6
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	f043 0220 	orr.w	r2, r3, #32
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80085a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085b4:	b004      	add	sp, #16
 80085b6:	4770      	bx	lr

080085b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	f043 0201 	orr.w	r2, r3, #1
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	370c      	adds	r7, #12
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr

080085da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80085da:	b480      	push	{r7}
 80085dc:	b083      	sub	sp, #12
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	f023 0201 	bic.w	r2, r3, #1
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr

080085fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	460b      	mov	r3, r1
 8008606:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008608:	2300      	movs	r3, #0
 800860a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008618:	78fb      	ldrb	r3, [r7, #3]
 800861a:	2b01      	cmp	r3, #1
 800861c:	d115      	bne.n	800864a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800862a:	200a      	movs	r0, #10
 800862c:	f7f9 fea4 	bl	8002378 <HAL_Delay>
      ms += 10U;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	330a      	adds	r3, #10
 8008634:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 f956 	bl	80088e8 <USB_GetMode>
 800863c:	4603      	mov	r3, r0
 800863e:	2b01      	cmp	r3, #1
 8008640:	d01e      	beq.n	8008680 <USB_SetCurrentMode+0x84>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2bc7      	cmp	r3, #199	@ 0xc7
 8008646:	d9f0      	bls.n	800862a <USB_SetCurrentMode+0x2e>
 8008648:	e01a      	b.n	8008680 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800864a:	78fb      	ldrb	r3, [r7, #3]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d115      	bne.n	800867c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800865c:	200a      	movs	r0, #10
 800865e:	f7f9 fe8b 	bl	8002378 <HAL_Delay>
      ms += 10U;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	330a      	adds	r3, #10
 8008666:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 f93d 	bl	80088e8 <USB_GetMode>
 800866e:	4603      	mov	r3, r0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d005      	beq.n	8008680 <USB_SetCurrentMode+0x84>
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2bc7      	cmp	r3, #199	@ 0xc7
 8008678:	d9f0      	bls.n	800865c <USB_SetCurrentMode+0x60>
 800867a:	e001      	b.n	8008680 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	e005      	b.n	800868c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2bc8      	cmp	r3, #200	@ 0xc8
 8008684:	d101      	bne.n	800868a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e000      	b.n	800868c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800869e:	2300      	movs	r3, #0
 80086a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	3301      	adds	r3, #1
 80086a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086ae:	d901      	bls.n	80086b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80086b0:	2303      	movs	r3, #3
 80086b2:	e01b      	b.n	80086ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	daf2      	bge.n	80086a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80086bc:	2300      	movs	r3, #0
 80086be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	019b      	lsls	r3, r3, #6
 80086c4:	f043 0220 	orr.w	r2, r3, #32
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	3301      	adds	r3, #1
 80086d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086d8:	d901      	bls.n	80086de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80086da:	2303      	movs	r3, #3
 80086dc:	e006      	b.n	80086ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	f003 0320 	and.w	r3, r3, #32
 80086e6:	2b20      	cmp	r3, #32
 80086e8:	d0f0      	beq.n	80086cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80086ea:	2300      	movs	r3, #0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3714      	adds	r7, #20
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b085      	sub	sp, #20
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008700:	2300      	movs	r3, #0
 8008702:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	3301      	adds	r3, #1
 8008708:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008710:	d901      	bls.n	8008716 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008712:	2303      	movs	r3, #3
 8008714:	e018      	b.n	8008748 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	2b00      	cmp	r3, #0
 800871c:	daf2      	bge.n	8008704 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800871e:	2300      	movs	r3, #0
 8008720:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2210      	movs	r2, #16
 8008726:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	3301      	adds	r3, #1
 800872c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008734:	d901      	bls.n	800873a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008736:	2303      	movs	r3, #3
 8008738:	e006      	b.n	8008748 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	f003 0310 	and.w	r3, r3, #16
 8008742:	2b10      	cmp	r3, #16
 8008744:	d0f0      	beq.n	8008728 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008746:	2300      	movs	r3, #0
}
 8008748:	4618      	mov	r0, r3
 800874a:	3714      	adds	r7, #20
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008754:	b480      	push	{r7}
 8008756:	b089      	sub	sp, #36	@ 0x24
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	4611      	mov	r1, r2
 8008760:	461a      	mov	r2, r3
 8008762:	460b      	mov	r3, r1
 8008764:	71fb      	strb	r3, [r7, #7]
 8008766:	4613      	mov	r3, r2
 8008768:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008772:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008776:	2b00      	cmp	r3, #0
 8008778:	d123      	bne.n	80087c2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800877a:	88bb      	ldrh	r3, [r7, #4]
 800877c:	3303      	adds	r3, #3
 800877e:	089b      	lsrs	r3, r3, #2
 8008780:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008782:	2300      	movs	r3, #0
 8008784:	61bb      	str	r3, [r7, #24]
 8008786:	e018      	b.n	80087ba <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008788:	79fb      	ldrb	r3, [r7, #7]
 800878a:	031a      	lsls	r2, r3, #12
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	4413      	add	r3, r2
 8008790:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008794:	461a      	mov	r2, r3
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	3301      	adds	r3, #1
 80087a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	3301      	adds	r3, #1
 80087a6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	3301      	adds	r3, #1
 80087ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087ae:	69fb      	ldr	r3, [r7, #28]
 80087b0:	3301      	adds	r3, #1
 80087b2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	3301      	adds	r3, #1
 80087b8:	61bb      	str	r3, [r7, #24]
 80087ba:	69ba      	ldr	r2, [r7, #24]
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	429a      	cmp	r2, r3
 80087c0:	d3e2      	bcc.n	8008788 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3724      	adds	r7, #36	@ 0x24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b08b      	sub	sp, #44	@ 0x2c
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	4613      	mov	r3, r2
 80087dc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80087e6:	88fb      	ldrh	r3, [r7, #6]
 80087e8:	089b      	lsrs	r3, r3, #2
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80087ee:	88fb      	ldrh	r3, [r7, #6]
 80087f0:	f003 0303 	and.w	r3, r3, #3
 80087f4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80087f6:	2300      	movs	r3, #0
 80087f8:	623b      	str	r3, [r7, #32]
 80087fa:	e014      	b.n	8008826 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008806:	601a      	str	r2, [r3, #0]
    pDest++;
 8008808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800880a:	3301      	adds	r3, #1
 800880c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800880e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008810:	3301      	adds	r3, #1
 8008812:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008816:	3301      	adds	r3, #1
 8008818:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800881a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800881c:	3301      	adds	r3, #1
 800881e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008820:	6a3b      	ldr	r3, [r7, #32]
 8008822:	3301      	adds	r3, #1
 8008824:	623b      	str	r3, [r7, #32]
 8008826:	6a3a      	ldr	r2, [r7, #32]
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	429a      	cmp	r2, r3
 800882c:	d3e6      	bcc.n	80087fc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800882e:	8bfb      	ldrh	r3, [r7, #30]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d01e      	beq.n	8008872 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008834:	2300      	movs	r3, #0
 8008836:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008838:	69bb      	ldr	r3, [r7, #24]
 800883a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800883e:	461a      	mov	r2, r3
 8008840:	f107 0310 	add.w	r3, r7, #16
 8008844:	6812      	ldr	r2, [r2, #0]
 8008846:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008848:	693a      	ldr	r2, [r7, #16]
 800884a:	6a3b      	ldr	r3, [r7, #32]
 800884c:	b2db      	uxtb	r3, r3
 800884e:	00db      	lsls	r3, r3, #3
 8008850:	fa22 f303 	lsr.w	r3, r2, r3
 8008854:	b2da      	uxtb	r2, r3
 8008856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008858:	701a      	strb	r2, [r3, #0]
      i++;
 800885a:	6a3b      	ldr	r3, [r7, #32]
 800885c:	3301      	adds	r3, #1
 800885e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008862:	3301      	adds	r3, #1
 8008864:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008866:	8bfb      	ldrh	r3, [r7, #30]
 8008868:	3b01      	subs	r3, #1
 800886a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800886c:	8bfb      	ldrh	r3, [r7, #30]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1ea      	bne.n	8008848 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008874:	4618      	mov	r0, r3
 8008876:	372c      	adds	r7, #44	@ 0x2c
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	695b      	ldr	r3, [r3, #20]
 800888c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	68fa      	ldr	r2, [r7, #12]
 8008894:	4013      	ands	r3, r2
 8008896:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008898:	68fb      	ldr	r3, [r7, #12]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3714      	adds	r7, #20
 800889e:	46bd      	mov	sp, r7
 80088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a4:	4770      	bx	lr

080088a6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80088a6:	b480      	push	{r7}
 80088a8:	b085      	sub	sp, #20
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
 80088ae:	460b      	mov	r3, r1
 80088b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80088b6:	78fb      	ldrb	r3, [r7, #3]
 80088b8:	015a      	lsls	r2, r3, #5
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	4413      	add	r3, r2
 80088be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80088c6:	78fb      	ldrb	r3, [r7, #3]
 80088c8:	015a      	lsls	r2, r3, #5
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	4413      	add	r3, r2
 80088ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088d2:	68db      	ldr	r3, [r3, #12]
 80088d4:	68ba      	ldr	r2, [r7, #8]
 80088d6:	4013      	ands	r3, r2
 80088d8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80088da:	68bb      	ldr	r3, [r7, #8]
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3714      	adds	r7, #20
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b083      	sub	sp, #12
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	695b      	ldr	r3, [r3, #20]
 80088f4:	f003 0301 	and.w	r3, r3, #1
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	370c      	adds	r7, #12
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr

08008904 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008904:	b480      	push	{r7}
 8008906:	b085      	sub	sp, #20
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800890c:	2300      	movs	r3, #0
 800890e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	3301      	adds	r3, #1
 8008914:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800891c:	d901      	bls.n	8008922 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800891e:	2303      	movs	r3, #3
 8008920:	e022      	b.n	8008968 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	691b      	ldr	r3, [r3, #16]
 8008926:	2b00      	cmp	r3, #0
 8008928:	daf2      	bge.n	8008910 <USB_CoreReset+0xc>

  count = 10U;
 800892a:	230a      	movs	r3, #10
 800892c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800892e:	e002      	b.n	8008936 <USB_CoreReset+0x32>
  {
    count--;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	3b01      	subs	r3, #1
 8008934:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d1f9      	bne.n	8008930 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	f043 0201 	orr.w	r2, r3, #1
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	3301      	adds	r3, #1
 800894c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008954:	d901      	bls.n	800895a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008956:	2303      	movs	r3, #3
 8008958:	e006      	b.n	8008968 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	691b      	ldr	r3, [r3, #16]
 800895e:	f003 0301 	and.w	r3, r3, #1
 8008962:	2b01      	cmp	r3, #1
 8008964:	d0f0      	beq.n	8008948 <USB_CoreReset+0x44>

  return HAL_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	4618      	mov	r0, r3
 800896a:	3714      	adds	r7, #20
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008974:	b084      	sub	sp, #16
 8008976:	b580      	push	{r7, lr}
 8008978:	b086      	sub	sp, #24
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
 800897e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008982:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008986:	2300      	movs	r3, #0
 8008988:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008994:	461a      	mov	r2, r3
 8008996:	2300      	movs	r3, #0
 8008998:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800899e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089aa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d119      	bne.n	80089fe <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80089ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d10a      	bne.n	80089e8 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80089e0:	f043 0304 	orr.w	r3, r3, #4
 80089e4:	6013      	str	r3, [r2, #0]
 80089e6:	e014      	b.n	8008a12 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	68fa      	ldr	r2, [r7, #12]
 80089f2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80089f6:	f023 0304 	bic.w	r3, r3, #4
 80089fa:	6013      	str	r3, [r2, #0]
 80089fc:	e009      	b.n	8008a12 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008a0c:	f023 0304 	bic.w	r3, r3, #4
 8008a10:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008a12:	2110      	movs	r1, #16
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f7ff fe3d 	bl	8008694 <USB_FlushTxFifo>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d001      	beq.n	8008a24 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7ff fe67 	bl	80086f8 <USB_FlushRxFifo>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d001      	beq.n	8008a34 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008a34:	2300      	movs	r3, #0
 8008a36:	613b      	str	r3, [r7, #16]
 8008a38:	e015      	b.n	8008a66 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	015a      	lsls	r2, r3, #5
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	4413      	add	r3, r2
 8008a42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a46:	461a      	mov	r2, r3
 8008a48:	f04f 33ff 	mov.w	r3, #4294967295
 8008a4c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	015a      	lsls	r2, r3, #5
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	4413      	add	r3, r2
 8008a56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	3301      	adds	r3, #1
 8008a64:	613b      	str	r3, [r7, #16]
 8008a66:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d3e3      	bcc.n	8008a3a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7e:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2280      	movs	r2, #128	@ 0x80
 8008a84:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a0e      	ldr	r2, [pc, #56]	@ (8008ac4 <USB_HostInit+0x150>)
 8008a8a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8008ac8 <USB_HostInit+0x154>)
 8008a90:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008a94:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d105      	bne.n	8008aa8 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	699b      	ldr	r3, [r3, #24]
 8008aa0:	f043 0210 	orr.w	r2, r3, #16
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	699a      	ldr	r2, [r3, #24]
 8008aac:	4b07      	ldr	r3, [pc, #28]	@ (8008acc <USB_HostInit+0x158>)
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3718      	adds	r7, #24
 8008aba:	46bd      	mov	sp, r7
 8008abc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ac0:	b004      	add	sp, #16
 8008ac2:	4770      	bx	lr
 8008ac4:	00600080 	.word	0x00600080
 8008ac8:	004000e0 	.word	0x004000e0
 8008acc:	a3200008 	.word	0xa3200008

08008ad0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b085      	sub	sp, #20
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	460b      	mov	r3, r1
 8008ada:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008aee:	f023 0303 	bic.w	r3, r3, #3
 8008af2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	78fb      	ldrb	r3, [r7, #3]
 8008afe:	f003 0303 	and.w	r3, r3, #3
 8008b02:	68f9      	ldr	r1, [r7, #12]
 8008b04:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008b0c:	78fb      	ldrb	r3, [r7, #3]
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d107      	bne.n	8008b22 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b18:	461a      	mov	r2, r3
 8008b1a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008b1e:	6053      	str	r3, [r2, #4]
 8008b20:	e00c      	b.n	8008b3c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008b22:	78fb      	ldrb	r3, [r7, #3]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d107      	bne.n	8008b38 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b2e:	461a      	mov	r2, r3
 8008b30:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008b34:	6053      	str	r3, [r2, #4]
 8008b36:	e001      	b.n	8008b3c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e000      	b.n	8008b3e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008b3c:	2300      	movs	r3, #0
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	3714      	adds	r7, #20
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr

08008b4a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b084      	sub	sp, #16
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008b56:	2300      	movs	r3, #0
 8008b58:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008b6a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	68fa      	ldr	r2, [r7, #12]
 8008b70:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008b74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b78:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008b7a:	2064      	movs	r0, #100	@ 0x64
 8008b7c:	f7f9 fbfc 	bl	8002378 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	68fa      	ldr	r2, [r7, #12]
 8008b84:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008b88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b8c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008b8e:	200a      	movs	r0, #10
 8008b90:	f7f9 fbf2 	bl	8002378 <HAL_Delay>

  return HAL_OK;
 8008b94:	2300      	movs	r3, #0
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	b085      	sub	sp, #20
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008bc2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d109      	bne.n	8008be2 <USB_DriveVbus+0x44>
 8008bce:	78fb      	ldrb	r3, [r7, #3]
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d106      	bne.n	8008be2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	68fa      	ldr	r2, [r7, #12]
 8008bd8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008bdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008be0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bec:	d109      	bne.n	8008c02 <USB_DriveVbus+0x64>
 8008bee:	78fb      	ldrb	r3, [r7, #3]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d106      	bne.n	8008c02 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008bfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008c00:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3714      	adds	r7, #20
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	0c5b      	lsrs	r3, r3, #17
 8008c2e:	f003 0303 	and.w	r3, r3, #3
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3714      	adds	r7, #20
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr

08008c3e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8008c3e:	b480      	push	{r7}
 8008c40:	b085      	sub	sp, #20
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	b29b      	uxth	r3, r3
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3714      	adds	r7, #20
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b088      	sub	sp, #32
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	4608      	mov	r0, r1
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	4603      	mov	r3, r0
 8008c70:	70fb      	strb	r3, [r7, #3]
 8008c72:	460b      	mov	r3, r1
 8008c74:	70bb      	strb	r3, [r7, #2]
 8008c76:	4613      	mov	r3, r2
 8008c78:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008c82:	78fb      	ldrb	r3, [r7, #3]
 8008c84:	015a      	lsls	r2, r3, #5
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	4413      	add	r3, r2
 8008c8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c8e:	461a      	mov	r2, r3
 8008c90:	f04f 33ff 	mov.w	r3, #4294967295
 8008c94:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008c96:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008c9a:	2b03      	cmp	r3, #3
 8008c9c:	d867      	bhi.n	8008d6e <USB_HC_Init+0x10e>
 8008c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008ca4 <USB_HC_Init+0x44>)
 8008ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca4:	08008cb5 	.word	0x08008cb5
 8008ca8:	08008d31 	.word	0x08008d31
 8008cac:	08008cb5 	.word	0x08008cb5
 8008cb0:	08008cf3 	.word	0x08008cf3
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008cb4:	78fb      	ldrb	r3, [r7, #3]
 8008cb6:	015a      	lsls	r2, r3, #5
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	4413      	add	r3, r2
 8008cbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008cc6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008cc8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	da51      	bge.n	8008d74 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008cd0:	78fb      	ldrb	r3, [r7, #3]
 8008cd2:	015a      	lsls	r2, r3, #5
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	4413      	add	r3, r2
 8008cd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	78fa      	ldrb	r2, [r7, #3]
 8008ce0:	0151      	lsls	r1, r2, #5
 8008ce2:	693a      	ldr	r2, [r7, #16]
 8008ce4:	440a      	add	r2, r1
 8008ce6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cee:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8008cf0:	e040      	b.n	8008d74 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008cf2:	78fb      	ldrb	r3, [r7, #3]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cfe:	461a      	mov	r2, r3
 8008d00:	f240 639d 	movw	r3, #1693	@ 0x69d
 8008d04:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008d06:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	da34      	bge.n	8008d78 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008d0e:	78fb      	ldrb	r3, [r7, #3]
 8008d10:	015a      	lsls	r2, r3, #5
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	4413      	add	r3, r2
 8008d16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d1a:	68db      	ldr	r3, [r3, #12]
 8008d1c:	78fa      	ldrb	r2, [r7, #3]
 8008d1e:	0151      	lsls	r1, r2, #5
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	440a      	add	r2, r1
 8008d24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d2c:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008d2e:	e023      	b.n	8008d78 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008d30:	78fb      	ldrb	r3, [r7, #3]
 8008d32:	015a      	lsls	r2, r3, #5
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	4413      	add	r3, r2
 8008d38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	f240 2325 	movw	r3, #549	@ 0x225
 8008d42:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008d44:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	da17      	bge.n	8008d7c <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008d4c:	78fb      	ldrb	r3, [r7, #3]
 8008d4e:	015a      	lsls	r2, r3, #5
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	4413      	add	r3, r2
 8008d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	78fa      	ldrb	r2, [r7, #3]
 8008d5c:	0151      	lsls	r1, r2, #5
 8008d5e:	693a      	ldr	r2, [r7, #16]
 8008d60:	440a      	add	r2, r1
 8008d62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d66:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008d6a:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008d6c:	e006      	b.n	8008d7c <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	77fb      	strb	r3, [r7, #31]
      break;
 8008d72:	e004      	b.n	8008d7e <USB_HC_Init+0x11e>
      break;
 8008d74:	bf00      	nop
 8008d76:	e002      	b.n	8008d7e <USB_HC_Init+0x11e>
      break;
 8008d78:	bf00      	nop
 8008d7a:	e000      	b.n	8008d7e <USB_HC_Init+0x11e>
      break;
 8008d7c:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008d7e:	78fb      	ldrb	r3, [r7, #3]
 8008d80:	015a      	lsls	r2, r3, #5
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	4413      	add	r3, r2
 8008d86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008d90:	78fb      	ldrb	r3, [r7, #3]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d9c:	68db      	ldr	r3, [r3, #12]
 8008d9e:	78fa      	ldrb	r2, [r7, #3]
 8008da0:	0151      	lsls	r1, r2, #5
 8008da2:	693a      	ldr	r2, [r7, #16]
 8008da4:	440a      	add	r2, r1
 8008da6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008daa:	f043 0302 	orr.w	r3, r3, #2
 8008dae:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008db6:	699a      	ldr	r2, [r3, #24]
 8008db8:	78fb      	ldrb	r3, [r7, #3]
 8008dba:	f003 030f 	and.w	r3, r3, #15
 8008dbe:	2101      	movs	r1, #1
 8008dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8008dc4:	6939      	ldr	r1, [r7, #16]
 8008dc6:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	699b      	ldr	r3, [r3, #24]
 8008dd2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008dda:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	da03      	bge.n	8008dea <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008de2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008de6:	61bb      	str	r3, [r7, #24]
 8008de8:	e001      	b.n	8008dee <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 8008dea:	2300      	movs	r3, #0
 8008dec:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7ff ff0e 	bl	8008c10 <USB_GetHostSpeed>
 8008df4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008df6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d106      	bne.n	8008e0c <USB_HC_Init+0x1ac>
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2b02      	cmp	r3, #2
 8008e02:	d003      	beq.n	8008e0c <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008e04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008e08:	617b      	str	r3, [r7, #20]
 8008e0a:	e001      	b.n	8008e10 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008e10:	787b      	ldrb	r3, [r7, #1]
 8008e12:	059b      	lsls	r3, r3, #22
 8008e14:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008e18:	78bb      	ldrb	r3, [r7, #2]
 8008e1a:	02db      	lsls	r3, r3, #11
 8008e1c:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008e20:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008e22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008e26:	049b      	lsls	r3, r3, #18
 8008e28:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008e2c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008e2e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008e30:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008e34:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	431a      	orrs	r2, r3
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008e3e:	78fa      	ldrb	r2, [r7, #3]
 8008e40:	0151      	lsls	r1, r2, #5
 8008e42:	693a      	ldr	r2, [r7, #16]
 8008e44:	440a      	add	r2, r1
 8008e46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008e4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008e4e:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008e50:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008e54:	2b03      	cmp	r3, #3
 8008e56:	d003      	beq.n	8008e60 <USB_HC_Init+0x200>
 8008e58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d10f      	bne.n	8008e80 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008e60:	78fb      	ldrb	r3, [r7, #3]
 8008e62:	015a      	lsls	r2, r3, #5
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	4413      	add	r3, r2
 8008e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	78fa      	ldrb	r2, [r7, #3]
 8008e70:	0151      	lsls	r1, r2, #5
 8008e72:	693a      	ldr	r2, [r7, #16]
 8008e74:	440a      	add	r2, r1
 8008e76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e7a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008e7e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008e80:	7ffb      	ldrb	r3, [r7, #31]
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3720      	adds	r7, #32
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop

08008e8c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b08c      	sub	sp, #48	@ 0x30
 8008e90:	af02      	add	r7, sp, #8
 8008e92:	60f8      	str	r0, [r7, #12]
 8008e94:	60b9      	str	r1, [r7, #8]
 8008e96:	4613      	mov	r3, r2
 8008e98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	785b      	ldrb	r3, [r3, #1]
 8008ea2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008ea4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008ea8:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	799b      	ldrb	r3, [r3, #6]
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d158      	bne.n	8008f64 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	78db      	ldrb	r3, [r3, #3]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d007      	beq.n	8008ece <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008ebe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008ec0:	68ba      	ldr	r2, [r7, #8]
 8008ec2:	8a92      	ldrh	r2, [r2, #20]
 8008ec4:	fb03 f202 	mul.w	r2, r3, r2
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	61da      	str	r2, [r3, #28]
 8008ecc:	e079      	b.n	8008fc2 <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	7c9b      	ldrb	r3, [r3, #18]
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d130      	bne.n	8008f38 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	6a1b      	ldr	r3, [r3, #32]
 8008eda:	2bbc      	cmp	r3, #188	@ 0xbc
 8008edc:	d918      	bls.n	8008f10 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	8a9b      	ldrh	r3, [r3, #20]
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	69da      	ldr	r2, [r3, #28]
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d003      	beq.n	8008f00 <USB_HC_StartXfer+0x74>
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	d103      	bne.n	8008f08 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	2202      	movs	r2, #2
 8008f04:	60da      	str	r2, [r3, #12]
 8008f06:	e05c      	b.n	8008fc2 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	60da      	str	r2, [r3, #12]
 8008f0e:	e058      	b.n	8008fc2 <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	6a1a      	ldr	r2, [r3, #32]
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	68db      	ldr	r3, [r3, #12]
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d007      	beq.n	8008f30 <USB_HC_StartXfer+0xa4>
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	68db      	ldr	r3, [r3, #12]
 8008f24:	2b02      	cmp	r3, #2
 8008f26:	d003      	beq.n	8008f30 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2204      	movs	r2, #4
 8008f2c:	60da      	str	r2, [r3, #12]
 8008f2e:	e048      	b.n	8008fc2 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	2203      	movs	r2, #3
 8008f34:	60da      	str	r2, [r3, #12]
 8008f36:	e044      	b.n	8008fc2 <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008f38:	79fb      	ldrb	r3, [r7, #7]
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d10d      	bne.n	8008f5a <USB_HC_StartXfer+0xce>
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	68ba      	ldr	r2, [r7, #8]
 8008f44:	8a92      	ldrh	r2, [r2, #20]
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d907      	bls.n	8008f5a <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008f4a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	8a92      	ldrh	r2, [r2, #20]
 8008f50:	fb03 f202 	mul.w	r2, r3, r2
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	61da      	str	r2, [r3, #28]
 8008f58:	e033      	b.n	8008fc2 <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	6a1a      	ldr	r2, [r3, #32]
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	61da      	str	r2, [r3, #28]
 8008f62:	e02e      	b.n	8008fc2 <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	6a1b      	ldr	r3, [r3, #32]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d018      	beq.n	8008f9e <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	6a1b      	ldr	r3, [r3, #32]
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	8a92      	ldrh	r2, [r2, #20]
 8008f74:	4413      	add	r3, r2
 8008f76:	3b01      	subs	r3, #1
 8008f78:	68ba      	ldr	r2, [r7, #8]
 8008f7a:	8a92      	ldrh	r2, [r2, #20]
 8008f7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f80:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8008f82:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008f84:	8b7b      	ldrh	r3, [r7, #26]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d90b      	bls.n	8008fa2 <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 8008f8a:	8b7b      	ldrh	r3, [r7, #26]
 8008f8c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008f8e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f90:	68ba      	ldr	r2, [r7, #8]
 8008f92:	8a92      	ldrh	r2, [r2, #20]
 8008f94:	fb03 f202 	mul.w	r2, r3, r2
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	61da      	str	r2, [r3, #28]
 8008f9c:	e001      	b.n	8008fa2 <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	78db      	ldrb	r3, [r3, #3]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d007      	beq.n	8008fba <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008faa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	8a92      	ldrh	r2, [r2, #20]
 8008fb0:	fb03 f202 	mul.w	r2, r3, r2
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	61da      	str	r2, [r3, #28]
 8008fb8:	e003      	b.n	8008fc2 <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	6a1a      	ldr	r2, [r3, #32]
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	69db      	ldr	r3, [r3, #28]
 8008fc6:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008fca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008fcc:	04d9      	lsls	r1, r3, #19
 8008fce:	4ba4      	ldr	r3, [pc, #656]	@ (8009260 <USB_HC_StartXfer+0x3d4>)
 8008fd0:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008fd2:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	7d9b      	ldrb	r3, [r3, #22]
 8008fd8:	075b      	lsls	r3, r3, #29
 8008fda:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008fde:	69f9      	ldr	r1, [r7, #28]
 8008fe0:	0148      	lsls	r0, r1, #5
 8008fe2:	6a39      	ldr	r1, [r7, #32]
 8008fe4:	4401      	add	r1, r0
 8008fe6:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008fea:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008fec:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008fee:	79fb      	ldrb	r3, [r7, #7]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d009      	beq.n	8009008 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	6999      	ldr	r1, [r3, #24]
 8008ff8:	69fb      	ldr	r3, [r7, #28]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	6a3b      	ldr	r3, [r7, #32]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009004:	460a      	mov	r2, r1
 8009006:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009008:	6a3b      	ldr	r3, [r7, #32]
 800900a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800900e:	689b      	ldr	r3, [r3, #8]
 8009010:	f003 0301 	and.w	r3, r3, #1
 8009014:	2b00      	cmp	r3, #0
 8009016:	bf0c      	ite	eq
 8009018:	2301      	moveq	r3, #1
 800901a:	2300      	movne	r3, #0
 800901c:	b2db      	uxtb	r3, r3
 800901e:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	015a      	lsls	r2, r3, #5
 8009024:	6a3b      	ldr	r3, [r7, #32]
 8009026:	4413      	add	r3, r2
 8009028:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	69fa      	ldr	r2, [r7, #28]
 8009030:	0151      	lsls	r1, r2, #5
 8009032:	6a3a      	ldr	r2, [r7, #32]
 8009034:	440a      	add	r2, r1
 8009036:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800903a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800903e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009040:	69fb      	ldr	r3, [r7, #28]
 8009042:	015a      	lsls	r2, r3, #5
 8009044:	6a3b      	ldr	r3, [r7, #32]
 8009046:	4413      	add	r3, r2
 8009048:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	7e7b      	ldrb	r3, [r7, #25]
 8009050:	075b      	lsls	r3, r3, #29
 8009052:	69f9      	ldr	r1, [r7, #28]
 8009054:	0148      	lsls	r0, r1, #5
 8009056:	6a39      	ldr	r1, [r7, #32]
 8009058:	4401      	add	r1, r0
 800905a:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800905e:	4313      	orrs	r3, r2
 8009060:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	799b      	ldrb	r3, [r3, #6]
 8009066:	2b01      	cmp	r3, #1
 8009068:	f040 80c4 	bne.w	80091f4 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	7c5b      	ldrb	r3, [r3, #17]
 8009070:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009072:	68ba      	ldr	r2, [r7, #8]
 8009074:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009076:	4313      	orrs	r3, r2
 8009078:	69fa      	ldr	r2, [r7, #28]
 800907a:	0151      	lsls	r1, r2, #5
 800907c:	6a3a      	ldr	r2, [r7, #32]
 800907e:	440a      	add	r2, r1
 8009080:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009084:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009088:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800908a:	69fb      	ldr	r3, [r7, #28]
 800908c:	015a      	lsls	r2, r3, #5
 800908e:	6a3b      	ldr	r3, [r7, #32]
 8009090:	4413      	add	r3, r2
 8009092:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	69fa      	ldr	r2, [r7, #28]
 800909a:	0151      	lsls	r1, r2, #5
 800909c:	6a3a      	ldr	r2, [r7, #32]
 800909e:	440a      	add	r2, r1
 80090a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090a4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80090a8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	79db      	ldrb	r3, [r3, #7]
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d123      	bne.n	80090fa <USB_HC_StartXfer+0x26e>
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	78db      	ldrb	r3, [r3, #3]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d11f      	bne.n	80090fa <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	015a      	lsls	r2, r3, #5
 80090be:	6a3b      	ldr	r3, [r7, #32]
 80090c0:	4413      	add	r3, r2
 80090c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	69fa      	ldr	r2, [r7, #28]
 80090ca:	0151      	lsls	r1, r2, #5
 80090cc:	6a3a      	ldr	r2, [r7, #32]
 80090ce:	440a      	add	r2, r1
 80090d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80090d8:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	015a      	lsls	r2, r3, #5
 80090de:	6a3b      	ldr	r3, [r7, #32]
 80090e0:	4413      	add	r3, r2
 80090e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090e6:	68db      	ldr	r3, [r3, #12]
 80090e8:	69fa      	ldr	r2, [r7, #28]
 80090ea:	0151      	lsls	r1, r2, #5
 80090ec:	6a3a      	ldr	r2, [r7, #32]
 80090ee:	440a      	add	r2, r1
 80090f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090f8:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	7c9b      	ldrb	r3, [r3, #18]
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d003      	beq.n	800910a <USB_HC_StartXfer+0x27e>
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	7c9b      	ldrb	r3, [r3, #18]
 8009106:	2b03      	cmp	r3, #3
 8009108:	d117      	bne.n	800913a <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800910e:	2b01      	cmp	r3, #1
 8009110:	d113      	bne.n	800913a <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	78db      	ldrb	r3, [r3, #3]
 8009116:	2b01      	cmp	r3, #1
 8009118:	d10f      	bne.n	800913a <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800911a:	69fb      	ldr	r3, [r7, #28]
 800911c:	015a      	lsls	r2, r3, #5
 800911e:	6a3b      	ldr	r3, [r7, #32]
 8009120:	4413      	add	r3, r2
 8009122:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	69fa      	ldr	r2, [r7, #28]
 800912a:	0151      	lsls	r1, r2, #5
 800912c:	6a3a      	ldr	r2, [r7, #32]
 800912e:	440a      	add	r2, r1
 8009130:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009134:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009138:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	7c9b      	ldrb	r3, [r3, #18]
 800913e:	2b01      	cmp	r3, #1
 8009140:	d163      	bne.n	800920a <USB_HC_StartXfer+0x37e>
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	78db      	ldrb	r3, [r3, #3]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d15f      	bne.n	800920a <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	3b01      	subs	r3, #1
 8009150:	2b03      	cmp	r3, #3
 8009152:	d859      	bhi.n	8009208 <USB_HC_StartXfer+0x37c>
 8009154:	a201      	add	r2, pc, #4	@ (adr r2, 800915c <USB_HC_StartXfer+0x2d0>)
 8009156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800915a:	bf00      	nop
 800915c:	0800916d 	.word	0x0800916d
 8009160:	0800918f 	.word	0x0800918f
 8009164:	080091b1 	.word	0x080091b1
 8009168:	080091d3 	.word	0x080091d3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	015a      	lsls	r2, r3, #5
 8009170:	6a3b      	ldr	r3, [r7, #32]
 8009172:	4413      	add	r3, r2
 8009174:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	69fa      	ldr	r2, [r7, #28]
 800917c:	0151      	lsls	r1, r2, #5
 800917e:	6a3a      	ldr	r2, [r7, #32]
 8009180:	440a      	add	r2, r1
 8009182:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009186:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800918a:	6053      	str	r3, [r2, #4]
          break;
 800918c:	e03d      	b.n	800920a <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800918e:	69fb      	ldr	r3, [r7, #28]
 8009190:	015a      	lsls	r2, r3, #5
 8009192:	6a3b      	ldr	r3, [r7, #32]
 8009194:	4413      	add	r3, r2
 8009196:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	69fa      	ldr	r2, [r7, #28]
 800919e:	0151      	lsls	r1, r2, #5
 80091a0:	6a3a      	ldr	r2, [r7, #32]
 80091a2:	440a      	add	r2, r1
 80091a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091a8:	f043 030e 	orr.w	r3, r3, #14
 80091ac:	6053      	str	r3, [r2, #4]
          break;
 80091ae:	e02c      	b.n	800920a <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80091b0:	69fb      	ldr	r3, [r7, #28]
 80091b2:	015a      	lsls	r2, r3, #5
 80091b4:	6a3b      	ldr	r3, [r7, #32]
 80091b6:	4413      	add	r3, r2
 80091b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	69fa      	ldr	r2, [r7, #28]
 80091c0:	0151      	lsls	r1, r2, #5
 80091c2:	6a3a      	ldr	r2, [r7, #32]
 80091c4:	440a      	add	r2, r1
 80091c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80091ce:	6053      	str	r3, [r2, #4]
          break;
 80091d0:	e01b      	b.n	800920a <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80091d2:	69fb      	ldr	r3, [r7, #28]
 80091d4:	015a      	lsls	r2, r3, #5
 80091d6:	6a3b      	ldr	r3, [r7, #32]
 80091d8:	4413      	add	r3, r2
 80091da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	69fa      	ldr	r2, [r7, #28]
 80091e2:	0151      	lsls	r1, r2, #5
 80091e4:	6a3a      	ldr	r2, [r7, #32]
 80091e6:	440a      	add	r2, r1
 80091e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80091f0:	6053      	str	r3, [r2, #4]
          break;
 80091f2:	e00a      	b.n	800920a <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	015a      	lsls	r2, r3, #5
 80091f8:	6a3b      	ldr	r3, [r7, #32]
 80091fa:	4413      	add	r3, r2
 80091fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009200:	461a      	mov	r2, r3
 8009202:	2300      	movs	r3, #0
 8009204:	6053      	str	r3, [r2, #4]
 8009206:	e000      	b.n	800920a <USB_HC_StartXfer+0x37e>
          break;
 8009208:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800920a:	69fb      	ldr	r3, [r7, #28]
 800920c:	015a      	lsls	r2, r3, #5
 800920e:	6a3b      	ldr	r3, [r7, #32]
 8009210:	4413      	add	r3, r2
 8009212:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009220:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	78db      	ldrb	r3, [r3, #3]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d004      	beq.n	8009234 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009230:	613b      	str	r3, [r7, #16]
 8009232:	e003      	b.n	800923c <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800923a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009242:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	015a      	lsls	r2, r3, #5
 8009248:	6a3b      	ldr	r3, [r7, #32]
 800924a:	4413      	add	r3, r2
 800924c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009250:	461a      	mov	r2, r3
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009256:	79fb      	ldrb	r3, [r7, #7]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d003      	beq.n	8009264 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 800925c:	2300      	movs	r3, #0
 800925e:	e055      	b.n	800930c <USB_HC_StartXfer+0x480>
 8009260:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	78db      	ldrb	r3, [r3, #3]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d14e      	bne.n	800930a <USB_HC_StartXfer+0x47e>
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	6a1b      	ldr	r3, [r3, #32]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d04a      	beq.n	800930a <USB_HC_StartXfer+0x47e>
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	79db      	ldrb	r3, [r3, #7]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d146      	bne.n	800930a <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	7c9b      	ldrb	r3, [r3, #18]
 8009280:	2b03      	cmp	r3, #3
 8009282:	d831      	bhi.n	80092e8 <USB_HC_StartXfer+0x45c>
 8009284:	a201      	add	r2, pc, #4	@ (adr r2, 800928c <USB_HC_StartXfer+0x400>)
 8009286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800928a:	bf00      	nop
 800928c:	0800929d 	.word	0x0800929d
 8009290:	080092c1 	.word	0x080092c1
 8009294:	0800929d 	.word	0x0800929d
 8009298:	080092c1 	.word	0x080092c1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	6a1b      	ldr	r3, [r3, #32]
 80092a0:	3303      	adds	r3, #3
 80092a2:	089b      	lsrs	r3, r3, #2
 80092a4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80092a6:	8afa      	ldrh	r2, [r7, #22]
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d91c      	bls.n	80092ec <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	699b      	ldr	r3, [r3, #24]
 80092b6:	f043 0220 	orr.w	r2, r3, #32
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	619a      	str	r2, [r3, #24]
        }
        break;
 80092be:	e015      	b.n	80092ec <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	6a1b      	ldr	r3, [r3, #32]
 80092c4:	3303      	adds	r3, #3
 80092c6:	089b      	lsrs	r3, r3, #2
 80092c8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80092ca:	8afa      	ldrh	r2, [r7, #22]
 80092cc:	6a3b      	ldr	r3, [r7, #32]
 80092ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d90a      	bls.n	80092f0 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	699b      	ldr	r3, [r3, #24]
 80092de:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	619a      	str	r2, [r3, #24]
        }
        break;
 80092e6:	e003      	b.n	80092f0 <USB_HC_StartXfer+0x464>

      default:
        break;
 80092e8:	bf00      	nop
 80092ea:	e002      	b.n	80092f2 <USB_HC_StartXfer+0x466>
        break;
 80092ec:	bf00      	nop
 80092ee:	e000      	b.n	80092f2 <USB_HC_StartXfer+0x466>
        break;
 80092f0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	6999      	ldr	r1, [r3, #24]
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	785a      	ldrb	r2, [r3, #1]
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	6a1b      	ldr	r3, [r3, #32]
 80092fe:	b29b      	uxth	r3, r3
 8009300:	2000      	movs	r0, #0
 8009302:	9000      	str	r0, [sp, #0]
 8009304:	68f8      	ldr	r0, [r7, #12]
 8009306:	f7ff fa25 	bl	8008754 <USB_WritePacket>
  }

  return HAL_OK;
 800930a:	2300      	movs	r3, #0
}
 800930c:	4618      	mov	r0, r3
 800930e:	3728      	adds	r7, #40	@ 0x28
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009314:	b480      	push	{r7}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009326:	695b      	ldr	r3, [r3, #20]
 8009328:	b29b      	uxth	r3, r3
}
 800932a:	4618      	mov	r0, r3
 800932c:	3714      	adds	r7, #20
 800932e:	46bd      	mov	sp, r7
 8009330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009334:	4770      	bx	lr

08009336 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009336:	b480      	push	{r7}
 8009338:	b089      	sub	sp, #36	@ 0x24
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
 800933e:	460b      	mov	r3, r1
 8009340:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009346:	78fb      	ldrb	r3, [r7, #3]
 8009348:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800934a:	2300      	movs	r3, #0
 800934c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	015a      	lsls	r2, r3, #5
 8009352:	69fb      	ldr	r3, [r7, #28]
 8009354:	4413      	add	r3, r2
 8009356:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	0c9b      	lsrs	r3, r3, #18
 800935e:	f003 0303 	and.w	r3, r3, #3
 8009362:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009364:	69bb      	ldr	r3, [r7, #24]
 8009366:	015a      	lsls	r2, r3, #5
 8009368:	69fb      	ldr	r3, [r7, #28]
 800936a:	4413      	add	r3, r2
 800936c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	0fdb      	lsrs	r3, r3, #31
 8009374:	f003 0301 	and.w	r3, r3, #1
 8009378:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800937a:	69bb      	ldr	r3, [r7, #24]
 800937c:	015a      	lsls	r2, r3, #5
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	4413      	add	r3, r2
 8009382:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	0fdb      	lsrs	r3, r3, #31
 800938a:	f003 0301 	and.w	r3, r3, #1
 800938e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	f003 0320 	and.w	r3, r3, #32
 8009398:	2b20      	cmp	r3, #32
 800939a:	d10d      	bne.n	80093b8 <USB_HC_Halt+0x82>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d10a      	bne.n	80093b8 <USB_HC_Halt+0x82>
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d005      	beq.n	80093b4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d002      	beq.n	80093b4 <USB_HC_Halt+0x7e>
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	2b03      	cmp	r3, #3
 80093b2:	d101      	bne.n	80093b8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80093b4:	2300      	movs	r3, #0
 80093b6:	e0d8      	b.n	800956a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d002      	beq.n	80093c4 <USB_HC_Halt+0x8e>
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	2b02      	cmp	r3, #2
 80093c2:	d173      	bne.n	80094ac <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80093c4:	69bb      	ldr	r3, [r7, #24]
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	69ba      	ldr	r2, [r7, #24]
 80093d4:	0151      	lsls	r1, r2, #5
 80093d6:	69fa      	ldr	r2, [r7, #28]
 80093d8:	440a      	add	r2, r1
 80093da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80093de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80093e2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	f003 0320 	and.w	r3, r3, #32
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d14a      	bne.n	8009486 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d133      	bne.n	8009464 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80093fc:	69bb      	ldr	r3, [r7, #24]
 80093fe:	015a      	lsls	r2, r3, #5
 8009400:	69fb      	ldr	r3, [r7, #28]
 8009402:	4413      	add	r3, r2
 8009404:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	69ba      	ldr	r2, [r7, #24]
 800940c:	0151      	lsls	r1, r2, #5
 800940e:	69fa      	ldr	r2, [r7, #28]
 8009410:	440a      	add	r2, r1
 8009412:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009416:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800941a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	015a      	lsls	r2, r3, #5
 8009420:	69fb      	ldr	r3, [r7, #28]
 8009422:	4413      	add	r3, r2
 8009424:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	69ba      	ldr	r2, [r7, #24]
 800942c:	0151      	lsls	r1, r2, #5
 800942e:	69fa      	ldr	r2, [r7, #28]
 8009430:	440a      	add	r2, r1
 8009432:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009436:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800943a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	3301      	adds	r3, #1
 8009440:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009448:	d82e      	bhi.n	80094a8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800944a:	69bb      	ldr	r3, [r7, #24]
 800944c:	015a      	lsls	r2, r3, #5
 800944e:	69fb      	ldr	r3, [r7, #28]
 8009450:	4413      	add	r3, r2
 8009452:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800945c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009460:	d0ec      	beq.n	800943c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009462:	e081      	b.n	8009568 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009464:	69bb      	ldr	r3, [r7, #24]
 8009466:	015a      	lsls	r2, r3, #5
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	4413      	add	r3, r2
 800946c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	69ba      	ldr	r2, [r7, #24]
 8009474:	0151      	lsls	r1, r2, #5
 8009476:	69fa      	ldr	r2, [r7, #28]
 8009478:	440a      	add	r2, r1
 800947a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800947e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009482:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009484:	e070      	b.n	8009568 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	015a      	lsls	r2, r3, #5
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	4413      	add	r3, r2
 800948e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	69ba      	ldr	r2, [r7, #24]
 8009496:	0151      	lsls	r1, r2, #5
 8009498:	69fa      	ldr	r2, [r7, #28]
 800949a:	440a      	add	r2, r1
 800949c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80094a4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80094a6:	e05f      	b.n	8009568 <USB_HC_Halt+0x232>
            break;
 80094a8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80094aa:	e05d      	b.n	8009568 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	015a      	lsls	r2, r3, #5
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	4413      	add	r3, r2
 80094b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	69ba      	ldr	r2, [r7, #24]
 80094bc:	0151      	lsls	r1, r2, #5
 80094be:	69fa      	ldr	r2, [r7, #28]
 80094c0:	440a      	add	r2, r1
 80094c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80094ca:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80094d2:	691b      	ldr	r3, [r3, #16]
 80094d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d133      	bne.n	8009544 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80094dc:	69bb      	ldr	r3, [r7, #24]
 80094de:	015a      	lsls	r2, r3, #5
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	4413      	add	r3, r2
 80094e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	69ba      	ldr	r2, [r7, #24]
 80094ec:	0151      	lsls	r1, r2, #5
 80094ee:	69fa      	ldr	r2, [r7, #28]
 80094f0:	440a      	add	r2, r1
 80094f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80094fa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80094fc:	69bb      	ldr	r3, [r7, #24]
 80094fe:	015a      	lsls	r2, r3, #5
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	4413      	add	r3, r2
 8009504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	69ba      	ldr	r2, [r7, #24]
 800950c:	0151      	lsls	r1, r2, #5
 800950e:	69fa      	ldr	r2, [r7, #28]
 8009510:	440a      	add	r2, r1
 8009512:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009516:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800951a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	3301      	adds	r3, #1
 8009520:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009528:	d81d      	bhi.n	8009566 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800952a:	69bb      	ldr	r3, [r7, #24]
 800952c:	015a      	lsls	r2, r3, #5
 800952e:	69fb      	ldr	r3, [r7, #28]
 8009530:	4413      	add	r3, r2
 8009532:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800953c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009540:	d0ec      	beq.n	800951c <USB_HC_Halt+0x1e6>
 8009542:	e011      	b.n	8009568 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009544:	69bb      	ldr	r3, [r7, #24]
 8009546:	015a      	lsls	r2, r3, #5
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	4413      	add	r3, r2
 800954c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	69ba      	ldr	r2, [r7, #24]
 8009554:	0151      	lsls	r1, r2, #5
 8009556:	69fa      	ldr	r2, [r7, #28]
 8009558:	440a      	add	r2, r1
 800955a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800955e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009562:	6013      	str	r3, [r2, #0]
 8009564:	e000      	b.n	8009568 <USB_HC_Halt+0x232>
          break;
 8009566:	bf00      	nop
    }
  }

  return HAL_OK;
 8009568:	2300      	movs	r3, #0
}
 800956a:	4618      	mov	r0, r3
 800956c:	3724      	adds	r7, #36	@ 0x24
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr

08009576 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009576:	b580      	push	{r7, lr}
 8009578:	b088      	sub	sp, #32
 800957a:	af00      	add	r7, sp, #0
 800957c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800957e:	2300      	movs	r3, #0
 8009580:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009586:	2300      	movs	r3, #0
 8009588:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f7ff f825 	bl	80085da <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009590:	2110      	movs	r1, #16
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f7ff f87e 	bl	8008694 <USB_FlushTxFifo>
 8009598:	4603      	mov	r3, r0
 800959a:	2b00      	cmp	r3, #0
 800959c:	d001      	beq.n	80095a2 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f7ff f8a8 	bl	80086f8 <USB_FlushRxFifo>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d001      	beq.n	80095b2 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80095ae:	2301      	movs	r3, #1
 80095b0:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80095b2:	2300      	movs	r3, #0
 80095b4:	61bb      	str	r3, [r7, #24]
 80095b6:	e01f      	b.n	80095f8 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80095b8:	69bb      	ldr	r3, [r7, #24]
 80095ba:	015a      	lsls	r2, r3, #5
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	4413      	add	r3, r2
 80095c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80095ce:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095d6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80095de:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80095e0:	69bb      	ldr	r3, [r7, #24]
 80095e2:	015a      	lsls	r2, r3, #5
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	4413      	add	r3, r2
 80095e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095ec:	461a      	mov	r2, r3
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	3301      	adds	r3, #1
 80095f6:	61bb      	str	r3, [r7, #24]
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	2b0f      	cmp	r3, #15
 80095fc:	d9dc      	bls.n	80095b8 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80095fe:	2300      	movs	r3, #0
 8009600:	61bb      	str	r3, [r7, #24]
 8009602:	e034      	b.n	800966e <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009604:	69bb      	ldr	r3, [r7, #24]
 8009606:	015a      	lsls	r2, r3, #5
 8009608:	697b      	ldr	r3, [r7, #20]
 800960a:	4413      	add	r3, r2
 800960c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800961a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009622:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800962a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800962c:	69bb      	ldr	r3, [r7, #24]
 800962e:	015a      	lsls	r2, r3, #5
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	4413      	add	r3, r2
 8009634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009638:	461a      	mov	r2, r3
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	3301      	adds	r3, #1
 8009642:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800964a:	d80c      	bhi.n	8009666 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800964c:	69bb      	ldr	r3, [r7, #24]
 800964e:	015a      	lsls	r2, r3, #5
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	4413      	add	r3, r2
 8009654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800965e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009662:	d0ec      	beq.n	800963e <USB_StopHost+0xc8>
 8009664:	e000      	b.n	8009668 <USB_StopHost+0xf2>
        break;
 8009666:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009668:	69bb      	ldr	r3, [r7, #24]
 800966a:	3301      	adds	r3, #1
 800966c:	61bb      	str	r3, [r7, #24]
 800966e:	69bb      	ldr	r3, [r7, #24]
 8009670:	2b0f      	cmp	r3, #15
 8009672:	d9c7      	bls.n	8009604 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800967a:	461a      	mov	r2, r3
 800967c:	f04f 33ff 	mov.w	r3, #4294967295
 8009680:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f04f 32ff 	mov.w	r2, #4294967295
 8009688:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f7fe ff94 	bl	80085b8 <USB_EnableGlobalInt>

  return ret;
 8009690:	7ffb      	ldrb	r3, [r7, #31]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3720      	adds	r7, #32
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}

0800969a <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800969a:	b590      	push	{r4, r7, lr}
 800969c:	b089      	sub	sp, #36	@ 0x24
 800969e:	af04      	add	r7, sp, #16
 80096a0:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80096a2:	2301      	movs	r3, #1
 80096a4:	2202      	movs	r2, #2
 80096a6:	2102      	movs	r1, #2
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 fc84 	bl	8009fb6 <USBH_FindInterface>
 80096ae:	4603      	mov	r3, r0
 80096b0:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80096b2:	7bfb      	ldrb	r3, [r7, #15]
 80096b4:	2bff      	cmp	r3, #255	@ 0xff
 80096b6:	d002      	beq.n	80096be <USBH_CDC_InterfaceInit+0x24>
 80096b8:	7bfb      	ldrb	r3, [r7, #15]
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d901      	bls.n	80096c2 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80096be:	2302      	movs	r3, #2
 80096c0:	e13d      	b.n	800993e <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80096c2:	7bfb      	ldrb	r3, [r7, #15]
 80096c4:	4619      	mov	r1, r3
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 fc59 	bl	8009f7e <USBH_SelectInterface>
 80096cc:	4603      	mov	r3, r0
 80096ce:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80096d0:	7bbb      	ldrb	r3, [r7, #14]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d001      	beq.n	80096da <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80096d6:	2302      	movs	r3, #2
 80096d8:	e131      	b.n	800993e <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80096e0:	2050      	movs	r0, #80	@ 0x50
 80096e2:	f002 fb59 	bl	800bd98 <malloc>
 80096e6:	4603      	mov	r3, r0
 80096e8:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096f0:	69db      	ldr	r3, [r3, #28]
 80096f2:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d101      	bne.n	80096fe <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80096fa:	2302      	movs	r3, #2
 80096fc:	e11f      	b.n	800993e <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80096fe:	2250      	movs	r2, #80	@ 0x50
 8009700:	2100      	movs	r1, #0
 8009702:	68b8      	ldr	r0, [r7, #8]
 8009704:	f003 f983 	bl	800ca0e <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009708:	7bfb      	ldrb	r3, [r7, #15]
 800970a:	687a      	ldr	r2, [r7, #4]
 800970c:	211a      	movs	r1, #26
 800970e:	fb01 f303 	mul.w	r3, r1, r3
 8009712:	4413      	add	r3, r2
 8009714:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	b25b      	sxtb	r3, r3
 800971c:	2b00      	cmp	r3, #0
 800971e:	da15      	bge.n	800974c <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009720:	7bfb      	ldrb	r3, [r7, #15]
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	211a      	movs	r1, #26
 8009726:	fb01 f303 	mul.w	r3, r1, r3
 800972a:	4413      	add	r3, r2
 800972c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009730:	781a      	ldrb	r2, [r3, #0]
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009736:	7bfb      	ldrb	r3, [r7, #15]
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	211a      	movs	r1, #26
 800973c:	fb01 f303 	mul.w	r3, r1, r3
 8009740:	4413      	add	r3, r2
 8009742:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009746:	881a      	ldrh	r2, [r3, #0]
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	785b      	ldrb	r3, [r3, #1]
 8009750:	4619      	mov	r1, r3
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f001 ffc5 	bl	800b6e2 <USBH_AllocPipe>
 8009758:	4603      	mov	r3, r0
 800975a:	461a      	mov	r2, r3
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	7819      	ldrb	r1, [r3, #0]
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	7858      	ldrb	r0, [r3, #1]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009774:	68ba      	ldr	r2, [r7, #8]
 8009776:	8952      	ldrh	r2, [r2, #10]
 8009778:	9202      	str	r2, [sp, #8]
 800977a:	2203      	movs	r2, #3
 800977c:	9201      	str	r2, [sp, #4]
 800977e:	9300      	str	r3, [sp, #0]
 8009780:	4623      	mov	r3, r4
 8009782:	4602      	mov	r2, r0
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f001 ff7d 	bl	800b684 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	781b      	ldrb	r3, [r3, #0]
 800978e:	2200      	movs	r2, #0
 8009790:	4619      	mov	r1, r3
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f002 fa7a 	bl	800bc8c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8009798:	2300      	movs	r3, #0
 800979a:	2200      	movs	r2, #0
 800979c:	210a      	movs	r1, #10
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fc09 	bl	8009fb6 <USBH_FindInterface>
 80097a4:	4603      	mov	r3, r0
 80097a6:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80097a8:	7bfb      	ldrb	r3, [r7, #15]
 80097aa:	2bff      	cmp	r3, #255	@ 0xff
 80097ac:	d002      	beq.n	80097b4 <USBH_CDC_InterfaceInit+0x11a>
 80097ae:	7bfb      	ldrb	r3, [r7, #15]
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d901      	bls.n	80097b8 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80097b4:	2302      	movs	r3, #2
 80097b6:	e0c2      	b.n	800993e <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80097b8:	7bfb      	ldrb	r3, [r7, #15]
 80097ba:	687a      	ldr	r2, [r7, #4]
 80097bc:	211a      	movs	r1, #26
 80097be:	fb01 f303 	mul.w	r3, r1, r3
 80097c2:	4413      	add	r3, r2
 80097c4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	b25b      	sxtb	r3, r3
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	da16      	bge.n	80097fe <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80097d0:	7bfb      	ldrb	r3, [r7, #15]
 80097d2:	687a      	ldr	r2, [r7, #4]
 80097d4:	211a      	movs	r1, #26
 80097d6:	fb01 f303 	mul.w	r3, r1, r3
 80097da:	4413      	add	r3, r2
 80097dc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80097e0:	781a      	ldrb	r2, [r3, #0]
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80097e6:	7bfb      	ldrb	r3, [r7, #15]
 80097e8:	687a      	ldr	r2, [r7, #4]
 80097ea:	211a      	movs	r1, #26
 80097ec:	fb01 f303 	mul.w	r3, r1, r3
 80097f0:	4413      	add	r3, r2
 80097f2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80097f6:	881a      	ldrh	r2, [r3, #0]
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	835a      	strh	r2, [r3, #26]
 80097fc:	e015      	b.n	800982a <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80097fe:	7bfb      	ldrb	r3, [r7, #15]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	211a      	movs	r1, #26
 8009804:	fb01 f303 	mul.w	r3, r1, r3
 8009808:	4413      	add	r3, r2
 800980a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800980e:	781a      	ldrb	r2, [r3, #0]
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009814:	7bfb      	ldrb	r3, [r7, #15]
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	211a      	movs	r1, #26
 800981a:	fb01 f303 	mul.w	r3, r1, r3
 800981e:	4413      	add	r3, r2
 8009820:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009824:	881a      	ldrh	r2, [r3, #0]
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800982a:	7bfb      	ldrb	r3, [r7, #15]
 800982c:	687a      	ldr	r2, [r7, #4]
 800982e:	211a      	movs	r1, #26
 8009830:	fb01 f303 	mul.w	r3, r1, r3
 8009834:	4413      	add	r3, r2
 8009836:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	b25b      	sxtb	r3, r3
 800983e:	2b00      	cmp	r3, #0
 8009840:	da16      	bge.n	8009870 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009842:	7bfb      	ldrb	r3, [r7, #15]
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	211a      	movs	r1, #26
 8009848:	fb01 f303 	mul.w	r3, r1, r3
 800984c:	4413      	add	r3, r2
 800984e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009852:	781a      	ldrb	r2, [r3, #0]
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009858:	7bfb      	ldrb	r3, [r7, #15]
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	211a      	movs	r1, #26
 800985e:	fb01 f303 	mul.w	r3, r1, r3
 8009862:	4413      	add	r3, r2
 8009864:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009868:	881a      	ldrh	r2, [r3, #0]
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	835a      	strh	r2, [r3, #26]
 800986e:	e015      	b.n	800989c <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009870:	7bfb      	ldrb	r3, [r7, #15]
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	211a      	movs	r1, #26
 8009876:	fb01 f303 	mul.w	r3, r1, r3
 800987a:	4413      	add	r3, r2
 800987c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009880:	781a      	ldrb	r2, [r3, #0]
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009886:	7bfb      	ldrb	r3, [r7, #15]
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	211a      	movs	r1, #26
 800988c:	fb01 f303 	mul.w	r3, r1, r3
 8009890:	4413      	add	r3, r2
 8009892:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009896:	881a      	ldrh	r2, [r3, #0]
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	7b9b      	ldrb	r3, [r3, #14]
 80098a0:	4619      	mov	r1, r3
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f001 ff1d 	bl	800b6e2 <USBH_AllocPipe>
 80098a8:	4603      	mov	r3, r0
 80098aa:	461a      	mov	r2, r3
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	7bdb      	ldrb	r3, [r3, #15]
 80098b4:	4619      	mov	r1, r3
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f001 ff13 	bl	800b6e2 <USBH_AllocPipe>
 80098bc:	4603      	mov	r3, r0
 80098be:	461a      	mov	r2, r3
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	7b59      	ldrb	r1, [r3, #13]
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	7b98      	ldrb	r0, [r3, #14]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098d8:	68ba      	ldr	r2, [r7, #8]
 80098da:	8b12      	ldrh	r2, [r2, #24]
 80098dc:	9202      	str	r2, [sp, #8]
 80098de:	2202      	movs	r2, #2
 80098e0:	9201      	str	r2, [sp, #4]
 80098e2:	9300      	str	r3, [sp, #0]
 80098e4:	4623      	mov	r3, r4
 80098e6:	4602      	mov	r2, r0
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f001 fecb 	bl	800b684 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	7b19      	ldrb	r1, [r3, #12]
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	7bd8      	ldrb	r0, [r3, #15]
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009902:	68ba      	ldr	r2, [r7, #8]
 8009904:	8b52      	ldrh	r2, [r2, #26]
 8009906:	9202      	str	r2, [sp, #8]
 8009908:	2202      	movs	r2, #2
 800990a:	9201      	str	r2, [sp, #4]
 800990c:	9300      	str	r3, [sp, #0]
 800990e:	4623      	mov	r3, r4
 8009910:	4602      	mov	r2, r0
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f001 feb6 	bl	800b684 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	2200      	movs	r2, #0
 800991c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	7b5b      	ldrb	r3, [r3, #13]
 8009924:	2200      	movs	r2, #0
 8009926:	4619      	mov	r1, r3
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f002 f9af 	bl	800bc8c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	7b1b      	ldrb	r3, [r3, #12]
 8009932:	2200      	movs	r2, #0
 8009934:	4619      	mov	r1, r3
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f002 f9a8 	bl	800bc8c <USBH_LL_SetToggle>

  return USBH_OK;
 800993c:	2300      	movs	r3, #0
}
 800993e:	4618      	mov	r0, r3
 8009940:	3714      	adds	r7, #20
 8009942:	46bd      	mov	sp, r7
 8009944:	bd90      	pop	{r4, r7, pc}

08009946 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009946:	b580      	push	{r7, lr}
 8009948:	b084      	sub	sp, #16
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009954:	69db      	ldr	r3, [r3, #28]
 8009956:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00e      	beq.n	800997e <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	781b      	ldrb	r3, [r3, #0]
 8009964:	4619      	mov	r1, r3
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f001 feab 	bl	800b6c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	4619      	mov	r1, r3
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f001 fed6 	bl	800b724 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2200      	movs	r2, #0
 800997c:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	7b1b      	ldrb	r3, [r3, #12]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d00e      	beq.n	80099a4 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	7b1b      	ldrb	r3, [r3, #12]
 800998a:	4619      	mov	r1, r3
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f001 fe98 	bl	800b6c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	7b1b      	ldrb	r3, [r3, #12]
 8009996:	4619      	mov	r1, r3
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f001 fec3 	bl	800b724 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2200      	movs	r2, #0
 80099a2:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	7b5b      	ldrb	r3, [r3, #13]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d00e      	beq.n	80099ca <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	7b5b      	ldrb	r3, [r3, #13]
 80099b0:	4619      	mov	r1, r3
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f001 fe85 	bl	800b6c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	7b5b      	ldrb	r3, [r3, #13]
 80099bc:	4619      	mov	r1, r3
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f001 feb0 	bl	800b724 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	2200      	movs	r2, #0
 80099c8:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099d0:	69db      	ldr	r3, [r3, #28]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00b      	beq.n	80099ee <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099dc:	69db      	ldr	r3, [r3, #28]
 80099de:	4618      	mov	r0, r3
 80099e0:	f002 f9e2 	bl	800bda8 <free>
    phost->pActiveClass->pData = 0U;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099ea:	2200      	movs	r2, #0
 80099ec:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80099ee:	2300      	movs	r3, #0
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a06:	69db      	ldr	r3, [r3, #28]
 8009a08:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	3340      	adds	r3, #64	@ 0x40
 8009a0e:	4619      	mov	r1, r3
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 f8b2 	bl	8009b7a <GetLineCoding>
 8009a16:	4603      	mov	r3, r0
 8009a18:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009a1a:	7afb      	ldrb	r3, [r7, #11]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d105      	bne.n	8009a2c <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009a26:	2102      	movs	r1, #2
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8009a2c:	7afb      	ldrb	r3, [r7, #11]
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}
	...

08009a38 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b084      	sub	sp, #16
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009a40:	2301      	movs	r3, #1
 8009a42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009a44:	2300      	movs	r3, #0
 8009a46:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a4e:	69db      	ldr	r3, [r3, #28]
 8009a50:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009a58:	2b04      	cmp	r3, #4
 8009a5a:	d877      	bhi.n	8009b4c <USBH_CDC_Process+0x114>
 8009a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8009a64 <USBH_CDC_Process+0x2c>)
 8009a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a62:	bf00      	nop
 8009a64:	08009a79 	.word	0x08009a79
 8009a68:	08009a7f 	.word	0x08009a7f
 8009a6c:	08009aaf 	.word	0x08009aaf
 8009a70:	08009b23 	.word	0x08009b23
 8009a74:	08009b31 	.word	0x08009b31
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	73fb      	strb	r3, [r7, #15]
      break;
 8009a7c:	e06d      	b.n	8009b5a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a82:	4619      	mov	r1, r3
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 f897 	bl	8009bb8 <SetLineCoding>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009a8e:	7bbb      	ldrb	r3, [r7, #14]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d104      	bne.n	8009a9e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	2202      	movs	r2, #2
 8009a98:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009a9c:	e058      	b.n	8009b50 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8009a9e:	7bbb      	ldrb	r3, [r7, #14]
 8009aa0:	2b01      	cmp	r3, #1
 8009aa2:	d055      	beq.n	8009b50 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	2204      	movs	r2, #4
 8009aa8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009aac:	e050      	b.n	8009b50 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	3340      	adds	r3, #64	@ 0x40
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 f860 	bl	8009b7a <GetLineCoding>
 8009aba:	4603      	mov	r3, r0
 8009abc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009abe:	7bbb      	ldrb	r3, [r7, #14]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d126      	bne.n	8009b12 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ad6:	791b      	ldrb	r3, [r3, #4]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d13b      	bne.n	8009b54 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ae6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d133      	bne.n	8009b54 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009af6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d12b      	bne.n	8009b54 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b04:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d124      	bne.n	8009b54 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f000 f958 	bl	8009dc0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009b10:	e020      	b.n	8009b54 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009b12:	7bbb      	ldrb	r3, [r7, #14]
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d01d      	beq.n	8009b54 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	2204      	movs	r2, #4
 8009b1c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009b20:	e018      	b.n	8009b54 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f000 f867 	bl	8009bf6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f000 f8da 	bl	8009ce2 <CDC_ProcessReception>
      break;
 8009b2e:	e014      	b.n	8009b5a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009b30:	2100      	movs	r1, #0
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f001 f81e 	bl	800ab74 <USBH_ClrFeature>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009b3c:	7bbb      	ldrb	r3, [r7, #14]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d10a      	bne.n	8009b58 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8009b4a:	e005      	b.n	8009b58 <USBH_CDC_Process+0x120>

    default:
      break;
 8009b4c:	bf00      	nop
 8009b4e:	e004      	b.n	8009b5a <USBH_CDC_Process+0x122>
      break;
 8009b50:	bf00      	nop
 8009b52:	e002      	b.n	8009b5a <USBH_CDC_Process+0x122>
      break;
 8009b54:	bf00      	nop
 8009b56:	e000      	b.n	8009b5a <USBH_CDC_Process+0x122>
      break;
 8009b58:	bf00      	nop

  }

  return status;
 8009b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3710      	adds	r7, #16
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}

08009b64 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009b6c:	2300      	movs	r3, #0
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	370c      	adds	r7, #12
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr

08009b7a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009b7a:	b580      	push	{r7, lr}
 8009b7c:	b082      	sub	sp, #8
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
 8009b82:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	22a1      	movs	r2, #161	@ 0xa1
 8009b88:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2221      	movs	r2, #33	@ 0x21
 8009b8e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2200      	movs	r2, #0
 8009b94:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2207      	movs	r2, #7
 8009ba0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	2207      	movs	r2, #7
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f001 fb17 	bl	800b1dc <USBH_CtlReq>
 8009bae:	4603      	mov	r3, r0
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3708      	adds	r7, #8
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}

08009bb8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b082      	sub	sp, #8
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2221      	movs	r2, #33	@ 0x21
 8009bc6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2220      	movs	r2, #32
 8009bcc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2207      	movs	r2, #7
 8009bde:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	2207      	movs	r2, #7
 8009be4:	4619      	mov	r1, r3
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f001 faf8 	bl	800b1dc <USBH_CtlReq>
 8009bec:	4603      	mov	r3, r0
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3708      	adds	r7, #8
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}

08009bf6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b086      	sub	sp, #24
 8009bfa:	af02      	add	r7, sp, #8
 8009bfc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009c04:	69db      	ldr	r3, [r3, #28]
 8009c06:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d002      	beq.n	8009c1c <CDC_ProcessTransmission+0x26>
 8009c16:	2b02      	cmp	r3, #2
 8009c18:	d023      	beq.n	8009c62 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009c1a:	e05e      	b.n	8009cda <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c20:	68fa      	ldr	r2, [r7, #12]
 8009c22:	8b12      	ldrh	r2, [r2, #24]
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d90b      	bls.n	8009c40 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	69d9      	ldr	r1, [r3, #28]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	8b1a      	ldrh	r2, [r3, #24]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	7b5b      	ldrb	r3, [r3, #13]
 8009c34:	2001      	movs	r0, #1
 8009c36:	9000      	str	r0, [sp, #0]
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f001 fce0 	bl	800b5fe <USBH_BulkSendData>
 8009c3e:	e00b      	b.n	8009c58 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009c48:	b29a      	uxth	r2, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	7b5b      	ldrb	r3, [r3, #13]
 8009c4e:	2001      	movs	r0, #1
 8009c50:	9000      	str	r0, [sp, #0]
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f001 fcd3 	bl	800b5fe <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2202      	movs	r2, #2
 8009c5c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009c60:	e03b      	b.n	8009cda <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	7b5b      	ldrb	r3, [r3, #13]
 8009c66:	4619      	mov	r1, r3
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f001 ffe5 	bl	800bc38 <USBH_LL_GetURBState>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009c72:	7afb      	ldrb	r3, [r7, #11]
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	d128      	bne.n	8009cca <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	8b12      	ldrh	r2, [r2, #24]
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d90e      	bls.n	8009ca2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c88:	68fa      	ldr	r2, [r7, #12]
 8009c8a:	8b12      	ldrh	r2, [r2, #24]
 8009c8c:	1a9a      	subs	r2, r3, r2
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	69db      	ldr	r3, [r3, #28]
 8009c96:	68fa      	ldr	r2, [r7, #12]
 8009c98:	8b12      	ldrh	r2, [r2, #24]
 8009c9a:	441a      	add	r2, r3
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	61da      	str	r2, [r3, #28]
 8009ca0:	e002      	b.n	8009ca8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d004      	beq.n	8009cba <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009cb8:	e00e      	b.n	8009cd8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 f868 	bl	8009d98 <USBH_CDC_TransmitCallback>
      break;
 8009cc8:	e006      	b.n	8009cd8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8009cca:	7afb      	ldrb	r3, [r7, #11]
 8009ccc:	2b02      	cmp	r3, #2
 8009cce:	d103      	bne.n	8009cd8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009cd8:	bf00      	nop
  }
}
 8009cda:	bf00      	nop
 8009cdc:	3710      	adds	r7, #16
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}

08009ce2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009ce2:	b580      	push	{r7, lr}
 8009ce4:	b086      	sub	sp, #24
 8009ce6:	af00      	add	r7, sp, #0
 8009ce8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009cf0:	69db      	ldr	r3, [r3, #28]
 8009cf2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8009cfe:	2b03      	cmp	r3, #3
 8009d00:	d002      	beq.n	8009d08 <CDC_ProcessReception+0x26>
 8009d02:	2b04      	cmp	r3, #4
 8009d04:	d00e      	beq.n	8009d24 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8009d06:	e043      	b.n	8009d90 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	6a19      	ldr	r1, [r3, #32]
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	8b5a      	ldrh	r2, [r3, #26]
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	7b1b      	ldrb	r3, [r3, #12]
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f001 fc97 	bl	800b648 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	2204      	movs	r2, #4
 8009d1e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009d22:	e035      	b.n	8009d90 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	7b1b      	ldrb	r3, [r3, #12]
 8009d28:	4619      	mov	r1, r3
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f001 ff84 	bl	800bc38 <USBH_LL_GetURBState>
 8009d30:	4603      	mov	r3, r0
 8009d32:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009d34:	7cfb      	ldrb	r3, [r7, #19]
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d129      	bne.n	8009d8e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	7b1b      	ldrb	r3, [r3, #12]
 8009d3e:	4619      	mov	r1, r3
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f001 fef9 	bl	800bb38 <USBH_LL_GetLastXferSize>
 8009d46:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009d48:	697b      	ldr	r3, [r7, #20]
 8009d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d016      	beq.n	8009d80 <CDC_ProcessReception+0x9e>
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	8b5b      	ldrh	r3, [r3, #26]
 8009d56:	461a      	mov	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d110      	bne.n	8009d80 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	1ad2      	subs	r2, r2, r3
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	6a1a      	ldr	r2, [r3, #32]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	441a      	add	r2, r3
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	2203      	movs	r2, #3
 8009d7a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009d7e:	e006      	b.n	8009d8e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f000 f80f 	bl	8009dac <USBH_CDC_ReceiveCallback>
      break;
 8009d8e:	bf00      	nop
  }
}
 8009d90:	bf00      	nop
 8009d92:	3718      	adds	r7, #24
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b083      	sub	sp, #12
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b083      	sub	sp, #12
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009db4:	bf00      	nop
 8009db6:	370c      	adds	r7, #12
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009dc8:	bf00      	nop
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b084      	sub	sp, #16
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	60f8      	str	r0, [r7, #12]
 8009ddc:	60b9      	str	r1, [r7, #8]
 8009dde:	4613      	mov	r3, r2
 8009de0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d101      	bne.n	8009dec <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009de8:	2302      	movs	r3, #2
 8009dea:	e029      	b.n	8009e40 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	79fa      	ldrb	r2, [r7, #7]
 8009df0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2200      	movs	r2, #0
 8009df8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009e04:	68f8      	ldr	r0, [r7, #12]
 8009e06:	f000 f81f 	bl	8009e48 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2200      	movs	r2, #0
 8009e16:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2200      	movs	r2, #0
 8009e26:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d003      	beq.n	8009e38 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	68ba      	ldr	r2, [r7, #8]
 8009e34:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f001 fdc9 	bl	800b9d0 <USBH_LL_Init>

  return USBH_OK;
 8009e3e:	2300      	movs	r3, #0
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3710      	adds	r7, #16
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b084      	sub	sp, #16
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009e50:	2300      	movs	r3, #0
 8009e52:	60fb      	str	r3, [r7, #12]
 8009e54:	e009      	b.n	8009e6a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	33e0      	adds	r3, #224	@ 0xe0
 8009e5c:	009b      	lsls	r3, r3, #2
 8009e5e:	4413      	add	r3, r2
 8009e60:	2200      	movs	r2, #0
 8009e62:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	3301      	adds	r3, #1
 8009e68:	60fb      	str	r3, [r7, #12]
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2b0f      	cmp	r3, #15
 8009e6e:	d9f2      	bls.n	8009e56 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009e70:	2300      	movs	r3, #0
 8009e72:	60fb      	str	r3, [r7, #12]
 8009e74:	e009      	b.n	8009e8a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	4413      	add	r3, r2
 8009e7c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009e80:	2200      	movs	r2, #0
 8009e82:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	3301      	adds	r3, #1
 8009e88:	60fb      	str	r3, [r7, #12]
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e90:	d3f1      	bcc.n	8009e76 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2200      	movs	r2, #0
 8009e96:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2201      	movs	r2, #1
 8009ea2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2201      	movs	r2, #1
 8009eb0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2240      	movs	r2, #64	@ 0x40
 8009eb6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	331c      	adds	r3, #28
 8009ee2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009ee6:	2100      	movs	r1, #0
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f002 fd90 	bl	800ca0e <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009ef4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ef8:	2100      	movs	r1, #0
 8009efa:	4618      	mov	r0, r3
 8009efc:	f002 fd87 	bl	800ca0e <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009f06:	2212      	movs	r2, #18
 8009f08:	2100      	movs	r1, #0
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f002 fd7f 	bl	800ca0e <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009f16:	223e      	movs	r2, #62	@ 0x3e
 8009f18:	2100      	movs	r1, #0
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f002 fd77 	bl	800ca0e <memset>

  return USBH_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3710      	adds	r7, #16
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}

08009f2a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009f2a:	b480      	push	{r7}
 8009f2c:	b085      	sub	sp, #20
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
 8009f32:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009f34:	2300      	movs	r3, #0
 8009f36:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d016      	beq.n	8009f6c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d10e      	bne.n	8009f66 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009f4e:	1c59      	adds	r1, r3, #1
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	33de      	adds	r3, #222	@ 0xde
 8009f5a:	6839      	ldr	r1, [r7, #0]
 8009f5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009f60:	2300      	movs	r3, #0
 8009f62:	73fb      	strb	r3, [r7, #15]
 8009f64:	e004      	b.n	8009f70 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009f66:	2302      	movs	r3, #2
 8009f68:	73fb      	strb	r3, [r7, #15]
 8009f6a:	e001      	b.n	8009f70 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009f6c:	2302      	movs	r3, #2
 8009f6e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3714      	adds	r7, #20
 8009f76:	46bd      	mov	sp, r7
 8009f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7c:	4770      	bx	lr

08009f7e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009f7e:	b480      	push	{r7}
 8009f80:	b085      	sub	sp, #20
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
 8009f86:	460b      	mov	r3, r1
 8009f88:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009f94:	78fa      	ldrb	r2, [r7, #3]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d204      	bcs.n	8009fa4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	78fa      	ldrb	r2, [r7, #3]
 8009f9e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009fa2:	e001      	b.n	8009fa8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009fa4:	2302      	movs	r3, #2
 8009fa6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3714      	adds	r7, #20
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr

08009fb6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009fb6:	b480      	push	{r7}
 8009fb8:	b087      	sub	sp, #28
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
 8009fbe:	4608      	mov	r0, r1
 8009fc0:	4611      	mov	r1, r2
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	70fb      	strb	r3, [r7, #3]
 8009fc8:	460b      	mov	r3, r1
 8009fca:	70bb      	strb	r3, [r7, #2]
 8009fcc:	4613      	mov	r3, r2
 8009fce:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009fde:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009fe0:	e025      	b.n	800a02e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009fe2:	7dfb      	ldrb	r3, [r7, #23]
 8009fe4:	221a      	movs	r2, #26
 8009fe6:	fb02 f303 	mul.w	r3, r2, r3
 8009fea:	3308      	adds	r3, #8
 8009fec:	68fa      	ldr	r2, [r7, #12]
 8009fee:	4413      	add	r3, r2
 8009ff0:	3302      	adds	r3, #2
 8009ff2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009ff4:	693b      	ldr	r3, [r7, #16]
 8009ff6:	795b      	ldrb	r3, [r3, #5]
 8009ff8:	78fa      	ldrb	r2, [r7, #3]
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d002      	beq.n	800a004 <USBH_FindInterface+0x4e>
 8009ffe:	78fb      	ldrb	r3, [r7, #3]
 800a000:	2bff      	cmp	r3, #255	@ 0xff
 800a002:	d111      	bne.n	800a028 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a008:	78ba      	ldrb	r2, [r7, #2]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d002      	beq.n	800a014 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a00e:	78bb      	ldrb	r3, [r7, #2]
 800a010:	2bff      	cmp	r3, #255	@ 0xff
 800a012:	d109      	bne.n	800a028 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a018:	787a      	ldrb	r2, [r7, #1]
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d002      	beq.n	800a024 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a01e:	787b      	ldrb	r3, [r7, #1]
 800a020:	2bff      	cmp	r3, #255	@ 0xff
 800a022:	d101      	bne.n	800a028 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800a024:	7dfb      	ldrb	r3, [r7, #23]
 800a026:	e006      	b.n	800a036 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800a028:	7dfb      	ldrb	r3, [r7, #23]
 800a02a:	3301      	adds	r3, #1
 800a02c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a02e:	7dfb      	ldrb	r3, [r7, #23]
 800a030:	2b01      	cmp	r3, #1
 800a032:	d9d6      	bls.n	8009fe2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800a034:	23ff      	movs	r3, #255	@ 0xff
}
 800a036:	4618      	mov	r0, r3
 800a038:	371c      	adds	r7, #28
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr

0800a042 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b082      	sub	sp, #8
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f001 fcfc 	bl	800ba48 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800a050:	2101      	movs	r1, #1
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f001 fe03 	bl	800bc5e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3708      	adds	r7, #8
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
	...

0800a064 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b088      	sub	sp, #32
 800a068:	af04      	add	r7, sp, #16
 800a06a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800a06c:	2302      	movs	r3, #2
 800a06e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800a070:	2300      	movs	r3, #0
 800a072:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d102      	bne.n	800a086 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2203      	movs	r2, #3
 800a084:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	781b      	ldrb	r3, [r3, #0]
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	2b0b      	cmp	r3, #11
 800a08e:	f200 81bc 	bhi.w	800a40a <USBH_Process+0x3a6>
 800a092:	a201      	add	r2, pc, #4	@ (adr r2, 800a098 <USBH_Process+0x34>)
 800a094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a098:	0800a0c9 	.word	0x0800a0c9
 800a09c:	0800a0fb 	.word	0x0800a0fb
 800a0a0:	0800a165 	.word	0x0800a165
 800a0a4:	0800a3a5 	.word	0x0800a3a5
 800a0a8:	0800a40b 	.word	0x0800a40b
 800a0ac:	0800a205 	.word	0x0800a205
 800a0b0:	0800a34b 	.word	0x0800a34b
 800a0b4:	0800a23b 	.word	0x0800a23b
 800a0b8:	0800a25b 	.word	0x0800a25b
 800a0bc:	0800a279 	.word	0x0800a279
 800a0c0:	0800a2bd 	.word	0x0800a2bd
 800a0c4:	0800a38d 	.word	0x0800a38d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	f000 819c 	beq.w	800a40e <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a0dc:	20c8      	movs	r0, #200	@ 0xc8
 800a0de:	f001 fe08 	bl	800bcf2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f001 fd0d 	bl	800bb02 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a0f8:	e189      	b.n	800a40e <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800a100:	b2db      	uxtb	r3, r3
 800a102:	2b01      	cmp	r3, #1
 800a104:	d107      	bne.n	800a116 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2202      	movs	r2, #2
 800a112:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a114:	e18a      	b.n	800a42c <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800a11c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a120:	d914      	bls.n	800a14c <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800a128:	3301      	adds	r3, #1
 800a12a:	b2da      	uxtb	r2, r3
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800a138:	2b03      	cmp	r3, #3
 800a13a:	d903      	bls.n	800a144 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	220d      	movs	r2, #13
 800a140:	701a      	strb	r2, [r3, #0]
      break;
 800a142:	e173      	b.n	800a42c <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2200      	movs	r2, #0
 800a148:	701a      	strb	r2, [r3, #0]
      break;
 800a14a:	e16f      	b.n	800a42c <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800a152:	f103 020a 	add.w	r2, r3, #10
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800a15c:	200a      	movs	r0, #10
 800a15e:	f001 fdc8 	bl	800bcf2 <USBH_Delay>
      break;
 800a162:	e163      	b.n	800a42c <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d005      	beq.n	800a17a <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a174:	2104      	movs	r1, #4
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a17a:	2064      	movs	r0, #100	@ 0x64
 800a17c:	f001 fdb9 	bl	800bcf2 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f001 fc97 	bl	800bab4 <USBH_LL_GetSpeed>
 800a186:	4603      	mov	r3, r0
 800a188:	461a      	mov	r2, r3
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2205      	movs	r2, #5
 800a194:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a196:	2100      	movs	r1, #0
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f001 faa2 	bl	800b6e2 <USBH_AllocPipe>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a1a6:	2180      	movs	r1, #128	@ 0x80
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f001 fa9a 	bl	800b6e2 <USBH_AllocPipe>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	7919      	ldrb	r1, [r3, #4]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a1c6:	687a      	ldr	r2, [r7, #4]
 800a1c8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a1ca:	9202      	str	r2, [sp, #8]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	9201      	str	r2, [sp, #4]
 800a1d0:	9300      	str	r3, [sp, #0]
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	2280      	movs	r2, #128	@ 0x80
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f001 fa54 	bl	800b684 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	7959      	ldrb	r1, [r3, #5]
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a1ec:	687a      	ldr	r2, [r7, #4]
 800a1ee:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a1f0:	9202      	str	r2, [sp, #8]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	9201      	str	r2, [sp, #4]
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f001 fa41 	bl	800b684 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a202:	e113      	b.n	800a42c <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 f917 	bl	800a438 <USBH_HandleEnum>
 800a20a:	4603      	mov	r3, r0
 800a20c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a20e:	7bbb      	ldrb	r3, [r7, #14]
 800a210:	b2db      	uxtb	r3, r3
 800a212:	2b00      	cmp	r3, #0
 800a214:	f040 80fd 	bne.w	800a412 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2200      	movs	r2, #0
 800a21c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800a226:	2b01      	cmp	r3, #1
 800a228:	d103      	bne.n	800a232 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2208      	movs	r2, #8
 800a22e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a230:	e0ef      	b.n	800a412 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2207      	movs	r2, #7
 800a236:	701a      	strb	r2, [r3, #0]
      break;
 800a238:	e0eb      	b.n	800a412 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a240:	2b00      	cmp	r3, #0
 800a242:	f000 80e8 	beq.w	800a416 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a24c:	2101      	movs	r1, #1
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2208      	movs	r2, #8
 800a256:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800a258:	e0dd      	b.n	800a416 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800a260:	4619      	mov	r1, r3
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f000 fc3f 	bl	800aae6 <USBH_SetCfg>
 800a268:	4603      	mov	r3, r0
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	f040 80d5 	bne.w	800a41a <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2209      	movs	r2, #9
 800a274:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a276:	e0d0      	b.n	800a41a <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800a27e:	f003 0320 	and.w	r3, r3, #32
 800a282:	2b00      	cmp	r3, #0
 800a284:	d016      	beq.n	800a2b4 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a286:	2101      	movs	r1, #1
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 fc4f 	bl	800ab2c <USBH_SetFeature>
 800a28e:	4603      	mov	r3, r0
 800a290:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a292:	7bbb      	ldrb	r3, [r7, #14]
 800a294:	b2db      	uxtb	r3, r3
 800a296:	2b00      	cmp	r3, #0
 800a298:	d103      	bne.n	800a2a2 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	220a      	movs	r2, #10
 800a29e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a2a0:	e0bd      	b.n	800a41e <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800a2a2:	7bbb      	ldrb	r3, [r7, #14]
 800a2a4:	b2db      	uxtb	r3, r3
 800a2a6:	2b03      	cmp	r3, #3
 800a2a8:	f040 80b9 	bne.w	800a41e <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	220a      	movs	r2, #10
 800a2b0:	701a      	strb	r2, [r3, #0]
      break;
 800a2b2:	e0b4      	b.n	800a41e <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	220a      	movs	r2, #10
 800a2b8:	701a      	strb	r2, [r3, #0]
      break;
 800a2ba:	e0b0      	b.n	800a41e <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	f000 80ad 	beq.w	800a422 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	73fb      	strb	r3, [r7, #15]
 800a2d4:	e016      	b.n	800a304 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a2d6:	7bfa      	ldrb	r2, [r7, #15]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	32de      	adds	r2, #222	@ 0xde
 800a2dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2e0:	791a      	ldrb	r2, [r3, #4]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d108      	bne.n	800a2fe <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a2ec:	7bfa      	ldrb	r2, [r7, #15]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	32de      	adds	r2, #222	@ 0xde
 800a2f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800a2fc:	e005      	b.n	800a30a <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a2fe:	7bfb      	ldrb	r3, [r7, #15]
 800a300:	3301      	adds	r3, #1
 800a302:	73fb      	strb	r3, [r7, #15]
 800a304:	7bfb      	ldrb	r3, [r7, #15]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d0e5      	beq.n	800a2d6 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a310:	2b00      	cmp	r3, #0
 800a312:	d016      	beq.n	800a342 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a31a:	689b      	ldr	r3, [r3, #8]
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	4798      	blx	r3
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d109      	bne.n	800a33a <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2206      	movs	r2, #6
 800a32a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a332:	2103      	movs	r1, #3
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a338:	e073      	b.n	800a422 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	220d      	movs	r2, #13
 800a33e:	701a      	strb	r2, [r3, #0]
      break;
 800a340:	e06f      	b.n	800a422 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	220d      	movs	r2, #13
 800a346:	701a      	strb	r2, [r3, #0]
      break;
 800a348:	e06b      	b.n	800a422 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a350:	2b00      	cmp	r3, #0
 800a352:	d017      	beq.n	800a384 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a35a:	691b      	ldr	r3, [r3, #16]
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	4798      	blx	r3
 800a360:	4603      	mov	r3, r0
 800a362:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a364:	7bbb      	ldrb	r3, [r7, #14]
 800a366:	b2db      	uxtb	r3, r3
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d103      	bne.n	800a374 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	220b      	movs	r2, #11
 800a370:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a372:	e058      	b.n	800a426 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800a374:	7bbb      	ldrb	r3, [r7, #14]
 800a376:	b2db      	uxtb	r3, r3
 800a378:	2b02      	cmp	r3, #2
 800a37a:	d154      	bne.n	800a426 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	220d      	movs	r2, #13
 800a380:	701a      	strb	r2, [r3, #0]
      break;
 800a382:	e050      	b.n	800a426 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	220d      	movs	r2, #13
 800a388:	701a      	strb	r2, [r3, #0]
      break;
 800a38a:	e04c      	b.n	800a426 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a392:	2b00      	cmp	r3, #0
 800a394:	d049      	beq.n	800a42a <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a39c:	695b      	ldr	r3, [r3, #20]
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	4798      	blx	r3
      }
      break;
 800a3a2:	e042      	b.n	800a42a <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f7ff fd4b 	bl	8009e48 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d009      	beq.n	800a3d0 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a3c2:	68db      	ldr	r3, [r3, #12]
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d005      	beq.n	800a3e6 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a3e0:	2105      	movs	r1, #5
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d107      	bne.n	800a402 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f7ff fe21 	bl	800a042 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a400:	e014      	b.n	800a42c <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f001 fb20 	bl	800ba48 <USBH_LL_Start>
      break;
 800a408:	e010      	b.n	800a42c <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800a40a:	bf00      	nop
 800a40c:	e00e      	b.n	800a42c <USBH_Process+0x3c8>
      break;
 800a40e:	bf00      	nop
 800a410:	e00c      	b.n	800a42c <USBH_Process+0x3c8>
      break;
 800a412:	bf00      	nop
 800a414:	e00a      	b.n	800a42c <USBH_Process+0x3c8>
    break;
 800a416:	bf00      	nop
 800a418:	e008      	b.n	800a42c <USBH_Process+0x3c8>
      break;
 800a41a:	bf00      	nop
 800a41c:	e006      	b.n	800a42c <USBH_Process+0x3c8>
      break;
 800a41e:	bf00      	nop
 800a420:	e004      	b.n	800a42c <USBH_Process+0x3c8>
      break;
 800a422:	bf00      	nop
 800a424:	e002      	b.n	800a42c <USBH_Process+0x3c8>
      break;
 800a426:	bf00      	nop
 800a428:	e000      	b.n	800a42c <USBH_Process+0x3c8>
      break;
 800a42a:	bf00      	nop
  }
  return USBH_OK;
 800a42c:	2300      	movs	r3, #0
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
 800a436:	bf00      	nop

0800a438 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b088      	sub	sp, #32
 800a43c:	af04      	add	r7, sp, #16
 800a43e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a440:	2301      	movs	r3, #1
 800a442:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a444:	2301      	movs	r3, #1
 800a446:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	785b      	ldrb	r3, [r3, #1]
 800a44c:	2b07      	cmp	r3, #7
 800a44e:	f200 81bd 	bhi.w	800a7cc <USBH_HandleEnum+0x394>
 800a452:	a201      	add	r2, pc, #4	@ (adr r2, 800a458 <USBH_HandleEnum+0x20>)
 800a454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a458:	0800a479 	.word	0x0800a479
 800a45c:	0800a533 	.word	0x0800a533
 800a460:	0800a59d 	.word	0x0800a59d
 800a464:	0800a627 	.word	0x0800a627
 800a468:	0800a691 	.word	0x0800a691
 800a46c:	0800a701 	.word	0x0800a701
 800a470:	0800a747 	.word	0x0800a747
 800a474:	0800a78d 	.word	0x0800a78d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a478:	2108      	movs	r1, #8
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 fa50 	bl	800a920 <USBH_Get_DevDesc>
 800a480:	4603      	mov	r3, r0
 800a482:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a484:	7bbb      	ldrb	r3, [r7, #14]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d12e      	bne.n	800a4e8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2201      	movs	r2, #1
 800a498:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	7919      	ldrb	r1, [r3, #4]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a4ae:	9202      	str	r2, [sp, #8]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	9201      	str	r2, [sp, #4]
 800a4b4:	9300      	str	r3, [sp, #0]
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2280      	movs	r2, #128	@ 0x80
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f001 f8e2 	bl	800b684 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	7959      	ldrb	r1, [r3, #5]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a4d0:	687a      	ldr	r2, [r7, #4]
 800a4d2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a4d4:	9202      	str	r2, [sp, #8]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	9201      	str	r2, [sp, #4]
 800a4da:	9300      	str	r3, [sp, #0]
 800a4dc:	4603      	mov	r3, r0
 800a4de:	2200      	movs	r2, #0
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f001 f8cf 	bl	800b684 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a4e6:	e173      	b.n	800a7d0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a4e8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ea:	2b03      	cmp	r3, #3
 800a4ec:	f040 8170 	bne.w	800a7d0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a4f6:	3301      	adds	r3, #1
 800a4f8:	b2da      	uxtb	r2, r3
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a506:	2b03      	cmp	r3, #3
 800a508:	d903      	bls.n	800a512 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	220d      	movs	r2, #13
 800a50e:	701a      	strb	r2, [r3, #0]
      break;
 800a510:	e15e      	b.n	800a7d0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	795b      	ldrb	r3, [r3, #5]
 800a516:	4619      	mov	r1, r3
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f001 f903 	bl	800b724 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	791b      	ldrb	r3, [r3, #4]
 800a522:	4619      	mov	r1, r3
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f001 f8fd 	bl	800b724 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	701a      	strb	r2, [r3, #0]
      break;
 800a530:	e14e      	b.n	800a7d0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a532:	2112      	movs	r1, #18
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f000 f9f3 	bl	800a920 <USBH_Get_DevDesc>
 800a53a:	4603      	mov	r3, r0
 800a53c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a53e:	7bbb      	ldrb	r3, [r7, #14]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d103      	bne.n	800a54c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2202      	movs	r2, #2
 800a548:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a54a:	e143      	b.n	800a7d4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a54c:	7bbb      	ldrb	r3, [r7, #14]
 800a54e:	2b03      	cmp	r3, #3
 800a550:	f040 8140 	bne.w	800a7d4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a55a:	3301      	adds	r3, #1
 800a55c:	b2da      	uxtb	r2, r3
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a56a:	2b03      	cmp	r3, #3
 800a56c:	d903      	bls.n	800a576 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	220d      	movs	r2, #13
 800a572:	701a      	strb	r2, [r3, #0]
      break;
 800a574:	e12e      	b.n	800a7d4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	795b      	ldrb	r3, [r3, #5]
 800a57a:	4619      	mov	r1, r3
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f001 f8d1 	bl	800b724 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	791b      	ldrb	r3, [r3, #4]
 800a586:	4619      	mov	r1, r3
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f001 f8cb 	bl	800b724 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2200      	movs	r2, #0
 800a592:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2200      	movs	r2, #0
 800a598:	701a      	strb	r2, [r3, #0]
      break;
 800a59a:	e11b      	b.n	800a7d4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a59c:	2101      	movs	r1, #1
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 fa7d 	bl	800aa9e <USBH_SetAddress>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a5a8:	7bbb      	ldrb	r3, [r7, #14]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d130      	bne.n	800a610 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800a5ae:	2002      	movs	r0, #2
 800a5b0:	f001 fb9f 	bl	800bcf2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2203      	movs	r2, #3
 800a5c0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	7919      	ldrb	r1, [r3, #4]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a5d6:	9202      	str	r2, [sp, #8]
 800a5d8:	2200      	movs	r2, #0
 800a5da:	9201      	str	r2, [sp, #4]
 800a5dc:	9300      	str	r3, [sp, #0]
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2280      	movs	r2, #128	@ 0x80
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f001 f84e 	bl	800b684 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	7959      	ldrb	r1, [r3, #5]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a5f8:	687a      	ldr	r2, [r7, #4]
 800a5fa:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a5fc:	9202      	str	r2, [sp, #8]
 800a5fe:	2200      	movs	r2, #0
 800a600:	9201      	str	r2, [sp, #4]
 800a602:	9300      	str	r3, [sp, #0]
 800a604:	4603      	mov	r3, r0
 800a606:	2200      	movs	r2, #0
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f001 f83b 	bl	800b684 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a60e:	e0e3      	b.n	800a7d8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a610:	7bbb      	ldrb	r3, [r7, #14]
 800a612:	2b03      	cmp	r3, #3
 800a614:	f040 80e0 	bne.w	800a7d8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	220d      	movs	r2, #13
 800a61c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2200      	movs	r2, #0
 800a622:	705a      	strb	r2, [r3, #1]
      break;
 800a624:	e0d8      	b.n	800a7d8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a626:	2109      	movs	r1, #9
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 f9a5 	bl	800a978 <USBH_Get_CfgDesc>
 800a62e:	4603      	mov	r3, r0
 800a630:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a632:	7bbb      	ldrb	r3, [r7, #14]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d103      	bne.n	800a640 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2204      	movs	r2, #4
 800a63c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a63e:	e0cd      	b.n	800a7dc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a640:	7bbb      	ldrb	r3, [r7, #14]
 800a642:	2b03      	cmp	r3, #3
 800a644:	f040 80ca 	bne.w	800a7dc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a64e:	3301      	adds	r3, #1
 800a650:	b2da      	uxtb	r2, r3
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a65e:	2b03      	cmp	r3, #3
 800a660:	d903      	bls.n	800a66a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	220d      	movs	r2, #13
 800a666:	701a      	strb	r2, [r3, #0]
      break;
 800a668:	e0b8      	b.n	800a7dc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	795b      	ldrb	r3, [r3, #5]
 800a66e:	4619      	mov	r1, r3
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f001 f857 	bl	800b724 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	791b      	ldrb	r3, [r3, #4]
 800a67a:	4619      	mov	r1, r3
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f001 f851 	bl	800b724 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2200      	movs	r2, #0
 800a686:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2200      	movs	r2, #0
 800a68c:	701a      	strb	r2, [r3, #0]
      break;
 800a68e:	e0a5      	b.n	800a7dc <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800a696:	4619      	mov	r1, r3
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f000 f96d 	bl	800a978 <USBH_Get_CfgDesc>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a6a2:	7bbb      	ldrb	r3, [r7, #14]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d103      	bne.n	800a6b0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2205      	movs	r2, #5
 800a6ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a6ae:	e097      	b.n	800a7e0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a6b0:	7bbb      	ldrb	r3, [r7, #14]
 800a6b2:	2b03      	cmp	r3, #3
 800a6b4:	f040 8094 	bne.w	800a7e0 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a6be:	3301      	adds	r3, #1
 800a6c0:	b2da      	uxtb	r2, r3
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a6ce:	2b03      	cmp	r3, #3
 800a6d0:	d903      	bls.n	800a6da <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	220d      	movs	r2, #13
 800a6d6:	701a      	strb	r2, [r3, #0]
      break;
 800a6d8:	e082      	b.n	800a7e0 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	795b      	ldrb	r3, [r3, #5]
 800a6de:	4619      	mov	r1, r3
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f001 f81f 	bl	800b724 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	791b      	ldrb	r3, [r3, #4]
 800a6ea:	4619      	mov	r1, r3
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f001 f819 	bl	800b724 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	701a      	strb	r2, [r3, #0]
      break;
 800a6fe:	e06f      	b.n	800a7e0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800a706:	2b00      	cmp	r3, #0
 800a708:	d019      	beq.n	800a73e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a716:	23ff      	movs	r3, #255	@ 0xff
 800a718:	6878      	ldr	r0, [r7, #4]
 800a71a:	f000 f957 	bl	800a9cc <USBH_Get_StringDesc>
 800a71e:	4603      	mov	r3, r0
 800a720:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a722:	7bbb      	ldrb	r3, [r7, #14]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d103      	bne.n	800a730 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2206      	movs	r2, #6
 800a72c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a72e:	e059      	b.n	800a7e4 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a730:	7bbb      	ldrb	r3, [r7, #14]
 800a732:	2b03      	cmp	r3, #3
 800a734:	d156      	bne.n	800a7e4 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2206      	movs	r2, #6
 800a73a:	705a      	strb	r2, [r3, #1]
      break;
 800a73c:	e052      	b.n	800a7e4 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2206      	movs	r2, #6
 800a742:	705a      	strb	r2, [r3, #1]
      break;
 800a744:	e04e      	b.n	800a7e4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d019      	beq.n	800a784 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a75c:	23ff      	movs	r3, #255	@ 0xff
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 f934 	bl	800a9cc <USBH_Get_StringDesc>
 800a764:	4603      	mov	r3, r0
 800a766:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a768:	7bbb      	ldrb	r3, [r7, #14]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d103      	bne.n	800a776 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2207      	movs	r2, #7
 800a772:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a774:	e038      	b.n	800a7e8 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a776:	7bbb      	ldrb	r3, [r7, #14]
 800a778:	2b03      	cmp	r3, #3
 800a77a:	d135      	bne.n	800a7e8 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2207      	movs	r2, #7
 800a780:	705a      	strb	r2, [r3, #1]
      break;
 800a782:	e031      	b.n	800a7e8 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2207      	movs	r2, #7
 800a788:	705a      	strb	r2, [r3, #1]
      break;
 800a78a:	e02d      	b.n	800a7e8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800a792:	2b00      	cmp	r3, #0
 800a794:	d017      	beq.n	800a7c6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a7a2:	23ff      	movs	r3, #255	@ 0xff
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	f000 f911 	bl	800a9cc <USBH_Get_StringDesc>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a7ae:	7bbb      	ldrb	r3, [r7, #14]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d102      	bne.n	800a7ba <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a7b8:	e018      	b.n	800a7ec <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a7ba:	7bbb      	ldrb	r3, [r7, #14]
 800a7bc:	2b03      	cmp	r3, #3
 800a7be:	d115      	bne.n	800a7ec <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	73fb      	strb	r3, [r7, #15]
      break;
 800a7c4:	e012      	b.n	800a7ec <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	73fb      	strb	r3, [r7, #15]
      break;
 800a7ca:	e00f      	b.n	800a7ec <USBH_HandleEnum+0x3b4>

    default:
      break;
 800a7cc:	bf00      	nop
 800a7ce:	e00e      	b.n	800a7ee <USBH_HandleEnum+0x3b6>
      break;
 800a7d0:	bf00      	nop
 800a7d2:	e00c      	b.n	800a7ee <USBH_HandleEnum+0x3b6>
      break;
 800a7d4:	bf00      	nop
 800a7d6:	e00a      	b.n	800a7ee <USBH_HandleEnum+0x3b6>
      break;
 800a7d8:	bf00      	nop
 800a7da:	e008      	b.n	800a7ee <USBH_HandleEnum+0x3b6>
      break;
 800a7dc:	bf00      	nop
 800a7de:	e006      	b.n	800a7ee <USBH_HandleEnum+0x3b6>
      break;
 800a7e0:	bf00      	nop
 800a7e2:	e004      	b.n	800a7ee <USBH_HandleEnum+0x3b6>
      break;
 800a7e4:	bf00      	nop
 800a7e6:	e002      	b.n	800a7ee <USBH_HandleEnum+0x3b6>
      break;
 800a7e8:	bf00      	nop
 800a7ea:	e000      	b.n	800a7ee <USBH_HandleEnum+0x3b6>
      break;
 800a7ec:	bf00      	nop
  }
  return Status;
 800a7ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3710      	adds	r7, #16
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	683a      	ldr	r2, [r7, #0]
 800a806:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800a80a:	bf00      	nop
 800a80c:	370c      	adds	r7, #12
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr

0800a816 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a816:	b580      	push	{r7, lr}
 800a818:	b082      	sub	sp, #8
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a824:	1c5a      	adds	r2, r3, #1
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 f804 	bl	800a83a <USBH_HandleSof>
}
 800a832:	bf00      	nop
 800a834:	3708      	adds	r7, #8
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}

0800a83a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a83a:	b580      	push	{r7, lr}
 800a83c:	b082      	sub	sp, #8
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	b2db      	uxtb	r3, r3
 800a848:	2b0b      	cmp	r3, #11
 800a84a:	d10a      	bne.n	800a862 <USBH_HandleSof+0x28>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a852:	2b00      	cmp	r3, #0
 800a854:	d005      	beq.n	800a862 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a85c:	699b      	ldr	r3, [r3, #24]
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	4798      	blx	r3
  }
}
 800a862:	bf00      	nop
 800a864:	3708      	adds	r7, #8
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}

0800a86a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a86a:	b480      	push	{r7}
 800a86c:	b083      	sub	sp, #12
 800a86e:	af00      	add	r7, sp, #0
 800a870:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2201      	movs	r2, #1
 800a876:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800a87a:	bf00      	nop
}
 800a87c:	370c      	adds	r7, #12
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr

0800a886 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a886:	b480      	push	{r7}
 800a888:	b083      	sub	sp, #12
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2200      	movs	r2, #0
 800a892:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2201      	movs	r2, #1
 800a89a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800a89e:	bf00      	nop
}
 800a8a0:	370c      	adds	r7, #12
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a8:	4770      	bx	lr

0800a8aa <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a8aa:	b480      	push	{r7}
 800a8ac:	b083      	sub	sp, #12
 800a8ae:	af00      	add	r7, sp, #0
 800a8b0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a8ca:	2300      	movs	r3, #0
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	370c      	adds	r7, #12
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b082      	sub	sp, #8
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f001 f8c0 	bl	800ba7e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	791b      	ldrb	r3, [r3, #4]
 800a902:	4619      	mov	r1, r3
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 ff0d 	bl	800b724 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	795b      	ldrb	r3, [r3, #5]
 800a90e:	4619      	mov	r1, r3
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f000 ff07 	bl	800b724 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a916:	2300      	movs	r3, #0
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3708      	adds	r7, #8
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b086      	sub	sp, #24
 800a924:	af02      	add	r7, sp, #8
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	460b      	mov	r3, r1
 800a92a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800a92c:	887b      	ldrh	r3, [r7, #2]
 800a92e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a932:	d901      	bls.n	800a938 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a934:	2303      	movs	r3, #3
 800a936:	e01b      	b.n	800a970 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a93e:	887b      	ldrh	r3, [r7, #2]
 800a940:	9300      	str	r3, [sp, #0]
 800a942:	4613      	mov	r3, r2
 800a944:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a948:	2100      	movs	r1, #0
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 f872 	bl	800aa34 <USBH_GetDescriptor>
 800a950:	4603      	mov	r3, r0
 800a952:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800a954:	7bfb      	ldrb	r3, [r7, #15]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d109      	bne.n	800a96e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a960:	887a      	ldrh	r2, [r7, #2]
 800a962:	4619      	mov	r1, r3
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f000 f929 	bl	800abbc <USBH_ParseDevDesc>
 800a96a:	4603      	mov	r3, r0
 800a96c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a96e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a970:	4618      	mov	r0, r3
 800a972:	3710      	adds	r7, #16
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b086      	sub	sp, #24
 800a97c:	af02      	add	r7, sp, #8
 800a97e:	6078      	str	r0, [r7, #4]
 800a980:	460b      	mov	r3, r1
 800a982:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	331c      	adds	r3, #28
 800a988:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a98a:	887b      	ldrh	r3, [r7, #2]
 800a98c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a990:	d901      	bls.n	800a996 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a992:	2303      	movs	r3, #3
 800a994:	e016      	b.n	800a9c4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a996:	887b      	ldrh	r3, [r7, #2]
 800a998:	9300      	str	r3, [sp, #0]
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a9a0:	2100      	movs	r1, #0
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 f846 	bl	800aa34 <USBH_GetDescriptor>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a9ac:	7bfb      	ldrb	r3, [r7, #15]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d107      	bne.n	800a9c2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a9b2:	887b      	ldrh	r3, [r7, #2]
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	68b9      	ldr	r1, [r7, #8]
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f000 f9af 	bl	800ad1c <USBH_ParseCfgDesc>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a9c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3710      	adds	r7, #16
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}

0800a9cc <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b088      	sub	sp, #32
 800a9d0:	af02      	add	r7, sp, #8
 800a9d2:	60f8      	str	r0, [r7, #12]
 800a9d4:	607a      	str	r2, [r7, #4]
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	460b      	mov	r3, r1
 800a9da:	72fb      	strb	r3, [r7, #11]
 800a9dc:	4613      	mov	r3, r2
 800a9de:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a9e0:	893b      	ldrh	r3, [r7, #8]
 800a9e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9e6:	d802      	bhi.n	800a9ee <USBH_Get_StringDesc+0x22>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d101      	bne.n	800a9f2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a9ee:	2303      	movs	r3, #3
 800a9f0:	e01c      	b.n	800aa2c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a9f2:	7afb      	ldrb	r3, [r7, #11]
 800a9f4:	b29b      	uxth	r3, r3
 800a9f6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a9fa:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800aa02:	893b      	ldrh	r3, [r7, #8]
 800aa04:	9300      	str	r3, [sp, #0]
 800aa06:	460b      	mov	r3, r1
 800aa08:	2100      	movs	r1, #0
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f000 f812 	bl	800aa34 <USBH_GetDescriptor>
 800aa10:	4603      	mov	r3, r0
 800aa12:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800aa14:	7dfb      	ldrb	r3, [r7, #23]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d107      	bne.n	800aa2a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800aa20:	893a      	ldrh	r2, [r7, #8]
 800aa22:	6879      	ldr	r1, [r7, #4]
 800aa24:	4618      	mov	r0, r3
 800aa26:	f000 fb8c 	bl	800b142 <USBH_ParseStringDesc>
  }

  return status;
 800aa2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3718      	adds	r7, #24
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b084      	sub	sp, #16
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	60f8      	str	r0, [r7, #12]
 800aa3c:	607b      	str	r3, [r7, #4]
 800aa3e:	460b      	mov	r3, r1
 800aa40:	72fb      	strb	r3, [r7, #11]
 800aa42:	4613      	mov	r3, r2
 800aa44:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	789b      	ldrb	r3, [r3, #2]
 800aa4a:	2b01      	cmp	r3, #1
 800aa4c:	d11c      	bne.n	800aa88 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800aa4e:	7afb      	ldrb	r3, [r7, #11]
 800aa50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aa54:	b2da      	uxtb	r2, r3
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2206      	movs	r2, #6
 800aa5e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	893a      	ldrh	r2, [r7, #8]
 800aa64:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800aa66:	893b      	ldrh	r3, [r7, #8]
 800aa68:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aa6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aa70:	d104      	bne.n	800aa7c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	f240 4209 	movw	r2, #1033	@ 0x409
 800aa78:	829a      	strh	r2, [r3, #20]
 800aa7a:	e002      	b.n	800aa82 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	8b3a      	ldrh	r2, [r7, #24]
 800aa86:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800aa88:	8b3b      	ldrh	r3, [r7, #24]
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	6879      	ldr	r1, [r7, #4]
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f000 fba4 	bl	800b1dc <USBH_CtlReq>
 800aa94:	4603      	mov	r3, r0
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3710      	adds	r7, #16
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}

0800aa9e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800aa9e:	b580      	push	{r7, lr}
 800aaa0:	b082      	sub	sp, #8
 800aaa2:	af00      	add	r7, sp, #0
 800aaa4:	6078      	str	r0, [r7, #4]
 800aaa6:	460b      	mov	r3, r1
 800aaa8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	789b      	ldrb	r3, [r3, #2]
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d10f      	bne.n	800aad2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2200      	movs	r2, #0
 800aab6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2205      	movs	r2, #5
 800aabc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800aabe:	78fb      	ldrb	r3, [r7, #3]
 800aac0:	b29a      	uxth	r2, r3
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2200      	movs	r2, #0
 800aaca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2200      	movs	r2, #0
 800aad0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800aad2:	2200      	movs	r2, #0
 800aad4:	2100      	movs	r1, #0
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 fb80 	bl	800b1dc <USBH_CtlReq>
 800aadc:	4603      	mov	r3, r0
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3708      	adds	r7, #8
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b082      	sub	sp, #8
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
 800aaee:	460b      	mov	r3, r1
 800aaf0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	789b      	ldrb	r3, [r3, #2]
 800aaf6:	2b01      	cmp	r3, #1
 800aaf8:	d10e      	bne.n	800ab18 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2200      	movs	r2, #0
 800aafe:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2209      	movs	r2, #9
 800ab04:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	887a      	ldrh	r2, [r7, #2]
 800ab0a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2200      	movs	r2, #0
 800ab16:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ab18:	2200      	movs	r2, #0
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f000 fb5d 	bl	800b1dc <USBH_CtlReq>
 800ab22:	4603      	mov	r3, r0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3708      	adds	r7, #8
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b082      	sub	sp, #8
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
 800ab34:	460b      	mov	r3, r1
 800ab36:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	789b      	ldrb	r3, [r3, #2]
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d10f      	bne.n	800ab60 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	2203      	movs	r2, #3
 800ab4a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ab4c:	78fb      	ldrb	r3, [r7, #3]
 800ab4e:	b29a      	uxth	r2, r3
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2200      	movs	r2, #0
 800ab58:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ab60:	2200      	movs	r2, #0
 800ab62:	2100      	movs	r1, #0
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 fb39 	bl	800b1dc <USBH_CtlReq>
 800ab6a:	4603      	mov	r3, r0
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	3708      	adds	r7, #8
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	789b      	ldrb	r3, [r3, #2]
 800ab84:	2b01      	cmp	r3, #1
 800ab86:	d10f      	bne.n	800aba8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2202      	movs	r2, #2
 800ab8c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2201      	movs	r2, #1
 800ab92:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2200      	movs	r2, #0
 800ab98:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ab9a:	78fb      	ldrb	r3, [r7, #3]
 800ab9c:	b29a      	uxth	r2, r3
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2200      	movs	r2, #0
 800aba6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800aba8:	2200      	movs	r2, #0
 800abaa:	2100      	movs	r1, #0
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f000 fb15 	bl	800b1dc <USBH_CtlReq>
 800abb2:	4603      	mov	r3, r0
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3708      	adds	r7, #8
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b087      	sub	sp, #28
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	60f8      	str	r0, [r7, #12]
 800abc4:	60b9      	str	r1, [r7, #8]
 800abc6:	4613      	mov	r3, r2
 800abc8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800abd0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800abd2:	2300      	movs	r3, #0
 800abd4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d101      	bne.n	800abe0 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800abdc:	2302      	movs	r3, #2
 800abde:	e094      	b.n	800ad0a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	781a      	ldrb	r2, [r3, #0]
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	785a      	ldrb	r2, [r3, #1]
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	3302      	adds	r3, #2
 800abf4:	781b      	ldrb	r3, [r3, #0]
 800abf6:	461a      	mov	r2, r3
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	3303      	adds	r3, #3
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	021b      	lsls	r3, r3, #8
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	4313      	orrs	r3, r2
 800ac04:	b29a      	uxth	r2, r3
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	791a      	ldrb	r2, [r3, #4]
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	795a      	ldrb	r2, [r3, #5]
 800ac16:	693b      	ldr	r3, [r7, #16]
 800ac18:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	799a      	ldrb	r2, [r3, #6]
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	79da      	ldrb	r2, [r3, #7]
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d004      	beq.n	800ac3e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d11b      	bne.n	800ac76 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800ac3e:	693b      	ldr	r3, [r7, #16]
 800ac40:	79db      	ldrb	r3, [r3, #7]
 800ac42:	2b20      	cmp	r3, #32
 800ac44:	dc0f      	bgt.n	800ac66 <USBH_ParseDevDesc+0xaa>
 800ac46:	2b08      	cmp	r3, #8
 800ac48:	db0f      	blt.n	800ac6a <USBH_ParseDevDesc+0xae>
 800ac4a:	3b08      	subs	r3, #8
 800ac4c:	4a32      	ldr	r2, [pc, #200]	@ (800ad18 <USBH_ParseDevDesc+0x15c>)
 800ac4e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac52:	f003 0301 	and.w	r3, r3, #1
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	bf14      	ite	ne
 800ac5a:	2301      	movne	r3, #1
 800ac5c:	2300      	moveq	r3, #0
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d106      	bne.n	800ac72 <USBH_ParseDevDesc+0xb6>
 800ac64:	e001      	b.n	800ac6a <USBH_ParseDevDesc+0xae>
 800ac66:	2b40      	cmp	r3, #64	@ 0x40
 800ac68:	d003      	beq.n	800ac72 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	2208      	movs	r2, #8
 800ac6e:	71da      	strb	r2, [r3, #7]
        break;
 800ac70:	e000      	b.n	800ac74 <USBH_ParseDevDesc+0xb8>
        break;
 800ac72:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800ac74:	e00e      	b.n	800ac94 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ac7c:	2b02      	cmp	r3, #2
 800ac7e:	d107      	bne.n	800ac90 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	79db      	ldrb	r3, [r3, #7]
 800ac84:	2b08      	cmp	r3, #8
 800ac86:	d005      	beq.n	800ac94 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	2208      	movs	r2, #8
 800ac8c:	71da      	strb	r2, [r3, #7]
 800ac8e:	e001      	b.n	800ac94 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800ac90:	2303      	movs	r3, #3
 800ac92:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800ac94:	88fb      	ldrh	r3, [r7, #6]
 800ac96:	2b08      	cmp	r3, #8
 800ac98:	d936      	bls.n	800ad08 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800ac9a:	68bb      	ldr	r3, [r7, #8]
 800ac9c:	3308      	adds	r3, #8
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	461a      	mov	r2, r3
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	3309      	adds	r3, #9
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	021b      	lsls	r3, r3, #8
 800acaa:	b29b      	uxth	r3, r3
 800acac:	4313      	orrs	r3, r2
 800acae:	b29a      	uxth	r2, r3
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	330a      	adds	r3, #10
 800acb8:	781b      	ldrb	r3, [r3, #0]
 800acba:	461a      	mov	r2, r3
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	330b      	adds	r3, #11
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	021b      	lsls	r3, r3, #8
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	4313      	orrs	r3, r2
 800acc8:	b29a      	uxth	r2, r3
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	330c      	adds	r3, #12
 800acd2:	781b      	ldrb	r3, [r3, #0]
 800acd4:	461a      	mov	r2, r3
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	330d      	adds	r3, #13
 800acda:	781b      	ldrb	r3, [r3, #0]
 800acdc:	021b      	lsls	r3, r3, #8
 800acde:	b29b      	uxth	r3, r3
 800ace0:	4313      	orrs	r3, r2
 800ace2:	b29a      	uxth	r2, r3
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	7b9a      	ldrb	r2, [r3, #14]
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	7bda      	ldrb	r2, [r3, #15]
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	7c1a      	ldrb	r2, [r3, #16]
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	7c5a      	ldrb	r2, [r3, #17]
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800ad08:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	371c      	adds	r7, #28
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad14:	4770      	bx	lr
 800ad16:	bf00      	nop
 800ad18:	01000101 	.word	0x01000101

0800ad1c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b08c      	sub	sp, #48	@ 0x30
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	60b9      	str	r1, [r7, #8]
 800ad26:	4613      	mov	r3, r2
 800ad28:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ad30:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800ad32:	2300      	movs	r3, #0
 800ad34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d101      	bne.n	800ad4e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800ad4a:	2302      	movs	r3, #2
 800ad4c:	e0de      	b.n	800af0c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800ad52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad54:	781b      	ldrb	r3, [r3, #0]
 800ad56:	2b09      	cmp	r3, #9
 800ad58:	d002      	beq.n	800ad60 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800ad5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad5c:	2209      	movs	r2, #9
 800ad5e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	781a      	ldrb	r2, [r3, #0]
 800ad64:	6a3b      	ldr	r3, [r7, #32]
 800ad66:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	785a      	ldrb	r2, [r3, #1]
 800ad6c:	6a3b      	ldr	r3, [r7, #32]
 800ad6e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	3302      	adds	r3, #2
 800ad74:	781b      	ldrb	r3, [r3, #0]
 800ad76:	461a      	mov	r2, r3
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	3303      	adds	r3, #3
 800ad7c:	781b      	ldrb	r3, [r3, #0]
 800ad7e:	021b      	lsls	r3, r3, #8
 800ad80:	b29b      	uxth	r3, r3
 800ad82:	4313      	orrs	r3, r2
 800ad84:	b29b      	uxth	r3, r3
 800ad86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad8a:	bf28      	it	cs
 800ad8c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800ad90:	b29a      	uxth	r2, r3
 800ad92:	6a3b      	ldr	r3, [r7, #32]
 800ad94:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	791a      	ldrb	r2, [r3, #4]
 800ad9a:	6a3b      	ldr	r3, [r7, #32]
 800ad9c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	795a      	ldrb	r2, [r3, #5]
 800ada2:	6a3b      	ldr	r3, [r7, #32]
 800ada4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	799a      	ldrb	r2, [r3, #6]
 800adaa:	6a3b      	ldr	r3, [r7, #32]
 800adac:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	79da      	ldrb	r2, [r3, #7]
 800adb2:	6a3b      	ldr	r3, [r7, #32]
 800adb4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	7a1a      	ldrb	r2, [r3, #8]
 800adba:	6a3b      	ldr	r3, [r7, #32]
 800adbc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800adbe:	88fb      	ldrh	r3, [r7, #6]
 800adc0:	2b09      	cmp	r3, #9
 800adc2:	f240 80a1 	bls.w	800af08 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800adc6:	2309      	movs	r3, #9
 800adc8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800adca:	2300      	movs	r3, #0
 800adcc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800adce:	e085      	b.n	800aedc <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800add0:	f107 0316 	add.w	r3, r7, #22
 800add4:	4619      	mov	r1, r3
 800add6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800add8:	f000 f9e6 	bl	800b1a8 <USBH_GetNextDesc>
 800addc:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800adde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade0:	785b      	ldrb	r3, [r3, #1]
 800ade2:	2b04      	cmp	r3, #4
 800ade4:	d17a      	bne.n	800aedc <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800ade6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade8:	781b      	ldrb	r3, [r3, #0]
 800adea:	2b09      	cmp	r3, #9
 800adec:	d002      	beq.n	800adf4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800adee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf0:	2209      	movs	r2, #9
 800adf2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800adf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800adf8:	221a      	movs	r2, #26
 800adfa:	fb02 f303 	mul.w	r3, r2, r3
 800adfe:	3308      	adds	r3, #8
 800ae00:	6a3a      	ldr	r2, [r7, #32]
 800ae02:	4413      	add	r3, r2
 800ae04:	3302      	adds	r3, #2
 800ae06:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ae08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae0a:	69f8      	ldr	r0, [r7, #28]
 800ae0c:	f000 f882 	bl	800af14 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ae10:	2300      	movs	r3, #0
 800ae12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800ae16:	2300      	movs	r3, #0
 800ae18:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ae1a:	e043      	b.n	800aea4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ae1c:	f107 0316 	add.w	r3, r7, #22
 800ae20:	4619      	mov	r1, r3
 800ae22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae24:	f000 f9c0 	bl	800b1a8 <USBH_GetNextDesc>
 800ae28:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ae2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae2c:	785b      	ldrb	r3, [r3, #1]
 800ae2e:	2b05      	cmp	r3, #5
 800ae30:	d138      	bne.n	800aea4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ae32:	69fb      	ldr	r3, [r7, #28]
 800ae34:	795b      	ldrb	r3, [r3, #5]
 800ae36:	2b01      	cmp	r3, #1
 800ae38:	d113      	bne.n	800ae62 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ae3a:	69fb      	ldr	r3, [r7, #28]
 800ae3c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800ae3e:	2b02      	cmp	r3, #2
 800ae40:	d003      	beq.n	800ae4a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ae42:	69fb      	ldr	r3, [r7, #28]
 800ae44:	799b      	ldrb	r3, [r3, #6]
 800ae46:	2b03      	cmp	r3, #3
 800ae48:	d10b      	bne.n	800ae62 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ae4a:	69fb      	ldr	r3, [r7, #28]
 800ae4c:	79db      	ldrb	r3, [r3, #7]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10b      	bne.n	800ae6a <USBH_ParseCfgDesc+0x14e>
 800ae52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	2b09      	cmp	r3, #9
 800ae58:	d007      	beq.n	800ae6a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800ae5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae5c:	2209      	movs	r2, #9
 800ae5e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ae60:	e003      	b.n	800ae6a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800ae62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae64:	2207      	movs	r2, #7
 800ae66:	701a      	strb	r2, [r3, #0]
 800ae68:	e000      	b.n	800ae6c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ae6a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ae6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae70:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ae74:	3201      	adds	r2, #1
 800ae76:	00d2      	lsls	r2, r2, #3
 800ae78:	211a      	movs	r1, #26
 800ae7a:	fb01 f303 	mul.w	r3, r1, r3
 800ae7e:	4413      	add	r3, r2
 800ae80:	3308      	adds	r3, #8
 800ae82:	6a3a      	ldr	r2, [r7, #32]
 800ae84:	4413      	add	r3, r2
 800ae86:	3304      	adds	r3, #4
 800ae88:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800ae8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae8c:	69b9      	ldr	r1, [r7, #24]
 800ae8e:	68f8      	ldr	r0, [r7, #12]
 800ae90:	f000 f86f 	bl	800af72 <USBH_ParseEPDesc>
 800ae94:	4603      	mov	r3, r0
 800ae96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800ae9a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ae9e:	3301      	adds	r3, #1
 800aea0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800aea4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d80a      	bhi.n	800aec2 <USBH_ParseCfgDesc+0x1a6>
 800aeac:	69fb      	ldr	r3, [r7, #28]
 800aeae:	791b      	ldrb	r3, [r3, #4]
 800aeb0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d204      	bcs.n	800aec2 <USBH_ParseCfgDesc+0x1a6>
 800aeb8:	6a3b      	ldr	r3, [r7, #32]
 800aeba:	885a      	ldrh	r2, [r3, #2]
 800aebc:	8afb      	ldrh	r3, [r7, #22]
 800aebe:	429a      	cmp	r2, r3
 800aec0:	d8ac      	bhi.n	800ae1c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800aec2:	69fb      	ldr	r3, [r7, #28]
 800aec4:	791b      	ldrb	r3, [r3, #4]
 800aec6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d201      	bcs.n	800aed2 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800aece:	2303      	movs	r3, #3
 800aed0:	e01c      	b.n	800af0c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800aed2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aed6:	3301      	adds	r3, #1
 800aed8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800aedc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aee0:	2b01      	cmp	r3, #1
 800aee2:	d805      	bhi.n	800aef0 <USBH_ParseCfgDesc+0x1d4>
 800aee4:	6a3b      	ldr	r3, [r7, #32]
 800aee6:	885a      	ldrh	r2, [r3, #2]
 800aee8:	8afb      	ldrh	r3, [r7, #22]
 800aeea:	429a      	cmp	r2, r3
 800aeec:	f63f af70 	bhi.w	800add0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800aef0:	6a3b      	ldr	r3, [r7, #32]
 800aef2:	791b      	ldrb	r3, [r3, #4]
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	bf28      	it	cs
 800aef8:	2302      	movcs	r3, #2
 800aefa:	b2db      	uxtb	r3, r3
 800aefc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800af00:	429a      	cmp	r2, r3
 800af02:	d201      	bcs.n	800af08 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800af04:	2303      	movs	r3, #3
 800af06:	e001      	b.n	800af0c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800af08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3730      	adds	r7, #48	@ 0x30
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}

0800af14 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800af14:	b480      	push	{r7}
 800af16:	b083      	sub	sp, #12
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	781a      	ldrb	r2, [r3, #0]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	785a      	ldrb	r2, [r3, #1]
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	789a      	ldrb	r2, [r3, #2]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	78da      	ldrb	r2, [r3, #3]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	791a      	ldrb	r2, [r3, #4]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	795a      	ldrb	r2, [r3, #5]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	799a      	ldrb	r2, [r3, #6]
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	79da      	ldrb	r2, [r3, #7]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	7a1a      	ldrb	r2, [r3, #8]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	721a      	strb	r2, [r3, #8]
}
 800af66:	bf00      	nop
 800af68:	370c      	adds	r7, #12
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr

0800af72 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800af72:	b480      	push	{r7}
 800af74:	b087      	sub	sp, #28
 800af76:	af00      	add	r7, sp, #0
 800af78:	60f8      	str	r0, [r7, #12]
 800af7a:	60b9      	str	r1, [r7, #8]
 800af7c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800af7e:	2300      	movs	r3, #0
 800af80:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	781a      	ldrb	r2, [r3, #0]
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	785a      	ldrb	r2, [r3, #1]
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	789a      	ldrb	r2, [r3, #2]
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	78da      	ldrb	r2, [r3, #3]
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	3304      	adds	r3, #4
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	461a      	mov	r2, r3
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	3305      	adds	r3, #5
 800afae:	781b      	ldrb	r3, [r3, #0]
 800afb0:	021b      	lsls	r3, r3, #8
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	4313      	orrs	r3, r2
 800afb6:	b29a      	uxth	r2, r3
 800afb8:	68bb      	ldr	r3, [r7, #8]
 800afba:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	799a      	ldrb	r2, [r3, #6]
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	889b      	ldrh	r3, [r3, #4]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d009      	beq.n	800afe0 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800afd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800afd4:	d804      	bhi.n	800afe0 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800afda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afde:	d901      	bls.n	800afe4 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800afe0:	2303      	movs	r3, #3
 800afe2:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800afea:	2b00      	cmp	r3, #0
 800afec:	d136      	bne.n	800b05c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	78db      	ldrb	r3, [r3, #3]
 800aff2:	f003 0303 	and.w	r3, r3, #3
 800aff6:	2b02      	cmp	r3, #2
 800aff8:	d108      	bne.n	800b00c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	889b      	ldrh	r3, [r3, #4]
 800affe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b002:	f240 8097 	bls.w	800b134 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b006:	2303      	movs	r3, #3
 800b008:	75fb      	strb	r3, [r7, #23]
 800b00a:	e093      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	78db      	ldrb	r3, [r3, #3]
 800b010:	f003 0303 	and.w	r3, r3, #3
 800b014:	2b00      	cmp	r3, #0
 800b016:	d107      	bne.n	800b028 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	889b      	ldrh	r3, [r3, #4]
 800b01c:	2b40      	cmp	r3, #64	@ 0x40
 800b01e:	f240 8089 	bls.w	800b134 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b022:	2303      	movs	r3, #3
 800b024:	75fb      	strb	r3, [r7, #23]
 800b026:	e085      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	78db      	ldrb	r3, [r3, #3]
 800b02c:	f003 0303 	and.w	r3, r3, #3
 800b030:	2b01      	cmp	r3, #1
 800b032:	d005      	beq.n	800b040 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	78db      	ldrb	r3, [r3, #3]
 800b038:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b03c:	2b03      	cmp	r3, #3
 800b03e:	d10a      	bne.n	800b056 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	799b      	ldrb	r3, [r3, #6]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d003      	beq.n	800b050 <USBH_ParseEPDesc+0xde>
 800b048:	68bb      	ldr	r3, [r7, #8]
 800b04a:	799b      	ldrb	r3, [r3, #6]
 800b04c:	2b10      	cmp	r3, #16
 800b04e:	d970      	bls.n	800b132 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800b050:	2303      	movs	r3, #3
 800b052:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b054:	e06d      	b.n	800b132 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b056:	2303      	movs	r3, #3
 800b058:	75fb      	strb	r3, [r7, #23]
 800b05a:	e06b      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b062:	2b01      	cmp	r3, #1
 800b064:	d13c      	bne.n	800b0e0 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	78db      	ldrb	r3, [r3, #3]
 800b06a:	f003 0303 	and.w	r3, r3, #3
 800b06e:	2b02      	cmp	r3, #2
 800b070:	d005      	beq.n	800b07e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	78db      	ldrb	r3, [r3, #3]
 800b076:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d106      	bne.n	800b08c <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	889b      	ldrh	r3, [r3, #4]
 800b082:	2b40      	cmp	r3, #64	@ 0x40
 800b084:	d956      	bls.n	800b134 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b086:	2303      	movs	r3, #3
 800b088:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b08a:	e053      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	78db      	ldrb	r3, [r3, #3]
 800b090:	f003 0303 	and.w	r3, r3, #3
 800b094:	2b01      	cmp	r3, #1
 800b096:	d10e      	bne.n	800b0b6 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	799b      	ldrb	r3, [r3, #6]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d007      	beq.n	800b0b0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800b0a4:	2b10      	cmp	r3, #16
 800b0a6:	d803      	bhi.n	800b0b0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800b0ac:	2b40      	cmp	r3, #64	@ 0x40
 800b0ae:	d941      	bls.n	800b134 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b0b0:	2303      	movs	r3, #3
 800b0b2:	75fb      	strb	r3, [r7, #23]
 800b0b4:	e03e      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	78db      	ldrb	r3, [r3, #3]
 800b0ba:	f003 0303 	and.w	r3, r3, #3
 800b0be:	2b03      	cmp	r3, #3
 800b0c0:	d10b      	bne.n	800b0da <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	799b      	ldrb	r3, [r3, #6]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d004      	beq.n	800b0d4 <USBH_ParseEPDesc+0x162>
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	889b      	ldrh	r3, [r3, #4]
 800b0ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b0d2:	d32f      	bcc.n	800b134 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b0d4:	2303      	movs	r3, #3
 800b0d6:	75fb      	strb	r3, [r7, #23]
 800b0d8:	e02c      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b0da:	2303      	movs	r3, #3
 800b0dc:	75fb      	strb	r3, [r7, #23]
 800b0de:	e029      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b0e6:	2b02      	cmp	r3, #2
 800b0e8:	d120      	bne.n	800b12c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	78db      	ldrb	r3, [r3, #3]
 800b0ee:	f003 0303 	and.w	r3, r3, #3
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d106      	bne.n	800b104 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	889b      	ldrh	r3, [r3, #4]
 800b0fa:	2b08      	cmp	r3, #8
 800b0fc:	d01a      	beq.n	800b134 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b0fe:	2303      	movs	r3, #3
 800b100:	75fb      	strb	r3, [r7, #23]
 800b102:	e017      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b104:	68bb      	ldr	r3, [r7, #8]
 800b106:	78db      	ldrb	r3, [r3, #3]
 800b108:	f003 0303 	and.w	r3, r3, #3
 800b10c:	2b03      	cmp	r3, #3
 800b10e:	d10a      	bne.n	800b126 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	799b      	ldrb	r3, [r3, #6]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d003      	beq.n	800b120 <USBH_ParseEPDesc+0x1ae>
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	889b      	ldrh	r3, [r3, #4]
 800b11c:	2b08      	cmp	r3, #8
 800b11e:	d909      	bls.n	800b134 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b120:	2303      	movs	r3, #3
 800b122:	75fb      	strb	r3, [r7, #23]
 800b124:	e006      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b126:	2303      	movs	r3, #3
 800b128:	75fb      	strb	r3, [r7, #23]
 800b12a:	e003      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b12c:	2303      	movs	r3, #3
 800b12e:	75fb      	strb	r3, [r7, #23]
 800b130:	e000      	b.n	800b134 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b132:	bf00      	nop
  }

  return status;
 800b134:	7dfb      	ldrb	r3, [r7, #23]
}
 800b136:	4618      	mov	r0, r3
 800b138:	371c      	adds	r7, #28
 800b13a:	46bd      	mov	sp, r7
 800b13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b140:	4770      	bx	lr

0800b142 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b142:	b480      	push	{r7}
 800b144:	b087      	sub	sp, #28
 800b146:	af00      	add	r7, sp, #0
 800b148:	60f8      	str	r0, [r7, #12]
 800b14a:	60b9      	str	r1, [r7, #8]
 800b14c:	4613      	mov	r3, r2
 800b14e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	3301      	adds	r3, #1
 800b154:	781b      	ldrb	r3, [r3, #0]
 800b156:	2b03      	cmp	r3, #3
 800b158:	d120      	bne.n	800b19c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	781b      	ldrb	r3, [r3, #0]
 800b15e:	1e9a      	subs	r2, r3, #2
 800b160:	88fb      	ldrh	r3, [r7, #6]
 800b162:	4293      	cmp	r3, r2
 800b164:	bf28      	it	cs
 800b166:	4613      	movcs	r3, r2
 800b168:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	3302      	adds	r3, #2
 800b16e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b170:	2300      	movs	r3, #0
 800b172:	82fb      	strh	r3, [r7, #22]
 800b174:	e00b      	b.n	800b18e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b176:	8afb      	ldrh	r3, [r7, #22]
 800b178:	68fa      	ldr	r2, [r7, #12]
 800b17a:	4413      	add	r3, r2
 800b17c:	781a      	ldrb	r2, [r3, #0]
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	3301      	adds	r3, #1
 800b186:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b188:	8afb      	ldrh	r3, [r7, #22]
 800b18a:	3302      	adds	r3, #2
 800b18c:	82fb      	strh	r3, [r7, #22]
 800b18e:	8afa      	ldrh	r2, [r7, #22]
 800b190:	8abb      	ldrh	r3, [r7, #20]
 800b192:	429a      	cmp	r2, r3
 800b194:	d3ef      	bcc.n	800b176 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b196:	68bb      	ldr	r3, [r7, #8]
 800b198:	2200      	movs	r2, #0
 800b19a:	701a      	strb	r2, [r3, #0]
  }
}
 800b19c:	bf00      	nop
 800b19e:	371c      	adds	r7, #28
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr

0800b1a8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b085      	sub	sp, #20
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	881b      	ldrh	r3, [r3, #0]
 800b1b6:	687a      	ldr	r2, [r7, #4]
 800b1b8:	7812      	ldrb	r2, [r2, #0]
 800b1ba:	4413      	add	r3, r2
 800b1bc:	b29a      	uxth	r2, r3
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	4413      	add	r3, r2
 800b1cc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b1ce:	68fb      	ldr	r3, [r7, #12]
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3714      	adds	r7, #20
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr

0800b1dc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b086      	sub	sp, #24
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	4613      	mov	r3, r2
 800b1e8:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	789b      	ldrb	r3, [r3, #2]
 800b1f2:	2b01      	cmp	r3, #1
 800b1f4:	d002      	beq.n	800b1fc <USBH_CtlReq+0x20>
 800b1f6:	2b02      	cmp	r3, #2
 800b1f8:	d00f      	beq.n	800b21a <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800b1fa:	e027      	b.n	800b24c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	68ba      	ldr	r2, [r7, #8]
 800b200:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	88fa      	ldrh	r2, [r7, #6]
 800b206:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	2201      	movs	r2, #1
 800b20c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2202      	movs	r2, #2
 800b212:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b214:	2301      	movs	r3, #1
 800b216:	75fb      	strb	r3, [r7, #23]
      break;
 800b218:	e018      	b.n	800b24c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b21a:	68f8      	ldr	r0, [r7, #12]
 800b21c:	f000 f81c 	bl	800b258 <USBH_HandleControl>
 800b220:	4603      	mov	r3, r0
 800b222:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b224:	7dfb      	ldrb	r3, [r7, #23]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d002      	beq.n	800b230 <USBH_CtlReq+0x54>
 800b22a:	7dfb      	ldrb	r3, [r7, #23]
 800b22c:	2b03      	cmp	r3, #3
 800b22e:	d106      	bne.n	800b23e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2201      	movs	r2, #1
 800b234:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2200      	movs	r2, #0
 800b23a:	761a      	strb	r2, [r3, #24]
      break;
 800b23c:	e005      	b.n	800b24a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b23e:	7dfb      	ldrb	r3, [r7, #23]
 800b240:	2b02      	cmp	r3, #2
 800b242:	d102      	bne.n	800b24a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	2201      	movs	r2, #1
 800b248:	709a      	strb	r2, [r3, #2]
      break;
 800b24a:	bf00      	nop
  }
  return status;
 800b24c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3718      	adds	r7, #24
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}
	...

0800b258 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b086      	sub	sp, #24
 800b25c:	af02      	add	r7, sp, #8
 800b25e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b260:	2301      	movs	r3, #1
 800b262:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b264:	2300      	movs	r3, #0
 800b266:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	7e1b      	ldrb	r3, [r3, #24]
 800b26c:	3b01      	subs	r3, #1
 800b26e:	2b0a      	cmp	r3, #10
 800b270:	f200 8157 	bhi.w	800b522 <USBH_HandleControl+0x2ca>
 800b274:	a201      	add	r2, pc, #4	@ (adr r2, 800b27c <USBH_HandleControl+0x24>)
 800b276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b27a:	bf00      	nop
 800b27c:	0800b2a9 	.word	0x0800b2a9
 800b280:	0800b2c3 	.word	0x0800b2c3
 800b284:	0800b32d 	.word	0x0800b32d
 800b288:	0800b353 	.word	0x0800b353
 800b28c:	0800b38d 	.word	0x0800b38d
 800b290:	0800b3b7 	.word	0x0800b3b7
 800b294:	0800b409 	.word	0x0800b409
 800b298:	0800b42b 	.word	0x0800b42b
 800b29c:	0800b467 	.word	0x0800b467
 800b2a0:	0800b48d 	.word	0x0800b48d
 800b2a4:	0800b4cb 	.word	0x0800b4cb
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f103 0110 	add.w	r1, r3, #16
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	795b      	ldrb	r3, [r3, #5]
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f000 f945 	bl	800b544 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2202      	movs	r2, #2
 800b2be:	761a      	strb	r2, [r3, #24]
      break;
 800b2c0:	e13a      	b.n	800b538 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	795b      	ldrb	r3, [r3, #5]
 800b2c6:	4619      	mov	r1, r3
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	f000 fcb5 	bl	800bc38 <USBH_LL_GetURBState>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b2d2:	7bbb      	ldrb	r3, [r7, #14]
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d11e      	bne.n	800b316 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	7c1b      	ldrb	r3, [r3, #16]
 800b2dc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b2e0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	8adb      	ldrh	r3, [r3, #22]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d00a      	beq.n	800b300 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b2ea:	7b7b      	ldrb	r3, [r7, #13]
 800b2ec:	2b80      	cmp	r3, #128	@ 0x80
 800b2ee:	d103      	bne.n	800b2f8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2203      	movs	r2, #3
 800b2f4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b2f6:	e116      	b.n	800b526 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2205      	movs	r2, #5
 800b2fc:	761a      	strb	r2, [r3, #24]
      break;
 800b2fe:	e112      	b.n	800b526 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800b300:	7b7b      	ldrb	r3, [r7, #13]
 800b302:	2b80      	cmp	r3, #128	@ 0x80
 800b304:	d103      	bne.n	800b30e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2209      	movs	r2, #9
 800b30a:	761a      	strb	r2, [r3, #24]
      break;
 800b30c:	e10b      	b.n	800b526 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2207      	movs	r2, #7
 800b312:	761a      	strb	r2, [r3, #24]
      break;
 800b314:	e107      	b.n	800b526 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b316:	7bbb      	ldrb	r3, [r7, #14]
 800b318:	2b04      	cmp	r3, #4
 800b31a:	d003      	beq.n	800b324 <USBH_HandleControl+0xcc>
 800b31c:	7bbb      	ldrb	r3, [r7, #14]
 800b31e:	2b02      	cmp	r3, #2
 800b320:	f040 8101 	bne.w	800b526 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	220b      	movs	r2, #11
 800b328:	761a      	strb	r2, [r3, #24]
      break;
 800b32a:	e0fc      	b.n	800b526 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b332:	b29a      	uxth	r2, r3
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6899      	ldr	r1, [r3, #8]
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	899a      	ldrh	r2, [r3, #12]
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	791b      	ldrb	r3, [r3, #4]
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f000 f93c 	bl	800b5c2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2204      	movs	r2, #4
 800b34e:	761a      	strb	r2, [r3, #24]
      break;
 800b350:	e0f2      	b.n	800b538 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	791b      	ldrb	r3, [r3, #4]
 800b356:	4619      	mov	r1, r3
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f000 fc6d 	bl	800bc38 <USBH_LL_GetURBState>
 800b35e:	4603      	mov	r3, r0
 800b360:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b362:	7bbb      	ldrb	r3, [r7, #14]
 800b364:	2b01      	cmp	r3, #1
 800b366:	d103      	bne.n	800b370 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2209      	movs	r2, #9
 800b36c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b36e:	e0dc      	b.n	800b52a <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800b370:	7bbb      	ldrb	r3, [r7, #14]
 800b372:	2b05      	cmp	r3, #5
 800b374:	d102      	bne.n	800b37c <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800b376:	2303      	movs	r3, #3
 800b378:	73fb      	strb	r3, [r7, #15]
      break;
 800b37a:	e0d6      	b.n	800b52a <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800b37c:	7bbb      	ldrb	r3, [r7, #14]
 800b37e:	2b04      	cmp	r3, #4
 800b380:	f040 80d3 	bne.w	800b52a <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	220b      	movs	r2, #11
 800b388:	761a      	strb	r2, [r3, #24]
      break;
 800b38a:	e0ce      	b.n	800b52a <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6899      	ldr	r1, [r3, #8]
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	899a      	ldrh	r2, [r3, #12]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	795b      	ldrb	r3, [r3, #5]
 800b398:	2001      	movs	r0, #1
 800b39a:	9000      	str	r0, [sp, #0]
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f000 f8eb 	bl	800b578 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b3a8:	b29a      	uxth	r2, r3
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2206      	movs	r2, #6
 800b3b2:	761a      	strb	r2, [r3, #24]
      break;
 800b3b4:	e0c0      	b.n	800b538 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	795b      	ldrb	r3, [r3, #5]
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f000 fc3b 	bl	800bc38 <USBH_LL_GetURBState>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b3c6:	7bbb      	ldrb	r3, [r7, #14]
 800b3c8:	2b01      	cmp	r3, #1
 800b3ca:	d103      	bne.n	800b3d4 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	2207      	movs	r2, #7
 800b3d0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b3d2:	e0ac      	b.n	800b52e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800b3d4:	7bbb      	ldrb	r3, [r7, #14]
 800b3d6:	2b05      	cmp	r3, #5
 800b3d8:	d105      	bne.n	800b3e6 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	220c      	movs	r2, #12
 800b3de:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b3e0:	2303      	movs	r3, #3
 800b3e2:	73fb      	strb	r3, [r7, #15]
      break;
 800b3e4:	e0a3      	b.n	800b52e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b3e6:	7bbb      	ldrb	r3, [r7, #14]
 800b3e8:	2b02      	cmp	r3, #2
 800b3ea:	d103      	bne.n	800b3f4 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2205      	movs	r2, #5
 800b3f0:	761a      	strb	r2, [r3, #24]
      break;
 800b3f2:	e09c      	b.n	800b52e <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800b3f4:	7bbb      	ldrb	r3, [r7, #14]
 800b3f6:	2b04      	cmp	r3, #4
 800b3f8:	f040 8099 	bne.w	800b52e <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	220b      	movs	r2, #11
 800b400:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b402:	2302      	movs	r3, #2
 800b404:	73fb      	strb	r3, [r7, #15]
      break;
 800b406:	e092      	b.n	800b52e <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	791b      	ldrb	r3, [r3, #4]
 800b40c:	2200      	movs	r2, #0
 800b40e:	2100      	movs	r1, #0
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 f8d6 	bl	800b5c2 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b41c:	b29a      	uxth	r2, r3
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2208      	movs	r2, #8
 800b426:	761a      	strb	r2, [r3, #24]

      break;
 800b428:	e086      	b.n	800b538 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	791b      	ldrb	r3, [r3, #4]
 800b42e:	4619      	mov	r1, r3
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 fc01 	bl	800bc38 <USBH_LL_GetURBState>
 800b436:	4603      	mov	r3, r0
 800b438:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b43a:	7bbb      	ldrb	r3, [r7, #14]
 800b43c:	2b01      	cmp	r3, #1
 800b43e:	d105      	bne.n	800b44c <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	220d      	movs	r2, #13
 800b444:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b446:	2300      	movs	r3, #0
 800b448:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b44a:	e072      	b.n	800b532 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800b44c:	7bbb      	ldrb	r3, [r7, #14]
 800b44e:	2b04      	cmp	r3, #4
 800b450:	d103      	bne.n	800b45a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	220b      	movs	r2, #11
 800b456:	761a      	strb	r2, [r3, #24]
      break;
 800b458:	e06b      	b.n	800b532 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800b45a:	7bbb      	ldrb	r3, [r7, #14]
 800b45c:	2b05      	cmp	r3, #5
 800b45e:	d168      	bne.n	800b532 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800b460:	2303      	movs	r3, #3
 800b462:	73fb      	strb	r3, [r7, #15]
      break;
 800b464:	e065      	b.n	800b532 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	795b      	ldrb	r3, [r3, #5]
 800b46a:	2201      	movs	r2, #1
 800b46c:	9200      	str	r2, [sp, #0]
 800b46e:	2200      	movs	r2, #0
 800b470:	2100      	movs	r1, #0
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f000 f880 	bl	800b578 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b47e:	b29a      	uxth	r2, r3
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	220a      	movs	r2, #10
 800b488:	761a      	strb	r2, [r3, #24]
      break;
 800b48a:	e055      	b.n	800b538 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	795b      	ldrb	r3, [r3, #5]
 800b490:	4619      	mov	r1, r3
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f000 fbd0 	bl	800bc38 <USBH_LL_GetURBState>
 800b498:	4603      	mov	r3, r0
 800b49a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b49c:	7bbb      	ldrb	r3, [r7, #14]
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	d105      	bne.n	800b4ae <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	220d      	movs	r2, #13
 800b4aa:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b4ac:	e043      	b.n	800b536 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b4ae:	7bbb      	ldrb	r3, [r7, #14]
 800b4b0:	2b02      	cmp	r3, #2
 800b4b2:	d103      	bne.n	800b4bc <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2209      	movs	r2, #9
 800b4b8:	761a      	strb	r2, [r3, #24]
      break;
 800b4ba:	e03c      	b.n	800b536 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800b4bc:	7bbb      	ldrb	r3, [r7, #14]
 800b4be:	2b04      	cmp	r3, #4
 800b4c0:	d139      	bne.n	800b536 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	220b      	movs	r2, #11
 800b4c6:	761a      	strb	r2, [r3, #24]
      break;
 800b4c8:	e035      	b.n	800b536 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	7e5b      	ldrb	r3, [r3, #25]
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	b2da      	uxtb	r2, r3
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	765a      	strb	r2, [r3, #25]
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	7e5b      	ldrb	r3, [r3, #25]
 800b4da:	2b02      	cmp	r3, #2
 800b4dc:	d806      	bhi.n	800b4ec <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2201      	movs	r2, #1
 800b4e2:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b4ea:	e025      	b.n	800b538 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b4f2:	2106      	movs	r1, #6
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	795b      	ldrb	r3, [r3, #5]
 800b502:	4619      	mov	r1, r3
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f000 f90d 	bl	800b724 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	791b      	ldrb	r3, [r3, #4]
 800b50e:	4619      	mov	r1, r3
 800b510:	6878      	ldr	r0, [r7, #4]
 800b512:	f000 f907 	bl	800b724 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2200      	movs	r2, #0
 800b51a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b51c:	2302      	movs	r3, #2
 800b51e:	73fb      	strb	r3, [r7, #15]
      break;
 800b520:	e00a      	b.n	800b538 <USBH_HandleControl+0x2e0>

    default:
      break;
 800b522:	bf00      	nop
 800b524:	e008      	b.n	800b538 <USBH_HandleControl+0x2e0>
      break;
 800b526:	bf00      	nop
 800b528:	e006      	b.n	800b538 <USBH_HandleControl+0x2e0>
      break;
 800b52a:	bf00      	nop
 800b52c:	e004      	b.n	800b538 <USBH_HandleControl+0x2e0>
      break;
 800b52e:	bf00      	nop
 800b530:	e002      	b.n	800b538 <USBH_HandleControl+0x2e0>
      break;
 800b532:	bf00      	nop
 800b534:	e000      	b.n	800b538 <USBH_HandleControl+0x2e0>
      break;
 800b536:	bf00      	nop
  }

  return status;
 800b538:	7bfb      	ldrb	r3, [r7, #15]
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3710      	adds	r7, #16
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}
 800b542:	bf00      	nop

0800b544 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b088      	sub	sp, #32
 800b548:	af04      	add	r7, sp, #16
 800b54a:	60f8      	str	r0, [r7, #12]
 800b54c:	60b9      	str	r1, [r7, #8]
 800b54e:	4613      	mov	r3, r2
 800b550:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b552:	79f9      	ldrb	r1, [r7, #7]
 800b554:	2300      	movs	r3, #0
 800b556:	9303      	str	r3, [sp, #12]
 800b558:	2308      	movs	r3, #8
 800b55a:	9302      	str	r3, [sp, #8]
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	9301      	str	r3, [sp, #4]
 800b560:	2300      	movs	r3, #0
 800b562:	9300      	str	r3, [sp, #0]
 800b564:	2300      	movs	r3, #0
 800b566:	2200      	movs	r2, #0
 800b568:	68f8      	ldr	r0, [r7, #12]
 800b56a:	f000 fb34 	bl	800bbd6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b56e:	2300      	movs	r3, #0
}
 800b570:	4618      	mov	r0, r3
 800b572:	3710      	adds	r7, #16
 800b574:	46bd      	mov	sp, r7
 800b576:	bd80      	pop	{r7, pc}

0800b578 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b088      	sub	sp, #32
 800b57c:	af04      	add	r7, sp, #16
 800b57e:	60f8      	str	r0, [r7, #12]
 800b580:	60b9      	str	r1, [r7, #8]
 800b582:	4611      	mov	r1, r2
 800b584:	461a      	mov	r2, r3
 800b586:	460b      	mov	r3, r1
 800b588:	80fb      	strh	r3, [r7, #6]
 800b58a:	4613      	mov	r3, r2
 800b58c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b594:	2b00      	cmp	r3, #0
 800b596:	d001      	beq.n	800b59c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b598:	2300      	movs	r3, #0
 800b59a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b59c:	7979      	ldrb	r1, [r7, #5]
 800b59e:	7e3b      	ldrb	r3, [r7, #24]
 800b5a0:	9303      	str	r3, [sp, #12]
 800b5a2:	88fb      	ldrh	r3, [r7, #6]
 800b5a4:	9302      	str	r3, [sp, #8]
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	9301      	str	r3, [sp, #4]
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	9300      	str	r3, [sp, #0]
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	68f8      	ldr	r0, [r7, #12]
 800b5b4:	f000 fb0f 	bl	800bbd6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b5b8:	2300      	movs	r3, #0
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3710      	adds	r7, #16
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}

0800b5c2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b5c2:	b580      	push	{r7, lr}
 800b5c4:	b088      	sub	sp, #32
 800b5c6:	af04      	add	r7, sp, #16
 800b5c8:	60f8      	str	r0, [r7, #12]
 800b5ca:	60b9      	str	r1, [r7, #8]
 800b5cc:	4611      	mov	r1, r2
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	80fb      	strh	r3, [r7, #6]
 800b5d4:	4613      	mov	r3, r2
 800b5d6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b5d8:	7979      	ldrb	r1, [r7, #5]
 800b5da:	2300      	movs	r3, #0
 800b5dc:	9303      	str	r3, [sp, #12]
 800b5de:	88fb      	ldrh	r3, [r7, #6]
 800b5e0:	9302      	str	r3, [sp, #8]
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	9301      	str	r3, [sp, #4]
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	9300      	str	r3, [sp, #0]
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	68f8      	ldr	r0, [r7, #12]
 800b5f0:	f000 faf1 	bl	800bbd6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b5f4:	2300      	movs	r3, #0

}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3710      	adds	r7, #16
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}

0800b5fe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b5fe:	b580      	push	{r7, lr}
 800b600:	b088      	sub	sp, #32
 800b602:	af04      	add	r7, sp, #16
 800b604:	60f8      	str	r0, [r7, #12]
 800b606:	60b9      	str	r1, [r7, #8]
 800b608:	4611      	mov	r1, r2
 800b60a:	461a      	mov	r2, r3
 800b60c:	460b      	mov	r3, r1
 800b60e:	80fb      	strh	r3, [r7, #6]
 800b610:	4613      	mov	r3, r2
 800b612:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d001      	beq.n	800b622 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b61e:	2300      	movs	r3, #0
 800b620:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b622:	7979      	ldrb	r1, [r7, #5]
 800b624:	7e3b      	ldrb	r3, [r7, #24]
 800b626:	9303      	str	r3, [sp, #12]
 800b628:	88fb      	ldrh	r3, [r7, #6]
 800b62a:	9302      	str	r3, [sp, #8]
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	9301      	str	r3, [sp, #4]
 800b630:	2301      	movs	r3, #1
 800b632:	9300      	str	r3, [sp, #0]
 800b634:	2302      	movs	r3, #2
 800b636:	2200      	movs	r2, #0
 800b638:	68f8      	ldr	r0, [r7, #12]
 800b63a:	f000 facc 	bl	800bbd6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b63e:	2300      	movs	r3, #0
}
 800b640:	4618      	mov	r0, r3
 800b642:	3710      	adds	r7, #16
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}

0800b648 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b088      	sub	sp, #32
 800b64c:	af04      	add	r7, sp, #16
 800b64e:	60f8      	str	r0, [r7, #12]
 800b650:	60b9      	str	r1, [r7, #8]
 800b652:	4611      	mov	r1, r2
 800b654:	461a      	mov	r2, r3
 800b656:	460b      	mov	r3, r1
 800b658:	80fb      	strh	r3, [r7, #6]
 800b65a:	4613      	mov	r3, r2
 800b65c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b65e:	7979      	ldrb	r1, [r7, #5]
 800b660:	2300      	movs	r3, #0
 800b662:	9303      	str	r3, [sp, #12]
 800b664:	88fb      	ldrh	r3, [r7, #6]
 800b666:	9302      	str	r3, [sp, #8]
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	9301      	str	r3, [sp, #4]
 800b66c:	2301      	movs	r3, #1
 800b66e:	9300      	str	r3, [sp, #0]
 800b670:	2302      	movs	r3, #2
 800b672:	2201      	movs	r2, #1
 800b674:	68f8      	ldr	r0, [r7, #12]
 800b676:	f000 faae 	bl	800bbd6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b67a:	2300      	movs	r3, #0
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3710      	adds	r7, #16
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}

0800b684 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b086      	sub	sp, #24
 800b688:	af04      	add	r7, sp, #16
 800b68a:	6078      	str	r0, [r7, #4]
 800b68c:	4608      	mov	r0, r1
 800b68e:	4611      	mov	r1, r2
 800b690:	461a      	mov	r2, r3
 800b692:	4603      	mov	r3, r0
 800b694:	70fb      	strb	r3, [r7, #3]
 800b696:	460b      	mov	r3, r1
 800b698:	70bb      	strb	r3, [r7, #2]
 800b69a:	4613      	mov	r3, r2
 800b69c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b69e:	7878      	ldrb	r0, [r7, #1]
 800b6a0:	78ba      	ldrb	r2, [r7, #2]
 800b6a2:	78f9      	ldrb	r1, [r7, #3]
 800b6a4:	8b3b      	ldrh	r3, [r7, #24]
 800b6a6:	9302      	str	r3, [sp, #8]
 800b6a8:	7d3b      	ldrb	r3, [r7, #20]
 800b6aa:	9301      	str	r3, [sp, #4]
 800b6ac:	7c3b      	ldrb	r3, [r7, #16]
 800b6ae:	9300      	str	r3, [sp, #0]
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f000 fa53 	bl	800bb5e <USBH_LL_OpenPipe>

  return USBH_OK;
 800b6b8:	2300      	movs	r3, #0
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3708      	adds	r7, #8
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b082      	sub	sp, #8
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
 800b6ca:	460b      	mov	r3, r1
 800b6cc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b6ce:	78fb      	ldrb	r3, [r7, #3]
 800b6d0:	4619      	mov	r1, r3
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f000 fa72 	bl	800bbbc <USBH_LL_ClosePipe>

  return USBH_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3708      	adds	r7, #8
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}

0800b6e2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b6e2:	b580      	push	{r7, lr}
 800b6e4:	b084      	sub	sp, #16
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	6078      	str	r0, [r7, #4]
 800b6ea:	460b      	mov	r3, r1
 800b6ec:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f000 f836 	bl	800b760 <USBH_GetFreePipe>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b6f8:	89fb      	ldrh	r3, [r7, #14]
 800b6fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d00a      	beq.n	800b718 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b702:	78fa      	ldrb	r2, [r7, #3]
 800b704:	89fb      	ldrh	r3, [r7, #14]
 800b706:	f003 030f 	and.w	r3, r3, #15
 800b70a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b70e:	6879      	ldr	r1, [r7, #4]
 800b710:	33e0      	adds	r3, #224	@ 0xe0
 800b712:	009b      	lsls	r3, r3, #2
 800b714:	440b      	add	r3, r1
 800b716:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b718:	89fb      	ldrh	r3, [r7, #14]
 800b71a:	b2db      	uxtb	r3, r3
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	3710      	adds	r7, #16
 800b720:	46bd      	mov	sp, r7
 800b722:	bd80      	pop	{r7, pc}

0800b724 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b724:	b480      	push	{r7}
 800b726:	b083      	sub	sp, #12
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
 800b72c:	460b      	mov	r3, r1
 800b72e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b730:	78fb      	ldrb	r3, [r7, #3]
 800b732:	2b0f      	cmp	r3, #15
 800b734:	d80d      	bhi.n	800b752 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b736:	78fb      	ldrb	r3, [r7, #3]
 800b738:	687a      	ldr	r2, [r7, #4]
 800b73a:	33e0      	adds	r3, #224	@ 0xe0
 800b73c:	009b      	lsls	r3, r3, #2
 800b73e:	4413      	add	r3, r2
 800b740:	685a      	ldr	r2, [r3, #4]
 800b742:	78fb      	ldrb	r3, [r7, #3]
 800b744:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b748:	6879      	ldr	r1, [r7, #4]
 800b74a:	33e0      	adds	r3, #224	@ 0xe0
 800b74c:	009b      	lsls	r3, r3, #2
 800b74e:	440b      	add	r3, r1
 800b750:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b752:	2300      	movs	r3, #0
}
 800b754:	4618      	mov	r0, r3
 800b756:	370c      	adds	r7, #12
 800b758:	46bd      	mov	sp, r7
 800b75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75e:	4770      	bx	lr

0800b760 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b760:	b480      	push	{r7}
 800b762:	b085      	sub	sp, #20
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b768:	2300      	movs	r3, #0
 800b76a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b76c:	2300      	movs	r3, #0
 800b76e:	73fb      	strb	r3, [r7, #15]
 800b770:	e00f      	b.n	800b792 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b772:	7bfb      	ldrb	r3, [r7, #15]
 800b774:	687a      	ldr	r2, [r7, #4]
 800b776:	33e0      	adds	r3, #224	@ 0xe0
 800b778:	009b      	lsls	r3, r3, #2
 800b77a:	4413      	add	r3, r2
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b782:	2b00      	cmp	r3, #0
 800b784:	d102      	bne.n	800b78c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b786:	7bfb      	ldrb	r3, [r7, #15]
 800b788:	b29b      	uxth	r3, r3
 800b78a:	e007      	b.n	800b79c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b78c:	7bfb      	ldrb	r3, [r7, #15]
 800b78e:	3301      	adds	r3, #1
 800b790:	73fb      	strb	r3, [r7, #15]
 800b792:	7bfb      	ldrb	r3, [r7, #15]
 800b794:	2b0f      	cmp	r3, #15
 800b796:	d9ec      	bls.n	800b772 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b798:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3714      	adds	r7, #20
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a6:	4770      	bx	lr

0800b7a8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b7ac:	2201      	movs	r2, #1
 800b7ae:	490e      	ldr	r1, [pc, #56]	@ (800b7e8 <MX_USB_HOST_Init+0x40>)
 800b7b0:	480e      	ldr	r0, [pc, #56]	@ (800b7ec <MX_USB_HOST_Init+0x44>)
 800b7b2:	f7fe fb0f 	bl	8009dd4 <USBH_Init>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d001      	beq.n	800b7c0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b7bc:	f7f6 f8b8 	bl	8001930 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b7c0:	490b      	ldr	r1, [pc, #44]	@ (800b7f0 <MX_USB_HOST_Init+0x48>)
 800b7c2:	480a      	ldr	r0, [pc, #40]	@ (800b7ec <MX_USB_HOST_Init+0x44>)
 800b7c4:	f7fe fbb1 	bl	8009f2a <USBH_RegisterClass>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d001      	beq.n	800b7d2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b7ce:	f7f6 f8af 	bl	8001930 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b7d2:	4806      	ldr	r0, [pc, #24]	@ (800b7ec <MX_USB_HOST_Init+0x44>)
 800b7d4:	f7fe fc35 	bl	800a042 <USBH_Start>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d001      	beq.n	800b7e2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b7de:	f7f6 f8a7 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b7e2:	bf00      	nop
 800b7e4:	bd80      	pop	{r7, pc}
 800b7e6:	bf00      	nop
 800b7e8:	0800b809 	.word	0x0800b809
 800b7ec:	200004d4 	.word	0x200004d4
 800b7f0:	2000000c 	.word	0x2000000c

0800b7f4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b7f8:	4802      	ldr	r0, [pc, #8]	@ (800b804 <MX_USB_HOST_Process+0x10>)
 800b7fa:	f7fe fc33 	bl	800a064 <USBH_Process>
}
 800b7fe:	bf00      	nop
 800b800:	bd80      	pop	{r7, pc}
 800b802:	bf00      	nop
 800b804:	200004d4 	.word	0x200004d4

0800b808 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b808:	b480      	push	{r7}
 800b80a:	b083      	sub	sp, #12
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	460b      	mov	r3, r1
 800b812:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b814:	78fb      	ldrb	r3, [r7, #3]
 800b816:	3b01      	subs	r3, #1
 800b818:	2b04      	cmp	r3, #4
 800b81a:	d819      	bhi.n	800b850 <USBH_UserProcess+0x48>
 800b81c:	a201      	add	r2, pc, #4	@ (adr r2, 800b824 <USBH_UserProcess+0x1c>)
 800b81e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b822:	bf00      	nop
 800b824:	0800b851 	.word	0x0800b851
 800b828:	0800b841 	.word	0x0800b841
 800b82c:	0800b851 	.word	0x0800b851
 800b830:	0800b849 	.word	0x0800b849
 800b834:	0800b839 	.word	0x0800b839
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b838:	4b09      	ldr	r3, [pc, #36]	@ (800b860 <USBH_UserProcess+0x58>)
 800b83a:	2203      	movs	r2, #3
 800b83c:	701a      	strb	r2, [r3, #0]
  break;
 800b83e:	e008      	b.n	800b852 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b840:	4b07      	ldr	r3, [pc, #28]	@ (800b860 <USBH_UserProcess+0x58>)
 800b842:	2202      	movs	r2, #2
 800b844:	701a      	strb	r2, [r3, #0]
  break;
 800b846:	e004      	b.n	800b852 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b848:	4b05      	ldr	r3, [pc, #20]	@ (800b860 <USBH_UserProcess+0x58>)
 800b84a:	2201      	movs	r2, #1
 800b84c:	701a      	strb	r2, [r3, #0]
  break;
 800b84e:	e000      	b.n	800b852 <USBH_UserProcess+0x4a>

  default:
  break;
 800b850:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b852:	bf00      	nop
 800b854:	370c      	adds	r7, #12
 800b856:	46bd      	mov	sp, r7
 800b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	200008ac 	.word	0x200008ac

0800b864 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b08a      	sub	sp, #40	@ 0x28
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b86c:	f107 0314 	add.w	r3, r7, #20
 800b870:	2200      	movs	r2, #0
 800b872:	601a      	str	r2, [r3, #0]
 800b874:	605a      	str	r2, [r3, #4]
 800b876:	609a      	str	r2, [r3, #8]
 800b878:	60da      	str	r2, [r3, #12]
 800b87a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b884:	d147      	bne.n	800b916 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b886:	2300      	movs	r3, #0
 800b888:	613b      	str	r3, [r7, #16]
 800b88a:	4b25      	ldr	r3, [pc, #148]	@ (800b920 <HAL_HCD_MspInit+0xbc>)
 800b88c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b88e:	4a24      	ldr	r2, [pc, #144]	@ (800b920 <HAL_HCD_MspInit+0xbc>)
 800b890:	f043 0301 	orr.w	r3, r3, #1
 800b894:	6313      	str	r3, [r2, #48]	@ 0x30
 800b896:	4b22      	ldr	r3, [pc, #136]	@ (800b920 <HAL_HCD_MspInit+0xbc>)
 800b898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b89a:	f003 0301 	and.w	r3, r3, #1
 800b89e:	613b      	str	r3, [r7, #16]
 800b8a0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b8a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b8a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b8b0:	f107 0314 	add.w	r3, r7, #20
 800b8b4:	4619      	mov	r1, r3
 800b8b6:	481b      	ldr	r0, [pc, #108]	@ (800b924 <HAL_HCD_MspInit+0xc0>)
 800b8b8:	f7f7 fd70 	bl	800339c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b8bc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800b8c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b8c2:	2302      	movs	r3, #2
 800b8c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b8ca:	2303      	movs	r3, #3
 800b8cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b8ce:	230a      	movs	r3, #10
 800b8d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b8d2:	f107 0314 	add.w	r3, r7, #20
 800b8d6:	4619      	mov	r1, r3
 800b8d8:	4812      	ldr	r0, [pc, #72]	@ (800b924 <HAL_HCD_MspInit+0xc0>)
 800b8da:	f7f7 fd5f 	bl	800339c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b8de:	4b10      	ldr	r3, [pc, #64]	@ (800b920 <HAL_HCD_MspInit+0xbc>)
 800b8e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8e2:	4a0f      	ldr	r2, [pc, #60]	@ (800b920 <HAL_HCD_MspInit+0xbc>)
 800b8e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8e8:	6353      	str	r3, [r2, #52]	@ 0x34
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	60fb      	str	r3, [r7, #12]
 800b8ee:	4b0c      	ldr	r3, [pc, #48]	@ (800b920 <HAL_HCD_MspInit+0xbc>)
 800b8f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8f2:	4a0b      	ldr	r2, [pc, #44]	@ (800b920 <HAL_HCD_MspInit+0xbc>)
 800b8f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b8f8:	6453      	str	r3, [r2, #68]	@ 0x44
 800b8fa:	4b09      	ldr	r3, [pc, #36]	@ (800b920 <HAL_HCD_MspInit+0xbc>)
 800b8fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b902:	60fb      	str	r3, [r7, #12]
 800b904:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b906:	2200      	movs	r2, #0
 800b908:	2100      	movs	r1, #0
 800b90a:	2043      	movs	r0, #67	@ 0x43
 800b90c:	f7f7 fa25 	bl	8002d5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b910:	2043      	movs	r0, #67	@ 0x43
 800b912:	f7f7 fa3e 	bl	8002d92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b916:	bf00      	nop
 800b918:	3728      	adds	r7, #40	@ 0x28
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}
 800b91e:	bf00      	nop
 800b920:	40023800 	.word	0x40023800
 800b924:	40020000 	.word	0x40020000

0800b928 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b082      	sub	sp, #8
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b936:	4618      	mov	r0, r3
 800b938:	f7fe ff6d 	bl	800a816 <USBH_LL_IncTimer>
}
 800b93c:	bf00      	nop
 800b93e:	3708      	adds	r7, #8
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b082      	sub	sp, #8
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b952:	4618      	mov	r0, r3
 800b954:	f7fe ffa9 	bl	800a8aa <USBH_LL_Connect>
}
 800b958:	bf00      	nop
 800b95a:	3708      	adds	r7, #8
 800b95c:	46bd      	mov	sp, r7
 800b95e:	bd80      	pop	{r7, pc}

0800b960 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b082      	sub	sp, #8
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b96e:	4618      	mov	r0, r3
 800b970:	f7fe ffb2 	bl	800a8d8 <USBH_LL_Disconnect>
}
 800b974:	bf00      	nop
 800b976:	3708      	adds	r7, #8
 800b978:	46bd      	mov	sp, r7
 800b97a:	bd80      	pop	{r7, pc}

0800b97c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b97c:	b480      	push	{r7}
 800b97e:	b083      	sub	sp, #12
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
 800b984:	460b      	mov	r3, r1
 800b986:	70fb      	strb	r3, [r7, #3]
 800b988:	4613      	mov	r3, r2
 800b98a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b98c:	bf00      	nop
 800b98e:	370c      	adds	r7, #12
 800b990:	46bd      	mov	sp, r7
 800b992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b996:	4770      	bx	lr

0800b998 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b082      	sub	sp, #8
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f7fe ff5f 	bl	800a86a <USBH_LL_PortEnabled>
}
 800b9ac:	bf00      	nop
 800b9ae:	3708      	adds	r7, #8
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b082      	sub	sp, #8
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f7fe ff5f 	bl	800a886 <USBH_LL_PortDisabled>
}
 800b9c8:	bf00      	nop
 800b9ca:	3708      	adds	r7, #8
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b9de:	2b01      	cmp	r3, #1
 800b9e0:	d12a      	bne.n	800ba38 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b9e2:	4a18      	ldr	r2, [pc, #96]	@ (800ba44 <USBH_LL_Init+0x74>)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	4a15      	ldr	r2, [pc, #84]	@ (800ba44 <USBH_LL_Init+0x74>)
 800b9ee:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b9f2:	4b14      	ldr	r3, [pc, #80]	@ (800ba44 <USBH_LL_Init+0x74>)
 800b9f4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b9f8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b9fa:	4b12      	ldr	r3, [pc, #72]	@ (800ba44 <USBH_LL_Init+0x74>)
 800b9fc:	2208      	movs	r2, #8
 800b9fe:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ba00:	4b10      	ldr	r3, [pc, #64]	@ (800ba44 <USBH_LL_Init+0x74>)
 800ba02:	2201      	movs	r2, #1
 800ba04:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ba06:	4b0f      	ldr	r3, [pc, #60]	@ (800ba44 <USBH_LL_Init+0x74>)
 800ba08:	2200      	movs	r2, #0
 800ba0a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ba0c:	4b0d      	ldr	r3, [pc, #52]	@ (800ba44 <USBH_LL_Init+0x74>)
 800ba0e:	2202      	movs	r2, #2
 800ba10:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ba12:	4b0c      	ldr	r3, [pc, #48]	@ (800ba44 <USBH_LL_Init+0x74>)
 800ba14:	2200      	movs	r2, #0
 800ba16:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ba18:	480a      	ldr	r0, [pc, #40]	@ (800ba44 <USBH_LL_Init+0x74>)
 800ba1a:	f7f7 fe5c 	bl	80036d6 <HAL_HCD_Init>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d001      	beq.n	800ba28 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ba24:	f7f5 ff84 	bl	8001930 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ba28:	4806      	ldr	r0, [pc, #24]	@ (800ba44 <USBH_LL_Init+0x74>)
 800ba2a:	f7f8 fa99 	bl	8003f60 <HAL_HCD_GetCurrentFrame>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	4619      	mov	r1, r3
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f7fe fee0 	bl	800a7f8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ba38:	2300      	movs	r3, #0
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3708      	adds	r7, #8
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}
 800ba42:	bf00      	nop
 800ba44:	200008b0 	.word	0x200008b0

0800ba48 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b084      	sub	sp, #16
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba50:	2300      	movs	r3, #0
 800ba52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ba54:	2300      	movs	r3, #0
 800ba56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f7f8 fa06 	bl	8003e70 <HAL_HCD_Start>
 800ba64:	4603      	mov	r3, r0
 800ba66:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ba68:	7bfb      	ldrb	r3, [r7, #15]
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	f000 f94c 	bl	800bd08 <USBH_Get_USB_Status>
 800ba70:	4603      	mov	r3, r0
 800ba72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba74:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba76:	4618      	mov	r0, r3
 800ba78:	3710      	adds	r7, #16
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}

0800ba7e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ba7e:	b580      	push	{r7, lr}
 800ba80:	b084      	sub	sp, #16
 800ba82:	af00      	add	r7, sp, #0
 800ba84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba86:	2300      	movs	r3, #0
 800ba88:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ba94:	4618      	mov	r0, r3
 800ba96:	f7f8 fa0e 	bl	8003eb6 <HAL_HCD_Stop>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ba9e:	7bfb      	ldrb	r3, [r7, #15]
 800baa0:	4618      	mov	r0, r3
 800baa2:	f000 f931 	bl	800bd08 <USBH_Get_USB_Status>
 800baa6:	4603      	mov	r3, r0
 800baa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800baaa:	7bbb      	ldrb	r3, [r7, #14]
}
 800baac:	4618      	mov	r0, r3
 800baae:	3710      	adds	r7, #16
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800babc:	2301      	movs	r3, #1
 800babe:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bac6:	4618      	mov	r0, r3
 800bac8:	f7f8 fa58 	bl	8003f7c <HAL_HCD_GetCurrentSpeed>
 800bacc:	4603      	mov	r3, r0
 800bace:	2b02      	cmp	r3, #2
 800bad0:	d00c      	beq.n	800baec <USBH_LL_GetSpeed+0x38>
 800bad2:	2b02      	cmp	r3, #2
 800bad4:	d80d      	bhi.n	800baf2 <USBH_LL_GetSpeed+0x3e>
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d002      	beq.n	800bae0 <USBH_LL_GetSpeed+0x2c>
 800bada:	2b01      	cmp	r3, #1
 800badc:	d003      	beq.n	800bae6 <USBH_LL_GetSpeed+0x32>
 800bade:	e008      	b.n	800baf2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800bae0:	2300      	movs	r3, #0
 800bae2:	73fb      	strb	r3, [r7, #15]
    break;
 800bae4:	e008      	b.n	800baf8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800bae6:	2301      	movs	r3, #1
 800bae8:	73fb      	strb	r3, [r7, #15]
    break;
 800baea:	e005      	b.n	800baf8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800baec:	2302      	movs	r3, #2
 800baee:	73fb      	strb	r3, [r7, #15]
    break;
 800baf0:	e002      	b.n	800baf8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800baf2:	2301      	movs	r3, #1
 800baf4:	73fb      	strb	r3, [r7, #15]
    break;
 800baf6:	bf00      	nop
  }
  return  speed;
 800baf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bafa:	4618      	mov	r0, r3
 800bafc:	3710      	adds	r7, #16
 800bafe:	46bd      	mov	sp, r7
 800bb00:	bd80      	pop	{r7, pc}

0800bb02 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800bb02:	b580      	push	{r7, lr}
 800bb04:	b084      	sub	sp, #16
 800bb06:	af00      	add	r7, sp, #0
 800bb08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bb18:	4618      	mov	r0, r3
 800bb1a:	f7f8 f9e9 	bl	8003ef0 <HAL_HCD_ResetPort>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bb22:	7bfb      	ldrb	r3, [r7, #15]
 800bb24:	4618      	mov	r0, r3
 800bb26:	f000 f8ef 	bl	800bd08 <USBH_Get_USB_Status>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb2e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3710      	adds	r7, #16
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	460b      	mov	r3, r1
 800bb42:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bb4a:	78fa      	ldrb	r2, [r7, #3]
 800bb4c:	4611      	mov	r1, r2
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7f8 f9f1 	bl	8003f36 <HAL_HCD_HC_GetXferCount>
 800bb54:	4603      	mov	r3, r0
}
 800bb56:	4618      	mov	r0, r3
 800bb58:	3708      	adds	r7, #8
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	bd80      	pop	{r7, pc}

0800bb5e <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800bb5e:	b590      	push	{r4, r7, lr}
 800bb60:	b089      	sub	sp, #36	@ 0x24
 800bb62:	af04      	add	r7, sp, #16
 800bb64:	6078      	str	r0, [r7, #4]
 800bb66:	4608      	mov	r0, r1
 800bb68:	4611      	mov	r1, r2
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	70fb      	strb	r3, [r7, #3]
 800bb70:	460b      	mov	r3, r1
 800bb72:	70bb      	strb	r3, [r7, #2]
 800bb74:	4613      	mov	r3, r2
 800bb76:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800bb86:	787c      	ldrb	r4, [r7, #1]
 800bb88:	78ba      	ldrb	r2, [r7, #2]
 800bb8a:	78f9      	ldrb	r1, [r7, #3]
 800bb8c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bb8e:	9302      	str	r3, [sp, #8]
 800bb90:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bb94:	9301      	str	r3, [sp, #4]
 800bb96:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bb9a:	9300      	str	r3, [sp, #0]
 800bb9c:	4623      	mov	r3, r4
 800bb9e:	f7f7 fe01 	bl	80037a4 <HAL_HCD_HC_Init>
 800bba2:	4603      	mov	r3, r0
 800bba4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800bba6:	7bfb      	ldrb	r3, [r7, #15]
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f000 f8ad 	bl	800bd08 <USBH_Get_USB_Status>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbb2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3714      	adds	r7, #20
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd90      	pop	{r4, r7, pc}

0800bbbc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b083      	sub	sp, #12
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
 800bbc4:	460b      	mov	r3, r1
 800bbc6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800bbc8:	2300      	movs	r3, #0
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	370c      	adds	r7, #12
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr

0800bbd6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800bbd6:	b590      	push	{r4, r7, lr}
 800bbd8:	b089      	sub	sp, #36	@ 0x24
 800bbda:	af04      	add	r7, sp, #16
 800bbdc:	6078      	str	r0, [r7, #4]
 800bbde:	4608      	mov	r0, r1
 800bbe0:	4611      	mov	r1, r2
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	70fb      	strb	r3, [r7, #3]
 800bbe8:	460b      	mov	r3, r1
 800bbea:	70bb      	strb	r3, [r7, #2]
 800bbec:	4613      	mov	r3, r2
 800bbee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800bbfe:	787c      	ldrb	r4, [r7, #1]
 800bc00:	78ba      	ldrb	r2, [r7, #2]
 800bc02:	78f9      	ldrb	r1, [r7, #3]
 800bc04:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800bc08:	9303      	str	r3, [sp, #12]
 800bc0a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bc0c:	9302      	str	r3, [sp, #8]
 800bc0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc10:	9301      	str	r3, [sp, #4]
 800bc12:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	4623      	mov	r3, r4
 800bc1a:	f7f7 fe7b 	bl	8003914 <HAL_HCD_HC_SubmitRequest>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800bc22:	7bfb      	ldrb	r3, [r7, #15]
 800bc24:	4618      	mov	r0, r3
 800bc26:	f000 f86f 	bl	800bd08 <USBH_Get_USB_Status>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc2e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	3714      	adds	r7, #20
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd90      	pop	{r4, r7, pc}

0800bc38 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b082      	sub	sp, #8
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
 800bc40:	460b      	mov	r3, r1
 800bc42:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bc4a:	78fa      	ldrb	r2, [r7, #3]
 800bc4c:	4611      	mov	r1, r2
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f7f8 f95c 	bl	8003f0c <HAL_HCD_HC_GetURBState>
 800bc54:	4603      	mov	r3, r0
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3708      	adds	r7, #8
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd80      	pop	{r7, pc}

0800bc5e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800bc5e:	b580      	push	{r7, lr}
 800bc60:	b082      	sub	sp, #8
 800bc62:	af00      	add	r7, sp, #0
 800bc64:	6078      	str	r0, [r7, #4]
 800bc66:	460b      	mov	r3, r1
 800bc68:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800bc70:	2b01      	cmp	r3, #1
 800bc72:	d103      	bne.n	800bc7c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800bc74:	78fb      	ldrb	r3, [r7, #3]
 800bc76:	4618      	mov	r0, r3
 800bc78:	f000 f872 	bl	800bd60 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800bc7c:	20c8      	movs	r0, #200	@ 0xc8
 800bc7e:	f7f6 fb7b 	bl	8002378 <HAL_Delay>
  return USBH_OK;
 800bc82:	2300      	movs	r3, #0
}
 800bc84:	4618      	mov	r0, r3
 800bc86:	3708      	adds	r7, #8
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd80      	pop	{r7, pc}

0800bc8c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b085      	sub	sp, #20
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	460b      	mov	r3, r1
 800bc96:	70fb      	strb	r3, [r7, #3]
 800bc98:	4613      	mov	r3, r2
 800bc9a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bca2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800bca4:	78fa      	ldrb	r2, [r7, #3]
 800bca6:	68f9      	ldr	r1, [r7, #12]
 800bca8:	4613      	mov	r3, r2
 800bcaa:	011b      	lsls	r3, r3, #4
 800bcac:	1a9b      	subs	r3, r3, r2
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	440b      	add	r3, r1
 800bcb2:	3317      	adds	r3, #23
 800bcb4:	781b      	ldrb	r3, [r3, #0]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d00a      	beq.n	800bcd0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800bcba:	78fa      	ldrb	r2, [r7, #3]
 800bcbc:	68f9      	ldr	r1, [r7, #12]
 800bcbe:	4613      	mov	r3, r2
 800bcc0:	011b      	lsls	r3, r3, #4
 800bcc2:	1a9b      	subs	r3, r3, r2
 800bcc4:	009b      	lsls	r3, r3, #2
 800bcc6:	440b      	add	r3, r1
 800bcc8:	333c      	adds	r3, #60	@ 0x3c
 800bcca:	78ba      	ldrb	r2, [r7, #2]
 800bccc:	701a      	strb	r2, [r3, #0]
 800bcce:	e009      	b.n	800bce4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800bcd0:	78fa      	ldrb	r2, [r7, #3]
 800bcd2:	68f9      	ldr	r1, [r7, #12]
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	011b      	lsls	r3, r3, #4
 800bcd8:	1a9b      	subs	r3, r3, r2
 800bcda:	009b      	lsls	r3, r3, #2
 800bcdc:	440b      	add	r3, r1
 800bcde:	333d      	adds	r3, #61	@ 0x3d
 800bce0:	78ba      	ldrb	r2, [r7, #2]
 800bce2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800bce4:	2300      	movs	r3, #0
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3714      	adds	r7, #20
 800bcea:	46bd      	mov	sp, r7
 800bcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf0:	4770      	bx	lr

0800bcf2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800bcf2:	b580      	push	{r7, lr}
 800bcf4:	b082      	sub	sp, #8
 800bcf6:	af00      	add	r7, sp, #0
 800bcf8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800bcfa:	6878      	ldr	r0, [r7, #4]
 800bcfc:	f7f6 fb3c 	bl	8002378 <HAL_Delay>
}
 800bd00:	bf00      	nop
 800bd02:	3708      	adds	r7, #8
 800bd04:	46bd      	mov	sp, r7
 800bd06:	bd80      	pop	{r7, pc}

0800bd08 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b085      	sub	sp, #20
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	4603      	mov	r3, r0
 800bd10:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bd12:	2300      	movs	r3, #0
 800bd14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bd16:	79fb      	ldrb	r3, [r7, #7]
 800bd18:	2b03      	cmp	r3, #3
 800bd1a:	d817      	bhi.n	800bd4c <USBH_Get_USB_Status+0x44>
 800bd1c:	a201      	add	r2, pc, #4	@ (adr r2, 800bd24 <USBH_Get_USB_Status+0x1c>)
 800bd1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd22:	bf00      	nop
 800bd24:	0800bd35 	.word	0x0800bd35
 800bd28:	0800bd3b 	.word	0x0800bd3b
 800bd2c:	0800bd41 	.word	0x0800bd41
 800bd30:	0800bd47 	.word	0x0800bd47
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800bd34:	2300      	movs	r3, #0
 800bd36:	73fb      	strb	r3, [r7, #15]
    break;
 800bd38:	e00b      	b.n	800bd52 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800bd3a:	2302      	movs	r3, #2
 800bd3c:	73fb      	strb	r3, [r7, #15]
    break;
 800bd3e:	e008      	b.n	800bd52 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800bd40:	2301      	movs	r3, #1
 800bd42:	73fb      	strb	r3, [r7, #15]
    break;
 800bd44:	e005      	b.n	800bd52 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800bd46:	2302      	movs	r3, #2
 800bd48:	73fb      	strb	r3, [r7, #15]
    break;
 800bd4a:	e002      	b.n	800bd52 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800bd4c:	2302      	movs	r3, #2
 800bd4e:	73fb      	strb	r3, [r7, #15]
    break;
 800bd50:	bf00      	nop
  }
  return usb_status;
 800bd52:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3714      	adds	r7, #20
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr

0800bd60 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b084      	sub	sp, #16
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	4603      	mov	r3, r0
 800bd68:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800bd6a:	79fb      	ldrb	r3, [r7, #7]
 800bd6c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800bd6e:	79fb      	ldrb	r3, [r7, #7]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d102      	bne.n	800bd7a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800bd74:	2300      	movs	r3, #0
 800bd76:	73fb      	strb	r3, [r7, #15]
 800bd78:	e001      	b.n	800bd7e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800bd7e:	7bfb      	ldrb	r3, [r7, #15]
 800bd80:	461a      	mov	r2, r3
 800bd82:	2101      	movs	r1, #1
 800bd84:	4803      	ldr	r0, [pc, #12]	@ (800bd94 <MX_DriverVbusFS+0x34>)
 800bd86:	f7f7 fc8d 	bl	80036a4 <HAL_GPIO_WritePin>
}
 800bd8a:	bf00      	nop
 800bd8c:	3710      	adds	r7, #16
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	40020800 	.word	0x40020800

0800bd98 <malloc>:
 800bd98:	4b02      	ldr	r3, [pc, #8]	@ (800bda4 <malloc+0xc>)
 800bd9a:	4601      	mov	r1, r0
 800bd9c:	6818      	ldr	r0, [r3, #0]
 800bd9e:	f000 b82d 	b.w	800bdfc <_malloc_r>
 800bda2:	bf00      	nop
 800bda4:	20000038 	.word	0x20000038

0800bda8 <free>:
 800bda8:	4b02      	ldr	r3, [pc, #8]	@ (800bdb4 <free+0xc>)
 800bdaa:	4601      	mov	r1, r0
 800bdac:	6818      	ldr	r0, [r3, #0]
 800bdae:	f001 bd17 	b.w	800d7e0 <_free_r>
 800bdb2:	bf00      	nop
 800bdb4:	20000038 	.word	0x20000038

0800bdb8 <sbrk_aligned>:
 800bdb8:	b570      	push	{r4, r5, r6, lr}
 800bdba:	4e0f      	ldr	r6, [pc, #60]	@ (800bdf8 <sbrk_aligned+0x40>)
 800bdbc:	460c      	mov	r4, r1
 800bdbe:	6831      	ldr	r1, [r6, #0]
 800bdc0:	4605      	mov	r5, r0
 800bdc2:	b911      	cbnz	r1, 800bdca <sbrk_aligned+0x12>
 800bdc4:	f000 fe64 	bl	800ca90 <_sbrk_r>
 800bdc8:	6030      	str	r0, [r6, #0]
 800bdca:	4621      	mov	r1, r4
 800bdcc:	4628      	mov	r0, r5
 800bdce:	f000 fe5f 	bl	800ca90 <_sbrk_r>
 800bdd2:	1c43      	adds	r3, r0, #1
 800bdd4:	d103      	bne.n	800bdde <sbrk_aligned+0x26>
 800bdd6:	f04f 34ff 	mov.w	r4, #4294967295
 800bdda:	4620      	mov	r0, r4
 800bddc:	bd70      	pop	{r4, r5, r6, pc}
 800bdde:	1cc4      	adds	r4, r0, #3
 800bde0:	f024 0403 	bic.w	r4, r4, #3
 800bde4:	42a0      	cmp	r0, r4
 800bde6:	d0f8      	beq.n	800bdda <sbrk_aligned+0x22>
 800bde8:	1a21      	subs	r1, r4, r0
 800bdea:	4628      	mov	r0, r5
 800bdec:	f000 fe50 	bl	800ca90 <_sbrk_r>
 800bdf0:	3001      	adds	r0, #1
 800bdf2:	d1f2      	bne.n	800bdda <sbrk_aligned+0x22>
 800bdf4:	e7ef      	b.n	800bdd6 <sbrk_aligned+0x1e>
 800bdf6:	bf00      	nop
 800bdf8:	20000c90 	.word	0x20000c90

0800bdfc <_malloc_r>:
 800bdfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be00:	1ccd      	adds	r5, r1, #3
 800be02:	f025 0503 	bic.w	r5, r5, #3
 800be06:	3508      	adds	r5, #8
 800be08:	2d0c      	cmp	r5, #12
 800be0a:	bf38      	it	cc
 800be0c:	250c      	movcc	r5, #12
 800be0e:	2d00      	cmp	r5, #0
 800be10:	4606      	mov	r6, r0
 800be12:	db01      	blt.n	800be18 <_malloc_r+0x1c>
 800be14:	42a9      	cmp	r1, r5
 800be16:	d904      	bls.n	800be22 <_malloc_r+0x26>
 800be18:	230c      	movs	r3, #12
 800be1a:	6033      	str	r3, [r6, #0]
 800be1c:	2000      	movs	r0, #0
 800be1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bef8 <_malloc_r+0xfc>
 800be26:	f000 f869 	bl	800befc <__malloc_lock>
 800be2a:	f8d8 3000 	ldr.w	r3, [r8]
 800be2e:	461c      	mov	r4, r3
 800be30:	bb44      	cbnz	r4, 800be84 <_malloc_r+0x88>
 800be32:	4629      	mov	r1, r5
 800be34:	4630      	mov	r0, r6
 800be36:	f7ff ffbf 	bl	800bdb8 <sbrk_aligned>
 800be3a:	1c43      	adds	r3, r0, #1
 800be3c:	4604      	mov	r4, r0
 800be3e:	d158      	bne.n	800bef2 <_malloc_r+0xf6>
 800be40:	f8d8 4000 	ldr.w	r4, [r8]
 800be44:	4627      	mov	r7, r4
 800be46:	2f00      	cmp	r7, #0
 800be48:	d143      	bne.n	800bed2 <_malloc_r+0xd6>
 800be4a:	2c00      	cmp	r4, #0
 800be4c:	d04b      	beq.n	800bee6 <_malloc_r+0xea>
 800be4e:	6823      	ldr	r3, [r4, #0]
 800be50:	4639      	mov	r1, r7
 800be52:	4630      	mov	r0, r6
 800be54:	eb04 0903 	add.w	r9, r4, r3
 800be58:	f000 fe1a 	bl	800ca90 <_sbrk_r>
 800be5c:	4581      	cmp	r9, r0
 800be5e:	d142      	bne.n	800bee6 <_malloc_r+0xea>
 800be60:	6821      	ldr	r1, [r4, #0]
 800be62:	1a6d      	subs	r5, r5, r1
 800be64:	4629      	mov	r1, r5
 800be66:	4630      	mov	r0, r6
 800be68:	f7ff ffa6 	bl	800bdb8 <sbrk_aligned>
 800be6c:	3001      	adds	r0, #1
 800be6e:	d03a      	beq.n	800bee6 <_malloc_r+0xea>
 800be70:	6823      	ldr	r3, [r4, #0]
 800be72:	442b      	add	r3, r5
 800be74:	6023      	str	r3, [r4, #0]
 800be76:	f8d8 3000 	ldr.w	r3, [r8]
 800be7a:	685a      	ldr	r2, [r3, #4]
 800be7c:	bb62      	cbnz	r2, 800bed8 <_malloc_r+0xdc>
 800be7e:	f8c8 7000 	str.w	r7, [r8]
 800be82:	e00f      	b.n	800bea4 <_malloc_r+0xa8>
 800be84:	6822      	ldr	r2, [r4, #0]
 800be86:	1b52      	subs	r2, r2, r5
 800be88:	d420      	bmi.n	800becc <_malloc_r+0xd0>
 800be8a:	2a0b      	cmp	r2, #11
 800be8c:	d917      	bls.n	800bebe <_malloc_r+0xc2>
 800be8e:	1961      	adds	r1, r4, r5
 800be90:	42a3      	cmp	r3, r4
 800be92:	6025      	str	r5, [r4, #0]
 800be94:	bf18      	it	ne
 800be96:	6059      	strne	r1, [r3, #4]
 800be98:	6863      	ldr	r3, [r4, #4]
 800be9a:	bf08      	it	eq
 800be9c:	f8c8 1000 	streq.w	r1, [r8]
 800bea0:	5162      	str	r2, [r4, r5]
 800bea2:	604b      	str	r3, [r1, #4]
 800bea4:	4630      	mov	r0, r6
 800bea6:	f000 f82f 	bl	800bf08 <__malloc_unlock>
 800beaa:	f104 000b 	add.w	r0, r4, #11
 800beae:	1d23      	adds	r3, r4, #4
 800beb0:	f020 0007 	bic.w	r0, r0, #7
 800beb4:	1ac2      	subs	r2, r0, r3
 800beb6:	bf1c      	itt	ne
 800beb8:	1a1b      	subne	r3, r3, r0
 800beba:	50a3      	strne	r3, [r4, r2]
 800bebc:	e7af      	b.n	800be1e <_malloc_r+0x22>
 800bebe:	6862      	ldr	r2, [r4, #4]
 800bec0:	42a3      	cmp	r3, r4
 800bec2:	bf0c      	ite	eq
 800bec4:	f8c8 2000 	streq.w	r2, [r8]
 800bec8:	605a      	strne	r2, [r3, #4]
 800beca:	e7eb      	b.n	800bea4 <_malloc_r+0xa8>
 800becc:	4623      	mov	r3, r4
 800bece:	6864      	ldr	r4, [r4, #4]
 800bed0:	e7ae      	b.n	800be30 <_malloc_r+0x34>
 800bed2:	463c      	mov	r4, r7
 800bed4:	687f      	ldr	r7, [r7, #4]
 800bed6:	e7b6      	b.n	800be46 <_malloc_r+0x4a>
 800bed8:	461a      	mov	r2, r3
 800beda:	685b      	ldr	r3, [r3, #4]
 800bedc:	42a3      	cmp	r3, r4
 800bede:	d1fb      	bne.n	800bed8 <_malloc_r+0xdc>
 800bee0:	2300      	movs	r3, #0
 800bee2:	6053      	str	r3, [r2, #4]
 800bee4:	e7de      	b.n	800bea4 <_malloc_r+0xa8>
 800bee6:	230c      	movs	r3, #12
 800bee8:	6033      	str	r3, [r6, #0]
 800beea:	4630      	mov	r0, r6
 800beec:	f000 f80c 	bl	800bf08 <__malloc_unlock>
 800bef0:	e794      	b.n	800be1c <_malloc_r+0x20>
 800bef2:	6005      	str	r5, [r0, #0]
 800bef4:	e7d6      	b.n	800bea4 <_malloc_r+0xa8>
 800bef6:	bf00      	nop
 800bef8:	20000c94 	.word	0x20000c94

0800befc <__malloc_lock>:
 800befc:	4801      	ldr	r0, [pc, #4]	@ (800bf04 <__malloc_lock+0x8>)
 800befe:	f000 be14 	b.w	800cb2a <__retarget_lock_acquire_recursive>
 800bf02:	bf00      	nop
 800bf04:	20000dd8 	.word	0x20000dd8

0800bf08 <__malloc_unlock>:
 800bf08:	4801      	ldr	r0, [pc, #4]	@ (800bf10 <__malloc_unlock+0x8>)
 800bf0a:	f000 be0f 	b.w	800cb2c <__retarget_lock_release_recursive>
 800bf0e:	bf00      	nop
 800bf10:	20000dd8 	.word	0x20000dd8

0800bf14 <__cvt>:
 800bf14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf18:	ec57 6b10 	vmov	r6, r7, d0
 800bf1c:	2f00      	cmp	r7, #0
 800bf1e:	460c      	mov	r4, r1
 800bf20:	4619      	mov	r1, r3
 800bf22:	463b      	mov	r3, r7
 800bf24:	bfbb      	ittet	lt
 800bf26:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bf2a:	461f      	movlt	r7, r3
 800bf2c:	2300      	movge	r3, #0
 800bf2e:	232d      	movlt	r3, #45	@ 0x2d
 800bf30:	700b      	strb	r3, [r1, #0]
 800bf32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bf38:	4691      	mov	r9, r2
 800bf3a:	f023 0820 	bic.w	r8, r3, #32
 800bf3e:	bfbc      	itt	lt
 800bf40:	4632      	movlt	r2, r6
 800bf42:	4616      	movlt	r6, r2
 800bf44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bf48:	d005      	beq.n	800bf56 <__cvt+0x42>
 800bf4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bf4e:	d100      	bne.n	800bf52 <__cvt+0x3e>
 800bf50:	3401      	adds	r4, #1
 800bf52:	2102      	movs	r1, #2
 800bf54:	e000      	b.n	800bf58 <__cvt+0x44>
 800bf56:	2103      	movs	r1, #3
 800bf58:	ab03      	add	r3, sp, #12
 800bf5a:	9301      	str	r3, [sp, #4]
 800bf5c:	ab02      	add	r3, sp, #8
 800bf5e:	9300      	str	r3, [sp, #0]
 800bf60:	ec47 6b10 	vmov	d0, r6, r7
 800bf64:	4653      	mov	r3, sl
 800bf66:	4622      	mov	r2, r4
 800bf68:	f000 fe6a 	bl	800cc40 <_dtoa_r>
 800bf6c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bf70:	4605      	mov	r5, r0
 800bf72:	d119      	bne.n	800bfa8 <__cvt+0x94>
 800bf74:	f019 0f01 	tst.w	r9, #1
 800bf78:	d00e      	beq.n	800bf98 <__cvt+0x84>
 800bf7a:	eb00 0904 	add.w	r9, r0, r4
 800bf7e:	2200      	movs	r2, #0
 800bf80:	2300      	movs	r3, #0
 800bf82:	4630      	mov	r0, r6
 800bf84:	4639      	mov	r1, r7
 800bf86:	f7f4 fda7 	bl	8000ad8 <__aeabi_dcmpeq>
 800bf8a:	b108      	cbz	r0, 800bf90 <__cvt+0x7c>
 800bf8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800bf90:	2230      	movs	r2, #48	@ 0x30
 800bf92:	9b03      	ldr	r3, [sp, #12]
 800bf94:	454b      	cmp	r3, r9
 800bf96:	d31e      	bcc.n	800bfd6 <__cvt+0xc2>
 800bf98:	9b03      	ldr	r3, [sp, #12]
 800bf9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf9c:	1b5b      	subs	r3, r3, r5
 800bf9e:	4628      	mov	r0, r5
 800bfa0:	6013      	str	r3, [r2, #0]
 800bfa2:	b004      	add	sp, #16
 800bfa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfa8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bfac:	eb00 0904 	add.w	r9, r0, r4
 800bfb0:	d1e5      	bne.n	800bf7e <__cvt+0x6a>
 800bfb2:	7803      	ldrb	r3, [r0, #0]
 800bfb4:	2b30      	cmp	r3, #48	@ 0x30
 800bfb6:	d10a      	bne.n	800bfce <__cvt+0xba>
 800bfb8:	2200      	movs	r2, #0
 800bfba:	2300      	movs	r3, #0
 800bfbc:	4630      	mov	r0, r6
 800bfbe:	4639      	mov	r1, r7
 800bfc0:	f7f4 fd8a 	bl	8000ad8 <__aeabi_dcmpeq>
 800bfc4:	b918      	cbnz	r0, 800bfce <__cvt+0xba>
 800bfc6:	f1c4 0401 	rsb	r4, r4, #1
 800bfca:	f8ca 4000 	str.w	r4, [sl]
 800bfce:	f8da 3000 	ldr.w	r3, [sl]
 800bfd2:	4499      	add	r9, r3
 800bfd4:	e7d3      	b.n	800bf7e <__cvt+0x6a>
 800bfd6:	1c59      	adds	r1, r3, #1
 800bfd8:	9103      	str	r1, [sp, #12]
 800bfda:	701a      	strb	r2, [r3, #0]
 800bfdc:	e7d9      	b.n	800bf92 <__cvt+0x7e>

0800bfde <__exponent>:
 800bfde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfe0:	2900      	cmp	r1, #0
 800bfe2:	bfba      	itte	lt
 800bfe4:	4249      	neglt	r1, r1
 800bfe6:	232d      	movlt	r3, #45	@ 0x2d
 800bfe8:	232b      	movge	r3, #43	@ 0x2b
 800bfea:	2909      	cmp	r1, #9
 800bfec:	7002      	strb	r2, [r0, #0]
 800bfee:	7043      	strb	r3, [r0, #1]
 800bff0:	dd29      	ble.n	800c046 <__exponent+0x68>
 800bff2:	f10d 0307 	add.w	r3, sp, #7
 800bff6:	461d      	mov	r5, r3
 800bff8:	270a      	movs	r7, #10
 800bffa:	461a      	mov	r2, r3
 800bffc:	fbb1 f6f7 	udiv	r6, r1, r7
 800c000:	fb07 1416 	mls	r4, r7, r6, r1
 800c004:	3430      	adds	r4, #48	@ 0x30
 800c006:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c00a:	460c      	mov	r4, r1
 800c00c:	2c63      	cmp	r4, #99	@ 0x63
 800c00e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c012:	4631      	mov	r1, r6
 800c014:	dcf1      	bgt.n	800bffa <__exponent+0x1c>
 800c016:	3130      	adds	r1, #48	@ 0x30
 800c018:	1e94      	subs	r4, r2, #2
 800c01a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c01e:	1c41      	adds	r1, r0, #1
 800c020:	4623      	mov	r3, r4
 800c022:	42ab      	cmp	r3, r5
 800c024:	d30a      	bcc.n	800c03c <__exponent+0x5e>
 800c026:	f10d 0309 	add.w	r3, sp, #9
 800c02a:	1a9b      	subs	r3, r3, r2
 800c02c:	42ac      	cmp	r4, r5
 800c02e:	bf88      	it	hi
 800c030:	2300      	movhi	r3, #0
 800c032:	3302      	adds	r3, #2
 800c034:	4403      	add	r3, r0
 800c036:	1a18      	subs	r0, r3, r0
 800c038:	b003      	add	sp, #12
 800c03a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c03c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c040:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c044:	e7ed      	b.n	800c022 <__exponent+0x44>
 800c046:	2330      	movs	r3, #48	@ 0x30
 800c048:	3130      	adds	r1, #48	@ 0x30
 800c04a:	7083      	strb	r3, [r0, #2]
 800c04c:	70c1      	strb	r1, [r0, #3]
 800c04e:	1d03      	adds	r3, r0, #4
 800c050:	e7f1      	b.n	800c036 <__exponent+0x58>
	...

0800c054 <_printf_float>:
 800c054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c058:	b08d      	sub	sp, #52	@ 0x34
 800c05a:	460c      	mov	r4, r1
 800c05c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c060:	4616      	mov	r6, r2
 800c062:	461f      	mov	r7, r3
 800c064:	4605      	mov	r5, r0
 800c066:	f000 fcdb 	bl	800ca20 <_localeconv_r>
 800c06a:	6803      	ldr	r3, [r0, #0]
 800c06c:	9304      	str	r3, [sp, #16]
 800c06e:	4618      	mov	r0, r3
 800c070:	f7f4 f906 	bl	8000280 <strlen>
 800c074:	2300      	movs	r3, #0
 800c076:	930a      	str	r3, [sp, #40]	@ 0x28
 800c078:	f8d8 3000 	ldr.w	r3, [r8]
 800c07c:	9005      	str	r0, [sp, #20]
 800c07e:	3307      	adds	r3, #7
 800c080:	f023 0307 	bic.w	r3, r3, #7
 800c084:	f103 0208 	add.w	r2, r3, #8
 800c088:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c08c:	f8d4 b000 	ldr.w	fp, [r4]
 800c090:	f8c8 2000 	str.w	r2, [r8]
 800c094:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c098:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c09c:	9307      	str	r3, [sp, #28]
 800c09e:	f8cd 8018 	str.w	r8, [sp, #24]
 800c0a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c0a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0aa:	4b9c      	ldr	r3, [pc, #624]	@ (800c31c <_printf_float+0x2c8>)
 800c0ac:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b0:	f7f4 fd44 	bl	8000b3c <__aeabi_dcmpun>
 800c0b4:	bb70      	cbnz	r0, 800c114 <_printf_float+0xc0>
 800c0b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0ba:	4b98      	ldr	r3, [pc, #608]	@ (800c31c <_printf_float+0x2c8>)
 800c0bc:	f04f 32ff 	mov.w	r2, #4294967295
 800c0c0:	f7f4 fd1e 	bl	8000b00 <__aeabi_dcmple>
 800c0c4:	bb30      	cbnz	r0, 800c114 <_printf_float+0xc0>
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	4640      	mov	r0, r8
 800c0cc:	4649      	mov	r1, r9
 800c0ce:	f7f4 fd0d 	bl	8000aec <__aeabi_dcmplt>
 800c0d2:	b110      	cbz	r0, 800c0da <_printf_float+0x86>
 800c0d4:	232d      	movs	r3, #45	@ 0x2d
 800c0d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0da:	4a91      	ldr	r2, [pc, #580]	@ (800c320 <_printf_float+0x2cc>)
 800c0dc:	4b91      	ldr	r3, [pc, #580]	@ (800c324 <_printf_float+0x2d0>)
 800c0de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c0e2:	bf8c      	ite	hi
 800c0e4:	4690      	movhi	r8, r2
 800c0e6:	4698      	movls	r8, r3
 800c0e8:	2303      	movs	r3, #3
 800c0ea:	6123      	str	r3, [r4, #16]
 800c0ec:	f02b 0304 	bic.w	r3, fp, #4
 800c0f0:	6023      	str	r3, [r4, #0]
 800c0f2:	f04f 0900 	mov.w	r9, #0
 800c0f6:	9700      	str	r7, [sp, #0]
 800c0f8:	4633      	mov	r3, r6
 800c0fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c0fc:	4621      	mov	r1, r4
 800c0fe:	4628      	mov	r0, r5
 800c100:	f000 f9d2 	bl	800c4a8 <_printf_common>
 800c104:	3001      	adds	r0, #1
 800c106:	f040 808d 	bne.w	800c224 <_printf_float+0x1d0>
 800c10a:	f04f 30ff 	mov.w	r0, #4294967295
 800c10e:	b00d      	add	sp, #52	@ 0x34
 800c110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c114:	4642      	mov	r2, r8
 800c116:	464b      	mov	r3, r9
 800c118:	4640      	mov	r0, r8
 800c11a:	4649      	mov	r1, r9
 800c11c:	f7f4 fd0e 	bl	8000b3c <__aeabi_dcmpun>
 800c120:	b140      	cbz	r0, 800c134 <_printf_float+0xe0>
 800c122:	464b      	mov	r3, r9
 800c124:	2b00      	cmp	r3, #0
 800c126:	bfbc      	itt	lt
 800c128:	232d      	movlt	r3, #45	@ 0x2d
 800c12a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c12e:	4a7e      	ldr	r2, [pc, #504]	@ (800c328 <_printf_float+0x2d4>)
 800c130:	4b7e      	ldr	r3, [pc, #504]	@ (800c32c <_printf_float+0x2d8>)
 800c132:	e7d4      	b.n	800c0de <_printf_float+0x8a>
 800c134:	6863      	ldr	r3, [r4, #4]
 800c136:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c13a:	9206      	str	r2, [sp, #24]
 800c13c:	1c5a      	adds	r2, r3, #1
 800c13e:	d13b      	bne.n	800c1b8 <_printf_float+0x164>
 800c140:	2306      	movs	r3, #6
 800c142:	6063      	str	r3, [r4, #4]
 800c144:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c148:	2300      	movs	r3, #0
 800c14a:	6022      	str	r2, [r4, #0]
 800c14c:	9303      	str	r3, [sp, #12]
 800c14e:	ab0a      	add	r3, sp, #40	@ 0x28
 800c150:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c154:	ab09      	add	r3, sp, #36	@ 0x24
 800c156:	9300      	str	r3, [sp, #0]
 800c158:	6861      	ldr	r1, [r4, #4]
 800c15a:	ec49 8b10 	vmov	d0, r8, r9
 800c15e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c162:	4628      	mov	r0, r5
 800c164:	f7ff fed6 	bl	800bf14 <__cvt>
 800c168:	9b06      	ldr	r3, [sp, #24]
 800c16a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c16c:	2b47      	cmp	r3, #71	@ 0x47
 800c16e:	4680      	mov	r8, r0
 800c170:	d129      	bne.n	800c1c6 <_printf_float+0x172>
 800c172:	1cc8      	adds	r0, r1, #3
 800c174:	db02      	blt.n	800c17c <_printf_float+0x128>
 800c176:	6863      	ldr	r3, [r4, #4]
 800c178:	4299      	cmp	r1, r3
 800c17a:	dd41      	ble.n	800c200 <_printf_float+0x1ac>
 800c17c:	f1aa 0a02 	sub.w	sl, sl, #2
 800c180:	fa5f fa8a 	uxtb.w	sl, sl
 800c184:	3901      	subs	r1, #1
 800c186:	4652      	mov	r2, sl
 800c188:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c18c:	9109      	str	r1, [sp, #36]	@ 0x24
 800c18e:	f7ff ff26 	bl	800bfde <__exponent>
 800c192:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c194:	1813      	adds	r3, r2, r0
 800c196:	2a01      	cmp	r2, #1
 800c198:	4681      	mov	r9, r0
 800c19a:	6123      	str	r3, [r4, #16]
 800c19c:	dc02      	bgt.n	800c1a4 <_printf_float+0x150>
 800c19e:	6822      	ldr	r2, [r4, #0]
 800c1a0:	07d2      	lsls	r2, r2, #31
 800c1a2:	d501      	bpl.n	800c1a8 <_printf_float+0x154>
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	6123      	str	r3, [r4, #16]
 800c1a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d0a2      	beq.n	800c0f6 <_printf_float+0xa2>
 800c1b0:	232d      	movs	r3, #45	@ 0x2d
 800c1b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c1b6:	e79e      	b.n	800c0f6 <_printf_float+0xa2>
 800c1b8:	9a06      	ldr	r2, [sp, #24]
 800c1ba:	2a47      	cmp	r2, #71	@ 0x47
 800c1bc:	d1c2      	bne.n	800c144 <_printf_float+0xf0>
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d1c0      	bne.n	800c144 <_printf_float+0xf0>
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	e7bd      	b.n	800c142 <_printf_float+0xee>
 800c1c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c1ca:	d9db      	bls.n	800c184 <_printf_float+0x130>
 800c1cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c1d0:	d118      	bne.n	800c204 <_printf_float+0x1b0>
 800c1d2:	2900      	cmp	r1, #0
 800c1d4:	6863      	ldr	r3, [r4, #4]
 800c1d6:	dd0b      	ble.n	800c1f0 <_printf_float+0x19c>
 800c1d8:	6121      	str	r1, [r4, #16]
 800c1da:	b913      	cbnz	r3, 800c1e2 <_printf_float+0x18e>
 800c1dc:	6822      	ldr	r2, [r4, #0]
 800c1de:	07d0      	lsls	r0, r2, #31
 800c1e0:	d502      	bpl.n	800c1e8 <_printf_float+0x194>
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	440b      	add	r3, r1
 800c1e6:	6123      	str	r3, [r4, #16]
 800c1e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c1ea:	f04f 0900 	mov.w	r9, #0
 800c1ee:	e7db      	b.n	800c1a8 <_printf_float+0x154>
 800c1f0:	b913      	cbnz	r3, 800c1f8 <_printf_float+0x1a4>
 800c1f2:	6822      	ldr	r2, [r4, #0]
 800c1f4:	07d2      	lsls	r2, r2, #31
 800c1f6:	d501      	bpl.n	800c1fc <_printf_float+0x1a8>
 800c1f8:	3302      	adds	r3, #2
 800c1fa:	e7f4      	b.n	800c1e6 <_printf_float+0x192>
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	e7f2      	b.n	800c1e6 <_printf_float+0x192>
 800c200:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c204:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c206:	4299      	cmp	r1, r3
 800c208:	db05      	blt.n	800c216 <_printf_float+0x1c2>
 800c20a:	6823      	ldr	r3, [r4, #0]
 800c20c:	6121      	str	r1, [r4, #16]
 800c20e:	07d8      	lsls	r0, r3, #31
 800c210:	d5ea      	bpl.n	800c1e8 <_printf_float+0x194>
 800c212:	1c4b      	adds	r3, r1, #1
 800c214:	e7e7      	b.n	800c1e6 <_printf_float+0x192>
 800c216:	2900      	cmp	r1, #0
 800c218:	bfd4      	ite	le
 800c21a:	f1c1 0202 	rsble	r2, r1, #2
 800c21e:	2201      	movgt	r2, #1
 800c220:	4413      	add	r3, r2
 800c222:	e7e0      	b.n	800c1e6 <_printf_float+0x192>
 800c224:	6823      	ldr	r3, [r4, #0]
 800c226:	055a      	lsls	r2, r3, #21
 800c228:	d407      	bmi.n	800c23a <_printf_float+0x1e6>
 800c22a:	6923      	ldr	r3, [r4, #16]
 800c22c:	4642      	mov	r2, r8
 800c22e:	4631      	mov	r1, r6
 800c230:	4628      	mov	r0, r5
 800c232:	47b8      	blx	r7
 800c234:	3001      	adds	r0, #1
 800c236:	d12b      	bne.n	800c290 <_printf_float+0x23c>
 800c238:	e767      	b.n	800c10a <_printf_float+0xb6>
 800c23a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c23e:	f240 80dd 	bls.w	800c3fc <_printf_float+0x3a8>
 800c242:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c246:	2200      	movs	r2, #0
 800c248:	2300      	movs	r3, #0
 800c24a:	f7f4 fc45 	bl	8000ad8 <__aeabi_dcmpeq>
 800c24e:	2800      	cmp	r0, #0
 800c250:	d033      	beq.n	800c2ba <_printf_float+0x266>
 800c252:	4a37      	ldr	r2, [pc, #220]	@ (800c330 <_printf_float+0x2dc>)
 800c254:	2301      	movs	r3, #1
 800c256:	4631      	mov	r1, r6
 800c258:	4628      	mov	r0, r5
 800c25a:	47b8      	blx	r7
 800c25c:	3001      	adds	r0, #1
 800c25e:	f43f af54 	beq.w	800c10a <_printf_float+0xb6>
 800c262:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c266:	4543      	cmp	r3, r8
 800c268:	db02      	blt.n	800c270 <_printf_float+0x21c>
 800c26a:	6823      	ldr	r3, [r4, #0]
 800c26c:	07d8      	lsls	r0, r3, #31
 800c26e:	d50f      	bpl.n	800c290 <_printf_float+0x23c>
 800c270:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c274:	4631      	mov	r1, r6
 800c276:	4628      	mov	r0, r5
 800c278:	47b8      	blx	r7
 800c27a:	3001      	adds	r0, #1
 800c27c:	f43f af45 	beq.w	800c10a <_printf_float+0xb6>
 800c280:	f04f 0900 	mov.w	r9, #0
 800c284:	f108 38ff 	add.w	r8, r8, #4294967295
 800c288:	f104 0a1a 	add.w	sl, r4, #26
 800c28c:	45c8      	cmp	r8, r9
 800c28e:	dc09      	bgt.n	800c2a4 <_printf_float+0x250>
 800c290:	6823      	ldr	r3, [r4, #0]
 800c292:	079b      	lsls	r3, r3, #30
 800c294:	f100 8103 	bmi.w	800c49e <_printf_float+0x44a>
 800c298:	68e0      	ldr	r0, [r4, #12]
 800c29a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c29c:	4298      	cmp	r0, r3
 800c29e:	bfb8      	it	lt
 800c2a0:	4618      	movlt	r0, r3
 800c2a2:	e734      	b.n	800c10e <_printf_float+0xba>
 800c2a4:	2301      	movs	r3, #1
 800c2a6:	4652      	mov	r2, sl
 800c2a8:	4631      	mov	r1, r6
 800c2aa:	4628      	mov	r0, r5
 800c2ac:	47b8      	blx	r7
 800c2ae:	3001      	adds	r0, #1
 800c2b0:	f43f af2b 	beq.w	800c10a <_printf_float+0xb6>
 800c2b4:	f109 0901 	add.w	r9, r9, #1
 800c2b8:	e7e8      	b.n	800c28c <_printf_float+0x238>
 800c2ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	dc39      	bgt.n	800c334 <_printf_float+0x2e0>
 800c2c0:	4a1b      	ldr	r2, [pc, #108]	@ (800c330 <_printf_float+0x2dc>)
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	4631      	mov	r1, r6
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	47b8      	blx	r7
 800c2ca:	3001      	adds	r0, #1
 800c2cc:	f43f af1d 	beq.w	800c10a <_printf_float+0xb6>
 800c2d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c2d4:	ea59 0303 	orrs.w	r3, r9, r3
 800c2d8:	d102      	bne.n	800c2e0 <_printf_float+0x28c>
 800c2da:	6823      	ldr	r3, [r4, #0]
 800c2dc:	07d9      	lsls	r1, r3, #31
 800c2de:	d5d7      	bpl.n	800c290 <_printf_float+0x23c>
 800c2e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2e4:	4631      	mov	r1, r6
 800c2e6:	4628      	mov	r0, r5
 800c2e8:	47b8      	blx	r7
 800c2ea:	3001      	adds	r0, #1
 800c2ec:	f43f af0d 	beq.w	800c10a <_printf_float+0xb6>
 800c2f0:	f04f 0a00 	mov.w	sl, #0
 800c2f4:	f104 0b1a 	add.w	fp, r4, #26
 800c2f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2fa:	425b      	negs	r3, r3
 800c2fc:	4553      	cmp	r3, sl
 800c2fe:	dc01      	bgt.n	800c304 <_printf_float+0x2b0>
 800c300:	464b      	mov	r3, r9
 800c302:	e793      	b.n	800c22c <_printf_float+0x1d8>
 800c304:	2301      	movs	r3, #1
 800c306:	465a      	mov	r2, fp
 800c308:	4631      	mov	r1, r6
 800c30a:	4628      	mov	r0, r5
 800c30c:	47b8      	blx	r7
 800c30e:	3001      	adds	r0, #1
 800c310:	f43f aefb 	beq.w	800c10a <_printf_float+0xb6>
 800c314:	f10a 0a01 	add.w	sl, sl, #1
 800c318:	e7ee      	b.n	800c2f8 <_printf_float+0x2a4>
 800c31a:	bf00      	nop
 800c31c:	7fefffff 	.word	0x7fefffff
 800c320:	0800ea94 	.word	0x0800ea94
 800c324:	0800ea90 	.word	0x0800ea90
 800c328:	0800ea9c 	.word	0x0800ea9c
 800c32c:	0800ea98 	.word	0x0800ea98
 800c330:	0800eaa0 	.word	0x0800eaa0
 800c334:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c336:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c33a:	4553      	cmp	r3, sl
 800c33c:	bfa8      	it	ge
 800c33e:	4653      	movge	r3, sl
 800c340:	2b00      	cmp	r3, #0
 800c342:	4699      	mov	r9, r3
 800c344:	dc36      	bgt.n	800c3b4 <_printf_float+0x360>
 800c346:	f04f 0b00 	mov.w	fp, #0
 800c34a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c34e:	f104 021a 	add.w	r2, r4, #26
 800c352:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c354:	9306      	str	r3, [sp, #24]
 800c356:	eba3 0309 	sub.w	r3, r3, r9
 800c35a:	455b      	cmp	r3, fp
 800c35c:	dc31      	bgt.n	800c3c2 <_printf_float+0x36e>
 800c35e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c360:	459a      	cmp	sl, r3
 800c362:	dc3a      	bgt.n	800c3da <_printf_float+0x386>
 800c364:	6823      	ldr	r3, [r4, #0]
 800c366:	07da      	lsls	r2, r3, #31
 800c368:	d437      	bmi.n	800c3da <_printf_float+0x386>
 800c36a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c36c:	ebaa 0903 	sub.w	r9, sl, r3
 800c370:	9b06      	ldr	r3, [sp, #24]
 800c372:	ebaa 0303 	sub.w	r3, sl, r3
 800c376:	4599      	cmp	r9, r3
 800c378:	bfa8      	it	ge
 800c37a:	4699      	movge	r9, r3
 800c37c:	f1b9 0f00 	cmp.w	r9, #0
 800c380:	dc33      	bgt.n	800c3ea <_printf_float+0x396>
 800c382:	f04f 0800 	mov.w	r8, #0
 800c386:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c38a:	f104 0b1a 	add.w	fp, r4, #26
 800c38e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c390:	ebaa 0303 	sub.w	r3, sl, r3
 800c394:	eba3 0309 	sub.w	r3, r3, r9
 800c398:	4543      	cmp	r3, r8
 800c39a:	f77f af79 	ble.w	800c290 <_printf_float+0x23c>
 800c39e:	2301      	movs	r3, #1
 800c3a0:	465a      	mov	r2, fp
 800c3a2:	4631      	mov	r1, r6
 800c3a4:	4628      	mov	r0, r5
 800c3a6:	47b8      	blx	r7
 800c3a8:	3001      	adds	r0, #1
 800c3aa:	f43f aeae 	beq.w	800c10a <_printf_float+0xb6>
 800c3ae:	f108 0801 	add.w	r8, r8, #1
 800c3b2:	e7ec      	b.n	800c38e <_printf_float+0x33a>
 800c3b4:	4642      	mov	r2, r8
 800c3b6:	4631      	mov	r1, r6
 800c3b8:	4628      	mov	r0, r5
 800c3ba:	47b8      	blx	r7
 800c3bc:	3001      	adds	r0, #1
 800c3be:	d1c2      	bne.n	800c346 <_printf_float+0x2f2>
 800c3c0:	e6a3      	b.n	800c10a <_printf_float+0xb6>
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	4631      	mov	r1, r6
 800c3c6:	4628      	mov	r0, r5
 800c3c8:	9206      	str	r2, [sp, #24]
 800c3ca:	47b8      	blx	r7
 800c3cc:	3001      	adds	r0, #1
 800c3ce:	f43f ae9c 	beq.w	800c10a <_printf_float+0xb6>
 800c3d2:	9a06      	ldr	r2, [sp, #24]
 800c3d4:	f10b 0b01 	add.w	fp, fp, #1
 800c3d8:	e7bb      	b.n	800c352 <_printf_float+0x2fe>
 800c3da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3de:	4631      	mov	r1, r6
 800c3e0:	4628      	mov	r0, r5
 800c3e2:	47b8      	blx	r7
 800c3e4:	3001      	adds	r0, #1
 800c3e6:	d1c0      	bne.n	800c36a <_printf_float+0x316>
 800c3e8:	e68f      	b.n	800c10a <_printf_float+0xb6>
 800c3ea:	9a06      	ldr	r2, [sp, #24]
 800c3ec:	464b      	mov	r3, r9
 800c3ee:	4442      	add	r2, r8
 800c3f0:	4631      	mov	r1, r6
 800c3f2:	4628      	mov	r0, r5
 800c3f4:	47b8      	blx	r7
 800c3f6:	3001      	adds	r0, #1
 800c3f8:	d1c3      	bne.n	800c382 <_printf_float+0x32e>
 800c3fa:	e686      	b.n	800c10a <_printf_float+0xb6>
 800c3fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c400:	f1ba 0f01 	cmp.w	sl, #1
 800c404:	dc01      	bgt.n	800c40a <_printf_float+0x3b6>
 800c406:	07db      	lsls	r3, r3, #31
 800c408:	d536      	bpl.n	800c478 <_printf_float+0x424>
 800c40a:	2301      	movs	r3, #1
 800c40c:	4642      	mov	r2, r8
 800c40e:	4631      	mov	r1, r6
 800c410:	4628      	mov	r0, r5
 800c412:	47b8      	blx	r7
 800c414:	3001      	adds	r0, #1
 800c416:	f43f ae78 	beq.w	800c10a <_printf_float+0xb6>
 800c41a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c41e:	4631      	mov	r1, r6
 800c420:	4628      	mov	r0, r5
 800c422:	47b8      	blx	r7
 800c424:	3001      	adds	r0, #1
 800c426:	f43f ae70 	beq.w	800c10a <_printf_float+0xb6>
 800c42a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c42e:	2200      	movs	r2, #0
 800c430:	2300      	movs	r3, #0
 800c432:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c436:	f7f4 fb4f 	bl	8000ad8 <__aeabi_dcmpeq>
 800c43a:	b9c0      	cbnz	r0, 800c46e <_printf_float+0x41a>
 800c43c:	4653      	mov	r3, sl
 800c43e:	f108 0201 	add.w	r2, r8, #1
 800c442:	4631      	mov	r1, r6
 800c444:	4628      	mov	r0, r5
 800c446:	47b8      	blx	r7
 800c448:	3001      	adds	r0, #1
 800c44a:	d10c      	bne.n	800c466 <_printf_float+0x412>
 800c44c:	e65d      	b.n	800c10a <_printf_float+0xb6>
 800c44e:	2301      	movs	r3, #1
 800c450:	465a      	mov	r2, fp
 800c452:	4631      	mov	r1, r6
 800c454:	4628      	mov	r0, r5
 800c456:	47b8      	blx	r7
 800c458:	3001      	adds	r0, #1
 800c45a:	f43f ae56 	beq.w	800c10a <_printf_float+0xb6>
 800c45e:	f108 0801 	add.w	r8, r8, #1
 800c462:	45d0      	cmp	r8, sl
 800c464:	dbf3      	blt.n	800c44e <_printf_float+0x3fa>
 800c466:	464b      	mov	r3, r9
 800c468:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c46c:	e6df      	b.n	800c22e <_printf_float+0x1da>
 800c46e:	f04f 0800 	mov.w	r8, #0
 800c472:	f104 0b1a 	add.w	fp, r4, #26
 800c476:	e7f4      	b.n	800c462 <_printf_float+0x40e>
 800c478:	2301      	movs	r3, #1
 800c47a:	4642      	mov	r2, r8
 800c47c:	e7e1      	b.n	800c442 <_printf_float+0x3ee>
 800c47e:	2301      	movs	r3, #1
 800c480:	464a      	mov	r2, r9
 800c482:	4631      	mov	r1, r6
 800c484:	4628      	mov	r0, r5
 800c486:	47b8      	blx	r7
 800c488:	3001      	adds	r0, #1
 800c48a:	f43f ae3e 	beq.w	800c10a <_printf_float+0xb6>
 800c48e:	f108 0801 	add.w	r8, r8, #1
 800c492:	68e3      	ldr	r3, [r4, #12]
 800c494:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c496:	1a5b      	subs	r3, r3, r1
 800c498:	4543      	cmp	r3, r8
 800c49a:	dcf0      	bgt.n	800c47e <_printf_float+0x42a>
 800c49c:	e6fc      	b.n	800c298 <_printf_float+0x244>
 800c49e:	f04f 0800 	mov.w	r8, #0
 800c4a2:	f104 0919 	add.w	r9, r4, #25
 800c4a6:	e7f4      	b.n	800c492 <_printf_float+0x43e>

0800c4a8 <_printf_common>:
 800c4a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4ac:	4616      	mov	r6, r2
 800c4ae:	4698      	mov	r8, r3
 800c4b0:	688a      	ldr	r2, [r1, #8]
 800c4b2:	690b      	ldr	r3, [r1, #16]
 800c4b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c4b8:	4293      	cmp	r3, r2
 800c4ba:	bfb8      	it	lt
 800c4bc:	4613      	movlt	r3, r2
 800c4be:	6033      	str	r3, [r6, #0]
 800c4c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c4c4:	4607      	mov	r7, r0
 800c4c6:	460c      	mov	r4, r1
 800c4c8:	b10a      	cbz	r2, 800c4ce <_printf_common+0x26>
 800c4ca:	3301      	adds	r3, #1
 800c4cc:	6033      	str	r3, [r6, #0]
 800c4ce:	6823      	ldr	r3, [r4, #0]
 800c4d0:	0699      	lsls	r1, r3, #26
 800c4d2:	bf42      	ittt	mi
 800c4d4:	6833      	ldrmi	r3, [r6, #0]
 800c4d6:	3302      	addmi	r3, #2
 800c4d8:	6033      	strmi	r3, [r6, #0]
 800c4da:	6825      	ldr	r5, [r4, #0]
 800c4dc:	f015 0506 	ands.w	r5, r5, #6
 800c4e0:	d106      	bne.n	800c4f0 <_printf_common+0x48>
 800c4e2:	f104 0a19 	add.w	sl, r4, #25
 800c4e6:	68e3      	ldr	r3, [r4, #12]
 800c4e8:	6832      	ldr	r2, [r6, #0]
 800c4ea:	1a9b      	subs	r3, r3, r2
 800c4ec:	42ab      	cmp	r3, r5
 800c4ee:	dc26      	bgt.n	800c53e <_printf_common+0x96>
 800c4f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c4f4:	6822      	ldr	r2, [r4, #0]
 800c4f6:	3b00      	subs	r3, #0
 800c4f8:	bf18      	it	ne
 800c4fa:	2301      	movne	r3, #1
 800c4fc:	0692      	lsls	r2, r2, #26
 800c4fe:	d42b      	bmi.n	800c558 <_printf_common+0xb0>
 800c500:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c504:	4641      	mov	r1, r8
 800c506:	4638      	mov	r0, r7
 800c508:	47c8      	blx	r9
 800c50a:	3001      	adds	r0, #1
 800c50c:	d01e      	beq.n	800c54c <_printf_common+0xa4>
 800c50e:	6823      	ldr	r3, [r4, #0]
 800c510:	6922      	ldr	r2, [r4, #16]
 800c512:	f003 0306 	and.w	r3, r3, #6
 800c516:	2b04      	cmp	r3, #4
 800c518:	bf02      	ittt	eq
 800c51a:	68e5      	ldreq	r5, [r4, #12]
 800c51c:	6833      	ldreq	r3, [r6, #0]
 800c51e:	1aed      	subeq	r5, r5, r3
 800c520:	68a3      	ldr	r3, [r4, #8]
 800c522:	bf0c      	ite	eq
 800c524:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c528:	2500      	movne	r5, #0
 800c52a:	4293      	cmp	r3, r2
 800c52c:	bfc4      	itt	gt
 800c52e:	1a9b      	subgt	r3, r3, r2
 800c530:	18ed      	addgt	r5, r5, r3
 800c532:	2600      	movs	r6, #0
 800c534:	341a      	adds	r4, #26
 800c536:	42b5      	cmp	r5, r6
 800c538:	d11a      	bne.n	800c570 <_printf_common+0xc8>
 800c53a:	2000      	movs	r0, #0
 800c53c:	e008      	b.n	800c550 <_printf_common+0xa8>
 800c53e:	2301      	movs	r3, #1
 800c540:	4652      	mov	r2, sl
 800c542:	4641      	mov	r1, r8
 800c544:	4638      	mov	r0, r7
 800c546:	47c8      	blx	r9
 800c548:	3001      	adds	r0, #1
 800c54a:	d103      	bne.n	800c554 <_printf_common+0xac>
 800c54c:	f04f 30ff 	mov.w	r0, #4294967295
 800c550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c554:	3501      	adds	r5, #1
 800c556:	e7c6      	b.n	800c4e6 <_printf_common+0x3e>
 800c558:	18e1      	adds	r1, r4, r3
 800c55a:	1c5a      	adds	r2, r3, #1
 800c55c:	2030      	movs	r0, #48	@ 0x30
 800c55e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c562:	4422      	add	r2, r4
 800c564:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c568:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c56c:	3302      	adds	r3, #2
 800c56e:	e7c7      	b.n	800c500 <_printf_common+0x58>
 800c570:	2301      	movs	r3, #1
 800c572:	4622      	mov	r2, r4
 800c574:	4641      	mov	r1, r8
 800c576:	4638      	mov	r0, r7
 800c578:	47c8      	blx	r9
 800c57a:	3001      	adds	r0, #1
 800c57c:	d0e6      	beq.n	800c54c <_printf_common+0xa4>
 800c57e:	3601      	adds	r6, #1
 800c580:	e7d9      	b.n	800c536 <_printf_common+0x8e>
	...

0800c584 <_printf_i>:
 800c584:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c588:	7e0f      	ldrb	r7, [r1, #24]
 800c58a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c58c:	2f78      	cmp	r7, #120	@ 0x78
 800c58e:	4691      	mov	r9, r2
 800c590:	4680      	mov	r8, r0
 800c592:	460c      	mov	r4, r1
 800c594:	469a      	mov	sl, r3
 800c596:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c59a:	d807      	bhi.n	800c5ac <_printf_i+0x28>
 800c59c:	2f62      	cmp	r7, #98	@ 0x62
 800c59e:	d80a      	bhi.n	800c5b6 <_printf_i+0x32>
 800c5a0:	2f00      	cmp	r7, #0
 800c5a2:	f000 80d1 	beq.w	800c748 <_printf_i+0x1c4>
 800c5a6:	2f58      	cmp	r7, #88	@ 0x58
 800c5a8:	f000 80b8 	beq.w	800c71c <_printf_i+0x198>
 800c5ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c5b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c5b4:	e03a      	b.n	800c62c <_printf_i+0xa8>
 800c5b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c5ba:	2b15      	cmp	r3, #21
 800c5bc:	d8f6      	bhi.n	800c5ac <_printf_i+0x28>
 800c5be:	a101      	add	r1, pc, #4	@ (adr r1, 800c5c4 <_printf_i+0x40>)
 800c5c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c5c4:	0800c61d 	.word	0x0800c61d
 800c5c8:	0800c631 	.word	0x0800c631
 800c5cc:	0800c5ad 	.word	0x0800c5ad
 800c5d0:	0800c5ad 	.word	0x0800c5ad
 800c5d4:	0800c5ad 	.word	0x0800c5ad
 800c5d8:	0800c5ad 	.word	0x0800c5ad
 800c5dc:	0800c631 	.word	0x0800c631
 800c5e0:	0800c5ad 	.word	0x0800c5ad
 800c5e4:	0800c5ad 	.word	0x0800c5ad
 800c5e8:	0800c5ad 	.word	0x0800c5ad
 800c5ec:	0800c5ad 	.word	0x0800c5ad
 800c5f0:	0800c72f 	.word	0x0800c72f
 800c5f4:	0800c65b 	.word	0x0800c65b
 800c5f8:	0800c6e9 	.word	0x0800c6e9
 800c5fc:	0800c5ad 	.word	0x0800c5ad
 800c600:	0800c5ad 	.word	0x0800c5ad
 800c604:	0800c751 	.word	0x0800c751
 800c608:	0800c5ad 	.word	0x0800c5ad
 800c60c:	0800c65b 	.word	0x0800c65b
 800c610:	0800c5ad 	.word	0x0800c5ad
 800c614:	0800c5ad 	.word	0x0800c5ad
 800c618:	0800c6f1 	.word	0x0800c6f1
 800c61c:	6833      	ldr	r3, [r6, #0]
 800c61e:	1d1a      	adds	r2, r3, #4
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	6032      	str	r2, [r6, #0]
 800c624:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c628:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c62c:	2301      	movs	r3, #1
 800c62e:	e09c      	b.n	800c76a <_printf_i+0x1e6>
 800c630:	6833      	ldr	r3, [r6, #0]
 800c632:	6820      	ldr	r0, [r4, #0]
 800c634:	1d19      	adds	r1, r3, #4
 800c636:	6031      	str	r1, [r6, #0]
 800c638:	0606      	lsls	r6, r0, #24
 800c63a:	d501      	bpl.n	800c640 <_printf_i+0xbc>
 800c63c:	681d      	ldr	r5, [r3, #0]
 800c63e:	e003      	b.n	800c648 <_printf_i+0xc4>
 800c640:	0645      	lsls	r5, r0, #25
 800c642:	d5fb      	bpl.n	800c63c <_printf_i+0xb8>
 800c644:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c648:	2d00      	cmp	r5, #0
 800c64a:	da03      	bge.n	800c654 <_printf_i+0xd0>
 800c64c:	232d      	movs	r3, #45	@ 0x2d
 800c64e:	426d      	negs	r5, r5
 800c650:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c654:	4858      	ldr	r0, [pc, #352]	@ (800c7b8 <_printf_i+0x234>)
 800c656:	230a      	movs	r3, #10
 800c658:	e011      	b.n	800c67e <_printf_i+0xfa>
 800c65a:	6821      	ldr	r1, [r4, #0]
 800c65c:	6833      	ldr	r3, [r6, #0]
 800c65e:	0608      	lsls	r0, r1, #24
 800c660:	f853 5b04 	ldr.w	r5, [r3], #4
 800c664:	d402      	bmi.n	800c66c <_printf_i+0xe8>
 800c666:	0649      	lsls	r1, r1, #25
 800c668:	bf48      	it	mi
 800c66a:	b2ad      	uxthmi	r5, r5
 800c66c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c66e:	4852      	ldr	r0, [pc, #328]	@ (800c7b8 <_printf_i+0x234>)
 800c670:	6033      	str	r3, [r6, #0]
 800c672:	bf14      	ite	ne
 800c674:	230a      	movne	r3, #10
 800c676:	2308      	moveq	r3, #8
 800c678:	2100      	movs	r1, #0
 800c67a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c67e:	6866      	ldr	r6, [r4, #4]
 800c680:	60a6      	str	r6, [r4, #8]
 800c682:	2e00      	cmp	r6, #0
 800c684:	db05      	blt.n	800c692 <_printf_i+0x10e>
 800c686:	6821      	ldr	r1, [r4, #0]
 800c688:	432e      	orrs	r6, r5
 800c68a:	f021 0104 	bic.w	r1, r1, #4
 800c68e:	6021      	str	r1, [r4, #0]
 800c690:	d04b      	beq.n	800c72a <_printf_i+0x1a6>
 800c692:	4616      	mov	r6, r2
 800c694:	fbb5 f1f3 	udiv	r1, r5, r3
 800c698:	fb03 5711 	mls	r7, r3, r1, r5
 800c69c:	5dc7      	ldrb	r7, [r0, r7]
 800c69e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c6a2:	462f      	mov	r7, r5
 800c6a4:	42bb      	cmp	r3, r7
 800c6a6:	460d      	mov	r5, r1
 800c6a8:	d9f4      	bls.n	800c694 <_printf_i+0x110>
 800c6aa:	2b08      	cmp	r3, #8
 800c6ac:	d10b      	bne.n	800c6c6 <_printf_i+0x142>
 800c6ae:	6823      	ldr	r3, [r4, #0]
 800c6b0:	07df      	lsls	r7, r3, #31
 800c6b2:	d508      	bpl.n	800c6c6 <_printf_i+0x142>
 800c6b4:	6923      	ldr	r3, [r4, #16]
 800c6b6:	6861      	ldr	r1, [r4, #4]
 800c6b8:	4299      	cmp	r1, r3
 800c6ba:	bfde      	ittt	le
 800c6bc:	2330      	movle	r3, #48	@ 0x30
 800c6be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c6c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c6c6:	1b92      	subs	r2, r2, r6
 800c6c8:	6122      	str	r2, [r4, #16]
 800c6ca:	f8cd a000 	str.w	sl, [sp]
 800c6ce:	464b      	mov	r3, r9
 800c6d0:	aa03      	add	r2, sp, #12
 800c6d2:	4621      	mov	r1, r4
 800c6d4:	4640      	mov	r0, r8
 800c6d6:	f7ff fee7 	bl	800c4a8 <_printf_common>
 800c6da:	3001      	adds	r0, #1
 800c6dc:	d14a      	bne.n	800c774 <_printf_i+0x1f0>
 800c6de:	f04f 30ff 	mov.w	r0, #4294967295
 800c6e2:	b004      	add	sp, #16
 800c6e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6e8:	6823      	ldr	r3, [r4, #0]
 800c6ea:	f043 0320 	orr.w	r3, r3, #32
 800c6ee:	6023      	str	r3, [r4, #0]
 800c6f0:	4832      	ldr	r0, [pc, #200]	@ (800c7bc <_printf_i+0x238>)
 800c6f2:	2778      	movs	r7, #120	@ 0x78
 800c6f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c6f8:	6823      	ldr	r3, [r4, #0]
 800c6fa:	6831      	ldr	r1, [r6, #0]
 800c6fc:	061f      	lsls	r7, r3, #24
 800c6fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800c702:	d402      	bmi.n	800c70a <_printf_i+0x186>
 800c704:	065f      	lsls	r7, r3, #25
 800c706:	bf48      	it	mi
 800c708:	b2ad      	uxthmi	r5, r5
 800c70a:	6031      	str	r1, [r6, #0]
 800c70c:	07d9      	lsls	r1, r3, #31
 800c70e:	bf44      	itt	mi
 800c710:	f043 0320 	orrmi.w	r3, r3, #32
 800c714:	6023      	strmi	r3, [r4, #0]
 800c716:	b11d      	cbz	r5, 800c720 <_printf_i+0x19c>
 800c718:	2310      	movs	r3, #16
 800c71a:	e7ad      	b.n	800c678 <_printf_i+0xf4>
 800c71c:	4826      	ldr	r0, [pc, #152]	@ (800c7b8 <_printf_i+0x234>)
 800c71e:	e7e9      	b.n	800c6f4 <_printf_i+0x170>
 800c720:	6823      	ldr	r3, [r4, #0]
 800c722:	f023 0320 	bic.w	r3, r3, #32
 800c726:	6023      	str	r3, [r4, #0]
 800c728:	e7f6      	b.n	800c718 <_printf_i+0x194>
 800c72a:	4616      	mov	r6, r2
 800c72c:	e7bd      	b.n	800c6aa <_printf_i+0x126>
 800c72e:	6833      	ldr	r3, [r6, #0]
 800c730:	6825      	ldr	r5, [r4, #0]
 800c732:	6961      	ldr	r1, [r4, #20]
 800c734:	1d18      	adds	r0, r3, #4
 800c736:	6030      	str	r0, [r6, #0]
 800c738:	062e      	lsls	r6, r5, #24
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	d501      	bpl.n	800c742 <_printf_i+0x1be>
 800c73e:	6019      	str	r1, [r3, #0]
 800c740:	e002      	b.n	800c748 <_printf_i+0x1c4>
 800c742:	0668      	lsls	r0, r5, #25
 800c744:	d5fb      	bpl.n	800c73e <_printf_i+0x1ba>
 800c746:	8019      	strh	r1, [r3, #0]
 800c748:	2300      	movs	r3, #0
 800c74a:	6123      	str	r3, [r4, #16]
 800c74c:	4616      	mov	r6, r2
 800c74e:	e7bc      	b.n	800c6ca <_printf_i+0x146>
 800c750:	6833      	ldr	r3, [r6, #0]
 800c752:	1d1a      	adds	r2, r3, #4
 800c754:	6032      	str	r2, [r6, #0]
 800c756:	681e      	ldr	r6, [r3, #0]
 800c758:	6862      	ldr	r2, [r4, #4]
 800c75a:	2100      	movs	r1, #0
 800c75c:	4630      	mov	r0, r6
 800c75e:	f7f3 fd3f 	bl	80001e0 <memchr>
 800c762:	b108      	cbz	r0, 800c768 <_printf_i+0x1e4>
 800c764:	1b80      	subs	r0, r0, r6
 800c766:	6060      	str	r0, [r4, #4]
 800c768:	6863      	ldr	r3, [r4, #4]
 800c76a:	6123      	str	r3, [r4, #16]
 800c76c:	2300      	movs	r3, #0
 800c76e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c772:	e7aa      	b.n	800c6ca <_printf_i+0x146>
 800c774:	6923      	ldr	r3, [r4, #16]
 800c776:	4632      	mov	r2, r6
 800c778:	4649      	mov	r1, r9
 800c77a:	4640      	mov	r0, r8
 800c77c:	47d0      	blx	sl
 800c77e:	3001      	adds	r0, #1
 800c780:	d0ad      	beq.n	800c6de <_printf_i+0x15a>
 800c782:	6823      	ldr	r3, [r4, #0]
 800c784:	079b      	lsls	r3, r3, #30
 800c786:	d413      	bmi.n	800c7b0 <_printf_i+0x22c>
 800c788:	68e0      	ldr	r0, [r4, #12]
 800c78a:	9b03      	ldr	r3, [sp, #12]
 800c78c:	4298      	cmp	r0, r3
 800c78e:	bfb8      	it	lt
 800c790:	4618      	movlt	r0, r3
 800c792:	e7a6      	b.n	800c6e2 <_printf_i+0x15e>
 800c794:	2301      	movs	r3, #1
 800c796:	4632      	mov	r2, r6
 800c798:	4649      	mov	r1, r9
 800c79a:	4640      	mov	r0, r8
 800c79c:	47d0      	blx	sl
 800c79e:	3001      	adds	r0, #1
 800c7a0:	d09d      	beq.n	800c6de <_printf_i+0x15a>
 800c7a2:	3501      	adds	r5, #1
 800c7a4:	68e3      	ldr	r3, [r4, #12]
 800c7a6:	9903      	ldr	r1, [sp, #12]
 800c7a8:	1a5b      	subs	r3, r3, r1
 800c7aa:	42ab      	cmp	r3, r5
 800c7ac:	dcf2      	bgt.n	800c794 <_printf_i+0x210>
 800c7ae:	e7eb      	b.n	800c788 <_printf_i+0x204>
 800c7b0:	2500      	movs	r5, #0
 800c7b2:	f104 0619 	add.w	r6, r4, #25
 800c7b6:	e7f5      	b.n	800c7a4 <_printf_i+0x220>
 800c7b8:	0800eaa2 	.word	0x0800eaa2
 800c7bc:	0800eab3 	.word	0x0800eab3

0800c7c0 <std>:
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	b510      	push	{r4, lr}
 800c7c4:	4604      	mov	r4, r0
 800c7c6:	e9c0 3300 	strd	r3, r3, [r0]
 800c7ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c7ce:	6083      	str	r3, [r0, #8]
 800c7d0:	8181      	strh	r1, [r0, #12]
 800c7d2:	6643      	str	r3, [r0, #100]	@ 0x64
 800c7d4:	81c2      	strh	r2, [r0, #14]
 800c7d6:	6183      	str	r3, [r0, #24]
 800c7d8:	4619      	mov	r1, r3
 800c7da:	2208      	movs	r2, #8
 800c7dc:	305c      	adds	r0, #92	@ 0x5c
 800c7de:	f000 f916 	bl	800ca0e <memset>
 800c7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800c818 <std+0x58>)
 800c7e4:	6263      	str	r3, [r4, #36]	@ 0x24
 800c7e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c81c <std+0x5c>)
 800c7e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c820 <std+0x60>)
 800c7ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800c824 <std+0x64>)
 800c7f0:	6323      	str	r3, [r4, #48]	@ 0x30
 800c7f2:	4b0d      	ldr	r3, [pc, #52]	@ (800c828 <std+0x68>)
 800c7f4:	6224      	str	r4, [r4, #32]
 800c7f6:	429c      	cmp	r4, r3
 800c7f8:	d006      	beq.n	800c808 <std+0x48>
 800c7fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c7fe:	4294      	cmp	r4, r2
 800c800:	d002      	beq.n	800c808 <std+0x48>
 800c802:	33d0      	adds	r3, #208	@ 0xd0
 800c804:	429c      	cmp	r4, r3
 800c806:	d105      	bne.n	800c814 <std+0x54>
 800c808:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c80c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c810:	f000 b98a 	b.w	800cb28 <__retarget_lock_init_recursive>
 800c814:	bd10      	pop	{r4, pc}
 800c816:	bf00      	nop
 800c818:	0800c989 	.word	0x0800c989
 800c81c:	0800c9ab 	.word	0x0800c9ab
 800c820:	0800c9e3 	.word	0x0800c9e3
 800c824:	0800ca07 	.word	0x0800ca07
 800c828:	20000c98 	.word	0x20000c98

0800c82c <stdio_exit_handler>:
 800c82c:	4a02      	ldr	r2, [pc, #8]	@ (800c838 <stdio_exit_handler+0xc>)
 800c82e:	4903      	ldr	r1, [pc, #12]	@ (800c83c <stdio_exit_handler+0x10>)
 800c830:	4803      	ldr	r0, [pc, #12]	@ (800c840 <stdio_exit_handler+0x14>)
 800c832:	f000 b869 	b.w	800c908 <_fwalk_sglue>
 800c836:	bf00      	nop
 800c838:	2000002c 	.word	0x2000002c
 800c83c:	0800e321 	.word	0x0800e321
 800c840:	2000003c 	.word	0x2000003c

0800c844 <cleanup_stdio>:
 800c844:	6841      	ldr	r1, [r0, #4]
 800c846:	4b0c      	ldr	r3, [pc, #48]	@ (800c878 <cleanup_stdio+0x34>)
 800c848:	4299      	cmp	r1, r3
 800c84a:	b510      	push	{r4, lr}
 800c84c:	4604      	mov	r4, r0
 800c84e:	d001      	beq.n	800c854 <cleanup_stdio+0x10>
 800c850:	f001 fd66 	bl	800e320 <_fflush_r>
 800c854:	68a1      	ldr	r1, [r4, #8]
 800c856:	4b09      	ldr	r3, [pc, #36]	@ (800c87c <cleanup_stdio+0x38>)
 800c858:	4299      	cmp	r1, r3
 800c85a:	d002      	beq.n	800c862 <cleanup_stdio+0x1e>
 800c85c:	4620      	mov	r0, r4
 800c85e:	f001 fd5f 	bl	800e320 <_fflush_r>
 800c862:	68e1      	ldr	r1, [r4, #12]
 800c864:	4b06      	ldr	r3, [pc, #24]	@ (800c880 <cleanup_stdio+0x3c>)
 800c866:	4299      	cmp	r1, r3
 800c868:	d004      	beq.n	800c874 <cleanup_stdio+0x30>
 800c86a:	4620      	mov	r0, r4
 800c86c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c870:	f001 bd56 	b.w	800e320 <_fflush_r>
 800c874:	bd10      	pop	{r4, pc}
 800c876:	bf00      	nop
 800c878:	20000c98 	.word	0x20000c98
 800c87c:	20000d00 	.word	0x20000d00
 800c880:	20000d68 	.word	0x20000d68

0800c884 <global_stdio_init.part.0>:
 800c884:	b510      	push	{r4, lr}
 800c886:	4b0b      	ldr	r3, [pc, #44]	@ (800c8b4 <global_stdio_init.part.0+0x30>)
 800c888:	4c0b      	ldr	r4, [pc, #44]	@ (800c8b8 <global_stdio_init.part.0+0x34>)
 800c88a:	4a0c      	ldr	r2, [pc, #48]	@ (800c8bc <global_stdio_init.part.0+0x38>)
 800c88c:	601a      	str	r2, [r3, #0]
 800c88e:	4620      	mov	r0, r4
 800c890:	2200      	movs	r2, #0
 800c892:	2104      	movs	r1, #4
 800c894:	f7ff ff94 	bl	800c7c0 <std>
 800c898:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c89c:	2201      	movs	r2, #1
 800c89e:	2109      	movs	r1, #9
 800c8a0:	f7ff ff8e 	bl	800c7c0 <std>
 800c8a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c8a8:	2202      	movs	r2, #2
 800c8aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8ae:	2112      	movs	r1, #18
 800c8b0:	f7ff bf86 	b.w	800c7c0 <std>
 800c8b4:	20000dd0 	.word	0x20000dd0
 800c8b8:	20000c98 	.word	0x20000c98
 800c8bc:	0800c82d 	.word	0x0800c82d

0800c8c0 <__sfp_lock_acquire>:
 800c8c0:	4801      	ldr	r0, [pc, #4]	@ (800c8c8 <__sfp_lock_acquire+0x8>)
 800c8c2:	f000 b932 	b.w	800cb2a <__retarget_lock_acquire_recursive>
 800c8c6:	bf00      	nop
 800c8c8:	20000dd9 	.word	0x20000dd9

0800c8cc <__sfp_lock_release>:
 800c8cc:	4801      	ldr	r0, [pc, #4]	@ (800c8d4 <__sfp_lock_release+0x8>)
 800c8ce:	f000 b92d 	b.w	800cb2c <__retarget_lock_release_recursive>
 800c8d2:	bf00      	nop
 800c8d4:	20000dd9 	.word	0x20000dd9

0800c8d8 <__sinit>:
 800c8d8:	b510      	push	{r4, lr}
 800c8da:	4604      	mov	r4, r0
 800c8dc:	f7ff fff0 	bl	800c8c0 <__sfp_lock_acquire>
 800c8e0:	6a23      	ldr	r3, [r4, #32]
 800c8e2:	b11b      	cbz	r3, 800c8ec <__sinit+0x14>
 800c8e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8e8:	f7ff bff0 	b.w	800c8cc <__sfp_lock_release>
 800c8ec:	4b04      	ldr	r3, [pc, #16]	@ (800c900 <__sinit+0x28>)
 800c8ee:	6223      	str	r3, [r4, #32]
 800c8f0:	4b04      	ldr	r3, [pc, #16]	@ (800c904 <__sinit+0x2c>)
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d1f5      	bne.n	800c8e4 <__sinit+0xc>
 800c8f8:	f7ff ffc4 	bl	800c884 <global_stdio_init.part.0>
 800c8fc:	e7f2      	b.n	800c8e4 <__sinit+0xc>
 800c8fe:	bf00      	nop
 800c900:	0800c845 	.word	0x0800c845
 800c904:	20000dd0 	.word	0x20000dd0

0800c908 <_fwalk_sglue>:
 800c908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c90c:	4607      	mov	r7, r0
 800c90e:	4688      	mov	r8, r1
 800c910:	4614      	mov	r4, r2
 800c912:	2600      	movs	r6, #0
 800c914:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c918:	f1b9 0901 	subs.w	r9, r9, #1
 800c91c:	d505      	bpl.n	800c92a <_fwalk_sglue+0x22>
 800c91e:	6824      	ldr	r4, [r4, #0]
 800c920:	2c00      	cmp	r4, #0
 800c922:	d1f7      	bne.n	800c914 <_fwalk_sglue+0xc>
 800c924:	4630      	mov	r0, r6
 800c926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c92a:	89ab      	ldrh	r3, [r5, #12]
 800c92c:	2b01      	cmp	r3, #1
 800c92e:	d907      	bls.n	800c940 <_fwalk_sglue+0x38>
 800c930:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c934:	3301      	adds	r3, #1
 800c936:	d003      	beq.n	800c940 <_fwalk_sglue+0x38>
 800c938:	4629      	mov	r1, r5
 800c93a:	4638      	mov	r0, r7
 800c93c:	47c0      	blx	r8
 800c93e:	4306      	orrs	r6, r0
 800c940:	3568      	adds	r5, #104	@ 0x68
 800c942:	e7e9      	b.n	800c918 <_fwalk_sglue+0x10>

0800c944 <siprintf>:
 800c944:	b40e      	push	{r1, r2, r3}
 800c946:	b510      	push	{r4, lr}
 800c948:	b09d      	sub	sp, #116	@ 0x74
 800c94a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c94c:	9002      	str	r0, [sp, #8]
 800c94e:	9006      	str	r0, [sp, #24]
 800c950:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c954:	480a      	ldr	r0, [pc, #40]	@ (800c980 <siprintf+0x3c>)
 800c956:	9107      	str	r1, [sp, #28]
 800c958:	9104      	str	r1, [sp, #16]
 800c95a:	490a      	ldr	r1, [pc, #40]	@ (800c984 <siprintf+0x40>)
 800c95c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c960:	9105      	str	r1, [sp, #20]
 800c962:	2400      	movs	r4, #0
 800c964:	a902      	add	r1, sp, #8
 800c966:	6800      	ldr	r0, [r0, #0]
 800c968:	9301      	str	r3, [sp, #4]
 800c96a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c96c:	f001 fb58 	bl	800e020 <_svfiprintf_r>
 800c970:	9b02      	ldr	r3, [sp, #8]
 800c972:	701c      	strb	r4, [r3, #0]
 800c974:	b01d      	add	sp, #116	@ 0x74
 800c976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c97a:	b003      	add	sp, #12
 800c97c:	4770      	bx	lr
 800c97e:	bf00      	nop
 800c980:	20000038 	.word	0x20000038
 800c984:	ffff0208 	.word	0xffff0208

0800c988 <__sread>:
 800c988:	b510      	push	{r4, lr}
 800c98a:	460c      	mov	r4, r1
 800c98c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c990:	f000 f86c 	bl	800ca6c <_read_r>
 800c994:	2800      	cmp	r0, #0
 800c996:	bfab      	itete	ge
 800c998:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c99a:	89a3      	ldrhlt	r3, [r4, #12]
 800c99c:	181b      	addge	r3, r3, r0
 800c99e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c9a2:	bfac      	ite	ge
 800c9a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c9a6:	81a3      	strhlt	r3, [r4, #12]
 800c9a8:	bd10      	pop	{r4, pc}

0800c9aa <__swrite>:
 800c9aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9ae:	461f      	mov	r7, r3
 800c9b0:	898b      	ldrh	r3, [r1, #12]
 800c9b2:	05db      	lsls	r3, r3, #23
 800c9b4:	4605      	mov	r5, r0
 800c9b6:	460c      	mov	r4, r1
 800c9b8:	4616      	mov	r6, r2
 800c9ba:	d505      	bpl.n	800c9c8 <__swrite+0x1e>
 800c9bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9c0:	2302      	movs	r3, #2
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	f000 f840 	bl	800ca48 <_lseek_r>
 800c9c8:	89a3      	ldrh	r3, [r4, #12]
 800c9ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c9d2:	81a3      	strh	r3, [r4, #12]
 800c9d4:	4632      	mov	r2, r6
 800c9d6:	463b      	mov	r3, r7
 800c9d8:	4628      	mov	r0, r5
 800c9da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9de:	f000 b867 	b.w	800cab0 <_write_r>

0800c9e2 <__sseek>:
 800c9e2:	b510      	push	{r4, lr}
 800c9e4:	460c      	mov	r4, r1
 800c9e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9ea:	f000 f82d 	bl	800ca48 <_lseek_r>
 800c9ee:	1c43      	adds	r3, r0, #1
 800c9f0:	89a3      	ldrh	r3, [r4, #12]
 800c9f2:	bf15      	itete	ne
 800c9f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c9f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c9fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c9fe:	81a3      	strheq	r3, [r4, #12]
 800ca00:	bf18      	it	ne
 800ca02:	81a3      	strhne	r3, [r4, #12]
 800ca04:	bd10      	pop	{r4, pc}

0800ca06 <__sclose>:
 800ca06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca0a:	f000 b80d 	b.w	800ca28 <_close_r>

0800ca0e <memset>:
 800ca0e:	4402      	add	r2, r0
 800ca10:	4603      	mov	r3, r0
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d100      	bne.n	800ca18 <memset+0xa>
 800ca16:	4770      	bx	lr
 800ca18:	f803 1b01 	strb.w	r1, [r3], #1
 800ca1c:	e7f9      	b.n	800ca12 <memset+0x4>
	...

0800ca20 <_localeconv_r>:
 800ca20:	4800      	ldr	r0, [pc, #0]	@ (800ca24 <_localeconv_r+0x4>)
 800ca22:	4770      	bx	lr
 800ca24:	20000178 	.word	0x20000178

0800ca28 <_close_r>:
 800ca28:	b538      	push	{r3, r4, r5, lr}
 800ca2a:	4d06      	ldr	r5, [pc, #24]	@ (800ca44 <_close_r+0x1c>)
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	4604      	mov	r4, r0
 800ca30:	4608      	mov	r0, r1
 800ca32:	602b      	str	r3, [r5, #0]
 800ca34:	f7f5 fb88 	bl	8002148 <_close>
 800ca38:	1c43      	adds	r3, r0, #1
 800ca3a:	d102      	bne.n	800ca42 <_close_r+0x1a>
 800ca3c:	682b      	ldr	r3, [r5, #0]
 800ca3e:	b103      	cbz	r3, 800ca42 <_close_r+0x1a>
 800ca40:	6023      	str	r3, [r4, #0]
 800ca42:	bd38      	pop	{r3, r4, r5, pc}
 800ca44:	20000dd4 	.word	0x20000dd4

0800ca48 <_lseek_r>:
 800ca48:	b538      	push	{r3, r4, r5, lr}
 800ca4a:	4d07      	ldr	r5, [pc, #28]	@ (800ca68 <_lseek_r+0x20>)
 800ca4c:	4604      	mov	r4, r0
 800ca4e:	4608      	mov	r0, r1
 800ca50:	4611      	mov	r1, r2
 800ca52:	2200      	movs	r2, #0
 800ca54:	602a      	str	r2, [r5, #0]
 800ca56:	461a      	mov	r2, r3
 800ca58:	f7f5 fb9d 	bl	8002196 <_lseek>
 800ca5c:	1c43      	adds	r3, r0, #1
 800ca5e:	d102      	bne.n	800ca66 <_lseek_r+0x1e>
 800ca60:	682b      	ldr	r3, [r5, #0]
 800ca62:	b103      	cbz	r3, 800ca66 <_lseek_r+0x1e>
 800ca64:	6023      	str	r3, [r4, #0]
 800ca66:	bd38      	pop	{r3, r4, r5, pc}
 800ca68:	20000dd4 	.word	0x20000dd4

0800ca6c <_read_r>:
 800ca6c:	b538      	push	{r3, r4, r5, lr}
 800ca6e:	4d07      	ldr	r5, [pc, #28]	@ (800ca8c <_read_r+0x20>)
 800ca70:	4604      	mov	r4, r0
 800ca72:	4608      	mov	r0, r1
 800ca74:	4611      	mov	r1, r2
 800ca76:	2200      	movs	r2, #0
 800ca78:	602a      	str	r2, [r5, #0]
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	f7f5 fb2b 	bl	80020d6 <_read>
 800ca80:	1c43      	adds	r3, r0, #1
 800ca82:	d102      	bne.n	800ca8a <_read_r+0x1e>
 800ca84:	682b      	ldr	r3, [r5, #0]
 800ca86:	b103      	cbz	r3, 800ca8a <_read_r+0x1e>
 800ca88:	6023      	str	r3, [r4, #0]
 800ca8a:	bd38      	pop	{r3, r4, r5, pc}
 800ca8c:	20000dd4 	.word	0x20000dd4

0800ca90 <_sbrk_r>:
 800ca90:	b538      	push	{r3, r4, r5, lr}
 800ca92:	4d06      	ldr	r5, [pc, #24]	@ (800caac <_sbrk_r+0x1c>)
 800ca94:	2300      	movs	r3, #0
 800ca96:	4604      	mov	r4, r0
 800ca98:	4608      	mov	r0, r1
 800ca9a:	602b      	str	r3, [r5, #0]
 800ca9c:	f7f5 fb88 	bl	80021b0 <_sbrk>
 800caa0:	1c43      	adds	r3, r0, #1
 800caa2:	d102      	bne.n	800caaa <_sbrk_r+0x1a>
 800caa4:	682b      	ldr	r3, [r5, #0]
 800caa6:	b103      	cbz	r3, 800caaa <_sbrk_r+0x1a>
 800caa8:	6023      	str	r3, [r4, #0]
 800caaa:	bd38      	pop	{r3, r4, r5, pc}
 800caac:	20000dd4 	.word	0x20000dd4

0800cab0 <_write_r>:
 800cab0:	b538      	push	{r3, r4, r5, lr}
 800cab2:	4d07      	ldr	r5, [pc, #28]	@ (800cad0 <_write_r+0x20>)
 800cab4:	4604      	mov	r4, r0
 800cab6:	4608      	mov	r0, r1
 800cab8:	4611      	mov	r1, r2
 800caba:	2200      	movs	r2, #0
 800cabc:	602a      	str	r2, [r5, #0]
 800cabe:	461a      	mov	r2, r3
 800cac0:	f7f5 fb26 	bl	8002110 <_write>
 800cac4:	1c43      	adds	r3, r0, #1
 800cac6:	d102      	bne.n	800cace <_write_r+0x1e>
 800cac8:	682b      	ldr	r3, [r5, #0]
 800caca:	b103      	cbz	r3, 800cace <_write_r+0x1e>
 800cacc:	6023      	str	r3, [r4, #0]
 800cace:	bd38      	pop	{r3, r4, r5, pc}
 800cad0:	20000dd4 	.word	0x20000dd4

0800cad4 <__errno>:
 800cad4:	4b01      	ldr	r3, [pc, #4]	@ (800cadc <__errno+0x8>)
 800cad6:	6818      	ldr	r0, [r3, #0]
 800cad8:	4770      	bx	lr
 800cada:	bf00      	nop
 800cadc:	20000038 	.word	0x20000038

0800cae0 <__libc_init_array>:
 800cae0:	b570      	push	{r4, r5, r6, lr}
 800cae2:	4d0d      	ldr	r5, [pc, #52]	@ (800cb18 <__libc_init_array+0x38>)
 800cae4:	4c0d      	ldr	r4, [pc, #52]	@ (800cb1c <__libc_init_array+0x3c>)
 800cae6:	1b64      	subs	r4, r4, r5
 800cae8:	10a4      	asrs	r4, r4, #2
 800caea:	2600      	movs	r6, #0
 800caec:	42a6      	cmp	r6, r4
 800caee:	d109      	bne.n	800cb04 <__libc_init_array+0x24>
 800caf0:	4d0b      	ldr	r5, [pc, #44]	@ (800cb20 <__libc_init_array+0x40>)
 800caf2:	4c0c      	ldr	r4, [pc, #48]	@ (800cb24 <__libc_init_array+0x44>)
 800caf4:	f001 ffa2 	bl	800ea3c <_init>
 800caf8:	1b64      	subs	r4, r4, r5
 800cafa:	10a4      	asrs	r4, r4, #2
 800cafc:	2600      	movs	r6, #0
 800cafe:	42a6      	cmp	r6, r4
 800cb00:	d105      	bne.n	800cb0e <__libc_init_array+0x2e>
 800cb02:	bd70      	pop	{r4, r5, r6, pc}
 800cb04:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb08:	4798      	blx	r3
 800cb0a:	3601      	adds	r6, #1
 800cb0c:	e7ee      	b.n	800caec <__libc_init_array+0xc>
 800cb0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb12:	4798      	blx	r3
 800cb14:	3601      	adds	r6, #1
 800cb16:	e7f2      	b.n	800cafe <__libc_init_array+0x1e>
 800cb18:	0800ee0c 	.word	0x0800ee0c
 800cb1c:	0800ee0c 	.word	0x0800ee0c
 800cb20:	0800ee0c 	.word	0x0800ee0c
 800cb24:	0800ee10 	.word	0x0800ee10

0800cb28 <__retarget_lock_init_recursive>:
 800cb28:	4770      	bx	lr

0800cb2a <__retarget_lock_acquire_recursive>:
 800cb2a:	4770      	bx	lr

0800cb2c <__retarget_lock_release_recursive>:
 800cb2c:	4770      	bx	lr

0800cb2e <quorem>:
 800cb2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb32:	6903      	ldr	r3, [r0, #16]
 800cb34:	690c      	ldr	r4, [r1, #16]
 800cb36:	42a3      	cmp	r3, r4
 800cb38:	4607      	mov	r7, r0
 800cb3a:	db7e      	blt.n	800cc3a <quorem+0x10c>
 800cb3c:	3c01      	subs	r4, #1
 800cb3e:	f101 0814 	add.w	r8, r1, #20
 800cb42:	00a3      	lsls	r3, r4, #2
 800cb44:	f100 0514 	add.w	r5, r0, #20
 800cb48:	9300      	str	r3, [sp, #0]
 800cb4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb4e:	9301      	str	r3, [sp, #4]
 800cb50:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb58:	3301      	adds	r3, #1
 800cb5a:	429a      	cmp	r2, r3
 800cb5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb60:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb64:	d32e      	bcc.n	800cbc4 <quorem+0x96>
 800cb66:	f04f 0a00 	mov.w	sl, #0
 800cb6a:	46c4      	mov	ip, r8
 800cb6c:	46ae      	mov	lr, r5
 800cb6e:	46d3      	mov	fp, sl
 800cb70:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cb74:	b298      	uxth	r0, r3
 800cb76:	fb06 a000 	mla	r0, r6, r0, sl
 800cb7a:	0c02      	lsrs	r2, r0, #16
 800cb7c:	0c1b      	lsrs	r3, r3, #16
 800cb7e:	fb06 2303 	mla	r3, r6, r3, r2
 800cb82:	f8de 2000 	ldr.w	r2, [lr]
 800cb86:	b280      	uxth	r0, r0
 800cb88:	b292      	uxth	r2, r2
 800cb8a:	1a12      	subs	r2, r2, r0
 800cb8c:	445a      	add	r2, fp
 800cb8e:	f8de 0000 	ldr.w	r0, [lr]
 800cb92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb96:	b29b      	uxth	r3, r3
 800cb98:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cb9c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cba0:	b292      	uxth	r2, r2
 800cba2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cba6:	45e1      	cmp	r9, ip
 800cba8:	f84e 2b04 	str.w	r2, [lr], #4
 800cbac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cbb0:	d2de      	bcs.n	800cb70 <quorem+0x42>
 800cbb2:	9b00      	ldr	r3, [sp, #0]
 800cbb4:	58eb      	ldr	r3, [r5, r3]
 800cbb6:	b92b      	cbnz	r3, 800cbc4 <quorem+0x96>
 800cbb8:	9b01      	ldr	r3, [sp, #4]
 800cbba:	3b04      	subs	r3, #4
 800cbbc:	429d      	cmp	r5, r3
 800cbbe:	461a      	mov	r2, r3
 800cbc0:	d32f      	bcc.n	800cc22 <quorem+0xf4>
 800cbc2:	613c      	str	r4, [r7, #16]
 800cbc4:	4638      	mov	r0, r7
 800cbc6:	f001 f8c7 	bl	800dd58 <__mcmp>
 800cbca:	2800      	cmp	r0, #0
 800cbcc:	db25      	blt.n	800cc1a <quorem+0xec>
 800cbce:	4629      	mov	r1, r5
 800cbd0:	2000      	movs	r0, #0
 800cbd2:	f858 2b04 	ldr.w	r2, [r8], #4
 800cbd6:	f8d1 c000 	ldr.w	ip, [r1]
 800cbda:	fa1f fe82 	uxth.w	lr, r2
 800cbde:	fa1f f38c 	uxth.w	r3, ip
 800cbe2:	eba3 030e 	sub.w	r3, r3, lr
 800cbe6:	4403      	add	r3, r0
 800cbe8:	0c12      	lsrs	r2, r2, #16
 800cbea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cbee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cbf2:	b29b      	uxth	r3, r3
 800cbf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbf8:	45c1      	cmp	r9, r8
 800cbfa:	f841 3b04 	str.w	r3, [r1], #4
 800cbfe:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cc02:	d2e6      	bcs.n	800cbd2 <quorem+0xa4>
 800cc04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc0c:	b922      	cbnz	r2, 800cc18 <quorem+0xea>
 800cc0e:	3b04      	subs	r3, #4
 800cc10:	429d      	cmp	r5, r3
 800cc12:	461a      	mov	r2, r3
 800cc14:	d30b      	bcc.n	800cc2e <quorem+0x100>
 800cc16:	613c      	str	r4, [r7, #16]
 800cc18:	3601      	adds	r6, #1
 800cc1a:	4630      	mov	r0, r6
 800cc1c:	b003      	add	sp, #12
 800cc1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc22:	6812      	ldr	r2, [r2, #0]
 800cc24:	3b04      	subs	r3, #4
 800cc26:	2a00      	cmp	r2, #0
 800cc28:	d1cb      	bne.n	800cbc2 <quorem+0x94>
 800cc2a:	3c01      	subs	r4, #1
 800cc2c:	e7c6      	b.n	800cbbc <quorem+0x8e>
 800cc2e:	6812      	ldr	r2, [r2, #0]
 800cc30:	3b04      	subs	r3, #4
 800cc32:	2a00      	cmp	r2, #0
 800cc34:	d1ef      	bne.n	800cc16 <quorem+0xe8>
 800cc36:	3c01      	subs	r4, #1
 800cc38:	e7ea      	b.n	800cc10 <quorem+0xe2>
 800cc3a:	2000      	movs	r0, #0
 800cc3c:	e7ee      	b.n	800cc1c <quorem+0xee>
	...

0800cc40 <_dtoa_r>:
 800cc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc44:	69c7      	ldr	r7, [r0, #28]
 800cc46:	b097      	sub	sp, #92	@ 0x5c
 800cc48:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cc4c:	ec55 4b10 	vmov	r4, r5, d0
 800cc50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cc52:	9107      	str	r1, [sp, #28]
 800cc54:	4681      	mov	r9, r0
 800cc56:	920c      	str	r2, [sp, #48]	@ 0x30
 800cc58:	9311      	str	r3, [sp, #68]	@ 0x44
 800cc5a:	b97f      	cbnz	r7, 800cc7c <_dtoa_r+0x3c>
 800cc5c:	2010      	movs	r0, #16
 800cc5e:	f7ff f89b 	bl	800bd98 <malloc>
 800cc62:	4602      	mov	r2, r0
 800cc64:	f8c9 001c 	str.w	r0, [r9, #28]
 800cc68:	b920      	cbnz	r0, 800cc74 <_dtoa_r+0x34>
 800cc6a:	4ba9      	ldr	r3, [pc, #676]	@ (800cf10 <_dtoa_r+0x2d0>)
 800cc6c:	21ef      	movs	r1, #239	@ 0xef
 800cc6e:	48a9      	ldr	r0, [pc, #676]	@ (800cf14 <_dtoa_r+0x2d4>)
 800cc70:	f001 fba6 	bl	800e3c0 <__assert_func>
 800cc74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cc78:	6007      	str	r7, [r0, #0]
 800cc7a:	60c7      	str	r7, [r0, #12]
 800cc7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc80:	6819      	ldr	r1, [r3, #0]
 800cc82:	b159      	cbz	r1, 800cc9c <_dtoa_r+0x5c>
 800cc84:	685a      	ldr	r2, [r3, #4]
 800cc86:	604a      	str	r2, [r1, #4]
 800cc88:	2301      	movs	r3, #1
 800cc8a:	4093      	lsls	r3, r2
 800cc8c:	608b      	str	r3, [r1, #8]
 800cc8e:	4648      	mov	r0, r9
 800cc90:	f000 fe30 	bl	800d8f4 <_Bfree>
 800cc94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	601a      	str	r2, [r3, #0]
 800cc9c:	1e2b      	subs	r3, r5, #0
 800cc9e:	bfb9      	ittee	lt
 800cca0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cca4:	9305      	strlt	r3, [sp, #20]
 800cca6:	2300      	movge	r3, #0
 800cca8:	6033      	strge	r3, [r6, #0]
 800ccaa:	9f05      	ldr	r7, [sp, #20]
 800ccac:	4b9a      	ldr	r3, [pc, #616]	@ (800cf18 <_dtoa_r+0x2d8>)
 800ccae:	bfbc      	itt	lt
 800ccb0:	2201      	movlt	r2, #1
 800ccb2:	6032      	strlt	r2, [r6, #0]
 800ccb4:	43bb      	bics	r3, r7
 800ccb6:	d112      	bne.n	800ccde <_dtoa_r+0x9e>
 800ccb8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ccba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ccbe:	6013      	str	r3, [r2, #0]
 800ccc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ccc4:	4323      	orrs	r3, r4
 800ccc6:	f000 855a 	beq.w	800d77e <_dtoa_r+0xb3e>
 800ccca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cccc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cf2c <_dtoa_r+0x2ec>
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	f000 855c 	beq.w	800d78e <_dtoa_r+0xb4e>
 800ccd6:	f10a 0303 	add.w	r3, sl, #3
 800ccda:	f000 bd56 	b.w	800d78a <_dtoa_r+0xb4a>
 800ccde:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cce2:	2200      	movs	r2, #0
 800cce4:	ec51 0b17 	vmov	r0, r1, d7
 800cce8:	2300      	movs	r3, #0
 800ccea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ccee:	f7f3 fef3 	bl	8000ad8 <__aeabi_dcmpeq>
 800ccf2:	4680      	mov	r8, r0
 800ccf4:	b158      	cbz	r0, 800cd0e <_dtoa_r+0xce>
 800ccf6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	6013      	str	r3, [r2, #0]
 800ccfc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ccfe:	b113      	cbz	r3, 800cd06 <_dtoa_r+0xc6>
 800cd00:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cd02:	4b86      	ldr	r3, [pc, #536]	@ (800cf1c <_dtoa_r+0x2dc>)
 800cd04:	6013      	str	r3, [r2, #0]
 800cd06:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cf30 <_dtoa_r+0x2f0>
 800cd0a:	f000 bd40 	b.w	800d78e <_dtoa_r+0xb4e>
 800cd0e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800cd12:	aa14      	add	r2, sp, #80	@ 0x50
 800cd14:	a915      	add	r1, sp, #84	@ 0x54
 800cd16:	4648      	mov	r0, r9
 800cd18:	f001 f8ce 	bl	800deb8 <__d2b>
 800cd1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cd20:	9002      	str	r0, [sp, #8]
 800cd22:	2e00      	cmp	r6, #0
 800cd24:	d078      	beq.n	800ce18 <_dtoa_r+0x1d8>
 800cd26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd28:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800cd2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cd34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cd38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cd3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cd40:	4619      	mov	r1, r3
 800cd42:	2200      	movs	r2, #0
 800cd44:	4b76      	ldr	r3, [pc, #472]	@ (800cf20 <_dtoa_r+0x2e0>)
 800cd46:	f7f3 faa7 	bl	8000298 <__aeabi_dsub>
 800cd4a:	a36b      	add	r3, pc, #428	@ (adr r3, 800cef8 <_dtoa_r+0x2b8>)
 800cd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd50:	f7f3 fc5a 	bl	8000608 <__aeabi_dmul>
 800cd54:	a36a      	add	r3, pc, #424	@ (adr r3, 800cf00 <_dtoa_r+0x2c0>)
 800cd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5a:	f7f3 fa9f 	bl	800029c <__adddf3>
 800cd5e:	4604      	mov	r4, r0
 800cd60:	4630      	mov	r0, r6
 800cd62:	460d      	mov	r5, r1
 800cd64:	f7f3 fbe6 	bl	8000534 <__aeabi_i2d>
 800cd68:	a367      	add	r3, pc, #412	@ (adr r3, 800cf08 <_dtoa_r+0x2c8>)
 800cd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd6e:	f7f3 fc4b 	bl	8000608 <__aeabi_dmul>
 800cd72:	4602      	mov	r2, r0
 800cd74:	460b      	mov	r3, r1
 800cd76:	4620      	mov	r0, r4
 800cd78:	4629      	mov	r1, r5
 800cd7a:	f7f3 fa8f 	bl	800029c <__adddf3>
 800cd7e:	4604      	mov	r4, r0
 800cd80:	460d      	mov	r5, r1
 800cd82:	f7f3 fef1 	bl	8000b68 <__aeabi_d2iz>
 800cd86:	2200      	movs	r2, #0
 800cd88:	4607      	mov	r7, r0
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	4620      	mov	r0, r4
 800cd8e:	4629      	mov	r1, r5
 800cd90:	f7f3 feac 	bl	8000aec <__aeabi_dcmplt>
 800cd94:	b140      	cbz	r0, 800cda8 <_dtoa_r+0x168>
 800cd96:	4638      	mov	r0, r7
 800cd98:	f7f3 fbcc 	bl	8000534 <__aeabi_i2d>
 800cd9c:	4622      	mov	r2, r4
 800cd9e:	462b      	mov	r3, r5
 800cda0:	f7f3 fe9a 	bl	8000ad8 <__aeabi_dcmpeq>
 800cda4:	b900      	cbnz	r0, 800cda8 <_dtoa_r+0x168>
 800cda6:	3f01      	subs	r7, #1
 800cda8:	2f16      	cmp	r7, #22
 800cdaa:	d852      	bhi.n	800ce52 <_dtoa_r+0x212>
 800cdac:	4b5d      	ldr	r3, [pc, #372]	@ (800cf24 <_dtoa_r+0x2e4>)
 800cdae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cdb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cdba:	f7f3 fe97 	bl	8000aec <__aeabi_dcmplt>
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	d049      	beq.n	800ce56 <_dtoa_r+0x216>
 800cdc2:	3f01      	subs	r7, #1
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	9310      	str	r3, [sp, #64]	@ 0x40
 800cdc8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cdca:	1b9b      	subs	r3, r3, r6
 800cdcc:	1e5a      	subs	r2, r3, #1
 800cdce:	bf45      	ittet	mi
 800cdd0:	f1c3 0301 	rsbmi	r3, r3, #1
 800cdd4:	9300      	strmi	r3, [sp, #0]
 800cdd6:	2300      	movpl	r3, #0
 800cdd8:	2300      	movmi	r3, #0
 800cdda:	9206      	str	r2, [sp, #24]
 800cddc:	bf54      	ite	pl
 800cdde:	9300      	strpl	r3, [sp, #0]
 800cde0:	9306      	strmi	r3, [sp, #24]
 800cde2:	2f00      	cmp	r7, #0
 800cde4:	db39      	blt.n	800ce5a <_dtoa_r+0x21a>
 800cde6:	9b06      	ldr	r3, [sp, #24]
 800cde8:	970d      	str	r7, [sp, #52]	@ 0x34
 800cdea:	443b      	add	r3, r7
 800cdec:	9306      	str	r3, [sp, #24]
 800cdee:	2300      	movs	r3, #0
 800cdf0:	9308      	str	r3, [sp, #32]
 800cdf2:	9b07      	ldr	r3, [sp, #28]
 800cdf4:	2b09      	cmp	r3, #9
 800cdf6:	d863      	bhi.n	800cec0 <_dtoa_r+0x280>
 800cdf8:	2b05      	cmp	r3, #5
 800cdfa:	bfc4      	itt	gt
 800cdfc:	3b04      	subgt	r3, #4
 800cdfe:	9307      	strgt	r3, [sp, #28]
 800ce00:	9b07      	ldr	r3, [sp, #28]
 800ce02:	f1a3 0302 	sub.w	r3, r3, #2
 800ce06:	bfcc      	ite	gt
 800ce08:	2400      	movgt	r4, #0
 800ce0a:	2401      	movle	r4, #1
 800ce0c:	2b03      	cmp	r3, #3
 800ce0e:	d863      	bhi.n	800ced8 <_dtoa_r+0x298>
 800ce10:	e8df f003 	tbb	[pc, r3]
 800ce14:	2b375452 	.word	0x2b375452
 800ce18:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ce1c:	441e      	add	r6, r3
 800ce1e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ce22:	2b20      	cmp	r3, #32
 800ce24:	bfc1      	itttt	gt
 800ce26:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ce2a:	409f      	lslgt	r7, r3
 800ce2c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ce30:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ce34:	bfd6      	itet	le
 800ce36:	f1c3 0320 	rsble	r3, r3, #32
 800ce3a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ce3e:	fa04 f003 	lslle.w	r0, r4, r3
 800ce42:	f7f3 fb67 	bl	8000514 <__aeabi_ui2d>
 800ce46:	2201      	movs	r2, #1
 800ce48:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ce4c:	3e01      	subs	r6, #1
 800ce4e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ce50:	e776      	b.n	800cd40 <_dtoa_r+0x100>
 800ce52:	2301      	movs	r3, #1
 800ce54:	e7b7      	b.n	800cdc6 <_dtoa_r+0x186>
 800ce56:	9010      	str	r0, [sp, #64]	@ 0x40
 800ce58:	e7b6      	b.n	800cdc8 <_dtoa_r+0x188>
 800ce5a:	9b00      	ldr	r3, [sp, #0]
 800ce5c:	1bdb      	subs	r3, r3, r7
 800ce5e:	9300      	str	r3, [sp, #0]
 800ce60:	427b      	negs	r3, r7
 800ce62:	9308      	str	r3, [sp, #32]
 800ce64:	2300      	movs	r3, #0
 800ce66:	930d      	str	r3, [sp, #52]	@ 0x34
 800ce68:	e7c3      	b.n	800cdf2 <_dtoa_r+0x1b2>
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce70:	eb07 0b03 	add.w	fp, r7, r3
 800ce74:	f10b 0301 	add.w	r3, fp, #1
 800ce78:	2b01      	cmp	r3, #1
 800ce7a:	9303      	str	r3, [sp, #12]
 800ce7c:	bfb8      	it	lt
 800ce7e:	2301      	movlt	r3, #1
 800ce80:	e006      	b.n	800ce90 <_dtoa_r+0x250>
 800ce82:	2301      	movs	r3, #1
 800ce84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	dd28      	ble.n	800cede <_dtoa_r+0x29e>
 800ce8c:	469b      	mov	fp, r3
 800ce8e:	9303      	str	r3, [sp, #12]
 800ce90:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ce94:	2100      	movs	r1, #0
 800ce96:	2204      	movs	r2, #4
 800ce98:	f102 0514 	add.w	r5, r2, #20
 800ce9c:	429d      	cmp	r5, r3
 800ce9e:	d926      	bls.n	800ceee <_dtoa_r+0x2ae>
 800cea0:	6041      	str	r1, [r0, #4]
 800cea2:	4648      	mov	r0, r9
 800cea4:	f000 fce6 	bl	800d874 <_Balloc>
 800cea8:	4682      	mov	sl, r0
 800ceaa:	2800      	cmp	r0, #0
 800ceac:	d142      	bne.n	800cf34 <_dtoa_r+0x2f4>
 800ceae:	4b1e      	ldr	r3, [pc, #120]	@ (800cf28 <_dtoa_r+0x2e8>)
 800ceb0:	4602      	mov	r2, r0
 800ceb2:	f240 11af 	movw	r1, #431	@ 0x1af
 800ceb6:	e6da      	b.n	800cc6e <_dtoa_r+0x2e>
 800ceb8:	2300      	movs	r3, #0
 800ceba:	e7e3      	b.n	800ce84 <_dtoa_r+0x244>
 800cebc:	2300      	movs	r3, #0
 800cebe:	e7d5      	b.n	800ce6c <_dtoa_r+0x22c>
 800cec0:	2401      	movs	r4, #1
 800cec2:	2300      	movs	r3, #0
 800cec4:	9307      	str	r3, [sp, #28]
 800cec6:	9409      	str	r4, [sp, #36]	@ 0x24
 800cec8:	f04f 3bff 	mov.w	fp, #4294967295
 800cecc:	2200      	movs	r2, #0
 800cece:	f8cd b00c 	str.w	fp, [sp, #12]
 800ced2:	2312      	movs	r3, #18
 800ced4:	920c      	str	r2, [sp, #48]	@ 0x30
 800ced6:	e7db      	b.n	800ce90 <_dtoa_r+0x250>
 800ced8:	2301      	movs	r3, #1
 800ceda:	9309      	str	r3, [sp, #36]	@ 0x24
 800cedc:	e7f4      	b.n	800cec8 <_dtoa_r+0x288>
 800cede:	f04f 0b01 	mov.w	fp, #1
 800cee2:	f8cd b00c 	str.w	fp, [sp, #12]
 800cee6:	465b      	mov	r3, fp
 800cee8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ceec:	e7d0      	b.n	800ce90 <_dtoa_r+0x250>
 800ceee:	3101      	adds	r1, #1
 800cef0:	0052      	lsls	r2, r2, #1
 800cef2:	e7d1      	b.n	800ce98 <_dtoa_r+0x258>
 800cef4:	f3af 8000 	nop.w
 800cef8:	636f4361 	.word	0x636f4361
 800cefc:	3fd287a7 	.word	0x3fd287a7
 800cf00:	8b60c8b3 	.word	0x8b60c8b3
 800cf04:	3fc68a28 	.word	0x3fc68a28
 800cf08:	509f79fb 	.word	0x509f79fb
 800cf0c:	3fd34413 	.word	0x3fd34413
 800cf10:	0800ead1 	.word	0x0800ead1
 800cf14:	0800eae8 	.word	0x0800eae8
 800cf18:	7ff00000 	.word	0x7ff00000
 800cf1c:	0800eaa1 	.word	0x0800eaa1
 800cf20:	3ff80000 	.word	0x3ff80000
 800cf24:	0800ec38 	.word	0x0800ec38
 800cf28:	0800eb40 	.word	0x0800eb40
 800cf2c:	0800eacd 	.word	0x0800eacd
 800cf30:	0800eaa0 	.word	0x0800eaa0
 800cf34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cf38:	6018      	str	r0, [r3, #0]
 800cf3a:	9b03      	ldr	r3, [sp, #12]
 800cf3c:	2b0e      	cmp	r3, #14
 800cf3e:	f200 80a1 	bhi.w	800d084 <_dtoa_r+0x444>
 800cf42:	2c00      	cmp	r4, #0
 800cf44:	f000 809e 	beq.w	800d084 <_dtoa_r+0x444>
 800cf48:	2f00      	cmp	r7, #0
 800cf4a:	dd33      	ble.n	800cfb4 <_dtoa_r+0x374>
 800cf4c:	4b9c      	ldr	r3, [pc, #624]	@ (800d1c0 <_dtoa_r+0x580>)
 800cf4e:	f007 020f 	and.w	r2, r7, #15
 800cf52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf56:	ed93 7b00 	vldr	d7, [r3]
 800cf5a:	05f8      	lsls	r0, r7, #23
 800cf5c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cf60:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cf64:	d516      	bpl.n	800cf94 <_dtoa_r+0x354>
 800cf66:	4b97      	ldr	r3, [pc, #604]	@ (800d1c4 <_dtoa_r+0x584>)
 800cf68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf70:	f7f3 fc74 	bl	800085c <__aeabi_ddiv>
 800cf74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf78:	f004 040f 	and.w	r4, r4, #15
 800cf7c:	2603      	movs	r6, #3
 800cf7e:	4d91      	ldr	r5, [pc, #580]	@ (800d1c4 <_dtoa_r+0x584>)
 800cf80:	b954      	cbnz	r4, 800cf98 <_dtoa_r+0x358>
 800cf82:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cf86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf8a:	f7f3 fc67 	bl	800085c <__aeabi_ddiv>
 800cf8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf92:	e028      	b.n	800cfe6 <_dtoa_r+0x3a6>
 800cf94:	2602      	movs	r6, #2
 800cf96:	e7f2      	b.n	800cf7e <_dtoa_r+0x33e>
 800cf98:	07e1      	lsls	r1, r4, #31
 800cf9a:	d508      	bpl.n	800cfae <_dtoa_r+0x36e>
 800cf9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cfa0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cfa4:	f7f3 fb30 	bl	8000608 <__aeabi_dmul>
 800cfa8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cfac:	3601      	adds	r6, #1
 800cfae:	1064      	asrs	r4, r4, #1
 800cfb0:	3508      	adds	r5, #8
 800cfb2:	e7e5      	b.n	800cf80 <_dtoa_r+0x340>
 800cfb4:	f000 80af 	beq.w	800d116 <_dtoa_r+0x4d6>
 800cfb8:	427c      	negs	r4, r7
 800cfba:	4b81      	ldr	r3, [pc, #516]	@ (800d1c0 <_dtoa_r+0x580>)
 800cfbc:	4d81      	ldr	r5, [pc, #516]	@ (800d1c4 <_dtoa_r+0x584>)
 800cfbe:	f004 020f 	and.w	r2, r4, #15
 800cfc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cfce:	f7f3 fb1b 	bl	8000608 <__aeabi_dmul>
 800cfd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cfd6:	1124      	asrs	r4, r4, #4
 800cfd8:	2300      	movs	r3, #0
 800cfda:	2602      	movs	r6, #2
 800cfdc:	2c00      	cmp	r4, #0
 800cfde:	f040 808f 	bne.w	800d100 <_dtoa_r+0x4c0>
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d1d3      	bne.n	800cf8e <_dtoa_r+0x34e>
 800cfe6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cfe8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	f000 8094 	beq.w	800d11a <_dtoa_r+0x4da>
 800cff2:	4b75      	ldr	r3, [pc, #468]	@ (800d1c8 <_dtoa_r+0x588>)
 800cff4:	2200      	movs	r2, #0
 800cff6:	4620      	mov	r0, r4
 800cff8:	4629      	mov	r1, r5
 800cffa:	f7f3 fd77 	bl	8000aec <__aeabi_dcmplt>
 800cffe:	2800      	cmp	r0, #0
 800d000:	f000 808b 	beq.w	800d11a <_dtoa_r+0x4da>
 800d004:	9b03      	ldr	r3, [sp, #12]
 800d006:	2b00      	cmp	r3, #0
 800d008:	f000 8087 	beq.w	800d11a <_dtoa_r+0x4da>
 800d00c:	f1bb 0f00 	cmp.w	fp, #0
 800d010:	dd34      	ble.n	800d07c <_dtoa_r+0x43c>
 800d012:	4620      	mov	r0, r4
 800d014:	4b6d      	ldr	r3, [pc, #436]	@ (800d1cc <_dtoa_r+0x58c>)
 800d016:	2200      	movs	r2, #0
 800d018:	4629      	mov	r1, r5
 800d01a:	f7f3 faf5 	bl	8000608 <__aeabi_dmul>
 800d01e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d022:	f107 38ff 	add.w	r8, r7, #4294967295
 800d026:	3601      	adds	r6, #1
 800d028:	465c      	mov	r4, fp
 800d02a:	4630      	mov	r0, r6
 800d02c:	f7f3 fa82 	bl	8000534 <__aeabi_i2d>
 800d030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d034:	f7f3 fae8 	bl	8000608 <__aeabi_dmul>
 800d038:	4b65      	ldr	r3, [pc, #404]	@ (800d1d0 <_dtoa_r+0x590>)
 800d03a:	2200      	movs	r2, #0
 800d03c:	f7f3 f92e 	bl	800029c <__adddf3>
 800d040:	4605      	mov	r5, r0
 800d042:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d046:	2c00      	cmp	r4, #0
 800d048:	d16a      	bne.n	800d120 <_dtoa_r+0x4e0>
 800d04a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d04e:	4b61      	ldr	r3, [pc, #388]	@ (800d1d4 <_dtoa_r+0x594>)
 800d050:	2200      	movs	r2, #0
 800d052:	f7f3 f921 	bl	8000298 <__aeabi_dsub>
 800d056:	4602      	mov	r2, r0
 800d058:	460b      	mov	r3, r1
 800d05a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d05e:	462a      	mov	r2, r5
 800d060:	4633      	mov	r3, r6
 800d062:	f7f3 fd61 	bl	8000b28 <__aeabi_dcmpgt>
 800d066:	2800      	cmp	r0, #0
 800d068:	f040 8298 	bne.w	800d59c <_dtoa_r+0x95c>
 800d06c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d070:	462a      	mov	r2, r5
 800d072:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d076:	f7f3 fd39 	bl	8000aec <__aeabi_dcmplt>
 800d07a:	bb38      	cbnz	r0, 800d0cc <_dtoa_r+0x48c>
 800d07c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d080:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d084:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d086:	2b00      	cmp	r3, #0
 800d088:	f2c0 8157 	blt.w	800d33a <_dtoa_r+0x6fa>
 800d08c:	2f0e      	cmp	r7, #14
 800d08e:	f300 8154 	bgt.w	800d33a <_dtoa_r+0x6fa>
 800d092:	4b4b      	ldr	r3, [pc, #300]	@ (800d1c0 <_dtoa_r+0x580>)
 800d094:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d098:	ed93 7b00 	vldr	d7, [r3]
 800d09c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	ed8d 7b00 	vstr	d7, [sp]
 800d0a4:	f280 80e5 	bge.w	800d272 <_dtoa_r+0x632>
 800d0a8:	9b03      	ldr	r3, [sp, #12]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	f300 80e1 	bgt.w	800d272 <_dtoa_r+0x632>
 800d0b0:	d10c      	bne.n	800d0cc <_dtoa_r+0x48c>
 800d0b2:	4b48      	ldr	r3, [pc, #288]	@ (800d1d4 <_dtoa_r+0x594>)
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	ec51 0b17 	vmov	r0, r1, d7
 800d0ba:	f7f3 faa5 	bl	8000608 <__aeabi_dmul>
 800d0be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0c2:	f7f3 fd27 	bl	8000b14 <__aeabi_dcmpge>
 800d0c6:	2800      	cmp	r0, #0
 800d0c8:	f000 8266 	beq.w	800d598 <_dtoa_r+0x958>
 800d0cc:	2400      	movs	r4, #0
 800d0ce:	4625      	mov	r5, r4
 800d0d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d0d2:	4656      	mov	r6, sl
 800d0d4:	ea6f 0803 	mvn.w	r8, r3
 800d0d8:	2700      	movs	r7, #0
 800d0da:	4621      	mov	r1, r4
 800d0dc:	4648      	mov	r0, r9
 800d0de:	f000 fc09 	bl	800d8f4 <_Bfree>
 800d0e2:	2d00      	cmp	r5, #0
 800d0e4:	f000 80bd 	beq.w	800d262 <_dtoa_r+0x622>
 800d0e8:	b12f      	cbz	r7, 800d0f6 <_dtoa_r+0x4b6>
 800d0ea:	42af      	cmp	r7, r5
 800d0ec:	d003      	beq.n	800d0f6 <_dtoa_r+0x4b6>
 800d0ee:	4639      	mov	r1, r7
 800d0f0:	4648      	mov	r0, r9
 800d0f2:	f000 fbff 	bl	800d8f4 <_Bfree>
 800d0f6:	4629      	mov	r1, r5
 800d0f8:	4648      	mov	r0, r9
 800d0fa:	f000 fbfb 	bl	800d8f4 <_Bfree>
 800d0fe:	e0b0      	b.n	800d262 <_dtoa_r+0x622>
 800d100:	07e2      	lsls	r2, r4, #31
 800d102:	d505      	bpl.n	800d110 <_dtoa_r+0x4d0>
 800d104:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d108:	f7f3 fa7e 	bl	8000608 <__aeabi_dmul>
 800d10c:	3601      	adds	r6, #1
 800d10e:	2301      	movs	r3, #1
 800d110:	1064      	asrs	r4, r4, #1
 800d112:	3508      	adds	r5, #8
 800d114:	e762      	b.n	800cfdc <_dtoa_r+0x39c>
 800d116:	2602      	movs	r6, #2
 800d118:	e765      	b.n	800cfe6 <_dtoa_r+0x3a6>
 800d11a:	9c03      	ldr	r4, [sp, #12]
 800d11c:	46b8      	mov	r8, r7
 800d11e:	e784      	b.n	800d02a <_dtoa_r+0x3ea>
 800d120:	4b27      	ldr	r3, [pc, #156]	@ (800d1c0 <_dtoa_r+0x580>)
 800d122:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d124:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d128:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d12c:	4454      	add	r4, sl
 800d12e:	2900      	cmp	r1, #0
 800d130:	d054      	beq.n	800d1dc <_dtoa_r+0x59c>
 800d132:	4929      	ldr	r1, [pc, #164]	@ (800d1d8 <_dtoa_r+0x598>)
 800d134:	2000      	movs	r0, #0
 800d136:	f7f3 fb91 	bl	800085c <__aeabi_ddiv>
 800d13a:	4633      	mov	r3, r6
 800d13c:	462a      	mov	r2, r5
 800d13e:	f7f3 f8ab 	bl	8000298 <__aeabi_dsub>
 800d142:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d146:	4656      	mov	r6, sl
 800d148:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d14c:	f7f3 fd0c 	bl	8000b68 <__aeabi_d2iz>
 800d150:	4605      	mov	r5, r0
 800d152:	f7f3 f9ef 	bl	8000534 <__aeabi_i2d>
 800d156:	4602      	mov	r2, r0
 800d158:	460b      	mov	r3, r1
 800d15a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d15e:	f7f3 f89b 	bl	8000298 <__aeabi_dsub>
 800d162:	3530      	adds	r5, #48	@ 0x30
 800d164:	4602      	mov	r2, r0
 800d166:	460b      	mov	r3, r1
 800d168:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d16c:	f806 5b01 	strb.w	r5, [r6], #1
 800d170:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d174:	f7f3 fcba 	bl	8000aec <__aeabi_dcmplt>
 800d178:	2800      	cmp	r0, #0
 800d17a:	d172      	bne.n	800d262 <_dtoa_r+0x622>
 800d17c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d180:	4911      	ldr	r1, [pc, #68]	@ (800d1c8 <_dtoa_r+0x588>)
 800d182:	2000      	movs	r0, #0
 800d184:	f7f3 f888 	bl	8000298 <__aeabi_dsub>
 800d188:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d18c:	f7f3 fcae 	bl	8000aec <__aeabi_dcmplt>
 800d190:	2800      	cmp	r0, #0
 800d192:	f040 80b4 	bne.w	800d2fe <_dtoa_r+0x6be>
 800d196:	42a6      	cmp	r6, r4
 800d198:	f43f af70 	beq.w	800d07c <_dtoa_r+0x43c>
 800d19c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d1a0:	4b0a      	ldr	r3, [pc, #40]	@ (800d1cc <_dtoa_r+0x58c>)
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	f7f3 fa30 	bl	8000608 <__aeabi_dmul>
 800d1a8:	4b08      	ldr	r3, [pc, #32]	@ (800d1cc <_dtoa_r+0x58c>)
 800d1aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1b4:	f7f3 fa28 	bl	8000608 <__aeabi_dmul>
 800d1b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d1bc:	e7c4      	b.n	800d148 <_dtoa_r+0x508>
 800d1be:	bf00      	nop
 800d1c0:	0800ec38 	.word	0x0800ec38
 800d1c4:	0800ec10 	.word	0x0800ec10
 800d1c8:	3ff00000 	.word	0x3ff00000
 800d1cc:	40240000 	.word	0x40240000
 800d1d0:	401c0000 	.word	0x401c0000
 800d1d4:	40140000 	.word	0x40140000
 800d1d8:	3fe00000 	.word	0x3fe00000
 800d1dc:	4631      	mov	r1, r6
 800d1de:	4628      	mov	r0, r5
 800d1e0:	f7f3 fa12 	bl	8000608 <__aeabi_dmul>
 800d1e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d1e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d1ea:	4656      	mov	r6, sl
 800d1ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1f0:	f7f3 fcba 	bl	8000b68 <__aeabi_d2iz>
 800d1f4:	4605      	mov	r5, r0
 800d1f6:	f7f3 f99d 	bl	8000534 <__aeabi_i2d>
 800d1fa:	4602      	mov	r2, r0
 800d1fc:	460b      	mov	r3, r1
 800d1fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d202:	f7f3 f849 	bl	8000298 <__aeabi_dsub>
 800d206:	3530      	adds	r5, #48	@ 0x30
 800d208:	f806 5b01 	strb.w	r5, [r6], #1
 800d20c:	4602      	mov	r2, r0
 800d20e:	460b      	mov	r3, r1
 800d210:	42a6      	cmp	r6, r4
 800d212:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d216:	f04f 0200 	mov.w	r2, #0
 800d21a:	d124      	bne.n	800d266 <_dtoa_r+0x626>
 800d21c:	4baf      	ldr	r3, [pc, #700]	@ (800d4dc <_dtoa_r+0x89c>)
 800d21e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d222:	f7f3 f83b 	bl	800029c <__adddf3>
 800d226:	4602      	mov	r2, r0
 800d228:	460b      	mov	r3, r1
 800d22a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d22e:	f7f3 fc7b 	bl	8000b28 <__aeabi_dcmpgt>
 800d232:	2800      	cmp	r0, #0
 800d234:	d163      	bne.n	800d2fe <_dtoa_r+0x6be>
 800d236:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d23a:	49a8      	ldr	r1, [pc, #672]	@ (800d4dc <_dtoa_r+0x89c>)
 800d23c:	2000      	movs	r0, #0
 800d23e:	f7f3 f82b 	bl	8000298 <__aeabi_dsub>
 800d242:	4602      	mov	r2, r0
 800d244:	460b      	mov	r3, r1
 800d246:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d24a:	f7f3 fc4f 	bl	8000aec <__aeabi_dcmplt>
 800d24e:	2800      	cmp	r0, #0
 800d250:	f43f af14 	beq.w	800d07c <_dtoa_r+0x43c>
 800d254:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d256:	1e73      	subs	r3, r6, #1
 800d258:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d25a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d25e:	2b30      	cmp	r3, #48	@ 0x30
 800d260:	d0f8      	beq.n	800d254 <_dtoa_r+0x614>
 800d262:	4647      	mov	r7, r8
 800d264:	e03b      	b.n	800d2de <_dtoa_r+0x69e>
 800d266:	4b9e      	ldr	r3, [pc, #632]	@ (800d4e0 <_dtoa_r+0x8a0>)
 800d268:	f7f3 f9ce 	bl	8000608 <__aeabi_dmul>
 800d26c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d270:	e7bc      	b.n	800d1ec <_dtoa_r+0x5ac>
 800d272:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d276:	4656      	mov	r6, sl
 800d278:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d27c:	4620      	mov	r0, r4
 800d27e:	4629      	mov	r1, r5
 800d280:	f7f3 faec 	bl	800085c <__aeabi_ddiv>
 800d284:	f7f3 fc70 	bl	8000b68 <__aeabi_d2iz>
 800d288:	4680      	mov	r8, r0
 800d28a:	f7f3 f953 	bl	8000534 <__aeabi_i2d>
 800d28e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d292:	f7f3 f9b9 	bl	8000608 <__aeabi_dmul>
 800d296:	4602      	mov	r2, r0
 800d298:	460b      	mov	r3, r1
 800d29a:	4620      	mov	r0, r4
 800d29c:	4629      	mov	r1, r5
 800d29e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d2a2:	f7f2 fff9 	bl	8000298 <__aeabi_dsub>
 800d2a6:	f806 4b01 	strb.w	r4, [r6], #1
 800d2aa:	9d03      	ldr	r5, [sp, #12]
 800d2ac:	eba6 040a 	sub.w	r4, r6, sl
 800d2b0:	42a5      	cmp	r5, r4
 800d2b2:	4602      	mov	r2, r0
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	d133      	bne.n	800d320 <_dtoa_r+0x6e0>
 800d2b8:	f7f2 fff0 	bl	800029c <__adddf3>
 800d2bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d2c0:	4604      	mov	r4, r0
 800d2c2:	460d      	mov	r5, r1
 800d2c4:	f7f3 fc30 	bl	8000b28 <__aeabi_dcmpgt>
 800d2c8:	b9c0      	cbnz	r0, 800d2fc <_dtoa_r+0x6bc>
 800d2ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d2ce:	4620      	mov	r0, r4
 800d2d0:	4629      	mov	r1, r5
 800d2d2:	f7f3 fc01 	bl	8000ad8 <__aeabi_dcmpeq>
 800d2d6:	b110      	cbz	r0, 800d2de <_dtoa_r+0x69e>
 800d2d8:	f018 0f01 	tst.w	r8, #1
 800d2dc:	d10e      	bne.n	800d2fc <_dtoa_r+0x6bc>
 800d2de:	9902      	ldr	r1, [sp, #8]
 800d2e0:	4648      	mov	r0, r9
 800d2e2:	f000 fb07 	bl	800d8f4 <_Bfree>
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	7033      	strb	r3, [r6, #0]
 800d2ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d2ec:	3701      	adds	r7, #1
 800d2ee:	601f      	str	r7, [r3, #0]
 800d2f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	f000 824b 	beq.w	800d78e <_dtoa_r+0xb4e>
 800d2f8:	601e      	str	r6, [r3, #0]
 800d2fa:	e248      	b.n	800d78e <_dtoa_r+0xb4e>
 800d2fc:	46b8      	mov	r8, r7
 800d2fe:	4633      	mov	r3, r6
 800d300:	461e      	mov	r6, r3
 800d302:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d306:	2a39      	cmp	r2, #57	@ 0x39
 800d308:	d106      	bne.n	800d318 <_dtoa_r+0x6d8>
 800d30a:	459a      	cmp	sl, r3
 800d30c:	d1f8      	bne.n	800d300 <_dtoa_r+0x6c0>
 800d30e:	2230      	movs	r2, #48	@ 0x30
 800d310:	f108 0801 	add.w	r8, r8, #1
 800d314:	f88a 2000 	strb.w	r2, [sl]
 800d318:	781a      	ldrb	r2, [r3, #0]
 800d31a:	3201      	adds	r2, #1
 800d31c:	701a      	strb	r2, [r3, #0]
 800d31e:	e7a0      	b.n	800d262 <_dtoa_r+0x622>
 800d320:	4b6f      	ldr	r3, [pc, #444]	@ (800d4e0 <_dtoa_r+0x8a0>)
 800d322:	2200      	movs	r2, #0
 800d324:	f7f3 f970 	bl	8000608 <__aeabi_dmul>
 800d328:	2200      	movs	r2, #0
 800d32a:	2300      	movs	r3, #0
 800d32c:	4604      	mov	r4, r0
 800d32e:	460d      	mov	r5, r1
 800d330:	f7f3 fbd2 	bl	8000ad8 <__aeabi_dcmpeq>
 800d334:	2800      	cmp	r0, #0
 800d336:	d09f      	beq.n	800d278 <_dtoa_r+0x638>
 800d338:	e7d1      	b.n	800d2de <_dtoa_r+0x69e>
 800d33a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d33c:	2a00      	cmp	r2, #0
 800d33e:	f000 80ea 	beq.w	800d516 <_dtoa_r+0x8d6>
 800d342:	9a07      	ldr	r2, [sp, #28]
 800d344:	2a01      	cmp	r2, #1
 800d346:	f300 80cd 	bgt.w	800d4e4 <_dtoa_r+0x8a4>
 800d34a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d34c:	2a00      	cmp	r2, #0
 800d34e:	f000 80c1 	beq.w	800d4d4 <_dtoa_r+0x894>
 800d352:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d356:	9c08      	ldr	r4, [sp, #32]
 800d358:	9e00      	ldr	r6, [sp, #0]
 800d35a:	9a00      	ldr	r2, [sp, #0]
 800d35c:	441a      	add	r2, r3
 800d35e:	9200      	str	r2, [sp, #0]
 800d360:	9a06      	ldr	r2, [sp, #24]
 800d362:	2101      	movs	r1, #1
 800d364:	441a      	add	r2, r3
 800d366:	4648      	mov	r0, r9
 800d368:	9206      	str	r2, [sp, #24]
 800d36a:	f000 fb77 	bl	800da5c <__i2b>
 800d36e:	4605      	mov	r5, r0
 800d370:	b166      	cbz	r6, 800d38c <_dtoa_r+0x74c>
 800d372:	9b06      	ldr	r3, [sp, #24]
 800d374:	2b00      	cmp	r3, #0
 800d376:	dd09      	ble.n	800d38c <_dtoa_r+0x74c>
 800d378:	42b3      	cmp	r3, r6
 800d37a:	9a00      	ldr	r2, [sp, #0]
 800d37c:	bfa8      	it	ge
 800d37e:	4633      	movge	r3, r6
 800d380:	1ad2      	subs	r2, r2, r3
 800d382:	9200      	str	r2, [sp, #0]
 800d384:	9a06      	ldr	r2, [sp, #24]
 800d386:	1af6      	subs	r6, r6, r3
 800d388:	1ad3      	subs	r3, r2, r3
 800d38a:	9306      	str	r3, [sp, #24]
 800d38c:	9b08      	ldr	r3, [sp, #32]
 800d38e:	b30b      	cbz	r3, 800d3d4 <_dtoa_r+0x794>
 800d390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d392:	2b00      	cmp	r3, #0
 800d394:	f000 80c6 	beq.w	800d524 <_dtoa_r+0x8e4>
 800d398:	2c00      	cmp	r4, #0
 800d39a:	f000 80c0 	beq.w	800d51e <_dtoa_r+0x8de>
 800d39e:	4629      	mov	r1, r5
 800d3a0:	4622      	mov	r2, r4
 800d3a2:	4648      	mov	r0, r9
 800d3a4:	f000 fc12 	bl	800dbcc <__pow5mult>
 800d3a8:	9a02      	ldr	r2, [sp, #8]
 800d3aa:	4601      	mov	r1, r0
 800d3ac:	4605      	mov	r5, r0
 800d3ae:	4648      	mov	r0, r9
 800d3b0:	f000 fb6a 	bl	800da88 <__multiply>
 800d3b4:	9902      	ldr	r1, [sp, #8]
 800d3b6:	4680      	mov	r8, r0
 800d3b8:	4648      	mov	r0, r9
 800d3ba:	f000 fa9b 	bl	800d8f4 <_Bfree>
 800d3be:	9b08      	ldr	r3, [sp, #32]
 800d3c0:	1b1b      	subs	r3, r3, r4
 800d3c2:	9308      	str	r3, [sp, #32]
 800d3c4:	f000 80b1 	beq.w	800d52a <_dtoa_r+0x8ea>
 800d3c8:	9a08      	ldr	r2, [sp, #32]
 800d3ca:	4641      	mov	r1, r8
 800d3cc:	4648      	mov	r0, r9
 800d3ce:	f000 fbfd 	bl	800dbcc <__pow5mult>
 800d3d2:	9002      	str	r0, [sp, #8]
 800d3d4:	2101      	movs	r1, #1
 800d3d6:	4648      	mov	r0, r9
 800d3d8:	f000 fb40 	bl	800da5c <__i2b>
 800d3dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d3de:	4604      	mov	r4, r0
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	f000 81d8 	beq.w	800d796 <_dtoa_r+0xb56>
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	4601      	mov	r1, r0
 800d3ea:	4648      	mov	r0, r9
 800d3ec:	f000 fbee 	bl	800dbcc <__pow5mult>
 800d3f0:	9b07      	ldr	r3, [sp, #28]
 800d3f2:	2b01      	cmp	r3, #1
 800d3f4:	4604      	mov	r4, r0
 800d3f6:	f300 809f 	bgt.w	800d538 <_dtoa_r+0x8f8>
 800d3fa:	9b04      	ldr	r3, [sp, #16]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	f040 8097 	bne.w	800d530 <_dtoa_r+0x8f0>
 800d402:	9b05      	ldr	r3, [sp, #20]
 800d404:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d408:	2b00      	cmp	r3, #0
 800d40a:	f040 8093 	bne.w	800d534 <_dtoa_r+0x8f4>
 800d40e:	9b05      	ldr	r3, [sp, #20]
 800d410:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d414:	0d1b      	lsrs	r3, r3, #20
 800d416:	051b      	lsls	r3, r3, #20
 800d418:	b133      	cbz	r3, 800d428 <_dtoa_r+0x7e8>
 800d41a:	9b00      	ldr	r3, [sp, #0]
 800d41c:	3301      	adds	r3, #1
 800d41e:	9300      	str	r3, [sp, #0]
 800d420:	9b06      	ldr	r3, [sp, #24]
 800d422:	3301      	adds	r3, #1
 800d424:	9306      	str	r3, [sp, #24]
 800d426:	2301      	movs	r3, #1
 800d428:	9308      	str	r3, [sp, #32]
 800d42a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	f000 81b8 	beq.w	800d7a2 <_dtoa_r+0xb62>
 800d432:	6923      	ldr	r3, [r4, #16]
 800d434:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d438:	6918      	ldr	r0, [r3, #16]
 800d43a:	f000 fac3 	bl	800d9c4 <__hi0bits>
 800d43e:	f1c0 0020 	rsb	r0, r0, #32
 800d442:	9b06      	ldr	r3, [sp, #24]
 800d444:	4418      	add	r0, r3
 800d446:	f010 001f 	ands.w	r0, r0, #31
 800d44a:	f000 8082 	beq.w	800d552 <_dtoa_r+0x912>
 800d44e:	f1c0 0320 	rsb	r3, r0, #32
 800d452:	2b04      	cmp	r3, #4
 800d454:	dd73      	ble.n	800d53e <_dtoa_r+0x8fe>
 800d456:	9b00      	ldr	r3, [sp, #0]
 800d458:	f1c0 001c 	rsb	r0, r0, #28
 800d45c:	4403      	add	r3, r0
 800d45e:	9300      	str	r3, [sp, #0]
 800d460:	9b06      	ldr	r3, [sp, #24]
 800d462:	4403      	add	r3, r0
 800d464:	4406      	add	r6, r0
 800d466:	9306      	str	r3, [sp, #24]
 800d468:	9b00      	ldr	r3, [sp, #0]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	dd05      	ble.n	800d47a <_dtoa_r+0x83a>
 800d46e:	9902      	ldr	r1, [sp, #8]
 800d470:	461a      	mov	r2, r3
 800d472:	4648      	mov	r0, r9
 800d474:	f000 fc04 	bl	800dc80 <__lshift>
 800d478:	9002      	str	r0, [sp, #8]
 800d47a:	9b06      	ldr	r3, [sp, #24]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	dd05      	ble.n	800d48c <_dtoa_r+0x84c>
 800d480:	4621      	mov	r1, r4
 800d482:	461a      	mov	r2, r3
 800d484:	4648      	mov	r0, r9
 800d486:	f000 fbfb 	bl	800dc80 <__lshift>
 800d48a:	4604      	mov	r4, r0
 800d48c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d061      	beq.n	800d556 <_dtoa_r+0x916>
 800d492:	9802      	ldr	r0, [sp, #8]
 800d494:	4621      	mov	r1, r4
 800d496:	f000 fc5f 	bl	800dd58 <__mcmp>
 800d49a:	2800      	cmp	r0, #0
 800d49c:	da5b      	bge.n	800d556 <_dtoa_r+0x916>
 800d49e:	2300      	movs	r3, #0
 800d4a0:	9902      	ldr	r1, [sp, #8]
 800d4a2:	220a      	movs	r2, #10
 800d4a4:	4648      	mov	r0, r9
 800d4a6:	f000 fa47 	bl	800d938 <__multadd>
 800d4aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4ac:	9002      	str	r0, [sp, #8]
 800d4ae:	f107 38ff 	add.w	r8, r7, #4294967295
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	f000 8177 	beq.w	800d7a6 <_dtoa_r+0xb66>
 800d4b8:	4629      	mov	r1, r5
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	220a      	movs	r2, #10
 800d4be:	4648      	mov	r0, r9
 800d4c0:	f000 fa3a 	bl	800d938 <__multadd>
 800d4c4:	f1bb 0f00 	cmp.w	fp, #0
 800d4c8:	4605      	mov	r5, r0
 800d4ca:	dc6f      	bgt.n	800d5ac <_dtoa_r+0x96c>
 800d4cc:	9b07      	ldr	r3, [sp, #28]
 800d4ce:	2b02      	cmp	r3, #2
 800d4d0:	dc49      	bgt.n	800d566 <_dtoa_r+0x926>
 800d4d2:	e06b      	b.n	800d5ac <_dtoa_r+0x96c>
 800d4d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d4d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d4da:	e73c      	b.n	800d356 <_dtoa_r+0x716>
 800d4dc:	3fe00000 	.word	0x3fe00000
 800d4e0:	40240000 	.word	0x40240000
 800d4e4:	9b03      	ldr	r3, [sp, #12]
 800d4e6:	1e5c      	subs	r4, r3, #1
 800d4e8:	9b08      	ldr	r3, [sp, #32]
 800d4ea:	42a3      	cmp	r3, r4
 800d4ec:	db09      	blt.n	800d502 <_dtoa_r+0x8c2>
 800d4ee:	1b1c      	subs	r4, r3, r4
 800d4f0:	9b03      	ldr	r3, [sp, #12]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	f6bf af30 	bge.w	800d358 <_dtoa_r+0x718>
 800d4f8:	9b00      	ldr	r3, [sp, #0]
 800d4fa:	9a03      	ldr	r2, [sp, #12]
 800d4fc:	1a9e      	subs	r6, r3, r2
 800d4fe:	2300      	movs	r3, #0
 800d500:	e72b      	b.n	800d35a <_dtoa_r+0x71a>
 800d502:	9b08      	ldr	r3, [sp, #32]
 800d504:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d506:	9408      	str	r4, [sp, #32]
 800d508:	1ae3      	subs	r3, r4, r3
 800d50a:	441a      	add	r2, r3
 800d50c:	9e00      	ldr	r6, [sp, #0]
 800d50e:	9b03      	ldr	r3, [sp, #12]
 800d510:	920d      	str	r2, [sp, #52]	@ 0x34
 800d512:	2400      	movs	r4, #0
 800d514:	e721      	b.n	800d35a <_dtoa_r+0x71a>
 800d516:	9c08      	ldr	r4, [sp, #32]
 800d518:	9e00      	ldr	r6, [sp, #0]
 800d51a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d51c:	e728      	b.n	800d370 <_dtoa_r+0x730>
 800d51e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d522:	e751      	b.n	800d3c8 <_dtoa_r+0x788>
 800d524:	9a08      	ldr	r2, [sp, #32]
 800d526:	9902      	ldr	r1, [sp, #8]
 800d528:	e750      	b.n	800d3cc <_dtoa_r+0x78c>
 800d52a:	f8cd 8008 	str.w	r8, [sp, #8]
 800d52e:	e751      	b.n	800d3d4 <_dtoa_r+0x794>
 800d530:	2300      	movs	r3, #0
 800d532:	e779      	b.n	800d428 <_dtoa_r+0x7e8>
 800d534:	9b04      	ldr	r3, [sp, #16]
 800d536:	e777      	b.n	800d428 <_dtoa_r+0x7e8>
 800d538:	2300      	movs	r3, #0
 800d53a:	9308      	str	r3, [sp, #32]
 800d53c:	e779      	b.n	800d432 <_dtoa_r+0x7f2>
 800d53e:	d093      	beq.n	800d468 <_dtoa_r+0x828>
 800d540:	9a00      	ldr	r2, [sp, #0]
 800d542:	331c      	adds	r3, #28
 800d544:	441a      	add	r2, r3
 800d546:	9200      	str	r2, [sp, #0]
 800d548:	9a06      	ldr	r2, [sp, #24]
 800d54a:	441a      	add	r2, r3
 800d54c:	441e      	add	r6, r3
 800d54e:	9206      	str	r2, [sp, #24]
 800d550:	e78a      	b.n	800d468 <_dtoa_r+0x828>
 800d552:	4603      	mov	r3, r0
 800d554:	e7f4      	b.n	800d540 <_dtoa_r+0x900>
 800d556:	9b03      	ldr	r3, [sp, #12]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	46b8      	mov	r8, r7
 800d55c:	dc20      	bgt.n	800d5a0 <_dtoa_r+0x960>
 800d55e:	469b      	mov	fp, r3
 800d560:	9b07      	ldr	r3, [sp, #28]
 800d562:	2b02      	cmp	r3, #2
 800d564:	dd1e      	ble.n	800d5a4 <_dtoa_r+0x964>
 800d566:	f1bb 0f00 	cmp.w	fp, #0
 800d56a:	f47f adb1 	bne.w	800d0d0 <_dtoa_r+0x490>
 800d56e:	4621      	mov	r1, r4
 800d570:	465b      	mov	r3, fp
 800d572:	2205      	movs	r2, #5
 800d574:	4648      	mov	r0, r9
 800d576:	f000 f9df 	bl	800d938 <__multadd>
 800d57a:	4601      	mov	r1, r0
 800d57c:	4604      	mov	r4, r0
 800d57e:	9802      	ldr	r0, [sp, #8]
 800d580:	f000 fbea 	bl	800dd58 <__mcmp>
 800d584:	2800      	cmp	r0, #0
 800d586:	f77f ada3 	ble.w	800d0d0 <_dtoa_r+0x490>
 800d58a:	4656      	mov	r6, sl
 800d58c:	2331      	movs	r3, #49	@ 0x31
 800d58e:	f806 3b01 	strb.w	r3, [r6], #1
 800d592:	f108 0801 	add.w	r8, r8, #1
 800d596:	e59f      	b.n	800d0d8 <_dtoa_r+0x498>
 800d598:	9c03      	ldr	r4, [sp, #12]
 800d59a:	46b8      	mov	r8, r7
 800d59c:	4625      	mov	r5, r4
 800d59e:	e7f4      	b.n	800d58a <_dtoa_r+0x94a>
 800d5a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d5a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	f000 8101 	beq.w	800d7ae <_dtoa_r+0xb6e>
 800d5ac:	2e00      	cmp	r6, #0
 800d5ae:	dd05      	ble.n	800d5bc <_dtoa_r+0x97c>
 800d5b0:	4629      	mov	r1, r5
 800d5b2:	4632      	mov	r2, r6
 800d5b4:	4648      	mov	r0, r9
 800d5b6:	f000 fb63 	bl	800dc80 <__lshift>
 800d5ba:	4605      	mov	r5, r0
 800d5bc:	9b08      	ldr	r3, [sp, #32]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d05c      	beq.n	800d67c <_dtoa_r+0xa3c>
 800d5c2:	6869      	ldr	r1, [r5, #4]
 800d5c4:	4648      	mov	r0, r9
 800d5c6:	f000 f955 	bl	800d874 <_Balloc>
 800d5ca:	4606      	mov	r6, r0
 800d5cc:	b928      	cbnz	r0, 800d5da <_dtoa_r+0x99a>
 800d5ce:	4b82      	ldr	r3, [pc, #520]	@ (800d7d8 <_dtoa_r+0xb98>)
 800d5d0:	4602      	mov	r2, r0
 800d5d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d5d6:	f7ff bb4a 	b.w	800cc6e <_dtoa_r+0x2e>
 800d5da:	692a      	ldr	r2, [r5, #16]
 800d5dc:	3202      	adds	r2, #2
 800d5de:	0092      	lsls	r2, r2, #2
 800d5e0:	f105 010c 	add.w	r1, r5, #12
 800d5e4:	300c      	adds	r0, #12
 800d5e6:	f000 fedd 	bl	800e3a4 <memcpy>
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	4631      	mov	r1, r6
 800d5ee:	4648      	mov	r0, r9
 800d5f0:	f000 fb46 	bl	800dc80 <__lshift>
 800d5f4:	f10a 0301 	add.w	r3, sl, #1
 800d5f8:	9300      	str	r3, [sp, #0]
 800d5fa:	eb0a 030b 	add.w	r3, sl, fp
 800d5fe:	9308      	str	r3, [sp, #32]
 800d600:	9b04      	ldr	r3, [sp, #16]
 800d602:	f003 0301 	and.w	r3, r3, #1
 800d606:	462f      	mov	r7, r5
 800d608:	9306      	str	r3, [sp, #24]
 800d60a:	4605      	mov	r5, r0
 800d60c:	9b00      	ldr	r3, [sp, #0]
 800d60e:	9802      	ldr	r0, [sp, #8]
 800d610:	4621      	mov	r1, r4
 800d612:	f103 3bff 	add.w	fp, r3, #4294967295
 800d616:	f7ff fa8a 	bl	800cb2e <quorem>
 800d61a:	4603      	mov	r3, r0
 800d61c:	3330      	adds	r3, #48	@ 0x30
 800d61e:	9003      	str	r0, [sp, #12]
 800d620:	4639      	mov	r1, r7
 800d622:	9802      	ldr	r0, [sp, #8]
 800d624:	9309      	str	r3, [sp, #36]	@ 0x24
 800d626:	f000 fb97 	bl	800dd58 <__mcmp>
 800d62a:	462a      	mov	r2, r5
 800d62c:	9004      	str	r0, [sp, #16]
 800d62e:	4621      	mov	r1, r4
 800d630:	4648      	mov	r0, r9
 800d632:	f000 fbad 	bl	800dd90 <__mdiff>
 800d636:	68c2      	ldr	r2, [r0, #12]
 800d638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d63a:	4606      	mov	r6, r0
 800d63c:	bb02      	cbnz	r2, 800d680 <_dtoa_r+0xa40>
 800d63e:	4601      	mov	r1, r0
 800d640:	9802      	ldr	r0, [sp, #8]
 800d642:	f000 fb89 	bl	800dd58 <__mcmp>
 800d646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d648:	4602      	mov	r2, r0
 800d64a:	4631      	mov	r1, r6
 800d64c:	4648      	mov	r0, r9
 800d64e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d650:	9309      	str	r3, [sp, #36]	@ 0x24
 800d652:	f000 f94f 	bl	800d8f4 <_Bfree>
 800d656:	9b07      	ldr	r3, [sp, #28]
 800d658:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d65a:	9e00      	ldr	r6, [sp, #0]
 800d65c:	ea42 0103 	orr.w	r1, r2, r3
 800d660:	9b06      	ldr	r3, [sp, #24]
 800d662:	4319      	orrs	r1, r3
 800d664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d666:	d10d      	bne.n	800d684 <_dtoa_r+0xa44>
 800d668:	2b39      	cmp	r3, #57	@ 0x39
 800d66a:	d027      	beq.n	800d6bc <_dtoa_r+0xa7c>
 800d66c:	9a04      	ldr	r2, [sp, #16]
 800d66e:	2a00      	cmp	r2, #0
 800d670:	dd01      	ble.n	800d676 <_dtoa_r+0xa36>
 800d672:	9b03      	ldr	r3, [sp, #12]
 800d674:	3331      	adds	r3, #49	@ 0x31
 800d676:	f88b 3000 	strb.w	r3, [fp]
 800d67a:	e52e      	b.n	800d0da <_dtoa_r+0x49a>
 800d67c:	4628      	mov	r0, r5
 800d67e:	e7b9      	b.n	800d5f4 <_dtoa_r+0x9b4>
 800d680:	2201      	movs	r2, #1
 800d682:	e7e2      	b.n	800d64a <_dtoa_r+0xa0a>
 800d684:	9904      	ldr	r1, [sp, #16]
 800d686:	2900      	cmp	r1, #0
 800d688:	db04      	blt.n	800d694 <_dtoa_r+0xa54>
 800d68a:	9807      	ldr	r0, [sp, #28]
 800d68c:	4301      	orrs	r1, r0
 800d68e:	9806      	ldr	r0, [sp, #24]
 800d690:	4301      	orrs	r1, r0
 800d692:	d120      	bne.n	800d6d6 <_dtoa_r+0xa96>
 800d694:	2a00      	cmp	r2, #0
 800d696:	ddee      	ble.n	800d676 <_dtoa_r+0xa36>
 800d698:	9902      	ldr	r1, [sp, #8]
 800d69a:	9300      	str	r3, [sp, #0]
 800d69c:	2201      	movs	r2, #1
 800d69e:	4648      	mov	r0, r9
 800d6a0:	f000 faee 	bl	800dc80 <__lshift>
 800d6a4:	4621      	mov	r1, r4
 800d6a6:	9002      	str	r0, [sp, #8]
 800d6a8:	f000 fb56 	bl	800dd58 <__mcmp>
 800d6ac:	2800      	cmp	r0, #0
 800d6ae:	9b00      	ldr	r3, [sp, #0]
 800d6b0:	dc02      	bgt.n	800d6b8 <_dtoa_r+0xa78>
 800d6b2:	d1e0      	bne.n	800d676 <_dtoa_r+0xa36>
 800d6b4:	07da      	lsls	r2, r3, #31
 800d6b6:	d5de      	bpl.n	800d676 <_dtoa_r+0xa36>
 800d6b8:	2b39      	cmp	r3, #57	@ 0x39
 800d6ba:	d1da      	bne.n	800d672 <_dtoa_r+0xa32>
 800d6bc:	2339      	movs	r3, #57	@ 0x39
 800d6be:	f88b 3000 	strb.w	r3, [fp]
 800d6c2:	4633      	mov	r3, r6
 800d6c4:	461e      	mov	r6, r3
 800d6c6:	3b01      	subs	r3, #1
 800d6c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d6cc:	2a39      	cmp	r2, #57	@ 0x39
 800d6ce:	d04e      	beq.n	800d76e <_dtoa_r+0xb2e>
 800d6d0:	3201      	adds	r2, #1
 800d6d2:	701a      	strb	r2, [r3, #0]
 800d6d4:	e501      	b.n	800d0da <_dtoa_r+0x49a>
 800d6d6:	2a00      	cmp	r2, #0
 800d6d8:	dd03      	ble.n	800d6e2 <_dtoa_r+0xaa2>
 800d6da:	2b39      	cmp	r3, #57	@ 0x39
 800d6dc:	d0ee      	beq.n	800d6bc <_dtoa_r+0xa7c>
 800d6de:	3301      	adds	r3, #1
 800d6e0:	e7c9      	b.n	800d676 <_dtoa_r+0xa36>
 800d6e2:	9a00      	ldr	r2, [sp, #0]
 800d6e4:	9908      	ldr	r1, [sp, #32]
 800d6e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d6ea:	428a      	cmp	r2, r1
 800d6ec:	d028      	beq.n	800d740 <_dtoa_r+0xb00>
 800d6ee:	9902      	ldr	r1, [sp, #8]
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	220a      	movs	r2, #10
 800d6f4:	4648      	mov	r0, r9
 800d6f6:	f000 f91f 	bl	800d938 <__multadd>
 800d6fa:	42af      	cmp	r7, r5
 800d6fc:	9002      	str	r0, [sp, #8]
 800d6fe:	f04f 0300 	mov.w	r3, #0
 800d702:	f04f 020a 	mov.w	r2, #10
 800d706:	4639      	mov	r1, r7
 800d708:	4648      	mov	r0, r9
 800d70a:	d107      	bne.n	800d71c <_dtoa_r+0xadc>
 800d70c:	f000 f914 	bl	800d938 <__multadd>
 800d710:	4607      	mov	r7, r0
 800d712:	4605      	mov	r5, r0
 800d714:	9b00      	ldr	r3, [sp, #0]
 800d716:	3301      	adds	r3, #1
 800d718:	9300      	str	r3, [sp, #0]
 800d71a:	e777      	b.n	800d60c <_dtoa_r+0x9cc>
 800d71c:	f000 f90c 	bl	800d938 <__multadd>
 800d720:	4629      	mov	r1, r5
 800d722:	4607      	mov	r7, r0
 800d724:	2300      	movs	r3, #0
 800d726:	220a      	movs	r2, #10
 800d728:	4648      	mov	r0, r9
 800d72a:	f000 f905 	bl	800d938 <__multadd>
 800d72e:	4605      	mov	r5, r0
 800d730:	e7f0      	b.n	800d714 <_dtoa_r+0xad4>
 800d732:	f1bb 0f00 	cmp.w	fp, #0
 800d736:	bfcc      	ite	gt
 800d738:	465e      	movgt	r6, fp
 800d73a:	2601      	movle	r6, #1
 800d73c:	4456      	add	r6, sl
 800d73e:	2700      	movs	r7, #0
 800d740:	9902      	ldr	r1, [sp, #8]
 800d742:	9300      	str	r3, [sp, #0]
 800d744:	2201      	movs	r2, #1
 800d746:	4648      	mov	r0, r9
 800d748:	f000 fa9a 	bl	800dc80 <__lshift>
 800d74c:	4621      	mov	r1, r4
 800d74e:	9002      	str	r0, [sp, #8]
 800d750:	f000 fb02 	bl	800dd58 <__mcmp>
 800d754:	2800      	cmp	r0, #0
 800d756:	dcb4      	bgt.n	800d6c2 <_dtoa_r+0xa82>
 800d758:	d102      	bne.n	800d760 <_dtoa_r+0xb20>
 800d75a:	9b00      	ldr	r3, [sp, #0]
 800d75c:	07db      	lsls	r3, r3, #31
 800d75e:	d4b0      	bmi.n	800d6c2 <_dtoa_r+0xa82>
 800d760:	4633      	mov	r3, r6
 800d762:	461e      	mov	r6, r3
 800d764:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d768:	2a30      	cmp	r2, #48	@ 0x30
 800d76a:	d0fa      	beq.n	800d762 <_dtoa_r+0xb22>
 800d76c:	e4b5      	b.n	800d0da <_dtoa_r+0x49a>
 800d76e:	459a      	cmp	sl, r3
 800d770:	d1a8      	bne.n	800d6c4 <_dtoa_r+0xa84>
 800d772:	2331      	movs	r3, #49	@ 0x31
 800d774:	f108 0801 	add.w	r8, r8, #1
 800d778:	f88a 3000 	strb.w	r3, [sl]
 800d77c:	e4ad      	b.n	800d0da <_dtoa_r+0x49a>
 800d77e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d780:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d7dc <_dtoa_r+0xb9c>
 800d784:	b11b      	cbz	r3, 800d78e <_dtoa_r+0xb4e>
 800d786:	f10a 0308 	add.w	r3, sl, #8
 800d78a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d78c:	6013      	str	r3, [r2, #0]
 800d78e:	4650      	mov	r0, sl
 800d790:	b017      	add	sp, #92	@ 0x5c
 800d792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d796:	9b07      	ldr	r3, [sp, #28]
 800d798:	2b01      	cmp	r3, #1
 800d79a:	f77f ae2e 	ble.w	800d3fa <_dtoa_r+0x7ba>
 800d79e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d7a0:	9308      	str	r3, [sp, #32]
 800d7a2:	2001      	movs	r0, #1
 800d7a4:	e64d      	b.n	800d442 <_dtoa_r+0x802>
 800d7a6:	f1bb 0f00 	cmp.w	fp, #0
 800d7aa:	f77f aed9 	ble.w	800d560 <_dtoa_r+0x920>
 800d7ae:	4656      	mov	r6, sl
 800d7b0:	9802      	ldr	r0, [sp, #8]
 800d7b2:	4621      	mov	r1, r4
 800d7b4:	f7ff f9bb 	bl	800cb2e <quorem>
 800d7b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d7bc:	f806 3b01 	strb.w	r3, [r6], #1
 800d7c0:	eba6 020a 	sub.w	r2, r6, sl
 800d7c4:	4593      	cmp	fp, r2
 800d7c6:	ddb4      	ble.n	800d732 <_dtoa_r+0xaf2>
 800d7c8:	9902      	ldr	r1, [sp, #8]
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	220a      	movs	r2, #10
 800d7ce:	4648      	mov	r0, r9
 800d7d0:	f000 f8b2 	bl	800d938 <__multadd>
 800d7d4:	9002      	str	r0, [sp, #8]
 800d7d6:	e7eb      	b.n	800d7b0 <_dtoa_r+0xb70>
 800d7d8:	0800eb40 	.word	0x0800eb40
 800d7dc:	0800eac4 	.word	0x0800eac4

0800d7e0 <_free_r>:
 800d7e0:	b538      	push	{r3, r4, r5, lr}
 800d7e2:	4605      	mov	r5, r0
 800d7e4:	2900      	cmp	r1, #0
 800d7e6:	d041      	beq.n	800d86c <_free_r+0x8c>
 800d7e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7ec:	1f0c      	subs	r4, r1, #4
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	bfb8      	it	lt
 800d7f2:	18e4      	addlt	r4, r4, r3
 800d7f4:	f7fe fb82 	bl	800befc <__malloc_lock>
 800d7f8:	4a1d      	ldr	r2, [pc, #116]	@ (800d870 <_free_r+0x90>)
 800d7fa:	6813      	ldr	r3, [r2, #0]
 800d7fc:	b933      	cbnz	r3, 800d80c <_free_r+0x2c>
 800d7fe:	6063      	str	r3, [r4, #4]
 800d800:	6014      	str	r4, [r2, #0]
 800d802:	4628      	mov	r0, r5
 800d804:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d808:	f7fe bb7e 	b.w	800bf08 <__malloc_unlock>
 800d80c:	42a3      	cmp	r3, r4
 800d80e:	d908      	bls.n	800d822 <_free_r+0x42>
 800d810:	6820      	ldr	r0, [r4, #0]
 800d812:	1821      	adds	r1, r4, r0
 800d814:	428b      	cmp	r3, r1
 800d816:	bf01      	itttt	eq
 800d818:	6819      	ldreq	r1, [r3, #0]
 800d81a:	685b      	ldreq	r3, [r3, #4]
 800d81c:	1809      	addeq	r1, r1, r0
 800d81e:	6021      	streq	r1, [r4, #0]
 800d820:	e7ed      	b.n	800d7fe <_free_r+0x1e>
 800d822:	461a      	mov	r2, r3
 800d824:	685b      	ldr	r3, [r3, #4]
 800d826:	b10b      	cbz	r3, 800d82c <_free_r+0x4c>
 800d828:	42a3      	cmp	r3, r4
 800d82a:	d9fa      	bls.n	800d822 <_free_r+0x42>
 800d82c:	6811      	ldr	r1, [r2, #0]
 800d82e:	1850      	adds	r0, r2, r1
 800d830:	42a0      	cmp	r0, r4
 800d832:	d10b      	bne.n	800d84c <_free_r+0x6c>
 800d834:	6820      	ldr	r0, [r4, #0]
 800d836:	4401      	add	r1, r0
 800d838:	1850      	adds	r0, r2, r1
 800d83a:	4283      	cmp	r3, r0
 800d83c:	6011      	str	r1, [r2, #0]
 800d83e:	d1e0      	bne.n	800d802 <_free_r+0x22>
 800d840:	6818      	ldr	r0, [r3, #0]
 800d842:	685b      	ldr	r3, [r3, #4]
 800d844:	6053      	str	r3, [r2, #4]
 800d846:	4408      	add	r0, r1
 800d848:	6010      	str	r0, [r2, #0]
 800d84a:	e7da      	b.n	800d802 <_free_r+0x22>
 800d84c:	d902      	bls.n	800d854 <_free_r+0x74>
 800d84e:	230c      	movs	r3, #12
 800d850:	602b      	str	r3, [r5, #0]
 800d852:	e7d6      	b.n	800d802 <_free_r+0x22>
 800d854:	6820      	ldr	r0, [r4, #0]
 800d856:	1821      	adds	r1, r4, r0
 800d858:	428b      	cmp	r3, r1
 800d85a:	bf04      	itt	eq
 800d85c:	6819      	ldreq	r1, [r3, #0]
 800d85e:	685b      	ldreq	r3, [r3, #4]
 800d860:	6063      	str	r3, [r4, #4]
 800d862:	bf04      	itt	eq
 800d864:	1809      	addeq	r1, r1, r0
 800d866:	6021      	streq	r1, [r4, #0]
 800d868:	6054      	str	r4, [r2, #4]
 800d86a:	e7ca      	b.n	800d802 <_free_r+0x22>
 800d86c:	bd38      	pop	{r3, r4, r5, pc}
 800d86e:	bf00      	nop
 800d870:	20000c94 	.word	0x20000c94

0800d874 <_Balloc>:
 800d874:	b570      	push	{r4, r5, r6, lr}
 800d876:	69c6      	ldr	r6, [r0, #28]
 800d878:	4604      	mov	r4, r0
 800d87a:	460d      	mov	r5, r1
 800d87c:	b976      	cbnz	r6, 800d89c <_Balloc+0x28>
 800d87e:	2010      	movs	r0, #16
 800d880:	f7fe fa8a 	bl	800bd98 <malloc>
 800d884:	4602      	mov	r2, r0
 800d886:	61e0      	str	r0, [r4, #28]
 800d888:	b920      	cbnz	r0, 800d894 <_Balloc+0x20>
 800d88a:	4b18      	ldr	r3, [pc, #96]	@ (800d8ec <_Balloc+0x78>)
 800d88c:	4818      	ldr	r0, [pc, #96]	@ (800d8f0 <_Balloc+0x7c>)
 800d88e:	216b      	movs	r1, #107	@ 0x6b
 800d890:	f000 fd96 	bl	800e3c0 <__assert_func>
 800d894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d898:	6006      	str	r6, [r0, #0]
 800d89a:	60c6      	str	r6, [r0, #12]
 800d89c:	69e6      	ldr	r6, [r4, #28]
 800d89e:	68f3      	ldr	r3, [r6, #12]
 800d8a0:	b183      	cbz	r3, 800d8c4 <_Balloc+0x50>
 800d8a2:	69e3      	ldr	r3, [r4, #28]
 800d8a4:	68db      	ldr	r3, [r3, #12]
 800d8a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d8aa:	b9b8      	cbnz	r0, 800d8dc <_Balloc+0x68>
 800d8ac:	2101      	movs	r1, #1
 800d8ae:	fa01 f605 	lsl.w	r6, r1, r5
 800d8b2:	1d72      	adds	r2, r6, #5
 800d8b4:	0092      	lsls	r2, r2, #2
 800d8b6:	4620      	mov	r0, r4
 800d8b8:	f000 fda0 	bl	800e3fc <_calloc_r>
 800d8bc:	b160      	cbz	r0, 800d8d8 <_Balloc+0x64>
 800d8be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d8c2:	e00e      	b.n	800d8e2 <_Balloc+0x6e>
 800d8c4:	2221      	movs	r2, #33	@ 0x21
 800d8c6:	2104      	movs	r1, #4
 800d8c8:	4620      	mov	r0, r4
 800d8ca:	f000 fd97 	bl	800e3fc <_calloc_r>
 800d8ce:	69e3      	ldr	r3, [r4, #28]
 800d8d0:	60f0      	str	r0, [r6, #12]
 800d8d2:	68db      	ldr	r3, [r3, #12]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d1e4      	bne.n	800d8a2 <_Balloc+0x2e>
 800d8d8:	2000      	movs	r0, #0
 800d8da:	bd70      	pop	{r4, r5, r6, pc}
 800d8dc:	6802      	ldr	r2, [r0, #0]
 800d8de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d8e8:	e7f7      	b.n	800d8da <_Balloc+0x66>
 800d8ea:	bf00      	nop
 800d8ec:	0800ead1 	.word	0x0800ead1
 800d8f0:	0800eb51 	.word	0x0800eb51

0800d8f4 <_Bfree>:
 800d8f4:	b570      	push	{r4, r5, r6, lr}
 800d8f6:	69c6      	ldr	r6, [r0, #28]
 800d8f8:	4605      	mov	r5, r0
 800d8fa:	460c      	mov	r4, r1
 800d8fc:	b976      	cbnz	r6, 800d91c <_Bfree+0x28>
 800d8fe:	2010      	movs	r0, #16
 800d900:	f7fe fa4a 	bl	800bd98 <malloc>
 800d904:	4602      	mov	r2, r0
 800d906:	61e8      	str	r0, [r5, #28]
 800d908:	b920      	cbnz	r0, 800d914 <_Bfree+0x20>
 800d90a:	4b09      	ldr	r3, [pc, #36]	@ (800d930 <_Bfree+0x3c>)
 800d90c:	4809      	ldr	r0, [pc, #36]	@ (800d934 <_Bfree+0x40>)
 800d90e:	218f      	movs	r1, #143	@ 0x8f
 800d910:	f000 fd56 	bl	800e3c0 <__assert_func>
 800d914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d918:	6006      	str	r6, [r0, #0]
 800d91a:	60c6      	str	r6, [r0, #12]
 800d91c:	b13c      	cbz	r4, 800d92e <_Bfree+0x3a>
 800d91e:	69eb      	ldr	r3, [r5, #28]
 800d920:	6862      	ldr	r2, [r4, #4]
 800d922:	68db      	ldr	r3, [r3, #12]
 800d924:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d928:	6021      	str	r1, [r4, #0]
 800d92a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d92e:	bd70      	pop	{r4, r5, r6, pc}
 800d930:	0800ead1 	.word	0x0800ead1
 800d934:	0800eb51 	.word	0x0800eb51

0800d938 <__multadd>:
 800d938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d93c:	690d      	ldr	r5, [r1, #16]
 800d93e:	4607      	mov	r7, r0
 800d940:	460c      	mov	r4, r1
 800d942:	461e      	mov	r6, r3
 800d944:	f101 0c14 	add.w	ip, r1, #20
 800d948:	2000      	movs	r0, #0
 800d94a:	f8dc 3000 	ldr.w	r3, [ip]
 800d94e:	b299      	uxth	r1, r3
 800d950:	fb02 6101 	mla	r1, r2, r1, r6
 800d954:	0c1e      	lsrs	r6, r3, #16
 800d956:	0c0b      	lsrs	r3, r1, #16
 800d958:	fb02 3306 	mla	r3, r2, r6, r3
 800d95c:	b289      	uxth	r1, r1
 800d95e:	3001      	adds	r0, #1
 800d960:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d964:	4285      	cmp	r5, r0
 800d966:	f84c 1b04 	str.w	r1, [ip], #4
 800d96a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d96e:	dcec      	bgt.n	800d94a <__multadd+0x12>
 800d970:	b30e      	cbz	r6, 800d9b6 <__multadd+0x7e>
 800d972:	68a3      	ldr	r3, [r4, #8]
 800d974:	42ab      	cmp	r3, r5
 800d976:	dc19      	bgt.n	800d9ac <__multadd+0x74>
 800d978:	6861      	ldr	r1, [r4, #4]
 800d97a:	4638      	mov	r0, r7
 800d97c:	3101      	adds	r1, #1
 800d97e:	f7ff ff79 	bl	800d874 <_Balloc>
 800d982:	4680      	mov	r8, r0
 800d984:	b928      	cbnz	r0, 800d992 <__multadd+0x5a>
 800d986:	4602      	mov	r2, r0
 800d988:	4b0c      	ldr	r3, [pc, #48]	@ (800d9bc <__multadd+0x84>)
 800d98a:	480d      	ldr	r0, [pc, #52]	@ (800d9c0 <__multadd+0x88>)
 800d98c:	21ba      	movs	r1, #186	@ 0xba
 800d98e:	f000 fd17 	bl	800e3c0 <__assert_func>
 800d992:	6922      	ldr	r2, [r4, #16]
 800d994:	3202      	adds	r2, #2
 800d996:	f104 010c 	add.w	r1, r4, #12
 800d99a:	0092      	lsls	r2, r2, #2
 800d99c:	300c      	adds	r0, #12
 800d99e:	f000 fd01 	bl	800e3a4 <memcpy>
 800d9a2:	4621      	mov	r1, r4
 800d9a4:	4638      	mov	r0, r7
 800d9a6:	f7ff ffa5 	bl	800d8f4 <_Bfree>
 800d9aa:	4644      	mov	r4, r8
 800d9ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d9b0:	3501      	adds	r5, #1
 800d9b2:	615e      	str	r6, [r3, #20]
 800d9b4:	6125      	str	r5, [r4, #16]
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9bc:	0800eb40 	.word	0x0800eb40
 800d9c0:	0800eb51 	.word	0x0800eb51

0800d9c4 <__hi0bits>:
 800d9c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	bf36      	itet	cc
 800d9cc:	0403      	lslcc	r3, r0, #16
 800d9ce:	2000      	movcs	r0, #0
 800d9d0:	2010      	movcc	r0, #16
 800d9d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d9d6:	bf3c      	itt	cc
 800d9d8:	021b      	lslcc	r3, r3, #8
 800d9da:	3008      	addcc	r0, #8
 800d9dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d9e0:	bf3c      	itt	cc
 800d9e2:	011b      	lslcc	r3, r3, #4
 800d9e4:	3004      	addcc	r0, #4
 800d9e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9ea:	bf3c      	itt	cc
 800d9ec:	009b      	lslcc	r3, r3, #2
 800d9ee:	3002      	addcc	r0, #2
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	db05      	blt.n	800da00 <__hi0bits+0x3c>
 800d9f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d9f8:	f100 0001 	add.w	r0, r0, #1
 800d9fc:	bf08      	it	eq
 800d9fe:	2020      	moveq	r0, #32
 800da00:	4770      	bx	lr

0800da02 <__lo0bits>:
 800da02:	6803      	ldr	r3, [r0, #0]
 800da04:	4602      	mov	r2, r0
 800da06:	f013 0007 	ands.w	r0, r3, #7
 800da0a:	d00b      	beq.n	800da24 <__lo0bits+0x22>
 800da0c:	07d9      	lsls	r1, r3, #31
 800da0e:	d421      	bmi.n	800da54 <__lo0bits+0x52>
 800da10:	0798      	lsls	r0, r3, #30
 800da12:	bf49      	itett	mi
 800da14:	085b      	lsrmi	r3, r3, #1
 800da16:	089b      	lsrpl	r3, r3, #2
 800da18:	2001      	movmi	r0, #1
 800da1a:	6013      	strmi	r3, [r2, #0]
 800da1c:	bf5c      	itt	pl
 800da1e:	6013      	strpl	r3, [r2, #0]
 800da20:	2002      	movpl	r0, #2
 800da22:	4770      	bx	lr
 800da24:	b299      	uxth	r1, r3
 800da26:	b909      	cbnz	r1, 800da2c <__lo0bits+0x2a>
 800da28:	0c1b      	lsrs	r3, r3, #16
 800da2a:	2010      	movs	r0, #16
 800da2c:	b2d9      	uxtb	r1, r3
 800da2e:	b909      	cbnz	r1, 800da34 <__lo0bits+0x32>
 800da30:	3008      	adds	r0, #8
 800da32:	0a1b      	lsrs	r3, r3, #8
 800da34:	0719      	lsls	r1, r3, #28
 800da36:	bf04      	itt	eq
 800da38:	091b      	lsreq	r3, r3, #4
 800da3a:	3004      	addeq	r0, #4
 800da3c:	0799      	lsls	r1, r3, #30
 800da3e:	bf04      	itt	eq
 800da40:	089b      	lsreq	r3, r3, #2
 800da42:	3002      	addeq	r0, #2
 800da44:	07d9      	lsls	r1, r3, #31
 800da46:	d403      	bmi.n	800da50 <__lo0bits+0x4e>
 800da48:	085b      	lsrs	r3, r3, #1
 800da4a:	f100 0001 	add.w	r0, r0, #1
 800da4e:	d003      	beq.n	800da58 <__lo0bits+0x56>
 800da50:	6013      	str	r3, [r2, #0]
 800da52:	4770      	bx	lr
 800da54:	2000      	movs	r0, #0
 800da56:	4770      	bx	lr
 800da58:	2020      	movs	r0, #32
 800da5a:	4770      	bx	lr

0800da5c <__i2b>:
 800da5c:	b510      	push	{r4, lr}
 800da5e:	460c      	mov	r4, r1
 800da60:	2101      	movs	r1, #1
 800da62:	f7ff ff07 	bl	800d874 <_Balloc>
 800da66:	4602      	mov	r2, r0
 800da68:	b928      	cbnz	r0, 800da76 <__i2b+0x1a>
 800da6a:	4b05      	ldr	r3, [pc, #20]	@ (800da80 <__i2b+0x24>)
 800da6c:	4805      	ldr	r0, [pc, #20]	@ (800da84 <__i2b+0x28>)
 800da6e:	f240 1145 	movw	r1, #325	@ 0x145
 800da72:	f000 fca5 	bl	800e3c0 <__assert_func>
 800da76:	2301      	movs	r3, #1
 800da78:	6144      	str	r4, [r0, #20]
 800da7a:	6103      	str	r3, [r0, #16]
 800da7c:	bd10      	pop	{r4, pc}
 800da7e:	bf00      	nop
 800da80:	0800eb40 	.word	0x0800eb40
 800da84:	0800eb51 	.word	0x0800eb51

0800da88 <__multiply>:
 800da88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da8c:	4617      	mov	r7, r2
 800da8e:	690a      	ldr	r2, [r1, #16]
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	429a      	cmp	r2, r3
 800da94:	bfa8      	it	ge
 800da96:	463b      	movge	r3, r7
 800da98:	4689      	mov	r9, r1
 800da9a:	bfa4      	itt	ge
 800da9c:	460f      	movge	r7, r1
 800da9e:	4699      	movge	r9, r3
 800daa0:	693d      	ldr	r5, [r7, #16]
 800daa2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800daa6:	68bb      	ldr	r3, [r7, #8]
 800daa8:	6879      	ldr	r1, [r7, #4]
 800daaa:	eb05 060a 	add.w	r6, r5, sl
 800daae:	42b3      	cmp	r3, r6
 800dab0:	b085      	sub	sp, #20
 800dab2:	bfb8      	it	lt
 800dab4:	3101      	addlt	r1, #1
 800dab6:	f7ff fedd 	bl	800d874 <_Balloc>
 800daba:	b930      	cbnz	r0, 800daca <__multiply+0x42>
 800dabc:	4602      	mov	r2, r0
 800dabe:	4b41      	ldr	r3, [pc, #260]	@ (800dbc4 <__multiply+0x13c>)
 800dac0:	4841      	ldr	r0, [pc, #260]	@ (800dbc8 <__multiply+0x140>)
 800dac2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dac6:	f000 fc7b 	bl	800e3c0 <__assert_func>
 800daca:	f100 0414 	add.w	r4, r0, #20
 800dace:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dad2:	4623      	mov	r3, r4
 800dad4:	2200      	movs	r2, #0
 800dad6:	4573      	cmp	r3, lr
 800dad8:	d320      	bcc.n	800db1c <__multiply+0x94>
 800dada:	f107 0814 	add.w	r8, r7, #20
 800dade:	f109 0114 	add.w	r1, r9, #20
 800dae2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dae6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800daea:	9302      	str	r3, [sp, #8]
 800daec:	1beb      	subs	r3, r5, r7
 800daee:	3b15      	subs	r3, #21
 800daf0:	f023 0303 	bic.w	r3, r3, #3
 800daf4:	3304      	adds	r3, #4
 800daf6:	3715      	adds	r7, #21
 800daf8:	42bd      	cmp	r5, r7
 800dafa:	bf38      	it	cc
 800dafc:	2304      	movcc	r3, #4
 800dafe:	9301      	str	r3, [sp, #4]
 800db00:	9b02      	ldr	r3, [sp, #8]
 800db02:	9103      	str	r1, [sp, #12]
 800db04:	428b      	cmp	r3, r1
 800db06:	d80c      	bhi.n	800db22 <__multiply+0x9a>
 800db08:	2e00      	cmp	r6, #0
 800db0a:	dd03      	ble.n	800db14 <__multiply+0x8c>
 800db0c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800db10:	2b00      	cmp	r3, #0
 800db12:	d055      	beq.n	800dbc0 <__multiply+0x138>
 800db14:	6106      	str	r6, [r0, #16]
 800db16:	b005      	add	sp, #20
 800db18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db1c:	f843 2b04 	str.w	r2, [r3], #4
 800db20:	e7d9      	b.n	800dad6 <__multiply+0x4e>
 800db22:	f8b1 a000 	ldrh.w	sl, [r1]
 800db26:	f1ba 0f00 	cmp.w	sl, #0
 800db2a:	d01f      	beq.n	800db6c <__multiply+0xe4>
 800db2c:	46c4      	mov	ip, r8
 800db2e:	46a1      	mov	r9, r4
 800db30:	2700      	movs	r7, #0
 800db32:	f85c 2b04 	ldr.w	r2, [ip], #4
 800db36:	f8d9 3000 	ldr.w	r3, [r9]
 800db3a:	fa1f fb82 	uxth.w	fp, r2
 800db3e:	b29b      	uxth	r3, r3
 800db40:	fb0a 330b 	mla	r3, sl, fp, r3
 800db44:	443b      	add	r3, r7
 800db46:	f8d9 7000 	ldr.w	r7, [r9]
 800db4a:	0c12      	lsrs	r2, r2, #16
 800db4c:	0c3f      	lsrs	r7, r7, #16
 800db4e:	fb0a 7202 	mla	r2, sl, r2, r7
 800db52:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800db56:	b29b      	uxth	r3, r3
 800db58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db5c:	4565      	cmp	r5, ip
 800db5e:	f849 3b04 	str.w	r3, [r9], #4
 800db62:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800db66:	d8e4      	bhi.n	800db32 <__multiply+0xaa>
 800db68:	9b01      	ldr	r3, [sp, #4]
 800db6a:	50e7      	str	r7, [r4, r3]
 800db6c:	9b03      	ldr	r3, [sp, #12]
 800db6e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800db72:	3104      	adds	r1, #4
 800db74:	f1b9 0f00 	cmp.w	r9, #0
 800db78:	d020      	beq.n	800dbbc <__multiply+0x134>
 800db7a:	6823      	ldr	r3, [r4, #0]
 800db7c:	4647      	mov	r7, r8
 800db7e:	46a4      	mov	ip, r4
 800db80:	f04f 0a00 	mov.w	sl, #0
 800db84:	f8b7 b000 	ldrh.w	fp, [r7]
 800db88:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800db8c:	fb09 220b 	mla	r2, r9, fp, r2
 800db90:	4452      	add	r2, sl
 800db92:	b29b      	uxth	r3, r3
 800db94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db98:	f84c 3b04 	str.w	r3, [ip], #4
 800db9c:	f857 3b04 	ldr.w	r3, [r7], #4
 800dba0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dba4:	f8bc 3000 	ldrh.w	r3, [ip]
 800dba8:	fb09 330a 	mla	r3, r9, sl, r3
 800dbac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dbb0:	42bd      	cmp	r5, r7
 800dbb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dbb6:	d8e5      	bhi.n	800db84 <__multiply+0xfc>
 800dbb8:	9a01      	ldr	r2, [sp, #4]
 800dbba:	50a3      	str	r3, [r4, r2]
 800dbbc:	3404      	adds	r4, #4
 800dbbe:	e79f      	b.n	800db00 <__multiply+0x78>
 800dbc0:	3e01      	subs	r6, #1
 800dbc2:	e7a1      	b.n	800db08 <__multiply+0x80>
 800dbc4:	0800eb40 	.word	0x0800eb40
 800dbc8:	0800eb51 	.word	0x0800eb51

0800dbcc <__pow5mult>:
 800dbcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbd0:	4615      	mov	r5, r2
 800dbd2:	f012 0203 	ands.w	r2, r2, #3
 800dbd6:	4607      	mov	r7, r0
 800dbd8:	460e      	mov	r6, r1
 800dbda:	d007      	beq.n	800dbec <__pow5mult+0x20>
 800dbdc:	4c25      	ldr	r4, [pc, #148]	@ (800dc74 <__pow5mult+0xa8>)
 800dbde:	3a01      	subs	r2, #1
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dbe6:	f7ff fea7 	bl	800d938 <__multadd>
 800dbea:	4606      	mov	r6, r0
 800dbec:	10ad      	asrs	r5, r5, #2
 800dbee:	d03d      	beq.n	800dc6c <__pow5mult+0xa0>
 800dbf0:	69fc      	ldr	r4, [r7, #28]
 800dbf2:	b97c      	cbnz	r4, 800dc14 <__pow5mult+0x48>
 800dbf4:	2010      	movs	r0, #16
 800dbf6:	f7fe f8cf 	bl	800bd98 <malloc>
 800dbfa:	4602      	mov	r2, r0
 800dbfc:	61f8      	str	r0, [r7, #28]
 800dbfe:	b928      	cbnz	r0, 800dc0c <__pow5mult+0x40>
 800dc00:	4b1d      	ldr	r3, [pc, #116]	@ (800dc78 <__pow5mult+0xac>)
 800dc02:	481e      	ldr	r0, [pc, #120]	@ (800dc7c <__pow5mult+0xb0>)
 800dc04:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dc08:	f000 fbda 	bl	800e3c0 <__assert_func>
 800dc0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc10:	6004      	str	r4, [r0, #0]
 800dc12:	60c4      	str	r4, [r0, #12]
 800dc14:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dc18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc1c:	b94c      	cbnz	r4, 800dc32 <__pow5mult+0x66>
 800dc1e:	f240 2171 	movw	r1, #625	@ 0x271
 800dc22:	4638      	mov	r0, r7
 800dc24:	f7ff ff1a 	bl	800da5c <__i2b>
 800dc28:	2300      	movs	r3, #0
 800dc2a:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc2e:	4604      	mov	r4, r0
 800dc30:	6003      	str	r3, [r0, #0]
 800dc32:	f04f 0900 	mov.w	r9, #0
 800dc36:	07eb      	lsls	r3, r5, #31
 800dc38:	d50a      	bpl.n	800dc50 <__pow5mult+0x84>
 800dc3a:	4631      	mov	r1, r6
 800dc3c:	4622      	mov	r2, r4
 800dc3e:	4638      	mov	r0, r7
 800dc40:	f7ff ff22 	bl	800da88 <__multiply>
 800dc44:	4631      	mov	r1, r6
 800dc46:	4680      	mov	r8, r0
 800dc48:	4638      	mov	r0, r7
 800dc4a:	f7ff fe53 	bl	800d8f4 <_Bfree>
 800dc4e:	4646      	mov	r6, r8
 800dc50:	106d      	asrs	r5, r5, #1
 800dc52:	d00b      	beq.n	800dc6c <__pow5mult+0xa0>
 800dc54:	6820      	ldr	r0, [r4, #0]
 800dc56:	b938      	cbnz	r0, 800dc68 <__pow5mult+0x9c>
 800dc58:	4622      	mov	r2, r4
 800dc5a:	4621      	mov	r1, r4
 800dc5c:	4638      	mov	r0, r7
 800dc5e:	f7ff ff13 	bl	800da88 <__multiply>
 800dc62:	6020      	str	r0, [r4, #0]
 800dc64:	f8c0 9000 	str.w	r9, [r0]
 800dc68:	4604      	mov	r4, r0
 800dc6a:	e7e4      	b.n	800dc36 <__pow5mult+0x6a>
 800dc6c:	4630      	mov	r0, r6
 800dc6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc72:	bf00      	nop
 800dc74:	0800ec04 	.word	0x0800ec04
 800dc78:	0800ead1 	.word	0x0800ead1
 800dc7c:	0800eb51 	.word	0x0800eb51

0800dc80 <__lshift>:
 800dc80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc84:	460c      	mov	r4, r1
 800dc86:	6849      	ldr	r1, [r1, #4]
 800dc88:	6923      	ldr	r3, [r4, #16]
 800dc8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dc8e:	68a3      	ldr	r3, [r4, #8]
 800dc90:	4607      	mov	r7, r0
 800dc92:	4691      	mov	r9, r2
 800dc94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dc98:	f108 0601 	add.w	r6, r8, #1
 800dc9c:	42b3      	cmp	r3, r6
 800dc9e:	db0b      	blt.n	800dcb8 <__lshift+0x38>
 800dca0:	4638      	mov	r0, r7
 800dca2:	f7ff fde7 	bl	800d874 <_Balloc>
 800dca6:	4605      	mov	r5, r0
 800dca8:	b948      	cbnz	r0, 800dcbe <__lshift+0x3e>
 800dcaa:	4602      	mov	r2, r0
 800dcac:	4b28      	ldr	r3, [pc, #160]	@ (800dd50 <__lshift+0xd0>)
 800dcae:	4829      	ldr	r0, [pc, #164]	@ (800dd54 <__lshift+0xd4>)
 800dcb0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dcb4:	f000 fb84 	bl	800e3c0 <__assert_func>
 800dcb8:	3101      	adds	r1, #1
 800dcba:	005b      	lsls	r3, r3, #1
 800dcbc:	e7ee      	b.n	800dc9c <__lshift+0x1c>
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	f100 0114 	add.w	r1, r0, #20
 800dcc4:	f100 0210 	add.w	r2, r0, #16
 800dcc8:	4618      	mov	r0, r3
 800dcca:	4553      	cmp	r3, sl
 800dccc:	db33      	blt.n	800dd36 <__lshift+0xb6>
 800dcce:	6920      	ldr	r0, [r4, #16]
 800dcd0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dcd4:	f104 0314 	add.w	r3, r4, #20
 800dcd8:	f019 091f 	ands.w	r9, r9, #31
 800dcdc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dce0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dce4:	d02b      	beq.n	800dd3e <__lshift+0xbe>
 800dce6:	f1c9 0e20 	rsb	lr, r9, #32
 800dcea:	468a      	mov	sl, r1
 800dcec:	2200      	movs	r2, #0
 800dcee:	6818      	ldr	r0, [r3, #0]
 800dcf0:	fa00 f009 	lsl.w	r0, r0, r9
 800dcf4:	4310      	orrs	r0, r2
 800dcf6:	f84a 0b04 	str.w	r0, [sl], #4
 800dcfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800dcfe:	459c      	cmp	ip, r3
 800dd00:	fa22 f20e 	lsr.w	r2, r2, lr
 800dd04:	d8f3      	bhi.n	800dcee <__lshift+0x6e>
 800dd06:	ebac 0304 	sub.w	r3, ip, r4
 800dd0a:	3b15      	subs	r3, #21
 800dd0c:	f023 0303 	bic.w	r3, r3, #3
 800dd10:	3304      	adds	r3, #4
 800dd12:	f104 0015 	add.w	r0, r4, #21
 800dd16:	4560      	cmp	r0, ip
 800dd18:	bf88      	it	hi
 800dd1a:	2304      	movhi	r3, #4
 800dd1c:	50ca      	str	r2, [r1, r3]
 800dd1e:	b10a      	cbz	r2, 800dd24 <__lshift+0xa4>
 800dd20:	f108 0602 	add.w	r6, r8, #2
 800dd24:	3e01      	subs	r6, #1
 800dd26:	4638      	mov	r0, r7
 800dd28:	612e      	str	r6, [r5, #16]
 800dd2a:	4621      	mov	r1, r4
 800dd2c:	f7ff fde2 	bl	800d8f4 <_Bfree>
 800dd30:	4628      	mov	r0, r5
 800dd32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd36:	f842 0f04 	str.w	r0, [r2, #4]!
 800dd3a:	3301      	adds	r3, #1
 800dd3c:	e7c5      	b.n	800dcca <__lshift+0x4a>
 800dd3e:	3904      	subs	r1, #4
 800dd40:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd44:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd48:	459c      	cmp	ip, r3
 800dd4a:	d8f9      	bhi.n	800dd40 <__lshift+0xc0>
 800dd4c:	e7ea      	b.n	800dd24 <__lshift+0xa4>
 800dd4e:	bf00      	nop
 800dd50:	0800eb40 	.word	0x0800eb40
 800dd54:	0800eb51 	.word	0x0800eb51

0800dd58 <__mcmp>:
 800dd58:	690a      	ldr	r2, [r1, #16]
 800dd5a:	4603      	mov	r3, r0
 800dd5c:	6900      	ldr	r0, [r0, #16]
 800dd5e:	1a80      	subs	r0, r0, r2
 800dd60:	b530      	push	{r4, r5, lr}
 800dd62:	d10e      	bne.n	800dd82 <__mcmp+0x2a>
 800dd64:	3314      	adds	r3, #20
 800dd66:	3114      	adds	r1, #20
 800dd68:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dd6c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dd70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dd74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dd78:	4295      	cmp	r5, r2
 800dd7a:	d003      	beq.n	800dd84 <__mcmp+0x2c>
 800dd7c:	d205      	bcs.n	800dd8a <__mcmp+0x32>
 800dd7e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd82:	bd30      	pop	{r4, r5, pc}
 800dd84:	42a3      	cmp	r3, r4
 800dd86:	d3f3      	bcc.n	800dd70 <__mcmp+0x18>
 800dd88:	e7fb      	b.n	800dd82 <__mcmp+0x2a>
 800dd8a:	2001      	movs	r0, #1
 800dd8c:	e7f9      	b.n	800dd82 <__mcmp+0x2a>
	...

0800dd90 <__mdiff>:
 800dd90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd94:	4689      	mov	r9, r1
 800dd96:	4606      	mov	r6, r0
 800dd98:	4611      	mov	r1, r2
 800dd9a:	4648      	mov	r0, r9
 800dd9c:	4614      	mov	r4, r2
 800dd9e:	f7ff ffdb 	bl	800dd58 <__mcmp>
 800dda2:	1e05      	subs	r5, r0, #0
 800dda4:	d112      	bne.n	800ddcc <__mdiff+0x3c>
 800dda6:	4629      	mov	r1, r5
 800dda8:	4630      	mov	r0, r6
 800ddaa:	f7ff fd63 	bl	800d874 <_Balloc>
 800ddae:	4602      	mov	r2, r0
 800ddb0:	b928      	cbnz	r0, 800ddbe <__mdiff+0x2e>
 800ddb2:	4b3f      	ldr	r3, [pc, #252]	@ (800deb0 <__mdiff+0x120>)
 800ddb4:	f240 2137 	movw	r1, #567	@ 0x237
 800ddb8:	483e      	ldr	r0, [pc, #248]	@ (800deb4 <__mdiff+0x124>)
 800ddba:	f000 fb01 	bl	800e3c0 <__assert_func>
 800ddbe:	2301      	movs	r3, #1
 800ddc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ddc4:	4610      	mov	r0, r2
 800ddc6:	b003      	add	sp, #12
 800ddc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddcc:	bfbc      	itt	lt
 800ddce:	464b      	movlt	r3, r9
 800ddd0:	46a1      	movlt	r9, r4
 800ddd2:	4630      	mov	r0, r6
 800ddd4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ddd8:	bfba      	itte	lt
 800ddda:	461c      	movlt	r4, r3
 800dddc:	2501      	movlt	r5, #1
 800ddde:	2500      	movge	r5, #0
 800dde0:	f7ff fd48 	bl	800d874 <_Balloc>
 800dde4:	4602      	mov	r2, r0
 800dde6:	b918      	cbnz	r0, 800ddf0 <__mdiff+0x60>
 800dde8:	4b31      	ldr	r3, [pc, #196]	@ (800deb0 <__mdiff+0x120>)
 800ddea:	f240 2145 	movw	r1, #581	@ 0x245
 800ddee:	e7e3      	b.n	800ddb8 <__mdiff+0x28>
 800ddf0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ddf4:	6926      	ldr	r6, [r4, #16]
 800ddf6:	60c5      	str	r5, [r0, #12]
 800ddf8:	f109 0310 	add.w	r3, r9, #16
 800ddfc:	f109 0514 	add.w	r5, r9, #20
 800de00:	f104 0e14 	add.w	lr, r4, #20
 800de04:	f100 0b14 	add.w	fp, r0, #20
 800de08:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800de0c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800de10:	9301      	str	r3, [sp, #4]
 800de12:	46d9      	mov	r9, fp
 800de14:	f04f 0c00 	mov.w	ip, #0
 800de18:	9b01      	ldr	r3, [sp, #4]
 800de1a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800de1e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800de22:	9301      	str	r3, [sp, #4]
 800de24:	fa1f f38a 	uxth.w	r3, sl
 800de28:	4619      	mov	r1, r3
 800de2a:	b283      	uxth	r3, r0
 800de2c:	1acb      	subs	r3, r1, r3
 800de2e:	0c00      	lsrs	r0, r0, #16
 800de30:	4463      	add	r3, ip
 800de32:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800de36:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800de3a:	b29b      	uxth	r3, r3
 800de3c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800de40:	4576      	cmp	r6, lr
 800de42:	f849 3b04 	str.w	r3, [r9], #4
 800de46:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800de4a:	d8e5      	bhi.n	800de18 <__mdiff+0x88>
 800de4c:	1b33      	subs	r3, r6, r4
 800de4e:	3b15      	subs	r3, #21
 800de50:	f023 0303 	bic.w	r3, r3, #3
 800de54:	3415      	adds	r4, #21
 800de56:	3304      	adds	r3, #4
 800de58:	42a6      	cmp	r6, r4
 800de5a:	bf38      	it	cc
 800de5c:	2304      	movcc	r3, #4
 800de5e:	441d      	add	r5, r3
 800de60:	445b      	add	r3, fp
 800de62:	461e      	mov	r6, r3
 800de64:	462c      	mov	r4, r5
 800de66:	4544      	cmp	r4, r8
 800de68:	d30e      	bcc.n	800de88 <__mdiff+0xf8>
 800de6a:	f108 0103 	add.w	r1, r8, #3
 800de6e:	1b49      	subs	r1, r1, r5
 800de70:	f021 0103 	bic.w	r1, r1, #3
 800de74:	3d03      	subs	r5, #3
 800de76:	45a8      	cmp	r8, r5
 800de78:	bf38      	it	cc
 800de7a:	2100      	movcc	r1, #0
 800de7c:	440b      	add	r3, r1
 800de7e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800de82:	b191      	cbz	r1, 800deaa <__mdiff+0x11a>
 800de84:	6117      	str	r7, [r2, #16]
 800de86:	e79d      	b.n	800ddc4 <__mdiff+0x34>
 800de88:	f854 1b04 	ldr.w	r1, [r4], #4
 800de8c:	46e6      	mov	lr, ip
 800de8e:	0c08      	lsrs	r0, r1, #16
 800de90:	fa1c fc81 	uxtah	ip, ip, r1
 800de94:	4471      	add	r1, lr
 800de96:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800de9a:	b289      	uxth	r1, r1
 800de9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dea0:	f846 1b04 	str.w	r1, [r6], #4
 800dea4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dea8:	e7dd      	b.n	800de66 <__mdiff+0xd6>
 800deaa:	3f01      	subs	r7, #1
 800deac:	e7e7      	b.n	800de7e <__mdiff+0xee>
 800deae:	bf00      	nop
 800deb0:	0800eb40 	.word	0x0800eb40
 800deb4:	0800eb51 	.word	0x0800eb51

0800deb8 <__d2b>:
 800deb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800debc:	460f      	mov	r7, r1
 800debe:	2101      	movs	r1, #1
 800dec0:	ec59 8b10 	vmov	r8, r9, d0
 800dec4:	4616      	mov	r6, r2
 800dec6:	f7ff fcd5 	bl	800d874 <_Balloc>
 800deca:	4604      	mov	r4, r0
 800decc:	b930      	cbnz	r0, 800dedc <__d2b+0x24>
 800dece:	4602      	mov	r2, r0
 800ded0:	4b23      	ldr	r3, [pc, #140]	@ (800df60 <__d2b+0xa8>)
 800ded2:	4824      	ldr	r0, [pc, #144]	@ (800df64 <__d2b+0xac>)
 800ded4:	f240 310f 	movw	r1, #783	@ 0x30f
 800ded8:	f000 fa72 	bl	800e3c0 <__assert_func>
 800dedc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dee0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dee4:	b10d      	cbz	r5, 800deea <__d2b+0x32>
 800dee6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800deea:	9301      	str	r3, [sp, #4]
 800deec:	f1b8 0300 	subs.w	r3, r8, #0
 800def0:	d023      	beq.n	800df3a <__d2b+0x82>
 800def2:	4668      	mov	r0, sp
 800def4:	9300      	str	r3, [sp, #0]
 800def6:	f7ff fd84 	bl	800da02 <__lo0bits>
 800defa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800defe:	b1d0      	cbz	r0, 800df36 <__d2b+0x7e>
 800df00:	f1c0 0320 	rsb	r3, r0, #32
 800df04:	fa02 f303 	lsl.w	r3, r2, r3
 800df08:	430b      	orrs	r3, r1
 800df0a:	40c2      	lsrs	r2, r0
 800df0c:	6163      	str	r3, [r4, #20]
 800df0e:	9201      	str	r2, [sp, #4]
 800df10:	9b01      	ldr	r3, [sp, #4]
 800df12:	61a3      	str	r3, [r4, #24]
 800df14:	2b00      	cmp	r3, #0
 800df16:	bf0c      	ite	eq
 800df18:	2201      	moveq	r2, #1
 800df1a:	2202      	movne	r2, #2
 800df1c:	6122      	str	r2, [r4, #16]
 800df1e:	b1a5      	cbz	r5, 800df4a <__d2b+0x92>
 800df20:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800df24:	4405      	add	r5, r0
 800df26:	603d      	str	r5, [r7, #0]
 800df28:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800df2c:	6030      	str	r0, [r6, #0]
 800df2e:	4620      	mov	r0, r4
 800df30:	b003      	add	sp, #12
 800df32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df36:	6161      	str	r1, [r4, #20]
 800df38:	e7ea      	b.n	800df10 <__d2b+0x58>
 800df3a:	a801      	add	r0, sp, #4
 800df3c:	f7ff fd61 	bl	800da02 <__lo0bits>
 800df40:	9b01      	ldr	r3, [sp, #4]
 800df42:	6163      	str	r3, [r4, #20]
 800df44:	3020      	adds	r0, #32
 800df46:	2201      	movs	r2, #1
 800df48:	e7e8      	b.n	800df1c <__d2b+0x64>
 800df4a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800df4e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800df52:	6038      	str	r0, [r7, #0]
 800df54:	6918      	ldr	r0, [r3, #16]
 800df56:	f7ff fd35 	bl	800d9c4 <__hi0bits>
 800df5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df5e:	e7e5      	b.n	800df2c <__d2b+0x74>
 800df60:	0800eb40 	.word	0x0800eb40
 800df64:	0800eb51 	.word	0x0800eb51

0800df68 <__ssputs_r>:
 800df68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df6c:	688e      	ldr	r6, [r1, #8]
 800df6e:	461f      	mov	r7, r3
 800df70:	42be      	cmp	r6, r7
 800df72:	680b      	ldr	r3, [r1, #0]
 800df74:	4682      	mov	sl, r0
 800df76:	460c      	mov	r4, r1
 800df78:	4690      	mov	r8, r2
 800df7a:	d82d      	bhi.n	800dfd8 <__ssputs_r+0x70>
 800df7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800df80:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800df84:	d026      	beq.n	800dfd4 <__ssputs_r+0x6c>
 800df86:	6965      	ldr	r5, [r4, #20]
 800df88:	6909      	ldr	r1, [r1, #16]
 800df8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800df8e:	eba3 0901 	sub.w	r9, r3, r1
 800df92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800df96:	1c7b      	adds	r3, r7, #1
 800df98:	444b      	add	r3, r9
 800df9a:	106d      	asrs	r5, r5, #1
 800df9c:	429d      	cmp	r5, r3
 800df9e:	bf38      	it	cc
 800dfa0:	461d      	movcc	r5, r3
 800dfa2:	0553      	lsls	r3, r2, #21
 800dfa4:	d527      	bpl.n	800dff6 <__ssputs_r+0x8e>
 800dfa6:	4629      	mov	r1, r5
 800dfa8:	f7fd ff28 	bl	800bdfc <_malloc_r>
 800dfac:	4606      	mov	r6, r0
 800dfae:	b360      	cbz	r0, 800e00a <__ssputs_r+0xa2>
 800dfb0:	6921      	ldr	r1, [r4, #16]
 800dfb2:	464a      	mov	r2, r9
 800dfb4:	f000 f9f6 	bl	800e3a4 <memcpy>
 800dfb8:	89a3      	ldrh	r3, [r4, #12]
 800dfba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dfbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfc2:	81a3      	strh	r3, [r4, #12]
 800dfc4:	6126      	str	r6, [r4, #16]
 800dfc6:	6165      	str	r5, [r4, #20]
 800dfc8:	444e      	add	r6, r9
 800dfca:	eba5 0509 	sub.w	r5, r5, r9
 800dfce:	6026      	str	r6, [r4, #0]
 800dfd0:	60a5      	str	r5, [r4, #8]
 800dfd2:	463e      	mov	r6, r7
 800dfd4:	42be      	cmp	r6, r7
 800dfd6:	d900      	bls.n	800dfda <__ssputs_r+0x72>
 800dfd8:	463e      	mov	r6, r7
 800dfda:	6820      	ldr	r0, [r4, #0]
 800dfdc:	4632      	mov	r2, r6
 800dfde:	4641      	mov	r1, r8
 800dfe0:	f000 f9c6 	bl	800e370 <memmove>
 800dfe4:	68a3      	ldr	r3, [r4, #8]
 800dfe6:	1b9b      	subs	r3, r3, r6
 800dfe8:	60a3      	str	r3, [r4, #8]
 800dfea:	6823      	ldr	r3, [r4, #0]
 800dfec:	4433      	add	r3, r6
 800dfee:	6023      	str	r3, [r4, #0]
 800dff0:	2000      	movs	r0, #0
 800dff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dff6:	462a      	mov	r2, r5
 800dff8:	f000 fa26 	bl	800e448 <_realloc_r>
 800dffc:	4606      	mov	r6, r0
 800dffe:	2800      	cmp	r0, #0
 800e000:	d1e0      	bne.n	800dfc4 <__ssputs_r+0x5c>
 800e002:	6921      	ldr	r1, [r4, #16]
 800e004:	4650      	mov	r0, sl
 800e006:	f7ff fbeb 	bl	800d7e0 <_free_r>
 800e00a:	230c      	movs	r3, #12
 800e00c:	f8ca 3000 	str.w	r3, [sl]
 800e010:	89a3      	ldrh	r3, [r4, #12]
 800e012:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e016:	81a3      	strh	r3, [r4, #12]
 800e018:	f04f 30ff 	mov.w	r0, #4294967295
 800e01c:	e7e9      	b.n	800dff2 <__ssputs_r+0x8a>
	...

0800e020 <_svfiprintf_r>:
 800e020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e024:	4698      	mov	r8, r3
 800e026:	898b      	ldrh	r3, [r1, #12]
 800e028:	061b      	lsls	r3, r3, #24
 800e02a:	b09d      	sub	sp, #116	@ 0x74
 800e02c:	4607      	mov	r7, r0
 800e02e:	460d      	mov	r5, r1
 800e030:	4614      	mov	r4, r2
 800e032:	d510      	bpl.n	800e056 <_svfiprintf_r+0x36>
 800e034:	690b      	ldr	r3, [r1, #16]
 800e036:	b973      	cbnz	r3, 800e056 <_svfiprintf_r+0x36>
 800e038:	2140      	movs	r1, #64	@ 0x40
 800e03a:	f7fd fedf 	bl	800bdfc <_malloc_r>
 800e03e:	6028      	str	r0, [r5, #0]
 800e040:	6128      	str	r0, [r5, #16]
 800e042:	b930      	cbnz	r0, 800e052 <_svfiprintf_r+0x32>
 800e044:	230c      	movs	r3, #12
 800e046:	603b      	str	r3, [r7, #0]
 800e048:	f04f 30ff 	mov.w	r0, #4294967295
 800e04c:	b01d      	add	sp, #116	@ 0x74
 800e04e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e052:	2340      	movs	r3, #64	@ 0x40
 800e054:	616b      	str	r3, [r5, #20]
 800e056:	2300      	movs	r3, #0
 800e058:	9309      	str	r3, [sp, #36]	@ 0x24
 800e05a:	2320      	movs	r3, #32
 800e05c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e060:	f8cd 800c 	str.w	r8, [sp, #12]
 800e064:	2330      	movs	r3, #48	@ 0x30
 800e066:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e204 <_svfiprintf_r+0x1e4>
 800e06a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e06e:	f04f 0901 	mov.w	r9, #1
 800e072:	4623      	mov	r3, r4
 800e074:	469a      	mov	sl, r3
 800e076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e07a:	b10a      	cbz	r2, 800e080 <_svfiprintf_r+0x60>
 800e07c:	2a25      	cmp	r2, #37	@ 0x25
 800e07e:	d1f9      	bne.n	800e074 <_svfiprintf_r+0x54>
 800e080:	ebba 0b04 	subs.w	fp, sl, r4
 800e084:	d00b      	beq.n	800e09e <_svfiprintf_r+0x7e>
 800e086:	465b      	mov	r3, fp
 800e088:	4622      	mov	r2, r4
 800e08a:	4629      	mov	r1, r5
 800e08c:	4638      	mov	r0, r7
 800e08e:	f7ff ff6b 	bl	800df68 <__ssputs_r>
 800e092:	3001      	adds	r0, #1
 800e094:	f000 80a7 	beq.w	800e1e6 <_svfiprintf_r+0x1c6>
 800e098:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e09a:	445a      	add	r2, fp
 800e09c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e09e:	f89a 3000 	ldrb.w	r3, [sl]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	f000 809f 	beq.w	800e1e6 <_svfiprintf_r+0x1c6>
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	f04f 32ff 	mov.w	r2, #4294967295
 800e0ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e0b2:	f10a 0a01 	add.w	sl, sl, #1
 800e0b6:	9304      	str	r3, [sp, #16]
 800e0b8:	9307      	str	r3, [sp, #28]
 800e0ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e0be:	931a      	str	r3, [sp, #104]	@ 0x68
 800e0c0:	4654      	mov	r4, sl
 800e0c2:	2205      	movs	r2, #5
 800e0c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0c8:	484e      	ldr	r0, [pc, #312]	@ (800e204 <_svfiprintf_r+0x1e4>)
 800e0ca:	f7f2 f889 	bl	80001e0 <memchr>
 800e0ce:	9a04      	ldr	r2, [sp, #16]
 800e0d0:	b9d8      	cbnz	r0, 800e10a <_svfiprintf_r+0xea>
 800e0d2:	06d0      	lsls	r0, r2, #27
 800e0d4:	bf44      	itt	mi
 800e0d6:	2320      	movmi	r3, #32
 800e0d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e0dc:	0711      	lsls	r1, r2, #28
 800e0de:	bf44      	itt	mi
 800e0e0:	232b      	movmi	r3, #43	@ 0x2b
 800e0e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e0e6:	f89a 3000 	ldrb.w	r3, [sl]
 800e0ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800e0ec:	d015      	beq.n	800e11a <_svfiprintf_r+0xfa>
 800e0ee:	9a07      	ldr	r2, [sp, #28]
 800e0f0:	4654      	mov	r4, sl
 800e0f2:	2000      	movs	r0, #0
 800e0f4:	f04f 0c0a 	mov.w	ip, #10
 800e0f8:	4621      	mov	r1, r4
 800e0fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0fe:	3b30      	subs	r3, #48	@ 0x30
 800e100:	2b09      	cmp	r3, #9
 800e102:	d94b      	bls.n	800e19c <_svfiprintf_r+0x17c>
 800e104:	b1b0      	cbz	r0, 800e134 <_svfiprintf_r+0x114>
 800e106:	9207      	str	r2, [sp, #28]
 800e108:	e014      	b.n	800e134 <_svfiprintf_r+0x114>
 800e10a:	eba0 0308 	sub.w	r3, r0, r8
 800e10e:	fa09 f303 	lsl.w	r3, r9, r3
 800e112:	4313      	orrs	r3, r2
 800e114:	9304      	str	r3, [sp, #16]
 800e116:	46a2      	mov	sl, r4
 800e118:	e7d2      	b.n	800e0c0 <_svfiprintf_r+0xa0>
 800e11a:	9b03      	ldr	r3, [sp, #12]
 800e11c:	1d19      	adds	r1, r3, #4
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	9103      	str	r1, [sp, #12]
 800e122:	2b00      	cmp	r3, #0
 800e124:	bfbb      	ittet	lt
 800e126:	425b      	neglt	r3, r3
 800e128:	f042 0202 	orrlt.w	r2, r2, #2
 800e12c:	9307      	strge	r3, [sp, #28]
 800e12e:	9307      	strlt	r3, [sp, #28]
 800e130:	bfb8      	it	lt
 800e132:	9204      	strlt	r2, [sp, #16]
 800e134:	7823      	ldrb	r3, [r4, #0]
 800e136:	2b2e      	cmp	r3, #46	@ 0x2e
 800e138:	d10a      	bne.n	800e150 <_svfiprintf_r+0x130>
 800e13a:	7863      	ldrb	r3, [r4, #1]
 800e13c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e13e:	d132      	bne.n	800e1a6 <_svfiprintf_r+0x186>
 800e140:	9b03      	ldr	r3, [sp, #12]
 800e142:	1d1a      	adds	r2, r3, #4
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	9203      	str	r2, [sp, #12]
 800e148:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e14c:	3402      	adds	r4, #2
 800e14e:	9305      	str	r3, [sp, #20]
 800e150:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e214 <_svfiprintf_r+0x1f4>
 800e154:	7821      	ldrb	r1, [r4, #0]
 800e156:	2203      	movs	r2, #3
 800e158:	4650      	mov	r0, sl
 800e15a:	f7f2 f841 	bl	80001e0 <memchr>
 800e15e:	b138      	cbz	r0, 800e170 <_svfiprintf_r+0x150>
 800e160:	9b04      	ldr	r3, [sp, #16]
 800e162:	eba0 000a 	sub.w	r0, r0, sl
 800e166:	2240      	movs	r2, #64	@ 0x40
 800e168:	4082      	lsls	r2, r0
 800e16a:	4313      	orrs	r3, r2
 800e16c:	3401      	adds	r4, #1
 800e16e:	9304      	str	r3, [sp, #16]
 800e170:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e174:	4824      	ldr	r0, [pc, #144]	@ (800e208 <_svfiprintf_r+0x1e8>)
 800e176:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e17a:	2206      	movs	r2, #6
 800e17c:	f7f2 f830 	bl	80001e0 <memchr>
 800e180:	2800      	cmp	r0, #0
 800e182:	d036      	beq.n	800e1f2 <_svfiprintf_r+0x1d2>
 800e184:	4b21      	ldr	r3, [pc, #132]	@ (800e20c <_svfiprintf_r+0x1ec>)
 800e186:	bb1b      	cbnz	r3, 800e1d0 <_svfiprintf_r+0x1b0>
 800e188:	9b03      	ldr	r3, [sp, #12]
 800e18a:	3307      	adds	r3, #7
 800e18c:	f023 0307 	bic.w	r3, r3, #7
 800e190:	3308      	adds	r3, #8
 800e192:	9303      	str	r3, [sp, #12]
 800e194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e196:	4433      	add	r3, r6
 800e198:	9309      	str	r3, [sp, #36]	@ 0x24
 800e19a:	e76a      	b.n	800e072 <_svfiprintf_r+0x52>
 800e19c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e1a0:	460c      	mov	r4, r1
 800e1a2:	2001      	movs	r0, #1
 800e1a4:	e7a8      	b.n	800e0f8 <_svfiprintf_r+0xd8>
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	3401      	adds	r4, #1
 800e1aa:	9305      	str	r3, [sp, #20]
 800e1ac:	4619      	mov	r1, r3
 800e1ae:	f04f 0c0a 	mov.w	ip, #10
 800e1b2:	4620      	mov	r0, r4
 800e1b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1b8:	3a30      	subs	r2, #48	@ 0x30
 800e1ba:	2a09      	cmp	r2, #9
 800e1bc:	d903      	bls.n	800e1c6 <_svfiprintf_r+0x1a6>
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d0c6      	beq.n	800e150 <_svfiprintf_r+0x130>
 800e1c2:	9105      	str	r1, [sp, #20]
 800e1c4:	e7c4      	b.n	800e150 <_svfiprintf_r+0x130>
 800e1c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	2301      	movs	r3, #1
 800e1ce:	e7f0      	b.n	800e1b2 <_svfiprintf_r+0x192>
 800e1d0:	ab03      	add	r3, sp, #12
 800e1d2:	9300      	str	r3, [sp, #0]
 800e1d4:	462a      	mov	r2, r5
 800e1d6:	4b0e      	ldr	r3, [pc, #56]	@ (800e210 <_svfiprintf_r+0x1f0>)
 800e1d8:	a904      	add	r1, sp, #16
 800e1da:	4638      	mov	r0, r7
 800e1dc:	f7fd ff3a 	bl	800c054 <_printf_float>
 800e1e0:	1c42      	adds	r2, r0, #1
 800e1e2:	4606      	mov	r6, r0
 800e1e4:	d1d6      	bne.n	800e194 <_svfiprintf_r+0x174>
 800e1e6:	89ab      	ldrh	r3, [r5, #12]
 800e1e8:	065b      	lsls	r3, r3, #25
 800e1ea:	f53f af2d 	bmi.w	800e048 <_svfiprintf_r+0x28>
 800e1ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e1f0:	e72c      	b.n	800e04c <_svfiprintf_r+0x2c>
 800e1f2:	ab03      	add	r3, sp, #12
 800e1f4:	9300      	str	r3, [sp, #0]
 800e1f6:	462a      	mov	r2, r5
 800e1f8:	4b05      	ldr	r3, [pc, #20]	@ (800e210 <_svfiprintf_r+0x1f0>)
 800e1fa:	a904      	add	r1, sp, #16
 800e1fc:	4638      	mov	r0, r7
 800e1fe:	f7fe f9c1 	bl	800c584 <_printf_i>
 800e202:	e7ed      	b.n	800e1e0 <_svfiprintf_r+0x1c0>
 800e204:	0800ebaa 	.word	0x0800ebaa
 800e208:	0800ebb4 	.word	0x0800ebb4
 800e20c:	0800c055 	.word	0x0800c055
 800e210:	0800df69 	.word	0x0800df69
 800e214:	0800ebb0 	.word	0x0800ebb0

0800e218 <__sflush_r>:
 800e218:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e220:	0716      	lsls	r6, r2, #28
 800e222:	4605      	mov	r5, r0
 800e224:	460c      	mov	r4, r1
 800e226:	d454      	bmi.n	800e2d2 <__sflush_r+0xba>
 800e228:	684b      	ldr	r3, [r1, #4]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	dc02      	bgt.n	800e234 <__sflush_r+0x1c>
 800e22e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e230:	2b00      	cmp	r3, #0
 800e232:	dd48      	ble.n	800e2c6 <__sflush_r+0xae>
 800e234:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e236:	2e00      	cmp	r6, #0
 800e238:	d045      	beq.n	800e2c6 <__sflush_r+0xae>
 800e23a:	2300      	movs	r3, #0
 800e23c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e240:	682f      	ldr	r7, [r5, #0]
 800e242:	6a21      	ldr	r1, [r4, #32]
 800e244:	602b      	str	r3, [r5, #0]
 800e246:	d030      	beq.n	800e2aa <__sflush_r+0x92>
 800e248:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e24a:	89a3      	ldrh	r3, [r4, #12]
 800e24c:	0759      	lsls	r1, r3, #29
 800e24e:	d505      	bpl.n	800e25c <__sflush_r+0x44>
 800e250:	6863      	ldr	r3, [r4, #4]
 800e252:	1ad2      	subs	r2, r2, r3
 800e254:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e256:	b10b      	cbz	r3, 800e25c <__sflush_r+0x44>
 800e258:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e25a:	1ad2      	subs	r2, r2, r3
 800e25c:	2300      	movs	r3, #0
 800e25e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e260:	6a21      	ldr	r1, [r4, #32]
 800e262:	4628      	mov	r0, r5
 800e264:	47b0      	blx	r6
 800e266:	1c43      	adds	r3, r0, #1
 800e268:	89a3      	ldrh	r3, [r4, #12]
 800e26a:	d106      	bne.n	800e27a <__sflush_r+0x62>
 800e26c:	6829      	ldr	r1, [r5, #0]
 800e26e:	291d      	cmp	r1, #29
 800e270:	d82b      	bhi.n	800e2ca <__sflush_r+0xb2>
 800e272:	4a2a      	ldr	r2, [pc, #168]	@ (800e31c <__sflush_r+0x104>)
 800e274:	40ca      	lsrs	r2, r1
 800e276:	07d6      	lsls	r6, r2, #31
 800e278:	d527      	bpl.n	800e2ca <__sflush_r+0xb2>
 800e27a:	2200      	movs	r2, #0
 800e27c:	6062      	str	r2, [r4, #4]
 800e27e:	04d9      	lsls	r1, r3, #19
 800e280:	6922      	ldr	r2, [r4, #16]
 800e282:	6022      	str	r2, [r4, #0]
 800e284:	d504      	bpl.n	800e290 <__sflush_r+0x78>
 800e286:	1c42      	adds	r2, r0, #1
 800e288:	d101      	bne.n	800e28e <__sflush_r+0x76>
 800e28a:	682b      	ldr	r3, [r5, #0]
 800e28c:	b903      	cbnz	r3, 800e290 <__sflush_r+0x78>
 800e28e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e290:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e292:	602f      	str	r7, [r5, #0]
 800e294:	b1b9      	cbz	r1, 800e2c6 <__sflush_r+0xae>
 800e296:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e29a:	4299      	cmp	r1, r3
 800e29c:	d002      	beq.n	800e2a4 <__sflush_r+0x8c>
 800e29e:	4628      	mov	r0, r5
 800e2a0:	f7ff fa9e 	bl	800d7e0 <_free_r>
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	6363      	str	r3, [r4, #52]	@ 0x34
 800e2a8:	e00d      	b.n	800e2c6 <__sflush_r+0xae>
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	4628      	mov	r0, r5
 800e2ae:	47b0      	blx	r6
 800e2b0:	4602      	mov	r2, r0
 800e2b2:	1c50      	adds	r0, r2, #1
 800e2b4:	d1c9      	bne.n	800e24a <__sflush_r+0x32>
 800e2b6:	682b      	ldr	r3, [r5, #0]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d0c6      	beq.n	800e24a <__sflush_r+0x32>
 800e2bc:	2b1d      	cmp	r3, #29
 800e2be:	d001      	beq.n	800e2c4 <__sflush_r+0xac>
 800e2c0:	2b16      	cmp	r3, #22
 800e2c2:	d11e      	bne.n	800e302 <__sflush_r+0xea>
 800e2c4:	602f      	str	r7, [r5, #0]
 800e2c6:	2000      	movs	r0, #0
 800e2c8:	e022      	b.n	800e310 <__sflush_r+0xf8>
 800e2ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2ce:	b21b      	sxth	r3, r3
 800e2d0:	e01b      	b.n	800e30a <__sflush_r+0xf2>
 800e2d2:	690f      	ldr	r7, [r1, #16]
 800e2d4:	2f00      	cmp	r7, #0
 800e2d6:	d0f6      	beq.n	800e2c6 <__sflush_r+0xae>
 800e2d8:	0793      	lsls	r3, r2, #30
 800e2da:	680e      	ldr	r6, [r1, #0]
 800e2dc:	bf08      	it	eq
 800e2de:	694b      	ldreq	r3, [r1, #20]
 800e2e0:	600f      	str	r7, [r1, #0]
 800e2e2:	bf18      	it	ne
 800e2e4:	2300      	movne	r3, #0
 800e2e6:	eba6 0807 	sub.w	r8, r6, r7
 800e2ea:	608b      	str	r3, [r1, #8]
 800e2ec:	f1b8 0f00 	cmp.w	r8, #0
 800e2f0:	dde9      	ble.n	800e2c6 <__sflush_r+0xae>
 800e2f2:	6a21      	ldr	r1, [r4, #32]
 800e2f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e2f6:	4643      	mov	r3, r8
 800e2f8:	463a      	mov	r2, r7
 800e2fa:	4628      	mov	r0, r5
 800e2fc:	47b0      	blx	r6
 800e2fe:	2800      	cmp	r0, #0
 800e300:	dc08      	bgt.n	800e314 <__sflush_r+0xfc>
 800e302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e30a:	81a3      	strh	r3, [r4, #12]
 800e30c:	f04f 30ff 	mov.w	r0, #4294967295
 800e310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e314:	4407      	add	r7, r0
 800e316:	eba8 0800 	sub.w	r8, r8, r0
 800e31a:	e7e7      	b.n	800e2ec <__sflush_r+0xd4>
 800e31c:	20400001 	.word	0x20400001

0800e320 <_fflush_r>:
 800e320:	b538      	push	{r3, r4, r5, lr}
 800e322:	690b      	ldr	r3, [r1, #16]
 800e324:	4605      	mov	r5, r0
 800e326:	460c      	mov	r4, r1
 800e328:	b913      	cbnz	r3, 800e330 <_fflush_r+0x10>
 800e32a:	2500      	movs	r5, #0
 800e32c:	4628      	mov	r0, r5
 800e32e:	bd38      	pop	{r3, r4, r5, pc}
 800e330:	b118      	cbz	r0, 800e33a <_fflush_r+0x1a>
 800e332:	6a03      	ldr	r3, [r0, #32]
 800e334:	b90b      	cbnz	r3, 800e33a <_fflush_r+0x1a>
 800e336:	f7fe facf 	bl	800c8d8 <__sinit>
 800e33a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d0f3      	beq.n	800e32a <_fflush_r+0xa>
 800e342:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e344:	07d0      	lsls	r0, r2, #31
 800e346:	d404      	bmi.n	800e352 <_fflush_r+0x32>
 800e348:	0599      	lsls	r1, r3, #22
 800e34a:	d402      	bmi.n	800e352 <_fflush_r+0x32>
 800e34c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e34e:	f7fe fbec 	bl	800cb2a <__retarget_lock_acquire_recursive>
 800e352:	4628      	mov	r0, r5
 800e354:	4621      	mov	r1, r4
 800e356:	f7ff ff5f 	bl	800e218 <__sflush_r>
 800e35a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e35c:	07da      	lsls	r2, r3, #31
 800e35e:	4605      	mov	r5, r0
 800e360:	d4e4      	bmi.n	800e32c <_fflush_r+0xc>
 800e362:	89a3      	ldrh	r3, [r4, #12]
 800e364:	059b      	lsls	r3, r3, #22
 800e366:	d4e1      	bmi.n	800e32c <_fflush_r+0xc>
 800e368:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e36a:	f7fe fbdf 	bl	800cb2c <__retarget_lock_release_recursive>
 800e36e:	e7dd      	b.n	800e32c <_fflush_r+0xc>

0800e370 <memmove>:
 800e370:	4288      	cmp	r0, r1
 800e372:	b510      	push	{r4, lr}
 800e374:	eb01 0402 	add.w	r4, r1, r2
 800e378:	d902      	bls.n	800e380 <memmove+0x10>
 800e37a:	4284      	cmp	r4, r0
 800e37c:	4623      	mov	r3, r4
 800e37e:	d807      	bhi.n	800e390 <memmove+0x20>
 800e380:	1e43      	subs	r3, r0, #1
 800e382:	42a1      	cmp	r1, r4
 800e384:	d008      	beq.n	800e398 <memmove+0x28>
 800e386:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e38a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e38e:	e7f8      	b.n	800e382 <memmove+0x12>
 800e390:	4402      	add	r2, r0
 800e392:	4601      	mov	r1, r0
 800e394:	428a      	cmp	r2, r1
 800e396:	d100      	bne.n	800e39a <memmove+0x2a>
 800e398:	bd10      	pop	{r4, pc}
 800e39a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e39e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e3a2:	e7f7      	b.n	800e394 <memmove+0x24>

0800e3a4 <memcpy>:
 800e3a4:	440a      	add	r2, r1
 800e3a6:	4291      	cmp	r1, r2
 800e3a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800e3ac:	d100      	bne.n	800e3b0 <memcpy+0xc>
 800e3ae:	4770      	bx	lr
 800e3b0:	b510      	push	{r4, lr}
 800e3b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e3b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e3ba:	4291      	cmp	r1, r2
 800e3bc:	d1f9      	bne.n	800e3b2 <memcpy+0xe>
 800e3be:	bd10      	pop	{r4, pc}

0800e3c0 <__assert_func>:
 800e3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e3c2:	4614      	mov	r4, r2
 800e3c4:	461a      	mov	r2, r3
 800e3c6:	4b09      	ldr	r3, [pc, #36]	@ (800e3ec <__assert_func+0x2c>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	4605      	mov	r5, r0
 800e3cc:	68d8      	ldr	r0, [r3, #12]
 800e3ce:	b14c      	cbz	r4, 800e3e4 <__assert_func+0x24>
 800e3d0:	4b07      	ldr	r3, [pc, #28]	@ (800e3f0 <__assert_func+0x30>)
 800e3d2:	9100      	str	r1, [sp, #0]
 800e3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e3d8:	4906      	ldr	r1, [pc, #24]	@ (800e3f4 <__assert_func+0x34>)
 800e3da:	462b      	mov	r3, r5
 800e3dc:	f000 f870 	bl	800e4c0 <fiprintf>
 800e3e0:	f000 f880 	bl	800e4e4 <abort>
 800e3e4:	4b04      	ldr	r3, [pc, #16]	@ (800e3f8 <__assert_func+0x38>)
 800e3e6:	461c      	mov	r4, r3
 800e3e8:	e7f3      	b.n	800e3d2 <__assert_func+0x12>
 800e3ea:	bf00      	nop
 800e3ec:	20000038 	.word	0x20000038
 800e3f0:	0800ebc5 	.word	0x0800ebc5
 800e3f4:	0800ebd2 	.word	0x0800ebd2
 800e3f8:	0800ec00 	.word	0x0800ec00

0800e3fc <_calloc_r>:
 800e3fc:	b570      	push	{r4, r5, r6, lr}
 800e3fe:	fba1 5402 	umull	r5, r4, r1, r2
 800e402:	b934      	cbnz	r4, 800e412 <_calloc_r+0x16>
 800e404:	4629      	mov	r1, r5
 800e406:	f7fd fcf9 	bl	800bdfc <_malloc_r>
 800e40a:	4606      	mov	r6, r0
 800e40c:	b928      	cbnz	r0, 800e41a <_calloc_r+0x1e>
 800e40e:	4630      	mov	r0, r6
 800e410:	bd70      	pop	{r4, r5, r6, pc}
 800e412:	220c      	movs	r2, #12
 800e414:	6002      	str	r2, [r0, #0]
 800e416:	2600      	movs	r6, #0
 800e418:	e7f9      	b.n	800e40e <_calloc_r+0x12>
 800e41a:	462a      	mov	r2, r5
 800e41c:	4621      	mov	r1, r4
 800e41e:	f7fe faf6 	bl	800ca0e <memset>
 800e422:	e7f4      	b.n	800e40e <_calloc_r+0x12>

0800e424 <__ascii_mbtowc>:
 800e424:	b082      	sub	sp, #8
 800e426:	b901      	cbnz	r1, 800e42a <__ascii_mbtowc+0x6>
 800e428:	a901      	add	r1, sp, #4
 800e42a:	b142      	cbz	r2, 800e43e <__ascii_mbtowc+0x1a>
 800e42c:	b14b      	cbz	r3, 800e442 <__ascii_mbtowc+0x1e>
 800e42e:	7813      	ldrb	r3, [r2, #0]
 800e430:	600b      	str	r3, [r1, #0]
 800e432:	7812      	ldrb	r2, [r2, #0]
 800e434:	1e10      	subs	r0, r2, #0
 800e436:	bf18      	it	ne
 800e438:	2001      	movne	r0, #1
 800e43a:	b002      	add	sp, #8
 800e43c:	4770      	bx	lr
 800e43e:	4610      	mov	r0, r2
 800e440:	e7fb      	b.n	800e43a <__ascii_mbtowc+0x16>
 800e442:	f06f 0001 	mvn.w	r0, #1
 800e446:	e7f8      	b.n	800e43a <__ascii_mbtowc+0x16>

0800e448 <_realloc_r>:
 800e448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e44c:	4607      	mov	r7, r0
 800e44e:	4614      	mov	r4, r2
 800e450:	460d      	mov	r5, r1
 800e452:	b921      	cbnz	r1, 800e45e <_realloc_r+0x16>
 800e454:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e458:	4611      	mov	r1, r2
 800e45a:	f7fd bccf 	b.w	800bdfc <_malloc_r>
 800e45e:	b92a      	cbnz	r2, 800e46c <_realloc_r+0x24>
 800e460:	f7ff f9be 	bl	800d7e0 <_free_r>
 800e464:	4625      	mov	r5, r4
 800e466:	4628      	mov	r0, r5
 800e468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e46c:	f000 f841 	bl	800e4f2 <_malloc_usable_size_r>
 800e470:	4284      	cmp	r4, r0
 800e472:	4606      	mov	r6, r0
 800e474:	d802      	bhi.n	800e47c <_realloc_r+0x34>
 800e476:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e47a:	d8f4      	bhi.n	800e466 <_realloc_r+0x1e>
 800e47c:	4621      	mov	r1, r4
 800e47e:	4638      	mov	r0, r7
 800e480:	f7fd fcbc 	bl	800bdfc <_malloc_r>
 800e484:	4680      	mov	r8, r0
 800e486:	b908      	cbnz	r0, 800e48c <_realloc_r+0x44>
 800e488:	4645      	mov	r5, r8
 800e48a:	e7ec      	b.n	800e466 <_realloc_r+0x1e>
 800e48c:	42b4      	cmp	r4, r6
 800e48e:	4622      	mov	r2, r4
 800e490:	4629      	mov	r1, r5
 800e492:	bf28      	it	cs
 800e494:	4632      	movcs	r2, r6
 800e496:	f7ff ff85 	bl	800e3a4 <memcpy>
 800e49a:	4629      	mov	r1, r5
 800e49c:	4638      	mov	r0, r7
 800e49e:	f7ff f99f 	bl	800d7e0 <_free_r>
 800e4a2:	e7f1      	b.n	800e488 <_realloc_r+0x40>

0800e4a4 <__ascii_wctomb>:
 800e4a4:	4603      	mov	r3, r0
 800e4a6:	4608      	mov	r0, r1
 800e4a8:	b141      	cbz	r1, 800e4bc <__ascii_wctomb+0x18>
 800e4aa:	2aff      	cmp	r2, #255	@ 0xff
 800e4ac:	d904      	bls.n	800e4b8 <__ascii_wctomb+0x14>
 800e4ae:	228a      	movs	r2, #138	@ 0x8a
 800e4b0:	601a      	str	r2, [r3, #0]
 800e4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800e4b6:	4770      	bx	lr
 800e4b8:	700a      	strb	r2, [r1, #0]
 800e4ba:	2001      	movs	r0, #1
 800e4bc:	4770      	bx	lr
	...

0800e4c0 <fiprintf>:
 800e4c0:	b40e      	push	{r1, r2, r3}
 800e4c2:	b503      	push	{r0, r1, lr}
 800e4c4:	4601      	mov	r1, r0
 800e4c6:	ab03      	add	r3, sp, #12
 800e4c8:	4805      	ldr	r0, [pc, #20]	@ (800e4e0 <fiprintf+0x20>)
 800e4ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4ce:	6800      	ldr	r0, [r0, #0]
 800e4d0:	9301      	str	r3, [sp, #4]
 800e4d2:	f000 f83f 	bl	800e554 <_vfiprintf_r>
 800e4d6:	b002      	add	sp, #8
 800e4d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4dc:	b003      	add	sp, #12
 800e4de:	4770      	bx	lr
 800e4e0:	20000038 	.word	0x20000038

0800e4e4 <abort>:
 800e4e4:	b508      	push	{r3, lr}
 800e4e6:	2006      	movs	r0, #6
 800e4e8:	f000 fa08 	bl	800e8fc <raise>
 800e4ec:	2001      	movs	r0, #1
 800e4ee:	f7f3 fde7 	bl	80020c0 <_exit>

0800e4f2 <_malloc_usable_size_r>:
 800e4f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4f6:	1f18      	subs	r0, r3, #4
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	bfbc      	itt	lt
 800e4fc:	580b      	ldrlt	r3, [r1, r0]
 800e4fe:	18c0      	addlt	r0, r0, r3
 800e500:	4770      	bx	lr

0800e502 <__sfputc_r>:
 800e502:	6893      	ldr	r3, [r2, #8]
 800e504:	3b01      	subs	r3, #1
 800e506:	2b00      	cmp	r3, #0
 800e508:	b410      	push	{r4}
 800e50a:	6093      	str	r3, [r2, #8]
 800e50c:	da08      	bge.n	800e520 <__sfputc_r+0x1e>
 800e50e:	6994      	ldr	r4, [r2, #24]
 800e510:	42a3      	cmp	r3, r4
 800e512:	db01      	blt.n	800e518 <__sfputc_r+0x16>
 800e514:	290a      	cmp	r1, #10
 800e516:	d103      	bne.n	800e520 <__sfputc_r+0x1e>
 800e518:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e51c:	f000 b932 	b.w	800e784 <__swbuf_r>
 800e520:	6813      	ldr	r3, [r2, #0]
 800e522:	1c58      	adds	r0, r3, #1
 800e524:	6010      	str	r0, [r2, #0]
 800e526:	7019      	strb	r1, [r3, #0]
 800e528:	4608      	mov	r0, r1
 800e52a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e52e:	4770      	bx	lr

0800e530 <__sfputs_r>:
 800e530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e532:	4606      	mov	r6, r0
 800e534:	460f      	mov	r7, r1
 800e536:	4614      	mov	r4, r2
 800e538:	18d5      	adds	r5, r2, r3
 800e53a:	42ac      	cmp	r4, r5
 800e53c:	d101      	bne.n	800e542 <__sfputs_r+0x12>
 800e53e:	2000      	movs	r0, #0
 800e540:	e007      	b.n	800e552 <__sfputs_r+0x22>
 800e542:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e546:	463a      	mov	r2, r7
 800e548:	4630      	mov	r0, r6
 800e54a:	f7ff ffda 	bl	800e502 <__sfputc_r>
 800e54e:	1c43      	adds	r3, r0, #1
 800e550:	d1f3      	bne.n	800e53a <__sfputs_r+0xa>
 800e552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e554 <_vfiprintf_r>:
 800e554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e558:	460d      	mov	r5, r1
 800e55a:	b09d      	sub	sp, #116	@ 0x74
 800e55c:	4614      	mov	r4, r2
 800e55e:	4698      	mov	r8, r3
 800e560:	4606      	mov	r6, r0
 800e562:	b118      	cbz	r0, 800e56c <_vfiprintf_r+0x18>
 800e564:	6a03      	ldr	r3, [r0, #32]
 800e566:	b90b      	cbnz	r3, 800e56c <_vfiprintf_r+0x18>
 800e568:	f7fe f9b6 	bl	800c8d8 <__sinit>
 800e56c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e56e:	07d9      	lsls	r1, r3, #31
 800e570:	d405      	bmi.n	800e57e <_vfiprintf_r+0x2a>
 800e572:	89ab      	ldrh	r3, [r5, #12]
 800e574:	059a      	lsls	r2, r3, #22
 800e576:	d402      	bmi.n	800e57e <_vfiprintf_r+0x2a>
 800e578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e57a:	f7fe fad6 	bl	800cb2a <__retarget_lock_acquire_recursive>
 800e57e:	89ab      	ldrh	r3, [r5, #12]
 800e580:	071b      	lsls	r3, r3, #28
 800e582:	d501      	bpl.n	800e588 <_vfiprintf_r+0x34>
 800e584:	692b      	ldr	r3, [r5, #16]
 800e586:	b99b      	cbnz	r3, 800e5b0 <_vfiprintf_r+0x5c>
 800e588:	4629      	mov	r1, r5
 800e58a:	4630      	mov	r0, r6
 800e58c:	f000 f938 	bl	800e800 <__swsetup_r>
 800e590:	b170      	cbz	r0, 800e5b0 <_vfiprintf_r+0x5c>
 800e592:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e594:	07dc      	lsls	r4, r3, #31
 800e596:	d504      	bpl.n	800e5a2 <_vfiprintf_r+0x4e>
 800e598:	f04f 30ff 	mov.w	r0, #4294967295
 800e59c:	b01d      	add	sp, #116	@ 0x74
 800e59e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a2:	89ab      	ldrh	r3, [r5, #12]
 800e5a4:	0598      	lsls	r0, r3, #22
 800e5a6:	d4f7      	bmi.n	800e598 <_vfiprintf_r+0x44>
 800e5a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5aa:	f7fe fabf 	bl	800cb2c <__retarget_lock_release_recursive>
 800e5ae:	e7f3      	b.n	800e598 <_vfiprintf_r+0x44>
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5b4:	2320      	movs	r3, #32
 800e5b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e5ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5be:	2330      	movs	r3, #48	@ 0x30
 800e5c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e770 <_vfiprintf_r+0x21c>
 800e5c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e5c8:	f04f 0901 	mov.w	r9, #1
 800e5cc:	4623      	mov	r3, r4
 800e5ce:	469a      	mov	sl, r3
 800e5d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5d4:	b10a      	cbz	r2, 800e5da <_vfiprintf_r+0x86>
 800e5d6:	2a25      	cmp	r2, #37	@ 0x25
 800e5d8:	d1f9      	bne.n	800e5ce <_vfiprintf_r+0x7a>
 800e5da:	ebba 0b04 	subs.w	fp, sl, r4
 800e5de:	d00b      	beq.n	800e5f8 <_vfiprintf_r+0xa4>
 800e5e0:	465b      	mov	r3, fp
 800e5e2:	4622      	mov	r2, r4
 800e5e4:	4629      	mov	r1, r5
 800e5e6:	4630      	mov	r0, r6
 800e5e8:	f7ff ffa2 	bl	800e530 <__sfputs_r>
 800e5ec:	3001      	adds	r0, #1
 800e5ee:	f000 80a7 	beq.w	800e740 <_vfiprintf_r+0x1ec>
 800e5f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5f4:	445a      	add	r2, fp
 800e5f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e5f8:	f89a 3000 	ldrb.w	r3, [sl]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	f000 809f 	beq.w	800e740 <_vfiprintf_r+0x1ec>
 800e602:	2300      	movs	r3, #0
 800e604:	f04f 32ff 	mov.w	r2, #4294967295
 800e608:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e60c:	f10a 0a01 	add.w	sl, sl, #1
 800e610:	9304      	str	r3, [sp, #16]
 800e612:	9307      	str	r3, [sp, #28]
 800e614:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e618:	931a      	str	r3, [sp, #104]	@ 0x68
 800e61a:	4654      	mov	r4, sl
 800e61c:	2205      	movs	r2, #5
 800e61e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e622:	4853      	ldr	r0, [pc, #332]	@ (800e770 <_vfiprintf_r+0x21c>)
 800e624:	f7f1 fddc 	bl	80001e0 <memchr>
 800e628:	9a04      	ldr	r2, [sp, #16]
 800e62a:	b9d8      	cbnz	r0, 800e664 <_vfiprintf_r+0x110>
 800e62c:	06d1      	lsls	r1, r2, #27
 800e62e:	bf44      	itt	mi
 800e630:	2320      	movmi	r3, #32
 800e632:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e636:	0713      	lsls	r3, r2, #28
 800e638:	bf44      	itt	mi
 800e63a:	232b      	movmi	r3, #43	@ 0x2b
 800e63c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e640:	f89a 3000 	ldrb.w	r3, [sl]
 800e644:	2b2a      	cmp	r3, #42	@ 0x2a
 800e646:	d015      	beq.n	800e674 <_vfiprintf_r+0x120>
 800e648:	9a07      	ldr	r2, [sp, #28]
 800e64a:	4654      	mov	r4, sl
 800e64c:	2000      	movs	r0, #0
 800e64e:	f04f 0c0a 	mov.w	ip, #10
 800e652:	4621      	mov	r1, r4
 800e654:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e658:	3b30      	subs	r3, #48	@ 0x30
 800e65a:	2b09      	cmp	r3, #9
 800e65c:	d94b      	bls.n	800e6f6 <_vfiprintf_r+0x1a2>
 800e65e:	b1b0      	cbz	r0, 800e68e <_vfiprintf_r+0x13a>
 800e660:	9207      	str	r2, [sp, #28]
 800e662:	e014      	b.n	800e68e <_vfiprintf_r+0x13a>
 800e664:	eba0 0308 	sub.w	r3, r0, r8
 800e668:	fa09 f303 	lsl.w	r3, r9, r3
 800e66c:	4313      	orrs	r3, r2
 800e66e:	9304      	str	r3, [sp, #16]
 800e670:	46a2      	mov	sl, r4
 800e672:	e7d2      	b.n	800e61a <_vfiprintf_r+0xc6>
 800e674:	9b03      	ldr	r3, [sp, #12]
 800e676:	1d19      	adds	r1, r3, #4
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	9103      	str	r1, [sp, #12]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	bfbb      	ittet	lt
 800e680:	425b      	neglt	r3, r3
 800e682:	f042 0202 	orrlt.w	r2, r2, #2
 800e686:	9307      	strge	r3, [sp, #28]
 800e688:	9307      	strlt	r3, [sp, #28]
 800e68a:	bfb8      	it	lt
 800e68c:	9204      	strlt	r2, [sp, #16]
 800e68e:	7823      	ldrb	r3, [r4, #0]
 800e690:	2b2e      	cmp	r3, #46	@ 0x2e
 800e692:	d10a      	bne.n	800e6aa <_vfiprintf_r+0x156>
 800e694:	7863      	ldrb	r3, [r4, #1]
 800e696:	2b2a      	cmp	r3, #42	@ 0x2a
 800e698:	d132      	bne.n	800e700 <_vfiprintf_r+0x1ac>
 800e69a:	9b03      	ldr	r3, [sp, #12]
 800e69c:	1d1a      	adds	r2, r3, #4
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	9203      	str	r2, [sp, #12]
 800e6a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e6a6:	3402      	adds	r4, #2
 800e6a8:	9305      	str	r3, [sp, #20]
 800e6aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e780 <_vfiprintf_r+0x22c>
 800e6ae:	7821      	ldrb	r1, [r4, #0]
 800e6b0:	2203      	movs	r2, #3
 800e6b2:	4650      	mov	r0, sl
 800e6b4:	f7f1 fd94 	bl	80001e0 <memchr>
 800e6b8:	b138      	cbz	r0, 800e6ca <_vfiprintf_r+0x176>
 800e6ba:	9b04      	ldr	r3, [sp, #16]
 800e6bc:	eba0 000a 	sub.w	r0, r0, sl
 800e6c0:	2240      	movs	r2, #64	@ 0x40
 800e6c2:	4082      	lsls	r2, r0
 800e6c4:	4313      	orrs	r3, r2
 800e6c6:	3401      	adds	r4, #1
 800e6c8:	9304      	str	r3, [sp, #16]
 800e6ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6ce:	4829      	ldr	r0, [pc, #164]	@ (800e774 <_vfiprintf_r+0x220>)
 800e6d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e6d4:	2206      	movs	r2, #6
 800e6d6:	f7f1 fd83 	bl	80001e0 <memchr>
 800e6da:	2800      	cmp	r0, #0
 800e6dc:	d03f      	beq.n	800e75e <_vfiprintf_r+0x20a>
 800e6de:	4b26      	ldr	r3, [pc, #152]	@ (800e778 <_vfiprintf_r+0x224>)
 800e6e0:	bb1b      	cbnz	r3, 800e72a <_vfiprintf_r+0x1d6>
 800e6e2:	9b03      	ldr	r3, [sp, #12]
 800e6e4:	3307      	adds	r3, #7
 800e6e6:	f023 0307 	bic.w	r3, r3, #7
 800e6ea:	3308      	adds	r3, #8
 800e6ec:	9303      	str	r3, [sp, #12]
 800e6ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6f0:	443b      	add	r3, r7
 800e6f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6f4:	e76a      	b.n	800e5cc <_vfiprintf_r+0x78>
 800e6f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6fa:	460c      	mov	r4, r1
 800e6fc:	2001      	movs	r0, #1
 800e6fe:	e7a8      	b.n	800e652 <_vfiprintf_r+0xfe>
 800e700:	2300      	movs	r3, #0
 800e702:	3401      	adds	r4, #1
 800e704:	9305      	str	r3, [sp, #20]
 800e706:	4619      	mov	r1, r3
 800e708:	f04f 0c0a 	mov.w	ip, #10
 800e70c:	4620      	mov	r0, r4
 800e70e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e712:	3a30      	subs	r2, #48	@ 0x30
 800e714:	2a09      	cmp	r2, #9
 800e716:	d903      	bls.n	800e720 <_vfiprintf_r+0x1cc>
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d0c6      	beq.n	800e6aa <_vfiprintf_r+0x156>
 800e71c:	9105      	str	r1, [sp, #20]
 800e71e:	e7c4      	b.n	800e6aa <_vfiprintf_r+0x156>
 800e720:	fb0c 2101 	mla	r1, ip, r1, r2
 800e724:	4604      	mov	r4, r0
 800e726:	2301      	movs	r3, #1
 800e728:	e7f0      	b.n	800e70c <_vfiprintf_r+0x1b8>
 800e72a:	ab03      	add	r3, sp, #12
 800e72c:	9300      	str	r3, [sp, #0]
 800e72e:	462a      	mov	r2, r5
 800e730:	4b12      	ldr	r3, [pc, #72]	@ (800e77c <_vfiprintf_r+0x228>)
 800e732:	a904      	add	r1, sp, #16
 800e734:	4630      	mov	r0, r6
 800e736:	f7fd fc8d 	bl	800c054 <_printf_float>
 800e73a:	4607      	mov	r7, r0
 800e73c:	1c78      	adds	r0, r7, #1
 800e73e:	d1d6      	bne.n	800e6ee <_vfiprintf_r+0x19a>
 800e740:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e742:	07d9      	lsls	r1, r3, #31
 800e744:	d405      	bmi.n	800e752 <_vfiprintf_r+0x1fe>
 800e746:	89ab      	ldrh	r3, [r5, #12]
 800e748:	059a      	lsls	r2, r3, #22
 800e74a:	d402      	bmi.n	800e752 <_vfiprintf_r+0x1fe>
 800e74c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e74e:	f7fe f9ed 	bl	800cb2c <__retarget_lock_release_recursive>
 800e752:	89ab      	ldrh	r3, [r5, #12]
 800e754:	065b      	lsls	r3, r3, #25
 800e756:	f53f af1f 	bmi.w	800e598 <_vfiprintf_r+0x44>
 800e75a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e75c:	e71e      	b.n	800e59c <_vfiprintf_r+0x48>
 800e75e:	ab03      	add	r3, sp, #12
 800e760:	9300      	str	r3, [sp, #0]
 800e762:	462a      	mov	r2, r5
 800e764:	4b05      	ldr	r3, [pc, #20]	@ (800e77c <_vfiprintf_r+0x228>)
 800e766:	a904      	add	r1, sp, #16
 800e768:	4630      	mov	r0, r6
 800e76a:	f7fd ff0b 	bl	800c584 <_printf_i>
 800e76e:	e7e4      	b.n	800e73a <_vfiprintf_r+0x1e6>
 800e770:	0800ebaa 	.word	0x0800ebaa
 800e774:	0800ebb4 	.word	0x0800ebb4
 800e778:	0800c055 	.word	0x0800c055
 800e77c:	0800e531 	.word	0x0800e531
 800e780:	0800ebb0 	.word	0x0800ebb0

0800e784 <__swbuf_r>:
 800e784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e786:	460e      	mov	r6, r1
 800e788:	4614      	mov	r4, r2
 800e78a:	4605      	mov	r5, r0
 800e78c:	b118      	cbz	r0, 800e796 <__swbuf_r+0x12>
 800e78e:	6a03      	ldr	r3, [r0, #32]
 800e790:	b90b      	cbnz	r3, 800e796 <__swbuf_r+0x12>
 800e792:	f7fe f8a1 	bl	800c8d8 <__sinit>
 800e796:	69a3      	ldr	r3, [r4, #24]
 800e798:	60a3      	str	r3, [r4, #8]
 800e79a:	89a3      	ldrh	r3, [r4, #12]
 800e79c:	071a      	lsls	r2, r3, #28
 800e79e:	d501      	bpl.n	800e7a4 <__swbuf_r+0x20>
 800e7a0:	6923      	ldr	r3, [r4, #16]
 800e7a2:	b943      	cbnz	r3, 800e7b6 <__swbuf_r+0x32>
 800e7a4:	4621      	mov	r1, r4
 800e7a6:	4628      	mov	r0, r5
 800e7a8:	f000 f82a 	bl	800e800 <__swsetup_r>
 800e7ac:	b118      	cbz	r0, 800e7b6 <__swbuf_r+0x32>
 800e7ae:	f04f 37ff 	mov.w	r7, #4294967295
 800e7b2:	4638      	mov	r0, r7
 800e7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7b6:	6823      	ldr	r3, [r4, #0]
 800e7b8:	6922      	ldr	r2, [r4, #16]
 800e7ba:	1a98      	subs	r0, r3, r2
 800e7bc:	6963      	ldr	r3, [r4, #20]
 800e7be:	b2f6      	uxtb	r6, r6
 800e7c0:	4283      	cmp	r3, r0
 800e7c2:	4637      	mov	r7, r6
 800e7c4:	dc05      	bgt.n	800e7d2 <__swbuf_r+0x4e>
 800e7c6:	4621      	mov	r1, r4
 800e7c8:	4628      	mov	r0, r5
 800e7ca:	f7ff fda9 	bl	800e320 <_fflush_r>
 800e7ce:	2800      	cmp	r0, #0
 800e7d0:	d1ed      	bne.n	800e7ae <__swbuf_r+0x2a>
 800e7d2:	68a3      	ldr	r3, [r4, #8]
 800e7d4:	3b01      	subs	r3, #1
 800e7d6:	60a3      	str	r3, [r4, #8]
 800e7d8:	6823      	ldr	r3, [r4, #0]
 800e7da:	1c5a      	adds	r2, r3, #1
 800e7dc:	6022      	str	r2, [r4, #0]
 800e7de:	701e      	strb	r6, [r3, #0]
 800e7e0:	6962      	ldr	r2, [r4, #20]
 800e7e2:	1c43      	adds	r3, r0, #1
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	d004      	beq.n	800e7f2 <__swbuf_r+0x6e>
 800e7e8:	89a3      	ldrh	r3, [r4, #12]
 800e7ea:	07db      	lsls	r3, r3, #31
 800e7ec:	d5e1      	bpl.n	800e7b2 <__swbuf_r+0x2e>
 800e7ee:	2e0a      	cmp	r6, #10
 800e7f0:	d1df      	bne.n	800e7b2 <__swbuf_r+0x2e>
 800e7f2:	4621      	mov	r1, r4
 800e7f4:	4628      	mov	r0, r5
 800e7f6:	f7ff fd93 	bl	800e320 <_fflush_r>
 800e7fa:	2800      	cmp	r0, #0
 800e7fc:	d0d9      	beq.n	800e7b2 <__swbuf_r+0x2e>
 800e7fe:	e7d6      	b.n	800e7ae <__swbuf_r+0x2a>

0800e800 <__swsetup_r>:
 800e800:	b538      	push	{r3, r4, r5, lr}
 800e802:	4b29      	ldr	r3, [pc, #164]	@ (800e8a8 <__swsetup_r+0xa8>)
 800e804:	4605      	mov	r5, r0
 800e806:	6818      	ldr	r0, [r3, #0]
 800e808:	460c      	mov	r4, r1
 800e80a:	b118      	cbz	r0, 800e814 <__swsetup_r+0x14>
 800e80c:	6a03      	ldr	r3, [r0, #32]
 800e80e:	b90b      	cbnz	r3, 800e814 <__swsetup_r+0x14>
 800e810:	f7fe f862 	bl	800c8d8 <__sinit>
 800e814:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e818:	0719      	lsls	r1, r3, #28
 800e81a:	d422      	bmi.n	800e862 <__swsetup_r+0x62>
 800e81c:	06da      	lsls	r2, r3, #27
 800e81e:	d407      	bmi.n	800e830 <__swsetup_r+0x30>
 800e820:	2209      	movs	r2, #9
 800e822:	602a      	str	r2, [r5, #0]
 800e824:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e828:	81a3      	strh	r3, [r4, #12]
 800e82a:	f04f 30ff 	mov.w	r0, #4294967295
 800e82e:	e033      	b.n	800e898 <__swsetup_r+0x98>
 800e830:	0758      	lsls	r0, r3, #29
 800e832:	d512      	bpl.n	800e85a <__swsetup_r+0x5a>
 800e834:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e836:	b141      	cbz	r1, 800e84a <__swsetup_r+0x4a>
 800e838:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e83c:	4299      	cmp	r1, r3
 800e83e:	d002      	beq.n	800e846 <__swsetup_r+0x46>
 800e840:	4628      	mov	r0, r5
 800e842:	f7fe ffcd 	bl	800d7e0 <_free_r>
 800e846:	2300      	movs	r3, #0
 800e848:	6363      	str	r3, [r4, #52]	@ 0x34
 800e84a:	89a3      	ldrh	r3, [r4, #12]
 800e84c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e850:	81a3      	strh	r3, [r4, #12]
 800e852:	2300      	movs	r3, #0
 800e854:	6063      	str	r3, [r4, #4]
 800e856:	6923      	ldr	r3, [r4, #16]
 800e858:	6023      	str	r3, [r4, #0]
 800e85a:	89a3      	ldrh	r3, [r4, #12]
 800e85c:	f043 0308 	orr.w	r3, r3, #8
 800e860:	81a3      	strh	r3, [r4, #12]
 800e862:	6923      	ldr	r3, [r4, #16]
 800e864:	b94b      	cbnz	r3, 800e87a <__swsetup_r+0x7a>
 800e866:	89a3      	ldrh	r3, [r4, #12]
 800e868:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e86c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e870:	d003      	beq.n	800e87a <__swsetup_r+0x7a>
 800e872:	4621      	mov	r1, r4
 800e874:	4628      	mov	r0, r5
 800e876:	f000 f883 	bl	800e980 <__smakebuf_r>
 800e87a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e87e:	f013 0201 	ands.w	r2, r3, #1
 800e882:	d00a      	beq.n	800e89a <__swsetup_r+0x9a>
 800e884:	2200      	movs	r2, #0
 800e886:	60a2      	str	r2, [r4, #8]
 800e888:	6962      	ldr	r2, [r4, #20]
 800e88a:	4252      	negs	r2, r2
 800e88c:	61a2      	str	r2, [r4, #24]
 800e88e:	6922      	ldr	r2, [r4, #16]
 800e890:	b942      	cbnz	r2, 800e8a4 <__swsetup_r+0xa4>
 800e892:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e896:	d1c5      	bne.n	800e824 <__swsetup_r+0x24>
 800e898:	bd38      	pop	{r3, r4, r5, pc}
 800e89a:	0799      	lsls	r1, r3, #30
 800e89c:	bf58      	it	pl
 800e89e:	6962      	ldrpl	r2, [r4, #20]
 800e8a0:	60a2      	str	r2, [r4, #8]
 800e8a2:	e7f4      	b.n	800e88e <__swsetup_r+0x8e>
 800e8a4:	2000      	movs	r0, #0
 800e8a6:	e7f7      	b.n	800e898 <__swsetup_r+0x98>
 800e8a8:	20000038 	.word	0x20000038

0800e8ac <_raise_r>:
 800e8ac:	291f      	cmp	r1, #31
 800e8ae:	b538      	push	{r3, r4, r5, lr}
 800e8b0:	4605      	mov	r5, r0
 800e8b2:	460c      	mov	r4, r1
 800e8b4:	d904      	bls.n	800e8c0 <_raise_r+0x14>
 800e8b6:	2316      	movs	r3, #22
 800e8b8:	6003      	str	r3, [r0, #0]
 800e8ba:	f04f 30ff 	mov.w	r0, #4294967295
 800e8be:	bd38      	pop	{r3, r4, r5, pc}
 800e8c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e8c2:	b112      	cbz	r2, 800e8ca <_raise_r+0x1e>
 800e8c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e8c8:	b94b      	cbnz	r3, 800e8de <_raise_r+0x32>
 800e8ca:	4628      	mov	r0, r5
 800e8cc:	f000 f830 	bl	800e930 <_getpid_r>
 800e8d0:	4622      	mov	r2, r4
 800e8d2:	4601      	mov	r1, r0
 800e8d4:	4628      	mov	r0, r5
 800e8d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8da:	f000 b817 	b.w	800e90c <_kill_r>
 800e8de:	2b01      	cmp	r3, #1
 800e8e0:	d00a      	beq.n	800e8f8 <_raise_r+0x4c>
 800e8e2:	1c59      	adds	r1, r3, #1
 800e8e4:	d103      	bne.n	800e8ee <_raise_r+0x42>
 800e8e6:	2316      	movs	r3, #22
 800e8e8:	6003      	str	r3, [r0, #0]
 800e8ea:	2001      	movs	r0, #1
 800e8ec:	e7e7      	b.n	800e8be <_raise_r+0x12>
 800e8ee:	2100      	movs	r1, #0
 800e8f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e8f4:	4620      	mov	r0, r4
 800e8f6:	4798      	blx	r3
 800e8f8:	2000      	movs	r0, #0
 800e8fa:	e7e0      	b.n	800e8be <_raise_r+0x12>

0800e8fc <raise>:
 800e8fc:	4b02      	ldr	r3, [pc, #8]	@ (800e908 <raise+0xc>)
 800e8fe:	4601      	mov	r1, r0
 800e900:	6818      	ldr	r0, [r3, #0]
 800e902:	f7ff bfd3 	b.w	800e8ac <_raise_r>
 800e906:	bf00      	nop
 800e908:	20000038 	.word	0x20000038

0800e90c <_kill_r>:
 800e90c:	b538      	push	{r3, r4, r5, lr}
 800e90e:	4d07      	ldr	r5, [pc, #28]	@ (800e92c <_kill_r+0x20>)
 800e910:	2300      	movs	r3, #0
 800e912:	4604      	mov	r4, r0
 800e914:	4608      	mov	r0, r1
 800e916:	4611      	mov	r1, r2
 800e918:	602b      	str	r3, [r5, #0]
 800e91a:	f7f3 fbc1 	bl	80020a0 <_kill>
 800e91e:	1c43      	adds	r3, r0, #1
 800e920:	d102      	bne.n	800e928 <_kill_r+0x1c>
 800e922:	682b      	ldr	r3, [r5, #0]
 800e924:	b103      	cbz	r3, 800e928 <_kill_r+0x1c>
 800e926:	6023      	str	r3, [r4, #0]
 800e928:	bd38      	pop	{r3, r4, r5, pc}
 800e92a:	bf00      	nop
 800e92c:	20000dd4 	.word	0x20000dd4

0800e930 <_getpid_r>:
 800e930:	f7f3 bbae 	b.w	8002090 <_getpid>

0800e934 <__swhatbuf_r>:
 800e934:	b570      	push	{r4, r5, r6, lr}
 800e936:	460c      	mov	r4, r1
 800e938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e93c:	2900      	cmp	r1, #0
 800e93e:	b096      	sub	sp, #88	@ 0x58
 800e940:	4615      	mov	r5, r2
 800e942:	461e      	mov	r6, r3
 800e944:	da0d      	bge.n	800e962 <__swhatbuf_r+0x2e>
 800e946:	89a3      	ldrh	r3, [r4, #12]
 800e948:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e94c:	f04f 0100 	mov.w	r1, #0
 800e950:	bf14      	ite	ne
 800e952:	2340      	movne	r3, #64	@ 0x40
 800e954:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e958:	2000      	movs	r0, #0
 800e95a:	6031      	str	r1, [r6, #0]
 800e95c:	602b      	str	r3, [r5, #0]
 800e95e:	b016      	add	sp, #88	@ 0x58
 800e960:	bd70      	pop	{r4, r5, r6, pc}
 800e962:	466a      	mov	r2, sp
 800e964:	f000 f848 	bl	800e9f8 <_fstat_r>
 800e968:	2800      	cmp	r0, #0
 800e96a:	dbec      	blt.n	800e946 <__swhatbuf_r+0x12>
 800e96c:	9901      	ldr	r1, [sp, #4]
 800e96e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e972:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e976:	4259      	negs	r1, r3
 800e978:	4159      	adcs	r1, r3
 800e97a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e97e:	e7eb      	b.n	800e958 <__swhatbuf_r+0x24>

0800e980 <__smakebuf_r>:
 800e980:	898b      	ldrh	r3, [r1, #12]
 800e982:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e984:	079d      	lsls	r5, r3, #30
 800e986:	4606      	mov	r6, r0
 800e988:	460c      	mov	r4, r1
 800e98a:	d507      	bpl.n	800e99c <__smakebuf_r+0x1c>
 800e98c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e990:	6023      	str	r3, [r4, #0]
 800e992:	6123      	str	r3, [r4, #16]
 800e994:	2301      	movs	r3, #1
 800e996:	6163      	str	r3, [r4, #20]
 800e998:	b003      	add	sp, #12
 800e99a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e99c:	ab01      	add	r3, sp, #4
 800e99e:	466a      	mov	r2, sp
 800e9a0:	f7ff ffc8 	bl	800e934 <__swhatbuf_r>
 800e9a4:	9f00      	ldr	r7, [sp, #0]
 800e9a6:	4605      	mov	r5, r0
 800e9a8:	4639      	mov	r1, r7
 800e9aa:	4630      	mov	r0, r6
 800e9ac:	f7fd fa26 	bl	800bdfc <_malloc_r>
 800e9b0:	b948      	cbnz	r0, 800e9c6 <__smakebuf_r+0x46>
 800e9b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9b6:	059a      	lsls	r2, r3, #22
 800e9b8:	d4ee      	bmi.n	800e998 <__smakebuf_r+0x18>
 800e9ba:	f023 0303 	bic.w	r3, r3, #3
 800e9be:	f043 0302 	orr.w	r3, r3, #2
 800e9c2:	81a3      	strh	r3, [r4, #12]
 800e9c4:	e7e2      	b.n	800e98c <__smakebuf_r+0xc>
 800e9c6:	89a3      	ldrh	r3, [r4, #12]
 800e9c8:	6020      	str	r0, [r4, #0]
 800e9ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9ce:	81a3      	strh	r3, [r4, #12]
 800e9d0:	9b01      	ldr	r3, [sp, #4]
 800e9d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e9d6:	b15b      	cbz	r3, 800e9f0 <__smakebuf_r+0x70>
 800e9d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9dc:	4630      	mov	r0, r6
 800e9de:	f000 f81d 	bl	800ea1c <_isatty_r>
 800e9e2:	b128      	cbz	r0, 800e9f0 <__smakebuf_r+0x70>
 800e9e4:	89a3      	ldrh	r3, [r4, #12]
 800e9e6:	f023 0303 	bic.w	r3, r3, #3
 800e9ea:	f043 0301 	orr.w	r3, r3, #1
 800e9ee:	81a3      	strh	r3, [r4, #12]
 800e9f0:	89a3      	ldrh	r3, [r4, #12]
 800e9f2:	431d      	orrs	r5, r3
 800e9f4:	81a5      	strh	r5, [r4, #12]
 800e9f6:	e7cf      	b.n	800e998 <__smakebuf_r+0x18>

0800e9f8 <_fstat_r>:
 800e9f8:	b538      	push	{r3, r4, r5, lr}
 800e9fa:	4d07      	ldr	r5, [pc, #28]	@ (800ea18 <_fstat_r+0x20>)
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	4604      	mov	r4, r0
 800ea00:	4608      	mov	r0, r1
 800ea02:	4611      	mov	r1, r2
 800ea04:	602b      	str	r3, [r5, #0]
 800ea06:	f7f3 fbab 	bl	8002160 <_fstat>
 800ea0a:	1c43      	adds	r3, r0, #1
 800ea0c:	d102      	bne.n	800ea14 <_fstat_r+0x1c>
 800ea0e:	682b      	ldr	r3, [r5, #0]
 800ea10:	b103      	cbz	r3, 800ea14 <_fstat_r+0x1c>
 800ea12:	6023      	str	r3, [r4, #0]
 800ea14:	bd38      	pop	{r3, r4, r5, pc}
 800ea16:	bf00      	nop
 800ea18:	20000dd4 	.word	0x20000dd4

0800ea1c <_isatty_r>:
 800ea1c:	b538      	push	{r3, r4, r5, lr}
 800ea1e:	4d06      	ldr	r5, [pc, #24]	@ (800ea38 <_isatty_r+0x1c>)
 800ea20:	2300      	movs	r3, #0
 800ea22:	4604      	mov	r4, r0
 800ea24:	4608      	mov	r0, r1
 800ea26:	602b      	str	r3, [r5, #0]
 800ea28:	f7f3 fbaa 	bl	8002180 <_isatty>
 800ea2c:	1c43      	adds	r3, r0, #1
 800ea2e:	d102      	bne.n	800ea36 <_isatty_r+0x1a>
 800ea30:	682b      	ldr	r3, [r5, #0]
 800ea32:	b103      	cbz	r3, 800ea36 <_isatty_r+0x1a>
 800ea34:	6023      	str	r3, [r4, #0]
 800ea36:	bd38      	pop	{r3, r4, r5, pc}
 800ea38:	20000dd4 	.word	0x20000dd4

0800ea3c <_init>:
 800ea3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea3e:	bf00      	nop
 800ea40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea42:	bc08      	pop	{r3}
 800ea44:	469e      	mov	lr, r3
 800ea46:	4770      	bx	lr

0800ea48 <_fini>:
 800ea48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea4a:	bf00      	nop
 800ea4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea4e:	bc08      	pop	{r3}
 800ea50:	469e      	mov	lr, r3
 800ea52:	4770      	bx	lr
