Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Sat Apr 12 10:30:58 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                 2534        0.104        0.000                      0                 2534        4.500        0.000                       0                   947  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.410        0.000                      0                 2534        0.104        0.000                      0                 2534        4.500        0.000                       0                   947  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 2.202ns (23.302%)  route 7.248ns (76.698%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.404     9.638    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.966 r  game_datapath/game_cu/D_b_dff_q[25]_i_1/O
                         net (fo=4, routed)           0.841    10.807    game_datapath/game_cu/D_temp1_reg_q_reg[25]
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.931 f  game_datapath/game_cu/D_motor_direction_reg_q[27]_i_9/O
                         net (fo=2, routed)           0.620    11.551    game_datapath/game_cu/D_motor_direction_reg_q[27]_i_6_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.675 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63/O
                         net (fo=1, routed)           0.000    11.675    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.188 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.778    12.966    game_datapath/game_cu/game_alu/data11
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7/O
                         net (fo=1, routed)           0.663    13.753    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.877 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_1/O
                         net (fo=7, routed)           0.704    14.581    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[0]
    SLICE_X53Y70         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.431    14.835    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[0]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y70         FDRE (Setup_fdre_C_D)       -0.067    14.991    game_datapath/game_regfiles/D_counter_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 2.202ns (23.723%)  route 7.080ns (76.277%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.404     9.638    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.966 r  game_datapath/game_cu/D_b_dff_q[25]_i_1/O
                         net (fo=4, routed)           0.841    10.807    game_datapath/game_cu/D_temp1_reg_q_reg[25]
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.931 f  game_datapath/game_cu/D_motor_direction_reg_q[27]_i_9/O
                         net (fo=2, routed)           0.620    11.551    game_datapath/game_cu/D_motor_direction_reg_q[27]_i_6_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.675 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63/O
                         net (fo=1, routed)           0.000    11.675    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.188 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.778    12.966    game_datapath/game_cu/game_alu/data11
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7/O
                         net (fo=1, routed)           0.663    13.753    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.877 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_1/O
                         net (fo=7, routed)           0.536    14.413    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[0]
    SLICE_X57Y68         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.433    14.837    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.067    15.006    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 2.202ns (23.723%)  route 7.080ns (76.277%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.404     9.638    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.966 r  game_datapath/game_cu/D_b_dff_q[25]_i_1/O
                         net (fo=4, routed)           0.841    10.807    game_datapath/game_cu/D_temp1_reg_q_reg[25]
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.931 f  game_datapath/game_cu/D_motor_direction_reg_q[27]_i_9/O
                         net (fo=2, routed)           0.620    11.551    game_datapath/game_cu/D_motor_direction_reg_q[27]_i_6_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.675 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63/O
                         net (fo=1, routed)           0.000    11.675    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.188 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.778    12.966    game_datapath/game_cu/game_alu/data11
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7/O
                         net (fo=1, routed)           0.663    13.753    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.877 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_1/O
                         net (fo=7, routed)           0.536    14.413    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[0]
    SLICE_X56Y68         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.433    14.837    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)       -0.031    15.042    game_datapath/game_regfiles/D_temp1_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 2.202ns (24.127%)  route 6.925ns (75.873%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.404     9.638    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.966 r  game_datapath/game_cu/D_b_dff_q[25]_i_1/O
                         net (fo=4, routed)           0.841    10.807    game_datapath/game_cu/D_temp1_reg_q_reg[25]
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.931 f  game_datapath/game_cu/D_motor_direction_reg_q[27]_i_9/O
                         net (fo=2, routed)           0.620    11.551    game_datapath/game_cu/D_motor_direction_reg_q[27]_i_6_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.675 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63/O
                         net (fo=1, routed)           0.000    11.675    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.188 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.778    12.966    game_datapath/game_cu/game_alu/data11
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7/O
                         net (fo=1, routed)           0.663    13.753    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.877 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_1/O
                         net (fo=7, routed)           0.381    14.258    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[0]
    SLICE_X57Y73         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.428    14.832    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)       -0.058    15.010    game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 2.202ns (24.127%)  route 6.925ns (75.873%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.404     9.638    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.966 r  game_datapath/game_cu/D_b_dff_q[25]_i_1/O
                         net (fo=4, routed)           0.841    10.807    game_datapath/game_cu/D_temp1_reg_q_reg[25]
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.931 f  game_datapath/game_cu/D_motor_direction_reg_q[27]_i_9/O
                         net (fo=2, routed)           0.620    11.551    game_datapath/game_cu/D_motor_direction_reg_q[27]_i_6_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.675 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63/O
                         net (fo=1, routed)           0.000    11.675    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.188 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.778    12.966    game_datapath/game_cu/game_alu/data11
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7/O
                         net (fo=1, routed)           0.663    13.753    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.877 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_1/O
                         net (fo=7, routed)           0.381    14.258    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[0]
    SLICE_X56Y73         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.428    14.832    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X56Y73         FDRE (Setup_fdre_C_D)       -0.031    15.037    game_datapath/game_regfiles/D_data_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 2.202ns (24.505%)  route 6.784ns (75.495%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.404     9.638    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.966 r  game_datapath/game_cu/D_b_dff_q[25]_i_1/O
                         net (fo=4, routed)           0.841    10.807    game_datapath/game_cu/D_temp1_reg_q_reg[25]
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.931 f  game_datapath/game_cu/D_motor_direction_reg_q[27]_i_9/O
                         net (fo=2, routed)           0.620    11.551    game_datapath/game_cu/D_motor_direction_reg_q[27]_i_6_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.675 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63/O
                         net (fo=1, routed)           0.000    11.675    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_63_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.188 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.778    12.966    game_datapath/game_cu/game_alu/data11
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7/O
                         net (fo=1, routed)           0.663    13.753    game_datapath/game_cu/D_motor_direction_reg_q[0]_i_7_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.877 r  game_datapath/game_cu/D_motor_direction_reg_q[0]_i_1/O
                         net (fo=7, routed)           0.240    14.117    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[0]
    SLICE_X57Y72         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.429    14.833    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)       -0.067    15.002    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.530ns (29.286%)  route 6.109ns (70.714%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.402     9.636    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I2_O)        0.328     9.964 r  game_datapath/game_cu/D_b_dff_q[20]_i_1/O
                         net (fo=5, routed)           0.769    10.734    game_datapath/game_cu/D_temp1_reg_q_reg[20]
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.858 r  game_datapath/game_cu/D_motor_direction_reg_q[23]_i_6/O
                         net (fo=1, routed)           0.000    10.858    game_datapath/game_cu/D_motor_direction_reg_q[23]_i_6_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.390 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.399    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.513 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.513    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.752 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.720    12.471    game_datapath/game_cu/game_alu/data0[30]
    SLICE_X57Y76         LUT3 (Prop_lut3_I2_O)        0.328    12.799 r  game_datapath/game_cu/D_motor_direction_reg_q[30]_i_1/O
                         net (fo=7, routed)           0.971    13.770    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[30]
    SLICE_X58Y81         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.498    14.902    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[30]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X58Y81         FDRE (Setup_fdre_C_D)       -0.260    14.865    game_datapath/game_regfiles/D_data_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 2.530ns (29.339%)  route 6.093ns (70.661%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.402     9.636    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I2_O)        0.328     9.964 r  game_datapath/game_cu/D_b_dff_q[20]_i_1/O
                         net (fo=5, routed)           0.769    10.734    game_datapath/game_cu/D_temp1_reg_q_reg[20]
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.858 r  game_datapath/game_cu/D_motor_direction_reg_q[23]_i_6/O
                         net (fo=1, routed)           0.000    10.858    game_datapath/game_cu/D_motor_direction_reg_q[23]_i_6_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.390 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.399    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.513 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.513    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.752 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.720    12.471    game_datapath/game_cu/game_alu/data0[30]
    SLICE_X57Y76         LUT3 (Prop_lut3_I2_O)        0.328    12.799 r  game_datapath/game_cu/D_motor_direction_reg_q[30]_i_1/O
                         net (fo=7, routed)           0.955    13.754    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[30]
    SLICE_X59Y78         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.496    14.900    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[30]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)       -0.260    14.863    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 2.494ns (29.068%)  route 6.086ns (70.932%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.402     9.636    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I2_O)        0.328     9.964 r  game_datapath/game_cu/D_b_dff_q[20]_i_1/O
                         net (fo=5, routed)           0.769    10.734    game_datapath/game_cu/D_temp1_reg_q_reg[20]
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.858 r  game_datapath/game_cu/D_motor_direction_reg_q[23]_i_6/O
                         net (fo=1, routed)           0.000    10.858    game_datapath/game_cu/D_motor_direction_reg_q[23]_i_6_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.390 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.399    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.712 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.839    12.551    game_datapath/game_cu/game_alu/data0[27]
    SLICE_X58Y76         LUT3 (Prop_lut3_I2_O)        0.332    12.883 r  game_datapath/game_cu/D_motor_direction_reg_q[27]_i_1/O
                         net (fo=7, routed)           0.828    13.711    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[27]
    SLICE_X58Y78         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.496    14.900    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y78         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[27]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.283    14.840    game_datapath/game_regfiles/D_temp1_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.530ns (29.406%)  route 6.074ns (70.594%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.547     5.131    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     5.550 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]/Q
                         net (fo=138, routed)         0.913     6.463    game_datapath/game_cu/Q[2]
    SLICE_X53Y69         LUT5 (Prop_lut5_I1_O)        0.296     6.759 f  game_datapath/game_cu/FSM_onehot_D_game_fsm_q[12]_i_9/O
                         net (fo=41, routed)          1.325     8.084    game_datapath/game_cu/D_stage_q_reg[3]_1
    SLICE_X56Y67         LUT4 (Prop_lut4_I1_O)        0.150     8.234 f  game_datapath/game_cu/D_b_dff_q[31]_i_3/O
                         net (fo=30, routed)          1.402     9.636    game_datapath/game_cu/D_b_dff_q[31]_i_3_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I2_O)        0.328     9.964 r  game_datapath/game_cu/D_b_dff_q[20]_i_1/O
                         net (fo=5, routed)           0.769    10.734    game_datapath/game_cu/D_temp1_reg_q_reg[20]
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.858 r  game_datapath/game_cu/D_motor_direction_reg_q[23]_i_6/O
                         net (fo=1, routed)           0.000    10.858    game_datapath/game_cu/D_motor_direction_reg_q[23]_i_6_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.390 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.399    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.513 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.513    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.752 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.720    12.471    game_datapath/game_cu/game_alu/data0[30]
    SLICE_X57Y76         LUT3 (Prop_lut3_I2_O)        0.328    12.799 r  game_datapath/game_cu/D_motor_direction_reg_q[30]_i_1/O
                         net (fo=7, routed)           0.935    13.735    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[30]
    SLICE_X59Y81         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.498    14.902    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[30]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)       -0.245    14.880    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  1.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.558     1.502    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[3]/Q
                         net (fo=1, routed)           0.052     1.695    debugger/D_p0_score_dff_q_reg[31]_0[3]
    SLICE_X50Y67         FDRE                                         r  debugger/D_p0_score_dff_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.826     2.016    debugger/clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  debugger/D_p0_score_dff_q_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.076     1.591    debugger/D_p0_score_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_data_dff_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.586     1.530    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game_datapath/game_regfiles/D_data_reg_q_reg[28]/Q
                         net (fo=1, routed)           0.113     1.784    debugger/D_data_dff_q_reg[31]_0[28]
    SLICE_X63Y82         FDRE                                         r  debugger/D_data_dff_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.855     2.045    debugger/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  debugger/D_data_dff_q_reg[28]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.076     1.642    debugger/D_data_dff_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_motor_direction_dff_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.585     1.529    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/Q
                         net (fo=1, routed)           0.097     1.767    debugger/D_motor_direction_dff_q_reg[31]_0[26]
    SLICE_X60Y81         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.853     2.042    debugger/clk_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[26]/C
                         clock pessimism             -0.500     1.543    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.076     1.619    debugger/D_motor_direction_dff_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.587     1.531    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[20]/Q
                         net (fo=4, routed)           0.099     1.771    game_datapath/rng_2000/pn_gen/D_x_q[20]
    SLICE_X64Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  game_datapath/rng_2000/pn_gen/D_w_q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.816    game_datapath/rng_2000/pn_gen/D_w_d[20]
    SLICE_X64Y67         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.855     2.045    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[20]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.120     1.664    game_datapath/rng_2000/pn_gen/D_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.588     1.532    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[14]/Q
                         net (fo=4, routed)           0.099     1.772    game_datapath/rng_2000/pn_gen/D_x_q[14]
    SLICE_X60Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  game_datapath/rng_2000/pn_gen/D_w_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.817    game_datapath/rng_2000/pn_gen/D_w_d[14]
    SLICE_X60Y65         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.855     2.045    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[14]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.120     1.665    game_datapath/rng_2000/pn_gen/D_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.586     1.530    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[18]/Q
                         net (fo=4, routed)           0.103     1.774    game_datapath/rng_2000/pn_gen/D_x_q[18]
    SLICE_X64Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  game_datapath/rng_2000/pn_gen/D_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.819    game_datapath/rng_2000/pn_gen/D_w_d[18]
    SLICE_X64Y68         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.854     2.044    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[18]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121     1.664    game_datapath/rng_2000/pn_gen/D_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_data_dff_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.585     1.529    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  game_datapath/game_regfiles/D_data_reg_q_reg[26]/Q
                         net (fo=1, routed)           0.126     1.795    debugger/D_data_dff_q_reg[31]_0[26]
    SLICE_X62Y81         FDRE                                         r  debugger/D_data_dff_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.854     2.044    debugger/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  debugger/D_data_dff_q_reg[26]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.075     1.640    debugger/D_data_dff_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.558     1.502    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[4]/Q
                         net (fo=1, routed)           0.118     1.760    debugger/D_p0_score_dff_q_reg[31]_0[4]
    SLICE_X49Y67         FDRE                                         r  debugger/D_p0_score_dff_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.825     2.015    debugger/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  debugger/D_p0_score_dff_q_reg[4]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.066     1.602    debugger/D_p0_score_dff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.582     1.526    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[19]/Q
                         net (fo=1, routed)           0.110     1.777    debugger/D_p0_score_dff_q_reg[31]_0[19]
    SLICE_X61Y79         FDRE                                         r  debugger/D_p0_score_dff_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.850     2.040    debugger/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  debugger/D_p0_score_dff_q_reg[19]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.076     1.617    debugger/D_p0_score_dff_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.558     1.502    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[7]/Q
                         net (fo=1, routed)           0.059     1.689    debugger/D_p0_score_dff_q_reg[31]_0[7]
    SLICE_X50Y67         FDRE                                         r  debugger/D_p0_score_dff_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.826     2.016    debugger/clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  debugger/D_p0_score_dff_q_reg[7]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.011     1.526    debugger/D_p0_score_dff_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y78   debugger/D_a_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y79   debugger/D_a_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y69   debugger/D_a_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y71   debugger/D_a_dff_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y71   debugger/D_a_dff_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y71   debugger/D_a_dff_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y71   debugger/D_a_dff_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y71   debugger/D_a_dff_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y71   debugger/D_a_dff_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y69   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y69   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y71   debugger/D_a_dff_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y71   debugger/D_a_dff_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   debugger/D_a_dff_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   debugger/D_a_dff_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y69   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y69   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y71   debugger/D_a_dff_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y71   debugger/D_a_dff_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   debugger/D_a_dff_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   debugger/D_a_dff_q_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 5.588ns (61.417%)  route 3.510ns (38.583%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.614     5.198    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  motor/pwm/ctr/D_ctr_q_reg[4]/Q
                         net (fo=5, routed)           1.103     6.819    motor/pwm/ctr/M_ctr_value[1]
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.943 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.943    motor/pwm/ctr_n_4
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.475 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.475    motor/pwm/pulse0_carry_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.746 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.577     8.323    motor/pwm/D_cur_value_q_reg[8]_0[0]
    SLICE_X61Y70         LUT2 (Prop_lut2_I0_O)        0.399     8.722 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.830    10.552    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    14.296 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    14.296    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 5.359ns (60.462%)  route 3.504ns (39.538%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.614     5.198    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  motor/pwm/ctr/D_ctr_q_reg[4]/Q
                         net (fo=5, routed)           1.103     6.819    motor/pwm/ctr/M_ctr_value[1]
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.943 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.943    motor/pwm/ctr_n_4
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.475 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.475    motor/pwm/pulse0_carry_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.746 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.577     8.323    game_datapath/game_regfiles/motorIN1[0]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.373     8.696 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.824    10.521    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.062 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.062    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.474ns  (logic 4.002ns (47.226%)  route 4.472ns (52.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.551     5.135    tx/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           4.472    10.063    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    13.609 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.609    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.428ns (62.254%)  route 0.866ns (37.746%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.556     1.500    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.475     2.116    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X61Y70         LUT2 (Prop_lut2_I0_O)        0.045     2.161 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.390     2.551    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.793 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.793    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.489ns (63.195%)  route 0.867ns (36.805%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.556     1.500    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.475     2.116    motor/pwm/motorIN2[0]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.044     2.160 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     2.552    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.304     3.857 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.857    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.042ns  (logic 1.388ns (45.620%)  route 1.654ns (54.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.559     1.503    tx/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.654     3.298    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     4.545 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.545    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 1.634ns (22.292%)  route 5.695ns (77.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.782     6.292    reset_cond/rst_n_IBUF
    SLICE_X53Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.913     7.329    reset_cond/M_reset_cond_in
    SLICE_X53Y71         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.430     4.834    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.634ns (23.497%)  route 5.320ns (76.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.782     6.292    reset_cond/rst_n_IBUF
    SLICE_X53Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     6.953    reset_cond/M_reset_cond_in
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.435     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.634ns (23.497%)  route 5.320ns (76.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.782     6.292    reset_cond/rst_n_IBUF
    SLICE_X53Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     6.953    reset_cond/M_reset_cond_in
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.435     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.634ns (23.497%)  route 5.320ns (76.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.782     6.292    reset_cond/rst_n_IBUF
    SLICE_X53Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     6.953    reset_cond/M_reset_cond_in
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.435     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.087ns  (logic 1.495ns (29.397%)  route 3.591ns (70.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           3.591     5.087    rx/usb_rx_IBUF
    SLICE_X49Y82         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.433     4.837    rx/clk_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1393461335[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.890ns  (logic 1.489ns (51.525%)  route 1.401ns (48.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.401     2.890    forLoop_idx_0_1393461335[0].p0_button_cond/sync/D[0]
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1393461335[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.495     4.899    forLoop_idx_0_1393461335[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1393461335[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1393461335[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.810ns  (logic 1.492ns (53.108%)  route 1.317ns (46.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.317     2.810    forLoop_idx_0_1393461335[1].p0_button_cond/sync/D[0]
    SLICE_X64Y79         FDRE                                         r  forLoop_idx_0_1393461335[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.498     4.902    forLoop_idx_0_1393461335[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  forLoop_idx_0_1393461335[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_941172384[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 1.486ns (59.037%)  route 1.031ns (40.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.031     2.518    forLoop_idx_0_941172384[1].p1_button_cond/sync/D[0]
    SLICE_X65Y74         FDRE                                         r  forLoop_idx_0_941172384[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.492     4.896    forLoop_idx_0_941172384[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  forLoop_idx_0_941172384[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_941172384[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.513ns  (logic 1.486ns (59.104%)  route 1.028ns (40.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.028     2.513    forLoop_idx_0_941172384[0].p1_button_cond/sync/D[0]
    SLICE_X65Y74         FDRE                                         r  forLoop_idx_0_941172384[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.492     4.896    forLoop_idx_0_941172384[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  forLoop_idx_0_941172384[0].p1_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_941172384[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.253ns (39.261%)  route 0.392ns (60.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.392     0.645    forLoop_idx_0_941172384[0].p1_button_cond/sync/D[0]
    SLICE_X65Y74         FDRE                                         r  forLoop_idx_0_941172384[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.847     2.037    forLoop_idx_0_941172384[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  forLoop_idx_0_941172384[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_941172384[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.254ns (39.005%)  route 0.397ns (60.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.397     0.651    forLoop_idx_0_941172384[1].p1_button_cond/sync/D[0]
    SLICE_X65Y74         FDRE                                         r  forLoop_idx_0_941172384[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.847     2.037    forLoop_idx_0_941172384[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  forLoop_idx_0_941172384[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1393461335[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.260ns (32.754%)  route 0.533ns (67.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.533     0.793    forLoop_idx_0_1393461335[1].p0_button_cond/sync/D[0]
    SLICE_X64Y79         FDRE                                         r  forLoop_idx_0_1393461335[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.852     2.042    forLoop_idx_0_1393461335[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  forLoop_idx_0_1393461335[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1393461335[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.257ns (30.612%)  route 0.582ns (69.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.582     0.838    forLoop_idx_0_1393461335[0].p0_button_cond/sync/D[0]
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1393461335[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.850     2.040    forLoop_idx_0_1393461335[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1393461335[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.263ns (14.247%)  route 1.583ns (85.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.583     1.846    rx/usb_rx_IBUF
    SLICE_X49Y82         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.825     2.015    rx/clk_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.322ns (12.226%)  route 2.315ns (87.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.132     2.410    reset_cond/rst_n_IBUF
    SLICE_X53Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.455 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.637    reset_cond/M_reset_cond_in
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.322ns (12.226%)  route 2.315ns (87.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.132     2.410    reset_cond/rst_n_IBUF
    SLICE_X53Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.455 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.637    reset_cond/M_reset_cond_in
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.322ns (12.226%)  route 2.315ns (87.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.132     2.410    reset_cond/rst_n_IBUF
    SLICE_X53Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.455 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.637    reset_cond/M_reset_cond_in
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y66         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.802ns  (logic 0.322ns (11.507%)  route 2.479ns (88.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.132     2.410    reset_cond/rst_n_IBUF
    SLICE_X53Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.455 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.347     2.802    reset_cond/M_reset_cond_in
    SLICE_X53Y71         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





