set moduleName dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0}
set C_modelType { int 48 }
set C_modelArgList {
	{ kernel_data_V_1_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_26 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_1_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 48} ]}
# RTL Port declarations: 
set portNum 36
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_1_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_1_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_1_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_1_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_1_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_1_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_1_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_1_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_1_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_1_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_1_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_1_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_1_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_1_13 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_1_14 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_1_15 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_1_16 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_1_17 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_1_18 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_1_19 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_1_20 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_1_21 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_1_22 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_1_23 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_1_24 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_1_25 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_1_26 sc_in sc_lv 16 signal 26 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_return_2 sc_out sc_lv 16 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_26", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "86", "EstimateLatencyMax" : "87",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "w5_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx4_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w5_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_275_16_1_1_U141", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_32_16_1_1_U142", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mul_mul_10s_16s_26_3_1_U143", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0 {
		outidx4 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_1_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_26 {Type I LastRead 2 FirstWrite -1}
		w5_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "86", "Max" : "87"}
	, {"Name" : "Interval", "Min" : "81", "Max" : "81"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_1_0 { ap_none {  { kernel_data_V_1_0 in_data 0 16 } } }
	kernel_data_V_1_1 { ap_none {  { kernel_data_V_1_1 in_data 0 16 } } }
	kernel_data_V_1_2 { ap_none {  { kernel_data_V_1_2 in_data 0 16 } } }
	kernel_data_V_1_3 { ap_none {  { kernel_data_V_1_3 in_data 0 16 } } }
	kernel_data_V_1_4 { ap_none {  { kernel_data_V_1_4 in_data 0 16 } } }
	kernel_data_V_1_5 { ap_none {  { kernel_data_V_1_5 in_data 0 16 } } }
	kernel_data_V_1_6 { ap_none {  { kernel_data_V_1_6 in_data 0 16 } } }
	kernel_data_V_1_7 { ap_none {  { kernel_data_V_1_7 in_data 0 16 } } }
	kernel_data_V_1_8 { ap_none {  { kernel_data_V_1_8 in_data 0 16 } } }
	kernel_data_V_1_9 { ap_none {  { kernel_data_V_1_9 in_data 0 16 } } }
	kernel_data_V_1_10 { ap_none {  { kernel_data_V_1_10 in_data 0 16 } } }
	kernel_data_V_1_11 { ap_none {  { kernel_data_V_1_11 in_data 0 16 } } }
	kernel_data_V_1_12 { ap_none {  { kernel_data_V_1_12 in_data 0 16 } } }
	kernel_data_V_1_13 { ap_none {  { kernel_data_V_1_13 in_data 0 16 } } }
	kernel_data_V_1_14 { ap_none {  { kernel_data_V_1_14 in_data 0 16 } } }
	kernel_data_V_1_15 { ap_none {  { kernel_data_V_1_15 in_data 0 16 } } }
	kernel_data_V_1_16 { ap_none {  { kernel_data_V_1_16 in_data 0 16 } } }
	kernel_data_V_1_17 { ap_none {  { kernel_data_V_1_17 in_data 0 16 } } }
	kernel_data_V_1_18 { ap_none {  { kernel_data_V_1_18 in_data 0 16 } } }
	kernel_data_V_1_19 { ap_none {  { kernel_data_V_1_19 in_data 0 16 } } }
	kernel_data_V_1_20 { ap_none {  { kernel_data_V_1_20 in_data 0 16 } } }
	kernel_data_V_1_21 { ap_none {  { kernel_data_V_1_21 in_data 0 16 } } }
	kernel_data_V_1_22 { ap_none {  { kernel_data_V_1_22 in_data 0 16 } } }
	kernel_data_V_1_23 { ap_none {  { kernel_data_V_1_23 in_data 0 16 } } }
	kernel_data_V_1_24 { ap_none {  { kernel_data_V_1_24 in_data 0 16 } } }
	kernel_data_V_1_25 { ap_none {  { kernel_data_V_1_25 in_data 0 16 } } }
	kernel_data_V_1_26 { ap_none {  { kernel_data_V_1_26 in_data 0 16 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0}
set C_modelType { int 48 }
set C_modelArgList {
	{ kernel_data_V_1_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_26 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_1_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 48} ]}
# RTL Port declarations: 
set portNum 36
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_1_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_1_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_1_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_1_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_1_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_1_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_1_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_1_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_1_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_1_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_1_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_1_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_1_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_1_13 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_1_14 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_1_15 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_1_16 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_1_17 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_1_18 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_1_19 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_1_20 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_1_21 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_1_22 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_1_23 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_1_24 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_1_25 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_1_26 sc_in sc_lv 16 signal 26 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_return_2 sc_out sc_lv 16 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_1_26", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "86", "EstimateLatencyMax" : "87",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "w5_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx4_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w5_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_275_16_1_1_U141", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_32_16_1_1_U142", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mul_mul_10s_16s_26_3_1_U143", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0 {
		outidx4 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_1_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_26 {Type I LastRead 2 FirstWrite -1}
		w5_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "86", "Max" : "87"}
	, {"Name" : "Interval", "Min" : "81", "Max" : "81"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_1_0 { ap_none {  { kernel_data_V_1_0 in_data 0 16 } } }
	kernel_data_V_1_1 { ap_none {  { kernel_data_V_1_1 in_data 0 16 } } }
	kernel_data_V_1_2 { ap_none {  { kernel_data_V_1_2 in_data 0 16 } } }
	kernel_data_V_1_3 { ap_none {  { kernel_data_V_1_3 in_data 0 16 } } }
	kernel_data_V_1_4 { ap_none {  { kernel_data_V_1_4 in_data 0 16 } } }
	kernel_data_V_1_5 { ap_none {  { kernel_data_V_1_5 in_data 0 16 } } }
	kernel_data_V_1_6 { ap_none {  { kernel_data_V_1_6 in_data 0 16 } } }
	kernel_data_V_1_7 { ap_none {  { kernel_data_V_1_7 in_data 0 16 } } }
	kernel_data_V_1_8 { ap_none {  { kernel_data_V_1_8 in_data 0 16 } } }
	kernel_data_V_1_9 { ap_none {  { kernel_data_V_1_9 in_data 0 16 } } }
	kernel_data_V_1_10 { ap_none {  { kernel_data_V_1_10 in_data 0 16 } } }
	kernel_data_V_1_11 { ap_none {  { kernel_data_V_1_11 in_data 0 16 } } }
	kernel_data_V_1_12 { ap_none {  { kernel_data_V_1_12 in_data 0 16 } } }
	kernel_data_V_1_13 { ap_none {  { kernel_data_V_1_13 in_data 0 16 } } }
	kernel_data_V_1_14 { ap_none {  { kernel_data_V_1_14 in_data 0 16 } } }
	kernel_data_V_1_15 { ap_none {  { kernel_data_V_1_15 in_data 0 16 } } }
	kernel_data_V_1_16 { ap_none {  { kernel_data_V_1_16 in_data 0 16 } } }
	kernel_data_V_1_17 { ap_none {  { kernel_data_V_1_17 in_data 0 16 } } }
	kernel_data_V_1_18 { ap_none {  { kernel_data_V_1_18 in_data 0 16 } } }
	kernel_data_V_1_19 { ap_none {  { kernel_data_V_1_19 in_data 0 16 } } }
	kernel_data_V_1_20 { ap_none {  { kernel_data_V_1_20 in_data 0 16 } } }
	kernel_data_V_1_21 { ap_none {  { kernel_data_V_1_21 in_data 0 16 } } }
	kernel_data_V_1_22 { ap_none {  { kernel_data_V_1_22 in_data 0 16 } } }
	kernel_data_V_1_23 { ap_none {  { kernel_data_V_1_23 in_data 0 16 } } }
	kernel_data_V_1_24 { ap_none {  { kernel_data_V_1_24 in_data 0 16 } } }
	kernel_data_V_1_25 { ap_none {  { kernel_data_V_1_25 in_data 0 16 } } }
	kernel_data_V_1_26 { ap_none {  { kernel_data_V_1_26 in_data 0 16 } } }
}
