
*** Running vivado
    with args -log test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/spline/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Git/spline/DAQ_Z30/test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Git/spline/DAQ_Z30/test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test -part xc7z030ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030ffg676-2
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37236
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.949 ; gain = 44.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:4]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kr_cul' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:3]
WARNING: [Synth 8-324] index 22 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 22 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 22 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 22 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 23 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 23 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 23 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 23 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 24 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 24 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 24 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 24 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 25 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 25 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 25 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 25 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 26 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 26 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 26 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 26 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 27 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 27 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 27 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 27 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 28 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 28 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 28 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 28 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 29 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 29 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 29 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 29 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 30 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 30 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 30 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 30 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 31 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 31 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 31 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 31 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 32 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 32 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 32 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 32 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 33 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 33 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 33 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 33 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 34 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 34 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 34 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 34 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 35 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 35 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 35 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 35 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 36 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 36 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 36 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 36 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 37 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 37 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 37 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 37 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 38 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 38 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 38 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 38 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 39 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 39 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 39 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 39 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 40 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 40 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 40 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 40 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 41 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 41 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 41 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 41 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 42 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 42 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 42 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 42 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 43 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 43 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 43 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 43 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 44 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 44 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 44 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 44 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 45 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 45 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 45 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 45 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
WARNING: [Synth 8-324] index 46 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:93]
WARNING: [Synth 8-324] index 46 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:94]
WARNING: [Synth 8-324] index 46 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:95]
WARNING: [Synth 8-324] index 46 out of range [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:96]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'mult' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/mult.v:2]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_cell' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/mult_cell.v:2]
	Parameter N bound to: 31 - type: integer 
	Parameter M bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_cell' (1#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/mult_cell.v:2]
INFO: [Synth 8-6157] synthesizing module 'comple_decode' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_decode.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comple_decode' (2#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'comple_decode__parameterized0' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_decode.v:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comple_decode__parameterized0' (2#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'comple_encode' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_encode.v:23]
	Parameter N bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comple_encode' (3#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_encode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mult' (4#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/mult.v:2]
INFO: [Synth 8-6157] synthesizing module 'minus' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/minus.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'minus' (5#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/minus.v:3]
WARNING: [Synth 8-689] width (51) of port connection 'minus2' does not match port width (32) of module 'minus' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:159]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/div.v:2]
	Parameter N bound to: 44 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div_cell' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/div_cell.v:3]
	Parameter N bound to: 43 - type: integer 
	Parameter M bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'div_cell' (6#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/div_cell.v:3]
INFO: [Synth 8-6157] synthesizing module 'comple_decode__parameterized1' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_decode.v:23]
	Parameter N bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comple_decode__parameterized1' (6#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'comple_encode__parameterized0' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_encode.v:23]
	Parameter N bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comple_encode__parameterized0' (6#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/comple_encode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'div' (7#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/div.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'res' does not match port width (44) of module 'div' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:192]
WARNING: [Synth 8-689] width (32) of port connection 'res' does not match port width (44) of module 'div' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:207]
INFO: [Synth 8-6155] done synthesizing module 'kr_cul' (8#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/kr_cul.v:3]
WARNING: [Synth 8-7071] port 'data_ready2' of module 'kr_cul' is unconnected for instance 'u_kr_cul' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:382]
WARNING: [Synth 8-7023] instance 'u_kr_cul' of module 'kr_cul' has 13 connections declared, but only 12 given [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:382]
INFO: [Synth 8-6157] synthesizing module 'ABCD_cul' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/ABCD_cul.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'res' does not match port width (44) of module 'div' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/ABCD_cul.v:205]
INFO: [Synth 8-6155] done synthesizing module 'ABCD_cul' (9#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/ABCD_cul.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_cul' [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/data_cul.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_cul' (10#1) [D:/FPGAproj/project_1/project_1.srcs/sources_1/new/data_cul.v:1]
WARNING: [Synth 8-7071] port 'data_ready2' of module 'kr_cul' is unconnected for instance 'u_kr_cul' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:382]
WARNING: [Synth 8-7023] instance 'u_kr_cul' of module 'kr_cul' has 13 connections declared, but only 12 given [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:382]
WARNING: [Synth 8-7071] port 'data_ready2' of module 'kr_cul' is unconnected for instance 'u_kr_cul' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:382]
WARNING: [Synth 8-7023] instance 'u_kr_cul' of module 'kr_cul' has 13 connections declared, but only 12 given [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:382]
WARNING: [Synth 8-7071] port 'data_ready2' of module 'kr_cul' is unconnected for instance 'u_kr_cul' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:382]
WARNING: [Synth 8-7023] instance 'u_kr_cul' of module 'kr_cul' has 13 connections declared, but only 12 given [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:382]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-2164-DESKTOP-V402F34/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (11#1) [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-2164-DESKTOP-V402F34/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-2164-DESKTOP-V402F34/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (12#1) [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-2164-DESKTOP-V402F34/realtime/blk_mem_gen_1_stub.v:6]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'test' (13#1) [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1290.773 ; gain = 150.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.695 ; gain = 169.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.695 ; gain = 169.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1473.469 ; gain = 29.652
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'my_blk_mem_gen_1'
Finished Parsing XDC File [d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'my_blk_mem_gen_1'
Parsing XDC File [d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_blk_mem_gen_0'
Finished Parsing XDC File [d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_blk_mem_gen_0'
Parsing XDC File [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/test.xdc]
Parsing XDC File [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1885.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1939.184 ; gain = 53.238
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for my_blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for my_blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[0].state_reg' in module 'test'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[1].state_reg' in module 'test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[0].state_reg' using encoding 'sequential' in module 'test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[1].state_reg' using encoding 'sequential' in module 'test'
INFO: [Synth 8-7082] The signal BLOCK[2].Ai_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Bi_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Ci_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Di_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "test/BLOCK[2].DataX_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal BLOCK[3].Ai_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[3].Bi_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[3].Ci_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[3].Di_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   80 Bit       Adders := 1     
	   2 Input   50 Bit       Adders := 8     
	   2 Input   43 Bit       Adders := 24    
	   3 Input   32 Bit       Adders := 16    
	   5 Input   32 Bit       Adders := 4     
	   4 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   31 Bit       Adders := 20    
	   2 Input   19 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               80 Bit    Registers := 3     
	               73 Bit    Registers := 516   
	               71 Bit    Registers := 4     
	               64 Bit    Registers := 5     
	               58 Bit    Registers := 12    
	               51 Bit    Registers := 8     
	               50 Bit    Registers := 304   
	               45 Bit    Registers := 20    
	               44 Bit    Registers := 24    
	               43 Bit    Registers := 1032  
	               32 Bit    Registers := 679   
	               20 Bit    Registers := 280   
	               19 Bit    Registers := 152   
	               14 Bit    Registers := 50    
	               13 Bit    Registers := 16    
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1636  
+---Multipliers : 
	              13x58  Multipliers := 4     
	              32x32  Multipliers := 4     
	              13x45  Multipliers := 8     
	              13x32  Multipliers := 12    
+---RAMs : 
	               7K Bit	(239 X 32 bit)          RAMs := 4     
	               7K Bit	(240 X 32 bit)          RAMs := 3     
	               6K Bit	(219 X 32 bit)          RAMs := 4     
	               6K Bit	(220 X 32 bit)          RAMs := 3     
	               4K Bit	(240 X 20 bit)          RAMs := 4     
	               4K Bit	(220 X 20 bit)          RAMs := 4     
	               4K Bit	(144 X 32 bit)          RAMs := 1     
	               3K Bit	(240 X 14 bit)          RAMs := 1     
	               3K Bit	(220 X 14 bit)          RAMs := 1     
	              320 Bit	(10 X 32 bit)          RAMs := 6     
	              288 Bit	(9 X 32 bit)          RAMs := 8     
	              200 Bit	(10 X 20 bit)          RAMs := 8     
+---Muxes : 
	   2 Input  140 Bit        Muxes := 6     
	   2 Input   80 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 16    
	   2 Input   50 Bit        Muxes := 304   
	   2 Input   44 Bit        Muxes := 48    
	   2 Input   43 Bit        Muxes := 1548  
	   2 Input   32 Bit        Muxes := 84    
	   3 Input   32 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 40    
	   2 Input   19 Bit        Muxes := 152   
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 8     
	  10 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 20    
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 703   
	   5 Input    1 Bit        Muxes := 71    
	   3 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 29    
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP temp0, operation Mode is: A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: Generating DSP temp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register temp_reg is absorbed into DSP temp_reg.
DSP Report: operator temp0 is absorbed into DSP temp_reg.
DSP Report: operator temp0 is absorbed into DSP temp_reg.
DSP Report: Generating DSP temp0, operation Mode is: A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: Generating DSP temp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register temp_reg is absorbed into DSP temp_reg.
DSP Report: operator temp0 is absorbed into DSP temp_reg.
DSP Report: operator temp0 is absorbed into DSP temp_reg.
DSP Report: Generating DSP Bi10, operation Mode is: A2*B.
DSP Report: register Bi10 is absorbed into DSP Bi10.
DSP Report: operator Bi10 is absorbed into DSP Bi10.
DSP Report: operator Bi10 is absorbed into DSP Bi10.
DSP Report: Generating DSP Bi1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Bi1_reg is absorbed into DSP Bi1_reg.
DSP Report: operator Bi10 is absorbed into DSP Bi1_reg.
DSP Report: operator Bi10 is absorbed into DSP Bi1_reg.
DSP Report: Generating DSP Ci10, operation Mode is: A2*B.
DSP Report: register Ci10 is absorbed into DSP Ci10.
DSP Report: operator Ci10 is absorbed into DSP Ci10.
DSP Report: operator Ci10 is absorbed into DSP Ci10.
DSP Report: Generating DSP Ci1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Ci1_reg is absorbed into DSP Ci1_reg.
DSP Report: operator Ci10 is absorbed into DSP Ci1_reg.
DSP Report: operator Ci10 is absorbed into DSP Ci1_reg.
DSP Report: Generating DSP Ci2_reg, operation Mode is: (A2*B)'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci2_reg.
DSP Report: register Ci2_reg is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: Generating DSP Ci20, operation Mode is: A2*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci20.
DSP Report: register Ci20 is absorbed into DSP Ci20.
DSP Report: operator Ci20 is absorbed into DSP Ci20.
DSP Report: operator Ci20 is absorbed into DSP Ci20.
DSP Report: Generating DSP Ci2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci2_reg.
DSP Report: register Ci2_reg is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: Generating DSP Di10, operation Mode is: A2*B.
DSP Report: register Di10 is absorbed into DSP Di10.
DSP Report: operator Di10 is absorbed into DSP Di10.
DSP Report: operator Di10 is absorbed into DSP Di10.
DSP Report: Generating DSP Di1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Di1_reg is absorbed into DSP Di1_reg.
DSP Report: operator Di10 is absorbed into DSP Di1_reg.
DSP Report: operator Di10 is absorbed into DSP Di1_reg.
DSP Report: Generating DSP Di2_reg, operation Mode is: (A*B2)'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di2_reg.
DSP Report: register Di2_reg is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: Generating DSP Di20, operation Mode is: A2*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di20.
DSP Report: register Di20 is absorbed into DSP Di20.
DSP Report: operator Di20 is absorbed into DSP Di20.
DSP Report: operator Di20 is absorbed into DSP Di20.
DSP Report: Generating DSP Di2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di2_reg.
DSP Report: register Di2_reg is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: Generating DSP Di3_reg, operation Mode is: (A*B'')'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di3_reg.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di3_reg.
DSP Report: register Di3_reg is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: Generating DSP Di30, operation Mode is: A*B''.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di30.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di30.
DSP Report: operator Di30 is absorbed into DSP Di30.
DSP Report: operator Di30 is absorbed into DSP Di30.
DSP Report: Generating DSP Di3_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di3_reg.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di3_reg.
DSP Report: register Di3_reg is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: Generating DSP Bi10, operation Mode is: A2*B.
DSP Report: register Bi10 is absorbed into DSP Bi10.
DSP Report: operator Bi10 is absorbed into DSP Bi10.
DSP Report: operator Bi10 is absorbed into DSP Bi10.
DSP Report: Generating DSP Bi1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Bi1_reg is absorbed into DSP Bi1_reg.
DSP Report: operator Bi10 is absorbed into DSP Bi1_reg.
DSP Report: operator Bi10 is absorbed into DSP Bi1_reg.
DSP Report: Generating DSP Ci10, operation Mode is: A2*B.
DSP Report: register Ci10 is absorbed into DSP Ci10.
DSP Report: operator Ci10 is absorbed into DSP Ci10.
DSP Report: operator Ci10 is absorbed into DSP Ci10.
DSP Report: Generating DSP Ci1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Ci1_reg is absorbed into DSP Ci1_reg.
DSP Report: operator Ci10 is absorbed into DSP Ci1_reg.
DSP Report: operator Ci10 is absorbed into DSP Ci1_reg.
DSP Report: Generating DSP Ci2_reg, operation Mode is: (A2*B)'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci2_reg.
DSP Report: register Ci2_reg is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: Generating DSP Ci20, operation Mode is: A2*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci20.
DSP Report: register Ci20 is absorbed into DSP Ci20.
DSP Report: operator Ci20 is absorbed into DSP Ci20.
DSP Report: operator Ci20 is absorbed into DSP Ci20.
DSP Report: Generating DSP Ci2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci2_reg.
DSP Report: register Ci2_reg is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: Generating DSP Di10, operation Mode is: A2*B.
DSP Report: register Di10 is absorbed into DSP Di10.
DSP Report: operator Di10 is absorbed into DSP Di10.
DSP Report: operator Di10 is absorbed into DSP Di10.
DSP Report: Generating DSP Di1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Di1_reg is absorbed into DSP Di1_reg.
DSP Report: operator Di10 is absorbed into DSP Di1_reg.
DSP Report: operator Di10 is absorbed into DSP Di1_reg.
DSP Report: Generating DSP Di2_reg, operation Mode is: (A*B2)'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di2_reg.
DSP Report: register Di2_reg is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: Generating DSP Di20, operation Mode is: A2*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di20.
DSP Report: register Di20 is absorbed into DSP Di20.
DSP Report: operator Di20 is absorbed into DSP Di20.
DSP Report: operator Di20 is absorbed into DSP Di20.
DSP Report: Generating DSP Di2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di2_reg.
DSP Report: register Di2_reg is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: Generating DSP Di3_reg, operation Mode is: (A*B'')'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di3_reg.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di3_reg.
DSP Report: register Di3_reg is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: Generating DSP Di30, operation Mode is: A*B''.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di30.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di30.
DSP Report: operator Di30 is absorbed into DSP Di30.
DSP Report: operator Di30 is absorbed into DSP Di30.
DSP Report: Generating DSP Di3_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di3_reg.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di3_reg.
DSP Report: register Di3_reg is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: Generating DSP Bi10, operation Mode is: A2*B.
DSP Report: register Bi10 is absorbed into DSP Bi10.
DSP Report: operator Bi10 is absorbed into DSP Bi10.
DSP Report: operator Bi10 is absorbed into DSP Bi10.
DSP Report: Generating DSP Bi1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Bi1_reg is absorbed into DSP Bi1_reg.
DSP Report: operator Bi10 is absorbed into DSP Bi1_reg.
DSP Report: operator Bi10 is absorbed into DSP Bi1_reg.
DSP Report: Generating DSP Ci10, operation Mode is: A2*B.
DSP Report: register Ci10 is absorbed into DSP Ci10.
DSP Report: operator Ci10 is absorbed into DSP Ci10.
DSP Report: operator Ci10 is absorbed into DSP Ci10.
DSP Report: Generating DSP Ci1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Ci1_reg is absorbed into DSP Ci1_reg.
DSP Report: operator Ci10 is absorbed into DSP Ci1_reg.
DSP Report: operator Ci10 is absorbed into DSP Ci1_reg.
DSP Report: Generating DSP Ci2_reg, operation Mode is: (A2*B)'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci2_reg.
DSP Report: register Ci2_reg is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: Generating DSP Ci20, operation Mode is: A2*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci20.
DSP Report: register Ci20 is absorbed into DSP Ci20.
DSP Report: operator Ci20 is absorbed into DSP Ci20.
DSP Report: operator Ci20 is absorbed into DSP Ci20.
DSP Report: Generating DSP Ci2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci2_reg.
DSP Report: register Ci2_reg is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: Generating DSP Di10, operation Mode is: A2*B.
DSP Report: register Di10 is absorbed into DSP Di10.
DSP Report: operator Di10 is absorbed into DSP Di10.
DSP Report: operator Di10 is absorbed into DSP Di10.
DSP Report: Generating DSP Di1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Di1_reg is absorbed into DSP Di1_reg.
DSP Report: operator Di10 is absorbed into DSP Di1_reg.
DSP Report: operator Di10 is absorbed into DSP Di1_reg.
DSP Report: Generating DSP Di2_reg, operation Mode is: (A*B2)'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di2_reg.
DSP Report: register Di2_reg is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: Generating DSP Di20, operation Mode is: A2*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di20.
DSP Report: register Di20 is absorbed into DSP Di20.
DSP Report: operator Di20 is absorbed into DSP Di20.
DSP Report: operator Di20 is absorbed into DSP Di20.
DSP Report: Generating DSP Di2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di2_reg.
DSP Report: register Di2_reg is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: Generating DSP Di3_reg, operation Mode is: (A*B'')'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di3_reg.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di3_reg.
DSP Report: register Di3_reg is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: Generating DSP Di30, operation Mode is: A*B''.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di30.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di30.
DSP Report: operator Di30 is absorbed into DSP Di30.
DSP Report: operator Di30 is absorbed into DSP Di30.
DSP Report: Generating DSP Di3_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di3_reg.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di3_reg.
DSP Report: register Di3_reg is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: Generating DSP Bi10, operation Mode is: A2*B.
DSP Report: register Bi10 is absorbed into DSP Bi10.
DSP Report: operator Bi10 is absorbed into DSP Bi10.
DSP Report: operator Bi10 is absorbed into DSP Bi10.
DSP Report: Generating DSP Bi1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Bi1_reg is absorbed into DSP Bi1_reg.
DSP Report: operator Bi10 is absorbed into DSP Bi1_reg.
DSP Report: operator Bi10 is absorbed into DSP Bi1_reg.
DSP Report: Generating DSP Ci10, operation Mode is: A2*B.
DSP Report: register Ci10 is absorbed into DSP Ci10.
DSP Report: operator Ci10 is absorbed into DSP Ci10.
DSP Report: operator Ci10 is absorbed into DSP Ci10.
DSP Report: Generating DSP Ci1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Ci1_reg is absorbed into DSP Ci1_reg.
DSP Report: operator Ci10 is absorbed into DSP Ci1_reg.
DSP Report: operator Ci10 is absorbed into DSP Ci1_reg.
DSP Report: Generating DSP Ci2_reg, operation Mode is: (A2*B)'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci2_reg.
DSP Report: register Ci2_reg is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: Generating DSP Ci20, operation Mode is: A2*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci20.
DSP Report: register Ci20 is absorbed into DSP Ci20.
DSP Report: operator Ci20 is absorbed into DSP Ci20.
DSP Report: operator Ci20 is absorbed into DSP Ci20.
DSP Report: Generating DSP Ci2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Ci2_reg.
DSP Report: register Ci2_reg is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: operator Ci20 is absorbed into DSP Ci2_reg.
DSP Report: Generating DSP Di10, operation Mode is: A2*B.
DSP Report: register Di10 is absorbed into DSP Di10.
DSP Report: operator Di10 is absorbed into DSP Di10.
DSP Report: operator Di10 is absorbed into DSP Di10.
DSP Report: Generating DSP Di1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register Di1_reg is absorbed into DSP Di1_reg.
DSP Report: operator Di10 is absorbed into DSP Di1_reg.
DSP Report: operator Di10 is absorbed into DSP Di1_reg.
DSP Report: Generating DSP Di2_reg, operation Mode is: (A*B2)'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di2_reg.
DSP Report: register Di2_reg is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: Generating DSP Di20, operation Mode is: A2*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di20.
DSP Report: register Di20 is absorbed into DSP Di20.
DSP Report: operator Di20 is absorbed into DSP Di20.
DSP Report: operator Di20 is absorbed into DSP Di20.
DSP Report: Generating DSP Di2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di2_reg.
DSP Report: register Di2_reg is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: operator Di20 is absorbed into DSP Di2_reg.
DSP Report: Generating DSP Di3_reg, operation Mode is: (A*B'')'.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di3_reg.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di3_reg.
DSP Report: register Di3_reg is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: Generating DSP Di30, operation Mode is: A*B''.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di30.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di30.
DSP Report: operator Di30 is absorbed into DSP Di30.
DSP Report: operator Di30 is absorbed into DSP Di30.
DSP Report: Generating DSP Di3_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register CntX_t_reg[0] is absorbed into DSP Di3_reg.
DSP Report: register CntX_t_reg[1] is absorbed into DSP Di3_reg.
DSP Report: register Di3_reg is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
DSP Report: operator Di30 is absorbed into DSP Di3_reg.
WARNING: [Synth 8-5409] Adder 'CrossCorrelation[0].temp0' is implemented in DSP cascade. 2 registers following 'CrossCorrelation[0].temp0' are needed to fully pipeline the cascade, 1 are found. [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:574]
DSP Report: Generating DSP BLOCK[0].data_cul_recv_count_reg, operation Mode is: (P+1)'.
DSP Report: register BLOCK[0].data_cul_recv_count_reg is absorbed into DSP BLOCK[0].data_cul_recv_count_reg.
DSP Report: operator BLOCK[0].data_cul_recv_count0 is absorbed into DSP BLOCK[0].data_cul_recv_count_reg.
DSP Report: Generating DSP addr1_reg, operation Mode is: (P+1)'.
DSP Report: register addr1_reg is absorbed into DSP addr1_reg.
DSP Report: operator addr10 is absorbed into DSP addr1_reg.
DSP Report: Generating DSP BLOCK[0].ABCD_cul_Di_recv_count0, operation Mode is: (C or 0)+(A:B or 0).
DSP Report: operator BLOCK[0].ABCD_cul_Di_recv_count0 is absorbed into DSP BLOCK[0].ABCD_cul_Di_recv_count0.
DSP Report: Generating DSP BLOCK[0].MaxIndex_reg, operation Mode is: (C+A:B)'.
DSP Report: register BLOCK[0].MaxIndex_reg is absorbed into DSP BLOCK[0].MaxIndex_reg.
DSP Report: operator BLOCK[0].MaxIndex0 is absorbed into DSP BLOCK[0].MaxIndex_reg.
DSP Report: Generating DSP BLOCK[1].data_cul_recv_count_reg, operation Mode is: (P+1)'.
DSP Report: register BLOCK[1].data_cul_recv_count_reg is absorbed into DSP BLOCK[1].data_cul_recv_count_reg.
DSP Report: operator BLOCK[1].data_cul_recv_count0 is absorbed into DSP BLOCK[1].data_cul_recv_count_reg.
DSP Report: Generating DSP addr2_reg, operation Mode is: (P+1)'.
DSP Report: register addr2_reg is absorbed into DSP addr2_reg.
DSP Report: operator addr20 is absorbed into DSP addr2_reg.
DSP Report: Generating DSP BLOCK[1].ABCD_cul_Di_recv_count0, operation Mode is: (C or 0)+(A:B or 0).
DSP Report: operator BLOCK[1].ABCD_cul_Di_recv_count0 is absorbed into DSP BLOCK[1].ABCD_cul_Di_recv_count0.
DSP Report: Generating DSP BLOCK[1].MaxIndex_reg, operation Mode is: (C+A:B)'.
DSP Report: register BLOCK[1].MaxIndex_reg is absorbed into DSP BLOCK[1].MaxIndex_reg.
DSP Report: operator BLOCK[1].MaxIndex0 is absorbed into DSP BLOCK[1].MaxIndex_reg.
DSP Report: Generating DSP CrossCorrelation[0].j_reg, operation Mode is: (P+1)'.
DSP Report: register CrossCorrelation[0].j_reg is absorbed into DSP CrossCorrelation[0].j_reg.
DSP Report: operator CrossCorrelation[0].j0 is absorbed into DSP CrossCorrelation[0].j_reg.
DSP Report: Generating DSP CrossCorrelation[0].k_reg, operation Mode is: (P+1)'.
DSP Report: register CrossCorrelation[0].k_reg is absorbed into DSP CrossCorrelation[0].k_reg.
DSP Report: operator CrossCorrelation[0].k0 is absorbed into DSP CrossCorrelation[0].k_reg.
DSP Report: Generating DSP BLOCK[0].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[0].i0 is absorbed into DSP BLOCK[0].i0.
DSP Report: Generating DSP BLOCK[0].kr_cul_k_d01, operation Mode is: C+A:B.
DSP Report: operator BLOCK[0].kr_cul_k_d01 is absorbed into DSP BLOCK[0].kr_cul_k_d01.
DSP Report: Generating DSP BLOCK[0].i, operation Mode is: (0 or (C:0xef0))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[0].i0 is absorbed into DSP BLOCK[0].i.
DSP Report: Generating DSP BLOCK[0].ABCD_cul_Ai_recv_count0, operation Mode is: (C or 0)+(A:B or 0).
DSP Report: operator BLOCK[0].ABCD_cul_Ai_recv_count0 is absorbed into DSP BLOCK[0].ABCD_cul_Ai_recv_count0.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[0].ABCD_cul_Bi_recv_count0, operation Mode is: (C or 0)+(A:B or 0).
DSP Report: operator BLOCK[0].ABCD_cul_Bi_recv_count0 is absorbed into DSP BLOCK[0].ABCD_cul_Bi_recv_count0.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[0].ABCD_cul_Ci_recv_count0, operation Mode is: (C or 0)+(A:B or 0).
DSP Report: operator BLOCK[0].ABCD_cul_Ci_recv_count0 is absorbed into DSP BLOCK[0].ABCD_cul_Ci_recv_count0.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[0].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[0].CntX_reg is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: operator BLOCK[0].CntX0 is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: Generating DSP p_1_in, operation Mode is: PCIN+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[1].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[1].i0 is absorbed into DSP BLOCK[1].i0.
DSP Report: Generating DSP BLOCK[1].kr_cul_k_d01, operation Mode is: C+A:B.
DSP Report: operator BLOCK[1].kr_cul_k_d01 is absorbed into DSP BLOCK[1].kr_cul_k_d01.
DSP Report: Generating DSP BLOCK[1].i, operation Mode is: (0 or (C:0xdb0))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[1].i0 is absorbed into DSP BLOCK[1].i.
DSP Report: Generating DSP BLOCK[1].ABCD_cul_Ai_recv_count0, operation Mode is: (C or 0)+(A:B or 0).
DSP Report: operator BLOCK[1].ABCD_cul_Ai_recv_count0 is absorbed into DSP BLOCK[1].ABCD_cul_Ai_recv_count0.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[1].ABCD_cul_Bi_recv_count0, operation Mode is: (C or 0)+(A:B or 0).
DSP Report: operator BLOCK[1].ABCD_cul_Bi_recv_count0 is absorbed into DSP BLOCK[1].ABCD_cul_Bi_recv_count0.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[1].ABCD_cul_Ci_recv_count0, operation Mode is: (C or 0)+(A:B or 0).
DSP Report: operator BLOCK[1].ABCD_cul_Ci_recv_count0 is absorbed into DSP BLOCK[1].ABCD_cul_Ci_recv_count0.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[1].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[1].CntX_reg is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: operator BLOCK[1].CntX0 is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: Generating DSP p_1_in, operation Mode is: PCIN+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
INFO: [Synth 8-7082] The signal BLOCK[2].Ai_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Bi_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Ci_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Di_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "test/BLOCK[2].DataX_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal BLOCK[3].Ai_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[3].Bi_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[3].Ci_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[3].Di_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[9]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[8]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[7]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[6]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[5]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[4]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[3]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[2]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[1]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/CrossCorrelation[0].kk_reg[0]/Q' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:539]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|test        | BLOCK[0].Ai_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Bi_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Ci_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Di_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Ai_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Bi_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Ci_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Di_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                | 
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|test        | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	                                 | 
|test        | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|test        | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	                                 | 
|test        | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|test        | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[2].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[2].c_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[2].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[2].a_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[2].r_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|test        | BLOCK[2].k_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|test        | BLOCK[2].m_reg       | Implied   | 16 x 32              | RAM32M x 6	                                               | 
|test        | BLOCK[3].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[3].c_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[3].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[3].a_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[3].r_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|test        | BLOCK[3].k_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|test        | BLOCK[3].m_reg       | Implied   | 16 x 32              | RAM32M x 6	                                               | 
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|test        | A*B                                 | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                      | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | A*B                                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A2*B)'                             | 13     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|data_cul    | A2*B2                               | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B2                     | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A*B2)'                             | 11     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|data_cul    | A2*B2                               | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B2                     | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A*B'')'                            | 24     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|data_cul    | A*B''                               | 18     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B''                    | 18     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A2*B)'                             | 13     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|data_cul    | A2*B2                               | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B2                     | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A*B2)'                             | 11     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|data_cul    | A2*B2                               | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B2                     | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A*B'')'                            | 24     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|data_cul    | A*B''                               | 18     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B''                    | 18     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A2*B)'                             | 13     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|data_cul    | A2*B2                               | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B2                     | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A*B2)'                             | 11     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|data_cul    | A2*B2                               | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B2                     | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A*B'')'                            | 24     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|data_cul    | A*B''                               | 18     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B''                    | 18     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A2*B)'                             | 13     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|data_cul    | A2*B2                               | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B2                     | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|data_cul    | A2*B                                | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B                      | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A*B2)'                             | 11     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|data_cul    | A2*B2                               | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B2                     | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|data_cul    | (A*B'')'                            | 24     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|data_cul    | A*B''                               | 18     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|data_cul    | (PCIN>>17)+A*B''                    | 18     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|test        | (P+1)'                              | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | (P+1)'                              | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | (C or 0)+(A:B or 0)                 | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C+A:B)'                            | 14     | 18     | 12     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|test        | (P+1)'                              | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | (P+1)'                              | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | (C or 0)+(A:B or 0)                 | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C+A:B)'                            | 14     | 18     | 12     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|test        | (P+1)'                              | -      | -      | -      | -      | 12     | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | (P+1)'                              | -      | -      | -      | -      | 9      | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | C+1                                 | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (0 or (C:0xef0))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(A:B or 0)                 | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 30     | 18     | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(A:B or 0)                 | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 30     | 18     | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(A:B or 0)                 | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 30     | 18     | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 30     | 18     | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (P+(A:0x0):B)'                      | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | PCIN+A:B                            | 30     | 18     | -      | -      | 8      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C+1                                 | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (0 or (C:0xdb0))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(A:B or 0)                 | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 30     | 18     | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(A:B or 0)                 | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 30     | 18     | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(A:B or 0)                 | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 30     | 18     | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                               | 30     | 18     | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (P+(A:0x0):B)'                      | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | PCIN+A:B                            | 30     | 18     | -      | -      | 8      | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:08 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:17 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|test        | BLOCK[0].Ai_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Bi_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Ci_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Di_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Ai_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Bi_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Ci_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Di_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                | 
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|test        | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	                                 | 
|test        | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|test        | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	                                 | 
|test        | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|test        | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[2].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[2].c_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[2].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[2].a_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[2].r_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|test        | BLOCK[2].k_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|test        | BLOCK[2].m_reg       | Implied   | 16 x 32              | RAM32M x 6	                                               | 
|test        | BLOCK[3].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[3].c_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[3].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[3].a_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|test        | BLOCK[3].r_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|test        | BLOCK[3].k_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|test        | BLOCK[3].m_reg       | Implied   | 16 x 32              | RAM32M x 6	                                               | 
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance BLOCK[0].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[0].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[0].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[1].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[1].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[1].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|test        | BLOCK[0].u_kr_cul/c_t_reg[21][0]     | 22     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|test        | BLOCK[0].u_kr_cul/b_t_reg[20][2]     | 21     | 44    | YES          | NO                 | YES               | 0      | 44      | 
|test        | BLOCK[0].u_ABCD_cul/Ai_t_reg[44][31] | 45     | 118   | YES          | NO                 | YES               | 0      | 236     | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     2|
|3     |BUFG        |     1|
|4     |CARRY4      |  3954|
|5     |DSP48E1     |    74|
|20    |LUT1        |  1303|
|21    |LUT2        | 17859|
|22    |LUT3        |  3268|
|23    |LUT4        |  9573|
|24    |LUT5        |  3580|
|25    |LUT6        |   864|
|26    |RAM128X1S   |    44|
|27    |RAM16X1S    |    66|
|28    |RAM32X1S    |    22|
|29    |RAM64M      |   352|
|30    |RAM64X1D    |    92|
|31    |RAM64X1S    |    44|
|32    |RAMB18E1    |     8|
|34    |SRLC32E     |   282|
|35    |FDCE        |  2508|
|36    |FDRE        | 19343|
|37    |FDSE        |   124|
|38    |IBUF        |     2|
|39    |OBUF        |   176|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:36 . Memory (MB): peak = 1957.586 ; gain = 817.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 30 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1957.586 ; gain = 169.809
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:36 . Memory (MB): peak = 1957.586 ; gain = 817.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.613 . Memory (MB): peak = 1957.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1957.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 620 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 44 instances
  RAM16X1S => RAM32X1S (RAMS32): 66 instances
  RAM32X1S => RAM32X1S (RAMS32): 22 instances
  RAM64M => RAM64M (RAMD64E(x4)): 352 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 92 instances
  RAM64X1S => RAM64X1S (RAMS64E): 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 117 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1957.586 ; gain = 817.699
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 04:15:07 2025...
