/**

Automatically generated by /home/projects_2/workspace/borges/hw/europa_cpu_dpi_ss4/sw/scripts/lpddr/convert_cinit_sequence.py using the parameters:

  input_file: /home/projects_2/workspace/borges/hw/europa_cpu_dpi_ss4/sw/scripts/lpddr/dwc_ddrctl_cinit.seq
  output_file: /home/projects_2/workspace/borges/hw/europa_cpu_dpi_ss4/sw/scripts/lpddr/sequence_modified.txt
  xml: /data/foundry/LIB/synopsys/lpddr5x/v_roel/ss4/ctrl/export/DWC_ddrctl.xml
  verbose: False

  full command-line args: ['/home/projects_2/workspace/borges/hw/europa_cpu_dpi_ss4/sw/scripts/lpddr/convert_cinit_sequence.py', '--input-file=/home/projects_2/workspace/borges/hw/europa_cpu_dpi_ss4/sw/scripts/lpddr/dwc_ddrctl_cinit.seq', '--output-file=/home/projects_2/workspace/borges/hw/europa_cpu_dpi_ss4/sw/scripts/lpddr/sequence_modified.txt']

**/

lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_MSTR0, 0x03080008);
lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_DFIMISC, 0x00010005);
lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_DFIPHYMSTR, 0x80000000);
lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_DERATECTL1, 0x00000005);
lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_DERATECTL2, 0x00000005);
lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_DFIUPD0, 0xc0000000);
lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_PWRCTL, 0x00000011);
lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_INITTMG0, 0x40020002);
lpddrCtlWriteReg32(LPDDR_REGB_DDRC_CH0_MSTR4, 0x00000101);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFIUPDTMG0, 0x7190000d);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFILPTMG1, 0x00000200);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_TMGCFG, 0x00000001);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG0, 0x28103622);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG1, 0x05100830);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG2, 0x09111117);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG3, 0x000c212f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG4, 0x0f04040f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG5, 0x02040c09);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG6, 0x00000012);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG7, 0x00c90003);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG9, 0x00020410);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG12, 0x00030000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG13, 0x0c100002);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG14, 0x00390320);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG17, 0x00780050);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG24, 0x000f160e);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG25, 0x00002806);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG30, 0x00191318);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_RFSHSET1TMG0, 0x02100061);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_RFSHSET1TMG1, 0x00900090);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_RFSHSET1TMG2, 0x06480000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_ZQSET1TMG0, 0x001804d6);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_ZQSET1TMG1, 0x02800100);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DERATEVAL0, 0x1024100a);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DERATEVAL1, 0x00000533);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_RANKTMG0, 0x00000b07);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFITMG0, 0x0337021f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFITMG1, 0x00080303);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFITMG2, 0x0018371f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFITMG4, 0x180c0411);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFITMG5, 0x0410000f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFITMG6, 0x00000117);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_INITMR0, 0x00000000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DRAMSET1TMG23, 0x009d0009);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_DFIUPDTMG3, 0x00000147);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_RANKTMG1, 0x00001102);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ0_CH0_RFMSET1TMG0, 0x00000088);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_TMGCFG, 0x00000001);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG0, 0x28103622);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG1, 0x05100830);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG2, 0x09111117);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG3, 0x000c212f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG4, 0x0f04040f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG5, 0x02040c09);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG6, 0x00000012);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG7, 0x00c90003);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG9, 0x00020410);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG12, 0x00030000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG13, 0x0c100002);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG14, 0x00390320);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG17, 0x00780050);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG24, 0x000f160e);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG25, 0x00002806);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG30, 0x00191318);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_RFSHSET1TMG0, 0x02100061);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_RFSHSET1TMG1, 0x00900090);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_RFSHSET1TMG2, 0x06480000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_ZQSET1TMG0, 0x001804d6);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_ZQSET1TMG1, 0x02800100);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DERATEVAL0, 0x1024100a);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DERATEVAL1, 0x00000533);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_RANKTMG0, 0x00000b07);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DFITMG0, 0x0337021f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DFITMG1, 0x00080303);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DFITMG2, 0x0018371f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DFITMG4, 0x180c0411);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DFITMG5, 0x0410000f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DFITMG6, 0x00000117);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_INITMR0, 0x00000000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DRAMSET1TMG23, 0x009d0009);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_DFIUPDTMG3, 0x00000147);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_RANKTMG1, 0x00001102);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ1_CH0_RFMSET1TMG0, 0x00000088);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_TMGCFG, 0x00000001);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG0, 0x28103622);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG1, 0x05100830);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG2, 0x09111117);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG3, 0x000c212f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG4, 0x0f04040f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG5, 0x02040c09);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG6, 0x00000012);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG7, 0x00c90003);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG9, 0x00020410);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG12, 0x00030000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG13, 0x0c100002);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG14, 0x00390320);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG17, 0x00780050);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG24, 0x000f160e);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG25, 0x00002806);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG30, 0x00191318);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_RFSHSET1TMG0, 0x02100061);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_RFSHSET1TMG1, 0x00900090);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_RFSHSET1TMG2, 0x06480000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_ZQSET1TMG0, 0x001804d6);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_ZQSET1TMG1, 0x02800100);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DERATEVAL0, 0x1024100a);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DERATEVAL1, 0x00000533);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_RANKTMG0, 0x00000b07);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DFITMG0, 0x0337021f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DFITMG1, 0x00080303);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DFITMG2, 0x0018371f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DFITMG4, 0x180c0411);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DFITMG5, 0x0410000f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DFITMG6, 0x00000117);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_INITMR0, 0x00000000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DRAMSET1TMG23, 0x009d0009);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_DFIUPDTMG3, 0x00000147);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_RANKTMG1, 0x00001102);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ2_CH0_RFMSET1TMG0, 0x00000088);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_TMGCFG, 0x00000001);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG0, 0x28103622);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG1, 0x05100830);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG2, 0x09111117);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG3, 0x000c212f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG4, 0x0f04040f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG5, 0x02040c09);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG6, 0x00000012);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG7, 0x00c90003);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG9, 0x00020410);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG12, 0x00030000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG13, 0x0c100002);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG14, 0x00390320);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG17, 0x00780050);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG24, 0x000f160e);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG25, 0x00002806);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG30, 0x00191318);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_RFSHSET1TMG0, 0x02100061);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_RFSHSET1TMG1, 0x00900090);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_RFSHSET1TMG2, 0x06480000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_ZQSET1TMG0, 0x001804d6);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_ZQSET1TMG1, 0x02800100);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DERATEVAL0, 0x1024100a);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DERATEVAL1, 0x00000533);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_RANKTMG0, 0x00000b07);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DFITMG0, 0x0337021f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DFITMG1, 0x00080303);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DFITMG2, 0x0018371f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DFITMG4, 0x180c0411);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DFITMG5, 0x0410000f);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DFITMG6, 0x00000117);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_INITMR0, 0x00000000);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DRAMSET1TMG23, 0x009d0009);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_DFIUPDTMG3, 0x00000147);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_RANKTMG1, 0x00001102);
lpddrCtlWriteReg32(LPDDR_REGB_FREQ3_CH0_RFMSET1TMG0, 0x00000088);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP1, 0x00000016);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP3, 0x003f0909);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP4, 0x00000707);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP5, 0x1f000000);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP7, 0x1f1f1f1f);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP8, 0x08080808);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP9, 0x08080808);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP10, 0x08080808);
lpddrCtlWriteReg32(LPDDR_REGB_ADDR_MAP0_ADDRMAP11, 0x00000808);
