Running in Lattice mode


Starting:    C:\lscc\diamond\3.8_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.8_x64\synpbase
Hostname:    DESKTOP-MI6T705
Date:        Fri Apr 14 17:14:46 2017
Version:     L-2016.03L-1

Arguments:   -product synplify_pro -batch i2s_small_impl1_synplify.tcl
ProductType: synplify_pro





log file: "D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\i2s_small_impl1.srr"

Running: impl1 in foreground



Running proj_1|impl1


Running: compile (Compile) on proj_1|impl1


Running: compile_flow (Compile Process) on proj_1|impl1


Running: compiler (Compile Input) on proj_1|impl1

Copied D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\synwork\i2s_small_impl1_comp.srs to D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\i2s_small_impl1.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:01s

Copied D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\synwork\i2s_small_impl1_mult.srs to D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\i2s_small_impl1.srs

Copied D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\i2s_small_impl1.srr to D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\i2s_small_impl1.srf

Complete: Compile Process on proj_1|impl1


Running: premap (Pre-mapping) on proj_1|impl1


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on proj_1|impl1


Running: map (Map) on proj_1|impl1

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|impl1

Copied D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\synwork\i2s_small_impl1_m.srm to D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\i2s_small_impl1.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:03s

Complete: Map on proj_1|impl1

Copied D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\i2s_small_impl1.srr to D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\i2s_small_impl1.srf

Complete: Logic Synthesis on proj_1|impl1

TCL script complete: "i2s_small_impl1_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
D:\UIUC\2017_Spring\ECE_396\i2s_fifo_zcr_ste_subMean_bForm_R\impl1\proj_1.prj

batch mode default:no

