
#ifndef _DMA_H_
#define _DMA_H_

/****************************************************************************************
*                     Copyright STMicroelectronics
*              All rights reserved, COMPANY CONFIDENTIAL
*     Unauthorized reproduction and communication strictly prohibited
*----------------------------------------------------------------------------------------
*                   System Platforms Group - IP&Design/SPG
*----------------------------------------------------------------------------------------
*  This C header file was automatically generated by 'spirit2regtest' utility from the
*  SPIRIT description of the component.
*
*  Purpose : It declares C preprocessor definitions for component, register and 
*            register fields parameters
*
*  Generated by spirit2regtest v1.7.6
*
*  PLEASE DO NOT MODIFY THIS FILE
****************************************************************************************/


/*
* Component section
* Purpose : defines macros for component
*           specific informations
*/

#define DMA_VENDOR                                          ("st.com")
#define DMA_LIBRARY                                         ("orphan_component")
#define DMA_NAME                                            ("DMA")
#define DMA_VERSION                                         ("0.0")

/*
* Address Block : DMA
*/

#define DMA_DMA_BASE_ADDR                                   (0x54400)

/*
* Register section
* Purpose : defines macros for register and
*           its associated fields specific
*           informations
*/

/*
* Register : DMA_ENR
*/

#define DMA_DMA_ENR_SIZE                                    (16)
#define DMA_DMA_ENR_OFFSET                                  (DMA_DMA_BASE_ADDR + 0x00)
#define DMA_DMA_ENR_RESET_VALUE                             (0x00)
#define DMA_DMA_ENR_BITFIELD_MASK                           (0xFFFF)
#define DMA_DMA_ENR_RWMASK                                  (0xFFFF)
#define DMA_DMA_ENR_ROMASK                                  (0x0000)
#define DMA_DMA_ENR_WOMASK                                  (0x0000)
#define DMA_DMA_ENR_UNUSED_MASK                             (0x0000)
#define DMA_DMA_ENR_IRP03_L_W_OFFSET                        (0x0000)
#define DMA_DMA_ENR_IRP03_L_W_WIDTH                         (1)
#define DMA_DMA_ENR_IRP03_L_W_MASK                          (0x0001)
#define DMA_DMA_ENR_IRP03_C_W_OFFSET                        (0x0001)
#define DMA_DMA_ENR_IRP03_C_W_WIDTH                         (1)
#define DMA_DMA_ENR_IRP03_C_W_MASK                          (0x0002)
#define DMA_DMA_ENR_IRP03_C1_W_OFFSET                       (0x0002)
#define DMA_DMA_ENR_IRP03_C1_W_WIDTH                        (1)
#define DMA_DMA_ENR_IRP03_C1_W_MASK                         (0x0004)
#define DMA_DMA_ENR_IRP03_C2_W_OFFSET                       (0x0003)
#define DMA_DMA_ENR_IRP03_C2_W_WIDTH                        (1)
#define DMA_DMA_ENR_IRP03_C2_W_MASK                         (0x0008)
#define DMA_DMA_ENR_IRP03_GCF_L_W_OFFSET                    (0x0004)
#define DMA_DMA_ENR_IRP03_GCF_L_W_WIDTH                     (1)
#define DMA_DMA_ENR_IRP03_GCF_L_W_MASK                      (0x0010)
#define DMA_DMA_ENR_IRP03_GCF_C_W_OFFSET                    (0x0005)
#define DMA_DMA_ENR_IRP03_GCF_C_W_WIDTH                     (1)
#define DMA_DMA_ENR_IRP03_GCF_C_W_MASK                      (0x0020)
#define DMA_DMA_ENR_IRP03_GCF_L_R_OFFSET                    (0x0006)
#define DMA_DMA_ENR_IRP03_GCF_L_R_WIDTH                     (1)
#define DMA_DMA_ENR_IRP03_GCF_L_R_MASK                      (0x0040)
#define DMA_DMA_ENR_IRP03_GCF_C_R_OFFSET                    (0x0007)
#define DMA_DMA_ENR_IRP03_GCF_C_R_WIDTH                     (1)
#define DMA_DMA_ENR_IRP03_GCF_C_R_MASK                      (0x0080)
#define DMA_DMA_ENR_IRP03_VCP_W_OFFSET                      (0x0008)
#define DMA_DMA_ENR_IRP03_VCP_W_WIDTH                       (1)
#define DMA_DMA_ENR_IRP03_VCP_W_MASK                        (0x0100)
#define DMA_DMA_ENR_IRP03_HCP_W_OFFSET                      (0x0009)
#define DMA_DMA_ENR_IRP03_HCP_W_WIDTH                       (1)
#define DMA_DMA_ENR_IRP03_HCP_W_MASK                        (0x0200)
#define DMA_DMA_ENR_IRP03_HCP_R_OFFSET                      (0x000a)
#define DMA_DMA_ENR_IRP03_HCP_R_WIDTH                       (1)
#define DMA_DMA_ENR_IRP03_HCP_R_MASK                        (0x0400)
#define DMA_DMA_ENR_IRP03_PRA_W_OFFSET                      (0x000b)
#define DMA_DMA_ENR_IRP03_PRA_W_WIDTH                       (1)
#define DMA_DMA_ENR_IRP03_PRA_W_MASK                        (0x0800)
#define DMA_DMA_ENR_IRP0_PRA_R_OFFSET                       (0x000c)
#define DMA_DMA_ENR_IRP0_PRA_R_WIDTH                        (1)
#define DMA_DMA_ENR_IRP0_PRA_R_MASK                         (0x1000)
#define DMA_DMA_ENR_IRP1_PRA_W_OFFSET                       (0x000d)
#define DMA_DMA_ENR_IRP1_PRA_W_WIDTH                        (1)
#define DMA_DMA_ENR_IRP1_PRA_W_MASK                         (0x2000)
#define DMA_DMA_ENR_IRP2_PRA_W_OFFSET                       (0x000e)
#define DMA_DMA_ENR_IRP2_PRA_W_WIDTH                        (1)
#define DMA_DMA_ENR_IRP2_PRA_W_MASK                         (0x4000)
#define DMA_DMA_ENR_IRP3_JPG_W_OFFSET                       (0x000f)
#define DMA_DMA_ENR_IRP3_JPG_W_WIDTH                        (1)
#define DMA_DMA_ENR_IRP3_JPG_W_MASK                         (0x8000)

/*
* Register : DMA_DIR
*/

#define DMA_DMA_DIR_SIZE                                    (16)
#define DMA_DMA_DIR_OFFSET                                  (DMA_DMA_BASE_ADDR + 0x02)
#define DMA_DMA_DIR_RESET_VALUE                             (0x0)
#define DMA_DMA_DIR_BITFIELD_MASK                           (0xFFFF)
#define DMA_DMA_DIR_RWMASK                                  (0xFFFF)
#define DMA_DMA_DIR_ROMASK                                  (0x0000)
#define DMA_DMA_DIR_WOMASK                                  (0x0000)
#define DMA_DMA_DIR_UNUSED_MASK                             (0x0000)
#define DMA_DMA_DIR_IRP03_L_W_OFFSET                        (0x0000)
#define DMA_DMA_DIR_IRP03_L_W_WIDTH                         (1)
#define DMA_DMA_DIR_IRP03_L_W_MASK                          (0x0001)
#define DMA_DMA_DIR_IRP03_C_W_OFFSET                        (0x0001)
#define DMA_DMA_DIR_IRP03_C_W_WIDTH                         (1)
#define DMA_DMA_DIR_IRP03_C_W_MASK                          (0x0002)
#define DMA_DMA_DIR_IRP03_C1_W_OFFSET                       (0x0002)
#define DMA_DMA_DIR_IRP03_C1_W_WIDTH                        (1)
#define DMA_DMA_DIR_IRP03_C1_W_MASK                         (0x0004)
#define DMA_DMA_DIR_IRP03_C2_W_OFFSET                       (0x0003)
#define DMA_DMA_DIR_IRP03_C2_W_WIDTH                        (1)
#define DMA_DMA_DIR_IRP03_C2_W_MASK                         (0x0008)
#define DMA_DMA_DIR_IRP03_GCF_L_W_OFFSET                    (0x0004)
#define DMA_DMA_DIR_IRP03_GCF_L_W_WIDTH                     (1)
#define DMA_DMA_DIR_IRP03_GCF_L_W_MASK                      (0x0010)
#define DMA_DMA_DIR_IRP03_GCF_C_W_OFFSET                    (0x0005)
#define DMA_DMA_DIR_IRP03_GCF_C_W_WIDTH                     (1)
#define DMA_DMA_DIR_IRP03_GCF_C_W_MASK                      (0x0020)
#define DMA_DMA_DIR_IRP03_GCF_L_R_OFFSET                    (0x0006)
#define DMA_DMA_DIR_IRP03_GCF_L_R_WIDTH                     (1)
#define DMA_DMA_DIR_IRP03_GCF_L_R_MASK                      (0x0040)
#define DMA_DMA_DIR_IRP03_GCF_C_R_OFFSET                    (0x0007)
#define DMA_DMA_DIR_IRP03_GCF_C_R_WIDTH                     (1)
#define DMA_DMA_DIR_IRP03_GCF_C_R_MASK                      (0x0080)
#define DMA_DMA_DIR_IRP03_VCP_W_OFFSET                      (0x0008)
#define DMA_DMA_DIR_IRP03_VCP_W_WIDTH                       (1)
#define DMA_DMA_DIR_IRP03_VCP_W_MASK                        (0x0100)
#define DMA_DMA_DIR_IRP03_HCP_W_OFFSET                      (0x0009)
#define DMA_DMA_DIR_IRP03_HCP_W_WIDTH                       (1)
#define DMA_DMA_DIR_IRP03_HCP_W_MASK                        (0x0200)
#define DMA_DMA_DIR_IRP03_HCP_R_OFFSET                      (0x000a)
#define DMA_DMA_DIR_IRP03_HCP_R_WIDTH                       (1)
#define DMA_DMA_DIR_IRP03_HCP_R_MASK                        (0x0400)
#define DMA_DMA_DIR_IRP03_PRA_W_OFFSET                      (0x000b)
#define DMA_DMA_DIR_IRP03_PRA_W_WIDTH                       (1)
#define DMA_DMA_DIR_IRP03_PRA_W_MASK                        (0x0800)
#define DMA_DMA_DIR_IRP0_PRA_R_OFFSET                       (0x000c)
#define DMA_DMA_DIR_IRP0_PRA_R_WIDTH                        (1)
#define DMA_DMA_DIR_IRP0_PRA_R_MASK                         (0x1000)
#define DMA_DMA_DIR_IRP1_PRA_W_OFFSET                       (0x000d)
#define DMA_DMA_DIR_IRP1_PRA_W_WIDTH                        (1)
#define DMA_DMA_DIR_IRP1_PRA_W_MASK                         (0x2000)
#define DMA_DMA_DIR_IRP2_PRA_W_OFFSET                       (0x000e)
#define DMA_DMA_DIR_IRP2_PRA_W_WIDTH                        (1)
#define DMA_DMA_DIR_IRP2_PRA_W_MASK                         (0x4000)
#define DMA_DMA_DIR_IRP3_JPG_W_OFFSET                       (0x000f)
#define DMA_DMA_DIR_IRP3_JPG_W_WIDTH                        (1)
#define DMA_DMA_DIR_IRP3_JPG_W_MASK                         (0x8000)

/*
* Register : DMA_PEN
*/

#define DMA_DMA_PEN_SIZE                                    (16)
#define DMA_DMA_PEN_OFFSET                                  (DMA_DMA_BASE_ADDR + 0x04)
#define DMA_DMA_PEN_RESET_VALUE                             (0x0)
#define DMA_DMA_PEN_BITFIELD_MASK                           (0xFFFF)
#define DMA_DMA_PEN_RWMASK                                  (0x0000)
#define DMA_DMA_PEN_ROMASK                                  (0xFFFF)
#define DMA_DMA_PEN_WOMASK                                  (0x0000)
#define DMA_DMA_PEN_UNUSED_MASK                             (0x0000)
#define DMA_DMA_PEN_IRP03_L_W_OFFSET                        (0x0000)
#define DMA_DMA_PEN_IRP03_L_W_WIDTH                         (1)
#define DMA_DMA_PEN_IRP03_L_W_MASK                          (0x0001)
#define DMA_DMA_PEN_IRP03_L_W_B_0x0                         (0x0000)
#define DMA_DMA_PEN_IRP03_L_W_B_0x1                         (0x0001)
#define DMA_DMA_PEN_IRP03_C_W_OFFSET                        (0x0001)
#define DMA_DMA_PEN_IRP03_C_W_WIDTH                         (1)
#define DMA_DMA_PEN_IRP03_C_W_MASK                          (0x0002)
#define DMA_DMA_PEN_IRP03_C_W_B_0x0                         (0x0000)
#define DMA_DMA_PEN_IRP03_C_W_B_0x1                         (0x0001)
#define DMA_DMA_PEN_IRP03_C1_W_OFFSET                       (0x0002)
#define DMA_DMA_PEN_IRP03_C1_W_WIDTH                        (1)
#define DMA_DMA_PEN_IRP03_C1_W_MASK                         (0x0004)
#define DMA_DMA_PEN_IRP03_C1_W_B_0x0                        (0x0000)
#define DMA_DMA_PEN_IRP03_C1_W_B_0x1                        (0x0001)
#define DMA_DMA_PEN_IRP03_C2_W_OFFSET                       (0x0003)
#define DMA_DMA_PEN_IRP03_C2_W_WIDTH                        (1)
#define DMA_DMA_PEN_IRP03_C2_W_MASK                         (0x0008)
#define DMA_DMA_PEN_IRP03_C2_W_B_0x0                        (0x0000)
#define DMA_DMA_PEN_IRP03_C2_W_B_0x1                        (0x0001)
#define DMA_DMA_PEN_IRP03_GCF_L_W_OFFSET                    (0x0004)
#define DMA_DMA_PEN_IRP03_GCF_L_W_WIDTH                     (1)
#define DMA_DMA_PEN_IRP03_GCF_L_W_MASK                      (0x0010)
#define DMA_DMA_PEN_IRP03_GCF_L_W_B_0x0                     (0x0000)
#define DMA_DMA_PEN_IRP03_GCF_L_W_B_0x1                     (0x0001)
#define DMA_DMA_PEN_IRP03_GCF_C_W_OFFSET                    (0x0005)
#define DMA_DMA_PEN_IRP03_GCF_C_W_WIDTH                     (1)
#define DMA_DMA_PEN_IRP03_GCF_C_W_MASK                      (0x0020)
#define DMA_DMA_PEN_IRP03_GCF_C_W_B_0x0                     (0x0000)
#define DMA_DMA_PEN_IRP03_GCF_C_W_B_0x1                     (0x0001)
#define DMA_DMA_PEN_IRP03_GCF_L_R_OFFSET                    (0x0006)
#define DMA_DMA_PEN_IRP03_GCF_L_R_WIDTH                     (1)
#define DMA_DMA_PEN_IRP03_GCF_L_R_MASK                      (0x0040)
#define DMA_DMA_PEN_IRP03_GCF_L_R_B_0x0                     (0x0000)
#define DMA_DMA_PEN_IRP03_GCF_L_R_B_0x1                     (0x0001)
#define DMA_DMA_PEN_IRP03_GCF_C_R_OFFSET                    (0x0007)
#define DMA_DMA_PEN_IRP03_GCF_C_R_WIDTH                     (1)
#define DMA_DMA_PEN_IRP03_GCF_C_R_MASK                      (0x0080)
#define DMA_DMA_PEN_IRP03_GCF_C_R_B_0x0                     (0x0000)
#define DMA_DMA_PEN_IRP03_GCF_C_R_B_0x1                     (0x0001)
#define DMA_DMA_PEN_IRP03_VCP_W_OFFSET                      (0x0008)
#define DMA_DMA_PEN_IRP03_VCP_W_WIDTH                       (1)
#define DMA_DMA_PEN_IRP03_VCP_W_MASK                        (0x0100)
#define DMA_DMA_PEN_IRP03_VCP_W_B_0x0                       (0x0000)
#define DMA_DMA_PEN_IRP03_VCP_W_B_0x1                       (0x0001)
#define DMA_DMA_PEN_IRP03_HCP_W_OFFSET                      (0x0009)
#define DMA_DMA_PEN_IRP03_HCP_W_WIDTH                       (1)
#define DMA_DMA_PEN_IRP03_HCP_W_MASK                        (0x0200)
#define DMA_DMA_PEN_IRP03_HCP_W_B_0x0                       (0x0000)
#define DMA_DMA_PEN_IRP03_HCP_W_B_0x1                       (0x0001)
#define DMA_DMA_PEN_IRP03_HCP_R_OFFSET                      (0x000a)
#define DMA_DMA_PEN_IRP03_HCP_R_WIDTH                       (1)
#define DMA_DMA_PEN_IRP03_HCP_R_MASK                        (0x0400)
#define DMA_DMA_PEN_IRP03_HCP_R_B_0x0                       (0x0000)
#define DMA_DMA_PEN_IRP03_HCP_R_B_0x1                       (0x0001)
#define DMA_DMA_PEN_IRP03_PRA_W_OFFSET                      (0x000b)
#define DMA_DMA_PEN_IRP03_PRA_W_WIDTH                       (1)
#define DMA_DMA_PEN_IRP03_PRA_W_MASK                        (0x0800)
#define DMA_DMA_PEN_IRP03_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_PEN_IRP03_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_PEN_IRP0_PRA_R_OFFSET                       (0x000c)
#define DMA_DMA_PEN_IRP0_PRA_R_WIDTH                        (1)
#define DMA_DMA_PEN_IRP0_PRA_R_MASK                         (0x1000)
#define DMA_DMA_PEN_IRP0_PRA_R_B_0x0                        (0x0000)
#define DMA_DMA_PEN_IRP0_PRA_R_B_0x1                        (0x0001)
#define DMA_DMA_PEN_IRP1_PRA_W_OFFSET                       (0x000d)
#define DMA_DMA_PEN_IRP1_PRA_W_WIDTH                        (1)
#define DMA_DMA_PEN_IRP1_PRA_W_MASK                         (0x2000)
#define DMA_DMA_PEN_IRP1_PRA_W_B_0x0                        (0x0000)
#define DMA_DMA_PEN_IRP1_PRA_W_B_0x1                        (0x0001)
#define DMA_DMA_PEN_IRP2_PRA_W_OFFSET                       (0x000e)
#define DMA_DMA_PEN_IRP2_PRA_W_WIDTH                        (1)
#define DMA_DMA_PEN_IRP2_PRA_W_MASK                         (0x4000)
#define DMA_DMA_PEN_IRP2_PRA_W_B_0x0                        (0x0000)
#define DMA_DMA_PEN_IRP2_PRA_W_B_0x1                        (0x0001)
#define DMA_DMA_PEN_IRP3_JPG_W_OFFSET                       (0x000f)
#define DMA_DMA_PEN_IRP3_JPG_W_WIDTH                        (1)
#define DMA_DMA_PEN_IRP3_JPG_W_MASK                         (0x8000)
#define DMA_DMA_PEN_IRP3_JPG_W_B_0x0                        (0x0000)
#define DMA_DMA_PEN_IRP3_JPG_W_B_0x1                        (0x0001)

/*
* Register : DMA_INTERLACE_EN
*/

#define DMA_DMA_INTERLACE_EN_SIZE                           (16)
#define DMA_DMA_INTERLACE_EN_OFFSET                         (DMA_DMA_BASE_ADDR + 0x06)
#define DMA_DMA_INTERLACE_EN_RESET_VALUE                    (0x00)
#define DMA_DMA_INTERLACE_EN_BITFIELD_MASK                  (0x78FF)
#define DMA_DMA_INTERLACE_EN_RWMASK                         (0x78FF)
#define DMA_DMA_INTERLACE_EN_ROMASK                         (0x0000)
#define DMA_DMA_INTERLACE_EN_WOMASK                         (0x0000)
#define DMA_DMA_INTERLACE_EN_UNUSED_MASK                    (0x8700)
#define DMA_DMA_INTERLACE_EN_IRP03_L_W_OFFSET               (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_L_W_WIDTH                (1)
#define DMA_DMA_INTERLACE_EN_IRP03_L_W_MASK                 (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_L_W_B_0x0                (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_L_W_B_0x1                (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_C_W_OFFSET               (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_C_W_WIDTH                (1)
#define DMA_DMA_INTERLACE_EN_IRP03_C_W_MASK                 (0x0002)
#define DMA_DMA_INTERLACE_EN_IRP03_C_W_B_0x0                (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_C_W_B_0x1                (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_C1_W_OFFSET              (0x0002)
#define DMA_DMA_INTERLACE_EN_IRP03_C1_W_WIDTH               (1)
#define DMA_DMA_INTERLACE_EN_IRP03_C1_W_MASK                (0x0004)
#define DMA_DMA_INTERLACE_EN_IRP03_C1_W_B_0x0               (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_C1_W_B_0x1               (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_C2_W_OFFSET              (0x0003)
#define DMA_DMA_INTERLACE_EN_IRP03_C2_W_WIDTH               (1)
#define DMA_DMA_INTERLACE_EN_IRP03_C2_W_MASK                (0x0008)
#define DMA_DMA_INTERLACE_EN_IRP03_C2_W_B_0x0               (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_C2_W_B_0x1               (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_W_OFFSET           (0x0004)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_W_WIDTH            (1)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_W_MASK             (0x0010)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_W_B_0x0            (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_W_B_0x1            (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_W_OFFSET           (0x0005)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_W_WIDTH            (1)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_W_MASK             (0x0020)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_W_B_0x0            (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_W_B_0x1            (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_R_OFFSET           (0x0006)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_R_WIDTH            (1)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_R_MASK             (0x0040)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_R_B_0x0            (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_L_R_B_0x1            (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_R_OFFSET           (0x0007)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_R_WIDTH            (1)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_R_MASK             (0x0080)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_R_B_0x0            (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_GCF_C_R_B_0x1            (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP03_PRA_W_OFFSET             (0x000b)
#define DMA_DMA_INTERLACE_EN_IRP03_PRA_W_WIDTH              (1)
#define DMA_DMA_INTERLACE_EN_IRP03_PRA_W_MASK               (0x0800)
#define DMA_DMA_INTERLACE_EN_IRP03_PRA_W_B_0x0              (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP03_PRA_W_B_0x1              (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP0_PRA_R_OFFSET              (0x000c)
#define DMA_DMA_INTERLACE_EN_IRP0_PRA_R_WIDTH               (1)
#define DMA_DMA_INTERLACE_EN_IRP0_PRA_R_MASK                (0x1000)
#define DMA_DMA_INTERLACE_EN_IRP0_PRA_R_B_0x0               (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP0_PRA_R_B_0x1               (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP1_PRA_W_OFFSET              (0x000d)
#define DMA_DMA_INTERLACE_EN_IRP1_PRA_W_WIDTH               (1)
#define DMA_DMA_INTERLACE_EN_IRP1_PRA_W_MASK                (0x2000)
#define DMA_DMA_INTERLACE_EN_IRP1_PRA_W_B_0x0               (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP1_PRA_W_B_0x1               (0x0001)
#define DMA_DMA_INTERLACE_EN_IRP2_PRA_W_OFFSET              (0x000e)
#define DMA_DMA_INTERLACE_EN_IRP2_PRA_W_WIDTH               (1)
#define DMA_DMA_INTERLACE_EN_IRP2_PRA_W_MASK                (0x4000)
#define DMA_DMA_INTERLACE_EN_IRP2_PRA_W_B_0x0               (0x0000)
#define DMA_DMA_INTERLACE_EN_IRP2_PRA_W_B_0x1               (0x0001)

/*
* Register : DMA_ITS1
*/

#define DMA_DMA_ITS1_SIZE                                   (16)
#define DMA_DMA_ITS1_OFFSET                                 (DMA_DMA_BASE_ADDR + 0x10)
#define DMA_DMA_ITS1_RESET_VALUE                            (0x00)
#define DMA_DMA_ITS1_BITFIELD_MASK                          (0xFFFF)
#define DMA_DMA_ITS1_RWMASK                                 (0x0000)
#define DMA_DMA_ITS1_ROMASK                                 (0xFFFF)
#define DMA_DMA_ITS1_WOMASK                                 (0x0000)
#define DMA_DMA_ITS1_UNUSED_MASK                            (0x0000)
#define DMA_DMA_ITS1_IRP03_L_W_OFFSET                       (0x0000)
#define DMA_DMA_ITS1_IRP03_L_W_WIDTH                        (1)
#define DMA_DMA_ITS1_IRP03_L_W_MASK                         (0x0001)
#define DMA_DMA_ITS1_IRP03_L_W_B_0x0                        (0x0000)
#define DMA_DMA_ITS1_IRP03_L_W_B_0x1                        (0x0001)
#define DMA_DMA_ITS1_IRP03_C_W_OFFSET                       (0x0001)
#define DMA_DMA_ITS1_IRP03_C_W_WIDTH                        (1)
#define DMA_DMA_ITS1_IRP03_C_W_MASK                         (0x0002)
#define DMA_DMA_ITS1_IRP03_C_W_B_0x0                        (0x0000)
#define DMA_DMA_ITS1_IRP03_C_W_B_0x1                        (0x0001)
#define DMA_DMA_ITS1_IRP03_C1_W_OFFSET                      (0x0002)
#define DMA_DMA_ITS1_IRP03_C1_W_WIDTH                       (1)
#define DMA_DMA_ITS1_IRP03_C1_W_MASK                        (0x0004)
#define DMA_DMA_ITS1_IRP03_C1_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS1_IRP03_C1_W_B_0x1                       (0x0001)
#define DMA_DMA_ITS1_IRP03_C2_W_OFFSET                      (0x0003)
#define DMA_DMA_ITS1_IRP03_C2_W_WIDTH                       (1)
#define DMA_DMA_ITS1_IRP03_C2_W_MASK                        (0x0008)
#define DMA_DMA_ITS1_IRP03_C2_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS1_IRP03_C2_W_B_0x1                       (0x0001)
#define DMA_DMA_ITS1_IRP03_GCF_L_W_OFFSET                   (0x0004)
#define DMA_DMA_ITS1_IRP03_GCF_L_W_WIDTH                    (1)
#define DMA_DMA_ITS1_IRP03_GCF_L_W_MASK                     (0x0010)
#define DMA_DMA_ITS1_IRP03_GCF_L_W_B_0x0                    (0x0000)
#define DMA_DMA_ITS1_IRP03_GCF_L_W_B_0x1                    (0x0001)
#define DMA_DMA_ITS1_IRP03_GCF_C_W_OFFSET                   (0x0005)
#define DMA_DMA_ITS1_IRP03_GCF_C_W_WIDTH                    (1)
#define DMA_DMA_ITS1_IRP03_GCF_C_W_MASK                     (0x0020)
#define DMA_DMA_ITS1_IRP03_GCF_C_W_B_0x0                    (0x0000)
#define DMA_DMA_ITS1_IRP03_GCF_C_W_B_0x1                    (0x0001)
#define DMA_DMA_ITS1_IRP03_GCF_L_R_OFFSET                   (0x0006)
#define DMA_DMA_ITS1_IRP03_GCF_L_R_WIDTH                    (1)
#define DMA_DMA_ITS1_IRP03_GCF_L_R_MASK                     (0x0040)
#define DMA_DMA_ITS1_IRP03_GCF_L_R_B_0x0                    (0x0000)
#define DMA_DMA_ITS1_IRP03_GCF_L_R_B_0x1                    (0x0001)
#define DMA_DMA_ITS1_IRP03_GCF_C_R_OFFSET                   (0x0007)
#define DMA_DMA_ITS1_IRP03_GCF_C_R_WIDTH                    (1)
#define DMA_DMA_ITS1_IRP03_GCF_C_R_MASK                     (0x0080)
#define DMA_DMA_ITS1_IRP03_GCF_C_R_B_0x0                    (0x0000)
#define DMA_DMA_ITS1_IRP03_GCF_C_R_B_0x1                    (0x0001)
#define DMA_DMA_ITS1_IRP03_VCP_W_OFFSET                     (0x0008)
#define DMA_DMA_ITS1_IRP03_VCP_W_WIDTH                      (1)
#define DMA_DMA_ITS1_IRP03_VCP_W_MASK                       (0x0100)
#define DMA_DMA_ITS1_IRP03_VCP_W_B_0x0                      (0x0000)
#define DMA_DMA_ITS1_IRP03_VCP_W_B_0x1                      (0x0001)
#define DMA_DMA_ITS1_IRP03_HCP_W_OFFSET                     (0x0009)
#define DMA_DMA_ITS1_IRP03_HCP_W_WIDTH                      (1)
#define DMA_DMA_ITS1_IRP03_HCP_W_MASK                       (0x0200)
#define DMA_DMA_ITS1_IRP03_HCP_W_B_0x0                      (0x0000)
#define DMA_DMA_ITS1_IRP03_HCP_W_B_0x1                      (0x0001)
#define DMA_DMA_ITS1_IRP03_HCP_R_OFFSET                     (0x000a)
#define DMA_DMA_ITS1_IRP03_HCP_R_WIDTH                      (1)
#define DMA_DMA_ITS1_IRP03_HCP_R_MASK                       (0x0400)
#define DMA_DMA_ITS1_IRP03_HCP_R_B_0x0                      (0x0000)
#define DMA_DMA_ITS1_IRP03_HCP_R_B_0x1                      (0x0001)
#define DMA_DMA_ITS1_IRP03_PRA_W_OFFSET                     (0x000b)
#define DMA_DMA_ITS1_IRP03_PRA_W_WIDTH                      (1)
#define DMA_DMA_ITS1_IRP03_PRA_W_MASK                       (0x0800)
#define DMA_DMA_ITS1_IRP03_PRA_W_B_0x0                      (0x0000)
#define DMA_DMA_ITS1_IRP03_PRA_W_B_0x1                      (0x0001)
#define DMA_DMA_ITS1_IRP0_PRA_R_OFFSET                      (0x000c)
#define DMA_DMA_ITS1_IRP0_PRA_R_WIDTH                       (1)
#define DMA_DMA_ITS1_IRP0_PRA_R_MASK                        (0x1000)
#define DMA_DMA_ITS1_IRP0_PRA_R_B_0x0                       (0x0000)
#define DMA_DMA_ITS1_IRP0_PRA_R_B_0x1                       (0x0001)
#define DMA_DMA_ITS1_IRP1_PRA_W_OFFSET                      (0x000d)
#define DMA_DMA_ITS1_IRP1_PRA_W_WIDTH                       (1)
#define DMA_DMA_ITS1_IRP1_PRA_W_MASK                        (0x2000)
#define DMA_DMA_ITS1_IRP1_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS1_IRP1_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_ITS1_IRP2_PRA_W_OFFSET                      (0x000e)
#define DMA_DMA_ITS1_IRP2_PRA_W_WIDTH                       (1)
#define DMA_DMA_ITS1_IRP2_PRA_W_MASK                        (0x4000)
#define DMA_DMA_ITS1_IRP2_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS1_IRP2_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_ITS1_IRP3_JPG_W_OFFSET                      (0x000f)
#define DMA_DMA_ITS1_IRP3_JPG_W_WIDTH                       (1)
#define DMA_DMA_ITS1_IRP3_JPG_W_MASK                        (0x8000)
#define DMA_DMA_ITS1_IRP3_JPG_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS1_IRP3_JPG_W_B_0x1                       (0x0001)

/*
* Register : DMA_ITS1_BCLR
*/

#define DMA_DMA_ITS1_BCLR_SIZE                              (16)
#define DMA_DMA_ITS1_BCLR_OFFSET                            (DMA_DMA_BASE_ADDR + 0x12)
#define DMA_DMA_ITS1_BCLR_RESET_VALUE                       (0x00)
#define DMA_DMA_ITS1_BCLR_BITFIELD_MASK                     (0xFFFF)
#define DMA_DMA_ITS1_BCLR_RWMASK                            (0x0000)
#define DMA_DMA_ITS1_BCLR_ROMASK                            (0x0000)
#define DMA_DMA_ITS1_BCLR_WOMASK                            (0xFFFF)
#define DMA_DMA_ITS1_BCLR_UNUSED_MASK                       (0x0000)
#define DMA_DMA_ITS1_BCLR_IRP03_L_W_OFFSET                  (0x0000)
#define DMA_DMA_ITS1_BCLR_IRP03_L_W_WIDTH                   (1)
#define DMA_DMA_ITS1_BCLR_IRP03_L_W_MASK                    (0x0001)
#define DMA_DMA_ITS1_BCLR_IRP03_C_W_OFFSET                  (0x0001)
#define DMA_DMA_ITS1_BCLR_IRP03_C_W_WIDTH                   (1)
#define DMA_DMA_ITS1_BCLR_IRP03_C_W_MASK                    (0x0002)
#define DMA_DMA_ITS1_BCLR_IRP03_C1_W_OFFSET                 (0x0002)
#define DMA_DMA_ITS1_BCLR_IRP03_C1_W_WIDTH                  (1)
#define DMA_DMA_ITS1_BCLR_IRP03_C1_W_MASK                   (0x0004)
#define DMA_DMA_ITS1_BCLR_IRP03_C2_W_OFFSET                 (0x0003)
#define DMA_DMA_ITS1_BCLR_IRP03_C2_W_WIDTH                  (1)
#define DMA_DMA_ITS1_BCLR_IRP03_C2_W_MASK                   (0x0008)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_L_W_OFFSET              (0x0004)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_L_W_WIDTH               (1)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_L_W_MASK                (0x0010)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_C_W_OFFSET              (0x0005)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_C_W_WIDTH               (1)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_C_W_MASK                (0x0020)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_L_R_OFFSET              (0x0006)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_L_R_WIDTH               (1)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_L_R_MASK                (0x0040)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_C_R_OFFSET              (0x0007)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_C_R_WIDTH               (1)
#define DMA_DMA_ITS1_BCLR_IRP03_GCF_C_R_MASK                (0x0080)
#define DMA_DMA_ITS1_BCLR_IRP03_VCP_W_OFFSET                (0x0008)
#define DMA_DMA_ITS1_BCLR_IRP03_VCP_W_WIDTH                 (1)
#define DMA_DMA_ITS1_BCLR_IRP03_VCP_W_MASK                  (0x0100)
#define DMA_DMA_ITS1_BCLR_IRP03_HCP_W_OFFSET                (0x0009)
#define DMA_DMA_ITS1_BCLR_IRP03_HCP_W_WIDTH                 (1)
#define DMA_DMA_ITS1_BCLR_IRP03_HCP_W_MASK                  (0x0200)
#define DMA_DMA_ITS1_BCLR_IRP03_HCP_R_OFFSET                (0x000a)
#define DMA_DMA_ITS1_BCLR_IRP03_HCP_R_WIDTH                 (1)
#define DMA_DMA_ITS1_BCLR_IRP03_HCP_R_MASK                  (0x0400)
#define DMA_DMA_ITS1_BCLR_IRP03_PRA_W_OFFSET                (0x000b)
#define DMA_DMA_ITS1_BCLR_IRP03_PRA_W_WIDTH                 (1)
#define DMA_DMA_ITS1_BCLR_IRP03_PRA_W_MASK                  (0x0800)
#define DMA_DMA_ITS1_BCLR_IRP0_PRA_R_OFFSET                 (0x000c)
#define DMA_DMA_ITS1_BCLR_IRP0_PRA_R_WIDTH                  (1)
#define DMA_DMA_ITS1_BCLR_IRP0_PRA_R_MASK                   (0x1000)
#define DMA_DMA_ITS1_BCLR_IRP1_PRA_W_OFFSET                 (0x000d)
#define DMA_DMA_ITS1_BCLR_IRP1_PRA_W_WIDTH                  (1)
#define DMA_DMA_ITS1_BCLR_IRP1_PRA_W_MASK                   (0x2000)
#define DMA_DMA_ITS1_BCLR_IRP2_PRA_W_OFFSET                 (0x000e)
#define DMA_DMA_ITS1_BCLR_IRP2_PRA_W_WIDTH                  (1)
#define DMA_DMA_ITS1_BCLR_IRP2_PRA_W_MASK                   (0x4000)
#define DMA_DMA_ITS1_BCLR_IRP3_JPG_W_OFFSET                 (0x000f)
#define DMA_DMA_ITS1_BCLR_IRP3_JPG_W_WIDTH                  (1)
#define DMA_DMA_ITS1_BCLR_IRP3_JPG_W_MASK                   (0x8000)

/*
* Register : DMA_IMR1
*/

#define DMA_DMA_IMR1_SIZE                                   (16)
#define DMA_DMA_IMR1_OFFSET                                 (DMA_DMA_BASE_ADDR + 0x16)
#define DMA_DMA_IMR1_RESET_VALUE                            (0x00)
#define DMA_DMA_IMR1_BITFIELD_MASK                          (0xFFFF)
#define DMA_DMA_IMR1_RWMASK                                 (0xFFFF)
#define DMA_DMA_IMR1_ROMASK                                 (0x0000)
#define DMA_DMA_IMR1_WOMASK                                 (0x0000)
#define DMA_DMA_IMR1_UNUSED_MASK                            (0x0000)
#define DMA_DMA_IMR1_IRP03_L_W_OFFSET                       (0x0000)
#define DMA_DMA_IMR1_IRP03_L_W_WIDTH                        (1)
#define DMA_DMA_IMR1_IRP03_L_W_MASK                         (0x0001)
#define DMA_DMA_IMR1_IRP03_L_W_B_0x0                        (0x0000)
#define DMA_DMA_IMR1_IRP03_L_W_B_0x1                        (0x0001)
#define DMA_DMA_IMR1_IRP03_C_W_OFFSET                       (0x0001)
#define DMA_DMA_IMR1_IRP03_C_W_WIDTH                        (1)
#define DMA_DMA_IMR1_IRP03_C_W_MASK                         (0x0002)
#define DMA_DMA_IMR1_IRP03_C_W_B_0x0                        (0x0000)
#define DMA_DMA_IMR1_IRP03_C_W_B_0x1                        (0x0001)
#define DMA_DMA_IMR1_IRP03_C1_W_OFFSET                      (0x0002)
#define DMA_DMA_IMR1_IRP03_C1_W_WIDTH                       (1)
#define DMA_DMA_IMR1_IRP03_C1_W_MASK                        (0x0004)
#define DMA_DMA_IMR1_IRP03_C1_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR1_IRP03_C1_W_B_0x1                       (0x0001)
#define DMA_DMA_IMR1_IRP03_C2_W_OFFSET                      (0x0003)
#define DMA_DMA_IMR1_IRP03_C2_W_WIDTH                       (1)
#define DMA_DMA_IMR1_IRP03_C2_W_MASK                        (0x0008)
#define DMA_DMA_IMR1_IRP03_C2_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR1_IRP03_C2_W_B_0x1                       (0x0001)
#define DMA_DMA_IMR1_IRP03_GCF_L_W_OFFSET                   (0x0004)
#define DMA_DMA_IMR1_IRP03_GCF_L_W_WIDTH                    (1)
#define DMA_DMA_IMR1_IRP03_GCF_L_W_MASK                     (0x0010)
#define DMA_DMA_IMR1_IRP03_GCF_L_W_B_0x0                    (0x0000)
#define DMA_DMA_IMR1_IRP03_GCF_L_W_B_0x1                    (0x0001)
#define DMA_DMA_IMR1_IRP03_GCF_C_W_OFFSET                   (0x0005)
#define DMA_DMA_IMR1_IRP03_GCF_C_W_WIDTH                    (1)
#define DMA_DMA_IMR1_IRP03_GCF_C_W_MASK                     (0x0020)
#define DMA_DMA_IMR1_IRP03_GCF_C_W_B_0x0                    (0x0000)
#define DMA_DMA_IMR1_IRP03_GCF_C_W_B_0x1                    (0x0001)
#define DMA_DMA_IMR1_IRP03_GCF_L_R_OFFSET                   (0x0006)
#define DMA_DMA_IMR1_IRP03_GCF_L_R_WIDTH                    (1)
#define DMA_DMA_IMR1_IRP03_GCF_L_R_MASK                     (0x0040)
#define DMA_DMA_IMR1_IRP03_GCF_L_R_B_0x0                    (0x0000)
#define DMA_DMA_IMR1_IRP03_GCF_L_R_B_0x1                    (0x0001)
#define DMA_DMA_IMR1_IRP03_GCF_C_R_OFFSET                   (0x0007)
#define DMA_DMA_IMR1_IRP03_GCF_C_R_WIDTH                    (1)
#define DMA_DMA_IMR1_IRP03_GCF_C_R_MASK                     (0x0080)
#define DMA_DMA_IMR1_IRP03_GCF_C_R_B_0x0                    (0x0000)
#define DMA_DMA_IMR1_IRP03_GCF_C_R_B_0x1                    (0x0001)
#define DMA_DMA_IMR1_IRP03_VCP_W_OFFSET                     (0x0008)
#define DMA_DMA_IMR1_IRP03_VCP_W_WIDTH                      (1)
#define DMA_DMA_IMR1_IRP03_VCP_W_MASK                       (0x0100)
#define DMA_DMA_IMR1_IRP03_VCP_W_B_0x0                      (0x0000)
#define DMA_DMA_IMR1_IRP03_VCP_W_B_0x1                      (0x0001)
#define DMA_DMA_IMR1_IRP03_HCP_W_OFFSET                     (0x0009)
#define DMA_DMA_IMR1_IRP03_HCP_W_WIDTH                      (1)
#define DMA_DMA_IMR1_IRP03_HCP_W_MASK                       (0x0200)
#define DMA_DMA_IMR1_IRP03_HCP_W_B_0x0                      (0x0000)
#define DMA_DMA_IMR1_IRP03_HCP_W_B_0x1                      (0x0001)
#define DMA_DMA_IMR1_IRP03_HCP_R_OFFSET                     (0x000a)
#define DMA_DMA_IMR1_IRP03_HCP_R_WIDTH                      (1)
#define DMA_DMA_IMR1_IRP03_HCP_R_MASK                       (0x0400)
#define DMA_DMA_IMR1_IRP03_HCP_R_B_0x0                      (0x0000)
#define DMA_DMA_IMR1_IRP03_HCP_R_B_0x1                      (0x0001)
#define DMA_DMA_IMR1_IRP03_PRA_W_OFFSET                     (0x000b)
#define DMA_DMA_IMR1_IRP03_PRA_W_WIDTH                      (1)
#define DMA_DMA_IMR1_IRP03_PRA_W_MASK                       (0x0800)
#define DMA_DMA_IMR1_IRP03_PRA_W_B_0x0                      (0x0000)
#define DMA_DMA_IMR1_IRP03_PRA_W_B_0x1                      (0x0001)
#define DMA_DMA_IMR1_IRP0_PRA_R_OFFSET                      (0x000c)
#define DMA_DMA_IMR1_IRP0_PRA_R_WIDTH                       (1)
#define DMA_DMA_IMR1_IRP0_PRA_R_MASK                        (0x1000)
#define DMA_DMA_IMR1_IRP0_PRA_R_B_0x0                       (0x0000)
#define DMA_DMA_IMR1_IRP0_PRA_R_B_0x1                       (0x0001)
#define DMA_DMA_IMR1_IRP1_PRA_W_OFFSET                      (0x000d)
#define DMA_DMA_IMR1_IRP1_PRA_W_WIDTH                       (1)
#define DMA_DMA_IMR1_IRP1_PRA_W_MASK                        (0x2000)
#define DMA_DMA_IMR1_IRP1_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR1_IRP1_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_IMR1_IRP2_PRA_W_OFFSET                      (0x000e)
#define DMA_DMA_IMR1_IRP2_PRA_W_WIDTH                       (1)
#define DMA_DMA_IMR1_IRP2_PRA_W_MASK                        (0x4000)
#define DMA_DMA_IMR1_IRP2_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR1_IRP2_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_IMR1_IRP3_JPG_W_OFFSET                      (0x000f)
#define DMA_DMA_IMR1_IRP3_JPG_W_WIDTH                       (1)
#define DMA_DMA_IMR1_IRP3_JPG_W_MASK                        (0x8000)
#define DMA_DMA_IMR1_IRP3_JPG_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR1_IRP3_JPG_W_B_0x1                       (0x0001)

/*
* Register : DMA_ITS2
*/

#define DMA_DMA_ITS2_SIZE                                   (16)
#define DMA_DMA_ITS2_OFFSET                                 (DMA_DMA_BASE_ADDR + 0x20)
#define DMA_DMA_ITS2_RESET_VALUE                            (0x00)
#define DMA_DMA_ITS2_BITFIELD_MASK                          (0xFFFF)
#define DMA_DMA_ITS2_RWMASK                                 (0x0000)
#define DMA_DMA_ITS2_ROMASK                                 (0xFFFF)
#define DMA_DMA_ITS2_WOMASK                                 (0x0000)
#define DMA_DMA_ITS2_UNUSED_MASK                            (0x0000)
#define DMA_DMA_ITS2_IRP03_L_W_OFFSET                       (0x0000)
#define DMA_DMA_ITS2_IRP03_L_W_WIDTH                        (1)
#define DMA_DMA_ITS2_IRP03_L_W_MASK                         (0x0001)
#define DMA_DMA_ITS2_IRP03_L_W_B_0x0                        (0x0000)
#define DMA_DMA_ITS2_IRP03_L_W_B_0x1                        (0x0001)
#define DMA_DMA_ITS2_IRP03_C_W_OFFSET                       (0x0001)
#define DMA_DMA_ITS2_IRP03_C_W_WIDTH                        (1)
#define DMA_DMA_ITS2_IRP03_C_W_MASK                         (0x0002)
#define DMA_DMA_ITS2_IRP03_C_W_B_0x0                        (0x0000)
#define DMA_DMA_ITS2_IRP03_C_W_B_0x1                        (0x0001)
#define DMA_DMA_ITS2_IRP03_C1_W_OFFSET                      (0x0002)
#define DMA_DMA_ITS2_IRP03_C1_W_WIDTH                       (1)
#define DMA_DMA_ITS2_IRP03_C1_W_MASK                        (0x0004)
#define DMA_DMA_ITS2_IRP03_C1_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS2_IRP03_C1_W_B_0x1                       (0x0001)
#define DMA_DMA_ITS2_IRP03_C2_W_OFFSET                      (0x0003)
#define DMA_DMA_ITS2_IRP03_C2_W_WIDTH                       (1)
#define DMA_DMA_ITS2_IRP03_C2_W_MASK                        (0x0008)
#define DMA_DMA_ITS2_IRP03_C2_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS2_IRP03_C2_W_B_0x1                       (0x0001)
#define DMA_DMA_ITS2_IRP03_GCF_L_W_OFFSET                   (0x0004)
#define DMA_DMA_ITS2_IRP03_GCF_L_W_WIDTH                    (1)
#define DMA_DMA_ITS2_IRP03_GCF_L_W_MASK                     (0x0010)
#define DMA_DMA_ITS2_IRP03_GCF_L_W_B_0x0                    (0x0000)
#define DMA_DMA_ITS2_IRP03_GCF_L_W_B_0x1                    (0x0001)
#define DMA_DMA_ITS2_IRP03_GCF_C_W_OFFSET                   (0x0005)
#define DMA_DMA_ITS2_IRP03_GCF_C_W_WIDTH                    (1)
#define DMA_DMA_ITS2_IRP03_GCF_C_W_MASK                     (0x0020)
#define DMA_DMA_ITS2_IRP03_GCF_C_W_B_0x0                    (0x0000)
#define DMA_DMA_ITS2_IRP03_GCF_C_W_B_0x1                    (0x0001)
#define DMA_DMA_ITS2_IRP03_GCF_L_R_OFFSET                   (0x0006)
#define DMA_DMA_ITS2_IRP03_GCF_L_R_WIDTH                    (1)
#define DMA_DMA_ITS2_IRP03_GCF_L_R_MASK                     (0x0040)
#define DMA_DMA_ITS2_IRP03_GCF_L_R_B_0x0                    (0x0000)
#define DMA_DMA_ITS2_IRP03_GCF_L_R_B_0x1                    (0x0001)
#define DMA_DMA_ITS2_IRP03_GCF_C_R_OFFSET                   (0x0007)
#define DMA_DMA_ITS2_IRP03_GCF_C_R_WIDTH                    (1)
#define DMA_DMA_ITS2_IRP03_GCF_C_R_MASK                     (0x0080)
#define DMA_DMA_ITS2_IRP03_GCF_C_R_B_0x0                    (0x0000)
#define DMA_DMA_ITS2_IRP03_GCF_C_R_B_0x1                    (0x0001)
#define DMA_DMA_ITS2_IRP03_VCP_W_OFFSET                     (0x0008)
#define DMA_DMA_ITS2_IRP03_VCP_W_WIDTH                      (1)
#define DMA_DMA_ITS2_IRP03_VCP_W_MASK                       (0x0100)
#define DMA_DMA_ITS2_IRP03_VCP_W_B_0x0                      (0x0000)
#define DMA_DMA_ITS2_IRP03_VCP_W_B_0x1                      (0x0001)
#define DMA_DMA_ITS2_IRP03_HCP_W_OFFSET                     (0x0009)
#define DMA_DMA_ITS2_IRP03_HCP_W_WIDTH                      (1)
#define DMA_DMA_ITS2_IRP03_HCP_W_MASK                       (0x0200)
#define DMA_DMA_ITS2_IRP03_HCP_W_B_0x0                      (0x0000)
#define DMA_DMA_ITS2_IRP03_HCP_W_B_0x1                      (0x0001)
#define DMA_DMA_ITS2_IRP03_HCP_R_OFFSET                     (0x000a)
#define DMA_DMA_ITS2_IRP03_HCP_R_WIDTH                      (1)
#define DMA_DMA_ITS2_IRP03_HCP_R_MASK                       (0x0400)
#define DMA_DMA_ITS2_IRP03_HCP_R_B_0x0                      (0x0000)
#define DMA_DMA_ITS2_IRP03_HCP_R_B_0x1                      (0x0001)
#define DMA_DMA_ITS2_IRP03_PRA_W_OFFSET                     (0x000b)
#define DMA_DMA_ITS2_IRP03_PRA_W_WIDTH                      (1)
#define DMA_DMA_ITS2_IRP03_PRA_W_MASK                       (0x0800)
#define DMA_DMA_ITS2_IRP03_PRA_W_B_0x0                      (0x0000)
#define DMA_DMA_ITS2_IRP03_PRA_W_B_0x1                      (0x0001)
#define DMA_DMA_ITS2_IRP0_PRA_R_OFFSET                      (0x000c)
#define DMA_DMA_ITS2_IRP0_PRA_R_WIDTH                       (1)
#define DMA_DMA_ITS2_IRP0_PRA_R_MASK                        (0x1000)
#define DMA_DMA_ITS2_IRP0_PRA_R_B_0x0                       (0x0000)
#define DMA_DMA_ITS2_IRP0_PRA_R_B_0x1                       (0x0001)
#define DMA_DMA_ITS2_IRP1_PRA_W_OFFSET                      (0x000d)
#define DMA_DMA_ITS2_IRP1_PRA_W_WIDTH                       (1)
#define DMA_DMA_ITS2_IRP1_PRA_W_MASK                        (0x2000)
#define DMA_DMA_ITS2_IRP1_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS2_IRP1_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_ITS2_IRP2_PRA_W_OFFSET                      (0x000e)
#define DMA_DMA_ITS2_IRP2_PRA_W_WIDTH                       (1)
#define DMA_DMA_ITS2_IRP2_PRA_W_MASK                        (0x4000)
#define DMA_DMA_ITS2_IRP2_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS2_IRP2_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_ITS2_IRP3_JPG_W_OFFSET                      (0x000f)
#define DMA_DMA_ITS2_IRP3_JPG_W_WIDTH                       (1)
#define DMA_DMA_ITS2_IRP3_JPG_W_MASK                        (0x8000)
#define DMA_DMA_ITS2_IRP3_JPG_W_B_0x0                       (0x0000)
#define DMA_DMA_ITS2_IRP3_JPG_W_B_0x1                       (0x0001)

/*
* Register : DMA_ITS2_BCLR
*/

#define DMA_DMA_ITS2_BCLR_SIZE                              (16)
#define DMA_DMA_ITS2_BCLR_OFFSET                            (DMA_DMA_BASE_ADDR + 0x22)
#define DMA_DMA_ITS2_BCLR_RESET_VALUE                       (0x00)
#define DMA_DMA_ITS2_BCLR_BITFIELD_MASK                     (0xFFFF)
#define DMA_DMA_ITS2_BCLR_RWMASK                            (0x0000)
#define DMA_DMA_ITS2_BCLR_ROMASK                            (0x0000)
#define DMA_DMA_ITS2_BCLR_WOMASK                            (0xFFFF)
#define DMA_DMA_ITS2_BCLR_UNUSED_MASK                       (0x0000)
#define DMA_DMA_ITS2_BCLR_IRP03_L_W_OFFSET                  (0x0000)
#define DMA_DMA_ITS2_BCLR_IRP03_L_W_WIDTH                   (1)
#define DMA_DMA_ITS2_BCLR_IRP03_L_W_MASK                    (0x0001)
#define DMA_DMA_ITS2_BCLR_IRP03_C_W_OFFSET                  (0x0001)
#define DMA_DMA_ITS2_BCLR_IRP03_C_W_WIDTH                   (1)
#define DMA_DMA_ITS2_BCLR_IRP03_C_W_MASK                    (0x0002)
#define DMA_DMA_ITS2_BCLR_IRP03_C1_W_OFFSET                 (0x0002)
#define DMA_DMA_ITS2_BCLR_IRP03_C1_W_WIDTH                  (1)
#define DMA_DMA_ITS2_BCLR_IRP03_C1_W_MASK                   (0x0004)
#define DMA_DMA_ITS2_BCLR_IRP03_C2_W_OFFSET                 (0x0003)
#define DMA_DMA_ITS2_BCLR_IRP03_C2_W_WIDTH                  (1)
#define DMA_DMA_ITS2_BCLR_IRP03_C2_W_MASK                   (0x0008)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_L_W_OFFSET              (0x0004)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_L_W_WIDTH               (1)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_L_W_MASK                (0x0010)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_C_W_OFFSET              (0x0005)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_C_W_WIDTH               (1)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_C_W_MASK                (0x0020)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_L_R_OFFSET              (0x0006)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_L_R_WIDTH               (1)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_L_R_MASK                (0x0040)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_C_R_OFFSET              (0x0007)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_C_R_WIDTH               (1)
#define DMA_DMA_ITS2_BCLR_IRP03_GCF_C_R_MASK                (0x0080)
#define DMA_DMA_ITS2_BCLR_IRP03_VCP_W_OFFSET                (0x0008)
#define DMA_DMA_ITS2_BCLR_IRP03_VCP_W_WIDTH                 (1)
#define DMA_DMA_ITS2_BCLR_IRP03_VCP_W_MASK                  (0x0100)
#define DMA_DMA_ITS2_BCLR_IRP03_HCP_W_OFFSET                (0x0009)
#define DMA_DMA_ITS2_BCLR_IRP03_HCP_W_WIDTH                 (1)
#define DMA_DMA_ITS2_BCLR_IRP03_HCP_W_MASK                  (0x0200)
#define DMA_DMA_ITS2_BCLR_IRP03_HCP_R_OFFSET                (0x000a)
#define DMA_DMA_ITS2_BCLR_IRP03_HCP_R_WIDTH                 (1)
#define DMA_DMA_ITS2_BCLR_IRP03_HCP_R_MASK                  (0x0400)
#define DMA_DMA_ITS2_BCLR_IRP03_PRA_W_OFFSET                (0x000b)
#define DMA_DMA_ITS2_BCLR_IRP03_PRA_W_WIDTH                 (1)
#define DMA_DMA_ITS2_BCLR_IRP03_PRA_W_MASK                  (0x0800)
#define DMA_DMA_ITS2_BCLR_IRP0_PRA_R_OFFSET                 (0x000c)
#define DMA_DMA_ITS2_BCLR_IRP0_PRA_R_WIDTH                  (1)
#define DMA_DMA_ITS2_BCLR_IRP0_PRA_R_MASK                   (0x1000)
#define DMA_DMA_ITS2_BCLR_IRP1_PRA_W_OFFSET                 (0x000d)
#define DMA_DMA_ITS2_BCLR_IRP1_PRA_W_WIDTH                  (1)
#define DMA_DMA_ITS2_BCLR_IRP1_PRA_W_MASK                   (0x2000)
#define DMA_DMA_ITS2_BCLR_IRP2_PRA_W_OFFSET                 (0x000e)
#define DMA_DMA_ITS2_BCLR_IRP2_PRA_W_WIDTH                  (1)
#define DMA_DMA_ITS2_BCLR_IRP2_PRA_W_MASK                   (0x4000)
#define DMA_DMA_ITS2_BCLR_IRP3_JPG_W_OFFSET                 (0x000f)
#define DMA_DMA_ITS2_BCLR_IRP3_JPG_W_WIDTH                  (1)
#define DMA_DMA_ITS2_BCLR_IRP3_JPG_W_MASK                   (0x8000)

/*
* Register : DMA_IMR2
*/

#define DMA_DMA_IMR2_SIZE                                   (16)
#define DMA_DMA_IMR2_OFFSET                                 (DMA_DMA_BASE_ADDR + 0x24)
#define DMA_DMA_IMR2_RESET_VALUE                            (0x00)
#define DMA_DMA_IMR2_BITFIELD_MASK                          (0xFFFF)
#define DMA_DMA_IMR2_RWMASK                                 (0xFFFF)
#define DMA_DMA_IMR2_ROMASK                                 (0x0000)
#define DMA_DMA_IMR2_WOMASK                                 (0x0000)
#define DMA_DMA_IMR2_UNUSED_MASK                            (0x0000)
#define DMA_DMA_IMR2_IRP03_L_W_OFFSET                       (0x0000)
#define DMA_DMA_IMR2_IRP03_L_W_WIDTH                        (1)
#define DMA_DMA_IMR2_IRP03_L_W_MASK                         (0x0001)
#define DMA_DMA_IMR2_IRP03_L_W_B_0x0                        (0x0000)
#define DMA_DMA_IMR2_IRP03_L_W_B_0x1                        (0x0001)
#define DMA_DMA_IMR2_IRP03_C_W_OFFSET                       (0x0001)
#define DMA_DMA_IMR2_IRP03_C_W_WIDTH                        (1)
#define DMA_DMA_IMR2_IRP03_C_W_MASK                         (0x0002)
#define DMA_DMA_IMR2_IRP03_C_W_B_0x0                        (0x0000)
#define DMA_DMA_IMR2_IRP03_C_W_B_0x1                        (0x0001)
#define DMA_DMA_IMR2_IRP03_C1_W_OFFSET                      (0x0002)
#define DMA_DMA_IMR2_IRP03_C1_W_WIDTH                       (1)
#define DMA_DMA_IMR2_IRP03_C1_W_MASK                        (0x0004)
#define DMA_DMA_IMR2_IRP03_C1_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR2_IRP03_C1_W_B_0x1                       (0x0001)
#define DMA_DMA_IMR2_IRP03_C2_W_OFFSET                      (0x0003)
#define DMA_DMA_IMR2_IRP03_C2_W_WIDTH                       (1)
#define DMA_DMA_IMR2_IRP03_C2_W_MASK                        (0x0008)
#define DMA_DMA_IMR2_IRP03_C2_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR2_IRP03_C2_W_B_0x1                       (0x0001)
#define DMA_DMA_IMR2_IRP03_GCF_L_W_OFFSET                   (0x0004)
#define DMA_DMA_IMR2_IRP03_GCF_L_W_WIDTH                    (1)
#define DMA_DMA_IMR2_IRP03_GCF_L_W_MASK                     (0x0010)
#define DMA_DMA_IMR2_IRP03_GCF_L_W_B_0x0                    (0x0000)
#define DMA_DMA_IMR2_IRP03_GCF_L_W_B_0x1                    (0x0001)
#define DMA_DMA_IMR2_IRP03_GCF_C_W_OFFSET                   (0x0005)
#define DMA_DMA_IMR2_IRP03_GCF_C_W_WIDTH                    (1)
#define DMA_DMA_IMR2_IRP03_GCF_C_W_MASK                     (0x0020)
#define DMA_DMA_IMR2_IRP03_GCF_C_W_B_0x0                    (0x0000)
#define DMA_DMA_IMR2_IRP03_GCF_C_W_B_0x1                    (0x0001)
#define DMA_DMA_IMR2_IRP03_GCF_L_R_OFFSET                   (0x0006)
#define DMA_DMA_IMR2_IRP03_GCF_L_R_WIDTH                    (1)
#define DMA_DMA_IMR2_IRP03_GCF_L_R_MASK                     (0x0040)
#define DMA_DMA_IMR2_IRP03_GCF_L_R_B_0x0                    (0x0000)
#define DMA_DMA_IMR2_IRP03_GCF_L_R_B_0x1                    (0x0001)
#define DMA_DMA_IMR2_IRP03_GCF_C_R_OFFSET                   (0x0007)
#define DMA_DMA_IMR2_IRP03_GCF_C_R_WIDTH                    (1)
#define DMA_DMA_IMR2_IRP03_GCF_C_R_MASK                     (0x0080)
#define DMA_DMA_IMR2_IRP03_GCF_C_R_B_0x0                    (0x0000)
#define DMA_DMA_IMR2_IRP03_GCF_C_R_B_0x1                    (0x0001)
#define DMA_DMA_IMR2_IRP03_VCP_W_OFFSET                     (0x0008)
#define DMA_DMA_IMR2_IRP03_VCP_W_WIDTH                      (1)
#define DMA_DMA_IMR2_IRP03_VCP_W_MASK                       (0x0100)
#define DMA_DMA_IMR2_IRP03_VCP_W_B_0x0                      (0x0000)
#define DMA_DMA_IMR2_IRP03_VCP_W_B_0x1                      (0x0001)
#define DMA_DMA_IMR2_IRP03_HCP_W_OFFSET                     (0x0009)
#define DMA_DMA_IMR2_IRP03_HCP_W_WIDTH                      (1)
#define DMA_DMA_IMR2_IRP03_HCP_W_MASK                       (0x0200)
#define DMA_DMA_IMR2_IRP03_HCP_W_B_0x0                      (0x0000)
#define DMA_DMA_IMR2_IRP03_HCP_W_B_0x1                      (0x0001)
#define DMA_DMA_IMR2_IRP03_HCP_R_OFFSET                     (0x000a)
#define DMA_DMA_IMR2_IRP03_HCP_R_WIDTH                      (1)
#define DMA_DMA_IMR2_IRP03_HCP_R_MASK                       (0x0400)
#define DMA_DMA_IMR2_IRP03_HCP_R_B_0x0                      (0x0000)
#define DMA_DMA_IMR2_IRP03_HCP_R_B_0x1                      (0x0001)
#define DMA_DMA_IMR2_IRP03_PRA_W_OFFSET                     (0x000b)
#define DMA_DMA_IMR2_IRP03_PRA_W_WIDTH                      (1)
#define DMA_DMA_IMR2_IRP03_PRA_W_MASK                       (0x0800)
#define DMA_DMA_IMR2_IRP03_PRA_W_B_0x0                      (0x0000)
#define DMA_DMA_IMR2_IRP03_PRA_W_B_0x1                      (0x0001)
#define DMA_DMA_IMR2_IRP0_PRA_R_OFFSET                      (0x000c)
#define DMA_DMA_IMR2_IRP0_PRA_R_WIDTH                       (1)
#define DMA_DMA_IMR2_IRP0_PRA_R_MASK                        (0x1000)
#define DMA_DMA_IMR2_IRP0_PRA_R_B_0x0                       (0x0000)
#define DMA_DMA_IMR2_IRP0_PRA_R_B_0x1                       (0x0001)
#define DMA_DMA_IMR2_IRP1_PRA_W_OFFSET                      (0x000d)
#define DMA_DMA_IMR2_IRP1_PRA_W_WIDTH                       (1)
#define DMA_DMA_IMR2_IRP1_PRA_W_MASK                        (0x2000)
#define DMA_DMA_IMR2_IRP1_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR2_IRP1_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_IMR2_IRP2_PRA_W_OFFSET                      (0x000e)
#define DMA_DMA_IMR2_IRP2_PRA_W_WIDTH                       (1)
#define DMA_DMA_IMR2_IRP2_PRA_W_MASK                        (0x4000)
#define DMA_DMA_IMR2_IRP2_PRA_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR2_IRP2_PRA_W_B_0x1                       (0x0001)
#define DMA_DMA_IMR2_IRP3_JPG_W_OFFSET                      (0x000f)
#define DMA_DMA_IMR2_IRP3_JPG_W_WIDTH                       (1)
#define DMA_DMA_IMR2_IRP3_JPG_W_MASK                        (0x8000)
#define DMA_DMA_IMR2_IRP3_JPG_W_B_0x0                       (0x0000)
#define DMA_DMA_IMR2_IRP3_JPG_W_B_0x1                       (0x0001)

/*
* Register : DMA_SOFT_RST
*/

#define DMA_DMA_SOFT_RST_SIZE                               (16)
#define DMA_DMA_SOFT_RST_OFFSET                             (DMA_DMA_BASE_ADDR + 0x30)
#define DMA_DMA_SOFT_RST_RESET_VALUE                        (0x00)
#define DMA_DMA_SOFT_RST_BITFIELD_MASK                      (0xFFFF)
#define DMA_DMA_SOFT_RST_RWMASK                             (0x0000)
#define DMA_DMA_SOFT_RST_ROMASK                             (0x0000)
#define DMA_DMA_SOFT_RST_WOMASK                             (0xFFFF)
#define DMA_DMA_SOFT_RST_UNUSED_MASK                        (0x0000)
#define DMA_DMA_SOFT_RST_IRP03_L_W_OFFSET                   (0x0000)
#define DMA_DMA_SOFT_RST_IRP03_L_W_WIDTH                    (1)
#define DMA_DMA_SOFT_RST_IRP03_L_W_MASK                     (0x0001)
#define DMA_DMA_SOFT_RST_IRP03_C_W_OFFSET                   (0x0001)
#define DMA_DMA_SOFT_RST_IRP03_C_W_WIDTH                    (1)
#define DMA_DMA_SOFT_RST_IRP03_C_W_MASK                     (0x0002)
#define DMA_DMA_SOFT_RST_IRP03_C1_W_OFFSET                  (0x0002)
#define DMA_DMA_SOFT_RST_IRP03_C1_W_WIDTH                   (1)
#define DMA_DMA_SOFT_RST_IRP03_C1_W_MASK                    (0x0004)
#define DMA_DMA_SOFT_RST_IRP03_C2_W_OFFSET                  (0x0003)
#define DMA_DMA_SOFT_RST_IRP03_C2_W_WIDTH                   (1)
#define DMA_DMA_SOFT_RST_IRP03_C2_W_MASK                    (0x0008)
#define DMA_DMA_SOFT_RST_IRP03_GCF_L_W_OFFSET               (0x0004)
#define DMA_DMA_SOFT_RST_IRP03_GCF_L_W_WIDTH                (1)
#define DMA_DMA_SOFT_RST_IRP03_GCF_L_W_MASK                 (0x0010)
#define DMA_DMA_SOFT_RST_IRP03_GCF_C_W_OFFSET               (0x0005)
#define DMA_DMA_SOFT_RST_IRP03_GCF_C_W_WIDTH                (1)
#define DMA_DMA_SOFT_RST_IRP03_GCF_C_W_MASK                 (0x0020)
#define DMA_DMA_SOFT_RST_IRP03_GCF_L_R_OFFSET               (0x0006)
#define DMA_DMA_SOFT_RST_IRP03_GCF_L_R_WIDTH                (1)
#define DMA_DMA_SOFT_RST_IRP03_GCF_L_R_MASK                 (0x0040)
#define DMA_DMA_SOFT_RST_IRP03_GCF_C_R_OFFSET               (0x0007)
#define DMA_DMA_SOFT_RST_IRP03_GCF_C_R_WIDTH                (1)
#define DMA_DMA_SOFT_RST_IRP03_GCF_C_R_MASK                 (0x0080)
#define DMA_DMA_SOFT_RST_IRP03_VCP_W_OFFSET                 (0x0008)
#define DMA_DMA_SOFT_RST_IRP03_VCP_W_WIDTH                  (1)
#define DMA_DMA_SOFT_RST_IRP03_VCP_W_MASK                   (0x0100)
#define DMA_DMA_SOFT_RST_IRP03_HCP_W_OFFSET                 (0x0009)
#define DMA_DMA_SOFT_RST_IRP03_HCP_W_WIDTH                  (1)
#define DMA_DMA_SOFT_RST_IRP03_HCP_W_MASK                   (0x0200)
#define DMA_DMA_SOFT_RST_IRP03_HCP_R_OFFSET                 (0x000a)
#define DMA_DMA_SOFT_RST_IRP03_HCP_R_WIDTH                  (1)
#define DMA_DMA_SOFT_RST_IRP03_HCP_R_MASK                   (0x0400)
#define DMA_DMA_SOFT_RST_IRP03_PRA_W_OFFSET                 (0x000b)
#define DMA_DMA_SOFT_RST_IRP03_PRA_W_WIDTH                  (1)
#define DMA_DMA_SOFT_RST_IRP03_PRA_W_MASK                   (0x0800)
#define DMA_DMA_SOFT_RST_IRP0_PRA_R_OFFSET                  (0x000c)
#define DMA_DMA_SOFT_RST_IRP0_PRA_R_WIDTH                   (1)
#define DMA_DMA_SOFT_RST_IRP0_PRA_R_MASK                    (0x1000)
#define DMA_DMA_SOFT_RST_IRP1_PRA_W_OFFSET                  (0x000d)
#define DMA_DMA_SOFT_RST_IRP1_PRA_W_WIDTH                   (1)
#define DMA_DMA_SOFT_RST_IRP1_PRA_W_MASK                    (0x2000)
#define DMA_DMA_SOFT_RST_IRP2_PRA_W_OFFSET                  (0x000e)
#define DMA_DMA_SOFT_RST_IRP2_PRA_W_WIDTH                   (1)
#define DMA_DMA_SOFT_RST_IRP2_PRA_W_MASK                    (0x4000)
#define DMA_DMA_SOFT_RST_IRP3_JPG_W_OFFSET                  (0x000f)
#define DMA_DMA_SOFT_RST_IRP3_JPG_W_WIDTH                   (1)
#define DMA_DMA_SOFT_RST_IRP3_JPG_W_MASK                    (0x8000)

/*
* Register : DMA_FIFO_STA
*/

#define DMA_DMA_FIFO_STA_SIZE                               (16)
#define DMA_DMA_FIFO_STA_OFFSET                             (DMA_DMA_BASE_ADDR + 0x32)
#define DMA_DMA_FIFO_STA_RESET_VALUE                        (0x00)
#define DMA_DMA_FIFO_STA_BITFIELD_MASK                      (0xFFFF)
#define DMA_DMA_FIFO_STA_RWMASK                             (0x0000)
#define DMA_DMA_FIFO_STA_ROMASK                             (0xFFFF)
#define DMA_DMA_FIFO_STA_WOMASK                             (0x0000)
#define DMA_DMA_FIFO_STA_UNUSED_MASK                        (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_L_W_OFFSET                   (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_L_W_WIDTH                    (1)
#define DMA_DMA_FIFO_STA_IRP03_L_W_MASK                     (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_L_W_B_0x0                    (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_L_W_B_0x1                    (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_C_W_OFFSET                   (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_C_W_WIDTH                    (1)
#define DMA_DMA_FIFO_STA_IRP03_C_W_MASK                     (0x0002)
#define DMA_DMA_FIFO_STA_IRP03_C_W_B_0x0                    (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_C_W_B_0x1                    (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_C1_W_OFFSET                  (0x0002)
#define DMA_DMA_FIFO_STA_IRP03_C1_W_WIDTH                   (1)
#define DMA_DMA_FIFO_STA_IRP03_C1_W_MASK                    (0x0004)
#define DMA_DMA_FIFO_STA_IRP03_C1_W_B_0x0                   (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_C1_W_B_0x1                   (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_C2_W_OFFSET                  (0x0003)
#define DMA_DMA_FIFO_STA_IRP03_C2_W_WIDTH                   (1)
#define DMA_DMA_FIFO_STA_IRP03_C2_W_MASK                    (0x0008)
#define DMA_DMA_FIFO_STA_IRP03_C2_W_B_0x0                   (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_C2_W_B_0x1                   (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_W_OFFSET               (0x0004)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_W_WIDTH                (1)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_W_MASK                 (0x0010)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_W_B_0x0                (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_W_B_0x1                (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_W_OFFSET               (0x0005)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_W_WIDTH                (1)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_W_MASK                 (0x0020)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_W_B_0x0                (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_W_B_0x1                (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_R_OFFSET               (0x0006)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_R_WIDTH                (1)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_R_MASK                 (0x0040)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_R_B_0x0                (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_GCF_L_R_B_0x1                (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_R_OFFSET               (0x0007)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_R_WIDTH                (1)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_R_MASK                 (0x0080)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_R_B_0x0                (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_GCF_C_R_B_0x1                (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_VCP_W_OFFSET                 (0x0008)
#define DMA_DMA_FIFO_STA_IRP03_VCP_W_WIDTH                  (1)
#define DMA_DMA_FIFO_STA_IRP03_VCP_W_MASK                   (0x0100)
#define DMA_DMA_FIFO_STA_IRP03_VCP_W_B_0x0                  (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_VCP_W_B_0x1                  (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_HCP_W_OFFSET                 (0x0009)
#define DMA_DMA_FIFO_STA_IRP03_HCP_W_WIDTH                  (1)
#define DMA_DMA_FIFO_STA_IRP03_HCP_W_MASK                   (0x0200)
#define DMA_DMA_FIFO_STA_IRP03_HCP_W_B_0x0                  (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_HCP_W_B_0x1                  (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_HCP_R_OFFSET                 (0x000a)
#define DMA_DMA_FIFO_STA_IRP03_HCP_R_WIDTH                  (1)
#define DMA_DMA_FIFO_STA_IRP03_HCP_R_MASK                   (0x0400)
#define DMA_DMA_FIFO_STA_IRP03_HCP_R_B_0x0                  (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_HCP_R_B_0x1                  (0x0001)
#define DMA_DMA_FIFO_STA_IRP03_PRA_W_OFFSET                 (0x000b)
#define DMA_DMA_FIFO_STA_IRP03_PRA_W_WIDTH                  (1)
#define DMA_DMA_FIFO_STA_IRP03_PRA_W_MASK                   (0x0800)
#define DMA_DMA_FIFO_STA_IRP03_PRA_W_B_0x0                  (0x0000)
#define DMA_DMA_FIFO_STA_IRP03_PRA_W_B_0x1                  (0x0001)
#define DMA_DMA_FIFO_STA_IRP0_PRA_R_OFFSET                  (0x000c)
#define DMA_DMA_FIFO_STA_IRP0_PRA_R_WIDTH                   (1)
#define DMA_DMA_FIFO_STA_IRP0_PRA_R_MASK                    (0x1000)
#define DMA_DMA_FIFO_STA_IRP0_PRA_R_B_0x0                   (0x0000)
#define DMA_DMA_FIFO_STA_IRP0_PRA_R_B_0x1                   (0x0001)
#define DMA_DMA_FIFO_STA_IRP1_PRA_W_OFFSET                  (0x000d)
#define DMA_DMA_FIFO_STA_IRP1_PRA_W_WIDTH                   (1)
#define DMA_DMA_FIFO_STA_IRP1_PRA_W_MASK                    (0x2000)
#define DMA_DMA_FIFO_STA_IRP1_PRA_W_B_0x0                   (0x0000)
#define DMA_DMA_FIFO_STA_IRP1_PRA_W_B_0x1                   (0x0001)
#define DMA_DMA_FIFO_STA_IRP2_PRA_W_OFFSET                  (0x000e)
#define DMA_DMA_FIFO_STA_IRP2_PRA_W_WIDTH                   (1)
#define DMA_DMA_FIFO_STA_IRP2_PRA_W_MASK                    (0x4000)
#define DMA_DMA_FIFO_STA_IRP2_PRA_W_B_0x0                   (0x0000)
#define DMA_DMA_FIFO_STA_IRP2_PRA_W_B_0x1                   (0x0001)
#define DMA_DMA_FIFO_STA_IRP3_JPG_W_OFFSET                  (0x000f)
#define DMA_DMA_FIFO_STA_IRP3_JPG_W_WIDTH                   (1)
#define DMA_DMA_FIFO_STA_IRP3_JPG_W_MASK                    (0x8000)
#define DMA_DMA_FIFO_STA_IRP3_JPG_W_B_0x0                   (0x0000)
#define DMA_DMA_FIFO_STA_IRP3_JPG_W_B_0x1                   (0x0001)

/*
* Register : DMA_FIFO_FLUSH
*/

#define DMA_DMA_FIFO_FLUSH_SIZE                             (16)
#define DMA_DMA_FIFO_FLUSH_OFFSET                           (DMA_DMA_BASE_ADDR + 0x34)
#define DMA_DMA_FIFO_FLUSH_RESET_VALUE                      (0x00)
#define DMA_DMA_FIFO_FLUSH_BITFIELD_MASK                    (0x8000)
#define DMA_DMA_FIFO_FLUSH_RWMASK                           (0x0000)
#define DMA_DMA_FIFO_FLUSH_ROMASK                           (0x0000)
#define DMA_DMA_FIFO_FLUSH_WOMASK                           (0x8000)
#define DMA_DMA_FIFO_FLUSH_UNUSED_MASK                      (0x7FFF)
#define DMA_DMA_FIFO_FLUSH_IRP3_JPG_W_OFFSET                (0x000f)
#define DMA_DMA_FIFO_FLUSH_IRP3_JPG_W_WIDTH                 (1)
#define DMA_DMA_FIFO_FLUSH_IRP3_JPG_W_MASK                  (0x8000)

/*
* Register : DMA_IRP03_DLS_L
*/

#define DMA_DMA_IRP03_DLS_L_SIZE                            (16)
#define DMA_DMA_IRP03_DLS_L_OFFSET                          (DMA_DMA_BASE_ADDR + 0x40)
#define DMA_DMA_IRP03_DLS_L_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_DLS_L_BITFIELD_MASK                   (0xFFF8)
#define DMA_DMA_IRP03_DLS_L_RWMASK                          (0xFFF8)
#define DMA_DMA_IRP03_DLS_L_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_DLS_L_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_DLS_L_UNUSED_MASK                     (0x0007)
#define DMA_DMA_IRP03_DLS_L_DMA_IRP03_DLS_L_OFFSET          (0x0003)
#define DMA_DMA_IRP03_DLS_L_DMA_IRP03_DLS_L_WIDTH           (13)
#define DMA_DMA_IRP03_DLS_L_DMA_IRP03_DLS_L_MASK            (0xFFF8)

/*
* Register : DMA_IRP03_DLS_H
*/

#define DMA_DMA_IRP03_DLS_H_SIZE                            (16)
#define DMA_DMA_IRP03_DLS_H_OFFSET                          (DMA_DMA_BASE_ADDR + 0x42)
#define DMA_DMA_IRP03_DLS_H_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_DLS_H_BITFIELD_MASK                   (0xFFFF)
#define DMA_DMA_IRP03_DLS_H_RWMASK                          (0xFFFF)
#define DMA_DMA_IRP03_DLS_H_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_DLS_H_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_DLS_H_UNUSED_MASK                     (0x0000)
#define DMA_DMA_IRP03_DLS_H_DMA_IRP03_DLS_H_OFFSET          (0x0000)
#define DMA_DMA_IRP03_DLS_H_DMA_IRP03_DLS_H_WIDTH           (16)
#define DMA_DMA_IRP03_DLS_H_DMA_IRP03_DLS_H_MASK            (0xFFFF)

/*
* Register : DMA_IRP03_DCS_L
*/

#define DMA_DMA_IRP03_DCS_L_SIZE                            (16)
#define DMA_DMA_IRP03_DCS_L_OFFSET                          (DMA_DMA_BASE_ADDR + 0x44)
#define DMA_DMA_IRP03_DCS_L_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_DCS_L_BITFIELD_MASK                   (0xFFF8)
#define DMA_DMA_IRP03_DCS_L_RWMASK                          (0xFFF8)
#define DMA_DMA_IRP03_DCS_L_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_DCS_L_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_DCS_L_UNUSED_MASK                     (0x0007)
#define DMA_DMA_IRP03_DCS_L_DMA_IRP03_DCS_L_OFFSET          (0x0003)
#define DMA_DMA_IRP03_DCS_L_DMA_IRP03_DCS_L_WIDTH           (13)
#define DMA_DMA_IRP03_DCS_L_DMA_IRP03_DCS_L_MASK            (0xFFF8)

/*
* Register : DMA_IRP03_DCS_H
*/

#define DMA_DMA_IRP03_DCS_H_SIZE                            (16)
#define DMA_DMA_IRP03_DCS_H_OFFSET                          (DMA_DMA_BASE_ADDR + 0x46)
#define DMA_DMA_IRP03_DCS_H_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_DCS_H_BITFIELD_MASK                   (0xFFFF)
#define DMA_DMA_IRP03_DCS_H_RWMASK                          (0xFFFF)
#define DMA_DMA_IRP03_DCS_H_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_DCS_H_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_DCS_H_UNUSED_MASK                     (0x0000)
#define DMA_DMA_IRP03_DCS_H_DMA_IRP03_DCS_H_OFFSET          (0x0000)
#define DMA_DMA_IRP03_DCS_H_DMA_IRP03_DCS_H_WIDTH           (16)
#define DMA_DMA_IRP03_DCS_H_DMA_IRP03_DCS_H_MASK            (0xFFFF)

/*
* Register : DMA_IRP03_CLS_L
*/

#define DMA_DMA_IRP03_CLS_L_SIZE                            (16)
#define DMA_DMA_IRP03_CLS_L_OFFSET                          (DMA_DMA_BASE_ADDR + 0x48)
#define DMA_DMA_IRP03_CLS_L_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_CLS_L_BITFIELD_MASK                   (0xFFF8)
#define DMA_DMA_IRP03_CLS_L_RWMASK                          (0xFFF8)
#define DMA_DMA_IRP03_CLS_L_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_CLS_L_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_CLS_L_UNUSED_MASK                     (0x0007)
#define DMA_DMA_IRP03_CLS_L_DMA_IRP03_CLS_L_OFFSET          (0x0003)
#define DMA_DMA_IRP03_CLS_L_DMA_IRP03_CLS_L_WIDTH           (13)
#define DMA_DMA_IRP03_CLS_L_DMA_IRP03_CLS_L_MASK            (0xFFF8)

/*
* Register : DMA_IRP03_CLS_H
*/

#define DMA_DMA_IRP03_CLS_H_SIZE                            (16)
#define DMA_DMA_IRP03_CLS_H_OFFSET                          (DMA_DMA_BASE_ADDR + 0x4A)
#define DMA_DMA_IRP03_CLS_H_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_CLS_H_BITFIELD_MASK                   (0xFFFF)
#define DMA_DMA_IRP03_CLS_H_RWMASK                          (0xFFFF)
#define DMA_DMA_IRP03_CLS_H_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_CLS_H_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_CLS_H_UNUSED_MASK                     (0x0000)
#define DMA_DMA_IRP03_CLS_H_DMA_IRP03_CLS_H_OFFSET          (0x0000)
#define DMA_DMA_IRP03_CLS_H_DMA_IRP03_CLS_H_WIDTH           (16)
#define DMA_DMA_IRP03_CLS_H_DMA_IRP03_CLS_H_MASK            (0xFFFF)

/*
* Register : DMA_IRP03_CCS_L
*/

#define DMA_DMA_IRP03_CCS_L_SIZE                            (16)
#define DMA_DMA_IRP03_CCS_L_OFFSET                          (DMA_DMA_BASE_ADDR + 0x4C)
#define DMA_DMA_IRP03_CCS_L_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_CCS_L_BITFIELD_MASK                   (0xFFF8)
#define DMA_DMA_IRP03_CCS_L_RWMASK                          (0xFFF8)
#define DMA_DMA_IRP03_CCS_L_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_CCS_L_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_CCS_L_UNUSED_MASK                     (0x0007)
#define DMA_DMA_IRP03_CCS_L_DMA_IRP03_CCS_L_OFFSET          (0x0003)
#define DMA_DMA_IRP03_CCS_L_DMA_IRP03_CCS_L_WIDTH           (13)
#define DMA_DMA_IRP03_CCS_L_DMA_IRP03_CCS_L_MASK            (0xFFF8)

/*
* Register : DMA_IRP03_CCS_H
*/

#define DMA_DMA_IRP03_CCS_H_SIZE                            (16)
#define DMA_DMA_IRP03_CCS_H_OFFSET                          (DMA_DMA_BASE_ADDR + 0x4E)
#define DMA_DMA_IRP03_CCS_H_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_CCS_H_BITFIELD_MASK                   (0xFFFF)
#define DMA_DMA_IRP03_CCS_H_RWMASK                          (0xFFFF)
#define DMA_DMA_IRP03_CCS_H_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_CCS_H_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_CCS_H_UNUSED_MASK                     (0x0000)
#define DMA_DMA_IRP03_CCS_H_DMA_IRP03_CCS_H_OFFSET          (0x0000)
#define DMA_DMA_IRP03_CCS_H_DMA_IRP03_CCS_H_WIDTH           (16)
#define DMA_DMA_IRP03_CCS_H_DMA_IRP03_CCS_H_MASK            (0xFFFF)

/*
* Register : DMA_IRP03_DC1S_L
*/

#define DMA_DMA_IRP03_DC1S_L_SIZE                           (16)
#define DMA_DMA_IRP03_DC1S_L_OFFSET                         (DMA_DMA_BASE_ADDR + 0x50)
#define DMA_DMA_IRP03_DC1S_L_RESET_VALUE                    (0x00)
#define DMA_DMA_IRP03_DC1S_L_BITFIELD_MASK                  (0xFFF8)
#define DMA_DMA_IRP03_DC1S_L_RWMASK                         (0xFFF8)
#define DMA_DMA_IRP03_DC1S_L_ROMASK                         (0x0000)
#define DMA_DMA_IRP03_DC1S_L_WOMASK                         (0x0000)
#define DMA_DMA_IRP03_DC1S_L_UNUSED_MASK                    (0x0007)
#define DMA_DMA_IRP03_DC1S_L_DMA_IRP03_DC1S_L_OFFSET        (0x0003)
#define DMA_DMA_IRP03_DC1S_L_DMA_IRP03_DC1S_L_WIDTH         (13)
#define DMA_DMA_IRP03_DC1S_L_DMA_IRP03_DC1S_L_MASK          (0xFFF8)

/*
* Register : DMA_IRP03_DC1S_H
*/

#define DMA_DMA_IRP03_DC1S_H_SIZE                           (16)
#define DMA_DMA_IRP03_DC1S_H_OFFSET                         (DMA_DMA_BASE_ADDR + 0x52)
#define DMA_DMA_IRP03_DC1S_H_RESET_VALUE                    (0x00)
#define DMA_DMA_IRP03_DC1S_H_BITFIELD_MASK                  (0xFFFF)
#define DMA_DMA_IRP03_DC1S_H_RWMASK                         (0xFFFF)
#define DMA_DMA_IRP03_DC1S_H_ROMASK                         (0x0000)
#define DMA_DMA_IRP03_DC1S_H_WOMASK                         (0x0000)
#define DMA_DMA_IRP03_DC1S_H_UNUSED_MASK                    (0x0000)
#define DMA_DMA_IRP03_DC1S_H_DMA_IRP03_DC1S_H_OFFSET        (0x0000)
#define DMA_DMA_IRP03_DC1S_H_DMA_IRP03_DC1S_H_WIDTH         (16)
#define DMA_DMA_IRP03_DC1S_H_DMA_IRP03_DC1S_H_MASK          (0xFFFF)

/*
* Register : DMA_IRP03_DC2S_L
*/

#define DMA_DMA_IRP03_DC2S_L_SIZE                           (16)
#define DMA_DMA_IRP03_DC2S_L_OFFSET                         (DMA_DMA_BASE_ADDR + 0x54)
#define DMA_DMA_IRP03_DC2S_L_RESET_VALUE                    (0x00)
#define DMA_DMA_IRP03_DC2S_L_BITFIELD_MASK                  (0xFFF8)
#define DMA_DMA_IRP03_DC2S_L_RWMASK                         (0xFFF8)
#define DMA_DMA_IRP03_DC2S_L_ROMASK                         (0x0000)
#define DMA_DMA_IRP03_DC2S_L_WOMASK                         (0x0000)
#define DMA_DMA_IRP03_DC2S_L_UNUSED_MASK                    (0x0007)
#define DMA_DMA_IRP03_DC2S_L_DMA_IRP03_DC2S_L_OFFSET        (0x0003)
#define DMA_DMA_IRP03_DC2S_L_DMA_IRP03_DC2S_L_WIDTH         (13)
#define DMA_DMA_IRP03_DC2S_L_DMA_IRP03_DC2S_L_MASK          (0xFFF8)

/*
* Register : DMA_IRP03_DC2S_H
*/

#define DMA_DMA_IRP03_DC2S_H_SIZE                           (16)
#define DMA_DMA_IRP03_DC2S_H_OFFSET                         (DMA_DMA_BASE_ADDR + 0x56)
#define DMA_DMA_IRP03_DC2S_H_RESET_VALUE                    (0x00)
#define DMA_DMA_IRP03_DC2S_H_BITFIELD_MASK                  (0xFFFF)
#define DMA_DMA_IRP03_DC2S_H_RWMASK                         (0xFFFF)
#define DMA_DMA_IRP03_DC2S_H_ROMASK                         (0x0000)
#define DMA_DMA_IRP03_DC2S_H_WOMASK                         (0x0000)
#define DMA_DMA_IRP03_DC2S_H_UNUSED_MASK                    (0x0000)
#define DMA_DMA_IRP03_DC2S_H_DMA_IRP03_DC2S_H_OFFSET        (0x0000)
#define DMA_DMA_IRP03_DC2S_H_DMA_IRP03_DC2S_H_WIDTH         (16)
#define DMA_DMA_IRP03_DC2S_H_DMA_IRP03_DC2S_H_MASK          (0xFFFF)

/*
* Register : DMA_IRP3_DRS_L
*/

#define DMA_DMA_IRP3_DRS_L_SIZE                             (16)
#define DMA_DMA_IRP3_DRS_L_OFFSET                           (DMA_DMA_BASE_ADDR + 0x58)
#define DMA_DMA_IRP3_DRS_L_RESET_VALUE                      (0x00)
#define DMA_DMA_IRP3_DRS_L_BITFIELD_MASK                    (0xFFF8)
#define DMA_DMA_IRP3_DRS_L_RWMASK                           (0xFFF8)
#define DMA_DMA_IRP3_DRS_L_ROMASK                           (0x0000)
#define DMA_DMA_IRP3_DRS_L_WOMASK                           (0x0000)
#define DMA_DMA_IRP3_DRS_L_UNUSED_MASK                      (0x0007)
#define DMA_DMA_IRP3_DRS_L_DMA_IRP3_DRS_L_OFFSET            (0x0003)
#define DMA_DMA_IRP3_DRS_L_DMA_IRP3_DRS_L_WIDTH             (13)
#define DMA_DMA_IRP3_DRS_L_DMA_IRP3_DRS_L_MASK              (0xFFF8)

/*
* Register : DMA_IRP3_DRS_H
*/

#define DMA_DMA_IRP3_DRS_H_SIZE                             (16)
#define DMA_DMA_IRP3_DRS_H_OFFSET                           (DMA_DMA_BASE_ADDR + 0x5A)
#define DMA_DMA_IRP3_DRS_H_RESET_VALUE                      (0x00)
#define DMA_DMA_IRP3_DRS_H_BITFIELD_MASK                    (0xFFFF)
#define DMA_DMA_IRP3_DRS_H_RWMASK                           (0xFFFF)
#define DMA_DMA_IRP3_DRS_H_ROMASK                           (0x0000)
#define DMA_DMA_IRP3_DRS_H_WOMASK                           (0x0000)
#define DMA_DMA_IRP3_DRS_H_UNUSED_MASK                      (0x0000)
#define DMA_DMA_IRP3_DRS_H_DMA_IRP3_DRS_H_OFFSET            (0x0000)
#define DMA_DMA_IRP3_DRS_H_DMA_IRP3_DRS_H_WIDTH             (16)
#define DMA_DMA_IRP3_DRS_H_DMA_IRP3_DRS_H_MASK              (0xFFFF)

/*
* Register : DMA_IRP03_HPS_L
*/

#define DMA_DMA_IRP03_HPS_L_SIZE                            (16)
#define DMA_DMA_IRP03_HPS_L_OFFSET                          (DMA_DMA_BASE_ADDR + 0x60)
#define DMA_DMA_IRP03_HPS_L_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_HPS_L_BITFIELD_MASK                   (0xFFF8)
#define DMA_DMA_IRP03_HPS_L_RWMASK                          (0xFFF8)
#define DMA_DMA_IRP03_HPS_L_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_HPS_L_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_HPS_L_UNUSED_MASK                     (0x0007)
#define DMA_DMA_IRP03_HPS_L_DMA_IRP03_HPS_L_OFFSET          (0x0003)
#define DMA_DMA_IRP03_HPS_L_DMA_IRP03_HPS_L_WIDTH           (13)
#define DMA_DMA_IRP03_HPS_L_DMA_IRP03_HPS_L_MASK            (0xFFF8)

/*
* Register : DMA_IRP03_HPS_H
*/

#define DMA_DMA_IRP03_HPS_H_SIZE                            (16)
#define DMA_DMA_IRP03_HPS_H_OFFSET                          (DMA_DMA_BASE_ADDR + 0x62)
#define DMA_DMA_IRP03_HPS_H_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_HPS_H_BITFIELD_MASK                   (0xFFFF)
#define DMA_DMA_IRP03_HPS_H_RWMASK                          (0xFFFF)
#define DMA_DMA_IRP03_HPS_H_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_HPS_H_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_HPS_H_UNUSED_MASK                     (0x0000)
#define DMA_DMA_IRP03_HPS_H_DMA_IRP03_HPS_H_OFFSET          (0x0000)
#define DMA_DMA_IRP03_HPS_H_DMA_IRP03_HPS_H_WIDTH           (16)
#define DMA_DMA_IRP03_HPS_H_DMA_IRP03_HPS_H_MASK            (0xFFFF)

/*
* Register : DMA_IRP03_VPS_L
*/

#define DMA_DMA_IRP03_VPS_L_SIZE                            (16)
#define DMA_DMA_IRP03_VPS_L_OFFSET                          (DMA_DMA_BASE_ADDR + 0x64)
#define DMA_DMA_IRP03_VPS_L_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_VPS_L_BITFIELD_MASK                   (0xFFF8)
#define DMA_DMA_IRP03_VPS_L_RWMASK                          (0xFFF8)
#define DMA_DMA_IRP03_VPS_L_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_VPS_L_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_VPS_L_UNUSED_MASK                     (0x0007)
#define DMA_DMA_IRP03_VPS_L_DMA_IRP03_VPS_L_OFFSET          (0x0003)
#define DMA_DMA_IRP03_VPS_L_DMA_IRP03_VPS_L_WIDTH           (13)
#define DMA_DMA_IRP03_VPS_L_DMA_IRP03_VPS_L_MASK            (0xFFF8)

/*
* Register : DMA_IRP03_VPS_H
*/

#define DMA_DMA_IRP03_VPS_H_SIZE                            (16)
#define DMA_DMA_IRP03_VPS_H_OFFSET                          (DMA_DMA_BASE_ADDR + 0x66)
#define DMA_DMA_IRP03_VPS_H_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP03_VPS_H_BITFIELD_MASK                   (0xFFFF)
#define DMA_DMA_IRP03_VPS_H_RWMASK                          (0xFFFF)
#define DMA_DMA_IRP03_VPS_H_ROMASK                          (0x0000)
#define DMA_DMA_IRP03_VPS_H_WOMASK                          (0x0000)
#define DMA_DMA_IRP03_VPS_H_UNUSED_MASK                     (0x0000)
#define DMA_DMA_IRP03_VPS_H_DMA_IRP03_VPS_H_OFFSET          (0x0000)
#define DMA_DMA_IRP03_VPS_H_DMA_IRP03_VPS_H_WIDTH           (16)
#define DMA_DMA_IRP03_VPS_H_DMA_IRP03_VPS_H_MASK            (0xFFFF)

/*
* Register : DMA_IRP3_JPGS_L
*/

#define DMA_DMA_IRP3_JPGS_L_SIZE                            (16)
#define DMA_DMA_IRP3_JPGS_L_OFFSET                          (DMA_DMA_BASE_ADDR + 0x68)
#define DMA_DMA_IRP3_JPGS_L_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP3_JPGS_L_BITFIELD_MASK                   (0xFFF8)
#define DMA_DMA_IRP3_JPGS_L_RWMASK                          (0xFFF8)
#define DMA_DMA_IRP3_JPGS_L_ROMASK                          (0x0000)
#define DMA_DMA_IRP3_JPGS_L_WOMASK                          (0x0000)
#define DMA_DMA_IRP3_JPGS_L_UNUSED_MASK                     (0x0007)
#define DMA_DMA_IRP3_JPGS_L_DMA_IRP03_VPS_L_OFFSET          (0x0003)
#define DMA_DMA_IRP3_JPGS_L_DMA_IRP03_VPS_L_WIDTH           (13)
#define DMA_DMA_IRP3_JPGS_L_DMA_IRP03_VPS_L_MASK            (0xFFF8)

/*
* Register : DMA_IRP3_JPGS_H
*/

#define DMA_DMA_IRP3_JPGS_H_SIZE                            (16)
#define DMA_DMA_IRP3_JPGS_H_OFFSET                          (DMA_DMA_BASE_ADDR + 0x6A)
#define DMA_DMA_IRP3_JPGS_H_RESET_VALUE                     (0x00)
#define DMA_DMA_IRP3_JPGS_H_BITFIELD_MASK                   (0xFFFF)
#define DMA_DMA_IRP3_JPGS_H_RWMASK                          (0xFFFF)
#define DMA_DMA_IRP3_JPGS_H_ROMASK                          (0x0000)
#define DMA_DMA_IRP3_JPGS_H_WOMASK                          (0x0000)
#define DMA_DMA_IRP3_JPGS_H_UNUSED_MASK                     (0x0000)
#define DMA_DMA_IRP3_JPGS_H_DMA_IRP03_VPS_H_OFFSET          (0x0000)
#define DMA_DMA_IRP3_JPGS_H_DMA_IRP03_VPS_H_WIDTH           (16)
#define DMA_DMA_IRP3_JPGS_H_DMA_IRP03_VPS_H_MASK            (0xFFFF)

/*
* Register : DMA_IRP03_DFW
*/

#define DMA_DMA_IRP03_DFW_SIZE                              (16)
#define DMA_DMA_IRP03_DFW_OFFSET                            (DMA_DMA_BASE_ADDR + 0x6C)
#define DMA_DMA_IRP03_DFW_RESET_VALUE                       (0x00)
#define DMA_DMA_IRP03_DFW_BITFIELD_MASK                     (0xFFF8)
#define DMA_DMA_IRP03_DFW_RWMASK                            (0xFFF8)
#define DMA_DMA_IRP03_DFW_ROMASK                            (0x0000)
#define DMA_DMA_IRP03_DFW_WOMASK                            (0x0000)
#define DMA_DMA_IRP03_DFW_UNUSED_MASK                       (0x0007)
#define DMA_DMA_IRP03_DFW_DMA_IRP03_DFW_OFFSET              (0x0003)
#define DMA_DMA_IRP03_DFW_DMA_IRP03_DFW_WIDTH               (13)
#define DMA_DMA_IRP03_DFW_DMA_IRP03_DFW_MASK                (0xFFF8)

/*
* Register : DMA_IRP03_DWW
*/

#define DMA_DMA_IRP03_DWW_SIZE                              (16)
#define DMA_DMA_IRP03_DWW_OFFSET                            (DMA_DMA_BASE_ADDR + 0x6E)
#define DMA_DMA_IRP03_DWW_RESET_VALUE                       (0x00)
#define DMA_DMA_IRP03_DWW_BITFIELD_MASK                     (0xFFF8)
#define DMA_DMA_IRP03_DWW_RWMASK                            (0xFFF8)
#define DMA_DMA_IRP03_DWW_ROMASK                            (0x0000)
#define DMA_DMA_IRP03_DWW_WOMASK                            (0x0000)
#define DMA_DMA_IRP03_DWW_UNUSED_MASK                       (0x0007)
#define DMA_DMA_IRP03_DWW_DMA_IRP03_DWW_OFFSET              (0x0003)
#define DMA_DMA_IRP03_DWW_DMA_IRP03_DWW_WIDTH               (13)
#define DMA_DMA_IRP03_DWW_DMA_IRP03_DWW_MASK                (0xFFF8)

/*
* Register : DMA_IRP03_DWH
*/

#define DMA_DMA_IRP03_DWH_SIZE                              (16)
#define DMA_DMA_IRP03_DWH_OFFSET                            (DMA_DMA_BASE_ADDR + 0x70)
#define DMA_DMA_IRP03_DWH_RESET_VALUE                       (0x00)
#define DMA_DMA_IRP03_DWH_BITFIELD_MASK                     (0xFFFF)
#define DMA_DMA_IRP03_DWH_RWMASK                            (0xFFFF)
#define DMA_DMA_IRP03_DWH_ROMASK                            (0x0000)
#define DMA_DMA_IRP03_DWH_WOMASK                            (0x0000)
#define DMA_DMA_IRP03_DWH_UNUSED_MASK                       (0x0000)
#define DMA_DMA_IRP03_DWH_DMA_IRP03_DWH_OFFSET              (0x0000)
#define DMA_DMA_IRP03_DWH_DMA_IRP03_DWH_WIDTH               (16)
#define DMA_DMA_IRP03_DWH_DMA_IRP03_DWH_MASK                (0xFFFF)

/*
* Register : DMA_IRP3_JPG_DBS_L
*/

#define DMA_DMA_IRP3_JPG_DBS_L_SIZE                         (16)
#define DMA_DMA_IRP3_JPG_DBS_L_OFFSET                       (DMA_DMA_BASE_ADDR + 0x72)
#define DMA_DMA_IRP3_JPG_DBS_L_RESET_VALUE                  (0x00)
#define DMA_DMA_IRP3_JPG_DBS_L_BITFIELD_MASK                (0xFFF8)
#define DMA_DMA_IRP3_JPG_DBS_L_RWMASK                       (0xFFF8)
#define DMA_DMA_IRP3_JPG_DBS_L_ROMASK                       (0x0000)
#define DMA_DMA_IRP3_JPG_DBS_L_WOMASK                       (0x0000)
#define DMA_DMA_IRP3_JPG_DBS_L_UNUSED_MASK                  (0x0007)
#define DMA_DMA_IRP3_JPG_DBS_L_DMA_IRP3_JPG_DBS_L_OFFSET    (0x0003)
#define DMA_DMA_IRP3_JPG_DBS_L_DMA_IRP3_JPG_DBS_L_WIDTH     (13)
#define DMA_DMA_IRP3_JPG_DBS_L_DMA_IRP3_JPG_DBS_L_MASK      (0xFFF8)

/*
* Register : DMA_IRP3_JPG_DBS_H
*/

#define DMA_DMA_IRP3_JPG_DBS_H_SIZE                         (16)
#define DMA_DMA_IRP3_JPG_DBS_H_OFFSET                       (DMA_DMA_BASE_ADDR + 0x74)
#define DMA_DMA_IRP3_JPG_DBS_H_RESET_VALUE                  (0x00)
#define DMA_DMA_IRP3_JPG_DBS_H_BITFIELD_MASK                (0xFFFF)
#define DMA_DMA_IRP3_JPG_DBS_H_RWMASK                       (0xFFFF)
#define DMA_DMA_IRP3_JPG_DBS_H_ROMASK                       (0x0000)
#define DMA_DMA_IRP3_JPG_DBS_H_WOMASK                       (0x0000)
#define DMA_DMA_IRP3_JPG_DBS_H_UNUSED_MASK                  (0x0000)
#define DMA_DMA_IRP3_JPG_DBS_H_DMA_IRP3_JPG_DBS_H_OFFSET    (0x0000)
#define DMA_DMA_IRP3_JPG_DBS_H_DMA_IRP3_JPG_DBS_H_WIDTH     (16)
#define DMA_DMA_IRP3_JPG_DBS_H_DMA_IRP3_JPG_DBS_H_MASK      (0xFFFF)

/*
* Register : DMA_IRP03_CFC
*/

#define DMA_DMA_IRP03_CFC_SIZE                              (16)
#define DMA_DMA_IRP03_CFC_OFFSET                            (DMA_DMA_BASE_ADDR + 0x76)
#define DMA_DMA_IRP03_CFC_RESET_VALUE                       (0x00)
#define DMA_DMA_IRP03_CFC_BITFIELD_MASK                     (0x00AE)
#define DMA_DMA_IRP03_CFC_RWMASK                            (0x00AE)
#define DMA_DMA_IRP03_CFC_ROMASK                            (0x0000)
#define DMA_DMA_IRP03_CFC_WOMASK                            (0x0000)
#define DMA_DMA_IRP03_CFC_UNUSED_MASK                       (0xFF51)
#define DMA_DMA_IRP03_CFC_IRP03_C_W_OFFSET                  (0x0001)
#define DMA_DMA_IRP03_CFC_IRP03_C_W_WIDTH                   (1)
#define DMA_DMA_IRP03_CFC_IRP03_C_W_MASK                    (0x0002)
#define DMA_DMA_IRP03_CFC_IRP03_C_W_B_0x0                   (0x0000)
#define DMA_DMA_IRP03_CFC_IRP03_C_W_B_0x1                   (0x0001)
#define DMA_DMA_IRP03_CFC_IRP03_C1_W_OFFSET                 (0x0002)
#define DMA_DMA_IRP03_CFC_IRP03_C1_W_WIDTH                  (1)
#define DMA_DMA_IRP03_CFC_IRP03_C1_W_MASK                   (0x0004)
#define DMA_DMA_IRP03_CFC_IRP03_C1_W_B_0x0                  (0x0000)
#define DMA_DMA_IRP03_CFC_IRP03_C1_W_B_0x1                  (0x0001)
#define DMA_DMA_IRP03_CFC_IRP03_C2_W_OFFSET                 (0x0003)
#define DMA_DMA_IRP03_CFC_IRP03_C2_W_WIDTH                  (1)
#define DMA_DMA_IRP03_CFC_IRP03_C2_W_MASK                   (0x0008)
#define DMA_DMA_IRP03_CFC_IRP03_C2_W_B_0x0                  (0x0000)
#define DMA_DMA_IRP03_CFC_IRP03_C2_W_B_0x1                  (0x0001)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_W_OFFSET              (0x0005)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_W_WIDTH               (1)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_W_MASK                (0x0020)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_W_B_0x0               (0x0000)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_W_B_0x1               (0x0001)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_R_OFFSET              (0x0007)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_R_WIDTH               (1)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_R_MASK                (0x0080)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_R_B_0x0               (0x0000)
#define DMA_DMA_IRP03_CFC_IRP03_GCF_C_R_B_0x1               (0x0001)

/*
* Register : DMA_IRP03_RASTER
*/

#define DMA_DMA_IRP03_RASTER_SIZE                           (16)
#define DMA_DMA_IRP03_RASTER_OFFSET                         (DMA_DMA_BASE_ADDR + 0x78)
#define DMA_DMA_IRP03_RASTER_RESET_VALUE                    (0x00)
#define DMA_DMA_IRP03_RASTER_BITFIELD_MASK                  (0x000F)
#define DMA_DMA_IRP03_RASTER_RWMASK                         (0x000F)
#define DMA_DMA_IRP03_RASTER_ROMASK                         (0x0000)
#define DMA_DMA_IRP03_RASTER_WOMASK                         (0x0000)
#define DMA_DMA_IRP03_RASTER_UNUSED_MASK                    (0xFFF0)
#define DMA_DMA_IRP03_RASTER_IRP03_L_W_OFFSET               (0x0000)
#define DMA_DMA_IRP03_RASTER_IRP03_L_W_WIDTH                (1)
#define DMA_DMA_IRP03_RASTER_IRP03_L_W_MASK                 (0x0001)
#define DMA_DMA_IRP03_RASTER_IRP03_L_W_B_0x0                (0x0000)
#define DMA_DMA_IRP03_RASTER_IRP03_L_W_B_0x1                (0x0001)
#define DMA_DMA_IRP03_RASTER_IRP03_C_W_OFFSET               (0x0001)
#define DMA_DMA_IRP03_RASTER_IRP03_C_W_WIDTH                (1)
#define DMA_DMA_IRP03_RASTER_IRP03_C_W_MASK                 (0x0002)
#define DMA_DMA_IRP03_RASTER_IRP03_C_W_B_0x0                (0x0000)
#define DMA_DMA_IRP03_RASTER_IRP03_C_W_B_0x1                (0x0001)
#define DMA_DMA_IRP03_RASTER_IRP03_C1_W_OFFSET              (0x0002)
#define DMA_DMA_IRP03_RASTER_IRP03_C1_W_WIDTH               (1)
#define DMA_DMA_IRP03_RASTER_IRP03_C1_W_MASK                (0x0004)
#define DMA_DMA_IRP03_RASTER_IRP03_C1_W_B_0x0               (0x0000)
#define DMA_DMA_IRP03_RASTER_IRP03_C1_W_B_0x1               (0x0001)
#define DMA_DMA_IRP03_RASTER_IRP03_C2_W_OFFSET              (0x0003)
#define DMA_DMA_IRP03_RASTER_IRP03_C2_W_WIDTH               (1)
#define DMA_DMA_IRP03_RASTER_IRP03_C2_W_MASK                (0x0008)
#define DMA_DMA_IRP03_RASTER_IRP03_C2_W_B_0x0               (0x0000)
#define DMA_DMA_IRP03_RASTER_IRP03_C2_W_B_0x1               (0x0001)

/*
* Register : DMA_IRP03_ROTATION
*/

#define DMA_DMA_IRP03_ROTATION_SIZE                         (16)
#define DMA_DMA_IRP03_ROTATION_OFFSET                       (DMA_DMA_BASE_ADDR + 0x7A)
#define DMA_DMA_IRP03_ROTATION_RESET_VALUE                  (0x00)
#define DMA_DMA_IRP03_ROTATION_BITFIELD_MASK                (0x0003)
#define DMA_DMA_IRP03_ROTATION_RWMASK                       (0x0003)
#define DMA_DMA_IRP03_ROTATION_ROMASK                       (0x0000)
#define DMA_DMA_IRP03_ROTATION_WOMASK                       (0x0000)
#define DMA_DMA_IRP03_ROTATION_UNUSED_MASK                  (0xFFFC)
#define DMA_DMA_IRP03_ROTATION_ROTATION_OFFSET              (0x0000)
#define DMA_DMA_IRP03_ROTATION_ROTATION_WIDTH               (2)
#define DMA_DMA_IRP03_ROTATION_ROTATION_MASK                (0x0003)
#define DMA_DMA_IRP03_ROTATION_ROTATION_B_0x0               (0x0000)
#define DMA_DMA_IRP03_ROTATION_ROTATION_B_0x1               (0x0001)
#define DMA_DMA_IRP03_ROTATION_ROTATION_B_0x3               (0x0003)

/*
* Register : DMA_IRP0_SRS_L
*/

#define DMA_DMA_IRP0_SRS_L_SIZE                             (16)
#define DMA_DMA_IRP0_SRS_L_OFFSET                           (DMA_DMA_BASE_ADDR + 0x80)
#define DMA_DMA_IRP0_SRS_L_RESET_VALUE                      (0x00)
#define DMA_DMA_IRP0_SRS_L_BITFIELD_MASK                    (0xFFF8)
#define DMA_DMA_IRP0_SRS_L_RWMASK                           (0xFFF8)
#define DMA_DMA_IRP0_SRS_L_ROMASK                           (0x0000)
#define DMA_DMA_IRP0_SRS_L_WOMASK                           (0x0000)
#define DMA_DMA_IRP0_SRS_L_UNUSED_MASK                      (0x0007)
#define DMA_DMA_IRP0_SRS_L_DMA_IRP0_SRS_L_OFFSET            (0x0003)
#define DMA_DMA_IRP0_SRS_L_DMA_IRP0_SRS_L_WIDTH             (13)
#define DMA_DMA_IRP0_SRS_L_DMA_IRP0_SRS_L_MASK              (0xFFF8)

/*
* Register : DMA_IRP0_SRS_H
*/

#define DMA_DMA_IRP0_SRS_H_SIZE                             (16)
#define DMA_DMA_IRP0_SRS_H_OFFSET                           (DMA_DMA_BASE_ADDR + 0x82)
#define DMA_DMA_IRP0_SRS_H_RESET_VALUE                      (0x00)
#define DMA_DMA_IRP0_SRS_H_BITFIELD_MASK                    (0xFFFF)
#define DMA_DMA_IRP0_SRS_H_RWMASK                           (0xFFFF)
#define DMA_DMA_IRP0_SRS_H_ROMASK                           (0x0000)
#define DMA_DMA_IRP0_SRS_H_WOMASK                           (0x0000)
#define DMA_DMA_IRP0_SRS_H_UNUSED_MASK                      (0x0000)
#define DMA_DMA_IRP0_SRS_H_DMA_IRP0_SRS_H_OFFSET            (0x0000)
#define DMA_DMA_IRP0_SRS_H_DMA_IRP0_SRS_H_WIDTH             (16)
#define DMA_DMA_IRP0_SRS_H_DMA_IRP0_SRS_H_MASK              (0xFFFF)

/*
* Register : DMA_IRP0_SFW
*/

#define DMA_DMA_IRP0_SFW_SIZE                               (16)
#define DMA_DMA_IRP0_SFW_OFFSET                             (DMA_DMA_BASE_ADDR + 0x84)
#define DMA_DMA_IRP0_SFW_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP0_SFW_BITFIELD_MASK                      (0xFFF8)
#define DMA_DMA_IRP0_SFW_RWMASK                             (0xFFF8)
#define DMA_DMA_IRP0_SFW_ROMASK                             (0x0000)
#define DMA_DMA_IRP0_SFW_WOMASK                             (0x0000)
#define DMA_DMA_IRP0_SFW_UNUSED_MASK                        (0x0007)
#define DMA_DMA_IRP0_SFW_DMA_IRP0_SFW_OFFSET                (0x0003)
#define DMA_DMA_IRP0_SFW_DMA_IRP0_SFW_WIDTH                 (13)
#define DMA_DMA_IRP0_SFW_DMA_IRP0_SFW_MASK                  (0xFFF8)

/*
* Register : DMA_IRP0_SWW
*/

#define DMA_DMA_IRP0_SWW_SIZE                               (16)
#define DMA_DMA_IRP0_SWW_OFFSET                             (DMA_DMA_BASE_ADDR + 0x86)
#define DMA_DMA_IRP0_SWW_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP0_SWW_BITFIELD_MASK                      (0xFFF8)
#define DMA_DMA_IRP0_SWW_RWMASK                             (0xFFF8)
#define DMA_DMA_IRP0_SWW_ROMASK                             (0x0000)
#define DMA_DMA_IRP0_SWW_WOMASK                             (0x0000)
#define DMA_DMA_IRP0_SWW_UNUSED_MASK                        (0x0007)
#define DMA_DMA_IRP0_SWW_DMA_IRP0_SWW_OFFSET                (0x0003)
#define DMA_DMA_IRP0_SWW_DMA_IRP0_SWW_WIDTH                 (13)
#define DMA_DMA_IRP0_SWW_DMA_IRP0_SWW_MASK                  (0xFFF8)

/*
* Register : DMA_IRP0_SWH
*/

#define DMA_DMA_IRP0_SWH_SIZE                               (16)
#define DMA_DMA_IRP0_SWH_OFFSET                             (DMA_DMA_BASE_ADDR + 0x88)
#define DMA_DMA_IRP0_SWH_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP0_SWH_BITFIELD_MASK                      (0xFFFF)
#define DMA_DMA_IRP0_SWH_RWMASK                             (0xFFFF)
#define DMA_DMA_IRP0_SWH_ROMASK                             (0x0000)
#define DMA_DMA_IRP0_SWH_WOMASK                             (0x0000)
#define DMA_DMA_IRP0_SWH_UNUSED_MASK                        (0x0000)
#define DMA_DMA_IRP0_SWH_DMA_IRP0_SWH_OFFSET                (0x0000)
#define DMA_DMA_IRP0_SWH_DMA_IRP0_SWH_WIDTH                 (16)
#define DMA_DMA_IRP0_SWH_DMA_IRP0_SWH_MASK                  (0xFFFF)

/*
* Register : DMA_IRP1_DRS_L
*/

#define DMA_DMA_IRP1_DRS_L_SIZE                             (16)
#define DMA_DMA_IRP1_DRS_L_OFFSET                           (DMA_DMA_BASE_ADDR + 0x90)
#define DMA_DMA_IRP1_DRS_L_RESET_VALUE                      (0x00)
#define DMA_DMA_IRP1_DRS_L_BITFIELD_MASK                    (0xFFF8)
#define DMA_DMA_IRP1_DRS_L_RWMASK                           (0xFFF8)
#define DMA_DMA_IRP1_DRS_L_ROMASK                           (0x0000)
#define DMA_DMA_IRP1_DRS_L_WOMASK                           (0x0000)
#define DMA_DMA_IRP1_DRS_L_UNUSED_MASK                      (0x0007)
#define DMA_DMA_IRP1_DRS_L_DMA_IRP1_DRS_L_OFFSET            (0x0003)
#define DMA_DMA_IRP1_DRS_L_DMA_IRP1_DRS_L_WIDTH             (13)
#define DMA_DMA_IRP1_DRS_L_DMA_IRP1_DRS_L_MASK              (0xFFF8)

/*
* Register : DMA_IRP1_DRS_H
*/

#define DMA_DMA_IRP1_DRS_H_SIZE                             (16)
#define DMA_DMA_IRP1_DRS_H_OFFSET                           (DMA_DMA_BASE_ADDR + 0x92)
#define DMA_DMA_IRP1_DRS_H_RESET_VALUE                      (0x00)
#define DMA_DMA_IRP1_DRS_H_BITFIELD_MASK                    (0xFFFF)
#define DMA_DMA_IRP1_DRS_H_RWMASK                           (0xFFFF)
#define DMA_DMA_IRP1_DRS_H_ROMASK                           (0x0000)
#define DMA_DMA_IRP1_DRS_H_WOMASK                           (0x0000)
#define DMA_DMA_IRP1_DRS_H_UNUSED_MASK                      (0x0000)
#define DMA_DMA_IRP1_DRS_H_DMA_IRP1_DRS_H_OFFSET            (0x0000)
#define DMA_DMA_IRP1_DRS_H_DMA_IRP1_DRS_H_WIDTH             (16)
#define DMA_DMA_IRP1_DRS_H_DMA_IRP1_DRS_H_MASK              (0xFFFF)

/*
* Register : DMA_IRP1_DFW
*/

#define DMA_DMA_IRP1_DFW_SIZE                               (16)
#define DMA_DMA_IRP1_DFW_OFFSET                             (DMA_DMA_BASE_ADDR + 0x94)
#define DMA_DMA_IRP1_DFW_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP1_DFW_BITFIELD_MASK                      (0xFFF8)
#define DMA_DMA_IRP1_DFW_RWMASK                             (0xFFF8)
#define DMA_DMA_IRP1_DFW_ROMASK                             (0x0000)
#define DMA_DMA_IRP1_DFW_WOMASK                             (0x0000)
#define DMA_DMA_IRP1_DFW_UNUSED_MASK                        (0x0007)
#define DMA_DMA_IRP1_DFW_DMA_IRP1_DFW_OFFSET                (0x0003)
#define DMA_DMA_IRP1_DFW_DMA_IRP1_DFW_WIDTH                 (13)
#define DMA_DMA_IRP1_DFW_DMA_IRP1_DFW_MASK                  (0xFFF8)

/*
* Register : DMA_IRP1_DWW
*/

#define DMA_DMA_IRP1_DWW_SIZE                               (16)
#define DMA_DMA_IRP1_DWW_OFFSET                             (DMA_DMA_BASE_ADDR + 0x96)
#define DMA_DMA_IRP1_DWW_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP1_DWW_BITFIELD_MASK                      (0xFFF8)
#define DMA_DMA_IRP1_DWW_RWMASK                             (0xFFF8)
#define DMA_DMA_IRP1_DWW_ROMASK                             (0x0000)
#define DMA_DMA_IRP1_DWW_WOMASK                             (0x0000)
#define DMA_DMA_IRP1_DWW_UNUSED_MASK                        (0x0007)
#define DMA_DMA_IRP1_DWW_DMA_IRP1_DWW_OFFSET                (0x0003)
#define DMA_DMA_IRP1_DWW_DMA_IRP1_DWW_WIDTH                 (13)
#define DMA_DMA_IRP1_DWW_DMA_IRP1_DWW_MASK                  (0xFFF8)

/*
* Register : DMA_IRP1_DWH
*/

#define DMA_DMA_IRP1_DWH_SIZE                               (16)
#define DMA_DMA_IRP1_DWH_OFFSET                             (DMA_DMA_BASE_ADDR + 0x98)
#define DMA_DMA_IRP1_DWH_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP1_DWH_BITFIELD_MASK                      (0xFFFF)
#define DMA_DMA_IRP1_DWH_RWMASK                             (0xFFFF)
#define DMA_DMA_IRP1_DWH_ROMASK                             (0x0000)
#define DMA_DMA_IRP1_DWH_WOMASK                             (0x0000)
#define DMA_DMA_IRP1_DWH_UNUSED_MASK                        (0x0000)
#define DMA_DMA_IRP1_DWH_DMA_IRP1_DWH_OFFSET                (0x0000)
#define DMA_DMA_IRP1_DWH_DMA_IRP1_DWH_WIDTH                 (16)
#define DMA_DMA_IRP1_DWH_DMA_IRP1_DWH_MASK                  (0xFFFF)

/*
* Register : DMA_IRP2_DRS_L
*/

#define DMA_DMA_IRP2_DRS_L_SIZE                             (16)
#define DMA_DMA_IRP2_DRS_L_OFFSET                           (DMA_DMA_BASE_ADDR + 0xA0)
#define DMA_DMA_IRP2_DRS_L_RESET_VALUE                      (0x00)
#define DMA_DMA_IRP2_DRS_L_BITFIELD_MASK                    (0xFFF8)
#define DMA_DMA_IRP2_DRS_L_RWMASK                           (0xFFF8)
#define DMA_DMA_IRP2_DRS_L_ROMASK                           (0x0000)
#define DMA_DMA_IRP2_DRS_L_WOMASK                           (0x0000)
#define DMA_DMA_IRP2_DRS_L_UNUSED_MASK                      (0x0007)
#define DMA_DMA_IRP2_DRS_L_DMA_IRP2_DRS_L_OFFSET            (0x0003)
#define DMA_DMA_IRP2_DRS_L_DMA_IRP2_DRS_L_WIDTH             (13)
#define DMA_DMA_IRP2_DRS_L_DMA_IRP2_DRS_L_MASK              (0xFFF8)

/*
* Register : DMA_IRP2_DRS_H
*/

#define DMA_DMA_IRP2_DRS_H_SIZE                             (16)
#define DMA_DMA_IRP2_DRS_H_OFFSET                           (DMA_DMA_BASE_ADDR + 0xA2)
#define DMA_DMA_IRP2_DRS_H_RESET_VALUE                      (0x00)
#define DMA_DMA_IRP2_DRS_H_BITFIELD_MASK                    (0xFFFF)
#define DMA_DMA_IRP2_DRS_H_RWMASK                           (0xFFFF)
#define DMA_DMA_IRP2_DRS_H_ROMASK                           (0x0000)
#define DMA_DMA_IRP2_DRS_H_WOMASK                           (0x0000)
#define DMA_DMA_IRP2_DRS_H_UNUSED_MASK                      (0x0000)
#define DMA_DMA_IRP2_DRS_H_DMA_IRP2_DRS_H_OFFSET            (0x0000)
#define DMA_DMA_IRP2_DRS_H_DMA_IRP2_DRS_H_WIDTH             (16)
#define DMA_DMA_IRP2_DRS_H_DMA_IRP2_DRS_H_MASK              (0xFFFF)

/*
* Register : DMA_IRP2_DFW
*/

#define DMA_DMA_IRP2_DFW_SIZE                               (16)
#define DMA_DMA_IRP2_DFW_OFFSET                             (DMA_DMA_BASE_ADDR + 0xA4)
#define DMA_DMA_IRP2_DFW_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP2_DFW_BITFIELD_MASK                      (0xFFF8)
#define DMA_DMA_IRP2_DFW_RWMASK                             (0xFFF8)
#define DMA_DMA_IRP2_DFW_ROMASK                             (0x0000)
#define DMA_DMA_IRP2_DFW_WOMASK                             (0x0000)
#define DMA_DMA_IRP2_DFW_UNUSED_MASK                        (0x0007)
#define DMA_DMA_IRP2_DFW_DMA_IRP2_DFW_OFFSET                (0x0003)
#define DMA_DMA_IRP2_DFW_DMA_IRP2_DFW_WIDTH                 (13)
#define DMA_DMA_IRP2_DFW_DMA_IRP2_DFW_MASK                  (0xFFF8)

/*
* Register : DMA_IRP2_DWW
*/

#define DMA_DMA_IRP2_DWW_SIZE                               (16)
#define DMA_DMA_IRP2_DWW_OFFSET                             (DMA_DMA_BASE_ADDR + 0xA6)
#define DMA_DMA_IRP2_DWW_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP2_DWW_BITFIELD_MASK                      (0xFFF8)
#define DMA_DMA_IRP2_DWW_RWMASK                             (0xFFF8)
#define DMA_DMA_IRP2_DWW_ROMASK                             (0x0000)
#define DMA_DMA_IRP2_DWW_WOMASK                             (0x0000)
#define DMA_DMA_IRP2_DWW_UNUSED_MASK                        (0x0007)
#define DMA_DMA_IRP2_DWW_DMA_IRP2_DWW_OFFSET                (0x0003)
#define DMA_DMA_IRP2_DWW_DMA_IRP2_DWW_WIDTH                 (13)
#define DMA_DMA_IRP2_DWW_DMA_IRP2_DWW_MASK                  (0xFFF8)

/*
* Register : DMA_IRP2_DWH
*/

#define DMA_DMA_IRP2_DWH_SIZE                               (16)
#define DMA_DMA_IRP2_DWH_OFFSET                             (DMA_DMA_BASE_ADDR + 0xA8)
#define DMA_DMA_IRP2_DWH_RESET_VALUE                        (0x00)
#define DMA_DMA_IRP2_DWH_BITFIELD_MASK                      (0xFFFF)
#define DMA_DMA_IRP2_DWH_RWMASK                             (0xFFFF)
#define DMA_DMA_IRP2_DWH_ROMASK                             (0x0000)
#define DMA_DMA_IRP2_DWH_WOMASK                             (0x0000)
#define DMA_DMA_IRP2_DWH_UNUSED_MASK                        (0x0000)
#define DMA_DMA_IRP2_DWH_DMA_IRP2_DWH_OFFSET                (0x0000)
#define DMA_DMA_IRP2_DWH_DMA_IRP2_DWH_WIDTH                 (16)
#define DMA_DMA_IRP2_DWH_DMA_IRP2_DWH_MASK                  (0xFFFF)

/*
* Register : DMA_TST_CID
*/

#define DMA_DMA_TST_CID_SIZE                                (16)
#define DMA_DMA_TST_CID_OFFSET                              (DMA_DMA_BASE_ADDR + 0xB0)
#define DMA_DMA_TST_CID_RESET_VALUE                         (0x0)
#define DMA_DMA_TST_CID_BITFIELD_MASK                       (0x001F)
#define DMA_DMA_TST_CID_RWMASK                              (0x001F)
#define DMA_DMA_TST_CID_ROMASK                              (0x0000)
#define DMA_DMA_TST_CID_WOMASK                              (0x0000)
#define DMA_DMA_TST_CID_UNUSED_MASK                         (0xFFE0)
#define DMA_DMA_TST_CID_IRP03_L_W_OFFSET                    (0x0000)
#define DMA_DMA_TST_CID_IRP03_L_W_WIDTH                     (1)
#define DMA_DMA_TST_CID_IRP03_L_W_MASK                      (0x0001)
#define DMA_DMA_TST_CID_IRP03_C_W_OFFSET                    (0x0001)
#define DMA_DMA_TST_CID_IRP03_C_W_WIDTH                     (1)
#define DMA_DMA_TST_CID_IRP03_C_W_MASK                      (0x0002)
#define DMA_DMA_TST_CID_IRP03_C1_W_OFFSET                   (0x0002)
#define DMA_DMA_TST_CID_IRP03_C1_W_WIDTH                    (1)
#define DMA_DMA_TST_CID_IRP03_C1_W_MASK                     (0x0004)
#define DMA_DMA_TST_CID_IRP03_C2_W_OFFSET                   (0x0003)
#define DMA_DMA_TST_CID_IRP03_C2_W_WIDTH                    (1)
#define DMA_DMA_TST_CID_IRP03_C2_W_MASK                     (0x0008)
#define DMA_DMA_TST_CID_IRP03_GCF_L_W_OFFSET                (0x0004)
#define DMA_DMA_TST_CID_IRP03_GCF_L_W_WIDTH                 (1)
#define DMA_DMA_TST_CID_IRP03_GCF_L_W_MASK                  (0x0010)
#define DMA_DMA_TST_CID_IRP03_GCF_C_W_OFFSET                (0x0005)
#define DMA_DMA_TST_CID_IRP03_GCF_C_W_WIDTH                 (1)
#define DMA_DMA_TST_CID_IRP03_GCF_C_W_MASK                  (0x0020)
#define DMA_DMA_TST_CID_IRP03_GCF_L_R_OFFSET                (0x0006)
#define DMA_DMA_TST_CID_IRP03_GCF_L_R_WIDTH                 (1)
#define DMA_DMA_TST_CID_IRP03_GCF_L_R_MASK                  (0x0040)
#define DMA_DMA_TST_CID_IRP03_GCF_C_R_OFFSET                (0x0007)
#define DMA_DMA_TST_CID_IRP03_GCF_C_R_WIDTH                 (1)
#define DMA_DMA_TST_CID_IRP03_GCF_C_R_MASK                  (0x0080)
#define DMA_DMA_TST_CID_IRP03_VCP_W_OFFSET                  (0x0008)
#define DMA_DMA_TST_CID_IRP03_VCP_W_WIDTH                   (1)
#define DMA_DMA_TST_CID_IRP03_VCP_W_MASK                    (0x0100)
#define DMA_DMA_TST_CID_IRP03_HCP_W_OFFSET                  (0x0009)
#define DMA_DMA_TST_CID_IRP03_HCP_W_WIDTH                   (1)
#define DMA_DMA_TST_CID_IRP03_HCP_W_MASK                    (0x0200)
#define DMA_DMA_TST_CID_IRP03_HCP_R_OFFSET                  (0x000a)
#define DMA_DMA_TST_CID_IRP03_HCP_R_WIDTH                   (1)
#define DMA_DMA_TST_CID_IRP03_HCP_R_MASK                    (0x0400)
#define DMA_DMA_TST_CID_IRP03_PRA_W_OFFSET                  (0x000b)
#define DMA_DMA_TST_CID_IRP03_PRA_W_WIDTH                   (1)
#define DMA_DMA_TST_CID_IRP03_PRA_W_MASK                    (0x0800)
#define DMA_DMA_TST_CID_IRP0_PRA_R_OFFSET                   (0x000c)
#define DMA_DMA_TST_CID_IRP0_PRA_R_WIDTH                    (1)
#define DMA_DMA_TST_CID_IRP0_PRA_R_MASK                     (0x1000)
#define DMA_DMA_TST_CID_IRP1_PRA_W_OFFSET                   (0x000d)
#define DMA_DMA_TST_CID_IRP1_PRA_W_WIDTH                    (1)
#define DMA_DMA_TST_CID_IRP1_PRA_W_MASK                     (0x2000)
#define DMA_DMA_TST_CID_IRP2_PRA_W_OFFSET                   (0x000e)
#define DMA_DMA_TST_CID_IRP2_PRA_W_WIDTH                    (1)
#define DMA_DMA_TST_CID_IRP2_PRA_W_MASK                     (0x4000)
#define DMA_DMA_TST_CID_IRP3_JPG_W_OFFSET                   (0x000f)
#define DMA_DMA_TST_CID_IRP3_JPG_W_WIDTH                    (1)
#define DMA_DMA_TST_CID_IRP3_JPG_W_MASK                     (0x8000)

/*
* Register : DMA_TST_SADD_L
*/

#define DMA_DMA_TST_SADD_L_SIZE                             (16)
#define DMA_DMA_TST_SADD_L_OFFSET                           (DMA_DMA_BASE_ADDR + 0xB4)
#define DMA_DMA_TST_SADD_L_RESET_VALUE                      (0x00)
#define DMA_DMA_TST_SADD_L_BITFIELD_MASK                    (0xFFF8)
#define DMA_DMA_TST_SADD_L_RWMASK                           (0x0000)
#define DMA_DMA_TST_SADD_L_ROMASK                           (0xFFF8)
#define DMA_DMA_TST_SADD_L_WOMASK                           (0x0000)
#define DMA_DMA_TST_SADD_L_UNUSED_MASK                      (0x0007)
#define DMA_DMA_TST_SADD_L_CURADDR_L_OFFSET                 (0x0003)
#define DMA_DMA_TST_SADD_L_CURADDR_L_WIDTH                  (13)
#define DMA_DMA_TST_SADD_L_CURADDR_L_MASK                   (0xFFF8)

/*
* Register : DMA_TST_SADD_H
*/

#define DMA_DMA_TST_SADD_H_SIZE                             (16)
#define DMA_DMA_TST_SADD_H_OFFSET                           (DMA_DMA_BASE_ADDR + 0xB6)
#define DMA_DMA_TST_SADD_H_RESET_VALUE                      (0x00)
#define DMA_DMA_TST_SADD_H_BITFIELD_MASK                    (0xFFFF)
#define DMA_DMA_TST_SADD_H_RWMASK                           (0x0000)
#define DMA_DMA_TST_SADD_H_ROMASK                           (0xFFFF)
#define DMA_DMA_TST_SADD_H_WOMASK                           (0x0000)
#define DMA_DMA_TST_SADD_H_UNUSED_MASK                      (0x0000)
#define DMA_DMA_TST_SADD_H_CURADDR_H_OFFSET                 (0x0000)
#define DMA_DMA_TST_SADD_H_CURADDR_H_WIDTH                  (16)
#define DMA_DMA_TST_SADD_H_CURADDR_H_MASK                   (0xFFFF)

#endif /* _DMA_H_ */
