

================================================================
== Vitis HLS Report for 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4'
================================================================
* Date:           Fri Mar 10 17:35:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  8.141 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  3.500 us|  3.500 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_409_4  |       68|       68|         5|          4|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.14>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln384_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln384"   --->   Operation 10 'read' 'add_ln384_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m_offset"   --->   Operation 11 'read' 'm_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_66 = load i5 %i" [dilithium2/fips202.c:409]   --->   Operation 14 'load' 'i_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%icmp_ln409 = icmp_eq  i5 %i_66, i5 17" [dilithium2/fips202.c:409]   --->   Operation 16 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%add_ln409 = add i5 %i_66, i5 1" [dilithium2/fips202.c:409]   --->   Operation 18 'add' 'add_ln409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln409 = br i1 %icmp_ln409, void %for.inc42.split, void %for.end44.exitStub" [dilithium2/fips202.c:409]   --->   Operation 19 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_84_cast10 = zext i5 %i_66" [dilithium2/fips202.c:409]   --->   Operation 20 'zext' 'i_84_cast10' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_66, i3 0" [dilithium2/fips202.c:410]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %shl_ln" [dilithium2/fips202.c:31]   --->   Operation 22 'zext' 'zext_ln31' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%add_ln31 = add i12 %zext_ln31, i12 %m_offset_read" [dilithium2/fips202.c:31]   --->   Operation 23 'add' 'add_ln31' <Predicate = (!icmp_ln409)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31_46 = zext i12 %add_ln31" [dilithium2/fips202.c:31]   --->   Operation 24 'zext' 'zext_ln31_46' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.79ns)   --->   "%add_ln31_22 = add i13 %zext_ln31_46, i13 %add_ln384_read" [dilithium2/fips202.c:31]   --->   Operation 25 'add' 'add_ln31_22' <Predicate = (!icmp_ln409)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31_47 = zext i13 %add_ln31_22" [dilithium2/fips202.c:31]   --->   Operation 26 'zext' 'zext_ln31_47' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln31_47" [dilithium2/fips202.c:31]   --->   Operation 27 'getelementptr' 'sm_addr' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.77ns)   --->   "%sm_load = load i13 %sm_addr" [dilithium2/fips202.c:31]   --->   Operation 28 'load' 'sm_load' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_1 : Operation 29 [1/1] (1.79ns)   --->   "%add_ln31_23 = add i13 %add_ln31_22, i13 1" [dilithium2/fips202.c:31]   --->   Operation 29 'add' 'add_ln31_23' <Predicate = (!icmp_ln409)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln31_48 = zext i13 %add_ln31_23" [dilithium2/fips202.c:31]   --->   Operation 30 'zext' 'zext_ln31_48' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sm_addr_25 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_48" [dilithium2/fips202.c:31]   --->   Operation 31 'getelementptr' 'sm_addr_25' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.77ns)   --->   "%sm_load_8 = load i13 %sm_addr_25" [dilithium2/fips202.c:31]   --->   Operation 32 'load' 'sm_load_8' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %i_84_cast10" [dilithium2/fips202.c:410]   --->   Operation 33 'getelementptr' 's_addr' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:410]   --->   Operation 34 'load' 's_load' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 35 [1/1] (1.32ns)   --->   "%store_ln409 = store i5 %add_ln409, i5 %i" [dilithium2/fips202.c:409]   --->   Operation 35 'store' 'store_ln409' <Predicate = (!icmp_ln409)> <Delay = 1.32>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln409)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 36 [1/2] (2.77ns)   --->   "%sm_load = load i13 %sm_addr" [dilithium2/fips202.c:31]   --->   Operation 36 'load' 'sm_load' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 37 [1/2] (2.77ns)   --->   "%sm_load_8 = load i13 %sm_addr_25" [dilithium2/fips202.c:31]   --->   Operation 37 'load' 'sm_load_8' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 38 [1/1] (1.79ns)   --->   "%add_ln31_24 = add i13 %add_ln31_22, i13 2" [dilithium2/fips202.c:31]   --->   Operation 38 'add' 'add_ln31_24' <Predicate = (!icmp_ln409)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln31_49 = zext i13 %add_ln31_24" [dilithium2/fips202.c:31]   --->   Operation 39 'zext' 'zext_ln31_49' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sm_addr_26 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_49" [dilithium2/fips202.c:31]   --->   Operation 40 'getelementptr' 'sm_addr_26' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%sm_load_9 = load i13 %sm_addr_26" [dilithium2/fips202.c:31]   --->   Operation 41 'load' 'sm_load_9' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 42 [1/1] (1.79ns)   --->   "%add_ln31_25 = add i13 %add_ln31_22, i13 3" [dilithium2/fips202.c:31]   --->   Operation 42 'add' 'add_ln31_25' <Predicate = (!icmp_ln409)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln31_50 = zext i13 %add_ln31_25" [dilithium2/fips202.c:31]   --->   Operation 43 'zext' 'zext_ln31_50' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sm_addr_27 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_50" [dilithium2/fips202.c:31]   --->   Operation 44 'getelementptr' 'sm_addr_27' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.77ns)   --->   "%sm_load_10 = load i13 %sm_addr_27" [dilithium2/fips202.c:31]   --->   Operation 45 'load' 'sm_load_10' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 46 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:410]   --->   Operation 46 'load' 's_load' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 47 [1/2] (2.77ns)   --->   "%sm_load_9 = load i13 %sm_addr_26" [dilithium2/fips202.c:31]   --->   Operation 47 'load' 'sm_load_9' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 48 [1/2] (2.77ns)   --->   "%sm_load_10 = load i13 %sm_addr_27" [dilithium2/fips202.c:31]   --->   Operation 48 'load' 'sm_load_10' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 49 [1/1] (1.79ns)   --->   "%add_ln31_26 = add i13 %add_ln31_22, i13 4" [dilithium2/fips202.c:31]   --->   Operation 49 'add' 'add_ln31_26' <Predicate = (!icmp_ln409)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln31_51 = zext i13 %add_ln31_26" [dilithium2/fips202.c:31]   --->   Operation 50 'zext' 'zext_ln31_51' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sm_addr_28 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_51" [dilithium2/fips202.c:31]   --->   Operation 51 'getelementptr' 'sm_addr_28' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%sm_load_11 = load i13 %sm_addr_28" [dilithium2/fips202.c:31]   --->   Operation 52 'load' 'sm_load_11' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 53 [1/1] (1.79ns)   --->   "%add_ln31_27 = add i13 %add_ln31_22, i13 5" [dilithium2/fips202.c:31]   --->   Operation 53 'add' 'add_ln31_27' <Predicate = (!icmp_ln409)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln31_52 = zext i13 %add_ln31_27" [dilithium2/fips202.c:31]   --->   Operation 54 'zext' 'zext_ln31_52' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sm_addr_29 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_52" [dilithium2/fips202.c:31]   --->   Operation 55 'getelementptr' 'sm_addr_29' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%sm_load_12 = load i13 %sm_addr_29" [dilithium2/fips202.c:31]   --->   Operation 56 'load' 'sm_load_12' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 4 <SV = 3> <Delay = 4.56>
ST_4 : Operation 57 [1/2] (2.77ns)   --->   "%sm_load_11 = load i13 %sm_addr_28" [dilithium2/fips202.c:31]   --->   Operation 57 'load' 'sm_load_11' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 58 [1/2] (2.77ns)   --->   "%sm_load_12 = load i13 %sm_addr_29" [dilithium2/fips202.c:31]   --->   Operation 58 'load' 'sm_load_12' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 59 [1/1] (1.79ns)   --->   "%add_ln31_28 = add i13 %add_ln31_22, i13 6" [dilithium2/fips202.c:31]   --->   Operation 59 'add' 'add_ln31_28' <Predicate = (!icmp_ln409)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln31_53 = zext i13 %add_ln31_28" [dilithium2/fips202.c:31]   --->   Operation 60 'zext' 'zext_ln31_53' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sm_addr_30 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_53" [dilithium2/fips202.c:31]   --->   Operation 61 'getelementptr' 'sm_addr_30' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.77ns)   --->   "%sm_load_13 = load i13 %sm_addr_30" [dilithium2/fips202.c:31]   --->   Operation 62 'load' 'sm_load_13' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 63 [1/1] (1.79ns)   --->   "%add_ln31_29 = add i13 %add_ln31_22, i13 7" [dilithium2/fips202.c:31]   --->   Operation 63 'add' 'add_ln31_29' <Predicate = (!icmp_ln409)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln31_54 = zext i13 %add_ln31_29" [dilithium2/fips202.c:31]   --->   Operation 64 'zext' 'zext_ln31_54' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sm_addr_31 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_54" [dilithium2/fips202.c:31]   --->   Operation 65 'getelementptr' 'sm_addr_31' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.77ns)   --->   "%sm_load_14 = load i13 %sm_addr_31" [dilithium2/fips202.c:31]   --->   Operation 66 'load' 'sm_load_14' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [dilithium2/fips202.c:386]   --->   Operation 67 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (2.77ns)   --->   "%sm_load_13 = load i13 %sm_addr_30" [dilithium2/fips202.c:31]   --->   Operation 68 'load' 'sm_load_13' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 69 [1/2] (2.77ns)   --->   "%sm_load_14 = load i13 %sm_addr_31" [dilithium2/fips202.c:31]   --->   Operation 69 'load' 'sm_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%r_5_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %sm_load_14, i8 %sm_load_13, i8 %sm_load_12, i8 %sm_load_11, i8 %sm_load_10, i8 %sm_load_9, i8 %sm_load_8, i8 %sm_load" [dilithium2/fips202.c:31]   --->   Operation 70 'bitconcatenate' 'r_5_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.80ns)   --->   "%xor_ln410 = xor i64 %s_load, i64 %r_5_7" [dilithium2/fips202.c:410]   --->   Operation 71 'xor' 'xor_ln410' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.77ns)   --->   "%store_ln410 = store i64 %xor_ln410, i5 %s_addr" [dilithium2/fips202.c:410]   --->   Operation 72 'store' 'store_ln410' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln409 = br void %for.inc42" [dilithium2/fips202.c:409]   --->   Operation 73 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 8.14ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', dilithium2/fips202.c:409) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln31', dilithium2/fips202.c:31) [23]  (1.78 ns)
	'add' operation ('add_ln31_22', dilithium2/fips202.c:31) [25]  (1.79 ns)
	'add' operation ('add_ln31_23', dilithium2/fips202.c:31) [29]  (1.79 ns)
	'getelementptr' operation ('sm_addr_25', dilithium2/fips202.c:31) [31]  (0 ns)
	'load' operation ('sm_load_8', dilithium2/fips202.c:31) on array 'sm' [32]  (2.77 ns)

 <State 2>: 4.57ns
The critical path consists of the following:
	'add' operation ('add_ln31_24', dilithium2/fips202.c:31) [33]  (1.79 ns)
	'getelementptr' operation ('sm_addr_26', dilithium2/fips202.c:31) [35]  (0 ns)
	'load' operation ('sm_load_9', dilithium2/fips202.c:31) on array 'sm' [36]  (2.77 ns)

 <State 3>: 4.57ns
The critical path consists of the following:
	'add' operation ('add_ln31_26', dilithium2/fips202.c:31) [41]  (1.79 ns)
	'getelementptr' operation ('sm_addr_28', dilithium2/fips202.c:31) [43]  (0 ns)
	'load' operation ('sm_load_11', dilithium2/fips202.c:31) on array 'sm' [44]  (2.77 ns)

 <State 4>: 4.57ns
The critical path consists of the following:
	'add' operation ('add_ln31_28', dilithium2/fips202.c:31) [49]  (1.79 ns)
	'getelementptr' operation ('sm_addr_30', dilithium2/fips202.c:31) [51]  (0 ns)
	'load' operation ('sm_load_13', dilithium2/fips202.c:31) on array 'sm' [52]  (2.77 ns)

 <State 5>: 6.35ns
The critical path consists of the following:
	'load' operation ('sm_load_13', dilithium2/fips202.c:31) on array 'sm' [52]  (2.77 ns)
	'xor' operation ('xor_ln410', dilithium2/fips202.c:410) [60]  (0.808 ns)
	'store' operation ('store_ln410', dilithium2/fips202.c:410) of variable 'xor_ln410', dilithium2/fips202.c:410 on array 's' [61]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
