// Seed: 2450236855
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_22;
endmodule
module module_1 #(
    parameter id_19 = 32'd98,
    parameter id_28 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28
);
  inout wire _id_28;
  output wire id_27;
  output wire id_26;
  output logic [7:0] id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire _id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout supply1 id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign {id_14, id_1} = -1;
  localparam id_29 = ~1;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_27,
      id_12,
      id_29,
      id_4,
      id_17,
      id_15,
      id_11,
      id_7,
      id_5,
      id_10,
      id_10,
      id_21,
      id_21,
      id_21,
      id_6,
      id_18,
      id_22,
      id_2,
      id_1
  );
  wire id_30;
  final $signed(19);
  ;
  wire [1 : id_28] id_31;
  assign id_25[id_19] = id_6;
  assign id_5 = -1 + 1;
endmodule
