{"Source Block": ["hdl/library/axi_dmac/data_mover.v@76:86@HdlStmAssign", "wire last;\nreg pending_burst;\n\nassign response_id = id;\n\nassign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\nassign s_axi_ready = m_axi_ready & pending_burst & ~req_ready;\nassign m_axi_valid = s_axi_valid & pending_burst & ~req_ready;\nassign m_axi_data = s_axi_data;\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@79:89", "assign response_id = id;\n\nassign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\nassign s_axi_ready = m_axi_ready & pending_burst & ~req_ready;\nassign m_axi_valid = s_axi_valid & pending_burst & ~req_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last;\n\nalways @(posedge clk) begin\n"], ["hdl/library/axi_dmac/data_mover.v@82:92", "assign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\nassign s_axi_ready = m_axi_ready & pending_burst & ~req_ready;\nassign m_axi_valid = s_axi_valid & pending_burst & ~req_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last;\n\nalways @(posedge clk) begin\n\tif (resetn == 1'b0) begin\n\t\tenabled <= 1'b0;\n\tend else begin\n"], ["hdl/library/axi_dmac/data_mover.v@81:91", "assign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\nassign s_axi_ready = m_axi_ready & pending_burst & ~req_ready;\nassign m_axi_valid = s_axi_valid & pending_burst & ~req_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last;\n\nalways @(posedge clk) begin\n\tif (resetn == 1'b0) begin\n\t\tenabled <= 1'b0;\n"], ["hdl/library/axi_dmac/data_mover.v@77:87", "reg pending_burst;\n\nassign response_id = id;\n\nassign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\nassign s_axi_ready = m_axi_ready & pending_burst & ~req_ready;\nassign m_axi_valid = s_axi_valid & pending_burst & ~req_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last;\n"], ["hdl/library/axi_dmac/data_mover.v@74:84", "reg [3:0] beat_counter = 'h00;\nwire [3:0] beat_counter_next;\nwire last;\nreg pending_burst;\n\nassign response_id = id;\n\nassign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\nassign s_axi_ready = m_axi_ready & pending_burst & ~req_ready;\n"], ["hdl/library/axi_dmac/data_mover.v@80:90", "\nassign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\nassign s_axi_ready = m_axi_ready & pending_burst & ~req_ready;\nassign m_axi_valid = s_axi_valid & pending_burst & ~req_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last;\n\nalways @(posedge clk) begin\n\tif (resetn == 1'b0) begin\n"]], "Diff Content": {"Delete": [[81, "assign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\n"]], "Add": []}}