{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701391134137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701391134151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 17:38:53 2023 " "Processing started: Thu Nov 30 17:38:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701391134151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391134151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391134151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701391135151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine_tb " "Found entity 1: bananachine_tb" {  } { { "bananachine_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine " "Found entity 1: bananachine" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 4 4 " "Found 4 design units, including 4 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151578 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151578 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151578 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clut_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file clut_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clut_mem " "Found entity 1: clut_mem" {  } { { "clut_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clut_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701391151624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701391151701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen bit_gen:bit_gen " "Elaborating entity \"bit_gen\" for hierarchy \"bit_gen:bit_gen\"" {  } { { "vga.v" "bit_gen" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701391151709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_gen.v(63) " "Verilog HDL assignment warning at bit_gen.v(63): truncated value with size 32 to match size of target (16)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151713 "|vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_gen.v(66) " "Verilog HDL assignment warning at bit_gen.v(66): truncated value with size 32 to match size of target (16)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151713 "|vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_gen.v(70) " "Verilog HDL assignment warning at bit_gen.v(70): truncated value with size 32 to match size of target (16)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151713 "|vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_gen.v(71) " "Verilog HDL assignment warning at bit_gen.v(71): truncated value with size 32 to match size of target (16)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151713 "|vga|bit_gen:bit_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control bit_gen:bit_gen\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"bit_gen:bit_gen\|vga_control:control\"" {  } { { "bit_gen.v" "control" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701391151756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(44) " "Verilog HDL assignment warning at vga_control.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frame vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"frame\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(74) " "Inferred latch for \"v_sync\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame vga_control.v(74) " "Inferred latch for \"frame\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(58) " "Inferred latch for \"h_sync\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line vga_control.v(58) " "Inferred latch for \"line\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151758 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite bit_gen:bit_gen\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"bit_gen:bit_gen\|sprite:sprite_f\"" {  } { { "bit_gen.v" "sprite_f" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701391151761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(82) " "Verilog HDL assignment warning at Sprite.v(82): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151769 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(93) " "Verilog HDL assignment warning at Sprite.v(93): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151769 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sprite.v(94) " "Verilog HDL assignment warning at Sprite.v(94): truncated value with size 32 to match size of target (3)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151769 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sprite.v(96) " "Verilog HDL assignment warning at Sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151769 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sprite.v(72) " "Verilog HDL Case Statement information at Sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701391151769 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "Sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701391151769 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_f.mem'." {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151769 "|vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701391151777 "|vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701391151777 "|vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701391151777 "|vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite bit_gen:bit_gen\|sprite:sprite_f3 " "Elaborating entity \"sprite\" for hierarchy \"bit_gen:bit_gen\|sprite:sprite_f3\"" {  } { { "bit_gen.v" "sprite_f3" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701391151793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (6)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151802 "|vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (6)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151802 "|vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (3)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151802 "|vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701391151802 "|vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701391151808 "|vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701391151843 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_m.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_m.mem'." {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151843 "|vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701391151850 "|vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701391151850 "|vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701391151850 "|vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clut_mem bit_gen:bit_gen\|clut_mem:clut_mem " "Elaborating entity \"clut_mem\" for hierarchy \"bit_gen:bit_gen\|clut_mem:clut_mem\"" {  } { { "bit_gen.v" "clut_mem" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701391151866 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading color pallete clut_mem.v(23) " "Verilog HDL Display System Task info at clut_mem.v(23): Loading color pallete" {  } { { "clut_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clut_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151866 "|vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading clut_mem.v(25) " "Verilog HDL Display System Task info at clut_mem.v(25): done loading" {  } { { "clut_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clut_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391151866 "|vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bit_gen:bit_gen\|clut_mem:clut_mem\|ram " "RAM logic \"bit_gen:bit_gen\|clut_mem:clut_mem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "clut_mem.v" "ram" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clut_mem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701391152455 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom\|memory " "RAM logic \"bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "rom_async.v" "memory" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701391152455 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom\|memory " "RAM logic \"bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "rom_async.v" "memory" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701391152455 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom\|memory " "RAM logic \"bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "rom_async.v" "memory" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701391152455 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701391152455 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701391152922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[0\] GND " "Pin \"red_out\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|red_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[1\] GND " "Pin \"red_out\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|red_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[2\] GND " "Pin \"red_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|red_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[3\] GND " "Pin \"red_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|red_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[0\] GND " "Pin \"green_out\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|green_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[1\] GND " "Pin \"green_out\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|green_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[2\] GND " "Pin \"green_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|green_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[3\] GND " "Pin \"green_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|green_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[0\] GND " "Pin \"blue_out\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|blue_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[1\] GND " "Pin \"blue_out\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|blue_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[2\] GND " "Pin \"blue_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|blue_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[3\] GND " "Pin \"blue_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701391153220 "|vga|blue_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701391153220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701391153382 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701391153846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701391154119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701391154119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701391154221 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701391154221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "353 " "Implemented 353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701391154221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701391154221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701391154248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 17:39:14 2023 " "Processing ended: Thu Nov 30 17:39:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701391154248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701391154248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701391154248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701391154248 ""}
