Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3291] enum literal 'idle' width (4) must match enum width (2) [D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv:78]
WARNING: [VRFC 10-3291] enum literal 'start' width (4) must match enum width (2) [D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv:79]
WARNING: [VRFC 10-3291] enum literal 'tx_data' width (4) must match enum width (2) [D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv:80]
WARNING: [VRFC 10-3291] enum literal 'stop' width (4) must match enum width (2) [D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv:81]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
