Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 27 17:07:28 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebounceC/clock_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 666 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1689 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.207        0.000                      0                  293        0.099        0.000                      0                  293        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.207        0.000                      0                  293        0.099        0.000                      0                  293        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.039ns (20.787%)  route 3.959ns (79.213%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          1.093    10.159    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y7          FDRE                                         r  twohundredhz/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.518    14.859    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  twohundredhz/COUNT_reg[28]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.732    14.366    twohundredhz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.039ns (20.787%)  route 3.959ns (79.213%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          1.093    10.159    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y7          FDRE                                         r  twohundredhz/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.518    14.859    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  twohundredhz/COUNT_reg[29]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.732    14.366    twohundredhz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.039ns (20.787%)  route 3.959ns (79.213%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          1.093    10.159    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y7          FDRE                                         r  twohundredhz/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.518    14.859    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  twohundredhz/COUNT_reg[30]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.732    14.366    twohundredhz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.039ns (20.787%)  route 3.959ns (79.213%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          1.093    10.159    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y7          FDRE                                         r  twohundredhz/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.518    14.859    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  twohundredhz/COUNT_reg[31]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.732    14.366    twohundredhz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.039ns (21.379%)  route 3.821ns (78.621%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          0.954    10.020    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y6          FDRE                                         r  twohundredhz/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.519    14.860    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  twohundredhz/COUNT_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y6          FDRE (Setup_fdre_C_R)       -0.732    14.367    twohundredhz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.039ns (21.379%)  route 3.821ns (78.621%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          0.954    10.020    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y6          FDRE                                         r  twohundredhz/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.519    14.860    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  twohundredhz/COUNT_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y6          FDRE (Setup_fdre_C_R)       -0.732    14.367    twohundredhz/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.039ns (21.379%)  route 3.821ns (78.621%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          0.954    10.020    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y6          FDRE                                         r  twohundredhz/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.519    14.860    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  twohundredhz/COUNT_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y6          FDRE (Setup_fdre_C_R)       -0.732    14.367    twohundredhz/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.039ns (21.379%)  route 3.821ns (78.621%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          0.954    10.020    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y6          FDRE                                         r  twohundredhz/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.519    14.860    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  twohundredhz/COUNT_reg[27]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y6          FDRE (Setup_fdre_C_R)       -0.732    14.367    twohundredhz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.039ns (21.962%)  route 3.692ns (78.038%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          0.825     9.891    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y0          FDRE                                         r  twohundredhz/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.520    14.861    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y0          FDRE                                         r  twohundredhz/COUNT_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y0          FDRE (Setup_fdre_C_R)       -0.732    14.368    twohundredhz/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.039ns (21.962%)  route 3.692ns (78.038%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     5.160    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y2          FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.518     5.678 f  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.257     6.936    twohundredhz/COUNT_reg[11]
    SLICE_X65Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  twohundredhz/COUNT[0]_i_11__1/O
                         net (fo=2, routed)           0.304     7.364    twohundredhz/COUNT[0]_i_11__1_n_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.488 f  twohundredhz/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.634     8.122    twohundredhz/COUNT[0]_i_9__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.246 f  twohundredhz/COUNT[0]_i_4__3/O
                         net (fo=1, routed)           0.670     8.917    twohundredhz/COUNT[0]_i_4__3_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.149     9.066 r  twohundredhz/COUNT[0]_i_1__3/O
                         net (fo=32, routed)          0.825     9.891    twohundredhz/COUNT[0]_i_1__3_n_0
    SLICE_X64Y0          FDRE                                         r  twohundredhz/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.520    14.861    twohundredhz/clk_IBUF_BUFG
    SLICE_X64Y0          FDRE                                         r  twohundredhz/COUNT_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y0          FDRE (Setup_fdre_C_R)       -0.732    14.368    twohundredhz/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  4.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]_i_1_n_5
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    clock_6p25MHZ/COUNT_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clock_6p25MHZ/COUNT_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[24]_i_1__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clock_6p25MHZ/COUNT_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.936    clock_6p25MHZ/COUNT_reg[28]_i_1__2_n_7
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    clock_6p25MHZ/COUNT_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clock_6p25MHZ/COUNT_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[24]_i_1__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  clock_6p25MHZ/COUNT_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.947    clock_6p25MHZ/COUNT_reg[28]_i_1__2_n_5
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]_i_1_n_6
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[28]_i_1_n_4
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    clock_6p25MHZ/COUNT_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clock_6p25MHZ/COUNT_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[24]_i_1__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  clock_6p25MHZ/COUNT_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.972    clock_6p25MHZ/COUNT_reg[28]_i_1__2_n_6
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_6p25MHZ/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    clock_6p25MHZ/COUNT_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clock_6p25MHZ/COUNT_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock_6p25MHZ/COUNT_reg[24]_i_1__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  clock_6p25MHZ/COUNT_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.972    clock_6p25MHZ/COUNT_reg[28]_i_1__2_n_4
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_6p25MHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.254ns (44.129%)  route 0.322ns (55.871%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.062     1.671    pixelColourControl/Player1MovementControl/clk40hz/COUNT_reg[30]
    SLICE_X31Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.716 r  pixelColourControl/Player1MovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           0.260     1.976    pixelColourControl/Player1MovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.021 r  pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     2.021    pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_i_1_n_0
    SLICE_X31Y46         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    pixelColourControl/Player1MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.091     1.806    pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.448    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  DebounceC/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  DebounceC/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.727    DebounceC/counter/count_reg_n_0_[2]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  DebounceC/counter/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.837    DebounceC/counter/count_reg[0]_i_1__0_n_5
    SLICE_X10Y8          FDRE                                         r  DebounceC/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.835     1.962    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  DebounceC/counter/count_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.134     1.582    DebounceC/counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y10    DebounceC/clock_1khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y12    DebounceC/clock_1khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y12    DebounceC/clock_1khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    DebounceC/clock_1khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    DebounceC/clock_1khz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    DebounceC/clock_1khz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    DebounceC/clock_1khz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y14    DebounceC/clock_1khz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y14    DebounceC/clock_1khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   DebounceC/counter/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   DebounceC/counter/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   DebounceC/counter/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   DebounceC/counter/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   DebounceC/counter/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   DebounceC/counter/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   DebounceC/counter/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   DebounceC/counter/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   DebounceC/counter/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   DebounceC/counter/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    DebounceC/clock_1khz/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    DebounceC/clock_1khz/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    DebounceC/clock_1khz/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    DebounceC/clock_1khz/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    DebounceC/clock_1khz/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    DebounceC/clock_1khz/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    DebounceC/clock_1khz/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    DebounceC/clock_1khz/COUNT_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    DebounceC/clock_1khz/COUNT_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    DebounceC/clock_1khz/COUNT_reg[21]/C



