--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MODE_BUTTON |    2.363(R)|      SLOW  |   -0.727(R)|      FAST  |CLK_BUFGP         |   0.000|
RX          |    4.062(R)|      SLOW  |   -1.017(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         8.082(R)|      SLOW  |         4.202(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         8.123(R)|      SLOW  |         4.252(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         8.117(R)|      SLOW  |         4.246(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         7.936(R)|      SLOW  |         4.115(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         8.029(R)|      SLOW  |         4.213(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         7.728(R)|      SLOW  |         4.012(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         7.930(R)|      SLOW  |         4.244(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         8.425(R)|      SLOW  |         4.547(R)|      FAST  |CLK_BUFGP         |   0.000|
MODE_LED      |         8.376(R)|      SLOW  |         4.500(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         7.890(R)|      SLOW  |         4.034(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         7.633(R)|      SLOW  |         3.873(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         7.711(R)|      SLOW  |         3.926(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         7.504(R)|      SLOW  |         3.785(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         7.534(R)|      SLOW  |         3.820(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         7.430(R)|      SLOW  |         3.720(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         7.408(R)|      SLOW  |         3.725(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         7.423(R)|      SLOW  |         3.722(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         8.044(R)|      SLOW  |         4.197(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         9.051(R)|      SLOW  |         4.867(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         8.736(R)|      SLOW  |         4.667(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         8.999(R)|      SLOW  |         4.820(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    4.361|         |         |         |
RESET_BUTTON       |    6.595|    6.595|         |         |
RESET_SECOND_BUTTON|    4.859|    4.859|         |         |
SEND_BUTTON        |    3.362|    8.290|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.873|         |
RESET_BUTTON       |         |         |    1.595|    1.595|
RESET_SECOND_BUTTON|         |         |    0.561|    0.561|
SEND_BUTTON        |         |         |         |    2.020|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_SECOND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.824|         |
RESET_BUTTON       |         |         |    3.019|    3.019|
RESET_SECOND_BUTTON|         |         |    1.937|    1.937|
SEND_BUTTON        |         |         |         |    1.063|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.633|         |
RESET_BUTTON       |         |         |         |    1.185|
RESET_SECOND_BUTTON|         |         |         |   -2.039|
SEND_BUTTON        |         |         |    1.716|    1.716|
-------------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    8.828|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    8.569|
INPUT_DATA<0>  |OUTPUT_DATA<2> |    8.459|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    8.229|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    8.286|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    8.134|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    8.011|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    8.189|
INPUT_DATA<1>  |OUTPUT_DATA<0> |    8.768|
INPUT_DATA<1>  |OUTPUT_DATA<1> |    8.509|
INPUT_DATA<1>  |OUTPUT_DATA<2> |    8.602|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    8.372|
INPUT_DATA<1>  |OUTPUT_DATA<4> |    8.518|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    8.366|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    8.087|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    7.849|
INPUT_DATA<2>  |OUTPUT_DATA<0> |    8.643|
INPUT_DATA<2>  |OUTPUT_DATA<1> |    8.384|
INPUT_DATA<2>  |OUTPUT_DATA<2> |    8.580|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    8.350|
INPUT_DATA<2>  |OUTPUT_DATA<4> |    8.126|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    7.974|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    7.752|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    8.062|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    8.674|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    8.415|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    8.743|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.513|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    8.541|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.389|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    7.875|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    7.859|
RX             |RX_LED         |    9.126|
---------------+---------------+---------+


Analysis completed Wed May 25 14:17:04 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



