#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Sep 14 17:32:53 2024
# Process ID: 27852
# Current directory: D:/Vivado_Labs/Lab1/OExp01-ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15900 D:\Vivado_Labs\Lab1\OExp01-ALU\OExp01-ALU.xpr
# Log file: D:/Vivado_Labs/Lab1/OExp01-ALU/vivado.log
# Journal file: D:/Vivado_Labs/Lab1/OExp01-ALU\vivado.jou
# Running On: Lee, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp01/OExp01-ALU' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd', nor could it be found using path 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp01/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v', nor could it be found using path 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp01/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/component.xml', nor could it be found using path 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp01/OExp01-ALU/OExp01-ALU.srcs/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'OExp01-ALU.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab1/OExp01-ALU/IP_Include'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/apps/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.367 ; gain = 288.355
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
open_bd_design {d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
ERROR: [BD 41-1296] Cannot read block design file <d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd>, check for the correct location of the file.
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd
create_bd_design "ALU"
Wrote  : <D:\Vivado_Labs\Lab1\OExp01-ALU\OExp01-ALU.srcs\sources_1\bd\ALU\ALU.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX8T1_32:1.0 MUX8T1_32_0
endgroup
set_property location {1.5 466 -117} [get_bd_cells MUX8T1_32_0]
set_property location {0.5 344 -119} [get_bd_cells MUX8T1_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:and32:1.0 and32_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:or32:1.0 or32_0
endgroup
set_property location {2 305 -284} [get_bd_cells or32_0]
set_property location {1 274 -293} [get_bd_cells or32_0]
set_property location {2.5 605 -205} [get_bd_cells MUX8T1_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {2 282 -165} [get_bd_cells xlslice_0]
set_property location {1 289 -135} [get_bd_cells xlslice_0]
set_property -dict [list \
  CONFIG.DIN_FROM {31} \
  CONFIG.DIN_WIDTH {33} \
] [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:xor32:1.0 xor32_0
endgroup
set_property location {2 336 5} [get_bd_cells xor32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:nor32:1.0 nor32_0
endgroup
set_property location {2 337 160} [get_bd_cells nor32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:srl32:1.0 srl32_0
endgroup
set_property location {2 323 315} [get_bd_cells srl32_0]
set_property location {1 293 183} [get_bd_cells nor32_0]
set_property location {1 282 336} [get_bd_cells srl32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:addc_32:1.0 addc_32_0
endgroup
set_property location {1 43 -196} [get_bd_cells addc_32_0]
set_property location {0.5 -13 -183} [get_bd_cells addc_32_0]
set_property location {1 -5 -133} [get_bd_cells addc_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2 232 86} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property CONFIG.IN1_WIDTH {31} [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SignalExt_32:1.0 SignalExt_32_0
endgroup
set_property location {1 -47 -144} [get_bd_cells SignalExt_32_0]
set_property location {0.5 -130 -260} [get_bd_cells SignalExt_32_0]
set_property location {1 -127 -291} [get_bd_cells SignalExt_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:xor32:1.0 xor32_1
endgroup
set_property location {2 72 -130} [get_bd_cells xor32_1]
set_property location {0.5 -96 -114} [get_bd_cells xor32_1]
set_property location {1 -55 -282} [get_bd_cells SignalExt_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {0.5 -205 -282} [get_bd_cells xlslice_1]
set_property location {1 -188 -278} [get_bd_cells xlslice_1]
set_property -dict [list \
  CONFIG.DIN_FROM {2} \
  CONFIG.DIN_TO {2} \
  CONFIG.DIN_WIDTH {3} \
] [get_bd_cells xlslice_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property location {3 236 68} [get_bd_cells xlslice_2]
set_property location {2 189 74} [get_bd_cells xlslice_2]
set_property location {2 190 40} [get_bd_cells xlslice_2]
set_property -dict [list \
  CONFIG.DIN_FROM {32} \
  CONFIG.DIN_TO {32} \
  CONFIG.DIN_WIDTH {33} \
] [get_bd_cells xlslice_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3 226 196} [get_bd_cells xlconstant_0]
set_property -dict [list \
  CONFIG.CONST_VAL {0} \
  CONFIG.CONST_WIDTH {31} \
] [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:or_bit_32:1.0 or_bit_32_0
endgroup
set_property location {5.5 1029 -101} [get_bd_cells or_bit_32_0]
set_property location {1 2 -283} [get_bd_cells xlslice_1]
startgroup
make_bd_pins_external  [get_bd_cells and32_0]
make_bd_intf_pins_external  [get_bd_cells and32_0]
INFO: [BD 5-409] No interface pins to be made external for /and32_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells and32_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells and32_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins and32_0/A]
endgroup
set_property name A [get_bd_ports A_0]
startgroup
make_bd_pins_external  [get_bd_pins and32_0/B]
endgroup
set_property name B [get_bd_ports B_0]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Din]
endgroup
set_property name ALU_operation [get_bd_ports Din_0]
startgroup
make_bd_pins_external  [get_bd_pins or_bit_32_0/o]
endgroup
set_property name res [get_bd_ports o_0]
delete_bd_objs [get_bd_nets or_bit_32_0_o] [get_bd_ports res]
startgroup
make_bd_pins_external  [get_bd_pins MUX8T1_32_0/o]
endgroup
set_property name res [get_bd_ports o_0]
startgroup
make_bd_pins_external  [get_bd_pins or_bit_32_0/o]
endgroup
set_property name zero [get_bd_ports o_0]
connect_bd_net [get_bd_pins or_bit_32_0/A] [get_bd_pins MUX8T1_32_0/o]
connect_bd_net [get_bd_pins and32_0/res] [get_bd_pins MUX8T1_32_0/I0]
connect_bd_net [get_bd_pins or32_0/res] [get_bd_pins MUX8T1_32_0/I1]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins MUX8T1_32_0/I2]
connect_bd_net [get_bd_pins xor32_0/res] [get_bd_pins MUX8T1_32_0/I3]
connect_bd_net [get_bd_pins nor32_0/res] [get_bd_pins MUX8T1_32_0/I4]
connect_bd_net [get_bd_pins srl32_0/res] [get_bd_pins MUX8T1_32_0/I5]
startgroup
connect_bd_net [get_bd_ports A] [get_bd_pins or32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins nor32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins addc_32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins srl32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins xor32_0/A]
endgroup
connect_bd_net [get_bd_ports B] [get_bd_pins or32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins nor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins srl32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins addc_32_0/B]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins addc_32_0/B]'
connect_bd_net [get_bd_pins addc_32_0/B] [get_bd_pins xor32_1/res]
save_bd_design
Wrote  : <D:\Vivado_Labs\Lab1\OExp01-ALU\OExp01-ALU.srcs\sources_1\bd\ALU\ALU.bd> 
Wrote  : <D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ui/bd_3914498a.ui> 
delete_bd_objs [get_bd_nets B_0_1]
connect_bd_net [get_bd_ports B] [get_bd_pins and32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins or32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins nor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins srl32_0/B]
connect_bd_net [get_bd_pins addc_32_0/S] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins addc_32_0/S]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins MUX8T1_32_0/I7]
connect_bd_net [get_bd_pins MUX8T1_32_0/I6] [get_bd_pins xlslice_0/Dout]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins SignalExt_32_0/S]
connect_bd_net [get_bd_pins SignalExt_32_0/So] [get_bd_pins xor32_1/A]
set_property location {2 196 -305} [get_bd_cells SignalExt_32_0]
set_property location {2 188 -281} [get_bd_cells SignalExt_32_0]
undo
INFO: [Common 17-17] undo 'set_property location {2 188 -281} [get_bd_cells SignalExt_32_0]'
undo
INFO: [Common 17-17] undo 'set_property location {2 196 -305} [get_bd_cells SignalExt_32_0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins SignalExt_32_0/So] [get_bd_pins xor32_1/A]'
set_property location {2 202 -286} [get_bd_cells SignalExt_32_0]
set_property location {2 191 -282} [get_bd_cells SignalExt_32_0]
connect_bd_net [get_bd_pins xor32_1/A] [get_bd_pins SignalExt_32_0/So]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_1/B]
connect_bd_net [get_bd_ports ALU_operation] [get_bd_pins MUX8T1_32_0/s]
connect_bd_net [get_bd_pins addc_32_0/C0] [get_bd_pins xlslice_1/Dout]
save_bd_design
Wrote  : <D:\Vivado_Labs\Lab1\OExp01-ALU\OExp01-ALU.srcs\sources_1\bd\ALU\ALU.bd> 
Wrote  : <D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ui/bd_3914498a.ui> 
regenerate_bd_layout
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
close_bd_design [get_bd_designs ALU]
Wrote  : <D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ui/bd_3914498a.ui> 
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/component.xml] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/component.xml
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v
make_wrapper -files [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -top
Wrote  : <D:\Vivado_Labs\Lab1\OExp01-ALU\OExp01-ALU.srcs\sources_1\bd\ALU\ALU.bd> 
Verilog Output written to : d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/synth/ALU.v
Verilog Output written to : d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/sim/ALU.v
Verilog Output written to : d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v
add_files -norecurse d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v
set_property synth_checkpoint_mode None [get_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd]
generate_target all [get_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd]
INFO: [BD 41-1662] The design 'ALU.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/synth/ALU.v
Verilog Output written to : d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/sim/ALU.v
Verilog Output written to : d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX8T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block and32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block or32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xor32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nor32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block srl32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block addc_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignalExt_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xor32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block or_bit_32_0 .
Exporting to file d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/hw_handoff/ALU.hwh
Generated Hardware Definition File d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/synth/ALU.hwdef
export_ip_user_files -of_objects [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -directory D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/apps/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/ipshared/ce01/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_and32_0_0/sim/ALU_and32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_and32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_0_0/sim/ALU_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlconcat_0_0/sim/ALU_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_1_0/sim/ALU_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_2_0/sim/ALU_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/ip/ALU_xlconstant_0_0/sim/ALU_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/sim/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_3 -L xlconcat_v2_1_5 -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_3 -L xlconcat_v2_1_5 -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <ALU_xor32_1_0> not found while processing module instance <xor32_1> [D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/sim/ALU.v:107]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property source_mgmt_mode All [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/apps/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_3 -L xlconcat_v2_1_5 -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_3 -L xlconcat_v2_1_5 -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <ALU_xor32_1_0> not found while processing module instance <xor32_1> [D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/sim/ALU.v:107]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 14 22:33:01 2024...
