// Seed: 11559158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  wire id_6 = ~{id_4, id_1 ^ id_1};
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  supply0 id_10 = 1;
  wire id_11;
  id_12(
      .id_0(id_9), .id_1(1), .id_2(1), .id_3(id_10), .id_4(id_7 == id_8), .id_5(1)
  );
  wire id_13;
  tri1 id_14;
  supply1 id_15;
  wire id_16;
  wire id_17;
  assign id_15 = 1 == id_14;
endmodule
