 
****************************************
Report : qor
Design : fp32mulsc
Version: T-2022.03-SP5
Date   : Tue May 28 15:38:28 2024
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:        639.95
  Critical Path Slack:        -389.95
  Critical Path Clk Period:       n/a
  Total Negative Slack:     -11592.04
  No. of Violating Paths:       31.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               2591
  Buf/Inv Cell Count:             438
  Buf Cell Count:                  84
  Inv Cell Count:                 354
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2591
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4258.526377
  Noncombinational Area:     0.000000
  Buf/Inv Area:            394.243201
  Total Buffer Area:           109.87
  Total Inverter Area:         284.37
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              4258.526377
  Design Area:            4258.526377


  Design Rules
  -----------------------------------
  Total Number of Nets:          2730
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.78
  Logic Optimization:                 13.44
  Mapping Optimization:              144.58
  -----------------------------------------
  Overall Compile Time:              169.79
  Overall Compile Wall Clock Time:   171.60

  --------------------------------------------------------------------

  Design  WNS: 389.95  TNS: 11592.04  Number of Violating Paths: 31


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
