<Publication>
  <id>TUW-203409</id>
  <title>Fast JIT Code Generation for x86-64 with LLVM</title>
  <abstractText>Our work focuses on investigating novel ways of efficient processor simulation using just-intime compilation techniques. We can automatically generate a cycle-accurate simulator from a processor description that captures hardware structure and instruction set. The simulator employs an adaptive two-level just-in-time compilation scheme based on LLVM to attain high simulation speeds. As the main source of slowdown during simulation we identified the LLVM code generator. We reduced compilation time in our own experimental code generator by an order of magnitude compared to LLVM&apos;s original backend. Current work aims at leveraging instruction descriptions already available in LLVM to extend the coverage of our fast JIT code generator.</abstractText>
  <maxSectionLayer>1</maxSectionLayer>
  <keywords>
    <string>code generation</string>
    <string>instruction selection</string>
    <string>just-in-time compilation</string>
    <string>simulation</string>
  </keywords>
  <authors>
    <Author>
      <name>Viktor Pavlu</name>
      <firstNames/>
      <email>vpavlu@complang.tuwien.ac.at</email>
      <affiliations>
        <Affiliation>
          <id>aff0</id>
          <institution>Institute of Computer Languages, Vienna University of Technology</institution>
          <country>Austria</country>
          <countryCode>AT</countryCode>
        </Affiliation>
      </affiliations>
    </Author>
    <Author>
      <name>Andreas Krall</name>
      <firstNames/>
      <affiliations>
        <Affiliation reference="/Publication[1]/authors[1]/Author[1]/affiliations[1]/Affiliation[1]"/>
      </affiliations>
    </Author>
  </authors>
  <affiliations>
    <Affiliation reference="/Publication[1]/authors[1]/Author[1]/affiliations[1]/Affiliation[1]"/>
  </affiliations>
  <sections>
    <Section>
      <id>sec-1</id>
      <level>1</level>
      <layer>1</layer>
      <title>Introduction</title>
      <referenceIds/>
      <referenceCitations/>
    </Section>
    <Section>
      <id>sec-2</id>
      <title>LLVM JIT Compiler</title>
      <referenceIds/>
      <referenceCitations/>
    </Section>
    <Section>
      <id>sec-3</id>
      <title>Project status</title>
      <referenceIds/>
      <referenceCitations/>
    </Section>
  </sections>
  <citationContexts/>
  <references/>
</Publication>