==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp' to the project
INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp' ...
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'g2N_output' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'g2N_input' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'n2G_output' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'n2G_input' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 348.590 ; gain = 0.020 ; free physical = 19482 ; free virtual = 107019
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 348.590 ; gain = 0.020 ; free physical = 19484 ; free virtual = 107023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 349.047 ; gain = 0.477 ; free physical = 19468 ; free virtual = 107011
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 477.027 ; gain = 128.457 ; free physical = 19457 ; free virtual = 107001
INFO: [XFORM 203-1101] Packing variable 'g2N_output.V' (/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:163) into a 73-bit variable.
INFO: [XFORM 203-1101] Packing variable 'g2N_input.V' (/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:162) into a 89-bit variable.
INFO: [XFORM 203-1101] Packing variable 'n2G_output.V' (/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:167) into a 89-bit variable.
INFO: [XFORM 203-1101] Packing variable 'n2G_input.V' (/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:166) into a 73-bit variable.
WARNING: [XFORM 203-713] Reading dataflow channel 'buffer_storage_B.V' in the middle of dataflow may stall the dataflow pipeline:
                         Argument 'buffer_storage_B.V' has read operations in process function 'g2N_egress'.
INFO: [XFORM 203-712] Applying dataflow to function 'galapagos_bridge', detected/extracted 3 process function(s): 
	 'g2N_ingress'
	 'g2N_egress'
	 'n2G'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 477.027 ; gain = 128.457 ; free physical = 19429 ; free virtual = 106979
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 477.027 ; gain = 128.457 ; free physical = 19396 ; free virtual = 106947
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'galapagos_bridge' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g2N_ingress'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.24 seconds; current allocated memory: 117.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 117.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g2N_egress'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 117.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 117.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'n2G'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_n2G_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 117.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 118.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galapagos_bridge'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 118.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 118.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g2N_ingress'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'g2N_ingress'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g2N_egress'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'g2N_egress'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 119.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'n2G'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'n2G'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 120.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galapagos_bridge'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/g2N_input_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/g2N_output_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/buffer_storage_A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/buffer_storage_B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/n2G_input_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/n2G_output_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'galapagos_bridge' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'galapagos_bridge'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 120.868 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [IMPL 213-200] Port 'g2N_output_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'g2N_output_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'g2N_output_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'n2G_input_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'n2G_input_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'n2G_input_V.last' is mapped to 'TLAST' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 540.570 ; gain = 192.000 ; free physical = 19395 ; free virtual = 106948
INFO: [SYSC 207-301] Generating SystemC RTL for galapagos_bridge.
INFO: [VHDL 208-304] Generating VHDL RTL for galapagos_bridge.
INFO: [VLOG 209-307] Generating Verilog RTL for galapagos_bridge.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'g2N_output_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'g2N_output_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'g2N_output_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'n2G_output_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'g2N_input_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'n2G_input_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'n2G_input_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'n2G_input_V.last' is mapped to 'TLAST' by default.
INFO: [HLS 200-112] Total elapsed time: 46.86 seconds; peak allocated memory: 120.868 MB.
