Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

FRI 12 FEB 13:31:30 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   SW12_IBUF
   SW13_IBUF
   SW14_IBUF
   SW1_IBUF
   SW6_IBUF
   SW7_IBUF
   SW8_IBUF


