$date
	Tue Aug 22 15:44:13 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bcd_to_gray $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var wire 1 $ e $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( d $end
$scope module bcd_to_gray_gate $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 # f $end
$var wire 1 " g $end
$var wire 1 ! h $end
$var wire 1 $ e $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
1$
0#
0"
0!
$end
#10
1!
1(
#30
1"
0(
1'
#60
0!
1(
#100
1#
0(
0'
1&
#150
1!
1(
#210
0"
0(
1'
#280
0!
1(
#360
0(
0'
0&
1%
#450
1!
1(
#550
