// Seed: 1261195468
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3 ? -1 : id_3 !== id_2 - id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  supply1 id_6;
  wire id_7;
  wire id_8;
  tri1 id_9;
  tri1 id_10 = id_6 - id_9;
endmodule
module module_2;
  wire id_1, id_2;
  assign module_3.id_6 = 0;
endmodule
module module_3 (
    input  wand  id_0,
    input  tri   id_1,
    output uwire id_2,
    output wire  id_3,
    output logic id_4,
    input  uwire id_5,
    output wand  id_6,
    input  logic id_7,
    output uwire id_8,
    input  wand  id_9
);
  logic id_11;
  module_2 modCall_1 ();
  id_12 :
  assert property (@(1) id_9) id_4 <= id_11;
  assign id_11 = id_7;
  id_13(
      -1, -1, -1'b0 == -1, id_5 ? 1'd0 : -1, id_5, -1, 1 > -1, -1, id_1 !=? -1, id_2, id_8 << id_6
  );
endmodule
