INFO: [VRFC 10-163] Analyzing VHDL file "D:/Workspace/Xilinx/project_3.1/project_3.1.srcs/sim_1/imports/Downloads/tb_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mult8'
