
com_rev4_without_pull_up.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005030  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080050f0  080050f0  000150f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005128  08005128  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08005128  08005128  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005128  08005128  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005128  08005128  00015128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005130  08005130  00015130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08005138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000520  2000004c  08005184  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  08005184  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc72  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f04  00000000  00000000  0002bce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  0002dbf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000900  00000000  00000000  0002e5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011577  00000000  00000000  0002eea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5b1  00000000  00000000  0004041f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000604ca  00000000  00000000  0004c9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ace9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002194  00000000  00000000  000aceec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000004c 	.word	0x2000004c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080050d8 	.word	0x080050d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000050 	.word	0x20000050
 8000104:	080050d8 	.word	0x080050d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN7SpiPortC1Ev>:
#include <SpiPort.h>
SpiPort::SpiPort() {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	0018      	movs	r0, r3
 800022c:	2306      	movs	r3, #6
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f004 ff49 	bl	80050c8 <memset>
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	2206      	movs	r2, #6
 800023a:	189b      	adds	r3, r3, r2
 800023c:	2206      	movs	r2, #6
 800023e:	2100      	movs	r1, #0
 8000240:	0018      	movs	r0, r3
 8000242:	f004 ff41 	bl	80050c8 <memset>
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	330c      	adds	r3, #12
 800024a:	2206      	movs	r2, #6
 800024c:	2100      	movs	r1, #0
 800024e:	0018      	movs	r0, r3
 8000250:	f004 ff3a 	bl	80050c8 <memset>
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2212      	movs	r2, #18
 8000258:	189b      	adds	r3, r3, r2
 800025a:	2206      	movs	r2, #6
 800025c:	2100      	movs	r1, #0
 800025e:	0018      	movs	r0, r3
 8000260:	f004 ff32 	bl	80050c8 <memset>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	3318      	adds	r3, #24
 8000268:	2206      	movs	r2, #6
 800026a:	2100      	movs	r1, #0
 800026c:	0018      	movs	r0, r3
 800026e:	f004 ff2b 	bl	80050c8 <memset>
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2225      	movs	r2, #37	; 0x25
 8000276:	2100      	movs	r1, #0
 8000278:	5499      	strb	r1, [r3, r2]
	this->port = GPIOA;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2290      	movs	r2, #144	; 0x90
 800027e:	05d2      	lsls	r2, r2, #23
 8000280:	621a      	str	r2, [r3, #32]
	this->pin = 0;
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2224      	movs	r2, #36	; 0x24
 8000286:	2100      	movs	r1, #0
 8000288:	5499      	strb	r1, [r3, r2]
}
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	0018      	movs	r0, r3
 800028e:	46bd      	mov	sp, r7
 8000290:	b002      	add	sp, #8
 8000292:	bd80      	pop	{r7, pc}

08000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>:
SpiPort::SpiPort(GPIO_TypeDef *port, uint8_t pin) {
	this->port = port;
	this->pin = pin;
}

void SpiPort::setCS(GPIO_TypeDef *port, uint8_t pin) {
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	60f8      	str	r0, [r7, #12]
 800029c:	60b9      	str	r1, [r7, #8]
 800029e:	1dfb      	adds	r3, r7, #7
 80002a0:	701a      	strb	r2, [r3, #0]
	this->port = port;
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	68ba      	ldr	r2, [r7, #8]
 80002a6:	621a      	str	r2, [r3, #32]
	this->pin = pin;
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	1dfa      	adds	r2, r7, #7
 80002ac:	2124      	movs	r1, #36	; 0x24
 80002ae:	7812      	ldrb	r2, [r2, #0]
 80002b0:	545a      	strb	r2, [r3, r1]
}
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	46bd      	mov	sp, r7
 80002b6:	b004      	add	sp, #16
 80002b8:	bd80      	pop	{r7, pc}

080002ba <_ZN7SpiPort5setTuEPhS0_S0_S0_>:

void SpiPort::setTu(uint8_t *dat0, uint8_t *dat1, uint8_t *dat2, uint8_t *dat3) {
 80002ba:	b580      	push	{r7, lr}
 80002bc:	b084      	sub	sp, #16
 80002be:	af00      	add	r7, sp, #0
 80002c0:	60f8      	str	r0, [r7, #12]
 80002c2:	60b9      	str	r1, [r7, #8]
 80002c4:	607a      	str	r2, [r7, #4]
 80002c6:	603b      	str	r3, [r7, #0]
	this->tu[0] = *dat0;
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	781a      	ldrb	r2, [r3, #0]
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	719a      	strb	r2, [r3, #6]
	this->tu[1] = *dat1;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	781a      	ldrb	r2, [r3, #0]
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	71da      	strb	r2, [r3, #7]
	this->tu[2] = *dat2;
 80002d8:	683b      	ldr	r3, [r7, #0]
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	721a      	strb	r2, [r3, #8]
	this->tu[3] = *dat3;
 80002e0:	69bb      	ldr	r3, [r7, #24]
 80002e2:	781a      	ldrb	r2, [r3, #0]
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	725a      	strb	r2, [r3, #9]
	this->tu[5] = this->tu[0] + this->tu[1] + this->tu[2] + this->tu[3] + this->tu[4];
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	799a      	ldrb	r2, [r3, #6]
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	79db      	ldrb	r3, [r3, #7]
 80002f0:	18d3      	adds	r3, r2, r3
 80002f2:	b2da      	uxtb	r2, r3
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	7a1b      	ldrb	r3, [r3, #8]
 80002f8:	18d3      	adds	r3, r2, r3
 80002fa:	b2da      	uxtb	r2, r3
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	7a5b      	ldrb	r3, [r3, #9]
 8000300:	18d3      	adds	r3, r2, r3
 8000302:	b2da      	uxtb	r2, r3
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	7a9b      	ldrb	r3, [r3, #10]
 8000308:	18d3      	adds	r3, r2, r3
 800030a:	b2da      	uxtb	r2, r3
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	72da      	strb	r2, [r3, #11]
}
 8000310:	46c0      	nop			; (mov r8, r8)
 8000312:	46bd      	mov	sp, r7
 8000314:	b004      	add	sp, #16
 8000316:	bd80      	pop	{r7, pc}

08000318 <_ZN7SpiPort6selectEv>:

void SpiPort::select() {
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
	this->port->BRR = (1 << this->pin);
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	2224      	movs	r2, #36	; 0x24
 8000324:	5c9b      	ldrb	r3, [r3, r2]
 8000326:	001a      	movs	r2, r3
 8000328:	2301      	movs	r3, #1
 800032a:	4093      	lsls	r3, r2
 800032c:	001a      	movs	r2, r3
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	6a1b      	ldr	r3, [r3, #32]
 8000332:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000334:	46c0      	nop			; (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b002      	add	sp, #8
 800033a:	bd80      	pop	{r7, pc}

0800033c <_ZN7SpiPort8unSelectEv>:

void SpiPort::unSelect() {
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
	this->port->BSRR = (1 << this->pin);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2224      	movs	r2, #36	; 0x24
 8000348:	5c9b      	ldrb	r3, [r3, r2]
 800034a:	001a      	movs	r2, r3
 800034c:	2301      	movs	r3, #1
 800034e:	4093      	lsls	r3, r2
 8000350:	001a      	movs	r2, r3
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6a1b      	ldr	r3, [r3, #32]
 8000356:	619a      	str	r2, [r3, #24]
}
 8000358:	46c0      	nop			; (mov r8, r8)
 800035a:	46bd      	mov	sp, r7
 800035c:	b002      	add	sp, #8
 800035e:	bd80      	pop	{r7, pc}

08000360 <_ZN7SpiPort10isRxSummOkEv>:

uint8_t SpiPort::isRxSummOk() {
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]

	if ((uint8_t) (this->ts[0] + this->ts[1] + this->ts[2] + this->ts[3] + this->ts[4]) == this->ts[5]) {
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	781a      	ldrb	r2, [r3, #0]
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	785b      	ldrb	r3, [r3, #1]
 8000370:	18d3      	adds	r3, r2, r3
 8000372:	b2da      	uxtb	r2, r3
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	789b      	ldrb	r3, [r3, #2]
 8000378:	18d3      	adds	r3, r2, r3
 800037a:	b2da      	uxtb	r2, r3
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	78db      	ldrb	r3, [r3, #3]
 8000380:	18d3      	adds	r3, r2, r3
 8000382:	b2da      	uxtb	r2, r3
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	791b      	ldrb	r3, [r3, #4]
 8000388:	18d3      	adds	r3, r2, r3
 800038a:	b2da      	uxtb	r2, r3
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	795b      	ldrb	r3, [r3, #5]
 8000390:	429a      	cmp	r2, r3
 8000392:	d101      	bne.n	8000398 <_ZN7SpiPort10isRxSummOkEv+0x38>
		return 1;
 8000394:	2301      	movs	r3, #1
 8000396:	e000      	b.n	800039a <_ZN7SpiPort10isRxSummOkEv+0x3a>
	}
	return 0;
 8000398:	2300      	movs	r3, #0
}
 800039a:	0018      	movs	r0, r3
 800039c:	46bd      	mov	sp, r7
 800039e:	b002      	add	sp, #8
 80003a0:	bd80      	pop	{r7, pc}

080003a2 <_ZN7SpiPort9isChangedEv>:

uint8_t SpiPort::isChanged() {
 80003a2:	b580      	push	{r7, lr}
 80003a4:	b082      	sub	sp, #8
 80003a6:	af00      	add	r7, sp, #0
 80003a8:	6078      	str	r0, [r7, #4]
	if (this->rxPrev[0] != this->ts[0] || this->rxPrev[1] != this->ts[1] ||
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	7b1a      	ldrb	r2, [r3, #12]
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	429a      	cmp	r2, r3
 80003b4:	d117      	bne.n	80003e6 <_ZN7SpiPort9isChangedEv+0x44>
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	7b5a      	ldrb	r2, [r3, #13]
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	785b      	ldrb	r3, [r3, #1]
 80003be:	429a      	cmp	r2, r3
 80003c0:	d111      	bne.n	80003e6 <_ZN7SpiPort9isChangedEv+0x44>
		this->rxPrev[2] != this->ts[2] || this->rxPrev[3] != this->ts[3] || this->rxPrev[4] != this->ts[4]) {
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	7b9a      	ldrb	r2, [r3, #14]
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	789b      	ldrb	r3, [r3, #2]
	if (this->rxPrev[0] != this->ts[0] || this->rxPrev[1] != this->ts[1] ||
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d10b      	bne.n	80003e6 <_ZN7SpiPort9isChangedEv+0x44>
		this->rxPrev[2] != this->ts[2] || this->rxPrev[3] != this->ts[3] || this->rxPrev[4] != this->ts[4]) {
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	7bda      	ldrb	r2, [r3, #15]
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	78db      	ldrb	r3, [r3, #3]
 80003d6:	429a      	cmp	r2, r3
 80003d8:	d105      	bne.n	80003e6 <_ZN7SpiPort9isChangedEv+0x44>
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	7c1a      	ldrb	r2, [r3, #16]
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	791b      	ldrb	r3, [r3, #4]
 80003e2:	429a      	cmp	r2, r3
 80003e4:	d015      	beq.n	8000412 <_ZN7SpiPort9isChangedEv+0x70>

		this->rxPrev[0] = this->ts[0];
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	781a      	ldrb	r2, [r3, #0]
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	731a      	strb	r2, [r3, #12]
		this->rxPrev[1] = this->ts[1];
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	785a      	ldrb	r2, [r3, #1]
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	735a      	strb	r2, [r3, #13]
		this->rxPrev[2] = this->ts[2];
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	789a      	ldrb	r2, [r3, #2]
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	739a      	strb	r2, [r3, #14]
		this->rxPrev[3] = this->ts[3];
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	78da      	ldrb	r2, [r3, #3]
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	73da      	strb	r2, [r3, #15]
		this->rxPrev[4] = this->ts[4];
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	791a      	ldrb	r2, [r3, #4]
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	741a      	strb	r2, [r3, #16]
		return 1;
 800040e:	2301      	movs	r3, #1
 8000410:	e000      	b.n	8000414 <_ZN7SpiPort9isChangedEv+0x72>
	}
	return 0;
 8000412:	2300      	movs	r3, #0
}
 8000414:	0018      	movs	r0, r3
 8000416:	46bd      	mov	sp, r7
 8000418:	b002      	add	sp, #8
 800041a:	bd80      	pop	{r7, pc}

0800041c <_ZN7SpiPort5getTsEv>:

uint8_t* SpiPort::getTs() {
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
	return &this->ts[0];
 8000424:	687b      	ldr	r3, [r7, #4]
}
 8000426:	0018      	movs	r0, r3
 8000428:	46bd      	mov	sp, r7
 800042a:	b002      	add	sp, #8
 800042c:	bd80      	pop	{r7, pc}

0800042e <_ZN7SpiPort5getTuEv>:
uint8_t* SpiPort::getTu() {
 800042e:	b580      	push	{r7, lr}
 8000430:	b082      	sub	sp, #8
 8000432:	af00      	add	r7, sp, #0
 8000434:	6078      	str	r0, [r7, #4]
	return &this->tu[0];
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	3306      	adds	r3, #6
}
 800043a:	0018      	movs	r0, r3
 800043c:	46bd      	mov	sp, r7
 800043e:	b002      	add	sp, #8
 8000440:	bd80      	pop	{r7, pc}
	...

08000444 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
	iwdgFlag = 1;
 800044c:	4b05      	ldr	r3, [pc, #20]	; (8000464 <HAL_UART_RxCpltCallback+0x20>)
 800044e:	2201      	movs	r2, #1
 8000450:	701a      	strb	r2, [r3, #0]
	uartInterrupt(rxBuffNum);
 8000452:	4b05      	ldr	r3, [pc, #20]	; (8000468 <HAL_UART_RxCpltCallback+0x24>)
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	0018      	movs	r0, r3
 8000458:	f000 f808 	bl	800046c <uartInterrupt>
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	b002      	add	sp, #8
 8000462:	bd80      	pop	{r7, pc}
 8000464:	2000037b 	.word	0x2000037b
 8000468:	20000344 	.word	0x20000344

0800046c <uartInterrupt>:

void uartInterrupt(uint8_t num) {
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	0002      	movs	r2, r0
 8000474:	1dfb      	adds	r3, r7, #7
 8000476:	701a      	strb	r2, [r3, #0]
	uartRxState[num] = RECEIVED;
 8000478:	1dfb      	adds	r3, r7, #7
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	4a14      	ldr	r2, [pc, #80]	; (80004d0 <uartInterrupt+0x64>)
 800047e:	2102      	movs	r1, #2
 8000480:	54d1      	strb	r1, [r2, r3]
	uint8_t invNum = num ^ (1 << 0);
 8000482:	200f      	movs	r0, #15
 8000484:	183b      	adds	r3, r7, r0
 8000486:	1dfa      	adds	r2, r7, #7
 8000488:	7812      	ldrb	r2, [r2, #0]
 800048a:	2101      	movs	r1, #1
 800048c:	404a      	eors	r2, r1
 800048e:	701a      	strb	r2, [r3, #0]
	if (uartRxState[invNum] == READY) {
 8000490:	0001      	movs	r1, r0
 8000492:	187b      	adds	r3, r7, r1
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	4a0e      	ldr	r2, [pc, #56]	; (80004d0 <uartInterrupt+0x64>)
 8000498:	5cd3      	ldrb	r3, [r2, r3]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d114      	bne.n	80004c8 <uartInterrupt+0x5c>
		rxBuffNum = invNum;
 800049e:	4b0d      	ldr	r3, [pc, #52]	; (80004d4 <uartInterrupt+0x68>)
 80004a0:	187a      	adds	r2, r7, r1
 80004a2:	7812      	ldrb	r2, [r2, #0]
 80004a4:	701a      	strb	r2, [r3, #0]
		uartRxState[rxBuffNum] = BUSY;
 80004a6:	4b0b      	ldr	r3, [pc, #44]	; (80004d4 <uartInterrupt+0x68>)
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	001a      	movs	r2, r3
 80004ac:	4b08      	ldr	r3, [pc, #32]	; (80004d0 <uartInterrupt+0x64>)
 80004ae:	2101      	movs	r1, #1
 80004b0:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_DMA(&huart2, uartRx[rxBuffNum], 53);
 80004b2:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <uartInterrupt+0x68>)
 80004b4:	781b      	ldrb	r3, [r3, #0]
 80004b6:	001a      	movs	r2, r3
 80004b8:	4b07      	ldr	r3, [pc, #28]	; (80004d8 <uartInterrupt+0x6c>)
 80004ba:	0092      	lsls	r2, r2, #2
 80004bc:	58d1      	ldr	r1, [r2, r3]
 80004be:	4b07      	ldr	r3, [pc, #28]	; (80004dc <uartInterrupt+0x70>)
 80004c0:	2235      	movs	r2, #53	; 0x35
 80004c2:	0018      	movs	r0, r3
 80004c4:	f003 fc2e 	bl	8003d24 <HAL_UART_Receive_DMA>
	}
}
 80004c8:	46c0      	nop			; (mov r8, r8)
 80004ca:	46bd      	mov	sp, r7
 80004cc:	b004      	add	sp, #16
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000274 	.word	0x20000274
 80004d4:	20000344 	.word	0x20000344
 80004d8:	20000000 	.word	0x20000000
 80004dc:	20000164 	.word	0x20000164

080004e0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
	HAL_UART_AbortReceive(huart);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	0018      	movs	r0, r3
 80004ec:	f003 fc72 	bl	8003dd4 <HAL_UART_AbortReceive>
	__HAL_UART_CLEAR_PEFLAG(huart);
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	2201      	movs	r2, #1
 80004f6:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2204      	movs	r2, #4
 80004fe:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FEFLAG(huart);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	2202      	movs	r2, #2
 8000506:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	2208      	movs	r2, #8
 800050e:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2204      	movs	r2, #4
 8000516:	621a      	str	r2, [r3, #32]
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	2284      	movs	r2, #132	; 0x84
 800051c:	2100      	movs	r1, #0
 800051e:	5099      	str	r1, [r3, r2]
	HAL_UART_RxCpltCallback (huart);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	0018      	movs	r0, r3
 8000524:	f7ff ff8e 	bl	8000444 <HAL_UART_RxCpltCallback>
	//NVIC_SystemReset();
}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	b002      	add	sp, #8
 800052e:	bd80      	pop	{r7, pc}

08000530 <HAL_SPI_ErrorCallback>:
	__HAL_UART_CLEAR_FEFLAG(huart);
	huart->ErrorCode = HAL_UART_ERROR_NONE;
	HAL_UART_RxCpltCallback (huart);
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8000530:	b580      	push	{r7, lr}
 8000532:	b086      	sub	sp, #24
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	0018      	movs	r0, r3
 800053c:	f002 fd0e 	bl	8002f5c <HAL_SPI_Abort>
	__HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a16      	ldr	r2, [pc, #88]	; (80005a0 <HAL_SPI_ErrorCallback+0x70>)
 8000546:	609a      	str	r2, [r3, #8]
	__HAL_SPI_CLEAR_FREFLAG(hspi);
 8000548:	2300      	movs	r3, #0
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	689b      	ldr	r3, [r3, #8]
 8000552:	617b      	str	r3, [r7, #20]
 8000554:	697b      	ldr	r3, [r7, #20]
	__HAL_SPI_CLEAR_MODFFLAG(hspi);
 8000556:	2300      	movs	r3, #0
 8000558:	613b      	str	r3, [r7, #16]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	689b      	ldr	r3, [r3, #8]
 8000560:	613b      	str	r3, [r7, #16]
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	2140      	movs	r1, #64	; 0x40
 800056e:	438a      	bics	r2, r1
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	693b      	ldr	r3, [r7, #16]
	__HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000574:	2300      	movs	r3, #0
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	68db      	ldr	r3, [r3, #12]
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	689b      	ldr	r3, [r3, #8]
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	2200      	movs	r2, #0
 800058e:	661a      	str	r2, [r3, #96]	; 0x60
	spiState = READY;
 8000590:	4b04      	ldr	r3, [pc, #16]	; (80005a4 <HAL_SPI_ErrorCallback+0x74>)
 8000592:	2200      	movs	r2, #0
 8000594:	701a      	strb	r2, [r3, #0]
}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	b006      	add	sp, #24
 800059c:	bd80      	pop	{r7, pc}
 800059e:	46c0      	nop			; (mov r8, r8)
 80005a0:	0000ffef 	.word	0x0000ffef
 80005a4:	20000277 	.word	0x20000277

080005a8 <HAL_SPI_TxRxCpltCallback>:
	__HAL_SPI_CLEAR_OVRFLAG(hspi);
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
	spiState = READY;
}

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	spiState = RECEIVED;
 80005b0:	4b03      	ldr	r3, [pc, #12]	; (80005c0 <HAL_SPI_TxRxCpltCallback+0x18>)
 80005b2:	2202      	movs	r2, #2
 80005b4:	701a      	strb	r2, [r3, #0]
}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b002      	add	sp, #8
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	20000277 	.word	0x20000277

080005c4 <uartProcessing>:

void uartProcessing(uint8_t num) {
 80005c4:	b590      	push	{r4, r7, lr}
 80005c6:	b085      	sub	sp, #20
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	0002      	movs	r2, r0
 80005cc:	1dfb      	adds	r3, r7, #7
 80005ce:	701a      	strb	r2, [r3, #0]
	if (uartRxState[num] == BUSY) {
 80005d0:	1dfb      	adds	r3, r7, #7
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4a76      	ldr	r2, [pc, #472]	; (80007b0 <uartProcessing+0x1ec>)
 80005d6:	5cd3      	ldrb	r3, [r2, r3]
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d132      	bne.n	8000642 <uartProcessing+0x7e>
		if (__HAL_DMA_GET_COUNTER(huart2.hdmarx) < 53) {
 80005dc:	4b75      	ldr	r3, [pc, #468]	; (80007b4 <uartProcessing+0x1f0>)
 80005de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	685a      	ldr	r2, [r3, #4]
 80005e4:	2134      	movs	r1, #52	; 0x34
 80005e6:	2300      	movs	r3, #0
 80005e8:	4291      	cmp	r1, r2
 80005ea:	415b      	adcs	r3, r3
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d027      	beq.n	8000642 <uartProcessing+0x7e>
			if (uartRxTim.IsOff()) {
 80005f2:	4b71      	ldr	r3, [pc, #452]	; (80007b8 <uartProcessing+0x1f4>)
 80005f4:	0018      	movs	r0, r3
 80005f6:	f001 f84f 	bl	8001698 <_ZN6CTimer5IsOffEv>
 80005fa:	1e03      	subs	r3, r0, #0
 80005fc:	d004      	beq.n	8000608 <uartProcessing+0x44>
				uartRxTim.Reset();
 80005fe:	4b6e      	ldr	r3, [pc, #440]	; (80007b8 <uartProcessing+0x1f4>)
 8000600:	0018      	movs	r0, r3
 8000602:	f001 f807 	bl	8001614 <_ZN6CTimer5ResetEv>
 8000606:	e01c      	b.n	8000642 <uartProcessing+0x7e>
			} else if (uartRxTim.GetEvent()) {
 8000608:	4b6b      	ldr	r3, [pc, #428]	; (80007b8 <uartProcessing+0x1f4>)
 800060a:	0018      	movs	r0, r3
 800060c:	f001 f830 	bl	8001670 <_ZN6CTimer8GetEventEv>
 8000610:	1e03      	subs	r3, r0, #0
 8000612:	d016      	beq.n	8000642 <uartProcessing+0x7e>
				uartRxTim.Off();
 8000614:	4b68      	ldr	r3, [pc, #416]	; (80007b8 <uartProcessing+0x1f4>)
 8000616:	0018      	movs	r0, r3
 8000618:	f001 f818 	bl	800164c <_ZN6CTimer3OffEv>
				HAL_UART_AbortReceive(&huart2);
 800061c:	4b65      	ldr	r3, [pc, #404]	; (80007b4 <uartProcessing+0x1f0>)
 800061e:	0018      	movs	r0, r3
 8000620:	f003 fbd8 	bl	8003dd4 <HAL_UART_AbortReceive>
				uartRxState[num] = BUSY;
 8000624:	1dfb      	adds	r3, r7, #7
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	4a61      	ldr	r2, [pc, #388]	; (80007b0 <uartProcessing+0x1ec>)
 800062a:	2101      	movs	r1, #1
 800062c:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Receive_DMA(&huart2, uartRx[num], 53);
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	781a      	ldrb	r2, [r3, #0]
 8000632:	4b62      	ldr	r3, [pc, #392]	; (80007bc <uartProcessing+0x1f8>)
 8000634:	0092      	lsls	r2, r2, #2
 8000636:	58d1      	ldr	r1, [r2, r3]
 8000638:	4b5e      	ldr	r3, [pc, #376]	; (80007b4 <uartProcessing+0x1f0>)
 800063a:	2235      	movs	r2, #53	; 0x35
 800063c:	0018      	movs	r0, r3
 800063e:	f003 fb71 	bl	8003d24 <HAL_UART_Receive_DMA>
			}
		}
	}
	uint8_t invNum = num ^ (1 << 0);
 8000642:	240b      	movs	r4, #11
 8000644:	193b      	adds	r3, r7, r4
 8000646:	1dfa      	adds	r2, r7, #7
 8000648:	7812      	ldrb	r2, [r2, #0]
 800064a:	2101      	movs	r1, #1
 800064c:	404a      	eors	r2, r1
 800064e:	701a      	strb	r2, [r3, #0]
	if (uartRxState[invNum] == RECEIVED) {
 8000650:	193b      	adds	r3, r7, r4
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4a56      	ldr	r2, [pc, #344]	; (80007b0 <uartProcessing+0x1ec>)
 8000656:	5cd3      	ldrb	r3, [r2, r3]
 8000658:	2b02      	cmp	r3, #2
 800065a:	d000      	beq.n	800065e <uartProcessing+0x9a>
 800065c:	e0a3      	b.n	80007a6 <uartProcessing+0x1e2>
		uartRxTim.Off();
 800065e:	4b56      	ldr	r3, [pc, #344]	; (80007b8 <uartProcessing+0x1f4>)
 8000660:	0018      	movs	r0, r3
 8000662:	f000 fff3 	bl	800164c <_ZN6CTimer3OffEv>
		if (uartRx[invNum][0] == 0x55 && uartRx[invNum][1] == 0xAA && uartRx[invNum][2] == 0x30) {
 8000666:	0021      	movs	r1, r4
 8000668:	187b      	adds	r3, r7, r1
 800066a:	781a      	ldrb	r2, [r3, #0]
 800066c:	4b53      	ldr	r3, [pc, #332]	; (80007bc <uartProcessing+0x1f8>)
 800066e:	0092      	lsls	r2, r2, #2
 8000670:	58d3      	ldr	r3, [r2, r3]
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b55      	cmp	r3, #85	; 0x55
 8000676:	d000      	beq.n	800067a <uartProcessing+0xb6>
 8000678:	e074      	b.n	8000764 <uartProcessing+0x1a0>
 800067a:	187b      	adds	r3, r7, r1
 800067c:	781a      	ldrb	r2, [r3, #0]
 800067e:	4b4f      	ldr	r3, [pc, #316]	; (80007bc <uartProcessing+0x1f8>)
 8000680:	0092      	lsls	r2, r2, #2
 8000682:	58d3      	ldr	r3, [r2, r3]
 8000684:	3301      	adds	r3, #1
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2baa      	cmp	r3, #170	; 0xaa
 800068a:	d16b      	bne.n	8000764 <uartProcessing+0x1a0>
 800068c:	187b      	adds	r3, r7, r1
 800068e:	781a      	ldrb	r2, [r3, #0]
 8000690:	4b4a      	ldr	r3, [pc, #296]	; (80007bc <uartProcessing+0x1f8>)
 8000692:	0092      	lsls	r2, r2, #2
 8000694:	58d3      	ldr	r3, [r2, r3]
 8000696:	3302      	adds	r3, #2
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b30      	cmp	r3, #48	; 0x30
 800069c:	d162      	bne.n	8000764 <uartProcessing+0x1a0>
			uint16_t uartRxSumm { 0 };
 800069e:	230e      	movs	r3, #14
 80006a0:	18fb      	adds	r3, r7, r3
 80006a2:	2200      	movs	r2, #0
 80006a4:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 50; i++) {
 80006a6:	230d      	movs	r3, #13
 80006a8:	18fb      	adds	r3, r7, r3
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
 80006ae:	200d      	movs	r0, #13
 80006b0:	183b      	adds	r3, r7, r0
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b32      	cmp	r3, #50	; 0x32
 80006b6:	d816      	bhi.n	80006e6 <uartProcessing+0x122>
				uartRxSumm += uartRx[invNum][i];
 80006b8:	230b      	movs	r3, #11
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	781a      	ldrb	r2, [r3, #0]
 80006be:	4b3f      	ldr	r3, [pc, #252]	; (80007bc <uartProcessing+0x1f8>)
 80006c0:	0092      	lsls	r2, r2, #2
 80006c2:	58d2      	ldr	r2, [r2, r3]
 80006c4:	183b      	adds	r3, r7, r0
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	18d3      	adds	r3, r2, r3
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	b299      	uxth	r1, r3
 80006ce:	220e      	movs	r2, #14
 80006d0:	18bb      	adds	r3, r7, r2
 80006d2:	18ba      	adds	r2, r7, r2
 80006d4:	8812      	ldrh	r2, [r2, #0]
 80006d6:	188a      	adds	r2, r1, r2
 80006d8:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 50; i++) {
 80006da:	183b      	adds	r3, r7, r0
 80006dc:	781a      	ldrb	r2, [r3, #0]
 80006de:	183b      	adds	r3, r7, r0
 80006e0:	3201      	adds	r2, #1
 80006e2:	701a      	strb	r2, [r3, #0]
 80006e4:	e7e3      	b.n	80006ae <uartProcessing+0xea>
			}
			if ((uint8_t) uartRxSumm == uartRx[invNum][51]&& (uint8_t) (uartRxSumm >> 8) == uartRx[invNum][52] && spiState != BUSY) {
 80006e6:	200e      	movs	r0, #14
 80006e8:	183b      	adds	r3, r7, r0
 80006ea:	881b      	ldrh	r3, [r3, #0]
 80006ec:	b2da      	uxtb	r2, r3
 80006ee:	240b      	movs	r4, #11
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	7819      	ldrb	r1, [r3, #0]
 80006f4:	4b31      	ldr	r3, [pc, #196]	; (80007bc <uartProcessing+0x1f8>)
 80006f6:	0089      	lsls	r1, r1, #2
 80006f8:	58cb      	ldr	r3, [r1, r3]
 80006fa:	3333      	adds	r3, #51	; 0x33
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d130      	bne.n	8000764 <uartProcessing+0x1a0>
 8000702:	183b      	adds	r3, r7, r0
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	0a1b      	lsrs	r3, r3, #8
 8000708:	b29b      	uxth	r3, r3
 800070a:	b2da      	uxtb	r2, r3
 800070c:	193b      	adds	r3, r7, r4
 800070e:	7819      	ldrb	r1, [r3, #0]
 8000710:	4b2a      	ldr	r3, [pc, #168]	; (80007bc <uartProcessing+0x1f8>)
 8000712:	0089      	lsls	r1, r1, #2
 8000714:	58cb      	ldr	r3, [r1, r3]
 8000716:	3334      	adds	r3, #52	; 0x34
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	429a      	cmp	r2, r3
 800071c:	d122      	bne.n	8000764 <uartProcessing+0x1a0>
 800071e:	4b28      	ldr	r3, [pc, #160]	; (80007c0 <uartProcessing+0x1fc>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d01e      	beq.n	8000764 <uartProcessing+0x1a0>
				for (uint8_t i = 0; i <= 47; i++) {
 8000726:	230c      	movs	r3, #12
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
 800072e:	210c      	movs	r1, #12
 8000730:	187b      	adds	r3, r7, r1
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b2f      	cmp	r3, #47	; 0x2f
 8000736:	d815      	bhi.n	8000764 <uartProcessing+0x1a0>
					uartRxSaved[i] = uartRx[invNum][i + 3];
 8000738:	230b      	movs	r3, #11
 800073a:	18fb      	adds	r3, r7, r3
 800073c:	781a      	ldrb	r2, [r3, #0]
 800073e:	4b1f      	ldr	r3, [pc, #124]	; (80007bc <uartProcessing+0x1f8>)
 8000740:	0092      	lsls	r2, r2, #2
 8000742:	58d2      	ldr	r2, [r2, r3]
 8000744:	187b      	adds	r3, r7, r1
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	3303      	adds	r3, #3
 800074a:	18d2      	adds	r2, r2, r3
 800074c:	0008      	movs	r0, r1
 800074e:	187b      	adds	r3, r7, r1
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	7811      	ldrb	r1, [r2, #0]
 8000754:	4a1b      	ldr	r2, [pc, #108]	; (80007c4 <uartProcessing+0x200>)
 8000756:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i <= 47; i++) {
 8000758:	183b      	adds	r3, r7, r0
 800075a:	781a      	ldrb	r2, [r3, #0]
 800075c:	183b      	adds	r3, r7, r0
 800075e:	3201      	adds	r2, #1
 8000760:	701a      	strb	r2, [r3, #0]
 8000762:	e7e4      	b.n	800072e <uartProcessing+0x16a>
				}
			}
		}
		uartRxState[invNum] = READY;
 8000764:	200b      	movs	r0, #11
 8000766:	183b      	adds	r3, r7, r0
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	4a11      	ldr	r2, [pc, #68]	; (80007b0 <uartProcessing+0x1ec>)
 800076c:	2100      	movs	r1, #0
 800076e:	54d1      	strb	r1, [r2, r3]
		if (uartRxState[num] == RECEIVED) {
 8000770:	1dfb      	adds	r3, r7, #7
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	4a0e      	ldr	r2, [pc, #56]	; (80007b0 <uartProcessing+0x1ec>)
 8000776:	5cd3      	ldrb	r3, [r2, r3]
 8000778:	2b02      	cmp	r3, #2
 800077a:	d114      	bne.n	80007a6 <uartProcessing+0x1e2>
			rxBuffNum = invNum;
 800077c:	4b12      	ldr	r3, [pc, #72]	; (80007c8 <uartProcessing+0x204>)
 800077e:	183a      	adds	r2, r7, r0
 8000780:	7812      	ldrb	r2, [r2, #0]
 8000782:	701a      	strb	r2, [r3, #0]
			uartRxState[rxBuffNum] = BUSY;
 8000784:	4b10      	ldr	r3, [pc, #64]	; (80007c8 <uartProcessing+0x204>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	001a      	movs	r2, r3
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <uartProcessing+0x1ec>)
 800078c:	2101      	movs	r1, #1
 800078e:	5499      	strb	r1, [r3, r2]
			HAL_UART_Receive_DMA(&huart2, uartRx[rxBuffNum], 53);
 8000790:	4b0d      	ldr	r3, [pc, #52]	; (80007c8 <uartProcessing+0x204>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	001a      	movs	r2, r3
 8000796:	4b09      	ldr	r3, [pc, #36]	; (80007bc <uartProcessing+0x1f8>)
 8000798:	0092      	lsls	r2, r2, #2
 800079a:	58d1      	ldr	r1, [r2, r3]
 800079c:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <uartProcessing+0x1f0>)
 800079e:	2235      	movs	r2, #53	; 0x35
 80007a0:	0018      	movs	r0, r3
 80007a2:	f003 fabf 	bl	8003d24 <HAL_UART_Receive_DMA>
		}
	}
}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b005      	add	sp, #20
 80007ac:	bd90      	pop	{r4, r7, pc}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	20000274 	.word	0x20000274
 80007b4:	20000164 	.word	0x20000164
 80007b8:	20000278 	.word	0x20000278
 80007bc:	20000000 	.word	0x20000000
 80007c0:	20000277 	.word	0x20000277
 80007c4:	20000314 	.word	0x20000314
 80007c8:	20000344 	.word	0x20000344

080007cc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback (UART_HandleTypeDef *huart)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
	uartTxState = READY;
 80007d4:	4b03      	ldr	r3, [pc, #12]	; (80007e4 <HAL_UART_TxCpltCallback+0x18>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]
}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	46bd      	mov	sp, r7
 80007de:	b002      	add	sp, #8
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	20000276 	.word	0x20000276

080007e8 <timInit>:

void timInit() {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
	uartRxTim.SetDefault(UART_RX_MS);
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <timInit+0x38>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	2106      	movs	r1, #6
 80007f2:	0018      	movs	r0, r3
 80007f4:	f000 fede 	bl	80015b4 <_ZN6CTimer10SetDefaultEmb>
	uartRxTim.Off();
 80007f8:	4b09      	ldr	r3, [pc, #36]	; (8000820 <timInit+0x38>)
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 ff26 	bl	800164c <_ZN6CTimer3OffEv>

	uartTxTim.SetDefault(UART_TX_MS);
 8000800:	4908      	ldr	r1, [pc, #32]	; (8000824 <timInit+0x3c>)
 8000802:	4b09      	ldr	r3, [pc, #36]	; (8000828 <timInit+0x40>)
 8000804:	2200      	movs	r2, #0
 8000806:	0018      	movs	r0, r3
 8000808:	f000 fed4 	bl	80015b4 <_ZN6CTimer10SetDefaultEmb>

	uartTxDelay.SetDefault(UART_TX_DELAY);
 800080c:	4b07      	ldr	r3, [pc, #28]	; (800082c <timInit+0x44>)
 800080e:	2200      	movs	r2, #0
 8000810:	2102      	movs	r1, #2
 8000812:	0018      	movs	r0, r3
 8000814:	f000 fece 	bl	80015b4 <_ZN6CTimer10SetDefaultEmb>
}
 8000818:	46c0      	nop			; (mov r8, r8)
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	20000278 	.word	0x20000278
 8000824:	000005dc 	.word	0x000005dc
 8000828:	20000288 	.word	0x20000288
 800082c:	20000298 	.word	0x20000298

08000830 <spiPortInit>:

void spiPortInit() {
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	spiPort[0].setCS(GPIOC, 9);
 8000834:	4925      	ldr	r1, [pc, #148]	; (80008cc <spiPortInit+0x9c>)
 8000836:	4b26      	ldr	r3, [pc, #152]	; (80008d0 <spiPortInit+0xa0>)
 8000838:	2209      	movs	r2, #9
 800083a:	0018      	movs	r0, r3
 800083c:	f7ff fd2a 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[1].setCS(GPIOC, 8);
 8000840:	4922      	ldr	r1, [pc, #136]	; (80008cc <spiPortInit+0x9c>)
 8000842:	4b24      	ldr	r3, [pc, #144]	; (80008d4 <spiPortInit+0xa4>)
 8000844:	2208      	movs	r2, #8
 8000846:	0018      	movs	r0, r3
 8000848:	f7ff fd24 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[2].setCS(GPIOC, 7);
 800084c:	491f      	ldr	r1, [pc, #124]	; (80008cc <spiPortInit+0x9c>)
 800084e:	4b22      	ldr	r3, [pc, #136]	; (80008d8 <spiPortInit+0xa8>)
 8000850:	2207      	movs	r2, #7
 8000852:	0018      	movs	r0, r3
 8000854:	f7ff fd1e 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[3].setCS(GPIOC, 6);
 8000858:	491c      	ldr	r1, [pc, #112]	; (80008cc <spiPortInit+0x9c>)
 800085a:	4b20      	ldr	r3, [pc, #128]	; (80008dc <spiPortInit+0xac>)
 800085c:	2206      	movs	r2, #6
 800085e:	0018      	movs	r0, r3
 8000860:	f7ff fd18 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[4].setCS(GPIOB, 15);
 8000864:	491e      	ldr	r1, [pc, #120]	; (80008e0 <spiPortInit+0xb0>)
 8000866:	4b1f      	ldr	r3, [pc, #124]	; (80008e4 <spiPortInit+0xb4>)
 8000868:	220f      	movs	r2, #15
 800086a:	0018      	movs	r0, r3
 800086c:	f7ff fd12 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[5].setCS(GPIOB, 14);
 8000870:	491b      	ldr	r1, [pc, #108]	; (80008e0 <spiPortInit+0xb0>)
 8000872:	4b1d      	ldr	r3, [pc, #116]	; (80008e8 <spiPortInit+0xb8>)
 8000874:	220e      	movs	r2, #14
 8000876:	0018      	movs	r0, r3
 8000878:	f7ff fd0c 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[6].setCS(GPIOB, 13);
 800087c:	4918      	ldr	r1, [pc, #96]	; (80008e0 <spiPortInit+0xb0>)
 800087e:	4b1b      	ldr	r3, [pc, #108]	; (80008ec <spiPortInit+0xbc>)
 8000880:	220d      	movs	r2, #13
 8000882:	0018      	movs	r0, r3
 8000884:	f7ff fd06 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[7].setCS(GPIOB, 12);
 8000888:	4915      	ldr	r1, [pc, #84]	; (80008e0 <spiPortInit+0xb0>)
 800088a:	4b19      	ldr	r3, [pc, #100]	; (80008f0 <spiPortInit+0xc0>)
 800088c:	220c      	movs	r2, #12
 800088e:	0018      	movs	r0, r3
 8000890:	f7ff fd00 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[8].setCS(GPIOB, 2);
 8000894:	4912      	ldr	r1, [pc, #72]	; (80008e0 <spiPortInit+0xb0>)
 8000896:	4b17      	ldr	r3, [pc, #92]	; (80008f4 <spiPortInit+0xc4>)
 8000898:	2202      	movs	r2, #2
 800089a:	0018      	movs	r0, r3
 800089c:	f7ff fcfa 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[9].setCS(GPIOB, 1);
 80008a0:	490f      	ldr	r1, [pc, #60]	; (80008e0 <spiPortInit+0xb0>)
 80008a2:	4b15      	ldr	r3, [pc, #84]	; (80008f8 <spiPortInit+0xc8>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	0018      	movs	r0, r3
 80008a8:	f7ff fcf4 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[10].setCS(GPIOB, 0);
 80008ac:	490c      	ldr	r1, [pc, #48]	; (80008e0 <spiPortInit+0xb0>)
 80008ae:	4b13      	ldr	r3, [pc, #76]	; (80008fc <spiPortInit+0xcc>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	0018      	movs	r0, r3
 80008b4:	f7ff fcee 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[11].setCS(GPIOC, 5);
 80008b8:	4904      	ldr	r1, [pc, #16]	; (80008cc <spiPortInit+0x9c>)
 80008ba:	4b11      	ldr	r3, [pc, #68]	; (8000900 <spiPortInit+0xd0>)
 80008bc:	2205      	movs	r2, #5
 80008be:	0018      	movs	r0, r3
 80008c0:	f7ff fce8 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	48000800 	.word	0x48000800
 80008d0:	2000037c 	.word	0x2000037c
 80008d4:	200003a4 	.word	0x200003a4
 80008d8:	200003cc 	.word	0x200003cc
 80008dc:	200003f4 	.word	0x200003f4
 80008e0:	48000400 	.word	0x48000400
 80008e4:	2000041c 	.word	0x2000041c
 80008e8:	20000444 	.word	0x20000444
 80008ec:	2000046c 	.word	0x2000046c
 80008f0:	20000494 	.word	0x20000494
 80008f4:	200004bc 	.word	0x200004bc
 80008f8:	200004e4 	.word	0x200004e4
 80008fc:	2000050c 	.word	0x2000050c
 8000900:	20000534 	.word	0x20000534

08000904 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000904:	b5b0      	push	{r4, r5, r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800090a:	f000 ff15 	bl	8001738 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800090e:	f000 fa2d 	bl	8000d6c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000912:	f000 fb41 	bl	8000f98 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000916:	f000 fb19 	bl	8000f4c <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 800091a:	f000 fae3 	bl	8000ee4 <_ZL19MX_USART2_UART_Initv>
  MX_SPI1_Init();
 800091e:	f000 fa9f 	bl	8000e60 <_ZL12MX_SPI1_Initv>
  MX_IWDG_Init();
 8000922:	f000 fa79 	bl	8000e18 <_ZL12MX_IWDG_Initv>
  /* USER CODE BEGIN 2 */
  timInit();
 8000926:	f7ff ff5f 	bl	80007e8 <timInit>
  spiPortInit();
 800092a:	f7ff ff81 	bl	8000830 <spiPortInit>

  uartRxState[0] = BUSY;
 800092e:	4bdd      	ldr	r3, [pc, #884]	; (8000ca4 <main+0x3a0>)
 8000930:	2201      	movs	r2, #1
 8000932:	701a      	strb	r2, [r3, #0]
  rxBuffNum = 0;
 8000934:	4bdc      	ldr	r3, [pc, #880]	; (8000ca8 <main+0x3a4>)
 8000936:	2200      	movs	r2, #0
 8000938:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_DMA(&huart2, uartRx[0], 53); // Priem po UART
 800093a:	4bdc      	ldr	r3, [pc, #880]	; (8000cac <main+0x3a8>)
 800093c:	6819      	ldr	r1, [r3, #0]
 800093e:	4bdc      	ldr	r3, [pc, #880]	; (8000cb0 <main+0x3ac>)
 8000940:	2235      	movs	r2, #53	; 0x35
 8000942:	0018      	movs	r0, r3
 8000944:	f003 f9ee 	bl	8003d24 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*  watchdog */
	  if (iwdgFlag == 1) {
 8000948:	4bda      	ldr	r3, [pc, #872]	; (8000cb4 <main+0x3b0>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b01      	cmp	r3, #1
 800094e:	d106      	bne.n	800095e <main+0x5a>
		  iwdgFlag = 0;
 8000950:	4bd8      	ldr	r3, [pc, #864]	; (8000cb4 <main+0x3b0>)
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
		  HAL_IWDG_Refresh(&hiwdg);
 8000956:	4bd8      	ldr	r3, [pc, #864]	; (8000cb8 <main+0x3b4>)
 8000958:	0018      	movs	r0, r3
 800095a:	f001 fc1d 	bl	8002198 <HAL_IWDG_Refresh>
	  }

	  /*    uart */
	  uartProcessing(rxBuffNum);
 800095e:	4bd2      	ldr	r3, [pc, #840]	; (8000ca8 <main+0x3a4>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	0018      	movs	r0, r3
 8000964:	f7ff fe2e 	bl	80005c4 <uartProcessing>

	  switch (spiState) {
 8000968:	4bd4      	ldr	r3, [pc, #848]	; (8000cbc <main+0x3b8>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d002      	beq.n	8000976 <main+0x72>
 8000970:	2b02      	cmp	r3, #2
 8000972:	d069      	beq.n	8000a48 <main+0x144>
 8000974:	e155      	b.n	8000c22 <main+0x31e>
	  	/* -  spi */
		case READY:
			spiState = BUSY;
 8000976:	4bd1      	ldr	r3, [pc, #836]	; (8000cbc <main+0x3b8>)
 8000978:	2201      	movs	r2, #1
 800097a:	701a      	strb	r2, [r3, #0]
			port == 0 ? spiPort[11].unSelect() : spiPort[port - 1].unSelect();
 800097c:	4bd0      	ldr	r3, [pc, #832]	; (8000cc0 <main+0x3bc>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d104      	bne.n	800098e <main+0x8a>
 8000984:	4bcf      	ldr	r3, [pc, #828]	; (8000cc4 <main+0x3c0>)
 8000986:	0018      	movs	r0, r3
 8000988:	f7ff fcd8 	bl	800033c <_ZN7SpiPort8unSelectEv>
 800098c:	e00b      	b.n	80009a6 <main+0xa2>
 800098e:	4bcc      	ldr	r3, [pc, #816]	; (8000cc0 <main+0x3bc>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	1e5a      	subs	r2, r3, #1
 8000994:	0013      	movs	r3, r2
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	189b      	adds	r3, r3, r2
 800099a:	00db      	lsls	r3, r3, #3
 800099c:	4aca      	ldr	r2, [pc, #808]	; (8000cc8 <main+0x3c4>)
 800099e:	189b      	adds	r3, r3, r2
 80009a0:	0018      	movs	r0, r3
 80009a2:	f7ff fccb 	bl	800033c <_ZN7SpiPort8unSelectEv>
			spiPort[port].select();
 80009a6:	4bc6      	ldr	r3, [pc, #792]	; (8000cc0 <main+0x3bc>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	001a      	movs	r2, r3
 80009ac:	0013      	movs	r3, r2
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	189b      	adds	r3, r3, r2
 80009b2:	00db      	lsls	r3, r3, #3
 80009b4:	4ac4      	ldr	r2, [pc, #784]	; (8000cc8 <main+0x3c4>)
 80009b6:	189b      	adds	r3, r3, r2
 80009b8:	0018      	movs	r0, r3
 80009ba:	f7ff fcad 	bl	8000318 <_ZN7SpiPort6selectEv>
			spiPort[port].setTu(&uartRxSaved[4 * port], &uartRxSaved[4 * port + 1], &uartRxSaved[4 * port + 2], &uartRxSaved[4 * port + 3]);
 80009be:	4bc0      	ldr	r3, [pc, #768]	; (8000cc0 <main+0x3bc>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	001a      	movs	r2, r3
 80009c4:	0013      	movs	r3, r2
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	189b      	adds	r3, r3, r2
 80009ca:	00db      	lsls	r3, r3, #3
 80009cc:	4abe      	ldr	r2, [pc, #760]	; (8000cc8 <main+0x3c4>)
 80009ce:	1898      	adds	r0, r3, r2
 80009d0:	4bbb      	ldr	r3, [pc, #748]	; (8000cc0 <main+0x3bc>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	009a      	lsls	r2, r3, #2
 80009d6:	4bbd      	ldr	r3, [pc, #756]	; (8000ccc <main+0x3c8>)
 80009d8:	18d1      	adds	r1, r2, r3
 80009da:	4bb9      	ldr	r3, [pc, #740]	; (8000cc0 <main+0x3bc>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	1c5a      	adds	r2, r3, #1
 80009e2:	4bba      	ldr	r3, [pc, #744]	; (8000ccc <main+0x3c8>)
 80009e4:	18d4      	adds	r4, r2, r3
 80009e6:	4bb6      	ldr	r3, [pc, #728]	; (8000cc0 <main+0x3bc>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	1c9a      	adds	r2, r3, #2
 80009ee:	4bb7      	ldr	r3, [pc, #732]	; (8000ccc <main+0x3c8>)
 80009f0:	18d5      	adds	r5, r2, r3
 80009f2:	4bb3      	ldr	r3, [pc, #716]	; (8000cc0 <main+0x3bc>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	1cda      	adds	r2, r3, #3
 80009fa:	4bb4      	ldr	r3, [pc, #720]	; (8000ccc <main+0x3c8>)
 80009fc:	18d3      	adds	r3, r2, r3
 80009fe:	9300      	str	r3, [sp, #0]
 8000a00:	002b      	movs	r3, r5
 8000a02:	0022      	movs	r2, r4
 8000a04:	f7ff fc59 	bl	80002ba <_ZN7SpiPort5setTuEPhS0_S0_S0_>
			HAL_SPI_TransmitReceive_DMA(&hspi1, spiPort[port].getTu(), spiPort[port].getTs(), 6);
 8000a08:	4bad      	ldr	r3, [pc, #692]	; (8000cc0 <main+0x3bc>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	001a      	movs	r2, r3
 8000a0e:	0013      	movs	r3, r2
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	189b      	adds	r3, r3, r2
 8000a14:	00db      	lsls	r3, r3, #3
 8000a16:	4aac      	ldr	r2, [pc, #688]	; (8000cc8 <main+0x3c4>)
 8000a18:	189b      	adds	r3, r3, r2
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f7ff fd07 	bl	800042e <_ZN7SpiPort5getTuEv>
 8000a20:	0004      	movs	r4, r0
 8000a22:	4ba7      	ldr	r3, [pc, #668]	; (8000cc0 <main+0x3bc>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	001a      	movs	r2, r3
 8000a28:	0013      	movs	r3, r2
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	189b      	adds	r3, r3, r2
 8000a2e:	00db      	lsls	r3, r3, #3
 8000a30:	4aa5      	ldr	r2, [pc, #660]	; (8000cc8 <main+0x3c4>)
 8000a32:	189b      	adds	r3, r3, r2
 8000a34:	0018      	movs	r0, r3
 8000a36:	f7ff fcf1 	bl	800041c <_ZN7SpiPort5getTsEv>
 8000a3a:	0002      	movs	r2, r0
 8000a3c:	48a4      	ldr	r0, [pc, #656]	; (8000cd0 <main+0x3cc>)
 8000a3e:	2306      	movs	r3, #6
 8000a40:	0021      	movs	r1, r4
 8000a42:	f002 f8cf 	bl	8002be4 <HAL_SPI_TransmitReceive_DMA>
			break;
 8000a46:	e0ec      	b.n	8000c22 <main+0x31e>
		/*    spi  */
		case RECEIVED:
			spiState = READY;
 8000a48:	4b9c      	ldr	r3, [pc, #624]	; (8000cbc <main+0x3b8>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
			if (spiPort[port].isRxSummOk()) {
 8000a4e:	4b9c      	ldr	r3, [pc, #624]	; (8000cc0 <main+0x3bc>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	001a      	movs	r2, r3
 8000a54:	0013      	movs	r3, r2
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	189b      	adds	r3, r3, r2
 8000a5a:	00db      	lsls	r3, r3, #3
 8000a5c:	4a9a      	ldr	r2, [pc, #616]	; (8000cc8 <main+0x3c4>)
 8000a5e:	189b      	adds	r3, r3, r2
 8000a60:	0018      	movs	r0, r3
 8000a62:	f7ff fc7d 	bl	8000360 <_ZN7SpiPort10isRxSummOkEv>
 8000a66:	0003      	movs	r3, r0
 8000a68:	1e5a      	subs	r2, r3, #1
 8000a6a:	4193      	sbcs	r3, r2
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d100      	bne.n	8000a74 <main+0x170>
 8000a72:	e0d5      	b.n	8000c20 <main+0x31c>
				uartTx[4 * port + 2] = *(spiPort[port].getTs());
 8000a74:	4b92      	ldr	r3, [pc, #584]	; (8000cc0 <main+0x3bc>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	001a      	movs	r2, r3
 8000a7a:	0013      	movs	r3, r2
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	189b      	adds	r3, r3, r2
 8000a80:	00db      	lsls	r3, r3, #3
 8000a82:	4a91      	ldr	r2, [pc, #580]	; (8000cc8 <main+0x3c4>)
 8000a84:	189b      	adds	r3, r3, r2
 8000a86:	0018      	movs	r0, r3
 8000a88:	f7ff fcc8 	bl	800041c <_ZN7SpiPort5getTsEv>
 8000a8c:	0002      	movs	r2, r0
 8000a8e:	4b8c      	ldr	r3, [pc, #560]	; (8000cc0 <main+0x3bc>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	009b      	lsls	r3, r3, #2
 8000a94:	3302      	adds	r3, #2
 8000a96:	7811      	ldrb	r1, [r2, #0]
 8000a98:	4a8e      	ldr	r2, [pc, #568]	; (8000cd4 <main+0x3d0>)
 8000a9a:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 3] = *(spiPort[port].getTs() + 1);
 8000a9c:	4b88      	ldr	r3, [pc, #544]	; (8000cc0 <main+0x3bc>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	001a      	movs	r2, r3
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	189b      	adds	r3, r3, r2
 8000aa8:	00db      	lsls	r3, r3, #3
 8000aaa:	4a87      	ldr	r2, [pc, #540]	; (8000cc8 <main+0x3c4>)
 8000aac:	189b      	adds	r3, r3, r2
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f7ff fcb4 	bl	800041c <_ZN7SpiPort5getTsEv>
 8000ab4:	0002      	movs	r2, r0
 8000ab6:	4b82      	ldr	r3, [pc, #520]	; (8000cc0 <main+0x3bc>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	3303      	adds	r3, #3
 8000abe:	7851      	ldrb	r1, [r2, #1]
 8000ac0:	4a84      	ldr	r2, [pc, #528]	; (8000cd4 <main+0x3d0>)
 8000ac2:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 4] = *(spiPort[port].getTs() + 2);
 8000ac4:	4b7e      	ldr	r3, [pc, #504]	; (8000cc0 <main+0x3bc>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	001a      	movs	r2, r3
 8000aca:	0013      	movs	r3, r2
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	189b      	adds	r3, r3, r2
 8000ad0:	00db      	lsls	r3, r3, #3
 8000ad2:	4a7d      	ldr	r2, [pc, #500]	; (8000cc8 <main+0x3c4>)
 8000ad4:	189b      	adds	r3, r3, r2
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f7ff fca0 	bl	800041c <_ZN7SpiPort5getTsEv>
 8000adc:	0002      	movs	r2, r0
 8000ade:	4b78      	ldr	r3, [pc, #480]	; (8000cc0 <main+0x3bc>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	7891      	ldrb	r1, [r2, #2]
 8000ae8:	4a7a      	ldr	r2, [pc, #488]	; (8000cd4 <main+0x3d0>)
 8000aea:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 5] = *(spiPort[port].getTs() + 3);
 8000aec:	4b74      	ldr	r3, [pc, #464]	; (8000cc0 <main+0x3bc>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	001a      	movs	r2, r3
 8000af2:	0013      	movs	r3, r2
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	189b      	adds	r3, r3, r2
 8000af8:	00db      	lsls	r3, r3, #3
 8000afa:	4a73      	ldr	r2, [pc, #460]	; (8000cc8 <main+0x3c4>)
 8000afc:	189b      	adds	r3, r3, r2
 8000afe:	0018      	movs	r0, r3
 8000b00:	f7ff fc8c 	bl	800041c <_ZN7SpiPort5getTsEv>
 8000b04:	0002      	movs	r2, r0
 8000b06:	4b6e      	ldr	r3, [pc, #440]	; (8000cc0 <main+0x3bc>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	3305      	adds	r3, #5
 8000b0e:	78d1      	ldrb	r1, [r2, #3]
 8000b10:	4a70      	ldr	r2, [pc, #448]	; (8000cd4 <main+0x3d0>)
 8000b12:	54d1      	strb	r1, [r2, r3]
				if (port <= 7) {
 8000b14:	4b6a      	ldr	r3, [pc, #424]	; (8000cc0 <main+0x3bc>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	2b07      	cmp	r3, #7
 8000b1a:	d830      	bhi.n	8000b7e <main+0x27a>
					*(spiPort[port].getTs() + 4) ? uartTx[0] &= ~(1 << port) : uartTx[0] |= (1 << port);
 8000b1c:	4b68      	ldr	r3, [pc, #416]	; (8000cc0 <main+0x3bc>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	001a      	movs	r2, r3
 8000b22:	0013      	movs	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	189b      	adds	r3, r3, r2
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	4a67      	ldr	r2, [pc, #412]	; (8000cc8 <main+0x3c4>)
 8000b2c:	189b      	adds	r3, r3, r2
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f7ff fc74 	bl	800041c <_ZN7SpiPort5getTsEv>
 8000b34:	0003      	movs	r3, r0
 8000b36:	3304      	adds	r3, #4
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d010      	beq.n	8000b60 <main+0x25c>
 8000b3e:	4b65      	ldr	r3, [pc, #404]	; (8000cd4 <main+0x3d0>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	b25b      	sxtb	r3, r3
 8000b44:	4a5e      	ldr	r2, [pc, #376]	; (8000cc0 <main+0x3bc>)
 8000b46:	7812      	ldrb	r2, [r2, #0]
 8000b48:	0011      	movs	r1, r2
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	408a      	lsls	r2, r1
 8000b4e:	b252      	sxtb	r2, r2
 8000b50:	43d2      	mvns	r2, r2
 8000b52:	b252      	sxtb	r2, r2
 8000b54:	4013      	ands	r3, r2
 8000b56:	b25b      	sxtb	r3, r3
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	4b5e      	ldr	r3, [pc, #376]	; (8000cd4 <main+0x3d0>)
 8000b5c:	701a      	strb	r2, [r3, #0]
 8000b5e:	e040      	b.n	8000be2 <main+0x2de>
 8000b60:	4b5c      	ldr	r3, [pc, #368]	; (8000cd4 <main+0x3d0>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	b25a      	sxtb	r2, r3
 8000b66:	4b56      	ldr	r3, [pc, #344]	; (8000cc0 <main+0x3bc>)
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	0019      	movs	r1, r3
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	408b      	lsls	r3, r1
 8000b70:	b25b      	sxtb	r3, r3
 8000b72:	4313      	orrs	r3, r2
 8000b74:	b25b      	sxtb	r3, r3
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	4b56      	ldr	r3, [pc, #344]	; (8000cd4 <main+0x3d0>)
 8000b7a:	701a      	strb	r2, [r3, #0]
 8000b7c:	e031      	b.n	8000be2 <main+0x2de>
				} else {
					*(spiPort[port].getTs() + 4) ? uartTx[1] &= ~(1 << (port - 8)) : uartTx[1] |= (1 << (port - 8));
 8000b7e:	4b50      	ldr	r3, [pc, #320]	; (8000cc0 <main+0x3bc>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	001a      	movs	r2, r3
 8000b84:	0013      	movs	r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	189b      	adds	r3, r3, r2
 8000b8a:	00db      	lsls	r3, r3, #3
 8000b8c:	4a4e      	ldr	r2, [pc, #312]	; (8000cc8 <main+0x3c4>)
 8000b8e:	189b      	adds	r3, r3, r2
 8000b90:	0018      	movs	r0, r3
 8000b92:	f7ff fc43 	bl	800041c <_ZN7SpiPort5getTsEv>
 8000b96:	0003      	movs	r3, r0
 8000b98:	3304      	adds	r3, #4
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d011      	beq.n	8000bc4 <main+0x2c0>
 8000ba0:	4b4c      	ldr	r3, [pc, #304]	; (8000cd4 <main+0x3d0>)
 8000ba2:	785b      	ldrb	r3, [r3, #1]
 8000ba4:	b25b      	sxtb	r3, r3
 8000ba6:	4a46      	ldr	r2, [pc, #280]	; (8000cc0 <main+0x3bc>)
 8000ba8:	7812      	ldrb	r2, [r2, #0]
 8000baa:	3a08      	subs	r2, #8
 8000bac:	2101      	movs	r1, #1
 8000bae:	4091      	lsls	r1, r2
 8000bb0:	000a      	movs	r2, r1
 8000bb2:	b252      	sxtb	r2, r2
 8000bb4:	43d2      	mvns	r2, r2
 8000bb6:	b252      	sxtb	r2, r2
 8000bb8:	4013      	ands	r3, r2
 8000bba:	b25b      	sxtb	r3, r3
 8000bbc:	b2da      	uxtb	r2, r3
 8000bbe:	4b45      	ldr	r3, [pc, #276]	; (8000cd4 <main+0x3d0>)
 8000bc0:	705a      	strb	r2, [r3, #1]
 8000bc2:	e00e      	b.n	8000be2 <main+0x2de>
 8000bc4:	4b43      	ldr	r3, [pc, #268]	; (8000cd4 <main+0x3d0>)
 8000bc6:	785b      	ldrb	r3, [r3, #1]
 8000bc8:	b25a      	sxtb	r2, r3
 8000bca:	4b3d      	ldr	r3, [pc, #244]	; (8000cc0 <main+0x3bc>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	3b08      	subs	r3, #8
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	4099      	lsls	r1, r3
 8000bd4:	000b      	movs	r3, r1
 8000bd6:	b25b      	sxtb	r3, r3
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	b25b      	sxtb	r3, r3
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	4b3d      	ldr	r3, [pc, #244]	; (8000cd4 <main+0x3d0>)
 8000be0:	705a      	strb	r2, [r3, #1]
				}
				port == 11 ? port = 0 : ++port;
 8000be2:	4b37      	ldr	r3, [pc, #220]	; (8000cc0 <main+0x3bc>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b0b      	cmp	r3, #11
 8000be8:	d103      	bne.n	8000bf2 <main+0x2ee>
 8000bea:	4b35      	ldr	r3, [pc, #212]	; (8000cc0 <main+0x3bc>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
 8000bf0:	e005      	b.n	8000bfe <main+0x2fa>
 8000bf2:	4b33      	ldr	r3, [pc, #204]	; (8000cc0 <main+0x3bc>)
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4b31      	ldr	r3, [pc, #196]	; (8000cc0 <main+0x3bc>)
 8000bfc:	701a      	strb	r2, [r3, #0]
				spiPort[port].isChanged() ? uartTxNum = 3 : 0;
 8000bfe:	4b30      	ldr	r3, [pc, #192]	; (8000cc0 <main+0x3bc>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	001a      	movs	r2, r3
 8000c04:	0013      	movs	r3, r2
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	189b      	adds	r3, r3, r2
 8000c0a:	00db      	lsls	r3, r3, #3
 8000c0c:	4a2e      	ldr	r2, [pc, #184]	; (8000cc8 <main+0x3c4>)
 8000c0e:	189b      	adds	r3, r3, r2
 8000c10:	0018      	movs	r0, r3
 8000c12:	f7ff fbc6 	bl	80003a2 <_ZN7SpiPort9isChangedEv>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d002      	beq.n	8000c20 <main+0x31c>
 8000c1a:	4b2f      	ldr	r3, [pc, #188]	; (8000cd8 <main+0x3d4>)
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000c20:	46c0      	nop			; (mov r8, r8)
		}

	  	/*   uart */
		if (uartTxTim.GetEvent() && uartTxNum == 0) {
 8000c22:	4b2e      	ldr	r3, [pc, #184]	; (8000cdc <main+0x3d8>)
 8000c24:	0018      	movs	r0, r3
 8000c26:	f000 fd23 	bl	8001670 <_ZN6CTimer8GetEventEv>
 8000c2a:	1e03      	subs	r3, r0, #0
 8000c2c:	d005      	beq.n	8000c3a <main+0x336>
 8000c2e:	4b2a      	ldr	r3, [pc, #168]	; (8000cd8 <main+0x3d4>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d101      	bne.n	8000c3a <main+0x336>
 8000c36:	2301      	movs	r3, #1
 8000c38:	e000      	b.n	8000c3c <main+0x338>
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d002      	beq.n	8000c46 <main+0x342>
			uartTxNum = 1;
 8000c40:	4b25      	ldr	r3, [pc, #148]	; (8000cd8 <main+0x3d4>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	701a      	strb	r2, [r3, #0]
		}

		if (uartTxNum != 0 && uartTxState == READY && uartTxDelay.GetEvent()) {
 8000c46:	4b24      	ldr	r3, [pc, #144]	; (8000cd8 <main+0x3d4>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d00b      	beq.n	8000c66 <main+0x362>
 8000c4e:	4b24      	ldr	r3, [pc, #144]	; (8000ce0 <main+0x3dc>)
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d107      	bne.n	8000c66 <main+0x362>
 8000c56:	4b23      	ldr	r3, [pc, #140]	; (8000ce4 <main+0x3e0>)
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f000 fd09 	bl	8001670 <_ZN6CTimer8GetEventEv>
 8000c5e:	1e03      	subs	r3, r0, #0
 8000c60:	d001      	beq.n	8000c66 <main+0x362>
 8000c62:	2301      	movs	r3, #1
 8000c64:	e000      	b.n	8000c68 <main+0x364>
 8000c66:	2300      	movs	r3, #0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d100      	bne.n	8000c6e <main+0x36a>
 8000c6c:	e66c      	b.n	8000948 <main+0x44>
			uartTxState = BUSY;
 8000c6e:	4b1c      	ldr	r3, [pc, #112]	; (8000ce0 <main+0x3dc>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	701a      	strb	r2, [r3, #0]
			--uartTxNum;
 8000c74:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <main+0x3d4>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <main+0x3d4>)
 8000c7e:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i <= 49; i++) {
 8000c80:	2300      	movs	r3, #0
 8000c82:	607b      	str	r3, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b31      	cmp	r3, #49	; 0x31
 8000c88:	dc30      	bgt.n	8000cec <main+0x3e8>
				uartTxSaved[i + 3] = uartTx[i];
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3303      	adds	r3, #3
 8000c8e:	4911      	ldr	r1, [pc, #68]	; (8000cd4 <main+0x3d0>)
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	188a      	adds	r2, r1, r2
 8000c94:	7811      	ldrb	r1, [r2, #0]
 8000c96:	4a14      	ldr	r2, [pc, #80]	; (8000ce8 <main+0x3e4>)
 8000c98:	54d1      	strb	r1, [r2, r3]
			for (int i = 0; i <= 49; i++) {
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	e7f0      	b.n	8000c84 <main+0x380>
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	20000274 	.word	0x20000274
 8000ca8:	20000344 	.word	0x20000344
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	20000164 	.word	0x20000164
 8000cb4:	2000037b 	.word	0x2000037b
 8000cb8:	20000068 	.word	0x20000068
 8000cbc:	20000277 	.word	0x20000277
 8000cc0:	2000055c 	.word	0x2000055c
 8000cc4:	20000534 	.word	0x20000534
 8000cc8:	2000037c 	.word	0x2000037c
 8000ccc:	20000314 	.word	0x20000314
 8000cd0:	20000078 	.word	0x20000078
 8000cd4:	20000348 	.word	0x20000348
 8000cd8:	2000037a 	.word	0x2000037a
 8000cdc:	20000288 	.word	0x20000288
 8000ce0:	20000276 	.word	0x20000276
 8000ce4:	20000298 	.word	0x20000298
 8000ce8:	20000008 	.word	0x20000008
			}

			uint16_t uartTxSumm { 0 };
 8000cec:	1cbb      	adds	r3, r7, #2
 8000cee:	2200      	movs	r2, #0
 8000cf0:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 52; i++) {
 8000cf2:	1c7b      	adds	r3, r7, #1
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	1c7b      	adds	r3, r7, #1
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b34      	cmp	r3, #52	; 0x34
 8000cfe:	d80f      	bhi.n	8000d20 <main+0x41c>
				uartTxSumm += uartTxSaved[i];
 8000d00:	1c7b      	adds	r3, r7, #1
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	4a15      	ldr	r2, [pc, #84]	; (8000d5c <main+0x458>)
 8000d06:	5cd3      	ldrb	r3, [r2, r3]
 8000d08:	b299      	uxth	r1, r3
 8000d0a:	1cbb      	adds	r3, r7, #2
 8000d0c:	1cba      	adds	r2, r7, #2
 8000d0e:	8812      	ldrh	r2, [r2, #0]
 8000d10:	188a      	adds	r2, r1, r2
 8000d12:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 52; i++) {
 8000d14:	1c7b      	adds	r3, r7, #1
 8000d16:	781a      	ldrb	r2, [r3, #0]
 8000d18:	1c7b      	adds	r3, r7, #1
 8000d1a:	3201      	adds	r2, #1
 8000d1c:	701a      	strb	r2, [r3, #0]
 8000d1e:	e7eb      	b.n	8000cf8 <main+0x3f4>
			}
			uartTxSaved[53] = (uint8_t) uartTxSumm;
 8000d20:	1cbb      	adds	r3, r7, #2
 8000d22:	881b      	ldrh	r3, [r3, #0]
 8000d24:	b2d9      	uxtb	r1, r3
 8000d26:	4b0d      	ldr	r3, [pc, #52]	; (8000d5c <main+0x458>)
 8000d28:	2235      	movs	r2, #53	; 0x35
 8000d2a:	5499      	strb	r1, [r3, r2]
			uartTxSaved[54] = (uint8_t) (uartTxSumm >> 8);
 8000d2c:	1cbb      	adds	r3, r7, #2
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	b2d9      	uxtb	r1, r3
 8000d36:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <main+0x458>)
 8000d38:	2236      	movs	r2, #54	; 0x36
 8000d3a:	5499      	strb	r1, [r3, r2]

			uartTxTim.Reset();
 8000d3c:	4b08      	ldr	r3, [pc, #32]	; (8000d60 <main+0x45c>)
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f000 fc68 	bl	8001614 <_ZN6CTimer5ResetEv>
			uartTxDelay.Reset();
 8000d44:	4b07      	ldr	r3, [pc, #28]	; (8000d64 <main+0x460>)
 8000d46:	0018      	movs	r0, r3
 8000d48:	f000 fc64 	bl	8001614 <_ZN6CTimer5ResetEv>
			HAL_UART_Transmit_DMA(&huart2, uartTxSaved, 55);
 8000d4c:	4903      	ldr	r1, [pc, #12]	; (8000d5c <main+0x458>)
 8000d4e:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <main+0x464>)
 8000d50:	2237      	movs	r2, #55	; 0x37
 8000d52:	0018      	movs	r0, r3
 8000d54:	f002 ff56 	bl	8003c04 <HAL_UART_Transmit_DMA>
		}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8000d58:	e5f6      	b.n	8000948 <main+0x44>
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	20000008 	.word	0x20000008
 8000d60:	20000288 	.word	0x20000288
 8000d64:	20000298 	.word	0x20000298
 8000d68:	20000164 	.word	0x20000164

08000d6c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d6c:	b590      	push	{r4, r7, lr}
 8000d6e:	b091      	sub	sp, #68	; 0x44
 8000d70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d72:	2410      	movs	r4, #16
 8000d74:	193b      	adds	r3, r7, r4
 8000d76:	0018      	movs	r0, r3
 8000d78:	2330      	movs	r3, #48	; 0x30
 8000d7a:	001a      	movs	r2, r3
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	f004 f9a3 	bl	80050c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d82:	003b      	movs	r3, r7
 8000d84:	0018      	movs	r0, r3
 8000d86:	2310      	movs	r3, #16
 8000d88:	001a      	movs	r2, r3
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	f004 f99c 	bl	80050c8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000d90:	0021      	movs	r1, r4
 8000d92:	187b      	adds	r3, r7, r1
 8000d94:	220a      	movs	r2, #10
 8000d96:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d98:	187b      	adds	r3, r7, r1
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d9e:	187b      	adds	r3, r7, r1
 8000da0:	2210      	movs	r2, #16
 8000da2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	2201      	movs	r2, #1
 8000da8:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000daa:	187b      	adds	r3, r7, r1
 8000dac:	2202      	movs	r2, #2
 8000dae:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	2200      	movs	r2, #0
 8000db4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000db6:	187b      	adds	r3, r7, r1
 8000db8:	22a0      	movs	r2, #160	; 0xa0
 8000dba:	0392      	lsls	r2, r2, #14
 8000dbc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dc4:	187b      	adds	r3, r7, r1
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f001 f9f6 	bl	80021b8 <HAL_RCC_OscConfig>
 8000dcc:	0003      	movs	r3, r0
 8000dce:	1e5a      	subs	r2, r3, #1
 8000dd0:	4193      	sbcs	r3, r2
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8000dd8:	f000 f952 	bl	8001080 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ddc:	003b      	movs	r3, r7
 8000dde:	2207      	movs	r2, #7
 8000de0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000de2:	003b      	movs	r3, r7
 8000de4:	2202      	movs	r2, #2
 8000de6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000de8:	003b      	movs	r3, r7
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dee:	003b      	movs	r3, r7
 8000df0:	2200      	movs	r2, #0
 8000df2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000df4:	003b      	movs	r3, r7
 8000df6:	2101      	movs	r1, #1
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f001 fcf7 	bl	80027ec <HAL_RCC_ClockConfig>
 8000dfe:	0003      	movs	r3, r0
 8000e00:	1e5a      	subs	r2, r3, #1
 8000e02:	4193      	sbcs	r3, r2
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8000e0a:	f000 f939 	bl	8001080 <Error_Handler>
  }
}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b011      	add	sp, #68	; 0x44
 8000e14:	bd90      	pop	{r4, r7, pc}
	...

08000e18 <_ZL12MX_IWDG_Initv>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000e1c:	4b0d      	ldr	r3, [pc, #52]	; (8000e54 <_ZL12MX_IWDG_Initv+0x3c>)
 8000e1e:	4a0e      	ldr	r2, [pc, #56]	; (8000e58 <_ZL12MX_IWDG_Initv+0x40>)
 8000e20:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000e22:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <_ZL12MX_IWDG_Initv+0x3c>)
 8000e24:	2206      	movs	r2, #6
 8000e26:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000e28:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <_ZL12MX_IWDG_Initv+0x3c>)
 8000e2a:	4a0c      	ldr	r2, [pc, #48]	; (8000e5c <_ZL12MX_IWDG_Initv+0x44>)
 8000e2c:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <_ZL12MX_IWDG_Initv+0x3c>)
 8000e30:	4a0a      	ldr	r2, [pc, #40]	; (8000e5c <_ZL12MX_IWDG_Initv+0x44>)
 8000e32:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000e34:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <_ZL12MX_IWDG_Initv+0x3c>)
 8000e36:	0018      	movs	r0, r3
 8000e38:	f001 f95c 	bl	80020f4 <HAL_IWDG_Init>
 8000e3c:	0003      	movs	r3, r0
 8000e3e:	1e5a      	subs	r2, r3, #1
 8000e40:	4193      	sbcs	r3, r2
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <_ZL12MX_IWDG_Initv+0x34>
  {
    Error_Handler();
 8000e48:	f000 f91a 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000e4c:	46c0      	nop			; (mov r8, r8)
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	20000068 	.word	0x20000068
 8000e58:	40003000 	.word	0x40003000
 8000e5c:	00000fff 	.word	0x00000fff

08000e60 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e64:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e66:	4a1e      	ldr	r2, [pc, #120]	; (8000ee0 <_ZL12MX_SPI1_Initv+0x80>)
 8000e68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e6a:	4b1c      	ldr	r3, [pc, #112]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e6c:	2282      	movs	r2, #130	; 0x82
 8000e6e:	0052      	lsls	r2, r2, #1
 8000e70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e72:	4b1a      	ldr	r3, [pc, #104]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e78:	4b18      	ldr	r3, [pc, #96]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e7a:	22e0      	movs	r2, #224	; 0xe0
 8000e7c:	00d2      	lsls	r2, r2, #3
 8000e7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e80:	4b16      	ldr	r3, [pc, #88]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e86:	4b15      	ldr	r3, [pc, #84]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e8c:	4b13      	ldr	r3, [pc, #76]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e8e:	2280      	movs	r2, #128	; 0x80
 8000e90:	0092      	lsls	r2, r2, #2
 8000e92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000e94:	4b11      	ldr	r3, [pc, #68]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e96:	2210      	movs	r2, #16
 8000e98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e9a:	4b10      	ldr	r3, [pc, #64]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000eac:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000eae:	2207      	movs	r2, #7
 8000eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000eba:	2208      	movs	r2, #8
 8000ebc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ebe:	4b07      	ldr	r3, [pc, #28]	; (8000edc <_ZL12MX_SPI1_Initv+0x7c>)
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f001 fdd7 	bl	8002a74 <HAL_SPI_Init>
 8000ec6:	0003      	movs	r3, r0
 8000ec8:	1e5a      	subs	r2, r3, #1
 8000eca:	4193      	sbcs	r3, r2
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <_ZL12MX_SPI1_Initv+0x76>
  {
    Error_Handler();
 8000ed2:	f000 f8d5 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000078 	.word	0x20000078
 8000ee0:	40013000 	.word	0x40013000

08000ee4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ee8:	4b16      	ldr	r3, [pc, #88]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000eea:	4a17      	ldr	r2, [pc, #92]	; (8000f48 <_ZL19MX_USART2_UART_Initv+0x64>)
 8000eec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000ef0:	22e1      	movs	r2, #225	; 0xe1
 8000ef2:	0252      	lsls	r2, r2, #9
 8000ef4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000efc:	4b11      	ldr	r3, [pc, #68]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f02:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f08:	4b0e      	ldr	r3, [pc, #56]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f0a:	220c      	movs	r2, #12
 8000f0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f0e:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f14:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f20:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f26:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f002 fe17 	bl	8003b5c <HAL_UART_Init>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	1e5a      	subs	r2, r3, #1
 8000f32:	4193      	sbcs	r3, r2
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 8000f3a:	f000 f8a1 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000164 	.word	0x20000164
 8000f48:	40004400 	.word	0x40004400

08000f4c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f52:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <_ZL11MX_DMA_Initv+0x48>)
 8000f54:	695a      	ldr	r2, [r3, #20]
 8000f56:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <_ZL11MX_DMA_Initv+0x48>)
 8000f58:	2101      	movs	r1, #1
 8000f5a:	430a      	orrs	r2, r1
 8000f5c:	615a      	str	r2, [r3, #20]
 8000f5e:	4b0d      	ldr	r3, [pc, #52]	; (8000f94 <_ZL11MX_DMA_Initv+0x48>)
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	2201      	movs	r2, #1
 8000f64:	4013      	ands	r3, r2
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	200a      	movs	r0, #10
 8000f70:	f000 fce0 	bl	8001934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000f74:	200a      	movs	r0, #10
 8000f76:	f000 fcf2 	bl	800195e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	200b      	movs	r0, #11
 8000f80:	f000 fcd8 	bl	8001934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000f84:	200b      	movs	r0, #11
 8000f86:	f000 fcea 	bl	800195e <HAL_NVIC_EnableIRQ>

}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b002      	add	sp, #8
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	40021000 	.word	0x40021000

08000f98 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b089      	sub	sp, #36	; 0x24
 8000f9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9e:	240c      	movs	r4, #12
 8000fa0:	193b      	adds	r3, r7, r4
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	2314      	movs	r3, #20
 8000fa6:	001a      	movs	r2, r3
 8000fa8:	2100      	movs	r1, #0
 8000faa:	f004 f88d 	bl	80050c8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	4b30      	ldr	r3, [pc, #192]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fb0:	695a      	ldr	r2, [r3, #20]
 8000fb2:	4b2f      	ldr	r3, [pc, #188]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fb4:	2180      	movs	r1, #128	; 0x80
 8000fb6:	0289      	lsls	r1, r1, #10
 8000fb8:	430a      	orrs	r2, r1
 8000fba:	615a      	str	r2, [r3, #20]
 8000fbc:	4b2c      	ldr	r3, [pc, #176]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fbe:	695a      	ldr	r2, [r3, #20]
 8000fc0:	2380      	movs	r3, #128	; 0x80
 8000fc2:	029b      	lsls	r3, r3, #10
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	60bb      	str	r3, [r7, #8]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fca:	4b29      	ldr	r3, [pc, #164]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fcc:	695a      	ldr	r2, [r3, #20]
 8000fce:	4b28      	ldr	r3, [pc, #160]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fd0:	2180      	movs	r1, #128	; 0x80
 8000fd2:	0309      	lsls	r1, r1, #12
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	615a      	str	r2, [r3, #20]
 8000fd8:	4b25      	ldr	r3, [pc, #148]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fda:	695a      	ldr	r2, [r3, #20]
 8000fdc:	2380      	movs	r3, #128	; 0x80
 8000fde:	031b      	lsls	r3, r3, #12
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	4b22      	ldr	r3, [pc, #136]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fe8:	695a      	ldr	r2, [r3, #20]
 8000fea:	4b21      	ldr	r3, [pc, #132]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fec:	2180      	movs	r1, #128	; 0x80
 8000fee:	02c9      	lsls	r1, r1, #11
 8000ff0:	430a      	orrs	r2, r1
 8000ff2:	615a      	str	r2, [r3, #20]
 8000ff4:	4b1e      	ldr	r3, [pc, #120]	; (8001070 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ff6:	695a      	ldr	r2, [r3, #20]
 8000ff8:	2380      	movs	r3, #128	; 0x80
 8000ffa:	02db      	lsls	r3, r3, #11
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	603b      	str	r3, [r7, #0]
 8001000:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001002:	23f8      	movs	r3, #248	; 0xf8
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	481b      	ldr	r0, [pc, #108]	; (8001074 <_ZL12MX_GPIO_Initv+0xdc>)
 8001008:	2201      	movs	r2, #1
 800100a:	0019      	movs	r1, r3
 800100c:	f001 f854 	bl	80020b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8001010:	4919      	ldr	r1, [pc, #100]	; (8001078 <_ZL12MX_GPIO_Initv+0xe0>)
 8001012:	4b1a      	ldr	r3, [pc, #104]	; (800107c <_ZL12MX_GPIO_Initv+0xe4>)
 8001014:	2201      	movs	r2, #1
 8001016:	0018      	movs	r0, r3
 8001018:	f001 f84e 	bl	80020b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);

  /*Configure GPIO pins : PC5 PC6 PC7 PC8
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800101c:	193b      	adds	r3, r7, r4
 800101e:	22f8      	movs	r2, #248	; 0xf8
 8001020:	0092      	lsls	r2, r2, #2
 8001022:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001024:	193b      	adds	r3, r7, r4
 8001026:	2201      	movs	r2, #1
 8001028:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800102a:	193b      	adds	r3, r7, r4
 800102c:	2201      	movs	r2, #1
 800102e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001030:	193b      	adds	r3, r7, r4
 8001032:	2203      	movs	r2, #3
 8001034:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001036:	193b      	adds	r3, r7, r4
 8001038:	4a0e      	ldr	r2, [pc, #56]	; (8001074 <_ZL12MX_GPIO_Initv+0xdc>)
 800103a:	0019      	movs	r1, r3
 800103c:	0010      	movs	r0, r2
 800103e:	f000 fecb 	bl	8001dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8001042:	0021      	movs	r1, r4
 8001044:	187b      	adds	r3, r7, r1
 8001046:	4a0c      	ldr	r2, [pc, #48]	; (8001078 <_ZL12MX_GPIO_Initv+0xe0>)
 8001048:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104a:	187b      	adds	r3, r7, r1
 800104c:	2201      	movs	r2, #1
 800104e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001050:	187b      	adds	r3, r7, r1
 8001052:	2201      	movs	r2, #1
 8001054:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001056:	187b      	adds	r3, r7, r1
 8001058:	2203      	movs	r2, #3
 800105a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105c:	187b      	adds	r3, r7, r1
 800105e:	4a07      	ldr	r2, [pc, #28]	; (800107c <_ZL12MX_GPIO_Initv+0xe4>)
 8001060:	0019      	movs	r1, r3
 8001062:	0010      	movs	r0, r2
 8001064:	f000 feb8 	bl	8001dd8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001068:	46c0      	nop			; (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	b009      	add	sp, #36	; 0x24
 800106e:	bd90      	pop	{r4, r7, pc}
 8001070:	40021000 	.word	0x40021000
 8001074:	48000800 	.word	0x48000800
 8001078:	0000f007 	.word	0x0000f007
 800107c:	48000400 	.word	0x48000400

08001080 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001084:	b672      	cpsid	i
}
 8001086:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001088:	e7fe      	b.n	8001088 <Error_Handler+0x8>
	...

0800108c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800108c:	b5b0      	push	{r4, r5, r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d120      	bne.n	80010de <_Z41__static_initialization_and_destruction_0ii+0x52>
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	4a1b      	ldr	r2, [pc, #108]	; (800110c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d11c      	bne.n	80010de <_Z41__static_initialization_and_destruction_0ii+0x52>
CTimer uartRxTim;
 80010a4:	481a      	ldr	r0, [pc, #104]	; (8001110 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80010a6:	2300      	movs	r3, #0
 80010a8:	2200      	movs	r2, #0
 80010aa:	2100      	movs	r1, #0
 80010ac:	f000 fa22 	bl	80014f4 <_ZN6CTimerC1Embb>
CTimer uartTxTim;
 80010b0:	4818      	ldr	r0, [pc, #96]	; (8001114 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80010b2:	2300      	movs	r3, #0
 80010b4:	2200      	movs	r2, #0
 80010b6:	2100      	movs	r1, #0
 80010b8:	f000 fa1c 	bl	80014f4 <_ZN6CTimerC1Embb>
CTimer uartTxDelay;
 80010bc:	4816      	ldr	r0, [pc, #88]	; (8001118 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80010be:	2300      	movs	r3, #0
 80010c0:	2200      	movs	r2, #0
 80010c2:	2100      	movs	r1, #0
 80010c4:	f000 fa16 	bl	80014f4 <_ZN6CTimerC1Embb>
SpiPort spiPort[12];
 80010c8:	4b14      	ldr	r3, [pc, #80]	; (800111c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80010ca:	240b      	movs	r4, #11
 80010cc:	001d      	movs	r5, r3
 80010ce:	2c00      	cmp	r4, #0
 80010d0:	db05      	blt.n	80010de <_Z41__static_initialization_and_destruction_0ii+0x52>
 80010d2:	0028      	movs	r0, r5
 80010d4:	f7ff f8a4 	bl	8000220 <_ZN7SpiPortC1Ev>
 80010d8:	3528      	adds	r5, #40	; 0x28
 80010da:	3c01      	subs	r4, #1
 80010dc:	e7f7      	b.n	80010ce <_Z41__static_initialization_and_destruction_0ii+0x42>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d10f      	bne.n	8001104 <_Z41__static_initialization_and_destruction_0ii+0x78>
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4a09      	ldr	r2, [pc, #36]	; (800110c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d10b      	bne.n	8001104 <_Z41__static_initialization_and_destruction_0ii+0x78>
CTimer uartTxDelay;
 80010ec:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80010ee:	0018      	movs	r0, r3
 80010f0:	f000 fa2c 	bl	800154c <_ZN6CTimerD1Ev>
CTimer uartTxTim;
 80010f4:	4b07      	ldr	r3, [pc, #28]	; (8001114 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80010f6:	0018      	movs	r0, r3
 80010f8:	f000 fa28 	bl	800154c <_ZN6CTimerD1Ev>
CTimer uartRxTim;
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80010fe:	0018      	movs	r0, r3
 8001100:	f000 fa24 	bl	800154c <_ZN6CTimerD1Ev>
}
 8001104:	46c0      	nop			; (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	b002      	add	sp, #8
 800110a:	bdb0      	pop	{r4, r5, r7, pc}
 800110c:	0000ffff 	.word	0x0000ffff
 8001110:	20000278 	.word	0x20000278
 8001114:	20000288 	.word	0x20000288
 8001118:	20000298 	.word	0x20000298
 800111c:	2000037c 	.word	0x2000037c

08001120 <_GLOBAL__sub_I_hiwdg>:
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <_GLOBAL__sub_I_hiwdg+0x14>)
 8001126:	0019      	movs	r1, r3
 8001128:	2001      	movs	r0, #1
 800112a:	f7ff ffaf 	bl	800108c <_Z41__static_initialization_and_destruction_0ii>
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	0000ffff 	.word	0x0000ffff

08001138 <_GLOBAL__sub_D_hiwdg>:
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
 800113c:	4b03      	ldr	r3, [pc, #12]	; (800114c <_GLOBAL__sub_D_hiwdg+0x14>)
 800113e:	0019      	movs	r1, r3
 8001140:	2000      	movs	r0, #0
 8001142:	f7ff ffa3 	bl	800108c <_Z41__static_initialization_and_destruction_0ii>
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	0000ffff 	.word	0x0000ffff

08001150 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <HAL_MspInit+0x44>)
 8001158:	699a      	ldr	r2, [r3, #24]
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <HAL_MspInit+0x44>)
 800115c:	2101      	movs	r1, #1
 800115e:	430a      	orrs	r2, r1
 8001160:	619a      	str	r2, [r3, #24]
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <HAL_MspInit+0x44>)
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	2201      	movs	r2, #1
 8001168:	4013      	ands	r3, r2
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <HAL_MspInit+0x44>)
 8001170:	69da      	ldr	r2, [r3, #28]
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <HAL_MspInit+0x44>)
 8001174:	2180      	movs	r1, #128	; 0x80
 8001176:	0549      	lsls	r1, r1, #21
 8001178:	430a      	orrs	r2, r1
 800117a:	61da      	str	r2, [r3, #28]
 800117c:	4b05      	ldr	r3, [pc, #20]	; (8001194 <HAL_MspInit+0x44>)
 800117e:	69da      	ldr	r2, [r3, #28]
 8001180:	2380      	movs	r3, #128	; 0x80
 8001182:	055b      	lsls	r3, r3, #21
 8001184:	4013      	ands	r3, r2
 8001186:	603b      	str	r3, [r7, #0]
 8001188:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	46bd      	mov	sp, r7
 800118e:	b002      	add	sp, #8
 8001190:	bd80      	pop	{r7, pc}
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	40021000 	.word	0x40021000

08001198 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001198:	b590      	push	{r4, r7, lr}
 800119a:	b08b      	sub	sp, #44	; 0x2c
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	2414      	movs	r4, #20
 80011a2:	193b      	adds	r3, r7, r4
 80011a4:	0018      	movs	r0, r3
 80011a6:	2314      	movs	r3, #20
 80011a8:	001a      	movs	r2, r3
 80011aa:	2100      	movs	r1, #0
 80011ac:	f003 ff8c 	bl	80050c8 <memset>
  if(hspi->Instance==SPI1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a47      	ldr	r2, [pc, #284]	; (80012d4 <HAL_SPI_MspInit+0x13c>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d000      	beq.n	80011bc <HAL_SPI_MspInit+0x24>
 80011ba:	e086      	b.n	80012ca <HAL_SPI_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011bc:	4b46      	ldr	r3, [pc, #280]	; (80012d8 <HAL_SPI_MspInit+0x140>)
 80011be:	699a      	ldr	r2, [r3, #24]
 80011c0:	4b45      	ldr	r3, [pc, #276]	; (80012d8 <HAL_SPI_MspInit+0x140>)
 80011c2:	2180      	movs	r1, #128	; 0x80
 80011c4:	0149      	lsls	r1, r1, #5
 80011c6:	430a      	orrs	r2, r1
 80011c8:	619a      	str	r2, [r3, #24]
 80011ca:	4b43      	ldr	r3, [pc, #268]	; (80012d8 <HAL_SPI_MspInit+0x140>)
 80011cc:	699a      	ldr	r2, [r3, #24]
 80011ce:	2380      	movs	r3, #128	; 0x80
 80011d0:	015b      	lsls	r3, r3, #5
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d8:	4b3f      	ldr	r3, [pc, #252]	; (80012d8 <HAL_SPI_MspInit+0x140>)
 80011da:	695a      	ldr	r2, [r3, #20]
 80011dc:	4b3e      	ldr	r3, [pc, #248]	; (80012d8 <HAL_SPI_MspInit+0x140>)
 80011de:	2180      	movs	r1, #128	; 0x80
 80011e0:	0289      	lsls	r1, r1, #10
 80011e2:	430a      	orrs	r2, r1
 80011e4:	615a      	str	r2, [r3, #20]
 80011e6:	4b3c      	ldr	r3, [pc, #240]	; (80012d8 <HAL_SPI_MspInit+0x140>)
 80011e8:	695a      	ldr	r2, [r3, #20]
 80011ea:	2380      	movs	r3, #128	; 0x80
 80011ec:	029b      	lsls	r3, r3, #10
 80011ee:	4013      	ands	r3, r2
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80011f4:	0021      	movs	r1, r4
 80011f6:	187b      	adds	r3, r7, r1
 80011f8:	22e0      	movs	r2, #224	; 0xe0
 80011fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fc:	187b      	adds	r3, r7, r1
 80011fe:	2202      	movs	r2, #2
 8001200:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	187b      	adds	r3, r7, r1
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001208:	187b      	adds	r3, r7, r1
 800120a:	2203      	movs	r2, #3
 800120c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800120e:	187b      	adds	r3, r7, r1
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001214:	187a      	adds	r2, r7, r1
 8001216:	2390      	movs	r3, #144	; 0x90
 8001218:	05db      	lsls	r3, r3, #23
 800121a:	0011      	movs	r1, r2
 800121c:	0018      	movs	r0, r3
 800121e:	f000 fddb 	bl	8001dd8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001222:	4b2e      	ldr	r3, [pc, #184]	; (80012dc <HAL_SPI_MspInit+0x144>)
 8001224:	4a2e      	ldr	r2, [pc, #184]	; (80012e0 <HAL_SPI_MspInit+0x148>)
 8001226:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001228:	4b2c      	ldr	r3, [pc, #176]	; (80012dc <HAL_SPI_MspInit+0x144>)
 800122a:	2200      	movs	r2, #0
 800122c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800122e:	4b2b      	ldr	r3, [pc, #172]	; (80012dc <HAL_SPI_MspInit+0x144>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001234:	4b29      	ldr	r3, [pc, #164]	; (80012dc <HAL_SPI_MspInit+0x144>)
 8001236:	2280      	movs	r2, #128	; 0x80
 8001238:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800123a:	4b28      	ldr	r3, [pc, #160]	; (80012dc <HAL_SPI_MspInit+0x144>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001240:	4b26      	ldr	r3, [pc, #152]	; (80012dc <HAL_SPI_MspInit+0x144>)
 8001242:	2200      	movs	r2, #0
 8001244:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001246:	4b25      	ldr	r3, [pc, #148]	; (80012dc <HAL_SPI_MspInit+0x144>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800124c:	4b23      	ldr	r3, [pc, #140]	; (80012dc <HAL_SPI_MspInit+0x144>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001252:	4b22      	ldr	r3, [pc, #136]	; (80012dc <HAL_SPI_MspInit+0x144>)
 8001254:	0018      	movs	r0, r3
 8001256:	f000 fb9f 	bl	8001998 <HAL_DMA_Init>
 800125a:	1e03      	subs	r3, r0, #0
 800125c:	d001      	beq.n	8001262 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 800125e:	f7ff ff0f 	bl	8001080 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a1d      	ldr	r2, [pc, #116]	; (80012dc <HAL_SPI_MspInit+0x144>)
 8001266:	659a      	str	r2, [r3, #88]	; 0x58
 8001268:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <HAL_SPI_MspInit+0x144>)
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800126e:	4b1d      	ldr	r3, [pc, #116]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 8001270:	4a1d      	ldr	r2, [pc, #116]	; (80012e8 <HAL_SPI_MspInit+0x150>)
 8001272:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001274:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 8001276:	2210      	movs	r2, #16
 8001278:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800127a:	4b1a      	ldr	r3, [pc, #104]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001280:	4b18      	ldr	r3, [pc, #96]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 8001282:	2280      	movs	r2, #128	; 0x80
 8001284:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001286:	4b17      	ldr	r3, [pc, #92]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 8001288:	2200      	movs	r2, #0
 800128a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800128c:	4b15      	ldr	r3, [pc, #84]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 800128e:	2200      	movs	r2, #0
 8001290:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001292:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 8001294:	2200      	movs	r2, #0
 8001296:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001298:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 800129a:	2200      	movs	r2, #0
 800129c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800129e:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 80012a0:	0018      	movs	r0, r3
 80012a2:	f000 fb79 	bl	8001998 <HAL_DMA_Init>
 80012a6:	1e03      	subs	r3, r0, #0
 80012a8:	d001      	beq.n	80012ae <HAL_SPI_MspInit+0x116>
    {
      Error_Handler();
 80012aa:	f7ff fee9 	bl	8001080 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a0c      	ldr	r2, [pc, #48]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 80012b2:	655a      	str	r2, [r3, #84]	; 0x54
 80012b4:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <HAL_SPI_MspInit+0x14c>)
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	2019      	movs	r0, #25
 80012c0:	f000 fb38 	bl	8001934 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80012c4:	2019      	movs	r0, #25
 80012c6:	f000 fb4a 	bl	800195e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	46bd      	mov	sp, r7
 80012ce:	b00b      	add	sp, #44	; 0x2c
 80012d0:	bd90      	pop	{r4, r7, pc}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	40013000 	.word	0x40013000
 80012d8:	40021000 	.word	0x40021000
 80012dc:	200000dc 	.word	0x200000dc
 80012e0:	4002001c 	.word	0x4002001c
 80012e4:	20000120 	.word	0x20000120
 80012e8:	40020030 	.word	0x40020030

080012ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012ec:	b590      	push	{r4, r7, lr}
 80012ee:	b08b      	sub	sp, #44	; 0x2c
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	2414      	movs	r4, #20
 80012f6:	193b      	adds	r3, r7, r4
 80012f8:	0018      	movs	r0, r3
 80012fa:	2314      	movs	r3, #20
 80012fc:	001a      	movs	r2, r3
 80012fe:	2100      	movs	r1, #0
 8001300:	f003 fee2 	bl	80050c8 <memset>
  if(huart->Instance==USART2)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a47      	ldr	r2, [pc, #284]	; (8001428 <HAL_UART_MspInit+0x13c>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d000      	beq.n	8001310 <HAL_UART_MspInit+0x24>
 800130e:	e086      	b.n	800141e <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001310:	4b46      	ldr	r3, [pc, #280]	; (800142c <HAL_UART_MspInit+0x140>)
 8001312:	69da      	ldr	r2, [r3, #28]
 8001314:	4b45      	ldr	r3, [pc, #276]	; (800142c <HAL_UART_MspInit+0x140>)
 8001316:	2180      	movs	r1, #128	; 0x80
 8001318:	0289      	lsls	r1, r1, #10
 800131a:	430a      	orrs	r2, r1
 800131c:	61da      	str	r2, [r3, #28]
 800131e:	4b43      	ldr	r3, [pc, #268]	; (800142c <HAL_UART_MspInit+0x140>)
 8001320:	69da      	ldr	r2, [r3, #28]
 8001322:	2380      	movs	r3, #128	; 0x80
 8001324:	029b      	lsls	r3, r3, #10
 8001326:	4013      	ands	r3, r2
 8001328:	613b      	str	r3, [r7, #16]
 800132a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800132c:	4b3f      	ldr	r3, [pc, #252]	; (800142c <HAL_UART_MspInit+0x140>)
 800132e:	695a      	ldr	r2, [r3, #20]
 8001330:	4b3e      	ldr	r3, [pc, #248]	; (800142c <HAL_UART_MspInit+0x140>)
 8001332:	2180      	movs	r1, #128	; 0x80
 8001334:	0289      	lsls	r1, r1, #10
 8001336:	430a      	orrs	r2, r1
 8001338:	615a      	str	r2, [r3, #20]
 800133a:	4b3c      	ldr	r3, [pc, #240]	; (800142c <HAL_UART_MspInit+0x140>)
 800133c:	695a      	ldr	r2, [r3, #20]
 800133e:	2380      	movs	r3, #128	; 0x80
 8001340:	029b      	lsls	r3, r3, #10
 8001342:	4013      	ands	r3, r2
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001348:	0021      	movs	r1, r4
 800134a:	187b      	adds	r3, r7, r1
 800134c:	220c      	movs	r2, #12
 800134e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001350:	187b      	adds	r3, r7, r1
 8001352:	2202      	movs	r2, #2
 8001354:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	187b      	adds	r3, r7, r1
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800135c:	187b      	adds	r3, r7, r1
 800135e:	2203      	movs	r2, #3
 8001360:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001362:	187b      	adds	r3, r7, r1
 8001364:	2201      	movs	r2, #1
 8001366:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001368:	187a      	adds	r2, r7, r1
 800136a:	2390      	movs	r3, #144	; 0x90
 800136c:	05db      	lsls	r3, r3, #23
 800136e:	0011      	movs	r1, r2
 8001370:	0018      	movs	r0, r3
 8001372:	f000 fd31 	bl	8001dd8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8001376:	4b2e      	ldr	r3, [pc, #184]	; (8001430 <HAL_UART_MspInit+0x144>)
 8001378:	4a2e      	ldr	r2, [pc, #184]	; (8001434 <HAL_UART_MspInit+0x148>)
 800137a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800137c:	4b2c      	ldr	r3, [pc, #176]	; (8001430 <HAL_UART_MspInit+0x144>)
 800137e:	2200      	movs	r2, #0
 8001380:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001382:	4b2b      	ldr	r3, [pc, #172]	; (8001430 <HAL_UART_MspInit+0x144>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001388:	4b29      	ldr	r3, [pc, #164]	; (8001430 <HAL_UART_MspInit+0x144>)
 800138a:	2280      	movs	r2, #128	; 0x80
 800138c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800138e:	4b28      	ldr	r3, [pc, #160]	; (8001430 <HAL_UART_MspInit+0x144>)
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001394:	4b26      	ldr	r3, [pc, #152]	; (8001430 <HAL_UART_MspInit+0x144>)
 8001396:	2200      	movs	r2, #0
 8001398:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800139a:	4b25      	ldr	r3, [pc, #148]	; (8001430 <HAL_UART_MspInit+0x144>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013a0:	4b23      	ldr	r3, [pc, #140]	; (8001430 <HAL_UART_MspInit+0x144>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80013a6:	4b22      	ldr	r3, [pc, #136]	; (8001430 <HAL_UART_MspInit+0x144>)
 80013a8:	0018      	movs	r0, r3
 80013aa:	f000 faf5 	bl	8001998 <HAL_DMA_Init>
 80013ae:	1e03      	subs	r3, r0, #0
 80013b0:	d001      	beq.n	80013b6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80013b2:	f7ff fe65 	bl	8001080 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a1d      	ldr	r2, [pc, #116]	; (8001430 <HAL_UART_MspInit+0x144>)
 80013ba:	675a      	str	r2, [r3, #116]	; 0x74
 80013bc:	4b1c      	ldr	r3, [pc, #112]	; (8001430 <HAL_UART_MspInit+0x144>)
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80013c2:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013c4:	4a1d      	ldr	r2, [pc, #116]	; (800143c <HAL_UART_MspInit+0x150>)
 80013c6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013ca:	2210      	movs	r2, #16
 80013cc:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013d4:	4b18      	ldr	r3, [pc, #96]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013d6:	2280      	movs	r2, #128	; 0x80
 80013d8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013da:	4b17      	ldr	r3, [pc, #92]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013e0:	4b15      	ldr	r3, [pc, #84]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80013e6:	4b14      	ldr	r3, [pc, #80]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80013ec:	4b12      	ldr	r3, [pc, #72]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80013f2:	4b11      	ldr	r3, [pc, #68]	; (8001438 <HAL_UART_MspInit+0x14c>)
 80013f4:	0018      	movs	r0, r3
 80013f6:	f000 facf 	bl	8001998 <HAL_DMA_Init>
 80013fa:	1e03      	subs	r3, r0, #0
 80013fc:	d001      	beq.n	8001402 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 80013fe:	f7ff fe3f 	bl	8001080 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a0c      	ldr	r2, [pc, #48]	; (8001438 <HAL_UART_MspInit+0x14c>)
 8001406:	671a      	str	r2, [r3, #112]	; 0x70
 8001408:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <HAL_UART_MspInit+0x14c>)
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	201c      	movs	r0, #28
 8001414:	f000 fa8e 	bl	8001934 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001418:	201c      	movs	r0, #28
 800141a:	f000 faa0 	bl	800195e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	46bd      	mov	sp, r7
 8001422:	b00b      	add	sp, #44	; 0x2c
 8001424:	bd90      	pop	{r4, r7, pc}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	40004400 	.word	0x40004400
 800142c:	40021000 	.word	0x40021000
 8001430:	200001ec 	.word	0x200001ec
 8001434:	40020058 	.word	0x40020058
 8001438:	20000230 	.word	0x20000230
 800143c:	40020044 	.word	0x40020044

08001440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <NMI_Handler+0x4>

08001446 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144a:	e7fe      	b.n	800144a <HardFault_Handler+0x4>

0800144c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001450:	46c0      	nop			; (mov r8, r8)
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001464:	f000 f932 	bl	80016cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001468:	46c0      	nop			; (mov r8, r8)
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001474:	4b05      	ldr	r3, [pc, #20]	; (800148c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8001476:	0018      	movs	r0, r3
 8001478:	f000 fbb9 	bl	8001bee <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800147c:	4b04      	ldr	r3, [pc, #16]	; (8001490 <DMA1_Channel2_3_IRQHandler+0x20>)
 800147e:	0018      	movs	r0, r3
 8001480:	f000 fbb5 	bl	8001bee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001484:	46c0      	nop			; (mov r8, r8)
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	200000dc 	.word	0x200000dc
 8001490:	20000120 	.word	0x20000120

08001494 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001498:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <DMA1_Channel4_5_IRQHandler+0x1c>)
 800149a:	0018      	movs	r0, r3
 800149c:	f000 fba7 	bl	8001bee <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80014a0:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <DMA1_Channel4_5_IRQHandler+0x20>)
 80014a2:	0018      	movs	r0, r3
 80014a4:	f000 fba3 	bl	8001bee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80014a8:	46c0      	nop			; (mov r8, r8)
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	46c0      	nop			; (mov r8, r8)
 80014b0:	20000230 	.word	0x20000230
 80014b4:	200001ec 	.word	0x200001ec

080014b8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80014bc:	4b03      	ldr	r3, [pc, #12]	; (80014cc <SPI1_IRQHandler+0x14>)
 80014be:	0018      	movs	r0, r3
 80014c0:	f001 fe6e 	bl	80031a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80014c4:	46c0      	nop			; (mov r8, r8)
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	20000078 	.word	0x20000078

080014d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014d4:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <USART2_IRQHandler+0x14>)
 80014d6:	0018      	movs	r0, r3
 80014d8:	f002 fd2a 	bl	8003f30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014dc:	46c0      	nop			; (mov r8, r8)
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	20000164 	.word	0x20000164

080014e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80014ec:	46c0      	nop			; (mov r8, r8)
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <_ZN6CTimerC1Embb>:

unsigned long CTimer::m_wCountTimer = 0;			// 

unsigned long CTimer::m_wCountTick_RealmSec = 0;	//   

CTimer::CTimer (unsigned long lDefaultTime, bool bONEvent, bool bON)
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	0019      	movs	r1, r3
 8001500:	1dfb      	adds	r3, r7, #7
 8001502:	701a      	strb	r2, [r3, #0]
 8001504:	1dbb      	adds	r3, r7, #6
 8001506:	1c0a      	adds	r2, r1, #0
 8001508:	701a      	strb	r2, [r3, #0]
{
	SetDefault (lDefaultTime, bONEvent);
 800150a:	1dfb      	adds	r3, r7, #7
 800150c:	781a      	ldrb	r2, [r3, #0]
 800150e:	68b9      	ldr	r1, [r7, #8]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	0018      	movs	r0, r3
 8001514:	f000 f84e 	bl	80015b4 <_ZN6CTimer10SetDefaultEmb>
	Tm.On = bON;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	1dba      	adds	r2, r7, #6
 800151c:	7812      	ldrb	r2, [r2, #0]
 800151e:	2101      	movs	r1, #1
 8001520:	0010      	movs	r0, r2
 8001522:	4008      	ands	r0, r1
 8001524:	7b1a      	ldrb	r2, [r3, #12]
 8001526:	2101      	movs	r1, #1
 8001528:	438a      	bics	r2, r1
 800152a:	1c11      	adds	r1, r2, #0
 800152c:	1c02      	adds	r2, r0, #0
 800152e:	430a      	orrs	r2, r1
 8001530:	731a      	strb	r2, [r3, #12]

	m_wCountTimer++;
 8001532:	4b05      	ldr	r3, [pc, #20]	; (8001548 <_ZN6CTimerC1Embb+0x54>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	1c5a      	adds	r2, r3, #1
 8001538:	4b03      	ldr	r3, [pc, #12]	; (8001548 <_ZN6CTimerC1Embb+0x54>)
 800153a:	601a      	str	r2, [r3, #0]
}
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	0018      	movs	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	b004      	add	sp, #16
 8001544:	bd80      	pop	{r7, pc}
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	20000560 	.word	0x20000560

0800154c <_ZN6CTimerD1Ev>:

CTimer::~CTimer ()
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
{
	m_wCountTimer--;
 8001554:	4b04      	ldr	r3, [pc, #16]	; (8001568 <_ZN6CTimerD1Ev+0x1c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	1e5a      	subs	r2, r3, #1
 800155a:	4b03      	ldr	r3, [pc, #12]	; (8001568 <_ZN6CTimerD1Ev+0x1c>)
 800155c:	601a      	str	r2, [r3, #0]
}
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	0018      	movs	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	b002      	add	sp, #8
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000560 	.word	0x20000560

0800156c <_ZN6CTimer3RunEv>:

    return mS;
}

void CTimer::Run (void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	if (Tm.On)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	7b1b      	ldrb	r3, [r3, #12]
 8001578:	2201      	movs	r2, #1
 800157a:	4013      	ands	r3, r2
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b00      	cmp	r3, #0
 8001580:	d012      	beq.n	80015a8 <_ZN6CTimer3RunEv+0x3c>
	{
		if (m_wCountTick <= (m_wCountTick_RealmSec - m_wCountTick_start))
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <_ZN6CTimer3RunEv+0x44>)
 8001588:	6819      	ldr	r1, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	1acb      	subs	r3, r1, r3
 8001590:	429a      	cmp	r2, r3
 8001592:	d809      	bhi.n	80015a8 <_ZN6CTimer3RunEv+0x3c>
		{
			Tm.Fl = TIMEREVENT_ON;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	7b1a      	ldrb	r2, [r3, #12]
 8001598:	2102      	movs	r1, #2
 800159a:	430a      	orrs	r2, r1
 800159c:	731a      	strb	r2, [r3, #12]
			Tm.On = TIMER_OFF;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	7b1a      	ldrb	r2, [r3, #12]
 80015a2:	2101      	movs	r1, #1
 80015a4:	438a      	bics	r2, r1
 80015a6:	731a      	strb	r2, [r3, #12]
		}
	}
}
 80015a8:	46c0      	nop			; (mov r8, r8)
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b002      	add	sp, #8
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000564 	.word	0x20000564

080015b4 <_ZN6CTimer10SetDefaultEmb>:
{
    return ((unsigned long) m_wCountTick);
}

void CTimer::SetDefault (unsigned long lDefaultTime, bool bONEvent)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	1dfb      	adds	r3, r7, #7
 80015c0:	701a      	strb	r2, [r3, #0]
	Tm.mSec = 1;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	7b1a      	ldrb	r2, [r3, #12]
 80015c6:	2104      	movs	r1, #4
 80015c8:	430a      	orrs	r2, r1
 80015ca:	731a      	strb	r2, [r3, #12]
	//m_pCountTick_RealT = &m_wCountTick_RealmSec;
	m_wCountTick = m_wDefaultCountTick = lDefaultTime;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	685a      	ldr	r2, [r3, #4]
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	601a      	str	r2, [r3, #0]
	m_wCountTick_start = m_wCountTick_RealmSec;				//      
 80015da:	4b0d      	ldr	r3, [pc, #52]	; (8001610 <_ZN6CTimer10SetDefaultEmb+0x5c>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	609a      	str	r2, [r3, #8]
//m_wCountTick_Real++;
	Tm.On = TIMER_ON;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	7b1a      	ldrb	r2, [r3, #12]
 80015e6:	2101      	movs	r1, #1
 80015e8:	430a      	orrs	r2, r1
 80015ea:	731a      	strb	r2, [r3, #12]
	Tm.Fl = bONEvent;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	1dfa      	adds	r2, r7, #7
 80015f0:	7812      	ldrb	r2, [r2, #0]
 80015f2:	2101      	movs	r1, #1
 80015f4:	400a      	ands	r2, r1
 80015f6:	1890      	adds	r0, r2, r2
 80015f8:	7b1a      	ldrb	r2, [r3, #12]
 80015fa:	2102      	movs	r1, #2
 80015fc:	438a      	bics	r2, r1
 80015fe:	1c11      	adds	r1, r2, #0
 8001600:	1c02      	adds	r2, r0, #0
 8001602:	430a      	orrs	r2, r1
 8001604:	731a      	strb	r2, [r3, #12]
}
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	46bd      	mov	sp, r7
 800160a:	b004      	add	sp, #16
 800160c:	bd80      	pop	{r7, pc}
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	20000564 	.word	0x20000564

08001614 <_ZN6CTimer5ResetEv>:
	Tm.On = TIMER_ON;
	Tm.Fl = TIMEREVENT_OFF;
}

void CTimer::Reset (void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	m_wCountTick = m_wDefaultCountTick;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685a      	ldr	r2, [r3, #4]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	601a      	str	r2, [r3, #0]

	//m_pCountTick_RealT = &m_wCountTick_RealmSec;
	m_wCountTick_start = m_wCountTick_RealmSec;
 8001624:	4b08      	ldr	r3, [pc, #32]	; (8001648 <_ZN6CTimer5ResetEv+0x34>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	609a      	str	r2, [r3, #8]

	Tm.On = TIMER_ON;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	7b1a      	ldrb	r2, [r3, #12]
 8001630:	2101      	movs	r1, #1
 8001632:	430a      	orrs	r2, r1
 8001634:	731a      	strb	r2, [r3, #12]
	Tm.Fl = TIMEREVENT_OFF;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	7b1a      	ldrb	r2, [r3, #12]
 800163a:	2102      	movs	r1, #2
 800163c:	438a      	bics	r2, r1
 800163e:	731a      	strb	r2, [r3, #12]
}
 8001640:	46c0      	nop			; (mov r8, r8)
 8001642:	46bd      	mov	sp, r7
 8001644:	b002      	add	sp, #8
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000564 	.word	0x20000564

0800164c <_ZN6CTimer3OffEv>:

void CTimer::Off (void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	Tm.On = TIMER_OFF;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	7b1a      	ldrb	r2, [r3, #12]
 8001658:	2101      	movs	r1, #1
 800165a:	438a      	bics	r2, r1
 800165c:	731a      	strb	r2, [r3, #12]
	Tm.Fl = TIMEREVENT_OFF;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	7b1a      	ldrb	r2, [r3, #12]
 8001662:	2102      	movs	r1, #2
 8001664:	438a      	bics	r2, r1
 8001666:	731a      	strb	r2, [r3, #12]
}
 8001668:	46c0      	nop			; (mov r8, r8)
 800166a:	46bd      	mov	sp, r7
 800166c:	b002      	add	sp, #8
 800166e:	bd80      	pop	{r7, pc}

08001670 <_ZN6CTimer8GetEventEv>:
{
	Tm.On = TIMER_OFF;
	Tm.Fl = TIMEREVENT_ON;
}

bool CTimer::GetEvent (void)	{ Run (); return (bool)Tm.Fl; }
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	0018      	movs	r0, r3
 800167c:	f7ff ff76 	bl	800156c <_ZN6CTimer3RunEv>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	7b1b      	ldrb	r3, [r3, #12]
 8001684:	2202      	movs	r2, #2
 8001686:	4013      	ands	r3, r2
 8001688:	b2db      	uxtb	r3, r3
 800168a:	1e5a      	subs	r2, r3, #1
 800168c:	4193      	sbcs	r3, r2
 800168e:	b2db      	uxtb	r3, r3
 8001690:	0018      	movs	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	b002      	add	sp, #8
 8001696:	bd80      	pop	{r7, pc}

08001698 <_ZN6CTimer5IsOffEv>:
bool CTimer::IsEvent (void)		{ return (bool) Tm.Fl; }
bool CTimer::IsOn (void)		{ return (bool) (Tm.On || Tm.Fl); }
bool CTimer::IsOff (void)		{ return (bool) (!(Tm.On || Tm.Fl)); }
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	7b1b      	ldrb	r3, [r3, #12]
 80016a4:	2201      	movs	r2, #1
 80016a6:	4013      	ands	r3, r2
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d108      	bne.n	80016c0 <_ZN6CTimer5IsOffEv+0x28>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	7b1b      	ldrb	r3, [r3, #12]
 80016b2:	2202      	movs	r2, #2
 80016b4:	4013      	ands	r3, r2
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d101      	bne.n	80016c0 <_ZN6CTimer5IsOffEv+0x28>
 80016bc:	2301      	movs	r3, #1
 80016be:	e000      	b.n	80016c2 <_ZN6CTimer5IsOffEv+0x2a>
 80016c0:	2300      	movs	r3, #0
 80016c2:	0018      	movs	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b002      	add	sp, #8
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <HAL_IncTick>:
//	if tim6
	CTimer::m_wCountTick_RealmSec++;
}
*/
void HAL_IncTick(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	CTimer::m_wCountTick_RealmSec++;
 80016d0:	4b03      	ldr	r3, [pc, #12]	; (80016e0 <HAL_IncTick+0x14>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	1c5a      	adds	r2, r3, #1
 80016d6:	4b02      	ldr	r3, [pc, #8]	; (80016e0 <HAL_IncTick+0x14>)
 80016d8:	601a      	str	r2, [r3, #0]
}
 80016da:	46c0      	nop			; (mov r8, r8)
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000564 	.word	0x20000564

080016e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016e4:	480d      	ldr	r0, [pc, #52]	; (800171c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016e8:	f7ff fefe 	bl	80014e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016ec:	480c      	ldr	r0, [pc, #48]	; (8001720 <LoopForever+0x6>)
  ldr r1, =_edata
 80016ee:	490d      	ldr	r1, [pc, #52]	; (8001724 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016f0:	4a0d      	ldr	r2, [pc, #52]	; (8001728 <LoopForever+0xe>)
  movs r3, #0
 80016f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016f4:	e002      	b.n	80016fc <LoopCopyDataInit>

080016f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016fa:	3304      	adds	r3, #4

080016fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001700:	d3f9      	bcc.n	80016f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001702:	4a0a      	ldr	r2, [pc, #40]	; (800172c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001704:	4c0a      	ldr	r4, [pc, #40]	; (8001730 <LoopForever+0x16>)
  movs r3, #0
 8001706:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001708:	e001      	b.n	800170e <LoopFillZerobss>

0800170a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800170a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800170c:	3204      	adds	r2, #4

0800170e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800170e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001710:	d3fb      	bcc.n	800170a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001712:	f003 fcb5 	bl	8005080 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001716:	f7ff f8f5 	bl	8000904 <main>

0800171a <LoopForever>:

LoopForever:
    b LoopForever
 800171a:	e7fe      	b.n	800171a <LoopForever>
  ldr   r0, =_estack
 800171c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001720:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001724:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8001728:	08005138 	.word	0x08005138
  ldr r2, =_sbss
 800172c:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8001730:	2000056c 	.word	0x2000056c

08001734 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001734:	e7fe      	b.n	8001734 <ADC1_IRQHandler>
	...

08001738 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <HAL_Init+0x24>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_Init+0x24>)
 8001742:	2110      	movs	r1, #16
 8001744:	430a      	orrs	r2, r1
 8001746:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001748:	2000      	movs	r0, #0
 800174a:	f000 f809 	bl	8001760 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800174e:	f7ff fcff 	bl	8001150 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001752:	2300      	movs	r3, #0
}
 8001754:	0018      	movs	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	40022000 	.word	0x40022000

08001760 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001760:	b590      	push	{r4, r7, lr}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001768:	4b14      	ldr	r3, [pc, #80]	; (80017bc <HAL_InitTick+0x5c>)
 800176a:	681c      	ldr	r4, [r3, #0]
 800176c:	4b14      	ldr	r3, [pc, #80]	; (80017c0 <HAL_InitTick+0x60>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	0019      	movs	r1, r3
 8001772:	23fa      	movs	r3, #250	; 0xfa
 8001774:	0098      	lsls	r0, r3, #2
 8001776:	f7fe fcc7 	bl	8000108 <__udivsi3>
 800177a:	0003      	movs	r3, r0
 800177c:	0019      	movs	r1, r3
 800177e:	0020      	movs	r0, r4
 8001780:	f7fe fcc2 	bl	8000108 <__udivsi3>
 8001784:	0003      	movs	r3, r0
 8001786:	0018      	movs	r0, r3
 8001788:	f000 f8f9 	bl	800197e <HAL_SYSTICK_Config>
 800178c:	1e03      	subs	r3, r0, #0
 800178e:	d001      	beq.n	8001794 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e00f      	b.n	80017b4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2b03      	cmp	r3, #3
 8001798:	d80b      	bhi.n	80017b2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	2301      	movs	r3, #1
 800179e:	425b      	negs	r3, r3
 80017a0:	2200      	movs	r2, #0
 80017a2:	0018      	movs	r0, r3
 80017a4:	f000 f8c6 	bl	8001934 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a8:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_InitTick+0x64>)
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80017ae:	2300      	movs	r3, #0
 80017b0:	e000      	b.n	80017b4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
}
 80017b4:	0018      	movs	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	b003      	add	sp, #12
 80017ba:	bd90      	pop	{r4, r7, pc}
 80017bc:	20000040 	.word	0x20000040
 80017c0:	20000048 	.word	0x20000048
 80017c4:	20000044 	.word	0x20000044

080017c8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b02      	ldr	r3, [pc, #8]	; (80017d8 <HAL_GetTick+0x10>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	0018      	movs	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	46c0      	nop			; (mov r8, r8)
 80017d8:	20000568 	.word	0x20000568

080017dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	0002      	movs	r2, r0
 80017e4:	1dfb      	adds	r3, r7, #7
 80017e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017e8:	1dfb      	adds	r3, r7, #7
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b7f      	cmp	r3, #127	; 0x7f
 80017ee:	d809      	bhi.n	8001804 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017f0:	1dfb      	adds	r3, r7, #7
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	001a      	movs	r2, r3
 80017f6:	231f      	movs	r3, #31
 80017f8:	401a      	ands	r2, r3
 80017fa:	4b04      	ldr	r3, [pc, #16]	; (800180c <__NVIC_EnableIRQ+0x30>)
 80017fc:	2101      	movs	r1, #1
 80017fe:	4091      	lsls	r1, r2
 8001800:	000a      	movs	r2, r1
 8001802:	601a      	str	r2, [r3, #0]
  }
}
 8001804:	46c0      	nop			; (mov r8, r8)
 8001806:	46bd      	mov	sp, r7
 8001808:	b002      	add	sp, #8
 800180a:	bd80      	pop	{r7, pc}
 800180c:	e000e100 	.word	0xe000e100

08001810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001810:	b590      	push	{r4, r7, lr}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	0002      	movs	r2, r0
 8001818:	6039      	str	r1, [r7, #0]
 800181a:	1dfb      	adds	r3, r7, #7
 800181c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800181e:	1dfb      	adds	r3, r7, #7
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b7f      	cmp	r3, #127	; 0x7f
 8001824:	d828      	bhi.n	8001878 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001826:	4a2f      	ldr	r2, [pc, #188]	; (80018e4 <__NVIC_SetPriority+0xd4>)
 8001828:	1dfb      	adds	r3, r7, #7
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	b25b      	sxtb	r3, r3
 800182e:	089b      	lsrs	r3, r3, #2
 8001830:	33c0      	adds	r3, #192	; 0xc0
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	589b      	ldr	r3, [r3, r2]
 8001836:	1dfa      	adds	r2, r7, #7
 8001838:	7812      	ldrb	r2, [r2, #0]
 800183a:	0011      	movs	r1, r2
 800183c:	2203      	movs	r2, #3
 800183e:	400a      	ands	r2, r1
 8001840:	00d2      	lsls	r2, r2, #3
 8001842:	21ff      	movs	r1, #255	; 0xff
 8001844:	4091      	lsls	r1, r2
 8001846:	000a      	movs	r2, r1
 8001848:	43d2      	mvns	r2, r2
 800184a:	401a      	ands	r2, r3
 800184c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	019b      	lsls	r3, r3, #6
 8001852:	22ff      	movs	r2, #255	; 0xff
 8001854:	401a      	ands	r2, r3
 8001856:	1dfb      	adds	r3, r7, #7
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	0018      	movs	r0, r3
 800185c:	2303      	movs	r3, #3
 800185e:	4003      	ands	r3, r0
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001864:	481f      	ldr	r0, [pc, #124]	; (80018e4 <__NVIC_SetPriority+0xd4>)
 8001866:	1dfb      	adds	r3, r7, #7
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	b25b      	sxtb	r3, r3
 800186c:	089b      	lsrs	r3, r3, #2
 800186e:	430a      	orrs	r2, r1
 8001870:	33c0      	adds	r3, #192	; 0xc0
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001876:	e031      	b.n	80018dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001878:	4a1b      	ldr	r2, [pc, #108]	; (80018e8 <__NVIC_SetPriority+0xd8>)
 800187a:	1dfb      	adds	r3, r7, #7
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	0019      	movs	r1, r3
 8001880:	230f      	movs	r3, #15
 8001882:	400b      	ands	r3, r1
 8001884:	3b08      	subs	r3, #8
 8001886:	089b      	lsrs	r3, r3, #2
 8001888:	3306      	adds	r3, #6
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	18d3      	adds	r3, r2, r3
 800188e:	3304      	adds	r3, #4
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	1dfa      	adds	r2, r7, #7
 8001894:	7812      	ldrb	r2, [r2, #0]
 8001896:	0011      	movs	r1, r2
 8001898:	2203      	movs	r2, #3
 800189a:	400a      	ands	r2, r1
 800189c:	00d2      	lsls	r2, r2, #3
 800189e:	21ff      	movs	r1, #255	; 0xff
 80018a0:	4091      	lsls	r1, r2
 80018a2:	000a      	movs	r2, r1
 80018a4:	43d2      	mvns	r2, r2
 80018a6:	401a      	ands	r2, r3
 80018a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	019b      	lsls	r3, r3, #6
 80018ae:	22ff      	movs	r2, #255	; 0xff
 80018b0:	401a      	ands	r2, r3
 80018b2:	1dfb      	adds	r3, r7, #7
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	0018      	movs	r0, r3
 80018b8:	2303      	movs	r3, #3
 80018ba:	4003      	ands	r3, r0
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018c0:	4809      	ldr	r0, [pc, #36]	; (80018e8 <__NVIC_SetPriority+0xd8>)
 80018c2:	1dfb      	adds	r3, r7, #7
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	001c      	movs	r4, r3
 80018c8:	230f      	movs	r3, #15
 80018ca:	4023      	ands	r3, r4
 80018cc:	3b08      	subs	r3, #8
 80018ce:	089b      	lsrs	r3, r3, #2
 80018d0:	430a      	orrs	r2, r1
 80018d2:	3306      	adds	r3, #6
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	18c3      	adds	r3, r0, r3
 80018d8:	3304      	adds	r3, #4
 80018da:	601a      	str	r2, [r3, #0]
}
 80018dc:	46c0      	nop			; (mov r8, r8)
 80018de:	46bd      	mov	sp, r7
 80018e0:	b003      	add	sp, #12
 80018e2:	bd90      	pop	{r4, r7, pc}
 80018e4:	e000e100 	.word	0xe000e100
 80018e8:	e000ed00 	.word	0xe000ed00

080018ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	1e5a      	subs	r2, r3, #1
 80018f8:	2380      	movs	r3, #128	; 0x80
 80018fa:	045b      	lsls	r3, r3, #17
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d301      	bcc.n	8001904 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001900:	2301      	movs	r3, #1
 8001902:	e010      	b.n	8001926 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001904:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <SysTick_Config+0x44>)
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	3a01      	subs	r2, #1
 800190a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800190c:	2301      	movs	r3, #1
 800190e:	425b      	negs	r3, r3
 8001910:	2103      	movs	r1, #3
 8001912:	0018      	movs	r0, r3
 8001914:	f7ff ff7c 	bl	8001810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001918:	4b05      	ldr	r3, [pc, #20]	; (8001930 <SysTick_Config+0x44>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800191e:	4b04      	ldr	r3, [pc, #16]	; (8001930 <SysTick_Config+0x44>)
 8001920:	2207      	movs	r2, #7
 8001922:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001924:	2300      	movs	r3, #0
}
 8001926:	0018      	movs	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	b002      	add	sp, #8
 800192c:	bd80      	pop	{r7, pc}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	e000e010 	.word	0xe000e010

08001934 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
 800193e:	210f      	movs	r1, #15
 8001940:	187b      	adds	r3, r7, r1
 8001942:	1c02      	adds	r2, r0, #0
 8001944:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	187b      	adds	r3, r7, r1
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	b25b      	sxtb	r3, r3
 800194e:	0011      	movs	r1, r2
 8001950:	0018      	movs	r0, r3
 8001952:	f7ff ff5d 	bl	8001810 <__NVIC_SetPriority>
}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	46bd      	mov	sp, r7
 800195a:	b004      	add	sp, #16
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	0002      	movs	r2, r0
 8001966:	1dfb      	adds	r3, r7, #7
 8001968:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800196a:	1dfb      	adds	r3, r7, #7
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	b25b      	sxtb	r3, r3
 8001970:	0018      	movs	r0, r3
 8001972:	f7ff ff33 	bl	80017dc <__NVIC_EnableIRQ>
}
 8001976:	46c0      	nop			; (mov r8, r8)
 8001978:	46bd      	mov	sp, r7
 800197a:	b002      	add	sp, #8
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	0018      	movs	r0, r3
 800198a:	f7ff ffaf 	bl	80018ec <SysTick_Config>
 800198e:	0003      	movs	r3, r0
}
 8001990:	0018      	movs	r0, r3
 8001992:	46bd      	mov	sp, r7
 8001994:	b002      	add	sp, #8
 8001996:	bd80      	pop	{r7, pc}

08001998 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e036      	b.n	8001a1c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2221      	movs	r2, #33	; 0x21
 80019b2:	2102      	movs	r1, #2
 80019b4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	4a18      	ldr	r2, [pc, #96]	; (8001a24 <HAL_DMA_Init+0x8c>)
 80019c2:	4013      	ands	r3, r2
 80019c4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	69db      	ldr	r3, [r3, #28]
 80019ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	0018      	movs	r0, r3
 8001a00:	f000 f9ce 	bl	8001da0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2221      	movs	r2, #33	; 0x21
 8001a0e:	2101      	movs	r1, #1
 8001a10:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2220      	movs	r2, #32
 8001a16:	2100      	movs	r1, #0
 8001a18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b004      	add	sp, #16
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	ffffc00f 	.word	0xffffc00f

08001a28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	60b9      	str	r1, [r7, #8]
 8001a32:	607a      	str	r2, [r7, #4]
 8001a34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a36:	2317      	movs	r3, #23
 8001a38:	18fb      	adds	r3, r7, r3
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2220      	movs	r2, #32
 8001a42:	5c9b      	ldrb	r3, [r3, r2]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d101      	bne.n	8001a4c <HAL_DMA_Start_IT+0x24>
 8001a48:	2302      	movs	r3, #2
 8001a4a:	e04f      	b.n	8001aec <HAL_DMA_Start_IT+0xc4>
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2220      	movs	r2, #32
 8001a50:	2101      	movs	r1, #1
 8001a52:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2221      	movs	r2, #33	; 0x21
 8001a58:	5c9b      	ldrb	r3, [r3, r2]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d13a      	bne.n	8001ad6 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2221      	movs	r2, #33	; 0x21
 8001a64:	2102      	movs	r1, #2
 8001a66:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2101      	movs	r1, #1
 8001a7a:	438a      	bics	r2, r1
 8001a7c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	68b9      	ldr	r1, [r7, #8]
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f000 f95e 	bl	8001d46 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d008      	beq.n	8001aa4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	210e      	movs	r1, #14
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	e00f      	b.n	8001ac4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	210a      	movs	r1, #10
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2104      	movs	r1, #4
 8001ac0:	438a      	bics	r2, r1
 8001ac2:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2101      	movs	r1, #1
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	e007      	b.n	8001ae6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2220      	movs	r2, #32
 8001ada:	2100      	movs	r1, #0
 8001adc:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ade:	2317      	movs	r3, #23
 8001ae0:	18fb      	adds	r3, r7, r3
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001ae6:	2317      	movs	r3, #23
 8001ae8:	18fb      	adds	r3, r7, r3
 8001aea:	781b      	ldrb	r3, [r3, #0]
}
 8001aec:	0018      	movs	r0, r3
 8001aee:	46bd      	mov	sp, r7
 8001af0:	b006      	add	sp, #24
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2221      	movs	r2, #33	; 0x21
 8001b00:	5c9b      	ldrb	r3, [r3, r2]
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d008      	beq.n	8001b1a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2204      	movs	r2, #4
 8001b0c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2220      	movs	r2, #32
 8001b12:	2100      	movs	r1, #0
 8001b14:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e020      	b.n	8001b5c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	210e      	movs	r1, #14
 8001b26:	438a      	bics	r2, r1
 8001b28:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2101      	movs	r1, #1
 8001b36:	438a      	bics	r2, r1
 8001b38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b42:	2101      	movs	r1, #1
 8001b44:	4091      	lsls	r1, r2
 8001b46:	000a      	movs	r2, r1
 8001b48:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2221      	movs	r2, #33	; 0x21
 8001b4e:	2101      	movs	r1, #1
 8001b50:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2220      	movs	r2, #32
 8001b56:	2100      	movs	r1, #0
 8001b58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	b002      	add	sp, #8
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b6c:	210f      	movs	r1, #15
 8001b6e:	187b      	adds	r3, r7, r1
 8001b70:	2200      	movs	r2, #0
 8001b72:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2221      	movs	r2, #33	; 0x21
 8001b78:	5c9b      	ldrb	r3, [r3, r2]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d006      	beq.n	8001b8e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2204      	movs	r2, #4
 8001b84:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001b86:	187b      	adds	r3, r7, r1
 8001b88:	2201      	movs	r2, #1
 8001b8a:	701a      	strb	r2, [r3, #0]
 8001b8c:	e028      	b.n	8001be0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	210e      	movs	r1, #14
 8001b9a:	438a      	bics	r2, r1
 8001b9c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2101      	movs	r1, #1
 8001baa:	438a      	bics	r2, r1
 8001bac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	4091      	lsls	r1, r2
 8001bba:	000a      	movs	r2, r1
 8001bbc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2221      	movs	r2, #33	; 0x21
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2220      	movs	r2, #32
 8001bca:	2100      	movs	r1, #0
 8001bcc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d004      	beq.n	8001be0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	0010      	movs	r0, r2
 8001bde:	4798      	blx	r3
    }
  }
  return status;
 8001be0:	230f      	movs	r3, #15
 8001be2:	18fb      	adds	r3, r7, r3
 8001be4:	781b      	ldrb	r3, [r3, #0]
}
 8001be6:	0018      	movs	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	b004      	add	sp, #16
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b084      	sub	sp, #16
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0a:	2204      	movs	r2, #4
 8001c0c:	409a      	lsls	r2, r3
 8001c0e:	0013      	movs	r3, r2
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	4013      	ands	r3, r2
 8001c14:	d024      	beq.n	8001c60 <HAL_DMA_IRQHandler+0x72>
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	2204      	movs	r2, #4
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d020      	beq.n	8001c60 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2220      	movs	r2, #32
 8001c26:	4013      	ands	r3, r2
 8001c28:	d107      	bne.n	8001c3a <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2104      	movs	r1, #4
 8001c36:	438a      	bics	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c42:	2104      	movs	r1, #4
 8001c44:	4091      	lsls	r1, r2
 8001c46:	000a      	movs	r2, r1
 8001c48:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d100      	bne.n	8001c54 <HAL_DMA_IRQHandler+0x66>
 8001c52:	e06a      	b.n	8001d2a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	0010      	movs	r0, r2
 8001c5c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001c5e:	e064      	b.n	8001d2a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c64:	2202      	movs	r2, #2
 8001c66:	409a      	lsls	r2, r3
 8001c68:	0013      	movs	r3, r2
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d02b      	beq.n	8001cc8 <HAL_DMA_IRQHandler+0xda>
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	2202      	movs	r2, #2
 8001c74:	4013      	ands	r3, r2
 8001c76:	d027      	beq.n	8001cc8 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2220      	movs	r2, #32
 8001c80:	4013      	ands	r3, r2
 8001c82:	d10b      	bne.n	8001c9c <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	210a      	movs	r1, #10
 8001c90:	438a      	bics	r2, r1
 8001c92:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2221      	movs	r2, #33	; 0x21
 8001c98:	2101      	movs	r1, #1
 8001c9a:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ca4:	2102      	movs	r1, #2
 8001ca6:	4091      	lsls	r1, r2
 8001ca8:	000a      	movs	r2, r1
 8001caa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2220      	movs	r2, #32
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d036      	beq.n	8001d2a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	0010      	movs	r0, r2
 8001cc4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001cc6:	e030      	b.n	8001d2a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ccc:	2208      	movs	r2, #8
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	0013      	movs	r3, r2
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	d028      	beq.n	8001d2a <HAL_DMA_IRQHandler+0x13c>
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	2208      	movs	r2, #8
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d024      	beq.n	8001d2a <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	210e      	movs	r1, #14
 8001cec:	438a      	bics	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	4091      	lsls	r1, r2
 8001cfc:	000a      	movs	r2, r1
 8001cfe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2221      	movs	r2, #33	; 0x21
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2220      	movs	r2, #32
 8001d12:	2100      	movs	r1, #0
 8001d14:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d005      	beq.n	8001d2a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	0010      	movs	r0, r2
 8001d26:	4798      	blx	r3
    }
  }
}
 8001d28:	e7ff      	b.n	8001d2a <HAL_DMA_IRQHandler+0x13c>
 8001d2a:	46c0      	nop			; (mov r8, r8)
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	b004      	add	sp, #16
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001d3e:	0018      	movs	r0, r3
 8001d40:	46bd      	mov	sp, r7
 8001d42:	b002      	add	sp, #8
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b084      	sub	sp, #16
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	60f8      	str	r0, [r7, #12]
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
 8001d52:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	4091      	lsls	r1, r2
 8001d60:	000a      	movs	r2, r1
 8001d62:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	2b10      	cmp	r3, #16
 8001d72:	d108      	bne.n	8001d86 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68ba      	ldr	r2, [r7, #8]
 8001d82:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d84:	e007      	b.n	8001d96 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	60da      	str	r2, [r3, #12]
}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	b004      	add	sp, #16
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <DMA_CalcBaseAndBitshift+0x30>)
 8001dae:	4694      	mov	ip, r2
 8001db0:	4463      	add	r3, ip
 8001db2:	2114      	movs	r1, #20
 8001db4:	0018      	movs	r0, r3
 8001db6:	f7fe f9a7 	bl	8000108 <__udivsi3>
 8001dba:	0003      	movs	r3, r0
 8001dbc:	009a      	lsls	r2, r3, #2
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a03      	ldr	r2, [pc, #12]	; (8001dd4 <DMA_CalcBaseAndBitshift+0x34>)
 8001dc6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001dc8:	46c0      	nop			; (mov r8, r8)
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	b002      	add	sp, #8
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	bffdfff8 	.word	0xbffdfff8
 8001dd4:	40020000 	.word	0x40020000

08001dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001de2:	2300      	movs	r3, #0
 8001de4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de6:	e14f      	b.n	8002088 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2101      	movs	r1, #1
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	4091      	lsls	r1, r2
 8001df2:	000a      	movs	r2, r1
 8001df4:	4013      	ands	r3, r2
 8001df6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d100      	bne.n	8001e00 <HAL_GPIO_Init+0x28>
 8001dfe:	e140      	b.n	8002082 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2203      	movs	r2, #3
 8001e06:	4013      	ands	r3, r2
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d005      	beq.n	8001e18 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2203      	movs	r2, #3
 8001e12:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d130      	bne.n	8001e7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	2203      	movs	r2, #3
 8001e24:	409a      	lsls	r2, r3
 8001e26:	0013      	movs	r3, r2
 8001e28:	43da      	mvns	r2, r3
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	68da      	ldr	r2, [r3, #12]
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	409a      	lsls	r2, r3
 8001e3a:	0013      	movs	r3, r2
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e4e:	2201      	movs	r2, #1
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	409a      	lsls	r2, r3
 8001e54:	0013      	movs	r3, r2
 8001e56:	43da      	mvns	r2, r3
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	091b      	lsrs	r3, r3, #4
 8001e64:	2201      	movs	r2, #1
 8001e66:	401a      	ands	r2, r3
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	409a      	lsls	r2, r3
 8001e6c:	0013      	movs	r3, r2
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2203      	movs	r2, #3
 8001e80:	4013      	ands	r3, r2
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	d017      	beq.n	8001eb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	2203      	movs	r2, #3
 8001e92:	409a      	lsls	r2, r3
 8001e94:	0013      	movs	r3, r2
 8001e96:	43da      	mvns	r2, r3
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	409a      	lsls	r2, r3
 8001ea8:	0013      	movs	r3, r2
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	2203      	movs	r2, #3
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d123      	bne.n	8001f0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	08da      	lsrs	r2, r3, #3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	3208      	adds	r2, #8
 8001eca:	0092      	lsls	r2, r2, #2
 8001ecc:	58d3      	ldr	r3, [r2, r3]
 8001ece:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	2207      	movs	r2, #7
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	220f      	movs	r2, #15
 8001eda:	409a      	lsls	r2, r3
 8001edc:	0013      	movs	r3, r2
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	691a      	ldr	r2, [r3, #16]
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	2107      	movs	r1, #7
 8001eee:	400b      	ands	r3, r1
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	409a      	lsls	r2, r3
 8001ef4:	0013      	movs	r3, r2
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	08da      	lsrs	r2, r3, #3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3208      	adds	r2, #8
 8001f04:	0092      	lsls	r2, r2, #2
 8001f06:	6939      	ldr	r1, [r7, #16]
 8001f08:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	2203      	movs	r2, #3
 8001f16:	409a      	lsls	r2, r3
 8001f18:	0013      	movs	r3, r2
 8001f1a:	43da      	mvns	r2, r3
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2203      	movs	r2, #3
 8001f28:	401a      	ands	r2, r3
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	409a      	lsls	r2, r3
 8001f30:	0013      	movs	r3, r2
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	23c0      	movs	r3, #192	; 0xc0
 8001f44:	029b      	lsls	r3, r3, #10
 8001f46:	4013      	ands	r3, r2
 8001f48:	d100      	bne.n	8001f4c <HAL_GPIO_Init+0x174>
 8001f4a:	e09a      	b.n	8002082 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4c:	4b54      	ldr	r3, [pc, #336]	; (80020a0 <HAL_GPIO_Init+0x2c8>)
 8001f4e:	699a      	ldr	r2, [r3, #24]
 8001f50:	4b53      	ldr	r3, [pc, #332]	; (80020a0 <HAL_GPIO_Init+0x2c8>)
 8001f52:	2101      	movs	r1, #1
 8001f54:	430a      	orrs	r2, r1
 8001f56:	619a      	str	r2, [r3, #24]
 8001f58:	4b51      	ldr	r3, [pc, #324]	; (80020a0 <HAL_GPIO_Init+0x2c8>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	4013      	ands	r3, r2
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f64:	4a4f      	ldr	r2, [pc, #316]	; (80020a4 <HAL_GPIO_Init+0x2cc>)
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	089b      	lsrs	r3, r3, #2
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	589b      	ldr	r3, [r3, r2]
 8001f70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	2203      	movs	r2, #3
 8001f76:	4013      	ands	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	220f      	movs	r2, #15
 8001f7c:	409a      	lsls	r2, r3
 8001f7e:	0013      	movs	r3, r2
 8001f80:	43da      	mvns	r2, r3
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	4013      	ands	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	2390      	movs	r3, #144	; 0x90
 8001f8c:	05db      	lsls	r3, r3, #23
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d013      	beq.n	8001fba <HAL_GPIO_Init+0x1e2>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a44      	ldr	r2, [pc, #272]	; (80020a8 <HAL_GPIO_Init+0x2d0>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d00d      	beq.n	8001fb6 <HAL_GPIO_Init+0x1de>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a43      	ldr	r2, [pc, #268]	; (80020ac <HAL_GPIO_Init+0x2d4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d007      	beq.n	8001fb2 <HAL_GPIO_Init+0x1da>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a42      	ldr	r2, [pc, #264]	; (80020b0 <HAL_GPIO_Init+0x2d8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d101      	bne.n	8001fae <HAL_GPIO_Init+0x1d6>
 8001faa:	2303      	movs	r3, #3
 8001fac:	e006      	b.n	8001fbc <HAL_GPIO_Init+0x1e4>
 8001fae:	2305      	movs	r3, #5
 8001fb0:	e004      	b.n	8001fbc <HAL_GPIO_Init+0x1e4>
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	e002      	b.n	8001fbc <HAL_GPIO_Init+0x1e4>
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e000      	b.n	8001fbc <HAL_GPIO_Init+0x1e4>
 8001fba:	2300      	movs	r3, #0
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	2103      	movs	r1, #3
 8001fc0:	400a      	ands	r2, r1
 8001fc2:	0092      	lsls	r2, r2, #2
 8001fc4:	4093      	lsls	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fcc:	4935      	ldr	r1, [pc, #212]	; (80020a4 <HAL_GPIO_Init+0x2cc>)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	089b      	lsrs	r3, r3, #2
 8001fd2:	3302      	adds	r3, #2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fda:	4b36      	ldr	r3, [pc, #216]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	43da      	mvns	r2, r3
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	2380      	movs	r3, #128	; 0x80
 8001ff0:	035b      	lsls	r3, r3, #13
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d003      	beq.n	8001ffe <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ffe:	4b2d      	ldr	r3, [pc, #180]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002004:	4b2b      	ldr	r3, [pc, #172]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	43da      	mvns	r2, r3
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	4013      	ands	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	039b      	lsls	r3, r3, #14
 800201c:	4013      	ands	r3, r2
 800201e:	d003      	beq.n	8002028 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	4313      	orrs	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002028:	4b22      	ldr	r3, [pc, #136]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800202e:	4b21      	ldr	r3, [pc, #132]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	43da      	mvns	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4013      	ands	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	029b      	lsls	r3, r3, #10
 8002046:	4013      	ands	r3, r2
 8002048:	d003      	beq.n	8002052 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4313      	orrs	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002052:	4b18      	ldr	r3, [pc, #96]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002058:	4b16      	ldr	r3, [pc, #88]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	43da      	mvns	r2, r3
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	2380      	movs	r3, #128	; 0x80
 800206e:	025b      	lsls	r3, r3, #9
 8002070:	4013      	ands	r3, r2
 8002072:	d003      	beq.n	800207c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800207c:	4b0d      	ldr	r3, [pc, #52]	; (80020b4 <HAL_GPIO_Init+0x2dc>)
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	3301      	adds	r3, #1
 8002086:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	40da      	lsrs	r2, r3
 8002090:	1e13      	subs	r3, r2, #0
 8002092:	d000      	beq.n	8002096 <HAL_GPIO_Init+0x2be>
 8002094:	e6a8      	b.n	8001de8 <HAL_GPIO_Init+0x10>
  } 
}
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	46c0      	nop			; (mov r8, r8)
 800209a:	46bd      	mov	sp, r7
 800209c:	b006      	add	sp, #24
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40010000 	.word	0x40010000
 80020a8:	48000400 	.word	0x48000400
 80020ac:	48000800 	.word	0x48000800
 80020b0:	48000c00 	.word	0x48000c00
 80020b4:	40010400 	.word	0x40010400

080020b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	0008      	movs	r0, r1
 80020c2:	0011      	movs	r1, r2
 80020c4:	1cbb      	adds	r3, r7, #2
 80020c6:	1c02      	adds	r2, r0, #0
 80020c8:	801a      	strh	r2, [r3, #0]
 80020ca:	1c7b      	adds	r3, r7, #1
 80020cc:	1c0a      	adds	r2, r1, #0
 80020ce:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020d0:	1c7b      	adds	r3, r7, #1
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d004      	beq.n	80020e2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020d8:	1cbb      	adds	r3, r7, #2
 80020da:	881a      	ldrh	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020e0:	e003      	b.n	80020ea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020e2:	1cbb      	adds	r3, r7, #2
 80020e4:	881a      	ldrh	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	46bd      	mov	sp, r7
 80020ee:	b002      	add	sp, #8
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e03d      	b.n	8002182 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a20      	ldr	r2, [pc, #128]	; (800218c <HAL_IWDG_Init+0x98>)
 800210c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a1f      	ldr	r2, [pc, #124]	; (8002190 <HAL_IWDG_Init+0x9c>)
 8002114:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6852      	ldr	r2, [r2, #4]
 800211e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	6892      	ldr	r2, [r2, #8]
 8002128:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800212a:	f7ff fb4d 	bl	80017c8 <HAL_GetTick>
 800212e:	0003      	movs	r3, r0
 8002130:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002132:	e00e      	b.n	8002152 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002134:	f7ff fb48 	bl	80017c8 <HAL_GetTick>
 8002138:	0002      	movs	r2, r0
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b27      	cmp	r3, #39	; 0x27
 8002140:	d907      	bls.n	8002152 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	2207      	movs	r2, #7
 800214a:	4013      	ands	r3, r2
 800214c:	d001      	beq.n	8002152 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e017      	b.n	8002182 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	2207      	movs	r2, #7
 800215a:	4013      	ands	r3, r2
 800215c:	d1ea      	bne.n	8002134 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	691a      	ldr	r2, [r3, #16]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	429a      	cmp	r2, r3
 800216a:	d005      	beq.n	8002178 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	68d2      	ldr	r2, [r2, #12]
 8002174:	611a      	str	r2, [r3, #16]
 8002176:	e003      	b.n	8002180 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a05      	ldr	r2, [pc, #20]	; (8002194 <HAL_IWDG_Init+0xa0>)
 800217e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	0018      	movs	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	b004      	add	sp, #16
 8002188:	bd80      	pop	{r7, pc}
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	0000cccc 	.word	0x0000cccc
 8002190:	00005555 	.word	0x00005555
 8002194:	0000aaaa 	.word	0x0000aaaa

08002198 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a03      	ldr	r2, [pc, #12]	; (80021b4 <HAL_IWDG_Refresh+0x1c>)
 80021a6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	0018      	movs	r0, r3
 80021ac:	46bd      	mov	sp, r7
 80021ae:	b002      	add	sp, #8
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	0000aaaa 	.word	0x0000aaaa

080021b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e301      	b.n	80027ce <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2201      	movs	r2, #1
 80021d0:	4013      	ands	r3, r2
 80021d2:	d100      	bne.n	80021d6 <HAL_RCC_OscConfig+0x1e>
 80021d4:	e08d      	b.n	80022f2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80021d6:	4bc3      	ldr	r3, [pc, #780]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	220c      	movs	r2, #12
 80021dc:	4013      	ands	r3, r2
 80021de:	2b04      	cmp	r3, #4
 80021e0:	d00e      	beq.n	8002200 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021e2:	4bc0      	ldr	r3, [pc, #768]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	220c      	movs	r2, #12
 80021e8:	4013      	ands	r3, r2
 80021ea:	2b08      	cmp	r3, #8
 80021ec:	d116      	bne.n	800221c <HAL_RCC_OscConfig+0x64>
 80021ee:	4bbd      	ldr	r3, [pc, #756]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	2380      	movs	r3, #128	; 0x80
 80021f4:	025b      	lsls	r3, r3, #9
 80021f6:	401a      	ands	r2, r3
 80021f8:	2380      	movs	r3, #128	; 0x80
 80021fa:	025b      	lsls	r3, r3, #9
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d10d      	bne.n	800221c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002200:	4bb8      	ldr	r3, [pc, #736]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	029b      	lsls	r3, r3, #10
 8002208:	4013      	ands	r3, r2
 800220a:	d100      	bne.n	800220e <HAL_RCC_OscConfig+0x56>
 800220c:	e070      	b.n	80022f0 <HAL_RCC_OscConfig+0x138>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d000      	beq.n	8002218 <HAL_RCC_OscConfig+0x60>
 8002216:	e06b      	b.n	80022f0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e2d8      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d107      	bne.n	8002234 <HAL_RCC_OscConfig+0x7c>
 8002224:	4baf      	ldr	r3, [pc, #700]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4bae      	ldr	r3, [pc, #696]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800222a:	2180      	movs	r1, #128	; 0x80
 800222c:	0249      	lsls	r1, r1, #9
 800222e:	430a      	orrs	r2, r1
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	e02f      	b.n	8002294 <HAL_RCC_OscConfig+0xdc>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d10c      	bne.n	8002256 <HAL_RCC_OscConfig+0x9e>
 800223c:	4ba9      	ldr	r3, [pc, #676]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4ba8      	ldr	r3, [pc, #672]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002242:	49a9      	ldr	r1, [pc, #676]	; (80024e8 <HAL_RCC_OscConfig+0x330>)
 8002244:	400a      	ands	r2, r1
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	4ba6      	ldr	r3, [pc, #664]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4ba5      	ldr	r3, [pc, #660]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800224e:	49a7      	ldr	r1, [pc, #668]	; (80024ec <HAL_RCC_OscConfig+0x334>)
 8002250:	400a      	ands	r2, r1
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	e01e      	b.n	8002294 <HAL_RCC_OscConfig+0xdc>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b05      	cmp	r3, #5
 800225c:	d10e      	bne.n	800227c <HAL_RCC_OscConfig+0xc4>
 800225e:	4ba1      	ldr	r3, [pc, #644]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	4ba0      	ldr	r3, [pc, #640]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002264:	2180      	movs	r1, #128	; 0x80
 8002266:	02c9      	lsls	r1, r1, #11
 8002268:	430a      	orrs	r2, r1
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	4b9d      	ldr	r3, [pc, #628]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b9c      	ldr	r3, [pc, #624]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002272:	2180      	movs	r1, #128	; 0x80
 8002274:	0249      	lsls	r1, r1, #9
 8002276:	430a      	orrs	r2, r1
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	e00b      	b.n	8002294 <HAL_RCC_OscConfig+0xdc>
 800227c:	4b99      	ldr	r3, [pc, #612]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4b98      	ldr	r3, [pc, #608]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002282:	4999      	ldr	r1, [pc, #612]	; (80024e8 <HAL_RCC_OscConfig+0x330>)
 8002284:	400a      	ands	r2, r1
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	4b96      	ldr	r3, [pc, #600]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4b95      	ldr	r3, [pc, #596]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800228e:	4997      	ldr	r1, [pc, #604]	; (80024ec <HAL_RCC_OscConfig+0x334>)
 8002290:	400a      	ands	r2, r1
 8002292:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d014      	beq.n	80022c6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7ff fa94 	bl	80017c8 <HAL_GetTick>
 80022a0:	0003      	movs	r3, r0
 80022a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a4:	e008      	b.n	80022b8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022a6:	f7ff fa8f 	bl	80017c8 <HAL_GetTick>
 80022aa:	0002      	movs	r2, r0
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b64      	cmp	r3, #100	; 0x64
 80022b2:	d901      	bls.n	80022b8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e28a      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b8:	4b8a      	ldr	r3, [pc, #552]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	2380      	movs	r3, #128	; 0x80
 80022be:	029b      	lsls	r3, r3, #10
 80022c0:	4013      	ands	r3, r2
 80022c2:	d0f0      	beq.n	80022a6 <HAL_RCC_OscConfig+0xee>
 80022c4:	e015      	b.n	80022f2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c6:	f7ff fa7f 	bl	80017c8 <HAL_GetTick>
 80022ca:	0003      	movs	r3, r0
 80022cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022d0:	f7ff fa7a 	bl	80017c8 <HAL_GetTick>
 80022d4:	0002      	movs	r2, r0
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b64      	cmp	r3, #100	; 0x64
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e275      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e2:	4b80      	ldr	r3, [pc, #512]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	2380      	movs	r3, #128	; 0x80
 80022e8:	029b      	lsls	r3, r3, #10
 80022ea:	4013      	ands	r3, r2
 80022ec:	d1f0      	bne.n	80022d0 <HAL_RCC_OscConfig+0x118>
 80022ee:	e000      	b.n	80022f2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2202      	movs	r2, #2
 80022f8:	4013      	ands	r3, r2
 80022fa:	d100      	bne.n	80022fe <HAL_RCC_OscConfig+0x146>
 80022fc:	e069      	b.n	80023d2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022fe:	4b79      	ldr	r3, [pc, #484]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	220c      	movs	r2, #12
 8002304:	4013      	ands	r3, r2
 8002306:	d00b      	beq.n	8002320 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002308:	4b76      	ldr	r3, [pc, #472]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	220c      	movs	r2, #12
 800230e:	4013      	ands	r3, r2
 8002310:	2b08      	cmp	r3, #8
 8002312:	d11c      	bne.n	800234e <HAL_RCC_OscConfig+0x196>
 8002314:	4b73      	ldr	r3, [pc, #460]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	2380      	movs	r3, #128	; 0x80
 800231a:	025b      	lsls	r3, r3, #9
 800231c:	4013      	ands	r3, r2
 800231e:	d116      	bne.n	800234e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002320:	4b70      	ldr	r3, [pc, #448]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2202      	movs	r2, #2
 8002326:	4013      	ands	r3, r2
 8002328:	d005      	beq.n	8002336 <HAL_RCC_OscConfig+0x17e>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d001      	beq.n	8002336 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e24b      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002336:	4b6b      	ldr	r3, [pc, #428]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	22f8      	movs	r2, #248	; 0xf8
 800233c:	4393      	bics	r3, r2
 800233e:	0019      	movs	r1, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	00da      	lsls	r2, r3, #3
 8002346:	4b67      	ldr	r3, [pc, #412]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800234c:	e041      	b.n	80023d2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d024      	beq.n	80023a0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002356:	4b63      	ldr	r3, [pc, #396]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	4b62      	ldr	r3, [pc, #392]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800235c:	2101      	movs	r1, #1
 800235e:	430a      	orrs	r2, r1
 8002360:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002362:	f7ff fa31 	bl	80017c8 <HAL_GetTick>
 8002366:	0003      	movs	r3, r0
 8002368:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800236c:	f7ff fa2c 	bl	80017c8 <HAL_GetTick>
 8002370:	0002      	movs	r2, r0
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e227      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237e:	4b59      	ldr	r3, [pc, #356]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2202      	movs	r2, #2
 8002384:	4013      	ands	r3, r2
 8002386:	d0f1      	beq.n	800236c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002388:	4b56      	ldr	r3, [pc, #344]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	22f8      	movs	r2, #248	; 0xf8
 800238e:	4393      	bics	r3, r2
 8002390:	0019      	movs	r1, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	00da      	lsls	r2, r3, #3
 8002398:	4b52      	ldr	r3, [pc, #328]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800239a:	430a      	orrs	r2, r1
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	e018      	b.n	80023d2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023a0:	4b50      	ldr	r3, [pc, #320]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b4f      	ldr	r3, [pc, #316]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80023a6:	2101      	movs	r1, #1
 80023a8:	438a      	bics	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ac:	f7ff fa0c 	bl	80017c8 <HAL_GetTick>
 80023b0:	0003      	movs	r3, r0
 80023b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023b6:	f7ff fa07 	bl	80017c8 <HAL_GetTick>
 80023ba:	0002      	movs	r2, r0
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e202      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023c8:	4b46      	ldr	r3, [pc, #280]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2202      	movs	r2, #2
 80023ce:	4013      	ands	r3, r2
 80023d0:	d1f1      	bne.n	80023b6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2208      	movs	r2, #8
 80023d8:	4013      	ands	r3, r2
 80023da:	d036      	beq.n	800244a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d019      	beq.n	8002418 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023e4:	4b3f      	ldr	r3, [pc, #252]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80023e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023e8:	4b3e      	ldr	r3, [pc, #248]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80023ea:	2101      	movs	r1, #1
 80023ec:	430a      	orrs	r2, r1
 80023ee:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f0:	f7ff f9ea 	bl	80017c8 <HAL_GetTick>
 80023f4:	0003      	movs	r3, r0
 80023f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023f8:	e008      	b.n	800240c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023fa:	f7ff f9e5 	bl	80017c8 <HAL_GetTick>
 80023fe:	0002      	movs	r2, r0
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d901      	bls.n	800240c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e1e0      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800240c:	4b35      	ldr	r3, [pc, #212]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	2202      	movs	r2, #2
 8002412:	4013      	ands	r3, r2
 8002414:	d0f1      	beq.n	80023fa <HAL_RCC_OscConfig+0x242>
 8002416:	e018      	b.n	800244a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002418:	4b32      	ldr	r3, [pc, #200]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800241a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800241c:	4b31      	ldr	r3, [pc, #196]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800241e:	2101      	movs	r1, #1
 8002420:	438a      	bics	r2, r1
 8002422:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002424:	f7ff f9d0 	bl	80017c8 <HAL_GetTick>
 8002428:	0003      	movs	r3, r0
 800242a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800242e:	f7ff f9cb 	bl	80017c8 <HAL_GetTick>
 8002432:	0002      	movs	r2, r0
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e1c6      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002440:	4b28      	ldr	r3, [pc, #160]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002444:	2202      	movs	r2, #2
 8002446:	4013      	ands	r3, r2
 8002448:	d1f1      	bne.n	800242e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2204      	movs	r2, #4
 8002450:	4013      	ands	r3, r2
 8002452:	d100      	bne.n	8002456 <HAL_RCC_OscConfig+0x29e>
 8002454:	e0b4      	b.n	80025c0 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002456:	201f      	movs	r0, #31
 8002458:	183b      	adds	r3, r7, r0
 800245a:	2200      	movs	r2, #0
 800245c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800245e:	4b21      	ldr	r3, [pc, #132]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002460:	69da      	ldr	r2, [r3, #28]
 8002462:	2380      	movs	r3, #128	; 0x80
 8002464:	055b      	lsls	r3, r3, #21
 8002466:	4013      	ands	r3, r2
 8002468:	d110      	bne.n	800248c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800246a:	4b1e      	ldr	r3, [pc, #120]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800246c:	69da      	ldr	r2, [r3, #28]
 800246e:	4b1d      	ldr	r3, [pc, #116]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 8002470:	2180      	movs	r1, #128	; 0x80
 8002472:	0549      	lsls	r1, r1, #21
 8002474:	430a      	orrs	r2, r1
 8002476:	61da      	str	r2, [r3, #28]
 8002478:	4b1a      	ldr	r3, [pc, #104]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 800247a:	69da      	ldr	r2, [r3, #28]
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	055b      	lsls	r3, r3, #21
 8002480:	4013      	ands	r3, r2
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002486:	183b      	adds	r3, r7, r0
 8002488:	2201      	movs	r2, #1
 800248a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800248c:	4b18      	ldr	r3, [pc, #96]	; (80024f0 <HAL_RCC_OscConfig+0x338>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	2380      	movs	r3, #128	; 0x80
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	4013      	ands	r3, r2
 8002496:	d11a      	bne.n	80024ce <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002498:	4b15      	ldr	r3, [pc, #84]	; (80024f0 <HAL_RCC_OscConfig+0x338>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b14      	ldr	r3, [pc, #80]	; (80024f0 <HAL_RCC_OscConfig+0x338>)
 800249e:	2180      	movs	r1, #128	; 0x80
 80024a0:	0049      	lsls	r1, r1, #1
 80024a2:	430a      	orrs	r2, r1
 80024a4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024a6:	f7ff f98f 	bl	80017c8 <HAL_GetTick>
 80024aa:	0003      	movs	r3, r0
 80024ac:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024b0:	f7ff f98a 	bl	80017c8 <HAL_GetTick>
 80024b4:	0002      	movs	r2, r0
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b64      	cmp	r3, #100	; 0x64
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e185      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c2:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <HAL_RCC_OscConfig+0x338>)
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	2380      	movs	r3, #128	; 0x80
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	4013      	ands	r3, r2
 80024cc:	d0f0      	beq.n	80024b0 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d10e      	bne.n	80024f4 <HAL_RCC_OscConfig+0x33c>
 80024d6:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80024d8:	6a1a      	ldr	r2, [r3, #32]
 80024da:	4b02      	ldr	r3, [pc, #8]	; (80024e4 <HAL_RCC_OscConfig+0x32c>)
 80024dc:	2101      	movs	r1, #1
 80024de:	430a      	orrs	r2, r1
 80024e0:	621a      	str	r2, [r3, #32]
 80024e2:	e035      	b.n	8002550 <HAL_RCC_OscConfig+0x398>
 80024e4:	40021000 	.word	0x40021000
 80024e8:	fffeffff 	.word	0xfffeffff
 80024ec:	fffbffff 	.word	0xfffbffff
 80024f0:	40007000 	.word	0x40007000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10c      	bne.n	8002516 <HAL_RCC_OscConfig+0x35e>
 80024fc:	4bb6      	ldr	r3, [pc, #728]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80024fe:	6a1a      	ldr	r2, [r3, #32]
 8002500:	4bb5      	ldr	r3, [pc, #724]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002502:	2101      	movs	r1, #1
 8002504:	438a      	bics	r2, r1
 8002506:	621a      	str	r2, [r3, #32]
 8002508:	4bb3      	ldr	r3, [pc, #716]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800250a:	6a1a      	ldr	r2, [r3, #32]
 800250c:	4bb2      	ldr	r3, [pc, #712]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800250e:	2104      	movs	r1, #4
 8002510:	438a      	bics	r2, r1
 8002512:	621a      	str	r2, [r3, #32]
 8002514:	e01c      	b.n	8002550 <HAL_RCC_OscConfig+0x398>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b05      	cmp	r3, #5
 800251c:	d10c      	bne.n	8002538 <HAL_RCC_OscConfig+0x380>
 800251e:	4bae      	ldr	r3, [pc, #696]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002520:	6a1a      	ldr	r2, [r3, #32]
 8002522:	4bad      	ldr	r3, [pc, #692]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002524:	2104      	movs	r1, #4
 8002526:	430a      	orrs	r2, r1
 8002528:	621a      	str	r2, [r3, #32]
 800252a:	4bab      	ldr	r3, [pc, #684]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800252c:	6a1a      	ldr	r2, [r3, #32]
 800252e:	4baa      	ldr	r3, [pc, #680]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002530:	2101      	movs	r1, #1
 8002532:	430a      	orrs	r2, r1
 8002534:	621a      	str	r2, [r3, #32]
 8002536:	e00b      	b.n	8002550 <HAL_RCC_OscConfig+0x398>
 8002538:	4ba7      	ldr	r3, [pc, #668]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800253a:	6a1a      	ldr	r2, [r3, #32]
 800253c:	4ba6      	ldr	r3, [pc, #664]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800253e:	2101      	movs	r1, #1
 8002540:	438a      	bics	r2, r1
 8002542:	621a      	str	r2, [r3, #32]
 8002544:	4ba4      	ldr	r3, [pc, #656]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002546:	6a1a      	ldr	r2, [r3, #32]
 8002548:	4ba3      	ldr	r3, [pc, #652]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800254a:	2104      	movs	r1, #4
 800254c:	438a      	bics	r2, r1
 800254e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d014      	beq.n	8002582 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002558:	f7ff f936 	bl	80017c8 <HAL_GetTick>
 800255c:	0003      	movs	r3, r0
 800255e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002560:	e009      	b.n	8002576 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002562:	f7ff f931 	bl	80017c8 <HAL_GetTick>
 8002566:	0002      	movs	r2, r0
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	4a9b      	ldr	r2, [pc, #620]	; (80027dc <HAL_RCC_OscConfig+0x624>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e12b      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002576:	4b98      	ldr	r3, [pc, #608]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	2202      	movs	r2, #2
 800257c:	4013      	ands	r3, r2
 800257e:	d0f0      	beq.n	8002562 <HAL_RCC_OscConfig+0x3aa>
 8002580:	e013      	b.n	80025aa <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002582:	f7ff f921 	bl	80017c8 <HAL_GetTick>
 8002586:	0003      	movs	r3, r0
 8002588:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800258a:	e009      	b.n	80025a0 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800258c:	f7ff f91c 	bl	80017c8 <HAL_GetTick>
 8002590:	0002      	movs	r2, r0
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	4a91      	ldr	r2, [pc, #580]	; (80027dc <HAL_RCC_OscConfig+0x624>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e116      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a0:	4b8d      	ldr	r3, [pc, #564]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	2202      	movs	r2, #2
 80025a6:	4013      	ands	r3, r2
 80025a8:	d1f0      	bne.n	800258c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80025aa:	231f      	movs	r3, #31
 80025ac:	18fb      	adds	r3, r7, r3
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d105      	bne.n	80025c0 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025b4:	4b88      	ldr	r3, [pc, #544]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80025b6:	69da      	ldr	r2, [r3, #28]
 80025b8:	4b87      	ldr	r3, [pc, #540]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80025ba:	4989      	ldr	r1, [pc, #548]	; (80027e0 <HAL_RCC_OscConfig+0x628>)
 80025bc:	400a      	ands	r2, r1
 80025be:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2210      	movs	r2, #16
 80025c6:	4013      	ands	r3, r2
 80025c8:	d063      	beq.n	8002692 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d12a      	bne.n	8002628 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025d2:	4b81      	ldr	r3, [pc, #516]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80025d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025d6:	4b80      	ldr	r3, [pc, #512]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80025d8:	2104      	movs	r1, #4
 80025da:	430a      	orrs	r2, r1
 80025dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80025de:	4b7e      	ldr	r3, [pc, #504]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80025e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025e2:	4b7d      	ldr	r3, [pc, #500]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80025e4:	2101      	movs	r1, #1
 80025e6:	430a      	orrs	r2, r1
 80025e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ea:	f7ff f8ed 	bl	80017c8 <HAL_GetTick>
 80025ee:	0003      	movs	r3, r0
 80025f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025f4:	f7ff f8e8 	bl	80017c8 <HAL_GetTick>
 80025f8:	0002      	movs	r2, r0
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e0e3      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002606:	4b74      	ldr	r3, [pc, #464]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800260a:	2202      	movs	r2, #2
 800260c:	4013      	ands	r3, r2
 800260e:	d0f1      	beq.n	80025f4 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002610:	4b71      	ldr	r3, [pc, #452]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002614:	22f8      	movs	r2, #248	; 0xf8
 8002616:	4393      	bics	r3, r2
 8002618:	0019      	movs	r1, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	00da      	lsls	r2, r3, #3
 8002620:	4b6d      	ldr	r3, [pc, #436]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002622:	430a      	orrs	r2, r1
 8002624:	635a      	str	r2, [r3, #52]	; 0x34
 8002626:	e034      	b.n	8002692 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	3305      	adds	r3, #5
 800262e:	d111      	bne.n	8002654 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002630:	4b69      	ldr	r3, [pc, #420]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002632:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002634:	4b68      	ldr	r3, [pc, #416]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002636:	2104      	movs	r1, #4
 8002638:	438a      	bics	r2, r1
 800263a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800263c:	4b66      	ldr	r3, [pc, #408]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800263e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002640:	22f8      	movs	r2, #248	; 0xf8
 8002642:	4393      	bics	r3, r2
 8002644:	0019      	movs	r1, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	00da      	lsls	r2, r3, #3
 800264c:	4b62      	ldr	r3, [pc, #392]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800264e:	430a      	orrs	r2, r1
 8002650:	635a      	str	r2, [r3, #52]	; 0x34
 8002652:	e01e      	b.n	8002692 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002654:	4b60      	ldr	r3, [pc, #384]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002656:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002658:	4b5f      	ldr	r3, [pc, #380]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800265a:	2104      	movs	r1, #4
 800265c:	430a      	orrs	r2, r1
 800265e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002660:	4b5d      	ldr	r3, [pc, #372]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002662:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002664:	4b5c      	ldr	r3, [pc, #368]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002666:	2101      	movs	r1, #1
 8002668:	438a      	bics	r2, r1
 800266a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800266c:	f7ff f8ac 	bl	80017c8 <HAL_GetTick>
 8002670:	0003      	movs	r3, r0
 8002672:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002676:	f7ff f8a7 	bl	80017c8 <HAL_GetTick>
 800267a:	0002      	movs	r2, r0
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e0a2      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002688:	4b53      	ldr	r3, [pc, #332]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800268a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800268c:	2202      	movs	r2, #2
 800268e:	4013      	ands	r3, r2
 8002690:	d1f1      	bne.n	8002676 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a1b      	ldr	r3, [r3, #32]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d100      	bne.n	800269c <HAL_RCC_OscConfig+0x4e4>
 800269a:	e097      	b.n	80027cc <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800269c:	4b4e      	ldr	r3, [pc, #312]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	220c      	movs	r2, #12
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b08      	cmp	r3, #8
 80026a6:	d100      	bne.n	80026aa <HAL_RCC_OscConfig+0x4f2>
 80026a8:	e06b      	b.n	8002782 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d14c      	bne.n	800274c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b2:	4b49      	ldr	r3, [pc, #292]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	4b48      	ldr	r3, [pc, #288]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80026b8:	494a      	ldr	r1, [pc, #296]	; (80027e4 <HAL_RCC_OscConfig+0x62c>)
 80026ba:	400a      	ands	r2, r1
 80026bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026be:	f7ff f883 	bl	80017c8 <HAL_GetTick>
 80026c2:	0003      	movs	r3, r0
 80026c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c8:	f7ff f87e 	bl	80017c8 <HAL_GetTick>
 80026cc:	0002      	movs	r2, r0
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e079      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026da:	4b3f      	ldr	r3, [pc, #252]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	2380      	movs	r3, #128	; 0x80
 80026e0:	049b      	lsls	r3, r3, #18
 80026e2:	4013      	ands	r3, r2
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026e6:	4b3c      	ldr	r3, [pc, #240]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80026e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ea:	220f      	movs	r2, #15
 80026ec:	4393      	bics	r3, r2
 80026ee:	0019      	movs	r1, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026f4:	4b38      	ldr	r3, [pc, #224]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80026f6:	430a      	orrs	r2, r1
 80026f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80026fa:	4b37      	ldr	r3, [pc, #220]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	4a3a      	ldr	r2, [pc, #232]	; (80027e8 <HAL_RCC_OscConfig+0x630>)
 8002700:	4013      	ands	r3, r2
 8002702:	0019      	movs	r1, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270c:	431a      	orrs	r2, r3
 800270e:	4b32      	ldr	r3, [pc, #200]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002710:	430a      	orrs	r2, r1
 8002712:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002714:	4b30      	ldr	r3, [pc, #192]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b2f      	ldr	r3, [pc, #188]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800271a:	2180      	movs	r1, #128	; 0x80
 800271c:	0449      	lsls	r1, r1, #17
 800271e:	430a      	orrs	r2, r1
 8002720:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002722:	f7ff f851 	bl	80017c8 <HAL_GetTick>
 8002726:	0003      	movs	r3, r0
 8002728:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800272c:	f7ff f84c 	bl	80017c8 <HAL_GetTick>
 8002730:	0002      	movs	r2, r0
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e047      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800273e:	4b26      	ldr	r3, [pc, #152]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	2380      	movs	r3, #128	; 0x80
 8002744:	049b      	lsls	r3, r3, #18
 8002746:	4013      	ands	r3, r2
 8002748:	d0f0      	beq.n	800272c <HAL_RCC_OscConfig+0x574>
 800274a:	e03f      	b.n	80027cc <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274c:	4b22      	ldr	r3, [pc, #136]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b21      	ldr	r3, [pc, #132]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002752:	4924      	ldr	r1, [pc, #144]	; (80027e4 <HAL_RCC_OscConfig+0x62c>)
 8002754:	400a      	ands	r2, r1
 8002756:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002758:	f7ff f836 	bl	80017c8 <HAL_GetTick>
 800275c:	0003      	movs	r3, r0
 800275e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002760:	e008      	b.n	8002774 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002762:	f7ff f831 	bl	80017c8 <HAL_GetTick>
 8002766:	0002      	movs	r2, r0
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d901      	bls.n	8002774 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e02c      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002774:	4b18      	ldr	r3, [pc, #96]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	2380      	movs	r3, #128	; 0x80
 800277a:	049b      	lsls	r3, r3, #18
 800277c:	4013      	ands	r3, r2
 800277e:	d1f0      	bne.n	8002762 <HAL_RCC_OscConfig+0x5aa>
 8002780:	e024      	b.n	80027cc <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d101      	bne.n	800278e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e01f      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800278e:	4b12      	ldr	r3, [pc, #72]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002794:	4b10      	ldr	r3, [pc, #64]	; (80027d8 <HAL_RCC_OscConfig+0x620>)
 8002796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002798:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	2380      	movs	r3, #128	; 0x80
 800279e:	025b      	lsls	r3, r3, #9
 80027a0:	401a      	ands	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d10e      	bne.n	80027c8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	220f      	movs	r2, #15
 80027ae:	401a      	ands	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d107      	bne.n	80027c8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80027b8:	697a      	ldr	r2, [r7, #20]
 80027ba:	23f0      	movs	r3, #240	; 0xf0
 80027bc:	039b      	lsls	r3, r3, #14
 80027be:	401a      	ands	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d001      	beq.n	80027cc <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e000      	b.n	80027ce <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	0018      	movs	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b008      	add	sp, #32
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	46c0      	nop			; (mov r8, r8)
 80027d8:	40021000 	.word	0x40021000
 80027dc:	00001388 	.word	0x00001388
 80027e0:	efffffff 	.word	0xefffffff
 80027e4:	feffffff 	.word	0xfeffffff
 80027e8:	ffc2ffff 	.word	0xffc2ffff

080027ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e0b3      	b.n	8002968 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002800:	4b5b      	ldr	r3, [pc, #364]	; (8002970 <HAL_RCC_ClockConfig+0x184>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2201      	movs	r2, #1
 8002806:	4013      	ands	r3, r2
 8002808:	683a      	ldr	r2, [r7, #0]
 800280a:	429a      	cmp	r2, r3
 800280c:	d911      	bls.n	8002832 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800280e:	4b58      	ldr	r3, [pc, #352]	; (8002970 <HAL_RCC_ClockConfig+0x184>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2201      	movs	r2, #1
 8002814:	4393      	bics	r3, r2
 8002816:	0019      	movs	r1, r3
 8002818:	4b55      	ldr	r3, [pc, #340]	; (8002970 <HAL_RCC_ClockConfig+0x184>)
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	430a      	orrs	r2, r1
 800281e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002820:	4b53      	ldr	r3, [pc, #332]	; (8002970 <HAL_RCC_ClockConfig+0x184>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2201      	movs	r2, #1
 8002826:	4013      	ands	r3, r2
 8002828:	683a      	ldr	r2, [r7, #0]
 800282a:	429a      	cmp	r2, r3
 800282c:	d001      	beq.n	8002832 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e09a      	b.n	8002968 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2202      	movs	r2, #2
 8002838:	4013      	ands	r3, r2
 800283a:	d015      	beq.n	8002868 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2204      	movs	r2, #4
 8002842:	4013      	ands	r3, r2
 8002844:	d006      	beq.n	8002854 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002846:	4b4b      	ldr	r3, [pc, #300]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	4b4a      	ldr	r3, [pc, #296]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 800284c:	21e0      	movs	r1, #224	; 0xe0
 800284e:	00c9      	lsls	r1, r1, #3
 8002850:	430a      	orrs	r2, r1
 8002852:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002854:	4b47      	ldr	r3, [pc, #284]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	22f0      	movs	r2, #240	; 0xf0
 800285a:	4393      	bics	r3, r2
 800285c:	0019      	movs	r1, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	4b44      	ldr	r3, [pc, #272]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 8002864:	430a      	orrs	r2, r1
 8002866:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2201      	movs	r2, #1
 800286e:	4013      	ands	r3, r2
 8002870:	d040      	beq.n	80028f4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d107      	bne.n	800288a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800287a:	4b3e      	ldr	r3, [pc, #248]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	2380      	movs	r3, #128	; 0x80
 8002880:	029b      	lsls	r3, r3, #10
 8002882:	4013      	ands	r3, r2
 8002884:	d114      	bne.n	80028b0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e06e      	b.n	8002968 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2b02      	cmp	r3, #2
 8002890:	d107      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002892:	4b38      	ldr	r3, [pc, #224]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	2380      	movs	r3, #128	; 0x80
 8002898:	049b      	lsls	r3, r3, #18
 800289a:	4013      	ands	r3, r2
 800289c:	d108      	bne.n	80028b0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e062      	b.n	8002968 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a2:	4b34      	ldr	r3, [pc, #208]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2202      	movs	r2, #2
 80028a8:	4013      	ands	r3, r2
 80028aa:	d101      	bne.n	80028b0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e05b      	b.n	8002968 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028b0:	4b30      	ldr	r3, [pc, #192]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2203      	movs	r2, #3
 80028b6:	4393      	bics	r3, r2
 80028b8:	0019      	movs	r1, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685a      	ldr	r2, [r3, #4]
 80028be:	4b2d      	ldr	r3, [pc, #180]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 80028c0:	430a      	orrs	r2, r1
 80028c2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c4:	f7fe ff80 	bl	80017c8 <HAL_GetTick>
 80028c8:	0003      	movs	r3, r0
 80028ca:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028cc:	e009      	b.n	80028e2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028ce:	f7fe ff7b 	bl	80017c8 <HAL_GetTick>
 80028d2:	0002      	movs	r2, r0
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	4a27      	ldr	r2, [pc, #156]	; (8002978 <HAL_RCC_ClockConfig+0x18c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e042      	b.n	8002968 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028e2:	4b24      	ldr	r3, [pc, #144]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	220c      	movs	r2, #12
 80028e8:	401a      	ands	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d1ec      	bne.n	80028ce <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f4:	4b1e      	ldr	r3, [pc, #120]	; (8002970 <HAL_RCC_ClockConfig+0x184>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2201      	movs	r2, #1
 80028fa:	4013      	ands	r3, r2
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d211      	bcs.n	8002926 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002902:	4b1b      	ldr	r3, [pc, #108]	; (8002970 <HAL_RCC_ClockConfig+0x184>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2201      	movs	r2, #1
 8002908:	4393      	bics	r3, r2
 800290a:	0019      	movs	r1, r3
 800290c:	4b18      	ldr	r3, [pc, #96]	; (8002970 <HAL_RCC_ClockConfig+0x184>)
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002914:	4b16      	ldr	r3, [pc, #88]	; (8002970 <HAL_RCC_ClockConfig+0x184>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2201      	movs	r2, #1
 800291a:	4013      	ands	r3, r2
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	d001      	beq.n	8002926 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e020      	b.n	8002968 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2204      	movs	r2, #4
 800292c:	4013      	ands	r3, r2
 800292e:	d009      	beq.n	8002944 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002930:	4b10      	ldr	r3, [pc, #64]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	4a11      	ldr	r2, [pc, #68]	; (800297c <HAL_RCC_ClockConfig+0x190>)
 8002936:	4013      	ands	r3, r2
 8002938:	0019      	movs	r1, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	4b0d      	ldr	r3, [pc, #52]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 8002940:	430a      	orrs	r2, r1
 8002942:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002944:	f000 f820 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 8002948:	0001      	movs	r1, r0
 800294a:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <HAL_RCC_ClockConfig+0x188>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	091b      	lsrs	r3, r3, #4
 8002950:	220f      	movs	r2, #15
 8002952:	4013      	ands	r3, r2
 8002954:	4a0a      	ldr	r2, [pc, #40]	; (8002980 <HAL_RCC_ClockConfig+0x194>)
 8002956:	5cd3      	ldrb	r3, [r2, r3]
 8002958:	000a      	movs	r2, r1
 800295a:	40da      	lsrs	r2, r3
 800295c:	4b09      	ldr	r3, [pc, #36]	; (8002984 <HAL_RCC_ClockConfig+0x198>)
 800295e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002960:	2000      	movs	r0, #0
 8002962:	f7fe fefd 	bl	8001760 <HAL_InitTick>
  
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	0018      	movs	r0, r3
 800296a:	46bd      	mov	sp, r7
 800296c:	b004      	add	sp, #16
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40022000 	.word	0x40022000
 8002974:	40021000 	.word	0x40021000
 8002978:	00001388 	.word	0x00001388
 800297c:	fffff8ff 	.word	0xfffff8ff
 8002980:	080050f0 	.word	0x080050f0
 8002984:	20000040 	.word	0x20000040

08002988 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800298e:	2300      	movs	r3, #0
 8002990:	60fb      	str	r3, [r7, #12]
 8002992:	2300      	movs	r3, #0
 8002994:	60bb      	str	r3, [r7, #8]
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	2300      	movs	r3, #0
 800299c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800299e:	2300      	movs	r3, #0
 80029a0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80029a2:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x9c>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	220c      	movs	r2, #12
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b04      	cmp	r3, #4
 80029b0:	d002      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0x30>
 80029b2:	2b08      	cmp	r3, #8
 80029b4:	d003      	beq.n	80029be <HAL_RCC_GetSysClockFreq+0x36>
 80029b6:	e02c      	b.n	8002a12 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029b8:	4b1b      	ldr	r3, [pc, #108]	; (8002a28 <HAL_RCC_GetSysClockFreq+0xa0>)
 80029ba:	613b      	str	r3, [r7, #16]
      break;
 80029bc:	e02c      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	0c9b      	lsrs	r3, r3, #18
 80029c2:	220f      	movs	r2, #15
 80029c4:	4013      	ands	r3, r2
 80029c6:	4a19      	ldr	r2, [pc, #100]	; (8002a2c <HAL_RCC_GetSysClockFreq+0xa4>)
 80029c8:	5cd3      	ldrb	r3, [r2, r3]
 80029ca:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80029cc:	4b15      	ldr	r3, [pc, #84]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x9c>)
 80029ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d0:	220f      	movs	r2, #15
 80029d2:	4013      	ands	r3, r2
 80029d4:	4a16      	ldr	r2, [pc, #88]	; (8002a30 <HAL_RCC_GetSysClockFreq+0xa8>)
 80029d6:	5cd3      	ldrb	r3, [r2, r3]
 80029d8:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80029da:	68fa      	ldr	r2, [r7, #12]
 80029dc:	2380      	movs	r3, #128	; 0x80
 80029de:	025b      	lsls	r3, r3, #9
 80029e0:	4013      	ands	r3, r2
 80029e2:	d009      	beq.n	80029f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80029e4:	68b9      	ldr	r1, [r7, #8]
 80029e6:	4810      	ldr	r0, [pc, #64]	; (8002a28 <HAL_RCC_GetSysClockFreq+0xa0>)
 80029e8:	f7fd fb8e 	bl	8000108 <__udivsi3>
 80029ec:	0003      	movs	r3, r0
 80029ee:	001a      	movs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4353      	muls	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]
 80029f6:	e009      	b.n	8002a0c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	000a      	movs	r2, r1
 80029fc:	0152      	lsls	r2, r2, #5
 80029fe:	1a52      	subs	r2, r2, r1
 8002a00:	0193      	lsls	r3, r2, #6
 8002a02:	1a9b      	subs	r3, r3, r2
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	185b      	adds	r3, r3, r1
 8002a08:	021b      	lsls	r3, r3, #8
 8002a0a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	613b      	str	r3, [r7, #16]
      break;
 8002a10:	e002      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a12:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a14:	613b      	str	r3, [r7, #16]
      break;
 8002a16:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002a18:	693b      	ldr	r3, [r7, #16]
}
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	b006      	add	sp, #24
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	40021000 	.word	0x40021000
 8002a28:	007a1200 	.word	0x007a1200
 8002a2c:	08005108 	.word	0x08005108
 8002a30:	08005118 	.word	0x08005118

08002a34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a38:	4b02      	ldr	r3, [pc, #8]	; (8002a44 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	20000040 	.word	0x20000040

08002a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002a4c:	f7ff fff2 	bl	8002a34 <HAL_RCC_GetHCLKFreq>
 8002a50:	0001      	movs	r1, r0
 8002a52:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	0a1b      	lsrs	r3, r3, #8
 8002a58:	2207      	movs	r2, #7
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	4a04      	ldr	r2, [pc, #16]	; (8002a70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a5e:	5cd3      	ldrb	r3, [r2, r3]
 8002a60:	40d9      	lsrs	r1, r3
 8002a62:	000b      	movs	r3, r1
}    
 8002a64:	0018      	movs	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	46c0      	nop			; (mov r8, r8)
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	08005100 	.word	0x08005100

08002a74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e0a8      	b.n	8002bd8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d109      	bne.n	8002aa2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	2382      	movs	r3, #130	; 0x82
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d009      	beq.n	8002aae <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	61da      	str	r2, [r3, #28]
 8002aa0:	e005      	b.n	8002aae <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	225d      	movs	r2, #93	; 0x5d
 8002ab8:	5c9b      	ldrb	r3, [r3, r2]
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d107      	bne.n	8002ad0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	225c      	movs	r2, #92	; 0x5c
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	0018      	movs	r0, r3
 8002acc:	f7fe fb64 	bl	8001198 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	225d      	movs	r2, #93	; 0x5d
 8002ad4:	2102      	movs	r1, #2
 8002ad6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2140      	movs	r1, #64	; 0x40
 8002ae4:	438a      	bics	r2, r1
 8002ae6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68da      	ldr	r2, [r3, #12]
 8002aec:	23e0      	movs	r3, #224	; 0xe0
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d902      	bls.n	8002afa <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	e002      	b.n	8002b00 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002afa:	2380      	movs	r3, #128	; 0x80
 8002afc:	015b      	lsls	r3, r3, #5
 8002afe:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	23f0      	movs	r3, #240	; 0xf0
 8002b06:	011b      	lsls	r3, r3, #4
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d008      	beq.n	8002b1e <HAL_SPI_Init+0xaa>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68da      	ldr	r2, [r3, #12]
 8002b10:	23e0      	movs	r3, #224	; 0xe0
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d002      	beq.n	8002b1e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685a      	ldr	r2, [r3, #4]
 8002b22:	2382      	movs	r3, #130	; 0x82
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	401a      	ands	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6899      	ldr	r1, [r3, #8]
 8002b2c:	2384      	movs	r3, #132	; 0x84
 8002b2e:	021b      	lsls	r3, r3, #8
 8002b30:	400b      	ands	r3, r1
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	2102      	movs	r1, #2
 8002b3a:	400b      	ands	r3, r1
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	2101      	movs	r1, #1
 8002b44:	400b      	ands	r3, r1
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6999      	ldr	r1, [r3, #24]
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	400b      	ands	r3, r1
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	69db      	ldr	r3, [r3, #28]
 8002b58:	2138      	movs	r1, #56	; 0x38
 8002b5a:	400b      	ands	r3, r1
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	2180      	movs	r1, #128	; 0x80
 8002b64:	400b      	ands	r3, r1
 8002b66:	431a      	orrs	r2, r3
 8002b68:	0011      	movs	r1, r2
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b6e:	2380      	movs	r3, #128	; 0x80
 8002b70:	019b      	lsls	r3, r3, #6
 8002b72:	401a      	ands	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	0c1b      	lsrs	r3, r3, #16
 8002b82:	2204      	movs	r2, #4
 8002b84:	401a      	ands	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8a:	2110      	movs	r1, #16
 8002b8c:	400b      	ands	r3, r1
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b94:	2108      	movs	r1, #8
 8002b96:	400b      	ands	r3, r1
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68d9      	ldr	r1, [r3, #12]
 8002b9e:	23f0      	movs	r3, #240	; 0xf0
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	400b      	ands	r3, r1
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	0011      	movs	r1, r2
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	2380      	movs	r3, #128	; 0x80
 8002bac:	015b      	lsls	r3, r3, #5
 8002bae:	401a      	ands	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	69da      	ldr	r2, [r3, #28]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4907      	ldr	r1, [pc, #28]	; (8002be0 <HAL_SPI_Init+0x16c>)
 8002bc4:	400a      	ands	r2, r1
 8002bc6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	225d      	movs	r2, #93	; 0x5d
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	0018      	movs	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b004      	add	sp, #16
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	fffff7ff 	.word	0xfffff7ff

08002be4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8002be4:	b590      	push	{r4, r7, lr}
 8002be6:	b087      	sub	sp, #28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	001a      	movs	r2, r3
 8002bf2:	1cbb      	adds	r3, r7, #2
 8002bf4:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002bf6:	2317      	movs	r3, #23
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	225c      	movs	r2, #92	; 0x5c
 8002c02:	5c9b      	ldrb	r3, [r3, r2]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d101      	bne.n	8002c0c <HAL_SPI_TransmitReceive_DMA+0x28>
 8002c08:	2302      	movs	r3, #2
 8002c0a:	e190      	b.n	8002f2e <HAL_SPI_TransmitReceive_DMA+0x34a>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	225c      	movs	r2, #92	; 0x5c
 8002c10:	2101      	movs	r1, #1
 8002c12:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c14:	2016      	movs	r0, #22
 8002c16:	183b      	adds	r3, r7, r0
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	215d      	movs	r1, #93	; 0x5d
 8002c1c:	5c52      	ldrb	r2, [r2, r1]
 8002c1e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002c26:	0001      	movs	r1, r0
 8002c28:	187b      	adds	r3, r7, r1
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d011      	beq.n	8002c54 <HAL_SPI_TransmitReceive_DMA+0x70>
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	2382      	movs	r3, #130	; 0x82
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d107      	bne.n	8002c4a <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d103      	bne.n	8002c4a <HAL_SPI_TransmitReceive_DMA+0x66>
 8002c42:	187b      	adds	r3, r7, r1
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d004      	beq.n	8002c54 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8002c4a:	2317      	movs	r3, #23
 8002c4c:	18fb      	adds	r3, r7, r3
 8002c4e:	2202      	movs	r2, #2
 8002c50:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c52:	e165      	b.n	8002f20 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d006      	beq.n	8002c68 <HAL_SPI_TransmitReceive_DMA+0x84>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <HAL_SPI_TransmitReceive_DMA+0x84>
 8002c60:	1cbb      	adds	r3, r7, #2
 8002c62:	881b      	ldrh	r3, [r3, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d104      	bne.n	8002c72 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8002c68:	2317      	movs	r3, #23
 8002c6a:	18fb      	adds	r3, r7, r3
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c70:	e156      	b.n	8002f20 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	225d      	movs	r2, #93	; 0x5d
 8002c76:	5c9b      	ldrb	r3, [r3, r2]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d003      	beq.n	8002c86 <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	225d      	movs	r2, #93	; 0x5d
 8002c82:	2105      	movs	r1, #5
 8002c84:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1cba      	adds	r2, r7, #2
 8002c96:	8812      	ldrh	r2, [r2, #0]
 8002c98:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	1cba      	adds	r2, r7, #2
 8002c9e:	8812      	ldrh	r2, [r2, #0]
 8002ca0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	1cba      	adds	r2, r7, #2
 8002cac:	2144      	movs	r1, #68	; 0x44
 8002cae:	8812      	ldrh	r2, [r2, #0]
 8002cb0:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	1cba      	adds	r2, r7, #2
 8002cb6:	2146      	movs	r1, #70	; 0x46
 8002cb8:	8812      	ldrh	r2, [r2, #0]
 8002cba:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	651a      	str	r2, [r3, #80]	; 0x50
  }
#endif /* USE_SPI_CRC */

#if defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F051x8) || defined (STM32F058xx)
  /* Packing mode management is enabled by the DMA settings */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	23e0      	movs	r3, #224	; 0xe0
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d80b      	bhi.n	8002cec <HAL_SPI_TransmitReceive_DMA+0x108>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd8:	695a      	ldr	r2, [r3, #20]
 8002cda:	2380      	movs	r3, #128	; 0x80
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d104      	bne.n	8002cec <HAL_SPI_TransmitReceive_DMA+0x108>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 8002ce2:	2317      	movs	r3, #23
 8002ce4:	18fb      	adds	r3, r7, r3
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	701a      	strb	r2, [r3, #0]
    goto error;
 8002cea:	e119      	b.n	8002f20 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }
#endif /* STM32F030x6 || STM32F030x8 || STM32F031x6 || STM32F038xx || STM32F051x8 || STM32F058xx */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4990      	ldr	r1, [pc, #576]	; (8002f38 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8002cf8:	400a      	ands	r2, r1
 8002cfa:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	68da      	ldr	r2, [r3, #12]
 8002d00:	23e0      	movs	r3, #224	; 0xe0
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d908      	bls.n	8002d1a <HAL_SPI_TransmitReceive_DMA+0x136>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	498a      	ldr	r1, [pc, #552]	; (8002f3c <HAL_SPI_TransmitReceive_DMA+0x358>)
 8002d14:	400a      	ands	r2, r1
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	e074      	b.n	8002e04 <HAL_SPI_TransmitReceive_DMA+0x220>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2180      	movs	r1, #128	; 0x80
 8002d26:	0149      	lsls	r1, r1, #5
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d30:	695a      	ldr	r2, [r3, #20]
 8002d32:	2380      	movs	r3, #128	; 0x80
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d127      	bne.n	8002d8a <HAL_SPI_TransmitReceive_DMA+0x1a6>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002d3e:	001a      	movs	r2, r3
 8002d40:	2301      	movs	r3, #1
 8002d42:	4013      	ands	r3, r2
 8002d44:	d10f      	bne.n	8002d66 <HAL_SPI_TransmitReceive_DMA+0x182>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	497b      	ldr	r1, [pc, #492]	; (8002f40 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 8002d52:	400a      	ands	r2, r1
 8002d54:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	085b      	lsrs	r3, r3, #1
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d64:	e011      	b.n	8002d8a <HAL_SPI_TransmitReceive_DMA+0x1a6>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2180      	movs	r1, #128	; 0x80
 8002d72:	01c9      	lsls	r1, r1, #7
 8002d74:	430a      	orrs	r2, r1
 8002d76:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	085b      	lsrs	r3, r3, #1
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	3301      	adds	r3, #1
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8e:	695a      	ldr	r2, [r3, #20]
 8002d90:	2380      	movs	r3, #128	; 0x80
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d135      	bne.n	8002e04 <HAL_SPI_TransmitReceive_DMA+0x220>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4966      	ldr	r1, [pc, #408]	; (8002f3c <HAL_SPI_TransmitReceive_DMA+0x358>)
 8002da4:	400a      	ands	r2, r1
 8002da6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2246      	movs	r2, #70	; 0x46
 8002dac:	5a9b      	ldrh	r3, [r3, r2]
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	001a      	movs	r2, r3
 8002db2:	2301      	movs	r3, #1
 8002db4:	4013      	ands	r3, r2
 8002db6:	d111      	bne.n	8002ddc <HAL_SPI_TransmitReceive_DMA+0x1f8>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4960      	ldr	r1, [pc, #384]	; (8002f44 <HAL_SPI_TransmitReceive_DMA+0x360>)
 8002dc4:	400a      	ands	r2, r1
 8002dc6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2246      	movs	r2, #70	; 0x46
 8002dcc:	5a9b      	ldrh	r3, [r3, r2]
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	085b      	lsrs	r3, r3, #1
 8002dd2:	b299      	uxth	r1, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2246      	movs	r2, #70	; 0x46
 8002dd8:	5299      	strh	r1, [r3, r2]
 8002dda:	e013      	b.n	8002e04 <HAL_SPI_TransmitReceive_DMA+0x220>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2180      	movs	r1, #128	; 0x80
 8002de8:	0189      	lsls	r1, r1, #6
 8002dea:	430a      	orrs	r2, r1
 8002dec:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2246      	movs	r2, #70	; 0x46
 8002df2:	5a9b      	ldrh	r3, [r3, r2]
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	085b      	lsrs	r3, r3, #1
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	b299      	uxth	r1, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2246      	movs	r2, #70	; 0x46
 8002e02:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	225d      	movs	r2, #93	; 0x5d
 8002e08:	5c9b      	ldrb	r3, [r3, r2]
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b04      	cmp	r3, #4
 8002e0e:	d108      	bne.n	8002e22 <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e14:	4a4c      	ldr	r2, [pc, #304]	; (8002f48 <HAL_SPI_TransmitReceive_DMA+0x364>)
 8002e16:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1c:	4a4b      	ldr	r2, [pc, #300]	; (8002f4c <HAL_SPI_TransmitReceive_DMA+0x368>)
 8002e1e:	629a      	str	r2, [r3, #40]	; 0x28
 8002e20:	e007      	b.n	8002e32 <HAL_SPI_TransmitReceive_DMA+0x24e>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e26:	4a4a      	ldr	r2, [pc, #296]	; (8002f50 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 8002e28:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2e:	4a49      	ldr	r2, [pc, #292]	; (8002f54 <HAL_SPI_TransmitReceive_DMA+0x370>)
 8002e30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e36:	4a48      	ldr	r2, [pc, #288]	; (8002f58 <HAL_SPI_TransmitReceive_DMA+0x374>)
 8002e38:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3e:	2200      	movs	r2, #0
 8002e40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	330c      	adds	r3, #12
 8002e4c:	0019      	movs	r1, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2246      	movs	r2, #70	; 0x46
 8002e58:	5a9b      	ldrh	r3, [r3, r2]
 8002e5a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002e5c:	0022      	movs	r2, r4
 8002e5e:	f7fe fde3 	bl	8001a28 <HAL_DMA_Start_IT>
 8002e62:	1e03      	subs	r3, r0, #0
 8002e64:	d00a      	beq.n	8002e7c <HAL_SPI_TransmitReceive_DMA+0x298>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e6a:	2210      	movs	r2, #16
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002e72:	2317      	movs	r3, #23
 8002e74:	18fb      	adds	r3, r7, r3
 8002e76:	2201      	movs	r2, #1
 8002e78:	701a      	strb	r2, [r3, #0]

    goto error;
 8002e7a:	e051      	b.n	8002f20 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2101      	movs	r1, #1
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e90:	2200      	movs	r2, #0
 8002e92:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e98:	2200      	movs	r2, #0
 8002e9a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb4:	0019      	movs	r1, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	330c      	adds	r3, #12
 8002ebc:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ec2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002ec4:	f7fe fdb0 	bl	8001a28 <HAL_DMA_Start_IT>
 8002ec8:	1e03      	subs	r3, r0, #0
 8002eca:	d00a      	beq.n	8002ee2 <HAL_SPI_TransmitReceive_DMA+0x2fe>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ed0:	2210      	movs	r2, #16
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002ed8:	2317      	movs	r3, #23
 8002eda:	18fb      	adds	r3, r7, r3
 8002edc:	2201      	movs	r2, #1
 8002ede:	701a      	strb	r2, [r3, #0]

    goto error;
 8002ee0:	e01e      	b.n	8002f20 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2240      	movs	r2, #64	; 0x40
 8002eea:	4013      	ands	r3, r2
 8002eec:	2b40      	cmp	r3, #64	; 0x40
 8002eee:	d007      	beq.n	8002f00 <HAL_SPI_TransmitReceive_DMA+0x31c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2140      	movs	r1, #64	; 0x40
 8002efc:	430a      	orrs	r2, r1
 8002efe:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2120      	movs	r1, #32
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2102      	movs	r1, #2
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	225c      	movs	r2, #92	; 0x5c
 8002f24:	2100      	movs	r1, #0
 8002f26:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002f28:	2317      	movs	r3, #23
 8002f2a:	18fb      	adds	r3, r7, r3
 8002f2c:	781b      	ldrb	r3, [r3, #0]
}
 8002f2e:	0018      	movs	r0, r3
 8002f30:	46bd      	mov	sp, r7
 8002f32:	b007      	add	sp, #28
 8002f34:	bd90      	pop	{r4, r7, pc}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	ffff9fff 	.word	0xffff9fff
 8002f3c:	ffffefff 	.word	0xffffefff
 8002f40:	ffffbfff 	.word	0xffffbfff
 8002f44:	ffffdfff 	.word	0xffffdfff
 8002f48:	08003513 	.word	0x08003513
 8002f4c:	080033cd 	.word	0x080033cd
 8002f50:	08003531 	.word	0x08003531
 8002f54:	0800347d 	.word	0x0800347d
 8002f58:	0800354f 	.word	0x0800354f

08002f5c <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b08a      	sub	sp, #40	; 0x28
 8002f60:	af02      	add	r7, sp, #8
 8002f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8002f64:	231f      	movs	r3, #31
 8002f66:	18fb      	adds	r3, r7, r3
 8002f68:	2200      	movs	r2, #0
 8002f6a:	701a      	strb	r2, [r3, #0]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8002f6c:	4b88      	ldr	r3, [pc, #544]	; (8003190 <HAL_SPI_Abort+0x234>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4988      	ldr	r1, [pc, #544]	; (8003194 <HAL_SPI_Abort+0x238>)
 8002f72:	0018      	movs	r0, r3
 8002f74:	f7fd f8c8 	bl	8000108 <__udivsi3>
 8002f78:	0003      	movs	r3, r0
 8002f7a:	001a      	movs	r2, r3
 8002f7c:	2364      	movs	r3, #100	; 0x64
 8002f7e:	4353      	muls	r3, r2
 8002f80:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2120      	movs	r1, #32
 8002f92:	438a      	bics	r2, r1
 8002f94:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2280      	movs	r2, #128	; 0x80
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	2b80      	cmp	r3, #128	; 0x80
 8002fa2:	d117      	bne.n	8002fd4 <HAL_SPI_Abort+0x78>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a7c      	ldr	r2, [pc, #496]	; (8003198 <HAL_SPI_Abort+0x23c>)
 8002fa8:	651a      	str	r2, [r3, #80]	; 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d106      	bne.n	8002fbe <HAL_SPI_Abort+0x62>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fb4:	2240      	movs	r2, #64	; 0x40
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8002fbc:	e008      	b.n	8002fd0 <HAL_SPI_Abort+0x74>
      }
      count--;
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	225d      	movs	r2, #93	; 0x5d
 8002fc8:	5c9b      	ldrb	r3, [r3, r2]
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	2b07      	cmp	r3, #7
 8002fce:	d1ec      	bne.n	8002faa <HAL_SPI_Abort+0x4e>
    /* Reset Timeout Counter */
    count = resetcount;
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2240      	movs	r2, #64	; 0x40
 8002fdc:	4013      	ands	r3, r2
 8002fde:	2b40      	cmp	r3, #64	; 0x40
 8002fe0:	d117      	bne.n	8003012 <HAL_SPI_Abort+0xb6>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a6d      	ldr	r2, [pc, #436]	; (800319c <HAL_SPI_Abort+0x240>)
 8002fe6:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d106      	bne.n	8002ffc <HAL_SPI_Abort+0xa0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ff2:	2240      	movs	r2, #64	; 0x40
 8002ff4:	431a      	orrs	r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8002ffa:	e008      	b.n	800300e <HAL_SPI_Abort+0xb2>
      }
      count--;
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	225d      	movs	r2, #93	; 0x5d
 8003006:	5c9b      	ldrb	r3, [r3, r2]
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b07      	cmp	r3, #7
 800300c:	d1ec      	bne.n	8002fe8 <HAL_SPI_Abort+0x8c>
    /* Reset Timeout Counter */
    count = resetcount;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2202      	movs	r2, #2
 800301a:	4013      	ands	r3, r2
 800301c:	2b02      	cmp	r3, #2
 800301e:	d13e      	bne.n	800309e <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003024:	2b00      	cmp	r3, #0
 8003026:	d03a      	beq.n	800309e <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302c:	2200      	movs	r2, #0
 800302e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003034:	0018      	movs	r0, r3
 8003036:	f7fe fd5d 	bl	8001af4 <HAL_DMA_Abort>
 800303a:	1e03      	subs	r3, r0, #0
 800303c:	d002      	beq.n	8003044 <HAL_SPI_Abort+0xe8>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2240      	movs	r2, #64	; 0x40
 8003042:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	685a      	ldr	r2, [r3, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2102      	movs	r1, #2
 8003050:	438a      	bics	r2, r1
 8003052:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003054:	f7fe fbb8 	bl	80017c8 <HAL_GetTick>
 8003058:	0002      	movs	r2, r0
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2164      	movs	r1, #100	; 0x64
 800305e:	0018      	movs	r0, r3
 8003060:	f000 fc3a 	bl	80038d8 <SPI_EndRxTxTransaction>
 8003064:	1e03      	subs	r3, r0, #0
 8003066:	d002      	beq.n	800306e <HAL_SPI_Abort+0x112>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2240      	movs	r2, #64	; 0x40
 800306c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2140      	movs	r1, #64	; 0x40
 800307a:	438a      	bics	r2, r1
 800307c:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800307e:	f7fe fba3 	bl	80017c8 <HAL_GetTick>
 8003082:	0003      	movs	r3, r0
 8003084:	22c0      	movs	r2, #192	; 0xc0
 8003086:	00d1      	lsls	r1, r2, #3
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	2364      	movs	r3, #100	; 0x64
 800308e:	2200      	movs	r2, #0
 8003090:	f000 fb22 	bl	80036d8 <SPI_WaitFifoStateUntilTimeout>
 8003094:	1e03      	subs	r3, r0, #0
 8003096:	d002      	beq.n	800309e <HAL_SPI_Abort+0x142>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2240      	movs	r2, #64	; 0x40
 800309c:	661a      	str	r2, [r3, #96]	; 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	4013      	ands	r3, r2
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d140      	bne.n	800312e <HAL_SPI_Abort+0x1d2>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d03c      	beq.n	800312e <HAL_SPI_Abort+0x1d2>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b8:	2200      	movs	r2, #0
 80030ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7fe fd17 	bl	8001af4 <HAL_DMA_Abort>
 80030c6:	1e03      	subs	r3, r0, #0
 80030c8:	d002      	beq.n	80030d0 <HAL_SPI_Abort+0x174>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2240      	movs	r2, #64	; 0x40
 80030ce:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2140      	movs	r1, #64	; 0x40
 80030dc:	438a      	bics	r2, r1
 80030de:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80030e0:	f7fe fb72 	bl	80017c8 <HAL_GetTick>
 80030e4:	0003      	movs	r3, r0
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	2364      	movs	r3, #100	; 0x64
 80030ec:	2200      	movs	r2, #0
 80030ee:	2180      	movs	r1, #128	; 0x80
 80030f0:	f000 fa64 	bl	80035bc <SPI_WaitFlagStateUntilTimeout>
 80030f4:	1e03      	subs	r3, r0, #0
 80030f6:	d002      	beq.n	80030fe <HAL_SPI_Abort+0x1a2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2240      	movs	r2, #64	; 0x40
 80030fc:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80030fe:	f7fe fb63 	bl	80017c8 <HAL_GetTick>
 8003102:	0003      	movs	r3, r0
 8003104:	22c0      	movs	r2, #192	; 0xc0
 8003106:	00d1      	lsls	r1, r2, #3
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	2364      	movs	r3, #100	; 0x64
 800310e:	2200      	movs	r2, #0
 8003110:	f000 fae2 	bl	80036d8 <SPI_WaitFifoStateUntilTimeout>
 8003114:	1e03      	subs	r3, r0, #0
 8003116:	d002      	beq.n	800311e <HAL_SPI_Abort+0x1c2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2240      	movs	r2, #64	; 0x40
 800311c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2101      	movs	r1, #1
 800312a:	438a      	bics	r2, r1
 800312c:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2246      	movs	r2, #70	; 0x46
 8003132:	2100      	movs	r1, #0
 8003134:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003140:	2b40      	cmp	r3, #64	; 0x40
 8003142:	d104      	bne.n	800314e <HAL_SPI_Abort+0x1f2>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8003144:	231f      	movs	r3, #31
 8003146:	18fb      	adds	r3, r7, r3
 8003148:	2201      	movs	r2, #1
 800314a:	701a      	strb	r2, [r3, #0]
 800314c:	e002      	b.n	8003154 <HAL_SPI_Abort+0x1f8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003154:	2300      	movs	r3, #0
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	613b      	str	r3, [r7, #16]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	613b      	str	r3, [r7, #16]
 8003168:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800316a:	2300      	movs	r3, #0
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	225d      	movs	r2, #93	; 0x5d
 800317c:	2101      	movs	r1, #1
 800317e:	5499      	strb	r1, [r3, r2]

  return errorcode;
 8003180:	231f      	movs	r3, #31
 8003182:	18fb      	adds	r3, r7, r3
 8003184:	781b      	ldrb	r3, [r3, #0]
}
 8003186:	0018      	movs	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	b008      	add	sp, #32
 800318c:	bd80      	pop	{r7, pc}
 800318e:	46c0      	nop			; (mov r8, r8)
 8003190:	20000040 	.word	0x20000040
 8003194:	00005dc0 	.word	0x00005dc0
 8003198:	08003a21 	.word	0x08003a21
 800319c:	08003965 	.word	0x08003965

080031a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b088      	sub	sp, #32
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	099b      	lsrs	r3, r3, #6
 80031bc:	001a      	movs	r2, r3
 80031be:	2301      	movs	r3, #1
 80031c0:	4013      	ands	r3, r2
 80031c2:	d10f      	bne.n	80031e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	2201      	movs	r2, #1
 80031c8:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80031ca:	d00b      	beq.n	80031e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	099b      	lsrs	r3, r3, #6
 80031d0:	001a      	movs	r2, r3
 80031d2:	2301      	movs	r3, #1
 80031d4:	4013      	ands	r3, r2
 80031d6:	d005      	beq.n	80031e4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	0010      	movs	r0, r2
 80031e0:	4798      	blx	r3
    return;
 80031e2:	e0d5      	b.n	8003390 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	085b      	lsrs	r3, r3, #1
 80031e8:	001a      	movs	r2, r3
 80031ea:	2301      	movs	r3, #1
 80031ec:	4013      	ands	r3, r2
 80031ee:	d00b      	beq.n	8003208 <HAL_SPI_IRQHandler+0x68>
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	09db      	lsrs	r3, r3, #7
 80031f4:	001a      	movs	r2, r3
 80031f6:	2301      	movs	r3, #1
 80031f8:	4013      	ands	r3, r2
 80031fa:	d005      	beq.n	8003208 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	0010      	movs	r0, r2
 8003204:	4798      	blx	r3
    return;
 8003206:	e0c3      	b.n	8003390 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	095b      	lsrs	r3, r3, #5
 800320c:	001a      	movs	r2, r3
 800320e:	2301      	movs	r3, #1
 8003210:	4013      	ands	r3, r2
 8003212:	d10c      	bne.n	800322e <HAL_SPI_IRQHandler+0x8e>
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	099b      	lsrs	r3, r3, #6
 8003218:	001a      	movs	r2, r3
 800321a:	2301      	movs	r3, #1
 800321c:	4013      	ands	r3, r2
 800321e:	d106      	bne.n	800322e <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	001a      	movs	r2, r3
 8003226:	2301      	movs	r3, #1
 8003228:	4013      	ands	r3, r2
 800322a:	d100      	bne.n	800322e <HAL_SPI_IRQHandler+0x8e>
 800322c:	e0b0      	b.n	8003390 <HAL_SPI_IRQHandler+0x1f0>
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	095b      	lsrs	r3, r3, #5
 8003232:	001a      	movs	r2, r3
 8003234:	2301      	movs	r3, #1
 8003236:	4013      	ands	r3, r2
 8003238:	d100      	bne.n	800323c <HAL_SPI_IRQHandler+0x9c>
 800323a:	e0a9      	b.n	8003390 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	099b      	lsrs	r3, r3, #6
 8003240:	001a      	movs	r2, r3
 8003242:	2301      	movs	r3, #1
 8003244:	4013      	ands	r3, r2
 8003246:	d023      	beq.n	8003290 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	225d      	movs	r2, #93	; 0x5d
 800324c:	5c9b      	ldrb	r3, [r3, r2]
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b03      	cmp	r3, #3
 8003252:	d011      	beq.n	8003278 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003258:	2204      	movs	r2, #4
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003260:	2300      	movs	r3, #0
 8003262:	617b      	str	r3, [r7, #20]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	617b      	str	r3, [r7, #20]
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	e00b      	b.n	8003290 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003278:	2300      	movs	r3, #0
 800327a:	613b      	str	r3, [r7, #16]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	613b      	str	r3, [r7, #16]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	613b      	str	r3, [r7, #16]
 800328c:	693b      	ldr	r3, [r7, #16]
        return;
 800328e:	e07f      	b.n	8003390 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	095b      	lsrs	r3, r3, #5
 8003294:	001a      	movs	r2, r3
 8003296:	2301      	movs	r3, #1
 8003298:	4013      	ands	r3, r2
 800329a:	d014      	beq.n	80032c6 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a0:	2201      	movs	r2, #1
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80032a8:	2300      	movs	r3, #0
 80032aa:	60fb      	str	r3, [r7, #12]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2140      	movs	r1, #64	; 0x40
 80032c0:	438a      	bics	r2, r1
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	0a1b      	lsrs	r3, r3, #8
 80032ca:	001a      	movs	r2, r3
 80032cc:	2301      	movs	r3, #1
 80032ce:	4013      	ands	r3, r2
 80032d0:	d00c      	beq.n	80032ec <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d6:	2208      	movs	r2, #8
 80032d8:	431a      	orrs	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80032de:	2300      	movs	r3, #0
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d04c      	beq.n	800338e <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	21e0      	movs	r1, #224	; 0xe0
 8003300:	438a      	bics	r2, r1
 8003302:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	225d      	movs	r2, #93	; 0x5d
 8003308:	2101      	movs	r1, #1
 800330a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	2202      	movs	r2, #2
 8003310:	4013      	ands	r3, r2
 8003312:	d103      	bne.n	800331c <HAL_SPI_IRQHandler+0x17c>
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	2201      	movs	r2, #1
 8003318:	4013      	ands	r3, r2
 800331a:	d032      	beq.n	8003382 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2103      	movs	r1, #3
 8003328:	438a      	bics	r2, r1
 800332a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003330:	2b00      	cmp	r3, #0
 8003332:	d010      	beq.n	8003356 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003338:	4a17      	ldr	r2, [pc, #92]	; (8003398 <HAL_SPI_IRQHandler+0x1f8>)
 800333a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003340:	0018      	movs	r0, r3
 8003342:	f7fe fc0f 	bl	8001b64 <HAL_DMA_Abort_IT>
 8003346:	1e03      	subs	r3, r0, #0
 8003348:	d005      	beq.n	8003356 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800334e:	2240      	movs	r2, #64	; 0x40
 8003350:	431a      	orrs	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800335a:	2b00      	cmp	r3, #0
 800335c:	d016      	beq.n	800338c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003362:	4a0d      	ldr	r2, [pc, #52]	; (8003398 <HAL_SPI_IRQHandler+0x1f8>)
 8003364:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800336a:	0018      	movs	r0, r3
 800336c:	f7fe fbfa 	bl	8001b64 <HAL_DMA_Abort_IT>
 8003370:	1e03      	subs	r3, r0, #0
 8003372:	d00b      	beq.n	800338c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003378:	2240      	movs	r2, #64	; 0x40
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003380:	e004      	b.n	800338c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	0018      	movs	r0, r3
 8003386:	f7fd f8d3 	bl	8000530 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800338a:	e000      	b.n	800338e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800338c:	46c0      	nop			; (mov r8, r8)
    return;
 800338e:	46c0      	nop			; (mov r8, r8)
  }
}
 8003390:	46bd      	mov	sp, r7
 8003392:	b008      	add	sp, #32
 8003394:	bd80      	pop	{r7, pc}
 8003396:	46c0      	nop			; (mov r8, r8)
 8003398:	08003591 	.word	0x08003591

0800339c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80033a4:	46c0      	nop			; (mov r8, r8)
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b002      	add	sp, #8
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80033b4:	46c0      	nop			; (mov r8, r8)
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b002      	add	sp, #8
 80033ba:	bd80      	pop	{r7, pc}

080033bc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80033c4:	46c0      	nop			; (mov r8, r8)
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b002      	add	sp, #8
 80033ca:	bd80      	pop	{r7, pc}

080033cc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033da:	f7fe f9f5 	bl	80017c8 <HAL_GetTick>
 80033de:	0003      	movs	r3, r0
 80033e0:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2220      	movs	r2, #32
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b20      	cmp	r3, #32
 80033ee:	d03e      	beq.n	800346e <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2120      	movs	r1, #32
 80033fc:	438a      	bics	r2, r1
 80033fe:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d10e      	bne.n	8003426 <SPI_DMAReceiveCplt+0x5a>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	2382      	movs	r3, #130	; 0x82
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	429a      	cmp	r2, r3
 8003412:	d108      	bne.n	8003426 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2103      	movs	r1, #3
 8003420:	438a      	bics	r2, r1
 8003422:	605a      	str	r2, [r3, #4]
 8003424:	e007      	b.n	8003436 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2101      	movs	r1, #1
 8003432:	438a      	bics	r2, r1
 8003434:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2164      	movs	r1, #100	; 0x64
 800343c:	0018      	movs	r0, r3
 800343e:	f000 f9ed 	bl	800381c <SPI_EndRxTransaction>
 8003442:	1e03      	subs	r3, r0, #0
 8003444:	d002      	beq.n	800344c <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2220      	movs	r2, #32
 800344a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2246      	movs	r2, #70	; 0x46
 8003450:	2100      	movs	r1, #0
 8003452:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	225d      	movs	r2, #93	; 0x5d
 8003458:	2101      	movs	r1, #1
 800345a:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003460:	2b00      	cmp	r3, #0
 8003462:	d004      	beq.n	800346e <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	0018      	movs	r0, r3
 8003468:	f7fd f862 	bl	8000530 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800346c:	e003      	b.n	8003476 <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	0018      	movs	r0, r3
 8003472:	f7ff ff93 	bl	800339c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003476:	46bd      	mov	sp, r7
 8003478:	b004      	add	sp, #16
 800347a:	bd80      	pop	{r7, pc}

0800347c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003488:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800348a:	f7fe f99d 	bl	80017c8 <HAL_GetTick>
 800348e:	0003      	movs	r3, r0
 8003490:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2220      	movs	r2, #32
 800349a:	4013      	ands	r3, r2
 800349c:	2b20      	cmp	r3, #32
 800349e:	d031      	beq.n	8003504 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2120      	movs	r1, #32
 80034ac:	438a      	bics	r2, r1
 80034ae:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2164      	movs	r1, #100	; 0x64
 80034b6:	0018      	movs	r0, r3
 80034b8:	f000 fa0e 	bl	80038d8 <SPI_EndRxTxTransaction>
 80034bc:	1e03      	subs	r3, r0, #0
 80034be:	d005      	beq.n	80034cc <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034c4:	2220      	movs	r2, #32
 80034c6:	431a      	orrs	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2103      	movs	r1, #3
 80034d8:	438a      	bics	r2, r1
 80034da:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2246      	movs	r2, #70	; 0x46
 80034e6:	2100      	movs	r1, #0
 80034e8:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	225d      	movs	r2, #93	; 0x5d
 80034ee:	2101      	movs	r1, #1
 80034f0:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d004      	beq.n	8003504 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	0018      	movs	r0, r3
 80034fe:	f7fd f817 	bl	8000530 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003502:	e003      	b.n	800350c <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	0018      	movs	r0, r3
 8003508:	f7fd f84e 	bl	80005a8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800350c:	46bd      	mov	sp, r7
 800350e:	b004      	add	sp, #16
 8003510:	bd80      	pop	{r7, pc}

08003512 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b084      	sub	sp, #16
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351e:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	0018      	movs	r0, r3
 8003524:	f7ff ff42 	bl	80033ac <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	b004      	add	sp, #16
 800352e:	bd80      	pop	{r7, pc}

08003530 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	0018      	movs	r0, r3
 8003542:	f7ff ff3b 	bl	80033bc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003546:	46c0      	nop			; (mov r8, r8)
 8003548:	46bd      	mov	sp, r7
 800354a:	b004      	add	sp, #16
 800354c:	bd80      	pop	{r7, pc}

0800354e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2103      	movs	r1, #3
 8003568:	438a      	bics	r2, r1
 800356a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003570:	2210      	movs	r2, #16
 8003572:	431a      	orrs	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	225d      	movs	r2, #93	; 0x5d
 800357c:	2101      	movs	r1, #1
 800357e:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	0018      	movs	r0, r3
 8003584:	f7fc ffd4 	bl	8000530 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003588:	46c0      	nop			; (mov r8, r8)
 800358a:	46bd      	mov	sp, r7
 800358c:	b004      	add	sp, #16
 800358e:	bd80      	pop	{r7, pc}

08003590 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2246      	movs	r2, #70	; 0x46
 80035a2:	2100      	movs	r1, #0
 80035a4:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	0018      	movs	r0, r3
 80035b0:	f7fc ffbe 	bl	8000530 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80035b4:	46c0      	nop			; (mov r8, r8)
 80035b6:	46bd      	mov	sp, r7
 80035b8:	b004      	add	sp, #16
 80035ba:	bd80      	pop	{r7, pc}

080035bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b088      	sub	sp, #32
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	1dfb      	adds	r3, r7, #7
 80035ca:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035cc:	f7fe f8fc 	bl	80017c8 <HAL_GetTick>
 80035d0:	0002      	movs	r2, r0
 80035d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d4:	1a9b      	subs	r3, r3, r2
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	18d3      	adds	r3, r2, r3
 80035da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035dc:	f7fe f8f4 	bl	80017c8 <HAL_GetTick>
 80035e0:	0003      	movs	r3, r0
 80035e2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035e4:	4b3a      	ldr	r3, [pc, #232]	; (80036d0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	015b      	lsls	r3, r3, #5
 80035ea:	0d1b      	lsrs	r3, r3, #20
 80035ec:	69fa      	ldr	r2, [r7, #28]
 80035ee:	4353      	muls	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035f2:	e058      	b.n	80036a6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	3301      	adds	r3, #1
 80035f8:	d055      	beq.n	80036a6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035fa:	f7fe f8e5 	bl	80017c8 <HAL_GetTick>
 80035fe:	0002      	movs	r2, r0
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	69fa      	ldr	r2, [r7, #28]
 8003606:	429a      	cmp	r2, r3
 8003608:	d902      	bls.n	8003610 <SPI_WaitFlagStateUntilTimeout+0x54>
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d142      	bne.n	8003696 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	21e0      	movs	r1, #224	; 0xe0
 800361c:	438a      	bics	r2, r1
 800361e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	2382      	movs	r3, #130	; 0x82
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	429a      	cmp	r2, r3
 800362a:	d113      	bne.n	8003654 <SPI_WaitFlagStateUntilTimeout+0x98>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	2380      	movs	r3, #128	; 0x80
 8003632:	021b      	lsls	r3, r3, #8
 8003634:	429a      	cmp	r2, r3
 8003636:	d005      	beq.n	8003644 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	429a      	cmp	r2, r3
 8003642:	d107      	bne.n	8003654 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2140      	movs	r1, #64	; 0x40
 8003650:	438a      	bics	r2, r1
 8003652:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003658:	2380      	movs	r3, #128	; 0x80
 800365a:	019b      	lsls	r3, r3, #6
 800365c:	429a      	cmp	r2, r3
 800365e:	d110      	bne.n	8003682 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	491a      	ldr	r1, [pc, #104]	; (80036d4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800366c:	400a      	ands	r2, r1
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2180      	movs	r1, #128	; 0x80
 800367c:	0189      	lsls	r1, r1, #6
 800367e:	430a      	orrs	r2, r1
 8003680:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	225d      	movs	r2, #93	; 0x5d
 8003686:	2101      	movs	r1, #1
 8003688:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	225c      	movs	r2, #92	; 0x5c
 800368e:	2100      	movs	r1, #0
 8003690:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e017      	b.n	80036c6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	3b01      	subs	r3, #1
 80036a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	4013      	ands	r3, r2
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	425a      	negs	r2, r3
 80036b6:	4153      	adcs	r3, r2
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	001a      	movs	r2, r3
 80036bc:	1dfb      	adds	r3, r7, #7
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d197      	bne.n	80035f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	0018      	movs	r0, r3
 80036c8:	46bd      	mov	sp, r7
 80036ca:	b008      	add	sp, #32
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	20000040 	.word	0x20000040
 80036d4:	ffffdfff 	.word	0xffffdfff

080036d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b08a      	sub	sp, #40	; 0x28
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80036e6:	2317      	movs	r3, #23
 80036e8:	18fb      	adds	r3, r7, r3
 80036ea:	2200      	movs	r2, #0
 80036ec:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80036ee:	f7fe f86b 	bl	80017c8 <HAL_GetTick>
 80036f2:	0002      	movs	r2, r0
 80036f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	18d3      	adds	r3, r2, r3
 80036fc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80036fe:	f7fe f863 	bl	80017c8 <HAL_GetTick>
 8003702:	0003      	movs	r3, r0
 8003704:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	330c      	adds	r3, #12
 800370c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800370e:	4b41      	ldr	r3, [pc, #260]	; (8003814 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	0013      	movs	r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	189b      	adds	r3, r3, r2
 8003718:	00da      	lsls	r2, r3, #3
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	0d1b      	lsrs	r3, r3, #20
 800371e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003720:	4353      	muls	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003724:	e068      	b.n	80037f8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	23c0      	movs	r3, #192	; 0xc0
 800372a:	00db      	lsls	r3, r3, #3
 800372c:	429a      	cmp	r2, r3
 800372e:	d10a      	bne.n	8003746 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d107      	bne.n	8003746 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	b2da      	uxtb	r2, r3
 800373c:	2117      	movs	r1, #23
 800373e:	187b      	adds	r3, r7, r1
 8003740:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003742:	187b      	adds	r3, r7, r1
 8003744:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	3301      	adds	r3, #1
 800374a:	d055      	beq.n	80037f8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800374c:	f7fe f83c 	bl	80017c8 <HAL_GetTick>
 8003750:	0002      	movs	r2, r0
 8003752:	6a3b      	ldr	r3, [r7, #32]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003758:	429a      	cmp	r2, r3
 800375a:	d902      	bls.n	8003762 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800375c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375e:	2b00      	cmp	r3, #0
 8003760:	d142      	bne.n	80037e8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	21e0      	movs	r1, #224	; 0xe0
 800376e:	438a      	bics	r2, r1
 8003770:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	2382      	movs	r3, #130	; 0x82
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	429a      	cmp	r2, r3
 800377c:	d113      	bne.n	80037a6 <SPI_WaitFifoStateUntilTimeout+0xce>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	689a      	ldr	r2, [r3, #8]
 8003782:	2380      	movs	r3, #128	; 0x80
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	429a      	cmp	r2, r3
 8003788:	d005      	beq.n	8003796 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	2380      	movs	r3, #128	; 0x80
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	429a      	cmp	r2, r3
 8003794:	d107      	bne.n	80037a6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2140      	movs	r1, #64	; 0x40
 80037a2:	438a      	bics	r2, r1
 80037a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037aa:	2380      	movs	r3, #128	; 0x80
 80037ac:	019b      	lsls	r3, r3, #6
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d110      	bne.n	80037d4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4916      	ldr	r1, [pc, #88]	; (8003818 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80037be:	400a      	ands	r2, r1
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2180      	movs	r1, #128	; 0x80
 80037ce:	0189      	lsls	r1, r1, #6
 80037d0:	430a      	orrs	r2, r1
 80037d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	225d      	movs	r2, #93	; 0x5d
 80037d8:	2101      	movs	r1, #1
 80037da:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	225c      	movs	r2, #92	; 0x5c
 80037e0:	2100      	movs	r1, #0
 80037e2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e010      	b.n	800380a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d101      	bne.n	80037f2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80037ee:	2300      	movs	r3, #0
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	3b01      	subs	r3, #1
 80037f6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	68ba      	ldr	r2, [r7, #8]
 8003800:	4013      	ands	r3, r2
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	429a      	cmp	r2, r3
 8003806:	d18e      	bne.n	8003726 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	0018      	movs	r0, r3
 800380c:	46bd      	mov	sp, r7
 800380e:	b00a      	add	sp, #40	; 0x28
 8003810:	bd80      	pop	{r7, pc}
 8003812:	46c0      	nop			; (mov r8, r8)
 8003814:	20000040 	.word	0x20000040
 8003818:	ffffdfff 	.word	0xffffdfff

0800381c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	2382      	movs	r3, #130	; 0x82
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	429a      	cmp	r2, r3
 8003832:	d113      	bne.n	800385c <SPI_EndRxTransaction+0x40>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	021b      	lsls	r3, r3, #8
 800383c:	429a      	cmp	r2, r3
 800383e:	d005      	beq.n	800384c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	2380      	movs	r3, #128	; 0x80
 8003846:	00db      	lsls	r3, r3, #3
 8003848:	429a      	cmp	r2, r3
 800384a:	d107      	bne.n	800385c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2140      	movs	r1, #64	; 0x40
 8003858:	438a      	bics	r2, r1
 800385a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	0013      	movs	r3, r2
 8003866:	2200      	movs	r2, #0
 8003868:	2180      	movs	r1, #128	; 0x80
 800386a:	f7ff fea7 	bl	80035bc <SPI_WaitFlagStateUntilTimeout>
 800386e:	1e03      	subs	r3, r0, #0
 8003870:	d007      	beq.n	8003882 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003876:	2220      	movs	r2, #32
 8003878:	431a      	orrs	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e026      	b.n	80038d0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	685a      	ldr	r2, [r3, #4]
 8003886:	2382      	movs	r3, #130	; 0x82
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	429a      	cmp	r2, r3
 800388c:	d11f      	bne.n	80038ce <SPI_EndRxTransaction+0xb2>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	689a      	ldr	r2, [r3, #8]
 8003892:	2380      	movs	r3, #128	; 0x80
 8003894:	021b      	lsls	r3, r3, #8
 8003896:	429a      	cmp	r2, r3
 8003898:	d005      	beq.n	80038a6 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	2380      	movs	r3, #128	; 0x80
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d113      	bne.n	80038ce <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	23c0      	movs	r3, #192	; 0xc0
 80038aa:	00d9      	lsls	r1, r3, #3
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	0013      	movs	r3, r2
 80038b4:	2200      	movs	r2, #0
 80038b6:	f7ff ff0f 	bl	80036d8 <SPI_WaitFifoStateUntilTimeout>
 80038ba:	1e03      	subs	r3, r0, #0
 80038bc:	d007      	beq.n	80038ce <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038c2:	2220      	movs	r2, #32
 80038c4:	431a      	orrs	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e000      	b.n	80038d0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	0018      	movs	r0, r3
 80038d2:	46bd      	mov	sp, r7
 80038d4:	b004      	add	sp, #16
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af02      	add	r7, sp, #8
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	23c0      	movs	r3, #192	; 0xc0
 80038e8:	0159      	lsls	r1, r3, #5
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	0013      	movs	r3, r2
 80038f2:	2200      	movs	r2, #0
 80038f4:	f7ff fef0 	bl	80036d8 <SPI_WaitFifoStateUntilTimeout>
 80038f8:	1e03      	subs	r3, r0, #0
 80038fa:	d007      	beq.n	800390c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003900:	2220      	movs	r2, #32
 8003902:	431a      	orrs	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e027      	b.n	800395c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	9300      	str	r3, [sp, #0]
 8003914:	0013      	movs	r3, r2
 8003916:	2200      	movs	r2, #0
 8003918:	2180      	movs	r1, #128	; 0x80
 800391a:	f7ff fe4f 	bl	80035bc <SPI_WaitFlagStateUntilTimeout>
 800391e:	1e03      	subs	r3, r0, #0
 8003920:	d007      	beq.n	8003932 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003926:	2220      	movs	r2, #32
 8003928:	431a      	orrs	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e014      	b.n	800395c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	23c0      	movs	r3, #192	; 0xc0
 8003936:	00d9      	lsls	r1, r3, #3
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	0013      	movs	r3, r2
 8003940:	2200      	movs	r2, #0
 8003942:	f7ff fec9 	bl	80036d8 <SPI_WaitFifoStateUntilTimeout>
 8003946:	1e03      	subs	r3, r0, #0
 8003948:	d007      	beq.n	800395a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800394e:	2220      	movs	r2, #32
 8003950:	431a      	orrs	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e000      	b.n	800395c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	0018      	movs	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	b004      	add	sp, #16
 8003962:	bd80      	pop	{r7, pc}

08003964 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af02      	add	r7, sp, #8
 800396a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2140      	movs	r1, #64	; 0x40
 8003978:	438a      	bics	r2, r1
 800397a:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800397c:	4b26      	ldr	r3, [pc, #152]	; (8003a18 <SPI_AbortRx_ISR+0xb4>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4926      	ldr	r1, [pc, #152]	; (8003a1c <SPI_AbortRx_ISR+0xb8>)
 8003982:	0018      	movs	r0, r3
 8003984:	f7fc fbc0 	bl	8000108 <__udivsi3>
 8003988:	0003      	movs	r3, r0
 800398a:	001a      	movs	r2, r3
 800398c:	2364      	movs	r3, #100	; 0x64
 800398e:	4353      	muls	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2140      	movs	r1, #64	; 0x40
 800399e:	438a      	bics	r2, r1
 80039a0:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d106      	bne.n	80039b6 <SPI_AbortRx_ISR+0x52>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ac:	2240      	movs	r2, #64	; 0x40
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 80039b4:	e009      	b.n	80039ca <SPI_AbortRx_ISR+0x66>
    }
    count--;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2240      	movs	r2, #64	; 0x40
 80039c4:	4013      	ands	r3, r2
 80039c6:	2b40      	cmp	r3, #64	; 0x40
 80039c8:	d0eb      	beq.n	80039a2 <SPI_AbortRx_ISR+0x3e>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80039ca:	f7fd fefd 	bl	80017c8 <HAL_GetTick>
 80039ce:	0003      	movs	r3, r0
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	2364      	movs	r3, #100	; 0x64
 80039d6:	2200      	movs	r2, #0
 80039d8:	2180      	movs	r1, #128	; 0x80
 80039da:	f7ff fdef 	bl	80035bc <SPI_WaitFlagStateUntilTimeout>
 80039de:	1e03      	subs	r3, r0, #0
 80039e0:	d002      	beq.n	80039e8 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2240      	movs	r2, #64	; 0x40
 80039e6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80039e8:	f7fd feee 	bl	80017c8 <HAL_GetTick>
 80039ec:	0003      	movs	r3, r0
 80039ee:	22c0      	movs	r2, #192	; 0xc0
 80039f0:	00d1      	lsls	r1, r2, #3
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	2364      	movs	r3, #100	; 0x64
 80039f8:	2200      	movs	r2, #0
 80039fa:	f7ff fe6d 	bl	80036d8 <SPI_WaitFifoStateUntilTimeout>
 80039fe:	1e03      	subs	r3, r0, #0
 8003a00:	d002      	beq.n	8003a08 <SPI_AbortRx_ISR+0xa4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2240      	movs	r2, #64	; 0x40
 8003a06:	661a      	str	r2, [r3, #96]	; 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	225d      	movs	r2, #93	; 0x5d
 8003a0c:	2107      	movs	r1, #7
 8003a0e:	5499      	strb	r1, [r3, r2]
}
 8003a10:	46c0      	nop			; (mov r8, r8)
 8003a12:	46bd      	mov	sp, r7
 8003a14:	b004      	add	sp, #16
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	20000040 	.word	0x20000040
 8003a1c:	00005dc0 	.word	0x00005dc0

08003a20 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003a28:	4b4a      	ldr	r3, [pc, #296]	; (8003b54 <SPI_AbortTx_ISR+0x134>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	494a      	ldr	r1, [pc, #296]	; (8003b58 <SPI_AbortTx_ISR+0x138>)
 8003a2e:	0018      	movs	r0, r3
 8003a30:	f7fc fb6a 	bl	8000108 <__udivsi3>
 8003a34:	0003      	movs	r3, r0
 8003a36:	001a      	movs	r2, r3
 8003a38:	2364      	movs	r3, #100	; 0x64
 8003a3a:	4353      	muls	r3, r2
 8003a3c:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2180      	movs	r1, #128	; 0x80
 8003a4a:	438a      	bics	r2, r1
 8003a4c:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d106      	bne.n	8003a62 <SPI_AbortTx_ISR+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a58:	2240      	movs	r2, #64	; 0x40
 8003a5a:	431a      	orrs	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 8003a60:	e009      	b.n	8003a76 <SPI_AbortTx_ISR+0x56>
    }
    count--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2280      	movs	r2, #128	; 0x80
 8003a70:	4013      	ands	r3, r2
 8003a72:	2b80      	cmp	r3, #128	; 0x80
 8003a74:	d0eb      	beq.n	8003a4e <SPI_AbortTx_ISR+0x2e>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003a76:	f7fd fea7 	bl	80017c8 <HAL_GetTick>
 8003a7a:	0002      	movs	r2, r0
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2164      	movs	r1, #100	; 0x64
 8003a80:	0018      	movs	r0, r3
 8003a82:	f7ff ff29 	bl	80038d8 <SPI_EndRxTxTransaction>
 8003a86:	1e03      	subs	r3, r0, #0
 8003a88:	d002      	beq.n	8003a90 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2240      	movs	r2, #64	; 0x40
 8003a8e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2140      	movs	r1, #64	; 0x40
 8003a9c:	438a      	bics	r2, r1
 8003a9e:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003aa0:	f7fd fe92 	bl	80017c8 <HAL_GetTick>
 8003aa4:	0003      	movs	r3, r0
 8003aa6:	22c0      	movs	r2, #192	; 0xc0
 8003aa8:	00d1      	lsls	r1, r2, #3
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	2364      	movs	r3, #100	; 0x64
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f7ff fe11 	bl	80036d8 <SPI_WaitFifoStateUntilTimeout>
 8003ab6:	1e03      	subs	r3, r0, #0
 8003ab8:	d002      	beq.n	8003ac0 <SPI_AbortTx_ISR+0xa0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2240      	movs	r2, #64	; 0x40
 8003abe:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2240      	movs	r2, #64	; 0x40
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2b40      	cmp	r3, #64	; 0x40
 8003acc:	d13a      	bne.n	8003b44 <SPI_AbortTx_ISR+0x124>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2140      	movs	r1, #64	; 0x40
 8003ada:	438a      	bics	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d106      	bne.n	8003af2 <SPI_AbortTx_ISR+0xd2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae8:	2240      	movs	r2, #64	; 0x40
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8003af0:	e009      	b.n	8003b06 <SPI_AbortTx_ISR+0xe6>
      }
      count--;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	3b01      	subs	r3, #1
 8003af6:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2240      	movs	r2, #64	; 0x40
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b40      	cmp	r3, #64	; 0x40
 8003b04:	d0eb      	beq.n	8003ade <SPI_AbortTx_ISR+0xbe>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003b06:	f7fd fe5f 	bl	80017c8 <HAL_GetTick>
 8003b0a:	0003      	movs	r3, r0
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	2364      	movs	r3, #100	; 0x64
 8003b12:	2200      	movs	r2, #0
 8003b14:	2180      	movs	r1, #128	; 0x80
 8003b16:	f7ff fd51 	bl	80035bc <SPI_WaitFlagStateUntilTimeout>
 8003b1a:	1e03      	subs	r3, r0, #0
 8003b1c:	d002      	beq.n	8003b24 <SPI_AbortTx_ISR+0x104>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2240      	movs	r2, #64	; 0x40
 8003b22:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003b24:	f7fd fe50 	bl	80017c8 <HAL_GetTick>
 8003b28:	0003      	movs	r3, r0
 8003b2a:	22c0      	movs	r2, #192	; 0xc0
 8003b2c:	00d1      	lsls	r1, r2, #3
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	2364      	movs	r3, #100	; 0x64
 8003b34:	2200      	movs	r2, #0
 8003b36:	f7ff fdcf 	bl	80036d8 <SPI_WaitFifoStateUntilTimeout>
 8003b3a:	1e03      	subs	r3, r0, #0
 8003b3c:	d002      	beq.n	8003b44 <SPI_AbortTx_ISR+0x124>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2240      	movs	r2, #64	; 0x40
 8003b42:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	225d      	movs	r2, #93	; 0x5d
 8003b48:	2107      	movs	r1, #7
 8003b4a:	5499      	strb	r1, [r3, r2]
}
 8003b4c:	46c0      	nop			; (mov r8, r8)
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b004      	add	sp, #16
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	20000040 	.word	0x20000040
 8003b58:	00005dc0 	.word	0x00005dc0

08003b5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e044      	b.n	8003bf8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d107      	bne.n	8003b86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2278      	movs	r2, #120	; 0x78
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	0018      	movs	r0, r3
 8003b82:	f7fd fbb3 	bl	80012ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2224      	movs	r2, #36	; 0x24
 8003b8a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2101      	movs	r1, #1
 8003b98:	438a      	bics	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	0018      	movs	r0, r3
 8003ba0:	f000 fcaa 	bl	80044f8 <UART_SetConfig>
 8003ba4:	0003      	movs	r3, r0
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d101      	bne.n	8003bae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e024      	b.n	8003bf8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	0018      	movs	r0, r3
 8003bba:	f000 fddd 	bl	8004778 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	490d      	ldr	r1, [pc, #52]	; (8003c00 <HAL_UART_Init+0xa4>)
 8003bca:	400a      	ands	r2, r1
 8003bcc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2108      	movs	r1, #8
 8003bda:	438a      	bics	r2, r1
 8003bdc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2101      	movs	r1, #1
 8003bea:	430a      	orrs	r2, r1
 8003bec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f000 fe75 	bl	80048e0 <UART_CheckIdleState>
 8003bf6:	0003      	movs	r3, r0
}
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	b002      	add	sp, #8
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	fffff7ff 	.word	0xfffff7ff

08003c04 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b088      	sub	sp, #32
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	1dbb      	adds	r3, r7, #6
 8003c10:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c16:	2b20      	cmp	r3, #32
 8003c18:	d000      	beq.n	8003c1c <HAL_UART_Transmit_DMA+0x18>
 8003c1a:	e077      	b.n	8003d0c <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_UART_Transmit_DMA+0x26>
 8003c22:	1dbb      	adds	r3, r7, #6
 8003c24:	881b      	ldrh	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e06f      	b.n	8003d0e <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	2380      	movs	r3, #128	; 0x80
 8003c34:	015b      	lsls	r3, r3, #5
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d109      	bne.n	8003c4e <HAL_UART_Transmit_DMA+0x4a>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d105      	bne.n	8003c4e <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	2201      	movs	r2, #1
 8003c46:	4013      	ands	r3, r2
 8003c48:	d001      	beq.n	8003c4e <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e05f      	b.n	8003d0e <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	68ba      	ldr	r2, [r7, #8]
 8003c52:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1dba      	adds	r2, r7, #6
 8003c58:	2150      	movs	r1, #80	; 0x50
 8003c5a:	8812      	ldrh	r2, [r2, #0]
 8003c5c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	1dba      	adds	r2, r7, #6
 8003c62:	2152      	movs	r1, #82	; 0x52
 8003c64:	8812      	ldrh	r2, [r2, #0]
 8003c66:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2284      	movs	r2, #132	; 0x84
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2221      	movs	r2, #33	; 0x21
 8003c74:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d027      	beq.n	8003cce <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c82:	4a25      	ldr	r2, [pc, #148]	; (8003d18 <HAL_UART_Transmit_DMA+0x114>)
 8003c84:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c8a:	4a24      	ldr	r2, [pc, #144]	; (8003d1c <HAL_UART_Transmit_DMA+0x118>)
 8003c8c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c92:	4a23      	ldr	r2, [pc, #140]	; (8003d20 <HAL_UART_Transmit_DMA+0x11c>)
 8003c94:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ca6:	0019      	movs	r1, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	3328      	adds	r3, #40	; 0x28
 8003cae:	001a      	movs	r2, r3
 8003cb0:	1dbb      	adds	r3, r7, #6
 8003cb2:	881b      	ldrh	r3, [r3, #0]
 8003cb4:	f7fd feb8 	bl	8001a28 <HAL_DMA_Start_IT>
 8003cb8:	1e03      	subs	r3, r0, #0
 8003cba:	d008      	beq.n	8003cce <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2284      	movs	r2, #132	; 0x84
 8003cc0:	2110      	movs	r1, #16
 8003cc2:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e01f      	b.n	8003d0e <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2240      	movs	r2, #64	; 0x40
 8003cd4:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8003cda:	613b      	str	r3, [r7, #16]
  return(result);
 8003cdc:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003cde:	61fb      	str	r3, [r7, #28]
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	f383 8810 	msr	PRIMASK, r3
}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689a      	ldr	r2, [r3, #8]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2180      	movs	r1, #128	; 0x80
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	609a      	str	r2, [r3, #8]
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	f383 8810 	msr	PRIMASK, r3
}
 8003d06:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	e000      	b.n	8003d0e <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
  }
}
 8003d0e:	0018      	movs	r0, r3
 8003d10:	46bd      	mov	sp, r7
 8003d12:	b008      	add	sp, #32
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	46c0      	nop			; (mov r8, r8)
 8003d18:	08004d55 	.word	0x08004d55
 8003d1c:	08004de9 	.word	0x08004de9
 8003d20:	08004f77 	.word	0x08004f77

08003d24 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b088      	sub	sp, #32
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	1dbb      	adds	r3, r7, #6
 8003d30:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2280      	movs	r2, #128	; 0x80
 8003d36:	589b      	ldr	r3, [r3, r2]
 8003d38:	2b20      	cmp	r3, #32
 8003d3a:	d145      	bne.n	8003dc8 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <HAL_UART_Receive_DMA+0x26>
 8003d42:	1dbb      	adds	r3, r7, #6
 8003d44:	881b      	ldrh	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e03d      	b.n	8003dca <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	2380      	movs	r3, #128	; 0x80
 8003d54:	015b      	lsls	r3, r3, #5
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d109      	bne.n	8003d6e <HAL_UART_Receive_DMA+0x4a>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d105      	bne.n	8003d6e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2201      	movs	r2, #1
 8003d66:	4013      	ands	r3, r2
 8003d68:	d001      	beq.n	8003d6e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e02d      	b.n	8003dca <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	2380      	movs	r3, #128	; 0x80
 8003d7c:	041b      	lsls	r3, r3, #16
 8003d7e:	4013      	ands	r3, r2
 8003d80:	d019      	beq.n	8003db6 <HAL_UART_Receive_DMA+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d82:	f3ef 8310 	mrs	r3, PRIMASK
 8003d86:	613b      	str	r3, [r7, #16]
  return(result);
 8003d88:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003d8a:	61fb      	str	r3, [r7, #28]
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	f383 8810 	msr	PRIMASK, r3
}
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2180      	movs	r1, #128	; 0x80
 8003da4:	04c9      	lsls	r1, r1, #19
 8003da6:	430a      	orrs	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	f383 8810 	msr	PRIMASK, r3
}
 8003db4:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003db6:	1dbb      	adds	r3, r7, #6
 8003db8:	881a      	ldrh	r2, [r3, #0]
 8003dba:	68b9      	ldr	r1, [r7, #8]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	f000 fea0 	bl	8004b04 <UART_Start_Receive_DMA>
 8003dc4:	0003      	movs	r3, r0
 8003dc6:	e000      	b.n	8003dca <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8003dc8:	2302      	movs	r3, #2
  }
}
 8003dca:	0018      	movs	r0, r3
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	b008      	add	sp, #32
 8003dd0:	bd80      	pop	{r7, pc}
	...

08003dd4 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b092      	sub	sp, #72	; 0x48
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ddc:	f3ef 8310 	mrs	r3, PRIMASK
 8003de0:	623b      	str	r3, [r7, #32]
  return(result);
 8003de2:	6a3b      	ldr	r3, [r7, #32]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003de4:	647b      	str	r3, [r7, #68]	; 0x44
 8003de6:	2301      	movs	r3, #1
 8003de8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dec:	f383 8810 	msr	PRIMASK, r3
}
 8003df0:	46c0      	nop			; (mov r8, r8)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	494b      	ldr	r1, [pc, #300]	; (8003f2c <HAL_UART_AbortReceive+0x158>)
 8003dfe:	400a      	ands	r2, r1
 8003e00:	601a      	str	r2, [r3, #0]
 8003e02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e04:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e08:	f383 8810 	msr	PRIMASK, r3
}
 8003e0c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8003e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e16:	643b      	str	r3, [r7, #64]	; 0x40
 8003e18:	2301      	movs	r3, #1
 8003e1a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e1e:	f383 8810 	msr	PRIMASK, r3
}
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2101      	movs	r1, #1
 8003e30:	438a      	bics	r2, r1
 8003e32:	609a      	str	r2, [r3, #8]
 8003e34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e36:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e3a:	f383 8810 	msr	PRIMASK, r3
}
 8003e3e:	46c0      	nop			; (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d118      	bne.n	8003e7a <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e48:	f3ef 8310 	mrs	r3, PRIMASK
 8003e4c:	617b      	str	r3, [r7, #20]
  return(result);
 8003e4e:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003e50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e52:	2301      	movs	r3, #1
 8003e54:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	f383 8810 	msr	PRIMASK, r3
}
 8003e5c:	46c0      	nop			; (mov r8, r8)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2110      	movs	r1, #16
 8003e6a:	438a      	bics	r2, r1
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	f383 8810 	msr	PRIMASK, r3
}
 8003e78:	46c0      	nop			; (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2240      	movs	r2, #64	; 0x40
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b40      	cmp	r3, #64	; 0x40
 8003e86:	d135      	bne.n	8003ef4 <HAL_UART_AbortReceive+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e88:	f3ef 8310 	mrs	r3, PRIMASK
 8003e8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e8e:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e90:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e92:	2301      	movs	r3, #1
 8003e94:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f383 8810 	msr	PRIMASK, r3
}
 8003e9c:	46c0      	nop			; (mov r8, r8)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2140      	movs	r1, #64	; 0x40
 8003eaa:	438a      	bics	r2, r1
 8003eac:	609a      	str	r2, [r3, #8]
 8003eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	f383 8810 	msr	PRIMASK, r3
}
 8003eb8:	46c0      	nop			; (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d018      	beq.n	8003ef4 <HAL_UART_AbortReceive+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ece:	0018      	movs	r0, r3
 8003ed0:	f7fd fe10 	bl	8001af4 <HAL_DMA_Abort>
 8003ed4:	1e03      	subs	r3, r0, #0
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_UART_AbortReceive+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003edc:	0018      	movs	r0, r3
 8003ede:	f7fd ff28 	bl	8001d32 <HAL_DMA_GetError>
 8003ee2:	0003      	movs	r3, r0
 8003ee4:	2b20      	cmp	r3, #32
 8003ee6:	d105      	bne.n	8003ef4 <HAL_UART_AbortReceive+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2284      	movs	r2, #132	; 0x84
 8003eec:	2110      	movs	r1, #16
 8003eee:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e017      	b.n	8003f24 <HAL_UART_AbortReceive+0x150>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	225a      	movs	r2, #90	; 0x5a
 8003ef8:	2100      	movs	r1, #0
 8003efa:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	220f      	movs	r2, #15
 8003f02:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	699a      	ldr	r2, [r3, #24]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2108      	movs	r1, #8
 8003f10:	430a      	orrs	r2, r1
 8003f12:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2280      	movs	r2, #128	; 0x80
 8003f18:	2120      	movs	r1, #32
 8003f1a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	661a      	str	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	0018      	movs	r0, r3
 8003f26:	46bd      	mov	sp, r7
 8003f28:	b012      	add	sp, #72	; 0x48
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	fffffedf 	.word	0xfffffedf

08003f30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f30:	b590      	push	{r4, r7, lr}
 8003f32:	b0ab      	sub	sp, #172	; 0xac
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	22a4      	movs	r2, #164	; 0xa4
 8003f40:	18b9      	adds	r1, r7, r2
 8003f42:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	20a0      	movs	r0, #160	; 0xa0
 8003f4c:	1839      	adds	r1, r7, r0
 8003f4e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	219c      	movs	r1, #156	; 0x9c
 8003f58:	1879      	adds	r1, r7, r1
 8003f5a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f5c:	0011      	movs	r1, r2
 8003f5e:	18bb      	adds	r3, r7, r2
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a99      	ldr	r2, [pc, #612]	; (80041c8 <HAL_UART_IRQHandler+0x298>)
 8003f64:	4013      	ands	r3, r2
 8003f66:	2298      	movs	r2, #152	; 0x98
 8003f68:	18bc      	adds	r4, r7, r2
 8003f6a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003f6c:	18bb      	adds	r3, r7, r2
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d114      	bne.n	8003f9e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f74:	187b      	adds	r3, r7, r1
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	d00f      	beq.n	8003f9e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f7e:	183b      	adds	r3, r7, r0
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2220      	movs	r2, #32
 8003f84:	4013      	ands	r3, r2
 8003f86:	d00a      	beq.n	8003f9e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d100      	bne.n	8003f92 <HAL_UART_IRQHandler+0x62>
 8003f90:	e286      	b.n	80044a0 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	0010      	movs	r0, r2
 8003f9a:	4798      	blx	r3
      }
      return;
 8003f9c:	e280      	b.n	80044a0 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003f9e:	2398      	movs	r3, #152	; 0x98
 8003fa0:	18fb      	adds	r3, r7, r3
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d100      	bne.n	8003faa <HAL_UART_IRQHandler+0x7a>
 8003fa8:	e114      	b.n	80041d4 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003faa:	239c      	movs	r3, #156	; 0x9c
 8003fac:	18fb      	adds	r3, r7, r3
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	d106      	bne.n	8003fc4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003fb6:	23a0      	movs	r3, #160	; 0xa0
 8003fb8:	18fb      	adds	r3, r7, r3
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a83      	ldr	r2, [pc, #524]	; (80041cc <HAL_UART_IRQHandler+0x29c>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	d100      	bne.n	8003fc4 <HAL_UART_IRQHandler+0x94>
 8003fc2:	e107      	b.n	80041d4 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003fc4:	23a4      	movs	r3, #164	; 0xa4
 8003fc6:	18fb      	adds	r3, r7, r3
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	4013      	ands	r3, r2
 8003fce:	d012      	beq.n	8003ff6 <HAL_UART_IRQHandler+0xc6>
 8003fd0:	23a0      	movs	r3, #160	; 0xa0
 8003fd2:	18fb      	adds	r3, r7, r3
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	2380      	movs	r3, #128	; 0x80
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d00b      	beq.n	8003ff6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2284      	movs	r2, #132	; 0x84
 8003fea:	589b      	ldr	r3, [r3, r2]
 8003fec:	2201      	movs	r2, #1
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2184      	movs	r1, #132	; 0x84
 8003ff4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ff6:	23a4      	movs	r3, #164	; 0xa4
 8003ff8:	18fb      	adds	r3, r7, r3
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2202      	movs	r2, #2
 8003ffe:	4013      	ands	r3, r2
 8004000:	d011      	beq.n	8004026 <HAL_UART_IRQHandler+0xf6>
 8004002:	239c      	movs	r3, #156	; 0x9c
 8004004:	18fb      	adds	r3, r7, r3
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2201      	movs	r2, #1
 800400a:	4013      	ands	r3, r2
 800400c:	d00b      	beq.n	8004026 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2202      	movs	r2, #2
 8004014:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2284      	movs	r2, #132	; 0x84
 800401a:	589b      	ldr	r3, [r3, r2]
 800401c:	2204      	movs	r2, #4
 800401e:	431a      	orrs	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2184      	movs	r1, #132	; 0x84
 8004024:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004026:	23a4      	movs	r3, #164	; 0xa4
 8004028:	18fb      	adds	r3, r7, r3
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2204      	movs	r2, #4
 800402e:	4013      	ands	r3, r2
 8004030:	d011      	beq.n	8004056 <HAL_UART_IRQHandler+0x126>
 8004032:	239c      	movs	r3, #156	; 0x9c
 8004034:	18fb      	adds	r3, r7, r3
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2201      	movs	r2, #1
 800403a:	4013      	ands	r3, r2
 800403c:	d00b      	beq.n	8004056 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2204      	movs	r2, #4
 8004044:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2284      	movs	r2, #132	; 0x84
 800404a:	589b      	ldr	r3, [r3, r2]
 800404c:	2202      	movs	r2, #2
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2184      	movs	r1, #132	; 0x84
 8004054:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004056:	23a4      	movs	r3, #164	; 0xa4
 8004058:	18fb      	adds	r3, r7, r3
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2208      	movs	r2, #8
 800405e:	4013      	ands	r3, r2
 8004060:	d017      	beq.n	8004092 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004062:	23a0      	movs	r3, #160	; 0xa0
 8004064:	18fb      	adds	r3, r7, r3
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2220      	movs	r2, #32
 800406a:	4013      	ands	r3, r2
 800406c:	d105      	bne.n	800407a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800406e:	239c      	movs	r3, #156	; 0x9c
 8004070:	18fb      	adds	r3, r7, r3
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2201      	movs	r2, #1
 8004076:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004078:	d00b      	beq.n	8004092 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2208      	movs	r2, #8
 8004080:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2284      	movs	r2, #132	; 0x84
 8004086:	589b      	ldr	r3, [r3, r2]
 8004088:	2208      	movs	r2, #8
 800408a:	431a      	orrs	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2184      	movs	r1, #132	; 0x84
 8004090:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004092:	23a4      	movs	r3, #164	; 0xa4
 8004094:	18fb      	adds	r3, r7, r3
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	2380      	movs	r3, #128	; 0x80
 800409a:	011b      	lsls	r3, r3, #4
 800409c:	4013      	ands	r3, r2
 800409e:	d013      	beq.n	80040c8 <HAL_UART_IRQHandler+0x198>
 80040a0:	23a0      	movs	r3, #160	; 0xa0
 80040a2:	18fb      	adds	r3, r7, r3
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	2380      	movs	r3, #128	; 0x80
 80040a8:	04db      	lsls	r3, r3, #19
 80040aa:	4013      	ands	r3, r2
 80040ac:	d00c      	beq.n	80040c8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2280      	movs	r2, #128	; 0x80
 80040b4:	0112      	lsls	r2, r2, #4
 80040b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2284      	movs	r2, #132	; 0x84
 80040bc:	589b      	ldr	r3, [r3, r2]
 80040be:	2220      	movs	r2, #32
 80040c0:	431a      	orrs	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2184      	movs	r1, #132	; 0x84
 80040c6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2284      	movs	r2, #132	; 0x84
 80040cc:	589b      	ldr	r3, [r3, r2]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d100      	bne.n	80040d4 <HAL_UART_IRQHandler+0x1a4>
 80040d2:	e1e7      	b.n	80044a4 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80040d4:	23a4      	movs	r3, #164	; 0xa4
 80040d6:	18fb      	adds	r3, r7, r3
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2220      	movs	r2, #32
 80040dc:	4013      	ands	r3, r2
 80040de:	d00e      	beq.n	80040fe <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040e0:	23a0      	movs	r3, #160	; 0xa0
 80040e2:	18fb      	adds	r3, r7, r3
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2220      	movs	r2, #32
 80040e8:	4013      	ands	r3, r2
 80040ea:	d008      	beq.n	80040fe <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d004      	beq.n	80040fe <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	0010      	movs	r0, r2
 80040fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2284      	movs	r2, #132	; 0x84
 8004102:	589b      	ldr	r3, [r3, r2]
 8004104:	2194      	movs	r1, #148	; 0x94
 8004106:	187a      	adds	r2, r7, r1
 8004108:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2240      	movs	r2, #64	; 0x40
 8004112:	4013      	ands	r3, r2
 8004114:	2b40      	cmp	r3, #64	; 0x40
 8004116:	d004      	beq.n	8004122 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004118:	187b      	adds	r3, r7, r1
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2228      	movs	r2, #40	; 0x28
 800411e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004120:	d047      	beq.n	80041b2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	0018      	movs	r0, r3
 8004126:	f000 fdb1 	bl	8004c8c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	2240      	movs	r2, #64	; 0x40
 8004132:	4013      	ands	r3, r2
 8004134:	2b40      	cmp	r3, #64	; 0x40
 8004136:	d137      	bne.n	80041a8 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004138:	f3ef 8310 	mrs	r3, PRIMASK
 800413c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800413e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004140:	2090      	movs	r0, #144	; 0x90
 8004142:	183a      	adds	r2, r7, r0
 8004144:	6013      	str	r3, [r2, #0]
 8004146:	2301      	movs	r3, #1
 8004148:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800414a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800414c:	f383 8810 	msr	PRIMASK, r3
}
 8004150:	46c0      	nop			; (mov r8, r8)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689a      	ldr	r2, [r3, #8]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2140      	movs	r1, #64	; 0x40
 800415e:	438a      	bics	r2, r1
 8004160:	609a      	str	r2, [r3, #8]
 8004162:	183b      	adds	r3, r7, r0
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004168:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800416a:	f383 8810 	msr	PRIMASK, r3
}
 800416e:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004174:	2b00      	cmp	r3, #0
 8004176:	d012      	beq.n	800419e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800417c:	4a14      	ldr	r2, [pc, #80]	; (80041d0 <HAL_UART_IRQHandler+0x2a0>)
 800417e:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004184:	0018      	movs	r0, r3
 8004186:	f7fd fced 	bl	8001b64 <HAL_DMA_Abort_IT>
 800418a:	1e03      	subs	r3, r0, #0
 800418c:	d01a      	beq.n	80041c4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004192:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004198:	0018      	movs	r0, r3
 800419a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800419c:	e012      	b.n	80041c4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	0018      	movs	r0, r3
 80041a2:	f7fc f99d 	bl	80004e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041a6:	e00d      	b.n	80041c4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	0018      	movs	r0, r3
 80041ac:	f7fc f998 	bl	80004e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b0:	e008      	b.n	80041c4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	0018      	movs	r0, r3
 80041b6:	f7fc f993 	bl	80004e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2284      	movs	r2, #132	; 0x84
 80041be:	2100      	movs	r1, #0
 80041c0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80041c2:	e16f      	b.n	80044a4 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041c4:	46c0      	nop			; (mov r8, r8)
    return;
 80041c6:	e16d      	b.n	80044a4 <HAL_UART_IRQHandler+0x574>
 80041c8:	0000080f 	.word	0x0000080f
 80041cc:	04000120 	.word	0x04000120
 80041d0:	08004ffb 	.word	0x08004ffb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d000      	beq.n	80041de <HAL_UART_IRQHandler+0x2ae>
 80041dc:	e139      	b.n	8004452 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80041de:	23a4      	movs	r3, #164	; 0xa4
 80041e0:	18fb      	adds	r3, r7, r3
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2210      	movs	r2, #16
 80041e6:	4013      	ands	r3, r2
 80041e8:	d100      	bne.n	80041ec <HAL_UART_IRQHandler+0x2bc>
 80041ea:	e132      	b.n	8004452 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80041ec:	23a0      	movs	r3, #160	; 0xa0
 80041ee:	18fb      	adds	r3, r7, r3
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2210      	movs	r2, #16
 80041f4:	4013      	ands	r3, r2
 80041f6:	d100      	bne.n	80041fa <HAL_UART_IRQHandler+0x2ca>
 80041f8:	e12b      	b.n	8004452 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2210      	movs	r2, #16
 8004200:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2240      	movs	r2, #64	; 0x40
 800420a:	4013      	ands	r3, r2
 800420c:	2b40      	cmp	r3, #64	; 0x40
 800420e:	d000      	beq.n	8004212 <HAL_UART_IRQHandler+0x2e2>
 8004210:	e09f      	b.n	8004352 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	217e      	movs	r1, #126	; 0x7e
 800421c:	187b      	adds	r3, r7, r1
 800421e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004220:	187b      	adds	r3, r7, r1
 8004222:	881b      	ldrh	r3, [r3, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d100      	bne.n	800422a <HAL_UART_IRQHandler+0x2fa>
 8004228:	e13e      	b.n	80044a8 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2258      	movs	r2, #88	; 0x58
 800422e:	5a9b      	ldrh	r3, [r3, r2]
 8004230:	187a      	adds	r2, r7, r1
 8004232:	8812      	ldrh	r2, [r2, #0]
 8004234:	429a      	cmp	r2, r3
 8004236:	d300      	bcc.n	800423a <HAL_UART_IRQHandler+0x30a>
 8004238:	e136      	b.n	80044a8 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	187a      	adds	r2, r7, r1
 800423e:	215a      	movs	r1, #90	; 0x5a
 8004240:	8812      	ldrh	r2, [r2, #0]
 8004242:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004248:	699b      	ldr	r3, [r3, #24]
 800424a:	2b20      	cmp	r3, #32
 800424c:	d06f      	beq.n	800432e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800424e:	f3ef 8310 	mrs	r3, PRIMASK
 8004252:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004256:	67bb      	str	r3, [r7, #120]	; 0x78
 8004258:	2301      	movs	r3, #1
 800425a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800425c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800425e:	f383 8810 	msr	PRIMASK, r3
}
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4992      	ldr	r1, [pc, #584]	; (80044b8 <HAL_UART_IRQHandler+0x588>)
 8004270:	400a      	ands	r2, r1
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004276:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800427a:	f383 8810 	msr	PRIMASK, r3
}
 800427e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004280:	f3ef 8310 	mrs	r3, PRIMASK
 8004284:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004288:	677b      	str	r3, [r7, #116]	; 0x74
 800428a:	2301      	movs	r3, #1
 800428c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800428e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004290:	f383 8810 	msr	PRIMASK, r3
}
 8004294:	46c0      	nop			; (mov r8, r8)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2101      	movs	r1, #1
 80042a2:	438a      	bics	r2, r1
 80042a4:	609a      	str	r2, [r3, #8]
 80042a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042a8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042ac:	f383 8810 	msr	PRIMASK, r3
}
 80042b0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042b2:	f3ef 8310 	mrs	r3, PRIMASK
 80042b6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80042b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042ba:	673b      	str	r3, [r7, #112]	; 0x70
 80042bc:	2301      	movs	r3, #1
 80042be:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042c2:	f383 8810 	msr	PRIMASK, r3
}
 80042c6:	46c0      	nop			; (mov r8, r8)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689a      	ldr	r2, [r3, #8]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2140      	movs	r1, #64	; 0x40
 80042d4:	438a      	bics	r2, r1
 80042d6:	609a      	str	r2, [r3, #8]
 80042d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042da:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042de:	f383 8810 	msr	PRIMASK, r3
}
 80042e2:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2280      	movs	r2, #128	; 0x80
 80042e8:	2120      	movs	r1, #32
 80042ea:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042f2:	f3ef 8310 	mrs	r3, PRIMASK
 80042f6:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80042f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80042fc:	2301      	movs	r3, #1
 80042fe:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004300:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004302:	f383 8810 	msr	PRIMASK, r3
}
 8004306:	46c0      	nop			; (mov r8, r8)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2110      	movs	r1, #16
 8004314:	438a      	bics	r2, r1
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800431a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800431c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800431e:	f383 8810 	msr	PRIMASK, r3
}
 8004322:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004328:	0018      	movs	r0, r3
 800432a:	f7fd fbe3 	bl	8001af4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2202      	movs	r2, #2
 8004332:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2258      	movs	r2, #88	; 0x58
 8004338:	5a9a      	ldrh	r2, [r3, r2]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	215a      	movs	r1, #90	; 0x5a
 800433e:	5a5b      	ldrh	r3, [r3, r1]
 8004340:	b29b      	uxth	r3, r3
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	b29a      	uxth	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	0011      	movs	r1, r2
 800434a:	0018      	movs	r0, r3
 800434c:	f000 f8c8 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004350:	e0aa      	b.n	80044a8 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2258      	movs	r2, #88	; 0x58
 8004356:	5a99      	ldrh	r1, [r3, r2]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	225a      	movs	r2, #90	; 0x5a
 800435c:	5a9b      	ldrh	r3, [r3, r2]
 800435e:	b29a      	uxth	r2, r3
 8004360:	208e      	movs	r0, #142	; 0x8e
 8004362:	183b      	adds	r3, r7, r0
 8004364:	1a8a      	subs	r2, r1, r2
 8004366:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	225a      	movs	r2, #90	; 0x5a
 800436c:	5a9b      	ldrh	r3, [r3, r2]
 800436e:	b29b      	uxth	r3, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	d100      	bne.n	8004376 <HAL_UART_IRQHandler+0x446>
 8004374:	e09a      	b.n	80044ac <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8004376:	183b      	adds	r3, r7, r0
 8004378:	881b      	ldrh	r3, [r3, #0]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d100      	bne.n	8004380 <HAL_UART_IRQHandler+0x450>
 800437e:	e095      	b.n	80044ac <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004380:	f3ef 8310 	mrs	r3, PRIMASK
 8004384:	60fb      	str	r3, [r7, #12]
  return(result);
 8004386:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004388:	2488      	movs	r4, #136	; 0x88
 800438a:	193a      	adds	r2, r7, r4
 800438c:	6013      	str	r3, [r2, #0]
 800438e:	2301      	movs	r3, #1
 8004390:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	f383 8810 	msr	PRIMASK, r3
}
 8004398:	46c0      	nop			; (mov r8, r8)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4945      	ldr	r1, [pc, #276]	; (80044bc <HAL_UART_IRQHandler+0x58c>)
 80043a6:	400a      	ands	r2, r1
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	193b      	adds	r3, r7, r4
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f383 8810 	msr	PRIMASK, r3
}
 80043b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043b8:	f3ef 8310 	mrs	r3, PRIMASK
 80043bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80043be:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043c0:	2484      	movs	r4, #132	; 0x84
 80043c2:	193a      	adds	r2, r7, r4
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	2301      	movs	r3, #1
 80043c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	f383 8810 	msr	PRIMASK, r3
}
 80043d0:	46c0      	nop			; (mov r8, r8)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2101      	movs	r1, #1
 80043de:	438a      	bics	r2, r1
 80043e0:	609a      	str	r2, [r3, #8]
 80043e2:	193b      	adds	r3, r7, r4
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e8:	6a3b      	ldr	r3, [r7, #32]
 80043ea:	f383 8810 	msr	PRIMASK, r3
}
 80043ee:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2280      	movs	r2, #128	; 0x80
 80043f4:	2120      	movs	r1, #32
 80043f6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004404:	f3ef 8310 	mrs	r3, PRIMASK
 8004408:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800440c:	2480      	movs	r4, #128	; 0x80
 800440e:	193a      	adds	r2, r7, r4
 8004410:	6013      	str	r3, [r2, #0]
 8004412:	2301      	movs	r3, #1
 8004414:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004418:	f383 8810 	msr	PRIMASK, r3
}
 800441c:	46c0      	nop			; (mov r8, r8)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2110      	movs	r1, #16
 800442a:	438a      	bics	r2, r1
 800442c:	601a      	str	r2, [r3, #0]
 800442e:	193b      	adds	r3, r7, r4
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004436:	f383 8810 	msr	PRIMASK, r3
}
 800443a:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2202      	movs	r2, #2
 8004440:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004442:	183b      	adds	r3, r7, r0
 8004444:	881a      	ldrh	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	0011      	movs	r1, r2
 800444a:	0018      	movs	r0, r3
 800444c:	f000 f848 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004450:	e02c      	b.n	80044ac <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004452:	23a4      	movs	r3, #164	; 0xa4
 8004454:	18fb      	adds	r3, r7, r3
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2280      	movs	r2, #128	; 0x80
 800445a:	4013      	ands	r3, r2
 800445c:	d00f      	beq.n	800447e <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800445e:	23a0      	movs	r3, #160	; 0xa0
 8004460:	18fb      	adds	r3, r7, r3
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2280      	movs	r2, #128	; 0x80
 8004466:	4013      	ands	r3, r2
 8004468:	d009      	beq.n	800447e <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800446e:	2b00      	cmp	r3, #0
 8004470:	d01e      	beq.n	80044b0 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	0010      	movs	r0, r2
 800447a:	4798      	blx	r3
    }
    return;
 800447c:	e018      	b.n	80044b0 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800447e:	23a4      	movs	r3, #164	; 0xa4
 8004480:	18fb      	adds	r3, r7, r3
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2240      	movs	r2, #64	; 0x40
 8004486:	4013      	ands	r3, r2
 8004488:	d013      	beq.n	80044b2 <HAL_UART_IRQHandler+0x582>
 800448a:	23a0      	movs	r3, #160	; 0xa0
 800448c:	18fb      	adds	r3, r7, r3
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2240      	movs	r2, #64	; 0x40
 8004492:	4013      	ands	r3, r2
 8004494:	d00d      	beq.n	80044b2 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	0018      	movs	r0, r3
 800449a:	f000 fdc5 	bl	8005028 <UART_EndTransmit_IT>
    return;
 800449e:	e008      	b.n	80044b2 <HAL_UART_IRQHandler+0x582>
      return;
 80044a0:	46c0      	nop			; (mov r8, r8)
 80044a2:	e006      	b.n	80044b2 <HAL_UART_IRQHandler+0x582>
    return;
 80044a4:	46c0      	nop			; (mov r8, r8)
 80044a6:	e004      	b.n	80044b2 <HAL_UART_IRQHandler+0x582>
      return;
 80044a8:	46c0      	nop			; (mov r8, r8)
 80044aa:	e002      	b.n	80044b2 <HAL_UART_IRQHandler+0x582>
      return;
 80044ac:	46c0      	nop			; (mov r8, r8)
 80044ae:	e000      	b.n	80044b2 <HAL_UART_IRQHandler+0x582>
    return;
 80044b0:	46c0      	nop			; (mov r8, r8)
  }

}
 80044b2:	46bd      	mov	sp, r7
 80044b4:	b02b      	add	sp, #172	; 0xac
 80044b6:	bd90      	pop	{r4, r7, pc}
 80044b8:	fffffeff 	.word	0xfffffeff
 80044bc:	fffffedf 	.word	0xfffffedf

080044c0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80044c8:	46c0      	nop			; (mov r8, r8)
 80044ca:	46bd      	mov	sp, r7
 80044cc:	b002      	add	sp, #8
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80044d8:	46c0      	nop			; (mov r8, r8)
 80044da:	46bd      	mov	sp, r7
 80044dc:	b002      	add	sp, #8
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	000a      	movs	r2, r1
 80044ea:	1cbb      	adds	r3, r7, #2
 80044ec:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	46bd      	mov	sp, r7
 80044f2:	b002      	add	sp, #8
 80044f4:	bd80      	pop	{r7, pc}
	...

080044f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b088      	sub	sp, #32
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004500:	231e      	movs	r3, #30
 8004502:	18fb      	adds	r3, r7, r3
 8004504:	2200      	movs	r2, #0
 8004506:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	431a      	orrs	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	4313      	orrs	r3, r2
 800451e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a8d      	ldr	r2, [pc, #564]	; (800475c <UART_SetConfig+0x264>)
 8004528:	4013      	ands	r3, r2
 800452a:	0019      	movs	r1, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	430a      	orrs	r2, r1
 8004534:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	4a88      	ldr	r2, [pc, #544]	; (8004760 <UART_SetConfig+0x268>)
 800453e:	4013      	ands	r3, r2
 8004540:	0019      	movs	r1, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68da      	ldr	r2, [r3, #12]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	430a      	orrs	r2, r1
 800454c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	4313      	orrs	r3, r2
 800455c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	4a7f      	ldr	r2, [pc, #508]	; (8004764 <UART_SetConfig+0x26c>)
 8004566:	4013      	ands	r3, r2
 8004568:	0019      	movs	r1, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	430a      	orrs	r2, r1
 8004572:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a7b      	ldr	r2, [pc, #492]	; (8004768 <UART_SetConfig+0x270>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d127      	bne.n	80045ce <UART_SetConfig+0xd6>
 800457e:	4b7b      	ldr	r3, [pc, #492]	; (800476c <UART_SetConfig+0x274>)
 8004580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004582:	2203      	movs	r2, #3
 8004584:	4013      	ands	r3, r2
 8004586:	2b03      	cmp	r3, #3
 8004588:	d00d      	beq.n	80045a6 <UART_SetConfig+0xae>
 800458a:	d81b      	bhi.n	80045c4 <UART_SetConfig+0xcc>
 800458c:	2b02      	cmp	r3, #2
 800458e:	d014      	beq.n	80045ba <UART_SetConfig+0xc2>
 8004590:	d818      	bhi.n	80045c4 <UART_SetConfig+0xcc>
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <UART_SetConfig+0xa4>
 8004596:	2b01      	cmp	r3, #1
 8004598:	d00a      	beq.n	80045b0 <UART_SetConfig+0xb8>
 800459a:	e013      	b.n	80045c4 <UART_SetConfig+0xcc>
 800459c:	231f      	movs	r3, #31
 800459e:	18fb      	adds	r3, r7, r3
 80045a0:	2200      	movs	r2, #0
 80045a2:	701a      	strb	r2, [r3, #0]
 80045a4:	e021      	b.n	80045ea <UART_SetConfig+0xf2>
 80045a6:	231f      	movs	r3, #31
 80045a8:	18fb      	adds	r3, r7, r3
 80045aa:	2202      	movs	r2, #2
 80045ac:	701a      	strb	r2, [r3, #0]
 80045ae:	e01c      	b.n	80045ea <UART_SetConfig+0xf2>
 80045b0:	231f      	movs	r3, #31
 80045b2:	18fb      	adds	r3, r7, r3
 80045b4:	2204      	movs	r2, #4
 80045b6:	701a      	strb	r2, [r3, #0]
 80045b8:	e017      	b.n	80045ea <UART_SetConfig+0xf2>
 80045ba:	231f      	movs	r3, #31
 80045bc:	18fb      	adds	r3, r7, r3
 80045be:	2208      	movs	r2, #8
 80045c0:	701a      	strb	r2, [r3, #0]
 80045c2:	e012      	b.n	80045ea <UART_SetConfig+0xf2>
 80045c4:	231f      	movs	r3, #31
 80045c6:	18fb      	adds	r3, r7, r3
 80045c8:	2210      	movs	r2, #16
 80045ca:	701a      	strb	r2, [r3, #0]
 80045cc:	e00d      	b.n	80045ea <UART_SetConfig+0xf2>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a67      	ldr	r2, [pc, #412]	; (8004770 <UART_SetConfig+0x278>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d104      	bne.n	80045e2 <UART_SetConfig+0xea>
 80045d8:	231f      	movs	r3, #31
 80045da:	18fb      	adds	r3, r7, r3
 80045dc:	2200      	movs	r2, #0
 80045de:	701a      	strb	r2, [r3, #0]
 80045e0:	e003      	b.n	80045ea <UART_SetConfig+0xf2>
 80045e2:	231f      	movs	r3, #31
 80045e4:	18fb      	adds	r3, r7, r3
 80045e6:	2210      	movs	r2, #16
 80045e8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	69da      	ldr	r2, [r3, #28]
 80045ee:	2380      	movs	r3, #128	; 0x80
 80045f0:	021b      	lsls	r3, r3, #8
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d15c      	bne.n	80046b0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80045f6:	231f      	movs	r3, #31
 80045f8:	18fb      	adds	r3, r7, r3
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	d015      	beq.n	800462c <UART_SetConfig+0x134>
 8004600:	dc18      	bgt.n	8004634 <UART_SetConfig+0x13c>
 8004602:	2b04      	cmp	r3, #4
 8004604:	d00d      	beq.n	8004622 <UART_SetConfig+0x12a>
 8004606:	dc15      	bgt.n	8004634 <UART_SetConfig+0x13c>
 8004608:	2b00      	cmp	r3, #0
 800460a:	d002      	beq.n	8004612 <UART_SetConfig+0x11a>
 800460c:	2b02      	cmp	r3, #2
 800460e:	d005      	beq.n	800461c <UART_SetConfig+0x124>
 8004610:	e010      	b.n	8004634 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004612:	f7fe fa19 	bl	8002a48 <HAL_RCC_GetPCLK1Freq>
 8004616:	0003      	movs	r3, r0
 8004618:	61bb      	str	r3, [r7, #24]
        break;
 800461a:	e012      	b.n	8004642 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800461c:	4b55      	ldr	r3, [pc, #340]	; (8004774 <UART_SetConfig+0x27c>)
 800461e:	61bb      	str	r3, [r7, #24]
        break;
 8004620:	e00f      	b.n	8004642 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004622:	f7fe f9b1 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 8004626:	0003      	movs	r3, r0
 8004628:	61bb      	str	r3, [r7, #24]
        break;
 800462a:	e00a      	b.n	8004642 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800462c:	2380      	movs	r3, #128	; 0x80
 800462e:	021b      	lsls	r3, r3, #8
 8004630:	61bb      	str	r3, [r7, #24]
        break;
 8004632:	e006      	b.n	8004642 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004634:	2300      	movs	r3, #0
 8004636:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004638:	231e      	movs	r3, #30
 800463a:	18fb      	adds	r3, r7, r3
 800463c:	2201      	movs	r2, #1
 800463e:	701a      	strb	r2, [r3, #0]
        break;
 8004640:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d100      	bne.n	800464a <UART_SetConfig+0x152>
 8004648:	e07a      	b.n	8004740 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	005a      	lsls	r2, r3, #1
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	085b      	lsrs	r3, r3, #1
 8004654:	18d2      	adds	r2, r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	0019      	movs	r1, r3
 800465c:	0010      	movs	r0, r2
 800465e:	f7fb fd53 	bl	8000108 <__udivsi3>
 8004662:	0003      	movs	r3, r0
 8004664:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	2b0f      	cmp	r3, #15
 800466a:	d91c      	bls.n	80046a6 <UART_SetConfig+0x1ae>
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	2380      	movs	r3, #128	; 0x80
 8004670:	025b      	lsls	r3, r3, #9
 8004672:	429a      	cmp	r2, r3
 8004674:	d217      	bcs.n	80046a6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	b29a      	uxth	r2, r3
 800467a:	200e      	movs	r0, #14
 800467c:	183b      	adds	r3, r7, r0
 800467e:	210f      	movs	r1, #15
 8004680:	438a      	bics	r2, r1
 8004682:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	085b      	lsrs	r3, r3, #1
 8004688:	b29b      	uxth	r3, r3
 800468a:	2207      	movs	r2, #7
 800468c:	4013      	ands	r3, r2
 800468e:	b299      	uxth	r1, r3
 8004690:	183b      	adds	r3, r7, r0
 8004692:	183a      	adds	r2, r7, r0
 8004694:	8812      	ldrh	r2, [r2, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	183a      	adds	r2, r7, r0
 80046a0:	8812      	ldrh	r2, [r2, #0]
 80046a2:	60da      	str	r2, [r3, #12]
 80046a4:	e04c      	b.n	8004740 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80046a6:	231e      	movs	r3, #30
 80046a8:	18fb      	adds	r3, r7, r3
 80046aa:	2201      	movs	r2, #1
 80046ac:	701a      	strb	r2, [r3, #0]
 80046ae:	e047      	b.n	8004740 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046b0:	231f      	movs	r3, #31
 80046b2:	18fb      	adds	r3, r7, r3
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	2b08      	cmp	r3, #8
 80046b8:	d015      	beq.n	80046e6 <UART_SetConfig+0x1ee>
 80046ba:	dc18      	bgt.n	80046ee <UART_SetConfig+0x1f6>
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d00d      	beq.n	80046dc <UART_SetConfig+0x1e4>
 80046c0:	dc15      	bgt.n	80046ee <UART_SetConfig+0x1f6>
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d002      	beq.n	80046cc <UART_SetConfig+0x1d4>
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d005      	beq.n	80046d6 <UART_SetConfig+0x1de>
 80046ca:	e010      	b.n	80046ee <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046cc:	f7fe f9bc 	bl	8002a48 <HAL_RCC_GetPCLK1Freq>
 80046d0:	0003      	movs	r3, r0
 80046d2:	61bb      	str	r3, [r7, #24]
        break;
 80046d4:	e012      	b.n	80046fc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046d6:	4b27      	ldr	r3, [pc, #156]	; (8004774 <UART_SetConfig+0x27c>)
 80046d8:	61bb      	str	r3, [r7, #24]
        break;
 80046da:	e00f      	b.n	80046fc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046dc:	f7fe f954 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 80046e0:	0003      	movs	r3, r0
 80046e2:	61bb      	str	r3, [r7, #24]
        break;
 80046e4:	e00a      	b.n	80046fc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046e6:	2380      	movs	r3, #128	; 0x80
 80046e8:	021b      	lsls	r3, r3, #8
 80046ea:	61bb      	str	r3, [r7, #24]
        break;
 80046ec:	e006      	b.n	80046fc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80046ee:	2300      	movs	r3, #0
 80046f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046f2:	231e      	movs	r3, #30
 80046f4:	18fb      	adds	r3, r7, r3
 80046f6:	2201      	movs	r2, #1
 80046f8:	701a      	strb	r2, [r3, #0]
        break;
 80046fa:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d01e      	beq.n	8004740 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	085a      	lsrs	r2, r3, #1
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	18d2      	adds	r2, r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	0019      	movs	r1, r3
 8004712:	0010      	movs	r0, r2
 8004714:	f7fb fcf8 	bl	8000108 <__udivsi3>
 8004718:	0003      	movs	r3, r0
 800471a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	2b0f      	cmp	r3, #15
 8004720:	d90a      	bls.n	8004738 <UART_SetConfig+0x240>
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	2380      	movs	r3, #128	; 0x80
 8004726:	025b      	lsls	r3, r3, #9
 8004728:	429a      	cmp	r2, r3
 800472a:	d205      	bcs.n	8004738 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	b29a      	uxth	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	60da      	str	r2, [r3, #12]
 8004736:	e003      	b.n	8004740 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004738:	231e      	movs	r3, #30
 800473a:	18fb      	adds	r3, r7, r3
 800473c:	2201      	movs	r2, #1
 800473e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800474c:	231e      	movs	r3, #30
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	781b      	ldrb	r3, [r3, #0]
}
 8004752:	0018      	movs	r0, r3
 8004754:	46bd      	mov	sp, r7
 8004756:	b008      	add	sp, #32
 8004758:	bd80      	pop	{r7, pc}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	ffff69f3 	.word	0xffff69f3
 8004760:	ffffcfff 	.word	0xffffcfff
 8004764:	fffff4ff 	.word	0xfffff4ff
 8004768:	40013800 	.word	0x40013800
 800476c:	40021000 	.word	0x40021000
 8004770:	40004400 	.word	0x40004400
 8004774:	007a1200 	.word	0x007a1200

08004778 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004784:	2201      	movs	r2, #1
 8004786:	4013      	ands	r3, r2
 8004788:	d00b      	beq.n	80047a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	4a4a      	ldr	r2, [pc, #296]	; (80048bc <UART_AdvFeatureConfig+0x144>)
 8004792:	4013      	ands	r3, r2
 8004794:	0019      	movs	r1, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a6:	2202      	movs	r2, #2
 80047a8:	4013      	ands	r3, r2
 80047aa:	d00b      	beq.n	80047c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	4a43      	ldr	r2, [pc, #268]	; (80048c0 <UART_AdvFeatureConfig+0x148>)
 80047b4:	4013      	ands	r3, r2
 80047b6:	0019      	movs	r1, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	430a      	orrs	r2, r1
 80047c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c8:	2204      	movs	r2, #4
 80047ca:	4013      	ands	r3, r2
 80047cc:	d00b      	beq.n	80047e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	4a3b      	ldr	r2, [pc, #236]	; (80048c4 <UART_AdvFeatureConfig+0x14c>)
 80047d6:	4013      	ands	r3, r2
 80047d8:	0019      	movs	r1, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ea:	2208      	movs	r2, #8
 80047ec:	4013      	ands	r3, r2
 80047ee:	d00b      	beq.n	8004808 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	4a34      	ldr	r2, [pc, #208]	; (80048c8 <UART_AdvFeatureConfig+0x150>)
 80047f8:	4013      	ands	r3, r2
 80047fa:	0019      	movs	r1, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	2210      	movs	r2, #16
 800480e:	4013      	ands	r3, r2
 8004810:	d00b      	beq.n	800482a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	4a2c      	ldr	r2, [pc, #176]	; (80048cc <UART_AdvFeatureConfig+0x154>)
 800481a:	4013      	ands	r3, r2
 800481c:	0019      	movs	r1, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	430a      	orrs	r2, r1
 8004828:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	2220      	movs	r2, #32
 8004830:	4013      	ands	r3, r2
 8004832:	d00b      	beq.n	800484c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	4a25      	ldr	r2, [pc, #148]	; (80048d0 <UART_AdvFeatureConfig+0x158>)
 800483c:	4013      	ands	r3, r2
 800483e:	0019      	movs	r1, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	430a      	orrs	r2, r1
 800484a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	2240      	movs	r2, #64	; 0x40
 8004852:	4013      	ands	r3, r2
 8004854:	d01d      	beq.n	8004892 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	4a1d      	ldr	r2, [pc, #116]	; (80048d4 <UART_AdvFeatureConfig+0x15c>)
 800485e:	4013      	ands	r3, r2
 8004860:	0019      	movs	r1, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	430a      	orrs	r2, r1
 800486c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004872:	2380      	movs	r3, #128	; 0x80
 8004874:	035b      	lsls	r3, r3, #13
 8004876:	429a      	cmp	r2, r3
 8004878:	d10b      	bne.n	8004892 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	4a15      	ldr	r2, [pc, #84]	; (80048d8 <UART_AdvFeatureConfig+0x160>)
 8004882:	4013      	ands	r3, r2
 8004884:	0019      	movs	r1, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004896:	2280      	movs	r2, #128	; 0x80
 8004898:	4013      	ands	r3, r2
 800489a:	d00b      	beq.n	80048b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	4a0e      	ldr	r2, [pc, #56]	; (80048dc <UART_AdvFeatureConfig+0x164>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	0019      	movs	r1, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	605a      	str	r2, [r3, #4]
  }
}
 80048b4:	46c0      	nop			; (mov r8, r8)
 80048b6:	46bd      	mov	sp, r7
 80048b8:	b002      	add	sp, #8
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	fffdffff 	.word	0xfffdffff
 80048c0:	fffeffff 	.word	0xfffeffff
 80048c4:	fffbffff 	.word	0xfffbffff
 80048c8:	ffff7fff 	.word	0xffff7fff
 80048cc:	ffffefff 	.word	0xffffefff
 80048d0:	ffffdfff 	.word	0xffffdfff
 80048d4:	ffefffff 	.word	0xffefffff
 80048d8:	ff9fffff 	.word	0xff9fffff
 80048dc:	fff7ffff 	.word	0xfff7ffff

080048e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b092      	sub	sp, #72	; 0x48
 80048e4:	af02      	add	r7, sp, #8
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2284      	movs	r2, #132	; 0x84
 80048ec:	2100      	movs	r1, #0
 80048ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048f0:	f7fc ff6a 	bl	80017c8 <HAL_GetTick>
 80048f4:	0003      	movs	r3, r0
 80048f6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2208      	movs	r2, #8
 8004900:	4013      	ands	r3, r2
 8004902:	2b08      	cmp	r3, #8
 8004904:	d12c      	bne.n	8004960 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004906:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004908:	2280      	movs	r2, #128	; 0x80
 800490a:	0391      	lsls	r1, r2, #14
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	4a46      	ldr	r2, [pc, #280]	; (8004a28 <UART_CheckIdleState+0x148>)
 8004910:	9200      	str	r2, [sp, #0]
 8004912:	2200      	movs	r2, #0
 8004914:	f000 f88c 	bl	8004a30 <UART_WaitOnFlagUntilTimeout>
 8004918:	1e03      	subs	r3, r0, #0
 800491a:	d021      	beq.n	8004960 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800491c:	f3ef 8310 	mrs	r3, PRIMASK
 8004920:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004924:	63bb      	str	r3, [r7, #56]	; 0x38
 8004926:	2301      	movs	r3, #1
 8004928:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492c:	f383 8810 	msr	PRIMASK, r3
}
 8004930:	46c0      	nop			; (mov r8, r8)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2180      	movs	r1, #128	; 0x80
 800493e:	438a      	bics	r2, r1
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004944:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004948:	f383 8810 	msr	PRIMASK, r3
}
 800494c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2220      	movs	r2, #32
 8004952:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2278      	movs	r2, #120	; 0x78
 8004958:	2100      	movs	r1, #0
 800495a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e05f      	b.n	8004a20 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2204      	movs	r2, #4
 8004968:	4013      	ands	r3, r2
 800496a:	2b04      	cmp	r3, #4
 800496c:	d146      	bne.n	80049fc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800496e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004970:	2280      	movs	r2, #128	; 0x80
 8004972:	03d1      	lsls	r1, r2, #15
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	4a2c      	ldr	r2, [pc, #176]	; (8004a28 <UART_CheckIdleState+0x148>)
 8004978:	9200      	str	r2, [sp, #0]
 800497a:	2200      	movs	r2, #0
 800497c:	f000 f858 	bl	8004a30 <UART_WaitOnFlagUntilTimeout>
 8004980:	1e03      	subs	r3, r0, #0
 8004982:	d03b      	beq.n	80049fc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004984:	f3ef 8310 	mrs	r3, PRIMASK
 8004988:	60fb      	str	r3, [r7, #12]
  return(result);
 800498a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800498c:	637b      	str	r3, [r7, #52]	; 0x34
 800498e:	2301      	movs	r3, #1
 8004990:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	f383 8810 	msr	PRIMASK, r3
}
 8004998:	46c0      	nop			; (mov r8, r8)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4921      	ldr	r1, [pc, #132]	; (8004a2c <UART_CheckIdleState+0x14c>)
 80049a6:	400a      	ands	r2, r1
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f383 8810 	msr	PRIMASK, r3
}
 80049b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049b6:	f3ef 8310 	mrs	r3, PRIMASK
 80049ba:	61bb      	str	r3, [r7, #24]
  return(result);
 80049bc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049be:	633b      	str	r3, [r7, #48]	; 0x30
 80049c0:	2301      	movs	r3, #1
 80049c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	f383 8810 	msr	PRIMASK, r3
}
 80049ca:	46c0      	nop			; (mov r8, r8)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689a      	ldr	r2, [r3, #8]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2101      	movs	r1, #1
 80049d8:	438a      	bics	r2, r1
 80049da:	609a      	str	r2, [r3, #8]
 80049dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e0:	6a3b      	ldr	r3, [r7, #32]
 80049e2:	f383 8810 	msr	PRIMASK, r3
}
 80049e6:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2280      	movs	r2, #128	; 0x80
 80049ec:	2120      	movs	r1, #32
 80049ee:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2278      	movs	r2, #120	; 0x78
 80049f4:	2100      	movs	r1, #0
 80049f6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e011      	b.n	8004a20 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2220      	movs	r2, #32
 8004a00:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2280      	movs	r2, #128	; 0x80
 8004a06:	2120      	movs	r1, #32
 8004a08:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2278      	movs	r2, #120	; 0x78
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	0018      	movs	r0, r3
 8004a22:	46bd      	mov	sp, r7
 8004a24:	b010      	add	sp, #64	; 0x40
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	01ffffff 	.word	0x01ffffff
 8004a2c:	fffffedf 	.word	0xfffffedf

08004a30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	603b      	str	r3, [r7, #0]
 8004a3c:	1dfb      	adds	r3, r7, #7
 8004a3e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a40:	e04b      	b.n	8004ada <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	3301      	adds	r3, #1
 8004a46:	d048      	beq.n	8004ada <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a48:	f7fc febe 	bl	80017c8 <HAL_GetTick>
 8004a4c:	0002      	movs	r2, r0
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d302      	bcc.n	8004a5e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e04b      	b.n	8004afa <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2204      	movs	r2, #4
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	d035      	beq.n	8004ada <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	69db      	ldr	r3, [r3, #28]
 8004a74:	2208      	movs	r2, #8
 8004a76:	4013      	ands	r3, r2
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d111      	bne.n	8004aa0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2208      	movs	r2, #8
 8004a82:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	0018      	movs	r0, r3
 8004a88:	f000 f900 	bl	8004c8c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2284      	movs	r2, #132	; 0x84
 8004a90:	2108      	movs	r1, #8
 8004a92:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2278      	movs	r2, #120	; 0x78
 8004a98:	2100      	movs	r1, #0
 8004a9a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e02c      	b.n	8004afa <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	69da      	ldr	r2, [r3, #28]
 8004aa6:	2380      	movs	r3, #128	; 0x80
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	401a      	ands	r2, r3
 8004aac:	2380      	movs	r3, #128	; 0x80
 8004aae:	011b      	lsls	r3, r3, #4
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d112      	bne.n	8004ada <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2280      	movs	r2, #128	; 0x80
 8004aba:	0112      	lsls	r2, r2, #4
 8004abc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	0018      	movs	r0, r3
 8004ac2:	f000 f8e3 	bl	8004c8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2284      	movs	r2, #132	; 0x84
 8004aca:	2120      	movs	r1, #32
 8004acc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2278      	movs	r2, #120	; 0x78
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e00f      	b.n	8004afa <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	425a      	negs	r2, r3
 8004aea:	4153      	adcs	r3, r2
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	001a      	movs	r2, r3
 8004af0:	1dfb      	adds	r3, r7, #7
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d0a4      	beq.n	8004a42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	0018      	movs	r0, r3
 8004afc:	46bd      	mov	sp, r7
 8004afe:	b004      	add	sp, #16
 8004b00:	bd80      	pop	{r7, pc}
	...

08004b04 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b090      	sub	sp, #64	; 0x40
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	1dbb      	adds	r3, r7, #6
 8004b10:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	1dba      	adds	r2, r7, #6
 8004b1c:	2158      	movs	r1, #88	; 0x58
 8004b1e:	8812      	ldrh	r2, [r2, #0]
 8004b20:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2284      	movs	r2, #132	; 0x84
 8004b26:	2100      	movs	r1, #0
 8004b28:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2280      	movs	r2, #128	; 0x80
 8004b2e:	2122      	movs	r1, #34	; 0x22
 8004b30:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d028      	beq.n	8004b8c <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b3e:	4a3e      	ldr	r2, [pc, #248]	; (8004c38 <UART_Start_Receive_DMA+0x134>)
 8004b40:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b46:	4a3d      	ldr	r2, [pc, #244]	; (8004c3c <UART_Start_Receive_DMA+0x138>)
 8004b48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b4e:	4a3c      	ldr	r2, [pc, #240]	; (8004c40 <UART_Start_Receive_DMA+0x13c>)
 8004b50:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b56:	2200      	movs	r2, #0
 8004b58:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	3324      	adds	r3, #36	; 0x24
 8004b64:	0019      	movs	r1, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b6a:	001a      	movs	r2, r3
 8004b6c:	1dbb      	adds	r3, r7, #6
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	f7fc ff5a 	bl	8001a28 <HAL_DMA_Start_IT>
 8004b74:	1e03      	subs	r3, r0, #0
 8004b76:	d009      	beq.n	8004b8c <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2284      	movs	r2, #132	; 0x84
 8004b7c:	2110      	movs	r1, #16
 8004b7e:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2280      	movs	r2, #128	; 0x80
 8004b84:	2120      	movs	r1, #32
 8004b86:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e050      	b.n	8004c2e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d019      	beq.n	8004bc8 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b94:	f3ef 8310 	mrs	r3, PRIMASK
 8004b98:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba4:	f383 8810 	msr	PRIMASK, r3
}
 8004ba8:	46c0      	nop			; (mov r8, r8)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2180      	movs	r1, #128	; 0x80
 8004bb6:	0049      	lsls	r1, r1, #1
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	601a      	str	r2, [r3, #0]
 8004bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bbe:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bc2:	f383 8810 	msr	PRIMASK, r3
}
 8004bc6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bc8:	f3ef 8310 	mrs	r3, PRIMASK
 8004bcc:	613b      	str	r3, [r7, #16]
  return(result);
 8004bce:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f383 8810 	msr	PRIMASK, r3
}
 8004bdc:	46c0      	nop			; (mov r8, r8)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2101      	movs	r1, #1
 8004bea:	430a      	orrs	r2, r1
 8004bec:	609a      	str	r2, [r3, #8]
 8004bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bf0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	f383 8810 	msr	PRIMASK, r3
}
 8004bf8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bfa:	f3ef 8310 	mrs	r3, PRIMASK
 8004bfe:	61fb      	str	r3, [r7, #28]
  return(result);
 8004c00:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c02:	637b      	str	r3, [r7, #52]	; 0x34
 8004c04:	2301      	movs	r3, #1
 8004c06:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	f383 8810 	msr	PRIMASK, r3
}
 8004c0e:	46c0      	nop			; (mov r8, r8)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689a      	ldr	r2, [r3, #8]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2140      	movs	r1, #64	; 0x40
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	609a      	str	r2, [r3, #8]
 8004c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c22:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c26:	f383 8810 	msr	PRIMASK, r3
}
 8004c2a:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	0018      	movs	r0, r3
 8004c30:	46bd      	mov	sp, r7
 8004c32:	b010      	add	sp, #64	; 0x40
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	46c0      	nop			; (mov r8, r8)
 8004c38:	08004e09 	.word	0x08004e09
 8004c3c:	08004f35 	.word	0x08004f35
 8004c40:	08004f77 	.word	0x08004f77

08004c44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b086      	sub	sp, #24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8004c50:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c52:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004c54:	617b      	str	r3, [r7, #20]
 8004c56:	2301      	movs	r3, #1
 8004c58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f383 8810 	msr	PRIMASK, r3
}
 8004c60:	46c0      	nop			; (mov r8, r8)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	21c0      	movs	r1, #192	; 0xc0
 8004c6e:	438a      	bics	r2, r1
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	f383 8810 	msr	PRIMASK, r3
}
 8004c7c:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2220      	movs	r2, #32
 8004c82:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8004c84:	46c0      	nop			; (mov r8, r8)
 8004c86:	46bd      	mov	sp, r7
 8004c88:	b006      	add	sp, #24
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b08e      	sub	sp, #56	; 0x38
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c94:	f3ef 8310 	mrs	r3, PRIMASK
 8004c98:	617b      	str	r3, [r7, #20]
  return(result);
 8004c9a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c9c:	637b      	str	r3, [r7, #52]	; 0x34
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	f383 8810 	msr	PRIMASK, r3
}
 8004ca8:	46c0      	nop			; (mov r8, r8)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4926      	ldr	r1, [pc, #152]	; (8004d50 <UART_EndRxTransfer+0xc4>)
 8004cb6:	400a      	ands	r2, r1
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cbc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	f383 8810 	msr	PRIMASK, r3
}
 8004cc4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cc6:	f3ef 8310 	mrs	r3, PRIMASK
 8004cca:	623b      	str	r3, [r7, #32]
  return(result);
 8004ccc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cce:	633b      	str	r3, [r7, #48]	; 0x30
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd6:	f383 8810 	msr	PRIMASK, r3
}
 8004cda:	46c0      	nop			; (mov r8, r8)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2101      	movs	r1, #1
 8004ce8:	438a      	bics	r2, r1
 8004cea:	609a      	str	r2, [r3, #8]
 8004cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf2:	f383 8810 	msr	PRIMASK, r3
}
 8004cf6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d118      	bne.n	8004d32 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d00:	f3ef 8310 	mrs	r3, PRIMASK
 8004d04:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d06:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f383 8810 	msr	PRIMASK, r3
}
 8004d14:	46c0      	nop			; (mov r8, r8)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2110      	movs	r1, #16
 8004d22:	438a      	bics	r2, r1
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	f383 8810 	msr	PRIMASK, r3
}
 8004d30:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2280      	movs	r2, #128	; 0x80
 8004d36:	2120      	movs	r1, #32
 8004d38:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004d46:	46c0      	nop			; (mov r8, r8)
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	b00e      	add	sp, #56	; 0x38
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	46c0      	nop			; (mov r8, r8)
 8004d50:	fffffedf 	.word	0xfffffedf

08004d54 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b08c      	sub	sp, #48	; 0x30
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	2b20      	cmp	r3, #32
 8004d68:	d035      	beq.n	8004dd6 <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 8004d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d6c:	2252      	movs	r2, #82	; 0x52
 8004d6e:	2100      	movs	r1, #0
 8004d70:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d72:	f3ef 8310 	mrs	r3, PRIMASK
 8004d76:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d78:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	f383 8810 	msr	PRIMASK, r3
}
 8004d86:	46c0      	nop			; (mov r8, r8)
 8004d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	689a      	ldr	r2, [r3, #8]
 8004d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2180      	movs	r1, #128	; 0x80
 8004d94:	438a      	bics	r2, r1
 8004d96:	609a      	str	r2, [r3, #8]
 8004d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	f383 8810 	msr	PRIMASK, r3
}
 8004da2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004da4:	f3ef 8310 	mrs	r3, PRIMASK
 8004da8:	61bb      	str	r3, [r7, #24]
  return(result);
 8004daa:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004dac:	627b      	str	r3, [r7, #36]	; 0x24
 8004dae:	2301      	movs	r3, #1
 8004db0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	f383 8810 	msr	PRIMASK, r3
}
 8004db8:	46c0      	nop			; (mov r8, r8)
 8004dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2140      	movs	r1, #64	; 0x40
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dcc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	f383 8810 	msr	PRIMASK, r3
}
 8004dd4:	e004      	b.n	8004de0 <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8004dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dd8:	0018      	movs	r0, r3
 8004dda:	f7fb fcf7 	bl	80007cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004dde:	46c0      	nop			; (mov r8, r8)
 8004de0:	46c0      	nop			; (mov r8, r8)
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b00c      	add	sp, #48	; 0x30
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	0018      	movs	r0, r3
 8004dfa:	f7ff fb61 	bl	80044c0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dfe:	46c0      	nop			; (mov r8, r8)
 8004e00:	46bd      	mov	sp, r7
 8004e02:	b004      	add	sp, #16
 8004e04:	bd80      	pop	{r7, pc}
	...

08004e08 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b094      	sub	sp, #80	; 0x50
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e14:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	2b20      	cmp	r3, #32
 8004e1c:	d06f      	beq.n	8004efe <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8004e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e20:	225a      	movs	r2, #90	; 0x5a
 8004e22:	2100      	movs	r1, #0
 8004e24:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e26:	f3ef 8310 	mrs	r3, PRIMASK
 8004e2a:	61bb      	str	r3, [r7, #24]
  return(result);
 8004e2c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e30:	2301      	movs	r3, #1
 8004e32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	f383 8810 	msr	PRIMASK, r3
}
 8004e3a:	46c0      	nop			; (mov r8, r8)
 8004e3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	493a      	ldr	r1, [pc, #232]	; (8004f30 <UART_DMAReceiveCplt+0x128>)
 8004e48:	400a      	ands	r2, r1
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e4e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	f383 8810 	msr	PRIMASK, r3
}
 8004e56:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e58:	f3ef 8310 	mrs	r3, PRIMASK
 8004e5c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e60:	647b      	str	r3, [r7, #68]	; 0x44
 8004e62:	2301      	movs	r3, #1
 8004e64:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e68:	f383 8810 	msr	PRIMASK, r3
}
 8004e6c:	46c0      	nop			; (mov r8, r8)
 8004e6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2101      	movs	r1, #1
 8004e7a:	438a      	bics	r2, r1
 8004e7c:	609a      	str	r2, [r3, #8]
 8004e7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e80:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e84:	f383 8810 	msr	PRIMASK, r3
}
 8004e88:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e8a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e8e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e92:	643b      	str	r3, [r7, #64]	; 0x40
 8004e94:	2301      	movs	r3, #1
 8004e96:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e9a:	f383 8810 	msr	PRIMASK, r3
}
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689a      	ldr	r2, [r3, #8]
 8004ea6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	2140      	movs	r1, #64	; 0x40
 8004eac:	438a      	bics	r2, r1
 8004eae:	609a      	str	r2, [r3, #8]
 8004eb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004eb2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb6:	f383 8810 	msr	PRIMASK, r3
}
 8004eba:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ebe:	2280      	movs	r2, #128	; 0x80
 8004ec0:	2120      	movs	r1, #32
 8004ec2:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ec4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ec6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d118      	bne.n	8004efe <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ecc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ed0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	f383 8810 	msr	PRIMASK, r3
}
 8004ee0:	46c0      	nop			; (mov r8, r8)
 8004ee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2110      	movs	r1, #16
 8004eee:	438a      	bics	r2, r1
 8004ef0:	601a      	str	r2, [r3, #0]
 8004ef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ef4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f383 8810 	msr	PRIMASK, r3
}
 8004efc:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004efe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f00:	2200      	movs	r2, #0
 8004f02:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d108      	bne.n	8004f1e <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f0e:	2258      	movs	r2, #88	; 0x58
 8004f10:	5a9a      	ldrh	r2, [r3, r2]
 8004f12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f14:	0011      	movs	r1, r2
 8004f16:	0018      	movs	r0, r3
 8004f18:	f7ff fae2 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f1c:	e003      	b.n	8004f26 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f20:	0018      	movs	r0, r3
 8004f22:	f7fb fa8f 	bl	8000444 <HAL_UART_RxCpltCallback>
}
 8004f26:	46c0      	nop			; (mov r8, r8)
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	b014      	add	sp, #80	; 0x50
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	46c0      	nop			; (mov r8, r8)
 8004f30:	fffffeff 	.word	0xfffffeff

08004f34 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f40:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2201      	movs	r2, #1
 8004f46:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d10a      	bne.n	8004f66 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2258      	movs	r2, #88	; 0x58
 8004f54:	5a9b      	ldrh	r3, [r3, r2]
 8004f56:	085b      	lsrs	r3, r3, #1
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	0011      	movs	r1, r2
 8004f5e:	0018      	movs	r0, r3
 8004f60:	f7ff fabe 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f64:	e003      	b.n	8004f6e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	0018      	movs	r0, r3
 8004f6a:	f7ff fab1 	bl	80044d0 <HAL_UART_RxHalfCpltCallback>
}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	46bd      	mov	sp, r7
 8004f72:	b004      	add	sp, #16
 8004f74:	bd80      	pop	{r7, pc}

08004f76 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f76:	b580      	push	{r7, lr}
 8004f78:	b086      	sub	sp, #24
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f88:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	2280      	movs	r2, #128	; 0x80
 8004f8e:	589b      	ldr	r3, [r3, r2]
 8004f90:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	2280      	movs	r2, #128	; 0x80
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	2b80      	cmp	r3, #128	; 0x80
 8004f9e:	d10a      	bne.n	8004fb6 <UART_DMAError+0x40>
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	2b21      	cmp	r3, #33	; 0x21
 8004fa4:	d107      	bne.n	8004fb6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2252      	movs	r2, #82	; 0x52
 8004faa:	2100      	movs	r1, #0
 8004fac:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	0018      	movs	r0, r3
 8004fb2:	f7ff fe47 	bl	8004c44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	2240      	movs	r2, #64	; 0x40
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	2b40      	cmp	r3, #64	; 0x40
 8004fc2:	d10a      	bne.n	8004fda <UART_DMAError+0x64>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2b22      	cmp	r3, #34	; 0x22
 8004fc8:	d107      	bne.n	8004fda <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	225a      	movs	r2, #90	; 0x5a
 8004fce:	2100      	movs	r1, #0
 8004fd0:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	f7ff fe59 	bl	8004c8c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	2284      	movs	r2, #132	; 0x84
 8004fde:	589b      	ldr	r3, [r3, r2]
 8004fe0:	2210      	movs	r2, #16
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	2184      	movs	r1, #132	; 0x84
 8004fe8:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	0018      	movs	r0, r3
 8004fee:	f7fb fa77 	bl	80004e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	b006      	add	sp, #24
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b084      	sub	sp, #16
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005006:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	225a      	movs	r2, #90	; 0x5a
 800500c:	2100      	movs	r1, #0
 800500e:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2252      	movs	r2, #82	; 0x52
 8005014:	2100      	movs	r1, #0
 8005016:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	0018      	movs	r0, r3
 800501c:	f7fb fa60 	bl	80004e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005020:	46c0      	nop			; (mov r8, r8)
 8005022:	46bd      	mov	sp, r7
 8005024:	b004      	add	sp, #16
 8005026:	bd80      	pop	{r7, pc}

08005028 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005030:	f3ef 8310 	mrs	r3, PRIMASK
 8005034:	60bb      	str	r3, [r7, #8]
  return(result);
 8005036:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005038:	617b      	str	r3, [r7, #20]
 800503a:	2301      	movs	r3, #1
 800503c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f383 8810 	msr	PRIMASK, r3
}
 8005044:	46c0      	nop			; (mov r8, r8)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2140      	movs	r1, #64	; 0x40
 8005052:	438a      	bics	r2, r1
 8005054:	601a      	str	r2, [r3, #0]
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	f383 8810 	msr	PRIMASK, r3
}
 8005060:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2220      	movs	r2, #32
 8005066:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	0018      	movs	r0, r3
 8005072:	f7fb fbab 	bl	80007cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005076:	46c0      	nop			; (mov r8, r8)
 8005078:	46bd      	mov	sp, r7
 800507a:	b006      	add	sp, #24
 800507c:	bd80      	pop	{r7, pc}
	...

08005080 <__libc_init_array>:
 8005080:	b570      	push	{r4, r5, r6, lr}
 8005082:	2600      	movs	r6, #0
 8005084:	4d0c      	ldr	r5, [pc, #48]	; (80050b8 <__libc_init_array+0x38>)
 8005086:	4c0d      	ldr	r4, [pc, #52]	; (80050bc <__libc_init_array+0x3c>)
 8005088:	1b64      	subs	r4, r4, r5
 800508a:	10a4      	asrs	r4, r4, #2
 800508c:	42a6      	cmp	r6, r4
 800508e:	d109      	bne.n	80050a4 <__libc_init_array+0x24>
 8005090:	2600      	movs	r6, #0
 8005092:	f000 f821 	bl	80050d8 <_init>
 8005096:	4d0a      	ldr	r5, [pc, #40]	; (80050c0 <__libc_init_array+0x40>)
 8005098:	4c0a      	ldr	r4, [pc, #40]	; (80050c4 <__libc_init_array+0x44>)
 800509a:	1b64      	subs	r4, r4, r5
 800509c:	10a4      	asrs	r4, r4, #2
 800509e:	42a6      	cmp	r6, r4
 80050a0:	d105      	bne.n	80050ae <__libc_init_array+0x2e>
 80050a2:	bd70      	pop	{r4, r5, r6, pc}
 80050a4:	00b3      	lsls	r3, r6, #2
 80050a6:	58eb      	ldr	r3, [r5, r3]
 80050a8:	4798      	blx	r3
 80050aa:	3601      	adds	r6, #1
 80050ac:	e7ee      	b.n	800508c <__libc_init_array+0xc>
 80050ae:	00b3      	lsls	r3, r6, #2
 80050b0:	58eb      	ldr	r3, [r5, r3]
 80050b2:	4798      	blx	r3
 80050b4:	3601      	adds	r6, #1
 80050b6:	e7f2      	b.n	800509e <__libc_init_array+0x1e>
 80050b8:	08005128 	.word	0x08005128
 80050bc:	08005128 	.word	0x08005128
 80050c0:	08005128 	.word	0x08005128
 80050c4:	08005130 	.word	0x08005130

080050c8 <memset>:
 80050c8:	0003      	movs	r3, r0
 80050ca:	1882      	adds	r2, r0, r2
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d100      	bne.n	80050d2 <memset+0xa>
 80050d0:	4770      	bx	lr
 80050d2:	7019      	strb	r1, [r3, #0]
 80050d4:	3301      	adds	r3, #1
 80050d6:	e7f9      	b.n	80050cc <memset+0x4>

080050d8 <_init>:
 80050d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050da:	46c0      	nop			; (mov r8, r8)
 80050dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050de:	bc08      	pop	{r3}
 80050e0:	469e      	mov	lr, r3
 80050e2:	4770      	bx	lr

080050e4 <_fini>:
 80050e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ea:	bc08      	pop	{r3}
 80050ec:	469e      	mov	lr, r3
 80050ee:	4770      	bx	lr
