// Seed: 1401056957
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2[1] = 1 - (1 < 1);
endmodule
