// Seed: 1472424886
module module_0;
  assign id_1 = 1;
  always disable id_2;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  always @(posedge id_1 or posedge id_1[(1)]) begin
    if (1 * 1'b0 + 1) begin
      deassign id_2;
    end
    id_3 <= 1;
    id_3 = 1;
  end
  module_0();
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1,
    output wor   id_2
);
  id_4(
      id_0, 1, id_0
  ); module_0();
endmodule
module module_3 (
    output tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri id_3,
    output uwire id_4
);
  assign #id_6 id_0 = id_1 ^ 1;
  module_0();
endmodule
