#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Nov 09 17:09:09 2015
# Process ID: 18108
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 735.199 ; gain = 179.508
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
ERROR: [VRFC 10-91] dyn_out is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:144]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:24]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
ERROR: [VRFC 10-91] dyn_out0a is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:144]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:24]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto ab4c5fdbf22e4e8bb2fff45112e66d9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot atb_test_behav xil_defaultlib.atb_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1306] read failed due to size mismatch [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd:34]
WARNING: [VRFC 10-1306] read failed due to size mismatch [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.pack_xtras
Compiling package unisim.vcomponents
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110000110011001100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111000011110000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001100110000110011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000011110000001111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011000011001100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111100000011110000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111100000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,1,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,1,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11110011001100001...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11110000111100000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00111100110000110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00001100001100001...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00110000110000110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11000000111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,2,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,2,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11001110011100011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U10010100101001010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U10110010011011001...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00100100101101101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11000111001110001...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111000001111110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00000000001111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00000000001111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111110000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,3,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,3,"NO","LUT_va...]
Compiling architecture structure of entity xil_defaultlib.test [\test(1,8,12,"NO")(1,2)\]
Compiling architecture behaviour of entity xil_defaultlib.atb_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot atb_test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 09 17:11:26 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 09 17:11:26 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 736.488 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atb_test_behav -key {Behavioral:sim_1:Functional:atb_test} -tclbatch {atb_test.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg
WARNING: Simulation object /atb_test/dyn_out was not found in the design.
WARNING: Simulation object /atb_test/data_out was not found in the design.
source atb_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atb_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 738.266 ; gain = 1.777
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 759.563 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 759.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 760.262 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto ab4c5fdbf22e4e8bb2fff45112e66d9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot atb_test_behav xil_defaultlib.atb_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1306] read failed due to size mismatch [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd:34]
WARNING: [VRFC 10-1306] read failed due to size mismatch [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.pack_xtras
Compiling package unisim.vcomponents
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110000110011001100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111000011110000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001100110000110011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000011110000001111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011000011001100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111100000011110000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111100000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,1,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,1,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11110011001100001...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11110000111100000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00111100110000110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00001100001100001...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00110000110000110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11000000111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,2,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,2,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11001110011100011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U10010100101001010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U10110010011011001...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00100100101101101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11000111001110001...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111000001111110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00000000001111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00000000001111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111110000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U00000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"U11111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,3,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,3,"NO","LUT_va...]
Compiling architecture structure of entity xil_defaultlib.test [\test(1,8,12,"NO")(1,2)\]
Compiling architecture behaviour of entity xil_defaultlib.atb_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot atb_test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 09 17:13:33 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 09 17:13:33 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 760.262 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atb_test_behav -key {Behavioral:sim_1:Functional:atb_test} -tclbatch {atb_test.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg
WARNING: Simulation object /atb_test/dyn_out was not found in the design.
WARNING: Simulation object /atb_test/data_out was not found in the design.
source atb_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atb_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 760.262 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 776.723 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto ab4c5fdbf22e4e8bb2fff45112e66d9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot atb_test_behav xil_defaultlib.atb_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.pack_xtras
Compiling package unisim.vcomponents
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110101001011010010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011000111001110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010010101101011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010010010110110100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111100000111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,1,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,1,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100101001010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"101100100110110011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001011011010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110001110011100011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111110000011111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111100000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,2,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,2,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001111100000111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010101010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010011001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011100001111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011111110000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100000000000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,3,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,3,"NO","LUT_va...]
Compiling architecture structure of entity xil_defaultlib.test [\test(1,8,12,"NO")(1,2)\]
Compiling architecture behaviour of entity xil_defaultlib.atb_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot atb_test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 09 17:29:37 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 09 17:29:37 2015...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 776.723 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atb_test_behav -key {Behavioral:sim_1:Functional:atb_test} -tclbatch {atb_test.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg
WARNING: Simulation object /atb_test/dyn_out was not found in the design.
WARNING: Simulation object /atb_test/data_out was not found in the design.
source atb_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atb_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 776.723 ; gain = 0.000
run 800 ns
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1500 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5400 ns
save_wave_config {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 820.305 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:144]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:24]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:144]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:24]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:144]
ERROR: [VRFC 10-1471] type error near dyn_outoc ; current type std_logic_vector; expected type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:144]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:137]
ERROR: [VRFC 10-1504] unit behaviour ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd:24]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto ab4c5fdbf22e4e8bb2fff45112e66d9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot atb_test_behav xil_defaultlib.atb_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.pack_xtras
Compiling package unisim.vcomponents
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110101001011010010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011000111001110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010010101101011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010010010110110100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111100000111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,1,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,1,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100101001010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"101100100110110011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001011011010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110001110011100011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111110000011111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111100000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,2,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,2,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001111100000111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010101010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010011001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011100001111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011111110000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100000000000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,3,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,3,"NO","LUT_va...]
Compiling architecture structure of entity xil_defaultlib.test [\test(1,8,12,"NO")(1,2)\]
Compiling architecture behaviour of entity xil_defaultlib.atb_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot atb_test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 09 17:36:51 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 09 17:36:51 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 820.305 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atb_test_behav -key {Behavioral:sim_1:Functional:atb_test} -tclbatch {atb_test.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg
source atb_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atb_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 820.305 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5400 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5396 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5320 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto ab4c5fdbf22e4e8bb2fff45112e66d9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot atb_test_behav xil_defaultlib.atb_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.pack_xtras
Compiling package unisim.vcomponents
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110101001011010010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011000111001110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010010101101011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010010010110110100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111100000111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,1,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,1,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100101001010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"101100100110110011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001011011010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110001110011100011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111110000011111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111100000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,2,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,2,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001111100000111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010101010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010011001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011100001111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011111110000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100000000000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,3,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,3,"NO","LUT_va...]
Compiling architecture structure of entity xil_defaultlib.test [\test(1,8,12,"NO")(1,2)\]
Compiling architecture behaviour of entity xil_defaultlib.atb_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot atb_test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 09 17:44:00 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 09 17:44:00 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 820.305 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atb_test_behav -key {Behavioral:sim_1:Functional:atb_test} -tclbatch {atb_test.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg
source atb_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atb_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 820.305 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5320 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto ab4c5fdbf22e4e8bb2fff45112e66d9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot atb_test_behav xil_defaultlib.atb_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.pack_xtras
Compiling package unisim.vcomponents
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110101001011010010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011000111001110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010010101101011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010010010110110100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111100000111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,1,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,1,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100101001010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"101100100110110011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001011011010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110001110011100011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111110000011111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111100000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,2,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,2,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001111100000111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010101010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010011001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011100001111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011111110000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100000000000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,3,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,3,"NO","LUT_va...]
Compiling architecture structure of entity xil_defaultlib.test [\test(1,8,12,"NO")(1,2)\]
Compiling architecture behaviour of entity xil_defaultlib.atb_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot atb_test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 09 17:45:25 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 09 17:45:25 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 820.305 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atb_test_behav -key {Behavioral:sim_1:Functional:atb_test} -tclbatch {atb_test.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg
source atb_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atb_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 820.305 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5320 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto ab4c5fdbf22e4e8bb2fff45112e66d9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot atb_test_behav xil_defaultlib.atb_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.pack_xtras
Compiling package unisim.vcomponents
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110101001011010010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011000111001110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010010101101011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010010010110110100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111100000111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,1,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,1,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100101001010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"101100100110110011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001011011010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110001110011100011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111110000011111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111100000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,2,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,2,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001111100000111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010101010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010011001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011100001111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011111110000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100000000000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,3,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,3,"NO","LUT_va...]
Compiling architecture structure of entity xil_defaultlib.test [\test(1,8,12,"NO")(1,2)\]
Compiling architecture behaviour of entity xil_defaultlib.atb_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot atb_test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 09 17:47:11 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 09 17:47:11 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 820.305 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atb_test_behav -key {Behavioral:sim_1:Functional:atb_test} -tclbatch {atb_test.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg
source atb_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atb_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 820.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'atb_test' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/in_bench.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
"xvhdl -m64 --relax -prj atb_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NIto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NIto1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_NItoNO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_NItoNO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/LUT_group.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_group
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity atb_test
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto ab4c5fdbf22e4e8bb2fff45112e66d9f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot atb_test_behav xil_defaultlib.atb_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.pack_xtras
Compiling package unisim.vcomponents
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110101001011010010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011000111001110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010010101101011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010010010110110100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111100000111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,1,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,1,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110011100111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100101001010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"101100100110110011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001001001011011010...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"110001110011100011...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111110000011111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000011111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111100000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,2,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,2,"NO","LUT_va...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"001111100000111100...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011010101010010101...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"010011001100100110...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011100001111000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"011111110000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"100000000000000111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"111111111111111111...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture recursive of entity xil_defaultlib.LUT_NIto1 [\LUT_NIto1(8,"000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.LUT_NItoNO [\LUT_NItoNO(8,12,3,"NO","LUT_val...]
Compiling architecture structure of entity xil_defaultlib.LUT_group [\LUT_group(1,8,12,3,"NO","LUT_va...]
Compiling architecture structure of entity xil_defaultlib.test [\test(1,8,12,"NO")(1,2)\]
Compiling architecture behaviour of entity xil_defaultlib.atb_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot atb_test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav/xsim.dir/atb_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 09 17:48:56 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 09 17:48:56 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 820.305 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/pix_proc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "atb_test_behav -key {Behavioral:sim_1:Functional:atb_test} -tclbatch {atb_test.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework3/pix_proc/atb_test_behav.wcfg
source atb_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'atb_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 820.305 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5320 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 820.305 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 09 18:14:42 2015...
