

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 14 01:12:56 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          477
LUT:           1172
FF:            1379
DSP:             19
BRAM:             0
SRL:             22
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    7.813
Timing met
