<stg><name>loadBuffer</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:0 %n_samples_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n_samples

]]></Node>
<StgValue><ssdm name="n_samples_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:2 %br_ln104 = br void

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i = phi i5 %add_ln104, void %.split, i5 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln104 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="5">
<![CDATA[
:2 %i_cast = zext i5 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln104 = icmp_eq  i6 %i_cast, i6 %n_samples_read

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 63, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln104 = br i1 %icmp_ln104, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
.split:0 %i_cast1 = zext i5 %i

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %buffer_in_0_addr = getelementptr i32 %buffer_in_0, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="buffer_in_0_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
.split:3 %buffer_in_0_load = load i5 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
.split:3 %buffer_in_0_load = load i5 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %buffer_addr = getelementptr i32 %buffer_r, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.split:5 %store_ln107 = store i32 %buffer_in_0_load, i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln110 = ret

]]></Node>
<StgValue><ssdm name="ret_ln110"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="buffer_in_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="buffer_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="n_samples" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_samples"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="_ssdm_op_Read.ap_auto.i6" to="n_samples_read" fromId="36" toId="5">
</dataflow>
<dataflow id="38" from="n_samples" to="n_samples_read" fromId="35" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="buffer_in_0" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="43" from="empty_9" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="48" from="empty_7" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="52" from="empty_7" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="53" from="empty_7" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="54" from="empty_7" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="59" from="empty_7" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="empty_7" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="add_ln104" to="i" fromId="9" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="br_ln0" to="i" fromId="22" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="64" from="StgValue_63" to="i" fromId="63" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="br_ln104" to="i" fromId="7" toId="8">
</dataflow>
<dataflow id="66" from="i" to="add_ln104" fromId="8" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="add_ln104" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="i" to="i_cast" fromId="8" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specpipeline_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="78" from="p_str" to="specpipeline_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="i_cast" to="icmp_ln104" fromId="10" toId="12">
</dataflow>
<dataflow id="80" from="n_samples_read" to="icmp_ln104" fromId="5" toId="12">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="81" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_83" to="empty" fromId="83" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_85" to="empty" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_83" to="empty" fromId="83" toId="13">
</dataflow>
<dataflow id="88" from="icmp_ln104" to="br_ln104" fromId="12" toId="14">
</dataflow>
<dataflow id="89" from="i" to="i_cast1" fromId="8" toId="15">
</dataflow>
<dataflow id="90" from="buffer_in_0" to="buffer_in_0_addr" fromId="33" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_83" to="buffer_in_0_addr" fromId="83" toId="16">
</dataflow>
<dataflow id="92" from="i_cast1" to="buffer_in_0_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="93" from="buffer_in_0_addr" to="buffer_in_0_load" fromId="16" toId="17">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopName" to="specloopname_ln104" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="empty_5" to="specloopname_ln104" fromId="96" toId="18">
</dataflow>
<dataflow id="98" from="buffer_in_0_addr" to="buffer_in_0_load" fromId="16" toId="19">
</dataflow>
<dataflow id="99" from="buffer_r" to="buffer_addr" fromId="34" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_83" to="buffer_addr" fromId="83" toId="20">
</dataflow>
<dataflow id="101" from="i_cast1" to="buffer_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="102" from="buffer_in_0_load" to="store_ln107" fromId="19" toId="21">
</dataflow>
<dataflow id="103" from="buffer_addr" to="store_ln107" fromId="20" toId="21">
</dataflow>
<dataflow id="104" from="icmp_ln104" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="105" from="icmp_ln104" to="StgValue_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
