Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 08:20:12 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/SoC-Lab-FIR_Lab4/Lab4-2/vivado_proj/project_1/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (58)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (58)
-------------------------------
 There are 58 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[1]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.876        0.000                      0                 1076        0.075        0.000                      0                 1076        3.750        0.000                       0                   489  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            7.876        0.000                      0                 1076        0.075        0.000                      0                 1076        3.750        0.000                       0                   489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_153
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_143
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_142
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_141
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_140
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_139
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_138
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_137
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_136
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 fir_1/tap_Do_mul1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            fir_1/mul_r0__1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 4.689ns (84.582%)  route 0.855ns (15.418%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Do_mul1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/tap_Do_mul1_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_1/tap_Do_mul1[16]
                                                                      r  fir_1/mul_r0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.211     7.945 r  fir_1/mul_r0__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     8.000    fir_1/mul_r0__0_n_135
                         DSP48E1                                      r  fir_1/mul_r0__1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439    17.128    fir_1/wb_clk_i_IBUF_BUFG
                         DSP48E1                                      r  fir_1/mul_r0__1/CLK
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    15.876    fir_1/mul_r0__1
  -------------------------------------------------------------------
                         required time                         15.876    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_0_0/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_0_0/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[10]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_10_10/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_10_10/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[11]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_11_11/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_11_11/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[12]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_12_12/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_12_12/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[13]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_13_13/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_13_13/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[14]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_14_14/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_14_14/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[15]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_15_15/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_15_15/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[16]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_16_16/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_16_16/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[17]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_17_17/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_17_17/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fir_1/tap_Di_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_Di_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_1/tap_Di_r_reg[18]/Q
                         net (fo=1, unplaced)         0.141     0.965    tap_ram/RAM_reg_0_15_18_18/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_18_18/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         15.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056               w_bto_userbram_u/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424               w_bto_userbram_u/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.000      12.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.000      12.846               fir_1/mul_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.000      12.846               fir_1/mul_r0__1/CLK
Min Period        n/a     FDCE/C              n/a            1.000         15.000      14.000               mul_r0_carry_i_7/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               data_ram/rdo_reg[12]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                data_ram/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 4.102ns (53.766%)  route 3.527ns (46.234%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.969 r  fir_1/ss_tin_d[0]_i_2/O
                         net (fo=17, unplaced)        0.505     3.474    fir_1/p_0_in14_out
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.598 r  fir_1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.071    fir_1/sm_tvalid_r_reg_0
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.195 r  fir_1/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.995    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.630 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.630    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[0]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[10]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[10]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[11]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[11]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[12]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[12]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[13]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[13]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[14]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[14]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[15]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[15]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[16]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[16]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 4.102ns (53.809%)  route 3.521ns (46.191%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      r  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      r  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      f  fir_1/ss_tin_d[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_3/O
                         net (fo=36, unplaced)        0.523     3.492    fir_1/ss_tin_d[0]_i_3_n_0
                                                                      f  fir_1/wbs_dat_o_OBUF[17]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.616 r  fir_1/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.065    fir_1/wbs_dat_o_OBUF[17]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.189 r  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.989    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.624 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.624    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      r  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  fir_1/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[27]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[27]
                                                                      f  wbs_adr_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[27]_inst/O
                         net (fo=77, unplaced)        0.337     0.538    fir_1/wbs_adr_i_IBUF[11]
                                                                      f  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.583 r  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_1/ss_tready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.416ns  (logic 3.655ns (56.973%)  route 2.761ns (43.027%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/ss_tready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/ss_tready_r_reg/Q
                         net (fo=3, unplaced)         0.983     3.917    fir_1/ss_tready
                                                                      r  fir_1/ss_tin_d[0]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  fir_1/ss_tin_d[0]_i_2/O
                         net (fo=17, unplaced)        0.505     4.717    fir_1/p_0_in14_out
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.841 r  fir_1/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.473     5.314    fir_1/sm_tvalid_r_reg_0
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.438 r  fir_1/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.238    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.873 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.873    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[0]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[0]
                                                                      r  fir_1/wbs_dat_o_OBUF[0]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[10]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[10]
                                                                      r  fir_1/wbs_dat_o_OBUF[10]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[10]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[11]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[11]
                                                                      r  fir_1/wbs_dat_o_OBUF[11]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[11]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[12]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[12]
                                                                      r  fir_1/wbs_dat_o_OBUF[12]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[12]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[13]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[13]
                                                                      r  fir_1/wbs_dat_o_OBUF[13]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[13]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[14]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[14]
                                                                      r  fir_1/wbs_dat_o_OBUF[14]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[14]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[15]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[15]
                                                                      r  fir_1/wbs_dat_o_OBUF[15]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[15]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[16]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[16]
                                                                      r  fir_1/wbs_dat_o_OBUF[16]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[16]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_1/rdata_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 3.531ns (63.218%)  route 2.055ns (36.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.584     2.456    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_1/rdata_r_reg[17]/Q
                         net (fo=1, unplaced)         0.806     3.740    fir_1/rdata_r[17]
                                                                      r  fir_1/wbs_dat_o_OBUF[17]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.035 r  fir_1/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.484    fir_1/wbs_dat_o_OBUF[17]_inst_i_2_n_0
                                                                      r  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.608 r  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.408    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.043 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.043    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_bto_userbram_u/user_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/user_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/user_ready_reg/Q
                         net (fo=2, unplaced)         0.285     1.110    fir_1/wbs_ack_o_user
                                                                      r  fir_1/wbs_ack_o_OBUF_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  fir_1/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.696    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[0]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[0]
                                                                      r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[10]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[10]
                                                                      r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[11]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[11]
                                                                      r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[12]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[12]
                                                                      r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[13]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[13]
                                                                      r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[14]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[14]
                                                                      r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[15]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[15]
                                                                      r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[16]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[16]
                                                                      r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bto_userbram_u/wbs_dat_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.253%)  route 0.649ns (31.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.114     0.678    w_bto_userbram_u/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  w_bto_userbram_u/wbs_dat_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_bto_userbram_u/wbs_dat_o_reg[17]/Q
                         net (fo=1, unplaced)         0.312     1.137    fir_1/Q[17]
                                                                      r  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.235 r  fir_1/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.572    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.723 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.723    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           734 Endpoints
Min Delay           734 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_cyc_i
                            (input port)
  Destination:            fir_1/tap_A_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 1.460ns (30.100%)  route 3.390ns (69.900%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_cyc_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_cyc_i
                                                                      f  wbs_cyc_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_cyc_i_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    fir_1/wbs_cyc_i_IBUF
                                                                      f  fir_1/ss_tin_d[0]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_1/ss_tin_d[0]_i_5/O
                         net (fo=12, unplaced)        0.950     2.845    fir_1/wbs_adr_i[25]
                                                                      r  fir_1/ss_tin_d[0]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.969 f  fir_1/ss_tin_d[0]_i_2/O
                         net (fo=17, unplaced)        0.505     3.474    fir_1/p_0_in14_out
                                                                      f  fir_1/tap_A_r[5]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     3.590 r  fir_1/tap_A_r[5]_i_4/O
                         net (fo=4, unplaced)         1.135     4.725    fir_1/tap_A_r[5]_i_4_n_0
                                                                      r  fir_1/tap_A_r[4]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.849 r  fir_1/tap_A_r[4]_i_1/O
                         net (fo=1, unplaced)         0.000     4.849    fir_1/tap_A_w[4]
                         FDCE                                         r  fir_1/tap_A_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/tap_A_r_reg[4]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rvalid_r_reg/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.486ns (30.757%)  route 3.345ns (69.243%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.521     4.714    fir_1/rdata_r[31]_i_1_n_0
                                                                      r  fir_1/rvalid_r_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     4.830 r  fir_1/rvalid_r_i_1/O
                         net (fo=1, unplaced)         0.000     4.830    fir_1/rvalid_r_i_1_n_0
                         FDCE                                         r  fir_1/rvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rvalid_r_reg/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rdata_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.370ns (28.906%)  route 3.369ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.545     4.738    fir_1/rdata_r[31]_i_1_n_0
                         FDCE                                         r  fir_1/rdata_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rdata_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.370ns (28.906%)  route 3.369ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.545     4.738    fir_1/rdata_r[31]_i_1_n_0
                         FDCE                                         r  fir_1/rdata_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rdata_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.370ns (28.906%)  route 3.369ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.545     4.738    fir_1/rdata_r[31]_i_1_n_0
                         FDCE                                         r  fir_1/rdata_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rdata_r_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.370ns (28.906%)  route 3.369ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.545     4.738    fir_1/rdata_r[31]_i_1_n_0
                         FDCE                                         r  fir_1/rdata_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[12]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rdata_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.370ns (28.906%)  route 3.369ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.545     4.738    fir_1/rdata_r[31]_i_1_n_0
                         FDCE                                         r  fir_1/rdata_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[13]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rdata_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.370ns (28.906%)  route 3.369ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.545     4.738    fir_1/rdata_r[31]_i_1_n_0
                         FDCE                                         r  fir_1/rdata_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[14]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rdata_r_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.370ns (28.906%)  route 3.369ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.545     4.738    fir_1/rdata_r[31]_i_1_n_0
                         FDCE                                         r  fir_1/rdata_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[15]/C

Slack:                    inf
  Source:                 wbs_adr_i[5]
                            (input port)
  Destination:            fir_1/rdata_r_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.370ns (28.906%)  route 3.369ns (71.094%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[5]
                                                                      f  wbs_adr_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[5]_inst/O
                         net (fo=11, unplaced)        0.800     1.771    fir_1/wbs_adr_i_IBUF[5]
                                                                      f  fir_1/tap_A_r[4]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  fir_1/tap_A_r[4]_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    fir_1/tap_A_r[4]_i_7_n_0
                                                                      r  fir_1/rdata_r[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.958 f  fir_1/rdata_r[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.069    fir_1/rdata_r[31]_i_3_n_0
                                                                      f  fir_1/rdata_r[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.193 r  fir_1/rdata_r[31]_i_1/O
                         net (fo=33, unplaced)        0.545     4.738    fir_1/rdata_r[31]_i_1_n_0
                         FDCE                                         r  fir_1/rdata_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.439     2.128    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/rdata_r_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/FSM_onehot_state_r_reg[0]/PRE
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDPE                                         f  fir_1/FSM_onehot_state_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_1/FSM_onehot_state_r_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/FSM_onehot_state_r_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/FSM_onehot_state_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/FSM_onehot_state_r_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/FSM_onehot_state_r_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/FSM_onehot_state_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/FSM_onehot_state_r_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/ap_done_r_reg/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/ap_done_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/ap_done_r_reg/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/ap_start_r_reg/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/ap_start_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/ap_start_r_reg/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/data_A_last_r_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/data_A_last_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_A_last_r_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/data_A_last_r_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/data_A_last_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_A_last_r_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/data_A_last_r_reg[3]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/data_A_last_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_A_last_r_reg[3]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/data_A_last_r_reg[4]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/data_A_last_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_A_last_r_reg[4]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_1/data_A_last_r_reg[5]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=356, unplaced)       0.337     0.538    fir_1/AR[0]
                         FDCE                                         f  fir_1/data_A_last_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=488, unplaced)       0.259     1.032    fir_1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_1/data_A_last_r_reg[5]/C





