INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/4v5/Documents/FPGA_Vivado_Restart/AG_NCX/AG_NCX.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
