Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Ebert2Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ebert2Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ebert2Main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : Ebert2Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/15201017/Desktop/Piano_pushbutton/util.vhd" in Library work.
Architecture util of Entity util is up to date.
Compiling vhdl file "C:/Users/15201017/Desktop/Piano_pushbutton/audio.vhd" in Library work.
Entity <audio> compiled.
Entity <audio> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/15201017/Desktop/Piano_pushbutton/Ebert2Main.vhd" in Library work.
Architecture behavioral of Entity ebert2main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Ebert2Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Audio> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Ebert2Main> in library <work> (Architecture <behavioral>).
Entity <Ebert2Main> analyzed. Unit <Ebert2Main> generated.

Analyzing Entity <Audio> in library <work> (Architecture <behavioral>).
Entity <Audio> analyzed. Unit <Audio> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Audio>.
    Related source file is "C:/Users/15201017/Desktop/Piano_pushbutton/audio.vhd".
    Using one-hot encoding for signal <note>.
    Found 32-bit register for signal <counter>.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 39.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0001> created at line 53.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0002> created at line 60.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0003> created at line 67.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0004> created at line 74.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0005> created at line 81.
    Found 32-bit adder for signal <counter$share0000> created at line 37.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <Audio> synthesized.


Synthesizing Unit <Ebert2Main>.
    Related source file is "C:/Users/15201017/Desktop/Piano_pushbutton/Ebert2Main.vhd".
WARNING:Xst:647 - Input <DPSwitch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <LED<6>> is never assigned.
WARNING:Xst:2565 - Inout <LED<7>> is never assigned.
WARNING:Xst:653 - Signal <dir> is used but never assigned. This sourceless signal will be automatically connected to value 1.
    Found 16x8-bit ROM for signal <SevenSegment$mux0001>.
    Found 16x8-bit ROM for signal <SevenSegment$mux0002>.
    Found 16x8-bit ROM for signal <SevenSegment$mux0003>.
    Found 8-bit register for signal <SevenSegment>.
    Found 3-bit register for signal <Enable>.
    Found 49-bit up counter for signal <counter>.
    Found 3-bit register for signal <En>.
    Found 32-bit updown counter for signal <num0>.
    Found 32-bit adder for signal <num0$add0000> created at line 64.
    Found 32-bit subtractor for signal <num0$sub0000> created at line 77.
    Found 32-bit updown counter for signal <num1>.
    Found 32-bit adder for signal <num1$add0000> created at line 67.
    Found 32-bit subtractor for signal <num1$sub0000> created at line 80.
    Found 32-bit updown counter for signal <num2>.
    Found 32-bit adder for signal <num2$addsub0000> created at line 70.
    Found 1-bit register for signal <tick>.
    Found 1-bit register for signal <tick_mux>.
    Summary:
	inferred   3 ROM(s).
	inferred   4 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <Ebert2Main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit updown counter                                 : 3
 49-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit updown counter                                 : 3
 49-bit up counter                                     : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 6
 32-bit comparator greatequal                          : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <En_1> in Unit <Ebert2Main> is equivalent to the following FF/Latch, which will be removed : <Enable_0> 
INFO:Xst:2261 - The FF/Latch <En_2> in Unit <Ebert2Main> is equivalent to the following FF/Latch, which will be removed : <Enable_1> 
INFO:Xst:2261 - The FF/Latch <En_0> in Unit <Ebert2Main> is equivalent to the following FF/Latch, which will be removed : <Enable_2> 
WARNING:Xst:2677 - Node <counter_24> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_25> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_26> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_27> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_28> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_29> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_30> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_31> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_32> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_33> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_34> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_35> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_36> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_37> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_38> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_39> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_40> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_41> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_42> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_43> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_44> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_45> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_46> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_47> of sequential type is unconnected in block <Ebert2Main>.
WARNING:Xst:2677 - Node <counter_48> of sequential type is unconnected in block <Ebert2Main>.

Optimizing unit <Ebert2Main> ...
WARNING:Xst:1710 - FF/Latch <SevenSegment_0> (without init value) has a constant value of 1 in block <Ebert2Main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Audio> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Ebert2Main, actual ratio is 39.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Ebert2Main.ngr
Top Level Output File Name         : Ebert2Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 1085
#      GND                         : 1
#      INV                         : 31
#      LUT1                        : 257
#      LUT2                        : 47
#      LUT3                        : 17
#      LUT3_L                      : 1
#      LUT4                        : 128
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 348
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 248
# FlipFlops/Latches                : 165
#      FD                          : 62
#      FDR                         : 30
#      FDRE                        : 64
#      FDRS                        : 2
#      FDS                         : 7
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 6
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                      263  out of    704    37%  
 Number of Slice Flip Flops:            165  out of   1408    11%  
 Number of 4 input LUTs:                483  out of   1408    34%  
 Number of IOs:                          36
 Number of bonded IOBs:                  26  out of    108    24%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 59    |
tick_mux                           | NONE(En_0)             | 10    |
tick1                              | BUFG                   | 96    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.268ns (Maximum Frequency: 75.368MHz)
   Minimum input arrival time before clock: 7.052ns
   Maximum output required time after clock: 6.239ns
   Maximum combinational path delay: 6.126ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 9.466ns (frequency: 105.639MHz)
  Total number of paths / destination ports: 7257 / 59
-------------------------------------------------------------------------
Delay:               9.466ns (Levels of Logic = 18)
  Source:            AU0/counter_2 (FF)
  Destination:       AU0/counter_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: AU0/counter_2 to AU0/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.851  AU0/counter_2 (AU0/counter_2)
     LUT2:I0->O            1   0.648   0.000  AU0/Mcompar_counter_cmp_ge0000_lut<1>3 (AU0/Mcompar_counter_cmp_ge0000_lut<1>3)
     MUXCY:S->O            1   0.632   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<1>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<1>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<2>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<2>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<3>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<3>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<4>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<4>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<5>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<5>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<6>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<6>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<7>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<7>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<8>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<8>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<9>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<9>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<10>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<10>3)
     MUXCY:CI->O           1   0.065   0.000  AU0/Mcompar_counter_cmp_ge0000_cy<11>_2 (AU0/Mcompar_counter_cmp_ge0000_cy<11>3)
     MUXCY:CI->O           2   0.269   0.527  AU0/Mcompar_counter_cmp_ge0000_cy<12>_2 (AU0/counter_cmp_ge0005)
     LUT4:I1->O            1   0.643   0.000  AU0/temp_mux0000135_SW11 (AU0/temp_mux0000135_SW1)
     MUXF5:I1->O           1   0.276   0.423  AU0/temp_mux0000135_SW1_f5 (N26)
     LUT4:I3->O            1   0.648   0.423  AU0/temp_mux00001101_SW0 (N30)
     LUT4_D:I3->O         32   0.648   1.342  AU0/temp_mux00001101 (AU0/N01)
     LUT2:I1->O            1   0.643   0.000  AU0/counter_mux0002<8>1 (AU0/counter_mux0002<8>)
     FD:D                      0.252          AU0/counter_23
    ----------------------------------------
    Total                      9.466ns (5.900ns logic, 3.566ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tick_mux'
  Clock period: 5.365ns (frequency: 186.393MHz)
  Total number of paths / destination ports: 125 / 17
-------------------------------------------------------------------------
Delay:               5.365ns (Levels of Logic = 3)
  Source:            En_0 (FF)
  Destination:       SevenSegment_1 (FF)
  Source Clock:      tick_mux rising
  Destination Clock: tick_mux rising

  Data Path: En_0 to SevenSegment_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.591   1.271  En_0 (En_0)
     LUT3:I0->O            6   0.648   0.812  SevenSegment_cmp_eq00011 (SevenSegment_cmp_eq0001)
     LUT4:I0->O            1   0.648   0.500  SevenSegment_mux0000<4>90 (SevenSegment_mux0000<4>90)
     LUT3:I1->O            1   0.643   0.000  SevenSegment_mux0000<4>1311 (SevenSegment_mux0000<4>131)
     FDS:D                     0.252          SevenSegment_3
    ----------------------------------------
    Total                      5.365ns (2.782ns logic, 2.583ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tick1'
  Clock period: 13.268ns (frequency: 75.368MHz)
  Total number of paths / destination ports: 153710 / 256
-------------------------------------------------------------------------
Delay:               13.268ns (Levels of Logic = 36)
  Source:            num0_1 (FF)
  Destination:       num2_0 (FF)
  Source Clock:      tick1 rising
  Destination Clock: tick1 rising

  Data Path: num0_1 to num2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.963  num0_1 (num0_1)
     LUT1:I0->O            1   0.648   0.000  Madd_num0_add0000_cy<1>_rt (Madd_num0_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  Madd_num0_add0000_cy<1> (Madd_num0_add0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<2> (Madd_num0_add0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<3> (Madd_num0_add0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<4> (Madd_num0_add0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<5> (Madd_num0_add0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<6> (Madd_num0_add0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<7> (Madd_num0_add0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<8> (Madd_num0_add0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<9> (Madd_num0_add0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<10> (Madd_num0_add0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<11> (Madd_num0_add0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<12> (Madd_num0_add0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<13> (Madd_num0_add0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<14> (Madd_num0_add0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<15> (Madd_num0_add0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<16> (Madd_num0_add0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<17> (Madd_num0_add0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<18> (Madd_num0_add0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<19> (Madd_num0_add0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<20> (Madd_num0_add0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<21> (Madd_num0_add0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<22> (Madd_num0_add0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<23> (Madd_num0_add0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<24> (Madd_num0_add0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<25> (Madd_num0_add0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<26> (Madd_num0_add0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<27> (Madd_num0_add0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Madd_num0_add0000_cy<28> (Madd_num0_add0000_cy<28>)
     XORCY:CI->O           1   0.844   0.423  Madd_num0_add0000_xor<29> (num0_add0000<29>)
     LUT4:I3->O            1   0.648   0.000  num0_and0000_wg_lut<5> (num0_and0000_wg_lut<5>)
     MUXCY:S->O            1   0.836   0.452  num0_and0000_wg_cy<5> (num0_and0000_wg_cy<5>)
     LUT3:I2->O           66   0.648   1.276  num0_and0000_wg_cy<7>1 (Mcount_num0_val)
     LUT4:I3->O            1   0.648   0.000  num2_and0000_wg_lut<7> (num2_and0000_wg_lut<7>)
     MUXCY:S->O            1   0.632   0.000  num2_and0000_wg_cy<7> (num2_and0000_wg_cy<7>)
     MUXCY:CI->O          32   0.141   1.262  num2_and0000_wg_cy<8> (num2_and0000)
     FDRE:R                    0.869          num2_0
    ----------------------------------------
    Total                     13.268ns (8.892ns logic, 4.376ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 441 / 33
-------------------------------------------------------------------------
Offset:              7.052ns (Levels of Logic = 6)
  Source:            Switch<1> (PAD)
  Destination:       AU0/counter_31 (FF)
  Destination Clock: Clk rising

  Data Path: Switch<1> to AU0/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.849   0.900  Switch_1_IBUF (LED_4_OBUF)
     LUT3:I0->O            1   0.648   0.000  AU0/temp_mux0000135_SW12 (AU0/temp_mux0000135_SW11)
     MUXF5:I0->O           1   0.276   0.423  AU0/temp_mux0000135_SW1_f5 (N26)
     LUT4:I3->O            1   0.648   0.423  AU0/temp_mux00001101_SW0 (N30)
     LUT4_D:I3->O         32   0.648   1.342  AU0/temp_mux00001101 (AU0/N01)
     LUT2:I1->O            1   0.643   0.000  AU0/counter_mux0002<8>1 (AU0/counter_mux0002<8>)
     FD:D                      0.252          AU0/counter_23
    ----------------------------------------
    Total                      7.052ns (3.964ns logic, 3.088ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 1)
  Source:            AU0/temp (FF)
  Destination:       Audio_L (PAD)
  Source Clock:      Clk rising

  Data Path: AU0/temp to Audio_L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  AU0/temp (AU0/temp)
     OBUF:I->O                 4.520          Audio_L_OBUF (Audio_L)
    ----------------------------------------
    Total                      5.642ns (5.111ns logic, 0.531ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tick_mux'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              6.239ns (Levels of Logic = 1)
  Source:            En_0 (FF)
  Destination:       Enable<2> (PAD)
  Source Clock:      tick_mux rising

  Data Path: En_0 to Enable<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.591   1.128  En_0 (En_0)
     OBUF:I->O                 4.520          Enable_2_OBUF (Enable<2>)
    ----------------------------------------
    Total                      6.239ns (5.111ns logic, 1.128ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               6.126ns (Levels of Logic = 2)
  Source:            Switch<1> (PAD)
  Destination:       LED<4> (PAD)

  Data Path: Switch<1> to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.849   0.757  Switch_1_IBUF (LED_4_OBUF)
     OBUF:I->O                 4.520          LED_4_OBUF (LED<4>)
    ----------------------------------------
    Total                      6.126ns (5.369ns logic, 0.757ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.49 secs
 
--> 

Total memory usage is 307280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    5 (   0 filtered)

