// Seed: 824557632
module module_0 (
    output logic id_0,
    input  logic id_1
);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_3 = 1;
  assign id_6 = 1;
  type_13(
      1, 1, id_9, 1'b0, 1'b0
  );
endmodule
