

================================================================
== Vivado HLS Report for 'sha256_prepare_1'
================================================================
* Date:           Sat Jul 27 14:17:03 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      476|      476| 4.760 us | 4.760 us |  476|  476|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      160|      160|         2|          -|          -|    80|    no    |
        |- Loop 2  |       47|       47|         1|          -|          -|    47|    no    |
        |- Loop 3  |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 4  |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 5  |      128|      128|         2|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     163|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     187|    -|
|Register         |        -|      -|      77|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      77|     350|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |data1_V_U  |sha256_prepare_1_bkb  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_229_p2          |     +    |      0|  0|  15|           8|           1|
    |i_6_fu_241_p2          |     +    |      0|  0|  12|           4|           1|
    |i_7_fu_295_p2          |     +    |      0|  0|  15|           7|           1|
    |i_8_fu_312_p2          |     +    |      0|  0|  15|           7|           1|
    |i_fu_207_p2            |     +    |      0|  0|  15|           7|           1|
    |icmp_ln103_fu_235_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln108_fu_289_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln111_fu_306_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln91_fu_201_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln97_fu_218_p2    |   icmp   |      0|  0|  13|           8|           9|
    |lshr_ln1503_fu_278_p2  |   lshr   |      0|  0|  22|          10|          10|
    |grp_fu_194_p2          |    xor   |      0|  0|   8|           7|           8|
    |xor_ln104_fu_247_p2    |    xor   |      0|  0|   4|           4|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 163|          87|          62|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |data1_V_address0  |  38|          7|    7|         49|
    |data1_V_d0        |  27|          5|    8|         40|
    |data_V_address0   |  15|          3|    7|         21|
    |grp_fu_194_p0     |  15|          3|    7|         21|
    |i1_0_reg_149      |   9|          2|    8|         16|
    |i2_0_reg_160      |   9|          2|    4|          8|
    |i3_0_reg_171      |   9|          2|    7|         14|
    |i4_0_reg_182      |   9|          2|    7|         14|
    |i_0_reg_138       |   9|          2|    7|         14|
    +------------------+----+-----------+-----+-----------+
    |Total             | 187|         38|   63|        207|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  9|   0|    9|          0|
    |i1_0_reg_149        |  8|   0|    8|          0|
    |i2_0_reg_160        |  4|   0|    4|          0|
    |i3_0_reg_171        |  7|   0|    7|          0|
    |i4_0_reg_182        |  7|   0|    7|          0|
    |i_0_reg_138         |  7|   0|    7|          0|
    |i_7_reg_365         |  7|   0|    7|          0|
    |i_8_reg_383         |  7|   0|    7|          0|
    |i_reg_331           |  7|   0|    7|          0|
    |zext_ln109_reg_370  |  7|   0|   64|         57|
    |zext_ln92_reg_336   |  7|   0|   64|         57|
    +--------------------+---+----+-----+-----------+
    |Total               | 77|   0|  191|        114|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | sha256_prepare_1 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | sha256_prepare_1 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | sha256_prepare_1 | return value |
|ap_done           | out |    1| ap_ctrl_hs | sha256_prepare_1 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | sha256_prepare_1 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | sha256_prepare_1 | return value |
|input_V_address0  | out |    7|  ap_memory |      input_V     |     array    |
|input_V_ce0       | out |    1|  ap_memory |      input_V     |     array    |
|input_V_q0        |  in |    8|  ap_memory |      input_V     |     array    |
|data_V_address0   | out |    7|  ap_memory |      data_V      |     array    |
|data_V_ce0        | out |    1|  ap_memory |      data_V      |     array    |
|data_V_we0        | out |    1|  ap_memory |      data_V      |     array    |
|data_V_d0         | out |    8|  ap_memory |      data_V      |     array    |
+------------------+-----+-----+------------+------------------+--------------+

