----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.Instr: 131
ID.PC: 0
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.mem_to_reg: 0
EX.PC: 0
EX.alu_control_func: 0
EX.branch: 0
EX.jal: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.mem_to_reg: 0
MEM.PC: 0
MEM.ALUZero: True
MEM.bne: 0
MEM.branch: 0
MEM.jal: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.mem_to_reg: 0
WB.ALUresult: 0
WB.read_data: None
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 4194563
ID.PC: 4
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.is_I_type: 2
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 1
EX.mem_to_reg: 1
EX.PC: 0
EX.alu_control_func: 0
EX.branch: 0
EX.jal: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.mem_to_reg: 0
MEM.PC: 0
MEM.ALUZero: True
MEM.bne: 0
MEM.branch: 0
MEM.jal: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.mem_to_reg: 0
WB.ALUresult: 0
WB.read_data: None
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 2130355
ID.PC: 8
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 2
EX.is_I_type: 2
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 1
EX.mem_to_reg: 1
EX.PC: 4
EX.alu_control_func: 0
EX.branch: 0
EX.jal: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.mem_to_reg: 1
MEM.PC: 0
MEM.ALUZero: True
MEM.bne: 0
MEM.branch: 0
MEM.jal: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.mem_to_reg: 0
WB.ALUresult: 0
WB.read_data: None
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 3154979
ID.PC: 12
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 3
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1
EX.mem_to_reg: 0
EX.PC: 8
EX.alu_control_func: 0
EX.branch: 0
EX.jal: 0
MEM.nop: False
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.mem_to_reg: 1
MEM.PC: 8
MEM.ALUZero: False
MEM.bne: 0
MEM.branch: 0
MEM.jal: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
WB.mem_to_reg: 1
WB.ALUresult: 0
WB.read_data: 1431655765
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 20
ID.nop: False
ID.Instr: 4294967295
ID.PC: 16
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: 8
EX.is_I_type: 2
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 0
EX.wrt_enable: 0
EX.mem_to_reg: 0
EX.PC: 12
EX.alu_control_func: 2
EX.branch: 0
EX.jal: 0
MEM.nop: False
MEM.ALUresult: 1431655765
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.mem_to_reg: 0
MEM.PC: 8
MEM.ALUZero: False
MEM.bne: 0
MEM.branch: 0
MEM.jal: 0
WB.nop: False
WB.Wrt_data: 1431655765
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
WB.mem_to_reg: 1
WB.ALUresult: 4
WB.read_data: 858993459
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: True
IF.PC: 20
ID.nop: False
ID.Instr: 4294967295
ID.PC: 16
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 31
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.mem_to_reg: 0
EX.PC: 16
EX.alu_control_func: 15
EX.branch: 0
EX.jal: 0
MEM.nop: False
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 3
MEM.Wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.mem_to_reg: 0
MEM.PC: 20
MEM.ALUZero: False
MEM.bne: 0
MEM.branch: 0
MEM.jal: 0
WB.nop: False
WB.Wrt_data: 858993459
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
WB.mem_to_reg: 0
WB.ALUresult: 1431655765
WB.read_data: None
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: True
IF.PC: 20
ID.nop: True
ID.Instr: 4294967295
ID.PC: 16
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 31
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.mem_to_reg: 0
EX.PC: 16
EX.alu_control_func: 15
EX.branch: 0
EX.jal: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 31
MEM.Rt: 31
MEM.Wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.mem_to_reg: 0
MEM.PC: 16
MEM.ALUZero: True
MEM.bne: 1
MEM.branch: 0
MEM.jal: 0
WB.nop: False
WB.Wrt_data: 1431655765
WB.Rs: 0
WB.Rt: 3
WB.Wrt_reg_addr: 8
WB.wrt_enable: 0
WB.mem_to_reg: 0
WB.ALUresult: 8
WB.read_data: None
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: True
IF.PC: 20
ID.nop: True
ID.Instr: 4294967295
ID.PC: 16
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 31
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.mem_to_reg: 0
EX.PC: 16
EX.alu_control_func: 15
EX.branch: 0
EX.jal: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 31
MEM.Rt: 31
MEM.Wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.mem_to_reg: 0
MEM.PC: 16
MEM.ALUZero: True
MEM.bne: 1
MEM.branch: 0
MEM.jal: 0
WB.nop: False
WB.Wrt_data: 8
WB.Rs: 31
WB.Rt: 31
WB.Wrt_reg_addr: 31
WB.wrt_enable: 0
WB.mem_to_reg: 0
WB.ALUresult: 0
WB.read_data: None
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: True
IF.PC: 20
ID.nop: True
ID.Instr: 4294967295
ID.PC: 16
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 31
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.mem_to_reg: 0
EX.PC: 16
EX.alu_control_func: 15
EX.branch: 0
EX.jal: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 31
MEM.Rt: 31
MEM.Wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.mem_to_reg: 0
MEM.PC: 16
MEM.ALUZero: True
MEM.bne: 1
MEM.branch: 0
MEM.jal: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 31
WB.Rt: 31
WB.Wrt_reg_addr: 31
WB.wrt_enable: 0
WB.mem_to_reg: 0
WB.ALUresult: 0
WB.read_data: None
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: True
IF.PC: 20
ID.nop: True
ID.Instr: 4294967295
ID.PC: 16
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 31
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.mem_to_reg: 0
EX.PC: 16
EX.alu_control_func: 15
EX.branch: 0
EX.jal: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 31
MEM.Rt: 31
MEM.Wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.mem_to_reg: 0
MEM.PC: 16
MEM.ALUZero: True
MEM.bne: 1
MEM.branch: 0
MEM.jal: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 31
WB.Rt: 31
WB.Wrt_reg_addr: 31
WB.wrt_enable: 0
WB.mem_to_reg: 0
WB.ALUresult: 0
WB.read_data: None
