 
****************************************
Report : area
Design : dfe3Main
Version: G-2012.06-SP3
Date   : Tue Apr 25 20:30:28 2017
****************************************

Library(s) Used:

    saed32hvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db)
    saed32lvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db)
    saed32rvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db)

Number of ports:                          272
Number of nets:                           487
Number of cells:                          162
Number of combinational cells:            160
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                        160
Number of references:                      17

Combinational area:       421224.116049
Buf/Inv area:             76316.647666
Noncombinational area:    299310.227097
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          720534.343146
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------
dfe3Main                          720534.3431    100.0     508.0339       0.0000  0.0000  dfe3Main
ctrl                                 458.2216      0.1     357.8348      94.5416  0.0000  ctrl
ctrl/clk_gate_count_reg                5.8453      0.0       0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_ctrl_0
dpathtotal                        719568.0876     99.9    1122.5541       0.0000  0.0000  dpathtotal
dpathtotal/correlator             209294.1984     29.0   60706.6166  148581.7364  0.0000  correlator
dpathtotal/correlator/clk_gate_output_127_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_correlator
dpathtotal/decision_device            41.4255      0.0      41.4255       0.0000  0.0000  decision_device
dpathtotal/fir_feedback           509109.9098     70.7  358487.6513  150587.1866  0.0000  fir_feedback
dpathtotal/fir_feedback/clk_gate_buffer_complex_0_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_2_3
dpathtotal/fir_feedback/clk_gate_buffer_complex_1_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_1_2
dpathtotal/fir_feedback/clk_gate_buffer_complex_2_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_0_1
dpathtotal/fir_feedback/clk_gate_index_0_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_2
dpathtotal/fir_feedback/clk_gate_index_1_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_0
dpathtotal/fir_feedback/clk_gate_index_2_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_1
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------
Total                                                   421224.1160  299310.2271  0.0000

1
