@W: FX107 :|RAM vals.mem[31:0] (in view: work.TOK(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\cloud\dev\verilog\tok\ram.v":12:4:12:9|RAM ram.mem[7:0] (in view: work.TOK(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT420 |Found inferred clock top|clk_inferred_clock with period 41.66ns. Please declare a user-defined clock on object "n:clk"
