// Seed: 1455590781
module module_0 (
    output logic id_0
    , id_5,
    output logic id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  assign id_1 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  type_21(
      id_4, id_6, 1'b0
  );
  assign id_8 = id_7 - 1;
  logic id_10, id_11;
  type_23 id_12 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_5),
      .id_4(1),
      .id_5((1)),
      .id_6(id_0)
  );
  assign id_10 = 1;
  logic id_13;
endmodule
