Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,5782
design__instance__area,92354.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,17
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0018939765868708491
power__switching__total,0.0005250035901553929
power__leakage__total,0.0000030835738016321557
power__total,0.0024220638442784548
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.017261942364102313
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,-0.017261942364102313
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.20811691847820837
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.455289263621243
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.208117
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.455289
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,17
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.03697683930376136
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,-0.03697683930376136
timing__hold__ws__corner:nom_slow_1p08V_125C,0.49281979891862054
timing__setup__ws__corner:nom_slow_1p08V_125C,8.64322771152275
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.492820
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.643228
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,17
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.025002861599926905
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,-0.025002861599926905
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3111434531423143
timing__setup__ws__corner:nom_typ_1p20V_25C,9.159667950047512
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.311143
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.159668
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,17
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.017261942364102313
clock__skew__worst_setup,-0.03697683930376136
timing__hold__ws,0.20811691847820837
timing__setup__ws,8.64322771152275
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.208117
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.643228
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,47
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,1455
design__instance__area__stdcell,23166.3
design__instance__count__macros,2
design__instance__area__macros,22247.8
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.486487
design__instance__utilization__stdcell,0.325812
design__rows,50
design__rows:CoreSite,50
design__sites,38639
design__sites:CoreSite,38639
design__instance__count__class:macro,2
design__instance__area__class:macro,22247.8
design__instance__count__class:buffer,16
design__instance__area__class:buffer,116.122
design__instance__count__class:inverter,265
design__instance__area__class:inverter,1442.45
design__instance__count__class:sequential_cell,256
design__instance__area__class:sequential_cell,12541.1
design__instance__count__class:multi_input_combinational_cell,649
design__instance__area__class:multi_input_combinational_cell,6568.13
flow__warnings__count,1
flow__errors__count,0
flow__warnings__count:ODB-0220,2
flow__warnings__count:ORD-2011,2
flow__warnings__type_count,1
flow__warnings__count:ORD-0039,1
flow__warnings__count:PDN-0211,1
flow__warnings__count:PDN-0231,1
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,7
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,51651.7
design__violations,0
design__instance__count__class:timing_repair_buffer,227
design__instance__area__class:timing_repair_buffer,1647.48
flow__warnings__count:RSZ-0020,1
design__instance__count__class:clock_buffer,26
design__instance__area__class:clock_buffer,722.131
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,96.1632
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,76
global_route__wirelength,86810
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,6
route__net,1464
route__net__special,2
route__drc_errors__iter:0,53
route__wirelength__iter:0,57977
route__drc_errors__iter:1,6
route__wirelength__iter:1,57949
route__drc_errors__iter:2,1
route__wirelength__iter:2,57947
route__drc_errors__iter:3,0
route__wirelength__iter:3,57943
route__drc_errors__iter:4,0
route__wirelength__iter:4,57914
route__drc_errors,0
route__wirelength,57943
route__vias,10563
route__vias__singlecut,10563
route__vias__multicut,0
design__instance__count__class:antenna_cell,6
design__instance__area__class:antenna_cell,32.6592
flow__warnings__count:DRT-0349,10
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,488.34
design__instance__count__class:fill_cell,4325
design__instance__area__class:fill_cell,46940.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,289
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,289
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,289
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,289
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19335
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19983
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00664939
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0069567
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000191421
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0069567
design_powergrid__voltage__worst,0.0069567
design_powergrid__voltage__worst__net:VPWR,1.19335
design_powergrid__drop__worst,0.0069567
design_powergrid__drop__worst__net:VPWR,0.00664939
design_powergrid__voltage__worst__net:VGND,0.0069567
design_powergrid__drop__worst__net:VGND,0.0069567
ir__voltage__worst,1.189999999999999946709294817992486059665679931640625
ir__drop__avg,0.0001700000000000000122124532708767219446599483489990234375
ir__drop__worst,0.0066499999999999996613819774893272551707923412322998046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
