{
  "module_name": "ia_css_irq.h",
  "hash_id": "929b01c62ad908e39a29fa826a2d403f3b3344f46b53645047831d741ec7c66a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/ia_css_irq.h",
  "human_readable_source": " \n \n\n#ifndef __IA_CSS_IRQ_H\n#define __IA_CSS_IRQ_H\n\n \n\n#include \"ia_css_err.h\"\n#include \"ia_css_pipe_public.h\"\n#include \"ia_css_input_port.h\"\n#include <linux/bits.h>\n\n \nenum ia_css_irq_type {\n\tIA_CSS_IRQ_TYPE_EDGE,   \n\tIA_CSS_IRQ_TYPE_PULSE   \n};\n\n \nenum ia_css_irq_info {\n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_ERROR            = BIT(0),\n\t \n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_FIFO_OVERFLOW    = BIT(1),\n\t \n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_SOF              = BIT(2),\n\t \n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_EOF              = BIT(3),\n\t \n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_SOL              = BIT(4),\n\t \n\tIA_CSS_IRQ_INFO_EVENTS_READY                  = BIT(5),\n\t \n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_EOL              = BIT(6),\n\t \n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_SIDEBAND_CHANGED = BIT(7),\n\t \n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_GEN_SHORT_0      = BIT(8),\n\t \n\tIA_CSS_IRQ_INFO_CSS_RECEIVER_GEN_SHORT_1      = BIT(9),\n\t \n\tIA_CSS_IRQ_INFO_IF_PRIM_ERROR                 = BIT(10),\n\t \n\tIA_CSS_IRQ_INFO_IF_PRIM_B_ERROR               = BIT(11),\n\t \n\tIA_CSS_IRQ_INFO_IF_SEC_ERROR                  = BIT(12),\n\t \n\tIA_CSS_IRQ_INFO_STREAM_TO_MEM_ERROR           = BIT(13),\n\t \n\tIA_CSS_IRQ_INFO_SW_0                          = BIT(14),\n\t \n\tIA_CSS_IRQ_INFO_SW_1                          = BIT(15),\n\t \n\tIA_CSS_IRQ_INFO_SW_2                          = BIT(16),\n\t \n\tIA_CSS_IRQ_INFO_ISP_BINARY_STATISTICS_READY   = BIT(17),\n\t \n\tIA_CSS_IRQ_INFO_INPUT_SYSTEM_ERROR            = BIT(18),\n\t \n\tIA_CSS_IRQ_INFO_IF_ERROR                      = BIT(19),\n\t \n\tIA_CSS_IRQ_INFO_DMA_ERROR                     = BIT(20),\n\t \n\tIA_CSS_IRQ_INFO_ISYS_EVENTS_READY             = BIT(21),\n\t \n};\n\n \nenum ia_css_rx_irq_info {\n\tIA_CSS_RX_IRQ_INFO_BUFFER_OVERRUN   = BIT(0),   \n\tIA_CSS_RX_IRQ_INFO_ENTER_SLEEP_MODE = BIT(1),   \n\tIA_CSS_RX_IRQ_INFO_EXIT_SLEEP_MODE  = BIT(2),   \n\tIA_CSS_RX_IRQ_INFO_ECC_CORRECTED    = BIT(3),   \n\tIA_CSS_RX_IRQ_INFO_ERR_SOT          = BIT(4),\n\t \n\tIA_CSS_RX_IRQ_INFO_ERR_SOT_SYNC     = BIT(5),   \n\tIA_CSS_RX_IRQ_INFO_ERR_CONTROL      = BIT(6),   \n\tIA_CSS_RX_IRQ_INFO_ERR_ECC_DOUBLE   = BIT(7),   \n\tIA_CSS_RX_IRQ_INFO_ERR_CRC          = BIT(8),   \n\tIA_CSS_RX_IRQ_INFO_ERR_UNKNOWN_ID   = BIT(9),   \n\tIA_CSS_RX_IRQ_INFO_ERR_FRAME_SYNC   = BIT(10),  \n\tIA_CSS_RX_IRQ_INFO_ERR_FRAME_DATA   = BIT(11),  \n\tIA_CSS_RX_IRQ_INFO_ERR_DATA_TIMEOUT = BIT(12),  \n\tIA_CSS_RX_IRQ_INFO_ERR_UNKNOWN_ESC  = BIT(13),  \n\tIA_CSS_RX_IRQ_INFO_ERR_LINE_SYNC    = BIT(14),  \n\tIA_CSS_RX_IRQ_INFO_INIT_TIMEOUT     = BIT(15),\n};\n\n \nstruct ia_css_irq {\n\tenum ia_css_irq_info type;  \n\tunsigned int sw_irq_0_val;  \n\tunsigned int sw_irq_1_val;  \n\tunsigned int sw_irq_2_val;  \n\tstruct ia_css_pipe *pipe;\n\t \n};\n\n \nint\nia_css_irq_translate(unsigned int *info);\n\n \nvoid\nia_css_rx_get_irq_info(unsigned int *irq_bits);\n\n \nvoid\nia_css_rx_port_get_irq_info(enum mipi_port_id port, unsigned int *irq_bits);\n\n \nvoid\nia_css_rx_clear_irq_info(unsigned int irq_bits);\n\n \nvoid\nia_css_rx_port_clear_irq_info(enum mipi_port_id port, unsigned int irq_bits);\n\n \nint\nia_css_irq_enable(enum ia_css_irq_info type, bool enable);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}