<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RCA_8Bits.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rca_8bits_TestBench.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rca_8bits_TestBench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rca_8bits_TestBench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rca_8bits_TestBench.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rca_8bits_TestBench.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rca_8bits_TestBench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rca_8bits_TestBench.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rca_8bits_TestBench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rca_8bits_TestBench.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rca_8bits_TestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rca_8bits_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rca_8bits_TestBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rca_8bits_TestBench_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rca_8bits_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rca_8bits_TestBench_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rca_8bits_TestBench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1661449634" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1661449634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661450124" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1661450124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_addr.v"/>
      <outfile xil_pn:name="rca_8bits.v"/>
      <outfile xil_pn:name="rca_8bits_TestBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1661449637" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1661449637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661449637" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1661449637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661449637" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1661449637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661450138" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1661450138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_addr.v"/>
      <outfile xil_pn:name="rca_8bits.v"/>
      <outfile xil_pn:name="rca_8bits_TestBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1661450139" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1661450138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rca_8bits_TestBench_beh.prj"/>
      <outfile xil_pn:name="rca_8bits_TestBench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1661504376" xil_pn:in_ck="1272895061969817069" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2025353134188882404" xil_pn:start_ts="1661504376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rca_8bits_TestBench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1661504387" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1661504387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504387" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5994909026685573805" xil_pn:start_ts="1661504387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504387" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7473390860836268231" xil_pn:start_ts="1661504387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504387" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1661504387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504387" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4741474039678789067" xil_pn:start_ts="1661504387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504387" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1661504387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504387" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2655164899714432899" xil_pn:start_ts="1661504387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504395" xil_pn:in_ck="7372691293902081622" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3969589475894181546" xil_pn:start_ts="1661504387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rca_8bits_TestBench.lso"/>
      <outfile xil_pn:name="rca_8bits_TestBench.ngc"/>
      <outfile xil_pn:name="rca_8bits_TestBench.ngr"/>
      <outfile xil_pn:name="rca_8bits_TestBench.prj"/>
      <outfile xil_pn:name="rca_8bits_TestBench.stx"/>
      <outfile xil_pn:name="rca_8bits_TestBench.syr"/>
      <outfile xil_pn:name="rca_8bits_TestBench.xst"/>
      <outfile xil_pn:name="rca_8bits_TestBench_beh.prj"/>
      <outfile xil_pn:name="rca_8bits_TestBench_stx_beh.prj"/>
      <outfile xil_pn:name="rca_8bits_TestBench_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1661504395" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5578509776976152224" xil_pn:start_ts="1661504395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661660362" xil_pn:in_ck="6492482306126565156" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9080411340313883894" xil_pn:start_ts="1661660359">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="rca_8bits_TestBench.bld"/>
      <outfile xil_pn:name="rca_8bits_TestBench_ngdbuild.xrpt"/>
    </transform>
  </transforms>

</generated_project>
