INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/SerialTx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SerialTx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/UARTSPITap.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UARTSPITap'
WARNING: [VRFC 10-3093] actual for formal port 'probe0' is neither a static name nor a globally static expression [/home/gwrw/fir1/fir1.srcs/sources_1/new/UARTSPITap.vhd:114]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/TestUARTSPITapBasys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestUARTSPITapBasys3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/UARTSPIBridge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UARTSPIBridge'
WARNING: [VRFC 10-3093] actual for formal port 'probe0' is neither a static name nor a globally static expression [/home/gwrw/fir1/fir1.srcs/sources_1/new/UARTSPIBridge.vhd:114]
WARNING: [VRFC 10-3093] actual for formal port 'probe1' is neither a static name nor a globally static expression [/home/gwrw/fir1/fir1.srcs/sources_1/new/UARTSPIBridge.vhd:115]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/TestUARTSPIBridgeBasys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestUARTSPIBridgeBasys3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sim_1/new/TxRx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TxRx_tb'
