Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Jul 12 14:35:47 2017
| Host         : TELOPS212 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/blackbirdD/fir_00251_proc_325_blackbirdD_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_blackbirdD
| Device       : 7k325tfbg676-1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                       Instance                      |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_blackbirdD                           |                                                                           (top) |      94035 |      85875 |    2344 | 5816 | 154273 |    332 |    112 |          168 |
|   (fir_00251_proc_blackbirdD)                       |                                                                           (top) |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                               |                                                              fir_00251_proc_acq |      88288 |      80165 |    2308 | 5815 | 145315 |    330 |    107 |          164 |
|     (ACQ)                                           |                                                              fir_00251_proc_acq |         55 |         55 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                              |                                                                      bd_wrapper |      29607 |      26209 |    2296 | 1102 |  28519 |     56 |     27 |            5 |
|       core_wrapper_i                                |                                                                    core_wrapper |      29607 |      26209 |    2296 | 1102 |  28519 |     56 |     27 |            5 |
|         (core_wrapper_i)                            |                                                                    core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                      |                                                                            core |      29607 |      26209 |    2296 | 1102 |  28519 |     56 |     27 |            5 |
|           (core_i)                                  |                                                                            core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                       |                                                                      core_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                       |                                                                  MCU_imp_N4RJ0G |       2964 |       2656 |     128 |  180 |   2852 |     26 |      0 |            5 |
|           MIG_Calibration                           |                                                     MIG_Calibration_imp_150VYJW |      14144 |      12213 |    1368 |  563 |  13787 |     30 |     27 |            0 |
|           MIG_Code                                  |                                                             MIG_Code_imp_7OFRL4 |       7655 |       6619 |     784 |  252 |   7636 |      0 |      0 |            0 |
|           axi_gpio_0                                |                                                               core_axi_gpio_0_0 |         32 |         32 |       0 |    0 |     41 |      0 |      0 |            0 |
|           axi_gps_uart                              |                                                             core_axi_gps_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_ndf_uart                              |                                                             core_axi_ndf_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_peripheral                            |                                                       axi_peripheral_imp_F8WIQG |       1066 |       1066 |       0 |    0 |    401 |      0 |      0 |            0 |
|           axi_quad_spi_0                            |                                                           core_axi_quad_spi_0_0 |        368 |        350 |      16 |    2 |    568 |      0 |      0 |            0 |
|           axi_timer_0                               |                                                              core_axi_timer_0_0 |        282 |        282 |       0 |    0 |    216 |      0 |      0 |            0 |
|           axi_usb_uart                              |                                                             core_axi_usb_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clink_uart                                |                                                               core_clink_uart_0 |        338 |        325 |       0 |   13 |    300 |      0 |      0 |            0 |
|           clk_wiz_0                                 |                                                                core_clk_wiz_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           clk_wiz_1                                 |                                                                core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                          |                                                         core_fpga_output_uart_0 |        337 |        324 |       0 |   13 |    300 |      0 |      0 |            0 |
|           fw_uart                                   |                                                                  core_fw_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           intr_concact                              |                                                             core_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                  |                                                                 core_oem_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           pleora_uart                               |                                                              core_pleora_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           power_management                          |                                                         core_power_management_0 |        107 |        107 |       0 |    0 |    199 |      0 |      0 |            0 |
|           proc_sys_reset_1                          |                                                         core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     31 |      0 |      0 |            0 |
|           xadc_wiz_1                                |                                                               core_xadc_wiz_1_0 |        277 |        277 |       0 |    0 |    364 |      0 |      0 |            0 |
|     BUF_MNG                                         |                                                                       Buffering |       2348 |       2348 |       0 |    0 |   4108 |      4 |      1 |           13 |
|       (BUF_MNG)                                     |                                                                       Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                      |                                                                  Buffering_Ctrl |         51 |         51 |       0 |    0 |   1004 |      0 |      0 |            0 |
|         (BUF_CTRL)                                  |                                                                  Buffering_Ctrl |         51 |         51 |       0 |    0 |    370 |      0 |      0 |            0 |
|         U0A                                         |                                                                 sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                         |                                                           double_sync_vector__3 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                         |                                              double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                         |                                                           double_sync_vector__4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                         |                                              double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                         |                                              double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                         |                                              double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                         |                                             double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                         |                                             double_sync_vector__parameterized12 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                         |                                                              double_sync_vector |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                         |                                             double_sync_vector__parameterized15 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                         |                                             double_sync_vector__parameterized17 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                         |                                             double_sync_vector__parameterized19 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                         |                                             double_sync_vector__parameterized21 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                         |                                             double_sync_vector__parameterized23 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                         |                                             double_sync_vector__parameterized25 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2O                                         |                                             double_sync_vector__parameterized27 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                         |                                                                 double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                         |                                                                 double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                         |                                                                 double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                         |                                                                 double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                           |                                                                   BUFFERING_FSM |        978 |        978 |       0 |    0 |    796 |      0 |      0 |           13 |
|         (FSM)                                       |                                                                   BUFFERING_FSM |        978 |        978 |       0 |    0 |    792 |      0 |      0 |           13 |
|         WL_sync                                     |                                                                 double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                             |                                                                 sync_reset__183 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                            |                                                                  axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                               ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                      |                                         ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                           |                                                             moi_source_selector |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|         (U10)                                       |                                                             moi_source_selector |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                                 double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                           |                                                              axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U11)                                       |                                                              axil32_to_native96 |         39 |         39 |       0 |    0 |     50 |      0 |      0 |            0 |
|         sync_reset_inst                             |                                                                 sync_reset__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                           |                                                                axis64_hole_sync |        111 |        111 |       0 |    0 |    213 |      0 |      0 |            0 |
|         (U16)                                       |                                                                axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                                      axis64_reg |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (U2)                                      |                                                                      axis64_reg |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__177 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0               |                                                           axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)           |                                                           axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                                axis64_sw_2_1__1 |        357 |        357 |       0 |    0 |    578 |      0 |      0 |            0 |
|         (U2)                                        |                                                                axis64_sw_2_1__1 |         62 |         62 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0               |                                                        axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)           |                                                        axis64_img_boundaries__5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1               |                                                        axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)           |                                                        axis64_img_boundaries__4 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                  |                                                                   axis64_reg__9 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S0)                              |                                                                   axis64_reg__9 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                  |                                                                   axis64_reg__8 |         79 |         79 |       0 |    0 |    153 |      0 |      0 |            0 |
|           (reg_gen.S1)                              |                                                                   axis64_reg__8 |         79 |         79 |       0 |    0 |    151 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__191 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                               |                                                                   axis64_reg__7 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S_out)                           |                                                                   axis64_reg__7 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                           |                                                               axis64_tid_gen__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                       |                                                               axis64_tid_gen__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                           |                                                             axis16_merge_axis64 |         32 |         32 |       0 |    0 |    105 |      0 |      0 |            0 |
|         U1                                          |                                                          ip_axis16_merge_axis64 |         32 |         32 |       0 |    0 |    105 |      0 |      0 |            0 |
|           (U1)                                      |                                                          ip_axis16_merge_axis64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                      |       ip_axis16_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         32 |         32 |       0 |    0 |    105 |      0 |      0 |            0 |
|       U22                                           |                                                                  axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                       |                                                                  axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                                   axis64_sw_2_1 |        384 |        384 |       0 |    0 |    632 |      0 |      0 |            0 |
|         (U3)                                        |                                                                   axis64_sw_2_1 |         62 |         62 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__179 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0               |                                                        axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)           |                                                        axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1               |                                                        axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)           |                                                        axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                  |                                                                   axis64_reg__4 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S0)                              |                                                                   axis64_reg__4 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                  |                                                                   axis64_reg__5 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S1)                              |                                                                   axis64_reg__5 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                               |                                                                   axis64_reg__6 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S_out)                           |                                                                   axis64_reg__6 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                                buffer_table_ram |          2 |          2 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                          |                                             buffer_table_ram_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                          |                                       buffer_table_ram_blk_mem_gen_v8_3_4_synth |          2 |          2 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                            |                                                                   axis64_sw_1_2 |        324 |        324 |       0 |    0 |    628 |      0 |      0 |            0 |
|         (U5)                                        |                                                                   axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0               |                                                        axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)           |                                                        axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                      |                                                                   axis64_reg__2 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg.S0)                                  |                                                                   axis64_reg__2 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                      |                                                                   axis64_reg__3 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg.S1)                                  |                                                                   axis64_reg__3 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                    |                                                                   axis64_reg__1 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg.S_in)                                |                                                                   axis64_reg__1 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__184 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                            |                                                               shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                            |                                                            t_axi4_stream64_fifo |         51 |         51 |       0 |    0 |     75 |      1 |      1 |            0 |
|         (U8)                                        |                                                            t_axi4_stream64_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst   |                                                      t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |     74 |      1 |      1 |            0 |
|           U0                                        |                               t_axi4_stream64_sfifo_d128_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |     74 |      1 |      1 |            0 |
|       U9                                            |                                                                  axis64_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                        |                                                                  axis64_img_sof |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                      |                                                                           USART |        501 |        501 |       0 |    0 |    725 |      2 |      0 |            0 |
|       (BULK_USART)                                  |                                                                           USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                                        USART_TX |         23 |         23 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                           |                                                                      RX_COUNTER |         52 |         52 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                       |                                                                      RX_COUNTER |         51 |         51 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                         |                                                                  double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                            |                                                                  sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                           |                                                                      usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                        |                                                   usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                            |                                                                  usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                        |                                                                  usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                          |                                                                  sync_reset__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                                   USART_TO_AXIS |         55 |         55 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                        |                                                                   USART_TO_AXIS |         54 |         54 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                            |                                                                  sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                 t_axi4_stream32_fifo__xdcDup__1 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst    |                                                      t_axi4_stream32_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                        |                               t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U6                                            |                                                                   AXIS_TO_USART |        113 |        113 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                        |                                                                   AXIS_TO_USART |        112 |        112 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                            |                                                                  sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                            |                                                 t_axi4_stream32_fifo__xdcDup__2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         (U7)                                        |                                                 t_axi4_stream32_fifo__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst    |                                                  t_axi4_stream32_afifo_d512_HD3 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                        |                           t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_HD4 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U8                                            |                                                                        USART_RX |         21 |         21 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                        |                                                                        USART_RX |         20 |         20 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                            |                                                                  sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                            |                                                                      Usart_Ctrl |         47 |         47 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                        |                                                                      Usart_Ctrl |         34 |         34 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                         |                                                                  sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                         |                                                                  double_sync__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                         |                                                                  double_sync__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                         |                                                                  double_sync__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                         |                                             double_sync_vector__parameterized29 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                         |                                             double_sync_vector__parameterized31 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                         |                                                           double_sync_vector__1 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                         |                                             double_sync_vector__parameterized34 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                         |                                                                   gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                         |                                                                   gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                         |                                                                      gh_stretch |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                           |                                                                     calibration |      46122 |      41562 |       0 | 4560 |  96849 |    251 |     57 |          145 |
|       (CALIB)                                       |                                                                     calibration |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U10                                           |                                                                   axis32_sw_2_1 |         58 |         58 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U10)                                       |                                                                   axis32_sw_2_1 |         58 |         58 |       0 |    0 |     56 |      0 |      0 |            0 |
|         U1                                          |                                                                  sync_reset__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                           |                                                              axis32_auto_sw_1_2 |         14 |         14 |       0 |    0 |    157 |      0 |      0 |            0 |
|         (U11)                                       |                                                              axis32_auto_sw_1_2 |         13 |         13 |       0 |    0 |    155 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U12                                           |                                                              axis32_auto_sw_2_1 |         36 |         36 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U12)                                       |                                                              axis32_auto_sw_2_1 |         36 |         36 |       0 |    0 |     56 |      0 |      0 |            0 |
|         U1                                          |                                                                  sync_reset__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                           |                                            t_axi4_stream32_fifo__parameterized2 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                               t_axi4_stream32_sfifo_d1024_HD543 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           U0                                        |                        t_axi4_stream32_sfifo_d1024_fifo_generator_v13_1_2_HD544 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|       U15                                           |                                            t_axi4_stream32_fifo__parameterized4 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                               t_axi4_stream32_sfifo_d1024_HD581 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           U0                                        |                        t_axi4_stream32_sfifo_d1024_fifo_generator_v13_1_2_HD582 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|       U17                                           |                                                              calibration_common |       1521 |       1521 |       0 |    0 |   7207 |      0 |      1 |            1 |
|         (U17)                                       |                                                              calibration_common |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                      |                                                                    calib_config |        188 |        188 |       0 |    0 |   3590 |      0 |      0 |            0 |
|           (CONFIG)                                  |                                                                    calib_config |        182 |        182 |       0 |    0 |   3576 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                             |                                                      gh_stretch__parameterized3 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done                                 |                                                                  double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                 |                                                                  double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg                               |                                                                  double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                         |                                                                 calib_param_ram |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                        |                                              calib_param_ram_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                         |                                                                 calib_block_sel |        808 |        808 |       0 |    0 |   1848 |      0 |      0 |            0 |
|           (SEL)                                     |                                                                 calib_block_sel |        807 |        807 |       0 |    0 |   1846 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                         |                                                           calib_param_sequencer |        122 |        122 |       0 |    0 |   1025 |      0 |      0 |            0 |
|           (SEQ)                                     |                                                           calib_param_sequencer |        121 |        121 |       0 |    0 |   1023 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                             calib_fast_hder_gen |         96 |         96 |       0 |    0 |    240 |      0 |      0 |            0 |
|           (U1)                                      |                                                             calib_fast_hder_gen |         96 |         96 |       0 |    0 |    238 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                                 ddr_aoi_add_gen |        104 |        104 |       0 |    0 |    207 |      0 |      0 |            1 |
|           (U2)                                      |                                                                 ddr_aoi_add_gen |        104 |        104 |       0 |    0 |    205 |      0 |      0 |            1 |
|           U1                                        |                                                                 sync_reset__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                          |                                                           axis32_hder_extractor |         39 |         39 |       0 |    0 |     84 |      0 |      0 |            0 |
|           (U3)                                      |                                                           axis32_hder_extractor |         39 |         39 |       0 |    0 |     82 |      0 |      0 |            0 |
|           r0                                        |                                                                 sync_reset__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                         |                                                                calib_status_gen |        152 |        152 |       0 |    0 |    164 |      0 |      0 |            0 |
|           (U36)                                     |                                                                calib_status_gen |        152 |        152 |       0 |    0 |    162 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__164 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                         |                                                             axil32_to_native__6 |         10 |         10 |       0 |    0 |     49 |      0 |      0 |            0 |
|           (U47)                                     |                                                             axil32_to_native__6 |         10 |         10 |       0 |    0 |     47 |      0 |      0 |            0 |
|           sync_reset_inst                           |                                                                 sync_reset__163 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                           |                                                                             AEC |        488 |        488 |       0 |    0 |   1149 |      4 |      0 |            0 |
|         (U19)                                       |                                                                             AEC |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                          |                                                                        AEC_Ctrl |        111 |        111 |       0 |    0 |    539 |      0 |      0 |            0 |
|           (U2)                                      |                                                                        AEC_Ctrl |        110 |        110 |       0 |    0 |     95 |      0 |      0 |            0 |
|           U0A                                       |                                                                 sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                       |                                             double_sync_vector__parameterized36 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1C                                       |                                             double_sync_vector__parameterized38 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1D                                       |                                             double_sync_vector__parameterized40 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U1E                                       |                                             double_sync_vector__parameterized44 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1F                                       |                                             double_sync_vector__parameterized46 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1G                                       |                                             double_sync_vector__parameterized53 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1H                                       |                                             double_sync_vector__parameterized55 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1I                                       |                                             double_sync_vector__parameterized57 |          0 |          0 |       0 |    0 |     26 |      0 |      0 |            0 |
|           U1J                                       |                                                                  double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1K                                       |                                             double_sync_vector__parameterized59 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1L                                       |                                             double_sync_vector__parameterized48 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1M                                       |                                             double_sync_vector__parameterized50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1N                                       |                                             double_sync_vector__parameterized42 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1P                                       |                                                           double_sync_vector__2 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                          |                                                                      AEC_CUMSUM |        110 |        110 |       0 |    0 |    264 |      0 |      0 |            0 |
|           (U3)                                      |                                                                      AEC_CUMSUM |        110 |        110 |       0 |    0 |    262 |      0 |      0 |            0 |
|           sreset_data_gen                           |                                                                  sync_reset__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                          |                                                       histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                        |                               histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|       U2                                            |                                            t_axi4_stream64_fifo__parameterized1 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst     |                                                       t_axi4_stream64_afifo_d16 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|           U0                                        |                                t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|       U20                                           |                                            t_axi4_stream64_fifo__parameterized3 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst     |                                                 t_axi4_stream64_afifo_d16_HD660 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|           U0                                        |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_HD661 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|       U22                                           |                                                  axis32_merge_axis64__xdcDup__1 |         37 |         37 |       0 |    0 |    158 |      0 |      0 |            0 |
|         U1                                          |                                                          ip_axis32_merge_axis64 |         37 |         37 |       0 |    0 |    158 |      0 |      0 |            0 |
|           (U1)                                      |                                                          ip_axis32_merge_axis64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                      |       ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         37 |         37 |       0 |    0 |    158 |      0 |      0 |            0 |
|       U25                                           |                                                          badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                       |                                                          badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                          |                                                                 sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                           |                                                             badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                       |                                                             badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                          |                                                                 sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                           |                                                           axis64_hder_extractor |         31 |         31 |       0 |    0 |     70 |      0 |      0 |            0 |
|         (U27)                                       |                                                           axis64_hder_extractor |         31 |         31 |       0 |    0 |     68 |      0 |      0 |            0 |
|         r0                                          |                                                                  sync_reset__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                  axis32_merge_axis64__xdcDup__2 |         42 |         42 |       0 |    0 |    165 |      0 |      0 |            0 |
|         U1                                          |                                                    ip_axis32_merge_axis64_HD816 |         42 |         42 |       0 |    0 |    165 |      0 |      0 |            0 |
|           (U1)                                      |                                                    ip_axis32_merge_axis64_HD816 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                      | ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter_HD817 |         42 |         42 |       0 |    0 |    165 |      0 |      0 |            0 |
|       U7                                            |                                                                   axis32_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U7)                                        |                                                                   axis32_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                                  sync_reset__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                            |                                            t_axi4_stream64_fifo__parameterized5 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst     |                                                 t_axi4_stream64_afifo_d16_HD711 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|           U0                                        |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_HD712 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|       U9                                            |                                                              axis_64_to_32_wrap |         41 |         41 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                          |                                                                   axis_64_to_32 |         41 |         41 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U1)                                      |                                                                   axis_64_to_32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                      |                axis_64_to_32_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         41 |         41 |       0 |    0 |    160 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_0                            |                                                     calibration_core__xdcDup__1 |      21772 |      19450 |       0 | 2322 |  43761 |    121 |     27 |           72 |
|         (gen_cal_2ch.CORE_0)                        |                                                     calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                          |                                                                  FCC__xdcDup__1 |        940 |        811 |       0 |  129 |   2076 |      3 |      3 |            6 |
|           (U1)                                      |                                                                  FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                       fp32_axis_mult__xdcDup__1 |        176 |        137 |       0 |   39 |    387 |      0 |      0 |            2 |
|           U14                                       |                                                     param_fifo_block__xdcDup__1 |         78 |         78 |       0 |    0 |    224 |      1 |      1 |            0 |
|           U2                                        |                                                       fp32_axis_mult__xdcDup__2 |        176 |        137 |       0 |   39 |    387 |      0 |      0 |            2 |
|           U3                                        |                                                       fp32_axis_mult__xdcDup__3 |        158 |        128 |       0 |   30 |    351 |      0 |      0 |            2 |
|           U4                                        |                                 t_axi4_stream32_fifo__parameterized8__xdcDup__1 |         44 |         44 |       0 |    0 |    107 |      1 |      0 |            0 |
|           U5                                        |                                                           native_to_axis32__110 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                        |                                     param_fifo_block__parameterized1__xdcDup__1 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           U7                                        |                                                      axis_fi32tofp32__xdcDup__1 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|         U10                                         |                                                                  axis32_hole__5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                         |                                                                  axis32_hole__6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                         |                                      axis_fi32tofp32__parameterized1__xdcDup__1 |        175 |        146 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis_fi32tofp32_HD8374 |        175 |        146 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                         |                                                                ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                     |                                                                ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                           ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                        |                                                           native_to_axis32__102 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                        |                                                           native_to_axis32__103 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                        |                                                           native_to_axis32__104 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                        |                                                           native_to_axis32__105 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                        |                                                           native_to_axis32__106 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                        |                                                           native_to_axis32__107 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                        |                                                                 native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                         |                                                      axis_fi32tofp32__xdcDup__2 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis_fi32tofp32_HD8439 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|         U15                                         |                                                 t_axi4_stream16_fifo__xdcDup__1 |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|           (U15)                                     |                                                 t_axi4_stream16_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst   |                                                t_axi4_stream16_sfifo_d16_HD8505 |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|         U16                                         |                                     param_fifo_block__parameterized3__xdcDup__1 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           (U16)                                     |                                     param_fifo_block__parameterized3__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                           native_to_axis32__101 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                        |                                t_axi4_stream32_fifo__parameterized12__xdcDup__1 |         61 |         61 |       0 |    0 |    119 |      1 |      1 |            0 |
|           param_fifo                                |                                                       fwft_sfifo_w32_d16_HD4882 |         31 |         31 |       0 |    0 |     84 |      0 |      1 |            0 |
|         U17                                         |                                                      axis16_reg_wrap__xdcDup__1 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U17)                                     |                                                      axis16_reg_wrap__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                            ip_axis16_reg_HD8543 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|         U18                                         |                                                      axis16_reg_wrap__xdcDup__2 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U18)                                     |                                                      axis16_reg_wrap__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                            ip_axis16_reg_HD8546 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|         U19                                         |                                                  t_axi4_stream8_fifo__xdcDup__1 |         68 |         68 |       0 |    0 |     91 |      0 |      1 |            0 |
|           (U19)                                     |                                                  t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst  |                                               t_axi4_stream8_sfifo_d2048_HD8550 |         67 |         67 |       0 |    0 |     91 |      0 |      1 |            0 |
|         U2                                          |                                                                  FSU__xdcDup__1 |       3655 |       3206 |       0 |  449 |   7442 |     10 |      7 |           14 |
|           U1                                        |                                                   fp32_axis_subtract__xdcDup__1 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U10                                       |                                t_axi4_stream32_fifo__parameterized14__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U11                                       |                                                     param_fifo_block__xdcDup__2 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U12                                       |                                                     param_fifo_block__xdcDup__3 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U13                                       |                                     param_fifo_block__parameterized7__xdcDup__1 |         96 |         96 |       0 |    0 |    248 |      1 |      2 |            0 |
|           U14                                       |                                                        fp32_axis_add__xdcDup__1 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U15                                       |                                      axis_fi32tofp32__parameterized4__xdcDup__1 |        165 |        137 |       0 |   28 |    275 |      0 |      0 |            0 |
|           U16                                       |                                      axis_fi32tofp32__parameterized6__xdcDup__1 |        216 |        188 |       0 |   28 |    361 |      0 |      0 |            0 |
|           U18                                       |                                                        fp32_axis_add__xdcDup__2 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U19                                       |                                                       fp32_axis_mult__xdcDup__4 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U2                                        |                                t_axi4_stream32_fifo__parameterized18__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U22                                       |                                                       fp32_axis_mult__xdcDup__5 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U24                                       |                                                       fp32_axis_mult__xdcDup__6 |        169 |        132 |       0 |   37 |    383 |      0 |      0 |            2 |
|           U25                                       |                                      axis_fi32tofp32__parameterized8__xdcDup__1 |        166 |        138 |       0 |   28 |    283 |      0 |      0 |            0 |
|           U3                                        |                                                     fp32_axis_divide__xdcDup__1 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           U4                                        |                                                       fp32_axis_mult__xdcDup__7 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U5                                        |                                t_axi4_stream32_fifo__parameterized20__xdcDup__1 |         54 |         54 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U6                                        |                                                     param_fifo_block__xdcDup__4 |         78 |         78 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U7                                        |                                    param_fifo_block__parameterized10__xdcDup__1 |         96 |         96 |       0 |    0 |    248 |      1 |      2 |            0 |
|           U8                                        |                                t_axi4_stream32_fifo__parameterized24__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U9                                        |                                t_axi4_stream32_fifo__parameterized26__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|         U20                                         |                                                                  pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                     |                                                                  pixel_bpr_flag |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                        |                                                                  axis_sync_flow |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                         |                                                      axis_fp32tofi32__xdcDup__1 |        200 |        193 |       0 |    7 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                         |                                                 axis_fp32tofi32round__xdcDup__1 |        200 |        193 |       0 |    7 |    319 |      0 |      0 |            0 |
|         U23                                         |                                                               axis_fi32tou16__4 |         31 |         31 |       0 |    0 |     50 |      0 |      0 |            0 |
|           (U23)                                     |                                                               axis_fi32tou16__4 |         31 |         31 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                         |                                                                  pixel_bad_repl |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U24)                                     |                                                                  pixel_bad_repl |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                        |                                                                  sync_reset__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                         |                                                                     axis32_hole |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                         |                                                       axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis32_fanout2_HD16507 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                         |                                                                   axis32_sw_3_1 |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           (U28)                                     |                                                                   axis32_sw_3_1 |         45 |         45 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                         |                                                      axis_fp32tofi32__xdcDup__2 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                         |                                                 axis_fp32tofi32round__xdcDup__2 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|         U3                                          |                                                                  NLC__xdcDup__1 |       7595 |       6778 |       0 |  817 |  15373 |     47 |      7 |           28 |
|           (U3)                                      |                                                                  NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                |                                                     param_fifo_block__xdcDup__5 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           POW2_M_EXP                                |                                                     param_fifo_block__xdcDup__6 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           RANGE_OFF                                 |                                    param_fifo_block__parameterized14__xdcDup__1 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           U1                                        |                                                   fp32_axis_subtract__xdcDup__2 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U10                                       |                                                       fp32_axis_mult__xdcDup__8 |        169 |        132 |       0 |   37 |    383 |      0 |      0 |            2 |
|           U11                                       |                                t_axi4_stream32_fifo__parameterized30__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U12                                       |                                t_axi4_stream32_fifo__parameterized32__xdcDup__1 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U13                                       |                                t_axi4_stream32_fifo__parameterized34__xdcDup__1 |         54 |         54 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U14                                       |                                                     param_fifo_block__xdcDup__7 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U15                                       |                                                     axis_lut_a32_d32__xdcDup__1 |       3260 |       2988 |       0 |  272 |   6630 |     33 |      1 |           10 |
|           U16                                       |                                                       axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                       |                                     axis_fi32tofp32__parameterized16__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                       |                                     axis_fi32tofp32__parameterized18__xdcDup__1 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                        |                                                        fp32_axis_add__xdcDup__4 |        254 |        227 |       0 |   27 |    497 |      0 |      0 |            2 |
|           U23                                       |                                                      fp32_axis_mult__xdcDup__11 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U26                                       |                                                      fp32_axis_mult__xdcDup__12 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U27                                       |                                                      fp32_axis_mult__xdcDup__13 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U3                                        |                                                     fp32_axis_divide__xdcDup__2 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           U4                                        |                                t_axi4_stream32_fifo__parameterized72__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U5                                        |                                                       axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                        |                                                   fp32_axis_subtract__xdcDup__5 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U7                                        |                                                        fp32_axis_add__xdcDup__5 |        273 |        236 |       0 |   37 |    545 |      0 |      0 |            2 |
|           U8                                        |                                                      fp32_axis_mult__xdcDup__14 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U9                                        |                                t_axi4_stream32_fifo__parameterized74__xdcDup__1 |         54 |         54 |       0 |    0 |     84 |      1 |      0 |            0 |
|           Xi_fifo                                   |                                t_axi4_stream32_fifo__parameterized76__xdcDup__1 |         52 |         52 |       0 |    0 |    111 |      1 |      0 |            0 |
|           data_fifo                                 |                                t_axi4_stream32_fifo__parameterized78__xdcDup__1 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                          |                                     axis_fi32tofp32__parameterized20__xdcDup__1 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                           |                                                     param_fifo_block__xdcDup__8 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           range_fixtofp32                           |                                     axis_fi32tofp32__parameterized22__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                         |                                                                  axis_fi32tou16 |         31 |         31 |       0 |    0 |     50 |      0 |      0 |            0 |
|           (U30)                                     |                                                                  axis_fi32tou16 |         31 |         31 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                         |                                                      fp32_axis_mult__xdcDup__15 |        166 |        133 |       0 |   33 |    370 |      0 |      0 |            2 |
|           (U34)                                     |                                                      fp32_axis_mult__xdcDup__15 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                        |                                                        ip_fp32_axis_mult_HD3866 |        166 |        133 |       0 |   33 |    367 |      0 |      0 |            2 |
|         U35                                         |                                                                native_to_axis32 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                     |                                                                native_to_axis32 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                        |                                                                  sync_reset__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                         |                                                           pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                     |                                                           pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                        |                                                              axis_sync_flow__14 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                          |                                                                  RQC__xdcDup__1 |       5745 |       5136 |       0 |  609 |  11583 |     55 |      3 |           20 |
|           (U4)                                      |                                                                  RQC__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                     param_fifo_block__xdcDup__9 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U10                                       |                                    param_fifo_block__parameterized19__xdcDup__1 |         96 |         96 |       0 |    0 |    209 |      1 |      1 |            0 |
|           U11                                       |                                t_axi4_stream32_fifo__parameterized82__xdcDup__1 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|           U13                                       |                                t_axi4_stream32_fifo__parameterized84__xdcDup__1 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|           U14                                       |                                                    param_fifo_block__xdcDup__10 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U15                                       |                                     axis_lut_a32_d32__parameterized1__xdcDup__1 |       3336 |       3063 |       0 |  273 |   6644 |     48 |      0 |           10 |
|           U16                                       |                                                      axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                       |                                     axis_fi32tofp32__parameterized26__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                       |                                     axis_fi32tofp32__parameterized28__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                        |                                                     fp32_axis_sqroot__xdcDup__1 |        538 |        453 |       0 |   85 |    963 |      0 |      0 |            0 |
|           U3                                        |                                                      fp32_axis_mult__xdcDup__18 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U4                                        |                                t_axi4_stream32_fifo__parameterized98__xdcDup__1 |         53 |         53 |       0 |    0 |    119 |      1 |      0 |            0 |
|           U5                                        |                                                      axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                        |                                                   fp32_axis_subtract__xdcDup__8 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U7                                        |                                                      fp32_axis_mult__xdcDup__19 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U8                                        |                                                        fp32_axis_add__xdcDup__7 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U9                                        |                                                      fp32_axis_mult__xdcDup__20 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           Xi_fifo                                   |                               t_axi4_stream32_fifo__parameterized100__xdcDup__1 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|         U40                                         |                                                           pixel_saturation_repl |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                     |                                                           pixel_saturation_repl |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                         |                                                              video_data_handler |         26 |         26 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                        |                                                               pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U2                                        |                                                            video_ehdri_selector |         10 |         10 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U3                                        |                                                                    video_freeze |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4                                        |                                                       video_fwposition_selector |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U45                                         |                                                      axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                         |                                                 axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                         |                                                         param16_fifo__xdcDup__1 |         78 |         78 |       0 |    0 |    207 |      1 |      1 |            0 |
|           blk_param_fifo0                           |                                                    param_fifo_block__xdcDup__11 |         78 |         78 |       0 |    0 |    207 |      1 |      1 |            0 |
|         U49                                         |                               t_axi4_stream32_fifo__parameterized102__xdcDup__1 |         43 |         43 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst   |                                                t_axi4_stream32_sfifo_d64_HD6130 |         43 |         43 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                          |                                                                  CFF__xdcDup__1 |       1369 |       1245 |       0 |  124 |   2684 |      3 |      2 |            2 |
|           (U5)                                      |                                                                  CFF__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                    param_fifo_block__parameterized23__xdcDup__1 |         88 |         88 |       0 |    0 |    232 |      1 |      1 |            0 |
|           U14                                       |                                                    param_fifo_block__xdcDup__12 |         79 |         79 |       0 |    0 |    224 |      1 |      1 |            0 |
|           U4                                        |                               t_axi4_stream32_fifo__parameterized106__xdcDup__1 |         38 |         38 |       0 |    0 |     99 |      1 |      0 |            0 |
|           U6                                        |                                                   fp32_axis_subtract__xdcDup__9 |        271 |        236 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U9                                        |                                                     fp32_axis_divide__xdcDup__3 |        892 |        803 |       0 |   89 |   1600 |      0 |      0 |            0 |
|         U55                                         |                                                                  gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                          |                                                      axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                      |                                                      axis32_fanout2__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis32_fanout2_HD16510 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                          |                                                      axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                      |                                                      axis32_fanout2__xdcDup__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis32_fanout2_HD16513 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                          |                                                     fp32_axis_divide__xdcDup__4 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           (U9)                                      |                                                     fp32_axis_divide__xdcDup__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                        |                                                     ip_fp32_axis_divide_HD15322 |        901 |        804 |       0 |   97 |   1611 |      0 |      0 |            0 |
|         data_fifo                                   |                               t_axi4_stream32_fifo__parameterized108__xdcDup__1 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst   |                                                t_axi4_stream32_sfifo_d64_HD6162 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|       gen_cal_2ch.CORE_1                            |                                                                calibration_core |      21451 |      19211 |       0 | 2240 |  43246 |    121 |     24 |           72 |
|         (gen_cal_2ch.CORE_1)                        |                                                                calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                          |                                                                             FCC |        926 |        801 |       0 |  125 |   2032 |      3 |      2 |            6 |
|           (U1)                                      |                                                                             FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                      fp32_axis_mult__xdcDup__21 |        169 |        131 |       0 |   38 |    367 |      0 |      0 |            2 |
|           U14                                       |                                                    param_fifo_block__xdcDup__13 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U2                                        |                                                      fp32_axis_mult__xdcDup__22 |        168 |        131 |       0 |   37 |    367 |      0 |      0 |            2 |
|           U3                                        |                                                      fp32_axis_mult__xdcDup__23 |        157 |        128 |       0 |   29 |    351 |      0 |      0 |            2 |
|           U4                                        |                                            t_axi4_stream32_fifo__parameterized8 |         44 |         44 |       0 |    0 |    107 |      1 |      0 |            0 |
|           U5                                        |                                                            native_to_axis32__67 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                        |                                                param_fifo_block__parameterized1 |         96 |         96 |       0 |    0 |    237 |      1 |      1 |            0 |
|           U7                                        |                                                      axis_fi32tofp32__xdcDup__3 |        210 |        189 |       0 |   21 |    345 |      0 |      0 |            0 |
|         U10                                         |                                                                  axis32_hole__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                         |                                                                  axis32_hole__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                         |                                                 axis_fi32tofp32__parameterized1 |        175 |        146 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis_fi32tofp32_HD7269 |        175 |        146 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                         |                                                             ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                     |                                                             ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                        ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                        |                                                            native_to_axis32__59 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                        |                                                            native_to_axis32__60 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                        |                                                            native_to_axis32__61 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                        |                                                            native_to_axis32__62 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                        |                                                            native_to_axis32__63 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                        |                                                            native_to_axis32__64 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                        |                                                              native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                         |                                                                 axis_fi32tofp32 |        207 |        188 |       0 |   19 |    341 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis_fi32tofp32_HD7204 |        207 |        188 |       0 |   19 |    341 |      0 |      0 |            0 |
|         U15                                         |                                                            t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|           (U15)                                     |                                                            t_axi4_stream16_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst   |                                                       t_axi4_stream16_sfifo_d16 |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|         U16                                         |                                                param_fifo_block__parameterized3 |         96 |         96 |       0 |    0 |    237 |      1 |      1 |            0 |
|           (U16)                                     |                                                param_fifo_block__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                            native_to_axis32__58 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U4                                        |                                           t_axi4_stream32_fifo__parameterized12 |         61 |         61 |       0 |    0 |    118 |      1 |      0 |            0 |
|           param_fifo                                |                                                       fwft_sfifo_w32_d16_HD4407 |         31 |         31 |       0 |    0 |     84 |      0 |      1 |            0 |
|         U17                                         |                                                      axis16_reg_wrap__xdcDup__3 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U17)                                     |                                                      axis16_reg_wrap__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                            ip_axis16_reg_HD8540 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|         U18                                         |                                                                 axis16_reg_wrap |         20 |         20 |       0 |    0 |     53 |      0 |      0 |            0 |
|           (U18)                                     |                                                                 axis16_reg_wrap |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                                   ip_axis16_reg |         20 |         20 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U19                                         |                                                             t_axi4_stream8_fifo |         68 |         68 |       0 |    0 |     91 |      0 |      1 |            0 |
|           (U19)                                     |                                                             t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst  |                                                      t_axi4_stream8_sfifo_d2048 |         67 |         67 |       0 |    0 |     91 |      0 |      1 |            0 |
|         U2                                          |                                                                             FSU |       3606 |       3178 |       0 |  428 |   7340 |     10 |      7 |           14 |
|           U1                                        |                                                  fp32_axis_subtract__xdcDup__10 |        266 |        232 |       0 |   34 |    529 |      0 |      0 |            2 |
|           U10                                       |                                           t_axi4_stream32_fifo__parameterized14 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U11                                       |                                                    param_fifo_block__xdcDup__14 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U12                                       |                                                    param_fifo_block__xdcDup__15 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U13                                       |                                                param_fifo_block__parameterized7 |         96 |         96 |       0 |    0 |    247 |      1 |      2 |            0 |
|           U14                                       |                                                        fp32_axis_add__xdcDup__8 |        266 |        231 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U15                                       |                                                 axis_fi32tofp32__parameterized4 |        165 |        137 |       0 |   28 |    275 |      0 |      0 |            0 |
|           U16                                       |                                                 axis_fi32tofp32__parameterized6 |        217 |        188 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                       |                                                        fp32_axis_add__xdcDup__9 |        266 |        231 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U19                                       |                                                      fp32_axis_mult__xdcDup__24 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U2                                        |                                           t_axi4_stream32_fifo__parameterized18 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U22                                       |                                                      fp32_axis_mult__xdcDup__25 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U24                                       |                                                      fp32_axis_mult__xdcDup__26 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U25                                       |                                                 axis_fi32tofp32__parameterized8 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                        |                                                     fp32_axis_divide__xdcDup__5 |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|           U4                                        |                                                      fp32_axis_mult__xdcDup__27 |        169 |        132 |       0 |   37 |    383 |      0 |      0 |            2 |
|           U5                                        |                                           t_axi4_stream32_fifo__parameterized20 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U6                                        |                                                    param_fifo_block__xdcDup__16 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U7                                        |                                               param_fifo_block__parameterized10 |         96 |         96 |       0 |    0 |    247 |      1 |      2 |            0 |
|           U8                                        |                                           t_axi4_stream32_fifo__parameterized24 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U9                                        |                                           t_axi4_stream32_fifo__parameterized26 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|         U20                                         |                                                               pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                     |                                                               pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                        |                                                                  sync_reset__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                        |                                                              axis_sync_flow__10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                         |                                                      axis_fp32tofi32__xdcDup__4 |        202 |        193 |       0 |    9 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                         |                                                 axis_fp32tofi32round__xdcDup__8 |        202 |        193 |       0 |    9 |    319 |      0 |      0 |            0 |
|         U23                                         |                                                               axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U23)                                     |                                                               axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                        |                                                                  sync_reset__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                         |                                                               pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U24)                                     |                                                               pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                        |                                                                  sync_reset__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                         |                                                                  axis32_hole__4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                         |                                                      axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis32_fanout2_HD16465 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                         |                                                                axis32_sw_3_1__2 |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           (U28)                                     |                                                                axis32_sw_3_1__2 |         45 |         45 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U1                                        |                                                                  sync_reset__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                         |                                                      axis_fp32tofi32__xdcDup__5 |        202 |        193 |       0 |    9 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                         |                                                 axis_fp32tofi32round__xdcDup__9 |        202 |        193 |       0 |    9 |    319 |      0 |      0 |            0 |
|         U3                                          |                                                                             NLC |       7492 |       6697 |       0 |  795 |  15221 |     47 |      6 |           28 |
|           (U3)                                      |                                                                             NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                |                                                    param_fifo_block__xdcDup__17 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           POW2_M_EXP                                |                                                    param_fifo_block__xdcDup__18 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           RANGE_OFF                                 |                                               param_fifo_block__parameterized14 |         96 |         96 |       0 |    0 |    237 |      1 |      1 |            0 |
|           U1                                        |                                                  fp32_axis_subtract__xdcDup__11 |        267 |        232 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U10                                       |                                                      fp32_axis_mult__xdcDup__28 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U11                                       |                                           t_axi4_stream32_fifo__parameterized30 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U12                                       |                                           t_axi4_stream32_fifo__parameterized32 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U13                                       |                                           t_axi4_stream32_fifo__parameterized34 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U14                                       |                                                    param_fifo_block__xdcDup__19 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U15                                       |                                                                axis_lut_a32_d32 |       3210 |       2936 |       0 |  274 |   6585 |     33 |      1 |           10 |
|           U16                                       |                                                      axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                       |                                                axis_fi32tofp32__parameterized16 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                       |                                                axis_fi32tofp32__parameterized18 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                        |                                                       fp32_axis_add__xdcDup__11 |        251 |        227 |       0 |   24 |    493 |      0 |      0 |            2 |
|           U23                                       |                                                      fp32_axis_mult__xdcDup__31 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U26                                       |                                                      fp32_axis_mult__xdcDup__32 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U27                                       |                                                      fp32_axis_mult__xdcDup__33 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U3                                        |                                                     fp32_axis_divide__xdcDup__6 |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|           U4                                        |                                           t_axi4_stream32_fifo__parameterized72 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U5                                        |                                                      axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                        |                                                  fp32_axis_subtract__xdcDup__14 |        267 |        232 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U7                                        |                                                       fp32_axis_add__xdcDup__12 |        266 |        231 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U8                                        |                                                      fp32_axis_mult__xdcDup__34 |        169 |        132 |       0 |   37 |    383 |      0 |      0 |            2 |
|           U9                                        |                                           t_axi4_stream32_fifo__parameterized74 |         54 |         54 |       0 |    0 |     84 |      1 |      0 |            0 |
|           Xi_fifo                                   |                                           t_axi4_stream32_fifo__parameterized76 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|           data_fifo                                 |                                           t_axi4_stream32_fifo__parameterized78 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                          |                                                axis_fi32tofp32__parameterized20 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                           |                                                    param_fifo_block__xdcDup__20 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           range_fixtofp32                           |                                                axis_fi32tofp32__parameterized22 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                         |                                                               axis_fi32tou16__3 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                     |                                                               axis_fi32tou16__3 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                        |                                                                  sync_reset__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                         |                                                      fp32_axis_mult__xdcDup__35 |        156 |        128 |       0 |   28 |    347 |      0 |      0 |            2 |
|           U1                                        |                                                        ip_fp32_axis_mult_HD2286 |        156 |        128 |       0 |   28 |    347 |      0 |      0 |            2 |
|         U35                                         |                                                            native_to_axis32__68 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                     |                                                            native_to_axis32__68 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                        |                                                                  sync_reset__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                         |                                                        pixel_saturation_flag__2 |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                     |                                                        pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                        |                                                                  sync_reset__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                        |                                                               axis_sync_flow__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                          |                                                                             RQC |       5650 |       5052 |       0 |  598 |  11475 |     55 |      3 |           20 |
|           (U4)                                      |                                                                             RQC |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                    param_fifo_block__xdcDup__21 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U10                                       |                                               param_fifo_block__parameterized19 |         95 |         95 |       0 |    0 |    208 |      1 |      1 |            0 |
|           U11                                       |                                           t_axi4_stream32_fifo__parameterized82 |         44 |         44 |       0 |    0 |    102 |      1 |      0 |            0 |
|           U13                                       |                                           t_axi4_stream32_fifo__parameterized84 |         44 |         44 |       0 |    0 |    102 |      1 |      0 |            0 |
|           U14                                       |                                                    param_fifo_block__xdcDup__22 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U15                                       |                                                axis_lut_a32_d32__parameterized1 |       3270 |       2997 |       0 |  273 |   6597 |     48 |      0 |           10 |
|           U16                                       |                                                      axis32_fanout2__xdcDup__27 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                       |                                                axis_fi32tofp32__parameterized26 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                       |                                                axis_fi32tofp32__parameterized28 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                        |                                                                fp32_axis_sqroot |        535 |        452 |       0 |   83 |    960 |      0 |      0 |            0 |
|           U3                                        |                                                      fp32_axis_mult__xdcDup__38 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U4                                        |                                           t_axi4_stream32_fifo__parameterized98 |         53 |         53 |       0 |    0 |    119 |      1 |      0 |            0 |
|           U5                                        |                                                      axis32_fanout2__xdcDup__28 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                        |                                                  fp32_axis_subtract__xdcDup__17 |        267 |        232 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U7                                        |                                                      fp32_axis_mult__xdcDup__39 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U8                                        |                                                                   fp32_axis_add |        266 |        231 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U9                                        |                                                                  fp32_axis_mult |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           Xi_fifo                                   |                                          t_axi4_stream32_fifo__parameterized100 |         44 |         44 |       0 |    0 |    102 |      1 |      0 |            0 |
|         U40                                         |                                                        pixel_saturation_repl__2 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                     |                                                        pixel_saturation_repl__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                        |                                                                  sync_reset__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                         |                                                           video_data_handler__2 |         26 |         26 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                        |                                                               pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U2                                        |                                                         video_ehdri_selector__2 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U3                                        |                                                                 video_freeze__2 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4                                        |                                                    video_fwposition_selector__2 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U45                                         |                                                                 axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                         |                                                            axis_fp32tofi32round |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                         |                                                                    param16_fifo |         79 |         79 |       0 |    0 |    206 |      1 |      1 |            0 |
|           blk_param_fifo0                           |                                                    param_fifo_block__xdcDup__23 |         79 |         79 |       0 |    0 |    206 |      1 |      1 |            0 |
|         U49                                         |                                          t_axi4_stream32_fifo__parameterized102 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst   |                                                t_axi4_stream32_sfifo_d64_HD5490 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                          |                                                                             CFF |       1344 |       1231 |       0 |  113 |   2640 |      3 |      2 |            2 |
|           (U5)                                      |                                                                             CFF |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                               param_fifo_block__parameterized23 |         88 |         88 |       0 |    0 |    230 |      1 |      1 |            0 |
|           U14                                       |                                                                param_fifo_block |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U4                                        |                                          t_axi4_stream32_fifo__parameterized106 |         38 |         38 |       0 |    0 |     99 |      1 |      0 |            0 |
|           U6                                        |                                                              fp32_axis_subtract |        264 |        230 |       0 |   34 |    513 |      0 |      0 |            2 |
|           U9                                        |                                                     fp32_axis_divide__xdcDup__7 |        874 |        795 |       0 |   79 |   1576 |      0 |      0 |            0 |
|         U55                                         |                                                                  gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                          |                                                      axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                      |                                                      axis32_fanout2__xdcDup__29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis32_fanout2_HD16468 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                          |                                                                  axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                      |                                                                  axis32_fanout2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                        |                                                       ip_axis32_fanout2_HD16462 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                          |                                                                fp32_axis_divide |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|           U1                                        |                                                     ip_fp32_axis_divide_HD14390 |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|         data_fifo                                   |                                          t_axi4_stream32_fifo__parameterized108 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst   |                                                t_axi4_stream32_sfifo_d64_HD5522 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|       gen_cal_2ch.U16                               |                                                            axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                         ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                      |                             ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U23                               |                                                axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                          |                                                ip_axis16_combine_axis32_HD18288 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                      |                       ip_axis16_combine_axis32_axis_combiner_v1_1_9_top_HD18289 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U5                                |                                                             axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                          ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                      |                               ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U6                                |                                                           axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                          |                                                        ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                      |                               ip_axis16_combine_axis32_axis_combiner_v1_1_9_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|     EHDRI                                           |                                                                  EHDRI_toplevel |        207 |        207 |       0 |    0 |    302 |      0 |      1 |            0 |
|       (EHDRI)                                       |                                                                  EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                                 ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                          |                                              ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                          |                                        ehdri_index_mem_blk_mem_gen_v8_3_4_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                            |                                                                axil32_to_native |         10 |         10 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                        |                                                                axil32_to_native |         10 |         10 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                             |                                                                 sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                                      ehdri_ctrl |        100 |        100 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                        |                                                                      ehdri_ctrl |        100 |        100 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__212 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                                        ehdri_SM |         96 |         96 |       0 |    0 |     74 |      0 |      0 |            0 |
|         (U4)                                        |                                                                        ehdri_SM |         96 |         96 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                        |                                                              exposure_time_ctrl |        226 |        226 |       0 |    0 |    339 |      0 |      0 |            0 |
|       (EXP_CTRL)                                    |                                                              exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                                exp_time_mb_intf |         88 |         88 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                        |                                                                exp_time_mb_intf |         88 |         88 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                                exp_time_manager |        137 |        137 |       0 |    0 |    105 |      0 |      0 |            0 |
|         (U2)                                        |                                                                exp_time_manager |        137 |        137 |       0 |    0 |    101 |      0 |      0 |            0 |
|         U1A                                         |                                                                 sync_reset__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                         |                                                                 double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                             |                                                                       PWM_GEN_3 |         60 |         60 |       0 |    0 |    123 |      0 |      0 |            0 |
|       fan_ctrl_inst                                 |                                                                        PWM_CTRL |         12 |         12 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                             |                                                                        PWM_CTRL |         12 |         12 |       0 |    0 |     46 |      0 |      0 |            0 |
|         sync_resetn_inst                            |                                                                 sync_resetn__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       pwm0                                          |                                                                       gh_PWM__1 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                          |                                                                       gh_PWM__2 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                          |                                                                          gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                        |                                                                    flagging_top |        256 |        256 |       0 |    0 |    255 |      0 |      0 |            0 |
|       (FLAGGING)                                    |                                                                    flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                            flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                        |                                                            flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                          |                                                                 sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                                     flagging_SM |        201 |        201 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U3)                                        |                                                                     flagging_SM |        201 |        201 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                            |                                                                 double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                           |                                                                      Flash_intf |        617 |        617 |       0 |    0 |    448 |      8 |      0 |            0 |
|       U1                                            |                                                                      flash_ctrl |         60 |         60 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                            |                                                           axi_bram_ctrl_wrapper |        174 |        174 |       0 |    0 |    180 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                       |                                                                ip_axi_bram_ctrl |        174 |        174 |       0 |    0 |    180 |      0 |      0 |            0 |
|           U0                                        |                                                  ip_axi_bram_ctrl_axi_bram_ctrl |        174 |        174 |       0 |    0 |    180 |      0 |      0 |            0 |
|       U4                                            |                                                   blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                        |                                                   blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                  |                                                        ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                        |                                     ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_3_4 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                            |                                                                    flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                            |                                                                   flash_process |        335 |        335 |       0 |    0 |    197 |      0 |      0 |            0 |
|     GATING                                          |                                                                      gating_top |        255 |        255 |       0 |    0 |    255 |      0 |      0 |            0 |
|       (GATING)                                      |                                                                      gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                            |                                                              gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                        |                                                              gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                          |                                                                 sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                                       gating_SM |        200 |        200 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U4)                                        |                                                                       gating_SM |        200 |        200 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                            |                                                                 double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                          |                                                                   hder_inserter |       1802 |       1802 |       0 |    0 |   4126 |      5 |     16 |            0 |
|       (HEADER)                                      |                                                                   hder_inserter |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                             hder_insert_mb_intf |        114 |        114 |       0 |    0 |    292 |      0 |      0 |            0 |
|         (U1)                                        |                                                             hder_insert_mb_intf |         77 |         77 |       0 |    0 |    218 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                         |                                                                     err_sync__1 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                         |                                                                     err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                         |                                                                     err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                         |                                                                     err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                         |                                                                     err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__5 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                         |                                                                     err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                         |                                                                     err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                         |                                                                     err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__8 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                         |                                                                     err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                        |                                                   gh_stretch__parameterized5__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                        |                                                              gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U18                                           |                                                  axis32_merge_axis64__xdcDup__3 |         43 |         43 |       0 |    0 |    165 |      0 |      0 |            0 |
|         U1                                          |                                                    ip_axis32_merge_axis64_HD819 |         43 |         43 |       0 |    0 |    165 |      0 |      0 |            0 |
|           (U1)                                      |                                                    ip_axis32_merge_axis64_HD819 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                      | ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter_HD820 |         43 |         43 |       0 |    0 |    165 |      0 |      0 |            0 |
|       U19                                           |                                          t_axi4_stream32_fifo__parameterized110 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         (U19)                                       |                                          t_axi4_stream32_fifo__parameterized110 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                               t_axi4_stream32_sfifo_d1024_HD619 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           U0                                        |                        t_axi4_stream32_sfifo_d1024_fifo_generator_v13_1_2_HD620 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|       U2                                            |                                            t_axi4_stream64_fifo__parameterized7 |         63 |         63 |       0 |    0 |     87 |      3 |      0 |            0 |
|         (U2)                                        |                                            t_axi4_stream64_fifo__parameterized7 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d1024.t_axi4_stream64_sfifo_d1024_inst |                                                     t_axi4_stream64_sfifo_d1024 |         61 |         61 |       0 |    0 |     86 |      3 |      0 |            0 |
|           U0                                        |                              t_axi4_stream64_sfifo_d1024_fifo_generator_v13_1_2 |         61 |         61 |       0 |    0 |     86 |      3 |      0 |            0 |
|       U20                                           |                                                 t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U20)                                       |                                                 t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                                               t_axi4_lite32_w_afifo_d16_HD18296 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                        |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18297 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U22                                           |                                                 t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U22)                                       |                                                 t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                                               t_axi4_lite32_w_afifo_d16_HD18440 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                        |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18441 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U24                                           |                                                 t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         (U24)                                       |                                                 t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                                               t_axi4_lite32_w_afifo_d16_HD18584 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                        |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18585 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U26                                           |                                                 t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                                               t_axi4_lite32_w_afifo_d16_HD18728 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                        |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18729 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U28                                           |                                                              axis64_auto_sw_2_1 |         60 |         60 |       0 |    0 |    106 |      0 |      0 |            0 |
|         (U28)                                       |                                                              axis64_auto_sw_2_1 |         60 |         60 |       0 |    0 |    104 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                 t_axi4_lite32_w_fifo__xdcDup__5 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U3)                                        |                                                 t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                                               t_axi4_lite32_w_afifo_d16_HD18872 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                        |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18873 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U4                                            |                                                           hder_insert_sequencer |        337 |        337 |       0 |    0 |    296 |      0 |      1 |            0 |
|         (U4)                                        |                                                           hder_insert_sequencer |        308 |        308 |       0 |    0 |    237 |      0 |      0 |            0 |
|         U1A                                         |                                                                 sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                         |                                                                 double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                          |                                                               fwft_sfifo_w8_d16 |         29 |         29 |       0 |    0 |     55 |      0 |      1 |            0 |
|           U0                                        |                                        fwft_sfifo_w8_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |     55 |      0 |      1 |            0 |
|       U5                                            |                                                                    hder_reorder |         98 |         98 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                        |                                                                    hder_reorder |         96 |         96 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                          |                                                             dp_ram_byte_w32_d64 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                        |                                          dp_ram_byte_w32_d64_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                            |                                                 t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U6)                                        |                                                 t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                                               t_axi4_lite32_w_afifo_d16_HD19016 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                        |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD19017 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U7                                            |                                                            t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U7)                                        |                                                            t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                                                       t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                        |                                t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|     ICU                                             |                                                                    ICU_toplevel |        161 |        161 |       0 |    0 |    404 |      0 |      0 |            0 |
|       U1                                            |                                                                        ICU_Ctrl |         23 |         23 |       0 |    0 |    127 |      0 |      0 |            0 |
|         (U1)                                        |                                                                        ICU_Ctrl |         22 |         22 |       0 |    0 |    125 |      0 |      0 |            0 |
|         U0A                                         |                                                                     sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                                          ICU_SM |        138 |        138 |       0 |    0 |    277 |      0 |      0 |            0 |
|         (U2)                                        |                                                                          ICU_SM |        137 |        137 |       0 |    0 |    275 |      0 |      0 |            0 |
|         U0A                                         |                                                                 sync_resetn__37 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                            |                                                                    expb_irig_v2 |        513 |        512 |       0 |    1 |    659 |      0 |      0 |            0 |
|       (IRIG)                                        |                                                                    expb_irig_v2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                            |                                                      irig_signal_conditioner_v2 |         63 |         63 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                        |                                                      irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                          |                                                                   ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                      |                                                                   ad747x_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                        |                                                                 sync_reset__210 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                         |                                                           adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                     |                                                           adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                         |                                                               adc_sample_sel_v2 |          3 |          3 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                     |                                                               adc_sample_sel_v2 |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                                adc_sample_en_v2 |          8 |          8 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                      |                                                                adc_sample_en_v2 |          8 |          8 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__207 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                          |                                                         adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                      |                                                         adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                          |                                                           channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                      |                                                           channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__205 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                           |                                                                    irig_mb_intf |         48 |         47 |       0 |    1 |     90 |      0 |      0 |            0 |
|         (U10)                                       |                                                                    irig_mb_intf |         48 |         47 |       0 |    1 |     88 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                          irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                        |                                                          irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                          irig_alphab_decoder_v2 |        126 |        126 |       0 |    0 |     68 |      0 |      0 |            0 |
|         U1                                          |                                                           irig_threshold_gen_v2 |         80 |         80 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                      |                                                           irig_threshold_gen_v2 |         80 |         80 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                          |                                                              irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                      |                                                              irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                          |                                                         irig_alphab_detector_v2 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                      |                                                         irig_alphab_detector_v2 |         28 |         28 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                          |                                                     irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                      |                                                     irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                           irig_frame_decoder_v2 |        152 |        152 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                        |                                                           irig_frame_decoder_v2 |        152 |        152 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                            |                                                              irig_controller_v2 |         19 |         19 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                        |                                                              irig_controller_v2 |         19 |         19 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                                 double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                            |                                                        irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                        |                                                        irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                               clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                          |                                               clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                            |                                                                   irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                        |                                                                   irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                               clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                             |                                                                     mgt_wrapper |       2930 |       2794 |       0 |  136 |   5277 |      4 |      4 |            0 |
|       (MGT)                                         |                                                                     mgt_wrapper |          4 |          2 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_IN_FIFO                                  |                                            t_axi4_stream64_fifo__parameterized9 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst   |                                              t_axi4_stream64_afifo_d512_HD19217 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           U0                                        |                       t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_HD19218 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|       EXP_IN_FIFO                                   |                                           t_axi4_stream64_fifo__parameterized11 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst   |                                                      t_axi4_stream64_afifo_d512 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           U0                                        |                               t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|       EXP_OUT_FIFO                                  |                                           t_axi4_stream64_fifo__parameterized13 |         47 |         47 |       0 |    0 |    112 |      1 |      1 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst     |                                                 t_axi4_stream64_afifo_d16_HD762 |         47 |         47 |       0 |    0 |    112 |      1 |      1 |            0 |
|           U0                                        |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_HD763 |         47 |         47 |       0 |    0 |    112 |      1 |      1 |            0 |
|       MGTS                                          |                                                                       mgt_block |       2612 |       2478 |       0 |  134 |   4634 |      0 |      0 |            0 |
|         (MGTS)                                      |                                                                       mgt_block |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                        |                                                                        MGT_CTRL |         79 |         79 |       0 |    0 |    203 |      0 |      0 |            0 |
|           (CTRL)                                    |                                                                        MGT_CTRL |         78 |         78 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                 |                                             double_sync_vector__parameterized67 |          0 |          0 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                        |                                             double_sync_vector__parameterized71 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                         |                                                                 double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                         |                                             double_sync_vector__parameterized75 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                          |                                                                 double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                  |                                             double_sync_vector__parameterized69 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           sync_resetn_inst                          |                                                                 sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                       |                                             double_sync_vector__parameterized73 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                        |                                                                 double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                        |                                                                        data_mgt |        775 |        741 |       0 |   34 |   1374 |      0 |      0 |            0 |
|           (DATA)                                    |                                                                        data_mgt |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                        |                                                          data_mgt_data_mgt_core |        775 |        741 |       0 |   34 |   1374 |      0 |      0 |            0 |
|         DATA_CLOCK                                  |                                                           data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                 |                                                      data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                            |                                                    data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                        |                                                    data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                         |                                                         data_mgt_cdc_sync_exdes |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                         |                                                                         exp_mgt |        973 |        907 |       0 |   66 |   1669 |      0 |      0 |            0 |
|           (EXP)                                     |                                                                         exp_mgt |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                        |                                                            exp_mgt_exp_mgt_core |        973 |        907 |       0 |   66 |   1669 |      0 |      0 |            0 |
|         EXP_CLOCK                                   |                                                            exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                  |                                                       exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         VIDEO                                       |                                                                       video_mgt |        779 |        745 |       0 |   34 |   1374 |      0 |      0 |            0 |
|           U0                                        |                                                        video_mgt_video_mgt_core |        779 |        745 |       0 |   34 |   1374 |      0 |      0 |            0 |
|       VIDEO_IN_FIFO                                 |                                           t_axi4_stream64_fifo__parameterized15 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst   |                                              t_axi4_stream64_afifo_d512_HD19162 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           U0                                        |                       t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_HD19163 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|     SFW_INTF                                        |                                                                             SFW |        580 |        580 |       0 |    0 |    722 |      0 |      1 |            0 |
|       (SFW_INTF)                                    |                                                                             SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                                  SFW_Processing |        272 |        272 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U1)                                        |                                                                  SFW_Processing |        271 |        271 |       0 |    0 |     52 |      0 |      0 |            0 |
|         doube_sync_gen                              |                                                                 double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                             |                                                                 sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                           |                                                                  trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                            |                                                                      fw_decoder |        103 |        103 |       0 |    0 |    102 |      0 |      0 |            0 |
|         (U2)                                        |                                                                      fw_decoder |        102 |        102 |       0 |    0 |    100 |      0 |      0 |            0 |
|         reset_synchronize                           |                                                                 sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                                        SFW_Ctrl |         48 |         48 |       0 |    0 |    372 |      0 |      0 |            0 |
|         (U3)                                        |                                                                        SFW_Ctrl |         47 |         47 |       0 |    0 |    370 |      0 |      0 |            0 |
|         sreset_ctrl_gen                             |                                                                 sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                           axil32_addr_demux4__1 |         60 |         60 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                            |                                                             axil32_to_native__7 |         42 |         42 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                        |                                                             axil32_to_native__7 |         42 |         42 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                             |                                                                 sync_reset__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                            |                                                                sdp_ram_w32_d128 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                          |                                             sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                          |                                       sdp_ram_w32_d128_blk_mem_gen_v8_3_4_synth |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                            |                                                              SFW_ACQUISITION_SM |         51 |         51 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                        |                                                              SFW_ACQUISITION_SM |         50 |         50 |       0 |    0 |    106 |      0 |      0 |            0 |
|         doube_sync_gen                              |                                                                 double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                             |                                                                 sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                |                                                                 Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                            |                                                                 Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                            |                                                                 sync_resetn__36 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                            |                                                                        trig_gen |       1674 |       1674 |       0 |    0 |   1610 |      0 |      0 |            0 |
|       (TRIG)                                        |                                                                        trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                            trig_gen_mblaze_intf |        458 |        458 |       0 |    0 |    448 |      0 |      0 |            0 |
|         (U1)                                        |                                                            trig_gen_mblaze_intf |        458 |        458 |       0 |    0 |    446 |      0 |      0 |            0 |
|         U2                                          |                                                                 sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                                  trig_gen_ctler |        229 |        229 |       0 |    0 |    221 |      0 |      0 |            0 |
|         U2                                          |                                                             trig_gen_ctler_core |        152 |        152 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                      |                                                             trig_gen_ctler_core |        152 |        152 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                           |                                                                 sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                          |                                                                   progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                      |                                                                   progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                          |                                                                 double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                                    trig_stamper |        146 |        146 |       0 |    0 |    250 |      0 |      0 |            0 |
|         U1                                          |                                                                     Clk_Divider |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                          |                                                                 sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                          |                                                              trig_stamper_ctler |        143 |        143 |       0 |    0 |    242 |      0 |      0 |            0 |
|           (U4)                                      |                                                              trig_stamper_ctler |        138 |        138 |       0 |    0 |    230 |      0 |      0 |            0 |
|           E1                                        |                                                                  gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                        |                                                                  gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                        |                                                                  gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                        |                                                                  gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                        |                                                                     gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                            |                                                                trig_conditioner |         52 |         52 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                        |                                                                trig_conditioner |         52 |         52 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                            |                                                                 double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                        |                                                                 trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                    |                                                                 trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                          |                                                                 period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                      |                                                                 period_duration |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                         |                                                                 min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                     |                                                                 min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                       |                                                                 sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                         |                                                                 min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                     |                                                                 min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                       |                                                                 sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                          |                                                                 sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                          |                                                                 min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                      |                                                                 min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                       |                                                                 sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                          |                                                                 min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                      |                                                                 min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                       |                                                                 sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                          |                                                                 min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                      |                                                                 min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                       |                                                                 sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                          |                                                                 min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                      |                                                                 min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                       |                                                                 sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                          |                                                                 min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                      |                                                                 min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                       |                                                                 sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                          |                                                                    min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                      |                                                                    min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                       |                                                                 sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                             |                                                              axil32_addr_demux4 |         92 |         92 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U3                                              |                                                                     axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U6                                              |                                                                      adc_switch |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                              |                                                                 adc_readout_top |        280 |        252 |      12 |   16 |    568 |      0 |      0 |            1 |
|       (U7)                                          |                                                                 adc_readout_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                             adc_readout_mb_intf |         13 |         13 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U1)                                        |                                                             adc_readout_mb_intf |         13 |         13 |       0 |    0 |    146 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                              |                                                                 double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                                     adc_readout |        250 |        222 |      12 |   16 |    367 |      0 |      0 |            1 |
|         (U2)                                        |                                                                     adc_readout |        224 |        208 |       0 |   16 |    339 |      0 |      0 |            1 |
|         U1                                          |                                                                 sync_reset__171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                          |                                                                  gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                               |                                                                   data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                      |                                                                gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                  |                                                                 double_sync__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                   ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                        |                                                   ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                          |                                                                 sync_reset__170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                             |                                                                        USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   CLINK                                             |                                                              clink_receiver_2ch |       3061 |       3061 |       0 |    0 |   3387 |      0 |      0 |            0 |
|     (CLINK)                                         |                                                              clink_receiver_2ch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     DOUT_CTRL                                       |                                                                 clink_dout_ctrl |          2 |          2 |       0 |    0 |     47 |      0 |      0 |            0 |
|       DOUT_SCD.SCD                                  |                                                             scd_clink_dout_ctrl |          2 |          2 |       0 |    0 |     47 |      0 |      0 |            0 |
|         (DOUT_SCD.SCD)                              |                                                             scd_clink_dout_ctrl |          2 |          2 |       0 |    0 |     43 |      0 |      0 |            0 |
|         ch0_reset_sync                              |                                                                 sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         ch1_reset_sync                              |                                                                 sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                             |                                                            clink_calibration__1 |        279 |        279 |       0 |    0 |    201 |      0 |      0 |            0 |
|       (U12)                                         |                                                            clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                            |                                                             clink_delay_ctrl__1 |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|         (U1)                                        |                                                             clink_delay_ctrl__1 |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                           clink_bitslip_ctrl__1 |         17 |         17 |       0 |    0 |     14 |      0 |      0 |            0 |
|         (U4)                                        |                                                           clink_bitslip_ctrl__1 |         17 |         17 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U13                                             |                                                              iserdes_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U14                                             |                                                     clink_serdes_clk_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U15                                             |                                                               idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U16                                             |                                                              iserdes_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U18                                             |                                                               idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U19                                             |                                                              iserdes_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U21                                             |                                                               idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U22                                             |                                                              iserdes_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U24                                             |                                                               idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U36                                             |                                                        clink_delay_validator__1 |       1087 |       1087 |       0 |    0 |   1264 |      0 |      0 |            0 |
|       U1                                            |                                                     clink_signals_validator__15 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                          high_duration_meas__15 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                          high_duration_meas__15 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                      clink_validator_ctrler__15 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                      clink_validator_ctrler__15 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                     clink_signals_validator__14 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                          high_duration_meas__14 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                          high_duration_meas__14 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                      clink_validator_ctrler__14 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                      clink_validator_ctrler__14 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                     clink_signals_validator__13 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                          high_duration_meas__13 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                          high_duration_meas__13 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                      clink_validator_ctrler__13 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                      clink_validator_ctrler__13 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                     clink_signals_validator__12 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                          high_duration_meas__12 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                          high_duration_meas__12 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                      clink_validator_ctrler__12 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                      clink_validator_ctrler__12 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                            |                                                     clink_signals_validator__11 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                          high_duration_meas__11 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                          high_duration_meas__11 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                      clink_validator_ctrler__11 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                      clink_validator_ctrler__11 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                            |                                                     clink_signals_validator__10 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                          high_duration_meas__10 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                          high_duration_meas__10 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                      clink_validator_ctrler__10 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                      clink_validator_ctrler__10 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                            |                                                   clink_delay_validator_core__1 |         31 |         31 |       0 |    0 |     25 |      0 |      0 |            0 |
|         (U7)                                        |                                                   clink_delay_validator_core__1 |         31 |         31 |       0 |    0 |     23 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                            |                                                      clink_signals_validator__9 |        150 |        150 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                           high_duration_meas__9 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                           high_duration_meas__9 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                       clink_validator_ctrler__9 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                       clink_validator_ctrler__9 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U37                                             |                                                      clink_signals_validator__8 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|       U1                                            |                                                           high_duration_meas__8 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U1)                                        |                                                           high_duration_meas__8 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                       clink_validator_ctrler__8 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|         (U2)                                        |                                                       clink_validator_ctrler__8 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                              |                                                                    dcm_reset__1 |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|     ch1_enabled.U1                                  |                                                        clink_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U10                                 |                                                                       dcm_reset |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|     ch1_enabled.U26                                 |                                                               idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U27                                 |                                                              iserdes_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U31                                 |                                                               idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U32                                 |                                                              iserdes_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U34                                 |                                                                  idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U35                                 |                                                                 iserdes_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     ch1_enabled.U73                                 |                                                         clink_signals_validator |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|       U1                                            |                                                              high_duration_meas |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U1)                                        |                                                              high_duration_meas |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                          clink_validator_ctrler |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|         (U2)                                        |                                                          clink_validator_ctrler |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     ch1_enabled.U74                                 |                                                               clink_calibration |        279 |        279 |       0 |    0 |    201 |      0 |      0 |            0 |
|       (ch1_enabled.U74)                             |                                                               clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                            |                                                                clink_delay_ctrl |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|         (U1)                                        |                                                                clink_delay_ctrl |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                              clink_bitslip_ctrl |         17 |         17 |       0 |    0 |     14 |      0 |      0 |            0 |
|         (U4)                                        |                                                              clink_bitslip_ctrl |         17 |         17 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     ch1_enabled.U75                                 |                                                           clink_delay_validator |       1082 |       1082 |       0 |    0 |   1264 |      0 |      0 |            0 |
|       U1                                            |                                                      clink_signals_validator__1 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                           high_duration_meas__1 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                           high_duration_meas__1 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                       clink_validator_ctrler__1 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                       clink_validator_ctrler__1 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                      clink_signals_validator__2 |        148 |        148 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                           high_duration_meas__2 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                           high_duration_meas__2 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                       clink_validator_ctrler__2 |        144 |        144 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                       clink_validator_ctrler__2 |        144 |        144 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                      clink_signals_validator__3 |        149 |        149 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                           high_duration_meas__3 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                           high_duration_meas__3 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                       clink_validator_ctrler__3 |        144 |        144 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                       clink_validator_ctrler__3 |        144 |        144 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                      clink_signals_validator__4 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                           high_duration_meas__4 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                           high_duration_meas__4 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                       clink_validator_ctrler__4 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                       clink_validator_ctrler__4 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                            |                                                      clink_signals_validator__5 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                           high_duration_meas__5 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                           high_duration_meas__5 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                       clink_validator_ctrler__5 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                       clink_validator_ctrler__5 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                            |                                                      clink_signals_validator__6 |        151 |        151 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                           high_duration_meas__6 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                           high_duration_meas__6 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                       clink_validator_ctrler__6 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                       clink_validator_ctrler__6 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                            |                                                      clink_delay_validator_core |         31 |         31 |       0 |    0 |     25 |      0 |      0 |            0 |
|         (U7)                                        |                                                      clink_delay_validator_core |         31 |         31 |       0 |    0 |     23 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                            |                                                      clink_signals_validator__7 |        150 |        150 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                          |                                                           high_duration_meas__7 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                      |                                                           high_duration_meas__7 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                       clink_validator_ctrler__7 |        145 |        145 |       0 |    0 |    159 |      0 |      0 |            0 |
|           (U2)                                      |                                                       clink_validator_ctrler__7 |        145 |        145 |       0 |    0 |    157 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|   FPA                                               |                                                                  scd_proxy_intf |       2685 |       2648 |      36 |    1 |   5571 |      2 |      5 |            4 |
|     (FPA)                                           |                                                                  scd_proxy_intf |          2 |          2 |       0 |    0 |     88 |      0 |      0 |            0 |
|     U1                                              |                                                             fpa_trig_controller |        178 |        178 |       0 |    0 |     92 |      0 |      0 |            0 |
|       (U1)                                          |                                                             fpa_trig_controller |        178 |        178 |       0 |    0 |     86 |      0 |      0 |            0 |
|       U1A                                           |                                                                      sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                           |                                                                 double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                           |                                                                     double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                             |                                                                scd_io_interface |         34 |         34 |       0 |    0 |     58 |      0 |      0 |            0 |
|       (U19)                                         |                                                                scd_io_interface |         34 |         34 |       0 |    0 |     56 |      0 |      0 |            0 |
|       U1                                            |                                                                 sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                              |                                                              fpa_intf_sequencer |         27 |         27 |       0 |    0 |     23 |      0 |      0 |            0 |
|       (U2)                                          |                                                              fpa_intf_sequencer |         27 |         27 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U1                                            |                                                                 sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                             |                                                          fpa_trig_precontroller |         32 |         32 |       0 |    0 |     32 |      0 |      0 |            0 |
|       (U21)                                         |                                                          fpa_trig_precontroller |         21 |         21 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U0                                            |                                                      gh_stretch__parameterized7 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1                                            |                                                                 sync_reset__295 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                             |                                                             axis32_merge_axis64 |         41 |         41 |       0 |    0 |    165 |      0 |      0 |            0 |
|       U1                                            |                                                    ip_axis32_merge_axis64_HD822 |         41 |         41 |       0 |    0 |    165 |      0 |      0 |            0 |
|         (U1)                                        |                                                    ip_axis32_merge_axis64_HD822 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                        | ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter_HD823 |         41 |         41 |       0 |    0 |    165 |      0 |      0 |            0 |
|           (inst)                                    | ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter_HD823 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0    |         ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axisc_upsizer_HD824 |         41 |         41 |       0 |    0 |    164 |      0 |      0 |            0 |
|     U4                                              |                                                                 scd_mblaze_intf |        212 |        212 |       0 |    0 |   1056 |      0 |      0 |            4 |
|       (U4)                                          |                                                                 scd_mblaze_intf |        212 |        212 |       0 |    0 |   1054 |      0 |      0 |            4 |
|       U1                                            |                                                                 sync_reset__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                              |                                                                   scd_hw_driver |        997 |        961 |      36 |    0 |   2202 |      0 |      1 |            0 |
|       U1                                            |                                                                 scd_prog_ctrler |        580 |        580 |       0 |    0 |   1603 |      0 |      0 |            0 |
|         (U1)                                        |                                                                 scd_prog_ctrler |        580 |        580 |       0 |    0 |   1601 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                            |                                                               scd_serial_module |        266 |        254 |      12 |    0 |    355 |      0 |      0 |            0 |
|         (U2)                                        |                                                               scd_serial_module |        215 |        215 |       0 |    0 |    275 |      0 |      0 |            0 |
|         U1A                                         |                                                                 sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                         |                                                                    sfifo_w8_d64 |         43 |         31 |      12 |    0 |     69 |      0 |      0 |            0 |
|           U0                                        |                                             sfifo_w8_d64_fifo_generator_v13_1_2 |         43 |         31 |      12 |    0 |     69 |      0 |      0 |            0 |
|         U4                                          |                                                     Clk_Divider__parameterized1 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|       U3                                            |                                                                  dfpa_cfg_dpram |         12 |         12 |       0 |    0 |     45 |      0 |      1 |            0 |
|         (U3)                                        |                                                                  dfpa_cfg_dpram |         10 |         10 |       0 |    0 |     41 |      0 |      0 |            0 |
|         U1A                                         |                                                                 sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                         |                                                                 sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                          |                                                                tdp_ram_w8_d2048 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                        |                                             tdp_ram_w8_d2048_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U6                                            |                                                              uart_block_tel2000 |        139 |        115 |      24 |    0 |    197 |      0 |      0 |            0 |
|         (U6)                                        |                                                              uart_block_tel2000 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         FIFO_RX                                     |                                                            sfifo_w8_d64_HD19274 |         43 |         31 |      12 |    0 |     69 |      0 |      0 |            0 |
|           U0                                        |                                     sfifo_w8_d64_fifo_generator_v13_1_2_HD19275 |         43 |         31 |      12 |    0 |     69 |      0 |      0 |            0 |
|         FIFO_TX                                     |                                                            sfifo_w8_d64_HD19294 |         43 |         31 |      12 |    0 |     69 |      0 |      0 |            0 |
|           U0                                        |                                     sfifo_w8_d64_fifo_generator_v13_1_2_HD19295 |         43 |         31 |      12 |    0 |     69 |      0 |      0 |            0 |
|         UART                                        |                                                                           UARTS |         52 |         52 |       0 |    0 |     59 |      0 |      0 |            0 |
|       U8                                            |                                                                 sync_reset__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                              |                                                                  fpa_status_gen |        126 |        126 |       0 |    0 |     71 |      0 |      0 |            0 |
|       (U6)                                          |                                                                  fpa_status_gen |        126 |        126 |       0 |    0 |     67 |      0 |      0 |            0 |
|       U1A                                           |                                                                 sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                           |                                                                 sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                              |                                                             dfpa_hardw_stat_gen |        151 |        151 |       0 |    0 |    128 |      0 |      0 |            0 |
|       (U7)                                          |                                                             dfpa_hardw_stat_gen |        141 |        141 |       0 |    0 |     98 |      0 |      0 |            0 |
|       U1                                            |                                                                 sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                               clk_divider_pulse__parameterized5 |         10 |         10 |       0 |    0 |     28 |      0 |      0 |            0 |
|     U8                                              |                                                            t_axi4_stream32_fifo |         89 |         89 |       0 |    0 |    178 |      1 |      0 |            0 |
|       (U8)                                          |                                                            t_axi4_stream32_fifo |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst      |                                                 t_axi4_stream32_afifo_d512_HD57 |         88 |         88 |       0 |    0 |    177 |      1 |      0 |            0 |
|         U0                                          |                          t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_HD58 |         88 |         88 |       0 |    0 |    177 |      1 |      0 |            0 |
|           inst_fifo_gen                             |                    t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_synth_HD59 |         88 |         88 |       0 |    0 |    177 |      1 |      0 |            0 |
|     U9                                              |                                                                   scd_data_ctrl |        796 |        795 |       0 |    1 |   1478 |      1 |      4 |            0 |
|       (U9)                                          |                                                                   scd_data_ctrl |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                            |                                                               scd_diag_data_gen |        283 |        283 |       0 |    0 |    241 |      0 |      0 |            0 |
|         (U1)                                        |                                                               scd_diag_data_gen |        169 |        169 |       0 |    0 |    115 |      0 |      0 |            0 |
|         U0                                          |                                                                 sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                          |                                                            fpa_diag_line_gen__1 |         42 |         42 |       0 |    0 |     48 |      0 |      0 |            0 |
|           (U1)                                      |                                                            fpa_diag_line_gen__1 |         42 |         42 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__300 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                               fpa_diag_line_gen |         43 |         43 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U2)                                      |                                                               fpa_diag_line_gen |         43 |         43 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1                                        |                                                                 sync_reset__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                          |                                                     Clk_Divider__parameterized5 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|       U2                                            |                                                              scd_fifo_writer__1 |         35 |         35 |       0 |    0 |     78 |      0 |      0 |            0 |
|         (U2)                                        |                                                              scd_fifo_writer__1 |         35 |         35 |       0 |    0 |     76 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                            |                                                              scd_fifo_writer__2 |         35 |         35 |       0 |    0 |     46 |      0 |      0 |            0 |
|         (U3)                                        |                                                              scd_fifo_writer__2 |         35 |         35 |       0 |    0 |     44 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                            |                                                              scd_fifo_writer__3 |         30 |         30 |       0 |    0 |     73 |      0 |      0 |            0 |
|         (U4)                                        |                                                              scd_fifo_writer__3 |         30 |         30 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__299 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                            |                                                                 scd_fifo_writer |         30 |         30 |       0 |    0 |     41 |      0 |      0 |            0 |
|         (U5)                                        |                                                                 scd_fifo_writer |         30 |         30 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U1                                          |                                                                 sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                            |                                                             scd_data_dispatcher |        381 |        380 |       0 |    1 |    999 |      1 |      4 |            0 |
|         (U6)                                        |                                                             scd_data_dispatcher |        200 |        199 |       0 |    1 |    499 |      0 |      0 |            0 |
|         U0                                          |                                                                 sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                         |                                                                 double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                         |                                                                 double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                          |                                                              fwft_afifo_w28_d16 |         38 |         38 |       0 |    0 |    111 |      0 |      1 |            0 |
|           U0                                        |                                       fwft_afifo_w28_d16_fifo_generator_v13_1_2 |         38 |         38 |       0 |    0 |    111 |      0 |      1 |            0 |
|         U3                                          |                                                      fwft_afifo_w28_d16_HD19317 |         38 |         38 |       0 |    0 |     92 |      0 |      1 |            0 |
|           U0                                        |                               fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD19318 |         38 |         38 |       0 |    0 |     92 |      0 |      1 |            0 |
|         U4                                          |                                                      fwft_afifo_w28_d16_HD19347 |         38 |         38 |       0 |    0 |    111 |      0 |      1 |            0 |
|           U0                                        |                               fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD19348 |         38 |         38 |       0 |    0 |    111 |      0 |      1 |            0 |
|         U5                                          |                                                      fwft_afifo_w28_d16_HD19377 |         38 |         38 |       0 |    0 |     92 |      0 |      1 |            0 |
|           U0                                        |                               fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD19378 |         38 |         38 |       0 |    0 |     92 |      0 |      1 |            0 |
|         U6                                          |                                                              fwft_sfifo_w40_d16 |         29 |         29 |       0 |    0 |     88 |      1 |      0 |            0 |
|           U0                                        |                                       fwft_sfifo_w40_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |     88 |      1 |      0 |            0 |
+-----------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


