// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _split_ip_RGB2Gray_HH_
#define _split_ip_RGB2Gray_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "split_ip_mac_muladd_8ns_6ns_16ns_16_1.h"
#include "split_ip_mac_muladd_8ns_8ns_16ns_16_1.h"

namespace ap_rtl {

struct split_ip_RGB2Gray : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > img_in_data_stream_0_V_dout;
    sc_in< sc_logic > img_in_data_stream_0_V_empty_n;
    sc_out< sc_logic > img_in_data_stream_0_V_read;
    sc_in< sc_lv<8> > img_in_data_stream_1_V_dout;
    sc_in< sc_logic > img_in_data_stream_1_V_empty_n;
    sc_out< sc_logic > img_in_data_stream_1_V_read;
    sc_in< sc_lv<8> > img_in_data_stream_2_V_dout;
    sc_in< sc_logic > img_in_data_stream_2_V_empty_n;
    sc_out< sc_logic > img_in_data_stream_2_V_read;
    sc_out< sc_lv<8> > img_out_data_stream_0_V_din;
    sc_in< sc_logic > img_out_data_stream_0_V_full_n;
    sc_out< sc_logic > img_out_data_stream_0_V_write;
    sc_out< sc_lv<8> > img_out_data_stream_1_V_din;
    sc_in< sc_logic > img_out_data_stream_1_V_full_n;
    sc_out< sc_logic > img_out_data_stream_1_V_write;
    sc_out< sc_lv<8> > img_out_data_stream_2_V_din;
    sc_in< sc_logic > img_out_data_stream_2_V_full_n;
    sc_out< sc_logic > img_out_data_stream_2_V_write;


    // Module declarations
    split_ip_RGB2Gray(sc_module_name name);
    SC_HAS_PROCESS(split_ip_RGB2Gray);

    ~split_ip_RGB2Gray();

    sc_trace_file* mVcdFile;

    split_ip_mac_muladd_8ns_6ns_16ns_16_1<1,1,8,6,16,16>* split_ip_mac_muladd_8ns_6ns_16ns_16_1_U12;
    split_ip_mac_muladd_8ns_8ns_16ns_16_1<1,1,8,8,16,16>* split_ip_mac_muladd_8ns_8ns_16ns_16_1_U13;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_22;
    sc_signal< sc_logic > img_in_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_2;
    sc_signal< bool > ap_sig_59;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_lv<1> > exitcond_reg_210;
    sc_signal< sc_logic > img_in_data_stream_1_V_blk_n;
    sc_signal< sc_logic > img_in_data_stream_2_V_blk_n;
    sc_signal< sc_logic > img_out_data_stream_0_V_blk_n;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_210_pp0_iter3;
    sc_signal< sc_logic > img_out_data_stream_1_V_blk_n;
    sc_signal< sc_logic > img_out_data_stream_2_V_blk_n;
    sc_signal< sc_lv<11> > col_reg_126;
    sc_signal< sc_lv<1> > exitcond2_fu_137_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_93;
    sc_signal< sc_lv<11> > row_1_fu_143_p2;
    sc_signal< sc_lv<11> > row_1_reg_205;
    sc_signal< sc_lv<1> > exitcond_fu_149_p2;
    sc_signal< bool > ap_sig_106;
    sc_signal< bool > ap_sig_116;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_210_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_210_pp0_iter2;
    sc_signal< sc_lv<11> > col_1_fu_155_p2;
    sc_signal< sc_lv<8> > tmp_8_reg_219;
    sc_signal< sc_lv<8> > ap_reg_ppstg_tmp_8_reg_219_pp0_iter2;
    sc_signal< sc_lv<8> > tmp_9_reg_224;
    sc_signal< sc_lv<8> > tmp_6_reg_229;
    sc_signal< sc_lv<8> > ap_reg_ppstg_tmp_6_reg_229_pp0_iter2;
    sc_signal< sc_lv<16> > p_Val2_3_fu_164_p2;
    sc_signal< sc_lv<16> > p_Val2_3_reg_234;
    sc_signal< sc_lv<8> > gray_reg_239;
    sc_signal< sc_lv<11> > row_reg_115;
    sc_signal< bool > ap_sig_160;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_3;
    sc_signal< bool > ap_sig_168;
    sc_signal< sc_lv<8> > p_Val2_3_fu_164_p0;
    sc_signal< sc_lv<16> > grp_fu_192_p3;
    sc_signal< sc_lv<8> > grp_fu_185_p0;
    sc_signal< sc_lv<6> > grp_fu_185_p1;
    sc_signal< sc_lv<8> > grp_fu_192_p0;
    sc_signal< sc_lv<8> > grp_fu_192_p1;
    sc_signal< sc_lv<16> > grp_fu_185_p3;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_lv<14> > grp_fu_185_p00;
    sc_signal< sc_lv<16> > grp_fu_192_p00;
    sc_signal< sc_lv<16> > p_Val2_3_fu_164_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<4> ap_ST_st8_fsm_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<16> ap_const_lv16_96;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<14> ap_const_lv14_1D;
    static const sc_lv<16> ap_const_lv16_4D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_106();
    void thread_ap_sig_116();
    void thread_ap_sig_160();
    void thread_ap_sig_168();
    void thread_ap_sig_22();
    void thread_ap_sig_59();
    void thread_ap_sig_93();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st8_fsm_3();
    void thread_col_1_fu_155_p2();
    void thread_exitcond2_fu_137_p2();
    void thread_exitcond_fu_149_p2();
    void thread_grp_fu_185_p0();
    void thread_grp_fu_185_p00();
    void thread_grp_fu_185_p1();
    void thread_grp_fu_192_p0();
    void thread_grp_fu_192_p00();
    void thread_grp_fu_192_p1();
    void thread_img_in_data_stream_0_V_blk_n();
    void thread_img_in_data_stream_0_V_read();
    void thread_img_in_data_stream_1_V_blk_n();
    void thread_img_in_data_stream_1_V_read();
    void thread_img_in_data_stream_2_V_blk_n();
    void thread_img_in_data_stream_2_V_read();
    void thread_img_out_data_stream_0_V_blk_n();
    void thread_img_out_data_stream_0_V_din();
    void thread_img_out_data_stream_0_V_write();
    void thread_img_out_data_stream_1_V_blk_n();
    void thread_img_out_data_stream_1_V_din();
    void thread_img_out_data_stream_1_V_write();
    void thread_img_out_data_stream_2_V_blk_n();
    void thread_img_out_data_stream_2_V_din();
    void thread_img_out_data_stream_2_V_write();
    void thread_p_Val2_3_fu_164_p0();
    void thread_p_Val2_3_fu_164_p00();
    void thread_p_Val2_3_fu_164_p2();
    void thread_row_1_fu_143_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
