static void F_1 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned long V_3 ;\r\nF_2 ( V_3 ) ;\r\nV_4 &= ~ V_1 ;\r\nV_4 |= V_2 ;\r\nF_3 ( V_4 , V_5 ) ;\r\nF_4 ( V_3 ) ;\r\n}\r\nstatic inline int F_5 ( int V_6 )\r\n{\r\nreturn 1 << ( V_6 + 16 ) ;\r\n}\r\nstatic void F_6 ( struct V_7 * V_8 ,\r\nunsigned V_6 , int V_9 )\r\n{\r\nint V_10 = F_5 ( V_6 ) ;\r\nF_1 ( V_9 ? 0 : V_10 ,\r\nV_9 ? V_10 : 0 ) ;\r\n}\r\nstatic int F_7 ( struct V_7 * V_8 ,\r\nunsigned V_6 , int V_9 )\r\n{\r\nF_6 ( V_8 , V_6 , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( struct V_7 * V_8 ,\r\nunsigned V_6 )\r\n{\r\nreturn ( V_4 >> ( V_6 + 16 ) ) & 1 ;\r\n}\r\nstatic int F_9 ( struct V_11 * V_12 )\r\n{\r\nreturn F_10 ( F_11 ( 2 ) , L_1 ) ;\r\n}\r\nstatic int F_12 ( void )\r\n{\r\nreturn ! F_13 ( F_11 ( 2 ) ) ;\r\n}\r\nstatic void F_14 ( struct V_11 * V_12 )\r\n{\r\nF_15 ( F_11 ( 2 ) ) ;\r\n}\r\nstatic int F_16 ( void )\r\n{\r\nint V_13 ;\r\nV_13 = F_10 ( V_14 , L_2 ) ;\r\nif ( V_13 )\r\nreturn V_13 ;\r\nF_17 ( V_14 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nF_15 ( V_14 ) ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nF_20 ( V_14 , 1 ) ;\r\n}\r\nstatic void F_21 ( void )\r\n{\r\nF_20 ( V_14 , 0 ) ;\r\n}\r\nint F_22 ( struct V_15 * V_16 , int V_17 ,\r\nunsigned long * V_18 , unsigned long * V_19 )\r\n{\r\nint V_20 , V_21 , V_22 ;\r\nint V_23 = V_16 ? F_23 ( V_16 ) : - V_24 ;\r\nswitch ( V_23 ) {\r\ncase V_25 :\r\nV_20 = F_24 ( 7 ) ;\r\nV_21 = F_24 ( 1 ) ;\r\nV_22 = F_24 ( 3 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_20 = F_24 ( 1 ) ;\r\nV_21 = F_24 ( 7 ) ;\r\nV_22 = F_24 ( 3 ) ;\r\nbreak;\r\ndefault:\r\nV_20 = F_24 ( 3 ) ;\r\nV_21 = F_24 ( 1 ) ;\r\nV_22 = F_24 ( 7 ) ;\r\nbreak;\r\n}\r\nif ( V_18 && V_19 && ! * V_18 && ! * V_19 )\r\n* V_18 = * V_19 = 500 ;\r\nF_25 ( & V_27 ) ;\r\nswitch ( V_17 ) {\r\ncase V_28 :\r\ncase V_29 :\r\nif ( ! F_13 ( V_21 ) &&\r\n! F_13 ( V_22 ) )\r\nF_20 ( V_30 , 0 ) ;\r\nF_20 ( V_20 , 0 ) ;\r\nif ( F_26 ( V_23 ) )\r\nF_20 ( V_23 , V_17 ) ;\r\nbreak;\r\ncase V_31 :\r\nif ( F_26 ( V_23 ) )\r\nF_20 ( V_23 , 0 ) ;\r\nF_20 ( V_30 , 1 ) ;\r\nF_20 ( V_20 , 1 ) ;\r\nbreak;\r\n}\r\nF_27 ( & V_27 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_28 ( unsigned char V_32 , unsigned short V_33 )\r\n{\r\nswitch ( V_32 ) {\r\ncase V_34 :\r\nF_20 ( V_35 , 0 ) ;\r\nbreak;\r\ncase V_36 :\r\ncase V_37 :\r\nF_20 ( V_35 , 1 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic int F_29 ( struct V_11 * V_12 )\r\n{\r\nF_10 ( F_30 ( 0 ) , L_3 ) ;\r\nF_17 ( F_30 ( 0 ) , 0 ) ;\r\nF_31 ( F_30 ( 0 ) , V_38 ) ;\r\nF_32 ( F_30 ( 0 ) , V_39 ) ;\r\nF_20 ( V_40 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_33 ( struct V_11 * V_12 , int V_41 )\r\n{\r\nif ( ! V_41 ) {\r\nF_17 ( F_30 ( 0 ) , 1 ) ;\r\nF_20 ( V_40 , 0 ) ;\r\n} else {\r\nF_17 ( F_30 ( 0 ) , 0 ) ;\r\nF_31 ( F_30 ( 0 ) , V_38 ) ;\r\nF_32 ( F_30 ( 0 ) , V_39 ) ;\r\nF_20 ( V_40 , 1 ) ;\r\n}\r\nreturn V_41 ;\r\n}\r\nstatic void F_34 ( struct V_11 * V_12 )\r\n{\r\nF_17 ( F_30 ( 0 ) , 1 ) ;\r\nF_20 ( V_40 , 0 ) ;\r\n}\r\nstatic void F_35 ( struct V_42 * V_43 ,\r\nunsigned int V_44 )\r\n{\r\nint V_9 , V_45 = 100 ;\r\nif ( ! V_44 ) {\r\nF_20 ( F_36 ( 0 ) , 0 ) ;\r\ndo {\r\nV_9 = F_13 ( F_36 ( 6 ) ) ;\r\n} while ( V_9 && V_45 -- );\r\nF_20 ( V_46 , 0 ) ;\r\nF_20 ( V_47 , 0 ) ;\r\nF_20 ( V_48 , 0 ) ;\r\nF_17 ( F_36 ( 1 ) , 0 ) ;\r\nF_17 ( F_36 ( 4 ) , 0 ) ;\r\nF_20 ( V_49 , 0 ) ;\r\nF_20 ( V_50 , 0 ) ;\r\nF_20 ( F_36 ( 5 ) , 0 ) ;\r\n} else {\r\nF_20 ( V_50 , 1 ) ;\r\nF_20 ( V_49 , 1 ) ;\r\nF_37 ( F_36 ( 1 ) ) ;\r\nF_37 ( F_36 ( 4 ) ) ;\r\nF_38 ( 10 ) ;\r\nF_32 ( F_36 ( 1 ) , F_39 ( 2 ) ) ;\r\nF_32 ( F_36 ( 4 ) , F_39 ( 2 ) ) ;\r\nF_20 ( F_36 ( 5 ) , 1 ) ;\r\nF_20 ( F_36 ( 0 ) , 1 ) ;\r\nF_20 ( V_47 , 1 ) ;\r\nF_20 ( V_46 , 1 ) ;\r\nF_20 ( V_48 , 1 ) ;\r\n}\r\n}\r\nstatic void T_1 F_40 ( void )\r\n{\r\nF_41 ( V_51 , F_42 ( V_51 ) ) ;\r\nF_43 ( V_52 , F_42 ( V_52 ) ) ;\r\nF_44 ( V_53 , V_54 ) ;\r\n#ifdef F_45\r\nmemcpy ( F_46 ( V_55 ) , V_56 , 1024 ) ;\r\n#endif\r\nF_47 () ;\r\nF_1 ( 0 , 0 ) ;\r\nF_48 ( F_49 ( & V_57 , NULL ) ) ;\r\n}\r\nstatic void T_1 F_50 ( void )\r\n{\r\nF_51 ( 12000000 ) ;\r\nF_52 () ;\r\n}\r\nstatic void T_1 F_53 ( void )\r\n{\r\nF_54 ( 0x30003000 , 0x1000 ) ;\r\nF_54 ( 0x30081000 , 0x1000 ) ;\r\n}\r\nstatic void T_1 F_55 ( void )\r\n{\r\nT_2 V_58 ;\r\nF_56 ( & V_59 ) ;\r\nF_57 ( & V_60 ) ;\r\nF_58 ( & V_61 ) ;\r\nF_59 ( & V_62 ) ;\r\nF_60 ( NULL ) ;\r\nF_61 ( V_63 |\r\nV_64 |\r\nV_65 , 0x0 ) ;\r\nV_58 = ( 0x78 << V_66 )\r\n| ( 0x02 << V_67 )\r\n| ( 0x03 << V_68 ) ;\r\nF_62 ( V_58 , V_69 ) ;\r\nF_10 ( F_36 ( 0 ) , L_4 ) ;\r\nF_10 ( F_36 ( 1 ) , L_4 ) ;\r\nF_10 ( F_36 ( 4 ) , L_4 ) ;\r\nF_10 ( F_36 ( 5 ) , L_4 ) ;\r\nF_10 ( F_36 ( 6 ) , L_4 ) ;\r\nF_10 ( V_50 , L_4 ) ;\r\nF_10 ( V_49 , L_4 ) ;\r\nF_10 ( V_46 , L_4 ) ;\r\nF_10 ( V_47 , L_4 ) ;\r\nF_10 ( V_48 , L_4 ) ;\r\nF_10 ( V_40 , L_4 ) ;\r\nF_17 ( F_36 ( 0 ) , 0 ) ;\r\nF_17 ( F_36 ( 1 ) , 0 ) ;\r\nF_17 ( F_36 ( 4 ) , 0 ) ;\r\nF_17 ( F_36 ( 5 ) , 0 ) ;\r\nF_37 ( F_36 ( 6 ) ) ;\r\nF_17 ( V_50 , 0 ) ;\r\nF_17 ( V_49 , 0 ) ;\r\nF_17 ( V_46 , 0 ) ;\r\nF_17 ( V_47 , 0 ) ;\r\nF_17 ( V_48 , 0 ) ;\r\nF_17 ( V_40 , 0 ) ;\r\nF_10 ( V_35 , L_5 ) ;\r\nF_17 ( V_35 , 0 ) ;\r\nF_63 ( V_70 , F_42 ( V_70 ) ) ;\r\nF_64 ( V_71 , F_42 ( V_71 ) ) ;\r\nF_10 ( F_24 ( 1 ) , L_6 ) ;\r\nF_10 ( F_24 ( 3 ) , L_7 ) ;\r\nF_10 ( F_24 ( 7 ) , L_8 ) ;\r\nF_10 ( V_30 , L_9 ) ;\r\nF_17 ( F_24 ( 1 ) , 0 ) ;\r\nF_17 ( F_24 ( 3 ) , 0 ) ;\r\nF_17 ( F_24 ( 7 ) , 0 ) ;\r\nF_17 ( V_30 , 0 ) ;\r\nF_65 ( 0 , V_72 ,\r\nF_42 ( V_72 ) ) ;\r\n}
