Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 05:30:09 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19/post_route_timing.rpt
| Design       : td_fused_top_tdf1_readInputs19
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
icmp_ln19_reg_934_pp0_iter1_reg_reg[0]/C
                               or_ln23_30_reg_1019_reg[0]/D   5.678         
icmp_ln19_reg_934_pp0_iter1_reg_reg[0]/C
                               or_ln23_28_reg_1012_reg[0]/D   5.773         
icmp_ln19_reg_934_pp0_iter1_reg_reg[0]/C
                               is_padding_reg_987_reg[0]/D    5.944         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[2]/R
                                                              6.765         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[3]/R
                                                              6.765         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[4]/R
                                                              6.765         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten_reg_153_reg[0]/R
                                                              6.899         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten_reg_153_reg[2]/R
                                                              6.899         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten_reg_153_reg[3]/R
                                                              6.899         
indvar_flatten52_reg_142_reg[1]/C
                               kk_reg_176_reg[0]/R            6.899         
indvar_flatten52_reg_142_reg[1]/C
                               kk_reg_176_reg[1]/R            6.899         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_reg_981_reg[6]/D     6.902         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_reg_981_reg[5]/D     6.904         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_mid1_reg_1006_reg[6]/D
                                                              6.907         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten_reg_153_reg[1]/R
                                                              6.920         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_mid1_reg_1006_reg[7]/D
                                                              6.933         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_reg_981_reg[7]/D     6.936         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[0]/R
                                                              7.020         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[1]/R
                                                              7.020         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_mid1_reg_1006_reg[5]/D
                                                              7.221         
indvar_flatten_reg_153_reg[3]/C
                               select_ln20_26_reg_965_reg[1]/D
                                                              7.260         
ap_CS_fsm_reg[0]/C             ii_reg_187_reg[0]/D            7.358         
indvar_flatten52_reg_142_reg[1]/C
                               select_ln20_26_reg_965_reg[0]/CE
                                                              7.400         
indvar_flatten52_reg_142_reg[1]/C
                               select_ln20_26_reg_965_reg[1]/CE
                                                              7.400         
select_ln19_36_reg_999_reg[0]/C
                               select_ln19_36_reg_999_reg[1]/D
                                                              7.521         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[13]/CE  7.556         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[14]/CE  7.556         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_reg_981_reg[1]/D     7.566         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_reg_981_reg[2]/D     7.592         
icmp_ln19_reg_934_reg[0]/C     p_cast1_i_mid1_reg_1006_reg[1]/CE
                                                              7.609         
icmp_ln19_reg_934_reg[0]/C     p_cast1_i_mid1_reg_1006_reg[2]/CE
                                                              7.609         
icmp_ln19_reg_934_reg[0]/C     p_cast1_i_mid1_reg_1006_reg[3]/CE
                                                              7.609         
icmp_ln19_reg_934_reg[0]/C     p_cast1_i_mid1_reg_1006_reg[4]/CE
                                                              7.609         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[12]/CE   7.612         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[13]/CE   7.612         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[14]/CE   7.612         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[15]/CE   7.612         
select_ln19_36_reg_999_reg[0]/C
                               p_cast1_i_reg_981_reg[3]/D     7.636         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[8]/CE   7.655         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[15]/CE  7.707         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[7]/CE   7.707         
icmp_ln19_reg_934_reg[0]/C     select_ln19_36_reg_999_reg[0]/CE
                                                              7.707         
icmp_ln19_reg_934_reg[0]/C     select_ln19_36_reg_999_reg[1]/CE
                                                              7.707         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[10]/CE   7.711         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[11]/CE   7.711         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[8]/CE    7.711         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[9]/CE    7.711         
indvar_flatten_reg_153_reg[3]/C
                               add_ln20_reg_953_reg[1]/D      7.721         
icmp_ln19_reg_934_reg[0]/C     or_ln23_28_reg_1012_reg[0]/CE  7.724         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten_reg_153_reg[0]/CE
                                                              7.743         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten_reg_153_reg[2]/CE
                                                              7.743         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten_reg_153_reg[3]/CE
                                                              7.743         
indvar_flatten52_reg_142_reg[1]/C
                               kk_reg_176_reg[0]/CE           7.743         
indvar_flatten52_reg_142_reg[1]/C
                               kk_reg_176_reg[1]/CE           7.743         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten_reg_153_reg[1]/CE
                                                              7.748         
icmp_ln19_reg_934_reg[0]/C     p_cast1_i_mid1_reg_1006_reg[0]/CE
                                                              7.760         
icmp_ln19_reg_934_reg[0]/C     p_cast1_i_mid1_reg_1006_reg[5]/CE
                                                              7.760         
icmp_ln19_reg_934_reg[0]/C     p_cast1_i_mid1_reg_1006_reg[6]/CE
                                                              7.760         
icmp_ln19_reg_934_reg[0]/C     p_cast1_i_mid1_reg_1006_reg[7]/CE
                                                              7.760         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[2]/CE
                                                              7.768         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[3]/CE
                                                              7.768         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[4]/CE
                                                              7.768         
jj_reg_164_reg[1]/C            empty_132_reg_994_reg[15]/D    7.770         
jj_reg_164_reg[1]/C            empty_132_reg_994_reg[13]/D    7.784         
icmp_ln19_reg_934_pp0_iter1_reg_reg[0]/C
                               p_cast1_i_mid1_reg_1006_reg[1]/D
                                                              7.798         
icmp_ln19_reg_934_pp0_iter1_reg_reg[0]/C
                               p_cast1_i_mid1_reg_1006_reg[3]/D
                                                              7.800         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[11]/CE  7.806         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[4]/CE    7.818         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[5]/CE    7.818         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[6]/CE    7.818         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[7]/CE    7.818         
jj_reg_164_reg[1]/C            empty_132_reg_994_reg[14]/D    7.827         
icmp_ln19_reg_934_pp0_iter1_reg_reg[0]/C
                               p_cast1_i_mid1_reg_1006_reg[2]/D
                                                              7.832         
indvar_flatten_reg_153_reg[3]/C
                               select_ln20_26_reg_965_reg[0]/D
                                                              7.833         
icmp_ln19_reg_934_reg[0]/C     or_ln23_30_reg_1019_reg[0]/CE  7.837         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[0]/CE
                                                              7.849         
indvar_flatten52_reg_142_reg[1]/C
                               indvar_flatten52_reg_142_reg[1]/CE
                                                              7.849         
jj_reg_164_reg[1]/C            empty_132_reg_994_reg[12]/D    7.850         
ap_CS_fsm_reg[0]/C             p_mid140_reg_924_reg[2]/CE     7.859         
ap_CS_fsm_reg[0]/C             p_mid140_reg_924_reg[3]/CE     7.859         
ap_CS_fsm_reg[0]/C             p_mid140_reg_924_reg[4]/CE     7.859         
jj_reg_164_reg[1]/C            empty_132_reg_994_reg[11]/D    7.862         
jj_reg_164_reg[1]/C            empty_132_reg_994_reg[9]/D     7.876         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[1]/CE   7.890         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[9]/CE   7.890         
add_ln20_reg_953_reg[1]/C      p_mid1_reg_1026_reg[15]/D      7.911         
add_ln20_reg_953_reg[1]/C      p_mid1_reg_1026_reg[13]/D      7.915         
jj_reg_164_reg[1]/C            empty_132_reg_994_reg[10]/D    7.919         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[3]/CE   7.921         
and_ln19_reg_947_pp0_iter2_reg_reg[0]/C
                               lshr_ln32_reg_1046_reg[4]/CE   7.921         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[0]/CE    7.926         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[1]/CE    7.926         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[2]/CE    7.926         
icmp_ln20_reg_938_reg[0]/C     empty_132_reg_994_reg[3]/CE    7.926         
ap_enable_reg_pp0_iter1_reg/C  ap_enable_reg_pp0_iter3_reg/D  7.930         
ap_CS_fsm_reg[0]/C             p_mid140_reg_924_reg[10]/CE    7.938         
ap_CS_fsm_reg[0]/C             p_mid140_reg_924_reg[11]/CE    7.938         
ap_CS_fsm_reg[0]/C             p_mid140_reg_924_reg[12]/CE    7.938         
ap_CS_fsm_reg[0]/C             p_mid140_reg_924_reg[9]/CE     7.938         
jj_reg_164_reg[1]/C            empty_132_reg_994_reg[8]/D     7.942         



