
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003369                       # Number of seconds simulated
sim_ticks                                  3369346239                       # Number of ticks simulated
final_tick                               574872269358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58633                       # Simulator instruction rate (inst/s)
host_op_rate                                    77022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  93890                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893296                       # Number of bytes of host memory used
host_seconds                                 35885.92                       # Real time elapsed on the host
sim_insts                                  2104085818                       # Number of instructions simulated
sim_ops                                    2763992312                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        97792                       # Number of bytes read from this memory
system.physmem.bytes_read::total               315904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        88832                       # Number of bytes written to this memory
system.physmem.bytes_written::total             88832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1674                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          764                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2468                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             694                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  694                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       607833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63594533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       531854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29024028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                93758248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       607833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       531854                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1139687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26364759                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26364759                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26364759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       607833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63594533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       531854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29024028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120123006                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8079968                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873928                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510525                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185508                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1410181                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374537                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5862                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15985120                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873928                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582091                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291498                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909446                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        413189                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668057                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7811191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4519693     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163934      2.10%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298585      3.82%     63.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280743      3.59%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456828      5.85%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475654      6.09%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114838      1.47%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85811      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415105     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7811191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355686                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.978364                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493536                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       399780                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182903                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12774                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722188                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17889038                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722188                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3642927                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         151696                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43923                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045022                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       205426                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17405231                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69256                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23122989                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79239592                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79239592                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8209939                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2046                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           549883                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9655                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197539                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16455960                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13845270                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18647                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5024571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13779483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7811191                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840250                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2743949     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1450881     18.57%     53.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1258285     16.11%     69.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773508      9.90%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805252     10.31%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472913      6.05%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211835      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55832      0.71%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38736      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7811191                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54923     66.10%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18023     21.69%     87.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10144     12.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10865671     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109634      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2373503     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495462      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13845270                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.713530                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              83090                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.006001                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35603467                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21482581                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13384687                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13928360                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34590                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782448                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144108                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722188                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          89917                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6099                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16457965                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19892                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667402                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583049                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208463                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13580833                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279795                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264436                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762849                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048888                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483054                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.680803                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13400244                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13384687                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219804                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20104230                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.656527                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408859                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5086251                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185799                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7089003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604143                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3292408     46.44%     46.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494585     21.08%     67.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833788     11.76%     79.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283693      4.00%     83.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272785      3.85%     87.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113674      1.60%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298498      4.21%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88536      1.25%     94.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411036      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7089003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411036                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23135996                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33638861                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 268777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.807997                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.807997                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.237629                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.237629                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62797521                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17556199                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18411553                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8079968                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2953231                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2408206                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198636                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1236488                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1147886                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          316934                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8896                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2952090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16227911                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2953231                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1464820                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3597902                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1052818                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        527703                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1456528                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7929516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4331614     54.63%     54.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          237680      3.00%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          440159      5.55%     63.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          442425      5.58%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          274555      3.46%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          220420      2.78%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          136919      1.73%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          129033      1.63%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1716711     21.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7929516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365500                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008413                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3079436                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       521941                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3455342                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21296                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        851500                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       499156                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19454602                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        851500                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3304306                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          96774                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       118501                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3247484                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       310947                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18753277                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        129448                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95288                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26353002                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87466854                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87466854                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16233055                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10119846                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3322                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1598                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           869847                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1732247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       883299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11594                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       349978                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17667472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14052937                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27821                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6004044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18366659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7929516                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772231                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2735610     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1705204     21.50%     56.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1158516     14.61%     70.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       740887      9.34%     79.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       778408      9.82%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       376298      4.75%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       297863      3.76%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68100      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68630      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7929516                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87369     72.66%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16524     13.74%     86.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16348     13.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11757038     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188718      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1598      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1360318      9.68%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       745265      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14052937                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739232                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120241                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008556                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36183448                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23674748                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13728410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14173178                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44556                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674187                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213047                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        851500                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          49276                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8546                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17670675                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1732247                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       883299                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1598                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6711                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110944                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234130                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13864810                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1297215                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       188123                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2025598                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1965830                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            728383                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.715949                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13732889                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13728410                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8746776                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25095233                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699067                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348543                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9453779                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11640055                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6030599                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200774                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7078015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.644537                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144258                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2707809     38.26%     38.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1972767     27.87%     66.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       818134     11.56%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       408774      5.78%     83.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       408919      5.78%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166345      2.35%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168001      2.37%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88837      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       338429      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7078015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9453779                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11640055                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1728301                       # Number of memory references committed
system.switch_cpus1.commit.loads              1058052                       # Number of loads committed
system.switch_cpus1.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1679988                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10486855                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240041                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       338429                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24410240                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36193466                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 150452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9453779                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11640055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9453779                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854681                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854681                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170027                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170027                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62276191                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19079466                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17877493                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3196                       # number of misc regfile writes
system.l20.replacements                          1690                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          136059                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5786                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.515209                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  69                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.383756                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   858.103713                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3153.512531                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003756                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.209498                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769901                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3363                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3363                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             851                       # number of Writeback hits
system.l20.Writeback_hits::total                  851                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3363                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3363                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3363                       # number of overall hits
system.l20.overall_hits::total                   3363                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1674                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1690                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1674                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1690                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1674                       # number of overall misses
system.l20.overall_misses::total                 1690                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2234644                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    170857584                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      173092228                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2234644                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    170857584                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       173092228                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2234644                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    170857584                       # number of overall miss cycles
system.l20.overall_miss_latency::total      173092228                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5037                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5053                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          851                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              851                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5037                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5053                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5037                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5053                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332341                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.334455                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.332341                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.334455                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.332341                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.334455                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 139665.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 102065.462366                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102421.436686                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 139665.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 102065.462366                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102421.436686                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 139665.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 102065.462366                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102421.436686                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 275                       # number of writebacks
system.l20.writebacks::total                      275                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1674                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1690                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1674                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1690                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1674                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1690                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2114416                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    158312386                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    160426802                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2114416                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    158312386                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    160426802                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2114416                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    158312386                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    160426802                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332341                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.334455                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.332341                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.334455                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.332341                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.334455                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       132151                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94571.317802                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 94927.101775                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       132151                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 94571.317802                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 94927.101775                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       132151                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 94571.317802                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 94927.101775                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           779                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          276629                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4875                       # Sample count of references to valid blocks.
system.l21.avg_refs                         56.744410                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.203999                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.958630                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   382.044163                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3615.793208                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020558                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003408                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.093273                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.882762                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2979                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2979                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             937                       # number of Writeback hits
system.l21.Writeback_hits::total                  937                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2979                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2979                       # number of overall hits
system.l21.overall_hits::total                   2979                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          764                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  778                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          764                       # number of demand (read+write) misses
system.l21.demand_misses::total                   778                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          764                       # number of overall misses
system.l21.overall_misses::total                  778                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1245454                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     79063843                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       80309297                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1245454                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     79063843                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        80309297                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1245454                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     79063843                       # number of overall miss cycles
system.l21.overall_miss_latency::total       80309297                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3743                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3757                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          937                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              937                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3743                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3757                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3743                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3757                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.204114                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.207080                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.204114                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.207080                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.204114                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.207080                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        88961                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103486.705497                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103225.317481                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        88961                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103486.705497                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103225.317481                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        88961                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103486.705497                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103225.317481                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 419                       # number of writebacks
system.l21.writebacks::total                      419                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          764                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             778                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          764                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              778                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          764                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             778                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1140642                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     73199192                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     74339834                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1140642                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     73199192                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     74339834                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1140642                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     73199192                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     74339834                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.204114                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.207080                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.204114                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.207080                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.204114                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.207080                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81474.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95810.460733                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95552.485861                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 81474.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95810.460733                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95552.485861                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 81474.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95810.460733                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95552.485861                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.855691                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700152                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844751.661142                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.855691                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668038                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668038                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668038                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668038                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668038                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668038                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2985793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2985793                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2985793                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2985793                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2985793                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2985793                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668057                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668057                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668057                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668057                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       157147                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       157147                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       157147                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       157147                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       157147                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       157147                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2250921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2250921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2250921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2250921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2250921                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2250921                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 140682.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 140682.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 140682.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 140682.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 140682.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 140682.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5037                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935280                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5293                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42307.817873                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.058312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.941688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777572                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222428                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2066922                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2066922                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2503862                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2503862                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2503862                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2503862                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16448                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16448                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16448                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16448                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16448                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16448                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1134721995                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1134721995                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1134721995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1134721995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1134721995                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1134721995                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520310                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520310                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520310                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520310                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007895                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006526                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006526                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006526                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006526                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 68988.448140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68988.448140                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68988.448140                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68988.448140                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68988.448140                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68988.448140                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          851                       # number of writebacks
system.cpu0.dcache.writebacks::total              851                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11411                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11411                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11411                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11411                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11411                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11411                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5037                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5037                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5037                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    195879525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    195879525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    195879525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    195879525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    195879525                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    195879525                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002418                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38888.132817                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38888.132817                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38888.132817                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38888.132817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38888.132817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38888.132817                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958599                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086096196                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345780.120950                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958599                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022370                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1456512                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1456512                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1456512                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1456512                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1456512                       # number of overall hits
system.cpu1.icache.overall_hits::total        1456512                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1442881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1442881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1442881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1442881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1442881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1442881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1456528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1456528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1456528                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1456528                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1456528                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1456528                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 90180.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90180.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 90180.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90180.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 90180.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90180.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1259454                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1259454                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1259454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1259454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1259454                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1259454                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        89961                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        89961                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        89961                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        89961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        89961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        89961                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3743                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166216010                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3999                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41564.393598                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.147665                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.852335                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856046                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143954                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       989269                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         989269                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       667103                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        667103                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1598                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1598                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1598                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1656372                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1656372                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1656372                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1656372                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9745                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9745                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9745                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9745                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9745                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9745                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    455086393                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    455086393                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    455086393                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    455086393                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    455086393                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    455086393                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       999014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       999014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       667103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       667103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1666117                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1666117                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1666117                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1666117                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009755                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009755                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005849                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005849                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005849                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005849                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46699.475936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46699.475936                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46699.475936                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46699.475936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46699.475936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46699.475936                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          937                       # number of writebacks
system.cpu1.dcache.writebacks::total              937                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6002                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6002                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3743                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3743                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3743                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3743                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3743                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3743                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     98615730                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     98615730                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     98615730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     98615730                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     98615730                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     98615730                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26346.708523                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26346.708523                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26346.708523                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26346.708523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26346.708523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26346.708523                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
