Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 15 18:16:02 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          369         
TIMING-18  Warning   Missing input or output delay  35          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (53)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (53)
----------------------
 There are 53 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.499   -11143.678                    403                 1801        0.139        0.000                      0                 1801        4.500        0.000                       0                   635  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -31.499   -11143.678                    403                 1801        0.139        0.000                      0                 1801        4.500        0.000                       0                   635  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          403  Failing Endpoints,  Worst Slack      -31.499ns,  Total Violation   -11143.678ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.499ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_2_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.209ns  (logic 10.164ns (24.664%)  route 31.045ns (75.336%))
  Logic Levels:           50  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=27 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.218    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26/O[0]
                         net (fo=2, routed)           0.819    42.256    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.295    42.551 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12/O
                         net (fo=3, routed)           0.463    43.014    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124    43.138 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_comp/O
                         net (fo=1, routed)           0.570    43.708    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0_repN
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    43.832 f  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp/O
                         net (fo=2, routed)           0.667    44.499    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    44.623 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=32, routed)          1.029    45.652    betaCPU/control_unit/M_correct_letter_2_q_reg[4]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124    45.776 r  betaCPU/control_unit/M_input_letter_2_q[4]_i_1/O
                         net (fo=5, routed)           0.641    46.417    betaCPU/r/M_input_letter_2_q_reg[4]_0[0]
    SLICE_X61Y70         FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.497    14.901    betaCPU/r/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[3]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.919    betaCPU/r/M_input_letter_2_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -46.417    
  -------------------------------------------------------------------
                         slack                                -31.499    

Slack (VIOLATED) :        -31.488ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_3_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.208ns  (logic 10.164ns (24.665%)  route 31.044ns (75.335%))
  Logic Levels:           50  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=27 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.218    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26/O[0]
                         net (fo=2, routed)           0.819    42.256    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.295    42.551 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12/O
                         net (fo=3, routed)           0.463    43.014    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124    43.138 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_comp/O
                         net (fo=1, routed)           0.570    43.708    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0_repN
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    43.832 f  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp/O
                         net (fo=2, routed)           0.667    44.499    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    44.623 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=32, routed)          0.812    45.435    betaCPU/control_unit/M_correct_letter_2_q_reg[4]
    SLICE_X59Y65         LUT6 (Prop_lut6_I2_O)        0.124    45.559 r  betaCPU/control_unit/M_input_letter_3_q[4]_i_1/O
                         net (fo=5, routed)           0.857    46.416    betaCPU/r/M_input_letter_3_q_reg[4]_0[0]
    SLICE_X59Y59         FDRE                                         r  betaCPU/r/M_input_letter_3_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.506    14.910    betaCPU/r/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  betaCPU/r/M_input_letter_3_q_reg[0]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X59Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.928    betaCPU/r/M_input_letter_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -46.416    
  -------------------------------------------------------------------
                         slack                                -31.488    

Slack (VIOLATED) :        -31.404ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.280ns  (logic 11.020ns (26.696%)  route 30.260ns (73.304%))
  Logic Levels:           51  (CARRY4=11 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.340 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/O[2]
                         net (fo=3, routed)           0.627    41.967    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_5
    SLICE_X61Y62         LUT3 (Prop_lut3_I2_O)        0.301    42.268 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_7/O
                         net (fo=1, routed)           0.592    42.860    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_7_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.124    42.984 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_2_comp/O
                         net (fo=8, routed)           0.456    43.439    reset_cond/FSM_onehot_M_game_fsm_q[10]_i_2_n_0_alias
    SLICE_X59Y62         LUT4 (Prop_lut4_I1_O)        0.124    43.563 r  reset_cond/M_guess_2_letter_1_q[5]_i_13_comp/O
                         net (fo=1, routed)           0.000    43.563    reset_cond/M_guess_2_letter_1_q[5]_i_13_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.113 r  reset_cond/M_guess_2_letter_1_q_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.113    reset_cond/M_guess_2_letter_1_q_reg[5]_i_6_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.335 r  reset_cond/M_word_index_q_reg[9]_i_5/O[0]
                         net (fo=1, routed)           0.411    44.746    betaCPU/control_unit/in14[3]
    SLICE_X60Y64         LUT5 (Prop_lut5_I3_O)        0.299    45.045 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_comp/O
                         net (fo=1, routed)           0.595    45.640    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I2_O)        0.124    45.764 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_2/O
                         net (fo=14, routed)          0.723    46.488    betaCPU/r/D[6]
    SLICE_X62Y64         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.504    14.908    betaCPU/r/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[6]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)       -0.061    15.084    betaCPU/r/M_guess_4_letter_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -46.488    
  -------------------------------------------------------------------
                         slack                                -31.404    

Slack (VIOLATED) :        -31.394ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_3_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.274ns  (logic 11.020ns (26.700%)  route 30.254ns (73.300%))
  Logic Levels:           51  (CARRY4=11 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=6 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.340 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/O[2]
                         net (fo=3, routed)           0.627    41.967    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_5
    SLICE_X61Y62         LUT3 (Prop_lut3_I2_O)        0.301    42.268 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_7/O
                         net (fo=1, routed)           0.592    42.860    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_7_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.124    42.984 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_2_comp/O
                         net (fo=8, routed)           0.456    43.439    reset_cond/FSM_onehot_M_game_fsm_q[10]_i_2_n_0_alias
    SLICE_X59Y62         LUT4 (Prop_lut4_I1_O)        0.124    43.563 r  reset_cond/M_guess_2_letter_1_q[5]_i_13_comp/O
                         net (fo=1, routed)           0.000    43.563    reset_cond/M_guess_2_letter_1_q[5]_i_13_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.113 r  reset_cond/M_guess_2_letter_1_q_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.113    reset_cond/M_guess_2_letter_1_q_reg[5]_i_6_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.335 r  reset_cond/M_word_index_q_reg[9]_i_5/O[0]
                         net (fo=1, routed)           0.411    44.746    betaCPU/control_unit/in14[3]
    SLICE_X60Y64         LUT5 (Prop_lut5_I3_O)        0.299    45.045 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_comp/O
                         net (fo=1, routed)           0.595    45.640    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I2_O)        0.124    45.764 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_2/O
                         net (fo=14, routed)          0.718    46.482    betaCPU/r/D[6]
    SLICE_X61Y61         FDRE                                         r  betaCPU/r/M_guess_3_letter_3_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.505    14.909    betaCPU/r/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  betaCPU/r/M_guess_3_letter_3_q_reg[6]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)       -0.043    15.089    betaCPU/r/M_guess_3_letter_3_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -46.482    
  -------------------------------------------------------------------
                         slack                                -31.394    

Slack (VIOLATED) :        -31.353ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_4_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.070ns  (logic 10.164ns (24.748%)  route 30.906ns (75.252%))
  Logic Levels:           50  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=6 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.218    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26/O[0]
                         net (fo=2, routed)           0.819    42.256    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.295    42.551 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12/O
                         net (fo=3, routed)           0.463    43.014    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124    43.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_comp/O
                         net (fo=1, routed)           0.570    43.708    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0_repN
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    43.832 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp/O
                         net (fo=2, routed)           0.667    44.499    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    44.623 f  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=32, routed)          0.959    45.582    betaCPU/control_unit/M_correct_letter_2_q_reg[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I1_O)        0.124    45.706 r  betaCPU/control_unit/M_guess_2_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.572    46.278    betaCPU/r/M_guess_2_letter_4_q_reg[6]_2[0]
    SLICE_X58Y64         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.503    14.907    betaCPU/r/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[1]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.925    betaCPU/r/M_guess_2_letter_4_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -46.278    
  -------------------------------------------------------------------
                         slack                                -31.353    

Slack (VIOLATED) :        -31.353ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_4_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.070ns  (logic 10.164ns (24.748%)  route 30.906ns (75.252%))
  Logic Levels:           50  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=6 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.218    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26/O[0]
                         net (fo=2, routed)           0.819    42.256    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.295    42.551 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12/O
                         net (fo=3, routed)           0.463    43.014    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124    43.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_comp/O
                         net (fo=1, routed)           0.570    43.708    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0_repN
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    43.832 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp/O
                         net (fo=2, routed)           0.667    44.499    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    44.623 f  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=32, routed)          0.959    45.582    betaCPU/control_unit/M_correct_letter_2_q_reg[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I1_O)        0.124    45.706 r  betaCPU/control_unit/M_guess_2_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.572    46.278    betaCPU/r/M_guess_2_letter_4_q_reg[6]_2[0]
    SLICE_X58Y64         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.503    14.907    betaCPU/r/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[2]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.925    betaCPU/r/M_guess_2_letter_4_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -46.278    
  -------------------------------------------------------------------
                         slack                                -31.353    

Slack (VIOLATED) :        -31.353ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_4_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.070ns  (logic 10.164ns (24.748%)  route 30.906ns (75.252%))
  Logic Levels:           50  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=6 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.218    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26/O[0]
                         net (fo=2, routed)           0.819    42.256    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.295    42.551 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12/O
                         net (fo=3, routed)           0.463    43.014    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124    43.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_comp/O
                         net (fo=1, routed)           0.570    43.708    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0_repN
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    43.832 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp/O
                         net (fo=2, routed)           0.667    44.499    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    44.623 f  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=32, routed)          0.959    45.582    betaCPU/control_unit/M_correct_letter_2_q_reg[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I1_O)        0.124    45.706 r  betaCPU/control_unit/M_guess_2_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.572    46.278    betaCPU/r/M_guess_2_letter_4_q_reg[6]_2[0]
    SLICE_X58Y64         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.503    14.907    betaCPU/r/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[3]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.925    betaCPU/r/M_guess_2_letter_4_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -46.278    
  -------------------------------------------------------------------
                         slack                                -31.353    

Slack (VIOLATED) :        -31.353ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_4_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.070ns  (logic 10.164ns (24.748%)  route 30.906ns (75.252%))
  Logic Levels:           50  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=6 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.218    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26/O[0]
                         net (fo=2, routed)           0.819    42.256    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.295    42.551 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12/O
                         net (fo=3, routed)           0.463    43.014    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124    43.138 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_comp/O
                         net (fo=1, routed)           0.570    43.708    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0_repN
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    43.832 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp/O
                         net (fo=2, routed)           0.667    44.499    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    44.623 f  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=32, routed)          0.959    45.582    betaCPU/control_unit/M_correct_letter_2_q_reg[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I1_O)        0.124    45.706 r  betaCPU/control_unit/M_guess_2_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.572    46.278    betaCPU/r/M_guess_2_letter_4_q_reg[6]_2[0]
    SLICE_X58Y64         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.503    14.907    betaCPU/r/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[5]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.925    betaCPU/r/M_guess_2_letter_4_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -46.278    
  -------------------------------------------------------------------
                         slack                                -31.353    

Slack (VIOLATED) :        -31.338ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_3_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.058ns  (logic 10.164ns (24.755%)  route 30.894ns (75.245%))
  Logic Levels:           50  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=27 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.218    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26/O[0]
                         net (fo=2, routed)           0.819    42.256    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.295    42.551 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12/O
                         net (fo=3, routed)           0.463    43.014    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124    43.138 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_comp/O
                         net (fo=1, routed)           0.570    43.708    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0_repN
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    43.832 f  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp/O
                         net (fo=2, routed)           0.667    44.499    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    44.623 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=32, routed)          0.812    45.435    betaCPU/control_unit/M_correct_letter_2_q_reg[4]
    SLICE_X59Y65         LUT6 (Prop_lut6_I2_O)        0.124    45.559 r  betaCPU/control_unit/M_input_letter_3_q[4]_i_1/O
                         net (fo=5, routed)           0.708    46.266    betaCPU/r/M_input_letter_3_q_reg[4]_0[0]
    SLICE_X61Y58         FDRE                                         r  betaCPU/r/M_input_letter_3_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.507    14.911    betaCPU/r/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  betaCPU/r/M_input_letter_3_q_reg[2]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.929    betaCPU/r/M_input_letter_3_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -46.267    
  -------------------------------------------------------------------
                         slack                                -31.338    

Slack (VIOLATED) :        -31.330ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_2_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        41.061ns  (logic 10.164ns (24.754%)  route 30.897ns (75.246%))
  Logic Levels:           50  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=27 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]_replica/Q
                         net (fo=4, routed)           1.131     6.795    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.919 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37/O
                         net (fo=4, routed)           0.442     7.361    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_27/O
                         net (fo=28, routed)          0.770     8.255    betaCPU/r/M_control_unit_regfile_ra[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.379 f  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_14/O
                         net (fo=2, routed)           1.002     9.381    betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.505 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_5/O
                         net (fo=38, routed)          0.436     9.941    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124    10.065 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85/O
                         net (fo=1, routed)           0.000    10.065    betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_85_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.312 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65/O[0]
                         net (fo=4, routed)           1.365    11.678    betaCPU/control_unit/in27[1]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.977 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7/O
                         net (fo=5, routed)           0.782    12.759    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_alias
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp/O
                         net (fo=2, routed)           0.466    13.349    betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.473 r  betaCPU/r/M_guess_2_letter_1_q[6]_i_55/O
                         net (fo=4, routed)           0.726    14.199    betaCPU/game_alu/M_guess_2_letter_4_q_reg[6]_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.323 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp/O
                         net (fo=1, routed)           0.000    14.323    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.675 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[3]
                         net (fo=3, routed)           0.614    15.288    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.307    15.595 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13/O
                         net (fo=3, routed)           0.559    16.155    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_13_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.124    16.279 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_4/O
                         net (fo=8, routed)           1.161    17.440    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.564 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_69/O
                         net (fo=1, routed)           1.257    18.821    reset_cond/M_matrix1_letter_address_dff_q[4]_i_62
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.124    18.945 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_57/O
                         net (fo=66, routed)          1.125    20.070    betaCPU/control_unit/M_stage_q_reg[3]_8_alias
    SLICE_X58Y60         LUT3 (Prop_lut3_I2_O)        0.124    20.194 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp/O
                         net (fo=1, routed)           1.157    21.351    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[22]_0_repN_alias
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    21.475 f  betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2/O
                         net (fo=2, routed)           0.532    22.007    betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    22.131 r  betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_1/O
                         net (fo=1, routed)           0.930    23.061    betaCPU/game_alu/M_guess_2_letter_4_q_reg[5]_0_repN_1_alias
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.185 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1/O
                         net (fo=1, routed)           0.000    23.185    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.415 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[1]
                         net (fo=4, routed)           1.038    24.453    reset_cond/M_stage_q_reg[3][1]_alias
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.306    24.759 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp/O
                         net (fo=52, routed)          0.731    25.489    reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.613 r  reset_cond/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=11, routed)          0.290    25.904    reset_cond/M_control_unit_regfile_out_b[3]
    SLICE_X63Y56         LUT4 (Prop_lut4_I2_O)        0.124    26.028 r  reset_cond/FSM_onehot_M_game_fsm_q[10]_i_41/O
                         net (fo=1, routed)           0.719    26.747    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_i_14[0]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.871 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_32/O
                         net (fo=1, routed)           0.000    26.871    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[3]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    27.126 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[3]
                         net (fo=4, routed)           0.491    27.617    reset_cond/O[3]_alias
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.307    27.924 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp/O
                         net (fo=43, routed)          1.023    28.947    reset_cond/M_stage_q_reg[3]_5
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.071 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.480    29.551    reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    29.675 r  reset_cond/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=8, routed)           0.299    29.974    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp/O
                         net (fo=1, routed)           0.611    30.709    betaCPU/control_unit/M_game_alu_b[1]
    SLICE_X60Y59         LUT5 (Prop_lut5_I3_O)        0.124    30.833 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_34/O
                         net (fo=1, routed)           0.000    30.833    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.411 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/O[2]
                         net (fo=4, routed)           0.504    31.915    reset_cond/O[2]_alias
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.301    32.216 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1/O
                         net (fo=24, routed)          0.401    32.617    reset_cond/M_stage_q_reg[3]_6
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124    32.741 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_21/O
                         net (fo=24, routed)          2.196    34.937    reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I2_O)        0.124    35.061 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_4/O
                         net (fo=1, routed)           0.000    35.061    reset_cond/M_matrix1_letter_address_dff_q[0]_i_4_n_0
    SLICE_X64Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    35.275 r  reset_cond/M_matrix1_letter_address_dff_q_reg[0]_i_2/O
                         net (fo=7, routed)           0.639    35.913    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.297    36.210 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp/O
                         net (fo=1, routed)           0.000    36.210    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_10[0]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.723 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.723    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.942 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/O[0]
                         net (fo=4, routed)           0.597    37.539    reset_cond/M_stage_q_reg[3][0]_alias
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.295    37.834 f  reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp/O
                         net (fo=59, routed)          1.592    39.426    reset_cond/M_stage_q_reg[3]_4
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    39.550 r  reset_cond/M_matrix1_letter_address_dff_q[4]_i_7/O
                         net (fo=9, routed)           0.187    39.737    betaCPU/M_control_unit_regfile_out_b[4]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124    39.861 r  betaCPU/FSM_onehot_M_game_fsm_q[31]_i_16/O
                         net (fo=1, routed)           0.603    40.464    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_i_6
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    40.588 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[31]_i_15/O
                         net (fo=1, routed)           0.000    40.588    betaCPU/game_alu/M_guess_2_letter_1_q[4]_i_10[0]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.101 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.101    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.218    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26/O[0]
                         net (fo=2, routed)           0.819    42.256    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.295    42.551 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12/O
                         net (fo=3, routed)           0.463    43.014    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_12_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124    43.138 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_comp/O
                         net (fo=1, routed)           0.570    43.708    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0_repN
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    43.832 f  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp/O
                         net (fo=2, routed)           0.667    44.499    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.124    44.623 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=32, routed)          1.029    45.652    betaCPU/control_unit/M_correct_letter_2_q_reg[4]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124    45.776 r  betaCPU/control_unit/M_input_letter_2_q[4]_i_1/O
                         net (fo=5, routed)           0.493    46.269    betaCPU/r/M_input_letter_2_q_reg[4]_0[0]
    SLICE_X65Y65         FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.503    14.907    betaCPU/r/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[1]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X65Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.939    betaCPU/r/M_input_letter_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -46.269    
  -------------------------------------------------------------------
                         slack                                -31.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.560     1.504    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.087     1.732    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[1]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.777    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.830     2.019    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.121     1.638    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X62Y54         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDSE (Prop_fdse_C_Q)         0.141     1.678 r  betaCPU/random_number_generator/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.062     1.740    betaCPU/random_number_generator/M_x_q[30]
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  betaCPU/random_number_generator/M_w_q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.785    betaCPU/random_number_generator/M_w_q[22]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.863     2.053    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[22]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.092     1.642    betaCPU/random_number_generator/M_w_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X61Y51         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDSE (Prop_fdse_C_Q)         0.141     1.678 r  betaCPU/random_number_generator/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.099     1.777    betaCPU/random_number_generator/M_x_q[10]
    SLICE_X60Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.822 r  betaCPU/random_number_generator/M_w_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.822    betaCPU/random_number_generator/M_w_q[13]_i_1_n_0
    SLICE_X60Y51         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.863     2.052    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X60Y51         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[13]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         FDSE (Hold_fdse_C_D)         0.120     1.670    betaCPU/random_number_generator/M_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  betaCPU/random_number_generator/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.103     1.781    betaCPU/random_number_generator/M_x_q[24]
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.826 r  betaCPU/random_number_generator/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.826    betaCPU/random_number_generator/M_w_q[24]_i_1_n_0
    SLICE_X60Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.863     2.052    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[24]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.121     1.671    betaCPU/random_number_generator/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_w_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  betaCPU/random_number_generator/M_w_q_reg[25]/Q
                         net (fo=3, routed)           0.114     1.792    betaCPU/random_number_generator/M_w_q_reg_n_0_[25]
    SLICE_X64Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  betaCPU/random_number_generator/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.837    betaCPU/random_number_generator/M_w_q[6]_i_1_n_0
    SLICE_X64Y53         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.863     2.053    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X64Y53         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[6]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X64Y53         FDSE (Hold_fdse_C_D)         0.121     1.671    betaCPU/random_number_generator/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.469%)  route 0.138ns (42.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.594     1.538    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  betaCPU/random_number_generator/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.138     1.816    betaCPU/random_number_generator/M_x_q[9]
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  betaCPU/random_number_generator/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    betaCPU/random_number_generator/M_w_q[1]_i_1_n_0
    SLICE_X60Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.863     2.052    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[1]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.121     1.694    betaCPU/random_number_generator/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.776    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]
    SLICE_X56Y52         LUT5 (Prop_lut5_I1_O)        0.048     1.824 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.824    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[3]_i_1__2_n_0
    SLICE_X56Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.835     2.025    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.131     1.655    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_w_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.361%)  route 0.122ns (39.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.594     1.538    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  betaCPU/random_number_generator/M_w_q_reg[28]/Q
                         net (fo=3, routed)           0.122     1.801    betaCPU/random_number_generator/M_w_q_reg_n_0_[28]
    SLICE_X64Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.846 r  betaCPU/random_number_generator/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    betaCPU/random_number_generator/M_w_q[9]_i_1_n_0
    SLICE_X64Y52         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.864     2.054    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X64Y52         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[9]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y52         FDSE (Hold_fdse_C_D)         0.120     1.674    betaCPU/random_number_generator/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.776    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]
    SLICE_X56Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.821 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.821    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[2]_i_1__2_n_0
    SLICE_X56Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.835     2.025    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.121     1.645    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_y_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_x_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.595     1.539    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  betaCPU/random_number_generator/M_y_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  betaCPU/random_number_generator/M_y_q_reg[15]/Q
                         net (fo=1, routed)           0.113     1.793    betaCPU/random_number_generator/M_y_q[15]
    SLICE_X61Y49         FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.865     2.055    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[15]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.075     1.614    betaCPU/random_number_generator/M_x_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.854ns  (logic 5.522ns (42.959%)  route 7.332ns (57.041%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.558     5.142    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=19, routed)          1.534     7.132    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[0]
    SLICE_X51Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.256 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.000     7.256    betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_17_n_0
    SLICE_X51Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     7.494 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.807     8.301    betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_8_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I3_O)        0.298     8.599 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.599    betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_4_n_0
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     8.811 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.034     9.845    betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_3_n_0
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.327    10.172 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.966    11.138    betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_2_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    11.464 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.991    14.455    outmatrix2_OBUF
    E5                   OBUF (Prop_obuf_I_O)         3.541    17.996 r  outmatrix2_OBUF_inst/O
                         net (fo=0)                   0.000    17.996    outmatrix2
    E5                                                                r  outmatrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.793ns  (logic 5.552ns (43.396%)  route 7.241ns (56.604%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.559     5.143    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[1]/Q
                         net (fo=13, routed)          1.220     6.881    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_matrix3_letter_address[1]
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.005 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_23/O
                         net (fo=1, routed)           0.000     7.005    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_23_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     7.217 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.990     8.207    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_12_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.299     8.506 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     8.506    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_5_n_0
    SLICE_X48Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     8.723 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.815     9.538    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_3_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I0_O)        0.325     9.863 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.569    10.432    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_2_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.328    10.760 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.647    14.407    outmatrix3_OBUF
    D6                   OBUF (Prop_obuf_I_O)         3.529    17.936 r  outmatrix3_OBUF_inst/O
                         net (fo=0)                   0.000    17.936    outmatrix3
    D6                                                                r  outmatrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix4_letter_address_dff_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.482ns  (logic 5.648ns (45.248%)  route 6.834ns (54.752%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.559     5.143    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix4_letter_address_dff_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.419     5.562 r  betaCPU/bottom_matrix_control/M_matrix4_letter_address_dff_q_reg[4]/Q
                         net (fo=13, routed)          1.393     6.955    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_matrix4_letter_address[4]
    SLICE_X54Y52         LUT6 (Prop_lut6_I1_O)        0.299     7.254 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     7.254    betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_14_n_0
    SLICE_X54Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.468 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.881     8.349    betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_6_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I0_O)        0.297     8.646 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.646    betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_4_n_0
    SLICE_X54Y53         MUXF7 (Prop_muxf7_I0_O)      0.241     8.887 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.604     9.492    betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_3_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I0_O)        0.324     9.816 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.801    10.617    betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_2_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.328    10.945 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.154    14.099    outmatrix4_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.526    17.625 r  outmatrix4_OBUF_inst/O
                         net (fo=0)                   0.000    17.625    outmatrix4
    D5                                                                r  outmatrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 5.358ns (45.533%)  route 6.410ns (54.467%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.559     5.143    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/Q
                         net (fo=13, routed)          1.402     7.063    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_matrix1_letter_address[3]
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.187 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     7.187    betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_20_n_0
    SLICE_X43Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     7.404 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.097     8.500    betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_9_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.299     8.799 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.799    betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_4_n_0
    SLICE_X43Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     9.037 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.665     9.702    betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_3_n_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.298    10.000 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.291    10.291    betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_2_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.415 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.956    13.371    outmatrix1_OBUF
    F5                   OBUF (Prop_obuf_I_O)         3.540    16.911 r  outmatrix1_OBUF_inst/O
                         net (fo=0)                   0.000    16.911    outmatrix1
    F5                                                                r  outmatrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.253ns  (logic 4.356ns (42.484%)  route 5.897ns (57.516%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=473, routed)         3.042     8.639    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[34]_2[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.152     8.791 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           2.855    11.646    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.748    15.394 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.394    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.281ns  (logic 4.357ns (46.950%)  route 4.924ns (53.050%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=473, routed)         3.042     8.639    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[34]_2[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.152     8.791 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           1.882    10.673    io_led_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.749    14.422 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.422    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 4.044ns (58.280%)  route 2.895ns (41.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.626     5.210    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  betaCPU/random_number_generator/M_w_q_reg[1]/Q
                         net (fo=7, routed)           2.895     8.623    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    12.148 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.148    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.665ns  (logic 3.981ns (59.731%)  route 2.684ns (40.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.626     5.210    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X63Y53         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  betaCPU/random_number_generator/M_w_q_reg[0]/Q
                         net (fo=4, routed)           2.684     8.350    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    11.875 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.875    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 4.039ns (63.552%)  route 2.317ns (36.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.626     5.210    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  betaCPU/random_number_generator/M_w_q_reg[2]/Q
                         net (fo=4, routed)           2.317     8.045    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.521    11.566 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.566    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.161ns  (logic 4.047ns (65.682%)  route 2.114ns (34.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.626     5.210    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X64Y53         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDSE (Prop_fdse_C_Q)         0.518     5.728 r  betaCPU/random_number_generator/M_w_q_reg[6]/Q
                         net (fo=3, routed)           2.114     7.842    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         3.529    11.371 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.371    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.399ns (75.191%)  route 0.461ns (24.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.594     1.538    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  betaCPU/random_number_generator/M_w_q_reg[4]/Q
                         net (fo=4, routed)           0.461     2.163    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.398 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.398    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.394ns (72.850%)  route 0.519ns (27.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X64Y53         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  betaCPU/random_number_generator/M_w_q_reg[6]/Q
                         net (fo=3, routed)           0.519     2.220    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.450 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.450    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.387ns (72.379%)  route 0.529ns (27.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X64Y54         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  betaCPU/random_number_generator/M_w_q_reg[3]/Q
                         net (fo=4, routed)           0.529     2.230    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.453 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.453    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.371ns (70.841%)  route 0.564ns (29.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  betaCPU/random_number_generator/M_w_q_reg[5]/Q
                         net (fo=4, routed)           0.564     2.242    io_led_OBUF[21]
    P3                   OBUF (Prop_obuf_I_O)         1.230     3.472 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.472    io_led[21]
    P3                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.386ns (69.771%)  route 0.601ns (30.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  betaCPU/random_number_generator/M_w_q_reg[2]/Q
                         net (fo=4, routed)           0.601     2.301    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.524 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.524    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.367ns (64.483%)  route 0.753ns (35.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X63Y53         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDSE (Prop_fdse_C_Q)         0.141     1.678 r  betaCPU/random_number_generator/M_w_q_reg[0]/Q
                         net (fo=4, routed)           0.753     2.431    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.656 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.656    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/random_number_generator/M_w_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.391ns (59.018%)  route 0.966ns (40.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  betaCPU/random_number_generator/M_w_q_reg[1]/Q
                         net (fo=7, routed)           0.966     2.666    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.893 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.893    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.453ns (56.515%)  route 1.118ns (43.485%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.128     1.639 f  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.114     1.753    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[6]
    SLICE_X57Y52         LUT6 (Prop_lut6_I2_O)        0.098     1.851 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.003     2.855    outmatrix4_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.227     4.081 r  outmatrix4_OBUF_inst/O
                         net (fo=0)                   0.000     4.081    outmatrix4
    D5                                                                r  outmatrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.428ns (54.863%)  route 1.175ns (45.137%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.561     1.505    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=4, routed)           0.184     1.829    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[5]
    SLICE_X40Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.991     2.866    outmatrix2_OBUF
    E5                   OBUF (Prop_obuf_I_O)         1.242     4.107 r  outmatrix2_OBUF_inst/O
                         net (fo=0)                   0.000     4.107    outmatrix2
    E5                                                                r  outmatrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.468ns (56.335%)  route 1.138ns (43.665%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.560     1.504    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.128     1.632 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.155     1.787    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[6]
    SLICE_X43Y58         LUT6 (Prop_lut6_I2_O)        0.099     1.886 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.983     2.869    outmatrix1_OBUF
    F5                   OBUF (Prop_obuf_I_O)         1.241     4.110 r  outmatrix1_OBUF_inst/O
                         net (fo=0)                   0.000     4.110    outmatrix1
    F5                                                                r  outmatrix1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.634ns (24.276%)  route 5.097ns (75.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.032     5.542    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           1.065     6.730    reset_cond/M_reset_cond_in
    SLICE_X59Y57         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y57         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]_replica_1/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.724ns  (logic 1.634ns (24.300%)  route 5.090ns (75.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.032     5.542    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           1.058     6.724    reset_cond/M_reset_cond_in
    SLICE_X53Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_1/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_1/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.651ns  (logic 1.634ns (24.566%)  route 5.017ns (75.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.032     5.542    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.985     6.651    reset_cond/M_reset_cond_in
    SLICE_X57Y58         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y58         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica_2/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.488ns  (logic 1.634ns (25.183%)  route 4.854ns (74.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.032     5.542    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.822     6.488    reset_cond/M_reset_cond_in
    SLICE_X51Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.634ns (26.933%)  route 4.433ns (73.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.032     5.542    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.401     6.066    reset_cond/M_reset_cond_in
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.634ns (26.933%)  route 4.433ns (73.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.032     5.542    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.401     6.066    reset_cond/M_reset_cond_in
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.634ns (26.933%)  route 4.433ns (73.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.032     5.542    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.666 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.401     6.066    reset_cond/M_reset_cond_in
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.615ns  (logic 1.513ns (26.943%)  route 4.102ns (73.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    T5                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           4.102     5.615    button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X62Y71         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.497     4.901    button_panel_controller/clear_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.570ns  (logic 1.529ns (27.452%)  route 4.041ns (72.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           4.041     5.570    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X62Y71         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.497     4.901    button_panel_controller/check_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 r_in
                            (input port)
  Destination:            keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.502ns (44.174%)  route 1.898ns (55.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  r_in (IN)
                         net (fo=0)                   0.000     0.000    r_in
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  r_in_IBUF_inst/O
                         net (fo=1, routed)           1.898     3.400    keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.491     4.895    keyboard_controller/r_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_in
                            (input port)
  Destination:            keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.260ns (30.932%)  route 0.580ns (69.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  b_in (IN)
                         net (fo=0)                   0.000     0.000    b_in
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  b_in_IBUF_inst/O
                         net (fo=1, routed)           0.580     0.840    keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X60Y73         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.846     2.036    keyboard_controller/b_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.257ns (29.082%)  route 0.626ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           0.626     0.883    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X60Y73         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.846     2.036    keyboard_controller/e_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.268ns (27.295%)  route 0.715ns (72.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.983    keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.845     2.035    keyboard_controller/a_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 r_in
                            (input port)
  Destination:            keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.270ns (26.052%)  route 0.765ns (73.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  r_in (IN)
                         net (fo=0)                   0.000     0.000    r_in
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  r_in_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.035    keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.845     2.035    keyboard_controller/r_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.280ns (13.057%)  route 1.867ns (86.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    T5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           1.867     2.148    button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X62Y71         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.851     2.041    button_panel_controller/clear_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.194ns  (logic 0.296ns (13.509%)  route 1.898ns (86.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           1.898     2.194    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X62Y71         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.851     2.041    button_panel_controller/check_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.322ns (14.432%)  route 1.912ns (85.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.779     2.056    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.101 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.133     2.234    reset_cond/M_reset_cond_in
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.831     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.322ns (14.432%)  route 1.912ns (85.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.779     2.056    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.101 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.133     2.234    reset_cond/M_reset_cond_in
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.831     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.322ns (14.432%)  route 1.912ns (85.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.779     2.056    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.101 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.133     2.234    reset_cond/M_reset_cond_in
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.831     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.462ns  (logic 0.322ns (13.093%)  route 2.140ns (86.907%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.779     2.056    reset_cond/rst_n_IBUF
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.101 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=7, routed)           0.361     2.462    reset_cond/M_reset_cond_in
    SLICE_X51Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





