
C:\Users\dasneves\Desktop\projetos_bluepill\config_pwm\Debug\config_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b38  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003c44  08003c44  00013c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003cb0  08003cb0  00013cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003cb4  08003cb4  00013cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08003cb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000134  20000004  08003cbc  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000138  08003cbc  00020138  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   000169ab  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002e7e  00000000  00000000  000369d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c78  00000000  00000000  00039858  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b30  00000000  00000000  0003a4d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000071fb  00000000  00000000  0003b000  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003962  00000000  00000000  000421fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00045b5d  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000031a8  00000000  00000000  00045bdc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	08003c2c 	.word	0x08003c2c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	08003c2c 	.word	0x08003c2c

0800014c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a08      	ldr	r2, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fdc7 	bl	8000cf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f003 fb0e 	bl	8003788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000180:	f002 fa08 	bl	8002594 <HAL_RCC_GetHCLKFreq>
 8000184:	4602      	mov	r2, r0
 8000186:	4b09      	ldr	r3, [pc, #36]	; (80001ac <HAL_InitTick+0x34>)
 8000188:	fba3 2302 	umull	r2, r3, r3, r2
 800018c:	099b      	lsrs	r3, r3, #6
 800018e:	4618      	mov	r0, r3
 8000190:	f000 fde3 	bl	8000d5a <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000194:	2200      	movs	r2, #0
 8000196:	6879      	ldr	r1, [r7, #4]
 8000198:	f04f 30ff 	mov.w	r0, #4294967295
 800019c:	f000 fdb3 	bl	8000d06 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 80001a0:	2300      	movs	r3, #0
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	3708      	adds	r7, #8
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	10624dd3 	.word	0x10624dd3

080001b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001b0:	b480      	push	{r7}
 80001b2:	af00      	add	r7, sp, #0
  uwTick++;
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <HAL_IncTick+0x18>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	3301      	adds	r3, #1
 80001ba:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x18>)
 80001bc:	6013      	str	r3, [r2, #0]
}
 80001be:	bf00      	nop
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000020 	.word	0x20000020

080001cc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
  return uwTick;
 80001d0:	4b02      	ldr	r3, [pc, #8]	; (80001dc <HAL_GetTick+0x10>)
 80001d2:	681b      	ldr	r3, [r3, #0]
}
 80001d4:	4618      	mov	r0, r3
 80001d6:	46bd      	mov	sp, r7
 80001d8:	bc80      	pop	{r7}
 80001da:	4770      	bx	lr
 80001dc:	20000020 	.word	0x20000020

080001e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80001e8:	2300      	movs	r3, #0
 80001ea:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 80001ec:	f7ff ffee 	bl	80001cc <HAL_GetTick>
 80001f0:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80001f2:	bf00      	nop
 80001f4:	f7ff ffea 	bl	80001cc <HAL_GetTick>
 80001f8:	4602      	mov	r2, r0
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	1ad2      	subs	r2, r2, r3
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	429a      	cmp	r2, r3
 8000202:	d3f7      	bcc.n	80001f4 <HAL_Delay+0x14>
  {
  }
}
 8000204:	bf00      	nop
 8000206:	3710      	adds	r7, #16
 8000208:	46bd      	mov	sp, r7
 800020a:	bd80      	pop	{r7, pc}

0800020c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b08c      	sub	sp, #48	; 0x30
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000214:	2300      	movs	r3, #0
 8000216:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint32_t tmp_cr1 = 0;
 800021a:	2300      	movs	r3, #0
 800021c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t tmp_cr2 = 0;
 800021e:	2300      	movs	r3, #0
 8000220:	623b      	str	r3, [r7, #32]
  uint32_t tmp_sqr1 = 0;
 8000222:	2300      	movs	r3, #0
 8000224:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d101      	bne.n	8000230 <HAL_ADC_Init+0x24>
  {
    return HAL_ERROR;
 800022c:	2301      	movs	r3, #1
 800022e:	e0e3      	b.n	80003f8 <HAL_ADC_Init+0x1ec>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	689b      	ldr	r3, [r3, #8]
 8000234:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800023a:	2b00      	cmp	r3, #0
 800023c:	d109      	bne.n	8000252 <HAL_ADC_Init+0x46>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2200      	movs	r2, #0
 8000242:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	2200      	movs	r2, #0
 8000248:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800024c:	6878      	ldr	r0, [r7, #4]
 800024e:	f003 f869 	bl	8003324 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000252:	6878      	ldr	r0, [r7, #4]
 8000254:	f000 fc42 	bl	8000adc <ADC_ConversionStop_Disable>
 8000258:	4603      	mov	r3, r0
 800025a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000262:	f003 0310 	and.w	r3, r3, #16
 8000266:	2b00      	cmp	r3, #0
 8000268:	f040 80bb 	bne.w	80003e2 <HAL_ADC_Init+0x1d6>
 800026c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000270:	2b00      	cmp	r3, #0
 8000272:	f040 80b6 	bne.w	80003e2 <HAL_ADC_Init+0x1d6>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800027a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800027e:	f023 0302 	bic.w	r3, r3, #2
 8000282:	f043 0202 	orr.w	r2, r3, #2
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000292:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	68d9      	ldr	r1, [r3, #12]
 8000298:	2302      	movs	r3, #2
 800029a:	61fb      	str	r3, [r7, #28]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800029c:	69fb      	ldr	r3, [r7, #28]
 800029e:	fa93 f3a3 	rbit	r3, r3
 80002a2:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80002a4:	69bb      	ldr	r3, [r7, #24]
 80002a6:	fab3 f383 	clz	r3, r3
 80002aa:	fa01 f303 	lsl.w	r3, r1, r3
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80002ae:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80002b0:	6a3a      	ldr	r2, [r7, #32]
 80002b2:	4313      	orrs	r3, r2
 80002b4:	623b      	str	r3, [r7, #32]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002be:	d003      	beq.n	80002c8 <HAL_ADC_Init+0xbc>
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	689b      	ldr	r3, [r3, #8]
 80002c4:	2b01      	cmp	r3, #1
 80002c6:	d102      	bne.n	80002ce <HAL_ADC_Init+0xc2>
 80002c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002cc:	e000      	b.n	80002d0 <HAL_ADC_Init+0xc4>
 80002ce:	2300      	movs	r3, #0
 80002d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80002d2:	4313      	orrs	r3, r2
 80002d4:	62bb      	str	r3, [r7, #40]	; 0x28
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	2b01      	cmp	r3, #1
 80002dc:	d124      	bne.n	8000328 <HAL_ADC_Init+0x11c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	68db      	ldr	r3, [r3, #12]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d114      	bne.n	8000310 <HAL_ADC_Init+0x104>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	699b      	ldr	r3, [r3, #24]
 80002ea:	1e5a      	subs	r2, r3, #1
 80002ec:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80002f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002f2:	697b      	ldr	r3, [r7, #20]
 80002f4:	fa93 f3a3 	rbit	r3, r3
 80002f8:	613b      	str	r3, [r7, #16]
  return(result);
 80002fa:	693b      	ldr	r3, [r7, #16]
 80002fc:	fab3 f383 	clz	r3, r3
 8000300:	fa02 f303 	lsl.w	r3, r2, r3
 8000304:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000308:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800030a:	4313      	orrs	r3, r2
 800030c:	62bb      	str	r3, [r7, #40]	; 0x28
 800030e:	e00b      	b.n	8000328 <HAL_ADC_Init+0x11c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000314:	f043 0220 	orr.w	r2, r3, #32
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000320:	f043 0201 	orr.w	r2, r3, #1
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	687a      	ldr	r2, [r7, #4]
 800032e:	6812      	ldr	r2, [r2, #0]
 8000330:	6852      	ldr	r2, [r2, #4]
 8000332:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8000336:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000338:	430a      	orrs	r2, r1
 800033a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	681a      	ldr	r2, [r3, #0]
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	6899      	ldr	r1, [r3, #8]
 8000346:	4b2e      	ldr	r3, [pc, #184]	; (8000400 <HAL_ADC_Init+0x1f4>)
 8000348:	400b      	ands	r3, r1
 800034a:	6a39      	ldr	r1, [r7, #32]
 800034c:	430b      	orrs	r3, r1
 800034e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	689b      	ldr	r3, [r3, #8]
 8000354:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000358:	d003      	beq.n	8000362 <HAL_ADC_Init+0x156>
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	689b      	ldr	r3, [r3, #8]
 800035e:	2b01      	cmp	r3, #1
 8000360:	d10f      	bne.n	8000382 <HAL_ADC_Init+0x176>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	691b      	ldr	r3, [r3, #16]
 8000366:	1e5a      	subs	r2, r3, #1
 8000368:	f44f 0370 	mov.w	r3, #15728640	; 0xf00000
 800036c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	fa93 f3a3 	rbit	r3, r3
 8000374:	60bb      	str	r3, [r7, #8]
  return(result);
 8000376:	68bb      	ldr	r3, [r7, #8]
 8000378:	fab3 f383 	clz	r3, r3
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	627b      	str	r3, [r7, #36]	; 0x24
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	687a      	ldr	r2, [r7, #4]
 8000388:	6812      	ldr	r2, [r2, #0]
 800038a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800038c:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8000390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000392:	430a      	orrs	r2, r1
 8000394:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	689a      	ldr	r2, [r3, #8]
 800039c:	4b19      	ldr	r3, [pc, #100]	; (8000404 <HAL_ADC_Init+0x1f8>)
 800039e:	4013      	ands	r3, r2
 80003a0:	6a3a      	ldr	r2, [r7, #32]
 80003a2:	4293      	cmp	r3, r2
 80003a4:	d10b      	bne.n	80003be <HAL_ADC_Init+0x1b2>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	2200      	movs	r2, #0
 80003aa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003b0:	f023 0303 	bic.w	r3, r3, #3
 80003b4:	f043 0201 	orr.w	r2, r3, #1
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003bc:	e01a      	b.n	80003f4 <HAL_ADC_Init+0x1e8>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003c2:	f023 0312 	bic.w	r3, r3, #18
 80003c6:	f043 0210 	orr.w	r2, r3, #16
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003d2:	f043 0201 	orr.w	r2, r3, #1
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80003da:	2301      	movs	r3, #1
 80003dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003e0:	e008      	b.n	80003f4 <HAL_ADC_Init+0x1e8>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e6:	f043 0210 	orr.w	r2, r3, #16
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003ee:	2301      	movs	r3, #1
 80003f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80003f8:	4618      	mov	r0, r3
 80003fa:	3730      	adds	r7, #48	; 0x30
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	ffe1f7fd 	.word	0xffe1f7fd
 8000404:	ff1f0efe 	.word	0xff1f0efe

08000408 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000410:	2300      	movs	r3, #0
 8000412:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800041a:	2b01      	cmp	r3, #1
 800041c:	d101      	bne.n	8000422 <HAL_ADC_Start+0x1a>
 800041e:	2302      	movs	r3, #2
 8000420:	e098      	b.n	8000554 <HAL_ADC_Start+0x14c>
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	2201      	movs	r2, #1
 8000426:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800042a:	6878      	ldr	r0, [r7, #4]
 800042c:	f000 fb04 	bl	8000a38 <ADC_Enable>
 8000430:	4603      	mov	r3, r0
 8000432:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000434:	7bfb      	ldrb	r3, [r7, #15]
 8000436:	2b00      	cmp	r3, #0
 8000438:	f040 8087 	bne.w	800054a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000444:	f023 0301 	bic.w	r3, r3, #1
 8000448:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a41      	ldr	r2, [pc, #260]	; (800055c <HAL_ADC_Start+0x154>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d105      	bne.n	8000466 <HAL_ADC_Start+0x5e>
 800045a:	4b41      	ldr	r3, [pc, #260]	; (8000560 <HAL_ADC_Start+0x158>)
 800045c:	685b      	ldr	r3, [r3, #4]
 800045e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000462:	2b00      	cmp	r3, #0
 8000464:	d115      	bne.n	8000492 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800046a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800047c:	2b00      	cmp	r3, #0
 800047e:	d026      	beq.n	80004ce <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000484:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000488:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000490:	e01d      	b.n	80004ce <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000496:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4a2f      	ldr	r2, [pc, #188]	; (8000560 <HAL_ADC_Start+0x158>)
 80004a4:	4293      	cmp	r3, r2
 80004a6:	d004      	beq.n	80004b2 <HAL_ADC_Start+0xaa>
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a2b      	ldr	r2, [pc, #172]	; (800055c <HAL_ADC_Start+0x154>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d10d      	bne.n	80004ce <HAL_ADC_Start+0xc6>
 80004b2:	4b2b      	ldr	r3, [pc, #172]	; (8000560 <HAL_ADC_Start+0x158>)
 80004b4:	685b      	ldr	r3, [r3, #4]
 80004b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d007      	beq.n	80004ce <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d006      	beq.n	80004e8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004de:	f023 0206 	bic.w	r2, r3, #6
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80004e6:	e002      	b.n	80004ee <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2200      	movs	r2, #0
 80004ec:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2200      	movs	r2, #0
 80004f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f06f 0202 	mvn.w	r2, #2
 80004fe:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	689b      	ldr	r3, [r3, #8]
 8000506:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800050a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800050e:	d113      	bne.n	8000538 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000514:	4a11      	ldr	r2, [pc, #68]	; (800055c <HAL_ADC_Start+0x154>)
 8000516:	4293      	cmp	r3, r2
 8000518:	d105      	bne.n	8000526 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800051a:	4b11      	ldr	r3, [pc, #68]	; (8000560 <HAL_ADC_Start+0x158>)
 800051c:	685b      	ldr	r3, [r3, #4]
 800051e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000522:	2b00      	cmp	r3, #0
 8000524:	d108      	bne.n	8000538 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	687a      	ldr	r2, [r7, #4]
 800052c:	6812      	ldr	r2, [r2, #0]
 800052e:	6892      	ldr	r2, [r2, #8]
 8000530:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000534:	609a      	str	r2, [r3, #8]
 8000536:	e00c      	b.n	8000552 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	687a      	ldr	r2, [r7, #4]
 800053e:	6812      	ldr	r2, [r2, #0]
 8000540:	6892      	ldr	r2, [r2, #8]
 8000542:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	e003      	b.n	8000552 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2200      	movs	r2, #0
 800054e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000552:	7bfb      	ldrb	r3, [r7, #15]
}
 8000554:	4618      	mov	r0, r3
 8000556:	3710      	adds	r7, #16
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40012800 	.word	0x40012800
 8000560:	40012400 	.word	0x40012400

08000564 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800056c:	2300      	movs	r3, #0
 800056e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000576:	2b01      	cmp	r3, #1
 8000578:	d101      	bne.n	800057e <HAL_ADC_Stop+0x1a>
 800057a:	2302      	movs	r3, #2
 800057c:	e01a      	b.n	80005b4 <HAL_ADC_Stop+0x50>
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2201      	movs	r2, #1
 8000582:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000586:	6878      	ldr	r0, [r7, #4]
 8000588:	f000 faa8 	bl	8000adc <ADC_ConversionStop_Disable>
 800058c:	4603      	mov	r3, r0
 800058e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000590:	7bfb      	ldrb	r3, [r7, #15]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d109      	bne.n	80005aa <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800059a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800059e:	f023 0301 	bic.w	r3, r3, #1
 80005a2:	f043 0201 	orr.w	r2, r3, #1
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	2200      	movs	r2, #0
 80005ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80005b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3710      	adds	r7, #16
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}

080005bc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	f003 0320 	and.w	r3, r3, #32
 80005e6:	2b20      	cmp	r3, #32
 80005e8:	d140      	bne.n	800066c <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f003 0302 	and.w	r3, r3, #2
 80005f4:	2b02      	cmp	r3, #2
 80005f6:	d139      	bne.n	800066c <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005fc:	f003 0310 	and.w	r3, r3, #16
 8000600:	2b00      	cmp	r3, #0
 8000602:	d105      	bne.n	8000610 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000608:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800061a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800061e:	d11d      	bne.n	800065c <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000624:	2b00      	cmp	r3, #0
 8000626:	d119      	bne.n	800065c <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	6812      	ldr	r2, [r2, #0]
 8000630:	6852      	ldr	r2, [r2, #4]
 8000632:	f022 0220 	bic.w	r2, r2, #32
 8000636:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800063c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000648:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800064c:	2b00      	cmp	r3, #0
 800064e:	d105      	bne.n	800065c <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000654:	f043 0201 	orr.w	r2, r3, #1
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f000 f87c 	bl	800075a <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f06f 0212 	mvn.w	r2, #18
 800066a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000676:	2b80      	cmp	r3, #128	; 0x80
 8000678:	d14f      	bne.n	800071a <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f003 0304 	and.w	r3, r3, #4
 8000684:	2b04      	cmp	r3, #4
 8000686:	d148      	bne.n	800071a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800068c:	f003 0310 	and.w	r3, r3, #16
 8000690:	2b00      	cmp	r3, #0
 8000692:	d105      	bne.n	80006a0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000698:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	689b      	ldr	r3, [r3, #8]
 80006a6:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80006aa:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80006ae:	d012      	beq.n	80006d6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	685b      	ldr	r3, [r3, #4]
 80006b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d125      	bne.n	800070a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	689b      	ldr	r3, [r3, #8]
 80006c4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80006c8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80006cc:	d11d      	bne.n	800070a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d119      	bne.n	800070a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	6812      	ldr	r2, [r2, #0]
 80006de:	6852      	ldr	r2, [r2, #4]
 80006e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80006e4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d105      	bne.n	800070a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000702:	f043 0201 	orr.w	r2, r3, #1
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f000 fa20 	bl	8000b50 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f06f 020c 	mvn.w	r2, #12
 8000718:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000724:	2b40      	cmp	r3, #64	; 0x40
 8000726:	d114      	bne.n	8000752 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	2b01      	cmp	r3, #1
 8000734:	d10d      	bne.n	8000752 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800073a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f000 f812 	bl	800076c <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f06f 0201 	mvn.w	r2, #1
 8000750:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}

0800075a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800075a:	b480      	push	{r7}
 800075c:	b083      	sub	sp, #12
 800075e:	af00      	add	r7, sp, #0
 8000760:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000762:	bf00      	nop
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr

0800076c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000774:	bf00      	nop
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr
	...

08000780 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000780:	b490      	push	{r4, r7}
 8000782:	b098      	sub	sp, #96	; 0x60
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800078a:	2300      	movs	r3, #0
 800078c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  __IO uint32_t wait_loop_index = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800079a:	2b01      	cmp	r3, #1
 800079c:	d101      	bne.n	80007a2 <HAL_ADC_ConfigChannel+0x22>
 800079e:	2302      	movs	r3, #2
 80007a0:	e13e      	b.n	8000a20 <HAL_ADC_ConfigChannel+0x2a0>
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2201      	movs	r2, #1
 80007a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	2b06      	cmp	r3, #6
 80007b0:	d830      	bhi.n	8000814 <HAL_ADC_ConfigChannel+0x94>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	6812      	ldr	r2, [r2, #0]
 80007ba:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80007bc:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80007c0:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80007c4:	fa92 f2a2 	rbit	r2, r2
 80007c8:	64fa      	str	r2, [r7, #76]	; 0x4c
  return(result);
 80007ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80007cc:	fab2 f282 	clz	r2, r2
 80007d0:	4610      	mov	r0, r2
 80007d2:	683a      	ldr	r2, [r7, #0]
 80007d4:	6852      	ldr	r2, [r2, #4]
 80007d6:	3a01      	subs	r2, #1
 80007d8:	fb02 f200 	mul.w	r2, r2, r0
 80007dc:	201f      	movs	r0, #31
 80007de:	fa00 f202 	lsl.w	r2, r0, r2
 80007e2:	43d2      	mvns	r2, r2
 80007e4:	4011      	ands	r1, r2
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	6810      	ldr	r0, [r2, #0]
 80007ea:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80007ee:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80007f2:	fa92 f2a2 	rbit	r2, r2
 80007f6:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 80007f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80007fa:	fab2 f282 	clz	r2, r2
 80007fe:	4614      	mov	r4, r2
 8000800:	683a      	ldr	r2, [r7, #0]
 8000802:	6852      	ldr	r2, [r2, #4]
 8000804:	3a01      	subs	r2, #1
 8000806:	fb02 f204 	mul.w	r2, r2, r4
 800080a:	fa00 f202 	lsl.w	r2, r0, r2
 800080e:	430a      	orrs	r2, r1
 8000810:	635a      	str	r2, [r3, #52]	; 0x34
 8000812:	e064      	b.n	80008de <HAL_ADC_ConfigChannel+0x15e>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	2b0c      	cmp	r3, #12
 800081a:	d830      	bhi.n	800087e <HAL_ADC_ConfigChannel+0xfe>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	6812      	ldr	r2, [r2, #0]
 8000824:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000826:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800082a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800082c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800082e:	fa92 f2a2 	rbit	r2, r2
 8000832:	63fa      	str	r2, [r7, #60]	; 0x3c
  return(result);
 8000834:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000836:	fab2 f282 	clz	r2, r2
 800083a:	4610      	mov	r0, r2
 800083c:	683a      	ldr	r2, [r7, #0]
 800083e:	6852      	ldr	r2, [r2, #4]
 8000840:	3a07      	subs	r2, #7
 8000842:	fb02 f200 	mul.w	r2, r2, r0
 8000846:	201f      	movs	r0, #31
 8000848:	fa00 f202 	lsl.w	r2, r0, r2
 800084c:	43d2      	mvns	r2, r2
 800084e:	4011      	ands	r1, r2
 8000850:	683a      	ldr	r2, [r7, #0]
 8000852:	6810      	ldr	r0, [r2, #0]
 8000854:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8000858:	64ba      	str	r2, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800085a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800085c:	fa92 f2a2 	rbit	r2, r2
 8000860:	647a      	str	r2, [r7, #68]	; 0x44
  return(result);
 8000862:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000864:	fab2 f282 	clz	r2, r2
 8000868:	4614      	mov	r4, r2
 800086a:	683a      	ldr	r2, [r7, #0]
 800086c:	6852      	ldr	r2, [r2, #4]
 800086e:	3a07      	subs	r2, #7
 8000870:	fb02 f204 	mul.w	r2, r2, r4
 8000874:	fa00 f202 	lsl.w	r2, r0, r2
 8000878:	430a      	orrs	r2, r1
 800087a:	631a      	str	r2, [r3, #48]	; 0x30
 800087c:	e02f      	b.n	80008de <HAL_ADC_ConfigChannel+0x15e>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	6812      	ldr	r2, [r2, #0]
 8000886:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000888:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800088c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800088e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000890:	fa92 f2a2 	rbit	r2, r2
 8000894:	62fa      	str	r2, [r7, #44]	; 0x2c
  return(result);
 8000896:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000898:	fab2 f282 	clz	r2, r2
 800089c:	4610      	mov	r0, r2
 800089e:	683a      	ldr	r2, [r7, #0]
 80008a0:	6852      	ldr	r2, [r2, #4]
 80008a2:	3a0d      	subs	r2, #13
 80008a4:	fb02 f200 	mul.w	r2, r2, r0
 80008a8:	201f      	movs	r0, #31
 80008aa:	fa00 f202 	lsl.w	r2, r0, r2
 80008ae:	43d2      	mvns	r2, r2
 80008b0:	4011      	ands	r1, r2
 80008b2:	683a      	ldr	r2, [r7, #0]
 80008b4:	6810      	ldr	r0, [r2, #0]
 80008b6:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80008ba:	63ba      	str	r2, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80008be:	fa92 f2a2 	rbit	r2, r2
 80008c2:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80008c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80008c6:	fab2 f282 	clz	r2, r2
 80008ca:	4614      	mov	r4, r2
 80008cc:	683a      	ldr	r2, [r7, #0]
 80008ce:	6852      	ldr	r2, [r2, #4]
 80008d0:	3a0d      	subs	r2, #13
 80008d2:	fb02 f204 	mul.w	r2, r2, r4
 80008d6:	fa00 f202 	lsl.w	r2, r0, r2
 80008da:	430a      	orrs	r2, r1
 80008dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2b09      	cmp	r3, #9
 80008e4:	d92e      	bls.n	8000944 <HAL_ADC_ConfigChannel+0x1c4>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	6812      	ldr	r2, [r2, #0]
 80008ee:	68d1      	ldr	r1, [r2, #12]
 80008f0:	2238      	movs	r2, #56	; 0x38
 80008f2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008f4:	6a3a      	ldr	r2, [r7, #32]
 80008f6:	fa92 f2a2 	rbit	r2, r2
 80008fa:	61fa      	str	r2, [r7, #28]
  return(result);
 80008fc:	69fa      	ldr	r2, [r7, #28]
 80008fe:	fab2 f282 	clz	r2, r2
 8000902:	4610      	mov	r0, r2
 8000904:	683a      	ldr	r2, [r7, #0]
 8000906:	6812      	ldr	r2, [r2, #0]
 8000908:	3a0a      	subs	r2, #10
 800090a:	fb02 f200 	mul.w	r2, r2, r0
 800090e:	2007      	movs	r0, #7
 8000910:	fa00 f202 	lsl.w	r2, r0, r2
 8000914:	43d2      	mvns	r2, r2
 8000916:	4011      	ands	r1, r2
 8000918:	683a      	ldr	r2, [r7, #0]
 800091a:	6890      	ldr	r0, [r2, #8]
 800091c:	2238      	movs	r2, #56	; 0x38
 800091e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000920:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000922:	fa92 f2a2 	rbit	r2, r2
 8000926:	627a      	str	r2, [r7, #36]	; 0x24
  return(result);
 8000928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800092a:	fab2 f282 	clz	r2, r2
 800092e:	4614      	mov	r4, r2
 8000930:	683a      	ldr	r2, [r7, #0]
 8000932:	6812      	ldr	r2, [r2, #0]
 8000934:	3a0a      	subs	r2, #10
 8000936:	fb02 f204 	mul.w	r2, r2, r4
 800093a:	fa00 f202 	lsl.w	r2, r0, r2
 800093e:	430a      	orrs	r2, r1
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	e02b      	b.n	800099c <HAL_ADC_ConfigChannel+0x21c>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	687a      	ldr	r2, [r7, #4]
 800094a:	6812      	ldr	r2, [r2, #0]
 800094c:	6911      	ldr	r1, [r2, #16]
 800094e:	2238      	movs	r2, #56	; 0x38
 8000950:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000952:	693a      	ldr	r2, [r7, #16]
 8000954:	fa92 f2a2 	rbit	r2, r2
 8000958:	60fa      	str	r2, [r7, #12]
  return(result);
 800095a:	68fa      	ldr	r2, [r7, #12]
 800095c:	fab2 f282 	clz	r2, r2
 8000960:	4610      	mov	r0, r2
 8000962:	683a      	ldr	r2, [r7, #0]
 8000964:	6812      	ldr	r2, [r2, #0]
 8000966:	fb02 f200 	mul.w	r2, r2, r0
 800096a:	2007      	movs	r0, #7
 800096c:	fa00 f202 	lsl.w	r2, r0, r2
 8000970:	43d2      	mvns	r2, r2
 8000972:	4011      	ands	r1, r2
 8000974:	683a      	ldr	r2, [r7, #0]
 8000976:	6890      	ldr	r0, [r2, #8]
 8000978:	2238      	movs	r2, #56	; 0x38
 800097a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800097c:	69ba      	ldr	r2, [r7, #24]
 800097e:	fa92 f2a2 	rbit	r2, r2
 8000982:	617a      	str	r2, [r7, #20]
  return(result);
 8000984:	697a      	ldr	r2, [r7, #20]
 8000986:	fab2 f282 	clz	r2, r2
 800098a:	4614      	mov	r4, r2
 800098c:	683a      	ldr	r2, [r7, #0]
 800098e:	6812      	ldr	r2, [r2, #0]
 8000990:	fb02 f204 	mul.w	r2, r2, r4
 8000994:	fa00 f202 	lsl.w	r2, r0, r2
 8000998:	430a      	orrs	r2, r1
 800099a:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b10      	cmp	r3, #16
 80009a2:	d003      	beq.n	80009ac <HAL_ADC_ConfigChannel+0x22c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80009a8:	2b11      	cmp	r3, #17
 80009aa:	d133      	bne.n	8000a14 <HAL_ADC_ConfigChannel+0x294>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a1e      	ldr	r2, [pc, #120]	; (8000a2c <HAL_ADC_ConfigChannel+0x2ac>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d125      	bne.n	8000a02 <HAL_ADC_ConfigChannel+0x282>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d127      	bne.n	8000a14 <HAL_ADC_ConfigChannel+0x294>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	687a      	ldr	r2, [r7, #4]
 80009ca:	6812      	ldr	r2, [r2, #0]
 80009cc:	6892      	ldr	r2, [r2, #8]
 80009ce:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80009d2:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b10      	cmp	r3, #16
 80009da:	d11b      	bne.n	8000a14 <HAL_ADC_ConfigChannel+0x294>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80009dc:	4b14      	ldr	r3, [pc, #80]	; (8000a30 <HAL_ADC_ConfigChannel+0x2b0>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a14      	ldr	r2, [pc, #80]	; (8000a34 <HAL_ADC_ConfigChannel+0x2b4>)
 80009e2:	fba2 2303 	umull	r2, r3, r2, r3
 80009e6:	0c9a      	lsrs	r2, r3, #18
 80009e8:	4613      	mov	r3, r2
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	4413      	add	r3, r2
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80009f2:	e002      	b.n	80009fa <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	3b01      	subs	r3, #1
 80009f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d1f9      	bne.n	80009f4 <HAL_ADC_ConfigChannel+0x274>
 8000a00:	e008      	b.n	8000a14 <HAL_ADC_ConfigChannel+0x294>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a06:	f043 0220 	orr.w	r2, r3, #32
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2200      	movs	r2, #0
 8000a18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000a1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3760      	adds	r7, #96	; 0x60
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bc90      	pop	{r4, r7}
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	40012400 	.word	0x40012400
 8000a30:	20000000 	.word	0x20000000
 8000a34:	431bde83 	.word	0x431bde83

08000a38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d039      	beq.n	8000aca <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	6812      	ldr	r2, [r2, #0]
 8000a5e:	6892      	ldr	r2, [r2, #8]
 8000a60:	f042 0201 	orr.w	r2, r2, #1
 8000a64:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000a66:	4b1b      	ldr	r3, [pc, #108]	; (8000ad4 <ADC_Enable+0x9c>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a1b      	ldr	r2, [pc, #108]	; (8000ad8 <ADC_Enable+0xa0>)
 8000a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a70:	0c9b      	lsrs	r3, r3, #18
 8000a72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8000a74:	e002      	b.n	8000a7c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	3b01      	subs	r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d1f9      	bne.n	8000a76 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000a82:	f7ff fba3 	bl	80001cc <HAL_GetTick>
 8000a86:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000a88:	e018      	b.n	8000abc <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000a8a:	f7ff fb9f 	bl	80001cc <HAL_GetTick>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	1ad3      	subs	r3, r2, r3
 8000a94:	2b02      	cmp	r3, #2
 8000a96:	d911      	bls.n	8000abc <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a9c:	f043 0210 	orr.w	r2, r3, #16
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aa8:	f043 0201 	orr.w	r2, r3, #1
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	e007      	b.n	8000acc <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d1df      	bne.n	8000a8a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000aca:	2300      	movs	r3, #0
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3710      	adds	r7, #16
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000000 	.word	0x20000000
 8000ad8:	431bde83 	.word	0x431bde83

08000adc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d127      	bne.n	8000b46 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	687a      	ldr	r2, [r7, #4]
 8000afc:	6812      	ldr	r2, [r2, #0]
 8000afe:	6892      	ldr	r2, [r2, #8]
 8000b00:	f022 0201 	bic.w	r2, r2, #1
 8000b04:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000b06:	f7ff fb61 	bl	80001cc <HAL_GetTick>
 8000b0a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b0c:	e014      	b.n	8000b38 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000b0e:	f7ff fb5d 	bl	80001cc <HAL_GetTick>
 8000b12:	4602      	mov	r2, r0
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d90d      	bls.n	8000b38 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b20:	f043 0210 	orr.w	r2, r3, #16
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b2c:	f043 0201 	orr.w	r2, r3, #1
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000b34:	2301      	movs	r3, #1
 8000b36:	e007      	b.n	8000b48 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d0e3      	beq.n	8000b0e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000b46:	2300      	movs	r3, #0
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bc80      	pop	{r7}
 8000b60:	4770      	bx	lr
	...

08000b64 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b085      	sub	sp, #20
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f003 0307 	and.w	r3, r3, #7
 8000b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b74:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <NVIC_SetPriorityGrouping+0x44>)
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7a:	68ba      	ldr	r2, [r7, #8]
 8000b7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b80:	4013      	ands	r3, r2
 8000b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b96:	4a04      	ldr	r2, [pc, #16]	; (8000ba8 <NVIC_SetPriorityGrouping+0x44>)
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	60d3      	str	r3, [r2, #12]
}
 8000b9c:	bf00      	nop
 8000b9e:	3714      	adds	r7, #20
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	e000ed00 	.word	0xe000ed00

08000bac <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb0:	4b04      	ldr	r3, [pc, #16]	; (8000bc4 <NVIC_GetPriorityGrouping+0x18>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	0a1b      	lsrs	r3, r3, #8
 8000bb6:	f003 0307 	and.w	r3, r3, #7
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bc80      	pop	{r7}
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000bd2:	4908      	ldr	r1, [pc, #32]	; (8000bf4 <NVIC_EnableIRQ+0x2c>)
 8000bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd8:	095b      	lsrs	r3, r3, #5
 8000bda:	79fa      	ldrb	r2, [r7, #7]
 8000bdc:	f002 021f 	and.w	r2, r2, #31
 8000be0:	2001      	movs	r0, #1
 8000be2:	fa00 f202 	lsl.w	r2, r0, r2
 8000be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bc80      	pop	{r7}
 8000bf2:	4770      	bx	lr
 8000bf4:	e000e100 	.word	0xe000e100

08000bf8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	6039      	str	r1, [r7, #0]
 8000c02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	da0b      	bge.n	8000c24 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0c:	490d      	ldr	r1, [pc, #52]	; (8000c44 <NVIC_SetPriority+0x4c>)
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	f003 030f 	and.w	r3, r3, #15
 8000c14:	3b04      	subs	r3, #4
 8000c16:	683a      	ldr	r2, [r7, #0]
 8000c18:	b2d2      	uxtb	r2, r2
 8000c1a:	0112      	lsls	r2, r2, #4
 8000c1c:	b2d2      	uxtb	r2, r2
 8000c1e:	440b      	add	r3, r1
 8000c20:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c22:	e009      	b.n	8000c38 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c24:	4908      	ldr	r1, [pc, #32]	; (8000c48 <NVIC_SetPriority+0x50>)
 8000c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2a:	683a      	ldr	r2, [r7, #0]
 8000c2c:	b2d2      	uxtb	r2, r2
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	440b      	add	r3, r1
 8000c34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000ed00 	.word	0xe000ed00
 8000c48:	e000e100 	.word	0xe000e100

08000c4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b089      	sub	sp, #36	; 0x24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	f003 0307 	and.w	r3, r3, #7
 8000c5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	f1c3 0307 	rsb	r3, r3, #7
 8000c66:	2b04      	cmp	r3, #4
 8000c68:	bf28      	it	cs
 8000c6a:	2304      	movcs	r3, #4
 8000c6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c6e:	69fb      	ldr	r3, [r7, #28]
 8000c70:	3304      	adds	r3, #4
 8000c72:	2b06      	cmp	r3, #6
 8000c74:	d902      	bls.n	8000c7c <NVIC_EncodePriority+0x30>
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3b03      	subs	r3, #3
 8000c7a:	e000      	b.n	8000c7e <NVIC_EncodePriority+0x32>
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c80:	2201      	movs	r2, #1
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	1e5a      	subs	r2, r3, #1
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	401a      	ands	r2, r3
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c92:	2101      	movs	r1, #1
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9a:	1e59      	subs	r1, r3, #1
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	4313      	orrs	r3, r2
         );
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3724      	adds	r7, #36	; 0x24
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr

08000cac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cbc:	d301      	bcc.n	8000cc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e00f      	b.n	8000ce2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cc2:	4a0a      	ldr	r2, [pc, #40]	; (8000cec <SysTick_Config+0x40>)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cca:	210f      	movs	r1, #15
 8000ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cd0:	f7ff ff92 	bl	8000bf8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cd4:	4b05      	ldr	r3, [pc, #20]	; (8000cec <SysTick_Config+0x40>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cda:	4b04      	ldr	r3, [pc, #16]	; (8000cec <SysTick_Config+0x40>)
 8000cdc:	2207      	movs	r2, #7
 8000cde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	e000e010 	.word	0xe000e010

08000cf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f7ff ff33 	bl	8000b64 <NVIC_SetPriorityGrouping>
}
 8000cfe:	bf00      	nop
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b086      	sub	sp, #24
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	60b9      	str	r1, [r7, #8]
 8000d10:	607a      	str	r2, [r7, #4]
 8000d12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d18:	f7ff ff48 	bl	8000bac <NVIC_GetPriorityGrouping>
 8000d1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	68b9      	ldr	r1, [r7, #8]
 8000d22:	6978      	ldr	r0, [r7, #20]
 8000d24:	f7ff ff92 	bl	8000c4c <NVIC_EncodePriority>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d2e:	4611      	mov	r1, r2
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff ff61 	bl	8000bf8 <NVIC_SetPriority>
}
 8000d36:	bf00      	nop
 8000d38:	3718      	adds	r7, #24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	4603      	mov	r3, r0
 8000d46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff ff3b 	bl	8000bc8 <NVIC_EnableIRQ>
}
 8000d52:	bf00      	nop
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	b082      	sub	sp, #8
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f7ff ffa2 	bl	8000cac <SysTick_Config>
 8000d68:	4603      	mov	r3, r0
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b04      	cmp	r3, #4
 8000d80:	d106      	bne.n	8000d90 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d82:	4a09      	ldr	r2, [pc, #36]	; (8000da8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d84:	4b08      	ldr	r3, [pc, #32]	; (8000da8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f043 0304 	orr.w	r3, r3, #4
 8000d8c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000d8e:	e005      	b.n	8000d9c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000d90:	4a05      	ldr	r2, [pc, #20]	; (8000da8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d92:	4b05      	ldr	r3, [pc, #20]	; (8000da8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f023 0304 	bic.w	r3, r3, #4
 8000d9a:	6013      	str	r3, [r2, #0]
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000e010 	.word	0xe000e010

08000dac <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000db0:	f000 f802 	bl	8000db8 <HAL_SYSTICK_Callback>
}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr

08000dc4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d101      	bne.n	8000dda <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e039      	b.n	8000e4e <HAL_DMA_Init+0x8a>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d103      	bne.n	8000dec <HAL_DMA_Init+0x28>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 2020 	strb.w	r2, [r3, #32]
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2202      	movs	r2, #2
 8000df0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000e02:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000e06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000e10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	695b      	ldr	r3, [r3, #20]
 8000e22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	601a      	str	r2, [r3, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2200      	movs	r2, #0
 8000e42:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2201      	movs	r2, #1
 8000e48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  return HAL_OK;
 8000e4c:	2300      	movs	r3, #0
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3714      	adds	r7, #20
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr

08000e58 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8000e60:	4b8f      	ldr	r3, [pc, #572]	; (80010a0 <HAL_DMA_IRQHandler+0x248>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4b8e      	ldr	r3, [pc, #568]	; (80010a4 <HAL_DMA_IRQHandler+0x24c>)
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d02e      	beq.n	8000ece <HAL_DMA_IRQHandler+0x76>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4619      	mov	r1, r3
 8000e76:	4b8c      	ldr	r3, [pc, #560]	; (80010a8 <HAL_DMA_IRQHandler+0x250>)
 8000e78:	4299      	cmp	r1, r3
 8000e7a:	d026      	beq.n	8000eca <HAL_DMA_IRQHandler+0x72>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4619      	mov	r1, r3
 8000e82:	4b8a      	ldr	r3, [pc, #552]	; (80010ac <HAL_DMA_IRQHandler+0x254>)
 8000e84:	4299      	cmp	r1, r3
 8000e86:	d01d      	beq.n	8000ec4 <HAL_DMA_IRQHandler+0x6c>
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4b88      	ldr	r3, [pc, #544]	; (80010b0 <HAL_DMA_IRQHandler+0x258>)
 8000e90:	4299      	cmp	r1, r3
 8000e92:	d014      	beq.n	8000ebe <HAL_DMA_IRQHandler+0x66>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4b86      	ldr	r3, [pc, #536]	; (80010b4 <HAL_DMA_IRQHandler+0x25c>)
 8000e9c:	4299      	cmp	r1, r3
 8000e9e:	d00b      	beq.n	8000eb8 <HAL_DMA_IRQHandler+0x60>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4b84      	ldr	r3, [pc, #528]	; (80010b8 <HAL_DMA_IRQHandler+0x260>)
 8000ea8:	4299      	cmp	r1, r3
 8000eaa:	d102      	bne.n	8000eb2 <HAL_DMA_IRQHandler+0x5a>
 8000eac:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000eb0:	e00e      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x78>
 8000eb2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000eb6:	e00b      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x78>
 8000eb8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000ebc:	e008      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x78>
 8000ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ec2:	e005      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x78>
 8000ec4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ec8:	e002      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x78>
 8000eca:	2380      	movs	r3, #128	; 0x80
 8000ecc:	e000      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x78>
 8000ece:	2308      	movs	r3, #8
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d05c      	beq.n	8000f90 <HAL_DMA_IRQHandler+0x138>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f003 0308 	and.w	r3, r3, #8
 8000ee0:	2b08      	cmp	r3, #8
 8000ee2:	d155      	bne.n	8000f90 <HAL_DMA_IRQHandler+0x138>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	6812      	ldr	r2, [r2, #0]
 8000eec:	6812      	ldr	r2, [r2, #0]
 8000eee:	f022 0208 	bic.w	r2, r2, #8
 8000ef2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8000ef4:	4a6a      	ldr	r2, [pc, #424]	; (80010a0 <HAL_DMA_IRQHandler+0x248>)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4619      	mov	r1, r3
 8000efc:	4b69      	ldr	r3, [pc, #420]	; (80010a4 <HAL_DMA_IRQHandler+0x24c>)
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d02e      	beq.n	8000f60 <HAL_DMA_IRQHandler+0x108>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4619      	mov	r1, r3
 8000f08:	4b67      	ldr	r3, [pc, #412]	; (80010a8 <HAL_DMA_IRQHandler+0x250>)
 8000f0a:	4299      	cmp	r1, r3
 8000f0c:	d026      	beq.n	8000f5c <HAL_DMA_IRQHandler+0x104>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4619      	mov	r1, r3
 8000f14:	4b65      	ldr	r3, [pc, #404]	; (80010ac <HAL_DMA_IRQHandler+0x254>)
 8000f16:	4299      	cmp	r1, r3
 8000f18:	d01d      	beq.n	8000f56 <HAL_DMA_IRQHandler+0xfe>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4b63      	ldr	r3, [pc, #396]	; (80010b0 <HAL_DMA_IRQHandler+0x258>)
 8000f22:	4299      	cmp	r1, r3
 8000f24:	d014      	beq.n	8000f50 <HAL_DMA_IRQHandler+0xf8>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4b61      	ldr	r3, [pc, #388]	; (80010b4 <HAL_DMA_IRQHandler+0x25c>)
 8000f2e:	4299      	cmp	r1, r3
 8000f30:	d00b      	beq.n	8000f4a <HAL_DMA_IRQHandler+0xf2>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4619      	mov	r1, r3
 8000f38:	4b5f      	ldr	r3, [pc, #380]	; (80010b8 <HAL_DMA_IRQHandler+0x260>)
 8000f3a:	4299      	cmp	r1, r3
 8000f3c:	d102      	bne.n	8000f44 <HAL_DMA_IRQHandler+0xec>
 8000f3e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000f42:	e00e      	b.n	8000f62 <HAL_DMA_IRQHandler+0x10a>
 8000f44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f48:	e00b      	b.n	8000f62 <HAL_DMA_IRQHandler+0x10a>
 8000f4a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000f4e:	e008      	b.n	8000f62 <HAL_DMA_IRQHandler+0x10a>
 8000f50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f54:	e005      	b.n	8000f62 <HAL_DMA_IRQHandler+0x10a>
 8000f56:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f5a:	e002      	b.n	8000f62 <HAL_DMA_IRQHandler+0x10a>
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	e000      	b.n	8000f62 <HAL_DMA_IRQHandler+0x10a>
 8000f60:	2308      	movs	r3, #8
 8000f62:	6053      	str	r3, [r2, #4]
      
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f68:	f043 0201 	orr.w	r2, r3, #1
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2204      	movs	r2, #4
 8000f74:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f883 2020 	strb.w	r2, [r3, #32]
      
      if (hdma->XferErrorCallback != NULL)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d003      	beq.n	8000f90 <HAL_DMA_IRQHandler+0x138>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8000f90:	4b43      	ldr	r3, [pc, #268]	; (80010a0 <HAL_DMA_IRQHandler+0x248>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4b42      	ldr	r3, [pc, #264]	; (80010a4 <HAL_DMA_IRQHandler+0x24c>)
 8000f9c:	4299      	cmp	r1, r3
 8000f9e:	d02e      	beq.n	8000ffe <HAL_DMA_IRQHandler+0x1a6>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4b40      	ldr	r3, [pc, #256]	; (80010a8 <HAL_DMA_IRQHandler+0x250>)
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d026      	beq.n	8000ffa <HAL_DMA_IRQHandler+0x1a2>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4b3e      	ldr	r3, [pc, #248]	; (80010ac <HAL_DMA_IRQHandler+0x254>)
 8000fb4:	4299      	cmp	r1, r3
 8000fb6:	d01d      	beq.n	8000ff4 <HAL_DMA_IRQHandler+0x19c>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4b3c      	ldr	r3, [pc, #240]	; (80010b0 <HAL_DMA_IRQHandler+0x258>)
 8000fc0:	4299      	cmp	r1, r3
 8000fc2:	d014      	beq.n	8000fee <HAL_DMA_IRQHandler+0x196>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4b3a      	ldr	r3, [pc, #232]	; (80010b4 <HAL_DMA_IRQHandler+0x25c>)
 8000fcc:	4299      	cmp	r1, r3
 8000fce:	d00b      	beq.n	8000fe8 <HAL_DMA_IRQHandler+0x190>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4b38      	ldr	r3, [pc, #224]	; (80010b8 <HAL_DMA_IRQHandler+0x260>)
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d102      	bne.n	8000fe2 <HAL_DMA_IRQHandler+0x18a>
 8000fdc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fe0:	e00e      	b.n	8001000 <HAL_DMA_IRQHandler+0x1a8>
 8000fe2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000fe6:	e00b      	b.n	8001000 <HAL_DMA_IRQHandler+0x1a8>
 8000fe8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000fec:	e008      	b.n	8001000 <HAL_DMA_IRQHandler+0x1a8>
 8000fee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ff2:	e005      	b.n	8001000 <HAL_DMA_IRQHandler+0x1a8>
 8000ff4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff8:	e002      	b.n	8001000 <HAL_DMA_IRQHandler+0x1a8>
 8000ffa:	2340      	movs	r3, #64	; 0x40
 8000ffc:	e000      	b.n	8001000 <HAL_DMA_IRQHandler+0x1a8>
 8000ffe:	2304      	movs	r3, #4
 8001000:	4013      	ands	r3, r2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d068      	beq.n	80010d8 <HAL_DMA_IRQHandler+0x280>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 0304 	and.w	r3, r3, #4
 8001010:	2b04      	cmp	r3, #4
 8001012:	d161      	bne.n	80010d8 <HAL_DMA_IRQHandler+0x280>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0320 	and.w	r3, r3, #32
 800101e:	2b00      	cmp	r3, #0
 8001020:	d107      	bne.n	8001032 <HAL_DMA_IRQHandler+0x1da>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	6812      	ldr	r2, [r2, #0]
 800102a:	6812      	ldr	r2, [r2, #0]
 800102c:	f022 0204 	bic.w	r2, r2, #4
 8001030:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001032:	4a1b      	ldr	r2, [pc, #108]	; (80010a0 <HAL_DMA_IRQHandler+0x248>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4619      	mov	r1, r3
 800103a:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <HAL_DMA_IRQHandler+0x24c>)
 800103c:	4299      	cmp	r1, r3
 800103e:	d03d      	beq.n	80010bc <HAL_DMA_IRQHandler+0x264>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <HAL_DMA_IRQHandler+0x250>)
 8001048:	4299      	cmp	r1, r3
 800104a:	d026      	beq.n	800109a <HAL_DMA_IRQHandler+0x242>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4619      	mov	r1, r3
 8001052:	4b16      	ldr	r3, [pc, #88]	; (80010ac <HAL_DMA_IRQHandler+0x254>)
 8001054:	4299      	cmp	r1, r3
 8001056:	d01d      	beq.n	8001094 <HAL_DMA_IRQHandler+0x23c>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4619      	mov	r1, r3
 800105e:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <HAL_DMA_IRQHandler+0x258>)
 8001060:	4299      	cmp	r1, r3
 8001062:	d014      	beq.n	800108e <HAL_DMA_IRQHandler+0x236>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4619      	mov	r1, r3
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_DMA_IRQHandler+0x25c>)
 800106c:	4299      	cmp	r1, r3
 800106e:	d00b      	beq.n	8001088 <HAL_DMA_IRQHandler+0x230>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4619      	mov	r1, r3
 8001076:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <HAL_DMA_IRQHandler+0x260>)
 8001078:	4299      	cmp	r1, r3
 800107a:	d102      	bne.n	8001082 <HAL_DMA_IRQHandler+0x22a>
 800107c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001080:	e01d      	b.n	80010be <HAL_DMA_IRQHandler+0x266>
 8001082:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001086:	e01a      	b.n	80010be <HAL_DMA_IRQHandler+0x266>
 8001088:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800108c:	e017      	b.n	80010be <HAL_DMA_IRQHandler+0x266>
 800108e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001092:	e014      	b.n	80010be <HAL_DMA_IRQHandler+0x266>
 8001094:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001098:	e011      	b.n	80010be <HAL_DMA_IRQHandler+0x266>
 800109a:	2340      	movs	r3, #64	; 0x40
 800109c:	e00f      	b.n	80010be <HAL_DMA_IRQHandler+0x266>
 800109e:	bf00      	nop
 80010a0:	40020000 	.word	0x40020000
 80010a4:	40020008 	.word	0x40020008
 80010a8:	4002001c 	.word	0x4002001c
 80010ac:	40020030 	.word	0x40020030
 80010b0:	40020044 	.word	0x40020044
 80010b4:	40020058 	.word	0x40020058
 80010b8:	4002006c 	.word	0x4002006c
 80010bc:	2304      	movs	r3, #4
 80010be:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2211      	movs	r2, #17
 80010c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d003      	beq.n	80010d8 <HAL_DMA_IRQHandler+0x280>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 80010d8:	4b50      	ldr	r3, [pc, #320]	; (800121c <HAL_DMA_IRQHandler+0x3c4>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	4b4f      	ldr	r3, [pc, #316]	; (8001220 <HAL_DMA_IRQHandler+0x3c8>)
 80010e4:	4299      	cmp	r1, r3
 80010e6:	d02e      	beq.n	8001146 <HAL_DMA_IRQHandler+0x2ee>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4619      	mov	r1, r3
 80010ee:	4b4d      	ldr	r3, [pc, #308]	; (8001224 <HAL_DMA_IRQHandler+0x3cc>)
 80010f0:	4299      	cmp	r1, r3
 80010f2:	d026      	beq.n	8001142 <HAL_DMA_IRQHandler+0x2ea>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	4b4b      	ldr	r3, [pc, #300]	; (8001228 <HAL_DMA_IRQHandler+0x3d0>)
 80010fc:	4299      	cmp	r1, r3
 80010fe:	d01d      	beq.n	800113c <HAL_DMA_IRQHandler+0x2e4>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4619      	mov	r1, r3
 8001106:	4b49      	ldr	r3, [pc, #292]	; (800122c <HAL_DMA_IRQHandler+0x3d4>)
 8001108:	4299      	cmp	r1, r3
 800110a:	d014      	beq.n	8001136 <HAL_DMA_IRQHandler+0x2de>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4619      	mov	r1, r3
 8001112:	4b47      	ldr	r3, [pc, #284]	; (8001230 <HAL_DMA_IRQHandler+0x3d8>)
 8001114:	4299      	cmp	r1, r3
 8001116:	d00b      	beq.n	8001130 <HAL_DMA_IRQHandler+0x2d8>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4619      	mov	r1, r3
 800111e:	4b45      	ldr	r3, [pc, #276]	; (8001234 <HAL_DMA_IRQHandler+0x3dc>)
 8001120:	4299      	cmp	r1, r3
 8001122:	d102      	bne.n	800112a <HAL_DMA_IRQHandler+0x2d2>
 8001124:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001128:	e00e      	b.n	8001148 <HAL_DMA_IRQHandler+0x2f0>
 800112a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800112e:	e00b      	b.n	8001148 <HAL_DMA_IRQHandler+0x2f0>
 8001130:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001134:	e008      	b.n	8001148 <HAL_DMA_IRQHandler+0x2f0>
 8001136:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800113a:	e005      	b.n	8001148 <HAL_DMA_IRQHandler+0x2f0>
 800113c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001140:	e002      	b.n	8001148 <HAL_DMA_IRQHandler+0x2f0>
 8001142:	2320      	movs	r3, #32
 8001144:	e000      	b.n	8001148 <HAL_DMA_IRQHandler+0x2f0>
 8001146:	2302      	movs	r3, #2
 8001148:	4013      	ands	r3, r2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d061      	beq.n	8001212 <HAL_DMA_IRQHandler+0x3ba>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b02      	cmp	r3, #2
 800115a:	d15a      	bne.n	8001212 <HAL_DMA_IRQHandler+0x3ba>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0320 	and.w	r3, r3, #32
 8001166:	2b00      	cmp	r3, #0
 8001168:	d107      	bne.n	800117a <HAL_DMA_IRQHandler+0x322>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	6812      	ldr	r2, [r2, #0]
 8001172:	6812      	ldr	r2, [r2, #0]
 8001174:	f022 0202 	bic.w	r2, r2, #2
 8001178:	601a      	str	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800117a:	4a28      	ldr	r2, [pc, #160]	; (800121c <HAL_DMA_IRQHandler+0x3c4>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4619      	mov	r1, r3
 8001182:	4b27      	ldr	r3, [pc, #156]	; (8001220 <HAL_DMA_IRQHandler+0x3c8>)
 8001184:	4299      	cmp	r1, r3
 8001186:	d02e      	beq.n	80011e6 <HAL_DMA_IRQHandler+0x38e>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4619      	mov	r1, r3
 800118e:	4b25      	ldr	r3, [pc, #148]	; (8001224 <HAL_DMA_IRQHandler+0x3cc>)
 8001190:	4299      	cmp	r1, r3
 8001192:	d026      	beq.n	80011e2 <HAL_DMA_IRQHandler+0x38a>
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4619      	mov	r1, r3
 800119a:	4b23      	ldr	r3, [pc, #140]	; (8001228 <HAL_DMA_IRQHandler+0x3d0>)
 800119c:	4299      	cmp	r1, r3
 800119e:	d01d      	beq.n	80011dc <HAL_DMA_IRQHandler+0x384>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4619      	mov	r1, r3
 80011a6:	4b21      	ldr	r3, [pc, #132]	; (800122c <HAL_DMA_IRQHandler+0x3d4>)
 80011a8:	4299      	cmp	r1, r3
 80011aa:	d014      	beq.n	80011d6 <HAL_DMA_IRQHandler+0x37e>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4619      	mov	r1, r3
 80011b2:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <HAL_DMA_IRQHandler+0x3d8>)
 80011b4:	4299      	cmp	r1, r3
 80011b6:	d00b      	beq.n	80011d0 <HAL_DMA_IRQHandler+0x378>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	4b1d      	ldr	r3, [pc, #116]	; (8001234 <HAL_DMA_IRQHandler+0x3dc>)
 80011c0:	4299      	cmp	r1, r3
 80011c2:	d102      	bne.n	80011ca <HAL_DMA_IRQHandler+0x372>
 80011c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80011c8:	e00e      	b.n	80011e8 <HAL_DMA_IRQHandler+0x390>
 80011ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011ce:	e00b      	b.n	80011e8 <HAL_DMA_IRQHandler+0x390>
 80011d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011d4:	e008      	b.n	80011e8 <HAL_DMA_IRQHandler+0x390>
 80011d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011da:	e005      	b.n	80011e8 <HAL_DMA_IRQHandler+0x390>
 80011dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011e0:	e002      	b.n	80011e8 <HAL_DMA_IRQHandler+0x390>
 80011e2:	2320      	movs	r3, #32
 80011e4:	e000      	b.n	80011e8 <HAL_DMA_IRQHandler+0x390>
 80011e6:	2302      	movs	r3, #2
 80011e8:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2201      	movs	r2, #1
 80011f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2200      	movs	r2, #0
 80011fe:	f883 2020 	strb.w	r2, [r3, #32]
    
      if(hdma->XferCpltCallback != NULL)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_DMA_IRQHandler+0x3ba>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	4798      	blx	r3
      }
    }
  }
}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40020000 	.word	0x40020000
 8001220:	40020008 	.word	0x40020008
 8001224:	4002001c 	.word	0x4002001c
 8001228:	40020030 	.word	0x40020030
 800122c:	40020044 	.word	0x40020044
 8001230:	40020058 	.word	0x40020058
 8001234:	4002006c 	.word	0x4002006c

08001238 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001238:	b480      	push	{r7}
 800123a:	b08b      	sub	sp, #44	; 0x2c
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8001242:	2300      	movs	r3, #0
 8001244:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00;
 800124e:	2300      	movs	r3, #0
 8001250:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
 800125a:	e127      	b.n	80014ac <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800125c:	2201      	movs	r2, #1
 800125e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	429a      	cmp	r2, r3
 8001276:	f040 8116 	bne.w	80014a6 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	2b12      	cmp	r3, #18
 8001280:	d034      	beq.n	80012ec <HAL_GPIO_Init+0xb4>
 8001282:	2b12      	cmp	r3, #18
 8001284:	d80d      	bhi.n	80012a2 <HAL_GPIO_Init+0x6a>
 8001286:	2b02      	cmp	r3, #2
 8001288:	d02b      	beq.n	80012e2 <HAL_GPIO_Init+0xaa>
 800128a:	2b02      	cmp	r3, #2
 800128c:	d804      	bhi.n	8001298 <HAL_GPIO_Init+0x60>
 800128e:	2b00      	cmp	r3, #0
 8001290:	d031      	beq.n	80012f6 <HAL_GPIO_Init+0xbe>
 8001292:	2b01      	cmp	r3, #1
 8001294:	d01c      	beq.n	80012d0 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8001296:	e048      	b.n	800132a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001298:	2b03      	cmp	r3, #3
 800129a:	d043      	beq.n	8001324 <HAL_GPIO_Init+0xec>
 800129c:	2b11      	cmp	r3, #17
 800129e:	d01b      	beq.n	80012d8 <HAL_GPIO_Init+0xa0>
          break;
 80012a0:	e043      	b.n	800132a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80012a2:	4a87      	ldr	r2, [pc, #540]	; (80014c0 <HAL_GPIO_Init+0x288>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d026      	beq.n	80012f6 <HAL_GPIO_Init+0xbe>
 80012a8:	4a85      	ldr	r2, [pc, #532]	; (80014c0 <HAL_GPIO_Init+0x288>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d806      	bhi.n	80012bc <HAL_GPIO_Init+0x84>
 80012ae:	4a85      	ldr	r2, [pc, #532]	; (80014c4 <HAL_GPIO_Init+0x28c>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d020      	beq.n	80012f6 <HAL_GPIO_Init+0xbe>
 80012b4:	4a84      	ldr	r2, [pc, #528]	; (80014c8 <HAL_GPIO_Init+0x290>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d01d      	beq.n	80012f6 <HAL_GPIO_Init+0xbe>
          break;
 80012ba:	e036      	b.n	800132a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80012bc:	4a83      	ldr	r2, [pc, #524]	; (80014cc <HAL_GPIO_Init+0x294>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d019      	beq.n	80012f6 <HAL_GPIO_Init+0xbe>
 80012c2:	4a83      	ldr	r2, [pc, #524]	; (80014d0 <HAL_GPIO_Init+0x298>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d016      	beq.n	80012f6 <HAL_GPIO_Init+0xbe>
 80012c8:	4a82      	ldr	r2, [pc, #520]	; (80014d4 <HAL_GPIO_Init+0x29c>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d013      	beq.n	80012f6 <HAL_GPIO_Init+0xbe>
          break;
 80012ce:	e02c      	b.n	800132a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	623b      	str	r3, [r7, #32]
          break;
 80012d6:	e028      	b.n	800132a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	3304      	adds	r3, #4
 80012de:	623b      	str	r3, [r7, #32]
          break;
 80012e0:	e023      	b.n	800132a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	68db      	ldr	r3, [r3, #12]
 80012e6:	3308      	adds	r3, #8
 80012e8:	623b      	str	r3, [r7, #32]
          break;
 80012ea:	e01e      	b.n	800132a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	330c      	adds	r3, #12
 80012f2:	623b      	str	r3, [r7, #32]
          break;
 80012f4:	e019      	b.n	800132a <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d102      	bne.n	8001304 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012fe:	2304      	movs	r3, #4
 8001300:	623b      	str	r3, [r7, #32]
          break; 
 8001302:	e012      	b.n	800132a <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	2b01      	cmp	r3, #1
 800130a:	d105      	bne.n	8001318 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800130c:	2308      	movs	r3, #8
 800130e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	69fa      	ldr	r2, [r7, #28]
 8001314:	611a      	str	r2, [r3, #16]
          break; 
 8001316:	e008      	b.n	800132a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001318:	2308      	movs	r3, #8
 800131a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	69fa      	ldr	r2, [r7, #28]
 8001320:	615a      	str	r2, [r3, #20]
          break; 
 8001322:	e002      	b.n	800132a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001324:	2300      	movs	r3, #0
 8001326:	623b      	str	r3, [r7, #32]
          break;
 8001328:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	2bff      	cmp	r3, #255	; 0xff
 800132e:	d801      	bhi.n	8001334 <HAL_GPIO_Init+0xfc>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	e001      	b.n	8001338 <HAL_GPIO_Init+0x100>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3304      	adds	r3, #4
 8001338:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	2bff      	cmp	r3, #255	; 0xff
 800133e:	d802      	bhi.n	8001346 <HAL_GPIO_Init+0x10e>
 8001340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	e002      	b.n	800134c <HAL_GPIO_Init+0x114>
 8001346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001348:	3b08      	subs	r3, #8
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	210f      	movs	r1, #15
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	fa01 f303 	lsl.w	r3, r1, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	401a      	ands	r2, r3
 800135e:	6a39      	ldr	r1, [r7, #32]
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	fa01 f303 	lsl.w	r3, r1, r3
 8001366:	431a      	orrs	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001374:	2b00      	cmp	r3, #0
 8001376:	f000 8096 	beq.w	80014a6 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800137a:	4a57      	ldr	r2, [pc, #348]	; (80014d8 <HAL_GPIO_Init+0x2a0>)
 800137c:	4b56      	ldr	r3, [pc, #344]	; (80014d8 <HAL_GPIO_Init+0x2a0>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6193      	str	r3, [r2, #24]
 8001386:	4b54      	ldr	r3, [pc, #336]	; (80014d8 <HAL_GPIO_Init+0x2a0>)
 8001388:	699b      	ldr	r3, [r3, #24]
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2];
 8001392:	4a52      	ldr	r2, [pc, #328]	; (80014dc <HAL_GPIO_Init+0x2a4>)
 8001394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001396:	089b      	lsrs	r3, r3, #2
 8001398:	3302      	adds	r3, #2
 800139a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800139e:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 80013a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a2:	f003 0303 	and.w	r3, r3, #3
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	220f      	movs	r2, #15
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	43db      	mvns	r3, r3
 80013b0:	697a      	ldr	r2, [r7, #20]
 80013b2:	4013      	ands	r3, r2
 80013b4:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a49      	ldr	r2, [pc, #292]	; (80014e0 <HAL_GPIO_Init+0x2a8>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d013      	beq.n	80013e6 <HAL_GPIO_Init+0x1ae>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a48      	ldr	r2, [pc, #288]	; (80014e4 <HAL_GPIO_Init+0x2ac>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d00d      	beq.n	80013e2 <HAL_GPIO_Init+0x1aa>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a47      	ldr	r2, [pc, #284]	; (80014e8 <HAL_GPIO_Init+0x2b0>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d007      	beq.n	80013de <HAL_GPIO_Init+0x1a6>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a46      	ldr	r2, [pc, #280]	; (80014ec <HAL_GPIO_Init+0x2b4>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d101      	bne.n	80013da <HAL_GPIO_Init+0x1a2>
 80013d6:	2303      	movs	r3, #3
 80013d8:	e006      	b.n	80013e8 <HAL_GPIO_Init+0x1b0>
 80013da:	2304      	movs	r3, #4
 80013dc:	e004      	b.n	80013e8 <HAL_GPIO_Init+0x1b0>
 80013de:	2302      	movs	r3, #2
 80013e0:	e002      	b.n	80013e8 <HAL_GPIO_Init+0x1b0>
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <HAL_GPIO_Init+0x1b0>
 80013e6:	2300      	movs	r3, #0
 80013e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013ea:	f002 0203 	and.w	r2, r2, #3
 80013ee:	0092      	lsls	r2, r2, #2
 80013f0:	4093      	lsls	r3, r2
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2] = temp;
 80013f8:	4938      	ldr	r1, [pc, #224]	; (80014dc <HAL_GPIO_Init+0x2a4>)
 80013fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fc:	089b      	lsrs	r3, r3, #2
 80013fe:	3302      	adds	r3, #2
 8001400:	697a      	ldr	r2, [r7, #20]
 8001402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d006      	beq.n	8001420 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001412:	4937      	ldr	r1, [pc, #220]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 8001414:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	4313      	orrs	r3, r2
 800141c:	600b      	str	r3, [r1, #0]
 800141e:	e006      	b.n	800142e <HAL_GPIO_Init+0x1f6>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001420:	4933      	ldr	r1, [pc, #204]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 8001422:	4b33      	ldr	r3, [pc, #204]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	43db      	mvns	r3, r3
 800142a:	4013      	ands	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d006      	beq.n	8001448 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 800143a:	492d      	ldr	r1, [pc, #180]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 800143c:	4b2c      	ldr	r3, [pc, #176]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	4313      	orrs	r3, r2
 8001444:	604b      	str	r3, [r1, #4]
 8001446:	e006      	b.n	8001456 <HAL_GPIO_Init+0x21e>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001448:	4929      	ldr	r1, [pc, #164]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 800144a:	4b29      	ldr	r3, [pc, #164]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 800144c:	685a      	ldr	r2, [r3, #4]
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	43db      	mvns	r3, r3
 8001452:	4013      	ands	r3, r2
 8001454:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d006      	beq.n	8001470 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001462:	4923      	ldr	r1, [pc, #140]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 8001464:	4b22      	ldr	r3, [pc, #136]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	4313      	orrs	r3, r2
 800146c:	608b      	str	r3, [r1, #8]
 800146e:	e006      	b.n	800147e <HAL_GPIO_Init+0x246>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001470:	491f      	ldr	r1, [pc, #124]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 8001472:	4b1f      	ldr	r3, [pc, #124]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	43db      	mvns	r3, r3
 800147a:	4013      	ands	r3, r2
 800147c:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d006      	beq.n	8001498 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 800148a:	4919      	ldr	r1, [pc, #100]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 800148c:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 800148e:	68da      	ldr	r2, [r3, #12]
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	4313      	orrs	r3, r2
 8001494:	60cb      	str	r3, [r1, #12]
 8001496:	e006      	b.n	80014a6 <HAL_GPIO_Init+0x26e>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001498:	4915      	ldr	r1, [pc, #84]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <HAL_GPIO_Init+0x2b8>)
 800149c:	68da      	ldr	r2, [r3, #12]
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	43db      	mvns	r3, r3
 80014a2:	4013      	ands	r3, r2
 80014a4:	60cb      	str	r3, [r1, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 80014a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a8:	3301      	adds	r3, #1
 80014aa:	627b      	str	r3, [r7, #36]	; 0x24
 80014ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ae:	2b0f      	cmp	r3, #15
 80014b0:	f67f aed4 	bls.w	800125c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80014b4:	bf00      	nop
 80014b6:	372c      	adds	r7, #44	; 0x2c
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	10210000 	.word	0x10210000
 80014c4:	10110000 	.word	0x10110000
 80014c8:	10120000 	.word	0x10120000
 80014cc:	10310000 	.word	0x10310000
 80014d0:	10320000 	.word	0x10320000
 80014d4:	10220000 	.word	0x10220000
 80014d8:	40021000 	.word	0x40021000
 80014dc:	40010000 	.word	0x40010000
 80014e0:	40010800 	.word	0x40010800
 80014e4:	40010c00 	.word	0x40010c00
 80014e8:	40011000 	.word	0x40011000
 80014ec:	40011400 	.word	0x40011400
 80014f0:	40010400 	.word	0x40010400

080014f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	887b      	ldrh	r3, [r7, #2]
 8001506:	4013      	ands	r3, r2
 8001508:	2b00      	cmp	r3, #0
 800150a:	d002      	beq.n	8001512 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800150c:	2301      	movs	r3, #1
 800150e:	73fb      	strb	r3, [r7, #15]
 8001510:	e001      	b.n	8001516 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001512:	2300      	movs	r3, #0
 8001514:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001516:	7bfb      	ldrb	r3, [r7, #15]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	460b      	mov	r3, r1
 800152c:	807b      	strh	r3, [r7, #2]
 800152e:	4613      	mov	r3, r2
 8001530:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001532:	787b      	ldrb	r3, [r7, #1]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d003      	beq.n	8001540 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001538:	887a      	ldrh	r2, [r7, #2]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800153e:	e003      	b.n	8001548 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001540:	887b      	ldrh	r3, [r7, #2]
 8001542:	041a      	lsls	r2, r3, #16
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	611a      	str	r2, [r3, #16]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr
	...

08001554 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b0e4      	sub	sp, #400	; 0x190
 8001558:	af00      	add	r7, sp, #0
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b00      	cmp	r3, #0
 8001570:	f000 8140 	beq.w	80017f4 <HAL_RCC_OscConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001574:	4bb8      	ldr	r3, [pc, #736]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f003 030c 	and.w	r3, r3, #12
 800157c:	2b04      	cmp	r3, #4
 800157e:	d00c      	beq.n	800159a <HAL_RCC_OscConfig+0x46>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001580:	4bb5      	ldr	r3, [pc, #724]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 030c 	and.w	r3, r3, #12
 8001588:	2b08      	cmp	r3, #8
 800158a:	d14f      	bne.n	800162c <HAL_RCC_OscConfig+0xd8>
 800158c:	4bb2      	ldr	r3, [pc, #712]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001598:	d148      	bne.n	800162c <HAL_RCC_OscConfig+0xd8>
 800159a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800159e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015a2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80015a6:	fa93 f3a3 	rbit	r3, r3
 80015aa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
  return(result);
 80015ae:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b2:	fab3 f383 	clz	r3, r3
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	095b      	lsrs	r3, r3, #5
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d102      	bne.n	80015cc <HAL_RCC_OscConfig+0x78>
 80015c6:	4ba4      	ldr	r3, [pc, #656]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	e00b      	b.n	80015e4 <HAL_RCC_OscConfig+0x90>
 80015cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015d0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80015d8:	fa93 f3a3 	rbit	r3, r3
 80015dc:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80015e0:	4b9d      	ldr	r3, [pc, #628]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 80015e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015e8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80015ec:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80015f0:	fa92 f2a2 	rbit	r2, r2
 80015f4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return(result);
 80015f8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80015fc:	fab2 f282 	clz	r2, r2
 8001600:	b252      	sxtb	r2, r2
 8001602:	f042 0220 	orr.w	r2, r2, #32
 8001606:	b252      	sxtb	r2, r2
 8001608:	b2d2      	uxtb	r2, r2
 800160a:	f002 021f 	and.w	r2, r2, #31
 800160e:	40d3      	lsrs	r3, r2
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	2b00      	cmp	r3, #0
 8001616:	f000 80ec 	beq.w	80017f2 <HAL_RCC_OscConfig+0x29e>
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b00      	cmp	r3, #0
 8001622:	f040 80e6 	bne.w	80017f2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	f000 bdab 	b.w	8002182 <HAL_RCC_OscConfig+0xc2e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001636:	d106      	bne.n	8001646 <HAL_RCC_OscConfig+0xf2>
 8001638:	4a87      	ldr	r2, [pc, #540]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 800163a:	4b87      	ldr	r3, [pc, #540]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001642:	6013      	str	r3, [r2, #0]
 8001644:	e030      	b.n	80016a8 <HAL_RCC_OscConfig+0x154>
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d10c      	bne.n	800166a <HAL_RCC_OscConfig+0x116>
 8001650:	4a81      	ldr	r2, [pc, #516]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001652:	4b81      	ldr	r3, [pc, #516]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	4a7e      	ldr	r2, [pc, #504]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 800165e:	4b7e      	ldr	r3, [pc, #504]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	e01e      	b.n	80016a8 <HAL_RCC_OscConfig+0x154>
 800166a:	1d3b      	adds	r3, r7, #4
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001674:	d10c      	bne.n	8001690 <HAL_RCC_OscConfig+0x13c>
 8001676:	4a78      	ldr	r2, [pc, #480]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001678:	4b77      	ldr	r3, [pc, #476]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4a75      	ldr	r2, [pc, #468]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001684:	4b74      	ldr	r3, [pc, #464]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	e00b      	b.n	80016a8 <HAL_RCC_OscConfig+0x154>
 8001690:	4a71      	ldr	r2, [pc, #452]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001692:	4b71      	ldr	r3, [pc, #452]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	4a6e      	ldr	r2, [pc, #440]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 800169e:	4b6e      	ldr	r3, [pc, #440]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016a6:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d04f      	beq.n	8001752 <HAL_RCC_OscConfig+0x1fe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b2:	f7fe fd8b 	bl	80001cc <HAL_GetTick>
 80016b6:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ba:	e00a      	b.n	80016d2 <HAL_RCC_OscConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016bc:	f7fe fd86 	bl	80001cc <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b64      	cmp	r3, #100	; 0x64
 80016ca:	d902      	bls.n	80016d2 <HAL_RCC_OscConfig+0x17e>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	f000 bd58 	b.w	8002182 <HAL_RCC_OscConfig+0xc2e>
 80016d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016d6:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016da:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80016de:	fa93 f3a3 	rbit	r3, r3
 80016e2:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  return(result);
 80016e6:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ea:	fab3 f383 	clz	r3, r3
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	095b      	lsrs	r3, r3, #5
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d102      	bne.n	8001704 <HAL_RCC_OscConfig+0x1b0>
 80016fe:	4b56      	ldr	r3, [pc, #344]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	e00b      	b.n	800171c <HAL_RCC_OscConfig+0x1c8>
 8001704:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001708:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800170c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001710:	fa93 f3a3 	rbit	r3, r3
 8001714:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8001718:	4b4f      	ldr	r3, [pc, #316]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 800171a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001720:	f8c7 2160 	str.w	r2, [r7, #352]	; 0x160
 8001724:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8001728:	fa92 f2a2 	rbit	r2, r2
 800172c:	f8c7 215c 	str.w	r2, [r7, #348]	; 0x15c
  return(result);
 8001730:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001734:	fab2 f282 	clz	r2, r2
 8001738:	b252      	sxtb	r2, r2
 800173a:	f042 0220 	orr.w	r2, r2, #32
 800173e:	b252      	sxtb	r2, r2
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	f002 021f 	and.w	r2, r2, #31
 8001746:	40d3      	lsrs	r3, r2
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	2b00      	cmp	r3, #0
 800174e:	d0b5      	beq.n	80016bc <HAL_RCC_OscConfig+0x168>
 8001750:	e050      	b.n	80017f4 <HAL_RCC_OscConfig+0x2a0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001752:	f7fe fd3b 	bl	80001cc <HAL_GetTick>
 8001756:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800175a:	e00a      	b.n	8001772 <HAL_RCC_OscConfig+0x21e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800175c:	f7fe fd36 	bl	80001cc <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b64      	cmp	r3, #100	; 0x64
 800176a:	d902      	bls.n	8001772 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	f000 bd08 	b.w	8002182 <HAL_RCC_OscConfig+0xc2e>
 8001772:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001776:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800177e:	fa93 f3a3 	rbit	r3, r3
 8001782:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
  return(result);
 8001786:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800178a:	fab3 f383 	clz	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	095b      	lsrs	r3, r3, #5
 8001792:	b2db      	uxtb	r3, r3
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b01      	cmp	r3, #1
 800179c:	d102      	bne.n	80017a4 <HAL_RCC_OscConfig+0x250>
 800179e:	4b2e      	ldr	r3, [pc, #184]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	e00b      	b.n	80017bc <HAL_RCC_OscConfig+0x268>
 80017a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017a8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80017b0:	fa93 f3a3 	rbit	r3, r3
 80017b4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80017b8:	4b27      	ldr	r3, [pc, #156]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 80017ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017c0:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80017c4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80017c8:	fa92 f2a2 	rbit	r2, r2
 80017cc:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return(result);
 80017d0:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80017d4:	fab2 f282 	clz	r2, r2
 80017d8:	b252      	sxtb	r2, r2
 80017da:	f042 0220 	orr.w	r2, r2, #32
 80017de:	b252      	sxtb	r2, r2
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	f002 021f 	and.w	r2, r2, #31
 80017e6:	40d3      	lsrs	r3, r2
 80017e8:	f003 0301 	and.w	r3, r3, #1
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d1b5      	bne.n	800175c <HAL_RCC_OscConfig+0x208>
 80017f0:	e000      	b.n	80017f4 <HAL_RCC_OscConfig+0x2a0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 8152 	beq.w	8001aa8 <HAL_RCC_OscConfig+0x554>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001804:	4b14      	ldr	r3, [pc, #80]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f003 030c 	and.w	r3, r3, #12
 800180c:	2b00      	cmp	r3, #0
 800180e:	d00b      	beq.n	8001828 <HAL_RCC_OscConfig+0x2d4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f003 030c 	and.w	r3, r3, #12
 8001818:	2b08      	cmp	r3, #8
 800181a:	d165      	bne.n	80018e8 <HAL_RCC_OscConfig+0x394>
 800181c:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001824:	2b00      	cmp	r3, #0
 8001826:	d15f      	bne.n	80018e8 <HAL_RCC_OscConfig+0x394>
 8001828:	2302      	movs	r3, #2
 800182a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001832:	fa93 f3a3 	rbit	r3, r3
 8001836:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  return(result);
 800183a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800183e:	fab3 f383 	clz	r3, r3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	095b      	lsrs	r3, r3, #5
 8001846:	b2db      	uxtb	r3, r3
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b01      	cmp	r3, #1
 8001850:	d104      	bne.n	800185c <HAL_RCC_OscConfig+0x308>
 8001852:	4b01      	ldr	r3, [pc, #4]	; (8001858 <HAL_RCC_OscConfig+0x304>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	e00c      	b.n	8001872 <HAL_RCC_OscConfig+0x31e>
 8001858:	40021000 	.word	0x40021000
 800185c:	2302      	movs	r3, #2
 800185e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001862:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001866:	fa93 f3a3 	rbit	r3, r3
 800186a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800186e:	4bd1      	ldr	r3, [pc, #836]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 8001870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001872:	2202      	movs	r2, #2
 8001874:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
 8001878:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800187c:	fa92 f2a2 	rbit	r2, r2
 8001880:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
  return(result);
 8001884:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001888:	fab2 f282 	clz	r2, r2
 800188c:	b252      	sxtb	r2, r2
 800188e:	f042 0220 	orr.w	r2, r2, #32
 8001892:	b252      	sxtb	r2, r2
 8001894:	b2d2      	uxtb	r2, r2
 8001896:	f002 021f 	and.w	r2, r2, #31
 800189a:	40d3      	lsrs	r3, r2
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d007      	beq.n	80018b4 <HAL_RCC_OscConfig+0x360>
 80018a4:	1d3b      	adds	r3, r7, #4
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d002      	beq.n	80018b4 <HAL_RCC_OscConfig+0x360>
      {
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	f000 bc67 	b.w	8002182 <HAL_RCC_OscConfig+0xc2e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b4:	48bf      	ldr	r0, [pc, #764]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 80018b6:	4bbf      	ldr	r3, [pc, #764]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018be:	1d3b      	adds	r3, r7, #4
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	6959      	ldr	r1, [r3, #20]
 80018c4:	23f8      	movs	r3, #248	; 0xf8
 80018c6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80018ce:	fa93 f3a3 	rbit	r3, r3
 80018d2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  return(result);
 80018d6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80018da:	fab3 f383 	clz	r3, r3
 80018de:	fa01 f303 	lsl.w	r3, r1, r3
 80018e2:	4313      	orrs	r3, r2
 80018e4:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018e6:	e0df      	b.n	8001aa8 <HAL_RCC_OscConfig+0x554>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d07a      	beq.n	80019e8 <HAL_RCC_OscConfig+0x494>
 80018f2:	2301      	movs	r3, #1
 80018f4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80018fc:	fa93 f3a3 	rbit	r3, r3
 8001900:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  return(result);
 8001904:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001908:	fab3 f383 	clz	r3, r3
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001912:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001916:	461a      	mov	r2, r3
 8001918:	2301      	movs	r3, #1
 800191a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191c:	f7fe fc56 	bl	80001cc <HAL_GetTick>
 8001920:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001924:	e00a      	b.n	800193c <HAL_RCC_OscConfig+0x3e8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001926:	f7fe fc51 	bl	80001cc <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d902      	bls.n	800193c <HAL_RCC_OscConfig+0x3e8>
          {
            return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	f000 bc23 	b.w	8002182 <HAL_RCC_OscConfig+0xc2e>
 800193c:	2302      	movs	r3, #2
 800193e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001946:	fa93 f3a3 	rbit	r3, r3
 800194a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  return(result);
 800194e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001952:	fab3 f383 	clz	r3, r3
 8001956:	b2db      	uxtb	r3, r3
 8001958:	095b      	lsrs	r3, r3, #5
 800195a:	b2db      	uxtb	r3, r3
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b01      	cmp	r3, #1
 8001964:	d102      	bne.n	800196c <HAL_RCC_OscConfig+0x418>
 8001966:	4b93      	ldr	r3, [pc, #588]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	e00a      	b.n	8001982 <HAL_RCC_OscConfig+0x42e>
 800196c:	2302      	movs	r3, #2
 800196e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001976:	fa93 f3a3 	rbit	r3, r3
 800197a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800197e:	4b8d      	ldr	r3, [pc, #564]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 8001980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001982:	2202      	movs	r2, #2
 8001984:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 8001988:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800198c:	fa92 f2a2 	rbit	r2, r2
 8001990:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
  return(result);
 8001994:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001998:	fab2 f282 	clz	r2, r2
 800199c:	b252      	sxtb	r2, r2
 800199e:	f042 0220 	orr.w	r2, r2, #32
 80019a2:	b252      	sxtb	r2, r2
 80019a4:	b2d2      	uxtb	r2, r2
 80019a6:	f002 021f 	and.w	r2, r2, #31
 80019aa:	40d3      	lsrs	r3, r2
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0b8      	beq.n	8001926 <HAL_RCC_OscConfig+0x3d2>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b4:	487f      	ldr	r0, [pc, #508]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 80019b6:	4b7f      	ldr	r3, [pc, #508]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	6959      	ldr	r1, [r3, #20]
 80019c4:	23f8      	movs	r3, #248	; 0xf8
 80019c6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ca:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80019ce:	fa93 f3a3 	rbit	r3, r3
 80019d2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  return(result);
 80019d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80019da:	fab3 f383 	clz	r3, r3
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	4313      	orrs	r3, r2
 80019e4:	6003      	str	r3, [r0, #0]
 80019e6:	e05f      	b.n	8001aa8 <HAL_RCC_OscConfig+0x554>
 80019e8:	2301      	movs	r3, #1
 80019ea:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80019f2:	fa93 f3a3 	rbit	r3, r3
 80019f6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  return(result);
 80019fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019fe:	fab3 f383 	clz	r3, r3
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001a08:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	2300      	movs	r3, #0
 8001a10:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a12:	f7fe fbdb 	bl	80001cc <HAL_GetTick>
 8001a16:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a1a:	e009      	b.n	8001a30 <HAL_RCC_OscConfig+0x4dc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a1c:	f7fe fbd6 	bl	80001cc <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x4dc>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e3a8      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
 8001a30:	2302      	movs	r3, #2
 8001a32:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a36:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001a3a:	fa93 f3a3 	rbit	r3, r3
 8001a3e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  return(result);
 8001a42:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a46:	fab3 f383 	clz	r3, r3
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	095b      	lsrs	r3, r3, #5
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d102      	bne.n	8001a60 <HAL_RCC_OscConfig+0x50c>
 8001a5a:	4b56      	ldr	r3, [pc, #344]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	e00a      	b.n	8001a76 <HAL_RCC_OscConfig+0x522>
 8001a60:	2302      	movs	r3, #2
 8001a62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a66:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001a6a:	fa93 f3a3 	rbit	r3, r3
 8001a6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001a72:	4b50      	ldr	r3, [pc, #320]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 8001a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a76:	2202      	movs	r2, #2
 8001a78:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001a7c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8001a80:	fa92 f2a2 	rbit	r2, r2
 8001a84:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
  return(result);
 8001a88:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001a8c:	fab2 f282 	clz	r2, r2
 8001a90:	b252      	sxtb	r2, r2
 8001a92:	f042 0220 	orr.w	r2, r2, #32
 8001a96:	b252      	sxtb	r2, r2
 8001a98:	b2d2      	uxtb	r2, r2
 8001a9a:	f002 021f 	and.w	r2, r2, #31
 8001a9e:	40d3      	lsrs	r3, r2
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1b9      	bne.n	8001a1c <HAL_RCC_OscConfig+0x4c8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0308 	and.w	r3, r3, #8
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	f000 80b0 	beq.w	8001c18 <HAL_RCC_OscConfig+0x6c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d054      	beq.n	8001b6c <HAL_RCC_OscConfig+0x618>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001acc:	fa93 f3a3 	rbit	r3, r3
 8001ad0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  return(result);
 8001ad4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ad8:	fab3 f383 	clz	r3, r3
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	461a      	mov	r2, r3
 8001ae0:	4b35      	ldr	r3, [pc, #212]	; (8001bb8 <HAL_RCC_OscConfig+0x664>)
 8001ae2:	4413      	add	r3, r2
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aea:	f7fe fb6f 	bl	80001cc <HAL_GetTick>
 8001aee:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001af2:	e009      	b.n	8001b08 <HAL_RCC_OscConfig+0x5b4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001af4:	f7fe fb6a 	bl	80001cc <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x5b4>
        {
          return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e33c      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
 8001b08:	2302      	movs	r3, #2
 8001b0a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b12:	fa93 f3a3 	rbit	r3, r3
 8001b16:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001b20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001b24:	fa93 f3a3 	rbit	r3, r3
 8001b28:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b2c:	4b21      	ldr	r3, [pc, #132]	; (8001bb4 <HAL_RCC_OscConfig+0x660>)
 8001b2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b30:	2302      	movs	r3, #2
 8001b32:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001b36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001b3a:	fa93 f3a3 	rbit	r3, r3
 8001b3e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  return(result);
 8001b42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001b46:	fab3 f383 	clz	r3, r3
 8001b4a:	b25b      	sxtb	r3, r3
 8001b4c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b50:	b25b      	sxtb	r3, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	f003 031f 	and.w	r3, r3, #31
 8001b58:	fa22 f303 	lsr.w	r3, r2, r3
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0c7      	beq.n	8001af4 <HAL_RCC_OscConfig+0x5a0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8001b64:	2001      	movs	r0, #1
 8001b66:	f7fe fb3b 	bl	80001e0 <HAL_Delay>
 8001b6a:	e055      	b.n	8001c18 <HAL_RCC_OscConfig+0x6c4>
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001b76:	fa93 f3a3 	rbit	r3, r3
 8001b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return(result);
 8001b7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b82:	fab3 f383 	clz	r3, r3
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	461a      	mov	r2, r3
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	; (8001bb8 <HAL_RCC_OscConfig+0x664>)
 8001b8c:	4413      	add	r3, r2
 8001b8e:	461a      	mov	r2, r3
 8001b90:	2300      	movs	r3, #0
 8001b92:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b94:	f7fe fb1a 	bl	80001cc <HAL_GetTick>
 8001b98:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b9c:	e00e      	b.n	8001bbc <HAL_RCC_OscConfig+0x668>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b9e:	f7fe fb15 	bl	80001cc <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d906      	bls.n	8001bbc <HAL_RCC_OscConfig+0x668>
        {
          return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e2e7      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
 8001bb2:	bf00      	nop
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	42420480 	.word	0x42420480
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001bc6:	fa93 f3a3 	rbit	r3, r3
 8001bca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001bce:	2302      	movs	r3, #2
 8001bd0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001bd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001bd8:	fa93 f3a3 	rbit	r3, r3
 8001bdc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001be0:	4bb7      	ldr	r3, [pc, #732]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001be2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001be4:	2302      	movs	r3, #2
 8001be6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001bea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001bee:	fa93 f3a3 	rbit	r3, r3
 8001bf2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return(result);
 8001bf6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001bfa:	fab3 f383 	clz	r3, r3
 8001bfe:	b25b      	sxtb	r3, r3
 8001c00:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c04:	b25b      	sxtb	r3, r3
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	f003 031f 	and.w	r3, r3, #31
 8001c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1c2      	bne.n	8001b9e <HAL_RCC_OscConfig+0x64a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0304 	and.w	r3, r3, #4
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 811a 	beq.w	8001e5c <HAL_RCC_OscConfig+0x908>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c28:	4aa5      	ldr	r2, [pc, #660]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001c2a:	4ba5      	ldr	r3, [pc, #660]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c32:	61d3      	str	r3, [r2, #28]
 8001c34:	4ba2      	ldr	r3, [pc, #648]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001c3c:	f107 0308 	add.w	r3, r7, #8
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	f107 0308 	add.w	r3, r7, #8
 8001c46:	681b      	ldr	r3, [r3, #0]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c48:	4a9e      	ldr	r2, [pc, #632]	; (8001ec4 <HAL_RCC_OscConfig+0x970>)
 8001c4a:	4b9e      	ldr	r3, [pc, #632]	; (8001ec4 <HAL_RCC_OscConfig+0x970>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c52:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c54:	f7fe faba 	bl	80001cc <HAL_GetTick>
 8001c58:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c5c:	e009      	b.n	8001c72 <HAL_RCC_OscConfig+0x71e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5e:	f7fe fab5 	bl	80001cc <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b64      	cmp	r3, #100	; 0x64
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x71e>
        {
          return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e287      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c72:	4b94      	ldr	r3, [pc, #592]	; (8001ec4 <HAL_RCC_OscConfig+0x970>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d0ef      	beq.n	8001c5e <HAL_RCC_OscConfig+0x70a>
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d106      	bne.n	8001c96 <HAL_RCC_OscConfig+0x742>
 8001c88:	4a8d      	ldr	r2, [pc, #564]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001c8a:	4b8d      	ldr	r3, [pc, #564]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	6213      	str	r3, [r2, #32]
 8001c94:	e02f      	b.n	8001cf6 <HAL_RCC_OscConfig+0x7a2>
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d10c      	bne.n	8001cba <HAL_RCC_OscConfig+0x766>
 8001ca0:	4a87      	ldr	r2, [pc, #540]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001ca2:	4b87      	ldr	r3, [pc, #540]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	f023 0301 	bic.w	r3, r3, #1
 8001caa:	6213      	str	r3, [r2, #32]
 8001cac:	4a84      	ldr	r2, [pc, #528]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001cae:	4b84      	ldr	r3, [pc, #528]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001cb0:	6a1b      	ldr	r3, [r3, #32]
 8001cb2:	f023 0304 	bic.w	r3, r3, #4
 8001cb6:	6213      	str	r3, [r2, #32]
 8001cb8:	e01d      	b.n	8001cf6 <HAL_RCC_OscConfig+0x7a2>
 8001cba:	1d3b      	adds	r3, r7, #4
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	2b05      	cmp	r3, #5
 8001cc2:	d10c      	bne.n	8001cde <HAL_RCC_OscConfig+0x78a>
 8001cc4:	4a7e      	ldr	r2, [pc, #504]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001cc6:	4b7e      	ldr	r3, [pc, #504]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
 8001cca:	f043 0304 	orr.w	r3, r3, #4
 8001cce:	6213      	str	r3, [r2, #32]
 8001cd0:	4a7b      	ldr	r2, [pc, #492]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001cd2:	4b7b      	ldr	r3, [pc, #492]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	6213      	str	r3, [r2, #32]
 8001cdc:	e00b      	b.n	8001cf6 <HAL_RCC_OscConfig+0x7a2>
 8001cde:	4a78      	ldr	r2, [pc, #480]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001ce0:	4b77      	ldr	r3, [pc, #476]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
 8001ce4:	f023 0301 	bic.w	r3, r3, #1
 8001ce8:	6213      	str	r3, [r2, #32]
 8001cea:	4a75      	ldr	r2, [pc, #468]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001cec:	4b74      	ldr	r3, [pc, #464]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	f023 0304 	bic.w	r3, r3, #4
 8001cf4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d055      	beq.n	8001dac <HAL_RCC_OscConfig+0x858>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d00:	f7fe fa64 	bl	80001cc <HAL_GetTick>
 8001d04:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d08:	e00b      	b.n	8001d22 <HAL_RCC_OscConfig+0x7ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d0a:	f7fe fa5f 	bl	80001cc <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_OscConfig+0x7ce>
        {
          return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e22f      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
 8001d22:	2302      	movs	r3, #2
 8001d24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d28:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d2c:	fa93 f3a3 	rbit	r3, r3
 8001d30:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001d34:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001d38:	2202      	movs	r2, #2
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	fa93 f2a3 	rbit	r2, r3
 8001d46:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001d4a:	601a      	str	r2, [r3, #0]
  return(result);
 8001d4c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001d50:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d52:	fab3 f383 	clz	r3, r3
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	095b      	lsrs	r3, r3, #5
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	f043 0302 	orr.w	r3, r3, #2
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d102      	bne.n	8001d6c <HAL_RCC_OscConfig+0x818>
 8001d66:	4b56      	ldr	r3, [pc, #344]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001d68:	6a1b      	ldr	r3, [r3, #32]
 8001d6a:	e001      	b.n	8001d70 <HAL_RCC_OscConfig+0x81c>
 8001d6c:	4b54      	ldr	r3, [pc, #336]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d70:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d74:	2102      	movs	r1, #2
 8001d76:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d78:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d7c:	6812      	ldr	r2, [r2, #0]
 8001d7e:	fa92 f1a2 	rbit	r1, r2
 8001d82:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001d86:	6011      	str	r1, [r2, #0]
  return(result);
 8001d88:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001d8c:	6812      	ldr	r2, [r2, #0]
 8001d8e:	fab2 f282 	clz	r2, r2
 8001d92:	b252      	sxtb	r2, r2
 8001d94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d98:	b252      	sxtb	r2, r2
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	f002 021f 	and.w	r2, r2, #31
 8001da0:	40d3      	lsrs	r3, r2
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0af      	beq.n	8001d0a <HAL_RCC_OscConfig+0x7b6>
 8001daa:	e057      	b.n	8001e5c <HAL_RCC_OscConfig+0x908>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dac:	f7fe fa0e 	bl	80001cc <HAL_GetTick>
 8001db0:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db4:	e00b      	b.n	8001dce <HAL_RCC_OscConfig+0x87a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001db6:	f7fe fa09 	bl	80001cc <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x87a>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e1d9      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
 8001dce:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001dd2:	2202      	movs	r2, #2
 8001dd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	fa93 f2a3 	rbit	r2, r3
 8001de0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001dea:	2202      	movs	r2, #2
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	fa93 f2a3 	rbit	r2, r3
 8001df8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001dfc:	601a      	str	r2, [r3, #0]
  return(result);
 8001dfe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e02:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e04:	fab3 f383 	clz	r3, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	095b      	lsrs	r3, r3, #5
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	f043 0302 	orr.w	r3, r3, #2
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d102      	bne.n	8001e1e <HAL_RCC_OscConfig+0x8ca>
 8001e18:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	e001      	b.n	8001e22 <HAL_RCC_OscConfig+0x8ce>
 8001e1e:	4b28      	ldr	r3, [pc, #160]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e22:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001e26:	2102      	movs	r1, #2
 8001e28:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2a:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001e2e:	6812      	ldr	r2, [r2, #0]
 8001e30:	fa92 f1a2 	rbit	r1, r2
 8001e34:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001e38:	6011      	str	r1, [r2, #0]
  return(result);
 8001e3a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001e3e:	6812      	ldr	r2, [r2, #0]
 8001e40:	fab2 f282 	clz	r2, r2
 8001e44:	b252      	sxtb	r2, r2
 8001e46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e4a:	b252      	sxtb	r2, r2
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	f002 021f 	and.w	r2, r2, #31
 8001e52:	40d3      	lsrs	r3, r2
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1ac      	bne.n	8001db6 <HAL_RCC_OscConfig+0x862>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	69db      	ldr	r3, [r3, #28]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f000 818c 	beq.w	8002180 <HAL_RCC_OscConfig+0xc2c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e68:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <HAL_RCC_OscConfig+0x96c>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f003 030c 	and.w	r3, r3, #12
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	f000 8183 	beq.w	800217c <HAL_RCC_OscConfig+0xc28>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	69db      	ldr	r3, [r3, #28]
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	f040 8109 	bne.w	8002094 <HAL_RCC_OscConfig+0xb40>
 8001e82:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e86:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	fa93 f2a3 	rbit	r2, r3
 8001e96:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001e9a:	601a      	str	r2, [r3, #0]
  return(result);
 8001e9c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001ea0:	681b      	ldr	r3, [r3, #0]
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea2:	fab3 f383 	clz	r3, r3
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001eac:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7fe f989 	bl	80001cc <HAL_GetTick>
 8001eba:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ebe:	e00d      	b.n	8001edc <HAL_RCC_OscConfig+0x988>
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40007000 	.word	0x40007000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ec8:	f7fe f980 	bl	80001cc <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x988>
          {
            return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e152      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
 8001edc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001ee0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ee4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	fa93 f2a3 	rbit	r2, r3
 8001ef0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ef4:	601a      	str	r2, [r3, #0]
  return(result);
 8001ef6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001efa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001efc:	fab3 f383 	clz	r3, r3
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	095b      	lsrs	r3, r3, #5
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d102      	bne.n	8001f16 <HAL_RCC_OscConfig+0x9c2>
 8001f10:	4b9e      	ldr	r3, [pc, #632]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	e00e      	b.n	8001f34 <HAL_RCC_OscConfig+0x9e0>
 8001f16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f20:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	fa93 f2a3 	rbit	r2, r3
 8001f2a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	4b96      	ldr	r3, [pc, #600]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 8001f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f34:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001f38:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f3c:	6011      	str	r1, [r2, #0]
 8001f3e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	fa92 f1a2 	rbit	r1, r2
 8001f48:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001f4c:	6011      	str	r1, [r2, #0]
  return(result);
 8001f4e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001f52:	6812      	ldr	r2, [r2, #0]
 8001f54:	fab2 f282 	clz	r2, r2
 8001f58:	b252      	sxtb	r2, r2
 8001f5a:	f042 0220 	orr.w	r2, r2, #32
 8001f5e:	b252      	sxtb	r2, r2
 8001f60:	b2d2      	uxtb	r2, r2
 8001f62:	f002 021f 	and.w	r2, r2, #31
 8001f66:	40d3      	lsrs	r3, r2
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1ab      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x974>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f70:	1d3b      	adds	r3, r7, #4
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6a1b      	ldr	r3, [r3, #32]
 8001f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f7a:	d109      	bne.n	8001f90 <HAL_RCC_OscConfig+0xa3c>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f7c:	4983      	ldr	r1, [pc, #524]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 8001f7e:	4b83      	ldr	r3, [pc, #524]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f86:	1d3b      	adds	r3, r7, #4
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f90:	487e      	ldr	r0, [pc, #504]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 8001f92:	4b7e      	ldr	r3, [pc, #504]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f9a:	1d3b      	adds	r3, r7, #4
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6a19      	ldr	r1, [r3, #32]
 8001fa0:	1d3b      	adds	r3, r7, #4
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa6:	430b      	orrs	r3, r1
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	6043      	str	r3, [r0, #4]
 8001fac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001fb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	fa93 f2a3 	rbit	r2, r3
 8001fc0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fc4:	601a      	str	r2, [r3, #0]
  return(result);
 8001fc6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fca:	681b      	ldr	r3, [r3, #0]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fcc:	fab3 f383 	clz	r3, r3
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001fd6:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001fda:	461a      	mov	r2, r3
 8001fdc:	2301      	movs	r3, #1
 8001fde:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7fe f8f4 	bl	80001cc <HAL_GetTick>
 8001fe4:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fe8:	e009      	b.n	8001ffe <HAL_RCC_OscConfig+0xaaa>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fea:	f7fe f8ef 	bl	80001cc <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0xaaa>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e0c1      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
 8001ffe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002002:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002006:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002008:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	fa93 f2a3 	rbit	r2, r3
 8002012:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002016:	601a      	str	r2, [r3, #0]
  return(result);
 8002018:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800201c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800201e:	fab3 f383 	clz	r3, r3
 8002022:	b2db      	uxtb	r3, r3
 8002024:	095b      	lsrs	r3, r3, #5
 8002026:	b2db      	uxtb	r3, r3
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b01      	cmp	r3, #1
 8002030:	d102      	bne.n	8002038 <HAL_RCC_OscConfig+0xae4>
 8002032:	4b56      	ldr	r3, [pc, #344]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	e00e      	b.n	8002056 <HAL_RCC_OscConfig+0xb02>
 8002038:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800203c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002040:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002042:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	fa93 f2a3 	rbit	r2, r3
 800204c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	4b4e      	ldr	r3, [pc, #312]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 8002054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002056:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800205a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800205e:	6011      	str	r1, [r2, #0]
 8002060:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	fa92 f1a2 	rbit	r1, r2
 800206a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800206e:	6011      	str	r1, [r2, #0]
  return(result);
 8002070:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002074:	6812      	ldr	r2, [r2, #0]
 8002076:	fab2 f282 	clz	r2, r2
 800207a:	b252      	sxtb	r2, r2
 800207c:	f042 0220 	orr.w	r2, r2, #32
 8002080:	b252      	sxtb	r2, r2
 8002082:	b2d2      	uxtb	r2, r2
 8002084:	f002 021f 	and.w	r2, r2, #31
 8002088:	40d3      	lsrs	r3, r2
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0ab      	beq.n	8001fea <HAL_RCC_OscConfig+0xa96>
 8002092:	e075      	b.n	8002180 <HAL_RCC_OscConfig+0xc2c>
 8002094:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002098:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800209c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	fa93 f2a3 	rbit	r2, r3
 80020a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ac:	601a      	str	r2, [r3, #0]
  return(result);
 80020ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b4:	fab3 f383 	clz	r3, r3
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80020be:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80020c2:	461a      	mov	r2, r3
 80020c4:	2300      	movs	r3, #0
 80020c6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c8:	f7fe f880 	bl	80001cc <HAL_GetTick>
 80020cc:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d0:	e009      	b.n	80020e6 <HAL_RCC_OscConfig+0xb92>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020d2:	f7fe f87b 	bl	80001cc <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0xb92>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e04d      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
 80020e6:	f107 0320 	add.w	r3, r7, #32
 80020ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f0:	f107 0320 	add.w	r3, r7, #32
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	fa93 f2a3 	rbit	r2, r3
 80020fa:	f107 031c 	add.w	r3, r7, #28
 80020fe:	601a      	str	r2, [r3, #0]
  return(result);
 8002100:	f107 031c 	add.w	r3, r7, #28
 8002104:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002106:	fab3 f383 	clz	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	095b      	lsrs	r3, r3, #5
 800210e:	b2db      	uxtb	r3, r3
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2b01      	cmp	r3, #1
 8002118:	d102      	bne.n	8002120 <HAL_RCC_OscConfig+0xbcc>
 800211a:	4b1c      	ldr	r3, [pc, #112]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	e00e      	b.n	800213e <HAL_RCC_OscConfig+0xbea>
 8002120:	f107 0318 	add.w	r3, r7, #24
 8002124:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002128:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212a:	f107 0318 	add.w	r3, r7, #24
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	fa93 f2a3 	rbit	r2, r3
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	601a      	str	r2, [r3, #0]
 800213a:	4b14      	ldr	r3, [pc, #80]	; (800218c <HAL_RCC_OscConfig+0xc38>)
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	f107 0210 	add.w	r2, r7, #16
 8002142:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002146:	6011      	str	r1, [r2, #0]
 8002148:	f107 0210 	add.w	r2, r7, #16
 800214c:	6812      	ldr	r2, [r2, #0]
 800214e:	fa92 f1a2 	rbit	r1, r2
 8002152:	f107 020c 	add.w	r2, r7, #12
 8002156:	6011      	str	r1, [r2, #0]
  return(result);
 8002158:	f107 020c 	add.w	r2, r7, #12
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	fab2 f282 	clz	r2, r2
 8002162:	b252      	sxtb	r2, r2
 8002164:	f042 0220 	orr.w	r2, r2, #32
 8002168:	b252      	sxtb	r2, r2
 800216a:	b2d2      	uxtb	r2, r2
 800216c:	f002 021f 	and.w	r2, r2, #31
 8002170:	40d3      	lsrs	r3, r2
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1ab      	bne.n	80020d2 <HAL_RCC_OscConfig+0xb7e>
 800217a:	e001      	b.n	8002180 <HAL_RCC_OscConfig+0xc2c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e000      	b.n	8002182 <HAL_RCC_OscConfig+0xc2e>
    }
  }
  
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40021000 	.word	0x40021000

08002190 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b098      	sub	sp, #96	; 0x60
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800219a:	2300      	movs	r3, #0
 800219c:	65fb      	str	r3, [r7, #92]	; 0x5c
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800219e:	4b9c      	ldr	r3, [pc, #624]	; (8002410 <HAL_RCC_ClockConfig+0x280>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0207 	and.w	r2, r3, #7
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d210      	bcs.n	80021ce <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ac:	4998      	ldr	r1, [pc, #608]	; (8002410 <HAL_RCC_ClockConfig+0x280>)
 80021ae:	4b98      	ldr	r3, [pc, #608]	; (8002410 <HAL_RCC_ClockConfig+0x280>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f023 0207 	bic.w	r2, r3, #7
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021bc:	4b94      	ldr	r3, [pc, #592]	; (8002410 <HAL_RCC_ClockConfig+0x280>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0207 	and.w	r2, r3, #7
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d001      	beq.n	80021ce <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e15f      	b.n	800248e <HAL_RCC_ClockConfig+0x2fe>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d008      	beq.n	80021ec <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021da:	498e      	ldr	r1, [pc, #568]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 80021dc:	4b8d      	ldr	r3, [pc, #564]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f000 80f2 	beq.w	80023de <HAL_RCC_ClockConfig+0x24e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d135      	bne.n	800226e <HAL_RCC_ClockConfig+0xde>
 8002202:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002206:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002208:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800220a:	fa93 f3a3 	rbit	r3, r3
 800220e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002210:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002212:	fab3 f383 	clz	r3, r3
 8002216:	b2db      	uxtb	r3, r3
 8002218:	095b      	lsrs	r3, r3, #5
 800221a:	b2db      	uxtb	r3, r3
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b01      	cmp	r3, #1
 8002224:	d102      	bne.n	800222c <HAL_RCC_ClockConfig+0x9c>
 8002226:	4b7b      	ldr	r3, [pc, #492]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	e008      	b.n	800223e <HAL_RCC_ClockConfig+0xae>
 800222c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002230:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002234:	fa93 f3a3 	rbit	r3, r3
 8002238:	64fb      	str	r3, [r7, #76]	; 0x4c
 800223a:	4b76      	ldr	r3, [pc, #472]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 800223c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002242:	64ba      	str	r2, [r7, #72]	; 0x48
 8002244:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002246:	fa92 f2a2 	rbit	r2, r2
 800224a:	647a      	str	r2, [r7, #68]	; 0x44
  return(result);
 800224c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800224e:	fab2 f282 	clz	r2, r2
 8002252:	b252      	sxtb	r2, r2
 8002254:	f042 0220 	orr.w	r2, r2, #32
 8002258:	b252      	sxtb	r2, r2
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	f002 021f 	and.w	r2, r2, #31
 8002260:	40d3      	lsrs	r3, r2
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b00      	cmp	r3, #0
 8002268:	d16e      	bne.n	8002348 <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e10f      	b.n	800248e <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b02      	cmp	r3, #2
 8002274:	d135      	bne.n	80022e2 <HAL_RCC_ClockConfig+0x152>
 8002276:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800227a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800227e:	fa93 f3a3 	rbit	r3, r3
 8002282:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002284:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002286:	fab3 f383 	clz	r3, r3
 800228a:	b2db      	uxtb	r3, r3
 800228c:	095b      	lsrs	r3, r3, #5
 800228e:	b2db      	uxtb	r3, r3
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b01      	cmp	r3, #1
 8002298:	d102      	bne.n	80022a0 <HAL_RCC_ClockConfig+0x110>
 800229a:	4b5e      	ldr	r3, [pc, #376]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	e008      	b.n	80022b2 <HAL_RCC_ClockConfig+0x122>
 80022a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022a4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022a8:	fa93 f3a3 	rbit	r3, r3
 80022ac:	637b      	str	r3, [r7, #52]	; 0x34
 80022ae:	4b59      	ldr	r3, [pc, #356]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 80022b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022b6:	633a      	str	r2, [r7, #48]	; 0x30
 80022b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022ba:	fa92 f2a2 	rbit	r2, r2
 80022be:	62fa      	str	r2, [r7, #44]	; 0x2c
  return(result);
 80022c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022c2:	fab2 f282 	clz	r2, r2
 80022c6:	b252      	sxtb	r2, r2
 80022c8:	f042 0220 	orr.w	r2, r2, #32
 80022cc:	b252      	sxtb	r2, r2
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	f002 021f 	and.w	r2, r2, #31
 80022d4:	40d3      	lsrs	r3, r2
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d134      	bne.n	8002348 <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e0d5      	b.n	800248e <HAL_RCC_ClockConfig+0x2fe>
 80022e2:	2302      	movs	r3, #2
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e8:	fa93 f3a3 	rbit	r3, r3
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80022ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f0:	fab3 f383 	clz	r3, r3
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	095b      	lsrs	r3, r3, #5
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	f043 0301 	orr.w	r3, r3, #1
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	2b01      	cmp	r3, #1
 8002302:	d102      	bne.n	800230a <HAL_RCC_ClockConfig+0x17a>
 8002304:	4b43      	ldr	r3, [pc, #268]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	e007      	b.n	800231a <HAL_RCC_ClockConfig+0x18a>
 800230a:	2302      	movs	r3, #2
 800230c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	fa93 f3a3 	rbit	r3, r3
 8002314:	61fb      	str	r3, [r7, #28]
 8002316:	4b3f      	ldr	r3, [pc, #252]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 8002318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231a:	2202      	movs	r2, #2
 800231c:	61ba      	str	r2, [r7, #24]
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	fa92 f2a2 	rbit	r2, r2
 8002324:	617a      	str	r2, [r7, #20]
  return(result);
 8002326:	697a      	ldr	r2, [r7, #20]
 8002328:	fab2 f282 	clz	r2, r2
 800232c:	b252      	sxtb	r2, r2
 800232e:	f042 0220 	orr.w	r2, r2, #32
 8002332:	b252      	sxtb	r2, r2
 8002334:	b2d2      	uxtb	r2, r2
 8002336:	f002 021f 	and.w	r2, r2, #31
 800233a:	40d3      	lsrs	r3, r2
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e0a2      	b.n	800248e <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002348:	4932      	ldr	r1, [pc, #200]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 800234a:	4b32      	ldr	r3, [pc, #200]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f023 0203 	bic.w	r2, r3, #3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	4313      	orrs	r3, r2
 8002358:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800235a:	f7fd ff37 	bl	80001cc <HAL_GetTick>
 800235e:	65f8      	str	r0, [r7, #92]	; 0x5c
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d112      	bne.n	800238e <HAL_RCC_ClockConfig+0x1fe>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002368:	e00a      	b.n	8002380 <HAL_RCC_ClockConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800236a:	f7fd ff2f 	bl	80001cc <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	f241 3288 	movw	r2, #5000	; 0x1388
 8002378:	4293      	cmp	r3, r2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_ClockConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e086      	b.n	800248e <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002380:	4b24      	ldr	r3, [pc, #144]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f003 030c 	and.w	r3, r3, #12
 8002388:	2b04      	cmp	r3, #4
 800238a:	d1ee      	bne.n	800236a <HAL_RCC_ClockConfig+0x1da>
 800238c:	e027      	b.n	80023de <HAL_RCC_ClockConfig+0x24e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d11d      	bne.n	80023d2 <HAL_RCC_ClockConfig+0x242>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002396:	e00a      	b.n	80023ae <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002398:	f7fd ff18 	bl	80001cc <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e06f      	b.n	800248e <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023ae:	4b19      	ldr	r3, [pc, #100]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b08      	cmp	r3, #8
 80023b8:	d1ee      	bne.n	8002398 <HAL_RCC_ClockConfig+0x208>
 80023ba:	e010      	b.n	80023de <HAL_RCC_ClockConfig+0x24e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023bc:	f7fd ff06 	bl	80001cc <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_ClockConfig+0x242>
        {
          return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e05d      	b.n	800248e <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023d2:	4b10      	ldr	r3, [pc, #64]	; (8002414 <HAL_RCC_ClockConfig+0x284>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f003 030c 	and.w	r3, r3, #12
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1ee      	bne.n	80023bc <HAL_RCC_ClockConfig+0x22c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80023de:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <HAL_RCC_ClockConfig+0x280>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0207 	and.w	r2, r3, #7
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d915      	bls.n	8002418 <HAL_RCC_ClockConfig+0x288>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ec:	4908      	ldr	r1, [pc, #32]	; (8002410 <HAL_RCC_ClockConfig+0x280>)
 80023ee:	4b08      	ldr	r3, [pc, #32]	; (8002410 <HAL_RCC_ClockConfig+0x280>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f023 0207 	bic.w	r2, r3, #7
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80023fc:	4b04      	ldr	r3, [pc, #16]	; (8002410 <HAL_RCC_ClockConfig+0x280>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0207 	and.w	r2, r3, #7
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	429a      	cmp	r2, r3
 8002408:	d006      	beq.n	8002418 <HAL_RCC_ClockConfig+0x288>
    {
      return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e03f      	b.n	800248e <HAL_RCC_ClockConfig+0x2fe>
 800240e:	bf00      	nop
 8002410:	40022000 	.word	0x40022000
 8002414:	40021000 	.word	0x40021000
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d008      	beq.n	8002436 <HAL_RCC_ClockConfig+0x2a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002424:	491c      	ldr	r1, [pc, #112]	; (8002498 <HAL_RCC_ClockConfig+0x308>)
 8002426:	4b1c      	ldr	r3, [pc, #112]	; (8002498 <HAL_RCC_ClockConfig+0x308>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	4313      	orrs	r3, r2
 8002434:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d009      	beq.n	8002456 <HAL_RCC_ClockConfig+0x2c6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002442:	4915      	ldr	r1, [pc, #84]	; (8002498 <HAL_RCC_ClockConfig+0x308>)
 8002444:	4b14      	ldr	r3, [pc, #80]	; (8002498 <HAL_RCC_ClockConfig+0x308>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4313      	orrs	r3, r2
 8002454:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002456:	f000 f825 	bl	80024a4 <HAL_RCC_GetSysClockFreq>
 800245a:	4601      	mov	r1, r0
 800245c:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <HAL_RCC_ClockConfig+0x308>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002464:	23f0      	movs	r3, #240	; 0xf0
 8002466:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	fa93 f3a3 	rbit	r3, r3
 800246e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	fab3 f383 	clz	r3, r3
 8002476:	fa22 f303 	lsr.w	r3, r2, r3
 800247a:	4a08      	ldr	r2, [pc, #32]	; (800249c <HAL_RCC_ClockConfig+0x30c>)
 800247c:	5cd3      	ldrb	r3, [r2, r3]
 800247e:	fa21 f303 	lsr.w	r3, r1, r3
 8002482:	4a07      	ldr	r2, [pc, #28]	; (80024a0 <HAL_RCC_ClockConfig+0x310>)
 8002484:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002486:	2000      	movs	r0, #0
 8002488:	f7fd fe76 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3760      	adds	r7, #96	; 0x60
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000
 800249c:	08003c98 	.word	0x08003c98
 80024a0:	20000000 	.word	0x20000000

080024a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024a4:	b490      	push	{r4, r7}
 80024a6:	b08e      	sub	sp, #56	; 0x38
 80024a8:	af00      	add	r7, sp, #0
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 80024aa:	4b35      	ldr	r3, [pc, #212]	; (8002580 <HAL_RCC_GetSysClockFreq+0xdc>)
 80024ac:	1d3c      	adds	r4, r7, #4
 80024ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 80024b4:	4b33      	ldr	r3, [pc, #204]	; (8002584 <HAL_RCC_GetSysClockFreq+0xe0>)
 80024b6:	881b      	ldrh	r3, [r3, #0]
 80024b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024be:	2300      	movs	r3, #0
 80024c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80024c2:	2300      	movs	r3, #0
 80024c4:	637b      	str	r3, [r7, #52]	; 0x34
 80024c6:	2300      	movs	r3, #0
 80024c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0;
 80024ca:	2300      	movs	r3, #0
 80024cc:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 80024ce:	4b2e      	ldr	r3, [pc, #184]	; (8002588 <HAL_RCC_GetSysClockFreq+0xe4>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b04      	cmp	r3, #4
 80024dc:	d002      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0x40>
 80024de:	2b08      	cmp	r3, #8
 80024e0:	d003      	beq.n	80024ea <HAL_RCC_GetSysClockFreq+0x46>
 80024e2:	e043      	b.n	800256c <HAL_RCC_GetSysClockFreq+0xc8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024e4:	4b29      	ldr	r3, [pc, #164]	; (800258c <HAL_RCC_GetSysClockFreq+0xe8>)
 80024e6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80024e8:	e043      	b.n	8002572 <HAL_RCC_GetSysClockFreq+0xce>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 80024ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ec:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024f0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80024f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f6:	6a3b      	ldr	r3, [r7, #32]
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	fab3 f383 	clz	r3, r3
 8002504:	fa22 f303 	lsr.w	r3, r2, r3
 8002508:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800250c:	4413      	add	r3, r2
 800250e:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002512:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002516:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d01e      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0xb8>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 800251e:	4b1a      	ldr	r3, [pc, #104]	; (8002588 <HAL_RCC_GetSysClockFreq+0xe4>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002526:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800252a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	fa93 f3a3 	rbit	r3, r3
 8002532:	617b      	str	r3, [r7, #20]
  return(result);
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	fab3 f383 	clz	r3, r3
 800253a:	fa22 f303 	lsr.w	r3, r2, r3
 800253e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002542:	4413      	add	r3, r2
 8002544:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8002548:	62bb      	str	r3, [r7, #40]	; 0x28
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 800254a:	4a10      	ldr	r2, [pc, #64]	; (800258c <HAL_RCC_GetSysClockFreq+0xe8>)
 800254c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800254e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002552:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002554:	fb02 f303 	mul.w	r3, r2, r3
 8002558:	637b      	str	r3, [r7, #52]	; 0x34
 800255a:	e004      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0xc2>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800255c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255e:	4a0c      	ldr	r2, [pc, #48]	; (8002590 <HAL_RCC_GetSysClockFreq+0xec>)
 8002560:	fb02 f303 	mul.w	r3, r2, r3
 8002564:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 8002566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002568:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800256a:	e002      	b.n	8002572 <HAL_RCC_GetSysClockFreq+0xce>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800256c:	4b07      	ldr	r3, [pc, #28]	; (800258c <HAL_RCC_GetSysClockFreq+0xe8>)
 800256e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002570:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002574:	4618      	mov	r0, r3
 8002576:	3738      	adds	r7, #56	; 0x38
 8002578:	46bd      	mov	sp, r7
 800257a:	bc90      	pop	{r4, r7}
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	08003c44 	.word	0x08003c44
 8002584:	08003c54 	.word	0x08003c54
 8002588:	40021000 	.word	0x40021000
 800258c:	007a1200 	.word	0x007a1200
 8002590:	003d0900 	.word	0x003d0900

08002594 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002598:	4b02      	ldr	r3, [pc, #8]	; (80025a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800259a:	681b      	ldr	r3, [r3, #0]
}
 800259c:	4618      	mov	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr
 80025a4:	20000000 	.word	0x20000000

080025a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80025ae:	f7ff fff1 	bl	8002594 <HAL_RCC_GetHCLKFreq>
 80025b2:	4601      	mov	r1, r0
 80025b4:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80025bc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80025c0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	fa93 f3a3 	rbit	r3, r3
 80025c8:	603b      	str	r3, [r7, #0]
  return(result);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	fab3 f383 	clz	r3, r3
 80025d0:	fa22 f303 	lsr.w	r3, r2, r3
 80025d4:	4a04      	ldr	r2, [pc, #16]	; (80025e8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80025d6:	5cd3      	ldrb	r3, [r2, r3]
 80025d8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80025dc:	4618      	mov	r0, r3
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40021000 	.word	0x40021000
 80025e8:	08003ca8 	.word	0x08003ca8

080025ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80025f2:	f7ff ffcf 	bl	8002594 <HAL_RCC_GetHCLKFreq>
 80025f6:	4601      	mov	r1, r0
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8002600:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002604:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	fa93 f3a3 	rbit	r3, r3
 800260c:	603b      	str	r3, [r7, #0]
  return(result);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	fab3 f383 	clz	r3, r3
 8002614:	fa22 f303 	lsr.w	r3, r2, r3
 8002618:	4a04      	ldr	r2, [pc, #16]	; (800262c <HAL_RCC_GetPCLK2Freq+0x40>)
 800261a:	5cd3      	ldrb	r3, [r2, r3]
 800261c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40021000 	.word	0x40021000
 800262c:	08003ca8 	.word	0x08003ca8

08002630 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b090      	sub	sp, #64	; 0x40
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0, temp_reg = 0;
 8002638:	2300      	movs	r3, #0
 800263a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800263c:	2300      	movs	r3, #0
 800263e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0301 	and.w	r3, r3, #1
 8002648:	2b00      	cmp	r3, #0
 800264a:	f000 80ac 	beq.w	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800264e:	4a67      	ldr	r2, [pc, #412]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002650:	4b66      	ldr	r3, [pc, #408]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002652:	69db      	ldr	r3, [r3, #28]
 8002654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002658:	61d3      	str	r3, [r2, #28]
 800265a:	4b64      	ldr	r3, [pc, #400]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800265c:	69db      	ldr	r3, [r3, #28]
 800265e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002666:	4a62      	ldr	r2, [pc, #392]	; (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002668:	4b61      	ldr	r3, [pc, #388]	; (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002670:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002672:	f7fd fdab 	bl	80001cc <HAL_GetTick>
 8002676:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002678:	e008      	b.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800267a:	f7fd fda7 	bl	80001cc <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b64      	cmp	r3, #100	; 0x64
 8002686:	d901      	bls.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x5c>
      {
        return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e0ab      	b.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800268c:	4b58      	ldr	r3, [pc, #352]	; (80027f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0f0      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x4a>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002698:	4b54      	ldr	r3, [pc, #336]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026a0:	63bb      	str	r3, [r7, #56]	; 0x38
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d075      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80026b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d06e      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026b6:	4b4d      	ldr	r3, [pc, #308]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026be:	63bb      	str	r3, [r7, #56]	; 0x38
 80026c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026c8:	fa93 f3a3 	rbit	r3, r3
 80026cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80026ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026d0:	fab3 f383 	clz	r3, r3
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	461a      	mov	r2, r3
 80026d8:	4b46      	ldr	r3, [pc, #280]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80026da:	4413      	add	r3, r2
 80026dc:	461a      	mov	r2, r3
 80026de:	2301      	movs	r3, #1
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026e6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ea:	fa93 f3a3 	rbit	r3, r3
 80026ee:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80026f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026f2:	fab3 f383 	clz	r3, r3
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	461a      	mov	r2, r3
 80026fa:	4b3e      	ldr	r3, [pc, #248]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80026fc:	4413      	add	r3, r2
 80026fe:	461a      	mov	r2, r3
 8002700:	2300      	movs	r3, #0
 8002702:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002704:	4a39      	ldr	r2, [pc, #228]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002708:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800270a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b00      	cmp	r3, #0
 8002712:	d03f      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8002714:	f7fd fd5a 	bl	80001cc <HAL_GetTick>
 8002718:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800271a:	e00a      	b.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x102>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800271c:	f7fd fd56 	bl	80001cc <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	f241 3288 	movw	r2, #5000	; 0x1388
 800272a:	4293      	cmp	r3, r2
 800272c:	d901      	bls.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x102>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e058      	b.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8002732:	2302      	movs	r3, #2
 8002734:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	fa93 f3a3 	rbit	r3, r3
 800273c:	623b      	str	r3, [r7, #32]
 800273e:	2302      	movs	r3, #2
 8002740:	61fb      	str	r3, [r7, #28]
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	fa93 f3a3 	rbit	r3, r3
 8002748:	61bb      	str	r3, [r7, #24]
  return(result);
 800274a:	69bb      	ldr	r3, [r7, #24]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274c:	fab3 f383 	clz	r3, r3
 8002750:	b2db      	uxtb	r3, r3
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	b2db      	uxtb	r3, r3
 8002756:	f043 0302 	orr.w	r3, r3, #2
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d102      	bne.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002760:	4b22      	ldr	r3, [pc, #136]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	e001      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x13a>
 8002766:	4b21      	ldr	r3, [pc, #132]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276a:	2202      	movs	r2, #2
 800276c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	fa92 f2a2 	rbit	r2, r2
 8002774:	613a      	str	r2, [r7, #16]
  return(result);
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	fab2 f282 	clz	r2, r2
 800277c:	b252      	sxtb	r2, r2
 800277e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002782:	b252      	sxtb	r2, r2
 8002784:	b2d2      	uxtb	r2, r2
 8002786:	f002 021f 	and.w	r2, r2, #31
 800278a:	40d3      	lsrs	r3, r2
 800278c:	f003 0301 	and.w	r3, r3, #1
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0c3      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0xec>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002794:	4915      	ldr	r1, [pc, #84]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002796:	4b15      	ldr	r3, [pc, #84]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	620b      	str	r3, [r1, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d008      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027b2:	490e      	ldr	r1, [pc, #56]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027b4:	4b0d      	ldr	r3, [pc, #52]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0310 	and.w	r3, r3, #16
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d008      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027d0:	4906      	ldr	r1, [pc, #24]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	4313      	orrs	r3, r2
 80027e0:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3740      	adds	r7, #64	; 0x40
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40021000 	.word	0x40021000
 80027f0:	40007000 	.word	0x40007000
 80027f4:	42420400 	.word	0x42420400

080027f8 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d101      	bne.n	800280a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e01d      	b.n	8002846 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d106      	bne.n	8002824 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f001 f916 	bl	8003a50 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3304      	adds	r3, #4
 8002834:	4619      	mov	r1, r3
 8002836:	4610      	mov	r0, r2
 8002838:	f000 f8f8 	bl	8002a2c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2201      	movs	r2, #1
 8002860:	6839      	ldr	r1, [r7, #0]
 8002862:	4618      	mov	r0, r3
 8002864:	f000 fae0 	bl	8002e28 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a0b      	ldr	r2, [pc, #44]	; (800289c <HAL_TIM_PWM_Start+0x4c>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d107      	bne.n	8002882 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6812      	ldr	r2, [r2, #0]
 800287a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800287c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002880:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6812      	ldr	r2, [r2, #0]
 800288a:	6812      	ldr	r2, [r2, #0]
 800288c:	f042 0201 	orr.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40012c00 	.word	0x40012c00

080028a0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d101      	bne.n	80028ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80028b6:	2302      	movs	r3, #2
 80028b8:	e0b4      	b.n	8002a24 <HAL_TIM_PWM_ConfigChannel+0x184>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2202      	movs	r2, #2
 80028c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  switch (Channel)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b0c      	cmp	r3, #12
 80028ce:	f200 809f 	bhi.w	8002a10 <HAL_TIM_PWM_ConfigChannel+0x170>
 80028d2:	a201      	add	r2, pc, #4	; (adr r2, 80028d8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80028d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d8:	0800290d 	.word	0x0800290d
 80028dc:	08002a11 	.word	0x08002a11
 80028e0:	08002a11 	.word	0x08002a11
 80028e4:	08002a11 	.word	0x08002a11
 80028e8:	0800294d 	.word	0x0800294d
 80028ec:	08002a11 	.word	0x08002a11
 80028f0:	08002a11 	.word	0x08002a11
 80028f4:	08002a11 	.word	0x08002a11
 80028f8:	0800298f 	.word	0x0800298f
 80028fc:	08002a11 	.word	0x08002a11
 8002900:	08002a11 	.word	0x08002a11
 8002904:	08002a11 	.word	0x08002a11
 8002908:	080029cf 	.word	0x080029cf
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68b9      	ldr	r1, [r7, #8]
 8002912:	4618      	mov	r0, r3
 8002914:	f000 f8e8 	bl	8002ae8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	6812      	ldr	r2, [r2, #0]
 8002920:	6992      	ldr	r2, [r2, #24]
 8002922:	f042 0208 	orr.w	r2, r2, #8
 8002926:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	6812      	ldr	r2, [r2, #0]
 8002930:	6992      	ldr	r2, [r2, #24]
 8002932:	f022 0204 	bic.w	r2, r2, #4
 8002936:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	6812      	ldr	r2, [r2, #0]
 8002940:	6991      	ldr	r1, [r2, #24]
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	6912      	ldr	r2, [r2, #16]
 8002946:	430a      	orrs	r2, r1
 8002948:	619a      	str	r2, [r3, #24]
    }
    break;
 800294a:	e062      	b.n	8002a12 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68b9      	ldr	r1, [r7, #8]
 8002952:	4618      	mov	r0, r3
 8002954:	f000 f934 	bl	8002bc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	6812      	ldr	r2, [r2, #0]
 8002960:	6992      	ldr	r2, [r2, #24]
 8002962:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002966:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	6812      	ldr	r2, [r2, #0]
 8002970:	6992      	ldr	r2, [r2, #24]
 8002972:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002976:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	6812      	ldr	r2, [r2, #0]
 8002980:	6991      	ldr	r1, [r2, #24]
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	6912      	ldr	r2, [r2, #16]
 8002986:	0212      	lsls	r2, r2, #8
 8002988:	430a      	orrs	r2, r1
 800298a:	619a      	str	r2, [r3, #24]
    }
    break;
 800298c:	e041      	b.n	8002a12 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68b9      	ldr	r1, [r7, #8]
 8002994:	4618      	mov	r0, r3
 8002996:	f000 f983 	bl	8002ca0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	6812      	ldr	r2, [r2, #0]
 80029a2:	69d2      	ldr	r2, [r2, #28]
 80029a4:	f042 0208 	orr.w	r2, r2, #8
 80029a8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	69d2      	ldr	r2, [r2, #28]
 80029b4:	f022 0204 	bic.w	r2, r2, #4
 80029b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	6812      	ldr	r2, [r2, #0]
 80029c2:	69d1      	ldr	r1, [r2, #28]
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	6912      	ldr	r2, [r2, #16]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	61da      	str	r2, [r3, #28]
    }
    break;
 80029cc:	e021      	b.n	8002a12 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68b9      	ldr	r1, [r7, #8]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f000 f9d3 	bl	8002d80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	6812      	ldr	r2, [r2, #0]
 80029e2:	69d2      	ldr	r2, [r2, #28]
 80029e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029e8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	6812      	ldr	r2, [r2, #0]
 80029f2:	69d2      	ldr	r2, [r2, #28]
 80029f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	6812      	ldr	r2, [r2, #0]
 8002a02:	69d1      	ldr	r1, [r2, #28]
 8002a04:	68ba      	ldr	r2, [r7, #8]
 8002a06:	6912      	ldr	r2, [r2, #16]
 8002a08:	0212      	lsls	r2, r2, #8
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	61da      	str	r2, [r3, #28]
    }
    break;
 8002a0e:	e000      	b.n	8002a12 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8002a10:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a26      	ldr	r2, [pc, #152]	; (8002adc <TIM_Base_SetConfig+0xb0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d00b      	beq.n	8002a60 <TIM_Base_SetConfig+0x34>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a4e:	d007      	beq.n	8002a60 <TIM_Base_SetConfig+0x34>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a23      	ldr	r2, [pc, #140]	; (8002ae0 <TIM_Base_SetConfig+0xb4>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d003      	beq.n	8002a60 <TIM_Base_SetConfig+0x34>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a22      	ldr	r2, [pc, #136]	; (8002ae4 <TIM_Base_SetConfig+0xb8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d108      	bne.n	8002a72 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a19      	ldr	r2, [pc, #100]	; (8002adc <TIM_Base_SetConfig+0xb0>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d00b      	beq.n	8002a92 <TIM_Base_SetConfig+0x66>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a80:	d007      	beq.n	8002a92 <TIM_Base_SetConfig+0x66>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a16      	ldr	r2, [pc, #88]	; (8002ae0 <TIM_Base_SetConfig+0xb4>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d003      	beq.n	8002a92 <TIM_Base_SetConfig+0x66>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a15      	ldr	r2, [pc, #84]	; (8002ae4 <TIM_Base_SetConfig+0xb8>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d108      	bne.n	8002aa4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a07      	ldr	r2, [pc, #28]	; (8002adc <TIM_Base_SetConfig+0xb0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d103      	bne.n	8002aca <TIM_Base_SetConfig+0x9e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	691a      	ldr	r2, [r3, #16]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	615a      	str	r2, [r3, #20]
}
 8002ad0:	bf00      	nop
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bc80      	pop	{r7}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40012c00 	.word	0x40012c00
 8002ae0:	40000400 	.word	0x40000400
 8002ae4:	40000800 	.word	0x40000800

08002ae8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b087      	sub	sp, #28
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8002af2:	2300      	movs	r3, #0
 8002af4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	f023 0201 	bic.w	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f023 0303 	bic.w	r3, r3, #3
 8002b2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f023 0302 	bic.w	r3, r3, #2
 8002b3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	697a      	ldr	r2, [r7, #20]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a1c      	ldr	r2, [pc, #112]	; (8002bbc <TIM_OC1_SetConfig+0xd4>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d10c      	bne.n	8002b6a <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f023 0308 	bic.w	r3, r3, #8
 8002b56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f023 0304 	bic.w	r3, r3, #4
 8002b68:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a13      	ldr	r2, [pc, #76]	; (8002bbc <TIM_OC1_SetConfig+0xd4>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d111      	bne.n	8002b96 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	621a      	str	r2, [r3, #32]
}
 8002bb0:	bf00      	nop
 8002bb2:	371c      	adds	r7, #28
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bc80      	pop	{r7}
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40012c00 	.word	0x40012c00

08002bc0 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	f023 0210 	bic.w	r2, r3, #16
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	021b      	lsls	r3, r3, #8
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	f023 0320 	bic.w	r3, r3, #32
 8002c16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a1d      	ldr	r2, [pc, #116]	; (8002c9c <TIM_OC2_SetConfig+0xdc>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d10d      	bne.n	8002c48 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	011b      	lsls	r3, r3, #4
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c46:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a14      	ldr	r2, [pc, #80]	; (8002c9c <TIM_OC2_SetConfig+0xdc>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d113      	bne.n	8002c78 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	695b      	ldr	r3, [r3, #20]
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	621a      	str	r2, [r3, #32]
}
 8002c92:	bf00      	nop
 8002c94:	371c      	adds	r7, #28
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bc80      	pop	{r7}
 8002c9a:	4770      	bx	lr
 8002c9c:	40012c00 	.word	0x40012c00

08002ca0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b087      	sub	sp, #28
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8002caa:	2300      	movs	r3, #0
 8002cac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f023 0303 	bic.w	r3, r3, #3
 8002ce2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68fa      	ldr	r2, [r7, #12]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002cf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	021b      	lsls	r3, r3, #8
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a1d      	ldr	r2, [pc, #116]	; (8002d7c <TIM_OC3_SetConfig+0xdc>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d10d      	bne.n	8002d26 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	021b      	lsls	r3, r3, #8
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d24:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <TIM_OC3_SetConfig+0xdc>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d113      	bne.n	8002d56 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	011b      	lsls	r3, r3, #4
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	011b      	lsls	r3, r3, #4
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	693a      	ldr	r2, [r7, #16]
 8002d5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	621a      	str	r2, [r3, #32]
}
 8002d70:	bf00      	nop
 8002d72:	371c      	adds	r7, #28
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	40012c00 	.word	0x40012c00

08002d80 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b087      	sub	sp, #28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 8002d92:	2300      	movs	r3, #0
 8002d94:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a1b      	ldr	r3, [r3, #32]
 8002da6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002dba:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dc2:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	021b      	lsls	r3, r3, #8
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002dd6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	031b      	lsls	r3, r3, #12
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	4a0f      	ldr	r2, [pc, #60]	; (8002e24 <TIM_OC4_SetConfig+0xa4>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d109      	bne.n	8002e00 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002df2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	019b      	lsls	r3, r3, #6
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	621a      	str	r2, [r3, #32]
}
 8002e1a:	bf00      	nop
 8002e1c:	371c      	adds	r7, #28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr
 8002e24:	40012c00 	.word	0x40012c00

08002e28 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b087      	sub	sp, #28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002e38:	2201      	movs	r2, #1
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6a1a      	ldr	r2, [r3, #32]
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	43db      	mvns	r3, r3
 8002e4a:	401a      	ands	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6a1a      	ldr	r2, [r3, #32]
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	fa01 f303 	lsl.w	r3, r1, r3
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	621a      	str	r2, [r3, #32]
}
 8002e62:	bf00      	nop
 8002e64:	371c      	adds	r7, #28
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr

08002e6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_TIMEx_ConfigBreakDeadTime+0x18>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e027      	b.n	8002ed4 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2202      	movs	r2, #2
 8002e90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	6811      	ldr	r1, [r2, #0]
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	6852      	ldr	r2, [r2, #4]
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8002ea0:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->LockLevel        |
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	6892      	ldr	r2, [r2, #8]
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
 8002ea6:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->DeadTime         |
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	68d2      	ldr	r2, [r2, #12]
                                   sBreakDeadTimeConfig->LockLevel        |
 8002eac:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->BreakState       |
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	6912      	ldr	r2, [r2, #16]
                                   sBreakDeadTimeConfig->DeadTime         |
 8002eb2:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->BreakPolarity    |
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	6952      	ldr	r2, [r2, #20]
                                   sBreakDeadTimeConfig->BreakState       |
 8002eb8:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->AutomaticOutput;
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	6992      	ldr	r2, [r2, #24]
                                   sBreakDeadTimeConfig->BreakPolarity    |
 8002ebe:	430a      	orrs	r2, r1
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8002ec0:	645a      	str	r2, [r3, #68]	; 0x44


  htim->State = HAL_TIM_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr

08002ede <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b083      	sub	sp, #12
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
 8002ee6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d101      	bne.n	8002ef6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e032      	b.n	8002f5c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2202      	movs	r2, #2
 8002f02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6812      	ldr	r2, [r2, #0]
 8002f0e:	6852      	ldr	r2, [r2, #4]
 8002f10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002f14:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	6812      	ldr	r2, [r2, #0]
 8002f1e:	6851      	ldr	r1, [r2, #4]
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	6812      	ldr	r2, [r2, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	6812      	ldr	r2, [r2, #0]
 8002f30:	6892      	ldr	r2, [r2, #8]
 8002f32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f36:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	6891      	ldr	r1, [r2, #8]
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	6852      	ldr	r2, [r2, #4]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr

08002f66 <HAL_UART_Init>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f66:	b580      	push	{r7, lr}
 8002f68:	b082      	sub	sp, #8
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e03b      	b.n	8002ff0 <HAL_UART_Init+0x8a>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->State == HAL_UART_STATE_RESET)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d106      	bne.n	8002f92 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fdc9 	bl	8003b24 <HAL_UART_MspInit>
  }

  huart->State = HAL_UART_STATE_BUSY;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2202      	movs	r2, #2
 8002f96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	68d2      	ldr	r2, [r2, #12]
 8002fa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fa8:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f824 	bl	8002ff8 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	6912      	ldr	r2, [r2, #16]
 8002fba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fbe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	6812      	ldr	r2, [r2, #0]
 8002fc8:	6952      	ldr	r2, [r2, #20]
 8002fca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fce:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	6812      	ldr	r2, [r2, #0]
 8002fd8:	68d2      	ldr	r2, [r2, #12]
 8002fda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fde:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00;
 8003000:	2300      	movs	r3, #0
 8003002:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6812      	ldr	r2, [r2, #0]
 800300c:	6912      	ldr	r2, [r2, #16]
 800300e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	68d2      	ldr	r2, [r2, #12]
 8003016:	430a      	orrs	r2, r1
 8003018:	611a      	str	r2, [r3, #16]
  /*------- UART-associated USART registers setting : CR1 Configuration ------*/
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	431a      	orrs	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	4313      	orrs	r3, r2
 800302a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800303a:	f023 030c 	bic.w	r3, r3, #12
 800303e:	68f9      	ldr	r1, [r7, #12]
 8003040:	430b      	orrs	r3, r1
 8003042:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	6952      	ldr	r2, [r2, #20]
 800304e:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6992      	ldr	r2, [r2, #24]
 8003056:	430a      	orrs	r2, r1
 8003058:	615a      	str	r2, [r3, #20]
  
  /*------- UART-associated USART registers setting : BRR Configuration ------*/
  if((huart->Instance == USART1))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a6f      	ldr	r2, [pc, #444]	; (800321c <UART_SetConfig+0x224>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d16b      	bne.n	800313c <UART_SetConfig+0x144>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681c      	ldr	r4, [r3, #0]
 8003068:	f7ff fac0 	bl	80025ec <HAL_RCC_GetPCLK2Freq>
 800306c:	4602      	mov	r2, r0
 800306e:	4613      	mov	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	009a      	lsls	r2, r3, #2
 8003076:	441a      	add	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003082:	4a67      	ldr	r2, [pc, #412]	; (8003220 <UART_SetConfig+0x228>)
 8003084:	fba2 2303 	umull	r2, r3, r2, r3
 8003088:	095b      	lsrs	r3, r3, #5
 800308a:	011d      	lsls	r5, r3, #4
 800308c:	f7ff faae 	bl	80025ec <HAL_RCC_GetPCLK2Freq>
 8003090:	4602      	mov	r2, r0
 8003092:	4613      	mov	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	009a      	lsls	r2, r3, #2
 800309a:	441a      	add	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80030a6:	f7ff faa1 	bl	80025ec <HAL_RCC_GetPCLK2Freq>
 80030aa:	4602      	mov	r2, r0
 80030ac:	4613      	mov	r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4413      	add	r3, r2
 80030b2:	009a      	lsls	r2, r3, #2
 80030b4:	441a      	add	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c0:	4a57      	ldr	r2, [pc, #348]	; (8003220 <UART_SetConfig+0x228>)
 80030c2:	fba2 2303 	umull	r2, r3, r2, r3
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	2264      	movs	r2, #100	; 0x64
 80030ca:	fb02 f303 	mul.w	r3, r2, r3
 80030ce:	1af3      	subs	r3, r6, r3
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	3332      	adds	r3, #50	; 0x32
 80030d4:	4a52      	ldr	r2, [pc, #328]	; (8003220 <UART_SetConfig+0x228>)
 80030d6:	fba2 2303 	umull	r2, r3, r2, r3
 80030da:	095b      	lsrs	r3, r3, #5
 80030dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030e0:	441d      	add	r5, r3
 80030e2:	f7ff fa83 	bl	80025ec <HAL_RCC_GetPCLK2Freq>
 80030e6:	4602      	mov	r2, r0
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	009a      	lsls	r2, r3, #2
 80030f0:	441a      	add	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80030fc:	f7ff fa76 	bl	80025ec <HAL_RCC_GetPCLK2Freq>
 8003100:	4602      	mov	r2, r0
 8003102:	4613      	mov	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4413      	add	r3, r2
 8003108:	009a      	lsls	r2, r3, #2
 800310a:	441a      	add	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	fbb2 f3f3 	udiv	r3, r2, r3
 8003116:	4a42      	ldr	r2, [pc, #264]	; (8003220 <UART_SetConfig+0x228>)
 8003118:	fba2 2303 	umull	r2, r3, r2, r3
 800311c:	095b      	lsrs	r3, r3, #5
 800311e:	2264      	movs	r2, #100	; 0x64
 8003120:	fb02 f303 	mul.w	r3, r2, r3
 8003124:	1af3      	subs	r3, r6, r3
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	3332      	adds	r3, #50	; 0x32
 800312a:	4a3d      	ldr	r2, [pc, #244]	; (8003220 <UART_SetConfig+0x228>)
 800312c:	fba2 2303 	umull	r2, r3, r2, r3
 8003130:	095b      	lsrs	r3, r3, #5
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	442b      	add	r3, r5
 8003138:	60a3      	str	r3, [r4, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
}
 800313a:	e06a      	b.n	8003212 <UART_SetConfig+0x21a>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681c      	ldr	r4, [r3, #0]
 8003140:	f7ff fa32 	bl	80025a8 <HAL_RCC_GetPCLK1Freq>
 8003144:	4602      	mov	r2, r0
 8003146:	4613      	mov	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4413      	add	r3, r2
 800314c:	009a      	lsls	r2, r3, #2
 800314e:	441a      	add	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	fbb2 f3f3 	udiv	r3, r2, r3
 800315a:	4a31      	ldr	r2, [pc, #196]	; (8003220 <UART_SetConfig+0x228>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	095b      	lsrs	r3, r3, #5
 8003162:	011d      	lsls	r5, r3, #4
 8003164:	f7ff fa20 	bl	80025a8 <HAL_RCC_GetPCLK1Freq>
 8003168:	4602      	mov	r2, r0
 800316a:	4613      	mov	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	009a      	lsls	r2, r3, #2
 8003172:	441a      	add	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	fbb2 f6f3 	udiv	r6, r2, r3
 800317e:	f7ff fa13 	bl	80025a8 <HAL_RCC_GetPCLK1Freq>
 8003182:	4602      	mov	r2, r0
 8003184:	4613      	mov	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	009a      	lsls	r2, r3, #2
 800318c:	441a      	add	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	4a21      	ldr	r2, [pc, #132]	; (8003220 <UART_SetConfig+0x228>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	095b      	lsrs	r3, r3, #5
 80031a0:	2264      	movs	r2, #100	; 0x64
 80031a2:	fb02 f303 	mul.w	r3, r2, r3
 80031a6:	1af3      	subs	r3, r6, r3
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	3332      	adds	r3, #50	; 0x32
 80031ac:	4a1c      	ldr	r2, [pc, #112]	; (8003220 <UART_SetConfig+0x228>)
 80031ae:	fba2 2303 	umull	r2, r3, r2, r3
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031b8:	441d      	add	r5, r3
 80031ba:	f7ff f9f5 	bl	80025a8 <HAL_RCC_GetPCLK1Freq>
 80031be:	4602      	mov	r2, r0
 80031c0:	4613      	mov	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	009a      	lsls	r2, r3, #2
 80031c8:	441a      	add	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80031d4:	f7ff f9e8 	bl	80025a8 <HAL_RCC_GetPCLK1Freq>
 80031d8:	4602      	mov	r2, r0
 80031da:	4613      	mov	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	4413      	add	r3, r2
 80031e0:	009a      	lsls	r2, r3, #2
 80031e2:	441a      	add	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	4a0c      	ldr	r2, [pc, #48]	; (8003220 <UART_SetConfig+0x228>)
 80031f0:	fba2 2303 	umull	r2, r3, r2, r3
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	2264      	movs	r2, #100	; 0x64
 80031f8:	fb02 f303 	mul.w	r3, r2, r3
 80031fc:	1af3      	subs	r3, r6, r3
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	3332      	adds	r3, #50	; 0x32
 8003202:	4a07      	ldr	r2, [pc, #28]	; (8003220 <UART_SetConfig+0x228>)
 8003204:	fba2 2303 	umull	r2, r3, r2, r3
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	442b      	add	r3, r5
 8003210:	60a3      	str	r3, [r4, #8]
}
 8003212:	bf00      	nop
 8003214:	3714      	adds	r7, #20
 8003216:	46bd      	mov	sp, r7
 8003218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800321a:	bf00      	nop
 800321c:	40013800 	.word	0x40013800
 8003220:	51eb851f 	.word	0x51eb851f

08003224 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800322a:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <MX_ADC1_Init+0x74>)
 800322c:	4a1b      	ldr	r2, [pc, #108]	; (800329c <MX_ADC1_Init+0x78>)
 800322e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003230:	4b19      	ldr	r3, [pc, #100]	; (8003298 <MX_ADC1_Init+0x74>)
 8003232:	2200      	movs	r2, #0
 8003234:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003236:	4b18      	ldr	r3, [pc, #96]	; (8003298 <MX_ADC1_Init+0x74>)
 8003238:	2200      	movs	r2, #0
 800323a:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800323c:	4b16      	ldr	r3, [pc, #88]	; (8003298 <MX_ADC1_Init+0x74>)
 800323e:	2200      	movs	r2, #0
 8003240:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003242:	4b15      	ldr	r3, [pc, #84]	; (8003298 <MX_ADC1_Init+0x74>)
 8003244:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003248:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800324a:	4b13      	ldr	r3, [pc, #76]	; (8003298 <MX_ADC1_Init+0x74>)
 800324c:	2200      	movs	r2, #0
 800324e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003250:	4b11      	ldr	r3, [pc, #68]	; (8003298 <MX_ADC1_Init+0x74>)
 8003252:	2201      	movs	r2, #1
 8003254:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003256:	4810      	ldr	r0, [pc, #64]	; (8003298 <MX_ADC1_Init+0x74>)
 8003258:	f7fc ffd8 	bl	800020c <HAL_ADC_Init>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <MX_ADC1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003262:	2146      	movs	r1, #70	; 0x46
 8003264:	480e      	ldr	r0, [pc, #56]	; (80032a0 <MX_ADC1_Init+0x7c>)
 8003266:	f000 fa89 	bl	800377c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_0;
 800326a:	2300      	movs	r3, #0
 800326c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 800326e:	2301      	movs	r3, #1
 8003270:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8003272:	2306      	movs	r3, #6
 8003274:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003276:	1d3b      	adds	r3, r7, #4
 8003278:	4619      	mov	r1, r3
 800327a:	4807      	ldr	r0, [pc, #28]	; (8003298 <MX_ADC1_Init+0x74>)
 800327c:	f7fd fa80 	bl	8000780 <HAL_ADC_ConfigChannel>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <MX_ADC1_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003286:	2150      	movs	r1, #80	; 0x50
 8003288:	4805      	ldr	r0, [pc, #20]	; (80032a0 <MX_ADC1_Init+0x7c>)
 800328a:	f000 fa77 	bl	800377c <_Error_Handler>
  }

}
 800328e:	bf00      	nop
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20000054 	.word	0x20000054
 800329c:	40012400 	.word	0x40012400
 80032a0:	08003c58 	.word	0x08003c58

080032a4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc2.Instance = ADC2;
 80032aa:	4b1b      	ldr	r3, [pc, #108]	; (8003318 <MX_ADC2_Init+0x74>)
 80032ac:	4a1b      	ldr	r2, [pc, #108]	; (800331c <MX_ADC2_Init+0x78>)
 80032ae:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80032b0:	4b19      	ldr	r3, [pc, #100]	; (8003318 <MX_ADC2_Init+0x74>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80032b6:	4b18      	ldr	r3, [pc, #96]	; (8003318 <MX_ADC2_Init+0x74>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	60da      	str	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80032bc:	4b16      	ldr	r3, [pc, #88]	; (8003318 <MX_ADC2_Init+0x74>)
 80032be:	2200      	movs	r2, #0
 80032c0:	615a      	str	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80032c2:	4b15      	ldr	r3, [pc, #84]	; (8003318 <MX_ADC2_Init+0x74>)
 80032c4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80032c8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032ca:	4b13      	ldr	r3, [pc, #76]	; (8003318 <MX_ADC2_Init+0x74>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80032d0:	4b11      	ldr	r3, [pc, #68]	; (8003318 <MX_ADC2_Init+0x74>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80032d6:	4810      	ldr	r0, [pc, #64]	; (8003318 <MX_ADC2_Init+0x74>)
 80032d8:	f7fc ff98 	bl	800020c <HAL_ADC_Init>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <MX_ADC2_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 80032e2:	2164      	movs	r1, #100	; 0x64
 80032e4:	480e      	ldr	r0, [pc, #56]	; (8003320 <MX_ADC2_Init+0x7c>)
 80032e6:	f000 fa49 	bl	800377c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 80032ea:	2304      	movs	r3, #4
 80032ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 80032ee:	2301      	movs	r3, #1
 80032f0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80032f2:	2306      	movs	r3, #6
 80032f4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80032f6:	1d3b      	adds	r3, r7, #4
 80032f8:	4619      	mov	r1, r3
 80032fa:	4807      	ldr	r0, [pc, #28]	; (8003318 <MX_ADC2_Init+0x74>)
 80032fc:	f7fd fa40 	bl	8000780 <HAL_ADC_ConfigChannel>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <MX_ADC2_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003306:	216e      	movs	r1, #110	; 0x6e
 8003308:	4805      	ldr	r0, [pc, #20]	; (8003320 <MX_ADC2_Init+0x7c>)
 800330a:	f000 fa37 	bl	800377c <_Error_Handler>
  }

}
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	20000024 	.word	0x20000024
 800331c:	40012800 	.word	0x40012800
 8003320:	08003c58 	.word	0x08003c58

08003324 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a3e      	ldr	r2, [pc, #248]	; (800342c <HAL_ADC_MspInit+0x108>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d152      	bne.n	80033dc <HAL_ADC_MspInit+0xb8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003336:	4a3e      	ldr	r2, [pc, #248]	; (8003430 <HAL_ADC_MspInit+0x10c>)
 8003338:	4b3d      	ldr	r3, [pc, #244]	; (8003430 <HAL_ADC_MspInit+0x10c>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003340:	6193      	str	r3, [r2, #24]
 8003342:	4b3b      	ldr	r3, [pc, #236]	; (8003430 <HAL_ADC_MspInit+0x10c>)
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800334a:	60fb      	str	r3, [r7, #12]
 800334c:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6|GPIO_PIN_7;
 800334e:	23c1      	movs	r3, #193	; 0xc1
 8003350:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003352:	2303      	movs	r3, #3
 8003354:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003356:	f107 0310 	add.w	r3, r7, #16
 800335a:	4619      	mov	r1, r3
 800335c:	4835      	ldr	r0, [pc, #212]	; (8003434 <HAL_ADC_MspInit+0x110>)
 800335e:	f7fd ff6b 	bl	8001238 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003362:	2303      	movs	r3, #3
 8003364:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003366:	2303      	movs	r3, #3
 8003368:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800336a:	f107 0310 	add.w	r3, r7, #16
 800336e:	4619      	mov	r1, r3
 8003370:	4831      	ldr	r0, [pc, #196]	; (8003438 <HAL_ADC_MspInit+0x114>)
 8003372:	f7fd ff61 	bl	8001238 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003376:	4b31      	ldr	r3, [pc, #196]	; (800343c <HAL_ADC_MspInit+0x118>)
 8003378:	4a31      	ldr	r2, [pc, #196]	; (8003440 <HAL_ADC_MspInit+0x11c>)
 800337a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800337c:	4b2f      	ldr	r3, [pc, #188]	; (800343c <HAL_ADC_MspInit+0x118>)
 800337e:	2200      	movs	r2, #0
 8003380:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003382:	4b2e      	ldr	r3, [pc, #184]	; (800343c <HAL_ADC_MspInit+0x118>)
 8003384:	2200      	movs	r2, #0
 8003386:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003388:	4b2c      	ldr	r3, [pc, #176]	; (800343c <HAL_ADC_MspInit+0x118>)
 800338a:	2280      	movs	r2, #128	; 0x80
 800338c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800338e:	4b2b      	ldr	r3, [pc, #172]	; (800343c <HAL_ADC_MspInit+0x118>)
 8003390:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003394:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003396:	4b29      	ldr	r3, [pc, #164]	; (800343c <HAL_ADC_MspInit+0x118>)
 8003398:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800339c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800339e:	4b27      	ldr	r3, [pc, #156]	; (800343c <HAL_ADC_MspInit+0x118>)
 80033a0:	2220      	movs	r2, #32
 80033a2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80033a4:	4b25      	ldr	r3, [pc, #148]	; (800343c <HAL_ADC_MspInit+0x118>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80033aa:	4824      	ldr	r0, [pc, #144]	; (800343c <HAL_ADC_MspInit+0x118>)
 80033ac:	f7fd fd0a 	bl	8000dc4 <HAL_DMA_Init>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 80033b6:	219a      	movs	r1, #154	; 0x9a
 80033b8:	4822      	ldr	r0, [pc, #136]	; (8003444 <HAL_ADC_MspInit+0x120>)
 80033ba:	f000 f9df 	bl	800377c <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a1e      	ldr	r2, [pc, #120]	; (800343c <HAL_ADC_MspInit+0x118>)
 80033c2:	621a      	str	r2, [r3, #32]
 80033c4:	4a1d      	ldr	r2, [pc, #116]	; (800343c <HAL_ADC_MspInit+0x118>)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80033ca:	2200      	movs	r2, #0
 80033cc:	2100      	movs	r1, #0
 80033ce:	2012      	movs	r0, #18
 80033d0:	f7fd fc99 	bl	8000d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80033d4:	2012      	movs	r0, #18
 80033d6:	f7fd fcb2 	bl	8000d3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80033da:	e022      	b.n	8003422 <HAL_ADC_MspInit+0xfe>
  else if(adcHandle->Instance==ADC2)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a19      	ldr	r2, [pc, #100]	; (8003448 <HAL_ADC_MspInit+0x124>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d11d      	bne.n	8003422 <HAL_ADC_MspInit+0xfe>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80033e6:	4a12      	ldr	r2, [pc, #72]	; (8003430 <HAL_ADC_MspInit+0x10c>)
 80033e8:	4b11      	ldr	r3, [pc, #68]	; (8003430 <HAL_ADC_MspInit+0x10c>)
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033f0:	6193      	str	r3, [r2, #24]
 80033f2:	4b0f      	ldr	r3, [pc, #60]	; (8003430 <HAL_ADC_MspInit+0x10c>)
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033fa:	60bb      	str	r3, [r7, #8]
 80033fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80033fe:	2310      	movs	r3, #16
 8003400:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003402:	2303      	movs	r3, #3
 8003404:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003406:	f107 0310 	add.w	r3, r7, #16
 800340a:	4619      	mov	r1, r3
 800340c:	4809      	ldr	r0, [pc, #36]	; (8003434 <HAL_ADC_MspInit+0x110>)
 800340e:	f7fd ff13 	bl	8001238 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003412:	2200      	movs	r2, #0
 8003414:	2100      	movs	r1, #0
 8003416:	2012      	movs	r0, #18
 8003418:	f7fd fc75 	bl	8000d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800341c:	2012      	movs	r0, #18
 800341e:	f7fd fc8e 	bl	8000d3e <HAL_NVIC_EnableIRQ>
}
 8003422:	bf00      	nop
 8003424:	3720      	adds	r7, #32
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40012400 	.word	0x40012400
 8003430:	40021000 	.word	0x40021000
 8003434:	40010800 	.word	0x40010800
 8003438:	40010c00 	.word	0x40010c00
 800343c:	20000084 	.word	0x20000084
 8003440:	40020008 	.word	0x40020008
 8003444:	08003c58 	.word	0x08003c58
 8003448:	40012800 	.word	0x40012800

0800344c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003452:	4a0c      	ldr	r2, [pc, #48]	; (8003484 <MX_DMA_Init+0x38>)
 8003454:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <MX_DMA_Init+0x38>)
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	f043 0301 	orr.w	r3, r3, #1
 800345c:	6153      	str	r3, [r2, #20]
 800345e:	4b09      	ldr	r3, [pc, #36]	; (8003484 <MX_DMA_Init+0x38>)
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	607b      	str	r3, [r7, #4]
 8003468:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800346a:	2200      	movs	r2, #0
 800346c:	2100      	movs	r1, #0
 800346e:	200b      	movs	r0, #11
 8003470:	f7fd fc49 	bl	8000d06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003474:	200b      	movs	r0, #11
 8003476:	f7fd fc62 	bl	8000d3e <HAL_NVIC_EnableIRQ>

}
 800347a:	bf00      	nop
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40021000 	.word	0x40021000

08003488 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b088      	sub	sp, #32
 800348c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800348e:	4a30      	ldr	r2, [pc, #192]	; (8003550 <MX_GPIO_Init+0xc8>)
 8003490:	4b2f      	ldr	r3, [pc, #188]	; (8003550 <MX_GPIO_Init+0xc8>)
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	f043 0310 	orr.w	r3, r3, #16
 8003498:	6193      	str	r3, [r2, #24]
 800349a:	4b2d      	ldr	r3, [pc, #180]	; (8003550 <MX_GPIO_Init+0xc8>)
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	f003 0310 	and.w	r3, r3, #16
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80034a6:	4a2a      	ldr	r2, [pc, #168]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034a8:	4b29      	ldr	r3, [pc, #164]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	f043 0320 	orr.w	r3, r3, #32
 80034b0:	6193      	str	r3, [r2, #24]
 80034b2:	4b27      	ldr	r3, [pc, #156]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	f003 0320 	and.w	r3, r3, #32
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034be:	4a24      	ldr	r2, [pc, #144]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034c0:	4b23      	ldr	r3, [pc, #140]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	f043 0304 	orr.w	r3, r3, #4
 80034c8:	6193      	str	r3, [r2, #24]
 80034ca:	4b21      	ldr	r3, [pc, #132]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	f003 0304 	and.w	r3, r3, #4
 80034d2:	607b      	str	r3, [r7, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034d6:	4a1e      	ldr	r2, [pc, #120]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034d8:	4b1d      	ldr	r3, [pc, #116]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	f043 0308 	orr.w	r3, r3, #8
 80034e0:	6193      	str	r3, [r2, #24]
 80034e2:	4b1b      	ldr	r3, [pc, #108]	; (8003550 <MX_GPIO_Init+0xc8>)
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	603b      	str	r3, [r7, #0]
 80034ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80034ee:	2200      	movs	r2, #0
 80034f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034f4:	4817      	ldr	r0, [pc, #92]	; (8003554 <MX_GPIO_Init+0xcc>)
 80034f6:	f7fe f814 	bl	8001522 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80034fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003500:	2301      	movs	r3, #1
 8003502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003504:	2302      	movs	r3, #2
 8003506:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003508:	f107 0310 	add.w	r3, r7, #16
 800350c:	4619      	mov	r1, r3
 800350e:	4811      	ldr	r0, [pc, #68]	; (8003554 <MX_GPIO_Init+0xcc>)
 8003510:	f7fd fe92 	bl	8001238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003514:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003518:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351e:	2300      	movs	r3, #0
 8003520:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003522:	f107 0310 	add.w	r3, r7, #16
 8003526:	4619      	mov	r1, r3
 8003528:	480a      	ldr	r0, [pc, #40]	; (8003554 <MX_GPIO_Init+0xcc>)
 800352a:	f7fd fe85 	bl	8001238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800352e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003532:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003538:	2300      	movs	r3, #0
 800353a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800353c:	f107 0310 	add.w	r3, r7, #16
 8003540:	4619      	mov	r1, r3
 8003542:	4805      	ldr	r0, [pc, #20]	; (8003558 <MX_GPIO_Init+0xd0>)
 8003544:	f7fd fe78 	bl	8001238 <HAL_GPIO_Init>

}
 8003548:	bf00      	nop
 800354a:	3720      	adds	r7, #32
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40021000 	.word	0x40021000
 8003554:	40011000 	.word	0x40011000
 8003558:	40010800 	.word	0x40010800

0800355c <main>:
}
}*/
/* USER CODE END 0 */

int main(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint32_t ADC_VALUE2;
	uint32_t ADC_VALUE1;
	uint32_t Altura = 0;
 8003562:	2300      	movs	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]
	uint32_t garra = 0;
 8003566:	2300      	movs	r3, #0
 8003568:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800356a:	f7fc fdef 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800356e:	f000 f8a1 	bl	80036b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003572:	f7ff ff89 	bl	8003488 <MX_GPIO_Init>
  MX_DMA_Init();
 8003576:	f7ff ff69 	bl	800344c <MX_DMA_Init>
  MX_TIM1_Init();
 800357a:	f000 f9c9 	bl	8003910 <MX_TIM1_Init>
  MX_ADC1_Init();
 800357e:	f7ff fe51 	bl	8003224 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8003582:	f000 faa1 	bl	8003ac8 <MX_USART3_UART_Init>
  MX_ADC2_Init();
 8003586:	f7ff fe8d 	bl	80032a4 <MX_ADC2_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800358a:	2100      	movs	r1, #0
 800358c:	4845      	ldr	r0, [pc, #276]	; (80036a4 <main+0x148>)
 800358e:	f7ff f95f 	bl	8002850 <HAL_TIM_PWM_Start>
  //HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_BUF , 2);
  //HAL_ADC_Start_IT(&hadc1);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003592:	2100      	movs	r1, #0
 8003594:	4843      	ldr	r0, [pc, #268]	; (80036a4 <main+0x148>)
 8003596:	f7ff f95b 	bl	8002850 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800359a:	2104      	movs	r1, #4
 800359c:	4841      	ldr	r0, [pc, #260]	; (80036a4 <main+0x148>)
 800359e:	f7ff f957 	bl	8002850 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80035a2:	2108      	movs	r1, #8
 80035a4:	483f      	ldr	r0, [pc, #252]	; (80036a4 <main+0x148>)
 80035a6:	f7ff f953 	bl	8002850 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80035aa:	210c      	movs	r1, #12
 80035ac:	483d      	ldr	r0, [pc, #244]	; (80036a4 <main+0x148>)
 80035ae:	f7ff f94f 	bl	8002850 <HAL_TIM_PWM_Start>
  HAL_ADC_Start(&hadc2);
 80035b2:	483d      	ldr	r0, [pc, #244]	; (80036a8 <main+0x14c>)
 80035b4:	f7fc ff28 	bl	8000408 <HAL_ADC_Start>
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  //HAL_ADC_Start_IT(&hadc1);
	  HAL_Delay(50);
 80035b8:	2032      	movs	r0, #50	; 0x32
 80035ba:	f7fc fe11 	bl	80001e0 <HAL_Delay>
	  HAL_ADC_Start(&hadc2);
 80035be:	483a      	ldr	r0, [pc, #232]	; (80036a8 <main+0x14c>)
 80035c0:	f7fc ff22 	bl	8000408 <HAL_ADC_Start>
	  HAL_ADC_Start(&hadc1);
 80035c4:	4839      	ldr	r0, [pc, #228]	; (80036ac <main+0x150>)
 80035c6:	f7fc ff1f 	bl	8000408 <HAL_ADC_Start>

	  ADC_VALUE1 = HAL_ADC_GetValue(&hadc1);
 80035ca:	4838      	ldr	r0, [pc, #224]	; (80036ac <main+0x150>)
 80035cc:	f7fc fff6 	bl	80005bc <HAL_ADC_GetValue>
 80035d0:	6078      	str	r0, [r7, #4]
	  ADC_VALUE2 = HAL_ADC_GetValue(&hadc2);
 80035d2:	4835      	ldr	r0, [pc, #212]	; (80036a8 <main+0x14c>)
 80035d4:	f7fc fff2 	bl	80005bc <HAL_ADC_GetValue>
 80035d8:	6038      	str	r0, [r7, #0]
	  //GIRA A BASE


	  if (ADC_VALUE1 < 1000){
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035e0:	d207      	bcs.n	80035f2 <main+0x96>
	  	  			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 500);
 80035e2:	4b30      	ldr	r3, [pc, #192]	; (80036a4 <main+0x148>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	3334      	adds	r3, #52	; 0x34
 80035e8:	3308      	adds	r3, #8
 80035ea:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	e013      	b.n	800361a <main+0xbe>
	  	  		} else if (ADC_VALUE1 > 3800){
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f640 62d8 	movw	r2, #3800	; 0xed8
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d907      	bls.n	800360c <main+0xb0>
	  	  			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 1900);
 80035fc:	4b29      	ldr	r3, [pc, #164]	; (80036a4 <main+0x148>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	3334      	adds	r3, #52	; 0x34
 8003602:	3308      	adds	r3, #8
 8003604:	f240 726c 	movw	r2, #1900	; 0x76c
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	e006      	b.n	800361a <main+0xbe>
	  	  	}else{
	  	  		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 1200);
 800360c:	4b25      	ldr	r3, [pc, #148]	; (80036a4 <main+0x148>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	3334      	adds	r3, #52	; 0x34
 8003612:	3308      	adds	r3, #8
 8003614:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8003618:	601a      	str	r2, [r3, #0]
	  	  	}
//para frente e para trs
	  if (ADC_VALUE2 < 1000){
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003620:	d205      	bcs.n	800362e <main+0xd2>
	  			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 500);
 8003622:	4b20      	ldr	r3, [pc, #128]	; (80036a4 <main+0x148>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800362a:	635a      	str	r2, [r3, #52]	; 0x34
 800362c:	e00f      	b.n	800364e <main+0xf2>
	  		} else if (ADC_VALUE2 > 3800){
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	f640 62d8 	movw	r2, #3800	; 0xed8
 8003634:	4293      	cmp	r3, r2
 8003636:	d905      	bls.n	8003644 <main+0xe8>
	  			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 1250);
 8003638:	4b1a      	ldr	r3, [pc, #104]	; (80036a4 <main+0x148>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8003640:	635a      	str	r2, [r3, #52]	; 0x34
 8003642:	e004      	b.n	800364e <main+0xf2>
	  	}else{
	  		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 900);
 8003644:	4b17      	ldr	r3, [pc, #92]	; (80036a4 <main+0x148>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f44f 7261 	mov.w	r2, #900	; 0x384
 800364c:	635a      	str	r2, [r3, #52]	; 0x34
	  	}
	  HAL_ADC_Stop(&hadc2);
 800364e:	4816      	ldr	r0, [pc, #88]	; (80036a8 <main+0x14c>)
 8003650:	f7fc ff88 	bl	8000564 <HAL_ADC_Stop>
	  HAL_ADC_Stop(&hadc1);
 8003654:	4815      	ldr	r0, [pc, #84]	; (80036ac <main+0x150>)
 8003656:	f7fc ff85 	bl	8000564 <HAL_ADC_Stop>

//para cima e para baixo

	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12)==0){
 800365a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800365e:	4814      	ldr	r0, [pc, #80]	; (80036b0 <main+0x154>)
 8003660:	f7fd ff48 	bl	80014f4 <HAL_GPIO_ReadPin>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d106      	bne.n	8003678 <main+0x11c>
		  Altura++;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	3301      	adds	r3, #1
 800366e:	60fb      	str	r3, [r7, #12]
		  HAL_Delay(500);
 8003670:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003674:	f7fc fdb4 	bl	80001e0 <HAL_Delay>
	  }

	  if(Altura % 2 == 1){
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	d007      	beq.n	8003692 <main+0x136>
		  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 1350);
 8003682:	4b08      	ldr	r3, [pc, #32]	; (80036a4 <main+0x148>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	3334      	adds	r3, #52	; 0x34
 8003688:	3304      	adds	r3, #4
 800368a:	f240 5246 	movw	r2, #1350	; 0x546
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	e792      	b.n	80035b8 <main+0x5c>
	  }else{
		  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 1900);
 8003692:	4b04      	ldr	r3, [pc, #16]	; (80036a4 <main+0x148>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3334      	adds	r3, #52	; 0x34
 8003698:	3304      	adds	r3, #4
 800369a:	f240 726c 	movw	r2, #1900	; 0x76c
 800369e:	601a      	str	r2, [r3, #0]
	  HAL_Delay(50);
 80036a0:	e78a      	b.n	80035b8 <main+0x5c>
 80036a2:	bf00      	nop
 80036a4:	200000bc 	.word	0x200000bc
 80036a8:	20000024 	.word	0x20000024
 80036ac:	20000054 	.word	0x20000054
 80036b0:	40010800 	.word	0x40010800

080036b4 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b094      	sub	sp, #80	; 0x50
 80036b8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80036ba:	2301      	movs	r3, #1
 80036bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80036be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80036c4:	2300      	movs	r3, #0
 80036c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80036c8:	2301      	movs	r3, #1
 80036ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80036cc:	2302      	movs	r3, #2
 80036ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80036d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80036d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80036da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7fd ff37 	bl	8001554 <HAL_RCC_OscConfig>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d003      	beq.n	80036f4 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 80036ec:	21d3      	movs	r1, #211	; 0xd3
 80036ee:	4821      	ldr	r0, [pc, #132]	; (8003774 <SystemClock_Config+0xc0>)
 80036f0:	f000 f844 	bl	800377c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036f4:	230f      	movs	r3, #15
 80036f6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036f8:	2302      	movs	r3, #2
 80036fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036fc:	2300      	movs	r3, #0
 80036fe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003700:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003704:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003706:	2300      	movs	r3, #0
 8003708:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800370a:	f107 0314 	add.w	r3, r7, #20
 800370e:	2102      	movs	r1, #2
 8003710:	4618      	mov	r0, r3
 8003712:	f7fe fd3d 	bl	8002190 <HAL_RCC_ClockConfig>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <SystemClock_Config+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
 800371c:	21e1      	movs	r1, #225	; 0xe1
 800371e:	4815      	ldr	r0, [pc, #84]	; (8003774 <SystemClock_Config+0xc0>)
 8003720:	f000 f82c 	bl	800377c <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003724:	2302      	movs	r3, #2
 8003726:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003728:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800372c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800372e:	1d3b      	adds	r3, r7, #4
 8003730:	4618      	mov	r0, r3
 8003732:	f7fe ff7d 	bl	8002630 <HAL_RCCEx_PeriphCLKConfig>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <SystemClock_Config+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 800373c:	21e8      	movs	r1, #232	; 0xe8
 800373e:	480d      	ldr	r0, [pc, #52]	; (8003774 <SystemClock_Config+0xc0>)
 8003740:	f000 f81c 	bl	800377c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003744:	f7fe ff26 	bl	8002594 <HAL_RCC_GetHCLKFreq>
 8003748:	4602      	mov	r2, r0
 800374a:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <SystemClock_Config+0xc4>)
 800374c:	fba3 2302 	umull	r2, r3, r3, r2
 8003750:	099b      	lsrs	r3, r3, #6
 8003752:	4618      	mov	r0, r3
 8003754:	f7fd fb01 	bl	8000d5a <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003758:	2004      	movs	r0, #4
 800375a:	f7fd fb0b 	bl	8000d74 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800375e:	2200      	movs	r2, #0
 8003760:	2100      	movs	r1, #0
 8003762:	f04f 30ff 	mov.w	r0, #4294967295
 8003766:	f7fd face 	bl	8000d06 <HAL_NVIC_SetPriority>
}
 800376a:	bf00      	nop
 800376c:	3750      	adds	r7, #80	; 0x50
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	08003c68 	.word	0x08003c68
 8003778:	10624dd3 	.word	0x10624dd3

0800377c <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8003786:	e7fe      	b.n	8003786 <_Error_Handler+0xa>

08003788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800378e:	4a22      	ldr	r2, [pc, #136]	; (8003818 <HAL_MspInit+0x90>)
 8003790:	4b21      	ldr	r3, [pc, #132]	; (8003818 <HAL_MspInit+0x90>)
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	f043 0301 	orr.w	r3, r3, #1
 8003798:	6193      	str	r3, [r2, #24]
 800379a:	4b1f      	ldr	r3, [pc, #124]	; (8003818 <HAL_MspInit+0x90>)
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	607b      	str	r3, [r7, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037a6:	2003      	movs	r0, #3
 80037a8:	f7fd faa2 	bl	8000cf0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80037ac:	2200      	movs	r2, #0
 80037ae:	2100      	movs	r1, #0
 80037b0:	f06f 000b 	mvn.w	r0, #11
 80037b4:	f7fd faa7 	bl	8000d06 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80037b8:	2200      	movs	r2, #0
 80037ba:	2100      	movs	r1, #0
 80037bc:	f06f 000a 	mvn.w	r0, #10
 80037c0:	f7fd faa1 	bl	8000d06 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80037c4:	2200      	movs	r2, #0
 80037c6:	2100      	movs	r1, #0
 80037c8:	f06f 0009 	mvn.w	r0, #9
 80037cc:	f7fd fa9b 	bl	8000d06 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80037d0:	2200      	movs	r2, #0
 80037d2:	2100      	movs	r1, #0
 80037d4:	f06f 0004 	mvn.w	r0, #4
 80037d8:	f7fd fa95 	bl	8000d06 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80037dc:	2200      	movs	r2, #0
 80037de:	2100      	movs	r1, #0
 80037e0:	f06f 0003 	mvn.w	r0, #3
 80037e4:	f7fd fa8f 	bl	8000d06 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80037e8:	2200      	movs	r2, #0
 80037ea:	2100      	movs	r1, #0
 80037ec:	f06f 0001 	mvn.w	r0, #1
 80037f0:	f7fd fa89 	bl	8000d06 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80037f4:	2200      	movs	r2, #0
 80037f6:	2100      	movs	r1, #0
 80037f8:	f04f 30ff 	mov.w	r0, #4294967295
 80037fc:	f7fd fa83 	bl	8000d06 <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003800:	4a06      	ldr	r2, [pc, #24]	; (800381c <HAL_MspInit+0x94>)
 8003802:	4b06      	ldr	r3, [pc, #24]	; (800381c <HAL_MspInit+0x94>)
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800380a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800380e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003810:	bf00      	nop
 8003812:	3708      	adds	r7, #8
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	40021000 	.word	0x40021000
 800381c:	40010000 	.word	0x40010000

08003820 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003824:	bf00      	nop
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr

0800382c <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003830:	e7fe      	b.n	8003830 <HardFault_Handler+0x4>

08003832 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003832:	b480      	push	{r7}
 8003834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003836:	e7fe      	b.n	8003836 <MemManage_Handler+0x4>

08003838 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800383c:	e7fe      	b.n	800383c <BusFault_Handler+0x4>

0800383e <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800383e:	b480      	push	{r7}
 8003840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003842:	e7fe      	b.n	8003842 <UsageFault_Handler+0x4>

08003844 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003848:	bf00      	nop
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr

08003850 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003854:	bf00      	nop
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr

0800385c <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003860:	bf00      	nop
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr

08003868 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800386c:	f7fc fca0 	bl	80001b0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8003870:	f7fd fa9c 	bl	8000dac <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003874:	bf00      	nop
 8003876:	bd80      	pop	{r7, pc}

08003878 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800387c:	4802      	ldr	r0, [pc, #8]	; (8003888 <DMA1_Channel1_IRQHandler+0x10>)
 800387e:	f7fd faeb 	bl	8000e58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003882:	bf00      	nop
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	20000084 	.word	0x20000084

0800388c <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003890:	4803      	ldr	r0, [pc, #12]	; (80038a0 <ADC1_2_IRQHandler+0x14>)
 8003892:	f7fc fe9f 	bl	80005d4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003896:	4803      	ldr	r0, [pc, #12]	; (80038a4 <ADC1_2_IRQHandler+0x18>)
 8003898:	f7fc fe9c 	bl	80005d4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800389c:	bf00      	nop
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20000054 	.word	0x20000054
 80038a4:	20000024 	.word	0x20000024

080038a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80038ac:	4a15      	ldr	r2, [pc, #84]	; (8003904 <SystemInit+0x5c>)
 80038ae:	4b15      	ldr	r3, [pc, #84]	; (8003904 <SystemInit+0x5c>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f043 0301 	orr.w	r3, r3, #1
 80038b6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80038b8:	4912      	ldr	r1, [pc, #72]	; (8003904 <SystemInit+0x5c>)
 80038ba:	4b12      	ldr	r3, [pc, #72]	; (8003904 <SystemInit+0x5c>)
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	4b12      	ldr	r3, [pc, #72]	; (8003908 <SystemInit+0x60>)
 80038c0:	4013      	ands	r3, r2
 80038c2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80038c4:	4a0f      	ldr	r2, [pc, #60]	; (8003904 <SystemInit+0x5c>)
 80038c6:	4b0f      	ldr	r3, [pc, #60]	; (8003904 <SystemInit+0x5c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80038ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038d2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80038d4:	4a0b      	ldr	r2, [pc, #44]	; (8003904 <SystemInit+0x5c>)
 80038d6:	4b0b      	ldr	r3, [pc, #44]	; (8003904 <SystemInit+0x5c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038de:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80038e0:	4a08      	ldr	r2, [pc, #32]	; (8003904 <SystemInit+0x5c>)
 80038e2:	4b08      	ldr	r3, [pc, #32]	; (8003904 <SystemInit+0x5c>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80038ea:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80038ec:	4b05      	ldr	r3, [pc, #20]	; (8003904 <SystemInit+0x5c>)
 80038ee:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80038f2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80038f4:	4b05      	ldr	r3, [pc, #20]	; (800390c <SystemInit+0x64>)
 80038f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038fa:	609a      	str	r2, [r3, #8]
#endif 
}
 80038fc:	bf00      	nop
 80038fe:	46bd      	mov	sp, r7
 8003900:	bc80      	pop	{r7}
 8003902:	4770      	bx	lr
 8003904:	40021000 	.word	0x40021000
 8003908:	f8ff0000 	.word	0xf8ff0000
 800390c:	e000ed00 	.word	0xe000ed00

08003910 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b090      	sub	sp, #64	; 0x40
 8003914:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8003916:	4b4b      	ldr	r3, [pc, #300]	; (8003a44 <MX_TIM1_Init+0x134>)
 8003918:	4a4b      	ldr	r2, [pc, #300]	; (8003a48 <MX_TIM1_Init+0x138>)
 800391a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 800391c:	4b49      	ldr	r3, [pc, #292]	; (8003a44 <MX_TIM1_Init+0x134>)
 800391e:	2248      	movs	r2, #72	; 0x48
 8003920:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003922:	4b48      	ldr	r3, [pc, #288]	; (8003a44 <MX_TIM1_Init+0x134>)
 8003924:	2200      	movs	r2, #0
 8003926:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000;
 8003928:	4b46      	ldr	r3, [pc, #280]	; (8003a44 <MX_TIM1_Init+0x134>)
 800392a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800392e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003930:	4b44      	ldr	r3, [pc, #272]	; (8003a44 <MX_TIM1_Init+0x134>)
 8003932:	2200      	movs	r2, #0
 8003934:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003936:	4b43      	ldr	r3, [pc, #268]	; (8003a44 <MX_TIM1_Init+0x134>)
 8003938:	2200      	movs	r2, #0
 800393a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800393c:	4841      	ldr	r0, [pc, #260]	; (8003a44 <MX_TIM1_Init+0x134>)
 800393e:	f7fe ff5b 	bl	80027f8 <HAL_TIM_PWM_Init>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d003      	beq.n	8003950 <MX_TIM1_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003948:	2140      	movs	r1, #64	; 0x40
 800394a:	4840      	ldr	r0, [pc, #256]	; (8003a4c <MX_TIM1_Init+0x13c>)
 800394c:	f7ff ff16 	bl	800377c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003950:	2300      	movs	r3, #0
 8003952:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003954:	2300      	movs	r3, #0
 8003956:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003958:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800395c:	4619      	mov	r1, r3
 800395e:	4839      	ldr	r0, [pc, #228]	; (8003a44 <MX_TIM1_Init+0x134>)
 8003960:	f7ff fabd 	bl	8002ede <HAL_TIMEx_MasterConfigSynchronization>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <MX_TIM1_Init+0x62>
  {
    _Error_Handler(__FILE__, __LINE__);
 800396a:	2147      	movs	r1, #71	; 0x47
 800396c:	4837      	ldr	r0, [pc, #220]	; (8003a4c <MX_TIM1_Init+0x13c>)
 800396e:	f7ff ff05 	bl	800377c <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003972:	2360      	movs	r3, #96	; 0x60
 8003974:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 8003976:	2300      	movs	r3, #0
 8003978:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800397a:	2300      	movs	r3, #0
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800397e:	2300      	movs	r3, #0
 8003980:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003982:	2300      	movs	r3, #0
 8003984:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003986:	2300      	movs	r3, #0
 8003988:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800398a:	2300      	movs	r3, #0
 800398c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800398e:	f107 031c 	add.w	r3, r7, #28
 8003992:	2200      	movs	r2, #0
 8003994:	4619      	mov	r1, r3
 8003996:	482b      	ldr	r0, [pc, #172]	; (8003a44 <MX_TIM1_Init+0x134>)
 8003998:	f7fe ff82 	bl	80028a0 <HAL_TIM_PWM_ConfigChannel>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <MX_TIM1_Init+0x9a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80039a2:	2153      	movs	r1, #83	; 0x53
 80039a4:	4829      	ldr	r0, [pc, #164]	; (8003a4c <MX_TIM1_Init+0x13c>)
 80039a6:	f7ff fee9 	bl	800377c <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80039aa:	f107 031c 	add.w	r3, r7, #28
 80039ae:	2204      	movs	r2, #4
 80039b0:	4619      	mov	r1, r3
 80039b2:	4824      	ldr	r0, [pc, #144]	; (8003a44 <MX_TIM1_Init+0x134>)
 80039b4:	f7fe ff74 	bl	80028a0 <HAL_TIM_PWM_ConfigChannel>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d003      	beq.n	80039c6 <MX_TIM1_Init+0xb6>
  {
    _Error_Handler(__FILE__, __LINE__);
 80039be:	2158      	movs	r1, #88	; 0x58
 80039c0:	4822      	ldr	r0, [pc, #136]	; (8003a4c <MX_TIM1_Init+0x13c>)
 80039c2:	f7ff fedb 	bl	800377c <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80039c6:	f107 031c 	add.w	r3, r7, #28
 80039ca:	2208      	movs	r2, #8
 80039cc:	4619      	mov	r1, r3
 80039ce:	481d      	ldr	r0, [pc, #116]	; (8003a44 <MX_TIM1_Init+0x134>)
 80039d0:	f7fe ff66 	bl	80028a0 <HAL_TIM_PWM_ConfigChannel>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d003      	beq.n	80039e2 <MX_TIM1_Init+0xd2>
  {
    _Error_Handler(__FILE__, __LINE__);
 80039da:	215d      	movs	r1, #93	; 0x5d
 80039dc:	481b      	ldr	r0, [pc, #108]	; (8003a4c <MX_TIM1_Init+0x13c>)
 80039de:	f7ff fecd 	bl	800377c <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80039e2:	f107 031c 	add.w	r3, r7, #28
 80039e6:	220c      	movs	r2, #12
 80039e8:	4619      	mov	r1, r3
 80039ea:	4816      	ldr	r0, [pc, #88]	; (8003a44 <MX_TIM1_Init+0x134>)
 80039ec:	f7fe ff58 	bl	80028a0 <HAL_TIM_PWM_ConfigChannel>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <MX_TIM1_Init+0xee>
  {
    _Error_Handler(__FILE__, __LINE__);
 80039f6:	2162      	movs	r1, #98	; 0x62
 80039f8:	4814      	ldr	r0, [pc, #80]	; (8003a4c <MX_TIM1_Init+0x13c>)
 80039fa:	f7ff febf 	bl	800377c <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80039fe:	2300      	movs	r3, #0
 8003a00:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a02:	2300      	movs	r3, #0
 8003a04:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a16:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003a1c:	463b      	mov	r3, r7
 8003a1e:	4619      	mov	r1, r3
 8003a20:	4808      	ldr	r0, [pc, #32]	; (8003a44 <MX_TIM1_Init+0x134>)
 8003a22:	f7ff fa23 	bl	8002e6c <HAL_TIMEx_ConfigBreakDeadTime>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <MX_TIM1_Init+0x124>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003a2c:	216e      	movs	r1, #110	; 0x6e
 8003a2e:	4807      	ldr	r0, [pc, #28]	; (8003a4c <MX_TIM1_Init+0x13c>)
 8003a30:	f7ff fea4 	bl	800377c <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8003a34:	4803      	ldr	r0, [pc, #12]	; (8003a44 <MX_TIM1_Init+0x134>)
 8003a36:	f000 f829 	bl	8003a8c <HAL_TIM_MspPostInit>

}
 8003a3a:	bf00      	nop
 8003a3c:	3740      	adds	r7, #64	; 0x40
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	200000bc 	.word	0x200000bc
 8003a48:	40012c00 	.word	0x40012c00
 8003a4c:	08003c78 	.word	0x08003c78

08003a50 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a09      	ldr	r2, [pc, #36]	; (8003a84 <HAL_TIM_PWM_MspInit+0x34>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d10b      	bne.n	8003a7a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a62:	4a09      	ldr	r2, [pc, #36]	; (8003a88 <HAL_TIM_PWM_MspInit+0x38>)
 8003a64:	4b08      	ldr	r3, [pc, #32]	; (8003a88 <HAL_TIM_PWM_MspInit+0x38>)
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a6c:	6193      	str	r3, [r2, #24]
 8003a6e:	4b06      	ldr	r3, [pc, #24]	; (8003a88 <HAL_TIM_PWM_MspInit+0x38>)
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a76:	60fb      	str	r3, [r7, #12]
 8003a78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003a7a:	bf00      	nop
 8003a7c:	3714      	adds	r7, #20
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bc80      	pop	{r7}
 8003a82:	4770      	bx	lr
 8003a84:	40012c00 	.word	0x40012c00
 8003a88:	40021000 	.word	0x40021000

08003a8c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a09      	ldr	r2, [pc, #36]	; (8003ac0 <HAL_TIM_MspPostInit+0x34>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_TIM_MspPostInit+0x2c>
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8003a9e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003aa2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aac:	f107 0308 	add.w	r3, r7, #8
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	4804      	ldr	r0, [pc, #16]	; (8003ac4 <HAL_TIM_MspPostInit+0x38>)
 8003ab4:	f7fd fbc0 	bl	8001238 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003ab8:	bf00      	nop
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40012c00 	.word	0x40012c00
 8003ac4:	40010800 	.word	0x40010800

08003ac8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003acc:	4b12      	ldr	r3, [pc, #72]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003ace:	4a13      	ldr	r2, [pc, #76]	; (8003b1c <MX_USART3_UART_Init+0x54>)
 8003ad0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003ad2:	4b11      	ldr	r3, [pc, #68]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003ad4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ad8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003ada:	4b0f      	ldr	r3, [pc, #60]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003ae0:	4b0d      	ldr	r3, [pc, #52]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003ae6:	4b0c      	ldr	r3, [pc, #48]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003aec:	4b0a      	ldr	r3, [pc, #40]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003aee:	220c      	movs	r2, #12
 8003af0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003af2:	4b09      	ldr	r3, [pc, #36]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003af8:	4b07      	ldr	r3, [pc, #28]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003afe:	4806      	ldr	r0, [pc, #24]	; (8003b18 <MX_USART3_UART_Init+0x50>)
 8003b00:	f7ff fa31 	bl	8002f66 <HAL_UART_Init>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003b0a:	2142      	movs	r1, #66	; 0x42
 8003b0c:	4804      	ldr	r0, [pc, #16]	; (8003b20 <MX_USART3_UART_Init+0x58>)
 8003b0e:	f7ff fe35 	bl	800377c <_Error_Handler>
  }

}
 8003b12:	bf00      	nop
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	200000f8 	.word	0x200000f8
 8003b1c:	40004800 	.word	0x40004800
 8003b20:	08003c88 	.word	0x08003c88

08003b24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b088      	sub	sp, #32
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a16      	ldr	r2, [pc, #88]	; (8003b8c <HAL_UART_MspInit+0x68>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d125      	bne.n	8003b82 <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b36:	4a16      	ldr	r2, [pc, #88]	; (8003b90 <HAL_UART_MspInit+0x6c>)
 8003b38:	4b15      	ldr	r3, [pc, #84]	; (8003b90 <HAL_UART_MspInit+0x6c>)
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b40:	61d3      	str	r3, [r2, #28]
 8003b42:	4b13      	ldr	r3, [pc, #76]	; (8003b90 <HAL_UART_MspInit+0x6c>)
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
  
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b54:	2302      	movs	r3, #2
 8003b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b5c:	f107 0310 	add.w	r3, r7, #16
 8003b60:	4619      	mov	r1, r3
 8003b62:	480c      	ldr	r0, [pc, #48]	; (8003b94 <HAL_UART_MspInit+0x70>)
 8003b64:	f7fd fb68 	bl	8001238 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003b68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003b6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b72:	2300      	movs	r3, #0
 8003b74:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b76:	f107 0310 	add.w	r3, r7, #16
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4805      	ldr	r0, [pc, #20]	; (8003b94 <HAL_UART_MspInit+0x70>)
 8003b7e:	f7fd fb5b 	bl	8001238 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003b82:	bf00      	nop
 8003b84:	3720      	adds	r7, #32
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40004800 	.word	0x40004800
 8003b90:	40021000 	.word	0x40021000
 8003b94:	40010c00 	.word	0x40010c00

08003b98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003b98:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003b9a:	e003      	b.n	8003ba4 <LoopCopyDataInit>

08003b9c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003b9c:	4b0b      	ldr	r3, [pc, #44]	; (8003bcc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003b9e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003ba0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003ba2:	3104      	adds	r1, #4

08003ba4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003ba4:	480a      	ldr	r0, [pc, #40]	; (8003bd0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003ba6:	4b0b      	ldr	r3, [pc, #44]	; (8003bd4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003ba8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003baa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003bac:	d3f6      	bcc.n	8003b9c <CopyDataInit>
  ldr r2, =_sbss
 8003bae:	4a0a      	ldr	r2, [pc, #40]	; (8003bd8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003bb0:	e002      	b.n	8003bb8 <LoopFillZerobss>

08003bb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003bb2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003bb4:	f842 3b04 	str.w	r3, [r2], #4

08003bb8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003bb8:	4b08      	ldr	r3, [pc, #32]	; (8003bdc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003bba:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003bbc:	d3f9      	bcc.n	8003bb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003bbe:	f7ff fe73 	bl	80038a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bc2:	f000 f80f 	bl	8003be4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003bc6:	f7ff fcc9 	bl	800355c <main>
  bx lr
 8003bca:	4770      	bx	lr
  ldr r3, =_sidata
 8003bcc:	08003cb8 	.word	0x08003cb8
  ldr r0, =_sdata
 8003bd0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003bd4:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 8003bd8:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8003bdc:	20000138 	.word	0x20000138

08003be0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003be0:	e7fe      	b.n	8003be0 <CAN1_RX1_IRQHandler>
	...

08003be4 <__libc_init_array>:
 8003be4:	b570      	push	{r4, r5, r6, lr}
 8003be6:	2500      	movs	r5, #0
 8003be8:	4e0c      	ldr	r6, [pc, #48]	; (8003c1c <__libc_init_array+0x38>)
 8003bea:	4c0d      	ldr	r4, [pc, #52]	; (8003c20 <__libc_init_array+0x3c>)
 8003bec:	1ba4      	subs	r4, r4, r6
 8003bee:	10a4      	asrs	r4, r4, #2
 8003bf0:	42a5      	cmp	r5, r4
 8003bf2:	d109      	bne.n	8003c08 <__libc_init_array+0x24>
 8003bf4:	f000 f81a 	bl	8003c2c <_init>
 8003bf8:	2500      	movs	r5, #0
 8003bfa:	4e0a      	ldr	r6, [pc, #40]	; (8003c24 <__libc_init_array+0x40>)
 8003bfc:	4c0a      	ldr	r4, [pc, #40]	; (8003c28 <__libc_init_array+0x44>)
 8003bfe:	1ba4      	subs	r4, r4, r6
 8003c00:	10a4      	asrs	r4, r4, #2
 8003c02:	42a5      	cmp	r5, r4
 8003c04:	d105      	bne.n	8003c12 <__libc_init_array+0x2e>
 8003c06:	bd70      	pop	{r4, r5, r6, pc}
 8003c08:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c0c:	4798      	blx	r3
 8003c0e:	3501      	adds	r5, #1
 8003c10:	e7ee      	b.n	8003bf0 <__libc_init_array+0xc>
 8003c12:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c16:	4798      	blx	r3
 8003c18:	3501      	adds	r5, #1
 8003c1a:	e7f2      	b.n	8003c02 <__libc_init_array+0x1e>
 8003c1c:	08003cb0 	.word	0x08003cb0
 8003c20:	08003cb0 	.word	0x08003cb0
 8003c24:	08003cb0 	.word	0x08003cb0
 8003c28:	08003cb4 	.word	0x08003cb4

08003c2c <_init>:
 8003c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c2e:	bf00      	nop
 8003c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c32:	bc08      	pop	{r3}
 8003c34:	469e      	mov	lr, r3
 8003c36:	4770      	bx	lr

08003c38 <_fini>:
 8003c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3a:	bf00      	nop
 8003c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c3e:	bc08      	pop	{r3}
 8003c40:	469e      	mov	lr, r3
 8003c42:	4770      	bx	lr
