{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529213786984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529213786986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 16 22:36:26 2018 " "Processing started: Sat Jun 16 22:36:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529213786986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529213786986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529213786986 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529213787229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/sevensegmentcontroler.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/sevensegmentcontroler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentController " "Found entity 1: sevenSegmentController" {  } { { "../sevenSegmentControler.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/sevenSegmentControler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529213787275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529213787275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/lcdcontrollertop.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/lcdcontrollertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDcontrollerTop " "Found entity 1: LCDcontrollerTop" {  } { { "../LCDcontrollerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontrollerTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529213787281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529213787281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCDcontroller.v(51) " "Verilog HDL information at LCDcontroller.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529213787287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdController " "Found entity 1: lcdController" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529213787287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529213787287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCDcontrollerTop " "Elaborating entity \"LCDcontrollerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529213787334 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "LCDcontrollerTop " "Entity \"LCDcontrollerTop\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1529213787335 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1529213787461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg " "Generated suppressed messages file H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529213787529 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529213787611 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 16 22:36:27 2018 " "Processing ended: Sat Jun 16 22:36:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529213787611 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529213787611 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529213787611 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529213787611 ""}
