<profile>

<section name = "Vitis HLS Report for 'A_IO_L2_in'" level="0">
<item name = "Date">Thu Sep 12 16:26:59 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.193 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1771, 33645, 8.855 us, 0.168 ms, 1771, 33645, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_A_IO_L2_in_intra_trans_fu_142">A_IO_L2_in_intra_trans, 1, 515, 5.000 ns, 2.575 us, 1, 515, no</column>
<column name="grp_A_IO_L2_in_inter_trans_fu_152">A_IO_L2_in_inter_trans, 25, 25, 0.125 us, 0.125 us, 25, 25, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_173_1">1768, 33128, 442 ~ 8282, -, -, 4, no</column>
<column name=" + VITIS_LOOP_174_2">440, 8280, 110 ~ 2070, -, -, 4, no</column>
<column name="  ++ VITIS_LOOP_175_3">108, 2068, 27 ~ 517, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 72, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 63, 543, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 218, -</column>
<column name="Register">-, -, 32, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_A_IO_L2_in_inter_trans_fu_152">A_IO_L2_in_inter_trans, 0, 0, 28, 239, 0</column>
<column name="grp_A_IO_L2_in_intra_trans_fu_142">A_IO_L2_in_intra_trans, 0, 0, 35, 304, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_A_ping_U">A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W, 8, 0, 0, 0, 8, 512, 1, 4096</column>
<column name="local_A_pong_U">A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W, 8, 0, 0, 0, 8, 512, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c0_8_fu_175_p2">+, 0, 0, 10, 3, 1</column>
<column name="c1_4_fu_187_p2">+, 0, 0, 10, 3, 1</column>
<column name="c2_7_fu_203_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln173_fu_169_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="icmp_ln174_fu_181_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="icmp_ln175_fu_197_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="arb_fu_209_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="arb_4_reg_119">9, 2, 1, 2</column>
<column name="c0_fu_56">9, 2, 3, 6</column>
<column name="c1_reg_95">9, 2, 3, 6</column>
<column name="c2_reg_131">9, 2, 3, 6</column>
<column name="fifo_A_A_IO_L2_in_0_read">9, 2, 1, 2</column>
<column name="fifo_A_A_IO_L2_in_1_write">9, 2, 1, 2</column>
<column name="fifo_A_PE_0_0_write">9, 2, 1, 2</column>
<column name="grp_A_IO_L2_in_intra_trans_fu_142_intra_trans_en">14, 3, 1, 3</column>
<column name="grp_A_IO_L2_in_intra_trans_fu_142_local_A_q0">14, 3, 512, 1536</column>
<column name="intra_trans_en_7_reg_82">9, 2, 1, 2</column>
<column name="intra_trans_en_8_reg_106">9, 2, 1, 2</column>
<column name="local_A_ping_ce0">9, 2, 1, 2</column>
<column name="local_A_ping_ce1">9, 2, 1, 2</column>
<column name="local_A_ping_we1">9, 2, 1, 2</column>
<column name="local_A_pong_ce0">9, 2, 1, 2</column>
<column name="local_A_pong_ce1">9, 2, 1, 2</column>
<column name="local_A_pong_we1">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="arb_4_reg_119">1, 0, 1, 0</column>
<column name="c0_8_reg_225">3, 0, 3, 0</column>
<column name="c0_fu_56">3, 0, 3, 0</column>
<column name="c1_4_reg_233">3, 0, 3, 0</column>
<column name="c1_reg_95">3, 0, 3, 0</column>
<column name="c2_7_reg_241">3, 0, 3, 0</column>
<column name="c2_reg_131">3, 0, 3, 0</column>
<column name="grp_A_IO_L2_in_inter_trans_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_A_IO_L2_in_intra_trans_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="intra_trans_en_7_reg_82">1, 0, 1, 0</column>
<column name="intra_trans_en_8_reg_106">1, 0, 1, 0</column>
<column name="intra_trans_en_reg_68">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, A_IO_L2_in, return value</column>
<column name="fifo_A_A_IO_L2_in_0_dout">in, 512, ap_fifo, fifo_A_A_IO_L2_in_0, pointer</column>
<column name="fifo_A_A_IO_L2_in_0_num_data_valid">in, 2, ap_fifo, fifo_A_A_IO_L2_in_0, pointer</column>
<column name="fifo_A_A_IO_L2_in_0_fifo_cap">in, 2, ap_fifo, fifo_A_A_IO_L2_in_0, pointer</column>
<column name="fifo_A_A_IO_L2_in_0_empty_n">in, 1, ap_fifo, fifo_A_A_IO_L2_in_0, pointer</column>
<column name="fifo_A_A_IO_L2_in_0_read">out, 1, ap_fifo, fifo_A_A_IO_L2_in_0, pointer</column>
<column name="fifo_A_A_IO_L2_in_1_din">out, 512, ap_fifo, fifo_A_A_IO_L2_in_1, pointer</column>
<column name="fifo_A_A_IO_L2_in_1_num_data_valid">in, 2, ap_fifo, fifo_A_A_IO_L2_in_1, pointer</column>
<column name="fifo_A_A_IO_L2_in_1_fifo_cap">in, 2, ap_fifo, fifo_A_A_IO_L2_in_1, pointer</column>
<column name="fifo_A_A_IO_L2_in_1_full_n">in, 1, ap_fifo, fifo_A_A_IO_L2_in_1, pointer</column>
<column name="fifo_A_A_IO_L2_in_1_write">out, 1, ap_fifo, fifo_A_A_IO_L2_in_1, pointer</column>
<column name="fifo_A_PE_0_0_din">out, 64, ap_fifo, fifo_A_PE_0_0, pointer</column>
<column name="fifo_A_PE_0_0_num_data_valid">in, 2, ap_fifo, fifo_A_PE_0_0, pointer</column>
<column name="fifo_A_PE_0_0_fifo_cap">in, 2, ap_fifo, fifo_A_PE_0_0, pointer</column>
<column name="fifo_A_PE_0_0_full_n">in, 1, ap_fifo, fifo_A_PE_0_0, pointer</column>
<column name="fifo_A_PE_0_0_write">out, 1, ap_fifo, fifo_A_PE_0_0, pointer</column>
</table>
</item>
</section>
</profile>
